Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Wed Nov  4 02:31:27 2015
| Host         : asbestos running 64-bit Gentoo Base System release 2.2
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file nexys4_timing_summary_routed.rpt -rpx nexys4_timing_summary_routed.rpx
| Design       : nexys4
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 24 register/latch pins with no clock driven by root clock pin: clocks/serialclkgen/output_reg_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 57 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     36.873        0.000                      0                   87        0.118        0.000                      0                   87        3.000        0.000                       0                    65  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
CLK100MHZ             {0.000 5.000}      10.000          100.000         
  bclk_clkgen0        {0.000 40.690}     81.379          12.288          
  clkfbout_clkgen0    {0.000 10.000}     20.000          50.000          
  mclk_clkgen0        {0.000 20.345}     40.690          24.576          
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  bclk_clkgen0_1      {0.000 40.690}     81.379          12.288          
  clkfbout_clkgen0_1  {0.000 10.000}     20.000          50.000          
  mclk_clkgen0_1      {0.000 20.345}     40.690          24.576          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  bclk_clkgen0                                                                                                                                                         78.621        0.000                       0                     2  
  clkfbout_clkgen0                                                                                                                                                     18.408        0.000                       0                     3  
  mclk_clkgen0             36.873        0.000                      0                   87        0.199        0.000                      0                   87       19.845        0.000                       0                    59  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  bclk_clkgen0_1                                                                                                                                                       78.621        0.000                       0                     2  
  clkfbout_clkgen0_1                                                                                                                                                   18.408        0.000                       0                     3  
  mclk_clkgen0_1           36.874        0.000                      0                   87        0.199        0.000                      0                   87       19.845        0.000                       0                    59  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
mclk_clkgen0_1  mclk_clkgen0         36.873        0.000                      0                   87        0.118        0.000                      0                   87  
mclk_clkgen0    mclk_clkgen0_1       36.873        0.000                      0                   87        0.118        0.000                      0                   87  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  bclk_clkgen0
  To Clock:  bclk_clkgen0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       78.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bclk_clkgen0
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.379
Sources:            { clocks/someclocks/inst/plle2_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            1.592         81.379      79.787     BUFGCTRL_X0Y17  clocks/someclocks/inst/clkout2_buf/I
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         81.379      80.130     PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       81.379      78.621     PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clkgen0
  To Clock:  clkfbout_clkgen0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clkgen0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clocks/someclocks/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y18  clocks/someclocks/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKFBIN
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  mclk_clkgen0
  To Clock:  mclk_clkgen0

Setup :            0  Failing Endpoints,  Worst Slack       36.873ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.873ns  (required time - arrival time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/idle_reg/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.712ns  (logic 0.729ns (19.637%)  route 2.983ns (80.363%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.103ns = ( 39.586 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.513ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          1.312    -1.513    codecfsm/JA_OBUF[0]
    SLICE_X1Y68          FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.341    -1.172 f  codecfsm/curstate_reg[11]/Q
                         net (fo=7, routed)           1.203     0.031    codecfsm/Q[6]
    SLICE_X3Y68          LUT6 (Prop_lut6_I3_O)        0.097     0.128 r  codecfsm/curstate[1]_i_3/O
                         net (fo=5, routed)           0.609     0.737    codecfsm/curstate[1]_i_3_n_0
    SLICE_X3Y67          LUT2 (Prop_lut2_I0_O)        0.097     0.834 r  codecfsm/idle_i_3/O
                         net (fo=1, routed)           0.523     1.357    codecfsm/idle_i_3_n_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I2_O)        0.097     1.454 r  codecfsm/idle_i_2/O
                         net (fo=1, routed)           0.408     1.862    codecfsm/idle
    SLICE_X2Y68          LUT4 (Prop_lut4_I1_O)        0.097     1.959 r  codecfsm/idle_i_1/O
                         net (fo=1, routed)           0.240     2.199    codecfsm/idle_i_1_n_0
    SLICE_X2Y68          FDRE                                         r  codecfsm/idle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          1.212    39.586    codecfsm/JA_OBUF[0]
    SLICE_X2Y68          FDRE                                         r  codecfsm/idle_reg/C
                         clock pessimism             -0.433    39.153    
                         clock uncertainty           -0.081    39.073    
    SLICE_X2Y68          FDRE (Setup_fdre_C_D)       -0.001    39.072    codecfsm/idle_reg
  -------------------------------------------------------------------
                         required time                         39.072    
                         arrival time                          -2.199    
  -------------------------------------------------------------------
                         slack                                 36.873    

Slack (MET) :             36.955ns  (required time - arrival time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.480ns  (logic 0.729ns (20.947%)  route 2.751ns (79.053%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.104ns = ( 39.585 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.513ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          1.312    -1.513    codecfsm/JA_OBUF[0]
    SLICE_X1Y68          FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.341    -1.172 f  codecfsm/curstate_reg[11]/Q
                         net (fo=7, routed)           1.203     0.031    codecfsm/Q[6]
    SLICE_X3Y68          LUT6 (Prop_lut6_I3_O)        0.097     0.128 r  codecfsm/curstate[1]_i_3/O
                         net (fo=5, routed)           0.400     0.527    codecfsm/curstate[1]_i_3_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I4_O)        0.097     0.624 r  codecfsm/count[9]_i_1/O
                         net (fo=12, routed)          0.229     0.853    codecfsm/count[9]_i_1_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I1_O)        0.097     0.950 r  codecfsm/curstate[20]_i_2/O
                         net (fo=1, routed)           0.439     1.389    codecfsm/curstate[20]_i_2_n_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I0_O)        0.097     1.486 r  codecfsm/curstate[20]_i_1/O
                         net (fo=21, routed)          0.481     1.967    codecfsm/curstate[20]_i_1_n_0
    SLICE_X1Y69          FDRE                                         r  codecfsm/curstate_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          1.211    39.585    codecfsm/JA_OBUF[0]
    SLICE_X1Y69          FDRE                                         r  codecfsm/curstate_reg[8]/C
                         clock pessimism             -0.433    39.152    
                         clock uncertainty           -0.081    39.072    
    SLICE_X1Y69          FDRE (Setup_fdre_C_CE)      -0.150    38.922    codecfsm/curstate_reg[8]
  -------------------------------------------------------------------
                         required time                         38.922    
                         arrival time                          -1.967    
  -------------------------------------------------------------------
                         slack                                 36.955    

Slack (MET) :             37.063ns  (required time - arrival time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 0.729ns (21.608%)  route 2.645ns (78.392%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.102ns = ( 39.587 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.513ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          1.312    -1.513    codecfsm/JA_OBUF[0]
    SLICE_X1Y68          FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.341    -1.172 f  codecfsm/curstate_reg[11]/Q
                         net (fo=7, routed)           1.203     0.031    codecfsm/Q[6]
    SLICE_X3Y68          LUT6 (Prop_lut6_I3_O)        0.097     0.128 r  codecfsm/curstate[1]_i_3/O
                         net (fo=5, routed)           0.400     0.527    codecfsm/curstate[1]_i_3_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I4_O)        0.097     0.624 r  codecfsm/count[9]_i_1/O
                         net (fo=12, routed)          0.229     0.853    codecfsm/count[9]_i_1_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I1_O)        0.097     0.950 r  codecfsm/curstate[20]_i_2/O
                         net (fo=1, routed)           0.439     1.389    codecfsm/curstate[20]_i_2_n_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I0_O)        0.097     1.486 r  codecfsm/curstate[20]_i_1/O
                         net (fo=21, routed)          0.375     1.860    codecfsm/curstate[20]_i_1_n_0
    SLICE_X1Y67          FDRE                                         r  codecfsm/curstate_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          1.213    39.587    codecfsm/JA_OBUF[0]
    SLICE_X1Y67          FDRE                                         r  codecfsm/curstate_reg[1]/C
                         clock pessimism             -0.433    39.154    
                         clock uncertainty           -0.081    39.074    
    SLICE_X1Y67          FDRE (Setup_fdre_C_CE)      -0.150    38.924    codecfsm/curstate_reg[1]
  -------------------------------------------------------------------
                         required time                         38.924    
                         arrival time                          -1.860    
  -------------------------------------------------------------------
                         slack                                 37.063    

Slack (MET) :             37.063ns  (required time - arrival time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 0.729ns (21.608%)  route 2.645ns (78.392%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.102ns = ( 39.587 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.513ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          1.312    -1.513    codecfsm/JA_OBUF[0]
    SLICE_X1Y68          FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.341    -1.172 f  codecfsm/curstate_reg[11]/Q
                         net (fo=7, routed)           1.203     0.031    codecfsm/Q[6]
    SLICE_X3Y68          LUT6 (Prop_lut6_I3_O)        0.097     0.128 r  codecfsm/curstate[1]_i_3/O
                         net (fo=5, routed)           0.400     0.527    codecfsm/curstate[1]_i_3_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I4_O)        0.097     0.624 r  codecfsm/count[9]_i_1/O
                         net (fo=12, routed)          0.229     0.853    codecfsm/count[9]_i_1_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I1_O)        0.097     0.950 r  codecfsm/curstate[20]_i_2/O
                         net (fo=1, routed)           0.439     1.389    codecfsm/curstate[20]_i_2_n_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I0_O)        0.097     1.486 r  codecfsm/curstate[20]_i_1/O
                         net (fo=21, routed)          0.375     1.860    codecfsm/curstate[20]_i_1_n_0
    SLICE_X1Y67          FDRE                                         r  codecfsm/curstate_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          1.213    39.587    codecfsm/JA_OBUF[0]
    SLICE_X1Y67          FDRE                                         r  codecfsm/curstate_reg[3]/C
                         clock pessimism             -0.433    39.154    
                         clock uncertainty           -0.081    39.074    
    SLICE_X1Y67          FDRE (Setup_fdre_C_CE)      -0.150    38.924    codecfsm/curstate_reg[3]
  -------------------------------------------------------------------
                         required time                         38.924    
                         arrival time                          -1.860    
  -------------------------------------------------------------------
                         slack                                 37.063    

Slack (MET) :             37.063ns  (required time - arrival time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 0.729ns (21.608%)  route 2.645ns (78.392%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.102ns = ( 39.587 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.513ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          1.312    -1.513    codecfsm/JA_OBUF[0]
    SLICE_X1Y68          FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.341    -1.172 f  codecfsm/curstate_reg[11]/Q
                         net (fo=7, routed)           1.203     0.031    codecfsm/Q[6]
    SLICE_X3Y68          LUT6 (Prop_lut6_I3_O)        0.097     0.128 r  codecfsm/curstate[1]_i_3/O
                         net (fo=5, routed)           0.400     0.527    codecfsm/curstate[1]_i_3_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I4_O)        0.097     0.624 r  codecfsm/count[9]_i_1/O
                         net (fo=12, routed)          0.229     0.853    codecfsm/count[9]_i_1_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I1_O)        0.097     0.950 r  codecfsm/curstate[20]_i_2/O
                         net (fo=1, routed)           0.439     1.389    codecfsm/curstate[20]_i_2_n_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I0_O)        0.097     1.486 r  codecfsm/curstate[20]_i_1/O
                         net (fo=21, routed)          0.375     1.860    codecfsm/curstate[20]_i_1_n_0
    SLICE_X1Y67          FDRE                                         r  codecfsm/curstate_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          1.213    39.587    codecfsm/JA_OBUF[0]
    SLICE_X1Y67          FDRE                                         r  codecfsm/curstate_reg[4]/C
                         clock pessimism             -0.433    39.154    
                         clock uncertainty           -0.081    39.074    
    SLICE_X1Y67          FDRE (Setup_fdre_C_CE)      -0.150    38.924    codecfsm/curstate_reg[4]
  -------------------------------------------------------------------
                         required time                         38.924    
                         arrival time                          -1.860    
  -------------------------------------------------------------------
                         slack                                 37.063    

Slack (MET) :             37.063ns  (required time - arrival time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 0.729ns (21.608%)  route 2.645ns (78.392%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.102ns = ( 39.587 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.513ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          1.312    -1.513    codecfsm/JA_OBUF[0]
    SLICE_X1Y68          FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.341    -1.172 f  codecfsm/curstate_reg[11]/Q
                         net (fo=7, routed)           1.203     0.031    codecfsm/Q[6]
    SLICE_X3Y68          LUT6 (Prop_lut6_I3_O)        0.097     0.128 r  codecfsm/curstate[1]_i_3/O
                         net (fo=5, routed)           0.400     0.527    codecfsm/curstate[1]_i_3_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I4_O)        0.097     0.624 r  codecfsm/count[9]_i_1/O
                         net (fo=12, routed)          0.229     0.853    codecfsm/count[9]_i_1_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I1_O)        0.097     0.950 r  codecfsm/curstate[20]_i_2/O
                         net (fo=1, routed)           0.439     1.389    codecfsm/curstate[20]_i_2_n_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I0_O)        0.097     1.486 r  codecfsm/curstate[20]_i_1/O
                         net (fo=21, routed)          0.375     1.860    codecfsm/curstate[20]_i_1_n_0
    SLICE_X1Y67          FDRE                                         r  codecfsm/curstate_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          1.213    39.587    codecfsm/JA_OBUF[0]
    SLICE_X1Y67          FDRE                                         r  codecfsm/curstate_reg[5]/C
                         clock pessimism             -0.433    39.154    
                         clock uncertainty           -0.081    39.074    
    SLICE_X1Y67          FDRE (Setup_fdre_C_CE)      -0.150    38.924    codecfsm/curstate_reg[5]
  -------------------------------------------------------------------
                         required time                         38.924    
                         arrival time                          -1.860    
  -------------------------------------------------------------------
                         slack                                 37.063    

Slack (MET) :             37.074ns  (required time - arrival time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.361ns  (logic 0.729ns (21.692%)  route 2.632ns (78.308%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.104ns = ( 39.585 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.513ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          1.312    -1.513    codecfsm/JA_OBUF[0]
    SLICE_X1Y68          FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.341    -1.172 f  codecfsm/curstate_reg[11]/Q
                         net (fo=7, routed)           1.203     0.031    codecfsm/Q[6]
    SLICE_X3Y68          LUT6 (Prop_lut6_I3_O)        0.097     0.128 r  codecfsm/curstate[1]_i_3/O
                         net (fo=5, routed)           0.400     0.527    codecfsm/curstate[1]_i_3_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I4_O)        0.097     0.624 r  codecfsm/count[9]_i_1/O
                         net (fo=12, routed)          0.229     0.853    codecfsm/count[9]_i_1_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I1_O)        0.097     0.950 r  codecfsm/curstate[20]_i_2/O
                         net (fo=1, routed)           0.439     1.389    codecfsm/curstate[20]_i_2_n_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I0_O)        0.097     1.486 r  codecfsm/curstate[20]_i_1/O
                         net (fo=21, routed)          0.362     1.847    codecfsm/curstate[20]_i_1_n_0
    SLICE_X0Y69          FDRE                                         r  codecfsm/curstate_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          1.211    39.585    codecfsm/JA_OBUF[0]
    SLICE_X0Y69          FDRE                                         r  codecfsm/curstate_reg[9]/C
                         clock pessimism             -0.433    39.152    
                         clock uncertainty           -0.081    39.072    
    SLICE_X0Y69          FDRE (Setup_fdre_C_CE)      -0.150    38.922    codecfsm/curstate_reg[9]
  -------------------------------------------------------------------
                         required time                         38.922    
                         arrival time                          -1.847    
  -------------------------------------------------------------------
                         slack                                 37.074    

Slack (MET) :             37.089ns  (required time - arrival time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.349ns  (logic 0.729ns (21.771%)  route 2.620ns (78.229%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.101ns = ( 39.588 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.513ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          1.312    -1.513    codecfsm/JA_OBUF[0]
    SLICE_X1Y68          FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.341    -1.172 f  codecfsm/curstate_reg[11]/Q
                         net (fo=7, routed)           1.203     0.031    codecfsm/Q[6]
    SLICE_X3Y68          LUT6 (Prop_lut6_I3_O)        0.097     0.128 r  codecfsm/curstate[1]_i_3/O
                         net (fo=5, routed)           0.400     0.527    codecfsm/curstate[1]_i_3_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I4_O)        0.097     0.624 r  codecfsm/count[9]_i_1/O
                         net (fo=12, routed)          0.229     0.853    codecfsm/count[9]_i_1_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I1_O)        0.097     0.950 r  codecfsm/curstate[20]_i_2/O
                         net (fo=1, routed)           0.439     1.389    codecfsm/curstate[20]_i_2_n_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I0_O)        0.097     1.486 r  codecfsm/curstate[20]_i_1/O
                         net (fo=21, routed)          0.349     1.835    codecfsm/curstate[20]_i_1_n_0
    SLICE_X0Y65          FDRE                                         r  codecfsm/curstate_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          1.214    39.588    codecfsm/JA_OBUF[0]
    SLICE_X0Y65          FDRE                                         r  codecfsm/curstate_reg[19]/C
                         clock pessimism             -0.433    39.155    
                         clock uncertainty           -0.081    39.075    
    SLICE_X0Y65          FDRE (Setup_fdre_C_CE)      -0.150    38.925    codecfsm/curstate_reg[19]
  -------------------------------------------------------------------
                         required time                         38.925    
                         arrival time                          -1.835    
  -------------------------------------------------------------------
                         slack                                 37.089    

Slack (MET) :             37.118ns  (required time - arrival time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.341ns  (logic 0.729ns (21.818%)  route 2.612ns (78.182%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.103ns = ( 39.586 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.513ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          1.312    -1.513    codecfsm/JA_OBUF[0]
    SLICE_X1Y68          FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.341    -1.172 f  codecfsm/curstate_reg[11]/Q
                         net (fo=7, routed)           1.203     0.031    codecfsm/Q[6]
    SLICE_X3Y68          LUT6 (Prop_lut6_I3_O)        0.097     0.128 r  codecfsm/curstate[1]_i_3/O
                         net (fo=5, routed)           0.400     0.527    codecfsm/curstate[1]_i_3_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I4_O)        0.097     0.624 r  codecfsm/count[9]_i_1/O
                         net (fo=12, routed)          0.229     0.853    codecfsm/count[9]_i_1_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I1_O)        0.097     0.950 r  codecfsm/curstate[20]_i_2/O
                         net (fo=1, routed)           0.439     1.389    codecfsm/curstate[20]_i_2_n_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I0_O)        0.097     1.486 r  codecfsm/curstate[20]_i_1/O
                         net (fo=21, routed)          0.342     1.828    codecfsm/curstate[20]_i_1_n_0
    SLICE_X1Y68          FDRE                                         r  codecfsm/curstate_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          1.212    39.586    codecfsm/JA_OBUF[0]
    SLICE_X1Y68          FDRE                                         r  codecfsm/curstate_reg[11]/C
                         clock pessimism             -0.410    39.176    
                         clock uncertainty           -0.081    39.096    
    SLICE_X1Y68          FDRE (Setup_fdre_C_CE)      -0.150    38.946    codecfsm/curstate_reg[11]
  -------------------------------------------------------------------
                         required time                         38.946    
                         arrival time                          -1.828    
  -------------------------------------------------------------------
                         slack                                 37.118    

Slack (MET) :             37.118ns  (required time - arrival time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.341ns  (logic 0.729ns (21.818%)  route 2.612ns (78.182%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.103ns = ( 39.586 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.513ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          1.312    -1.513    codecfsm/JA_OBUF[0]
    SLICE_X1Y68          FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.341    -1.172 f  codecfsm/curstate_reg[11]/Q
                         net (fo=7, routed)           1.203     0.031    codecfsm/Q[6]
    SLICE_X3Y68          LUT6 (Prop_lut6_I3_O)        0.097     0.128 r  codecfsm/curstate[1]_i_3/O
                         net (fo=5, routed)           0.400     0.527    codecfsm/curstate[1]_i_3_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I4_O)        0.097     0.624 r  codecfsm/count[9]_i_1/O
                         net (fo=12, routed)          0.229     0.853    codecfsm/count[9]_i_1_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I1_O)        0.097     0.950 r  codecfsm/curstate[20]_i_2/O
                         net (fo=1, routed)           0.439     1.389    codecfsm/curstate[20]_i_2_n_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I0_O)        0.097     1.486 r  codecfsm/curstate[20]_i_1/O
                         net (fo=21, routed)          0.342     1.828    codecfsm/curstate[20]_i_1_n_0
    SLICE_X1Y68          FDRE                                         r  codecfsm/curstate_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          1.212    39.586    codecfsm/JA_OBUF[0]
    SLICE_X1Y68          FDRE                                         r  codecfsm/curstate_reg[14]/C
                         clock pessimism             -0.410    39.176    
                         clock uncertainty           -0.081    39.096    
    SLICE_X1Y68          FDRE (Setup_fdre_C_CE)      -0.150    38.946    codecfsm/curstate_reg[14]
  -------------------------------------------------------------------
                         required time                         38.946    
                         arrival time                          -1.828    
  -------------------------------------------------------------------
                         slack                                 37.118    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 codecfsm/curstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.208%)  route 0.146ns (50.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          0.598    -0.514    codecfsm/JA_OBUF[0]
    SLICE_X0Y67          FDRE                                         r  codecfsm/curstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  codecfsm/curstate_reg[2]/Q
                         net (fo=5, routed)           0.146    -0.228    codecfsm/curstate[2]
    SLICE_X1Y67          FDRE                                         r  codecfsm/curstate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          0.869    -0.283    codecfsm/JA_OBUF[0]
    SLICE_X1Y67          FDRE                                         r  codecfsm/curstate_reg[3]/C
                         clock pessimism             -0.218    -0.501    
    SLICE_X1Y67          FDRE (Hold_fdre_C_D)         0.075    -0.426    codecfsm/curstate_reg[3]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.375%)  route 0.145ns (50.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          0.597    -0.515    codecfsm/JA_OBUF[0]
    SLICE_X1Y68          FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  codecfsm/curstate_reg[11]/Q
                         net (fo=7, routed)           0.145    -0.230    codecfsm/Q[6]
    SLICE_X1Y66          FDRE                                         r  codecfsm/curstate_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          0.870    -0.282    codecfsm/JA_OBUF[0]
    SLICE_X1Y66          FDRE                                         r  codecfsm/curstate_reg[12]/C
                         clock pessimism             -0.217    -0.499    
    SLICE_X1Y66          FDRE (Hold_fdre_C_D)         0.070    -0.429    codecfsm/curstate_reg[12]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.189ns (58.226%)  route 0.136ns (41.774%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          0.598    -0.514    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y105         FDRE                                         r  clocks/lrclkgen/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  clocks/lrclkgen/count_reg[0]/Q
                         net (fo=8, routed)           0.136    -0.238    clocks/lrclkgen/count[0]
    SLICE_X1Y105         LUT5 (Prop_lut5_I2_O)        0.048    -0.190 r  clocks/lrclkgen/count[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.190    clocks/lrclkgen/count_0[4]
    SLICE_X1Y105         FDRE                                         r  clocks/lrclkgen/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          0.871    -0.281    clocks/lrclkgen/bbstub_mclk
    SLICE_X1Y105         FDRE                                         r  clocks/lrclkgen/count_reg[4]/C
                         clock pessimism             -0.220    -0.501    
    SLICE_X1Y105         FDRE (Hold_fdre_C_D)         0.107    -0.394    clocks/lrclkgen/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 codecfsm/curstate_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.787%)  route 0.148ns (51.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.284ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          0.598    -0.514    codecfsm/JA_OBUF[0]
    SLICE_X1Y67          FDRE                                         r  codecfsm/curstate_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  codecfsm/curstate_reg[5]/Q
                         net (fo=7, routed)           0.148    -0.225    codecfsm/Q[0]
    SLICE_X1Y68          FDRE                                         r  codecfsm/curstate_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          0.868    -0.284    codecfsm/JA_OBUF[0]
    SLICE_X1Y68          FDRE                                         r  codecfsm/curstate_reg[6]/C
                         clock pessimism             -0.217    -0.501    
    SLICE_X1Y68          FDRE (Hold_fdre_C_D)         0.070    -0.431    codecfsm/curstate_reg[6]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 codecfsm/curstate_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.071%)  route 0.134ns (41.929%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          0.597    -0.515    codecfsm/JA_OBUF[0]
    SLICE_X1Y68          FDRE                                         r  codecfsm/curstate_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.374 f  codecfsm/curstate_reg[6]/Q
                         net (fo=7, routed)           0.134    -0.240    codecfsm/Q[1]
    SLICE_X1Y67          LUT6 (Prop_lut6_I1_O)        0.045    -0.195 r  codecfsm/curstate[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.195    codecfsm/curstate0_in[1]
    SLICE_X1Y67          FDRE                                         r  codecfsm/curstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          0.869    -0.283    codecfsm/JA_OBUF[0]
    SLICE_X1Y67          FDRE                                         r  codecfsm/curstate_reg[1]/C
                         clock pessimism             -0.217    -0.500    
    SLICE_X1Y67          FDRE (Hold_fdre_C_D)         0.091    -0.409    codecfsm/curstate_reg[1]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.837%)  route 0.136ns (42.163%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          0.598    -0.514    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y105         FDRE                                         r  clocks/lrclkgen/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  clocks/lrclkgen/count_reg[0]/Q
                         net (fo=8, routed)           0.136    -0.238    clocks/lrclkgen/count[0]
    SLICE_X1Y105         LUT4 (Prop_lut4_I1_O)        0.045    -0.193 r  clocks/lrclkgen/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.193    clocks/lrclkgen/count_0[3]
    SLICE_X1Y105         FDRE                                         r  clocks/lrclkgen/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          0.871    -0.281    clocks/lrclkgen/bbstub_mclk
    SLICE_X1Y105         FDRE                                         r  clocks/lrclkgen/count_reg[3]/C
                         clock pessimism             -0.220    -0.501    
    SLICE_X1Y105         FDRE (Hold_fdre_C_D)         0.091    -0.410    clocks/lrclkgen/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 codecfsm/curstate_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.784%)  route 0.189ns (57.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          0.600    -0.512    codecfsm/JA_OBUF[0]
    SLICE_X0Y65          FDRE                                         r  codecfsm/curstate_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  codecfsm/curstate_reg[19]/Q
                         net (fo=6, routed)           0.189    -0.183    codecfsm/Q[14]
    SLICE_X0Y66          FDRE                                         r  codecfsm/curstate_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          0.870    -0.282    codecfsm/JA_OBUF[0]
    SLICE_X0Y66          FDRE                                         r  codecfsm/curstate_reg[20]/C
                         clock pessimism             -0.217    -0.499    
    SLICE_X0Y66          FDRE (Hold_fdre_C_D)         0.072    -0.427    codecfsm/curstate_reg[20]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 codecfsm/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.207ns (54.443%)  route 0.173ns (45.557%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          0.604    -0.508    codecfsm/JA_OBUF[0]
    SLICE_X2Y53          FDRE                                         r  codecfsm/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.344 r  codecfsm/count_reg[1]/Q
                         net (fo=7, routed)           0.173    -0.171    codecfsm/count_reg__0[1]
    SLICE_X2Y53          LUT3 (Prop_lut3_I0_O)        0.043    -0.128 r  codecfsm/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.128    codecfsm/p_0_in[2]
    SLICE_X2Y53          FDRE                                         r  codecfsm/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          0.877    -0.275    codecfsm/JA_OBUF[0]
    SLICE_X2Y53          FDRE                                         r  codecfsm/count_reg[2]/C
                         clock pessimism             -0.233    -0.508    
    SLICE_X2Y53          FDRE (Hold_fdre_C_D)         0.131    -0.377    codecfsm/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 codecfsm/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.207ns (54.443%)  route 0.173ns (45.557%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          0.604    -0.508    codecfsm/JA_OBUF[0]
    SLICE_X2Y54          FDRE                                         r  codecfsm/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.164    -0.344 r  codecfsm/count_reg[3]/Q
                         net (fo=5, routed)           0.173    -0.171    codecfsm/count_reg__0[3]
    SLICE_X2Y54          LUT5 (Prop_lut5_I2_O)        0.043    -0.128 r  codecfsm/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.128    codecfsm/p_0_in[4]
    SLICE_X2Y54          FDRE                                         r  codecfsm/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          0.877    -0.275    codecfsm/JA_OBUF[0]
    SLICE_X2Y54          FDRE                                         r  codecfsm/count_reg[4]/C
                         clock pessimism             -0.233    -0.508    
    SLICE_X2Y54          FDRE (Hold_fdre_C_D)         0.131    -0.377    codecfsm/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 codecfsm/PDN_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/PDN_reg/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.147%)  route 0.175ns (45.853%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          0.598    -0.514    codecfsm/JA_OBUF[0]
    SLICE_X2Y67          FDRE                                         r  codecfsm/PDN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.164    -0.350 r  codecfsm/PDN_reg/Q
                         net (fo=2, routed)           0.175    -0.175    codecfsm/PDN_reg_0[0]
    SLICE_X2Y67          LUT4 (Prop_lut4_I3_O)        0.043    -0.132 r  codecfsm/PDN_i_1/O
                         net (fo=1, routed)           0.000    -0.132    codecfsm/PDN_i_1_n_0
    SLICE_X2Y67          FDRE                                         r  codecfsm/PDN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          0.869    -0.283    codecfsm/JA_OBUF[0]
    SLICE_X2Y67          FDRE                                         r  codecfsm/PDN_reg/C
                         clock pessimism             -0.231    -0.514    
    SLICE_X2Y67          FDRE (Hold_fdre_C_D)         0.133    -0.381    codecfsm/PDN_reg
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mclk_clkgen0
Waveform(ns):       { 0.000 20.345 }
Period(ns):         40.690
Sources:            { clocks/someclocks/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         40.690      39.097     BUFGCTRL_X0Y16  clocks/someclocks/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.690      39.441     PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         40.690      39.690     SLICE_X0Y105    clocks/lrclkgen/count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.690      39.690     SLICE_X0Y105    clocks/lrclkgen/count_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.690      39.690     SLICE_X0Y105    clocks/lrclkgen/count_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.690      39.690     SLICE_X1Y105    clocks/lrclkgen/count_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.690      39.690     SLICE_X1Y105    clocks/lrclkgen/count_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.690      39.690     SLICE_X1Y104    clocks/lrclkgen/count_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.690      39.690     SLICE_X0Y105    clocks/lrclkgen/count_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.690      39.690     SLICE_X0Y105    clocks/lrclkgen/count_reg[7]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.690      119.310    PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X0Y105    clocks/lrclkgen/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X0Y105    clocks/lrclkgen/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X0Y105    clocks/lrclkgen/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X1Y105    clocks/lrclkgen/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X1Y105    clocks/lrclkgen/count_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X1Y104    clocks/lrclkgen/count_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X0Y105    clocks/lrclkgen/count_reg[6]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X0Y105    clocks/lrclkgen/count_reg[7]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X0Y105    clocks/lrclkgen/output_reg_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X1Y76     clocks/serialclkgen/count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X2Y53     codecfsm/count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X2Y53     codecfsm/count_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X2Y53     codecfsm/count_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X2Y54     codecfsm/count_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X2Y54     codecfsm/count_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X2Y54     codecfsm/count_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X0Y105    clocks/lrclkgen/count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X0Y105    clocks/lrclkgen/count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X0Y105    clocks/lrclkgen/count_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X0Y105    clocks/lrclkgen/count_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  bclk_clkgen0_1
  To Clock:  bclk_clkgen0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       78.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bclk_clkgen0_1
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.379
Sources:            { clocks/someclocks/inst/plle2_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            1.592         81.379      79.787     BUFGCTRL_X0Y17  clocks/someclocks/inst/clkout2_buf/I
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         81.379      80.130     PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       81.379      78.621     PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clkgen0_1
  To Clock:  clkfbout_clkgen0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clkgen0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clocks/someclocks/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y18  clocks/someclocks/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKFBIN
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  mclk_clkgen0_1
  To Clock:  mclk_clkgen0_1

Setup :            0  Failing Endpoints,  Worst Slack       36.874ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.874ns  (required time - arrival time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/idle_reg/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.712ns  (logic 0.729ns (19.637%)  route 2.983ns (80.363%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.103ns = ( 39.586 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.513ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          1.312    -1.513    codecfsm/JA_OBUF[0]
    SLICE_X1Y68          FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.341    -1.172 f  codecfsm/curstate_reg[11]/Q
                         net (fo=7, routed)           1.203     0.031    codecfsm/Q[6]
    SLICE_X3Y68          LUT6 (Prop_lut6_I3_O)        0.097     0.128 r  codecfsm/curstate[1]_i_3/O
                         net (fo=5, routed)           0.609     0.737    codecfsm/curstate[1]_i_3_n_0
    SLICE_X3Y67          LUT2 (Prop_lut2_I0_O)        0.097     0.834 r  codecfsm/idle_i_3/O
                         net (fo=1, routed)           0.523     1.357    codecfsm/idle_i_3_n_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I2_O)        0.097     1.454 r  codecfsm/idle_i_2/O
                         net (fo=1, routed)           0.408     1.862    codecfsm/idle
    SLICE_X2Y68          LUT4 (Prop_lut4_I1_O)        0.097     1.959 r  codecfsm/idle_i_1/O
                         net (fo=1, routed)           0.240     2.199    codecfsm/idle_i_1_n_0
    SLICE_X2Y68          FDRE                                         r  codecfsm/idle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          1.212    39.586    codecfsm/JA_OBUF[0]
    SLICE_X2Y68          FDRE                                         r  codecfsm/idle_reg/C
                         clock pessimism             -0.433    39.153    
                         clock uncertainty           -0.079    39.074    
    SLICE_X2Y68          FDRE (Setup_fdre_C_D)       -0.001    39.073    codecfsm/idle_reg
  -------------------------------------------------------------------
                         required time                         39.073    
                         arrival time                          -2.199    
  -------------------------------------------------------------------
                         slack                                 36.874    

Slack (MET) :             36.956ns  (required time - arrival time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.480ns  (logic 0.729ns (20.947%)  route 2.751ns (79.053%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.104ns = ( 39.585 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.513ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          1.312    -1.513    codecfsm/JA_OBUF[0]
    SLICE_X1Y68          FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.341    -1.172 f  codecfsm/curstate_reg[11]/Q
                         net (fo=7, routed)           1.203     0.031    codecfsm/Q[6]
    SLICE_X3Y68          LUT6 (Prop_lut6_I3_O)        0.097     0.128 r  codecfsm/curstate[1]_i_3/O
                         net (fo=5, routed)           0.400     0.527    codecfsm/curstate[1]_i_3_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I4_O)        0.097     0.624 r  codecfsm/count[9]_i_1/O
                         net (fo=12, routed)          0.229     0.853    codecfsm/count[9]_i_1_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I1_O)        0.097     0.950 r  codecfsm/curstate[20]_i_2/O
                         net (fo=1, routed)           0.439     1.389    codecfsm/curstate[20]_i_2_n_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I0_O)        0.097     1.486 r  codecfsm/curstate[20]_i_1/O
                         net (fo=21, routed)          0.481     1.967    codecfsm/curstate[20]_i_1_n_0
    SLICE_X1Y69          FDRE                                         r  codecfsm/curstate_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          1.211    39.585    codecfsm/JA_OBUF[0]
    SLICE_X1Y69          FDRE                                         r  codecfsm/curstate_reg[8]/C
                         clock pessimism             -0.433    39.152    
                         clock uncertainty           -0.079    39.073    
    SLICE_X1Y69          FDRE (Setup_fdre_C_CE)      -0.150    38.923    codecfsm/curstate_reg[8]
  -------------------------------------------------------------------
                         required time                         38.923    
                         arrival time                          -1.967    
  -------------------------------------------------------------------
                         slack                                 36.956    

Slack (MET) :             37.065ns  (required time - arrival time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 0.729ns (21.608%)  route 2.645ns (78.392%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.102ns = ( 39.587 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.513ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          1.312    -1.513    codecfsm/JA_OBUF[0]
    SLICE_X1Y68          FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.341    -1.172 f  codecfsm/curstate_reg[11]/Q
                         net (fo=7, routed)           1.203     0.031    codecfsm/Q[6]
    SLICE_X3Y68          LUT6 (Prop_lut6_I3_O)        0.097     0.128 r  codecfsm/curstate[1]_i_3/O
                         net (fo=5, routed)           0.400     0.527    codecfsm/curstate[1]_i_3_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I4_O)        0.097     0.624 r  codecfsm/count[9]_i_1/O
                         net (fo=12, routed)          0.229     0.853    codecfsm/count[9]_i_1_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I1_O)        0.097     0.950 r  codecfsm/curstate[20]_i_2/O
                         net (fo=1, routed)           0.439     1.389    codecfsm/curstate[20]_i_2_n_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I0_O)        0.097     1.486 r  codecfsm/curstate[20]_i_1/O
                         net (fo=21, routed)          0.375     1.860    codecfsm/curstate[20]_i_1_n_0
    SLICE_X1Y67          FDRE                                         r  codecfsm/curstate_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          1.213    39.587    codecfsm/JA_OBUF[0]
    SLICE_X1Y67          FDRE                                         r  codecfsm/curstate_reg[1]/C
                         clock pessimism             -0.433    39.154    
                         clock uncertainty           -0.079    39.075    
    SLICE_X1Y67          FDRE (Setup_fdre_C_CE)      -0.150    38.925    codecfsm/curstate_reg[1]
  -------------------------------------------------------------------
                         required time                         38.925    
                         arrival time                          -1.860    
  -------------------------------------------------------------------
                         slack                                 37.065    

Slack (MET) :             37.065ns  (required time - arrival time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 0.729ns (21.608%)  route 2.645ns (78.392%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.102ns = ( 39.587 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.513ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          1.312    -1.513    codecfsm/JA_OBUF[0]
    SLICE_X1Y68          FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.341    -1.172 f  codecfsm/curstate_reg[11]/Q
                         net (fo=7, routed)           1.203     0.031    codecfsm/Q[6]
    SLICE_X3Y68          LUT6 (Prop_lut6_I3_O)        0.097     0.128 r  codecfsm/curstate[1]_i_3/O
                         net (fo=5, routed)           0.400     0.527    codecfsm/curstate[1]_i_3_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I4_O)        0.097     0.624 r  codecfsm/count[9]_i_1/O
                         net (fo=12, routed)          0.229     0.853    codecfsm/count[9]_i_1_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I1_O)        0.097     0.950 r  codecfsm/curstate[20]_i_2/O
                         net (fo=1, routed)           0.439     1.389    codecfsm/curstate[20]_i_2_n_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I0_O)        0.097     1.486 r  codecfsm/curstate[20]_i_1/O
                         net (fo=21, routed)          0.375     1.860    codecfsm/curstate[20]_i_1_n_0
    SLICE_X1Y67          FDRE                                         r  codecfsm/curstate_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          1.213    39.587    codecfsm/JA_OBUF[0]
    SLICE_X1Y67          FDRE                                         r  codecfsm/curstate_reg[3]/C
                         clock pessimism             -0.433    39.154    
                         clock uncertainty           -0.079    39.075    
    SLICE_X1Y67          FDRE (Setup_fdre_C_CE)      -0.150    38.925    codecfsm/curstate_reg[3]
  -------------------------------------------------------------------
                         required time                         38.925    
                         arrival time                          -1.860    
  -------------------------------------------------------------------
                         slack                                 37.065    

Slack (MET) :             37.065ns  (required time - arrival time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 0.729ns (21.608%)  route 2.645ns (78.392%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.102ns = ( 39.587 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.513ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          1.312    -1.513    codecfsm/JA_OBUF[0]
    SLICE_X1Y68          FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.341    -1.172 f  codecfsm/curstate_reg[11]/Q
                         net (fo=7, routed)           1.203     0.031    codecfsm/Q[6]
    SLICE_X3Y68          LUT6 (Prop_lut6_I3_O)        0.097     0.128 r  codecfsm/curstate[1]_i_3/O
                         net (fo=5, routed)           0.400     0.527    codecfsm/curstate[1]_i_3_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I4_O)        0.097     0.624 r  codecfsm/count[9]_i_1/O
                         net (fo=12, routed)          0.229     0.853    codecfsm/count[9]_i_1_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I1_O)        0.097     0.950 r  codecfsm/curstate[20]_i_2/O
                         net (fo=1, routed)           0.439     1.389    codecfsm/curstate[20]_i_2_n_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I0_O)        0.097     1.486 r  codecfsm/curstate[20]_i_1/O
                         net (fo=21, routed)          0.375     1.860    codecfsm/curstate[20]_i_1_n_0
    SLICE_X1Y67          FDRE                                         r  codecfsm/curstate_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          1.213    39.587    codecfsm/JA_OBUF[0]
    SLICE_X1Y67          FDRE                                         r  codecfsm/curstate_reg[4]/C
                         clock pessimism             -0.433    39.154    
                         clock uncertainty           -0.079    39.075    
    SLICE_X1Y67          FDRE (Setup_fdre_C_CE)      -0.150    38.925    codecfsm/curstate_reg[4]
  -------------------------------------------------------------------
                         required time                         38.925    
                         arrival time                          -1.860    
  -------------------------------------------------------------------
                         slack                                 37.065    

Slack (MET) :             37.065ns  (required time - arrival time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 0.729ns (21.608%)  route 2.645ns (78.392%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.102ns = ( 39.587 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.513ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          1.312    -1.513    codecfsm/JA_OBUF[0]
    SLICE_X1Y68          FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.341    -1.172 f  codecfsm/curstate_reg[11]/Q
                         net (fo=7, routed)           1.203     0.031    codecfsm/Q[6]
    SLICE_X3Y68          LUT6 (Prop_lut6_I3_O)        0.097     0.128 r  codecfsm/curstate[1]_i_3/O
                         net (fo=5, routed)           0.400     0.527    codecfsm/curstate[1]_i_3_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I4_O)        0.097     0.624 r  codecfsm/count[9]_i_1/O
                         net (fo=12, routed)          0.229     0.853    codecfsm/count[9]_i_1_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I1_O)        0.097     0.950 r  codecfsm/curstate[20]_i_2/O
                         net (fo=1, routed)           0.439     1.389    codecfsm/curstate[20]_i_2_n_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I0_O)        0.097     1.486 r  codecfsm/curstate[20]_i_1/O
                         net (fo=21, routed)          0.375     1.860    codecfsm/curstate[20]_i_1_n_0
    SLICE_X1Y67          FDRE                                         r  codecfsm/curstate_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          1.213    39.587    codecfsm/JA_OBUF[0]
    SLICE_X1Y67          FDRE                                         r  codecfsm/curstate_reg[5]/C
                         clock pessimism             -0.433    39.154    
                         clock uncertainty           -0.079    39.075    
    SLICE_X1Y67          FDRE (Setup_fdre_C_CE)      -0.150    38.925    codecfsm/curstate_reg[5]
  -------------------------------------------------------------------
                         required time                         38.925    
                         arrival time                          -1.860    
  -------------------------------------------------------------------
                         slack                                 37.065    

Slack (MET) :             37.076ns  (required time - arrival time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.361ns  (logic 0.729ns (21.692%)  route 2.632ns (78.308%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.104ns = ( 39.585 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.513ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          1.312    -1.513    codecfsm/JA_OBUF[0]
    SLICE_X1Y68          FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.341    -1.172 f  codecfsm/curstate_reg[11]/Q
                         net (fo=7, routed)           1.203     0.031    codecfsm/Q[6]
    SLICE_X3Y68          LUT6 (Prop_lut6_I3_O)        0.097     0.128 r  codecfsm/curstate[1]_i_3/O
                         net (fo=5, routed)           0.400     0.527    codecfsm/curstate[1]_i_3_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I4_O)        0.097     0.624 r  codecfsm/count[9]_i_1/O
                         net (fo=12, routed)          0.229     0.853    codecfsm/count[9]_i_1_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I1_O)        0.097     0.950 r  codecfsm/curstate[20]_i_2/O
                         net (fo=1, routed)           0.439     1.389    codecfsm/curstate[20]_i_2_n_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I0_O)        0.097     1.486 r  codecfsm/curstate[20]_i_1/O
                         net (fo=21, routed)          0.362     1.847    codecfsm/curstate[20]_i_1_n_0
    SLICE_X0Y69          FDRE                                         r  codecfsm/curstate_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          1.211    39.585    codecfsm/JA_OBUF[0]
    SLICE_X0Y69          FDRE                                         r  codecfsm/curstate_reg[9]/C
                         clock pessimism             -0.433    39.152    
                         clock uncertainty           -0.079    39.073    
    SLICE_X0Y69          FDRE (Setup_fdre_C_CE)      -0.150    38.923    codecfsm/curstate_reg[9]
  -------------------------------------------------------------------
                         required time                         38.923    
                         arrival time                          -1.847    
  -------------------------------------------------------------------
                         slack                                 37.076    

Slack (MET) :             37.091ns  (required time - arrival time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.349ns  (logic 0.729ns (21.771%)  route 2.620ns (78.229%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.101ns = ( 39.588 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.513ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          1.312    -1.513    codecfsm/JA_OBUF[0]
    SLICE_X1Y68          FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.341    -1.172 f  codecfsm/curstate_reg[11]/Q
                         net (fo=7, routed)           1.203     0.031    codecfsm/Q[6]
    SLICE_X3Y68          LUT6 (Prop_lut6_I3_O)        0.097     0.128 r  codecfsm/curstate[1]_i_3/O
                         net (fo=5, routed)           0.400     0.527    codecfsm/curstate[1]_i_3_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I4_O)        0.097     0.624 r  codecfsm/count[9]_i_1/O
                         net (fo=12, routed)          0.229     0.853    codecfsm/count[9]_i_1_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I1_O)        0.097     0.950 r  codecfsm/curstate[20]_i_2/O
                         net (fo=1, routed)           0.439     1.389    codecfsm/curstate[20]_i_2_n_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I0_O)        0.097     1.486 r  codecfsm/curstate[20]_i_1/O
                         net (fo=21, routed)          0.349     1.835    codecfsm/curstate[20]_i_1_n_0
    SLICE_X0Y65          FDRE                                         r  codecfsm/curstate_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          1.214    39.588    codecfsm/JA_OBUF[0]
    SLICE_X0Y65          FDRE                                         r  codecfsm/curstate_reg[19]/C
                         clock pessimism             -0.433    39.155    
                         clock uncertainty           -0.079    39.076    
    SLICE_X0Y65          FDRE (Setup_fdre_C_CE)      -0.150    38.926    codecfsm/curstate_reg[19]
  -------------------------------------------------------------------
                         required time                         38.926    
                         arrival time                          -1.835    
  -------------------------------------------------------------------
                         slack                                 37.091    

Slack (MET) :             37.119ns  (required time - arrival time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.341ns  (logic 0.729ns (21.818%)  route 2.612ns (78.182%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.103ns = ( 39.586 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.513ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          1.312    -1.513    codecfsm/JA_OBUF[0]
    SLICE_X1Y68          FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.341    -1.172 f  codecfsm/curstate_reg[11]/Q
                         net (fo=7, routed)           1.203     0.031    codecfsm/Q[6]
    SLICE_X3Y68          LUT6 (Prop_lut6_I3_O)        0.097     0.128 r  codecfsm/curstate[1]_i_3/O
                         net (fo=5, routed)           0.400     0.527    codecfsm/curstate[1]_i_3_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I4_O)        0.097     0.624 r  codecfsm/count[9]_i_1/O
                         net (fo=12, routed)          0.229     0.853    codecfsm/count[9]_i_1_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I1_O)        0.097     0.950 r  codecfsm/curstate[20]_i_2/O
                         net (fo=1, routed)           0.439     1.389    codecfsm/curstate[20]_i_2_n_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I0_O)        0.097     1.486 r  codecfsm/curstate[20]_i_1/O
                         net (fo=21, routed)          0.342     1.828    codecfsm/curstate[20]_i_1_n_0
    SLICE_X1Y68          FDRE                                         r  codecfsm/curstate_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          1.212    39.586    codecfsm/JA_OBUF[0]
    SLICE_X1Y68          FDRE                                         r  codecfsm/curstate_reg[11]/C
                         clock pessimism             -0.410    39.176    
                         clock uncertainty           -0.079    39.097    
    SLICE_X1Y68          FDRE (Setup_fdre_C_CE)      -0.150    38.947    codecfsm/curstate_reg[11]
  -------------------------------------------------------------------
                         required time                         38.947    
                         arrival time                          -1.828    
  -------------------------------------------------------------------
                         slack                                 37.119    

Slack (MET) :             37.119ns  (required time - arrival time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.341ns  (logic 0.729ns (21.818%)  route 2.612ns (78.182%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.103ns = ( 39.586 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.513ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          1.312    -1.513    codecfsm/JA_OBUF[0]
    SLICE_X1Y68          FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.341    -1.172 f  codecfsm/curstate_reg[11]/Q
                         net (fo=7, routed)           1.203     0.031    codecfsm/Q[6]
    SLICE_X3Y68          LUT6 (Prop_lut6_I3_O)        0.097     0.128 r  codecfsm/curstate[1]_i_3/O
                         net (fo=5, routed)           0.400     0.527    codecfsm/curstate[1]_i_3_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I4_O)        0.097     0.624 r  codecfsm/count[9]_i_1/O
                         net (fo=12, routed)          0.229     0.853    codecfsm/count[9]_i_1_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I1_O)        0.097     0.950 r  codecfsm/curstate[20]_i_2/O
                         net (fo=1, routed)           0.439     1.389    codecfsm/curstate[20]_i_2_n_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I0_O)        0.097     1.486 r  codecfsm/curstate[20]_i_1/O
                         net (fo=21, routed)          0.342     1.828    codecfsm/curstate[20]_i_1_n_0
    SLICE_X1Y68          FDRE                                         r  codecfsm/curstate_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          1.212    39.586    codecfsm/JA_OBUF[0]
    SLICE_X1Y68          FDRE                                         r  codecfsm/curstate_reg[14]/C
                         clock pessimism             -0.410    39.176    
                         clock uncertainty           -0.079    39.097    
    SLICE_X1Y68          FDRE (Setup_fdre_C_CE)      -0.150    38.947    codecfsm/curstate_reg[14]
  -------------------------------------------------------------------
                         required time                         38.947    
                         arrival time                          -1.828    
  -------------------------------------------------------------------
                         slack                                 37.119    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 codecfsm/curstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.208%)  route 0.146ns (50.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          0.598    -0.514    codecfsm/JA_OBUF[0]
    SLICE_X0Y67          FDRE                                         r  codecfsm/curstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  codecfsm/curstate_reg[2]/Q
                         net (fo=5, routed)           0.146    -0.228    codecfsm/curstate[2]
    SLICE_X1Y67          FDRE                                         r  codecfsm/curstate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          0.869    -0.283    codecfsm/JA_OBUF[0]
    SLICE_X1Y67          FDRE                                         r  codecfsm/curstate_reg[3]/C
                         clock pessimism             -0.218    -0.501    
    SLICE_X1Y67          FDRE (Hold_fdre_C_D)         0.075    -0.426    codecfsm/curstate_reg[3]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.375%)  route 0.145ns (50.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          0.597    -0.515    codecfsm/JA_OBUF[0]
    SLICE_X1Y68          FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  codecfsm/curstate_reg[11]/Q
                         net (fo=7, routed)           0.145    -0.230    codecfsm/Q[6]
    SLICE_X1Y66          FDRE                                         r  codecfsm/curstate_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          0.870    -0.282    codecfsm/JA_OBUF[0]
    SLICE_X1Y66          FDRE                                         r  codecfsm/curstate_reg[12]/C
                         clock pessimism             -0.217    -0.499    
    SLICE_X1Y66          FDRE (Hold_fdre_C_D)         0.070    -0.429    codecfsm/curstate_reg[12]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.189ns (58.226%)  route 0.136ns (41.774%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          0.598    -0.514    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y105         FDRE                                         r  clocks/lrclkgen/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  clocks/lrclkgen/count_reg[0]/Q
                         net (fo=8, routed)           0.136    -0.238    clocks/lrclkgen/count[0]
    SLICE_X1Y105         LUT5 (Prop_lut5_I2_O)        0.048    -0.190 r  clocks/lrclkgen/count[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.190    clocks/lrclkgen/count_0[4]
    SLICE_X1Y105         FDRE                                         r  clocks/lrclkgen/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          0.871    -0.281    clocks/lrclkgen/bbstub_mclk
    SLICE_X1Y105         FDRE                                         r  clocks/lrclkgen/count_reg[4]/C
                         clock pessimism             -0.220    -0.501    
    SLICE_X1Y105         FDRE (Hold_fdre_C_D)         0.107    -0.394    clocks/lrclkgen/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 codecfsm/curstate_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.787%)  route 0.148ns (51.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.284ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          0.598    -0.514    codecfsm/JA_OBUF[0]
    SLICE_X1Y67          FDRE                                         r  codecfsm/curstate_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  codecfsm/curstate_reg[5]/Q
                         net (fo=7, routed)           0.148    -0.225    codecfsm/Q[0]
    SLICE_X1Y68          FDRE                                         r  codecfsm/curstate_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          0.868    -0.284    codecfsm/JA_OBUF[0]
    SLICE_X1Y68          FDRE                                         r  codecfsm/curstate_reg[6]/C
                         clock pessimism             -0.217    -0.501    
    SLICE_X1Y68          FDRE (Hold_fdre_C_D)         0.070    -0.431    codecfsm/curstate_reg[6]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 codecfsm/curstate_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.071%)  route 0.134ns (41.929%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          0.597    -0.515    codecfsm/JA_OBUF[0]
    SLICE_X1Y68          FDRE                                         r  codecfsm/curstate_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.374 f  codecfsm/curstate_reg[6]/Q
                         net (fo=7, routed)           0.134    -0.240    codecfsm/Q[1]
    SLICE_X1Y67          LUT6 (Prop_lut6_I1_O)        0.045    -0.195 r  codecfsm/curstate[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.195    codecfsm/curstate0_in[1]
    SLICE_X1Y67          FDRE                                         r  codecfsm/curstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          0.869    -0.283    codecfsm/JA_OBUF[0]
    SLICE_X1Y67          FDRE                                         r  codecfsm/curstate_reg[1]/C
                         clock pessimism             -0.217    -0.500    
    SLICE_X1Y67          FDRE (Hold_fdre_C_D)         0.091    -0.409    codecfsm/curstate_reg[1]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.837%)  route 0.136ns (42.163%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          0.598    -0.514    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y105         FDRE                                         r  clocks/lrclkgen/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  clocks/lrclkgen/count_reg[0]/Q
                         net (fo=8, routed)           0.136    -0.238    clocks/lrclkgen/count[0]
    SLICE_X1Y105         LUT4 (Prop_lut4_I1_O)        0.045    -0.193 r  clocks/lrclkgen/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.193    clocks/lrclkgen/count_0[3]
    SLICE_X1Y105         FDRE                                         r  clocks/lrclkgen/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          0.871    -0.281    clocks/lrclkgen/bbstub_mclk
    SLICE_X1Y105         FDRE                                         r  clocks/lrclkgen/count_reg[3]/C
                         clock pessimism             -0.220    -0.501    
    SLICE_X1Y105         FDRE (Hold_fdre_C_D)         0.091    -0.410    clocks/lrclkgen/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 codecfsm/curstate_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.784%)  route 0.189ns (57.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          0.600    -0.512    codecfsm/JA_OBUF[0]
    SLICE_X0Y65          FDRE                                         r  codecfsm/curstate_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  codecfsm/curstate_reg[19]/Q
                         net (fo=6, routed)           0.189    -0.183    codecfsm/Q[14]
    SLICE_X0Y66          FDRE                                         r  codecfsm/curstate_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          0.870    -0.282    codecfsm/JA_OBUF[0]
    SLICE_X0Y66          FDRE                                         r  codecfsm/curstate_reg[20]/C
                         clock pessimism             -0.217    -0.499    
    SLICE_X0Y66          FDRE (Hold_fdre_C_D)         0.072    -0.427    codecfsm/curstate_reg[20]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 codecfsm/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.207ns (54.443%)  route 0.173ns (45.557%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          0.604    -0.508    codecfsm/JA_OBUF[0]
    SLICE_X2Y53          FDRE                                         r  codecfsm/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.344 r  codecfsm/count_reg[1]/Q
                         net (fo=7, routed)           0.173    -0.171    codecfsm/count_reg__0[1]
    SLICE_X2Y53          LUT3 (Prop_lut3_I0_O)        0.043    -0.128 r  codecfsm/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.128    codecfsm/p_0_in[2]
    SLICE_X2Y53          FDRE                                         r  codecfsm/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          0.877    -0.275    codecfsm/JA_OBUF[0]
    SLICE_X2Y53          FDRE                                         r  codecfsm/count_reg[2]/C
                         clock pessimism             -0.233    -0.508    
    SLICE_X2Y53          FDRE (Hold_fdre_C_D)         0.131    -0.377    codecfsm/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 codecfsm/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.207ns (54.443%)  route 0.173ns (45.557%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          0.604    -0.508    codecfsm/JA_OBUF[0]
    SLICE_X2Y54          FDRE                                         r  codecfsm/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.164    -0.344 r  codecfsm/count_reg[3]/Q
                         net (fo=5, routed)           0.173    -0.171    codecfsm/count_reg__0[3]
    SLICE_X2Y54          LUT5 (Prop_lut5_I2_O)        0.043    -0.128 r  codecfsm/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.128    codecfsm/p_0_in[4]
    SLICE_X2Y54          FDRE                                         r  codecfsm/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          0.877    -0.275    codecfsm/JA_OBUF[0]
    SLICE_X2Y54          FDRE                                         r  codecfsm/count_reg[4]/C
                         clock pessimism             -0.233    -0.508    
    SLICE_X2Y54          FDRE (Hold_fdre_C_D)         0.131    -0.377    codecfsm/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 codecfsm/PDN_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/PDN_reg/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.147%)  route 0.175ns (45.853%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          0.598    -0.514    codecfsm/JA_OBUF[0]
    SLICE_X2Y67          FDRE                                         r  codecfsm/PDN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.164    -0.350 r  codecfsm/PDN_reg/Q
                         net (fo=2, routed)           0.175    -0.175    codecfsm/PDN_reg_0[0]
    SLICE_X2Y67          LUT4 (Prop_lut4_I3_O)        0.043    -0.132 r  codecfsm/PDN_i_1/O
                         net (fo=1, routed)           0.000    -0.132    codecfsm/PDN_i_1_n_0
    SLICE_X2Y67          FDRE                                         r  codecfsm/PDN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          0.869    -0.283    codecfsm/JA_OBUF[0]
    SLICE_X2Y67          FDRE                                         r  codecfsm/PDN_reg/C
                         clock pessimism             -0.231    -0.514    
    SLICE_X2Y67          FDRE (Hold_fdre_C_D)         0.133    -0.381    codecfsm/PDN_reg
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mclk_clkgen0_1
Waveform(ns):       { 0.000 20.345 }
Period(ns):         40.690
Sources:            { clocks/someclocks/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         40.690      39.097     BUFGCTRL_X0Y16  clocks/someclocks/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.690      39.441     PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         40.690      39.690     SLICE_X0Y105    clocks/lrclkgen/count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.690      39.690     SLICE_X0Y105    clocks/lrclkgen/count_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.690      39.690     SLICE_X0Y105    clocks/lrclkgen/count_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.690      39.690     SLICE_X1Y105    clocks/lrclkgen/count_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.690      39.690     SLICE_X1Y105    clocks/lrclkgen/count_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.690      39.690     SLICE_X1Y104    clocks/lrclkgen/count_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.690      39.690     SLICE_X0Y105    clocks/lrclkgen/count_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.690      39.690     SLICE_X0Y105    clocks/lrclkgen/count_reg[7]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.690      119.310    PLLE2_ADV_X1Y2  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X0Y105    clocks/lrclkgen/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X0Y105    clocks/lrclkgen/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X0Y105    clocks/lrclkgen/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X1Y105    clocks/lrclkgen/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X1Y105    clocks/lrclkgen/count_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X1Y104    clocks/lrclkgen/count_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X0Y105    clocks/lrclkgen/count_reg[6]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X0Y105    clocks/lrclkgen/count_reg[7]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X0Y105    clocks/lrclkgen/output_reg_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X1Y76     clocks/serialclkgen/count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X2Y53     codecfsm/count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X2Y53     codecfsm/count_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X2Y53     codecfsm/count_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X2Y54     codecfsm/count_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X2Y54     codecfsm/count_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X2Y54     codecfsm/count_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X0Y105    clocks/lrclkgen/count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X0Y105    clocks/lrclkgen/count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X0Y105    clocks/lrclkgen/count_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.345      19.845     SLICE_X0Y105    clocks/lrclkgen/count_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  mclk_clkgen0_1
  To Clock:  mclk_clkgen0

Setup :            0  Failing Endpoints,  Worst Slack       36.873ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.873ns  (required time - arrival time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/idle_reg/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.712ns  (logic 0.729ns (19.637%)  route 2.983ns (80.363%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.103ns = ( 39.586 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.513ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          1.312    -1.513    codecfsm/JA_OBUF[0]
    SLICE_X1Y68          FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.341    -1.172 f  codecfsm/curstate_reg[11]/Q
                         net (fo=7, routed)           1.203     0.031    codecfsm/Q[6]
    SLICE_X3Y68          LUT6 (Prop_lut6_I3_O)        0.097     0.128 r  codecfsm/curstate[1]_i_3/O
                         net (fo=5, routed)           0.609     0.737    codecfsm/curstate[1]_i_3_n_0
    SLICE_X3Y67          LUT2 (Prop_lut2_I0_O)        0.097     0.834 r  codecfsm/idle_i_3/O
                         net (fo=1, routed)           0.523     1.357    codecfsm/idle_i_3_n_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I2_O)        0.097     1.454 r  codecfsm/idle_i_2/O
                         net (fo=1, routed)           0.408     1.862    codecfsm/idle
    SLICE_X2Y68          LUT4 (Prop_lut4_I1_O)        0.097     1.959 r  codecfsm/idle_i_1/O
                         net (fo=1, routed)           0.240     2.199    codecfsm/idle_i_1_n_0
    SLICE_X2Y68          FDRE                                         r  codecfsm/idle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          1.212    39.586    codecfsm/JA_OBUF[0]
    SLICE_X2Y68          FDRE                                         r  codecfsm/idle_reg/C
                         clock pessimism             -0.433    39.153    
                         clock uncertainty           -0.081    39.073    
    SLICE_X2Y68          FDRE (Setup_fdre_C_D)       -0.001    39.072    codecfsm/idle_reg
  -------------------------------------------------------------------
                         required time                         39.072    
                         arrival time                          -2.199    
  -------------------------------------------------------------------
                         slack                                 36.873    

Slack (MET) :             36.955ns  (required time - arrival time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.480ns  (logic 0.729ns (20.947%)  route 2.751ns (79.053%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.104ns = ( 39.585 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.513ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          1.312    -1.513    codecfsm/JA_OBUF[0]
    SLICE_X1Y68          FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.341    -1.172 f  codecfsm/curstate_reg[11]/Q
                         net (fo=7, routed)           1.203     0.031    codecfsm/Q[6]
    SLICE_X3Y68          LUT6 (Prop_lut6_I3_O)        0.097     0.128 r  codecfsm/curstate[1]_i_3/O
                         net (fo=5, routed)           0.400     0.527    codecfsm/curstate[1]_i_3_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I4_O)        0.097     0.624 r  codecfsm/count[9]_i_1/O
                         net (fo=12, routed)          0.229     0.853    codecfsm/count[9]_i_1_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I1_O)        0.097     0.950 r  codecfsm/curstate[20]_i_2/O
                         net (fo=1, routed)           0.439     1.389    codecfsm/curstate[20]_i_2_n_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I0_O)        0.097     1.486 r  codecfsm/curstate[20]_i_1/O
                         net (fo=21, routed)          0.481     1.967    codecfsm/curstate[20]_i_1_n_0
    SLICE_X1Y69          FDRE                                         r  codecfsm/curstate_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          1.211    39.585    codecfsm/JA_OBUF[0]
    SLICE_X1Y69          FDRE                                         r  codecfsm/curstate_reg[8]/C
                         clock pessimism             -0.433    39.152    
                         clock uncertainty           -0.081    39.072    
    SLICE_X1Y69          FDRE (Setup_fdre_C_CE)      -0.150    38.922    codecfsm/curstate_reg[8]
  -------------------------------------------------------------------
                         required time                         38.922    
                         arrival time                          -1.967    
  -------------------------------------------------------------------
                         slack                                 36.955    

Slack (MET) :             37.063ns  (required time - arrival time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 0.729ns (21.608%)  route 2.645ns (78.392%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.102ns = ( 39.587 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.513ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          1.312    -1.513    codecfsm/JA_OBUF[0]
    SLICE_X1Y68          FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.341    -1.172 f  codecfsm/curstate_reg[11]/Q
                         net (fo=7, routed)           1.203     0.031    codecfsm/Q[6]
    SLICE_X3Y68          LUT6 (Prop_lut6_I3_O)        0.097     0.128 r  codecfsm/curstate[1]_i_3/O
                         net (fo=5, routed)           0.400     0.527    codecfsm/curstate[1]_i_3_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I4_O)        0.097     0.624 r  codecfsm/count[9]_i_1/O
                         net (fo=12, routed)          0.229     0.853    codecfsm/count[9]_i_1_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I1_O)        0.097     0.950 r  codecfsm/curstate[20]_i_2/O
                         net (fo=1, routed)           0.439     1.389    codecfsm/curstate[20]_i_2_n_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I0_O)        0.097     1.486 r  codecfsm/curstate[20]_i_1/O
                         net (fo=21, routed)          0.375     1.860    codecfsm/curstate[20]_i_1_n_0
    SLICE_X1Y67          FDRE                                         r  codecfsm/curstate_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          1.213    39.587    codecfsm/JA_OBUF[0]
    SLICE_X1Y67          FDRE                                         r  codecfsm/curstate_reg[1]/C
                         clock pessimism             -0.433    39.154    
                         clock uncertainty           -0.081    39.074    
    SLICE_X1Y67          FDRE (Setup_fdre_C_CE)      -0.150    38.924    codecfsm/curstate_reg[1]
  -------------------------------------------------------------------
                         required time                         38.924    
                         arrival time                          -1.860    
  -------------------------------------------------------------------
                         slack                                 37.063    

Slack (MET) :             37.063ns  (required time - arrival time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 0.729ns (21.608%)  route 2.645ns (78.392%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.102ns = ( 39.587 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.513ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          1.312    -1.513    codecfsm/JA_OBUF[0]
    SLICE_X1Y68          FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.341    -1.172 f  codecfsm/curstate_reg[11]/Q
                         net (fo=7, routed)           1.203     0.031    codecfsm/Q[6]
    SLICE_X3Y68          LUT6 (Prop_lut6_I3_O)        0.097     0.128 r  codecfsm/curstate[1]_i_3/O
                         net (fo=5, routed)           0.400     0.527    codecfsm/curstate[1]_i_3_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I4_O)        0.097     0.624 r  codecfsm/count[9]_i_1/O
                         net (fo=12, routed)          0.229     0.853    codecfsm/count[9]_i_1_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I1_O)        0.097     0.950 r  codecfsm/curstate[20]_i_2/O
                         net (fo=1, routed)           0.439     1.389    codecfsm/curstate[20]_i_2_n_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I0_O)        0.097     1.486 r  codecfsm/curstate[20]_i_1/O
                         net (fo=21, routed)          0.375     1.860    codecfsm/curstate[20]_i_1_n_0
    SLICE_X1Y67          FDRE                                         r  codecfsm/curstate_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          1.213    39.587    codecfsm/JA_OBUF[0]
    SLICE_X1Y67          FDRE                                         r  codecfsm/curstate_reg[3]/C
                         clock pessimism             -0.433    39.154    
                         clock uncertainty           -0.081    39.074    
    SLICE_X1Y67          FDRE (Setup_fdre_C_CE)      -0.150    38.924    codecfsm/curstate_reg[3]
  -------------------------------------------------------------------
                         required time                         38.924    
                         arrival time                          -1.860    
  -------------------------------------------------------------------
                         slack                                 37.063    

Slack (MET) :             37.063ns  (required time - arrival time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 0.729ns (21.608%)  route 2.645ns (78.392%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.102ns = ( 39.587 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.513ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          1.312    -1.513    codecfsm/JA_OBUF[0]
    SLICE_X1Y68          FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.341    -1.172 f  codecfsm/curstate_reg[11]/Q
                         net (fo=7, routed)           1.203     0.031    codecfsm/Q[6]
    SLICE_X3Y68          LUT6 (Prop_lut6_I3_O)        0.097     0.128 r  codecfsm/curstate[1]_i_3/O
                         net (fo=5, routed)           0.400     0.527    codecfsm/curstate[1]_i_3_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I4_O)        0.097     0.624 r  codecfsm/count[9]_i_1/O
                         net (fo=12, routed)          0.229     0.853    codecfsm/count[9]_i_1_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I1_O)        0.097     0.950 r  codecfsm/curstate[20]_i_2/O
                         net (fo=1, routed)           0.439     1.389    codecfsm/curstate[20]_i_2_n_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I0_O)        0.097     1.486 r  codecfsm/curstate[20]_i_1/O
                         net (fo=21, routed)          0.375     1.860    codecfsm/curstate[20]_i_1_n_0
    SLICE_X1Y67          FDRE                                         r  codecfsm/curstate_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          1.213    39.587    codecfsm/JA_OBUF[0]
    SLICE_X1Y67          FDRE                                         r  codecfsm/curstate_reg[4]/C
                         clock pessimism             -0.433    39.154    
                         clock uncertainty           -0.081    39.074    
    SLICE_X1Y67          FDRE (Setup_fdre_C_CE)      -0.150    38.924    codecfsm/curstate_reg[4]
  -------------------------------------------------------------------
                         required time                         38.924    
                         arrival time                          -1.860    
  -------------------------------------------------------------------
                         slack                                 37.063    

Slack (MET) :             37.063ns  (required time - arrival time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 0.729ns (21.608%)  route 2.645ns (78.392%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.102ns = ( 39.587 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.513ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          1.312    -1.513    codecfsm/JA_OBUF[0]
    SLICE_X1Y68          FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.341    -1.172 f  codecfsm/curstate_reg[11]/Q
                         net (fo=7, routed)           1.203     0.031    codecfsm/Q[6]
    SLICE_X3Y68          LUT6 (Prop_lut6_I3_O)        0.097     0.128 r  codecfsm/curstate[1]_i_3/O
                         net (fo=5, routed)           0.400     0.527    codecfsm/curstate[1]_i_3_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I4_O)        0.097     0.624 r  codecfsm/count[9]_i_1/O
                         net (fo=12, routed)          0.229     0.853    codecfsm/count[9]_i_1_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I1_O)        0.097     0.950 r  codecfsm/curstate[20]_i_2/O
                         net (fo=1, routed)           0.439     1.389    codecfsm/curstate[20]_i_2_n_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I0_O)        0.097     1.486 r  codecfsm/curstate[20]_i_1/O
                         net (fo=21, routed)          0.375     1.860    codecfsm/curstate[20]_i_1_n_0
    SLICE_X1Y67          FDRE                                         r  codecfsm/curstate_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          1.213    39.587    codecfsm/JA_OBUF[0]
    SLICE_X1Y67          FDRE                                         r  codecfsm/curstate_reg[5]/C
                         clock pessimism             -0.433    39.154    
                         clock uncertainty           -0.081    39.074    
    SLICE_X1Y67          FDRE (Setup_fdre_C_CE)      -0.150    38.924    codecfsm/curstate_reg[5]
  -------------------------------------------------------------------
                         required time                         38.924    
                         arrival time                          -1.860    
  -------------------------------------------------------------------
                         slack                                 37.063    

Slack (MET) :             37.074ns  (required time - arrival time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.361ns  (logic 0.729ns (21.692%)  route 2.632ns (78.308%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.104ns = ( 39.585 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.513ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          1.312    -1.513    codecfsm/JA_OBUF[0]
    SLICE_X1Y68          FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.341    -1.172 f  codecfsm/curstate_reg[11]/Q
                         net (fo=7, routed)           1.203     0.031    codecfsm/Q[6]
    SLICE_X3Y68          LUT6 (Prop_lut6_I3_O)        0.097     0.128 r  codecfsm/curstate[1]_i_3/O
                         net (fo=5, routed)           0.400     0.527    codecfsm/curstate[1]_i_3_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I4_O)        0.097     0.624 r  codecfsm/count[9]_i_1/O
                         net (fo=12, routed)          0.229     0.853    codecfsm/count[9]_i_1_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I1_O)        0.097     0.950 r  codecfsm/curstate[20]_i_2/O
                         net (fo=1, routed)           0.439     1.389    codecfsm/curstate[20]_i_2_n_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I0_O)        0.097     1.486 r  codecfsm/curstate[20]_i_1/O
                         net (fo=21, routed)          0.362     1.847    codecfsm/curstate[20]_i_1_n_0
    SLICE_X0Y69          FDRE                                         r  codecfsm/curstate_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          1.211    39.585    codecfsm/JA_OBUF[0]
    SLICE_X0Y69          FDRE                                         r  codecfsm/curstate_reg[9]/C
                         clock pessimism             -0.433    39.152    
                         clock uncertainty           -0.081    39.072    
    SLICE_X0Y69          FDRE (Setup_fdre_C_CE)      -0.150    38.922    codecfsm/curstate_reg[9]
  -------------------------------------------------------------------
                         required time                         38.922    
                         arrival time                          -1.847    
  -------------------------------------------------------------------
                         slack                                 37.074    

Slack (MET) :             37.089ns  (required time - arrival time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.349ns  (logic 0.729ns (21.771%)  route 2.620ns (78.229%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.101ns = ( 39.588 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.513ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          1.312    -1.513    codecfsm/JA_OBUF[0]
    SLICE_X1Y68          FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.341    -1.172 f  codecfsm/curstate_reg[11]/Q
                         net (fo=7, routed)           1.203     0.031    codecfsm/Q[6]
    SLICE_X3Y68          LUT6 (Prop_lut6_I3_O)        0.097     0.128 r  codecfsm/curstate[1]_i_3/O
                         net (fo=5, routed)           0.400     0.527    codecfsm/curstate[1]_i_3_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I4_O)        0.097     0.624 r  codecfsm/count[9]_i_1/O
                         net (fo=12, routed)          0.229     0.853    codecfsm/count[9]_i_1_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I1_O)        0.097     0.950 r  codecfsm/curstate[20]_i_2/O
                         net (fo=1, routed)           0.439     1.389    codecfsm/curstate[20]_i_2_n_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I0_O)        0.097     1.486 r  codecfsm/curstate[20]_i_1/O
                         net (fo=21, routed)          0.349     1.835    codecfsm/curstate[20]_i_1_n_0
    SLICE_X0Y65          FDRE                                         r  codecfsm/curstate_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          1.214    39.588    codecfsm/JA_OBUF[0]
    SLICE_X0Y65          FDRE                                         r  codecfsm/curstate_reg[19]/C
                         clock pessimism             -0.433    39.155    
                         clock uncertainty           -0.081    39.075    
    SLICE_X0Y65          FDRE (Setup_fdre_C_CE)      -0.150    38.925    codecfsm/curstate_reg[19]
  -------------------------------------------------------------------
                         required time                         38.925    
                         arrival time                          -1.835    
  -------------------------------------------------------------------
                         slack                                 37.089    

Slack (MET) :             37.118ns  (required time - arrival time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.341ns  (logic 0.729ns (21.818%)  route 2.612ns (78.182%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.103ns = ( 39.586 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.513ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          1.312    -1.513    codecfsm/JA_OBUF[0]
    SLICE_X1Y68          FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.341    -1.172 f  codecfsm/curstate_reg[11]/Q
                         net (fo=7, routed)           1.203     0.031    codecfsm/Q[6]
    SLICE_X3Y68          LUT6 (Prop_lut6_I3_O)        0.097     0.128 r  codecfsm/curstate[1]_i_3/O
                         net (fo=5, routed)           0.400     0.527    codecfsm/curstate[1]_i_3_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I4_O)        0.097     0.624 r  codecfsm/count[9]_i_1/O
                         net (fo=12, routed)          0.229     0.853    codecfsm/count[9]_i_1_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I1_O)        0.097     0.950 r  codecfsm/curstate[20]_i_2/O
                         net (fo=1, routed)           0.439     1.389    codecfsm/curstate[20]_i_2_n_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I0_O)        0.097     1.486 r  codecfsm/curstate[20]_i_1/O
                         net (fo=21, routed)          0.342     1.828    codecfsm/curstate[20]_i_1_n_0
    SLICE_X1Y68          FDRE                                         r  codecfsm/curstate_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          1.212    39.586    codecfsm/JA_OBUF[0]
    SLICE_X1Y68          FDRE                                         r  codecfsm/curstate_reg[11]/C
                         clock pessimism             -0.410    39.176    
                         clock uncertainty           -0.081    39.096    
    SLICE_X1Y68          FDRE (Setup_fdre_C_CE)      -0.150    38.946    codecfsm/curstate_reg[11]
  -------------------------------------------------------------------
                         required time                         38.946    
                         arrival time                          -1.828    
  -------------------------------------------------------------------
                         slack                                 37.118    

Slack (MET) :             37.118ns  (required time - arrival time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0 rise@40.690ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        3.341ns  (logic 0.729ns (21.818%)  route 2.612ns (78.182%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.103ns = ( 39.586 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.513ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          1.312    -1.513    codecfsm/JA_OBUF[0]
    SLICE_X1Y68          FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.341    -1.172 f  codecfsm/curstate_reg[11]/Q
                         net (fo=7, routed)           1.203     0.031    codecfsm/Q[6]
    SLICE_X3Y68          LUT6 (Prop_lut6_I3_O)        0.097     0.128 r  codecfsm/curstate[1]_i_3/O
                         net (fo=5, routed)           0.400     0.527    codecfsm/curstate[1]_i_3_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I4_O)        0.097     0.624 r  codecfsm/count[9]_i_1/O
                         net (fo=12, routed)          0.229     0.853    codecfsm/count[9]_i_1_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I1_O)        0.097     0.950 r  codecfsm/curstate[20]_i_2/O
                         net (fo=1, routed)           0.439     1.389    codecfsm/curstate[20]_i_2_n_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I0_O)        0.097     1.486 r  codecfsm/curstate[20]_i_1/O
                         net (fo=21, routed)          0.342     1.828    codecfsm/curstate[20]_i_1_n_0
    SLICE_X1Y68          FDRE                                         r  codecfsm/curstate_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          1.212    39.586    codecfsm/JA_OBUF[0]
    SLICE_X1Y68          FDRE                                         r  codecfsm/curstate_reg[14]/C
                         clock pessimism             -0.410    39.176    
                         clock uncertainty           -0.081    39.096    
    SLICE_X1Y68          FDRE (Setup_fdre_C_CE)      -0.150    38.946    codecfsm/curstate_reg[14]
  -------------------------------------------------------------------
                         required time                         38.946    
                         arrival time                          -1.828    
  -------------------------------------------------------------------
                         slack                                 37.118    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 codecfsm/curstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.208%)  route 0.146ns (50.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          0.598    -0.514    codecfsm/JA_OBUF[0]
    SLICE_X0Y67          FDRE                                         r  codecfsm/curstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  codecfsm/curstate_reg[2]/Q
                         net (fo=5, routed)           0.146    -0.228    codecfsm/curstate[2]
    SLICE_X1Y67          FDRE                                         r  codecfsm/curstate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          0.869    -0.283    codecfsm/JA_OBUF[0]
    SLICE_X1Y67          FDRE                                         r  codecfsm/curstate_reg[3]/C
                         clock pessimism             -0.218    -0.501    
                         clock uncertainty            0.081    -0.421    
    SLICE_X1Y67          FDRE (Hold_fdre_C_D)         0.075    -0.346    codecfsm/curstate_reg[3]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.375%)  route 0.145ns (50.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          0.597    -0.515    codecfsm/JA_OBUF[0]
    SLICE_X1Y68          FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  codecfsm/curstate_reg[11]/Q
                         net (fo=7, routed)           0.145    -0.230    codecfsm/Q[6]
    SLICE_X1Y66          FDRE                                         r  codecfsm/curstate_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          0.870    -0.282    codecfsm/JA_OBUF[0]
    SLICE_X1Y66          FDRE                                         r  codecfsm/curstate_reg[12]/C
                         clock pessimism             -0.217    -0.499    
                         clock uncertainty            0.081    -0.419    
    SLICE_X1Y66          FDRE (Hold_fdre_C_D)         0.070    -0.349    codecfsm/curstate_reg[12]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.189ns (58.226%)  route 0.136ns (41.774%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          0.598    -0.514    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y105         FDRE                                         r  clocks/lrclkgen/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  clocks/lrclkgen/count_reg[0]/Q
                         net (fo=8, routed)           0.136    -0.238    clocks/lrclkgen/count[0]
    SLICE_X1Y105         LUT5 (Prop_lut5_I2_O)        0.048    -0.190 r  clocks/lrclkgen/count[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.190    clocks/lrclkgen/count_0[4]
    SLICE_X1Y105         FDRE                                         r  clocks/lrclkgen/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          0.871    -0.281    clocks/lrclkgen/bbstub_mclk
    SLICE_X1Y105         FDRE                                         r  clocks/lrclkgen/count_reg[4]/C
                         clock pessimism             -0.220    -0.501    
                         clock uncertainty            0.081    -0.421    
    SLICE_X1Y105         FDRE (Hold_fdre_C_D)         0.107    -0.314    clocks/lrclkgen/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 codecfsm/curstate_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.787%)  route 0.148ns (51.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.284ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          0.598    -0.514    codecfsm/JA_OBUF[0]
    SLICE_X1Y67          FDRE                                         r  codecfsm/curstate_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  codecfsm/curstate_reg[5]/Q
                         net (fo=7, routed)           0.148    -0.225    codecfsm/Q[0]
    SLICE_X1Y68          FDRE                                         r  codecfsm/curstate_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          0.868    -0.284    codecfsm/JA_OBUF[0]
    SLICE_X1Y68          FDRE                                         r  codecfsm/curstate_reg[6]/C
                         clock pessimism             -0.217    -0.501    
                         clock uncertainty            0.081    -0.421    
    SLICE_X1Y68          FDRE (Hold_fdre_C_D)         0.070    -0.351    codecfsm/curstate_reg[6]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 codecfsm/curstate_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.071%)  route 0.134ns (41.929%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          0.597    -0.515    codecfsm/JA_OBUF[0]
    SLICE_X1Y68          FDRE                                         r  codecfsm/curstate_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.374 f  codecfsm/curstate_reg[6]/Q
                         net (fo=7, routed)           0.134    -0.240    codecfsm/Q[1]
    SLICE_X1Y67          LUT6 (Prop_lut6_I1_O)        0.045    -0.195 r  codecfsm/curstate[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.195    codecfsm/curstate0_in[1]
    SLICE_X1Y67          FDRE                                         r  codecfsm/curstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          0.869    -0.283    codecfsm/JA_OBUF[0]
    SLICE_X1Y67          FDRE                                         r  codecfsm/curstate_reg[1]/C
                         clock pessimism             -0.217    -0.500    
                         clock uncertainty            0.081    -0.420    
    SLICE_X1Y67          FDRE (Hold_fdre_C_D)         0.091    -0.329    codecfsm/curstate_reg[1]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.837%)  route 0.136ns (42.163%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          0.598    -0.514    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y105         FDRE                                         r  clocks/lrclkgen/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  clocks/lrclkgen/count_reg[0]/Q
                         net (fo=8, routed)           0.136    -0.238    clocks/lrclkgen/count[0]
    SLICE_X1Y105         LUT4 (Prop_lut4_I1_O)        0.045    -0.193 r  clocks/lrclkgen/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.193    clocks/lrclkgen/count_0[3]
    SLICE_X1Y105         FDRE                                         r  clocks/lrclkgen/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          0.871    -0.281    clocks/lrclkgen/bbstub_mclk
    SLICE_X1Y105         FDRE                                         r  clocks/lrclkgen/count_reg[3]/C
                         clock pessimism             -0.220    -0.501    
                         clock uncertainty            0.081    -0.421    
    SLICE_X1Y105         FDRE (Hold_fdre_C_D)         0.091    -0.330    clocks/lrclkgen/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 codecfsm/curstate_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.784%)  route 0.189ns (57.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          0.600    -0.512    codecfsm/JA_OBUF[0]
    SLICE_X0Y65          FDRE                                         r  codecfsm/curstate_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  codecfsm/curstate_reg[19]/Q
                         net (fo=6, routed)           0.189    -0.183    codecfsm/Q[14]
    SLICE_X0Y66          FDRE                                         r  codecfsm/curstate_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          0.870    -0.282    codecfsm/JA_OBUF[0]
    SLICE_X0Y66          FDRE                                         r  codecfsm/curstate_reg[20]/C
                         clock pessimism             -0.217    -0.499    
                         clock uncertainty            0.081    -0.419    
    SLICE_X0Y66          FDRE (Hold_fdre_C_D)         0.072    -0.347    codecfsm/curstate_reg[20]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 codecfsm/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.207ns (54.443%)  route 0.173ns (45.557%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          0.604    -0.508    codecfsm/JA_OBUF[0]
    SLICE_X2Y53          FDRE                                         r  codecfsm/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.344 r  codecfsm/count_reg[1]/Q
                         net (fo=7, routed)           0.173    -0.171    codecfsm/count_reg__0[1]
    SLICE_X2Y53          LUT3 (Prop_lut3_I0_O)        0.043    -0.128 r  codecfsm/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.128    codecfsm/p_0_in[2]
    SLICE_X2Y53          FDRE                                         r  codecfsm/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          0.877    -0.275    codecfsm/JA_OBUF[0]
    SLICE_X2Y53          FDRE                                         r  codecfsm/count_reg[2]/C
                         clock pessimism             -0.233    -0.508    
                         clock uncertainty            0.081    -0.428    
    SLICE_X2Y53          FDRE (Hold_fdre_C_D)         0.131    -0.297    codecfsm/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 codecfsm/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.207ns (54.443%)  route 0.173ns (45.557%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          0.604    -0.508    codecfsm/JA_OBUF[0]
    SLICE_X2Y54          FDRE                                         r  codecfsm/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.164    -0.344 r  codecfsm/count_reg[3]/Q
                         net (fo=5, routed)           0.173    -0.171    codecfsm/count_reg__0[3]
    SLICE_X2Y54          LUT5 (Prop_lut5_I2_O)        0.043    -0.128 r  codecfsm/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.128    codecfsm/p_0_in[4]
    SLICE_X2Y54          FDRE                                         r  codecfsm/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          0.877    -0.275    codecfsm/JA_OBUF[0]
    SLICE_X2Y54          FDRE                                         r  codecfsm/count_reg[4]/C
                         clock pessimism             -0.233    -0.508    
                         clock uncertainty            0.081    -0.428    
    SLICE_X2Y54          FDRE (Hold_fdre_C_D)         0.131    -0.297    codecfsm/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 codecfsm/PDN_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/PDN_reg/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0 rise@0.000ns - mclk_clkgen0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.147%)  route 0.175ns (45.853%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          0.598    -0.514    codecfsm/JA_OBUF[0]
    SLICE_X2Y67          FDRE                                         r  codecfsm/PDN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.164    -0.350 r  codecfsm/PDN_reg/Q
                         net (fo=2, routed)           0.175    -0.175    codecfsm/PDN_reg_0[0]
    SLICE_X2Y67          LUT4 (Prop_lut4_I3_O)        0.043    -0.132 r  codecfsm/PDN_i_1/O
                         net (fo=1, routed)           0.000    -0.132    codecfsm/PDN_i_1_n_0
    SLICE_X2Y67          FDRE                                         r  codecfsm/PDN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          0.869    -0.283    codecfsm/JA_OBUF[0]
    SLICE_X2Y67          FDRE                                         r  codecfsm/PDN_reg/C
                         clock pessimism             -0.231    -0.514    
                         clock uncertainty            0.081    -0.434    
    SLICE_X2Y67          FDRE (Hold_fdre_C_D)         0.133    -0.301    codecfsm/PDN_reg
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.169    





---------------------------------------------------------------------------------------------------
From Clock:  mclk_clkgen0
  To Clock:  mclk_clkgen0_1

Setup :            0  Failing Endpoints,  Worst Slack       36.873ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.873ns  (required time - arrival time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/idle_reg/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.712ns  (logic 0.729ns (19.637%)  route 2.983ns (80.363%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.103ns = ( 39.586 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.513ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          1.312    -1.513    codecfsm/JA_OBUF[0]
    SLICE_X1Y68          FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.341    -1.172 f  codecfsm/curstate_reg[11]/Q
                         net (fo=7, routed)           1.203     0.031    codecfsm/Q[6]
    SLICE_X3Y68          LUT6 (Prop_lut6_I3_O)        0.097     0.128 r  codecfsm/curstate[1]_i_3/O
                         net (fo=5, routed)           0.609     0.737    codecfsm/curstate[1]_i_3_n_0
    SLICE_X3Y67          LUT2 (Prop_lut2_I0_O)        0.097     0.834 r  codecfsm/idle_i_3/O
                         net (fo=1, routed)           0.523     1.357    codecfsm/idle_i_3_n_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I2_O)        0.097     1.454 r  codecfsm/idle_i_2/O
                         net (fo=1, routed)           0.408     1.862    codecfsm/idle
    SLICE_X2Y68          LUT4 (Prop_lut4_I1_O)        0.097     1.959 r  codecfsm/idle_i_1/O
                         net (fo=1, routed)           0.240     2.199    codecfsm/idle_i_1_n_0
    SLICE_X2Y68          FDRE                                         r  codecfsm/idle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          1.212    39.586    codecfsm/JA_OBUF[0]
    SLICE_X2Y68          FDRE                                         r  codecfsm/idle_reg/C
                         clock pessimism             -0.433    39.153    
                         clock uncertainty           -0.081    39.073    
    SLICE_X2Y68          FDRE (Setup_fdre_C_D)       -0.001    39.072    codecfsm/idle_reg
  -------------------------------------------------------------------
                         required time                         39.072    
                         arrival time                          -2.199    
  -------------------------------------------------------------------
                         slack                                 36.873    

Slack (MET) :             36.955ns  (required time - arrival time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.480ns  (logic 0.729ns (20.947%)  route 2.751ns (79.053%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.104ns = ( 39.585 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.513ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          1.312    -1.513    codecfsm/JA_OBUF[0]
    SLICE_X1Y68          FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.341    -1.172 f  codecfsm/curstate_reg[11]/Q
                         net (fo=7, routed)           1.203     0.031    codecfsm/Q[6]
    SLICE_X3Y68          LUT6 (Prop_lut6_I3_O)        0.097     0.128 r  codecfsm/curstate[1]_i_3/O
                         net (fo=5, routed)           0.400     0.527    codecfsm/curstate[1]_i_3_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I4_O)        0.097     0.624 r  codecfsm/count[9]_i_1/O
                         net (fo=12, routed)          0.229     0.853    codecfsm/count[9]_i_1_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I1_O)        0.097     0.950 r  codecfsm/curstate[20]_i_2/O
                         net (fo=1, routed)           0.439     1.389    codecfsm/curstate[20]_i_2_n_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I0_O)        0.097     1.486 r  codecfsm/curstate[20]_i_1/O
                         net (fo=21, routed)          0.481     1.967    codecfsm/curstate[20]_i_1_n_0
    SLICE_X1Y69          FDRE                                         r  codecfsm/curstate_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          1.211    39.585    codecfsm/JA_OBUF[0]
    SLICE_X1Y69          FDRE                                         r  codecfsm/curstate_reg[8]/C
                         clock pessimism             -0.433    39.152    
                         clock uncertainty           -0.081    39.072    
    SLICE_X1Y69          FDRE (Setup_fdre_C_CE)      -0.150    38.922    codecfsm/curstate_reg[8]
  -------------------------------------------------------------------
                         required time                         38.922    
                         arrival time                          -1.967    
  -------------------------------------------------------------------
                         slack                                 36.955    

Slack (MET) :             37.063ns  (required time - arrival time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 0.729ns (21.608%)  route 2.645ns (78.392%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.102ns = ( 39.587 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.513ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          1.312    -1.513    codecfsm/JA_OBUF[0]
    SLICE_X1Y68          FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.341    -1.172 f  codecfsm/curstate_reg[11]/Q
                         net (fo=7, routed)           1.203     0.031    codecfsm/Q[6]
    SLICE_X3Y68          LUT6 (Prop_lut6_I3_O)        0.097     0.128 r  codecfsm/curstate[1]_i_3/O
                         net (fo=5, routed)           0.400     0.527    codecfsm/curstate[1]_i_3_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I4_O)        0.097     0.624 r  codecfsm/count[9]_i_1/O
                         net (fo=12, routed)          0.229     0.853    codecfsm/count[9]_i_1_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I1_O)        0.097     0.950 r  codecfsm/curstate[20]_i_2/O
                         net (fo=1, routed)           0.439     1.389    codecfsm/curstate[20]_i_2_n_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I0_O)        0.097     1.486 r  codecfsm/curstate[20]_i_1/O
                         net (fo=21, routed)          0.375     1.860    codecfsm/curstate[20]_i_1_n_0
    SLICE_X1Y67          FDRE                                         r  codecfsm/curstate_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          1.213    39.587    codecfsm/JA_OBUF[0]
    SLICE_X1Y67          FDRE                                         r  codecfsm/curstate_reg[1]/C
                         clock pessimism             -0.433    39.154    
                         clock uncertainty           -0.081    39.074    
    SLICE_X1Y67          FDRE (Setup_fdre_C_CE)      -0.150    38.924    codecfsm/curstate_reg[1]
  -------------------------------------------------------------------
                         required time                         38.924    
                         arrival time                          -1.860    
  -------------------------------------------------------------------
                         slack                                 37.063    

Slack (MET) :             37.063ns  (required time - arrival time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 0.729ns (21.608%)  route 2.645ns (78.392%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.102ns = ( 39.587 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.513ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          1.312    -1.513    codecfsm/JA_OBUF[0]
    SLICE_X1Y68          FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.341    -1.172 f  codecfsm/curstate_reg[11]/Q
                         net (fo=7, routed)           1.203     0.031    codecfsm/Q[6]
    SLICE_X3Y68          LUT6 (Prop_lut6_I3_O)        0.097     0.128 r  codecfsm/curstate[1]_i_3/O
                         net (fo=5, routed)           0.400     0.527    codecfsm/curstate[1]_i_3_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I4_O)        0.097     0.624 r  codecfsm/count[9]_i_1/O
                         net (fo=12, routed)          0.229     0.853    codecfsm/count[9]_i_1_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I1_O)        0.097     0.950 r  codecfsm/curstate[20]_i_2/O
                         net (fo=1, routed)           0.439     1.389    codecfsm/curstate[20]_i_2_n_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I0_O)        0.097     1.486 r  codecfsm/curstate[20]_i_1/O
                         net (fo=21, routed)          0.375     1.860    codecfsm/curstate[20]_i_1_n_0
    SLICE_X1Y67          FDRE                                         r  codecfsm/curstate_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          1.213    39.587    codecfsm/JA_OBUF[0]
    SLICE_X1Y67          FDRE                                         r  codecfsm/curstate_reg[3]/C
                         clock pessimism             -0.433    39.154    
                         clock uncertainty           -0.081    39.074    
    SLICE_X1Y67          FDRE (Setup_fdre_C_CE)      -0.150    38.924    codecfsm/curstate_reg[3]
  -------------------------------------------------------------------
                         required time                         38.924    
                         arrival time                          -1.860    
  -------------------------------------------------------------------
                         slack                                 37.063    

Slack (MET) :             37.063ns  (required time - arrival time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 0.729ns (21.608%)  route 2.645ns (78.392%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.102ns = ( 39.587 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.513ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          1.312    -1.513    codecfsm/JA_OBUF[0]
    SLICE_X1Y68          FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.341    -1.172 f  codecfsm/curstate_reg[11]/Q
                         net (fo=7, routed)           1.203     0.031    codecfsm/Q[6]
    SLICE_X3Y68          LUT6 (Prop_lut6_I3_O)        0.097     0.128 r  codecfsm/curstate[1]_i_3/O
                         net (fo=5, routed)           0.400     0.527    codecfsm/curstate[1]_i_3_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I4_O)        0.097     0.624 r  codecfsm/count[9]_i_1/O
                         net (fo=12, routed)          0.229     0.853    codecfsm/count[9]_i_1_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I1_O)        0.097     0.950 r  codecfsm/curstate[20]_i_2/O
                         net (fo=1, routed)           0.439     1.389    codecfsm/curstate[20]_i_2_n_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I0_O)        0.097     1.486 r  codecfsm/curstate[20]_i_1/O
                         net (fo=21, routed)          0.375     1.860    codecfsm/curstate[20]_i_1_n_0
    SLICE_X1Y67          FDRE                                         r  codecfsm/curstate_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          1.213    39.587    codecfsm/JA_OBUF[0]
    SLICE_X1Y67          FDRE                                         r  codecfsm/curstate_reg[4]/C
                         clock pessimism             -0.433    39.154    
                         clock uncertainty           -0.081    39.074    
    SLICE_X1Y67          FDRE (Setup_fdre_C_CE)      -0.150    38.924    codecfsm/curstate_reg[4]
  -------------------------------------------------------------------
                         required time                         38.924    
                         arrival time                          -1.860    
  -------------------------------------------------------------------
                         slack                                 37.063    

Slack (MET) :             37.063ns  (required time - arrival time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 0.729ns (21.608%)  route 2.645ns (78.392%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.102ns = ( 39.587 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.513ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          1.312    -1.513    codecfsm/JA_OBUF[0]
    SLICE_X1Y68          FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.341    -1.172 f  codecfsm/curstate_reg[11]/Q
                         net (fo=7, routed)           1.203     0.031    codecfsm/Q[6]
    SLICE_X3Y68          LUT6 (Prop_lut6_I3_O)        0.097     0.128 r  codecfsm/curstate[1]_i_3/O
                         net (fo=5, routed)           0.400     0.527    codecfsm/curstate[1]_i_3_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I4_O)        0.097     0.624 r  codecfsm/count[9]_i_1/O
                         net (fo=12, routed)          0.229     0.853    codecfsm/count[9]_i_1_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I1_O)        0.097     0.950 r  codecfsm/curstate[20]_i_2/O
                         net (fo=1, routed)           0.439     1.389    codecfsm/curstate[20]_i_2_n_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I0_O)        0.097     1.486 r  codecfsm/curstate[20]_i_1/O
                         net (fo=21, routed)          0.375     1.860    codecfsm/curstate[20]_i_1_n_0
    SLICE_X1Y67          FDRE                                         r  codecfsm/curstate_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          1.213    39.587    codecfsm/JA_OBUF[0]
    SLICE_X1Y67          FDRE                                         r  codecfsm/curstate_reg[5]/C
                         clock pessimism             -0.433    39.154    
                         clock uncertainty           -0.081    39.074    
    SLICE_X1Y67          FDRE (Setup_fdre_C_CE)      -0.150    38.924    codecfsm/curstate_reg[5]
  -------------------------------------------------------------------
                         required time                         38.924    
                         arrival time                          -1.860    
  -------------------------------------------------------------------
                         slack                                 37.063    

Slack (MET) :             37.074ns  (required time - arrival time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.361ns  (logic 0.729ns (21.692%)  route 2.632ns (78.308%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.104ns = ( 39.585 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.513ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          1.312    -1.513    codecfsm/JA_OBUF[0]
    SLICE_X1Y68          FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.341    -1.172 f  codecfsm/curstate_reg[11]/Q
                         net (fo=7, routed)           1.203     0.031    codecfsm/Q[6]
    SLICE_X3Y68          LUT6 (Prop_lut6_I3_O)        0.097     0.128 r  codecfsm/curstate[1]_i_3/O
                         net (fo=5, routed)           0.400     0.527    codecfsm/curstate[1]_i_3_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I4_O)        0.097     0.624 r  codecfsm/count[9]_i_1/O
                         net (fo=12, routed)          0.229     0.853    codecfsm/count[9]_i_1_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I1_O)        0.097     0.950 r  codecfsm/curstate[20]_i_2/O
                         net (fo=1, routed)           0.439     1.389    codecfsm/curstate[20]_i_2_n_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I0_O)        0.097     1.486 r  codecfsm/curstate[20]_i_1/O
                         net (fo=21, routed)          0.362     1.847    codecfsm/curstate[20]_i_1_n_0
    SLICE_X0Y69          FDRE                                         r  codecfsm/curstate_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          1.211    39.585    codecfsm/JA_OBUF[0]
    SLICE_X0Y69          FDRE                                         r  codecfsm/curstate_reg[9]/C
                         clock pessimism             -0.433    39.152    
                         clock uncertainty           -0.081    39.072    
    SLICE_X0Y69          FDRE (Setup_fdre_C_CE)      -0.150    38.922    codecfsm/curstate_reg[9]
  -------------------------------------------------------------------
                         required time                         38.922    
                         arrival time                          -1.847    
  -------------------------------------------------------------------
                         slack                                 37.074    

Slack (MET) :             37.089ns  (required time - arrival time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.349ns  (logic 0.729ns (21.771%)  route 2.620ns (78.229%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.101ns = ( 39.588 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.513ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          1.312    -1.513    codecfsm/JA_OBUF[0]
    SLICE_X1Y68          FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.341    -1.172 f  codecfsm/curstate_reg[11]/Q
                         net (fo=7, routed)           1.203     0.031    codecfsm/Q[6]
    SLICE_X3Y68          LUT6 (Prop_lut6_I3_O)        0.097     0.128 r  codecfsm/curstate[1]_i_3/O
                         net (fo=5, routed)           0.400     0.527    codecfsm/curstate[1]_i_3_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I4_O)        0.097     0.624 r  codecfsm/count[9]_i_1/O
                         net (fo=12, routed)          0.229     0.853    codecfsm/count[9]_i_1_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I1_O)        0.097     0.950 r  codecfsm/curstate[20]_i_2/O
                         net (fo=1, routed)           0.439     1.389    codecfsm/curstate[20]_i_2_n_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I0_O)        0.097     1.486 r  codecfsm/curstate[20]_i_1/O
                         net (fo=21, routed)          0.349     1.835    codecfsm/curstate[20]_i_1_n_0
    SLICE_X0Y65          FDRE                                         r  codecfsm/curstate_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          1.214    39.588    codecfsm/JA_OBUF[0]
    SLICE_X0Y65          FDRE                                         r  codecfsm/curstate_reg[19]/C
                         clock pessimism             -0.433    39.155    
                         clock uncertainty           -0.081    39.075    
    SLICE_X0Y65          FDRE (Setup_fdre_C_CE)      -0.150    38.925    codecfsm/curstate_reg[19]
  -------------------------------------------------------------------
                         required time                         38.925    
                         arrival time                          -1.835    
  -------------------------------------------------------------------
                         slack                                 37.089    

Slack (MET) :             37.118ns  (required time - arrival time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.341ns  (logic 0.729ns (21.818%)  route 2.612ns (78.182%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.103ns = ( 39.586 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.513ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          1.312    -1.513    codecfsm/JA_OBUF[0]
    SLICE_X1Y68          FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.341    -1.172 f  codecfsm/curstate_reg[11]/Q
                         net (fo=7, routed)           1.203     0.031    codecfsm/Q[6]
    SLICE_X3Y68          LUT6 (Prop_lut6_I3_O)        0.097     0.128 r  codecfsm/curstate[1]_i_3/O
                         net (fo=5, routed)           0.400     0.527    codecfsm/curstate[1]_i_3_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I4_O)        0.097     0.624 r  codecfsm/count[9]_i_1/O
                         net (fo=12, routed)          0.229     0.853    codecfsm/count[9]_i_1_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I1_O)        0.097     0.950 r  codecfsm/curstate[20]_i_2/O
                         net (fo=1, routed)           0.439     1.389    codecfsm/curstate[20]_i_2_n_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I0_O)        0.097     1.486 r  codecfsm/curstate[20]_i_1/O
                         net (fo=21, routed)          0.342     1.828    codecfsm/curstate[20]_i_1_n_0
    SLICE_X1Y68          FDRE                                         r  codecfsm/curstate_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          1.212    39.586    codecfsm/JA_OBUF[0]
    SLICE_X1Y68          FDRE                                         r  codecfsm/curstate_reg[11]/C
                         clock pessimism             -0.410    39.176    
                         clock uncertainty           -0.081    39.096    
    SLICE_X1Y68          FDRE (Setup_fdre_C_CE)      -0.150    38.946    codecfsm/curstate_reg[11]
  -------------------------------------------------------------------
                         required time                         38.946    
                         arrival time                          -1.828    
  -------------------------------------------------------------------
                         slack                                 37.118    

Slack (MET) :             37.118ns  (required time - arrival time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (mclk_clkgen0_1 rise@40.690ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        3.341ns  (logic 0.729ns (21.818%)  route 2.612ns (78.182%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.103ns = ( 39.586 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.513ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     2.317    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.318    -4.001 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.100    -2.901    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -2.825 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          1.312    -1.513    codecfsm/JA_OBUF[0]
    SLICE_X1Y68          FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.341    -1.172 f  codecfsm/curstate_reg[11]/Q
                         net (fo=7, routed)           1.203     0.031    codecfsm/Q[6]
    SLICE_X3Y68          LUT6 (Prop_lut6_I3_O)        0.097     0.128 r  codecfsm/curstate[1]_i_3/O
                         net (fo=5, routed)           0.400     0.527    codecfsm/curstate[1]_i_3_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I4_O)        0.097     0.624 r  codecfsm/count[9]_i_1/O
                         net (fo=12, routed)          0.229     0.853    codecfsm/count[9]_i_1_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I1_O)        0.097     0.950 r  codecfsm/curstate[20]_i_2/O
                         net (fo=1, routed)           0.439     1.389    codecfsm/curstate[20]_i_2_n_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I0_O)        0.097     1.486 r  codecfsm/curstate[20]_i_1/O
                         net (fo=21, routed)          0.342     1.828    codecfsm/curstate[20]_i_1_n_0
    SLICE_X1Y68          FDRE                                         r  codecfsm/curstate_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                     40.690    40.690 r  
    E3                                                0.000    40.690 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.690    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.952 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.881    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.624    37.257 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.045    38.302    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.374 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          1.212    39.586    codecfsm/JA_OBUF[0]
    SLICE_X1Y68          FDRE                                         r  codecfsm/curstate_reg[14]/C
                         clock pessimism             -0.410    39.176    
                         clock uncertainty           -0.081    39.096    
    SLICE_X1Y68          FDRE (Setup_fdre_C_CE)      -0.150    38.946    codecfsm/curstate_reg[14]
  -------------------------------------------------------------------
                         required time                         38.946    
                         arrival time                          -1.828    
  -------------------------------------------------------------------
                         slack                                 37.118    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 codecfsm/curstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.208%)  route 0.146ns (50.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          0.598    -0.514    codecfsm/JA_OBUF[0]
    SLICE_X0Y67          FDRE                                         r  codecfsm/curstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  codecfsm/curstate_reg[2]/Q
                         net (fo=5, routed)           0.146    -0.228    codecfsm/curstate[2]
    SLICE_X1Y67          FDRE                                         r  codecfsm/curstate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          0.869    -0.283    codecfsm/JA_OBUF[0]
    SLICE_X1Y67          FDRE                                         r  codecfsm/curstate_reg[3]/C
                         clock pessimism             -0.218    -0.501    
                         clock uncertainty            0.081    -0.421    
    SLICE_X1Y67          FDRE (Hold_fdre_C_D)         0.075    -0.346    codecfsm/curstate_reg[3]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 codecfsm/curstate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.375%)  route 0.145ns (50.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          0.597    -0.515    codecfsm/JA_OBUF[0]
    SLICE_X1Y68          FDRE                                         r  codecfsm/curstate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  codecfsm/curstate_reg[11]/Q
                         net (fo=7, routed)           0.145    -0.230    codecfsm/Q[6]
    SLICE_X1Y66          FDRE                                         r  codecfsm/curstate_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          0.870    -0.282    codecfsm/JA_OBUF[0]
    SLICE_X1Y66          FDRE                                         r  codecfsm/curstate_reg[12]/C
                         clock pessimism             -0.217    -0.499    
                         clock uncertainty            0.081    -0.419    
    SLICE_X1Y66          FDRE (Hold_fdre_C_D)         0.070    -0.349    codecfsm/curstate_reg[12]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.189ns (58.226%)  route 0.136ns (41.774%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          0.598    -0.514    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y105         FDRE                                         r  clocks/lrclkgen/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  clocks/lrclkgen/count_reg[0]/Q
                         net (fo=8, routed)           0.136    -0.238    clocks/lrclkgen/count[0]
    SLICE_X1Y105         LUT5 (Prop_lut5_I2_O)        0.048    -0.190 r  clocks/lrclkgen/count[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.190    clocks/lrclkgen/count_0[4]
    SLICE_X1Y105         FDRE                                         r  clocks/lrclkgen/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          0.871    -0.281    clocks/lrclkgen/bbstub_mclk
    SLICE_X1Y105         FDRE                                         r  clocks/lrclkgen/count_reg[4]/C
                         clock pessimism             -0.220    -0.501    
                         clock uncertainty            0.081    -0.421    
    SLICE_X1Y105         FDRE (Hold_fdre_C_D)         0.107    -0.314    clocks/lrclkgen/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 codecfsm/curstate_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.787%)  route 0.148ns (51.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.284ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          0.598    -0.514    codecfsm/JA_OBUF[0]
    SLICE_X1Y67          FDRE                                         r  codecfsm/curstate_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  codecfsm/curstate_reg[5]/Q
                         net (fo=7, routed)           0.148    -0.225    codecfsm/Q[0]
    SLICE_X1Y68          FDRE                                         r  codecfsm/curstate_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          0.868    -0.284    codecfsm/JA_OBUF[0]
    SLICE_X1Y68          FDRE                                         r  codecfsm/curstate_reg[6]/C
                         clock pessimism             -0.217    -0.501    
                         clock uncertainty            0.081    -0.421    
    SLICE_X1Y68          FDRE (Hold_fdre_C_D)         0.070    -0.351    codecfsm/curstate_reg[6]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 codecfsm/curstate_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.071%)  route 0.134ns (41.929%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          0.597    -0.515    codecfsm/JA_OBUF[0]
    SLICE_X1Y68          FDRE                                         r  codecfsm/curstate_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.374 f  codecfsm/curstate_reg[6]/Q
                         net (fo=7, routed)           0.134    -0.240    codecfsm/Q[1]
    SLICE_X1Y67          LUT6 (Prop_lut6_I1_O)        0.045    -0.195 r  codecfsm/curstate[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.195    codecfsm/curstate0_in[1]
    SLICE_X1Y67          FDRE                                         r  codecfsm/curstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          0.869    -0.283    codecfsm/JA_OBUF[0]
    SLICE_X1Y67          FDRE                                         r  codecfsm/curstate_reg[1]/C
                         clock pessimism             -0.217    -0.500    
                         clock uncertainty            0.081    -0.420    
    SLICE_X1Y67          FDRE (Hold_fdre_C_D)         0.091    -0.329    codecfsm/curstate_reg[1]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 clocks/lrclkgen/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            clocks/lrclkgen/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.837%)  route 0.136ns (42.163%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          0.598    -0.514    clocks/lrclkgen/bbstub_mclk
    SLICE_X0Y105         FDRE                                         r  clocks/lrclkgen/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  clocks/lrclkgen/count_reg[0]/Q
                         net (fo=8, routed)           0.136    -0.238    clocks/lrclkgen/count[0]
    SLICE_X1Y105         LUT4 (Prop_lut4_I1_O)        0.045    -0.193 r  clocks/lrclkgen/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.193    clocks/lrclkgen/count_0[3]
    SLICE_X1Y105         FDRE                                         r  clocks/lrclkgen/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          0.871    -0.281    clocks/lrclkgen/bbstub_mclk
    SLICE_X1Y105         FDRE                                         r  clocks/lrclkgen/count_reg[3]/C
                         clock pessimism             -0.220    -0.501    
                         clock uncertainty            0.081    -0.421    
    SLICE_X1Y105         FDRE (Hold_fdre_C_D)         0.091    -0.330    clocks/lrclkgen/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 codecfsm/curstate_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/curstate_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.784%)  route 0.189ns (57.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          0.600    -0.512    codecfsm/JA_OBUF[0]
    SLICE_X0Y65          FDRE                                         r  codecfsm/curstate_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  codecfsm/curstate_reg[19]/Q
                         net (fo=6, routed)           0.189    -0.183    codecfsm/Q[14]
    SLICE_X0Y66          FDRE                                         r  codecfsm/curstate_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          0.870    -0.282    codecfsm/JA_OBUF[0]
    SLICE_X0Y66          FDRE                                         r  codecfsm/curstate_reg[20]/C
                         clock pessimism             -0.217    -0.499    
                         clock uncertainty            0.081    -0.419    
    SLICE_X0Y66          FDRE (Hold_fdre_C_D)         0.072    -0.347    codecfsm/curstate_reg[20]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 codecfsm/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.207ns (54.443%)  route 0.173ns (45.557%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          0.604    -0.508    codecfsm/JA_OBUF[0]
    SLICE_X2Y53          FDRE                                         r  codecfsm/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.344 r  codecfsm/count_reg[1]/Q
                         net (fo=7, routed)           0.173    -0.171    codecfsm/count_reg__0[1]
    SLICE_X2Y53          LUT3 (Prop_lut3_I0_O)        0.043    -0.128 r  codecfsm/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.128    codecfsm/p_0_in[2]
    SLICE_X2Y53          FDRE                                         r  codecfsm/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          0.877    -0.275    codecfsm/JA_OBUF[0]
    SLICE_X2Y53          FDRE                                         r  codecfsm/count_reg[2]/C
                         clock pessimism             -0.233    -0.508    
                         clock uncertainty            0.081    -0.428    
    SLICE_X2Y53          FDRE (Hold_fdre_C_D)         0.131    -0.297    codecfsm/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 codecfsm/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.207ns (54.443%)  route 0.173ns (45.557%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          0.604    -0.508    codecfsm/JA_OBUF[0]
    SLICE_X2Y54          FDRE                                         r  codecfsm/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.164    -0.344 r  codecfsm/count_reg[3]/Q
                         net (fo=5, routed)           0.173    -0.171    codecfsm/count_reg__0[3]
    SLICE_X2Y54          LUT5 (Prop_lut5_I2_O)        0.043    -0.128 r  codecfsm/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.128    codecfsm/p_0_in[4]
    SLICE_X2Y54          FDRE                                         r  codecfsm/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          0.877    -0.275    codecfsm/JA_OBUF[0]
    SLICE_X2Y54          FDRE                                         r  codecfsm/count_reg[4]/C
                         clock pessimism             -0.233    -0.508    
                         clock uncertainty            0.081    -0.428    
    SLICE_X2Y54          FDRE (Hold_fdre_C_D)         0.131    -0.297    codecfsm/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 codecfsm/PDN_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            codecfsm/PDN_reg/D
                            (rising edge-triggered cell FDRE clocked by mclk_clkgen0_1  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             mclk_clkgen0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_clkgen0_1 rise@0.000ns - mclk_clkgen0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.147%)  route 0.175ns (45.853%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_clkgen0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          0.598    -0.514    codecfsm/JA_OBUF[0]
    SLICE_X2Y67          FDRE                                         r  codecfsm/PDN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.164    -0.350 r  codecfsm/PDN_reg/Q
                         net (fo=2, routed)           0.175    -0.175    codecfsm/PDN_reg_0[0]
    SLICE_X2Y67          LUT4 (Prop_lut4_I3_O)        0.043    -0.132 r  codecfsm/PDN_i_1/O
                         net (fo=1, routed)           0.000    -0.132    codecfsm/PDN_i_1_n_0
    SLICE_X2Y67          FDRE                                         r  codecfsm/PDN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_clkgen0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/someclocks/inst/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/someclocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clocks/someclocks/inst/clk_100mhz_clkgen0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clocks/someclocks/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clocks/someclocks/inst/mclk_clkgen0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clocks/someclocks/inst/clkout1_buf/O
                         net (fo=58, routed)          0.869    -0.283    codecfsm/JA_OBUF[0]
    SLICE_X2Y67          FDRE                                         r  codecfsm/PDN_reg/C
                         clock pessimism             -0.231    -0.514    
                         clock uncertainty            0.081    -0.434    
    SLICE_X2Y67          FDRE (Hold_fdre_C_D)         0.133    -0.301    codecfsm/PDN_reg
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.169    





