TimeQuest Timing Analyzer report for sdram_ov7670_vga
Tue Dec 15 17:41:29 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'phat_pll1|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'CMOS_PCLK'
 15. Slow 1200mV 85C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'
 16. Slow 1200mV 85C Model Setup: 'CLOCK'
 17. Slow 1200mV 85C Model Hold: 'CMOS_PCLK'
 18. Slow 1200mV 85C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'
 19. Slow 1200mV 85C Model Hold: 'CLOCK'
 20. Slow 1200mV 85C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'
 21. Slow 1200mV 85C Model Hold: 'phat_pll1|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Recovery: 'CMOS_PCLK'
 23. Slow 1200mV 85C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'
 24. Slow 1200mV 85C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'
 25. Slow 1200mV 85C Model Removal: 'CMOS_PCLK'
 26. Slow 1200mV 85C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'
 27. Slow 1200mV 85C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'CMOS_PCLK'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'
 32. Slow 1200mV 85C Model Minimum Pulse Width: 'phat_pll1|altpll_component|auto_generated|pll1|clk[0]'
 33. Setup Times
 34. Hold Times
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Output Enable Times
 38. Minimum Output Enable Times
 39. Output Disable Times
 40. Minimum Output Disable Times
 41. Slow 1200mV 85C Model Metastability Report
 42. Slow 1200mV 0C Model Fmax Summary
 43. Slow 1200mV 0C Model Setup Summary
 44. Slow 1200mV 0C Model Hold Summary
 45. Slow 1200mV 0C Model Recovery Summary
 46. Slow 1200mV 0C Model Removal Summary
 47. Slow 1200mV 0C Model Minimum Pulse Width Summary
 48. Slow 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'
 49. Slow 1200mV 0C Model Setup: 'phat_pll1|altpll_component|auto_generated|pll1|clk[0]'
 50. Slow 1200mV 0C Model Setup: 'CMOS_PCLK'
 51. Slow 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'
 52. Slow 1200mV 0C Model Setup: 'CLOCK'
 53. Slow 1200mV 0C Model Hold: 'CMOS_PCLK'
 54. Slow 1200mV 0C Model Hold: 'CLOCK'
 55. Slow 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'
 56. Slow 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'
 57. Slow 1200mV 0C Model Hold: 'phat_pll1|altpll_component|auto_generated|pll1|clk[0]'
 58. Slow 1200mV 0C Model Recovery: 'CMOS_PCLK'
 59. Slow 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'
 60. Slow 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'
 61. Slow 1200mV 0C Model Removal: 'CMOS_PCLK'
 62. Slow 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'
 63. Slow 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'
 64. Slow 1200mV 0C Model Minimum Pulse Width: 'CMOS_PCLK'
 65. Slow 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'
 66. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK'
 67. Slow 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'
 68. Slow 1200mV 0C Model Minimum Pulse Width: 'phat_pll1|altpll_component|auto_generated|pll1|clk[0]'
 69. Setup Times
 70. Hold Times
 71. Clock to Output Times
 72. Minimum Clock to Output Times
 73. Output Enable Times
 74. Minimum Output Enable Times
 75. Output Disable Times
 76. Minimum Output Disable Times
 77. Slow 1200mV 0C Model Metastability Report
 78. Fast 1200mV 0C Model Setup Summary
 79. Fast 1200mV 0C Model Hold Summary
 80. Fast 1200mV 0C Model Recovery Summary
 81. Fast 1200mV 0C Model Removal Summary
 82. Fast 1200mV 0C Model Minimum Pulse Width Summary
 83. Fast 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'
 84. Fast 1200mV 0C Model Setup: 'phat_pll1|altpll_component|auto_generated|pll1|clk[0]'
 85. Fast 1200mV 0C Model Setup: 'CMOS_PCLK'
 86. Fast 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'
 87. Fast 1200mV 0C Model Setup: 'CLOCK'
 88. Fast 1200mV 0C Model Hold: 'CMOS_PCLK'
 89. Fast 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'
 90. Fast 1200mV 0C Model Hold: 'CLOCK'
 91. Fast 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'
 92. Fast 1200mV 0C Model Hold: 'phat_pll1|altpll_component|auto_generated|pll1|clk[0]'
 93. Fast 1200mV 0C Model Recovery: 'CMOS_PCLK'
 94. Fast 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'
 95. Fast 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'
 96. Fast 1200mV 0C Model Removal: 'CMOS_PCLK'
 97. Fast 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'
 98. Fast 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'
 99. Fast 1200mV 0C Model Minimum Pulse Width: 'CMOS_PCLK'
100. Fast 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'
101. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK'
102. Fast 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'
103. Fast 1200mV 0C Model Minimum Pulse Width: 'phat_pll1|altpll_component|auto_generated|pll1|clk[0]'
104. Setup Times
105. Hold Times
106. Clock to Output Times
107. Minimum Clock to Output Times
108. Output Enable Times
109. Minimum Output Enable Times
110. Output Disable Times
111. Minimum Output Disable Times
112. Fast 1200mV 0C Model Metastability Report
113. Multicorner Timing Analysis Summary
114. Setup Times
115. Hold Times
116. Clock to Output Times
117. Minimum Clock to Output Times
118. Board Trace Model Assignments
119. Input Transition Times
120. Signal Integrity Metrics (Slow 1200mv 0c Model)
121. Signal Integrity Metrics (Slow 1200mv 85c Model)
122. Signal Integrity Metrics (Fast 1200mv 0c Model)
123. Setup Transfers
124. Hold Transfers
125. Recovery Transfers
126. Removal Transfers
127. Report TCCS
128. Report RSKM
129. Unconstrained Paths
130. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; sdram_ov7670_vga                                                  ;
; Device Family      ; Cyclone IV E                                                      ;
; Device Name        ; EP4CE6E22C8                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.22        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  22.2%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------+-----------+----------+------------+--------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------------+-----------------------------------------------------------+
; Clock Name                                            ; Type      ; Period   ; Frequency  ; Rise   ; Fall     ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                  ; Targets                                                   ;
+-------------------------------------------------------+-----------+----------+------------+--------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------------+-----------------------------------------------------------+
; CLOCK                                                 ; Base      ; 20.000   ; 50.0 MHz   ; 0.000  ; 10.000   ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                         ; { CLOCK }                                                 ;
; CMOS_PCLK                                             ; Base      ; 1.000    ; 1000.0 MHz ; 0.000  ; 0.500    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                         ; { CMOS_PCLK }                                             ;
; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 8680.555 ; 0.12 MHz   ; 0.000  ; 4340.277 ; 50.00      ; 15625     ; 36          ;       ;        ;           ;            ; false    ; CLOCK  ; phat_pll1|altpll_component|auto_generated|pll1|inclk[0] ; { phat_pll1|altpll_component|auto_generated|pll1|clk[0] } ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Generated ; 40.000   ; 25.0 MHz   ; 0.000  ; 20.000   ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|inclk[0] ; { u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] } ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Generated ; 10.000   ; 100.0 MHz  ; 0.000  ; 5.000    ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; CLOCK  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|inclk[0] ; { u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] } ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] ; Generated ; 10.000   ; 100.0 MHz  ; -1.250 ; 3.750    ; 50.00      ; 1         ; 2           ; -45.0 ;        ;           ;            ; false    ; CLOCK  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|inclk[0] ; { u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] } ;
+-------------------------------------------------------+-----------+----------+------------+--------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                          ;
+------------+-----------------+-------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                            ; Note ;
+------------+-----------------+-------------------------------------------------------+------+
; 91.3 MHz   ; 91.3 MHz        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;      ;
; 128.75 MHz ; 128.75 MHz      ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 132.31 MHz ; 132.31 MHz      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;      ;
; 157.83 MHz ; 157.83 MHz      ; CMOS_PCLK                                             ;      ;
; 179.53 MHz ; 179.53 MHz      ; CLOCK                                                 ;      ;
+------------+-----------------+-------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                            ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; -8.897 ; -29.577       ;
; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; -5.449 ; -36.097       ;
; CMOS_PCLK                                             ; -5.336 ; -1988.679     ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; -4.985 ; -9.451        ;
; CLOCK                                                 ; 14.430 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                             ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; CMOS_PCLK                                             ; -1.290 ; -4.428        ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.439  ; 0.000         ;
; CLOCK                                                 ; 0.452  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.452  ; 0.000         ;
; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.770  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                         ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; CMOS_PCLK                                             ; -0.177 ; -3.812        ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 3.004  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 5.322  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                          ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; CMOS_PCLK                                             ; -0.430 ; -17.258       ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.630  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 1.975  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                ;
+-------------------------------------------------------+----------+---------------+
; Clock                                                 ; Slack    ; End Point TNS ;
+-------------------------------------------------------+----------+---------------+
; CMOS_PCLK                                             ; -3.201   ; -769.361      ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.718    ; 0.000         ;
; CLOCK                                                 ; 9.743    ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 19.698   ; 0.000         ;
; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 4339.983 ; 0.000         ;
+-------------------------------------------------------+----------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'                                                                                                                                                                        ;
+--------+--------------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                                                               ; Launch Clock ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; -8.897 ; selector:selector1|left_pos_y_vga_r[5]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.569     ; 7.269      ;
; -8.895 ; selector:selector1|left_pos_y_vga_r[5]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.569     ; 7.267      ;
; -8.893 ; selector:selector1|left_pos_y_vga_r[5]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.569     ; 7.265      ;
; -8.884 ; selector:selector1|centre_pos_y_rs232_r[2] ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.533     ; 7.292      ;
; -8.882 ; selector:selector1|centre_pos_y_rs232_r[2] ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.533     ; 7.290      ;
; -8.880 ; selector:selector1|centre_pos_y_rs232_r[2] ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.533     ; 7.288      ;
; -8.857 ; selector:selector1|left_pos_x_vga_r[0]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.899     ; 6.899      ;
; -8.855 ; selector:selector1|left_pos_x_vga_r[0]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.899     ; 6.897      ;
; -8.853 ; selector:selector1|left_pos_x_vga_r[0]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.899     ; 6.895      ;
; -8.851 ; selector:selector1|bottom_pos_y_vga_r[0]   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.950     ; 6.842      ;
; -8.821 ; selector:selector1|left_pos_x_vga_r[2]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.926     ; 6.836      ;
; -8.819 ; selector:selector1|left_pos_x_vga_r[2]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.926     ; 6.834      ;
; -8.817 ; selector:selector1|left_pos_x_vga_r[2]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.926     ; 6.832      ;
; -8.799 ; selector:selector1|left_pos_y_vga_r[0]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.546     ; 7.194      ;
; -8.797 ; selector:selector1|left_pos_y_vga_r[0]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.546     ; 7.192      ;
; -8.795 ; selector:selector1|left_pos_y_vga_r[0]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.546     ; 7.190      ;
; -8.786 ; selector:selector1|centre_pos_y_rs232_r[4] ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.533     ; 7.194      ;
; -8.784 ; selector:selector1|centre_pos_y_rs232_r[4] ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.533     ; 7.192      ;
; -8.782 ; selector:selector1|centre_pos_y_rs232_r[4] ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.533     ; 7.190      ;
; -8.775 ; selector:selector1|bottom_pos_y_vga_r[2]   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.950     ; 6.766      ;
; -8.765 ; selector:selector1|left_pos_x_vga_r[3]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.926     ; 6.780      ;
; -8.763 ; selector:selector1|left_pos_x_vga_r[3]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.926     ; 6.778      ;
; -8.761 ; selector:selector1|left_pos_x_vga_r[3]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.926     ; 6.776      ;
; -8.739 ; selector:selector1|centre_pos_y_rs232_r[3] ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.533     ; 7.147      ;
; -8.737 ; selector:selector1|centre_pos_y_rs232_r[3] ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.533     ; 7.145      ;
; -8.735 ; selector:selector1|centre_pos_y_rs232_r[3] ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.533     ; 7.143      ;
; -8.702 ; selector:selector1|left_pos_x_vga_r[4]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.926     ; 6.717      ;
; -8.700 ; selector:selector1|left_pos_x_vga_r[4]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.926     ; 6.715      ;
; -8.698 ; selector:selector1|left_pos_x_vga_r[4]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.926     ; 6.713      ;
; -8.672 ; selector:selector1|bottom_pos_y_vga_r[3]   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.950     ; 6.663      ;
; -8.661 ; selector:selector1|centre_pos_y_rs232_r[5] ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.312     ; 7.290      ;
; -8.659 ; selector:selector1|centre_pos_y_rs232_r[5] ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.312     ; 7.288      ;
; -8.657 ; selector:selector1|centre_pos_y_rs232_r[5] ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.312     ; 7.286      ;
; -8.639 ; selector:selector1|centre_pos_x_rs232_r[2] ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.554     ; 7.026      ;
; -8.637 ; selector:selector1|centre_pos_x_rs232_r[2] ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.554     ; 7.024      ;
; -8.635 ; selector:selector1|centre_pos_x_rs232_r[2] ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.554     ; 7.022      ;
; -8.620 ; selector:selector1|bottom_pos_y_vga_r[4]   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.950     ; 6.611      ;
; -8.547 ; selector:selector1|bottom_pos_y_vga_r[0]   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.950     ; 6.538      ;
; -8.545 ; selector:selector1|bottom_pos_y_vga_r[0]   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.950     ; 6.536      ;
; -8.512 ; selector:selector1|bottom_pos_y_vga_r[1]   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.604     ; 6.849      ;
; -8.471 ; selector:selector1|bottom_pos_y_vga_r[2]   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.950     ; 6.462      ;
; -8.469 ; selector:selector1|bottom_pos_y_vga_r[2]   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.950     ; 6.460      ;
; -8.460 ; selector:selector1|left_pos_x_vga_r[1]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.826     ; 6.575      ;
; -8.458 ; selector:selector1|left_pos_x_vga_r[1]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.826     ; 6.573      ;
; -8.456 ; selector:selector1|left_pos_x_vga_r[1]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.826     ; 6.571      ;
; -8.448 ; selector:selector1|left_pos_y_vga_r[4]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.546     ; 6.843      ;
; -8.446 ; selector:selector1|top_pos_x_vga_r[0]      ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.926     ; 6.461      ;
; -8.446 ; selector:selector1|left_pos_y_vga_r[4]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.546     ; 6.841      ;
; -8.444 ; selector:selector1|top_pos_x_vga_r[0]      ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.926     ; 6.459      ;
; -8.444 ; selector:selector1|left_pos_y_vga_r[4]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.546     ; 6.839      ;
; -8.442 ; selector:selector1|top_pos_x_vga_r[0]      ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.926     ; 6.457      ;
; -8.418 ; selector:selector1|top_pos_y_vga_r[0]      ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.570     ; 6.789      ;
; -8.416 ; selector:selector1|top_pos_y_vga_r[0]      ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.570     ; 6.787      ;
; -8.414 ; selector:selector1|top_pos_y_vga_r[0]      ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.570     ; 6.785      ;
; -8.409 ; selector:selector1|left_pos_x_vga_r[5]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.899     ; 6.451      ;
; -8.407 ; selector:selector1|left_pos_x_vga_r[5]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.899     ; 6.449      ;
; -8.405 ; selector:selector1|left_pos_x_vga_r[5]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.899     ; 6.447      ;
; -8.383 ; selector:selector1|right_pos_x_vga_r[2]    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.543     ; 6.781      ;
; -8.383 ; selector:selector1|left_pos_y_vga_r[2]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.538     ; 6.786      ;
; -8.381 ; selector:selector1|right_pos_x_vga_r[2]    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.543     ; 6.779      ;
; -8.381 ; selector:selector1|left_pos_y_vga_r[2]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.538     ; 6.784      ;
; -8.379 ; selector:selector1|right_pos_x_vga_r[2]    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.543     ; 6.777      ;
; -8.379 ; selector:selector1|left_pos_y_vga_r[2]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.538     ; 6.782      ;
; -8.372 ; selector:selector1|bottom_pos_y_vga_r[5]   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.950     ; 6.363      ;
; -8.368 ; selector:selector1|bottom_pos_y_vga_r[3]   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.950     ; 6.359      ;
; -8.366 ; selector:selector1|bottom_pos_y_vga_r[3]   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.950     ; 6.357      ;
; -8.364 ; selector:selector1|bottom_pos_x_vga_r[1]   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.543     ; 6.762      ;
; -8.356 ; selector:selector1|bottom_pos_x_vga_r[2]   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.543     ; 6.754      ;
; -8.351 ; selector:selector1|left_pos_x_vga_r[6]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.926     ; 6.366      ;
; -8.349 ; selector:selector1|left_pos_x_vga_r[6]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.926     ; 6.364      ;
; -8.347 ; selector:selector1|left_pos_x_vga_r[6]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.926     ; 6.362      ;
; -8.344 ; selector:selector1|centre_pos_y_rs232_r[7] ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.312     ; 6.973      ;
; -8.342 ; selector:selector1|centre_pos_y_rs232_r[7] ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.312     ; 6.971      ;
; -8.340 ; selector:selector1|centre_pos_y_rs232_r[7] ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.312     ; 6.969      ;
; -8.333 ; selector:selector1|bottom_pos_x_vga_r[4]   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.583     ; 6.691      ;
; -8.332 ; selector:selector1|right_pos_y_vga_r[1]    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.484     ; 6.789      ;
; -8.330 ; selector:selector1|right_pos_y_vga_r[1]    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.484     ; 6.787      ;
; -8.328 ; selector:selector1|right_pos_y_vga_r[1]    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.484     ; 6.785      ;
; -8.326 ; selector:selector1|left_pos_x_vga_r[7]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.926     ; 6.341      ;
; -8.324 ; selector:selector1|left_pos_x_vga_r[7]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.926     ; 6.339      ;
; -8.322 ; selector:selector1|left_pos_x_vga_r[7]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.926     ; 6.337      ;
; -8.319 ; selector:selector1|right_pos_y_vga_r[2]    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.430     ; 6.830      ;
; -8.317 ; selector:selector1|right_pos_y_vga_r[2]    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.430     ; 6.828      ;
; -8.316 ; selector:selector1|bottom_pos_y_vga_r[4]   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.950     ; 6.307      ;
; -8.315 ; selector:selector1|right_pos_y_vga_r[2]    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.430     ; 6.826      ;
; -8.314 ; selector:selector1|bottom_pos_y_vga_r[4]   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.950     ; 6.305      ;
; -8.278 ; selector:selector1|right_pos_x_vga_r[1]    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.502     ; 6.717      ;
; -8.276 ; selector:selector1|right_pos_x_vga_r[1]    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.502     ; 6.715      ;
; -8.274 ; selector:selector1|top_pos_x_vga_r[3]      ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.926     ; 6.289      ;
; -8.274 ; selector:selector1|right_pos_x_vga_r[1]    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.502     ; 6.713      ;
; -8.273 ; selector:selector1|centre_pos_x_rs232_r[5] ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.280     ; 6.934      ;
; -8.272 ; selector:selector1|top_pos_x_vga_r[3]      ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.926     ; 6.287      ;
; -8.271 ; selector:selector1|centre_pos_x_rs232_r[5] ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.280     ; 6.932      ;
; -8.270 ; selector:selector1|top_pos_x_vga_r[3]      ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.926     ; 6.285      ;
; -8.269 ; selector:selector1|centre_pos_x_rs232_r[5] ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.280     ; 6.930      ;
; -8.267 ; selector:selector1|bottom_pos_x_vga_r[0]   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.562     ; 6.646      ;
; -8.264 ; selector:selector1|top_pos_y_vga_r[1]      ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.536     ; 6.669      ;
; -8.262 ; selector:selector1|top_pos_y_vga_r[1]      ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.536     ; 6.667      ;
; -8.262 ; selector:selector1|right_pos_x_vga_r[3]    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.543     ; 6.660      ;
; -8.260 ; selector:selector1|top_pos_y_vga_r[1]      ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.536     ; 6.665      ;
+--------+--------------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'phat_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                ;
+----------+---------------------------------------------+-----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node                                   ; To Node                           ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+----------+---------------------------------------------+-----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -5.449   ; selector:selector1|angle_x_rs232_r[8]       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.308     ; 5.072      ;
; -5.439   ; selector:selector1|angle_x_rs232_r[7]       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.308     ; 5.062      ;
; -5.368   ; selector:selector1|angle_x_rs232_r[9]       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.308     ; 4.991      ;
; -5.349   ; selector:selector1|centre_pos_y_rs232_r[3]  ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.025     ; 4.255      ;
; -5.310   ; selector:selector1|centre_pos_x_rs232_r[5]  ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.772     ; 4.469      ;
; -5.303   ; selector:selector1|angle_y_rs232_r[1]       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.715     ; 4.519      ;
; -5.222   ; selector:selector1|angle_x_rs232_r[5]       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.715     ; 4.438      ;
; -5.217   ; selector:selector1|centre_pos_y_rs232_r[4]  ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.025     ; 4.123      ;
; -5.170   ; selector:selector1|centre_pos_y_rs232_r[9]  ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.025     ; 4.076      ;
; -5.128   ; selector:selector1|angle_y_rs232_r[3]       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.715     ; 4.344      ;
; -5.127   ; selector:selector1|centre_pos_x_rs232_r[4]  ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.530     ; 4.528      ;
; -5.118   ; selector:selector1|angle_y_rs232_r[2]       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.715     ; 4.334      ;
; -5.037   ; selector:selector1|angle_x_rs232_r[6]       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.715     ; 4.253      ;
; -5.033   ; selector:selector1|centre_pos_x_rs232_r[8]  ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.308     ; 4.656      ;
; -5.023   ; selector:selector1|centre_pos_y_rs232_r[2]  ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.025     ; 3.929      ;
; -4.984   ; selector:selector1|angle_y_rs232_r[5]       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.715     ; 4.200      ;
; -4.981   ; selector:selector1|angle_y_rs232_r[4]       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.715     ; 4.197      ;
; -4.962   ; selector:selector1|angle_x_rs232_r[2]       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.804     ; 4.089      ;
; -4.945   ; selector:selector1|angle_x_rs232_r[0]       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.804     ; 4.072      ;
; -4.936   ; selector:selector1|angle_y_rs232_r[6]       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.715     ; 4.152      ;
; -4.881   ; selector:selector1|angle_y_rs232_r[0]       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.715     ; 4.097      ;
; -4.865   ; selector:selector1|centre_pos_y_rs232_r[5]  ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.804     ; 3.992      ;
; -4.857   ; selector:selector1|centre_pos_x_rs232_r[7]  ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.308     ; 4.480      ;
; -4.824   ; selector:selector1|angle_y_rs232_r[7]       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.955     ; 3.800      ;
; -4.791   ; selector:selector1|centre_pos_x_rs232_r[2]  ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.046     ; 3.676      ;
; -4.716   ; selector:selector1|centre_pos_y_rs232_r[7]  ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.804     ; 3.843      ;
; -4.676   ; selector:selector1|centre_pos_x_rs232_r[3]  ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.308     ; 4.299      ;
; -4.641   ; selector:selector1|angle_x_rs232_r[3]       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.804     ; 3.768      ;
; -4.636   ; selector:selector1|angle_y_rs232_r[8]       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.955     ; 3.612      ;
; -4.593   ; selector:selector1|centre_pos_x_rs232_r[9]  ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.308     ; 4.216      ;
; -4.570   ; selector:selector1|angle_x_rs232_r[1]       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.804     ; 3.697      ;
; -4.567   ; selector:selector1|centre_pos_x_rs232_r[6]  ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.308     ; 4.190      ;
; -4.545   ; selector:selector1|angle_x_rs232_r[4]       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.804     ; 3.672      ;
; -4.423   ; selector:selector1|centre_pos_y_rs232_r[8]  ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.617     ; 3.737      ;
; -4.295   ; selector:selector1|centre_pos_y_rs232_r[10] ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.617     ; 3.609      ;
; -4.065   ; selector:selector1|centre_pos_y_rs232_r[6]  ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.617     ; 3.379      ;
; -4.057   ; selector:selector1|angle_y_rs232_r[9]       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.955     ; 3.033      ;
; -3.956   ; selector:selector1|centre_pos_y_rs232_r[11] ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.617     ; 3.270      ;
; -3.933   ; selector:selector1|centre_pos_x_rs232_r[11] ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.308     ; 3.556      ;
; -3.898   ; selector:selector1|centre_pos_x_rs232_r[10] ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.308     ; 3.521      ;
; -3.897   ; video_binary:video_binary1|tx_int_r         ; my_uart_tx:my_uart_tx1|num_tx[1]  ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.076     ; 2.752      ;
; -3.897   ; video_binary:video_binary1|tx_int_r         ; my_uart_tx:my_uart_tx1|num_tx[2]  ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.076     ; 2.752      ;
; -3.897   ; video_binary:video_binary1|tx_int_r         ; my_uart_tx:my_uart_tx1|num_tx[3]  ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.076     ; 2.752      ;
; -3.897   ; video_binary:video_binary1|tx_int_r         ; my_uart_tx:my_uart_tx1|num_tx[4]  ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.076     ; 2.752      ;
; -3.897   ; video_binary:video_binary1|tx_int_r         ; my_uart_tx:my_uart_tx1|num_tx[5]  ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.076     ; 2.752      ;
; -3.897   ; video_binary:video_binary1|tx_int_r         ; my_uart_tx:my_uart_tx1|num_tx[6]  ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.076     ; 2.752      ;
; -3.897   ; video_binary:video_binary1|tx_int_r         ; my_uart_tx:my_uart_tx1|num_tx[7]  ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.076     ; 2.752      ;
; -3.702   ; video_binary:video_binary1|tx_int_r         ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.077     ; 2.556      ;
; -3.616   ; selector:selector1|chieu_xoay_rs232_r       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.804     ; 2.743      ;
; -3.369   ; video_binary:video_binary1|tx_int_r         ; my_uart_tx:my_uart_tx1|num_tx[0]  ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.598     ; 2.702      ;
; 8672.788 ; my_uart_tx:my_uart_tx1|num_tx[0]            ; my_uart_tx:my_uart_tx1|rs232_tx_r ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.581     ; 7.187      ;
; 8673.555 ; my_uart_tx:my_uart_tx1|num_tx[2]            ; my_uart_tx:my_uart_tx1|rs232_tx_r ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.082     ; 6.919      ;
; 8673.977 ; my_uart_tx:my_uart_tx1|num_tx[4]            ; my_uart_tx:my_uart_tx1|rs232_tx_r ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.082     ; 6.497      ;
; 8674.532 ; my_uart_tx:my_uart_tx1|num_tx[1]            ; my_uart_tx:my_uart_tx1|rs232_tx_r ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.082     ; 5.942      ;
; 8675.473 ; my_uart_tx:my_uart_tx1|num_tx[6]            ; my_uart_tx:my_uart_tx1|rs232_tx_r ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.082     ; 5.001      ;
; 8677.206 ; my_uart_tx:my_uart_tx1|num_tx[0]            ; my_uart_tx:my_uart_tx1|num_tx[1]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.580     ; 2.770      ;
; 8677.206 ; my_uart_tx:my_uart_tx1|num_tx[0]            ; my_uart_tx:my_uart_tx1|num_tx[2]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.580     ; 2.770      ;
; 8677.206 ; my_uart_tx:my_uart_tx1|num_tx[0]            ; my_uart_tx:my_uart_tx1|num_tx[3]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.580     ; 2.770      ;
; 8677.206 ; my_uart_tx:my_uart_tx1|num_tx[0]            ; my_uart_tx:my_uart_tx1|num_tx[4]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.580     ; 2.770      ;
; 8677.206 ; my_uart_tx:my_uart_tx1|num_tx[0]            ; my_uart_tx:my_uart_tx1|num_tx[5]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.580     ; 2.770      ;
; 8677.206 ; my_uart_tx:my_uart_tx1|num_tx[0]            ; my_uart_tx:my_uart_tx1|num_tx[6]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.580     ; 2.770      ;
; 8677.206 ; my_uart_tx:my_uart_tx1|num_tx[0]            ; my_uart_tx:my_uart_tx1|num_tx[7]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.580     ; 2.770      ;
; 8677.525 ; my_uart_tx:my_uart_tx1|num_tx[3]            ; my_uart_tx:my_uart_tx1|rs232_tx_r ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.082     ; 2.949      ;
; 8677.557 ; my_uart_tx:my_uart_tx1|num_tx[5]            ; my_uart_tx:my_uart_tx1|num_tx[1]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.081     ; 2.918      ;
; 8677.557 ; my_uart_tx:my_uart_tx1|num_tx[5]            ; my_uart_tx:my_uart_tx1|num_tx[2]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.081     ; 2.918      ;
; 8677.557 ; my_uart_tx:my_uart_tx1|num_tx[5]            ; my_uart_tx:my_uart_tx1|num_tx[3]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.081     ; 2.918      ;
; 8677.557 ; my_uart_tx:my_uart_tx1|num_tx[5]            ; my_uart_tx:my_uart_tx1|num_tx[4]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.081     ; 2.918      ;
; 8677.557 ; my_uart_tx:my_uart_tx1|num_tx[5]            ; my_uart_tx:my_uart_tx1|num_tx[5]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.081     ; 2.918      ;
; 8677.557 ; my_uart_tx:my_uart_tx1|num_tx[5]            ; my_uart_tx:my_uart_tx1|num_tx[6]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.081     ; 2.918      ;
; 8677.557 ; my_uart_tx:my_uart_tx1|num_tx[5]            ; my_uart_tx:my_uart_tx1|num_tx[7]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.081     ; 2.918      ;
; 8677.685 ; my_uart_tx:my_uart_tx1|num_tx[3]            ; my_uart_tx:my_uart_tx1|num_tx[1]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.081     ; 2.790      ;
; 8677.685 ; my_uart_tx:my_uart_tx1|num_tx[3]            ; my_uart_tx:my_uart_tx1|num_tx[2]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.081     ; 2.790      ;
; 8677.685 ; my_uart_tx:my_uart_tx1|num_tx[3]            ; my_uart_tx:my_uart_tx1|num_tx[3]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.081     ; 2.790      ;
; 8677.685 ; my_uart_tx:my_uart_tx1|num_tx[3]            ; my_uart_tx:my_uart_tx1|num_tx[4]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.081     ; 2.790      ;
; 8677.685 ; my_uart_tx:my_uart_tx1|num_tx[3]            ; my_uart_tx:my_uart_tx1|num_tx[5]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.081     ; 2.790      ;
; 8677.685 ; my_uart_tx:my_uart_tx1|num_tx[3]            ; my_uart_tx:my_uart_tx1|num_tx[6]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.081     ; 2.790      ;
; 8677.685 ; my_uart_tx:my_uart_tx1|num_tx[3]            ; my_uart_tx:my_uart_tx1|num_tx[7]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.081     ; 2.790      ;
; 8677.725 ; my_uart_tx:my_uart_tx1|num_tx[0]            ; my_uart_tx:my_uart_tx1|num_tx[0]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.102     ; 2.729      ;
; 8677.753 ; my_uart_tx:my_uart_tx1|num_tx[2]            ; my_uart_tx:my_uart_tx1|num_tx[1]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.081     ; 2.722      ;
; 8677.753 ; my_uart_tx:my_uart_tx1|num_tx[2]            ; my_uart_tx:my_uart_tx1|num_tx[2]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.081     ; 2.722      ;
; 8677.753 ; my_uart_tx:my_uart_tx1|num_tx[2]            ; my_uart_tx:my_uart_tx1|num_tx[3]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.081     ; 2.722      ;
; 8677.753 ; my_uart_tx:my_uart_tx1|num_tx[2]            ; my_uart_tx:my_uart_tx1|num_tx[4]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.081     ; 2.722      ;
; 8677.753 ; my_uart_tx:my_uart_tx1|num_tx[2]            ; my_uart_tx:my_uart_tx1|num_tx[5]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.081     ; 2.722      ;
; 8677.753 ; my_uart_tx:my_uart_tx1|num_tx[2]            ; my_uart_tx:my_uart_tx1|num_tx[6]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.081     ; 2.722      ;
; 8677.753 ; my_uart_tx:my_uart_tx1|num_tx[2]            ; my_uart_tx:my_uart_tx1|num_tx[7]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.081     ; 2.722      ;
; 8677.827 ; my_uart_tx:my_uart_tx1|num_tx[6]            ; my_uart_tx:my_uart_tx1|num_tx[1]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.081     ; 2.648      ;
; 8677.827 ; my_uart_tx:my_uart_tx1|num_tx[6]            ; my_uart_tx:my_uart_tx1|num_tx[2]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.081     ; 2.648      ;
; 8677.827 ; my_uart_tx:my_uart_tx1|num_tx[6]            ; my_uart_tx:my_uart_tx1|num_tx[3]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.081     ; 2.648      ;
; 8677.827 ; my_uart_tx:my_uart_tx1|num_tx[6]            ; my_uart_tx:my_uart_tx1|num_tx[4]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.081     ; 2.648      ;
; 8677.827 ; my_uart_tx:my_uart_tx1|num_tx[6]            ; my_uart_tx:my_uart_tx1|num_tx[5]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.081     ; 2.648      ;
; 8677.827 ; my_uart_tx:my_uart_tx1|num_tx[6]            ; my_uart_tx:my_uart_tx1|num_tx[6]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.081     ; 2.648      ;
; 8677.827 ; my_uart_tx:my_uart_tx1|num_tx[6]            ; my_uart_tx:my_uart_tx1|num_tx[7]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.081     ; 2.648      ;
; 8677.837 ; my_uart_tx:my_uart_tx1|num_tx[1]            ; my_uart_tx:my_uart_tx1|num_tx[1]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.081     ; 2.638      ;
; 8677.837 ; my_uart_tx:my_uart_tx1|num_tx[1]            ; my_uart_tx:my_uart_tx1|num_tx[2]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.081     ; 2.638      ;
; 8677.837 ; my_uart_tx:my_uart_tx1|num_tx[1]            ; my_uart_tx:my_uart_tx1|num_tx[3]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.081     ; 2.638      ;
; 8677.837 ; my_uart_tx:my_uart_tx1|num_tx[1]            ; my_uart_tx:my_uart_tx1|num_tx[4]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.081     ; 2.638      ;
; 8677.837 ; my_uart_tx:my_uart_tx1|num_tx[1]            ; my_uart_tx:my_uart_tx1|num_tx[5]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.081     ; 2.638      ;
; 8677.837 ; my_uart_tx:my_uart_tx1|num_tx[1]            ; my_uart_tx:my_uart_tx1|num_tx[6]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.081     ; 2.638      ;
; 8677.837 ; my_uart_tx:my_uart_tx1|num_tx[1]            ; my_uart_tx:my_uart_tx1|num_tx[7]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.081     ; 2.638      ;
; 8678.076 ; my_uart_tx:my_uart_tx1|num_tx[5]            ; my_uart_tx:my_uart_tx1|num_tx[0]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; 0.397      ; 2.877      ;
+----------+---------------------------------------------+-----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CMOS_PCLK'                                                                                                                                       ;
+--------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.336 ; analyst_image2:analyst_image_2|left_pos_y_r[2] ; analyst_image2:analyst_image_2|left_pos_y_r[1] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.022     ; 6.335      ;
; -5.336 ; analyst_image2:analyst_image_2|left_pos_y_r[2] ; analyst_image2:analyst_image_2|left_pos_y_r[3] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.022     ; 6.335      ;
; -5.336 ; analyst_image2:analyst_image_2|left_pos_y_r[2] ; analyst_image2:analyst_image_2|left_pos_y_r[7] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.022     ; 6.335      ;
; -5.336 ; analyst_image2:analyst_image_2|left_pos_y_r[2] ; analyst_image2:analyst_image_2|left_pos_y_r[8] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.022     ; 6.335      ;
; -5.336 ; analyst_image2:analyst_image_2|left_pos_y_r[2] ; analyst_image2:analyst_image_2|left_pos_y_r[9] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.022     ; 6.335      ;
; -5.309 ; analyst_image2:analyst_image_2|left_pos_y_r[2] ; analyst_image2:analyst_image_2|left_pos_y_r[0] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.054     ; 6.276      ;
; -5.309 ; analyst_image2:analyst_image_2|left_pos_y_r[2] ; analyst_image2:analyst_image_2|left_pos_y_r[2] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.054     ; 6.276      ;
; -5.309 ; analyst_image2:analyst_image_2|left_pos_y_r[2] ; analyst_image2:analyst_image_2|left_pos_y_r[4] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.054     ; 6.276      ;
; -5.309 ; analyst_image2:analyst_image_2|left_pos_y_r[2] ; analyst_image2:analyst_image_2|left_pos_y_r[5] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.054     ; 6.276      ;
; -5.309 ; analyst_image2:analyst_image_2|left_pos_y_r[2] ; analyst_image2:analyst_image_2|left_pos_y_r[6] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.054     ; 6.276      ;
; -5.239 ; video_binary:video_binary1|vitrihientai_y[0]   ; analyst_image1:analyst_image_1|left_pos_y_r[2] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.043     ; 6.217      ;
; -5.239 ; video_binary:video_binary1|vitrihientai_y[0]   ; analyst_image1:analyst_image_1|left_pos_y_r[4] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.043     ; 6.217      ;
; -5.239 ; video_binary:video_binary1|vitrihientai_y[0]   ; analyst_image1:analyst_image_1|left_pos_y_r[9] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.043     ; 6.217      ;
; -5.239 ; video_binary:video_binary1|vitrihientai_y[0]   ; analyst_image1:analyst_image_1|left_pos_y_r[0] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.043     ; 6.217      ;
; -5.210 ; video_binary:video_binary1|vitrihientai_y[0]   ; analyst_image2:analyst_image_2|left_pos_y_r[0] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.104     ; 6.127      ;
; -5.210 ; video_binary:video_binary1|vitrihientai_y[0]   ; analyst_image2:analyst_image_2|left_pos_y_r[2] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.104     ; 6.127      ;
; -5.210 ; video_binary:video_binary1|vitrihientai_y[0]   ; analyst_image2:analyst_image_2|left_pos_y_r[4] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.104     ; 6.127      ;
; -5.210 ; video_binary:video_binary1|vitrihientai_y[0]   ; analyst_image2:analyst_image_2|left_pos_y_r[5] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.104     ; 6.127      ;
; -5.210 ; video_binary:video_binary1|vitrihientai_y[0]   ; analyst_image2:analyst_image_2|left_pos_y_r[6] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.104     ; 6.127      ;
; -5.208 ; video_binary:video_binary1|vitrihientai_y[0]   ; analyst_image2:analyst_image_2|top_pos_y_r[1]  ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.144     ; 6.085      ;
; -5.208 ; video_binary:video_binary1|vitrihientai_y[1]   ; analyst_image2:analyst_image_2|top_pos_y_r[1]  ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.144     ; 6.085      ;
; -5.208 ; video_binary:video_binary1|vitrihientai_y[0]   ; analyst_image2:analyst_image_2|top_pos_y_r[3]  ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.144     ; 6.085      ;
; -5.208 ; video_binary:video_binary1|vitrihientai_y[1]   ; analyst_image2:analyst_image_2|top_pos_y_r[3]  ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.144     ; 6.085      ;
; -5.208 ; video_binary:video_binary1|vitrihientai_y[0]   ; analyst_image2:analyst_image_2|top_pos_y_r[6]  ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.144     ; 6.085      ;
; -5.208 ; video_binary:video_binary1|vitrihientai_y[1]   ; analyst_image2:analyst_image_2|top_pos_y_r[6]  ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.144     ; 6.085      ;
; -5.208 ; video_binary:video_binary1|vitrihientai_y[0]   ; analyst_image2:analyst_image_2|top_pos_y_r[7]  ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.144     ; 6.085      ;
; -5.208 ; video_binary:video_binary1|vitrihientai_y[1]   ; analyst_image2:analyst_image_2|top_pos_y_r[7]  ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.144     ; 6.085      ;
; -5.206 ; analyst_image1:analyst_image_1|top_pos_x_r[0]  ; analyst_image1:analyst_image_1|angle_x_r[4]    ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.502      ; 6.729      ;
; -5.206 ; analyst_image1:analyst_image_1|top_pos_x_r[0]  ; analyst_image1:analyst_image_1|angle_x_r[2]    ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.502      ; 6.729      ;
; -5.206 ; analyst_image1:analyst_image_1|top_pos_x_r[0]  ; analyst_image1:analyst_image_1|angle_x_r[1]    ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.502      ; 6.729      ;
; -5.206 ; analyst_image1:analyst_image_1|top_pos_x_r[0]  ; analyst_image1:analyst_image_1|angle_x_r[3]    ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.502      ; 6.729      ;
; -5.206 ; analyst_image1:analyst_image_1|top_pos_x_r[0]  ; analyst_image1:analyst_image_1|angle_x_r[0]    ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.502      ; 6.729      ;
; -5.206 ; analyst_image1:analyst_image_1|top_pos_x_r[0]  ; analyst_image1:analyst_image_1|angle_x_r[8]    ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.502      ; 6.729      ;
; -5.206 ; analyst_image1:analyst_image_1|top_pos_x_r[0]  ; analyst_image1:analyst_image_1|angle_x_r[7]    ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.502      ; 6.729      ;
; -5.206 ; analyst_image1:analyst_image_1|top_pos_x_r[0]  ; analyst_image1:analyst_image_1|angle_x_r[9]    ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.502      ; 6.729      ;
; -5.206 ; analyst_image1:analyst_image_1|top_pos_x_r[0]  ; analyst_image1:analyst_image_1|angle_x_r[6]    ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.502      ; 6.729      ;
; -5.206 ; analyst_image1:analyst_image_1|top_pos_x_r[0]  ; analyst_image1:analyst_image_1|angle_x_r[5]    ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.502      ; 6.729      ;
; -5.200 ; video_binary:video_binary1|vitrihientai_x[8]   ; analyst_image1:analyst_image_1|left_pos_y_r[2] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.033      ; 6.254      ;
; -5.200 ; video_binary:video_binary1|vitrihientai_x[8]   ; analyst_image1:analyst_image_1|left_pos_y_r[4] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.033      ; 6.254      ;
; -5.200 ; video_binary:video_binary1|vitrihientai_x[8]   ; analyst_image1:analyst_image_1|left_pos_y_r[9] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.033      ; 6.254      ;
; -5.200 ; video_binary:video_binary1|vitrihientai_x[8]   ; analyst_image1:analyst_image_1|left_pos_y_r[0] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.033      ; 6.254      ;
; -5.199 ; video_binary:video_binary1|vitrihientai_y[0]   ; analyst_image2:analyst_image_2|left_pos_y_r[1] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.034     ; 6.186      ;
; -5.199 ; video_binary:video_binary1|vitrihientai_y[0]   ; analyst_image2:analyst_image_2|left_pos_y_r[3] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.034     ; 6.186      ;
; -5.199 ; video_binary:video_binary1|vitrihientai_y[0]   ; analyst_image2:analyst_image_2|left_pos_y_r[7] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.034     ; 6.186      ;
; -5.199 ; video_binary:video_binary1|vitrihientai_y[0]   ; analyst_image2:analyst_image_2|left_pos_y_r[8] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.034     ; 6.186      ;
; -5.199 ; video_binary:video_binary1|vitrihientai_y[0]   ; analyst_image2:analyst_image_2|left_pos_y_r[9] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.034     ; 6.186      ;
; -5.190 ; video_binary:video_binary1|vitrihientai_y[0]   ; analyst_image1:analyst_image_1|left_pos_y_r[1] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.038     ; 6.173      ;
; -5.190 ; video_binary:video_binary1|vitrihientai_y[0]   ; analyst_image1:analyst_image_1|left_pos_y_r[3] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.038     ; 6.173      ;
; -5.190 ; video_binary:video_binary1|vitrihientai_y[0]   ; analyst_image1:analyst_image_1|left_pos_y_r[5] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.038     ; 6.173      ;
; -5.190 ; video_binary:video_binary1|vitrihientai_y[0]   ; analyst_image1:analyst_image_1|left_pos_y_r[6] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.038     ; 6.173      ;
; -5.190 ; video_binary:video_binary1|vitrihientai_y[0]   ; analyst_image1:analyst_image_1|left_pos_y_r[7] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.038     ; 6.173      ;
; -5.190 ; video_binary:video_binary1|vitrihientai_y[0]   ; analyst_image1:analyst_image_1|left_pos_y_r[8] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.038     ; 6.173      ;
; -5.180 ; analyst_image2:analyst_image_2|left_pos_y_r[4] ; analyst_image2:analyst_image_2|left_pos_y_r[1] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.022     ; 6.179      ;
; -5.180 ; analyst_image2:analyst_image_2|left_pos_y_r[4] ; analyst_image2:analyst_image_2|left_pos_y_r[3] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.022     ; 6.179      ;
; -5.180 ; analyst_image2:analyst_image_2|left_pos_y_r[4] ; analyst_image2:analyst_image_2|left_pos_y_r[7] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.022     ; 6.179      ;
; -5.180 ; analyst_image2:analyst_image_2|left_pos_y_r[4] ; analyst_image2:analyst_image_2|left_pos_y_r[8] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.022     ; 6.179      ;
; -5.180 ; analyst_image2:analyst_image_2|left_pos_y_r[4] ; analyst_image2:analyst_image_2|left_pos_y_r[9] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.022     ; 6.179      ;
; -5.180 ; analyst_image2:analyst_image_2|top_pos_x_r[0]  ; analyst_image2:analyst_image_2|angle_x_r[4]    ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.591      ; 6.792      ;
; -5.180 ; analyst_image2:analyst_image_2|top_pos_x_r[0]  ; analyst_image2:analyst_image_2|angle_x_r[2]    ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.591      ; 6.792      ;
; -5.180 ; analyst_image2:analyst_image_2|top_pos_x_r[0]  ; analyst_image2:analyst_image_2|angle_x_r[1]    ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.591      ; 6.792      ;
; -5.180 ; analyst_image2:analyst_image_2|top_pos_x_r[0]  ; analyst_image2:analyst_image_2|angle_x_r[3]    ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.591      ; 6.792      ;
; -5.180 ; analyst_image2:analyst_image_2|top_pos_x_r[0]  ; analyst_image2:analyst_image_2|angle_x_r[8]    ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.591      ; 6.792      ;
; -5.180 ; analyst_image2:analyst_image_2|top_pos_x_r[0]  ; analyst_image2:analyst_image_2|angle_x_r[7]    ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.591      ; 6.792      ;
; -5.180 ; analyst_image2:analyst_image_2|top_pos_x_r[0]  ; analyst_image2:analyst_image_2|angle_x_r[9]    ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.591      ; 6.792      ;
; -5.180 ; analyst_image2:analyst_image_2|top_pos_x_r[0]  ; analyst_image2:analyst_image_2|angle_x_r[6]    ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.591      ; 6.792      ;
; -5.180 ; analyst_image2:analyst_image_2|top_pos_x_r[0]  ; analyst_image2:analyst_image_2|angle_x_r[5]    ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.591      ; 6.792      ;
; -5.178 ; video_binary:video_binary1|vitrihientai_y[0]   ; analyst_image1:analyst_image_1|left_pos_x_r[1] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.043     ; 6.156      ;
; -5.178 ; video_binary:video_binary1|vitrihientai_y[0]   ; analyst_image1:analyst_image_1|left_pos_x_r[0] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.043     ; 6.156      ;
; -5.178 ; video_binary:video_binary1|vitrihientai_y[0]   ; analyst_image1:analyst_image_1|left_pos_x_r[5] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.043     ; 6.156      ;
; -5.178 ; video_binary:video_binary1|vitrihientai_y[0]   ; analyst_image1:analyst_image_1|left_pos_x_r[6] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.043     ; 6.156      ;
; -5.178 ; video_binary:video_binary1|vitrihientai_y[0]   ; analyst_image1:analyst_image_1|left_pos_x_r[3] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.043     ; 6.156      ;
; -5.178 ; video_binary:video_binary1|vitrihientai_y[0]   ; analyst_image1:analyst_image_1|left_pos_x_r[2] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.043     ; 6.156      ;
; -5.162 ; analyst_image2:analyst_image_2|left_pos_y_r[0] ; analyst_image2:analyst_image_2|left_pos_y_r[1] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.022     ; 6.161      ;
; -5.162 ; analyst_image2:analyst_image_2|left_pos_y_r[0] ; analyst_image2:analyst_image_2|left_pos_y_r[3] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.022     ; 6.161      ;
; -5.162 ; analyst_image2:analyst_image_2|left_pos_y_r[0] ; analyst_image2:analyst_image_2|left_pos_y_r[7] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.022     ; 6.161      ;
; -5.162 ; analyst_image2:analyst_image_2|left_pos_y_r[0] ; analyst_image2:analyst_image_2|left_pos_y_r[8] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.022     ; 6.161      ;
; -5.162 ; analyst_image2:analyst_image_2|left_pos_y_r[0] ; analyst_image2:analyst_image_2|left_pos_y_r[9] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.022     ; 6.161      ;
; -5.156 ; video_binary:video_binary1|vitrihientai_y[1]   ; analyst_image2:analyst_image_2|left_pos_y_r[0] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.104     ; 6.073      ;
; -5.156 ; video_binary:video_binary1|vitrihientai_y[1]   ; analyst_image2:analyst_image_2|left_pos_y_r[2] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.104     ; 6.073      ;
; -5.156 ; video_binary:video_binary1|vitrihientai_y[1]   ; analyst_image2:analyst_image_2|left_pos_y_r[4] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.104     ; 6.073      ;
; -5.156 ; video_binary:video_binary1|vitrihientai_y[1]   ; analyst_image2:analyst_image_2|left_pos_y_r[5] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.104     ; 6.073      ;
; -5.156 ; video_binary:video_binary1|vitrihientai_y[1]   ; analyst_image2:analyst_image_2|left_pos_y_r[6] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.104     ; 6.073      ;
; -5.153 ; analyst_image2:analyst_image_2|left_pos_y_r[4] ; analyst_image2:analyst_image_2|left_pos_y_r[0] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.054     ; 6.120      ;
; -5.153 ; analyst_image2:analyst_image_2|left_pos_y_r[4] ; analyst_image2:analyst_image_2|left_pos_y_r[2] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.054     ; 6.120      ;
; -5.153 ; analyst_image2:analyst_image_2|left_pos_y_r[4] ; analyst_image2:analyst_image_2|left_pos_y_r[4] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.054     ; 6.120      ;
; -5.153 ; analyst_image2:analyst_image_2|left_pos_y_r[4] ; analyst_image2:analyst_image_2|left_pos_y_r[5] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.054     ; 6.120      ;
; -5.153 ; analyst_image2:analyst_image_2|left_pos_y_r[4] ; analyst_image2:analyst_image_2|left_pos_y_r[6] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.054     ; 6.120      ;
; -5.151 ; video_binary:video_binary1|vitrihientai_x[8]   ; analyst_image1:analyst_image_1|left_pos_y_r[1] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.038      ; 6.210      ;
; -5.151 ; video_binary:video_binary1|vitrihientai_x[8]   ; analyst_image1:analyst_image_1|left_pos_y_r[3] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.038      ; 6.210      ;
; -5.151 ; video_binary:video_binary1|vitrihientai_x[8]   ; analyst_image1:analyst_image_1|left_pos_y_r[5] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.038      ; 6.210      ;
; -5.151 ; video_binary:video_binary1|vitrihientai_x[8]   ; analyst_image1:analyst_image_1|left_pos_y_r[6] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.038      ; 6.210      ;
; -5.151 ; video_binary:video_binary1|vitrihientai_x[8]   ; analyst_image1:analyst_image_1|left_pos_y_r[7] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.038      ; 6.210      ;
; -5.151 ; video_binary:video_binary1|vitrihientai_x[8]   ; analyst_image1:analyst_image_1|left_pos_y_r[8] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.038      ; 6.210      ;
; -5.149 ; video_binary:video_binary1|vitrihientai_x[3]   ; analyst_image2:analyst_image_2|left_pos_y_r[0] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.139     ; 6.031      ;
; -5.149 ; video_binary:video_binary1|vitrihientai_x[3]   ; analyst_image2:analyst_image_2|left_pos_y_r[2] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.139     ; 6.031      ;
; -5.149 ; video_binary:video_binary1|vitrihientai_x[3]   ; analyst_image2:analyst_image_2|left_pos_y_r[4] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.139     ; 6.031      ;
; -5.149 ; video_binary:video_binary1|vitrihientai_x[3]   ; analyst_image2:analyst_image_2|left_pos_y_r[5] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.139     ; 6.031      ;
; -5.149 ; video_binary:video_binary1|vitrihientai_x[3]   ; analyst_image2:analyst_image_2|left_pos_y_r[6] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.139     ; 6.031      ;
; -5.146 ; analyst_image2:analyst_image_2|left_pos_x_r[0] ; analyst_image2:analyst_image_2|angle_x_r[4]    ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.088     ; 6.079      ;
; -5.146 ; analyst_image2:analyst_image_2|left_pos_x_r[0] ; analyst_image2:analyst_image_2|angle_x_r[2]    ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.088     ; 6.079      ;
+--------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                       ; To Node                                                                                                                                                                                                  ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -4.985 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[5] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                       ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 1.000        ; -3.321     ; 2.605      ;
; -4.975 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                       ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 1.000        ; -3.321     ; 2.595      ;
; -4.702 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[7] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                       ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 1.000        ; -3.321     ; 2.322      ;
; -4.640 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[8] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                       ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 1.000        ; -3.321     ; 2.260      ;
; -4.466 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 1.000        ; -3.242     ; 2.165      ;
; -4.422 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[6] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                       ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 1.000        ; -3.321     ; 2.042      ;
; -4.408 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 1.000        ; -3.242     ; 2.107      ;
; -4.328 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[4] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 1.000        ; -3.242     ; 2.027      ;
; -4.298 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 1.000        ; -3.242     ; 1.997      ;
; -4.044 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 1.000        ; -3.242     ; 1.743      ;
; 2.442  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.078     ; 7.481      ;
; 2.443  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.078     ; 7.480      ;
; 2.463  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.078     ; 7.460      ;
; 2.464  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.078     ; 7.459      ;
; 2.497  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.078     ; 7.426      ;
; 2.498  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.078     ; 7.425      ;
; 2.653  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.078     ; 7.270      ;
; 2.674  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.078     ; 7.249      ;
; 2.707  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.078     ; 7.216      ;
; 2.708  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.078     ; 7.215      ;
; 2.728  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.078     ; 7.195      ;
; 2.745  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.078     ; 7.178      ;
; 2.745  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[8]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.078     ; 7.178      ;
; 2.745  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[7]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.078     ; 7.178      ;
; 2.745  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[9]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.078     ; 7.178      ;
; 2.745  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[6]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.078     ; 7.178      ;
; 2.745  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[5]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.078     ; 7.178      ;
; 2.762  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.078     ; 7.161      ;
; 2.772  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.079     ; 7.150      ;
; 2.773  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.079     ; 7.149      ;
; 2.799  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.078     ; 7.124      ;
; 2.800  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.078     ; 7.123      ;
; 2.919  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.078     ; 7.004      ;
; 2.919  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[8]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.078     ; 7.004      ;
; 2.919  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[7]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.078     ; 7.004      ;
; 2.919  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[9]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.078     ; 7.004      ;
; 2.919  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[6]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.078     ; 7.004      ;
; 2.919  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[5]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.078     ; 7.004      ;
; 2.941  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.078     ; 6.982      ;
; 2.941  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[8]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.078     ; 6.982      ;
; 2.941  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[7]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.078     ; 6.982      ;
; 2.941  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[9]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.078     ; 6.982      ;
; 2.941  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[6]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.078     ; 6.982      ;
; 2.941  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[5]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.078     ; 6.982      ;
; 2.946  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.079     ; 6.976      ;
; 2.947  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.079     ; 6.975      ;
; 2.968  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.079     ; 6.954      ;
; 2.969  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.079     ; 6.953      ;
; 2.970  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.081     ; 6.950      ;
; 2.970  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.081     ; 6.950      ;
; 2.970  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.081     ; 6.950      ;
; 2.970  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.081     ; 6.950      ;
; 2.970  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.081     ; 6.950      ;
; 2.970  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.081     ; 6.950      ;
; 2.970  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.081     ; 6.950      ;
; 2.970  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.081     ; 6.950      ;
; 2.970  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.081     ; 6.950      ;
; 2.976  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.081     ; 6.944      ;
; 2.976  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.081     ; 6.944      ;
; 2.976  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.081     ; 6.944      ;
; 2.976  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.081     ; 6.944      ;
; 2.976  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.081     ; 6.944      ;
; 2.976  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.081     ; 6.944      ;
; 2.976  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.081     ; 6.944      ;
; 2.976  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.081     ; 6.944      ;
; 2.976  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.081     ; 6.944      ;
; 2.992  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.081     ; 6.928      ;
; 2.992  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.081     ; 6.928      ;
; 2.992  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.081     ; 6.928      ;
; 2.992  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.081     ; 6.928      ;
; 2.992  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.081     ; 6.928      ;
; 2.992  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.081     ; 6.928      ;
; 2.992  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.081     ; 6.928      ;
; 2.992  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.081     ; 6.928      ;
; 2.992  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.081     ; 6.928      ;
; 2.994  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.081     ; 6.926      ;
; 2.994  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.081     ; 6.926      ;
; 2.994  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.081     ; 6.926      ;
; 2.994  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.081     ; 6.926      ;
; 2.994  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.081     ; 6.926      ;
; 2.994  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.081     ; 6.926      ;
; 2.994  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.081     ; 6.926      ;
; 2.994  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.081     ; 6.926      ;
; 2.994  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.081     ; 6.926      ;
; 3.010  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.078     ; 6.913      ;
; 3.024  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.078     ; 6.899      ;
; 3.045  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.078     ; 6.878      ;
; 3.064  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.078     ; 6.859      ;
; 3.079  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.078     ; 6.844      ;
; 3.122  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.076     ; 6.803      ;
; 3.122  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[8]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.076     ; 6.803      ;
; 3.122  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[7]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.076     ; 6.803      ;
; 3.122  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[9]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.076     ; 6.803      ;
; 3.122  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[6]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.076     ; 6.803      ;
; 3.122  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[5]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.076     ; 6.803      ;
; 3.149  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.077     ; 6.775      ;
; 3.150  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.077     ; 6.774      ;
; 3.156  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.078     ; 6.767      ;
; 3.157  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.078     ; 6.766      ;
; 3.185  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.079     ; 6.737      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK'                                                                                                                                                                         ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.430 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 5.489      ;
; 14.430 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 5.489      ;
; 14.430 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 5.489      ;
; 14.430 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 5.489      ;
; 14.430 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 5.489      ;
; 14.430 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 5.489      ;
; 14.430 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 5.489      ;
; 14.430 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 5.489      ;
; 14.430 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 5.489      ;
; 14.430 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 5.489      ;
; 14.430 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 5.489      ;
; 14.739 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 5.180      ;
; 14.739 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 5.180      ;
; 14.739 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 5.180      ;
; 14.739 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 5.180      ;
; 14.739 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 5.180      ;
; 14.739 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 5.180      ;
; 14.739 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 5.180      ;
; 14.739 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 5.180      ;
; 14.739 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 5.180      ;
; 14.739 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 5.180      ;
; 14.739 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 5.180      ;
; 15.049 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 4.870      ;
; 15.049 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 4.870      ;
; 15.049 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 4.870      ;
; 15.049 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 4.870      ;
; 15.049 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 4.870      ;
; 15.049 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 4.870      ;
; 15.049 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 4.870      ;
; 15.049 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 4.870      ;
; 15.049 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 4.870      ;
; 15.049 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 4.870      ;
; 15.049 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 4.870      ;
; 15.111 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.809      ;
; 15.111 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.809      ;
; 15.111 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.809      ;
; 15.111 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.809      ;
; 15.111 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.809      ;
; 15.111 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.809      ;
; 15.111 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.809      ;
; 15.111 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.809      ;
; 15.111 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.809      ;
; 15.111 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.809      ;
; 15.111 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.809      ;
; 15.127 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.793      ;
; 15.127 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.793      ;
; 15.127 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.793      ;
; 15.127 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.793      ;
; 15.127 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.793      ;
; 15.127 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.793      ;
; 15.127 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.793      ;
; 15.127 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.793      ;
; 15.127 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.793      ;
; 15.127 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.793      ;
; 15.127 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.793      ;
; 15.136 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.784      ;
; 15.136 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.784      ;
; 15.136 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.784      ;
; 15.136 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.784      ;
; 15.136 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.784      ;
; 15.136 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.784      ;
; 15.136 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.784      ;
; 15.136 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.784      ;
; 15.136 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.784      ;
; 15.136 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.784      ;
; 15.136 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.784      ;
; 15.246 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.674      ;
; 15.246 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.674      ;
; 15.246 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.674      ;
; 15.246 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.674      ;
; 15.246 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.674      ;
; 15.246 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.674      ;
; 15.246 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.674      ;
; 15.246 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.674      ;
; 15.246 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.674      ;
; 15.246 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.674      ;
; 15.246 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.674      ;
; 15.306 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.614      ;
; 15.306 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.614      ;
; 15.306 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.614      ;
; 15.306 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.614      ;
; 15.306 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.614      ;
; 15.306 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.614      ;
; 15.306 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.614      ;
; 15.306 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.614      ;
; 15.306 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.614      ;
; 15.306 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.614      ;
; 15.306 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.614      ;
; 15.358 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 4.561      ;
; 15.358 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 4.561      ;
; 15.358 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 4.561      ;
; 15.358 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 4.561      ;
; 15.358 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 4.561      ;
; 15.358 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 4.561      ;
; 15.358 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 4.561      ;
; 15.358 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 4.561      ;
; 15.358 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 4.561      ;
; 15.358 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 4.561      ;
; 15.358 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 4.561      ;
; 15.364 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.082     ; 4.555      ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CMOS_PCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                                                                               ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -1.290 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[7]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.321      ; 2.323      ;
; -0.875 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[9]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.321      ; 2.738      ;
; -0.849 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[2]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.397      ; 2.840      ;
; -0.586 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[5]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.321      ; 3.027      ;
; -0.548 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[8]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.321      ; 3.065      ;
; -0.488 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                        ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.375      ; 3.179      ;
; -0.471 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                        ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.375      ; 3.196      ;
; -0.464 ; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 0.000        ; 3.364      ; 3.192      ;
; -0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                        ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.375      ; 3.214      ;
; -0.450 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                        ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.375      ; 3.217      ;
; -0.447 ; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 0.000        ; 3.364      ; 3.209      ;
; -0.427 ; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 0.000        ; 3.364      ; 3.229      ;
; -0.427 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                        ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.375      ; 3.240      ;
; -0.424 ; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 0.000        ; 3.364      ; 3.232      ;
; -0.401 ; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 0.000        ; 3.364      ; 3.255      ;
; -0.373 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[1]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.396      ; 3.315      ;
; -0.336 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[0]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.397      ; 3.353      ;
; -0.327 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[6]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.321      ; 3.286      ;
; -0.322 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[4]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.397      ; 3.367      ;
; -0.320 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[3]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.397      ; 3.369      ;
; 0.480  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                                                            ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.104      ; 0.796      ;
; 0.482  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                                                            ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.103      ; 0.797      ;
; 0.485  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                             ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                               ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                   ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; video_binary:video_binary1|vitrihientai_x[9]                                                                                                                                                        ; video_binary:video_binary1|vitrihientai_x[9]                                                                                                                                                                          ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; video_binary:video_binary1|tx_int_r                                                                                                                                                                 ; video_binary:video_binary1|tx_int_r                                                                                                                                                                                   ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.746      ;
; 0.497  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                              ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                                                ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.758      ;
; 0.497  ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                                 ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.758      ;
; 0.519  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.054      ; 0.785      ;
; 0.519  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.528      ; 1.301      ;
; 0.521  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.054      ; 0.787      ;
; 0.526  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                             ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.054      ; 0.792      ;
; 0.530  ; video_binary:video_binary1|frame_out_enable_r                                                                                                                                                       ; analyst_image2:analyst_image_2|wr_load_r1                                                                                                                                                                             ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.054      ; 0.796      ;
; 0.536  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                              ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                                 ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.054      ; 0.802      ;
; 0.537  ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                                                                                                                ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.054      ; 0.803      ;
; 0.544  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                               ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.054      ; 0.810      ;
; 0.633  ; analyst_image1:analyst_image_1|top_pos_x_r[3]                                                                                                                                                       ; analyst_image1:analyst_image_1|angle_x_r[3]                                                                                                                                                                           ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.729      ; 1.574      ;
; 0.676  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                                                            ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.104      ; 0.992      ;
; 0.676  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                                            ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.103      ; 0.991      ;
; 0.676  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                                                            ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.103      ; 0.991      ;
; 0.677  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                                                            ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.104      ; 0.993      ;
; 0.677  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                                                             ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.103      ; 0.992      ;
; 0.678  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                                                             ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.103      ; 0.993      ;
; 0.691  ; video_binary:video_binary1|vitrihientai_x[7]                                                                                                                                                        ; analyst_image2:analyst_image_2|right_pos_x_r[7]                                                                                                                                                                       ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.395      ; 1.298      ;
; 0.707  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.105      ; 1.024      ;
; 0.751  ; analyst_image2:analyst_image_2|top_pos_y_r[1]                                                                                                                                                       ; analyst_image2:analyst_image_2|angle_y_r[1]                                                                                                                                                                           ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.775      ; 1.738      ;
; 0.757  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.054      ; 1.023      ;
; 0.769  ; analyst_image1:analyst_image_1|top_pos_y_r[1]                                                                                                                                                       ; analyst_image1:analyst_image_1|angle_y_r[1]                                                                                                                                                                           ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.685      ; 1.666      ;
; 0.774  ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                                 ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.054      ; 1.040      ;
; 0.786  ; video_binary:video_binary1|matrix_median[0]                                                                                                                                                         ; video_binary:video_binary1|matrix_median[3]                                                                                                                                                                           ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.052      ; 1.050      ;
; 0.788  ; video_binary:video_binary1|matrix_median[1]                                                                                                                                                         ; video_binary:video_binary1|matrix_median[4]                                                                                                                                                                           ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.052      ; 1.052      ;
; 0.789  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                               ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.033      ; 1.034      ;
; 0.790  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                               ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.054      ; 1.056      ;
; 0.791  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.054      ; 1.057      ;
; 0.793  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.054      ; 1.059      ;
; 0.794  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                             ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.054      ; 1.060      ;
; 0.797  ; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]                                           ; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]                                                             ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 1.058      ;
; 0.801  ; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1]                                           ; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1]                                                             ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 1.062      ;
; 0.801  ; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[9]                                           ; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[9]                                                             ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 1.062      ;
; 0.801  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                               ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.025      ; 1.038      ;
; 0.802  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.054      ; 1.068      ;
; 0.802  ; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[5]                                           ; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[5]                                                             ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 1.063      ;
; 0.802  ; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[7]                                           ; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[7]                                                             ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 1.063      ;
; 0.802  ; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8]                                           ; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8]                                                             ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 1.063      ;
; 0.803  ; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]                                           ; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]                                                             ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 1.064      ;
; 0.803  ; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6]                                           ; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6]                                                             ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 1.064      ;
; 0.805  ; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2]                                           ; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2]                                                             ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 1.066      ;
; 0.809  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.054      ; 1.075      ;
; 0.809  ; analyst_image2:analyst_image_2|top_pos_y_r[7]                                                                                                                                                       ; analyst_image2:analyst_image_2|angle_y_r[7]                                                                                                                                                                           ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.775      ; 1.796      ;
; 0.811  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.054      ; 1.077      ;
; 0.816  ; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|altsyncram_kk81:altsyncram2|q_b[0]                                          ; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|altsyncram_kk81:altsyncram2|ram_block3a0~porta_datain_reg0                                    ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.158      ; 1.228      ;
; 0.819  ; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|altsyncram_kk81:altsyncram2|q_b[1]                                          ; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|altsyncram_kk81:altsyncram2|ram_block3a0~porta_datain_reg0                                    ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.158      ; 1.231      ;
; 0.820  ; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[0]                                           ; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[0]                                                             ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 1.081      ;
; 0.821  ; video_binary:video_binary1|vitrihientai_y[8]                                                                                                                                                        ; video_binary:video_binary1|vitrihientai_y[8]                                                                                                                                                                          ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 1.082      ;
; 0.826  ; video_binary:video_binary1|vitrihientai_y[1]                                                                                                                                                        ; video_binary:video_binary1|vitrihientai_y[1]                                                                                                                                                                          ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 1.087      ;
; 0.828  ; video_binary:video_binary1|vitrihientai_y[2]                                                                                                                                                        ; video_binary:video_binary1|vitrihientai_y[2]                                                                                                                                                                          ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 1.089      ;
; 0.828  ; video_binary:video_binary1|vitrihientai_y[3]                                                                                                                                                        ; video_binary:video_binary1|vitrihientai_y[3]                                                                                                                                                                          ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 1.089      ;
; 0.828  ; analyst_image2:analyst_image_2|top_pos_x_r[5]                                                                                                                                                       ; analyst_image2:analyst_image_2|angle_x_r[5]                                                                                                                                                                           ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.810      ; 1.850      ;
; 0.831  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.025      ; 1.068      ;
; 0.834  ; video_binary:video_binary1|vitrihientai_y[7]                                                                                                                                                        ; video_binary:video_binary1|vitrihientai_y[7]                                                                                                                                                                          ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 1.095      ;
; 0.835  ; video_binary:video_binary1|vitrihientai_y[9]                                                                                                                                                        ; video_binary:video_binary1|vitrihientai_y[9]                                                                                                                                                                          ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 1.096      ;
; 0.836  ; video_binary:video_binary1|vitrihientai_y[5]                                                                                                                                                        ; video_binary:video_binary1|vitrihientai_y[5]                                                                                                                                                                          ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 1.097      ;
; 0.837  ; video_binary:video_binary1|vitrihientai_y[4]                                                                                                                                                        ; video_binary:video_binary1|vitrihientai_y[4]                                                                                                                                                                          ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 1.098      ;
; 0.837  ; video_binary:video_binary1|vitrihientai_y[6]                                                                                                                                                        ; video_binary:video_binary1|vitrihientai_y[6]                                                                                                                                                                          ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 1.098      ;
; 0.846  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.025      ; 1.083      ;
; 0.852  ; video_binary:video_binary1|vitrihientai_y[0]                                                                                                                                                        ; video_binary:video_binary1|vitrihientai_y[0]                                                                                                                                                                          ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 1.113      ;
; 0.855  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.528      ; 1.637      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                               ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.439 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a4~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.473      ; 1.166      ;
; 0.452 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0010                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0010                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.485 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.082      ; 0.779      ;
; 0.493 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[4]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.082      ; 0.787      ;
; 0.494 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[4]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a4~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.472      ; 1.220      ;
; 0.507 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[10]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[10]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.082      ; 0.801      ;
; 0.507 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.800      ;
; 0.509 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0011                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.802      ;
; 0.510 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0001                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.082      ; 0.804      ;
; 0.510 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.803      ;
; 0.516 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.082      ; 0.810      ;
; 0.524 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.082      ; 0.818      ;
; 0.525 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.082      ; 0.819      ;
; 0.531 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.082      ; 0.825      ;
; 0.534 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_ackr1                                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_ackr2                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.827      ;
; 0.534 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.827      ;
; 0.536 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.829      ;
; 0.536 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.829      ;
; 0.542 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.835      ;
; 0.544 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.837      ;
; 0.550 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.843      ;
; 0.561 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.854      ;
; 0.639 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[8] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[7]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.082      ; 0.933      ;
; 0.639 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[2]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.082      ; 0.933      ;
; 0.639 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.082      ; 0.933      ;
; 0.640 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[1]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.082      ; 0.934      ;
; 0.640 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[8]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.933      ;
; 0.642 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[7]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.935      ;
; 0.644 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[8] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[8]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.082      ; 0.938      ;
; 0.649 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.942      ;
; 0.657 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[1]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.950      ;
; 0.665 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0111                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.082      ; 0.959      ;
; 0.676 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.969      ;
; 0.676 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.082      ; 0.970      ;
; 0.677 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.970      ;
; 0.684 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[0]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.977      ;
; 0.699 ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                     ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.992      ;
; 0.700 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[1]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.082      ; 0.994      ;
; 0.708 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[9] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[8]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.082      ; 1.002      ;
; 0.711 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[9] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[7]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.082      ; 1.005      ;
; 0.718 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 1.011      ;
; 0.723 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[7]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.082      ; 1.017      ;
; 0.724 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[4] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[4]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.082      ; 1.018      ;
; 0.725 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.082      ; 1.019      ;
; 0.725 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.082      ; 1.019      ;
; 0.727 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[2]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[1]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.082      ; 1.021      ;
; 0.732 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[2]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[2]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.082      ; 1.026      ;
; 0.732 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 1.025      ;
; 0.732 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.082      ; 1.026      ;
; 0.735 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[7]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.082      ; 1.029      ;
; 0.738 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[5]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 1.031      ;
; 0.740 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 1.033      ;
; 0.740 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 1.033      ;
; 0.741 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 1.034      ;
; 0.743 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[7]                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[7]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.082      ; 1.037      ;
; 0.743 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[2]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[2]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.082      ; 1.037      ;
; 0.744 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 1.037      ;
; 0.745 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[3]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[3]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.082      ; 1.039      ;
; 0.746 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[8]                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[8]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.082      ; 1.040      ;
; 0.746 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.082      ; 1.040      ;
; 0.747 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[6]                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[6]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.082      ; 1.041      ;
; 0.749 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 1.042      ;
; 0.750 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[7]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[7]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 1.043      ;
; 0.753 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[12]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[12]                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.082      ; 1.047      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK'                                                                                                                                                                         ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.452 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 0.746      ;
; 0.499 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 0.793      ;
; 0.744 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.038      ;
; 0.744 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.038      ;
; 0.745 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.039      ;
; 0.746 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.039      ;
; 0.748 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.042      ;
; 0.748 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.041      ;
; 0.748 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.041      ;
; 0.752 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.045      ;
; 0.753 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.046      ;
; 0.757 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.051      ;
; 0.761 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.055      ;
; 0.762 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.056      ;
; 0.763 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.057      ;
; 0.765 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.058      ;
; 0.769 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.062      ;
; 0.771 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.064      ;
; 1.098 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.391      ;
; 1.098 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.392      ;
; 1.099 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.393      ;
; 1.099 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.392      ;
; 1.100 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.393      ;
; 1.104 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.398      ;
; 1.106 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.400      ;
; 1.106 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.399      ;
; 1.107 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.400      ;
; 1.109 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.402      ;
; 1.109 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.403      ;
; 1.109 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.402      ;
; 1.113 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.407      ;
; 1.114 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.407      ;
; 1.115 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.409      ;
; 1.115 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.409      ;
; 1.116 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.410      ;
; 1.116 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.409      ;
; 1.117 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.411      ;
; 1.118 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.412      ;
; 1.118 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.411      ;
; 1.118 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.411      ;
; 1.118 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.412      ;
; 1.123 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.416      ;
; 1.124 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.418      ;
; 1.124 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.418      ;
; 1.125 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.418      ;
; 1.130 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.423      ;
; 1.133 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.427      ;
; 1.133 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.427      ;
; 1.139 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.432      ;
; 1.159 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.453      ;
; 1.226 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.520      ;
; 1.228 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.522      ;
; 1.229 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.523      ;
; 1.230 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.523      ;
; 1.230 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.524      ;
; 1.231 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.524      ;
; 1.237 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.531      ;
; 1.237 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.530      ;
; 1.238 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.532      ;
; 1.239 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.532      ;
; 1.239 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.533      ;
; 1.240 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.533      ;
; 1.244 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.538      ;
; 1.246 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.539      ;
; 1.246 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.540      ;
; 1.246 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.540      ;
; 1.247 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.541      ;
; 1.247 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.540      ;
; 1.248 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.542      ;
; 1.249 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.542      ;
; 1.249 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.542      ;
; 1.249 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.543      ;
; 1.253 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.547      ;
; 1.254 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.547      ;
; 1.254 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.547      ;
; 1.255 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.549      ;
; 1.255 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.549      ;
; 1.256 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.550      ;
; 1.256 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.549      ;
; 1.256 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.549      ;
; 1.258 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.551      ;
; 1.258 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.551      ;
; 1.263 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.556      ;
; 1.264 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.558      ;
; 1.264 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.558      ;
; 1.265 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.558      ;
; 1.269 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.563      ;
; 1.273 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.567      ;
; 1.273 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.567      ;
; 1.278 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.572      ;
; 1.365 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.659      ;
; 1.368 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.662      ;
; 1.369 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.663      ;
; 1.370 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.663      ;
; 1.370 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.082      ; 1.664      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                ; To Node                                                                                                                                                                                                               ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.452 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                      ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                      ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW2                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW2                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR2                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR2                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CTRL_CLK                                                                                                                                                              ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CTRL_CLK                                                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR3                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR3                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR1                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR1                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.465 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                                                                               ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.485 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.778      ;
; 0.499 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.792      ;
; 0.500 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.793      ;
; 0.501 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.010                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.00                                                                                                                                                               ; I2C_AV_Config:u_I2C_AV_Config|mI2C_WR                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.793      ;
; 0.502 ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.00                                                                                                                                                               ; I2C_AV_Config:u_I2C_AV_Config|mI2C_GO                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.509 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CTRL_CLK                                                                                                                                                              ; I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.801      ;
; 0.517 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                                                                                                                                                               ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.810      ;
; 0.519 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.813      ;
; 0.520 ; I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                                                                                                                                                                  ; I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.812      ;
; 0.526 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.819      ;
; 0.527 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.821      ;
; 0.541 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_hs_r                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.834      ;
; 0.558 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.851      ;
; 0.572 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a4~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.395      ; 1.221      ;
; 0.690 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.983      ;
; 0.690 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_vs_r                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.984      ;
; 0.700 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.993      ;
; 0.701 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.994      ;
; 0.738 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 1.032      ;
; 0.740 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.033      ;
; 0.740 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 1.034      ;
; 0.753 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 1.047      ;
; 0.761 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[0]                                                                                                                                                            ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[0]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                                                                                                                                                            ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                                                                                                                                                            ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[5]                                                                                                                                                            ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[5]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[11]                                                                                                                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[11]                                                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[13]                                                                                                                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[13]                                                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[15]                                                                                                                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[15]                                                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[2]                                                                                                                                                            ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[2]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[6]                                                                                                                                                            ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[6]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[7]                                                                                                                                                            ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[7]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[9]                                                                                                                                                            ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[9]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[4]                                                                                                                                                            ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[4]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[14]                                                                                                                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[14]                                                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[8]                                                                                                                                                            ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[8]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[10]                                                                                                                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[10]                                                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[12]                                                                                                                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[12]                                                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.767 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a4~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.393      ; 1.414      ;
; 0.768 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.061      ;
; 0.769 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a4~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.393      ; 1.416      ;
; 0.769 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 1.063      ;
; 0.770 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.063      ;
; 0.771 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.064      ;
; 0.771 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 1.065      ;
; 0.771 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 1.065      ;
; 0.772 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[6]                                                                                                                                                               ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[6]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.065      ;
; 0.772 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.065      ;
; 0.772 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.065      ;
; 0.772 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 1.066      ;
; 0.772 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 1.066      ;
; 0.774 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.067      ;
; 0.778 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.071      ;
; 0.778 ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.10                                                                                                                                                               ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.01                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.070      ;
; 0.779 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                                                                                                                                                               ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.072      ;
; 0.780 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.073      ;
; 0.782 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.075      ;
; 0.782 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[4]                                                                                                                              ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[4]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.075      ;
; 0.786 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a4~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.393      ; 1.433      ;
; 0.786 ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.01                                                                                                                                                               ; I2C_AV_Config:u_I2C_AV_Config|mI2C_GO                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.078      ;
; 0.787 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[3]                                                                                                                              ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[3]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.080      ;
; 0.787 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 1.081      ;
; 0.788 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 1.082      ;
; 0.790 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a4~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.393      ; 1.437      ;
; 0.796 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.089      ;
; 0.797 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.090      ;
; 0.798 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[0]                                                                                                                              ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[0]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.091      ;
; 0.799 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.092      ;
; 0.799 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.092      ;
; 0.800 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.093      ;
; 0.801 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.094      ;
; 0.802 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.095      ;
; 0.804 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.097      ;
; 0.806 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                                                                                                                                                               ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.099      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'phat_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                              ;
+-------+---------------------------------------------+-----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                           ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+-----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.770 ; my_uart_tx:my_uart_tx1|num_tx[7]            ; my_uart_tx:my_uart_tx1|num_tx[7]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.063      ;
; 0.776 ; my_uart_tx:my_uart_tx1|num_tx[5]            ; my_uart_tx:my_uart_tx1|num_tx[5]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.069      ;
; 0.777 ; my_uart_tx:my_uart_tx1|num_tx[3]            ; my_uart_tx:my_uart_tx1|num_tx[3]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.070      ;
; 0.803 ; my_uart_tx:my_uart_tx1|num_tx[1]            ; my_uart_tx:my_uart_tx1|num_tx[1]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.096      ;
; 0.804 ; my_uart_tx:my_uart_tx1|num_tx[4]            ; my_uart_tx:my_uart_tx1|num_tx[4]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.097      ;
; 0.811 ; my_uart_tx:my_uart_tx1|num_tx[6]            ; my_uart_tx:my_uart_tx1|num_tx[6]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.104      ;
; 0.967 ; my_uart_tx:my_uart_tx1|num_tx[7]            ; my_uart_tx:my_uart_tx1|rs232_tx_r ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.260      ;
; 0.970 ; my_uart_tx:my_uart_tx1|num_tx[0]            ; my_uart_tx:my_uart_tx1|num_tx[0]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 1.284      ;
; 1.014 ; my_uart_tx:my_uart_tx1|num_tx[5]            ; my_uart_tx:my_uart_tx1|rs232_tx_r ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.307      ;
; 1.016 ; my_uart_tx:my_uart_tx1|num_tx[2]            ; my_uart_tx:my_uart_tx1|num_tx[2]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.309      ;
; 1.131 ; my_uart_tx:my_uart_tx1|num_tx[5]            ; my_uart_tx:my_uart_tx1|num_tx[6]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.424      ;
; 1.132 ; my_uart_tx:my_uart_tx1|num_tx[3]            ; my_uart_tx:my_uart_tx1|num_tx[4]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.425      ;
; 1.157 ; my_uart_tx:my_uart_tx1|num_tx[1]            ; my_uart_tx:my_uart_tx1|num_tx[2]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.450      ;
; 1.165 ; my_uart_tx:my_uart_tx1|num_tx[4]            ; my_uart_tx:my_uart_tx1|num_tx[5]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.458      ;
; 1.172 ; my_uart_tx:my_uart_tx1|num_tx[6]            ; my_uart_tx:my_uart_tx1|num_tx[7]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.465      ;
; 1.174 ; my_uart_tx:my_uart_tx1|num_tx[4]            ; my_uart_tx:my_uart_tx1|num_tx[6]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.467      ;
; 1.262 ; my_uart_tx:my_uart_tx1|num_tx[5]            ; my_uart_tx:my_uart_tx1|num_tx[7]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.555      ;
; 1.263 ; my_uart_tx:my_uart_tx1|num_tx[3]            ; my_uart_tx:my_uart_tx1|num_tx[5]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.556      ;
; 1.272 ; my_uart_tx:my_uart_tx1|num_tx[3]            ; my_uart_tx:my_uart_tx1|num_tx[6]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.565      ;
; 1.288 ; my_uart_tx:my_uart_tx1|num_tx[1]            ; my_uart_tx:my_uart_tx1|num_tx[3]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.581      ;
; 1.297 ; my_uart_tx:my_uart_tx1|num_tx[1]            ; my_uart_tx:my_uart_tx1|num_tx[4]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.590      ;
; 1.305 ; my_uart_tx:my_uart_tx1|num_tx[4]            ; my_uart_tx:my_uart_tx1|num_tx[7]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.598      ;
; 1.338 ; my_uart_tx:my_uart_tx1|num_tx[7]            ; my_uart_tx:my_uart_tx1|num_tx[0]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.580      ; 2.130      ;
; 1.358 ; my_uart_tx:my_uart_tx1|num_tx[3]            ; my_uart_tx:my_uart_tx1|rs232_tx_r ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.651      ;
; 1.377 ; my_uart_tx:my_uart_tx1|num_tx[2]            ; my_uart_tx:my_uart_tx1|num_tx[3]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.670      ;
; 1.386 ; my_uart_tx:my_uart_tx1|num_tx[2]            ; my_uart_tx:my_uart_tx1|num_tx[4]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.679      ;
; 1.403 ; my_uart_tx:my_uart_tx1|num_tx[3]            ; my_uart_tx:my_uart_tx1|num_tx[7]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.696      ;
; 1.428 ; my_uart_tx:my_uart_tx1|num_tx[1]            ; my_uart_tx:my_uart_tx1|num_tx[5]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.721      ;
; 1.437 ; my_uart_tx:my_uart_tx1|num_tx[1]            ; my_uart_tx:my_uart_tx1|num_tx[6]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.730      ;
; 1.491 ; my_uart_tx:my_uart_tx1|num_tx[4]            ; my_uart_tx:my_uart_tx1|num_tx[0]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.580      ; 2.283      ;
; 1.517 ; my_uart_tx:my_uart_tx1|num_tx[2]            ; my_uart_tx:my_uart_tx1|num_tx[5]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.810      ;
; 1.526 ; my_uart_tx:my_uart_tx1|num_tx[2]            ; my_uart_tx:my_uart_tx1|num_tx[6]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.819      ;
; 1.568 ; my_uart_tx:my_uart_tx1|num_tx[1]            ; my_uart_tx:my_uart_tx1|num_tx[7]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.861      ;
; 1.657 ; my_uart_tx:my_uart_tx1|num_tx[2]            ; my_uart_tx:my_uart_tx1|num_tx[7]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.950      ;
; 1.750 ; my_uart_tx:my_uart_tx1|num_tx[1]            ; my_uart_tx:my_uart_tx1|num_tx[0]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.580      ; 2.542      ;
; 1.781 ; my_uart_tx:my_uart_tx1|num_tx[6]            ; my_uart_tx:my_uart_tx1|num_tx[0]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.580      ; 2.573      ;
; 1.809 ; my_uart_tx:my_uart_tx1|num_tx[0]            ; my_uart_tx:my_uart_tx1|num_tx[1]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.397     ; 1.624      ;
; 1.822 ; my_uart_tx:my_uart_tx1|num_tx[0]            ; my_uart_tx:my_uart_tx1|num_tx[2]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.397     ; 1.637      ;
; 1.837 ; my_uart_tx:my_uart_tx1|num_tx[6]            ; my_uart_tx:my_uart_tx1|rs232_tx_r ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.130      ;
; 1.844 ; my_uart_tx:my_uart_tx1|num_tx[2]            ; my_uart_tx:my_uart_tx1|num_tx[0]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.580      ; 2.636      ;
; 1.886 ; my_uart_tx:my_uart_tx1|num_tx[7]            ; my_uart_tx:my_uart_tx1|num_tx[1]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.179      ;
; 1.886 ; my_uart_tx:my_uart_tx1|num_tx[7]            ; my_uart_tx:my_uart_tx1|num_tx[2]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.179      ;
; 1.886 ; my_uart_tx:my_uart_tx1|num_tx[7]            ; my_uart_tx:my_uart_tx1|num_tx[3]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.179      ;
; 1.886 ; my_uart_tx:my_uart_tx1|num_tx[7]            ; my_uart_tx:my_uart_tx1|num_tx[4]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.179      ;
; 1.886 ; my_uart_tx:my_uart_tx1|num_tx[7]            ; my_uart_tx:my_uart_tx1|num_tx[5]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.179      ;
; 1.886 ; my_uart_tx:my_uart_tx1|num_tx[7]            ; my_uart_tx:my_uart_tx1|num_tx[6]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.179      ;
; 1.888 ; my_uart_tx:my_uart_tx1|num_tx[3]            ; my_uart_tx:my_uart_tx1|num_tx[0]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.580      ; 2.680      ;
; 1.949 ; my_uart_tx:my_uart_tx1|num_tx[0]            ; my_uart_tx:my_uart_tx1|num_tx[3]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.397     ; 1.764      ;
; 1.962 ; my_uart_tx:my_uart_tx1|num_tx[0]            ; my_uart_tx:my_uart_tx1|num_tx[4]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.397     ; 1.777      ;
; 1.989 ; my_uart_tx:my_uart_tx1|num_tx[5]            ; my_uart_tx:my_uart_tx1|num_tx[0]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.580      ; 2.781      ;
; 2.039 ; my_uart_tx:my_uart_tx1|num_tx[4]            ; my_uart_tx:my_uart_tx1|num_tx[1]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.332      ;
; 2.039 ; my_uart_tx:my_uart_tx1|num_tx[4]            ; my_uart_tx:my_uart_tx1|num_tx[2]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.332      ;
; 2.039 ; my_uart_tx:my_uart_tx1|num_tx[4]            ; my_uart_tx:my_uart_tx1|num_tx[3]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.332      ;
; 2.089 ; my_uart_tx:my_uart_tx1|num_tx[0]            ; my_uart_tx:my_uart_tx1|num_tx[5]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.397     ; 1.904      ;
; 2.102 ; my_uart_tx:my_uart_tx1|num_tx[0]            ; my_uart_tx:my_uart_tx1|num_tx[6]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.397     ; 1.917      ;
; 2.104 ; my_uart_tx:my_uart_tx1|num_tx[4]            ; my_uart_tx:my_uart_tx1|rs232_tx_r ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.397      ;
; 2.229 ; my_uart_tx:my_uart_tx1|num_tx[0]            ; my_uart_tx:my_uart_tx1|num_tx[7]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.397     ; 2.044      ;
; 2.329 ; my_uart_tx:my_uart_tx1|num_tx[6]            ; my_uart_tx:my_uart_tx1|num_tx[1]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.622      ;
; 2.329 ; my_uart_tx:my_uart_tx1|num_tx[6]            ; my_uart_tx:my_uart_tx1|num_tx[2]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.622      ;
; 2.329 ; my_uart_tx:my_uart_tx1|num_tx[6]            ; my_uart_tx:my_uart_tx1|num_tx[3]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.622      ;
; 2.329 ; my_uart_tx:my_uart_tx1|num_tx[6]            ; my_uart_tx:my_uart_tx1|num_tx[4]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.622      ;
; 2.329 ; my_uart_tx:my_uart_tx1|num_tx[6]            ; my_uart_tx:my_uart_tx1|num_tx[5]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.622      ;
; 2.392 ; my_uart_tx:my_uart_tx1|num_tx[2]            ; my_uart_tx:my_uart_tx1|num_tx[1]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.685      ;
; 2.436 ; my_uart_tx:my_uart_tx1|num_tx[3]            ; my_uart_tx:my_uart_tx1|num_tx[1]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.729      ;
; 2.436 ; my_uart_tx:my_uart_tx1|num_tx[3]            ; my_uart_tx:my_uart_tx1|num_tx[2]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.729      ;
; 2.537 ; my_uart_tx:my_uart_tx1|num_tx[5]            ; my_uart_tx:my_uart_tx1|num_tx[1]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.830      ;
; 2.537 ; my_uart_tx:my_uart_tx1|num_tx[5]            ; my_uart_tx:my_uart_tx1|num_tx[2]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.830      ;
; 2.537 ; my_uart_tx:my_uart_tx1|num_tx[5]            ; my_uart_tx:my_uart_tx1|num_tx[3]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.830      ;
; 2.537 ; my_uart_tx:my_uart_tx1|num_tx[5]            ; my_uart_tx:my_uart_tx1|num_tx[4]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.830      ;
; 2.667 ; my_uart_tx:my_uart_tx1|num_tx[2]            ; my_uart_tx:my_uart_tx1|rs232_tx_r ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.960      ;
; 2.707 ; video_binary:video_binary1|tx_int_r         ; my_uart_tx:my_uart_tx1|num_tx[0]  ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.123     ; 1.906      ;
; 2.951 ; my_uart_tx:my_uart_tx1|num_tx[1]            ; my_uart_tx:my_uart_tx1|rs232_tx_r ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 3.244      ;
; 3.206 ; video_binary:video_binary1|tx_int_r         ; my_uart_tx:my_uart_tx1|num_tx[1]  ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.622     ; 1.906      ;
; 3.206 ; video_binary:video_binary1|tx_int_r         ; my_uart_tx:my_uart_tx1|num_tx[2]  ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.622     ; 1.906      ;
; 3.206 ; video_binary:video_binary1|tx_int_r         ; my_uart_tx:my_uart_tx1|num_tx[3]  ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.622     ; 1.906      ;
; 3.206 ; video_binary:video_binary1|tx_int_r         ; my_uart_tx:my_uart_tx1|num_tx[4]  ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.622     ; 1.906      ;
; 3.206 ; video_binary:video_binary1|tx_int_r         ; my_uart_tx:my_uart_tx1|num_tx[5]  ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.622     ; 1.906      ;
; 3.206 ; video_binary:video_binary1|tx_int_r         ; my_uart_tx:my_uart_tx1|num_tx[6]  ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.622     ; 1.906      ;
; 3.206 ; video_binary:video_binary1|tx_int_r         ; my_uart_tx:my_uart_tx1|num_tx[7]  ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.622     ; 1.906      ;
; 3.214 ; my_uart_tx:my_uart_tx1|num_tx[0]            ; my_uart_tx:my_uart_tx1|rs232_tx_r ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.397     ; 3.029      ;
; 3.577 ; selector:selector1|chieu_xoay_rs232_r       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.360     ; 2.539      ;
; 3.695 ; video_binary:video_binary1|tx_int_r         ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.622     ; 2.395      ;
; 3.733 ; selector:selector1|centre_pos_x_rs232_r[10] ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.884     ; 3.171      ;
; 3.838 ; selector:selector1|centre_pos_x_rs232_r[11] ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.884     ; 3.276      ;
; 3.914 ; selector:selector1|centre_pos_y_rs232_r[11] ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.181     ; 3.055      ;
; 3.946 ; selector:selector1|angle_y_rs232_r[9]       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.505     ; 2.763      ;
; 4.067 ; selector:selector1|centre_pos_y_rs232_r[6]  ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.181     ; 3.208      ;
; 4.186 ; selector:selector1|centre_pos_y_rs232_r[10] ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.181     ; 3.327      ;
; 4.367 ; selector:selector1|angle_x_rs232_r[4]       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.360     ; 3.329      ;
; 4.382 ; selector:selector1|centre_pos_y_rs232_r[8]  ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.181     ; 3.523      ;
; 4.436 ; selector:selector1|centre_pos_x_rs232_r[6]  ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.884     ; 3.874      ;
; 4.440 ; selector:selector1|centre_pos_x_rs232_r[3]  ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.884     ; 3.878      ;
; 4.484 ; selector:selector1|angle_y_rs232_r[8]       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.505     ; 3.301      ;
; 4.516 ; selector:selector1|centre_pos_x_rs232_r[9]  ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.884     ; 3.954      ;
; 4.536 ; selector:selector1|angle_x_rs232_r[1]       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.360     ; 3.498      ;
; 4.605 ; selector:selector1|angle_x_rs232_r[3]       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.360     ; 3.567      ;
; 4.627 ; selector:selector1|angle_y_rs232_r[7]       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.505     ; 3.444      ;
; 4.647 ; selector:selector1|centre_pos_y_rs232_r[7]  ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.360     ; 3.609      ;
; 4.686 ; selector:selector1|centre_pos_x_rs232_r[2]  ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.593     ; 3.415      ;
; 4.718 ; selector:selector1|centre_pos_x_rs232_r[7]  ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.884     ; 4.156      ;
+-------+---------------------------------------------+-----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CMOS_PCLK'                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                                                                                                                                                                                                  ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -0.177 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.472      ; 3.560      ;
; -0.177 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.472      ; 3.560      ;
; -0.177 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.472      ; 3.560      ;
; -0.138 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.511      ; 3.560      ;
; -0.138 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.511      ; 3.560      ;
; -0.138 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.511      ; 3.560      ;
; -0.138 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.511      ; 3.560      ;
; -0.138 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.511      ; 3.560      ;
; -0.121 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.520      ; 3.552      ;
; -0.121 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.520      ; 3.552      ;
; -0.121 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.520      ; 3.552      ;
; -0.121 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.520      ; 3.552      ;
; -0.121 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.520      ; 3.552      ;
; -0.090 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.732      ; 3.733      ;
; -0.090 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.732      ; 3.733      ;
; -0.090 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.732      ; 3.733      ;
; -0.089 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.732      ; 3.732      ;
; -0.089 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.732      ; 3.732      ;
; -0.089 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.732      ; 3.732      ;
; -0.085 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.556      ; 3.552      ;
; -0.085 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.556      ; 3.552      ;
; -0.085 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.556      ; 3.552      ;
; -0.085 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.556      ; 3.552      ;
; -0.085 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.556      ; 3.552      ;
; -0.085 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.556      ; 3.552      ;
; -0.085 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.556      ; 3.552      ;
; -0.085 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.556      ; 3.552      ;
; -0.085 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.556      ; 3.552      ;
; -0.085 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.556      ; 3.552      ;
; -0.085 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.556      ; 3.552      ;
; -0.084 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.799      ; 3.794      ;
; -0.084 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.799      ; 3.794      ;
; -0.084 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.799      ; 3.794      ;
; -0.084 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.799      ; 3.794      ;
; -0.083 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.799      ; 3.793      ;
; -0.083 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.799      ; 3.793      ;
; -0.083 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.799      ; 3.793      ;
; -0.083 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.799      ; 3.793      ;
; -0.075 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.732      ; 3.718      ;
; -0.075 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.732      ; 3.718      ;
; -0.075 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.732      ; 3.718      ;
; -0.069 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.799      ; 3.779      ;
; -0.069 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.799      ; 3.779      ;
; -0.069 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.799      ; 3.779      ;
; -0.069 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.799      ; 3.779      ;
; -0.048 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.774      ; 3.733      ;
; -0.048 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.774      ; 3.733      ;
; -0.048 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.774      ; 3.733      ;
; -0.048 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.774      ; 3.733      ;
; -0.048 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.774      ; 3.733      ;
; -0.047 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.774      ; 3.732      ;
; -0.047 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.774      ; 3.732      ;
; -0.047 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.774      ; 3.732      ;
; -0.047 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.774      ; 3.732      ;
; -0.047 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.774      ; 3.732      ;
; -0.045 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.838      ; 3.794      ;
; -0.045 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.838      ; 3.794      ;
; -0.045 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.838      ; 3.794      ;
; -0.044 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.838      ; 3.793      ;
; -0.044 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.838      ; 3.793      ;
; -0.044 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.838      ; 3.793      ;
; -0.033 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.774      ; 3.718      ;
; -0.033 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.774      ; 3.718      ;
; -0.033 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.774      ; 3.718      ;
; -0.033 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.774      ; 3.718      ;
; -0.033 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.774      ; 3.718      ;
; -0.030 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.838      ; 3.779      ;
; -0.030 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.838      ; 3.779      ;
; -0.030 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.838      ; 3.779      ;
; -0.007 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.915      ; 3.833      ;
; -0.007 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.690      ; 3.608      ;
; -0.007 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.690      ; 3.608      ;
; -0.007 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.690      ; 3.608      ;
; -0.007 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.690      ; 3.608      ;
; -0.007 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.690      ; 3.608      ;
; -0.006 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.915      ; 3.832      ;
; -0.006 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.690      ; 3.607      ;
; -0.006 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.690      ; 3.607      ;
; -0.006 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.690      ; 3.607      ;
; -0.006 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.690      ; 3.607      ;
; -0.006 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.690      ; 3.607      ;
; -0.004 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.767      ; 3.682      ;
; -0.004 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.767      ; 3.682      ;
; -0.004 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.767      ; 3.682      ;
; -0.004 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.767      ; 3.682      ;
; -0.004 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.767      ; 3.682      ;
; -0.004 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.767      ; 3.682      ;
; -0.004 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.767      ; 3.682      ;
; -0.003 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.767      ; 3.681      ;
; -0.003 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.767      ; 3.681      ;
; -0.003 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.767      ; 3.681      ;
; -0.003 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.767      ; 3.681      ;
; -0.003 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.767      ; 3.681      ;
; -0.003 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.767      ; 3.681      ;
; -0.003 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.767      ; 3.681      ;
; 0.008  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.915      ; 3.818      ;
; 0.008  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.690      ; 3.593      ;
; 0.008  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.690      ; 3.593      ;
; 0.008  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.690      ; 3.593      ;
; 0.008  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.690      ; 3.593      ;
+--------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                                                                                                                                ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 3.004 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20]                                        ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.686     ; 4.261      ;
; 3.004 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20]                                        ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.686     ; 4.261      ;
; 3.129 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13]                                        ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.686     ; 4.136      ;
; 3.129 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13]                                        ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.686     ; 4.136      ;
; 3.218 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22]                                        ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.686     ; 4.047      ;
; 3.218 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22]                                        ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.686     ; 4.047      ;
; 3.395 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]                                         ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.686     ; 3.870      ;
; 3.395 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]                                         ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.686     ; 3.870      ;
; 3.472 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12]                                        ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.686     ; 3.793      ;
; 3.472 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12]                                        ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.686     ; 3.793      ;
; 3.485 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17]                                        ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.686     ; 3.780      ;
; 3.485 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17]                                        ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.686     ; 3.780      ;
; 3.486 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14]                                        ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.686     ; 3.779      ;
; 3.486 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14]                                        ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.686     ; 3.779      ;
; 3.500 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16]                                        ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.686     ; 3.765      ;
; 3.500 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16]                                        ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.686     ; 3.765      ;
; 3.568 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21]                                        ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.686     ; 3.697      ;
; 3.568 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21]                                        ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.686     ; 3.697      ;
; 3.611 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19]                                        ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.686     ; 3.654      ;
; 3.611 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19]                                        ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.686     ; 3.654      ;
; 3.755 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]                                         ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.685     ; 3.511      ;
; 3.755 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]                                         ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.685     ; 3.511      ;
; 3.789 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]                                         ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.685     ; 3.477      ;
; 3.789 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]                                         ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.685     ; 3.477      ;
; 3.789 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]                                         ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.685     ; 3.477      ;
; 3.789 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]                                         ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.685     ; 3.477      ;
; 3.794 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18]                                        ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.686     ; 3.471      ;
; 3.794 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18]                                        ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.686     ; 3.471      ;
; 3.799 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]                                         ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.685     ; 3.467      ;
; 3.799 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]                                         ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.685     ; 3.467      ;
; 3.875 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11]                                        ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.685     ; 3.391      ;
; 3.875 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11]                                        ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.685     ; 3.391      ;
; 3.902 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15]                                        ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.686     ; 3.363      ;
; 3.902 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15]                                        ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.686     ; 3.363      ;
; 3.976 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]                                         ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.685     ; 3.290      ;
; 3.976 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]                                         ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.685     ; 3.290      ;
; 3.978 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]                                         ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.685     ; 3.288      ;
; 3.978 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]                                         ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.685     ; 3.288      ;
; 4.010 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10]                                        ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.685     ; 3.256      ;
; 4.010 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10]                                        ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.685     ; 3.256      ;
; 4.121 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]                                         ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.685     ; 3.145      ;
; 4.121 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]                                         ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.685     ; 3.145      ;
; 4.152 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]                                         ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.685     ; 3.114      ;
; 4.152 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]                                         ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.685     ; 3.114      ;
; 4.161 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]                                         ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.685     ; 3.105      ;
; 4.161 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]                                         ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.685     ; 3.105      ;
; 5.426 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.085     ; 4.490      ;
; 5.426 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.085     ; 4.490      ;
; 5.426 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.085     ; 4.490      ;
; 5.426 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.085     ; 4.490      ;
; 5.426 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.085     ; 4.490      ;
; 5.426 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.085     ; 4.490      ;
; 5.436 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.085     ; 4.480      ;
; 5.436 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.085     ; 4.480      ;
; 5.436 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[4] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.085     ; 4.480      ;
; 5.436 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.085     ; 4.480      ;
; 5.436 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[3] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.085     ; 4.480      ;
; 5.436 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.085     ; 4.480      ;
; 5.436 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.085     ; 4.480      ;
; 5.436 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.085     ; 4.480      ;
; 5.436 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.085     ; 4.480      ;
; 5.436 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.085     ; 4.480      ;
; 5.436 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.085     ; 4.480      ;
; 5.436 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.085     ; 4.480      ;
; 5.436 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.085     ; 4.480      ;
; 5.436 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.085     ; 4.480      ;
; 5.523 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.227      ; 4.620      ;
; 5.523 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.227      ; 4.620      ;
; 5.523 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.227      ; 4.620      ;
; 5.523 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.227      ; 4.620      ;
; 5.523 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.227      ; 4.620      ;
; 5.523 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.227      ; 4.620      ;
; 5.523 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.227      ; 4.620      ;
; 5.523 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.227      ; 4.620      ;
; 5.523 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.227      ; 4.620      ;
; 5.523 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.227      ; 4.620      ;
; 5.523 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.227      ; 4.620      ;
; 5.523 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.227      ; 4.620      ;
; 5.523 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.227      ; 4.620      ;
; 5.523 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.227      ; 4.620      ;
; 5.523 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.227      ; 4.620      ;
; 5.523 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.227      ; 4.620      ;
; 5.524 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.227      ; 4.619      ;
; 5.524 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.227      ; 4.619      ;
; 5.524 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.227      ; 4.619      ;
; 5.524 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.227      ; 4.619      ;
; 5.524 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.227      ; 4.619      ;
; 5.524 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.227      ; 4.619      ;
; 5.524 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.227      ; 4.619      ;
; 5.524 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.227      ; 4.619      ;
; 5.524 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.227      ; 4.619      ;
; 5.524 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.227      ; 4.619      ;
; 5.524 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.227      ; 4.619      ;
; 5.524 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.227      ; 4.619      ;
; 5.524 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.227      ; 4.619      ;
; 5.524 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.227      ; 4.619      ;
; 5.524 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.227      ; 4.619      ;
; 5.524 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.227      ; 4.619      ;
; 5.538 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.227      ; 4.605      ;
; 5.538 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.227      ; 4.605      ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                              ; To Node                                                                                                                                                                                                               ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 5.322 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.189     ; 4.490      ;
; 5.322 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.189     ; 4.490      ;
; 5.322 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.189     ; 4.490      ;
; 5.322 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.189     ; 4.490      ;
; 5.322 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.189     ; 4.490      ;
; 5.506 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.123      ; 4.533      ;
; 5.506 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.123      ; 4.533      ;
; 5.506 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.123      ; 4.533      ;
; 5.599 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.188     ; 4.214      ;
; 5.599 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.188     ; 4.214      ;
; 5.620 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a4~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.130      ; 4.558      ;
; 5.645 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.189     ; 4.167      ;
; 5.688 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.190     ; 4.123      ;
; 5.688 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.190     ; 4.123      ;
; 5.688 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.190     ; 4.123      ;
; 5.688 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.190     ; 4.123      ;
; 5.688 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.190     ; 4.123      ;
; 5.688 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.190     ; 4.123      ;
; 5.688 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.190     ; 4.123      ;
; 5.688 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.190     ; 4.123      ;
; 5.698 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.186     ; 4.117      ;
; 5.698 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.186     ; 4.117      ;
; 5.698 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.186     ; 4.117      ;
; 5.698 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.186     ; 4.117      ;
; 5.698 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.186     ; 4.117      ;
; 5.911 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.126      ; 4.131      ;
; 5.911 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.126      ; 4.131      ;
; 5.911 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.126      ; 4.131      ;
; 5.986 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a4~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.133      ; 4.195      ;
; 6.027 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.185     ; 3.789      ;
; 6.027 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.185     ; 3.789      ;
; 6.073 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.186     ; 3.742      ;
; 6.107 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.188     ; 3.706      ;
; 6.107 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.188     ; 3.706      ;
; 6.107 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.188     ; 3.706      ;
; 6.107 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.188     ; 3.706      ;
; 6.107 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.188     ; 3.706      ;
; 6.112 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.187     ; 3.702      ;
; 6.112 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.187     ; 3.702      ;
; 6.112 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.187     ; 3.702      ;
; 6.112 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.187     ; 3.702      ;
; 6.112 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.187     ; 3.702      ;
; 6.112 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.187     ; 3.702      ;
; 6.112 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.187     ; 3.702      ;
; 6.112 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.187     ; 3.702      ;
; 6.259 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.182     ; 3.560      ;
; 6.259 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.182     ; 3.560      ;
; 6.259 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.182     ; 3.560      ;
; 6.259 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.182     ; 3.560      ;
; 6.259 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.182     ; 3.560      ;
; 6.259 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.182     ; 3.560      ;
; 6.259 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.182     ; 3.560      ;
; 6.259 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.182     ; 3.560      ;
; 6.259 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.182     ; 3.560      ;
; 6.259 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.182     ; 3.560      ;
; 6.260 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[0]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.198     ; 3.543      ;
; 6.260 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.198     ; 3.543      ;
; 6.260 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[2]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.198     ; 3.543      ;
; 6.260 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.198     ; 3.543      ;
; 6.260 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[4]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.198     ; 3.543      ;
; 6.260 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[5]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.198     ; 3.543      ;
; 6.260 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[6]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.198     ; 3.543      ;
; 6.260 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[7]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.198     ; 3.543      ;
; 6.260 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[8]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.198     ; 3.543      ;
; 6.260 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[9]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.198     ; 3.543      ;
; 6.260 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[10]                                                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.198     ; 3.543      ;
; 6.260 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[11]                                                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.198     ; 3.543      ;
; 6.260 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[12]                                                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.198     ; 3.543      ;
; 6.260 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[13]                                                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.198     ; 3.543      ;
; 6.260 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[14]                                                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.198     ; 3.543      ;
; 6.260 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[15]                                                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.198     ; 3.543      ;
; 6.260 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[0]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.214     ; 3.527      ;
; 6.260 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[1]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.214     ; 3.527      ;
; 6.260 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[2]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.214     ; 3.527      ;
; 6.260 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[3]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.214     ; 3.527      ;
; 6.260 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[4]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.214     ; 3.527      ;
; 6.260 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.215     ; 3.526      ;
; 6.260 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[1]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.215     ; 3.526      ;
; 6.260 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.215     ; 3.526      ;
; 6.260 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.215     ; 3.526      ;
; 6.260 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.215     ; 3.526      ;
; 6.260 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.215     ; 3.526      ;
; 6.260 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[6]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.215     ; 3.526      ;
; 6.260 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.215     ; 3.526      ;
; 6.260 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW1                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.213     ; 3.528      ;
; 6.260 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW2                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.213     ; 3.528      ;
; 6.260 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW3                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.213     ; 3.528      ;
; 6.260 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR2                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.213     ; 3.528      ;
; 6.260 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|END                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.214     ; 3.527      ;
; 6.260 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[5]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.214     ; 3.527      ;
; 6.260 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r1                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.187     ; 3.554      ;
; 6.260 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.187     ; 3.554      ;
; 6.260 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.187     ; 3.554      ;
; 6.260 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.185     ; 3.556      ;
; 6.260 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.185     ; 3.556      ;
; 6.260 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.185     ; 3.556      ;
; 6.260 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.185     ; 3.556      ;
; 6.260 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.185     ; 3.556      ;
; 6.260 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.185     ; 3.556      ;
; 6.260 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.185     ; 3.556      ;
+-------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CMOS_PCLK'                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                                                                                                                                                                                                  ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -0.430 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.309      ; 3.171      ;
; -0.430 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.309      ; 3.171      ;
; -0.430 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.309      ; 3.171      ;
; -0.430 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.309      ; 3.171      ;
; -0.430 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.309      ; 3.171      ;
; -0.430 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.309      ; 3.171      ;
; -0.430 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.309      ; 3.171      ;
; -0.430 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.309      ; 3.171      ;
; -0.403 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.309      ; 3.198      ;
; -0.403 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.309      ; 3.198      ;
; -0.403 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.309      ; 3.198      ;
; -0.403 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.309      ; 3.198      ;
; -0.403 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.309      ; 3.198      ;
; -0.403 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.309      ; 3.198      ;
; -0.403 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.309      ; 3.198      ;
; -0.403 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.309      ; 3.198      ;
; -0.380 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.369      ; 3.281      ;
; -0.380 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.369      ; 3.281      ;
; -0.380 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.369      ; 3.281      ;
; -0.380 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.369      ; 3.281      ;
; -0.380 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.369      ; 3.281      ;
; -0.380 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.369      ; 3.281      ;
; -0.380 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.369      ; 3.281      ;
; -0.380 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.369      ; 3.281      ;
; -0.380 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.369      ; 3.281      ;
; -0.369 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.309      ; 3.232      ;
; -0.369 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.309      ; 3.232      ;
; -0.369 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.309      ; 3.232      ;
; -0.369 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.309      ; 3.232      ;
; -0.369 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.309      ; 3.232      ;
; -0.369 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.309      ; 3.232      ;
; -0.369 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.309      ; 3.232      ;
; -0.369 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.309      ; 3.232      ;
; -0.360 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.395      ; 3.327      ;
; -0.360 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.395      ; 3.327      ;
; -0.360 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.395      ; 3.327      ;
; -0.333 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.395      ; 3.354      ;
; -0.333 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.395      ; 3.354      ;
; -0.333 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.395      ; 3.354      ;
; -0.319 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.354      ; 3.327      ;
; -0.319 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.354      ; 3.327      ;
; -0.319 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.354      ; 3.327      ;
; -0.319 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.354      ; 3.327      ;
; -0.314 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.474      ; 3.452      ;
; -0.310 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.320      ; 3.302      ;
; -0.310 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.320      ; 3.302      ;
; -0.310 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.320      ; 3.302      ;
; -0.310 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.320      ; 3.302      ;
; -0.310 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.320      ; 3.302      ;
; -0.310 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.320      ; 3.302      ;
; -0.310 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.320      ; 3.302      ;
; -0.299 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.395      ; 3.388      ;
; -0.299 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.395      ; 3.388      ;
; -0.299 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.395      ; 3.388      ;
; -0.292 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.354      ; 3.354      ;
; -0.292 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.354      ; 3.354      ;
; -0.292 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.354      ; 3.354      ;
; -0.292 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.354      ; 3.354      ;
; -0.288 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.328      ; 3.332      ;
; -0.288 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.328      ; 3.332      ;
; -0.288 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.328      ; 3.332      ;
; -0.288 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.328      ; 3.332      ;
; -0.288 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.328      ; 3.332      ;
; -0.287 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.240      ; 3.245      ;
; -0.287 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.240      ; 3.245      ;
; -0.287 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.240      ; 3.245      ;
; -0.287 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.240      ; 3.245      ;
; -0.287 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.240      ; 3.245      ;
; -0.287 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.474      ; 3.479      ;
; -0.283 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.320      ; 3.329      ;
; -0.283 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.320      ; 3.329      ;
; -0.283 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.320      ; 3.329      ;
; -0.283 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.320      ; 3.329      ;
; -0.283 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.320      ; 3.329      ;
; -0.283 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.320      ; 3.329      ;
; -0.283 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.320      ; 3.329      ;
; -0.261 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.328      ; 3.359      ;
; -0.261 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.328      ; 3.359      ;
; -0.261 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.328      ; 3.359      ;
; -0.261 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.328      ; 3.359      ;
; -0.261 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.328      ; 3.359      ;
; -0.260 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.240      ; 3.272      ;
; -0.260 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.240      ; 3.272      ;
; -0.260 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.240      ; 3.272      ;
; -0.260 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.240      ; 3.272      ;
; -0.260 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.240      ; 3.272      ;
; -0.258 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.354      ; 3.388      ;
; -0.258 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.354      ; 3.388      ;
; -0.258 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.354      ; 3.388      ;
; -0.258 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.354      ; 3.388      ;
; -0.253 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.474      ; 3.513      ;
; -0.249 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.320      ; 3.363      ;
; -0.249 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.320      ; 3.363      ;
; -0.249 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.320      ; 3.363      ;
; -0.249 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.320      ; 3.363      ;
; -0.249 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.320      ; 3.363      ;
; -0.249 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.320      ; 3.363      ;
; -0.249 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.320      ; 3.363      ;
; -0.244 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.284      ; 3.332      ;
; -0.244 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.284      ; 3.332      ;
+--------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                              ; To Node                                                                                                                                                                                                               ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 1.630 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.177      ; 2.039      ;
; 1.630 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.177      ; 2.039      ;
; 1.630 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.177      ; 2.039      ;
; 1.630 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.177      ; 2.039      ;
; 1.630 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.177      ; 2.039      ;
; 1.630 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.177      ; 2.039      ;
; 1.630 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.177      ; 2.039      ;
; 1.630 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.177      ; 2.039      ;
; 1.630 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.177      ; 2.039      ;
; 1.630 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.177      ; 2.039      ;
; 2.033 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.177      ; 2.442      ;
; 2.033 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.177      ; 2.442      ;
; 2.033 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.177      ; 2.442      ;
; 2.033 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.177      ; 2.442      ;
; 2.033 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.177      ; 2.442      ;
; 2.033 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.177      ; 2.442      ;
; 2.033 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.177      ; 2.442      ;
; 2.033 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.177      ; 2.442      ;
; 2.033 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.177      ; 2.442      ;
; 2.033 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.177      ; 2.442      ;
; 2.171 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a4~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.489      ; 2.934      ;
; 2.210 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.175      ; 2.617      ;
; 2.210 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.175      ; 2.617      ;
; 2.210 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.175      ; 2.617      ;
; 2.210 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.175      ; 2.617      ;
; 2.210 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.175      ; 2.617      ;
; 2.210 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.175      ; 2.617      ;
; 2.210 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.175      ; 2.617      ;
; 2.210 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.175      ; 2.617      ;
; 2.217 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.484      ; 2.932      ;
; 2.217 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.484      ; 2.932      ;
; 2.217 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.484      ; 2.932      ;
; 2.252 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.175      ; 2.659      ;
; 2.295 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.177      ; 2.704      ;
; 2.295 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.177      ; 2.704      ;
; 2.403 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r0                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.646      ; 3.281      ;
; 2.489 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.178      ; 2.899      ;
; 2.489 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.178      ; 2.899      ;
; 2.489 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.178      ; 2.899      ;
; 2.489 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.178      ; 2.899      ;
; 2.489 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.178      ; 2.899      ;
; 2.489 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.178      ; 2.899      ;
; 2.489 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.178      ; 2.899      ;
; 2.489 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.178      ; 2.899      ;
; 2.489 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.178      ; 2.899      ;
; 2.489 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.178      ; 2.899      ;
; 2.562 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.175      ; 2.969      ;
; 2.562 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.175      ; 2.969      ;
; 2.562 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.175      ; 2.969      ;
; 2.562 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.175      ; 2.969      ;
; 2.562 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.175      ; 2.969      ;
; 2.574 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a4~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.489      ; 3.337      ;
; 2.613 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.175      ; 3.020      ;
; 2.613 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.175      ; 3.020      ;
; 2.613 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.175      ; 3.020      ;
; 2.613 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.175      ; 3.020      ;
; 2.613 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.175      ; 3.020      ;
; 2.613 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.175      ; 3.020      ;
; 2.613 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.175      ; 3.020      ;
; 2.613 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.175      ; 3.020      ;
; 2.620 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.484      ; 3.335      ;
; 2.620 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.484      ; 3.335      ;
; 2.620 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.484      ; 3.335      ;
; 2.655 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.175      ; 3.062      ;
; 2.698 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.177      ; 3.107      ;
; 2.698 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.177      ; 3.107      ;
; 2.795 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.175      ; 3.202      ;
; 2.795 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.175      ; 3.202      ;
; 2.795 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.175      ; 3.202      ;
; 2.795 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.175      ; 3.202      ;
; 2.795 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.175      ; 3.202      ;
; 2.795 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.175      ; 3.202      ;
; 2.795 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.175      ; 3.202      ;
; 2.795 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.175      ; 3.202      ;
; 2.795 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.175      ; 3.202      ;
; 2.795 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.175      ; 3.202      ;
; 2.860 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.187      ; 3.279      ;
; 2.862 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.167      ; 3.261      ;
; 2.862 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SCLK                                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.167      ; 3.261      ;
; 2.865 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CTRL_CLK                                                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.161      ; 3.258      ;
; 2.865 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.161      ; 3.258      ;
; 2.865 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.161      ; 3.258      ;
; 2.865 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.10                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.161      ; 3.258      ;
; 2.865 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.01                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.161      ; 3.258      ;
; 2.865 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|mI2C_GO                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.161      ; 3.258      ;
; 2.865 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.00                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.161      ; 3.258      ;
; 2.865 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|mI2C_WR                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.161      ; 3.258      ;
; 2.875 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.177      ; 3.284      ;
; 2.875 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.177      ; 3.284      ;
; 2.875 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.177      ; 3.284      ;
; 2.875 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.177      ; 3.284      ;
; 2.875 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.177      ; 3.284      ;
; 2.875 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.177      ; 3.284      ;
; 2.875 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.177      ; 3.284      ;
; 2.875 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.177      ; 3.284      ;
; 2.875 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.177      ; 3.284      ;
; 2.875 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.177      ; 3.284      ;
; 2.876 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[0]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.164      ; 3.272      ;
; 2.876 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.164      ; 3.272      ;
; 2.876 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[2]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.164      ; 3.272      ;
+-------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                              ; To Node                                                                                                                                                                                                                ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 1.975 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 2.267      ;
; 1.975 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 2.267      ;
; 1.975 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 2.267      ;
; 1.975 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[7]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 2.267      ;
; 1.975 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 2.267      ;
; 1.975 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 2.267      ;
; 1.975 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 2.267      ;
; 1.975 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 2.267      ;
; 1.975 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 2.267      ;
; 1.975 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 2.267      ;
; 1.975 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 2.267      ;
; 1.975 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 2.267      ;
; 1.975 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 2.267      ;
; 2.012 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 2.304      ;
; 2.012 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 2.304      ;
; 2.012 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 2.304      ;
; 2.012 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 2.304      ;
; 2.012 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 2.304      ;
; 2.012 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 2.304      ;
; 2.012 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 2.304      ;
; 2.012 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 2.304      ;
; 2.012 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 2.304      ;
; 2.012 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[4]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 2.304      ;
; 2.012 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 2.304      ;
; 2.326 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.079      ; 2.617      ;
; 2.326 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.079      ; 2.617      ;
; 2.358 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 2.650      ;
; 2.358 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 2.650      ;
; 2.358 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 2.650      ;
; 2.358 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 2.650      ;
; 2.358 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 2.650      ;
; 2.358 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[2]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 2.650      ;
; 2.358 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 2.650      ;
; 2.358 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[3]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 2.650      ;
; 2.358 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 2.650      ;
; 2.358 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 2.650      ;
; 2.358 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 2.650      ;
; 2.358 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 2.650      ;
; 2.368 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[7] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.079      ; 2.659      ;
; 2.368 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[6] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.079      ; 2.659      ;
; 2.368 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.079      ; 2.659      ;
; 2.368 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.079      ; 2.659      ;
; 2.368 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.079      ; 2.659      ;
; 2.368 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.079      ; 2.659      ;
; 2.378 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 2.670      ;
; 2.378 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 2.670      ;
; 2.378 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 2.670      ;
; 2.378 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[7]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 2.670      ;
; 2.378 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 2.670      ;
; 2.378 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 2.670      ;
; 2.378 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 2.670      ;
; 2.378 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 2.670      ;
; 2.378 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 2.670      ;
; 2.378 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 2.670      ;
; 2.378 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 2.670      ;
; 2.378 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 2.670      ;
; 2.378 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 2.670      ;
; 2.415 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 2.707      ;
; 2.415 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 2.707      ;
; 2.415 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 2.707      ;
; 2.415 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 2.707      ;
; 2.415 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 2.707      ;
; 2.415 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 2.707      ;
; 2.415 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 2.707      ;
; 2.415 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 2.707      ;
; 2.415 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 2.707      ;
; 2.415 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[4]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 2.707      ;
; 2.415 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 2.707      ;
; 2.668 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 2.960      ;
; 2.668 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 2.960      ;
; 2.668 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[4] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 2.960      ;
; 2.668 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 2.960      ;
; 2.668 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[3] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 2.960      ;
; 2.668 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 2.960      ;
; 2.668 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 2.960      ;
; 2.668 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 2.960      ;
; 2.668 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 2.960      ;
; 2.668 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 2.960      ;
; 2.668 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 2.960      ;
; 2.668 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 2.960      ;
; 2.668 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 2.960      ;
; 2.668 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 2.960      ;
; 2.678 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.079      ; 2.969      ;
; 2.678 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.079      ; 2.969      ;
; 2.678 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.079      ; 2.969      ;
; 2.678 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.079      ; 2.969      ;
; 2.678 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.079      ; 2.969      ;
; 2.678 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.079      ; 2.969      ;
; 2.729 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.079      ; 3.020      ;
; 2.729 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.079      ; 3.020      ;
; 2.761 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 3.053      ;
; 2.761 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 3.053      ;
; 2.761 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 3.053      ;
; 2.761 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 3.053      ;
; 2.761 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 3.053      ;
; 2.761 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[2]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 3.053      ;
; 2.761 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 3.053      ;
; 2.761 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[3]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 3.053      ;
; 2.761 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 3.053      ;
; 2.761 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 3.053      ;
+-------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CMOS_PCLK'                                                                                                                                                                                                                                               ;
+--------+--------------+----------------+------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock     ; Clock Edge ; Target                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CMOS_PCLK ; Rise       ; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|altsyncram_kk81:altsyncram2|q_b[0]                                                            ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CMOS_PCLK ; Rise       ; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|altsyncram_kk81:altsyncram2|q_b[1]                                                            ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CMOS_PCLK ; Rise       ; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|altsyncram_kk81:altsyncram2|q_b[2]                                                            ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CMOS_PCLK ; Rise       ; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|altsyncram_kk81:altsyncram2|ram_block3a0~porta_address_reg0                                   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CMOS_PCLK ; Rise       ; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|altsyncram_kk81:altsyncram2|ram_block3a0~porta_datain_reg0                                    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CMOS_PCLK ; Rise       ; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|altsyncram_kk81:altsyncram2|ram_block3a0~portb_address_reg0                                   ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; CMOS_PCLK ; Rise       ; CMOS_PCLK                                                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|angle_x_r[0]                                                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|angle_x_r[1]                                                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|angle_x_r[2]                                                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|angle_x_r[3]                                                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|angle_x_r[4]                                                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|angle_x_r[5]                                                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|angle_x_r[6]                                                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|angle_x_r[7]                                                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|angle_x_r[8]                                                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|angle_x_r[9]                                                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|angle_y_r[0]                                                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|angle_y_r[1]                                                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|angle_y_r[2]                                                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|angle_y_r[3]                                                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|angle_y_r[4]                                                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|angle_y_r[5]                                                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|angle_y_r[6]                                                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|angle_y_r[7]                                                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|angle_y_r[8]                                                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|angle_y_r[9]                                                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|bottom_pos_x_r[0]                                                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|bottom_pos_x_r[1]                                                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|bottom_pos_x_r[2]                                                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|bottom_pos_x_r[3]                                                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|bottom_pos_x_r[4]                                                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|bottom_pos_x_r[5]                                                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|bottom_pos_x_r[6]                                                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|bottom_pos_x_r[7]                                                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|bottom_pos_x_r[8]                                                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|bottom_pos_x_r[9]                                                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|bottom_pos_y_r[0]                                                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|bottom_pos_y_r[1]                                                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|bottom_pos_y_r[2]                                                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|bottom_pos_y_r[3]                                                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|bottom_pos_y_r[4]                                                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|bottom_pos_y_r[5]                                                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|bottom_pos_y_r[6]                                                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|bottom_pos_y_r[7]                                                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|bottom_pos_y_r[8]                                                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|bottom_pos_y_r[9]                                                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|centre_pos_x_r[10]                                                                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|centre_pos_x_r[11]                                                                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|centre_pos_x_r[2]                                                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|centre_pos_x_r[3]                                                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|centre_pos_x_r[4]                                                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|centre_pos_x_r[5]                                                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|centre_pos_x_r[6]                                                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|centre_pos_x_r[7]                                                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|centre_pos_x_r[8]                                                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|centre_pos_x_r[9]                                                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|centre_pos_y_r[10]                                                                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|centre_pos_y_r[11]                                                                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|centre_pos_y_r[2]                                                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|centre_pos_y_r[3]                                                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|centre_pos_y_r[4]                                                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|centre_pos_y_r[5]                                                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|centre_pos_y_r[6]                                                                                                                                                                      ;
+--------+--------------+----------------+------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                                  ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                             ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0001                                                                                             ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[10]                                                                                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[15]                                                                                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[4]                                                                                                ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                   ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                      ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                      ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                      ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                         ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]                 ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0]   ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1]   ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2]   ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[3]   ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[4]   ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5]   ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[6]   ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[7]   ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8]   ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9]   ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0]                                          ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1]                                          ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2]                                          ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3]                                          ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4]                                          ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5]                                          ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]                                          ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7]                                          ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8]                                          ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9]                                          ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                               ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[1]                               ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[2]                               ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[3]                               ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                               ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[5]                               ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[6]                               ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[7]                               ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[8]                               ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[0]                               ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[1]                               ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[2]                               ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[3]                               ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[4]                               ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[5]                               ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[6]                               ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                               ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[8]                               ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                                  ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                                  ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[2]                                                  ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[3]                                                  ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                                  ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[7]                                                  ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                                  ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                                  ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                                                                               ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                                                                               ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                                                                               ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                                               ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                                                                               ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                                               ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[16]                                                                                                               ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]                                                                                                               ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                                               ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                                               ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                                                                                ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                                                                                                                ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                      ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                      ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                      ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                      ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                      ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                      ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                      ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]                 ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]                 ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[0] ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[1] ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[2] ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[0]                               ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[1]                               ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[2]                               ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[0]                               ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[1]                               ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[2]                               ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[0]                                                  ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[2]                                                  ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[3]                                                  ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[4]                                                  ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[5]                                                  ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[6]                                                  ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[7]                                                  ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[8]                                                  ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[9]                                                  ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK'                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------+
; 9.743  ; 9.931        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10]   ;
; 9.743  ; 9.931        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11]   ;
; 9.743  ; 9.931        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]    ;
; 9.743  ; 9.931        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]    ;
; 9.743  ; 9.931        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]    ;
; 9.743  ; 9.931        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]    ;
; 9.743  ; 9.931        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]    ;
; 9.743  ; 9.931        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]    ;
; 9.743  ; 9.931        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]    ;
; 9.743  ; 9.931        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]    ;
; 9.743  ; 9.931        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]    ;
; 9.744  ; 9.932        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]    ;
; 9.744  ; 9.932        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12]   ;
; 9.744  ; 9.932        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13]   ;
; 9.744  ; 9.932        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14]   ;
; 9.744  ; 9.932        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15]   ;
; 9.744  ; 9.932        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16]   ;
; 9.744  ; 9.932        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17]   ;
; 9.744  ; 9.932        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18]   ;
; 9.744  ; 9.932        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19]   ;
; 9.744  ; 9.932        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20]   ;
; 9.744  ; 9.932        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21]   ;
; 9.744  ; 9.932        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22]   ;
; 9.832  ; 9.832        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; phat_pll1|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.832  ; 9.832        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; phat_pll1|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.846  ; 10.066       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]    ;
; 9.846  ; 10.066       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12]   ;
; 9.846  ; 10.066       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13]   ;
; 9.846  ; 10.066       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14]   ;
; 9.846  ; 10.066       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15]   ;
; 9.846  ; 10.066       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16]   ;
; 9.846  ; 10.066       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17]   ;
; 9.846  ; 10.066       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18]   ;
; 9.846  ; 10.066       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19]   ;
; 9.846  ; 10.066       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20]   ;
; 9.846  ; 10.066       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21]   ;
; 9.846  ; 10.066       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22]   ;
; 9.848  ; 10.068       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10]   ;
; 9.848  ; 10.068       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11]   ;
; 9.848  ; 10.068       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]    ;
; 9.848  ; 10.068       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]    ;
; 9.848  ; 10.068       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]    ;
; 9.848  ; 10.068       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]    ;
; 9.848  ; 10.068       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]    ;
; 9.848  ; 10.068       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]    ;
; 9.848  ; 10.068       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]    ;
; 9.848  ; 10.068       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]    ;
; 9.848  ; 10.068       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]    ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|observablevcoout ;
; 9.874  ; 9.874        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; phat_pll1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.883  ; 9.883        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[10]|clk                        ;
; 9.883  ; 9.883        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[11]|clk                        ;
; 9.883  ; 9.883        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[1]|clk                         ;
; 9.883  ; 9.883        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[2]|clk                         ;
; 9.883  ; 9.883        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[3]|clk                         ;
; 9.883  ; 9.883        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[4]|clk                         ;
; 9.883  ; 9.883        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[5]|clk                         ;
; 9.883  ; 9.883        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[6]|clk                         ;
; 9.883  ; 9.883        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[7]|clk                         ;
; 9.883  ; 9.883        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[8]|clk                         ;
; 9.883  ; 9.883        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[9]|clk                         ;
; 9.884  ; 9.884        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[0]|clk                         ;
; 9.884  ; 9.884        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[12]|clk                        ;
; 9.884  ; 9.884        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[13]|clk                        ;
; 9.884  ; 9.884        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[14]|clk                        ;
; 9.884  ; 9.884        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[15]|clk                        ;
; 9.884  ; 9.884        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[16]|clk                        ;
; 9.884  ; 9.884        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[17]|clk                        ;
; 9.884  ; 9.884        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[18]|clk                        ;
; 9.884  ; 9.884        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[19]|clk                        ;
; 9.884  ; 9.884        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[20]|clk                        ;
; 9.884  ; 9.884        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[21]|clk                        ;
; 9.884  ; 9.884        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[22]|clk                        ;
; 9.891  ; 9.891        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~input|o                                                   ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~inputclkctrl|inclk[0]                                     ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~inputclkctrl|outclk                                       ;
; 9.914  ; 9.914        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~input|i                                                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~input|i                                                   ;
; 10.085 ; 10.085       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|inclk[0]         ;
; 10.095 ; 10.095       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~inputclkctrl|inclk[0]                                     ;
; 10.095 ; 10.095       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~inputclkctrl|outclk                                       ;
; 10.109 ; 10.109       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~input|o                                                   ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[0]|clk                         ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[12]|clk                        ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[13]|clk                        ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[14]|clk                        ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[15]|clk                        ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[16]|clk                        ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[17]|clk                        ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[18]|clk                        ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[19]|clk                        ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[20]|clk                        ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[21]|clk                        ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[22]|clk                        ;
; 10.117 ; 10.117       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[10]|clk                        ;
; 10.117 ; 10.117       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[11]|clk                        ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.698 ; 19.918       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10]                                                                                                                    ;
; 19.698 ; 19.918       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15]                                                                                                                    ;
; 19.698 ; 19.918       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]                                                                                                                     ;
; 19.700 ; 19.920       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r0                                                                                                                                ;
; 19.715 ; 19.935       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                       ;
; 19.715 ; 19.935       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                       ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|END                                                                                                                                        ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[0]                                                                                                                              ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[1]                                                                                                                              ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[2]                                                                                                                              ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[3]                                                                                                                              ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[4]                                                                                                                              ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[5]                                                                                                                              ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR2                                                                                                                                      ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW1                                                                                                                                      ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW2                                                                                                                                      ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW3                                                                                                                                      ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[0]                                                                                                                                                            ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[10]                                                                                                                                                           ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[11]                                                                                                                                                           ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[12]                                                                                                                                                           ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[13]                                                                                                                                                           ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[14]                                                                                                                                                           ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[15]                                                                                                                                                           ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                                                                                                                                                            ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[2]                                                                                                                                                            ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                                                                                                                                                            ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[4]                                                                                                                                                            ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[5]                                                                                                                                                            ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[6]                                                                                                                                                            ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[7]                                                                                                                                                            ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[8]                                                                                                                                                            ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[9]                                                                                                                                                            ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                          ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                          ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                          ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                          ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                          ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                          ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                          ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                          ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                          ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                          ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_hs_r                                                                                                                         ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1      ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4      ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4         ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0] ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1] ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2] ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                  ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                  ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                  ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                  ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                  ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                  ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                  ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                  ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                  ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                  ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR1                                                                                                                                      ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR3                                                                                                                                      ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                                                                               ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[1]                                                                                                                                                               ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                                                                                                                                                               ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                                                                                                                                                               ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                                                                                                                                                               ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                                                                                                                                                               ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[6]                                                                                                                                                               ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                                                                                                                                                               ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_vs_r                                                                                                                         ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                          ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                          ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                          ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                          ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                          ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                          ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                          ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                          ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                          ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                          ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r1                                                                                                                                ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                   ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                      ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                               ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                               ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                               ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                               ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                               ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                              ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                              ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.010                                                                                                                              ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'phat_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                   ;
+----------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                            ;
+----------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------------------------------------+
; 4339.983 ; 4340.203     ; 0.220          ; High Pulse Width ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx:my_uart_tx1|num_tx[0]                                  ;
; 4339.995 ; 4340.215     ; 0.220          ; High Pulse Width ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx:my_uart_tx1|num_tx[1]                                  ;
; 4339.995 ; 4340.215     ; 0.220          ; High Pulse Width ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx:my_uart_tx1|num_tx[2]                                  ;
; 4339.995 ; 4340.215     ; 0.220          ; High Pulse Width ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx:my_uart_tx1|num_tx[3]                                  ;
; 4339.995 ; 4340.215     ; 0.220          ; High Pulse Width ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx:my_uart_tx1|num_tx[4]                                  ;
; 4339.995 ; 4340.215     ; 0.220          ; High Pulse Width ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx:my_uart_tx1|num_tx[5]                                  ;
; 4339.995 ; 4340.215     ; 0.220          ; High Pulse Width ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx:my_uart_tx1|num_tx[6]                                  ;
; 4339.995 ; 4340.215     ; 0.220          ; High Pulse Width ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx:my_uart_tx1|num_tx[7]                                  ;
; 4339.995 ; 4340.215     ; 0.220          ; High Pulse Width ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx:my_uart_tx1|rs232_tx_r                                 ;
; 4340.150 ; 4340.338     ; 0.188          ; Low Pulse Width  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx:my_uart_tx1|num_tx[1]                                  ;
; 4340.150 ; 4340.338     ; 0.188          ; Low Pulse Width  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx:my_uart_tx1|num_tx[2]                                  ;
; 4340.150 ; 4340.338     ; 0.188          ; Low Pulse Width  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx:my_uart_tx1|num_tx[3]                                  ;
; 4340.150 ; 4340.338     ; 0.188          ; Low Pulse Width  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx:my_uart_tx1|num_tx[4]                                  ;
; 4340.150 ; 4340.338     ; 0.188          ; Low Pulse Width  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx:my_uart_tx1|num_tx[5]                                  ;
; 4340.150 ; 4340.338     ; 0.188          ; Low Pulse Width  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx:my_uart_tx1|num_tx[6]                                  ;
; 4340.150 ; 4340.338     ; 0.188          ; Low Pulse Width  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx:my_uart_tx1|num_tx[7]                                  ;
; 4340.150 ; 4340.338     ; 0.188          ; Low Pulse Width  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx:my_uart_tx1|rs232_tx_r                                 ;
; 4340.161 ; 4340.349     ; 0.188          ; Low Pulse Width  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx:my_uart_tx1|num_tx[0]                                  ;
; 4340.244 ; 4340.244     ; 0.000          ; High Pulse Width ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phat_pll1|altpll_component|auto_generated|clk[0]~clkctrl|inclk[0] ;
; 4340.244 ; 4340.244     ; 0.000          ; High Pulse Width ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phat_pll1|altpll_component|auto_generated|clk[0]~clkctrl|outclk   ;
; 4340.252 ; 4340.252     ; 0.000          ; High Pulse Width ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx1|num_tx[0]|clk                                         ;
; 4340.264 ; 4340.264     ; 0.000          ; High Pulse Width ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx1|num_tx[1]|clk                                         ;
; 4340.264 ; 4340.264     ; 0.000          ; High Pulse Width ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx1|num_tx[2]|clk                                         ;
; 4340.264 ; 4340.264     ; 0.000          ; High Pulse Width ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx1|num_tx[3]|clk                                         ;
; 4340.264 ; 4340.264     ; 0.000          ; High Pulse Width ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx1|num_tx[4]|clk                                         ;
; 4340.264 ; 4340.264     ; 0.000          ; High Pulse Width ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx1|num_tx[5]|clk                                         ;
; 4340.264 ; 4340.264     ; 0.000          ; High Pulse Width ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx1|num_tx[6]|clk                                         ;
; 4340.264 ; 4340.264     ; 0.000          ; High Pulse Width ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx1|num_tx[7]|clk                                         ;
; 4340.264 ; 4340.264     ; 0.000          ; High Pulse Width ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx1|rs232_tx_r|clk                                        ;
; 4340.290 ; 4340.290     ; 0.000          ; Low Pulse Width  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx1|num_tx[1]|clk                                         ;
; 4340.290 ; 4340.290     ; 0.000          ; Low Pulse Width  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx1|num_tx[2]|clk                                         ;
; 4340.290 ; 4340.290     ; 0.000          ; Low Pulse Width  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx1|num_tx[3]|clk                                         ;
; 4340.290 ; 4340.290     ; 0.000          ; Low Pulse Width  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx1|num_tx[4]|clk                                         ;
; 4340.290 ; 4340.290     ; 0.000          ; Low Pulse Width  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx1|num_tx[5]|clk                                         ;
; 4340.290 ; 4340.290     ; 0.000          ; Low Pulse Width  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx1|num_tx[6]|clk                                         ;
; 4340.290 ; 4340.290     ; 0.000          ; Low Pulse Width  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx1|num_tx[7]|clk                                         ;
; 4340.290 ; 4340.290     ; 0.000          ; Low Pulse Width  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx1|rs232_tx_r|clk                                        ;
; 4340.301 ; 4340.301     ; 0.000          ; Low Pulse Width  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx1|num_tx[0]|clk                                         ;
; 4340.309 ; 4340.309     ; 0.000          ; Low Pulse Width  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phat_pll1|altpll_component|auto_generated|clk[0]~clkctrl|inclk[0] ;
; 4340.309 ; 4340.309     ; 0.000          ; Low Pulse Width  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phat_pll1|altpll_component|auto_generated|clk[0]~clkctrl|outclk   ;
; 8678.068 ; 8680.555     ; 2.487          ; Min Period       ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx:my_uart_tx1|num_tx[0]                                  ;
; 8678.068 ; 8680.555     ; 2.487          ; Min Period       ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx:my_uart_tx1|num_tx[1]                                  ;
; 8678.068 ; 8680.555     ; 2.487          ; Min Period       ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx:my_uart_tx1|num_tx[2]                                  ;
; 8678.068 ; 8680.555     ; 2.487          ; Min Period       ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx:my_uart_tx1|num_tx[3]                                  ;
; 8678.068 ; 8680.555     ; 2.487          ; Min Period       ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx:my_uart_tx1|num_tx[4]                                  ;
; 8678.068 ; 8680.555     ; 2.487          ; Min Period       ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx:my_uart_tx1|num_tx[5]                                  ;
; 8678.068 ; 8680.555     ; 2.487          ; Min Period       ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx:my_uart_tx1|num_tx[6]                                  ;
; 8678.068 ; 8680.555     ; 2.487          ; Min Period       ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx:my_uart_tx1|num_tx[7]                                  ;
; 8678.068 ; 8680.555     ; 2.487          ; Min Period       ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx:my_uart_tx1|rs232_tx_r                                 ;
+----------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                   ;
+-------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-------------+------------+-------+-------+------------+-------------------------------------------------------+
; BUTTON_1    ; CMOS_PCLK  ; 2.546 ; 2.677 ; Rise       ; CMOS_PCLK                                             ;
; BUTTON_2    ; CMOS_PCLK  ; 2.276 ; 2.409 ; Rise       ; CMOS_PCLK                                             ;
; CMOS_DB[*]  ; CMOS_PCLK  ; 2.663 ; 3.020 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[0] ; CMOS_PCLK  ; 1.967 ; 2.320 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[1] ; CMOS_PCLK  ; 1.456 ; 1.773 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[2] ; CMOS_PCLK  ; 1.848 ; 2.135 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[3] ; CMOS_PCLK  ; 1.468 ; 1.769 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[4] ; CMOS_PCLK  ; 2.433 ; 2.714 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[5] ; CMOS_PCLK  ; 2.259 ; 2.591 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[6] ; CMOS_PCLK  ; 2.663 ; 3.020 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[7] ; CMOS_PCLK  ; 2.315 ; 2.649 ; Rise       ; CMOS_PCLK                                             ;
; CMOS_HREF   ; CMOS_PCLK  ; 5.781 ; 6.184 ; Rise       ; CMOS_PCLK                                             ;
; CMOS_VSYNC  ; CMOS_PCLK  ; 6.223 ; 6.402 ; Rise       ; CMOS_PCLK                                             ;
; BUTTON_3    ; CLOCK      ; 6.927 ; 6.719 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_SDAT   ; CLOCK      ; 7.516 ; 7.736 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; S_DB[*]     ; CLOCK      ; 5.199 ; 5.485 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[4]    ; CLOCK      ; 4.769 ; 5.034 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[10]   ; CLOCK      ; 4.767 ; 5.069 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[15]   ; CLOCK      ; 5.199 ; 5.485 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+-------------+------------+-------+-------+------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                      ;
+-------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-------------+------------+--------+--------+------------+-------------------------------------------------------+
; BUTTON_1    ; CMOS_PCLK  ; -0.101 ; -0.288 ; Rise       ; CMOS_PCLK                                             ;
; BUTTON_2    ; CMOS_PCLK  ; -0.952 ; -1.186 ; Rise       ; CMOS_PCLK                                             ;
; CMOS_DB[*]  ; CMOS_PCLK  ; -0.943 ; -1.233 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[0] ; CMOS_PCLK  ; -1.467 ; -1.800 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[1] ; CMOS_PCLK  ; -0.943 ; -1.239 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[2] ; CMOS_PCLK  ; -1.319 ; -1.586 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[3] ; CMOS_PCLK  ; -0.954 ; -1.233 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[4] ; CMOS_PCLK  ; -1.776 ; -1.997 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[5] ; CMOS_PCLK  ; -1.708 ; -2.018 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[6] ; CMOS_PCLK  ; -2.138 ; -2.473 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[7] ; CMOS_PCLK  ; -1.692 ; -1.998 ; Rise       ; CMOS_PCLK                                             ;
; CMOS_HREF   ; CMOS_PCLK  ; -1.622 ; -1.939 ; Rise       ; CMOS_PCLK                                             ;
; CMOS_VSYNC  ; CMOS_PCLK  ; -1.871 ; -2.221 ; Rise       ; CMOS_PCLK                                             ;
; BUTTON_3    ; CLOCK      ; -5.903 ; -5.680 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_SDAT   ; CLOCK      ; -5.012 ; -5.344 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; S_DB[*]     ; CLOCK      ; -3.964 ; -4.213 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[4]    ; CLOCK      ; -3.971 ; -4.213 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[10]   ; CLOCK      ; -3.964 ; -4.246 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[15]   ; CLOCK      ; -4.395 ; -4.673 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+-------------+------------+--------+--------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                         ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+
; rs232_tx  ; CLOCK      ; 7.454  ; 7.200  ; Rise       ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; CMOS_SCLK ; CLOCK      ; 12.535 ; 12.545 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_SDAT ; CLOCK      ; 9.095  ; 9.016  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_XCLK ; CLOCK      ; 3.215  ;        ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_BLUE  ; CLOCK      ; 6.907  ; 6.641  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_GREEN ; CLOCK      ; 9.144  ; 9.216  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_HSYNC ; CLOCK      ; 5.510  ; 5.436  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_RED   ; CLOCK      ; 6.244  ; 6.159  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_VSYNC ; CLOCK      ; 5.433  ; 5.366  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_XCLK ; CLOCK      ;        ; 3.113  ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; S_A[*]    ; CLOCK      ; 9.118  ; 9.171  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[0]   ; CLOCK      ; 5.911  ; 6.140  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[1]   ; CLOCK      ; 5.440  ; 5.528  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[2]   ; CLOCK      ; 9.118  ; 9.171  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[3]   ; CLOCK      ; 5.674  ; 5.836  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[4]   ; CLOCK      ; 6.291  ; 6.555  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[5]   ; CLOCK      ; 5.540  ; 5.668  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[6]   ; CLOCK      ; 5.966  ; 6.225  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[7]   ; CLOCK      ; 8.594  ; 8.464  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[8]   ; CLOCK      ; 5.653  ; 5.864  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[9]   ; CLOCK      ; 5.494  ; 5.603  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[10]  ; CLOCK      ; 5.844  ; 5.995  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[11]  ; CLOCK      ; 5.602  ; 5.728  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_BA[*]   ; CLOCK      ; 6.055  ; 6.247  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_BA[0]  ; CLOCK      ; 5.308  ; 5.406  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_BA[1]  ; CLOCK      ; 6.055  ; 6.247  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_CKE     ; CLOCK      ; 4.398  ; 4.308  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_DB[*]   ; CLOCK      ; 8.666  ; 8.707  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[0]  ; CLOCK      ; 5.612  ; 5.508  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[1]  ; CLOCK      ; 5.366  ; 5.306  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[2]  ; CLOCK      ; 8.227  ; 8.330  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[3]  ; CLOCK      ; 5.235  ; 5.147  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[4]  ; CLOCK      ; 5.514  ; 5.378  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[5]  ; CLOCK      ; 5.563  ; 5.447  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[6]  ; CLOCK      ; 5.982  ; 5.844  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[7]  ; CLOCK      ; 6.303  ; 6.100  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[8]  ; CLOCK      ; 5.002  ; 4.931  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[9]  ; CLOCK      ; 5.236  ; 5.110  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[10] ; CLOCK      ; 5.238  ; 5.102  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[11] ; CLOCK      ; 5.273  ; 5.135  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[12] ; CLOCK      ; 5.580  ; 5.415  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[13] ; CLOCK      ; 4.944  ; 4.876  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[14] ; CLOCK      ; 8.666  ; 8.707  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[15] ; CLOCK      ; 5.925  ; 5.756  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_NCAS    ; CLOCK      ; 5.599  ; 5.701  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_NCS     ; CLOCK      ; 4.319  ; 4.403  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_NRAS    ; CLOCK      ; 5.944  ; 6.080  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_NWE     ; CLOCK      ; 5.868  ; 6.030  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_CLK     ; CLOCK      ; 0.462  ;        ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] ;
; S_CLK     ; CLOCK      ;        ; 0.449  ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+
; rs232_tx  ; CLOCK      ; 6.900 ; 6.654 ; Rise       ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; CMOS_SCLK ; CLOCK      ; 5.862 ; 5.850 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_SDAT ; CLOCK      ; 8.462 ; 8.378 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_XCLK ; CLOCK      ; 2.716 ;       ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_BLUE  ; CLOCK      ; 6.244 ; 5.987 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_GREEN ; CLOCK      ; 8.501 ; 8.579 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_HSYNC ; CLOCK      ; 4.909 ; 4.838 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_RED   ; CLOCK      ; 5.615 ; 5.532 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_VSYNC ; CLOCK      ; 4.835 ; 4.770 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_XCLK ; CLOCK      ;       ; 2.617 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; S_A[*]    ; CLOCK      ; 4.833 ; 4.919 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[0]   ; CLOCK      ; 5.285 ; 5.506 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[1]   ; CLOCK      ; 4.833 ; 4.919 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[2]   ; CLOCK      ; 8.483 ; 8.526 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[3]   ; CLOCK      ; 5.057 ; 5.214 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[4]   ; CLOCK      ; 5.655 ; 5.910 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[5]   ; CLOCK      ; 4.934 ; 5.059 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[6]   ; CLOCK      ; 5.343 ; 5.593 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[7]   ; CLOCK      ; 7.986 ; 7.853 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[8]   ; CLOCK      ; 5.043 ; 5.247 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[9]   ; CLOCK      ; 4.890 ; 4.997 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[10]  ; CLOCK      ; 5.221 ; 5.366 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[11]  ; CLOCK      ; 4.993 ; 5.116 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_BA[*]   ; CLOCK      ; 4.706 ; 4.801 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_BA[0]  ; CLOCK      ; 4.706 ; 4.801 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_BA[1]  ; CLOCK      ; 5.423 ; 5.609 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_CKE     ; CLOCK      ; 3.841 ; 3.752 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_DB[*]   ; CLOCK      ; 4.364 ; 4.297 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[0]  ; CLOCK      ; 5.007 ; 4.906 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[1]  ; CLOCK      ; 4.771 ; 4.712 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[2]  ; CLOCK      ; 7.621 ; 7.728 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[3]  ; CLOCK      ; 4.638 ; 4.552 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[4]  ; CLOCK      ; 4.905 ; 4.774 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[5]  ; CLOCK      ; 4.953 ; 4.840 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[6]  ; CLOCK      ; 5.361 ; 5.226 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[7]  ; CLOCK      ; 5.669 ; 5.472 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[8]  ; CLOCK      ; 4.420 ; 4.350 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[9]  ; CLOCK      ; 4.644 ; 4.522 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[10] ; CLOCK      ; 4.647 ; 4.515 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[11] ; CLOCK      ; 4.680 ; 4.546 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[12] ; CLOCK      ; 4.975 ; 4.814 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[13] ; CLOCK      ; 4.364 ; 4.297 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[14] ; CLOCK      ; 8.049 ; 8.095 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[15] ; CLOCK      ; 5.306 ; 5.143 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_NCAS    ; CLOCK      ; 4.992 ; 5.091 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_NCS     ; CLOCK      ; 3.762 ; 3.844 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_NRAS    ; CLOCK      ; 5.323 ; 5.456 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_NWE     ; CLOCK      ; 5.250 ; 5.407 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_CLK     ; CLOCK      ; 0.024 ;       ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] ;
; S_CLK     ; CLOCK      ;       ; 0.009 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                           ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+
; CMOS_SDAT ; CLOCK      ; 14.470 ; 14.606 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; S_DB[*]   ; CLOCK      ; 5.043  ; 4.930  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[0]  ; CLOCK      ; 6.273  ; 6.198  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[1]  ; CLOCK      ; 5.295  ; 5.220  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[2]  ; CLOCK      ; 8.499  ; 8.635  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[3]  ; CLOCK      ; 5.739  ; 5.647  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[4]  ; CLOCK      ; 5.739  ; 5.647  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[5]  ; CLOCK      ; 5.698  ; 5.606  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[6]  ; CLOCK      ; 5.544  ; 5.431  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[7]  ; CLOCK      ; 5.544  ; 5.431  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[8]  ; CLOCK      ; 5.458  ; 5.345  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[9]  ; CLOCK      ; 5.809  ; 5.696  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[10] ; CLOCK      ; 5.809  ; 5.696  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[11] ; CLOCK      ; 5.809  ; 5.696  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[12] ; CLOCK      ; 5.043  ; 4.930  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[13] ; CLOCK      ; 5.043  ; 4.930  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[14] ; CLOCK      ; 8.423  ; 8.548  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[15] ; CLOCK      ; 5.641  ; 5.528  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                  ;
+-----------+------------+-------+--------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+-------+--------+------------+-------------------------------------------------------+
; CMOS_SDAT ; CLOCK      ; 9.937 ; 10.073 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; S_DB[*]   ; CLOCK      ; 4.433 ; 4.320  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[0]  ; CLOCK      ; 5.656 ; 5.581  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[1]  ; CLOCK      ; 4.716 ; 4.641  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[2]  ; CLOCK      ; 7.896 ; 8.032  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[3]  ; CLOCK      ; 5.136 ; 5.044  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[4]  ; CLOCK      ; 5.136 ; 5.044  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[5]  ; CLOCK      ; 5.096 ; 5.004  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[6]  ; CLOCK      ; 4.914 ; 4.801  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[7]  ; CLOCK      ; 4.914 ; 4.801  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[8]  ; CLOCK      ; 4.831 ; 4.718  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[9]  ; CLOCK      ; 5.168 ; 5.055  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[10] ; CLOCK      ; 5.168 ; 5.055  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[11] ; CLOCK      ; 5.168 ; 5.055  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[12] ; CLOCK      ; 4.433 ; 4.320  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[13] ; CLOCK      ; 4.433 ; 4.320  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[14] ; CLOCK      ; 7.788 ; 7.913  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[15] ; CLOCK      ; 5.007 ; 4.894  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+-----------+------------+-------+--------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                ;
+-----------+------------+-----------+-----------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+-----------+-----------+------------+-------------------------------------------------------+
; CMOS_SDAT ; CLOCK      ; 14.520    ; 14.384    ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; S_DB[*]   ; CLOCK      ; 4.894     ; 5.007     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[0]  ; CLOCK      ; 5.988     ; 6.063     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[1]  ; CLOCK      ; 5.128     ; 5.203     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[2]  ; CLOCK      ; 8.458     ; 8.322     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[3]  ; CLOCK      ; 5.457     ; 5.549     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[4]  ; CLOCK      ; 5.457     ; 5.549     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[5]  ; CLOCK      ; 5.445     ; 5.537     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[6]  ; CLOCK      ; 5.310     ; 5.423     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[7]  ; CLOCK      ; 5.310     ; 5.423     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[8]  ; CLOCK      ; 5.274     ; 5.387     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[9]  ; CLOCK      ; 5.563     ; 5.676     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[10] ; CLOCK      ; 5.563     ; 5.676     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[11] ; CLOCK      ; 5.563     ; 5.676     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[12] ; CLOCK      ; 4.894     ; 5.007     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[13] ; CLOCK      ; 4.894     ; 5.007     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[14] ; CLOCK      ; 8.418     ; 8.293     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[15] ; CLOCK      ; 5.410     ; 5.523     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+-----------+------------+-----------+-----------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                        ;
+-----------+------------+-----------+-----------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+-----------+-----------+------------+-------------------------------------------------------+
; CMOS_SDAT ; CLOCK      ; 9.961     ; 9.825     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; S_DB[*]   ; CLOCK      ; 4.285     ; 4.398     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[0]  ; CLOCK      ; 5.380     ; 5.455     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[1]  ; CLOCK      ; 4.553     ; 4.628     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[2]  ; CLOCK      ; 7.862     ; 7.726     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[3]  ; CLOCK      ; 4.862     ; 4.954     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[4]  ; CLOCK      ; 4.862     ; 4.954     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[5]  ; CLOCK      ; 4.850     ; 4.942     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[6]  ; CLOCK      ; 4.685     ; 4.798     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[7]  ; CLOCK      ; 4.685     ; 4.798     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[8]  ; CLOCK      ; 4.650     ; 4.763     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[9]  ; CLOCK      ; 4.928     ; 5.041     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[10] ; CLOCK      ; 4.928     ; 5.041     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[11] ; CLOCK      ; 4.928     ; 5.041     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[12] ; CLOCK      ; 4.285     ; 4.398     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[13] ; CLOCK      ; 4.285     ; 4.398     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[14] ; CLOCK      ; 7.788     ; 7.663     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[15] ; CLOCK      ; 4.780     ; 4.893     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+-----------+------------+-----------+-----------+------------+-------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                           ;
+------------+-----------------+-------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                            ; Note ;
+------------+-----------------+-------------------------------------------------------+------+
; 96.17 MHz  ; 96.17 MHz       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;      ;
; 133.64 MHz ; 133.64 MHz      ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 139.0 MHz  ; 139.0 MHz       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;      ;
; 170.62 MHz ; 170.62 MHz      ; CMOS_PCLK                                             ;      ;
; 191.28 MHz ; 191.28 MHz      ; CLOCK                                                 ;      ;
+------------+-----------------+-------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                             ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; -8.145 ; -26.929       ;
; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; -5.128 ; -33.639       ;
; CMOS_PCLK                                             ; -4.861 ; -1823.063     ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; -4.502 ; -8.471        ;
; CLOCK                                                 ; 14.772 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                              ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; CMOS_PCLK                                             ; -1.227 ; -4.583        ;
; CLOCK                                                 ; 0.401  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.401  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.401  ; 0.000         ;
; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.714  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                          ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; CMOS_PCLK                                             ; -0.157 ; -4.621        ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 3.590  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 5.673  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                           ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; CMOS_PCLK                                             ; -0.411 ; -17.092       ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.491  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 1.802  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                 ;
+-------------------------------------------------------+----------+---------------+
; Clock                                                 ; Slack    ; End Point TNS ;
+-------------------------------------------------------+----------+---------------+
; CMOS_PCLK                                             ; -3.201   ; -769.812      ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.715    ; 0.000         ;
; CLOCK                                                 ; 9.754    ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 19.674   ; 0.000         ;
; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 4339.951 ; 0.000         ;
+-------------------------------------------------------+----------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'                                                                                                                                                                         ;
+--------+--------------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                                                               ; Launch Clock ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; -8.145 ; selector:selector1|bottom_pos_y_vga_r[0]   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.673     ; 6.414      ;
; -8.120 ; selector:selector1|left_pos_y_vga_r[5]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.311     ; 6.751      ;
; -8.118 ; selector:selector1|left_pos_y_vga_r[5]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.311     ; 6.749      ;
; -8.117 ; selector:selector1|left_pos_y_vga_r[5]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.311     ; 6.748      ;
; -8.096 ; selector:selector1|centre_pos_y_rs232_r[2] ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.280     ; 6.758      ;
; -8.094 ; selector:selector1|centre_pos_y_rs232_r[2] ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.280     ; 6.756      ;
; -8.092 ; selector:selector1|centre_pos_y_rs232_r[2] ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.280     ; 6.754      ;
; -8.087 ; selector:selector1|bottom_pos_y_vga_r[2]   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.673     ; 6.356      ;
; -8.073 ; selector:selector1|left_pos_x_vga_r[0]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.622     ; 6.393      ;
; -8.071 ; selector:selector1|left_pos_x_vga_r[0]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.622     ; 6.391      ;
; -8.069 ; selector:selector1|left_pos_x_vga_r[0]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.622     ; 6.389      ;
; -8.049 ; selector:selector1|centre_pos_y_rs232_r[4] ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.280     ; 6.711      ;
; -8.047 ; selector:selector1|centre_pos_y_rs232_r[4] ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.280     ; 6.709      ;
; -8.045 ; selector:selector1|centre_pos_y_rs232_r[4] ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.280     ; 6.707      ;
; -8.020 ; selector:selector1|left_pos_x_vga_r[2]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.647     ; 6.315      ;
; -8.018 ; selector:selector1|left_pos_x_vga_r[2]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.647     ; 6.313      ;
; -8.017 ; selector:selector1|left_pos_x_vga_r[2]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.647     ; 6.312      ;
; -7.973 ; selector:selector1|left_pos_y_vga_r[0]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.289     ; 6.626      ;
; -7.971 ; selector:selector1|left_pos_y_vga_r[0]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.289     ; 6.624      ;
; -7.969 ; selector:selector1|left_pos_y_vga_r[0]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.289     ; 6.622      ;
; -7.955 ; selector:selector1|bottom_pos_y_vga_r[4]   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.673     ; 6.224      ;
; -7.938 ; selector:selector1|bottom_pos_y_vga_r[3]   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.673     ; 6.207      ;
; -7.922 ; selector:selector1|left_pos_x_vga_r[4]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.647     ; 6.217      ;
; -7.920 ; selector:selector1|left_pos_x_vga_r[4]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.647     ; 6.215      ;
; -7.919 ; selector:selector1|left_pos_x_vga_r[4]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.647     ; 6.214      ;
; -7.911 ; selector:selector1|centre_pos_y_rs232_r[3] ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.280     ; 6.573      ;
; -7.909 ; selector:selector1|centre_pos_y_rs232_r[3] ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.280     ; 6.571      ;
; -7.907 ; selector:selector1|centre_pos_y_rs232_r[3] ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.280     ; 6.569      ;
; -7.901 ; selector:selector1|centre_pos_y_rs232_r[5] ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.064     ; 6.779      ;
; -7.899 ; selector:selector1|centre_pos_y_rs232_r[5] ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.064     ; 6.777      ;
; -7.898 ; selector:selector1|centre_pos_y_rs232_r[5] ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.064     ; 6.776      ;
; -7.878 ; selector:selector1|left_pos_x_vga_r[3]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.647     ; 6.173      ;
; -7.876 ; selector:selector1|left_pos_x_vga_r[3]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.647     ; 6.171      ;
; -7.875 ; selector:selector1|left_pos_x_vga_r[3]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.647     ; 6.170      ;
; -7.873 ; selector:selector1|centre_pos_x_rs232_r[2] ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.294     ; 6.521      ;
; -7.871 ; selector:selector1|centre_pos_x_rs232_r[2] ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.294     ; 6.519      ;
; -7.869 ; selector:selector1|centre_pos_x_rs232_r[2] ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.294     ; 6.517      ;
; -7.839 ; selector:selector1|bottom_pos_y_vga_r[0]   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.673     ; 6.108      ;
; -7.837 ; selector:selector1|bottom_pos_y_vga_r[0]   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.673     ; 6.106      ;
; -7.781 ; selector:selector1|bottom_pos_y_vga_r[2]   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.673     ; 6.050      ;
; -7.779 ; selector:selector1|bottom_pos_y_vga_r[2]   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.673     ; 6.048      ;
; -7.769 ; selector:selector1|bottom_pos_y_vga_r[1]   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.347     ; 6.364      ;
; -7.719 ; selector:selector1|top_pos_x_vga_r[0]      ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.647     ; 6.014      ;
; -7.717 ; selector:selector1|top_pos_x_vga_r[0]      ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.647     ; 6.012      ;
; -7.715 ; selector:selector1|top_pos_x_vga_r[0]      ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.647     ; 6.010      ;
; -7.676 ; selector:selector1|bottom_pos_y_vga_r[5]   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.673     ; 5.945      ;
; -7.672 ; selector:selector1|top_pos_y_vga_r[0]      ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.312     ; 6.302      ;
; -7.670 ; selector:selector1|top_pos_y_vga_r[0]      ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.312     ; 6.300      ;
; -7.668 ; selector:selector1|top_pos_y_vga_r[0]      ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.312     ; 6.298      ;
; -7.663 ; selector:selector1|bottom_pos_x_vga_r[2]   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.282     ; 6.323      ;
; -7.659 ; selector:selector1|bottom_pos_x_vga_r[4]   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.330     ; 6.271      ;
; -7.654 ; selector:selector1|left_pos_y_vga_r[4]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.289     ; 6.307      ;
; -7.652 ; selector:selector1|left_pos_y_vga_r[4]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.289     ; 6.305      ;
; -7.651 ; selector:selector1|left_pos_y_vga_r[4]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.289     ; 6.304      ;
; -7.651 ; selector:selector1|centre_pos_y_rs232_r[7] ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.064     ; 6.529      ;
; -7.649 ; selector:selector1|bottom_pos_y_vga_r[4]   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.673     ; 5.918      ;
; -7.649 ; selector:selector1|centre_pos_y_rs232_r[7] ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.064     ; 6.527      ;
; -7.648 ; selector:selector1|centre_pos_y_rs232_r[7] ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.064     ; 6.526      ;
; -7.647 ; selector:selector1|bottom_pos_y_vga_r[4]   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.673     ; 5.916      ;
; -7.646 ; selector:selector1|left_pos_x_vga_r[1]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.559     ; 6.029      ;
; -7.644 ; selector:selector1|left_pos_x_vga_r[1]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.559     ; 6.027      ;
; -7.643 ; selector:selector1|left_pos_x_vga_r[6]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.647     ; 5.938      ;
; -7.642 ; selector:selector1|left_pos_x_vga_r[1]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.559     ; 6.025      ;
; -7.641 ; selector:selector1|left_pos_x_vga_r[6]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.647     ; 5.936      ;
; -7.639 ; selector:selector1|left_pos_x_vga_r[6]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.647     ; 5.934      ;
; -7.632 ; selector:selector1|bottom_pos_y_vga_r[3]   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.673     ; 5.901      ;
; -7.631 ; selector:selector1|bottom_pos_x_vga_r[1]   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.282     ; 6.291      ;
; -7.630 ; selector:selector1|bottom_pos_y_vga_r[3]   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.673     ; 5.899      ;
; -7.583 ; selector:selector1|right_pos_y_vga_r[2]    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.181     ; 6.344      ;
; -7.581 ; selector:selector1|right_pos_y_vga_r[2]    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.181     ; 6.342      ;
; -7.579 ; selector:selector1|right_pos_y_vga_r[2]    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.181     ; 6.340      ;
; -7.576 ; selector:selector1|left_pos_y_vga_r[2]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.285     ; 6.233      ;
; -7.574 ; selector:selector1|left_pos_y_vga_r[2]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.285     ; 6.231      ;
; -7.573 ; selector:selector1|left_pos_y_vga_r[2]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.285     ; 6.230      ;
; -7.571 ; selector:selector1|bottom_pos_x_vga_r[3]   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.282     ; 6.231      ;
; -7.562 ; selector:selector1|left_pos_x_vga_r[5]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.622     ; 5.882      ;
; -7.561 ; selector:selector1|bottom_pos_y_vga_r[6]   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.673     ; 5.830      ;
; -7.560 ; selector:selector1|left_pos_x_vga_r[5]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.622     ; 5.880      ;
; -7.559 ; selector:selector1|left_pos_x_vga_r[5]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.622     ; 5.879      ;
; -7.557 ; selector:selector1|bottom_pos_x_vga_r[0]   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.298     ; 6.201      ;
; -7.554 ; selector:selector1|right_pos_x_vga_r[2]    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.282     ; 6.214      ;
; -7.552 ; selector:selector1|right_pos_x_vga_r[2]    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.282     ; 6.212      ;
; -7.550 ; selector:selector1|right_pos_x_vga_r[2]    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.282     ; 6.210      ;
; -7.544 ; selector:selector1|top_pos_x_vga_r[2]      ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.647     ; 5.839      ;
; -7.542 ; selector:selector1|top_pos_x_vga_r[2]      ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.647     ; 5.837      ;
; -7.540 ; selector:selector1|left_pos_x_vga_r[7]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.647     ; 5.835      ;
; -7.540 ; selector:selector1|top_pos_x_vga_r[2]      ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.647     ; 5.835      ;
; -7.538 ; selector:selector1|centre_pos_x_rs232_r[4] ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.797     ; 6.683      ;
; -7.538 ; selector:selector1|left_pos_x_vga_r[7]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.647     ; 5.833      ;
; -7.536 ; selector:selector1|centre_pos_x_rs232_r[4] ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.797     ; 6.681      ;
; -7.536 ; selector:selector1|left_pos_x_vga_r[7]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.647     ; 5.831      ;
; -7.534 ; selector:selector1|centre_pos_x_rs232_r[4] ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.797     ; 6.679      ;
; -7.531 ; selector:selector1|right_pos_x_vga_r[3]    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.282     ; 6.191      ;
; -7.529 ; selector:selector1|right_pos_x_vga_r[3]    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.282     ; 6.189      ;
; -7.527 ; selector:selector1|right_pos_x_vga_r[3]    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.282     ; 6.187      ;
; -7.525 ; selector:selector1|bottom_pos_x_vga_r[7]   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.330     ; 6.137      ;
; -7.521 ; selector:selector1|bottom_pos_x_vga_r[5]   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.329     ; 6.134      ;
; -7.507 ; selector:selector1|top_pos_x_vga_r[4]      ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.647     ; 5.802      ;
; -7.505 ; selector:selector1|top_pos_x_vga_r[4]      ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.647     ; 5.800      ;
; -7.503 ; selector:selector1|top_pos_x_vga_r[4]      ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -2.647     ; 5.798      ;
+--------+--------------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'phat_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                 ;
+----------+---------------------------------------------+-----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node                                   ; To Node                           ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+----------+---------------------------------------------+-----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -5.128   ; selector:selector1|angle_x_rs232_r[8]       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.207     ; 4.853      ;
; -5.099   ; selector:selector1|angle_x_rs232_r[7]       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.207     ; 4.824      ;
; -5.047   ; selector:selector1|centre_pos_y_rs232_r[3]  ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.903     ; 4.076      ;
; -5.023   ; selector:selector1|angle_x_rs232_r[9]       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.207     ; 4.748      ;
; -4.992   ; selector:selector1|centre_pos_x_rs232_r[5]  ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.651     ; 4.273      ;
; -4.926   ; selector:selector1|centre_pos_y_rs232_r[4]  ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.903     ; 3.955      ;
; -4.920   ; selector:selector1|angle_y_rs232_r[1]       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.596     ; 4.256      ;
; -4.832   ; selector:selector1|centre_pos_y_rs232_r[9]  ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.903     ; 3.861      ;
; -4.827   ; selector:selector1|angle_x_rs232_r[5]       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.596     ; 4.163      ;
; -4.818   ; selector:selector1|centre_pos_x_rs232_r[4]  ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.420     ; 4.330      ;
; -4.795   ; selector:selector1|angle_y_rs232_r[3]       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.596     ; 4.131      ;
; -4.749   ; selector:selector1|angle_y_rs232_r[2]       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.596     ; 4.085      ;
; -4.711   ; selector:selector1|centre_pos_y_rs232_r[2]  ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.903     ; 3.740      ;
; -4.706   ; selector:selector1|centre_pos_x_rs232_r[8]  ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.207     ; 4.431      ;
; -4.661   ; selector:selector1|angle_x_rs232_r[6]       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.596     ; 3.997      ;
; -4.660   ; selector:selector1|angle_y_rs232_r[4]       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.596     ; 3.996      ;
; -4.654   ; selector:selector1|angle_y_rs232_r[5]       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.596     ; 3.990      ;
; -4.610   ; selector:selector1|angle_y_rs232_r[6]       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.596     ; 3.946      ;
; -4.606   ; selector:selector1|angle_x_rs232_r[0]       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.687     ; 3.851      ;
; -4.561   ; selector:selector1|angle_y_rs232_r[0]       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.596     ; 3.897      ;
; -4.552   ; selector:selector1|angle_x_rs232_r[2]       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.687     ; 3.797      ;
; -4.544   ; selector:selector1|centre_pos_x_rs232_r[7]  ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.207     ; 4.269      ;
; -4.526   ; selector:selector1|centre_pos_y_rs232_r[5]  ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.687     ; 3.771      ;
; -4.486   ; selector:selector1|centre_pos_x_rs232_r[2]  ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.917     ; 3.501      ;
; -4.390   ; selector:selector1|centre_pos_y_rs232_r[7]  ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.687     ; 3.635      ;
; -4.359   ; selector:selector1|centre_pos_x_rs232_r[3]  ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.207     ; 4.084      ;
; -4.331   ; selector:selector1|angle_y_rs232_r[7]       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.820     ; 3.443      ;
; -4.307   ; selector:selector1|angle_x_rs232_r[3]       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.687     ; 3.552      ;
; -4.288   ; selector:selector1|centre_pos_x_rs232_r[9]  ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.207     ; 4.013      ;
; -4.270   ; selector:selector1|centre_pos_x_rs232_r[6]  ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.207     ; 3.995      ;
; -4.265   ; selector:selector1|angle_x_rs232_r[1]       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.687     ; 3.510      ;
; -4.205   ; selector:selector1|angle_x_rs232_r[4]       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.687     ; 3.450      ;
; -4.191   ; selector:selector1|angle_y_rs232_r[8]       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.820     ; 3.303      ;
; -4.114   ; selector:selector1|centre_pos_y_rs232_r[8]  ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.513     ; 3.533      ;
; -4.001   ; selector:selector1|centre_pos_y_rs232_r[10] ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.513     ; 3.420      ;
; -3.782   ; selector:selector1|centre_pos_y_rs232_r[6]  ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.513     ; 3.201      ;
; -3.687   ; selector:selector1|centre_pos_y_rs232_r[11] ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.513     ; 3.106      ;
; -3.660   ; selector:selector1|angle_y_rs232_r[9]       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.820     ; 2.772      ;
; -3.653   ; selector:selector1|centre_pos_x_rs232_r[11] ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.207     ; 3.378      ;
; -3.626   ; video_binary:video_binary1|tx_int_r         ; my_uart_tx:my_uart_tx1|num_tx[1]  ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.947     ; 2.611      ;
; -3.626   ; video_binary:video_binary1|tx_int_r         ; my_uart_tx:my_uart_tx1|num_tx[2]  ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.947     ; 2.611      ;
; -3.626   ; video_binary:video_binary1|tx_int_r         ; my_uart_tx:my_uart_tx1|num_tx[3]  ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.947     ; 2.611      ;
; -3.626   ; video_binary:video_binary1|tx_int_r         ; my_uart_tx:my_uart_tx1|num_tx[4]  ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.947     ; 2.611      ;
; -3.626   ; video_binary:video_binary1|tx_int_r         ; my_uart_tx:my_uart_tx1|num_tx[5]  ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.947     ; 2.611      ;
; -3.626   ; video_binary:video_binary1|tx_int_r         ; my_uart_tx:my_uart_tx1|num_tx[6]  ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.947     ; 2.611      ;
; -3.626   ; video_binary:video_binary1|tx_int_r         ; my_uart_tx:my_uart_tx1|num_tx[7]  ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.947     ; 2.611      ;
; -3.603   ; selector:selector1|centre_pos_x_rs232_r[10] ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.207     ; 3.328      ;
; -3.413   ; video_binary:video_binary1|tx_int_r         ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.947     ; 2.398      ;
; -3.364   ; selector:selector1|chieu_xoay_rs232_r       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.687     ; 2.609      ;
; -3.129   ; video_binary:video_binary1|tx_int_r         ; my_uart_tx:my_uart_tx1|num_tx[0]  ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.495     ; 2.566      ;
; 8673.072 ; my_uart_tx:my_uart_tx1|num_tx[0]            ; my_uart_tx:my_uart_tx1|rs232_tx_r ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.545     ; 6.940      ;
; 8673.845 ; my_uart_tx:my_uart_tx1|num_tx[2]            ; my_uart_tx:my_uart_tx1|rs232_tx_r ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.073     ; 6.639      ;
; 8674.246 ; my_uart_tx:my_uart_tx1|num_tx[4]            ; my_uart_tx:my_uart_tx1|rs232_tx_r ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.073     ; 6.238      ;
; 8674.795 ; my_uart_tx:my_uart_tx1|num_tx[1]            ; my_uart_tx:my_uart_tx1|rs232_tx_r ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.073     ; 5.689      ;
; 8675.715 ; my_uart_tx:my_uart_tx1|num_tx[6]            ; my_uart_tx:my_uart_tx1|rs232_tx_r ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.073     ; 4.769      ;
; 8677.465 ; my_uart_tx:my_uart_tx1|num_tx[0]            ; my_uart_tx:my_uart_tx1|num_tx[1]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.545     ; 2.547      ;
; 8677.465 ; my_uart_tx:my_uart_tx1|num_tx[0]            ; my_uart_tx:my_uart_tx1|num_tx[2]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.545     ; 2.547      ;
; 8677.465 ; my_uart_tx:my_uart_tx1|num_tx[0]            ; my_uart_tx:my_uart_tx1|num_tx[3]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.545     ; 2.547      ;
; 8677.465 ; my_uart_tx:my_uart_tx1|num_tx[0]            ; my_uart_tx:my_uart_tx1|num_tx[4]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.545     ; 2.547      ;
; 8677.465 ; my_uart_tx:my_uart_tx1|num_tx[0]            ; my_uart_tx:my_uart_tx1|num_tx[5]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.545     ; 2.547      ;
; 8677.465 ; my_uart_tx:my_uart_tx1|num_tx[0]            ; my_uart_tx:my_uart_tx1|num_tx[6]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.545     ; 2.547      ;
; 8677.465 ; my_uart_tx:my_uart_tx1|num_tx[0]            ; my_uart_tx:my_uart_tx1|num_tx[7]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.545     ; 2.547      ;
; 8677.744 ; my_uart_tx:my_uart_tx1|num_tx[3]            ; my_uart_tx:my_uart_tx1|rs232_tx_r ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.073     ; 2.740      ;
; 8677.816 ; my_uart_tx:my_uart_tx1|num_tx[5]            ; my_uart_tx:my_uart_tx1|num_tx[1]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.073     ; 2.668      ;
; 8677.816 ; my_uart_tx:my_uart_tx1|num_tx[5]            ; my_uart_tx:my_uart_tx1|num_tx[2]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.073     ; 2.668      ;
; 8677.816 ; my_uart_tx:my_uart_tx1|num_tx[5]            ; my_uart_tx:my_uart_tx1|num_tx[3]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.073     ; 2.668      ;
; 8677.816 ; my_uart_tx:my_uart_tx1|num_tx[5]            ; my_uart_tx:my_uart_tx1|num_tx[4]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.073     ; 2.668      ;
; 8677.816 ; my_uart_tx:my_uart_tx1|num_tx[5]            ; my_uart_tx:my_uart_tx1|num_tx[5]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.073     ; 2.668      ;
; 8677.816 ; my_uart_tx:my_uart_tx1|num_tx[5]            ; my_uart_tx:my_uart_tx1|num_tx[6]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.073     ; 2.668      ;
; 8677.816 ; my_uart_tx:my_uart_tx1|num_tx[5]            ; my_uart_tx:my_uart_tx1|num_tx[7]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.073     ; 2.668      ;
; 8677.924 ; my_uart_tx:my_uart_tx1|num_tx[3]            ; my_uart_tx:my_uart_tx1|num_tx[1]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.073     ; 2.560      ;
; 8677.924 ; my_uart_tx:my_uart_tx1|num_tx[3]            ; my_uart_tx:my_uart_tx1|num_tx[2]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.073     ; 2.560      ;
; 8677.924 ; my_uart_tx:my_uart_tx1|num_tx[3]            ; my_uart_tx:my_uart_tx1|num_tx[3]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.073     ; 2.560      ;
; 8677.924 ; my_uart_tx:my_uart_tx1|num_tx[3]            ; my_uart_tx:my_uart_tx1|num_tx[4]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.073     ; 2.560      ;
; 8677.924 ; my_uart_tx:my_uart_tx1|num_tx[3]            ; my_uart_tx:my_uart_tx1|num_tx[5]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.073     ; 2.560      ;
; 8677.924 ; my_uart_tx:my_uart_tx1|num_tx[3]            ; my_uart_tx:my_uart_tx1|num_tx[6]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.073     ; 2.560      ;
; 8677.924 ; my_uart_tx:my_uart_tx1|num_tx[3]            ; my_uart_tx:my_uart_tx1|num_tx[7]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.073     ; 2.560      ;
; 8677.962 ; my_uart_tx:my_uart_tx1|num_tx[0]            ; my_uart_tx:my_uart_tx1|num_tx[0]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.093     ; 2.502      ;
; 8677.992 ; my_uart_tx:my_uart_tx1|num_tx[2]            ; my_uart_tx:my_uart_tx1|num_tx[1]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.073     ; 2.492      ;
; 8677.992 ; my_uart_tx:my_uart_tx1|num_tx[2]            ; my_uart_tx:my_uart_tx1|num_tx[2]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.073     ; 2.492      ;
; 8677.992 ; my_uart_tx:my_uart_tx1|num_tx[2]            ; my_uart_tx:my_uart_tx1|num_tx[3]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.073     ; 2.492      ;
; 8677.992 ; my_uart_tx:my_uart_tx1|num_tx[2]            ; my_uart_tx:my_uart_tx1|num_tx[4]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.073     ; 2.492      ;
; 8677.992 ; my_uart_tx:my_uart_tx1|num_tx[2]            ; my_uart_tx:my_uart_tx1|num_tx[5]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.073     ; 2.492      ;
; 8677.992 ; my_uart_tx:my_uart_tx1|num_tx[2]            ; my_uart_tx:my_uart_tx1|num_tx[6]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.073     ; 2.492      ;
; 8677.992 ; my_uart_tx:my_uart_tx1|num_tx[2]            ; my_uart_tx:my_uart_tx1|num_tx[7]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.073     ; 2.492      ;
; 8678.061 ; my_uart_tx:my_uart_tx1|num_tx[6]            ; my_uart_tx:my_uart_tx1|num_tx[1]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.073     ; 2.423      ;
; 8678.061 ; my_uart_tx:my_uart_tx1|num_tx[6]            ; my_uart_tx:my_uart_tx1|num_tx[2]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.073     ; 2.423      ;
; 8678.061 ; my_uart_tx:my_uart_tx1|num_tx[6]            ; my_uart_tx:my_uart_tx1|num_tx[3]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.073     ; 2.423      ;
; 8678.061 ; my_uart_tx:my_uart_tx1|num_tx[6]            ; my_uart_tx:my_uart_tx1|num_tx[4]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.073     ; 2.423      ;
; 8678.061 ; my_uart_tx:my_uart_tx1|num_tx[6]            ; my_uart_tx:my_uart_tx1|num_tx[5]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.073     ; 2.423      ;
; 8678.061 ; my_uart_tx:my_uart_tx1|num_tx[6]            ; my_uart_tx:my_uart_tx1|num_tx[6]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.073     ; 2.423      ;
; 8678.061 ; my_uart_tx:my_uart_tx1|num_tx[6]            ; my_uart_tx:my_uart_tx1|num_tx[7]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.073     ; 2.423      ;
; 8678.067 ; my_uart_tx:my_uart_tx1|num_tx[1]            ; my_uart_tx:my_uart_tx1|num_tx[1]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.073     ; 2.417      ;
; 8678.067 ; my_uart_tx:my_uart_tx1|num_tx[1]            ; my_uart_tx:my_uart_tx1|num_tx[2]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.073     ; 2.417      ;
; 8678.067 ; my_uart_tx:my_uart_tx1|num_tx[1]            ; my_uart_tx:my_uart_tx1|num_tx[3]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.073     ; 2.417      ;
; 8678.067 ; my_uart_tx:my_uart_tx1|num_tx[1]            ; my_uart_tx:my_uart_tx1|num_tx[4]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.073     ; 2.417      ;
; 8678.067 ; my_uart_tx:my_uart_tx1|num_tx[1]            ; my_uart_tx:my_uart_tx1|num_tx[5]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.073     ; 2.417      ;
; 8678.067 ; my_uart_tx:my_uart_tx1|num_tx[1]            ; my_uart_tx:my_uart_tx1|num_tx[6]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.073     ; 2.417      ;
; 8678.067 ; my_uart_tx:my_uart_tx1|num_tx[1]            ; my_uart_tx:my_uart_tx1|num_tx[7]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.073     ; 2.417      ;
; 8678.311 ; my_uart_tx:my_uart_tx1|num_tx[5]            ; my_uart_tx:my_uart_tx1|num_tx[0]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; 0.379      ; 2.625      ;
+----------+---------------------------------------------+-----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CMOS_PCLK'                                                                                                                                        ;
+--------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.861 ; analyst_image2:analyst_image_2|left_pos_y_r[2] ; analyst_image2:analyst_image_2|left_pos_y_r[1] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.027     ; 5.856      ;
; -4.861 ; analyst_image2:analyst_image_2|left_pos_y_r[2] ; analyst_image2:analyst_image_2|left_pos_y_r[3] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.027     ; 5.856      ;
; -4.861 ; analyst_image2:analyst_image_2|left_pos_y_r[2] ; analyst_image2:analyst_image_2|left_pos_y_r[7] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.027     ; 5.856      ;
; -4.861 ; analyst_image2:analyst_image_2|left_pos_y_r[2] ; analyst_image2:analyst_image_2|left_pos_y_r[8] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.027     ; 5.856      ;
; -4.861 ; analyst_image2:analyst_image_2|left_pos_y_r[2] ; analyst_image2:analyst_image_2|left_pos_y_r[9] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.027     ; 5.856      ;
; -4.825 ; analyst_image2:analyst_image_2|left_pos_y_r[2] ; analyst_image2:analyst_image_2|left_pos_y_r[0] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.048     ; 5.799      ;
; -4.825 ; analyst_image2:analyst_image_2|left_pos_y_r[2] ; analyst_image2:analyst_image_2|left_pos_y_r[2] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.048     ; 5.799      ;
; -4.825 ; analyst_image2:analyst_image_2|left_pos_y_r[2] ; analyst_image2:analyst_image_2|left_pos_y_r[4] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.048     ; 5.799      ;
; -4.825 ; analyst_image2:analyst_image_2|left_pos_y_r[2] ; analyst_image2:analyst_image_2|left_pos_y_r[5] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.048     ; 5.799      ;
; -4.825 ; analyst_image2:analyst_image_2|left_pos_y_r[2] ; analyst_image2:analyst_image_2|left_pos_y_r[6] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.048     ; 5.799      ;
; -4.821 ; video_binary:video_binary1|vitrihientai_y[0]   ; analyst_image1:analyst_image_1|left_pos_y_r[2] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.035     ; 5.808      ;
; -4.821 ; video_binary:video_binary1|vitrihientai_y[0]   ; analyst_image1:analyst_image_1|left_pos_y_r[4] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.035     ; 5.808      ;
; -4.821 ; video_binary:video_binary1|vitrihientai_y[0]   ; analyst_image1:analyst_image_1|left_pos_y_r[9] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.035     ; 5.808      ;
; -4.821 ; video_binary:video_binary1|vitrihientai_y[0]   ; analyst_image1:analyst_image_1|left_pos_y_r[0] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.035     ; 5.808      ;
; -4.793 ; analyst_image2:analyst_image_2|top_pos_x_r[0]  ; analyst_image2:analyst_image_2|angle_x_r[4]    ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.568      ; 6.383      ;
; -4.793 ; analyst_image2:analyst_image_2|top_pos_x_r[0]  ; analyst_image2:analyst_image_2|angle_x_r[2]    ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.568      ; 6.383      ;
; -4.793 ; analyst_image2:analyst_image_2|top_pos_x_r[0]  ; analyst_image2:analyst_image_2|angle_x_r[1]    ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.568      ; 6.383      ;
; -4.793 ; analyst_image2:analyst_image_2|top_pos_x_r[0]  ; analyst_image2:analyst_image_2|angle_x_r[3]    ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.568      ; 6.383      ;
; -4.793 ; analyst_image2:analyst_image_2|top_pos_x_r[0]  ; analyst_image2:analyst_image_2|angle_x_r[8]    ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.568      ; 6.383      ;
; -4.793 ; analyst_image2:analyst_image_2|top_pos_x_r[0]  ; analyst_image2:analyst_image_2|angle_x_r[7]    ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.568      ; 6.383      ;
; -4.793 ; analyst_image2:analyst_image_2|top_pos_x_r[0]  ; analyst_image2:analyst_image_2|angle_x_r[9]    ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.568      ; 6.383      ;
; -4.793 ; analyst_image2:analyst_image_2|top_pos_x_r[0]  ; analyst_image2:analyst_image_2|angle_x_r[6]    ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.568      ; 6.383      ;
; -4.793 ; analyst_image2:analyst_image_2|top_pos_x_r[0]  ; analyst_image2:analyst_image_2|angle_x_r[5]    ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.568      ; 6.383      ;
; -4.761 ; video_binary:video_binary1|vitrihientai_y[0]   ; analyst_image1:analyst_image_1|left_pos_y_r[1] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.024     ; 5.759      ;
; -4.761 ; video_binary:video_binary1|vitrihientai_y[0]   ; analyst_image1:analyst_image_1|left_pos_y_r[3] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.024     ; 5.759      ;
; -4.761 ; video_binary:video_binary1|vitrihientai_y[0]   ; analyst_image1:analyst_image_1|left_pos_y_r[5] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.024     ; 5.759      ;
; -4.761 ; video_binary:video_binary1|vitrihientai_y[0]   ; analyst_image1:analyst_image_1|left_pos_y_r[6] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.024     ; 5.759      ;
; -4.761 ; video_binary:video_binary1|vitrihientai_y[0]   ; analyst_image1:analyst_image_1|left_pos_y_r[7] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.024     ; 5.759      ;
; -4.761 ; video_binary:video_binary1|vitrihientai_y[0]   ; analyst_image1:analyst_image_1|left_pos_y_r[8] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.024     ; 5.759      ;
; -4.759 ; video_binary:video_binary1|vitrihientai_y[0]   ; analyst_image1:analyst_image_1|left_pos_x_r[1] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.038     ; 5.743      ;
; -4.759 ; video_binary:video_binary1|vitrihientai_y[0]   ; analyst_image1:analyst_image_1|left_pos_x_r[0] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.038     ; 5.743      ;
; -4.759 ; video_binary:video_binary1|vitrihientai_y[0]   ; analyst_image1:analyst_image_1|left_pos_x_r[5] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.038     ; 5.743      ;
; -4.759 ; video_binary:video_binary1|vitrihientai_y[0]   ; analyst_image1:analyst_image_1|left_pos_x_r[6] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.038     ; 5.743      ;
; -4.759 ; video_binary:video_binary1|vitrihientai_y[0]   ; analyst_image1:analyst_image_1|left_pos_x_r[3] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.038     ; 5.743      ;
; -4.759 ; video_binary:video_binary1|vitrihientai_y[0]   ; analyst_image1:analyst_image_1|left_pos_x_r[2] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.038     ; 5.743      ;
; -4.740 ; video_binary:video_binary1|vitrihientai_y[0]   ; analyst_image2:analyst_image_2|left_pos_y_r[0] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.097     ; 5.665      ;
; -4.740 ; video_binary:video_binary1|vitrihientai_y[0]   ; analyst_image2:analyst_image_2|left_pos_y_r[2] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.097     ; 5.665      ;
; -4.740 ; video_binary:video_binary1|vitrihientai_y[0]   ; analyst_image2:analyst_image_2|left_pos_y_r[4] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.097     ; 5.665      ;
; -4.740 ; video_binary:video_binary1|vitrihientai_y[0]   ; analyst_image2:analyst_image_2|left_pos_y_r[5] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.097     ; 5.665      ;
; -4.740 ; video_binary:video_binary1|vitrihientai_y[0]   ; analyst_image2:analyst_image_2|left_pos_y_r[6] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.097     ; 5.665      ;
; -4.738 ; analyst_image1:analyst_image_1|top_pos_x_r[0]  ; analyst_image1:analyst_image_1|angle_x_r[4]    ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.486      ; 6.246      ;
; -4.738 ; analyst_image1:analyst_image_1|top_pos_x_r[0]  ; analyst_image1:analyst_image_1|angle_x_r[2]    ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.486      ; 6.246      ;
; -4.738 ; analyst_image1:analyst_image_1|top_pos_x_r[0]  ; analyst_image1:analyst_image_1|angle_x_r[1]    ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.486      ; 6.246      ;
; -4.738 ; analyst_image1:analyst_image_1|top_pos_x_r[0]  ; analyst_image1:analyst_image_1|angle_x_r[3]    ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.486      ; 6.246      ;
; -4.738 ; analyst_image1:analyst_image_1|top_pos_x_r[0]  ; analyst_image1:analyst_image_1|angle_x_r[0]    ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.486      ; 6.246      ;
; -4.738 ; analyst_image1:analyst_image_1|top_pos_x_r[0]  ; analyst_image1:analyst_image_1|angle_x_r[8]    ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.486      ; 6.246      ;
; -4.738 ; analyst_image1:analyst_image_1|top_pos_x_r[0]  ; analyst_image1:analyst_image_1|angle_x_r[7]    ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.486      ; 6.246      ;
; -4.738 ; analyst_image1:analyst_image_1|top_pos_x_r[0]  ; analyst_image1:analyst_image_1|angle_x_r[9]    ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.486      ; 6.246      ;
; -4.738 ; analyst_image1:analyst_image_1|top_pos_x_r[0]  ; analyst_image1:analyst_image_1|angle_x_r[6]    ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.486      ; 6.246      ;
; -4.738 ; analyst_image1:analyst_image_1|top_pos_x_r[0]  ; analyst_image1:analyst_image_1|angle_x_r[5]    ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.486      ; 6.246      ;
; -4.738 ; video_binary:video_binary1|vitrihientai_y[0]   ; analyst_image2:analyst_image_2|left_pos_y_r[1] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.038     ; 5.722      ;
; -4.738 ; video_binary:video_binary1|vitrihientai_y[0]   ; analyst_image2:analyst_image_2|left_pos_y_r[3] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.038     ; 5.722      ;
; -4.738 ; video_binary:video_binary1|vitrihientai_y[0]   ; analyst_image2:analyst_image_2|left_pos_y_r[7] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.038     ; 5.722      ;
; -4.738 ; video_binary:video_binary1|vitrihientai_y[0]   ; analyst_image2:analyst_image_2|left_pos_y_r[8] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.038     ; 5.722      ;
; -4.738 ; video_binary:video_binary1|vitrihientai_y[0]   ; analyst_image2:analyst_image_2|left_pos_y_r[9] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.038     ; 5.722      ;
; -4.731 ; video_binary:video_binary1|vitrihientai_x[3]   ; analyst_image2:analyst_image_2|left_pos_y_r[0] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.129     ; 5.624      ;
; -4.731 ; video_binary:video_binary1|vitrihientai_x[3]   ; analyst_image2:analyst_image_2|left_pos_y_r[2] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.129     ; 5.624      ;
; -4.731 ; video_binary:video_binary1|vitrihientai_x[3]   ; analyst_image2:analyst_image_2|left_pos_y_r[4] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.129     ; 5.624      ;
; -4.731 ; video_binary:video_binary1|vitrihientai_x[3]   ; analyst_image2:analyst_image_2|left_pos_y_r[5] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.129     ; 5.624      ;
; -4.731 ; video_binary:video_binary1|vitrihientai_x[3]   ; analyst_image2:analyst_image_2|left_pos_y_r[6] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.129     ; 5.624      ;
; -4.726 ; analyst_image2:analyst_image_2|left_pos_y_r[4] ; analyst_image2:analyst_image_2|left_pos_y_r[1] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.027     ; 5.721      ;
; -4.726 ; analyst_image2:analyst_image_2|left_pos_y_r[4] ; analyst_image2:analyst_image_2|left_pos_y_r[3] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.027     ; 5.721      ;
; -4.726 ; analyst_image2:analyst_image_2|left_pos_y_r[4] ; analyst_image2:analyst_image_2|left_pos_y_r[7] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.027     ; 5.721      ;
; -4.726 ; analyst_image2:analyst_image_2|left_pos_y_r[4] ; analyst_image2:analyst_image_2|left_pos_y_r[8] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.027     ; 5.721      ;
; -4.726 ; analyst_image2:analyst_image_2|left_pos_y_r[4] ; analyst_image2:analyst_image_2|left_pos_y_r[9] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.027     ; 5.721      ;
; -4.724 ; video_binary:video_binary1|vitrihientai_x[3]   ; analyst_image2:analyst_image_2|left_pos_y_r[1] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.065     ; 5.681      ;
; -4.724 ; video_binary:video_binary1|vitrihientai_x[3]   ; analyst_image2:analyst_image_2|left_pos_y_r[3] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.065     ; 5.681      ;
; -4.724 ; video_binary:video_binary1|vitrihientai_x[3]   ; analyst_image2:analyst_image_2|left_pos_y_r[7] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.065     ; 5.681      ;
; -4.724 ; video_binary:video_binary1|vitrihientai_x[3]   ; analyst_image2:analyst_image_2|left_pos_y_r[8] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.065     ; 5.681      ;
; -4.724 ; video_binary:video_binary1|vitrihientai_x[3]   ; analyst_image2:analyst_image_2|left_pos_y_r[9] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.065     ; 5.681      ;
; -4.711 ; video_binary:video_binary1|vitrihientai_y[0]   ; analyst_image2:analyst_image_2|top_pos_y_r[1]  ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.138     ; 5.595      ;
; -4.711 ; video_binary:video_binary1|vitrihientai_y[0]   ; analyst_image2:analyst_image_2|top_pos_y_r[3]  ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.138     ; 5.595      ;
; -4.711 ; video_binary:video_binary1|vitrihientai_y[0]   ; analyst_image2:analyst_image_2|top_pos_y_r[6]  ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.138     ; 5.595      ;
; -4.711 ; video_binary:video_binary1|vitrihientai_y[0]   ; analyst_image2:analyst_image_2|top_pos_y_r[7]  ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.138     ; 5.595      ;
; -4.705 ; video_binary:video_binary1|vitrihientai_y[5]   ; analyst_image1:analyst_image_1|left_pos_y_r[2] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.035     ; 5.692      ;
; -4.705 ; video_binary:video_binary1|vitrihientai_y[5]   ; analyst_image1:analyst_image_1|left_pos_y_r[4] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.035     ; 5.692      ;
; -4.705 ; video_binary:video_binary1|vitrihientai_y[5]   ; analyst_image1:analyst_image_1|left_pos_y_r[9] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.035     ; 5.692      ;
; -4.705 ; video_binary:video_binary1|vitrihientai_y[5]   ; analyst_image1:analyst_image_1|left_pos_y_r[0] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.035     ; 5.692      ;
; -4.701 ; analyst_image2:analyst_image_2|left_pos_y_r[0] ; analyst_image2:analyst_image_2|left_pos_y_r[1] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.027     ; 5.696      ;
; -4.701 ; analyst_image2:analyst_image_2|left_pos_y_r[0] ; analyst_image2:analyst_image_2|left_pos_y_r[3] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.027     ; 5.696      ;
; -4.701 ; analyst_image2:analyst_image_2|left_pos_y_r[0] ; analyst_image2:analyst_image_2|left_pos_y_r[7] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.027     ; 5.696      ;
; -4.701 ; analyst_image2:analyst_image_2|left_pos_y_r[0] ; analyst_image2:analyst_image_2|left_pos_y_r[8] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.027     ; 5.696      ;
; -4.701 ; analyst_image2:analyst_image_2|left_pos_y_r[0] ; analyst_image2:analyst_image_2|left_pos_y_r[9] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.027     ; 5.696      ;
; -4.701 ; video_binary:video_binary1|vitrihientai_y[1]   ; analyst_image2:analyst_image_2|top_pos_y_r[1]  ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.138     ; 5.585      ;
; -4.701 ; video_binary:video_binary1|vitrihientai_y[1]   ; analyst_image2:analyst_image_2|top_pos_y_r[3]  ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.138     ; 5.585      ;
; -4.701 ; video_binary:video_binary1|vitrihientai_y[1]   ; analyst_image2:analyst_image_2|top_pos_y_r[6]  ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.138     ; 5.585      ;
; -4.701 ; video_binary:video_binary1|vitrihientai_y[1]   ; analyst_image2:analyst_image_2|top_pos_y_r[7]  ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.138     ; 5.585      ;
; -4.699 ; analyst_image2:analyst_image_2|left_pos_x_r[0] ; analyst_image2:analyst_image_2|angle_x_r[4]    ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.066     ; 5.655      ;
; -4.699 ; analyst_image2:analyst_image_2|left_pos_x_r[0] ; analyst_image2:analyst_image_2|angle_x_r[2]    ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.066     ; 5.655      ;
; -4.699 ; analyst_image2:analyst_image_2|left_pos_x_r[0] ; analyst_image2:analyst_image_2|angle_x_r[1]    ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.066     ; 5.655      ;
; -4.699 ; analyst_image2:analyst_image_2|left_pos_x_r[0] ; analyst_image2:analyst_image_2|angle_x_r[3]    ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.066     ; 5.655      ;
; -4.699 ; analyst_image2:analyst_image_2|left_pos_x_r[0] ; analyst_image2:analyst_image_2|angle_x_r[8]    ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.066     ; 5.655      ;
; -4.699 ; analyst_image2:analyst_image_2|left_pos_x_r[0] ; analyst_image2:analyst_image_2|angle_x_r[7]    ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.066     ; 5.655      ;
; -4.699 ; analyst_image2:analyst_image_2|left_pos_x_r[0] ; analyst_image2:analyst_image_2|angle_x_r[9]    ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.066     ; 5.655      ;
; -4.699 ; analyst_image2:analyst_image_2|left_pos_x_r[0] ; analyst_image2:analyst_image_2|angle_x_r[6]    ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.066     ; 5.655      ;
; -4.699 ; analyst_image2:analyst_image_2|left_pos_x_r[0] ; analyst_image2:analyst_image_2|angle_x_r[5]    ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.066     ; 5.655      ;
; -4.696 ; analyst_image2:analyst_image_2|left_pos_x_r[4] ; analyst_image2:analyst_image_2|angle_x_r[4]    ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.066     ; 5.652      ;
; -4.696 ; analyst_image2:analyst_image_2|left_pos_x_r[4] ; analyst_image2:analyst_image_2|angle_x_r[2]    ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.066     ; 5.652      ;
; -4.696 ; analyst_image2:analyst_image_2|left_pos_x_r[4] ; analyst_image2:analyst_image_2|angle_x_r[1]    ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.066     ; 5.652      ;
; -4.696 ; analyst_image2:analyst_image_2|left_pos_x_r[4] ; analyst_image2:analyst_image_2|angle_x_r[3]    ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.066     ; 5.652      ;
+--------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                       ; To Node                                                                                                                                                                                                  ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -4.502 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[5] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                       ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 1.000        ; -3.027     ; 2.417      ;
; -4.484 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                       ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 1.000        ; -3.027     ; 2.399      ;
; -4.240 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[7] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                       ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 1.000        ; -3.027     ; 2.155      ;
; -4.200 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[8] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                       ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 1.000        ; -3.027     ; 2.115      ;
; -3.969 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 1.000        ; -2.942     ; 1.969      ;
; -3.967 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 1.000        ; -2.942     ; 1.967      ;
; -3.961 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[6] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                       ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 1.000        ; -3.027     ; 1.876      ;
; -3.874 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[4] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 1.000        ; -2.942     ; 1.874      ;
; -3.867 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 1.000        ; -2.942     ; 1.867      ;
; -3.587 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 1.000        ; -2.942     ; 1.587      ;
; 2.806  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 7.123      ;
; 2.806  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 7.123      ;
; 2.825  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 7.104      ;
; 2.825  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 7.104      ;
; 2.847  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 7.082      ;
; 2.847  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 7.082      ;
; 3.013  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.916      ;
; 3.032  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.897      ;
; 3.054  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.875      ;
; 3.066  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.863      ;
; 3.085  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.844      ;
; 3.107  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.822      ;
; 3.117  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.070     ; 6.815      ;
; 3.117  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[8]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.070     ; 6.815      ;
; 3.117  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[7]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.070     ; 6.815      ;
; 3.117  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[9]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.070     ; 6.815      ;
; 3.117  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[6]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.070     ; 6.815      ;
; 3.117  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[5]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.070     ; 6.815      ;
; 3.120  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.809      ;
; 3.120  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.809      ;
; 3.168  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.071     ; 6.763      ;
; 3.169  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.071     ; 6.762      ;
; 3.264  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.070     ; 6.668      ;
; 3.264  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[8]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.070     ; 6.668      ;
; 3.264  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[7]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.070     ; 6.668      ;
; 3.264  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[9]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.070     ; 6.668      ;
; 3.264  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[6]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.070     ; 6.668      ;
; 3.264  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[5]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.070     ; 6.668      ;
; 3.280  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.070     ; 6.652      ;
; 3.280  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[8]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.070     ; 6.652      ;
; 3.280  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[7]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.070     ; 6.652      ;
; 3.280  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[9]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.070     ; 6.652      ;
; 3.280  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[6]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.070     ; 6.652      ;
; 3.280  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[5]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.070     ; 6.652      ;
; 3.315  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.071     ; 6.616      ;
; 3.316  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.071     ; 6.615      ;
; 3.327  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.602      ;
; 3.331  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.071     ; 6.600      ;
; 3.332  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.071     ; 6.599      ;
; 3.354  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.575      ;
; 3.373  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.556      ;
; 3.380  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.549      ;
; 3.395  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.534      ;
; 3.477  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.452      ;
; 3.477  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.452      ;
; 3.477  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.452      ;
; 3.477  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.452      ;
; 3.477  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.452      ;
; 3.477  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.452      ;
; 3.477  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.452      ;
; 3.477  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.452      ;
; 3.477  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.452      ;
; 3.478  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.451      ;
; 3.478  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.451      ;
; 3.478  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.451      ;
; 3.478  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.451      ;
; 3.478  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.451      ;
; 3.478  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.451      ;
; 3.478  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.451      ;
; 3.478  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.451      ;
; 3.478  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.451      ;
; 3.483  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.446      ;
; 3.483  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.446      ;
; 3.491  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.438      ;
; 3.491  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.438      ;
; 3.491  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.438      ;
; 3.491  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.438      ;
; 3.491  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.438      ;
; 3.491  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.438      ;
; 3.491  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.438      ;
; 3.491  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.438      ;
; 3.491  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.438      ;
; 3.504  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.425      ;
; 3.504  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.425      ;
; 3.504  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.425      ;
; 3.504  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.425      ;
; 3.504  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.425      ;
; 3.504  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.425      ;
; 3.504  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.425      ;
; 3.504  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.425      ;
; 3.504  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.073     ; 6.425      ;
; 3.533  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.068     ; 6.401      ;
; 3.533  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[8]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.068     ; 6.401      ;
; 3.533  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[7]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.068     ; 6.401      ;
; 3.533  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[9]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.068     ; 6.401      ;
; 3.533  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[6]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.068     ; 6.401      ;
; 3.533  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[5]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.068     ; 6.401      ;
; 3.564  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.071     ; 6.367      ;
; 3.564  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[8]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.071     ; 6.367      ;
; 3.564  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[7]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.071     ; 6.367      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK'                                                                                                                                                                          ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.772 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 5.157      ;
; 14.772 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 5.157      ;
; 14.772 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 5.157      ;
; 14.772 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 5.157      ;
; 14.772 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 5.157      ;
; 14.772 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 5.157      ;
; 14.772 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 5.157      ;
; 14.772 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 5.157      ;
; 14.772 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 5.157      ;
; 14.772 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 5.157      ;
; 14.772 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 5.157      ;
; 15.043 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.886      ;
; 15.043 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.886      ;
; 15.043 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.886      ;
; 15.043 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.886      ;
; 15.043 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.886      ;
; 15.043 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.886      ;
; 15.043 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.886      ;
; 15.043 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.886      ;
; 15.043 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.886      ;
; 15.043 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.886      ;
; 15.043 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.886      ;
; 15.359 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.570      ;
; 15.359 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.570      ;
; 15.359 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.570      ;
; 15.359 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.570      ;
; 15.359 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.570      ;
; 15.359 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.570      ;
; 15.359 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.570      ;
; 15.359 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.570      ;
; 15.359 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.570      ;
; 15.359 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.570      ;
; 15.359 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.570      ;
; 15.376 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.553      ;
; 15.376 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.553      ;
; 15.376 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.553      ;
; 15.376 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.553      ;
; 15.376 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.553      ;
; 15.376 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.553      ;
; 15.376 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.553      ;
; 15.376 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.553      ;
; 15.376 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.553      ;
; 15.376 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.553      ;
; 15.376 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.553      ;
; 15.385 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.544      ;
; 15.385 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.544      ;
; 15.385 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.544      ;
; 15.385 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.544      ;
; 15.385 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.544      ;
; 15.385 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.544      ;
; 15.385 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.544      ;
; 15.385 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.544      ;
; 15.385 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.544      ;
; 15.385 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.544      ;
; 15.385 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.544      ;
; 15.389 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.540      ;
; 15.389 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.540      ;
; 15.389 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.540      ;
; 15.389 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.540      ;
; 15.389 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.540      ;
; 15.389 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.540      ;
; 15.389 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.540      ;
; 15.389 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.540      ;
; 15.389 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.540      ;
; 15.389 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.540      ;
; 15.389 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.540      ;
; 15.487 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.442      ;
; 15.487 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.442      ;
; 15.487 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.442      ;
; 15.487 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.442      ;
; 15.487 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.442      ;
; 15.487 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.442      ;
; 15.487 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.442      ;
; 15.487 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.442      ;
; 15.487 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.442      ;
; 15.487 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.442      ;
; 15.487 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.442      ;
; 15.528 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.401      ;
; 15.528 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.401      ;
; 15.528 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.401      ;
; 15.528 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.401      ;
; 15.528 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.401      ;
; 15.528 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.401      ;
; 15.528 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.401      ;
; 15.528 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.401      ;
; 15.528 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.401      ;
; 15.528 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.401      ;
; 15.528 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.401      ;
; 15.655 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.274      ;
; 15.655 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.274      ;
; 15.655 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.274      ;
; 15.655 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.274      ;
; 15.655 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.274      ;
; 15.655 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.274      ;
; 15.655 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.274      ;
; 15.655 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.274      ;
; 15.655 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.274      ;
; 15.655 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.274      ;
; 15.655 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.274      ;
; 15.660 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.269      ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CMOS_PCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                                                                               ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -1.227 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[7]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.027      ; 2.075      ;
; -0.845 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[2]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.096      ; 2.526      ;
; -0.829 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[9]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.027      ; 2.473      ;
; -0.616 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[5]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.027      ; 2.686      ;
; -0.573 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[8]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.027      ; 2.729      ;
; -0.529 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                        ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.088      ; 2.834      ;
; -0.510 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                        ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.088      ; 2.853      ;
; -0.499 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                        ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.088      ; 2.864      ;
; -0.497 ; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 0.000        ; 3.081      ; 2.859      ;
; -0.496 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                        ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.088      ; 2.867      ;
; -0.478 ; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 0.000        ; 3.081      ; 2.878      ;
; -0.477 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                        ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.088      ; 2.886      ;
; -0.465 ; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 0.000        ; 3.081      ; 2.891      ;
; -0.462 ; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 0.000        ; 3.081      ; 2.894      ;
; -0.443 ; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 0.000        ; 3.081      ; 2.913      ;
; -0.389 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[1]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.095      ; 2.981      ;
; -0.385 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[0]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.096      ; 2.986      ;
; -0.379 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[6]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.027      ; 2.923      ;
; -0.375 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[3]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.096      ; 2.996      ;
; -0.352 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[4]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.096      ; 3.019      ;
; 0.430  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                             ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                               ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                   ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; video_binary:video_binary1|vitrihientai_x[9]                                                                                                                                                        ; video_binary:video_binary1|vitrihientai_x[9]                                                                                                                                                                          ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; video_binary:video_binary1|tx_int_r                                                                                                                                                                 ; video_binary:video_binary1|tx_int_r                                                                                                                                                                                   ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.669      ;
; 0.442  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                                                            ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.102      ; 0.739      ;
; 0.445  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                              ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                                                ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.684      ;
; 0.445  ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                                 ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.684      ;
; 0.446  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                                                            ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.099      ; 0.740      ;
; 0.478  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.722      ;
; 0.481  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.725      ;
; 0.482  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.463      ; 1.175      ;
; 0.486  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                             ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.730      ;
; 0.499  ; video_binary:video_binary1|frame_out_enable_r                                                                                                                                                       ; analyst_image2:analyst_image_2|wr_load_r1                                                                                                                                                                             ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.046      ; 0.740      ;
; 0.500  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                              ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                                 ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.744      ;
; 0.503  ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                                                                                                                ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.747      ;
; 0.506  ; analyst_image1:analyst_image_1|top_pos_x_r[3]                                                                                                                                                       ; analyst_image1:analyst_image_1|angle_x_r[3]                                                                                                                                                                           ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.699      ; 1.400      ;
; 0.509  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                               ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.753      ;
; 0.597  ; analyst_image2:analyst_image_2|top_pos_y_r[1]                                                                                                                                                       ; analyst_image2:analyst_image_2|angle_y_r[1]                                                                                                                                                                           ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.755      ; 1.547      ;
; 0.598  ; video_binary:video_binary1|vitrihientai_x[7]                                                                                                                                                        ; analyst_image2:analyst_image_2|right_pos_x_r[7]                                                                                                                                                                       ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.383      ; 1.176      ;
; 0.616  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                                                            ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.102      ; 0.913      ;
; 0.618  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                                                            ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.102      ; 0.915      ;
; 0.619  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                                            ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.099      ; 0.913      ;
; 0.619  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                                                            ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.099      ; 0.913      ;
; 0.620  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                                                             ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.099      ; 0.914      ;
; 0.621  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                                                             ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.099      ; 0.915      ;
; 0.641  ; analyst_image1:analyst_image_1|top_pos_y_r[1]                                                                                                                                                       ; analyst_image1:analyst_image_1|angle_y_r[1]                                                                                                                                                                           ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.650      ; 1.486      ;
; 0.641  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.100      ; 0.936      ;
; 0.651  ; analyst_image2:analyst_image_2|top_pos_y_r[7]                                                                                                                                                       ; analyst_image2:analyst_image_2|angle_y_r[7]                                                                                                                                                                           ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.755      ; 1.601      ;
; 0.681  ; analyst_image2:analyst_image_2|top_pos_x_r[5]                                                                                                                                                       ; analyst_image2:analyst_image_2|angle_x_r[5]                                                                                                                                                                           ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.773      ; 1.649      ;
; 0.694  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.046      ; 0.935      ;
; 0.717  ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                                 ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.961      ;
; 0.728  ; video_binary:video_binary1|matrix_median[0]                                                                                                                                                         ; video_binary:video_binary1|matrix_median[3]                                                                                                                                                                           ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.047      ; 0.970      ;
; 0.731  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                               ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.027      ; 0.953      ;
; 0.734  ; video_binary:video_binary1|matrix_median[1]                                                                                                                                                         ; video_binary:video_binary1|matrix_median[4]                                                                                                                                                                           ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.047      ; 0.976      ;
; 0.736  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.046      ; 0.977      ;
; 0.737  ; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|altsyncram_kk81:altsyncram2|q_b[0]                                          ; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|altsyncram_kk81:altsyncram2|ram_block3a0~porta_datain_reg0                                    ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.144      ; 1.111      ;
; 0.737  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                               ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.981      ;
; 0.738  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.982      ;
; 0.740  ; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|altsyncram_kk81:altsyncram2|q_b[1]                                          ; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|altsyncram_kk81:altsyncram2|ram_block3a0~porta_datain_reg0                                    ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.144      ; 1.114      ;
; 0.740  ; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]                                           ; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]                                                             ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.979      ;
; 0.741  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                             ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.985      ;
; 0.742  ; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[9]                                           ; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[9]                                                             ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.981      ;
; 0.742  ; analyst_image1:analyst_image_1|top_pos_x_r[2]                                                                                                                                                       ; analyst_image1:analyst_image_1|angle_x_r[2]                                                                                                                                                                           ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.699      ; 1.636      ;
; 0.743  ; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1]                                           ; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1]                                                             ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.982      ;
; 0.743  ; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6]                                           ; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6]                                                             ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.982      ;
; 0.743  ; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8]                                           ; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8]                                                             ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.982      ;
; 0.744  ; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]                                           ; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]                                                             ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.983      ;
; 0.744  ; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[5]                                           ; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[5]                                                             ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.983      ;
; 0.744  ; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[7]                                           ; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[7]                                                             ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.983      ;
; 0.745  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.989      ;
; 0.748  ; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2]                                           ; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2]                                                             ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.987      ;
; 0.748  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                               ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.016      ; 0.959      ;
; 0.750  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.994      ;
; 0.753  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.997      ;
; 0.763  ; video_binary:video_binary1|vitrihientai_y[1]                                                                                                                                                        ; video_binary:video_binary1|vitrihientai_y[1]                                                                                                                                                                          ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 1.002      ;
; 0.763  ; video_binary:video_binary1|vitrihientai_y[8]                                                                                                                                                        ; video_binary:video_binary1|vitrihientai_y[8]                                                                                                                                                                          ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 1.002      ;
; 0.764  ; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[0]                                           ; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[0]                                                             ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 1.003      ;
; 0.767  ; video_binary:video_binary1|vitrihientai_y[2]                                                                                                                                                        ; video_binary:video_binary1|vitrihientai_y[2]                                                                                                                                                                          ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 1.006      ;
; 0.768  ; video_binary:video_binary1|vitrihientai_y[3]                                                                                                                                                        ; video_binary:video_binary1|vitrihientai_y[3]                                                                                                                                                                          ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 1.007      ;
; 0.768  ; analyst_image2:analyst_image_2|top_pos_x_r[1]                                                                                                                                                       ; analyst_image2:analyst_image_2|angle_x_r[1]                                                                                                                                                                           ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.773      ; 1.736      ;
; 0.772  ; video_binary:video_binary1|vitrihientai_y[7]                                                                                                                                                        ; video_binary:video_binary1|vitrihientai_y[7]                                                                                                                                                                          ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 1.011      ;
; 0.773  ; video_binary:video_binary1|vitrihientai_y[9]                                                                                                                                                        ; video_binary:video_binary1|vitrihientai_y[9]                                                                                                                                                                          ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 1.012      ;
; 0.774  ; video_binary:video_binary1|vitrihientai_y[5]                                                                                                                                                        ; video_binary:video_binary1|vitrihientai_y[5]                                                                                                                                                                          ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 1.013      ;
; 0.778  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.016      ; 0.989      ;
; 0.779  ; video_binary:video_binary1|vitrihientai_y[4]                                                                                                                                                        ; video_binary:video_binary1|vitrihientai_y[4]                                                                                                                                                                          ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 1.018      ;
; 0.779  ; video_binary:video_binary1|vitrihientai_y[6]                                                                                                                                                        ; video_binary:video_binary1|vitrihientai_y[6]                                                                                                                                                                          ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 1.018      ;
; 0.784  ; analyst_image2:analyst_image_2|top_pos_x_r[4]                                                                                                                                                       ; analyst_image2:analyst_image_2|angle_x_r[4]                                                                                                                                                                           ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.773      ; 1.752      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK'                                                                                                                                                                          ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.401 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.669      ;
; 0.464 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.732      ;
; 0.691 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.959      ;
; 0.691 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.959      ;
; 0.691 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.959      ;
; 0.693 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.961      ;
; 0.694 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.962      ;
; 0.695 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.963      ;
; 0.696 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.964      ;
; 0.697 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.965      ;
; 0.699 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.967      ;
; 0.700 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.968      ;
; 0.701 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.969      ;
; 0.705 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.973      ;
; 0.707 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.975      ;
; 0.709 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.977      ;
; 0.710 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.978      ;
; 0.713 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.981      ;
; 0.714 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.982      ;
; 0.718 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.986      ;
; 1.010 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.278      ;
; 1.013 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.281      ;
; 1.014 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.282      ;
; 1.014 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.282      ;
; 1.015 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.283      ;
; 1.015 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.283      ;
; 1.015 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.283      ;
; 1.016 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.284      ;
; 1.018 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.286      ;
; 1.018 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.286      ;
; 1.019 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.287      ;
; 1.020 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.288      ;
; 1.024 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.292      ;
; 1.024 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.292      ;
; 1.025 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.293      ;
; 1.026 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.294      ;
; 1.027 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.295      ;
; 1.029 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.297      ;
; 1.029 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.297      ;
; 1.030 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.298      ;
; 1.031 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.299      ;
; 1.031 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.299      ;
; 1.031 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.299      ;
; 1.032 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.300      ;
; 1.033 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.301      ;
; 1.033 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.301      ;
; 1.035 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.303      ;
; 1.038 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.306      ;
; 1.041 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.309      ;
; 1.044 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.312      ;
; 1.047 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.315      ;
; 1.055 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.323      ;
; 1.109 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.377      ;
; 1.111 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.379      ;
; 1.112 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.380      ;
; 1.115 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.383      ;
; 1.116 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.384      ;
; 1.119 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.387      ;
; 1.123 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.391      ;
; 1.125 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.393      ;
; 1.126 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.394      ;
; 1.128 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.396      ;
; 1.132 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.400      ;
; 1.135 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.403      ;
; 1.135 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.403      ;
; 1.136 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.404      ;
; 1.136 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.404      ;
; 1.137 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.405      ;
; 1.137 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.405      ;
; 1.137 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.405      ;
; 1.138 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.406      ;
; 1.140 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.408      ;
; 1.140 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.408      ;
; 1.141 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.409      ;
; 1.142 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.410      ;
; 1.146 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.414      ;
; 1.147 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.415      ;
; 1.147 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.415      ;
; 1.148 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.416      ;
; 1.149 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.417      ;
; 1.151 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.419      ;
; 1.151 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.419      ;
; 1.152 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.420      ;
; 1.153 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.421      ;
; 1.153 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.421      ;
; 1.153 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.421      ;
; 1.154 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.422      ;
; 1.157 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.425      ;
; 1.160 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.428      ;
; 1.163 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.431      ;
; 1.166 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.434      ;
; 1.169 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.437      ;
; 1.231 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.499      ;
; 1.233 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.501      ;
; 1.234 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.502      ;
; 1.237 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.505      ;
; 1.238 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.506      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                ; To Node                                                                                                                                                                                                               ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                      ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                      ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CTRL_CLK                                                                                                                                                              ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CTRL_CLK                                                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR3                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR3                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR1                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR1                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW2                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW2                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR2                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR2                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.417 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                                                                               ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.449 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.717      ;
; 0.462 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.730      ;
; 0.462 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.730      ;
; 0.462 ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.00                                                                                                                                                               ; I2C_AV_Config:u_I2C_AV_Config|mI2C_WR                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.730      ;
; 0.463 ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.00                                                                                                                                                               ; I2C_AV_Config:u_I2C_AV_Config|mI2C_GO                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.731      ;
; 0.470 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.010                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.477 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CTRL_CLK                                                                                                                                                              ; I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.745      ;
; 0.478 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                                                                                                                                                               ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.745      ;
; 0.479 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.747      ;
; 0.483 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.751      ;
; 0.489 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.757      ;
; 0.489 ; I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                                                                                                                                                                  ; I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.757      ;
; 0.505 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_hs_r                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.773      ;
; 0.525 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.793      ;
; 0.536 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a4~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.346      ; 1.112      ;
; 0.622 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.890      ;
; 0.623 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.891      ;
; 0.640 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.908      ;
; 0.644 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_vs_r                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.074      ; 0.913      ;
; 0.674 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.942      ;
; 0.686 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.954      ;
; 0.687 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.955      ;
; 0.689 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.957      ;
; 0.706 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                                                                                                                                                            ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[5]                                                                                                                                                            ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[5]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[13]                                                                                                                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[13]                                                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                                                                                                                                                            ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[11]                                                                                                                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[11]                                                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[6]                                                                                                                                                            ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[6]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[15]                                                                                                                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[15]                                                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[7]                                                                                                                                                            ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[7]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[9]                                                                                                                                                            ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[9]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a4~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.342      ; 1.281      ;
; 0.711 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[2]                                                                                                                                                            ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[2]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.978      ;
; 0.711 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.074      ; 0.980      ;
; 0.712 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[4]                                                                                                                                                            ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[4]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[10]                                                                                                                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[10]                                                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[12]                                                                                                                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[12]                                                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[14]                                                                                                                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[14]                                                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.980      ;
; 0.713 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[0]                                                                                                                                                            ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[0]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.980      ;
; 0.713 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[8]                                                                                                                                                            ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[8]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.980      ;
; 0.713 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.981      ;
; 0.714 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.982      ;
; 0.715 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.074      ; 0.984      ;
; 0.715 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.074      ; 0.984      ;
; 0.716 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a4~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.342      ; 1.288      ;
; 0.716 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.984      ;
; 0.717 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.985      ;
; 0.717 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[6]                                                                                                                                                               ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[6]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.984      ;
; 0.717 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.985      ;
; 0.717 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.074      ; 0.986      ;
; 0.718 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.074      ; 0.987      ;
; 0.720 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.988      ;
; 0.723 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.991      ;
; 0.723 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.991      ;
; 0.724 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                                                                                                                                                               ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.991      ;
; 0.724 ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.10                                                                                                                                                               ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.01                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.992      ;
; 0.726 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[4]                                                                                                                              ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[4]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.993      ;
; 0.728 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a4~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.342      ; 1.300      ;
; 0.728 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.996      ;
; 0.730 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a4~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.342      ; 1.302      ;
; 0.732 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.074      ; 1.001      ;
; 0.734 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[3]                                                                                                                              ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[3]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.001      ;
; 0.734 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.074      ; 1.003      ;
; 0.736 ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.01                                                                                                                                                               ; I2C_AV_Config:u_I2C_AV_Config|mI2C_GO                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.004      ;
; 0.742 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.010      ;
; 0.743 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[0]                                                                                                                              ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[0]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.010      ;
; 0.743 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.011      ;
; 0.744 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.012      ;
; 0.746 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a4~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.342      ; 1.318      ;
; 0.746 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.014      ;
; 0.747 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.015      ;
; 0.748 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.016      ;
; 0.748 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.016      ;
; 0.749 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.017      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                               ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0010                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0010                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.418 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a4~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.417      ; 1.065      ;
; 0.449 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.717      ;
; 0.456 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[4]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.724      ;
; 0.466 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[4]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a4~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.416      ; 1.112      ;
; 0.468 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[10]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[10]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.736      ;
; 0.469 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.737      ;
; 0.471 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0001                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.739      ;
; 0.475 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.743      ;
; 0.478 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0011                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.746      ;
; 0.487 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.755      ;
; 0.489 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.757      ;
; 0.493 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.761      ;
; 0.495 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.763      ;
; 0.498 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.766      ;
; 0.499 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.767      ;
; 0.500 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_ackr1                                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_ackr2                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.768      ;
; 0.500 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.768      ;
; 0.501 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.769      ;
; 0.514 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.782      ;
; 0.522 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.790      ;
; 0.594 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[8] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[7]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.862      ;
; 0.594 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[1]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.862      ;
; 0.594 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[2]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.862      ;
; 0.594 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.862      ;
; 0.595 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[8]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.862      ;
; 0.597 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[7]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.864      ;
; 0.599 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[8] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[8]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.867      ;
; 0.599 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.867      ;
; 0.608 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[1]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.876      ;
; 0.619 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[0]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.887      ;
; 0.623 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0111                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.891      ;
; 0.626 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.894      ;
; 0.628 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.896      ;
; 0.629 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.897      ;
; 0.632 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[1]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.074      ; 0.901      ;
; 0.639 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[9] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[8]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.907      ;
; 0.642 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[9] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[7]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.910      ;
; 0.645 ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                     ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.913      ;
; 0.649 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[4] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[4]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.917      ;
; 0.649 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.917      ;
; 0.654 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.922      ;
; 0.659 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[7]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.927      ;
; 0.667 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[2]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[1]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.935      ;
; 0.667 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[7]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.935      ;
; 0.667 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.935      ;
; 0.670 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[5]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 0.937      ;
; 0.672 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[2]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[2]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.940      ;
; 0.675 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.943      ;
; 0.675 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.943      ;
; 0.676 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.944      ;
; 0.683 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[5]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[4]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.951      ;
; 0.683 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[5]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[5]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.951      ;
; 0.687 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.955      ;
; 0.688 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.956      ;
; 0.688 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.956      ;
; 0.691 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[2]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[2]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.074      ; 0.960      ;
; 0.692 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[7]                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[7]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.960      ;
; 0.693 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.961      ;
; 0.695 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[3]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[3]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.074      ; 0.964      ;
; 0.695 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.963      ;
; 0.697 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[6]                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[6]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.965      ;
; 0.697 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[8]                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[8]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 0.965      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'phat_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                               ;
+-------+---------------------------------------------+-----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                           ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+-----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.714 ; my_uart_tx:my_uart_tx1|num_tx[7]            ; my_uart_tx:my_uart_tx1|num_tx[7]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.982      ;
; 0.721 ; my_uart_tx:my_uart_tx1|num_tx[3]            ; my_uart_tx:my_uart_tx1|num_tx[3]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.989      ;
; 0.721 ; my_uart_tx:my_uart_tx1|num_tx[5]            ; my_uart_tx:my_uart_tx1|num_tx[5]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.989      ;
; 0.746 ; my_uart_tx:my_uart_tx1|num_tx[4]            ; my_uart_tx:my_uart_tx1|num_tx[4]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.014      ;
; 0.747 ; my_uart_tx:my_uart_tx1|num_tx[1]            ; my_uart_tx:my_uart_tx1|num_tx[1]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.015      ;
; 0.754 ; my_uart_tx:my_uart_tx1|num_tx[6]            ; my_uart_tx:my_uart_tx1|num_tx[6]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.022      ;
; 0.861 ; my_uart_tx:my_uart_tx1|num_tx[7]            ; my_uart_tx:my_uart_tx1|rs232_tx_r ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.129      ;
; 0.889 ; my_uart_tx:my_uart_tx1|num_tx[0]            ; my_uart_tx:my_uart_tx1|num_tx[0]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 1.177      ;
; 0.898 ; my_uart_tx:my_uart_tx1|num_tx[5]            ; my_uart_tx:my_uart_tx1|rs232_tx_r ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.166      ;
; 0.928 ; my_uart_tx:my_uart_tx1|num_tx[2]            ; my_uart_tx:my_uart_tx1|num_tx[2]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.196      ;
; 1.043 ; my_uart_tx:my_uart_tx1|num_tx[3]            ; my_uart_tx:my_uart_tx1|num_tx[4]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.311      ;
; 1.043 ; my_uart_tx:my_uart_tx1|num_tx[5]            ; my_uart_tx:my_uart_tx1|num_tx[6]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.311      ;
; 1.065 ; my_uart_tx:my_uart_tx1|num_tx[4]            ; my_uart_tx:my_uart_tx1|num_tx[5]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.333      ;
; 1.071 ; my_uart_tx:my_uart_tx1|num_tx[1]            ; my_uart_tx:my_uart_tx1|num_tx[2]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.339      ;
; 1.073 ; my_uart_tx:my_uart_tx1|num_tx[6]            ; my_uart_tx:my_uart_tx1|num_tx[7]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.341      ;
; 1.080 ; my_uart_tx:my_uart_tx1|num_tx[4]            ; my_uart_tx:my_uart_tx1|num_tx[6]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.348      ;
; 1.144 ; my_uart_tx:my_uart_tx1|num_tx[3]            ; my_uart_tx:my_uart_tx1|num_tx[5]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.412      ;
; 1.145 ; my_uart_tx:my_uart_tx1|num_tx[5]            ; my_uart_tx:my_uart_tx1|num_tx[7]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.413      ;
; 1.165 ; my_uart_tx:my_uart_tx1|num_tx[3]            ; my_uart_tx:my_uart_tx1|num_tx[6]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.433      ;
; 1.171 ; my_uart_tx:my_uart_tx1|num_tx[1]            ; my_uart_tx:my_uart_tx1|num_tx[3]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.439      ;
; 1.187 ; my_uart_tx:my_uart_tx1|num_tx[4]            ; my_uart_tx:my_uart_tx1|num_tx[7]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.455      ;
; 1.193 ; my_uart_tx:my_uart_tx1|num_tx[1]            ; my_uart_tx:my_uart_tx1|num_tx[4]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.461      ;
; 1.212 ; my_uart_tx:my_uart_tx1|num_tx[3]            ; my_uart_tx:my_uart_tx1|rs232_tx_r ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.480      ;
; 1.232 ; my_uart_tx:my_uart_tx1|num_tx[2]            ; my_uart_tx:my_uart_tx1|num_tx[3]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.500      ;
; 1.239 ; my_uart_tx:my_uart_tx1|num_tx[7]            ; my_uart_tx:my_uart_tx1|num_tx[0]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.545      ; 1.979      ;
; 1.266 ; my_uart_tx:my_uart_tx1|num_tx[3]            ; my_uart_tx:my_uart_tx1|num_tx[7]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.534      ;
; 1.290 ; my_uart_tx:my_uart_tx1|num_tx[2]            ; my_uart_tx:my_uart_tx1|num_tx[4]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.558      ;
; 1.293 ; my_uart_tx:my_uart_tx1|num_tx[1]            ; my_uart_tx:my_uart_tx1|num_tx[5]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.561      ;
; 1.315 ; my_uart_tx:my_uart_tx1|num_tx[1]            ; my_uart_tx:my_uart_tx1|num_tx[6]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.583      ;
; 1.354 ; my_uart_tx:my_uart_tx1|num_tx[2]            ; my_uart_tx:my_uart_tx1|num_tx[5]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.622      ;
; 1.383 ; my_uart_tx:my_uart_tx1|num_tx[4]            ; my_uart_tx:my_uart_tx1|num_tx[0]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.545      ; 2.123      ;
; 1.412 ; my_uart_tx:my_uart_tx1|num_tx[2]            ; my_uart_tx:my_uart_tx1|num_tx[6]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.680      ;
; 1.415 ; my_uart_tx:my_uart_tx1|num_tx[1]            ; my_uart_tx:my_uart_tx1|num_tx[7]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.683      ;
; 1.476 ; my_uart_tx:my_uart_tx1|num_tx[2]            ; my_uart_tx:my_uart_tx1|num_tx[7]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.744      ;
; 1.625 ; my_uart_tx:my_uart_tx1|num_tx[1]            ; my_uart_tx:my_uart_tx1|num_tx[0]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.545      ; 2.365      ;
; 1.643 ; my_uart_tx:my_uart_tx1|num_tx[0]            ; my_uart_tx:my_uart_tx1|num_tx[1]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.379     ; 1.459      ;
; 1.651 ; my_uart_tx:my_uart_tx1|num_tx[6]            ; my_uart_tx:my_uart_tx1|rs232_tx_r ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.919      ;
; 1.660 ; my_uart_tx:my_uart_tx1|num_tx[6]            ; my_uart_tx:my_uart_tx1|num_tx[0]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.545      ; 2.400      ;
; 1.709 ; my_uart_tx:my_uart_tx1|num_tx[0]            ; my_uart_tx:my_uart_tx1|num_tx[2]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.379     ; 1.525      ;
; 1.723 ; my_uart_tx:my_uart_tx1|num_tx[2]            ; my_uart_tx:my_uart_tx1|num_tx[0]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.545      ; 2.463      ;
; 1.753 ; my_uart_tx:my_uart_tx1|num_tx[7]            ; my_uart_tx:my_uart_tx1|num_tx[1]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.021      ;
; 1.753 ; my_uart_tx:my_uart_tx1|num_tx[7]            ; my_uart_tx:my_uart_tx1|num_tx[2]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.021      ;
; 1.753 ; my_uart_tx:my_uart_tx1|num_tx[7]            ; my_uart_tx:my_uart_tx1|num_tx[3]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.021      ;
; 1.753 ; my_uart_tx:my_uart_tx1|num_tx[7]            ; my_uart_tx:my_uart_tx1|num_tx[4]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.021      ;
; 1.753 ; my_uart_tx:my_uart_tx1|num_tx[7]            ; my_uart_tx:my_uart_tx1|num_tx[5]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.021      ;
; 1.753 ; my_uart_tx:my_uart_tx1|num_tx[7]            ; my_uart_tx:my_uart_tx1|num_tx[6]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.021      ;
; 1.758 ; my_uart_tx:my_uart_tx1|num_tx[3]            ; my_uart_tx:my_uart_tx1|num_tx[0]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.545      ; 2.498      ;
; 1.765 ; my_uart_tx:my_uart_tx1|num_tx[0]            ; my_uart_tx:my_uart_tx1|num_tx[3]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.379     ; 1.581      ;
; 1.831 ; my_uart_tx:my_uart_tx1|num_tx[0]            ; my_uart_tx:my_uart_tx1|num_tx[4]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.379     ; 1.647      ;
; 1.850 ; my_uart_tx:my_uart_tx1|num_tx[5]            ; my_uart_tx:my_uart_tx1|num_tx[0]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.545      ; 2.590      ;
; 1.883 ; my_uart_tx:my_uart_tx1|num_tx[4]            ; my_uart_tx:my_uart_tx1|rs232_tx_r ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.151      ;
; 1.887 ; my_uart_tx:my_uart_tx1|num_tx[0]            ; my_uart_tx:my_uart_tx1|num_tx[5]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.379     ; 1.703      ;
; 1.897 ; my_uart_tx:my_uart_tx1|num_tx[4]            ; my_uart_tx:my_uart_tx1|num_tx[1]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.165      ;
; 1.897 ; my_uart_tx:my_uart_tx1|num_tx[4]            ; my_uart_tx:my_uart_tx1|num_tx[2]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.165      ;
; 1.897 ; my_uart_tx:my_uart_tx1|num_tx[4]            ; my_uart_tx:my_uart_tx1|num_tx[3]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.165      ;
; 1.953 ; my_uart_tx:my_uart_tx1|num_tx[0]            ; my_uart_tx:my_uart_tx1|num_tx[6]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.379     ; 1.769      ;
; 2.009 ; my_uart_tx:my_uart_tx1|num_tx[0]            ; my_uart_tx:my_uart_tx1|num_tx[7]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.379     ; 1.825      ;
; 2.174 ; my_uart_tx:my_uart_tx1|num_tx[6]            ; my_uart_tx:my_uart_tx1|num_tx[1]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.442      ;
; 2.174 ; my_uart_tx:my_uart_tx1|num_tx[6]            ; my_uart_tx:my_uart_tx1|num_tx[2]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.442      ;
; 2.174 ; my_uart_tx:my_uart_tx1|num_tx[6]            ; my_uart_tx:my_uart_tx1|num_tx[3]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.442      ;
; 2.174 ; my_uart_tx:my_uart_tx1|num_tx[6]            ; my_uart_tx:my_uart_tx1|num_tx[4]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.442      ;
; 2.174 ; my_uart_tx:my_uart_tx1|num_tx[6]            ; my_uart_tx:my_uart_tx1|num_tx[5]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.442      ;
; 2.237 ; my_uart_tx:my_uart_tx1|num_tx[2]            ; my_uart_tx:my_uart_tx1|num_tx[1]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.505      ;
; 2.272 ; my_uart_tx:my_uart_tx1|num_tx[3]            ; my_uart_tx:my_uart_tx1|num_tx[1]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.540      ;
; 2.272 ; my_uart_tx:my_uart_tx1|num_tx[3]            ; my_uart_tx:my_uart_tx1|num_tx[2]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.540      ;
; 2.364 ; my_uart_tx:my_uart_tx1|num_tx[5]            ; my_uart_tx:my_uart_tx1|num_tx[1]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.632      ;
; 2.364 ; my_uart_tx:my_uart_tx1|num_tx[5]            ; my_uart_tx:my_uart_tx1|num_tx[2]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.632      ;
; 2.364 ; my_uart_tx:my_uart_tx1|num_tx[5]            ; my_uart_tx:my_uart_tx1|num_tx[3]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.632      ;
; 2.364 ; my_uart_tx:my_uart_tx1|num_tx[5]            ; my_uart_tx:my_uart_tx1|num_tx[4]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.632      ;
; 2.461 ; my_uart_tx:my_uart_tx1|num_tx[2]            ; my_uart_tx:my_uart_tx1|rs232_tx_r ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.729      ;
; 2.537 ; video_binary:video_binary1|tx_int_r         ; my_uart_tx:my_uart_tx1|num_tx[0]  ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.068     ; 1.774      ;
; 2.724 ; my_uart_tx:my_uart_tx1|num_tx[1]            ; my_uart_tx:my_uart_tx1|rs232_tx_r ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.992      ;
; 2.896 ; my_uart_tx:my_uart_tx1|num_tx[0]            ; my_uart_tx:my_uart_tx1|rs232_tx_r ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.379     ; 2.712      ;
; 3.009 ; video_binary:video_binary1|tx_int_r         ; my_uart_tx:my_uart_tx1|num_tx[1]  ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.540     ; 1.774      ;
; 3.009 ; video_binary:video_binary1|tx_int_r         ; my_uart_tx:my_uart_tx1|num_tx[2]  ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.540     ; 1.774      ;
; 3.009 ; video_binary:video_binary1|tx_int_r         ; my_uart_tx:my_uart_tx1|num_tx[3]  ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.540     ; 1.774      ;
; 3.009 ; video_binary:video_binary1|tx_int_r         ; my_uart_tx:my_uart_tx1|num_tx[4]  ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.540     ; 1.774      ;
; 3.009 ; video_binary:video_binary1|tx_int_r         ; my_uart_tx:my_uart_tx1|num_tx[5]  ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.540     ; 1.774      ;
; 3.009 ; video_binary:video_binary1|tx_int_r         ; my_uart_tx:my_uart_tx1|num_tx[6]  ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.540     ; 1.774      ;
; 3.009 ; video_binary:video_binary1|tx_int_r         ; my_uart_tx:my_uart_tx1|num_tx[7]  ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.540     ; 1.774      ;
; 3.265 ; selector:selector1|chieu_xoay_rs232_r       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.291     ; 2.279      ;
; 3.372 ; selector:selector1|centre_pos_x_rs232_r[10] ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.830     ; 2.847      ;
; 3.438 ; video_binary:video_binary1|tx_int_r         ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.540     ; 2.203      ;
; 3.470 ; selector:selector1|centre_pos_x_rs232_r[11] ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.830     ; 2.945      ;
; 3.564 ; selector:selector1|centre_pos_y_rs232_r[11] ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.124     ; 2.745      ;
; 3.652 ; selector:selector1|angle_y_rs232_r[9]       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.419     ; 2.538      ;
; 3.713 ; selector:selector1|centre_pos_y_rs232_r[6]  ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.124     ; 2.894      ;
; 3.806 ; selector:selector1|centre_pos_y_rs232_r[10] ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.124     ; 2.987      ;
; 3.991 ; selector:selector1|centre_pos_y_rs232_r[8]  ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.124     ; 3.172      ;
; 3.992 ; selector:selector1|centre_pos_x_rs232_r[6]  ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.830     ; 3.467      ;
; 3.994 ; selector:selector1|centre_pos_x_rs232_r[3]  ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.830     ; 3.469      ;
; 4.003 ; selector:selector1|angle_x_rs232_r[4]       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.291     ; 3.017      ;
; 4.075 ; selector:selector1|centre_pos_x_rs232_r[9]  ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.830     ; 3.550      ;
; 4.116 ; selector:selector1|angle_x_rs232_r[1]       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.291     ; 3.130      ;
; 4.155 ; selector:selector1|angle_y_rs232_r[8]       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.419     ; 3.041      ;
; 4.194 ; selector:selector1|angle_x_rs232_r[3]       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.291     ; 3.208      ;
; 4.252 ; selector:selector1|centre_pos_x_rs232_r[7]  ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.830     ; 3.727      ;
; 4.254 ; selector:selector1|centre_pos_y_rs232_r[7]  ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.291     ; 3.268      ;
; 4.272 ; selector:selector1|centre_pos_x_rs232_r[2]  ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.512     ; 3.065      ;
; 4.321 ; selector:selector1|angle_y_rs232_r[7]       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.419     ; 3.207      ;
+-------+---------------------------------------------+-----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CMOS_PCLK'                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                                                                                                                                                                                                  ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -0.157 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.558      ; 3.627      ;
; -0.157 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.558      ; 3.627      ;
; -0.157 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.558      ; 3.627      ;
; -0.157 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.558      ; 3.627      ;
; -0.152 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.238      ; 3.302      ;
; -0.152 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.238      ; 3.302      ;
; -0.152 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.238      ; 3.302      ;
; -0.138 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.497      ; 3.547      ;
; -0.138 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.497      ; 3.547      ;
; -0.138 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.497      ; 3.547      ;
; -0.116 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.599      ; 3.627      ;
; -0.116 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.599      ; 3.627      ;
; -0.116 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.599      ; 3.627      ;
; -0.111 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.279      ; 3.302      ;
; -0.111 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.279      ; 3.302      ;
; -0.111 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.279      ; 3.302      ;
; -0.111 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.279      ; 3.302      ;
; -0.111 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.279      ; 3.302      ;
; -0.095 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.540      ; 3.547      ;
; -0.095 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.540      ; 3.547      ;
; -0.095 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.540      ; 3.547      ;
; -0.095 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.540      ; 3.547      ;
; -0.095 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.540      ; 3.547      ;
; -0.093 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.287      ; 3.292      ;
; -0.093 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.287      ; 3.292      ;
; -0.093 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.287      ; 3.292      ;
; -0.093 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.287      ; 3.292      ;
; -0.093 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.287      ; 3.292      ;
; -0.075 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.558      ; 3.545      ;
; -0.075 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.558      ; 3.545      ;
; -0.075 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.558      ; 3.545      ;
; -0.075 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.558      ; 3.545      ;
; -0.064 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.558      ; 3.534      ;
; -0.064 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.558      ; 3.534      ;
; -0.064 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.558      ; 3.534      ;
; -0.064 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.558      ; 3.534      ;
; -0.059 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.674      ; 3.645      ;
; -0.058 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.451      ; 3.421      ;
; -0.058 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.451      ; 3.421      ;
; -0.058 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.451      ; 3.421      ;
; -0.058 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.451      ; 3.421      ;
; -0.058 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.451      ; 3.421      ;
; -0.056 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.324      ; 3.292      ;
; -0.056 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.324      ; 3.292      ;
; -0.056 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.324      ; 3.292      ;
; -0.056 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.324      ; 3.292      ;
; -0.056 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.324      ; 3.292      ;
; -0.056 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.324      ; 3.292      ;
; -0.056 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.324      ; 3.292      ;
; -0.056 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.324      ; 3.292      ;
; -0.056 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.324      ; 3.292      ;
; -0.056 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.324      ; 3.292      ;
; -0.056 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.324      ; 3.292      ;
; -0.056 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.497      ; 3.465      ;
; -0.056 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.497      ; 3.465      ;
; -0.056 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.497      ; 3.465      ;
; -0.045 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.533      ; 3.490      ;
; -0.045 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.533      ; 3.490      ;
; -0.045 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.533      ; 3.490      ;
; -0.045 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.533      ; 3.490      ;
; -0.045 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.533      ; 3.490      ;
; -0.045 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.533      ; 3.490      ;
; -0.045 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.533      ; 3.490      ;
; -0.045 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.497      ; 3.454      ;
; -0.045 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.497      ; 3.454      ;
; -0.045 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.497      ; 3.454      ;
; -0.034 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.599      ; 3.545      ;
; -0.034 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.599      ; 3.545      ;
; -0.034 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.599      ; 3.545      ;
; -0.023 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.599      ; 3.534      ;
; -0.023 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.599      ; 3.534      ;
; -0.023 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.599      ; 3.534      ;
; -0.013 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.540      ; 3.465      ;
; -0.013 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.540      ; 3.465      ;
; -0.013 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.540      ; 3.465      ;
; -0.013 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.540      ; 3.465      ;
; -0.013 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.540      ; 3.465      ;
; -0.002 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.540      ; 3.454      ;
; -0.002 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.540      ; 3.454      ;
; -0.002 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.540      ; 3.454      ;
; -0.002 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.540      ; 3.454      ;
; -0.002 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.540      ; 3.454      ;
; 0.023  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.674      ; 3.563      ;
; 0.024  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.451      ; 3.339      ;
; 0.024  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.451      ; 3.339      ;
; 0.024  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.451      ; 3.339      ;
; 0.024  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.451      ; 3.339      ;
; 0.024  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.451      ; 3.339      ;
; 0.034  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.674      ; 3.552      ;
; 0.035  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.451      ; 3.328      ;
; 0.035  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.451      ; 3.328      ;
; 0.035  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.451      ; 3.328      ;
; 0.035  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.451      ; 3.328      ;
; 0.035  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.451      ; 3.328      ;
; 0.037  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.533      ; 3.408      ;
; 0.037  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.533      ; 3.408      ;
; 0.037  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.533      ; 3.408      ;
; 0.037  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.533      ; 3.408      ;
; 0.037  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.533      ; 3.408      ;
; 0.037  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.533      ; 3.408      ;
+--------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                                                                                                                                ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 3.590 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20]                                        ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 4.031      ;
; 3.590 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20]                                        ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 4.031      ;
; 3.750 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13]                                        ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 3.871      ;
; 3.750 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13]                                        ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 3.871      ;
; 3.819 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22]                                        ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 3.802      ;
; 3.819 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22]                                        ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 3.802      ;
; 3.988 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]                                         ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 3.633      ;
; 3.988 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]                                         ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 3.633      ;
; 4.084 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12]                                        ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 3.537      ;
; 4.084 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12]                                        ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 3.537      ;
; 4.106 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14]                                        ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 3.515      ;
; 4.106 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14]                                        ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 3.515      ;
; 4.130 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21]                                        ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 3.491      ;
; 4.130 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21]                                        ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 3.491      ;
; 4.158 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17]                                        ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 3.463      ;
; 4.158 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17]                                        ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 3.463      ;
; 4.172 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16]                                        ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 3.449      ;
; 4.172 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16]                                        ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 3.449      ;
; 4.266 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19]                                        ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 3.355      ;
; 4.266 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19]                                        ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 3.355      ;
; 4.374 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]                                         ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 3.247      ;
; 4.374 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]                                         ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 3.247      ;
; 4.385 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]                                         ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 3.236      ;
; 4.385 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]                                         ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 3.236      ;
; 4.385 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]                                         ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 3.236      ;
; 4.385 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]                                         ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 3.236      ;
; 4.425 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18]                                        ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 3.196      ;
; 4.425 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18]                                        ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 3.196      ;
; 4.473 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]                                         ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 3.148      ;
; 4.473 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]                                         ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 3.148      ;
; 4.494 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15]                                        ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 3.127      ;
; 4.494 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15]                                        ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 3.127      ;
; 4.524 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11]                                        ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 3.097      ;
; 4.524 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11]                                        ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 3.097      ;
; 4.561 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]                                         ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 3.060      ;
; 4.561 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]                                         ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 3.060      ;
; 4.610 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]                                         ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 3.011      ;
; 4.610 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]                                         ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 3.011      ;
; 4.660 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10]                                        ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 2.961      ;
; 4.660 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10]                                        ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 2.961      ;
; 4.697 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]                                         ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 2.924      ;
; 4.697 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]                                         ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 2.924      ;
; 4.711 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]                                         ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 2.910      ;
; 4.711 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]                                         ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 2.910      ;
; 4.748 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]                                         ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 2.873      ;
; 4.748 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]                                         ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -2.331     ; 2.873      ;
; 5.762 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.080     ; 4.160      ;
; 5.762 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.080     ; 4.160      ;
; 5.762 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.080     ; 4.160      ;
; 5.762 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.080     ; 4.160      ;
; 5.762 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.080     ; 4.160      ;
; 5.762 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.080     ; 4.160      ;
; 5.773 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.079     ; 4.150      ;
; 5.773 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.079     ; 4.150      ;
; 5.773 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[4] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.079     ; 4.150      ;
; 5.773 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.079     ; 4.150      ;
; 5.773 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[3] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.079     ; 4.150      ;
; 5.773 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.079     ; 4.150      ;
; 5.773 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.079     ; 4.150      ;
; 5.773 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.079     ; 4.150      ;
; 5.773 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.079     ; 4.150      ;
; 5.773 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.079     ; 4.150      ;
; 5.773 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.079     ; 4.150      ;
; 5.773 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.079     ; 4.150      ;
; 5.773 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.079     ; 4.150      ;
; 5.773 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.079     ; 4.150      ;
; 5.776 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.196      ; 4.344      ;
; 5.776 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.196      ; 4.344      ;
; 5.776 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.196      ; 4.344      ;
; 5.776 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.196      ; 4.344      ;
; 5.776 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.196      ; 4.344      ;
; 5.776 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.196      ; 4.344      ;
; 5.776 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.196      ; 4.344      ;
; 5.776 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.196      ; 4.344      ;
; 5.776 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.196      ; 4.344      ;
; 5.776 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.196      ; 4.344      ;
; 5.776 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.196      ; 4.344      ;
; 5.776 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.196      ; 4.344      ;
; 5.776 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.196      ; 4.344      ;
; 5.776 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.196      ; 4.344      ;
; 5.776 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.196      ; 4.344      ;
; 5.776 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.196      ; 4.344      ;
; 5.836 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.202      ; 4.405      ;
; 5.858 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.196      ; 4.262      ;
; 5.858 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.196      ; 4.262      ;
; 5.858 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.196      ; 4.262      ;
; 5.858 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.196      ; 4.262      ;
; 5.858 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.196      ; 4.262      ;
; 5.858 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.196      ; 4.262      ;
; 5.858 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.196      ; 4.262      ;
; 5.858 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.196      ; 4.262      ;
; 5.858 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.196      ; 4.262      ;
; 5.858 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.196      ; 4.262      ;
; 5.858 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.196      ; 4.262      ;
; 5.858 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.196      ; 4.262      ;
; 5.858 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.196      ; 4.262      ;
; 5.858 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.196      ; 4.262      ;
; 5.858 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.196      ; 4.262      ;
; 5.858 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.196      ; 4.262      ;
; 5.869 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.196      ; 4.251      ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                              ; To Node                                                                                                                                                                                                               ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 5.673 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.169     ; 4.160      ;
; 5.673 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.169     ; 4.160      ;
; 5.673 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.169     ; 4.160      ;
; 5.673 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.169     ; 4.160      ;
; 5.673 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.169     ; 4.160      ;
; 5.825 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.106      ; 4.205      ;
; 5.825 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.106      ; 4.205      ;
; 5.825 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.106      ; 4.205      ;
; 5.910 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.167     ; 3.925      ;
; 5.910 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.167     ; 3.925      ;
; 5.928 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.167     ; 3.907      ;
; 5.928 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.167     ; 3.907      ;
; 5.928 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.167     ; 3.907      ;
; 5.928 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.167     ; 3.907      ;
; 5.928 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.167     ; 3.907      ;
; 5.942 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a4~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.112      ; 4.209      ;
; 5.966 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.169     ; 3.867      ;
; 5.998 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.170     ; 3.834      ;
; 5.998 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.170     ; 3.834      ;
; 5.998 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.170     ; 3.834      ;
; 5.998 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.170     ; 3.834      ;
; 5.998 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.170     ; 3.834      ;
; 5.998 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.170     ; 3.834      ;
; 5.998 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.170     ; 3.834      ;
; 5.998 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.170     ; 3.834      ;
; 6.148 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.108      ; 3.884      ;
; 6.148 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.108      ; 3.884      ;
; 6.148 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.108      ; 3.884      ;
; 6.208 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a4~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.114      ; 3.945      ;
; 6.232 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.165     ; 3.605      ;
; 6.232 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.165     ; 3.605      ;
; 6.280 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.167     ; 3.555      ;
; 6.321 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.168     ; 3.513      ;
; 6.321 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.168     ; 3.513      ;
; 6.321 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.168     ; 3.513      ;
; 6.321 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.168     ; 3.513      ;
; 6.321 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.168     ; 3.513      ;
; 6.321 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.168     ; 3.513      ;
; 6.321 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.168     ; 3.513      ;
; 6.321 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.168     ; 3.513      ;
; 6.389 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.168     ; 3.445      ;
; 6.389 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.168     ; 3.445      ;
; 6.389 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.168     ; 3.445      ;
; 6.389 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.168     ; 3.445      ;
; 6.389 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.168     ; 3.445      ;
; 6.538 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.165     ; 3.299      ;
; 6.538 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.165     ; 3.299      ;
; 6.538 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.165     ; 3.299      ;
; 6.538 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.165     ; 3.299      ;
; 6.538 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.165     ; 3.299      ;
; 6.538 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.165     ; 3.299      ;
; 6.538 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.165     ; 3.299      ;
; 6.538 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.165     ; 3.299      ;
; 6.538 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.165     ; 3.299      ;
; 6.538 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.165     ; 3.299      ;
; 6.542 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r1                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.165     ; 3.295      ;
; 6.542 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.165     ; 3.295      ;
; 6.542 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.165     ; 3.295      ;
; 6.542 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.158     ; 3.302      ;
; 6.542 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.158     ; 3.302      ;
; 6.542 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.158     ; 3.302      ;
; 6.542 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.158     ; 3.302      ;
; 6.542 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.158     ; 3.302      ;
; 6.542 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.158     ; 3.302      ;
; 6.542 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.158     ; 3.302      ;
; 6.542 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.158     ; 3.302      ;
; 6.542 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.158     ; 3.302      ;
; 6.542 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.158     ; 3.302      ;
; 6.542 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.165     ; 3.295      ;
; 6.542 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.165     ; 3.295      ;
; 6.543 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[0]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.177     ; 3.282      ;
; 6.543 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.177     ; 3.282      ;
; 6.543 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[2]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.177     ; 3.282      ;
; 6.543 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.177     ; 3.282      ;
; 6.543 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[4]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.177     ; 3.282      ;
; 6.543 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[5]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.177     ; 3.282      ;
; 6.543 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[6]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.177     ; 3.282      ;
; 6.543 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[7]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.177     ; 3.282      ;
; 6.543 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[8]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.177     ; 3.282      ;
; 6.543 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[9]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.177     ; 3.282      ;
; 6.543 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[10]                                                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.177     ; 3.282      ;
; 6.543 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[11]                                                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.177     ; 3.282      ;
; 6.543 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[12]                                                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.177     ; 3.282      ;
; 6.543 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[13]                                                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.177     ; 3.282      ;
; 6.543 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[14]                                                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.177     ; 3.282      ;
; 6.543 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[15]                                                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.177     ; 3.282      ;
; 6.543 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[0]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.192     ; 3.267      ;
; 6.543 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[1]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.192     ; 3.267      ;
; 6.543 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[2]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.192     ; 3.267      ;
; 6.543 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[3]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.192     ; 3.267      ;
; 6.543 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[4]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.192     ; 3.267      ;
; 6.543 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR3                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.186     ; 3.273      ;
; 6.543 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR1                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.186     ; 3.273      ;
; 6.543 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|END                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.192     ; 3.267      ;
; 6.543 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[5]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.192     ; 3.267      ;
; 6.543 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.163     ; 3.296      ;
; 6.543 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.163     ; 3.296      ;
; 6.543 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.163     ; 3.296      ;
; 6.543 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.163     ; 3.296      ;
; 6.543 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.163     ; 3.296      ;
+-------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CMOS_PCLK'                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                                                                                                                                                                                                  ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -0.411 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.084      ; 2.948      ;
; -0.411 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.084      ; 2.948      ;
; -0.411 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.084      ; 2.948      ;
; -0.411 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.084      ; 2.948      ;
; -0.411 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.084      ; 2.948      ;
; -0.411 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.084      ; 2.948      ;
; -0.411 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.084      ; 2.948      ;
; -0.411 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.084      ; 2.948      ;
; -0.411 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.084      ; 2.948      ;
; -0.397 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.018      ; 2.896      ;
; -0.397 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.018      ; 2.896      ;
; -0.397 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.018      ; 2.896      ;
; -0.397 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.018      ; 2.896      ;
; -0.397 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.018      ; 2.896      ;
; -0.397 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.018      ; 2.896      ;
; -0.397 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.018      ; 2.896      ;
; -0.397 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.018      ; 2.896      ;
; -0.396 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.018      ; 2.897      ;
; -0.396 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.018      ; 2.897      ;
; -0.396 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.018      ; 2.897      ;
; -0.396 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.018      ; 2.897      ;
; -0.396 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.018      ; 2.897      ;
; -0.396 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.018      ; 2.897      ;
; -0.396 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.018      ; 2.897      ;
; -0.396 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.018      ; 2.897      ;
; -0.371 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.018      ; 2.922      ;
; -0.371 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.018      ; 2.922      ;
; -0.371 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.018      ; 2.922      ;
; -0.371 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.018      ; 2.922      ;
; -0.371 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.018      ; 2.922      ;
; -0.371 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.018      ; 2.922      ;
; -0.371 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.018      ; 2.922      ;
; -0.371 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.018      ; 2.922      ;
; -0.343 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.095      ; 3.027      ;
; -0.343 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.095      ; 3.027      ;
; -0.343 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.095      ; 3.027      ;
; -0.342 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.095      ; 3.028      ;
; -0.342 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.095      ; 3.028      ;
; -0.342 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.095      ; 3.028      ;
; -0.317 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.095      ; 3.053      ;
; -0.317 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.095      ; 3.053      ;
; -0.317 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.095      ; 3.053      ;
; -0.300 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.052      ; 3.027      ;
; -0.300 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.052      ; 3.027      ;
; -0.300 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.052      ; 3.027      ;
; -0.300 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.052      ; 3.027      ;
; -0.299 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.052      ; 3.028      ;
; -0.299 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.052      ; 3.028      ;
; -0.299 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.052      ; 3.028      ;
; -0.299 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.052      ; 3.028      ;
; -0.297 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.173      ; 3.151      ;
; -0.296 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.173      ; 3.152      ;
; -0.285 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.027      ; 3.017      ;
; -0.285 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.027      ; 3.017      ;
; -0.285 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.027      ; 3.017      ;
; -0.285 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.027      ; 3.017      ;
; -0.285 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.027      ; 3.017      ;
; -0.285 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.027      ; 3.017      ;
; -0.285 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.027      ; 3.017      ;
; -0.284 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.027      ; 3.018      ;
; -0.284 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.027      ; 3.018      ;
; -0.284 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.027      ; 3.018      ;
; -0.284 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.027      ; 3.018      ;
; -0.284 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.027      ; 3.018      ;
; -0.284 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.027      ; 3.018      ;
; -0.284 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.027      ; 3.018      ;
; -0.274 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.052      ; 3.053      ;
; -0.274 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.052      ; 3.053      ;
; -0.274 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.052      ; 3.053      ;
; -0.274 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.052      ; 3.053      ;
; -0.271 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.173      ; 3.177      ;
; -0.266 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.034      ; 3.043      ;
; -0.266 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.034      ; 3.043      ;
; -0.266 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.034      ; 3.043      ;
; -0.266 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.034      ; 3.043      ;
; -0.266 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.034      ; 3.043      ;
; -0.265 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.034      ; 3.044      ;
; -0.265 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.034      ; 3.044      ;
; -0.265 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.034      ; 3.044      ;
; -0.265 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.034      ; 3.044      ;
; -0.265 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.034      ; 3.044      ;
; -0.259 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.027      ; 3.043      ;
; -0.259 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.027      ; 3.043      ;
; -0.259 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.027      ; 3.043      ;
; -0.259 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.027      ; 3.043      ;
; -0.259 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.027      ; 3.043      ;
; -0.259 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.027      ; 3.043      ;
; -0.259 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.027      ; 3.043      ;
; -0.246 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.941      ; 2.970      ;
; -0.246 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.941      ; 2.970      ;
; -0.246 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.941      ; 2.970      ;
; -0.246 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.941      ; 2.970      ;
; -0.246 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.941      ; 2.970      ;
; -0.245 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.941      ; 2.971      ;
; -0.245 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.941      ; 2.971      ;
; -0.245 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.941      ; 2.971      ;
; -0.245 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.941      ; 2.971      ;
; -0.245 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.941      ; 2.971      ;
; -0.240 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.034      ; 3.069      ;
; -0.240 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.034      ; 3.069      ;
+--------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                              ; To Node                                                                                                                                                                                                               ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 1.491 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.157      ; 1.863      ;
; 1.491 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.157      ; 1.863      ;
; 1.491 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.157      ; 1.863      ;
; 1.491 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.157      ; 1.863      ;
; 1.491 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.157      ; 1.863      ;
; 1.491 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.157      ; 1.863      ;
; 1.491 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.157      ; 1.863      ;
; 1.491 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.157      ; 1.863      ;
; 1.491 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.157      ; 1.863      ;
; 1.491 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.157      ; 1.863      ;
; 1.870 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.156      ; 2.241      ;
; 1.870 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.156      ; 2.241      ;
; 1.870 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.156      ; 2.241      ;
; 1.870 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.156      ; 2.241      ;
; 1.870 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.156      ; 2.241      ;
; 1.870 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.156      ; 2.241      ;
; 1.870 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.156      ; 2.241      ;
; 1.870 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.156      ; 2.241      ;
; 1.870 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.156      ; 2.241      ;
; 1.870 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.156      ; 2.241      ;
; 1.996 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a4~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.426      ; 2.672      ;
; 2.009 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.152      ; 2.376      ;
; 2.009 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.152      ; 2.376      ;
; 2.009 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.152      ; 2.376      ;
; 2.009 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.152      ; 2.376      ;
; 2.009 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.152      ; 2.376      ;
; 2.009 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.152      ; 2.376      ;
; 2.009 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.152      ; 2.376      ;
; 2.009 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.152      ; 2.376      ;
; 2.040 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.419      ; 2.669      ;
; 2.040 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.419      ; 2.669      ;
; 2.040 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.419      ; 2.669      ;
; 2.041 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.152      ; 2.408      ;
; 2.093 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.155      ; 2.463      ;
; 2.093 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.155      ; 2.463      ;
; 2.139 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r0                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.594      ; 2.948      ;
; 2.280 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.157      ; 2.652      ;
; 2.280 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.157      ; 2.652      ;
; 2.280 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.157      ; 2.652      ;
; 2.280 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.157      ; 2.652      ;
; 2.280 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.157      ; 2.652      ;
; 2.280 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.157      ; 2.652      ;
; 2.280 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.157      ; 2.652      ;
; 2.280 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.157      ; 2.652      ;
; 2.280 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.157      ; 2.652      ;
; 2.280 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.157      ; 2.652      ;
; 2.322 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.152      ; 2.689      ;
; 2.322 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.152      ; 2.689      ;
; 2.322 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.152      ; 2.689      ;
; 2.322 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.152      ; 2.689      ;
; 2.322 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.152      ; 2.689      ;
; 2.375 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a4~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.425      ; 3.050      ;
; 2.388 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.151      ; 2.754      ;
; 2.388 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.151      ; 2.754      ;
; 2.388 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.151      ; 2.754      ;
; 2.388 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.151      ; 2.754      ;
; 2.388 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.151      ; 2.754      ;
; 2.388 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.151      ; 2.754      ;
; 2.388 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.151      ; 2.754      ;
; 2.388 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.151      ; 2.754      ;
; 2.419 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.418      ; 3.047      ;
; 2.419 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.418      ; 3.047      ;
; 2.419 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.418      ; 3.047      ;
; 2.420 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.151      ; 2.786      ;
; 2.472 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.154      ; 2.841      ;
; 2.472 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.154      ; 2.841      ;
; 2.531 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.155      ; 2.901      ;
; 2.531 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.155      ; 2.901      ;
; 2.531 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.155      ; 2.901      ;
; 2.531 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.155      ; 2.901      ;
; 2.531 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.155      ; 2.901      ;
; 2.531 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.155      ; 2.901      ;
; 2.531 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.155      ; 2.901      ;
; 2.531 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.155      ; 2.901      ;
; 2.531 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.155      ; 2.901      ;
; 2.531 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.155      ; 2.901      ;
; 2.568 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CTRL_CLK                                                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.142      ; 2.925      ;
; 2.568 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.142      ; 2.925      ;
; 2.568 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.142      ; 2.925      ;
; 2.568 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.10                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.142      ; 2.925      ;
; 2.568 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.01                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.142      ; 2.925      ;
; 2.568 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|mI2C_GO                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.142      ; 2.925      ;
; 2.568 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.00                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.142      ; 2.925      ;
; 2.568 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|mI2C_WR                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.142      ; 2.925      ;
; 2.569 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.163      ; 2.947      ;
; 2.569 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.145      ; 2.929      ;
; 2.569 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SCLK                                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.145      ; 2.929      ;
; 2.577 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.163      ; 2.955      ;
; 2.577 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.163      ; 2.955      ;
; 2.577 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.163      ; 2.955      ;
; 2.577 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.163      ; 2.955      ;
; 2.577 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.163      ; 2.955      ;
; 2.577 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.163      ; 2.955      ;
; 2.577 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.163      ; 2.955      ;
; 2.577 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.163      ; 2.955      ;
; 2.577 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.163      ; 2.955      ;
; 2.577 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.163      ; 2.955      ;
; 2.579 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.129      ; 2.923      ;
; 2.579 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[1]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.129      ; 2.923      ;
; 2.579 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.129      ; 2.923      ;
+-------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                              ; To Node                                                                                                                                                                                                                ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 1.802 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.069      ; 2.066      ;
; 1.802 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.069      ; 2.066      ;
; 1.802 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.069      ; 2.066      ;
; 1.802 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[7]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.069      ; 2.066      ;
; 1.802 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.069      ; 2.066      ;
; 1.802 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.069      ; 2.066      ;
; 1.802 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.069      ; 2.066      ;
; 1.802 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.069      ; 2.066      ;
; 1.802 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.069      ; 2.066      ;
; 1.802 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.069      ; 2.066      ;
; 1.802 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.069      ; 2.066      ;
; 1.802 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.069      ; 2.066      ;
; 1.802 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.069      ; 2.066      ;
; 1.831 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.070      ; 2.096      ;
; 1.831 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.070      ; 2.096      ;
; 1.831 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.070      ; 2.096      ;
; 1.831 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.070      ; 2.096      ;
; 1.831 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.070      ; 2.096      ;
; 1.831 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.070      ; 2.096      ;
; 1.831 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.070      ; 2.096      ;
; 1.831 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.070      ; 2.096      ;
; 1.831 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.070      ; 2.096      ;
; 1.831 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[4]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.070      ; 2.096      ;
; 1.831 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.070      ; 2.096      ;
; 2.113 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.068      ; 2.376      ;
; 2.113 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.068      ; 2.376      ;
; 2.143 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.070      ; 2.408      ;
; 2.143 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.070      ; 2.408      ;
; 2.143 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.070      ; 2.408      ;
; 2.143 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.070      ; 2.408      ;
; 2.143 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.070      ; 2.408      ;
; 2.143 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[2]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.070      ; 2.408      ;
; 2.143 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.070      ; 2.408      ;
; 2.143 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[3]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.070      ; 2.408      ;
; 2.143 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.070      ; 2.408      ;
; 2.143 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.070      ; 2.408      ;
; 2.143 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.070      ; 2.408      ;
; 2.143 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.070      ; 2.408      ;
; 2.145 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[7] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.068      ; 2.408      ;
; 2.145 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[6] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.068      ; 2.408      ;
; 2.145 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.068      ; 2.408      ;
; 2.145 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.068      ; 2.408      ;
; 2.145 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.068      ; 2.408      ;
; 2.145 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.068      ; 2.408      ;
; 2.181 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.068      ; 2.444      ;
; 2.181 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.068      ; 2.444      ;
; 2.181 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.068      ; 2.444      ;
; 2.181 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[7]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.068      ; 2.444      ;
; 2.181 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.068      ; 2.444      ;
; 2.181 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.068      ; 2.444      ;
; 2.181 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.068      ; 2.444      ;
; 2.181 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.068      ; 2.444      ;
; 2.181 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.068      ; 2.444      ;
; 2.181 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.068      ; 2.444      ;
; 2.181 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.068      ; 2.444      ;
; 2.181 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.068      ; 2.444      ;
; 2.181 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.068      ; 2.444      ;
; 2.210 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.069      ; 2.474      ;
; 2.210 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.069      ; 2.474      ;
; 2.210 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.069      ; 2.474      ;
; 2.210 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.069      ; 2.474      ;
; 2.210 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.069      ; 2.474      ;
; 2.210 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.069      ; 2.474      ;
; 2.210 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.069      ; 2.474      ;
; 2.210 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.069      ; 2.474      ;
; 2.210 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.069      ; 2.474      ;
; 2.210 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[4]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.069      ; 2.474      ;
; 2.210 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.069      ; 2.474      ;
; 2.416 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.069      ; 2.680      ;
; 2.416 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.069      ; 2.680      ;
; 2.416 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[4] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.069      ; 2.680      ;
; 2.416 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.069      ; 2.680      ;
; 2.416 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[3] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.069      ; 2.680      ;
; 2.416 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.069      ; 2.680      ;
; 2.416 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.069      ; 2.680      ;
; 2.416 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.069      ; 2.680      ;
; 2.416 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.069      ; 2.680      ;
; 2.416 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.069      ; 2.680      ;
; 2.416 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.069      ; 2.680      ;
; 2.416 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.069      ; 2.680      ;
; 2.416 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.069      ; 2.680      ;
; 2.416 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.069      ; 2.680      ;
; 2.426 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.068      ; 2.689      ;
; 2.426 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.068      ; 2.689      ;
; 2.426 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.068      ; 2.689      ;
; 2.426 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.068      ; 2.689      ;
; 2.426 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.068      ; 2.689      ;
; 2.426 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.068      ; 2.689      ;
; 2.492 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.067      ; 2.754      ;
; 2.492 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.067      ; 2.754      ;
; 2.522 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.069      ; 2.786      ;
; 2.522 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.069      ; 2.786      ;
; 2.522 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.069      ; 2.786      ;
; 2.522 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.069      ; 2.786      ;
; 2.522 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.069      ; 2.786      ;
; 2.522 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[2]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.069      ; 2.786      ;
; 2.522 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.069      ; 2.786      ;
; 2.522 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[3]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.069      ; 2.786      ;
; 2.522 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.069      ; 2.786      ;
; 2.522 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.069      ; 2.786      ;
+-------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CMOS_PCLK'                                                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock     ; Clock Edge ; Target                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CMOS_PCLK ; Rise       ; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|altsyncram_kk81:altsyncram2|q_b[0]                                                            ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CMOS_PCLK ; Rise       ; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|altsyncram_kk81:altsyncram2|q_b[1]                                                            ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CMOS_PCLK ; Rise       ; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|altsyncram_kk81:altsyncram2|q_b[2]                                                            ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CMOS_PCLK ; Rise       ; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|altsyncram_kk81:altsyncram2|ram_block3a0~porta_address_reg0                                   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CMOS_PCLK ; Rise       ; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|altsyncram_kk81:altsyncram2|ram_block3a0~porta_datain_reg0                                    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CMOS_PCLK ; Rise       ; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|altsyncram_kk81:altsyncram2|ram_block3a0~portb_address_reg0                                   ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; CMOS_PCLK ; Rise       ; CMOS_PCLK                                                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|angle_x_r[0]                                                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|angle_x_r[1]                                                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|angle_x_r[2]                                                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|angle_x_r[3]                                                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|angle_x_r[4]                                                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|angle_x_r[5]                                                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|angle_x_r[6]                                                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|angle_x_r[7]                                                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|angle_x_r[8]                                                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|angle_x_r[9]                                                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|angle_y_r[0]                                                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|angle_y_r[1]                                                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|angle_y_r[2]                                                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|angle_y_r[3]                                                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|angle_y_r[4]                                                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|angle_y_r[5]                                                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|angle_y_r[6]                                                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|angle_y_r[7]                                                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|angle_y_r[8]                                                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|angle_y_r[9]                                                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|bottom_pos_x_r[0]                                                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|bottom_pos_x_r[1]                                                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|bottom_pos_x_r[2]                                                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|bottom_pos_x_r[3]                                                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|bottom_pos_x_r[4]                                                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|bottom_pos_x_r[5]                                                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|bottom_pos_x_r[6]                                                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|bottom_pos_x_r[7]                                                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|bottom_pos_x_r[8]                                                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|bottom_pos_x_r[9]                                                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|bottom_pos_y_r[0]                                                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|bottom_pos_y_r[1]                                                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|bottom_pos_y_r[2]                                                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|bottom_pos_y_r[3]                                                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|bottom_pos_y_r[4]                                                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|bottom_pos_y_r[5]                                                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|bottom_pos_y_r[6]                                                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|bottom_pos_y_r[7]                                                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|bottom_pos_y_r[8]                                                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|bottom_pos_y_r[9]                                                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|centre_pos_x_r[10]                                                                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|centre_pos_x_r[11]                                                                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|centre_pos_x_r[2]                                                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|centre_pos_x_r[3]                                                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|centre_pos_x_r[4]                                                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|centre_pos_x_r[5]                                                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|centre_pos_x_r[6]                                                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|centre_pos_x_r[7]                                                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|centre_pos_x_r[8]                                                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|centre_pos_x_r[9]                                                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|centre_pos_y_r[10]                                                                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|centre_pos_y_r[11]                                                                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|centre_pos_y_r[2]                                                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|centre_pos_y_r[3]                                                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|centre_pos_y_r[4]                                                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|centre_pos_y_r[5]                                                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|centre_pos_y_r[6]                                                                                                                                                                      ;
+--------+--------------+----------------+------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[0]                                                                                                ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[10]                                                                                               ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[11]                                                                                               ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[1]                                                                                                ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[2]                                                                                                ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[3]                                                                                                ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[4]                                                                                                ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[5]                                                                                                ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[6]                                                                                                ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[7]                                                                                                ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[8]                                                                                                ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[9]                                                                                                ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_ba_r[0]                                                                                                  ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_ba_r[1]                                                                                                  ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0010                                                                                             ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0011                                                                                             ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                             ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0101                                                                                             ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                             ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0111                                                                                             ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                             ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                             ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                   ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                                                ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                                               ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                                                     ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                                                     ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_ackr1                                                                                                                 ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_ackr2                                                                                                                 ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_req                                                                                                                   ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                                                                               ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                                                                               ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                                                                               ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                                               ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                                                                               ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                                               ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[16]                                                                                                               ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]                                                                                                               ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                                               ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                                               ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[20]                                                                                                               ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                                                                                                               ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                                                                                ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                                                                                                                ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_ackr1                                                                                                                 ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_ackr2                                                                                                                 ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_req                                                                                                                   ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[10]                                                                                                               ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[11]                                                                                                               ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[12]                                                                                                               ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[13]                                                                                                               ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[14]                                                                                                               ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[15]                                                                                                               ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[16]                                                                                                               ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[17]                                                                                                               ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[18]                                                                                                               ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[19]                                                                                                               ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[20]                                                                                                               ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[21]                                                                                                               ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[8]                                                                                                                ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[9]                                                                                                                ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                      ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                      ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                      ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                      ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                      ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                      ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                      ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                      ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                      ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                      ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                         ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]                 ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]                 ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]                 ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[0] ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[1] ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[2] ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[4] ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[5] ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[7] ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[9] ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[0]                               ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[1]                               ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[2]                               ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[3]                               ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[4]                               ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[5]                               ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[6]                               ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[7]                               ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[8]                               ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[0]                               ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[1]                               ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[2]                               ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[6]                               ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[0]                                                  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[1]                                                  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[2]                                                  ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK'                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------+
; 9.754  ; 9.938        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10]   ;
; 9.754  ; 9.938        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11]   ;
; 9.754  ; 9.938        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]    ;
; 9.754  ; 9.938        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]    ;
; 9.754  ; 9.938        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]    ;
; 9.754  ; 9.938        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]    ;
; 9.754  ; 9.938        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]    ;
; 9.754  ; 9.938        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]    ;
; 9.754  ; 9.938        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]    ;
; 9.754  ; 9.938        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]    ;
; 9.754  ; 9.938        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]    ;
; 9.755  ; 9.939        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]    ;
; 9.755  ; 9.939        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12]   ;
; 9.755  ; 9.939        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13]   ;
; 9.755  ; 9.939        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14]   ;
; 9.755  ; 9.939        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15]   ;
; 9.755  ; 9.939        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16]   ;
; 9.755  ; 9.939        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17]   ;
; 9.755  ; 9.939        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18]   ;
; 9.755  ; 9.939        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19]   ;
; 9.755  ; 9.939        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20]   ;
; 9.755  ; 9.939        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21]   ;
; 9.755  ; 9.939        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22]   ;
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; phat_pll1|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; phat_pll1|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.843  ; 10.059       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]    ;
; 9.843  ; 10.059       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12]   ;
; 9.843  ; 10.059       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13]   ;
; 9.843  ; 10.059       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14]   ;
; 9.843  ; 10.059       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15]   ;
; 9.843  ; 10.059       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16]   ;
; 9.843  ; 10.059       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17]   ;
; 9.843  ; 10.059       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18]   ;
; 9.843  ; 10.059       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19]   ;
; 9.843  ; 10.059       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20]   ;
; 9.843  ; 10.059       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21]   ;
; 9.843  ; 10.059       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22]   ;
; 9.844  ; 10.060       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10]   ;
; 9.844  ; 10.060       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11]   ;
; 9.844  ; 10.060       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]    ;
; 9.844  ; 10.060       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]    ;
; 9.844  ; 10.060       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]    ;
; 9.844  ; 10.060       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]    ;
; 9.844  ; 10.060       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]    ;
; 9.844  ; 10.060       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]    ;
; 9.844  ; 10.060       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]    ;
; 9.844  ; 10.060       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]    ;
; 9.844  ; 10.060       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]    ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]           ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]           ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2]           ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|observablevcoout ;
; 9.875  ; 9.875        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; phat_pll1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.886  ; 9.886        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[10]|clk                        ;
; 9.886  ; 9.886        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[11]|clk                        ;
; 9.886  ; 9.886        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[1]|clk                         ;
; 9.886  ; 9.886        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[2]|clk                         ;
; 9.886  ; 9.886        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[3]|clk                         ;
; 9.886  ; 9.886        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[4]|clk                         ;
; 9.886  ; 9.886        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[5]|clk                         ;
; 9.886  ; 9.886        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[6]|clk                         ;
; 9.886  ; 9.886        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[7]|clk                         ;
; 9.886  ; 9.886        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[8]|clk                         ;
; 9.886  ; 9.886        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[9]|clk                         ;
; 9.887  ; 9.887        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[0]|clk                         ;
; 9.887  ; 9.887        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[12]|clk                        ;
; 9.887  ; 9.887        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[13]|clk                        ;
; 9.887  ; 9.887        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[14]|clk                        ;
; 9.887  ; 9.887        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[15]|clk                        ;
; 9.887  ; 9.887        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[16]|clk                        ;
; 9.887  ; 9.887        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[17]|clk                        ;
; 9.887  ; 9.887        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[18]|clk                        ;
; 9.887  ; 9.887        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[19]|clk                        ;
; 9.887  ; 9.887        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[20]|clk                        ;
; 9.887  ; 9.887        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[21]|clk                        ;
; 9.887  ; 9.887        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[22]|clk                        ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~input|o                                                   ;
; 9.908  ; 9.908        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~inputclkctrl|inclk[0]                                     ;
; 9.908  ; 9.908        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~inputclkctrl|outclk                                       ;
; 9.921  ; 9.921        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~input|i                                                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~input|i                                                   ;
; 10.079 ; 10.079       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|inclk[0]         ;
; 10.092 ; 10.092       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~inputclkctrl|inclk[0]                                     ;
; 10.092 ; 10.092       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~inputclkctrl|outclk                                       ;
; 10.096 ; 10.096       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~input|o                                                   ;
; 10.112 ; 10.112       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[0]|clk                         ;
; 10.112 ; 10.112       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[12]|clk                        ;
; 10.112 ; 10.112       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[13]|clk                        ;
; 10.112 ; 10.112       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[14]|clk                        ;
; 10.112 ; 10.112       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[15]|clk                        ;
; 10.112 ; 10.112       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[16]|clk                        ;
; 10.112 ; 10.112       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[17]|clk                        ;
; 10.112 ; 10.112       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[18]|clk                        ;
; 10.112 ; 10.112       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[19]|clk                        ;
; 10.112 ; 10.112       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[20]|clk                        ;
; 10.112 ; 10.112       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[21]|clk                        ;
; 10.112 ; 10.112       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[22]|clk                        ;
; 10.113 ; 10.113       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[10]|clk                        ;
; 10.113 ; 10.113       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[11]|clk                        ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.674 ; 19.890       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10]                                                                                                                    ;
; 19.674 ; 19.890       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15]                                                                                                                    ;
; 19.674 ; 19.890       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]                                                                                                                     ;
; 19.677 ; 19.893       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r0                                                                                                                                ;
; 19.714 ; 19.930       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_vs_r                                                                                                                         ;
; 19.714 ; 19.930       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                          ;
; 19.714 ; 19.930       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                          ;
; 19.714 ; 19.930       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                          ;
; 19.714 ; 19.930       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                          ;
; 19.714 ; 19.930       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                          ;
; 19.714 ; 19.930       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                          ;
; 19.714 ; 19.930       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                          ;
; 19.714 ; 19.930       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                          ;
; 19.714 ; 19.930       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                          ;
; 19.714 ; 19.930       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                          ;
; 19.715 ; 19.931       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                                                                               ;
; 19.715 ; 19.931       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[1]                                                                                                                                                               ;
; 19.715 ; 19.931       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                                                                                                                                                               ;
; 19.715 ; 19.931       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                                                                                                                                                               ;
; 19.715 ; 19.931       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                                                                                                                                                               ;
; 19.715 ; 19.931       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                                                                                                                                                               ;
; 19.715 ; 19.931       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[6]                                                                                                                                                               ;
; 19.715 ; 19.931       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                                                                                                                                                               ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR2                                                                                                                                      ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW1                                                                                                                                      ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW2                                                                                                                                      ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW3                                                                                                                                      ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                          ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                          ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                          ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                          ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                          ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                          ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                          ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                          ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                          ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                          ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_hs_r                                                                                                                         ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r1                                                                                                                                ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                   ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                      ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                               ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                               ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                               ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                               ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                               ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                              ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                              ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.010                                                                                                                              ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                              ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                   ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                      ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4      ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1] ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                       ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                       ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                  ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR1                                                                                                                                      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR3                                                                                                                                      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|END                                                                                                                                        ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[0]                                                                                                                              ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[1]                                                                                                                              ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[2]                                                                                                                              ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[3]                                                                                                                              ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[4]                                                                                                                              ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[5]                                                                                                                              ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[0]                                                                                                                                                            ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[10]                                                                                                                                                           ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[11]                                                                                                                                                           ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[12]                                                                                                                                                           ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[13]                                                                                                                                                           ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[14]                                                                                                                                                           ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[15]                                                                                                                                                           ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                                                                                                                                                            ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[2]                                                                                                                                                            ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                                                                                                                                                            ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[4]                                                                                                                                                            ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[5]                                                                                                                                                            ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[6]                                                                                                                                                            ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[7]                                                                                                                                                            ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[8]                                                                                                                                                            ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[9]                                                                                                                                                            ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4         ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0] ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2] ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                  ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                  ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                  ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                  ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                    ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SCLK                                                                                                                                       ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'phat_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                    ;
+----------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                            ;
+----------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------------------------------------+
; 4339.951 ; 4340.167     ; 0.216          ; High Pulse Width ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx:my_uart_tx1|num_tx[0]                                  ;
; 4339.995 ; 4340.211     ; 0.216          ; High Pulse Width ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx:my_uart_tx1|num_tx[1]                                  ;
; 4339.995 ; 4340.211     ; 0.216          ; High Pulse Width ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx:my_uart_tx1|num_tx[2]                                  ;
; 4339.995 ; 4340.211     ; 0.216          ; High Pulse Width ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx:my_uart_tx1|num_tx[3]                                  ;
; 4339.995 ; 4340.211     ; 0.216          ; High Pulse Width ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx:my_uart_tx1|num_tx[4]                                  ;
; 4339.995 ; 4340.211     ; 0.216          ; High Pulse Width ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx:my_uart_tx1|num_tx[5]                                  ;
; 4339.995 ; 4340.211     ; 0.216          ; High Pulse Width ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx:my_uart_tx1|num_tx[6]                                  ;
; 4339.995 ; 4340.211     ; 0.216          ; High Pulse Width ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx:my_uart_tx1|num_tx[7]                                  ;
; 4339.995 ; 4340.211     ; 0.216          ; High Pulse Width ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx:my_uart_tx1|rs232_tx_r                                 ;
; 4340.157 ; 4340.341     ; 0.184          ; Low Pulse Width  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx:my_uart_tx1|num_tx[1]                                  ;
; 4340.157 ; 4340.341     ; 0.184          ; Low Pulse Width  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx:my_uart_tx1|num_tx[2]                                  ;
; 4340.157 ; 4340.341     ; 0.184          ; Low Pulse Width  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx:my_uart_tx1|num_tx[3]                                  ;
; 4340.157 ; 4340.341     ; 0.184          ; Low Pulse Width  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx:my_uart_tx1|num_tx[4]                                  ;
; 4340.157 ; 4340.341     ; 0.184          ; Low Pulse Width  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx:my_uart_tx1|num_tx[5]                                  ;
; 4340.157 ; 4340.341     ; 0.184          ; Low Pulse Width  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx:my_uart_tx1|num_tx[6]                                  ;
; 4340.157 ; 4340.341     ; 0.184          ; Low Pulse Width  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx:my_uart_tx1|num_tx[7]                                  ;
; 4340.157 ; 4340.341     ; 0.184          ; Low Pulse Width  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx:my_uart_tx1|rs232_tx_r                                 ;
; 4340.197 ; 4340.381     ; 0.184          ; Low Pulse Width  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx:my_uart_tx1|num_tx[0]                                  ;
; 4340.221 ; 4340.221     ; 0.000          ; High Pulse Width ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx1|num_tx[0]|clk                                         ;
; 4340.243 ; 4340.243     ; 0.000          ; High Pulse Width ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phat_pll1|altpll_component|auto_generated|clk[0]~clkctrl|inclk[0] ;
; 4340.243 ; 4340.243     ; 0.000          ; High Pulse Width ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phat_pll1|altpll_component|auto_generated|clk[0]~clkctrl|outclk   ;
; 4340.265 ; 4340.265     ; 0.000          ; High Pulse Width ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx1|num_tx[1]|clk                                         ;
; 4340.265 ; 4340.265     ; 0.000          ; High Pulse Width ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx1|num_tx[2]|clk                                         ;
; 4340.265 ; 4340.265     ; 0.000          ; High Pulse Width ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx1|num_tx[3]|clk                                         ;
; 4340.265 ; 4340.265     ; 0.000          ; High Pulse Width ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx1|num_tx[4]|clk                                         ;
; 4340.265 ; 4340.265     ; 0.000          ; High Pulse Width ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx1|num_tx[5]|clk                                         ;
; 4340.265 ; 4340.265     ; 0.000          ; High Pulse Width ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx1|num_tx[6]|clk                                         ;
; 4340.265 ; 4340.265     ; 0.000          ; High Pulse Width ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx1|num_tx[7]|clk                                         ;
; 4340.265 ; 4340.265     ; 0.000          ; High Pulse Width ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx1|rs232_tx_r|clk                                        ;
; 4340.290 ; 4340.290     ; 0.000          ; Low Pulse Width  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx1|num_tx[1]|clk                                         ;
; 4340.290 ; 4340.290     ; 0.000          ; Low Pulse Width  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx1|num_tx[2]|clk                                         ;
; 4340.290 ; 4340.290     ; 0.000          ; Low Pulse Width  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx1|num_tx[3]|clk                                         ;
; 4340.290 ; 4340.290     ; 0.000          ; Low Pulse Width  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx1|num_tx[4]|clk                                         ;
; 4340.290 ; 4340.290     ; 0.000          ; Low Pulse Width  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx1|num_tx[5]|clk                                         ;
; 4340.290 ; 4340.290     ; 0.000          ; Low Pulse Width  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx1|num_tx[6]|clk                                         ;
; 4340.290 ; 4340.290     ; 0.000          ; Low Pulse Width  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx1|num_tx[7]|clk                                         ;
; 4340.290 ; 4340.290     ; 0.000          ; Low Pulse Width  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx1|rs232_tx_r|clk                                        ;
; 4340.310 ; 4340.310     ; 0.000          ; Low Pulse Width  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phat_pll1|altpll_component|auto_generated|clk[0]~clkctrl|inclk[0] ;
; 4340.310 ; 4340.310     ; 0.000          ; Low Pulse Width  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phat_pll1|altpll_component|auto_generated|clk[0]~clkctrl|outclk   ;
; 4340.330 ; 4340.330     ; 0.000          ; Low Pulse Width  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx1|num_tx[0]|clk                                         ;
; 8678.068 ; 8680.555     ; 2.487          ; Min Period       ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx:my_uart_tx1|num_tx[0]                                  ;
; 8678.068 ; 8680.555     ; 2.487          ; Min Period       ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx:my_uart_tx1|num_tx[1]                                  ;
; 8678.068 ; 8680.555     ; 2.487          ; Min Period       ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx:my_uart_tx1|num_tx[2]                                  ;
; 8678.068 ; 8680.555     ; 2.487          ; Min Period       ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx:my_uart_tx1|num_tx[3]                                  ;
; 8678.068 ; 8680.555     ; 2.487          ; Min Period       ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx:my_uart_tx1|num_tx[4]                                  ;
; 8678.068 ; 8680.555     ; 2.487          ; Min Period       ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx:my_uart_tx1|num_tx[5]                                  ;
; 8678.068 ; 8680.555     ; 2.487          ; Min Period       ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx:my_uart_tx1|num_tx[6]                                  ;
; 8678.068 ; 8680.555     ; 2.487          ; Min Period       ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx:my_uart_tx1|num_tx[7]                                  ;
; 8678.068 ; 8680.555     ; 2.487          ; Min Period       ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx:my_uart_tx1|rs232_tx_r                                 ;
+----------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                   ;
+-------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-------------+------------+-------+-------+------------+-------------------------------------------------------+
; BUTTON_1    ; CMOS_PCLK  ; 2.305 ; 2.596 ; Rise       ; CMOS_PCLK                                             ;
; BUTTON_2    ; CMOS_PCLK  ; 2.052 ; 2.361 ; Rise       ; CMOS_PCLK                                             ;
; CMOS_DB[*]  ; CMOS_PCLK  ; 2.293 ; 2.478 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[0] ; CMOS_PCLK  ; 1.619 ; 1.859 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[1] ; CMOS_PCLK  ; 1.152 ; 1.346 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[2] ; CMOS_PCLK  ; 1.533 ; 1.679 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[3] ; CMOS_PCLK  ; 1.165 ; 1.345 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[4] ; CMOS_PCLK  ; 2.088 ; 2.197 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[5] ; CMOS_PCLK  ; 1.924 ; 2.077 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[6] ; CMOS_PCLK  ; 2.293 ; 2.478 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[7] ; CMOS_PCLK  ; 1.965 ; 2.145 ; Rise       ; CMOS_PCLK                                             ;
; CMOS_HREF   ; CMOS_PCLK  ; 5.155 ; 5.525 ; Rise       ; CMOS_PCLK                                             ;
; CMOS_VSYNC  ; CMOS_PCLK  ; 5.743 ; 5.526 ; Rise       ; CMOS_PCLK                                             ;
; BUTTON_3    ; CLOCK      ; 6.417 ; 6.047 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_SDAT   ; CLOCK      ; 6.788 ; 6.716 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; S_DB[*]     ; CLOCK      ; 4.580 ; 4.718 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[4]    ; CLOCK      ; 4.180 ; 4.290 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[10]   ; CLOCK      ; 4.174 ; 4.327 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[15]   ; CLOCK      ; 4.580 ; 4.718 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+-------------+------------+-------+-------+------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                      ;
+-------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-------------+------------+--------+--------+------------+-------------------------------------------------------+
; BUTTON_1    ; CMOS_PCLK  ; 0.000  ; -0.313 ; Rise       ; CMOS_PCLK                                             ;
; BUTTON_2    ; CMOS_PCLK  ; -0.711 ; -1.073 ; Rise       ; CMOS_PCLK                                             ;
; CMOS_DB[*]  ; CMOS_PCLK  ; -0.683 ; -0.863 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[0] ; CMOS_PCLK  ; -1.168 ; -1.393 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[1] ; CMOS_PCLK  ; -0.683 ; -0.864 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[2] ; CMOS_PCLK  ; -1.048 ; -1.183 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[3] ; CMOS_PCLK  ; -0.695 ; -0.863 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[4] ; CMOS_PCLK  ; -1.483 ; -1.567 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[5] ; CMOS_PCLK  ; -1.420 ; -1.561 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[6] ; CMOS_PCLK  ; -1.814 ; -1.988 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[7] ; CMOS_PCLK  ; -1.412 ; -1.555 ; Rise       ; CMOS_PCLK                                             ;
; CMOS_HREF   ; CMOS_PCLK  ; -1.339 ; -1.501 ; Rise       ; CMOS_PCLK                                             ;
; CMOS_VSYNC  ; CMOS_PCLK  ; -1.558 ; -1.775 ; Rise       ; CMOS_PCLK                                             ;
; BUTTON_3    ; CLOCK      ; -5.479 ; -5.104 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_SDAT   ; CLOCK      ; -4.422 ; -4.617 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; S_DB[*]     ; CLOCK      ; -3.462 ; -3.568 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[4]    ; CLOCK      ; -3.471 ; -3.568 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[10]   ; CLOCK      ; -3.462 ; -3.603 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[15]   ; CLOCK      ; -3.868 ; -4.004 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+-------------+------------+--------+--------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                         ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+
; rs232_tx  ; CLOCK      ; 6.926  ; 6.493  ; Rise       ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; CMOS_SCLK ; CLOCK      ; 11.792 ; 11.656 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_SDAT ; CLOCK      ; 8.045  ; 8.208  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_XCLK ; CLOCK      ; 2.997  ;        ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_BLUE  ; CLOCK      ; 6.502  ; 6.050  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_GREEN ; CLOCK      ; 8.308  ; 8.180  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_HSYNC ; CLOCK      ; 5.148  ; 4.963  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_RED   ; CLOCK      ; 5.855  ; 5.628  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_VSYNC ; CLOCK      ; 5.079  ; 4.893  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_XCLK ; CLOCK      ;        ; 2.855  ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; S_A[*]    ; CLOCK      ; 8.071  ; 8.362  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[0]   ; CLOCK      ; 5.390  ; 5.766  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[1]   ; CLOCK      ; 4.964  ; 5.189  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[2]   ; CLOCK      ; 8.071  ; 8.362  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[3]   ; CLOCK      ; 5.169  ; 5.475  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[4]   ; CLOCK      ; 5.731  ; 6.164  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[5]   ; CLOCK      ; 5.051  ; 5.322  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[6]   ; CLOCK      ; 5.437  ; 5.853  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[7]   ; CLOCK      ; 7.601  ; 7.665  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[8]   ; CLOCK      ; 5.155  ; 5.509  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[9]   ; CLOCK      ; 5.009  ; 5.260  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[10]  ; CLOCK      ; 5.322  ; 5.614  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[11]  ; CLOCK      ; 5.117  ; 5.366  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_BA[*]   ; CLOCK      ; 5.516  ; 5.872  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_BA[0]  ; CLOCK      ; 4.840  ; 5.072  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_BA[1]  ; CLOCK      ; 5.516  ; 5.872  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_CKE     ; CLOCK      ; 4.098  ; 3.952  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_DB[*]   ; CLOCK      ; 7.869  ; 7.692  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[0]  ; CLOCK      ; 5.268  ; 5.008  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[1]  ; CLOCK      ; 5.021  ; 4.838  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[2]  ; CLOCK      ; 7.464  ; 7.362  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[3]  ; CLOCK      ; 4.904  ; 4.695  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[4]  ; CLOCK      ; 5.188  ; 4.901  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[5]  ; CLOCK      ; 5.215  ; 4.965  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[6]  ; CLOCK      ; 5.609  ; 5.320  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[7]  ; CLOCK      ; 5.941  ; 5.550  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[8]  ; CLOCK      ; 4.654  ; 4.505  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[9]  ; CLOCK      ; 4.887  ; 4.671  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[10] ; CLOCK      ; 4.894  ; 4.662  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[11] ; CLOCK      ; 4.928  ; 4.697  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[12] ; CLOCK      ; 5.227  ; 4.945  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[13] ; CLOCK      ; 4.618  ; 4.459  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[14] ; CLOCK      ; 7.869  ; 7.692  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[15] ; CLOCK      ; 5.570  ; 5.248  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_NCAS    ; CLOCK      ; 5.111  ; 5.339  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_NCS     ; CLOCK      ; 3.960  ; 4.103  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_NRAS    ; CLOCK      ; 5.426  ; 5.688  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_NWE     ; CLOCK      ; 5.359  ; 5.654  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_CLK     ; CLOCK      ; 0.377  ;        ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] ;
; S_CLK     ; CLOCK      ;        ; 0.354  ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+
; rs232_tx  ; CLOCK      ; 6.406  ; 5.987  ; Rise       ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; CMOS_SCLK ; CLOCK      ; 5.496  ; 5.315  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_SDAT ; CLOCK      ; 7.467  ; 7.618  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_XCLK ; CLOCK      ; 2.536  ;        ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_BLUE  ; CLOCK      ; 5.887  ; 5.452  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_GREEN ; CLOCK      ; 7.714  ; 7.597  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_HSYNC ; CLOCK      ; 4.594  ; 4.416  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_RED   ; CLOCK      ; 5.273  ; 5.054  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_VSYNC ; CLOCK      ; 4.527  ; 4.348  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_XCLK ; CLOCK      ;        ; 2.399  ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; S_A[*]    ; CLOCK      ; 4.409  ; 4.625  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[0]   ; CLOCK      ; 4.817  ; 5.180  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[1]   ; CLOCK      ; 4.409  ; 4.625  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[2]   ; CLOCK      ; 7.491  ; 7.765  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[3]   ; CLOCK      ; 4.606  ; 4.902  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[4]   ; CLOCK      ; 5.148  ; 5.566  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[5]   ; CLOCK      ; 4.495  ; 4.758  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[6]   ; CLOCK      ; 4.866  ; 5.268  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[7]   ; CLOCK      ; 7.043  ; 7.100  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[8]   ; CLOCK      ; 4.596  ; 4.937  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[9]   ; CLOCK      ; 4.456  ; 4.699  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[10]  ; CLOCK      ; 4.753  ; 5.035  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[11]  ; CLOCK      ; 4.559  ; 4.800  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_BA[*]   ; CLOCK      ; 4.290  ; 4.514  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_BA[0]  ; CLOCK      ; 4.290  ; 4.514  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_BA[1]  ; CLOCK      ; 4.939  ; 5.283  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_CKE     ; CLOCK      ; 3.583  ; 3.441  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_DB[*]   ; CLOCK      ; 4.082  ; 3.928  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[0]  ; CLOCK      ; 4.710  ; 4.459  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[1]  ; CLOCK      ; 4.473  ; 4.296  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[2]  ; CLOCK      ; 6.904  ; 6.812  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[3]  ; CLOCK      ; 4.354  ; 4.151  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[4]  ; CLOCK      ; 4.627  ; 4.350  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[5]  ; CLOCK      ; 4.652  ; 4.411  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[6]  ; CLOCK      ; 5.034  ; 4.755  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[7]  ; CLOCK      ; 5.353  ; 4.975  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[8]  ; CLOCK      ; 4.118  ; 3.973  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[9]  ; CLOCK      ; 4.341  ; 4.132  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[10] ; CLOCK      ; 4.348  ; 4.123  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[11] ; CLOCK      ; 4.380  ; 4.157  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[12] ; CLOCK      ; 4.668  ; 4.395  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[13] ; CLOCK      ; 4.082  ; 3.928  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[14] ; CLOCK      ; 7.297  ; 7.132  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[15] ; CLOCK      ; 4.996  ; 4.686  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_NCAS    ; CLOCK      ; 4.554  ; 4.774  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_NCS     ; CLOCK      ; 3.449  ; 3.588  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_NRAS    ; CLOCK      ; 4.856  ; 5.109  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_NWE     ; CLOCK      ; 4.792  ; 5.077  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_CLK     ; CLOCK      ; -0.029 ;        ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] ;
; S_CLK     ; CLOCK      ;        ; -0.053 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                           ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+
; CMOS_SDAT ; CLOCK      ; 13.243 ; 13.314 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; S_DB[*]   ; CLOCK      ; 4.678  ; 4.571  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[0]  ; CLOCK      ; 5.894  ; 5.805  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[1]  ; CLOCK      ; 4.944  ; 4.855  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[2]  ; CLOCK      ; 7.719  ; 7.790  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[3]  ; CLOCK      ; 5.399  ; 5.302  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[4]  ; CLOCK      ; 5.399  ; 5.302  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[5]  ; CLOCK      ; 5.356  ; 5.259  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[6]  ; CLOCK      ; 5.204  ; 5.097  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[7]  ; CLOCK      ; 5.204  ; 5.097  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[8]  ; CLOCK      ; 5.078  ; 4.971  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[9]  ; CLOCK      ; 5.406  ; 5.299  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[10] ; CLOCK      ; 5.406  ; 5.299  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[11] ; CLOCK      ; 5.406  ; 5.299  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[12] ; CLOCK      ; 4.678  ; 4.571  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[13] ; CLOCK      ; 4.678  ; 4.571  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[14] ; CLOCK      ; 7.615  ; 7.663  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[15] ; CLOCK      ; 5.276  ; 5.169  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                 ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+
; CMOS_SDAT ; CLOCK      ; 9.083 ; 9.154 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; S_DB[*]   ; CLOCK      ; 4.124 ; 4.017 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[0]  ; CLOCK      ; 5.340 ; 5.251 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[1]  ; CLOCK      ; 4.428 ; 4.339 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[2]  ; CLOCK      ; 7.179 ; 7.250 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[3]  ; CLOCK      ; 4.858 ; 4.761 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[4]  ; CLOCK      ; 4.858 ; 4.761 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[5]  ; CLOCK      ; 4.817 ; 4.720 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[6]  ; CLOCK      ; 4.628 ; 4.521 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[7]  ; CLOCK      ; 4.628 ; 4.521 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[8]  ; CLOCK      ; 4.508 ; 4.401 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[9]  ; CLOCK      ; 4.822 ; 4.715 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[10] ; CLOCK      ; 4.822 ; 4.715 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[11] ; CLOCK      ; 4.822 ; 4.715 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[12] ; CLOCK      ; 4.124 ; 4.017 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[13] ; CLOCK      ; 4.124 ; 4.017 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[14] ; CLOCK      ; 7.037 ; 7.085 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[15] ; CLOCK      ; 4.698 ; 4.591 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                ;
+-----------+------------+-----------+-----------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+-----------+-----------+------------+-------------------------------------------------------+
; CMOS_SDAT ; CLOCK      ; 13.018    ; 12.947    ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; S_DB[*]   ; CLOCK      ; 4.465     ; 4.572     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[0]  ; CLOCK      ; 5.403     ; 5.492     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[1]  ; CLOCK      ; 4.637     ; 4.726     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[2]  ; CLOCK      ; 7.432     ; 7.361     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[3]  ; CLOCK      ; 4.933     ; 5.030     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[4]  ; CLOCK      ; 4.933     ; 5.030     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[5]  ; CLOCK      ; 4.922     ; 5.019     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[6]  ; CLOCK      ; 4.815     ; 4.922     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[7]  ; CLOCK      ; 4.815     ; 4.922     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[8]  ; CLOCK      ; 4.795     ; 4.902     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[9]  ; CLOCK      ; 5.062     ; 5.169     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[10] ; CLOCK      ; 5.062     ; 5.169     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[11] ; CLOCK      ; 5.062     ; 5.169     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[12] ; CLOCK      ; 4.465     ; 4.572     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[13] ; CLOCK      ; 4.465     ; 4.572     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[14] ; CLOCK      ; 7.410     ; 7.362     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[15] ; CLOCK      ; 4.921     ; 5.028     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+-----------+------------+-----------+-----------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                        ;
+-----------+------------+-----------+-----------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+-----------+-----------+------------+-------------------------------------------------------+
; CMOS_SDAT ; CLOCK      ; 8.830     ; 8.759     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; S_DB[*]   ; CLOCK      ; 3.915     ; 4.022     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[0]  ; CLOCK      ; 4.865     ; 4.954     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[1]  ; CLOCK      ; 4.129     ; 4.218     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[2]  ; CLOCK      ; 6.906     ; 6.835     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[3]  ; CLOCK      ; 4.407     ; 4.504     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[4]  ; CLOCK      ; 4.407     ; 4.504     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[5]  ; CLOCK      ; 4.396     ; 4.493     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[6]  ; CLOCK      ; 4.251     ; 4.358     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[7]  ; CLOCK      ; 4.251     ; 4.358     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[8]  ; CLOCK      ; 4.231     ; 4.338     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[9]  ; CLOCK      ; 4.488     ; 4.595     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[10] ; CLOCK      ; 4.488     ; 4.595     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[11] ; CLOCK      ; 4.488     ; 4.595     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[12] ; CLOCK      ; 3.915     ; 4.022     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[13] ; CLOCK      ; 3.915     ; 4.022     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[14] ; CLOCK      ; 6.841     ; 6.793     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[15] ; CLOCK      ; 4.353     ; 4.460     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+-----------+------------+-----------+-----------+------------+-------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                             ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; -3.381 ; -10.955       ;
; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; -1.814 ; -10.669       ;
; CMOS_PCLK                                             ; -1.715 ; -576.632      ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; -1.708 ; -3.200        ;
; CLOCK                                                 ; 17.629 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                              ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; CMOS_PCLK                                             ; -0.757 ; -3.268        ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.160  ; 0.000         ;
; CLOCK                                                 ; 0.186  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.186  ; 0.000         ;
; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.307  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                         ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; CMOS_PCLK                                             ; 0.442 ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 6.694 ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 7.976 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                           ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; CMOS_PCLK                                             ; -0.317 ; -16.574       ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.707  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.891  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                 ;
+-------------------------------------------------------+----------+---------------+
; Clock                                                 ; Slack    ; End Point TNS ;
+-------------------------------------------------------+----------+---------------+
; CMOS_PCLK                                             ; -3.000   ; -731.041      ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 4.734    ; 0.000         ;
; CLOCK                                                 ; 9.263    ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 19.737   ; 0.000         ;
; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 4340.051 ; 0.000         ;
+-------------------------------------------------------+----------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'                                                                                                                                                                         ;
+--------+--------------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                                                               ; Launch Clock ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; -3.381 ; selector:selector1|left_pos_y_vga_r[5]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.205     ; 3.103      ;
; -3.380 ; selector:selector1|left_pos_y_vga_r[5]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.205     ; 3.102      ;
; -3.378 ; selector:selector1|left_pos_y_vga_r[5]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.205     ; 3.100      ;
; -3.365 ; selector:selector1|bottom_pos_y_vga_r[0]   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.380     ; 2.912      ;
; -3.345 ; selector:selector1|left_pos_x_vga_r[3]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.359     ; 2.913      ;
; -3.344 ; selector:selector1|left_pos_x_vga_r[3]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.359     ; 2.912      ;
; -3.342 ; selector:selector1|left_pos_x_vga_r[3]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.359     ; 2.910      ;
; -3.334 ; selector:selector1|centre_pos_y_rs232_r[3] ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.184     ; 3.077      ;
; -3.333 ; selector:selector1|centre_pos_y_rs232_r[3] ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.184     ; 3.076      ;
; -3.331 ; selector:selector1|centre_pos_y_rs232_r[3] ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.184     ; 3.074      ;
; -3.315 ; selector:selector1|centre_pos_y_rs232_r[2] ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.184     ; 3.058      ;
; -3.314 ; selector:selector1|centre_pos_y_rs232_r[2] ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.184     ; 3.057      ;
; -3.312 ; selector:selector1|centre_pos_y_rs232_r[2] ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.184     ; 3.055      ;
; -3.311 ; selector:selector1|left_pos_x_vga_r[0]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.349     ; 2.889      ;
; -3.310 ; selector:selector1|left_pos_x_vga_r[0]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.349     ; 2.888      ;
; -3.308 ; selector:selector1|left_pos_x_vga_r[0]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.349     ; 2.886      ;
; -3.308 ; selector:selector1|bottom_pos_y_vga_r[3]   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.380     ; 2.855      ;
; -3.302 ; selector:selector1|left_pos_x_vga_r[2]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.359     ; 2.870      ;
; -3.301 ; selector:selector1|left_pos_x_vga_r[2]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.359     ; 2.869      ;
; -3.300 ; selector:selector1|bottom_pos_y_vga_r[2]   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.380     ; 2.847      ;
; -3.299 ; selector:selector1|left_pos_x_vga_r[2]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.359     ; 2.867      ;
; -3.283 ; selector:selector1|left_pos_y_vga_r[0]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.204     ; 3.006      ;
; -3.282 ; selector:selector1|left_pos_y_vga_r[0]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.204     ; 3.005      ;
; -3.280 ; selector:selector1|left_pos_y_vga_r[0]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.204     ; 3.003      ;
; -3.280 ; selector:selector1|centre_pos_y_rs232_r[4] ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.184     ; 3.023      ;
; -3.279 ; selector:selector1|centre_pos_y_rs232_r[4] ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.184     ; 3.022      ;
; -3.277 ; selector:selector1|centre_pos_y_rs232_r[4] ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.184     ; 3.020      ;
; -3.248 ; selector:selector1|left_pos_x_vga_r[4]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.359     ; 2.816      ;
; -3.247 ; selector:selector1|left_pos_x_vga_r[4]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.359     ; 2.815      ;
; -3.247 ; selector:selector1|bottom_pos_y_vga_r[1]   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.237     ; 2.937      ;
; -3.245 ; selector:selector1|left_pos_x_vga_r[4]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.359     ; 2.813      ;
; -3.225 ; selector:selector1|bottom_pos_y_vga_r[4]   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.380     ; 2.772      ;
; -3.219 ; selector:selector1|centre_pos_x_rs232_r[2] ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.191     ; 2.955      ;
; -3.218 ; selector:selector1|centre_pos_x_rs232_r[2] ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.191     ; 2.954      ;
; -3.216 ; selector:selector1|centre_pos_x_rs232_r[2] ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.191     ; 2.952      ;
; -3.213 ; selector:selector1|bottom_pos_y_vga_r[0]   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.380     ; 2.760      ;
; -3.212 ; selector:selector1|bottom_pos_y_vga_r[0]   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.380     ; 2.759      ;
; -3.212 ; selector:selector1|bottom_pos_x_vga_r[1]   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.211     ; 2.928      ;
; -3.207 ; selector:selector1|left_pos_x_vga_r[1]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.323     ; 2.811      ;
; -3.206 ; selector:selector1|left_pos_x_vga_r[1]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.323     ; 2.810      ;
; -3.204 ; selector:selector1|left_pos_x_vga_r[1]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.323     ; 2.808      ;
; -3.195 ; selector:selector1|centre_pos_y_rs232_r[5] ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.116     ; 3.006      ;
; -3.193 ; selector:selector1|centre_pos_y_rs232_r[5] ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.116     ; 3.004      ;
; -3.192 ; selector:selector1|centre_pos_y_rs232_r[5] ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.116     ; 3.003      ;
; -3.176 ; selector:selector1|left_pos_x_vga_r[5]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.349     ; 2.754      ;
; -3.175 ; selector:selector1|left_pos_x_vga_r[5]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.349     ; 2.753      ;
; -3.173 ; selector:selector1|left_pos_x_vga_r[5]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.349     ; 2.751      ;
; -3.171 ; selector:selector1|right_pos_x_vga_r[2]    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.211     ; 2.887      ;
; -3.169 ; selector:selector1|left_pos_x_vga_r[7]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.359     ; 2.737      ;
; -3.168 ; selector:selector1|left_pos_x_vga_r[7]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.359     ; 2.736      ;
; -3.166 ; selector:selector1|left_pos_x_vga_r[7]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.359     ; 2.734      ;
; -3.161 ; selector:selector1|bottom_pos_y_vga_r[5]   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.379     ; 2.709      ;
; -3.160 ; selector:selector1|right_pos_x_vga_r[2]    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.211     ; 2.876      ;
; -3.160 ; selector:selector1|centre_pos_y_rs232_r[7] ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.116     ; 2.971      ;
; -3.159 ; selector:selector1|right_pos_x_vga_r[2]    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.211     ; 2.875      ;
; -3.158 ; selector:selector1|centre_pos_y_rs232_r[7] ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.116     ; 2.969      ;
; -3.157 ; selector:selector1|centre_pos_y_rs232_r[7] ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.116     ; 2.968      ;
; -3.156 ; selector:selector1|bottom_pos_y_vga_r[3]   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.380     ; 2.703      ;
; -3.155 ; selector:selector1|bottom_pos_y_vga_r[3]   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.380     ; 2.702      ;
; -3.152 ; selector:selector1|bottom_pos_x_vga_r[2]   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.211     ; 2.868      ;
; -3.149 ; selector:selector1|top_pos_x_vga_r[0]      ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.359     ; 2.717      ;
; -3.149 ; selector:selector1|bottom_pos_x_vga_r[4]   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.215     ; 2.861      ;
; -3.148 ; selector:selector1|top_pos_x_vga_r[0]      ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.359     ; 2.716      ;
; -3.148 ; selector:selector1|bottom_pos_y_vga_r[2]   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.380     ; 2.695      ;
; -3.147 ; selector:selector1|bottom_pos_y_vga_r[2]   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.380     ; 2.694      ;
; -3.146 ; selector:selector1|top_pos_x_vga_r[0]      ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.359     ; 2.714      ;
; -3.143 ; selector:selector1|right_pos_y_vga_r[1]    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.172     ; 2.898      ;
; -3.136 ; selector:selector1|left_pos_x_vga_r[6]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.359     ; 2.704      ;
; -3.135 ; selector:selector1|left_pos_x_vga_r[6]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.359     ; 2.703      ;
; -3.133 ; selector:selector1|left_pos_x_vga_r[6]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.359     ; 2.701      ;
; -3.132 ; selector:selector1|right_pos_y_vga_r[1]    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.172     ; 2.887      ;
; -3.131 ; selector:selector1|right_pos_y_vga_r[1]    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.172     ; 2.886      ;
; -3.128 ; selector:selector1|left_pos_y_vga_r[4]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.204     ; 2.851      ;
; -3.127 ; selector:selector1|left_pos_y_vga_r[4]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.204     ; 2.850      ;
; -3.125 ; selector:selector1|left_pos_y_vga_r[4]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.204     ; 2.848      ;
; -3.125 ; selector:selector1|centre_pos_x_rs232_r[3] ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.901     ; 3.151      ;
; -3.124 ; selector:selector1|centre_pos_x_rs232_r[3] ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.901     ; 3.150      ;
; -3.123 ; selector:selector1|right_pos_x_vga_r[1]    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.182     ; 2.868      ;
; -3.122 ; selector:selector1|centre_pos_x_rs232_r[3] ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.901     ; 3.148      ;
; -3.119 ; selector:selector1|bottom_pos_x_vga_r[5]   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.227     ; 2.819      ;
; -3.117 ; selector:selector1|centre_pos_x_rs232_r[4] ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.983     ; 3.061      ;
; -3.116 ; selector:selector1|centre_pos_x_rs232_r[4] ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.983     ; 3.060      ;
; -3.115 ; selector:selector1|bottom_pos_x_vga_r[3]   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.211     ; 2.831      ;
; -3.114 ; selector:selector1|centre_pos_x_rs232_r[4] ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -0.983     ; 3.058      ;
; -3.112 ; selector:selector1|right_pos_x_vga_r[1]    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.182     ; 2.857      ;
; -3.111 ; selector:selector1|right_pos_x_vga_r[1]    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.182     ; 2.856      ;
; -3.111 ; selector:selector1|bottom_pos_x_vga_r[0]   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.219     ; 2.819      ;
; -3.109 ; selector:selector1|left_pos_y_vga_r[2]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.198     ; 2.838      ;
; -3.108 ; selector:selector1|left_pos_y_vga_r[2]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.198     ; 2.837      ;
; -3.106 ; selector:selector1|left_pos_y_vga_r[2]     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.198     ; 2.835      ;
; -3.106 ; selector:selector1|right_pos_y_vga_r[2]    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.149     ; 2.884      ;
; -3.102 ; selector:selector1|top_pos_x_vga_r[3]      ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.359     ; 2.670      ;
; -3.101 ; selector:selector1|top_pos_x_vga_r[3]      ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.359     ; 2.669      ;
; -3.100 ; selector:selector1|right_pos_y_vga_r[0]    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.172     ; 2.855      ;
; -3.099 ; selector:selector1|top_pos_x_vga_r[3]      ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]  ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.359     ; 2.667      ;
; -3.095 ; selector:selector1|bottom_pos_y_vga_r[1]   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.237     ; 2.785      ;
; -3.095 ; selector:selector1|right_pos_y_vga_r[2]    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.149     ; 2.873      ;
; -3.094 ; selector:selector1|bottom_pos_y_vga_r[1]   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.237     ; 2.784      ;
; -3.094 ; selector:selector1|right_pos_y_vga_r[2]    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.149     ; 2.872      ;
; -3.093 ; selector:selector1|centre_pos_y_rs232_r[9] ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10] ; CMOS_PCLK    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 1.000        ; -1.184     ; 2.836      ;
+--------+--------------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'phat_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                 ;
+----------+---------------------------------------------+-----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node                                   ; To Node                           ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+----------+---------------------------------------------+-----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -1.814   ; selector:selector1|angle_x_rs232_r[8]       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.554     ; 2.177      ;
; -1.810   ; selector:selector1|angle_x_rs232_r[9]       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.554     ; 2.173      ;
; -1.790   ; selector:selector1|angle_x_rs232_r[7]       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.554     ; 2.153      ;
; -1.749   ; selector:selector1|angle_y_rs232_r[1]       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.732     ; 1.934      ;
; -1.744   ; selector:selector1|centre_pos_x_rs232_r[5]  ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.741     ; 1.920      ;
; -1.738   ; selector:selector1|centre_pos_y_rs232_r[3]  ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.837     ; 1.818      ;
; -1.710   ; selector:selector1|centre_pos_y_rs232_r[9]  ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.837     ; 1.790      ;
; -1.693   ; selector:selector1|angle_x_rs232_r[5]       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.732     ; 1.878      ;
; -1.688   ; selector:selector1|angle_y_rs232_r[3]       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.732     ; 1.873      ;
; -1.675   ; selector:selector1|angle_y_rs232_r[2]       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.732     ; 1.860      ;
; -1.670   ; selector:selector1|centre_pos_y_rs232_r[4]  ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.837     ; 1.750      ;
; -1.665   ; selector:selector1|angle_y_rs232_r[5]       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.732     ; 1.850      ;
; -1.644   ; selector:selector1|centre_pos_x_rs232_r[4]  ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.636     ; 1.925      ;
; -1.643   ; selector:selector1|centre_pos_x_rs232_r[8]  ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.554     ; 2.006      ;
; -1.640   ; selector:selector1|angle_y_rs232_r[6]       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.732     ; 1.825      ;
; -1.639   ; selector:selector1|angle_x_rs232_r[2]       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.769     ; 1.787      ;
; -1.618   ; selector:selector1|angle_x_rs232_r[6]       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.732     ; 1.803      ;
; -1.618   ; selector:selector1|angle_y_rs232_r[4]       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.732     ; 1.803      ;
; -1.601   ; selector:selector1|centre_pos_y_rs232_r[2]  ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.837     ; 1.681      ;
; -1.582   ; selector:selector1|angle_y_rs232_r[0]       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.732     ; 1.767      ;
; -1.572   ; selector:selector1|angle_x_rs232_r[0]       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.769     ; 1.720      ;
; -1.564   ; selector:selector1|centre_pos_y_rs232_r[5]  ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.769     ; 1.712      ;
; -1.556   ; selector:selector1|centre_pos_x_rs232_r[7]  ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.554     ; 1.919      ;
; -1.531   ; selector:selector1|angle_y_rs232_r[7]       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.825     ; 1.623      ;
; -1.507   ; selector:selector1|centre_pos_x_rs232_r[2]  ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.844     ; 1.580      ;
; -1.492   ; selector:selector1|centre_pos_y_rs232_r[7]  ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.769     ; 1.640      ;
; -1.481   ; selector:selector1|angle_x_rs232_r[3]       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.769     ; 1.629      ;
; -1.466   ; selector:selector1|angle_x_rs232_r[1]       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.769     ; 1.614      ;
; -1.459   ; selector:selector1|centre_pos_x_rs232_r[9]  ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.554     ; 1.822      ;
; -1.453   ; selector:selector1|centre_pos_x_rs232_r[6]  ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.554     ; 1.816      ;
; -1.453   ; selector:selector1|angle_y_rs232_r[8]       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.825     ; 1.545      ;
; -1.452   ; selector:selector1|centre_pos_x_rs232_r[3]  ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.554     ; 1.815      ;
; -1.406   ; selector:selector1|angle_x_rs232_r[4]       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.769     ; 1.554      ;
; -1.401   ; selector:selector1|centre_pos_y_rs232_r[8]  ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.668     ; 1.650      ;
; -1.330   ; selector:selector1|centre_pos_y_rs232_r[10] ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.668     ; 1.579      ;
; -1.232   ; selector:selector1|centre_pos_y_rs232_r[6]  ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.668     ; 1.481      ;
; -1.207   ; selector:selector1|angle_y_rs232_r[9]       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.825     ; 1.299      ;
; -1.169   ; selector:selector1|centre_pos_y_rs232_r[11] ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.668     ; 1.418      ;
; -1.167   ; selector:selector1|centre_pos_x_rs232_r[11] ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.554     ; 1.530      ;
; -1.133   ; video_binary:video_binary1|tx_int_r         ; my_uart_tx:my_uart_tx1|num_tx[1]  ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.881     ; 1.169      ;
; -1.133   ; video_binary:video_binary1|tx_int_r         ; my_uart_tx:my_uart_tx1|num_tx[2]  ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.881     ; 1.169      ;
; -1.133   ; video_binary:video_binary1|tx_int_r         ; my_uart_tx:my_uart_tx1|num_tx[3]  ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.881     ; 1.169      ;
; -1.133   ; video_binary:video_binary1|tx_int_r         ; my_uart_tx:my_uart_tx1|num_tx[4]  ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.881     ; 1.169      ;
; -1.133   ; video_binary:video_binary1|tx_int_r         ; my_uart_tx:my_uart_tx1|num_tx[5]  ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.881     ; 1.169      ;
; -1.133   ; video_binary:video_binary1|tx_int_r         ; my_uart_tx:my_uart_tx1|num_tx[6]  ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.881     ; 1.169      ;
; -1.133   ; video_binary:video_binary1|tx_int_r         ; my_uart_tx:my_uart_tx1|num_tx[7]  ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.881     ; 1.169      ;
; -1.133   ; selector:selector1|centre_pos_x_rs232_r[10] ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.554     ; 1.496      ;
; -1.023   ; video_binary:video_binary1|tx_int_r         ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.881     ; 1.059      ;
; -1.015   ; selector:selector1|chieu_xoay_rs232_r       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.769     ; 1.163      ;
; -0.924   ; video_binary:video_binary1|tx_int_r         ; my_uart_tx:my_uart_tx1|num_tx[0]  ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.688     ; 1.153      ;
; 8677.233 ; my_uart_tx:my_uart_tx1|num_tx[0]            ; my_uart_tx:my_uart_tx1|rs232_tx_r ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.238     ; 3.071      ;
; 8677.525 ; my_uart_tx:my_uart_tx1|num_tx[2]            ; my_uart_tx:my_uart_tx1|rs232_tx_r ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.037     ; 2.980      ;
; 8677.680 ; my_uart_tx:my_uart_tx1|num_tx[4]            ; my_uart_tx:my_uart_tx1|rs232_tx_r ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.037     ; 2.825      ;
; 8677.935 ; my_uart_tx:my_uart_tx1|num_tx[1]            ; my_uart_tx:my_uart_tx1|rs232_tx_r ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.037     ; 2.570      ;
; 8678.349 ; my_uart_tx:my_uart_tx1|num_tx[6]            ; my_uart_tx:my_uart_tx1|rs232_tx_r ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.037     ; 2.156      ;
; 8679.125 ; my_uart_tx:my_uart_tx1|num_tx[0]            ; my_uart_tx:my_uart_tx1|num_tx[1]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.238     ; 1.179      ;
; 8679.125 ; my_uart_tx:my_uart_tx1|num_tx[0]            ; my_uart_tx:my_uart_tx1|num_tx[2]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.238     ; 1.179      ;
; 8679.125 ; my_uart_tx:my_uart_tx1|num_tx[0]            ; my_uart_tx:my_uart_tx1|num_tx[3]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.238     ; 1.179      ;
; 8679.125 ; my_uart_tx:my_uart_tx1|num_tx[0]            ; my_uart_tx:my_uart_tx1|num_tx[4]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.238     ; 1.179      ;
; 8679.125 ; my_uart_tx:my_uart_tx1|num_tx[0]            ; my_uart_tx:my_uart_tx1|num_tx[5]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.238     ; 1.179      ;
; 8679.125 ; my_uart_tx:my_uart_tx1|num_tx[0]            ; my_uart_tx:my_uart_tx1|num_tx[6]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.238     ; 1.179      ;
; 8679.125 ; my_uart_tx:my_uart_tx1|num_tx[0]            ; my_uart_tx:my_uart_tx1|num_tx[7]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.238     ; 1.179      ;
; 8679.258 ; my_uart_tx:my_uart_tx1|num_tx[3]            ; my_uart_tx:my_uart_tx1|rs232_tx_r ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.037     ; 1.247      ;
; 8679.263 ; my_uart_tx:my_uart_tx1|num_tx[5]            ; my_uart_tx:my_uart_tx1|num_tx[1]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.037     ; 1.242      ;
; 8679.263 ; my_uart_tx:my_uart_tx1|num_tx[5]            ; my_uart_tx:my_uart_tx1|num_tx[2]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.037     ; 1.242      ;
; 8679.263 ; my_uart_tx:my_uart_tx1|num_tx[5]            ; my_uart_tx:my_uart_tx1|num_tx[3]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.037     ; 1.242      ;
; 8679.263 ; my_uart_tx:my_uart_tx1|num_tx[5]            ; my_uart_tx:my_uart_tx1|num_tx[4]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.037     ; 1.242      ;
; 8679.263 ; my_uart_tx:my_uart_tx1|num_tx[5]            ; my_uart_tx:my_uart_tx1|num_tx[5]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.037     ; 1.242      ;
; 8679.263 ; my_uart_tx:my_uart_tx1|num_tx[5]            ; my_uart_tx:my_uart_tx1|num_tx[6]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.037     ; 1.242      ;
; 8679.263 ; my_uart_tx:my_uart_tx1|num_tx[5]            ; my_uart_tx:my_uart_tx1|num_tx[7]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.037     ; 1.242      ;
; 8679.330 ; my_uart_tx:my_uart_tx1|num_tx[3]            ; my_uart_tx:my_uart_tx1|num_tx[1]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.037     ; 1.175      ;
; 8679.330 ; my_uart_tx:my_uart_tx1|num_tx[3]            ; my_uart_tx:my_uart_tx1|num_tx[2]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.037     ; 1.175      ;
; 8679.330 ; my_uart_tx:my_uart_tx1|num_tx[3]            ; my_uart_tx:my_uart_tx1|num_tx[3]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.037     ; 1.175      ;
; 8679.330 ; my_uart_tx:my_uart_tx1|num_tx[3]            ; my_uart_tx:my_uart_tx1|num_tx[4]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.037     ; 1.175      ;
; 8679.330 ; my_uart_tx:my_uart_tx1|num_tx[3]            ; my_uart_tx:my_uart_tx1|num_tx[5]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.037     ; 1.175      ;
; 8679.330 ; my_uart_tx:my_uart_tx1|num_tx[3]            ; my_uart_tx:my_uart_tx1|num_tx[6]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.037     ; 1.175      ;
; 8679.330 ; my_uart_tx:my_uart_tx1|num_tx[3]            ; my_uart_tx:my_uart_tx1|num_tx[7]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.037     ; 1.175      ;
; 8679.334 ; my_uart_tx:my_uart_tx1|num_tx[0]            ; my_uart_tx:my_uart_tx1|num_tx[0]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.045     ; 1.163      ;
; 8679.350 ; my_uart_tx:my_uart_tx1|num_tx[2]            ; my_uart_tx:my_uart_tx1|num_tx[1]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.037     ; 1.155      ;
; 8679.350 ; my_uart_tx:my_uart_tx1|num_tx[2]            ; my_uart_tx:my_uart_tx1|num_tx[2]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.037     ; 1.155      ;
; 8679.350 ; my_uart_tx:my_uart_tx1|num_tx[2]            ; my_uart_tx:my_uart_tx1|num_tx[3]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.037     ; 1.155      ;
; 8679.350 ; my_uart_tx:my_uart_tx1|num_tx[2]            ; my_uart_tx:my_uart_tx1|num_tx[4]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.037     ; 1.155      ;
; 8679.350 ; my_uart_tx:my_uart_tx1|num_tx[2]            ; my_uart_tx:my_uart_tx1|num_tx[5]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.037     ; 1.155      ;
; 8679.350 ; my_uart_tx:my_uart_tx1|num_tx[2]            ; my_uart_tx:my_uart_tx1|num_tx[6]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.037     ; 1.155      ;
; 8679.350 ; my_uart_tx:my_uart_tx1|num_tx[2]            ; my_uart_tx:my_uart_tx1|num_tx[7]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.037     ; 1.155      ;
; 8679.384 ; my_uart_tx:my_uart_tx1|num_tx[6]            ; my_uart_tx:my_uart_tx1|num_tx[1]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.037     ; 1.121      ;
; 8679.384 ; my_uart_tx:my_uart_tx1|num_tx[6]            ; my_uart_tx:my_uart_tx1|num_tx[2]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.037     ; 1.121      ;
; 8679.384 ; my_uart_tx:my_uart_tx1|num_tx[6]            ; my_uart_tx:my_uart_tx1|num_tx[3]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.037     ; 1.121      ;
; 8679.384 ; my_uart_tx:my_uart_tx1|num_tx[6]            ; my_uart_tx:my_uart_tx1|num_tx[4]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.037     ; 1.121      ;
; 8679.384 ; my_uart_tx:my_uart_tx1|num_tx[6]            ; my_uart_tx:my_uart_tx1|num_tx[5]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.037     ; 1.121      ;
; 8679.384 ; my_uart_tx:my_uart_tx1|num_tx[6]            ; my_uart_tx:my_uart_tx1|num_tx[6]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.037     ; 1.121      ;
; 8679.384 ; my_uart_tx:my_uart_tx1|num_tx[6]            ; my_uart_tx:my_uart_tx1|num_tx[7]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.037     ; 1.121      ;
; 8679.395 ; my_uart_tx:my_uart_tx1|num_tx[1]            ; my_uart_tx:my_uart_tx1|num_tx[1]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.037     ; 1.110      ;
; 8679.395 ; my_uart_tx:my_uart_tx1|num_tx[1]            ; my_uart_tx:my_uart_tx1|num_tx[2]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.037     ; 1.110      ;
; 8679.395 ; my_uart_tx:my_uart_tx1|num_tx[1]            ; my_uart_tx:my_uart_tx1|num_tx[3]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.037     ; 1.110      ;
; 8679.395 ; my_uart_tx:my_uart_tx1|num_tx[1]            ; my_uart_tx:my_uart_tx1|num_tx[4]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.037     ; 1.110      ;
; 8679.395 ; my_uart_tx:my_uart_tx1|num_tx[1]            ; my_uart_tx:my_uart_tx1|num_tx[5]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.037     ; 1.110      ;
; 8679.395 ; my_uart_tx:my_uart_tx1|num_tx[1]            ; my_uart_tx:my_uart_tx1|num_tx[6]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.037     ; 1.110      ;
; 8679.395 ; my_uart_tx:my_uart_tx1|num_tx[1]            ; my_uart_tx:my_uart_tx1|num_tx[7]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; -0.037     ; 1.110      ;
; 8679.472 ; my_uart_tx:my_uart_tx1|num_tx[5]            ; my_uart_tx:my_uart_tx1|num_tx[0]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8680.555     ; 0.156      ; 1.226      ;
+----------+---------------------------------------------+-----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CMOS_PCLK'                                                                                                                                          ;
+--------+------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.715 ; analyst_image1:analyst_image_1|top_pos_x_r[0]  ; analyst_image1:analyst_image_1|angle_x_r[4]      ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.192      ; 2.914      ;
; -1.715 ; analyst_image1:analyst_image_1|top_pos_x_r[0]  ; analyst_image1:analyst_image_1|angle_x_r[2]      ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.192      ; 2.914      ;
; -1.715 ; analyst_image1:analyst_image_1|top_pos_x_r[0]  ; analyst_image1:analyst_image_1|angle_x_r[1]      ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.192      ; 2.914      ;
; -1.715 ; analyst_image1:analyst_image_1|top_pos_x_r[0]  ; analyst_image1:analyst_image_1|angle_x_r[3]      ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.192      ; 2.914      ;
; -1.715 ; analyst_image1:analyst_image_1|top_pos_x_r[0]  ; analyst_image1:analyst_image_1|angle_x_r[0]      ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.192      ; 2.914      ;
; -1.715 ; analyst_image1:analyst_image_1|top_pos_x_r[0]  ; analyst_image1:analyst_image_1|angle_x_r[8]      ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.192      ; 2.914      ;
; -1.715 ; analyst_image1:analyst_image_1|top_pos_x_r[0]  ; analyst_image1:analyst_image_1|angle_x_r[7]      ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.192      ; 2.914      ;
; -1.715 ; analyst_image1:analyst_image_1|top_pos_x_r[0]  ; analyst_image1:analyst_image_1|angle_x_r[9]      ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.192      ; 2.914      ;
; -1.715 ; analyst_image1:analyst_image_1|top_pos_x_r[0]  ; analyst_image1:analyst_image_1|angle_x_r[6]      ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.192      ; 2.914      ;
; -1.715 ; analyst_image1:analyst_image_1|top_pos_x_r[0]  ; analyst_image1:analyst_image_1|angle_x_r[5]      ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.192      ; 2.914      ;
; -1.696 ; video_binary:video_binary1|vitrihientai_x[8]   ; analyst_image1:analyst_image_1|left_pos_y_r[2]   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.025      ; 2.728      ;
; -1.696 ; video_binary:video_binary1|vitrihientai_x[8]   ; analyst_image1:analyst_image_1|left_pos_y_r[4]   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.025      ; 2.728      ;
; -1.696 ; video_binary:video_binary1|vitrihientai_x[8]   ; analyst_image1:analyst_image_1|left_pos_y_r[9]   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.025      ; 2.728      ;
; -1.696 ; video_binary:video_binary1|vitrihientai_x[8]   ; analyst_image1:analyst_image_1|left_pos_y_r[0]   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.025      ; 2.728      ;
; -1.683 ; video_binary:video_binary1|vitrihientai_x[8]   ; analyst_image1:analyst_image_1|left_pos_y_r[1]   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.025      ; 2.715      ;
; -1.683 ; video_binary:video_binary1|vitrihientai_x[8]   ; analyst_image1:analyst_image_1|left_pos_y_r[3]   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.025      ; 2.715      ;
; -1.683 ; video_binary:video_binary1|vitrihientai_x[8]   ; analyst_image1:analyst_image_1|left_pos_y_r[5]   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.025      ; 2.715      ;
; -1.683 ; video_binary:video_binary1|vitrihientai_x[8]   ; analyst_image1:analyst_image_1|left_pos_y_r[6]   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.025      ; 2.715      ;
; -1.683 ; video_binary:video_binary1|vitrihientai_x[8]   ; analyst_image1:analyst_image_1|left_pos_y_r[7]   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.025      ; 2.715      ;
; -1.683 ; video_binary:video_binary1|vitrihientai_x[8]   ; analyst_image1:analyst_image_1|left_pos_y_r[8]   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.025      ; 2.715      ;
; -1.678 ; video_binary:video_binary1|vitrihientai_x[8]   ; analyst_image1:analyst_image_1|left_pos_x_r[1]   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.028      ; 2.713      ;
; -1.678 ; video_binary:video_binary1|vitrihientai_x[8]   ; analyst_image1:analyst_image_1|left_pos_x_r[0]   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.028      ; 2.713      ;
; -1.678 ; video_binary:video_binary1|vitrihientai_x[8]   ; analyst_image1:analyst_image_1|left_pos_x_r[5]   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.028      ; 2.713      ;
; -1.678 ; video_binary:video_binary1|vitrihientai_x[8]   ; analyst_image1:analyst_image_1|left_pos_x_r[6]   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.028      ; 2.713      ;
; -1.678 ; video_binary:video_binary1|vitrihientai_x[8]   ; analyst_image1:analyst_image_1|left_pos_x_r[3]   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.028      ; 2.713      ;
; -1.678 ; video_binary:video_binary1|vitrihientai_x[8]   ; analyst_image1:analyst_image_1|left_pos_x_r[2]   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.028      ; 2.713      ;
; -1.646 ; analyst_image2:analyst_image_2|left_pos_y_r[2] ; analyst_image2:analyst_image_2|left_pos_y_r[1]   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.003     ; 2.650      ;
; -1.646 ; analyst_image2:analyst_image_2|left_pos_y_r[2] ; analyst_image2:analyst_image_2|left_pos_y_r[3]   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.003     ; 2.650      ;
; -1.646 ; analyst_image2:analyst_image_2|left_pos_y_r[2] ; analyst_image2:analyst_image_2|left_pos_y_r[7]   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.003     ; 2.650      ;
; -1.646 ; analyst_image2:analyst_image_2|left_pos_y_r[2] ; analyst_image2:analyst_image_2|left_pos_y_r[8]   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.003     ; 2.650      ;
; -1.646 ; analyst_image2:analyst_image_2|left_pos_y_r[2] ; analyst_image2:analyst_image_2|left_pos_y_r[9]   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.003     ; 2.650      ;
; -1.643 ; video_binary:video_binary1|vitrihientai_y[0]   ; analyst_image2:analyst_image_2|top_pos_y_r[1]    ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.063     ; 2.587      ;
; -1.643 ; video_binary:video_binary1|vitrihientai_y[0]   ; analyst_image2:analyst_image_2|top_pos_y_r[3]    ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.063     ; 2.587      ;
; -1.643 ; video_binary:video_binary1|vitrihientai_y[0]   ; analyst_image2:analyst_image_2|top_pos_y_r[6]    ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.063     ; 2.587      ;
; -1.643 ; video_binary:video_binary1|vitrihientai_y[0]   ; analyst_image2:analyst_image_2|top_pos_y_r[7]    ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.063     ; 2.587      ;
; -1.642 ; analyst_image2:analyst_image_2|left_pos_y_r[2] ; analyst_image2:analyst_image_2|left_pos_y_r[0]   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.024     ; 2.625      ;
; -1.642 ; analyst_image2:analyst_image_2|left_pos_y_r[2] ; analyst_image2:analyst_image_2|left_pos_y_r[2]   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.024     ; 2.625      ;
; -1.642 ; analyst_image2:analyst_image_2|left_pos_y_r[2] ; analyst_image2:analyst_image_2|left_pos_y_r[4]   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.024     ; 2.625      ;
; -1.642 ; analyst_image2:analyst_image_2|left_pos_y_r[2] ; analyst_image2:analyst_image_2|left_pos_y_r[5]   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.024     ; 2.625      ;
; -1.642 ; analyst_image2:analyst_image_2|left_pos_y_r[2] ; analyst_image2:analyst_image_2|left_pos_y_r[6]   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.024     ; 2.625      ;
; -1.635 ; video_binary:video_binary1|vitrihientai_y[1]   ; analyst_image2:analyst_image_2|top_pos_y_r[1]    ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.063     ; 2.579      ;
; -1.635 ; video_binary:video_binary1|vitrihientai_y[1]   ; analyst_image2:analyst_image_2|top_pos_y_r[3]    ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.063     ; 2.579      ;
; -1.635 ; video_binary:video_binary1|vitrihientai_y[1]   ; analyst_image2:analyst_image_2|top_pos_y_r[6]    ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.063     ; 2.579      ;
; -1.635 ; video_binary:video_binary1|vitrihientai_y[1]   ; analyst_image2:analyst_image_2|top_pos_y_r[7]    ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.063     ; 2.579      ;
; -1.616 ; video_binary:video_binary1|vitrihientai_y[1]   ; analyst_image1:analyst_image_1|bottom_pos_x_r[0] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.041      ; 2.664      ;
; -1.616 ; video_binary:video_binary1|vitrihientai_y[1]   ; analyst_image1:analyst_image_1|bottom_pos_x_r[1] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.041      ; 2.664      ;
; -1.616 ; video_binary:video_binary1|vitrihientai_y[1]   ; analyst_image1:analyst_image_1|bottom_pos_x_r[2] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.041      ; 2.664      ;
; -1.616 ; video_binary:video_binary1|vitrihientai_y[1]   ; analyst_image1:analyst_image_1|bottom_pos_x_r[3] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.041      ; 2.664      ;
; -1.616 ; video_binary:video_binary1|vitrihientai_y[1]   ; analyst_image1:analyst_image_1|bottom_pos_x_r[4] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.041      ; 2.664      ;
; -1.616 ; video_binary:video_binary1|vitrihientai_y[1]   ; analyst_image1:analyst_image_1|bottom_pos_x_r[5] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.041      ; 2.664      ;
; -1.616 ; video_binary:video_binary1|vitrihientai_y[1]   ; analyst_image1:analyst_image_1|bottom_pos_x_r[6] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.041      ; 2.664      ;
; -1.616 ; video_binary:video_binary1|vitrihientai_y[1]   ; analyst_image1:analyst_image_1|bottom_pos_x_r[7] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.041      ; 2.664      ;
; -1.616 ; video_binary:video_binary1|vitrihientai_y[1]   ; analyst_image1:analyst_image_1|bottom_pos_x_r[8] ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.041      ; 2.664      ;
; -1.614 ; video_binary:video_binary1|vitrihientai_y[5]   ; analyst_image1:analyst_image_1|left_pos_y_r[2]   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.021     ; 2.600      ;
; -1.614 ; video_binary:video_binary1|vitrihientai_y[5]   ; analyst_image1:analyst_image_1|left_pos_y_r[4]   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.021     ; 2.600      ;
; -1.614 ; video_binary:video_binary1|vitrihientai_y[5]   ; analyst_image1:analyst_image_1|left_pos_y_r[9]   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.021     ; 2.600      ;
; -1.614 ; video_binary:video_binary1|vitrihientai_y[5]   ; analyst_image1:analyst_image_1|left_pos_y_r[0]   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.021     ; 2.600      ;
; -1.605 ; video_binary:video_binary1|vitrihientai_y[1]   ; analyst_image2:analyst_image_2|top_pos_x_r[7]    ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.097      ; 2.709      ;
; -1.604 ; video_binary:video_binary1|vitrihientai_x[3]   ; analyst_image2:analyst_image_2|left_pos_y_r[0]   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.052     ; 2.559      ;
; -1.604 ; video_binary:video_binary1|vitrihientai_x[3]   ; analyst_image2:analyst_image_2|left_pos_y_r[2]   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.052     ; 2.559      ;
; -1.604 ; video_binary:video_binary1|vitrihientai_x[3]   ; analyst_image2:analyst_image_2|left_pos_y_r[4]   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.052     ; 2.559      ;
; -1.604 ; video_binary:video_binary1|vitrihientai_x[3]   ; analyst_image2:analyst_image_2|left_pos_y_r[5]   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.052     ; 2.559      ;
; -1.604 ; video_binary:video_binary1|vitrihientai_x[3]   ; analyst_image2:analyst_image_2|left_pos_y_r[6]   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.052     ; 2.559      ;
; -1.603 ; video_binary:video_binary1|vitrihientai_y[0]   ; analyst_image1:analyst_image_1|left_pos_y_r[2]   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.021     ; 2.589      ;
; -1.603 ; video_binary:video_binary1|vitrihientai_y[0]   ; analyst_image1:analyst_image_1|left_pos_y_r[4]   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.021     ; 2.589      ;
; -1.603 ; video_binary:video_binary1|vitrihientai_y[0]   ; analyst_image1:analyst_image_1|left_pos_y_r[9]   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.021     ; 2.589      ;
; -1.603 ; video_binary:video_binary1|vitrihientai_y[0]   ; analyst_image1:analyst_image_1|left_pos_y_r[0]   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.021     ; 2.589      ;
; -1.601 ; analyst_image1:analyst_image_1|top_pos_x_r[0]  ; analyst_image1:analyst_image_1|angle_y_r[4]      ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.174      ; 2.782      ;
; -1.601 ; analyst_image1:analyst_image_1|top_pos_x_r[0]  ; analyst_image1:analyst_image_1|angle_y_r[3]      ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.174      ; 2.782      ;
; -1.601 ; analyst_image1:analyst_image_1|top_pos_x_r[0]  ; analyst_image1:analyst_image_1|angle_y_r[5]      ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.174      ; 2.782      ;
; -1.601 ; analyst_image1:analyst_image_1|top_pos_x_r[0]  ; analyst_image1:analyst_image_1|angle_y_r[2]      ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.174      ; 2.782      ;
; -1.601 ; analyst_image1:analyst_image_1|top_pos_x_r[0]  ; analyst_image1:analyst_image_1|angle_y_r[1]      ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.174      ; 2.782      ;
; -1.601 ; analyst_image1:analyst_image_1|top_pos_x_r[0]  ; analyst_image1:analyst_image_1|angle_y_r[6]      ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.174      ; 2.782      ;
; -1.601 ; analyst_image1:analyst_image_1|top_pos_x_r[0]  ; analyst_image1:analyst_image_1|angle_y_r[8]      ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.174      ; 2.782      ;
; -1.601 ; analyst_image1:analyst_image_1|top_pos_x_r[0]  ; analyst_image1:analyst_image_1|angle_y_r[7]      ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.174      ; 2.782      ;
; -1.601 ; analyst_image1:analyst_image_1|top_pos_x_r[0]  ; analyst_image1:analyst_image_1|angle_y_r[9]      ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.174      ; 2.782      ;
; -1.598 ; analyst_image2:analyst_image_2|left_pos_y_r[1] ; analyst_image2:analyst_image_2|angle_x_r[4]      ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.142      ; 2.747      ;
; -1.598 ; analyst_image2:analyst_image_2|left_pos_y_r[1] ; analyst_image2:analyst_image_2|angle_x_r[2]      ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.142      ; 2.747      ;
; -1.598 ; analyst_image2:analyst_image_2|left_pos_y_r[1] ; analyst_image2:analyst_image_2|angle_x_r[1]      ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.142      ; 2.747      ;
; -1.598 ; analyst_image2:analyst_image_2|left_pos_y_r[1] ; analyst_image2:analyst_image_2|angle_x_r[3]      ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.142      ; 2.747      ;
; -1.598 ; analyst_image2:analyst_image_2|left_pos_y_r[1] ; analyst_image2:analyst_image_2|angle_x_r[8]      ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.142      ; 2.747      ;
; -1.598 ; analyst_image2:analyst_image_2|left_pos_y_r[1] ; analyst_image2:analyst_image_2|angle_x_r[7]      ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.142      ; 2.747      ;
; -1.598 ; analyst_image2:analyst_image_2|left_pos_y_r[1] ; analyst_image2:analyst_image_2|angle_x_r[9]      ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.142      ; 2.747      ;
; -1.598 ; analyst_image2:analyst_image_2|left_pos_y_r[1] ; analyst_image2:analyst_image_2|angle_x_r[6]      ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.142      ; 2.747      ;
; -1.598 ; analyst_image2:analyst_image_2|left_pos_y_r[1] ; analyst_image2:analyst_image_2|angle_x_r[5]      ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.142      ; 2.747      ;
; -1.598 ; analyst_image2:analyst_image_2|top_pos_y_r[0]  ; analyst_image2:analyst_image_2|angle_x_r[4]      ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.168      ; 2.773      ;
; -1.598 ; analyst_image2:analyst_image_2|top_pos_y_r[0]  ; analyst_image2:analyst_image_2|angle_x_r[2]      ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.168      ; 2.773      ;
; -1.598 ; analyst_image2:analyst_image_2|top_pos_y_r[0]  ; analyst_image2:analyst_image_2|angle_x_r[1]      ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.168      ; 2.773      ;
; -1.598 ; analyst_image2:analyst_image_2|top_pos_y_r[0]  ; analyst_image2:analyst_image_2|angle_x_r[3]      ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.168      ; 2.773      ;
; -1.598 ; analyst_image2:analyst_image_2|top_pos_y_r[0]  ; analyst_image2:analyst_image_2|angle_x_r[8]      ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.168      ; 2.773      ;
; -1.598 ; analyst_image2:analyst_image_2|top_pos_y_r[0]  ; analyst_image2:analyst_image_2|angle_x_r[7]      ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.168      ; 2.773      ;
; -1.598 ; analyst_image2:analyst_image_2|top_pos_y_r[0]  ; analyst_image2:analyst_image_2|angle_x_r[9]      ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.168      ; 2.773      ;
; -1.598 ; analyst_image2:analyst_image_2|top_pos_y_r[0]  ; analyst_image2:analyst_image_2|angle_x_r[6]      ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.168      ; 2.773      ;
; -1.598 ; analyst_image2:analyst_image_2|top_pos_y_r[0]  ; analyst_image2:analyst_image_2|angle_x_r[5]      ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.168      ; 2.773      ;
; -1.596 ; video_binary:video_binary1|vitrihientai_y[0]   ; analyst_image2:analyst_image_2|top_pos_x_r[7]    ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.097      ; 2.700      ;
; -1.595 ; video_binary:video_binary1|vitrihientai_x[2]   ; analyst_image2:analyst_image_2|left_pos_y_r[0]   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.052     ; 2.550      ;
; -1.595 ; video_binary:video_binary1|vitrihientai_x[2]   ; analyst_image2:analyst_image_2|left_pos_y_r[2]   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.052     ; 2.550      ;
; -1.595 ; video_binary:video_binary1|vitrihientai_x[2]   ; analyst_image2:analyst_image_2|left_pos_y_r[4]   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.052     ; 2.550      ;
; -1.595 ; video_binary:video_binary1|vitrihientai_x[2]   ; analyst_image2:analyst_image_2|left_pos_y_r[5]   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.052     ; 2.550      ;
; -1.595 ; video_binary:video_binary1|vitrihientai_x[2]   ; analyst_image2:analyst_image_2|left_pos_y_r[6]   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.052     ; 2.550      ;
+--------+------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                       ; To Node                                                                                                                                                                                                  ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -1.708 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[5] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                       ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 1.000        ; -1.533     ; 1.102      ;
; -1.706 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                       ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 1.000        ; -1.533     ; 1.100      ;
; -1.591 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[7] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                       ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 1.000        ; -1.533     ; 0.985      ;
; -1.565 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[8] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                       ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 1.000        ; -1.533     ; 0.959      ;
; -1.492 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 1.000        ; -1.495     ; 0.924      ;
; -1.471 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[6] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                       ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 1.000        ; -1.533     ; 0.865      ;
; -1.435 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[4] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 1.000        ; -1.495     ; 0.867      ;
; -1.431 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 1.000        ; -1.495     ; 0.863      ;
; -1.398 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 1.000        ; -1.495     ; 0.830      ;
; -1.308 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 1.000        ; -1.495     ; 0.740      ;
; 6.778  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.036     ; 3.173      ;
; 6.779  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.036     ; 3.172      ;
; 6.785  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.036     ; 3.166      ;
; 6.786  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.036     ; 3.165      ;
; 6.795  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.036     ; 3.156      ;
; 6.796  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.036     ; 3.155      ;
; 6.827  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.035     ; 3.125      ;
; 6.827  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[8]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.035     ; 3.125      ;
; 6.827  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[7]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.035     ; 3.125      ;
; 6.827  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[9]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.035     ; 3.125      ;
; 6.827  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[6]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.035     ; 3.125      ;
; 6.827  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[5]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.035     ; 3.125      ;
; 6.859  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.036     ; 3.092      ;
; 6.866  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.036     ; 3.085      ;
; 6.870  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.036     ; 3.081      ;
; 6.871  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.036     ; 3.080      ;
; 6.876  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.036     ; 3.075      ;
; 6.893  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.036     ; 3.058      ;
; 6.900  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.036     ; 3.051      ;
; 6.910  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.036     ; 3.041      ;
; 6.926  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.035     ; 3.026      ;
; 6.926  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[8]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.035     ; 3.026      ;
; 6.926  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[7]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.035     ; 3.026      ;
; 6.926  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[9]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.035     ; 3.026      ;
; 6.926  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[6]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.035     ; 3.026      ;
; 6.926  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[5]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.035     ; 3.026      ;
; 6.929  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.036     ; 3.022      ;
; 6.930  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.036     ; 3.021      ;
; 6.937  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.035     ; 3.015      ;
; 6.937  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[8]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.035     ; 3.015      ;
; 6.937  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[7]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.035     ; 3.015      ;
; 6.937  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[9]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.035     ; 3.015      ;
; 6.937  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[6]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.035     ; 3.015      ;
; 6.937  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[5]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.035     ; 3.015      ;
; 6.969  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.036     ; 2.982      ;
; 6.970  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.036     ; 2.981      ;
; 6.980  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.036     ; 2.971      ;
; 6.981  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.036     ; 2.970      ;
; 6.992  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.035     ; 2.960      ;
; 6.992  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[8]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.035     ; 2.960      ;
; 6.992  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[7]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.035     ; 2.960      ;
; 6.992  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[9]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.035     ; 2.960      ;
; 6.992  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[6]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.035     ; 2.960      ;
; 6.992  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[5]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.035     ; 2.960      ;
; 7.010  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.036     ; 2.941      ;
; 7.023  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 2.927      ;
; 7.023  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 2.927      ;
; 7.023  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 2.927      ;
; 7.023  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 2.927      ;
; 7.023  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 2.927      ;
; 7.023  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 2.927      ;
; 7.023  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 2.927      ;
; 7.023  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 2.927      ;
; 7.023  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 2.927      ;
; 7.034  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.036     ; 2.917      ;
; 7.035  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.036     ; 2.916      ;
; 7.036  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.036     ; 2.915      ;
; 7.040  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 2.910      ;
; 7.040  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 2.910      ;
; 7.040  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 2.910      ;
; 7.040  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 2.910      ;
; 7.040  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 2.910      ;
; 7.040  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 2.910      ;
; 7.040  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 2.910      ;
; 7.040  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 2.910      ;
; 7.040  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 2.910      ;
; 7.041  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.036     ; 2.910      ;
; 7.044  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.036     ; 2.907      ;
; 7.051  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.036     ; 2.900      ;
; 7.051  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 2.899      ;
; 7.051  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 2.899      ;
; 7.051  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 2.899      ;
; 7.051  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 2.899      ;
; 7.051  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 2.899      ;
; 7.051  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 2.899      ;
; 7.051  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 2.899      ;
; 7.051  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 2.899      ;
; 7.051  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 2.899      ;
; 7.057  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.033     ; 2.897      ;
; 7.057  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[8]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.033     ; 2.897      ;
; 7.057  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[7]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.033     ; 2.897      ;
; 7.057  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[9]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.033     ; 2.897      ;
; 7.057  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[6]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.033     ; 2.897      ;
; 7.057  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[5]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.033     ; 2.897      ;
; 7.069  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 2.881      ;
; 7.069  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 2.881      ;
; 7.069  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 2.881      ;
; 7.069  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 2.881      ;
; 7.069  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 2.881      ;
; 7.069  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.037     ; 2.881      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK'                                                                                                                                                                          ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.629 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.322      ;
; 17.629 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.322      ;
; 17.629 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.322      ;
; 17.629 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.322      ;
; 17.629 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.322      ;
; 17.629 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.322      ;
; 17.629 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.322      ;
; 17.629 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.322      ;
; 17.629 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.322      ;
; 17.629 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.322      ;
; 17.629 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.322      ;
; 17.756 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.195      ;
; 17.756 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.195      ;
; 17.756 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.195      ;
; 17.756 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.195      ;
; 17.756 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.195      ;
; 17.756 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.195      ;
; 17.756 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.195      ;
; 17.756 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.195      ;
; 17.756 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.195      ;
; 17.756 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.195      ;
; 17.756 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.195      ;
; 17.903 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.047      ;
; 17.903 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.047      ;
; 17.903 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.047      ;
; 17.903 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.047      ;
; 17.903 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.047      ;
; 17.903 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.047      ;
; 17.903 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.047      ;
; 17.903 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.047      ;
; 17.903 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.047      ;
; 17.903 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.047      ;
; 17.903 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.047      ;
; 17.920 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.030      ;
; 17.920 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.030      ;
; 17.920 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.030      ;
; 17.920 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.030      ;
; 17.920 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.030      ;
; 17.920 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.030      ;
; 17.920 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.030      ;
; 17.920 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.030      ;
; 17.920 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.030      ;
; 17.920 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.030      ;
; 17.920 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 2.030      ;
; 17.959 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 1.991      ;
; 17.959 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 1.991      ;
; 17.959 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 1.991      ;
; 17.959 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 1.991      ;
; 17.959 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 1.991      ;
; 17.959 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 1.991      ;
; 17.959 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 1.991      ;
; 17.959 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 1.991      ;
; 17.959 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 1.991      ;
; 17.959 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 1.991      ;
; 17.959 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 1.991      ;
; 17.961 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 1.989      ;
; 17.961 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 1.989      ;
; 17.961 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 1.989      ;
; 17.961 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 1.989      ;
; 17.961 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 1.989      ;
; 17.961 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 1.989      ;
; 17.961 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 1.989      ;
; 17.961 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 1.989      ;
; 17.961 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 1.989      ;
; 17.961 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 1.989      ;
; 17.961 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 1.989      ;
; 17.978 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 1.972      ;
; 17.978 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 1.972      ;
; 17.978 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 1.972      ;
; 17.978 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 1.972      ;
; 17.978 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 1.972      ;
; 17.978 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 1.972      ;
; 17.978 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 1.972      ;
; 17.978 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 1.972      ;
; 17.978 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 1.972      ;
; 17.978 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 1.972      ;
; 17.978 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 1.972      ;
; 18.028 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 1.922      ;
; 18.028 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 1.922      ;
; 18.028 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 1.922      ;
; 18.028 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 1.922      ;
; 18.028 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 1.922      ;
; 18.028 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 1.922      ;
; 18.028 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 1.922      ;
; 18.028 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 1.922      ;
; 18.028 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 1.922      ;
; 18.028 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 1.922      ;
; 18.028 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 1.922      ;
; 18.030 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 1.920      ;
; 18.030 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 1.920      ;
; 18.030 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 1.920      ;
; 18.030 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 1.920      ;
; 18.030 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 1.920      ;
; 18.030 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 1.920      ;
; 18.030 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 1.920      ;
; 18.030 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 1.920      ;
; 18.030 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 1.920      ;
; 18.030 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 1.920      ;
; 18.030 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.037     ; 1.920      ;
; 18.035 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.916      ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CMOS_PCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                                                                               ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -0.757 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[7]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.533      ; 0.940      ;
; -0.626 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[9]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.533      ; 1.071      ;
; -0.588 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[2]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.577      ; 1.153      ;
; -0.468 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[5]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.533      ; 1.229      ;
; -0.418 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[8]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.533      ; 1.279      ;
; -0.411 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[0]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.577      ; 1.330      ;
; -0.398 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[4]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.577      ; 1.343      ;
; -0.395 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                        ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.541      ; 1.310      ;
; -0.391 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[3]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.577      ; 1.350      ;
; -0.390 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                        ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.541      ; 1.315      ;
; -0.386 ; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 0.000        ; 1.538      ; 1.316      ;
; -0.381 ; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 0.000        ; 1.538      ; 1.321      ;
; -0.381 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                        ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.541      ; 1.324      ;
; -0.379 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                        ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.541      ; 1.326      ;
; -0.378 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                        ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.541      ; 1.327      ;
; -0.370 ; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 0.000        ; 1.538      ; 1.332      ;
; -0.368 ; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 0.000        ; 1.538      ; 1.334      ;
; -0.367 ; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK   ; 0.000        ; 1.538      ; 1.335      ;
; -0.346 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[6]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.533      ; 1.351      ;
; -0.284 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[1]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.576      ; 1.456      ;
; 0.161  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.269      ; 0.534      ;
; 0.189  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                                                            ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.043      ; 0.316      ;
; 0.191  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                                                            ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.042      ; 0.317      ;
; 0.201  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                             ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                               ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                   ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; video_binary:video_binary1|vitrihientai_x[9]                                                                                                                                                        ; video_binary:video_binary1|vitrihientai_x[9]                                                                                                                                                                          ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; video_binary:video_binary1|tx_int_r                                                                                                                                                                 ; video_binary:video_binary1|tx_int_r                                                                                                                                                                                   ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.307      ;
; 0.208  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                              ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                                                ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.314      ;
; 0.208  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                              ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                                 ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.025      ; 0.317      ;
; 0.208  ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                                 ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.314      ;
; 0.208  ; video_binary:video_binary1|frame_out_enable_r                                                                                                                                                       ; analyst_image2:analyst_image_2|wr_load_r1                                                                                                                                                                             ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.024      ; 0.316      ;
; 0.209  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.025      ; 0.318      ;
; 0.211  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.025      ; 0.320      ;
; 0.211  ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                                                                                                                ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.025      ; 0.320      ;
; 0.212  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                             ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.025      ; 0.321      ;
; 0.213  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                               ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.025      ; 0.322      ;
; 0.252  ; analyst_image1:analyst_image_1|top_pos_x_r[3]                                                                                                                                                       ; analyst_image1:analyst_image_1|angle_x_r[3]                                                                                                                                                                           ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.289      ; 0.625      ;
; 0.261  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                                                            ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.043      ; 0.388      ;
; 0.261  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                                            ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.042      ; 0.387      ;
; 0.261  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                                                            ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.042      ; 0.387      ;
; 0.261  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                                                             ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.042      ; 0.387      ;
; 0.262  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                                                            ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.043      ; 0.389      ;
; 0.263  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                                       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                                                             ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.042      ; 0.389      ;
; 0.277  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.405      ;
; 0.289  ; video_binary:video_binary1|vitrihientai_x[7]                                                                                                                                                        ; analyst_image2:analyst_image_2|right_pos_x_r[7]                                                                                                                                                                       ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.142      ; 0.515      ;
; 0.296  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.024      ; 0.404      ;
; 0.302  ; analyst_image2:analyst_image_2|top_pos_y_r[1]                                                                                                                                                       ; analyst_image2:analyst_image_2|angle_y_r[1]                                                                                                                                                                           ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.317      ; 0.703      ;
; 0.302  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                               ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.024      ; 0.410      ;
; 0.305  ; analyst_image2:analyst_image_2|wr_load_r1                                                                                                                                                           ; analyst_image1:analyst_image_1|wr_load_r2                                                                                                                                                                             ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.198      ; 0.587      ;
; 0.309  ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                                 ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.025      ; 0.418      ;
; 0.312  ; analyst_image1:analyst_image_1|top_pos_y_r[1]                                                                                                                                                       ; analyst_image1:analyst_image_1|angle_y_r[1]                                                                                                                                                                           ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.272      ; 0.668      ;
; 0.313  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                               ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.014      ; 0.411      ;
; 0.315  ; video_binary:video_binary1|matrix_median[0]                                                                                                                                                         ; video_binary:video_binary1|matrix_median[3]                                                                                                                                                                           ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.024      ; 0.423      ;
; 0.319  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.024      ; 0.427      ;
; 0.320  ; video_binary:video_binary1|matrix_median[1]                                                                                                                                                         ; video_binary:video_binary1|matrix_median[4]                                                                                                                                                                           ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.024      ; 0.428      ;
; 0.321  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                               ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.025      ; 0.430      ;
; 0.321  ; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]                                           ; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]                                                             ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.427      ;
; 0.322  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.025      ; 0.431      ;
; 0.322  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.269      ; 0.695      ;
; 0.322  ; analyst_image2:analyst_image_2|top_pos_y_r[7]                                                                                                                                                       ; analyst_image2:analyst_image_2|angle_y_r[7]                                                                                                                                                                           ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.317      ; 0.723      ;
; 0.323  ; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]                                           ; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]                                                             ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.429      ;
; 0.323  ; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[9]                                           ; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[9]                                                             ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.429      ;
; 0.324  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                             ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.025      ; 0.433      ;
; 0.324  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.024      ; 0.432      ;
; 0.324  ; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1]                                           ; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1]                                                             ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.430      ;
; 0.324  ; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[5]                                           ; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[5]                                                             ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.430      ;
; 0.324  ; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6]                                           ; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6]                                                             ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.430      ;
; 0.324  ; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[7]                                           ; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[7]                                                             ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.430      ;
; 0.324  ; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8]                                           ; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8]                                                             ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.430      ;
; 0.325  ; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2]                                           ; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2]                                                             ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.431      ;
; 0.328  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.269      ; 0.701      ;
; 0.330  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.024      ; 0.438      ;
; 0.331  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.024      ; 0.439      ;
; 0.333  ; video_binary:video_binary1|vitrihientai_y[8]                                                                                                                                                        ; video_binary:video_binary1|vitrihientai_y[8]                                                                                                                                                                          ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.439      ;
; 0.333  ; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[0]                                           ; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[0]                                                             ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.439      ;
; 0.334  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.014      ; 0.432      ;
; 0.335  ; video_binary:video_binary1|vitrihientai_y[1]                                                                                                                                                        ; video_binary:video_binary1|vitrihientai_y[1]                                                                                                                                                                          ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.441      ;
; 0.336  ; video_binary:video_binary1|vitrihientai_y[3]                                                                                                                                                        ; video_binary:video_binary1|vitrihientai_y[3]                                                                                                                                                                          ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.442      ;
; 0.337  ; video_binary:video_binary1|vitrihientai_y[2]                                                                                                                                                        ; video_binary:video_binary1|vitrihientai_y[2]                                                                                                                                                                          ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.443      ;
; 0.337  ; analyst_image2:analyst_image_2|top_pos_x_r[5]                                                                                                                                                       ; analyst_image2:analyst_image_2|angle_x_r[5]                                                                                                                                                                           ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.331      ; 0.752      ;
; 0.340  ; video_binary:video_binary1|vitrihientai_y[9]                                                                                                                                                        ; video_binary:video_binary1|vitrihientai_y[9]                                                                                                                                                                          ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.446      ;
; 0.340  ; video_binary:video_binary1|vitrihientai_y[5]                                                                                                                                                        ; video_binary:video_binary1|vitrihientai_y[5]                                                                                                                                                                          ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.446      ;
; 0.341  ; video_binary:video_binary1|vitrihientai_y[7]                                                                                                                                                        ; video_binary:video_binary1|vitrihientai_y[7]                                                                                                                                                                          ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.447      ;
; 0.341  ; analyst_image1:analyst_image_1|bottom_pos_x_r[7]                                                                                                                                                    ; selector:selector1|bottom_pos_x_vga_r[7]                                                                                                                                                                              ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; -0.038     ; 0.387      ;
; 0.342  ; video_binary:video_binary1|vitrihientai_y[4]                                                                                                                                                        ; video_binary:video_binary1|vitrihientai_y[4]                                                                                                                                                                          ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.448      ;
; 0.343  ; video_binary:video_binary1|vitrihientai_y[6]                                                                                                                                                        ; video_binary:video_binary1|vitrihientai_y[6]                                                                                                                                                                          ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.449      ;
; 0.344  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ; CMOS_PCLK                                             ; CMOS_PCLK   ; 0.000        ; 0.014      ; 0.442      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                               ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.160 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a4~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.217      ; 0.481      ;
; 0.181 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[4]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a4~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.217      ; 0.502      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0010                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0010                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.196 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.316      ;
; 0.198 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0011                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.319      ;
; 0.199 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[4]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.319      ;
; 0.203 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[10]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[10]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.324      ;
; 0.204 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.325      ;
; 0.206 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.327      ;
; 0.209 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.330      ;
; 0.210 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0001                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.331      ;
; 0.210 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.331      ;
; 0.210 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_ackr1                                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_ackr2                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.331      ;
; 0.211 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.332      ;
; 0.213 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.334      ;
; 0.214 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.335      ;
; 0.217 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.338      ;
; 0.217 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.338      ;
; 0.219 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.340      ;
; 0.221 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.342      ;
; 0.222 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.343      ;
; 0.222 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.343      ;
; 0.260 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[8] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[7]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.381      ;
; 0.260 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[8]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.381      ;
; 0.261 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[1]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.381      ;
; 0.261 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[2]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.381      ;
; 0.261 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.381      ;
; 0.262 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.383      ;
; 0.262 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[7]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.383      ;
; 0.263 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[8] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[8]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.384      ;
; 0.264 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[0]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.385      ;
; 0.266 ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                     ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.387      ;
; 0.267 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0111                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[1]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.388      ;
; 0.267 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[1]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.388      ;
; 0.269 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[9] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[8]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.390      ;
; 0.272 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[9] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[7]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.393      ;
; 0.273 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[4] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[4]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.394      ;
; 0.276 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.397      ;
; 0.277 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.038      ; 0.399      ;
; 0.279 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.400      ;
; 0.279 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[7]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.399      ;
; 0.280 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.401      ;
; 0.280 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.401      ;
; 0.281 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[2]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[1]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.402      ;
; 0.283 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.404      ;
; 0.285 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[2]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[2]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.406      ;
; 0.285 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.405      ;
; 0.285 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.405      ;
; 0.285 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[5]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.405      ;
; 0.285 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[7]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.405      ;
; 0.287 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.408      ;
; 0.288 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.409      ;
; 0.290 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[5]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[4]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.411      ;
; 0.291 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[5]                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[5]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.412      ;
; 0.293 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[15]                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a4~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.221      ; 0.619      ;
; 0.297 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[7]                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[7]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[2]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[2]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[3]                                                                                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[3]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[7]   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[7]                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.037      ; 0.419      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK'                                                                                                                                                                          ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.307      ;
; 0.202 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.323      ;
; 0.296 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.417      ;
; 0.297 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.421      ;
; 0.302 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.423      ;
; 0.303 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.426      ;
; 0.308 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.429      ;
; 0.309 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.430      ;
; 0.445 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.566      ;
; 0.446 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.567      ;
; 0.446 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.567      ;
; 0.447 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.568      ;
; 0.447 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.568      ;
; 0.451 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.572      ;
; 0.453 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.575      ;
; 0.455 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.575      ;
; 0.456 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.577      ;
; 0.457 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.578      ;
; 0.457 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.578      ;
; 0.457 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.578      ;
; 0.458 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.579      ;
; 0.458 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.579      ;
; 0.458 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.580      ;
; 0.460 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.581      ;
; 0.460 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.581      ;
; 0.460 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.581      ;
; 0.461 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.582      ;
; 0.461 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.582      ;
; 0.462 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.583      ;
; 0.463 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.585      ;
; 0.466 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.587      ;
; 0.469 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.590      ;
; 0.489 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.610      ;
; 0.491 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.612      ;
; 0.506 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.038      ; 0.628      ;
; 0.509 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.629      ;
; 0.509 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.630      ;
; 0.509 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.630      ;
; 0.510 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.631      ;
; 0.510 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.631      ;
; 0.512 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.632      ;
; 0.512 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.633      ;
; 0.512 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.633      ;
; 0.513 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.634      ;
; 0.513 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.634      ;
; 0.514 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.635      ;
; 0.516 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.637      ;
; 0.517 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.638      ;
; 0.517 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.638      ;
; 0.517 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.638      ;
; 0.519 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.640      ;
; 0.520 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.641      ;
; 0.521 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.642      ;
; 0.521 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.641      ;
; 0.522 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.643      ;
; 0.523 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.644      ;
; 0.523 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.644      ;
; 0.523 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.644      ;
; 0.524 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.645      ;
; 0.524 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.645      ;
; 0.524 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.644      ;
; 0.525 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.646      ;
; 0.526 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.647      ;
; 0.526 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.647      ;
; 0.526 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.647      ;
; 0.527 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.648      ;
; 0.529 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.650      ;
; 0.529 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.650      ;
; 0.530 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.651      ;
; 0.532 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.653      ;
; 0.532 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.653      ;
; 0.533 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.653      ;
; 0.536 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.656      ;
; 0.547 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.668      ;
; 0.575 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.695      ;
; 0.575 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.696      ;
; 0.575 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.696      ;
; 0.576 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.037      ; 0.697      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                ; To Node                                                                                                                                                                                                               ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CTRL_CLK                                                                                                                                                              ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CTRL_CLK                                                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW2                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW2                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR3                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR3                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR1                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR1                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR2                                                                                                                                      ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR2                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                      ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                   ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                      ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                                                                               ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.010                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.198 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CTRL_CLK                                                                                                                                                              ; I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.318      ;
; 0.202 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.322      ;
; 0.205 ; I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                                                                                                                                                                  ; I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.00                                                                                                                                                               ; I2C_AV_Config:u_I2C_AV_Config|mI2C_WR                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.00                                                                                                                                                               ; I2C_AV_Config:u_I2C_AV_Config|mI2C_GO                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.327      ;
; 0.209 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                                                                                                                                                               ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.329      ;
; 0.211 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.332      ;
; 0.212 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_hs_r                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.333      ;
; 0.212 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.333      ;
; 0.217 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.338      ;
; 0.221 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a4~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.177      ; 0.502      ;
; 0.223 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.344      ;
; 0.263 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.383      ;
; 0.264 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.384      ;
; 0.278 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_vs_r                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.399      ;
; 0.285 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.406      ;
; 0.286 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.038      ; 0.408      ;
; 0.293 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.304 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[15]                                                                                                                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[15]                                                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[0]                                                                                                                                                            ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[0]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                                                                                                                                                            ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                                                                                                                                                            ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[5]                                                                                                                                                            ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[5]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[11]                                                                                                                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[11]                                                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[13]                                                                                                                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[13]                                                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[6]                                                                                                                                                            ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[6]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[7]                                                                                                                                                            ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[7]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[9]                                                                                                                                                            ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[9]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[2]                                                                                                                                                            ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[2]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[4]                                                                                                                                                            ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[4]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[8]                                                                                                                                                            ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[8]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[14]                                                                                                                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[14]                                                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.429      ;
; 0.308 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.429      ;
; 0.308 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[10]                                                                                                                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[10]                                                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[12]                                                                                                                                                           ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[12]                                                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.310 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[6]                                                                                                                                                               ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[6]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.311 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.432      ;
; 0.311 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.432      ;
; 0.311 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.432      ;
; 0.312 ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.10                                                                                                                                                               ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.01                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.432      ;
; 0.313 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.434      ;
; 0.313 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.433      ;
; 0.315 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[4]                                                                                                                              ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[4]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.435      ;
; 0.315 ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.01                                                                                                                                                               ; I2C_AV_Config:u_I2C_AV_Config|mI2C_GO                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.435      ;
; 0.316 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                                                                                                                                                               ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.316 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a4~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.175      ; 0.595      ;
; 0.317 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a4~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.175      ; 0.596      ;
; 0.317 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.438      ;
; 0.319 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.440      ;
; 0.320 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[3]                                                                                                                              ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[3]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.440      ;
; 0.320 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.441      ;
; 0.321 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.442      ;
; 0.321 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.442      ;
; 0.322 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.443      ;
; 0.322 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a4~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.175      ; 0.601      ;
; 0.323 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[0]                                                                                                                              ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[0]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.443      ;
; 0.323 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a4~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.175      ; 0.602      ;
; 0.324 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.445      ;
; 0.326 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.447      ;
; 0.326 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.447      ;
; 0.327 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_vs_r                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.037      ; 0.448      ;
; 0.327 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 0.447      ;
; 0.327 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a4~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.175      ; 0.606      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'phat_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                               ;
+-------+---------------------------------------------+-----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                           ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+-----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.307 ; my_uart_tx:my_uart_tx1|num_tx[7]            ; my_uart_tx:my_uart_tx1|num_tx[7]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.313 ; my_uart_tx:my_uart_tx1|num_tx[5]            ; my_uart_tx:my_uart_tx1|num_tx[5]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.434      ;
; 0.314 ; my_uart_tx:my_uart_tx1|num_tx[3]            ; my_uart_tx:my_uart_tx1|num_tx[3]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.435      ;
; 0.326 ; my_uart_tx:my_uart_tx1|num_tx[1]            ; my_uart_tx:my_uart_tx1|num_tx[1]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.447      ;
; 0.326 ; my_uart_tx:my_uart_tx1|num_tx[4]            ; my_uart_tx:my_uart_tx1|num_tx[4]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.447      ;
; 0.329 ; my_uart_tx:my_uart_tx1|num_tx[6]            ; my_uart_tx:my_uart_tx1|num_tx[6]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.450      ;
; 0.374 ; my_uart_tx:my_uart_tx1|num_tx[7]            ; my_uart_tx:my_uart_tx1|rs232_tx_r ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.495      ;
; 0.381 ; my_uart_tx:my_uart_tx1|num_tx[0]            ; my_uart_tx:my_uart_tx1|num_tx[0]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.510      ;
; 0.393 ; my_uart_tx:my_uart_tx1|num_tx[5]            ; my_uart_tx:my_uart_tx1|rs232_tx_r ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.514      ;
; 0.400 ; my_uart_tx:my_uart_tx1|num_tx[2]            ; my_uart_tx:my_uart_tx1|num_tx[2]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.521      ;
; 0.462 ; my_uart_tx:my_uart_tx1|num_tx[5]            ; my_uart_tx:my_uart_tx1|num_tx[6]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.583      ;
; 0.463 ; my_uart_tx:my_uart_tx1|num_tx[3]            ; my_uart_tx:my_uart_tx1|num_tx[4]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.475 ; my_uart_tx:my_uart_tx1|num_tx[1]            ; my_uart_tx:my_uart_tx1|num_tx[2]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.596      ;
; 0.484 ; my_uart_tx:my_uart_tx1|num_tx[4]            ; my_uart_tx:my_uart_tx1|num_tx[5]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.605      ;
; 0.487 ; my_uart_tx:my_uart_tx1|num_tx[6]            ; my_uart_tx:my_uart_tx1|num_tx[7]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.608      ;
; 0.487 ; my_uart_tx:my_uart_tx1|num_tx[4]            ; my_uart_tx:my_uart_tx1|num_tx[6]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.608      ;
; 0.525 ; my_uart_tx:my_uart_tx1|num_tx[5]            ; my_uart_tx:my_uart_tx1|num_tx[7]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.646      ;
; 0.526 ; my_uart_tx:my_uart_tx1|num_tx[3]            ; my_uart_tx:my_uart_tx1|num_tx[5]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.647      ;
; 0.528 ; my_uart_tx:my_uart_tx1|num_tx[3]            ; my_uart_tx:my_uart_tx1|rs232_tx_r ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.649      ;
; 0.529 ; my_uart_tx:my_uart_tx1|num_tx[3]            ; my_uart_tx:my_uart_tx1|num_tx[6]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.650      ;
; 0.538 ; my_uart_tx:my_uart_tx1|num_tx[1]            ; my_uart_tx:my_uart_tx1|num_tx[3]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.659      ;
; 0.541 ; my_uart_tx:my_uart_tx1|num_tx[1]            ; my_uart_tx:my_uart_tx1|num_tx[4]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.662      ;
; 0.550 ; my_uart_tx:my_uart_tx1|num_tx[4]            ; my_uart_tx:my_uart_tx1|num_tx[7]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.671      ;
; 0.558 ; my_uart_tx:my_uart_tx1|num_tx[2]            ; my_uart_tx:my_uart_tx1|num_tx[3]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.679      ;
; 0.561 ; my_uart_tx:my_uart_tx1|num_tx[2]            ; my_uart_tx:my_uart_tx1|num_tx[4]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.682      ;
; 0.564 ; my_uart_tx:my_uart_tx1|num_tx[7]            ; my_uart_tx:my_uart_tx1|num_tx[0]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.886      ;
; 0.592 ; my_uart_tx:my_uart_tx1|num_tx[3]            ; my_uart_tx:my_uart_tx1|num_tx[7]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.713      ;
; 0.604 ; my_uart_tx:my_uart_tx1|num_tx[1]            ; my_uart_tx:my_uart_tx1|num_tx[5]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.725      ;
; 0.607 ; my_uart_tx:my_uart_tx1|num_tx[1]            ; my_uart_tx:my_uart_tx1|num_tx[6]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.728      ;
; 0.623 ; my_uart_tx:my_uart_tx1|num_tx[4]            ; my_uart_tx:my_uart_tx1|num_tx[0]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.945      ;
; 0.624 ; my_uart_tx:my_uart_tx1|num_tx[2]            ; my_uart_tx:my_uart_tx1|num_tx[5]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.745      ;
; 0.627 ; my_uart_tx:my_uart_tx1|num_tx[2]            ; my_uart_tx:my_uart_tx1|num_tx[6]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.748      ;
; 0.670 ; my_uart_tx:my_uart_tx1|num_tx[1]            ; my_uart_tx:my_uart_tx1|num_tx[7]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.791      ;
; 0.690 ; my_uart_tx:my_uart_tx1|num_tx[2]            ; my_uart_tx:my_uart_tx1|num_tx[7]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.811      ;
; 0.731 ; my_uart_tx:my_uart_tx1|num_tx[0]            ; my_uart_tx:my_uart_tx1|num_tx[1]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 0.659      ;
; 0.731 ; my_uart_tx:my_uart_tx1|num_tx[1]            ; my_uart_tx:my_uart_tx1|num_tx[0]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 1.053      ;
; 0.734 ; my_uart_tx:my_uart_tx1|num_tx[0]            ; my_uart_tx:my_uart_tx1|num_tx[2]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 0.662      ;
; 0.734 ; my_uart_tx:my_uart_tx1|num_tx[6]            ; my_uart_tx:my_uart_tx1|rs232_tx_r ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.855      ;
; 0.738 ; my_uart_tx:my_uart_tx1|num_tx[6]            ; my_uart_tx:my_uart_tx1|num_tx[0]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 1.060      ;
; 0.757 ; my_uart_tx:my_uart_tx1|num_tx[2]            ; my_uart_tx:my_uart_tx1|num_tx[0]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 1.079      ;
; 0.781 ; my_uart_tx:my_uart_tx1|num_tx[3]            ; my_uart_tx:my_uart_tx1|num_tx[0]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 1.103      ;
; 0.789 ; my_uart_tx:my_uart_tx1|num_tx[7]            ; my_uart_tx:my_uart_tx1|num_tx[1]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.910      ;
; 0.789 ; my_uart_tx:my_uart_tx1|num_tx[7]            ; my_uart_tx:my_uart_tx1|num_tx[2]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.910      ;
; 0.789 ; my_uart_tx:my_uart_tx1|num_tx[7]            ; my_uart_tx:my_uart_tx1|num_tx[3]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.910      ;
; 0.789 ; my_uart_tx:my_uart_tx1|num_tx[7]            ; my_uart_tx:my_uart_tx1|num_tx[4]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.910      ;
; 0.789 ; my_uart_tx:my_uart_tx1|num_tx[7]            ; my_uart_tx:my_uart_tx1|num_tx[5]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.910      ;
; 0.789 ; my_uart_tx:my_uart_tx1|num_tx[7]            ; my_uart_tx:my_uart_tx1|num_tx[6]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.910      ;
; 0.797 ; my_uart_tx:my_uart_tx1|num_tx[0]            ; my_uart_tx:my_uart_tx1|num_tx[3]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 0.725      ;
; 0.800 ; my_uart_tx:my_uart_tx1|num_tx[0]            ; my_uart_tx:my_uart_tx1|num_tx[4]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 0.728      ;
; 0.825 ; my_uart_tx:my_uart_tx1|num_tx[5]            ; my_uart_tx:my_uart_tx1|num_tx[0]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 1.147      ;
; 0.827 ; my_uart_tx:my_uart_tx1|num_tx[4]            ; my_uart_tx:my_uart_tx1|rs232_tx_r ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.948      ;
; 0.848 ; my_uart_tx:my_uart_tx1|num_tx[4]            ; my_uart_tx:my_uart_tx1|num_tx[1]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.969      ;
; 0.848 ; my_uart_tx:my_uart_tx1|num_tx[4]            ; my_uart_tx:my_uart_tx1|num_tx[2]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.969      ;
; 0.848 ; my_uart_tx:my_uart_tx1|num_tx[4]            ; my_uart_tx:my_uart_tx1|num_tx[3]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.969      ;
; 0.863 ; my_uart_tx:my_uart_tx1|num_tx[0]            ; my_uart_tx:my_uart_tx1|num_tx[5]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 0.791      ;
; 0.866 ; my_uart_tx:my_uart_tx1|num_tx[0]            ; my_uart_tx:my_uart_tx1|num_tx[6]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 0.794      ;
; 0.929 ; my_uart_tx:my_uart_tx1|num_tx[0]            ; my_uart_tx:my_uart_tx1|num_tx[7]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 0.857      ;
; 0.963 ; my_uart_tx:my_uart_tx1|num_tx[6]            ; my_uart_tx:my_uart_tx1|num_tx[1]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.084      ;
; 0.963 ; my_uart_tx:my_uart_tx1|num_tx[6]            ; my_uart_tx:my_uart_tx1|num_tx[2]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.084      ;
; 0.963 ; my_uart_tx:my_uart_tx1|num_tx[6]            ; my_uart_tx:my_uart_tx1|num_tx[3]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.084      ;
; 0.963 ; my_uart_tx:my_uart_tx1|num_tx[6]            ; my_uart_tx:my_uart_tx1|num_tx[4]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.084      ;
; 0.963 ; my_uart_tx:my_uart_tx1|num_tx[6]            ; my_uart_tx:my_uart_tx1|num_tx[5]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.084      ;
; 0.982 ; my_uart_tx:my_uart_tx1|num_tx[2]            ; my_uart_tx:my_uart_tx1|num_tx[1]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.103      ;
; 1.003 ; video_binary:video_binary1|tx_int_r         ; my_uart_tx:my_uart_tx1|num_tx[0]  ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.466     ; 0.731      ;
; 1.006 ; my_uart_tx:my_uart_tx1|num_tx[3]            ; my_uart_tx:my_uart_tx1|num_tx[1]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.127      ;
; 1.006 ; my_uart_tx:my_uart_tx1|num_tx[3]            ; my_uart_tx:my_uart_tx1|num_tx[2]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.127      ;
; 1.050 ; my_uart_tx:my_uart_tx1|num_tx[5]            ; my_uart_tx:my_uart_tx1|num_tx[1]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.171      ;
; 1.050 ; my_uart_tx:my_uart_tx1|num_tx[5]            ; my_uart_tx:my_uart_tx1|num_tx[2]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.171      ;
; 1.050 ; my_uart_tx:my_uart_tx1|num_tx[5]            ; my_uart_tx:my_uart_tx1|num_tx[3]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.171      ;
; 1.050 ; my_uart_tx:my_uart_tx1|num_tx[5]            ; my_uart_tx:my_uart_tx1|num_tx[4]  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.171      ;
; 1.103 ; my_uart_tx:my_uart_tx1|num_tx[2]            ; my_uart_tx:my_uart_tx1|rs232_tx_r ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.224      ;
; 1.204 ; video_binary:video_binary1|tx_int_r         ; my_uart_tx:my_uart_tx1|num_tx[1]  ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.667     ; 0.731      ;
; 1.204 ; video_binary:video_binary1|tx_int_r         ; my_uart_tx:my_uart_tx1|num_tx[2]  ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.667     ; 0.731      ;
; 1.204 ; video_binary:video_binary1|tx_int_r         ; my_uart_tx:my_uart_tx1|num_tx[3]  ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.667     ; 0.731      ;
; 1.204 ; video_binary:video_binary1|tx_int_r         ; my_uart_tx:my_uart_tx1|num_tx[4]  ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.667     ; 0.731      ;
; 1.204 ; video_binary:video_binary1|tx_int_r         ; my_uart_tx:my_uart_tx1|num_tx[5]  ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.667     ; 0.731      ;
; 1.204 ; video_binary:video_binary1|tx_int_r         ; my_uart_tx:my_uart_tx1|num_tx[6]  ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.667     ; 0.731      ;
; 1.204 ; video_binary:video_binary1|tx_int_r         ; my_uart_tx:my_uart_tx1|num_tx[7]  ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.667     ; 0.731      ;
; 1.234 ; my_uart_tx:my_uart_tx1|num_tx[1]            ; my_uart_tx:my_uart_tx1|rs232_tx_r ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.355      ;
; 1.269 ; my_uart_tx:my_uart_tx1|num_tx[0]            ; my_uart_tx:my_uart_tx1|rs232_tx_r ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 1.197      ;
; 1.375 ; selector:selector1|chieu_xoay_rs232_r       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.561     ; 1.008      ;
; 1.462 ; video_binary:video_binary1|tx_int_r         ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.667     ; 0.989      ;
; 1.472 ; selector:selector1|centre_pos_x_rs232_r[10] ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.354     ; 1.312      ;
; 1.490 ; selector:selector1|centre_pos_x_rs232_r[11] ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.354     ; 1.330      ;
; 1.494 ; selector:selector1|centre_pos_y_rs232_r[11] ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.463     ; 1.225      ;
; 1.504 ; selector:selector1|angle_y_rs232_r[9]       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.614     ; 1.084      ;
; 1.542 ; selector:selector1|centre_pos_y_rs232_r[6]  ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.463     ; 1.273      ;
; 1.604 ; selector:selector1|centre_pos_y_rs232_r[10] ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.463     ; 1.335      ;
; 1.659 ; selector:selector1|centre_pos_y_rs232_r[8]  ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.463     ; 1.390      ;
; 1.690 ; selector:selector1|angle_x_rs232_r[4]       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.561     ; 1.323      ;
; 1.714 ; selector:selector1|centre_pos_x_rs232_r[6]  ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.354     ; 1.554      ;
; 1.716 ; selector:selector1|angle_y_rs232_r[8]       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.614     ; 1.296      ;
; 1.729 ; selector:selector1|angle_x_rs232_r[1]       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.561     ; 1.362      ;
; 1.729 ; selector:selector1|centre_pos_x_rs232_r[9]  ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.354     ; 1.569      ;
; 1.746 ; selector:selector1|centre_pos_x_rs232_r[3]  ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.354     ; 1.586      ;
; 1.750 ; selector:selector1|angle_x_rs232_r[3]       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.561     ; 1.383      ;
; 1.778 ; selector:selector1|angle_y_rs232_r[7]       ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.614     ; 1.358      ;
; 1.793 ; selector:selector1|centre_pos_y_rs232_r[7]  ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.561     ; 1.426      ;
; 1.802 ; selector:selector1|centre_pos_x_rs232_r[2]  ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.633     ; 1.363      ;
; 1.820 ; selector:selector1|centre_pos_x_rs232_r[7]  ; my_uart_tx:my_uart_tx1|rs232_tx_r ; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.354     ; 1.660      ;
+-------+---------------------------------------------+-----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CMOS_PCLK'                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                                                                                                                  ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 0.442 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.151      ; 1.606      ;
; 0.442 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.151      ; 1.606      ;
; 0.442 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.151      ; 1.606      ;
; 0.456 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.165      ; 1.606      ;
; 0.456 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.165      ; 1.606      ;
; 0.456 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.165      ; 1.606      ;
; 0.456 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.165      ; 1.606      ;
; 0.456 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.165      ; 1.606      ;
; 0.469 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.169      ; 1.597      ;
; 0.469 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.169      ; 1.597      ;
; 0.469 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.169      ; 1.597      ;
; 0.469 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.169      ; 1.597      ;
; 0.469 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.169      ; 1.597      ;
; 0.483 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.183      ; 1.597      ;
; 0.483 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.183      ; 1.597      ;
; 0.483 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.183      ; 1.597      ;
; 0.483 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.183      ; 1.597      ;
; 0.483 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.183      ; 1.597      ;
; 0.483 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.183      ; 1.597      ;
; 0.483 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.183      ; 1.597      ;
; 0.483 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.183      ; 1.597      ;
; 0.483 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.183      ; 1.597      ;
; 0.483 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.183      ; 1.597      ;
; 0.483 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.183      ; 1.597      ;
; 0.529 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.247      ; 1.615      ;
; 0.529 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.247      ; 1.615      ;
; 0.529 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.247      ; 1.615      ;
; 0.538 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.256      ; 1.615      ;
; 0.538 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.256      ; 1.615      ;
; 0.538 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.256      ; 1.615      ;
; 0.538 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.333      ; 1.692      ;
; 0.538 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.256      ; 1.615      ;
; 0.538 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.256      ; 1.615      ;
; 0.556 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.233      ; 1.574      ;
; 0.556 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.233      ; 1.574      ;
; 0.556 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.233      ; 1.574      ;
; 0.556 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.233      ; 1.574      ;
; 0.556 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.233      ; 1.574      ;
; 0.568 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.247      ; 1.576      ;
; 0.568 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.247      ; 1.576      ;
; 0.568 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.247      ; 1.576      ;
; 0.569 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.274      ; 1.602      ;
; 0.569 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.274      ; 1.602      ;
; 0.569 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.274      ; 1.602      ;
; 0.569 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.274      ; 1.602      ;
; 0.569 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.274      ; 1.602      ;
; 0.569 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.274      ; 1.602      ;
; 0.569 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.274      ; 1.602      ;
; 0.569 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.269      ; 1.597      ;
; 0.569 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.269      ; 1.597      ;
; 0.569 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.274      ; 1.602      ;
; 0.569 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.274      ; 1.602      ;
; 0.569 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.269      ; 1.597      ;
; 0.569 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.269      ; 1.597      ;
; 0.569 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.269      ; 1.597      ;
; 0.569 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.269      ; 1.597      ;
; 0.569 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.269      ; 1.597      ;
; 0.570 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.247      ; 1.574      ;
; 0.570 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.247      ; 1.574      ;
; 0.570 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.247      ; 1.574      ;
; 0.577 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.256      ; 1.576      ;
; 0.577 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.256      ; 1.576      ;
; 0.577 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.256      ; 1.576      ;
; 0.577 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.333      ; 1.653      ;
; 0.577 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.256      ; 1.576      ;
; 0.577 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.256      ; 1.576      ;
; 0.579 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.256      ; 1.574      ;
; 0.579 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.256      ; 1.574      ;
; 0.579 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.256      ; 1.574      ;
; 0.579 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.333      ; 1.651      ;
; 0.579 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.256      ; 1.574      ;
; 0.579 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.256      ; 1.574      ;
; 0.589 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.296      ; 1.604      ;
; 0.589 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.296      ; 1.604      ;
; 0.589 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.296      ; 1.604      ;
; 0.589 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.296      ; 1.604      ;
; 0.595 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.233      ; 1.535      ;
; 0.595 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.233      ; 1.535      ;
; 0.595 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.233      ; 1.535      ;
; 0.595 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.233      ; 1.535      ;
; 0.595 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.233      ; 1.535      ;
; 0.597 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.233      ; 1.533      ;
; 0.597 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.233      ; 1.533      ;
; 0.597 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.233      ; 1.533      ;
; 0.597 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.233      ; 1.533      ;
; 0.597 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.233      ; 1.533      ;
; 0.603 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.310      ; 1.604      ;
; 0.603 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.310      ; 1.604      ;
; 0.603 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.310      ; 1.604      ;
; 0.608 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.269      ; 1.558      ;
; 0.608 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.269      ; 1.558      ;
; 0.608 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.269      ; 1.558      ;
; 0.608 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.269      ; 1.558      ;
; 0.608 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.269      ; 1.558      ;
; 0.608 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.269      ; 1.558      ;
; 0.608 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.269      ; 1.558      ;
; 0.610 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.269      ; 1.556      ;
; 0.610 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.269      ; 1.556      ;
; 0.610 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.269      ; 1.556      ;
; 0.610 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.269      ; 1.556      ;
+-------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                                                                                                                                ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 6.694 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20]                                        ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.349     ; 1.894      ;
; 6.694 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20]                                        ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.349     ; 1.894      ;
; 6.779 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22]                                        ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.349     ; 1.809      ;
; 6.779 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22]                                        ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.349     ; 1.809      ;
; 6.801 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13]                                        ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.349     ; 1.787      ;
; 6.801 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13]                                        ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.349     ; 1.787      ;
; 6.861 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]                                         ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.349     ; 1.727      ;
; 6.861 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]                                         ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.349     ; 1.727      ;
; 6.932 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21]                                        ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.349     ; 1.656      ;
; 6.932 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21]                                        ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.349     ; 1.656      ;
; 6.954 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17]                                        ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.349     ; 1.634      ;
; 6.954 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17]                                        ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.349     ; 1.634      ;
; 6.955 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12]                                        ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.349     ; 1.633      ;
; 6.955 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12]                                        ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.349     ; 1.633      ;
; 6.956 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16]                                        ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.349     ; 1.632      ;
; 6.956 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16]                                        ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.349     ; 1.632      ;
; 6.976 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14]                                        ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.349     ; 1.612      ;
; 6.976 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14]                                        ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.349     ; 1.612      ;
; 7.020 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19]                                        ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.349     ; 1.568      ;
; 7.020 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19]                                        ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.349     ; 1.568      ;
; 7.050 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]                                         ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.350     ; 1.537      ;
; 7.050 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]                                         ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.350     ; 1.537      ;
; 7.054 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]                                         ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.350     ; 1.533      ;
; 7.054 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]                                         ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.350     ; 1.533      ;
; 7.066 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]                                         ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.350     ; 1.521      ;
; 7.066 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]                                         ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.350     ; 1.521      ;
; 7.083 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]                                         ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.350     ; 1.504      ;
; 7.083 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]                                         ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.350     ; 1.504      ;
; 7.091 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18]                                        ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.349     ; 1.497      ;
; 7.091 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18]                                        ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.349     ; 1.497      ;
; 7.093 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15]                                        ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.349     ; 1.495      ;
; 7.093 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15]                                        ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.349     ; 1.495      ;
; 7.132 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11]                                        ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.350     ; 1.455      ;
; 7.132 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11]                                        ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.350     ; 1.455      ;
; 7.135 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]                                         ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.350     ; 1.452      ;
; 7.135 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]                                         ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.350     ; 1.452      ;
; 7.151 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]                                         ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.350     ; 1.436      ;
; 7.151 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]                                         ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.350     ; 1.436      ;
; 7.185 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10]                                        ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.350     ; 1.402      ;
; 7.185 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10]                                        ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.350     ; 1.402      ;
; 7.207 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]                                         ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.350     ; 1.380      ;
; 7.207 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]                                         ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.350     ; 1.380      ;
; 7.225 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]                                         ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.350     ; 1.362      ;
; 7.225 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]                                         ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.350     ; 1.362      ;
; 7.246 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]                                         ; system_ctrl:u_system_ctrl|sysrst_nr1                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.350     ; 1.341      ;
; 7.246 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]                                         ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                   ; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -1.350     ; 1.341      ;
; 8.027 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.042     ; 1.918      ;
; 8.027 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.042     ; 1.918      ;
; 8.027 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.042     ; 1.918      ;
; 8.027 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.042     ; 1.918      ;
; 8.027 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.042     ; 1.918      ;
; 8.027 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.042     ; 1.918      ;
; 8.033 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.041     ; 1.913      ;
; 8.033 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.041     ; 1.913      ;
; 8.033 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[4] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.041     ; 1.913      ;
; 8.033 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.041     ; 1.913      ;
; 8.033 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[3] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.041     ; 1.913      ;
; 8.033 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.041     ; 1.913      ;
; 8.033 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.041     ; 1.913      ;
; 8.033 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.041     ; 1.913      ;
; 8.033 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.041     ; 1.913      ;
; 8.033 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.041     ; 1.913      ;
; 8.033 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.041     ; 1.913      ;
; 8.033 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.041     ; 1.913      ;
; 8.033 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.041     ; 1.913      ;
; 8.033 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.041     ; 1.913      ;
; 8.071 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.099      ; 1.983      ;
; 8.071 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.099      ; 1.983      ;
; 8.071 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.099      ; 1.983      ;
; 8.071 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.099      ; 1.983      ;
; 8.071 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.099      ; 1.983      ;
; 8.071 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.099      ; 1.983      ;
; 8.071 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.099      ; 1.983      ;
; 8.071 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.099      ; 1.983      ;
; 8.071 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.099      ; 1.983      ;
; 8.071 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.099      ; 1.983      ;
; 8.071 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.099      ; 1.983      ;
; 8.071 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.099      ; 1.983      ;
; 8.071 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.099      ; 1.983      ;
; 8.071 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.099      ; 1.983      ;
; 8.071 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.099      ; 1.983      ;
; 8.071 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; 0.099      ; 1.983      ;
; 8.071 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.040     ; 1.876      ;
; 8.071 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.040     ; 1.876      ;
; 8.071 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.040     ; 1.876      ;
; 8.071 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.040     ; 1.876      ;
; 8.071 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.040     ; 1.876      ;
; 8.071 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.040     ; 1.876      ;
; 8.077 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.039     ; 1.871      ;
; 8.077 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.039     ; 1.871      ;
; 8.077 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[4] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.039     ; 1.871      ;
; 8.077 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.039     ; 1.871      ;
; 8.077 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[3] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.039     ; 1.871      ;
; 8.077 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.039     ; 1.871      ;
; 8.077 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.039     ; 1.871      ;
; 8.077 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.039     ; 1.871      ;
; 8.077 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.039     ; 1.871      ;
; 8.077 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.039     ; 1.871      ;
; 8.077 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.039     ; 1.871      ;
; 8.077 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 10.000       ; -0.039     ; 1.871      ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                                                                                                                               ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 7.976 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.093     ; 1.918      ;
; 7.976 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.093     ; 1.918      ;
; 7.976 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.093     ; 1.918      ;
; 7.976 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.093     ; 1.918      ;
; 7.976 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.093     ; 1.918      ;
; 8.020 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.091     ; 1.876      ;
; 8.020 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.091     ; 1.876      ;
; 8.020 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.091     ; 1.876      ;
; 8.020 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.091     ; 1.876      ;
; 8.020 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.091     ; 1.876      ;
; 8.046 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.048      ; 1.957      ;
; 8.046 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.048      ; 1.957      ;
; 8.046 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.048      ; 1.957      ;
; 8.080 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.094     ; 1.813      ;
; 8.080 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.094     ; 1.813      ;
; 8.083 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a4~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.048      ; 1.974      ;
; 8.125 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.093     ; 1.769      ;
; 8.125 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.050      ; 1.880      ;
; 8.125 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.050      ; 1.880      ;
; 8.125 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.050      ; 1.880      ;
; 8.130 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.094     ; 1.763      ;
; 8.130 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.094     ; 1.763      ;
; 8.130 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.094     ; 1.763      ;
; 8.130 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.094     ; 1.763      ;
; 8.130 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.094     ; 1.763      ;
; 8.130 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.094     ; 1.763      ;
; 8.130 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.094     ; 1.763      ;
; 8.130 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.094     ; 1.763      ;
; 8.134 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.092     ; 1.761      ;
; 8.134 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.092     ; 1.761      ;
; 8.182 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.091     ; 1.714      ;
; 8.188 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a4~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; 0.050      ; 1.871      ;
; 8.197 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.092     ; 1.698      ;
; 8.197 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.092     ; 1.698      ;
; 8.197 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.092     ; 1.698      ;
; 8.197 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.092     ; 1.698      ;
; 8.197 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.092     ; 1.698      ;
; 8.197 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.092     ; 1.698      ;
; 8.197 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.092     ; 1.698      ;
; 8.197 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.092     ; 1.698      ;
; 8.293 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR3                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.106     ; 1.588      ;
; 8.293 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR1                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.106     ; 1.588      ;
; 8.294 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[0]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.102     ; 1.591      ;
; 8.294 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.102     ; 1.591      ;
; 8.294 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[2]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.102     ; 1.591      ;
; 8.294 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.102     ; 1.591      ;
; 8.294 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[4]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.102     ; 1.591      ;
; 8.294 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[5]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.102     ; 1.591      ;
; 8.294 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[6]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.102     ; 1.591      ;
; 8.294 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[7]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.102     ; 1.591      ;
; 8.294 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[8]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.102     ; 1.591      ;
; 8.294 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[9]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.102     ; 1.591      ;
; 8.294 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[10]                                                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.102     ; 1.591      ;
; 8.294 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[11]                                                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.102     ; 1.591      ;
; 8.294 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[12]                                                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.102     ; 1.591      ;
; 8.294 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[13]                                                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.102     ; 1.591      ;
; 8.294 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[14]                                                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.102     ; 1.591      ;
; 8.294 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[15]                                                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.102     ; 1.591      ;
; 8.294 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[0]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.111     ; 1.582      ;
; 8.294 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[1]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.111     ; 1.582      ;
; 8.294 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[2]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.111     ; 1.582      ;
; 8.294 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[3]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.111     ; 1.582      ;
; 8.294 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[4]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.111     ; 1.582      ;
; 8.294 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.111     ; 1.582      ;
; 8.294 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[1]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.111     ; 1.582      ;
; 8.294 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.111     ; 1.582      ;
; 8.294 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.111     ; 1.582      ;
; 8.294 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.111     ; 1.582      ;
; 8.294 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.111     ; 1.582      ;
; 8.294 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[6]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.111     ; 1.582      ;
; 8.294 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.111     ; 1.582      ;
; 8.294 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW1                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.110     ; 1.583      ;
; 8.294 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW2                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.110     ; 1.583      ;
; 8.294 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW3                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.110     ; 1.583      ;
; 8.294 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR2                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.110     ; 1.583      ;
; 8.294 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|END                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.111     ; 1.582      ;
; 8.294 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[5]                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.111     ; 1.582      ;
; 8.294 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r1                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.090     ; 1.603      ;
; 8.294 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.090     ; 1.603      ;
; 8.294 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.090     ; 1.603      ;
; 8.294 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.090     ; 1.603      ;
; 8.294 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.090     ; 1.603      ;
; 8.295 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.091     ; 1.601      ;
; 8.295 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.091     ; 1.601      ;
; 8.295 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.091     ; 1.601      ;
; 8.295 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.091     ; 1.601      ;
; 8.295 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.091     ; 1.601      ;
; 8.295 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.091     ; 1.601      ;
; 8.295 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.091     ; 1.601      ;
; 8.295 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.091     ; 1.601      ;
; 8.295 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.091     ; 1.601      ;
; 8.295 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.091     ; 1.601      ;
; 8.295 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.087     ; 1.605      ;
; 8.295 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.087     ; 1.605      ;
; 8.295 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.087     ; 1.605      ;
; 8.295 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.087     ; 1.605      ;
; 8.295 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.087     ; 1.605      ;
; 8.295 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.087     ; 1.605      ;
; 8.295 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.087     ; 1.605      ;
; 8.295 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 10.000       ; -0.087     ; 1.605      ;
+-------+------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CMOS_PCLK'                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                                                                                                                                                                                                  ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -0.317 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.516      ; 1.363      ;
; -0.317 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.516      ; 1.363      ;
; -0.317 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.516      ; 1.363      ;
; -0.317 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.516      ; 1.363      ;
; -0.317 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.516      ; 1.363      ;
; -0.317 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.516      ; 1.363      ;
; -0.317 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.516      ; 1.363      ;
; -0.317 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.516      ; 1.363      ;
; -0.312 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.575      ; 1.427      ;
; -0.312 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.575      ; 1.427      ;
; -0.312 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.575      ; 1.427      ;
; -0.296 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.559      ; 1.427      ;
; -0.296 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.559      ; 1.427      ;
; -0.296 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.559      ; 1.427      ;
; -0.296 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.559      ; 1.427      ;
; -0.294 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.532      ; 1.402      ;
; -0.294 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.532      ; 1.402      ;
; -0.294 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.532      ; 1.402      ;
; -0.294 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.532      ; 1.402      ;
; -0.294 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.532      ; 1.402      ;
; -0.294 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.532      ; 1.402      ;
; -0.294 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.532      ; 1.402      ;
; -0.290 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.516      ; 1.390      ;
; -0.290 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.516      ; 1.390      ;
; -0.290 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.516      ; 1.390      ;
; -0.290 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.516      ; 1.390      ;
; -0.290 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.516      ; 1.390      ;
; -0.290 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.516      ; 1.390      ;
; -0.290 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.516      ; 1.390      ;
; -0.290 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.516      ; 1.390      ;
; -0.289 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.598      ; 1.473      ;
; -0.281 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.575      ; 1.458      ;
; -0.281 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.575      ; 1.458      ;
; -0.281 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.575      ; 1.458      ;
; -0.276 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.516      ; 1.404      ;
; -0.276 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.516      ; 1.404      ;
; -0.276 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.516      ; 1.404      ;
; -0.276 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.516      ; 1.404      ;
; -0.276 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.516      ; 1.404      ;
; -0.276 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.516      ; 1.404      ;
; -0.276 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.516      ; 1.404      ;
; -0.276 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.516      ; 1.404      ;
; -0.267 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.575      ; 1.472      ;
; -0.267 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.575      ; 1.472      ;
; -0.267 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.575      ; 1.472      ;
; -0.266 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.494      ; 1.392      ;
; -0.266 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.494      ; 1.392      ;
; -0.266 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.494      ; 1.392      ;
; -0.266 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.494      ; 1.392      ;
; -0.266 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.494      ; 1.392      ;
; -0.265 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.518      ; 1.417      ;
; -0.265 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.518      ; 1.417      ;
; -0.265 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.559      ; 1.458      ;
; -0.265 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.518      ; 1.417      ;
; -0.265 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.559      ; 1.458      ;
; -0.265 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.559      ; 1.458      ;
; -0.265 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.518      ; 1.417      ;
; -0.265 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.518      ; 1.417      ;
; -0.265 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.559      ; 1.458      ;
; -0.263 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.537      ; 1.438      ;
; -0.263 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.537      ; 1.438      ;
; -0.263 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.537      ; 1.438      ;
; -0.263 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.537      ; 1.438      ;
; -0.263 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.537      ; 1.438      ;
; -0.263 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.537      ; 1.438      ;
; -0.263 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.537      ; 1.438      ;
; -0.263 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.537      ; 1.438      ;
; -0.263 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.537      ; 1.438      ;
; -0.261 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.532      ; 1.435      ;
; -0.261 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.532      ; 1.435      ;
; -0.261 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.532      ; 1.435      ;
; -0.261 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.532      ; 1.435      ;
; -0.261 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.532      ; 1.435      ;
; -0.261 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.532      ; 1.435      ;
; -0.261 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.532      ; 1.435      ;
; -0.256 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.509      ; 1.417      ;
; -0.256 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.509      ; 1.417      ;
; -0.256 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.509      ; 1.417      ;
; -0.256 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.598      ; 1.506      ;
; -0.251 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.559      ; 1.472      ;
; -0.251 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.559      ; 1.472      ;
; -0.251 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.559      ; 1.472      ;
; -0.251 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.559      ; 1.472      ;
; -0.243 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.532      ; 1.453      ;
; -0.243 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.532      ; 1.453      ;
; -0.243 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.532      ; 1.453      ;
; -0.243 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.532      ; 1.453      ;
; -0.243 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.532      ; 1.453      ;
; -0.243 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.532      ; 1.453      ;
; -0.243 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.532      ; 1.453      ;
; -0.238 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.598      ; 1.524      ;
; -0.233 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.494      ; 1.425      ;
; -0.233 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.494      ; 1.425      ;
; -0.233 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.494      ; 1.425      ;
; -0.233 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.494      ; 1.425      ;
; -0.233 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.494      ; 1.425      ;
; -0.232 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.518      ; 1.450      ;
; -0.232 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.518      ; 1.450      ;
; -0.232 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.518      ; 1.450      ;
; -0.232 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.518      ; 1.450      ;
+--------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                              ; To Node                                                                                                                                                                                                               ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.707 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.083      ; 0.894      ;
; 0.707 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.083      ; 0.894      ;
; 0.707 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.083      ; 0.894      ;
; 0.707 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.083      ; 0.894      ;
; 0.707 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.083      ; 0.894      ;
; 0.707 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.083      ; 0.894      ;
; 0.707 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.083      ; 0.894      ;
; 0.707 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.083      ; 0.894      ;
; 0.707 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.083      ; 0.894      ;
; 0.707 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.083      ; 0.894      ;
; 0.858 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.083      ; 1.045      ;
; 0.858 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.083      ; 1.045      ;
; 0.858 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.083      ; 1.045      ;
; 0.858 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.083      ; 1.045      ;
; 0.858 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.083      ; 1.045      ;
; 0.858 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.083      ; 1.045      ;
; 0.858 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.083      ; 1.045      ;
; 0.858 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.083      ; 1.045      ;
; 0.858 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.083      ; 1.045      ;
; 0.858 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.083      ; 1.045      ;
; 0.969 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a4~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.221      ; 1.314      ;
; 0.992 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.220      ; 1.322      ;
; 0.992 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.220      ; 1.322      ;
; 0.992 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.220      ; 1.322      ;
; 0.995 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.179      ;
; 0.995 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.179      ;
; 0.995 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.179      ;
; 0.995 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.179      ;
; 0.995 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.179      ;
; 0.995 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.179      ;
; 0.995 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.179      ;
; 0.995 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.179      ;
; 1.000 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.185      ;
; 1.024 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.083      ; 1.211      ;
; 1.024 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.083      ; 1.211      ;
; 1.024 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.083      ; 1.211      ;
; 1.024 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.083      ; 1.211      ;
; 1.024 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.083      ; 1.211      ;
; 1.024 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.083      ; 1.211      ;
; 1.024 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.083      ; 1.211      ;
; 1.024 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.083      ; 1.211      ;
; 1.024 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.083      ; 1.211      ;
; 1.024 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.083      ; 1.211      ;
; 1.043 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.227      ;
; 1.043 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.227      ;
; 1.060 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r0                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.274      ; 1.438      ;
; 1.120 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a4~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.221      ; 1.465      ;
; 1.142 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.327      ;
; 1.142 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.327      ;
; 1.142 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.327      ;
; 1.142 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.327      ;
; 1.142 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.327      ;
; 1.143 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.220      ; 1.473      ;
; 1.143 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.220      ; 1.473      ;
; 1.143 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.220      ; 1.473      ;
; 1.147 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.331      ;
; 1.147 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.331      ;
; 1.147 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.331      ;
; 1.147 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.331      ;
; 1.147 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.331      ;
; 1.147 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.331      ;
; 1.147 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.331      ;
; 1.147 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.331      ;
; 1.162 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.347      ;
; 1.175 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.360      ;
; 1.175 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.360      ;
; 1.175 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.360      ;
; 1.175 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.360      ;
; 1.175 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.360      ;
; 1.175 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.360      ;
; 1.175 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.360      ;
; 1.175 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.360      ;
; 1.175 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.360      ;
; 1.175 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.360      ;
; 1.207 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.391      ;
; 1.207 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.391      ;
; 1.246 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.085      ; 1.435      ;
; 1.247 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CTRL_CLK                                                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 1.419      ;
; 1.247 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 1.419      ;
; 1.247 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 1.419      ;
; 1.247 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.10                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 1.419      ;
; 1.247 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.01                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 1.419      ;
; 1.247 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|mI2C_GO                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 1.419      ;
; 1.247 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.00                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 1.419      ;
; 1.247 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|mI2C_WR                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 1.419      ;
; 1.248 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.423      ;
; 1.248 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SCLK                                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.423      ;
; 1.253 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.438      ;
; 1.253 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.438      ;
; 1.253 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.438      ;
; 1.253 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.438      ;
; 1.253 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.438      ;
; 1.253 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.438      ;
; 1.253 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.438      ;
; 1.253 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.438      ;
; 1.253 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.438      ;
; 1.253 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.438      ;
; 1.254 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[0]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 1.427      ;
; 1.254 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 1.427      ;
; 1.254 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[2]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 1.427      ;
+-------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                              ; To Node                                                                                                                                                                                                                ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.891 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 1.009      ;
; 0.891 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 1.009      ;
; 0.891 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 1.009      ;
; 0.891 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[7]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 1.009      ;
; 0.891 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 1.009      ;
; 0.891 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 1.009      ;
; 0.891 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 1.009      ;
; 0.891 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 1.009      ;
; 0.891 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 1.009      ;
; 0.891 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 1.009      ;
; 0.891 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 1.009      ;
; 0.891 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 1.009      ;
; 0.891 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 1.009      ;
; 0.908 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 1.027      ;
; 0.908 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 1.027      ;
; 0.908 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 1.027      ;
; 0.908 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 1.027      ;
; 0.908 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 1.027      ;
; 0.908 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 1.027      ;
; 0.908 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 1.027      ;
; 0.908 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 1.027      ;
; 0.908 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 1.027      ;
; 0.908 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[4]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 1.027      ;
; 0.908 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 1.027      ;
; 1.042 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 1.160      ;
; 1.042 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 1.160      ;
; 1.042 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 1.160      ;
; 1.042 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[7]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 1.160      ;
; 1.042 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 1.160      ;
; 1.042 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 1.160      ;
; 1.042 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 1.160      ;
; 1.042 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 1.160      ;
; 1.042 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 1.160      ;
; 1.042 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 1.160      ;
; 1.042 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 1.160      ;
; 1.042 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 1.160      ;
; 1.042 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 1.160      ;
; 1.059 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 1.178      ;
; 1.059 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 1.178      ;
; 1.059 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 1.178      ;
; 1.059 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 1.178      ;
; 1.059 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 1.178      ;
; 1.059 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 1.178      ;
; 1.059 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 1.178      ;
; 1.059 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 1.178      ;
; 1.059 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 1.178      ;
; 1.059 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[4]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 1.178      ;
; 1.059 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 1.178      ;
; 1.062 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.033      ; 1.179      ;
; 1.062 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.033      ; 1.179      ;
; 1.067 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[7] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 1.185      ;
; 1.067 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[6] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 1.185      ;
; 1.067 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 1.185      ;
; 1.067 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 1.185      ;
; 1.067 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 1.185      ;
; 1.067 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 1.185      ;
; 1.075 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 1.194      ;
; 1.075 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 1.194      ;
; 1.075 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]               ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 1.194      ;
; 1.075 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 1.194      ;
; 1.075 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 1.194      ;
; 1.075 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[2]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 1.194      ;
; 1.075 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 1.194      ;
; 1.075 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[3]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 1.194      ;
; 1.075 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 1.194      ;
; 1.075 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 1.194      ;
; 1.075 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 1.194      ;
; 1.075 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 1.194      ;
; 1.195 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 1.313      ;
; 1.195 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 1.313      ;
; 1.195 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 1.313      ;
; 1.195 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[7]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 1.313      ;
; 1.195 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 1.313      ;
; 1.195 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 1.313      ;
; 1.195 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 1.313      ;
; 1.195 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 1.313      ;
; 1.195 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 1.313      ;
; 1.195 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 1.313      ;
; 1.195 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 1.313      ;
; 1.195 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 1.313      ;
; 1.195 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 1.313      ;
; 1.203 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 1.321      ;
; 1.203 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 1.321      ;
; 1.203 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[4] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 1.321      ;
; 1.203 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 1.321      ;
; 1.203 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[3] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 1.321      ;
; 1.203 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 1.321      ;
; 1.203 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 1.321      ;
; 1.203 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 1.321      ;
; 1.203 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 1.321      ;
; 1.203 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 1.321      ;
; 1.203 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 1.321      ;
; 1.203 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 1.321      ;
; 1.203 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 1.321      ;
; 1.203 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 1.321      ;
; 1.205 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 1.324      ;
; 1.205 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 1.324      ;
; 1.205 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 1.324      ;
; 1.205 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 1.324      ;
; 1.205 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 1.324      ;
+-------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CMOS_PCLK'                                                                            ;
+--------+--------------+----------------+------------+-----------+------------+---------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock     ; Clock Edge ; Target                                            ;
+--------+--------------+----------------+------------+-----------+------------+---------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; CMOS_PCLK ; Rise       ; CMOS_PCLK                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_valid           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|byte_state            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|angle_x_r[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|angle_x_r[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|angle_x_r[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|angle_x_r[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|angle_x_r[4]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|angle_x_r[5]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|angle_x_r[6]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|angle_x_r[7]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|angle_x_r[8]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|angle_x_r[9]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|angle_y_r[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|angle_y_r[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|angle_y_r[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|angle_y_r[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|angle_y_r[4]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|angle_y_r[5]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|angle_y_r[6]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|angle_y_r[7]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|angle_y_r[8]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|angle_y_r[9]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|bottom_pos_x_r[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|bottom_pos_x_r[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|bottom_pos_x_r[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|bottom_pos_x_r[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|bottom_pos_x_r[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|bottom_pos_x_r[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|bottom_pos_x_r[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|bottom_pos_x_r[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|bottom_pos_x_r[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|bottom_pos_x_r[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|bottom_pos_y_r[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|bottom_pos_y_r[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|bottom_pos_y_r[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|bottom_pos_y_r[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|bottom_pos_y_r[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|bottom_pos_y_r[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|bottom_pos_y_r[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|bottom_pos_y_r[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|bottom_pos_y_r[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|bottom_pos_y_r[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|centre_pos_x_r[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|centre_pos_x_r[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|centre_pos_x_r[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|centre_pos_x_r[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|centre_pos_x_r[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|centre_pos_x_r[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|centre_pos_x_r[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|centre_pos_x_r[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|centre_pos_x_r[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|centre_pos_x_r[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|centre_pos_y_r[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|centre_pos_y_r[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|centre_pos_y_r[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|centre_pos_y_r[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|centre_pos_y_r[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|centre_pos_y_r[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|centre_pos_y_r[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|centre_pos_y_r[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|centre_pos_y_r[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|centre_pos_y_r[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|chieu_xoay_r       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|left_pos_x_r[0]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|left_pos_x_r[1]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|left_pos_x_r[2]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|left_pos_x_r[3]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CMOS_PCLK ; Rise       ; analyst_image1:analyst_image_1|left_pos_x_r[4]    ;
+--------+--------------+----------------+------------+-----------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+-----------------+-------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                                                                                   ;
+-------+--------------+----------------+-----------------+-------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a4~porta_address_reg0    ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a4~porta_we_reg          ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a4~porta_datain_reg0     ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                             ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                            ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                            ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                            ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                            ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                            ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                            ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                             ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                             ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                             ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                             ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                             ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                             ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                             ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                             ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                             ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                   ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                                               ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                         ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]                 ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]                 ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]                 ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0]   ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2]   ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[3]   ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[4]   ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5]   ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5]                                          ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]                                          ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7]                                          ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8]                                          ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9]                                          ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                               ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[1]                               ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[2]                               ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[3]                               ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                               ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[5]                               ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[6]                               ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[0]                               ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[1]                               ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[2]                               ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[3]                               ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[4]                               ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[5]                               ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[6]                               ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                               ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[8]                               ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                                  ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                                  ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[2]                                                  ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[3]                                                  ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[4]                                                  ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                                  ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                                  ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[7]                                                  ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                                  ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                                  ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                                                                               ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                                                                               ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                                                                               ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                                               ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                                                                               ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                                               ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[16]                                                                                                               ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]                                                                                                               ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                                               ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                                               ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                                                                                ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                                                                                                                ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_ackr1                                                                                                                 ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_ackr2                                                                                                                 ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                         ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]                 ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]                 ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[0] ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[1] ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[2] ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[4] ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[5] ;
+-------+--------------+----------------+-----------------+-------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK'                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------+
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]    ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12]   ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13]   ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14]   ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15]   ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16]   ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17]   ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18]   ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19]   ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20]   ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21]   ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22]   ;
; 9.264  ; 9.448        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10]   ;
; 9.264  ; 9.448        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11]   ;
; 9.264  ; 9.448        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]    ;
; 9.264  ; 9.448        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]    ;
; 9.264  ; 9.448        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]    ;
; 9.264  ; 9.448        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]    ;
; 9.264  ; 9.448        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]    ;
; 9.264  ; 9.448        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]    ;
; 9.264  ; 9.448        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]    ;
; 9.264  ; 9.448        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]    ;
; 9.264  ; 9.448        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]    ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]           ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]           ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2]           ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|observablevcoout ;
; 9.439  ; 9.439        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; phat_pll1|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.439  ; 9.439        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; phat_pll1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.439  ; 9.439        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; phat_pll1|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[0]|clk                         ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[12]|clk                        ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[13]|clk                        ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[14]|clk                        ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[15]|clk                        ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[16]|clk                        ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[17]|clk                        ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[18]|clk                        ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[19]|clk                        ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[20]|clk                        ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[21]|clk                        ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[22]|clk                        ;
; 9.444  ; 9.444        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[10]|clk                        ;
; 9.444  ; 9.444        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[11]|clk                        ;
; 9.444  ; 9.444        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[1]|clk                         ;
; 9.444  ; 9.444        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[2]|clk                         ;
; 9.444  ; 9.444        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[3]|clk                         ;
; 9.444  ; 9.444        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[4]|clk                         ;
; 9.444  ; 9.444        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[5]|clk                         ;
; 9.444  ; 9.444        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[6]|clk                         ;
; 9.444  ; 9.444        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[7]|clk                         ;
; 9.444  ; 9.444        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[8]|clk                         ;
; 9.444  ; 9.444        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[9]|clk                         ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~input|o                                                   ;
; 9.450  ; 9.450        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|inclk[0]         ;
; 9.467  ; 9.467        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~inputclkctrl|inclk[0]                                     ;
; 9.467  ; 9.467        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~inputclkctrl|outclk                                       ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~input|i                                                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~input|i                                                   ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]    ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10]   ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11]   ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12]   ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13]   ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14]   ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15]   ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16]   ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17]   ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18]   ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19]   ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]    ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20]   ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21]   ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22]   ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]    ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]    ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]    ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]    ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]    ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]    ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]    ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]    ;
; 10.533 ; 10.533       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~inputclkctrl|inclk[0]                                     ;
; 10.533 ; 10.533       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~inputclkctrl|outclk                                       ;
; 10.549 ; 10.549       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|inclk[0]         ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~input|o                                                   ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[0]|clk                         ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[10]|clk                        ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[11]|clk                        ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[12]|clk                        ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[13]|clk                        ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[14]|clk                        ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[15]|clk                        ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[16]|clk                        ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[17]|clk                        ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[18]|clk                        ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[19]|clk                        ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[1]|clk                         ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[20]|clk                        ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[21]|clk                        ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a4~portb_address_reg0 ;
; 19.777 ; 19.961       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[10]                                                                                                                                 ;
; 19.777 ; 19.961       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[15]                                                                                                                                 ;
; 19.777 ; 19.961       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]                                                                                                                                  ;
; 19.781 ; 19.965       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r0                                                                                                                                             ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR1                                                                                                                                                   ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR3                                                                                                                                                   ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                                 ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SCLK                                                                                                                                                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                                                                                                             ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR2                                                                                                                                                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW1                                                                                                                                                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW2                                                                                                                                                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW3                                                                                                                                                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|END                                                                                                                                                     ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[0]                                                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[1]                                                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[2]                                                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[3]                                                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[4]                                                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[5]                                                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                                                                                            ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[1]                                                                                                                                                                            ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                                                                                                                                                                            ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                                                                                                                                                                            ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                                                                                                                                                                            ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                                                                                                                                                                            ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[6]                                                                                                                                                                            ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                                                                                                                                                                            ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                                                                                                                                                                               ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                                                                                                                                                                               ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[0]                                                                                                                                                                         ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[10]                                                                                                                                                                        ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[11]                                                                                                                                                                        ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[12]                                                                                                                                                                        ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[13]                                                                                                                                                                        ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[14]                                                                                                                                                                        ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[15]                                                                                                                                                                        ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                                                                                                                                                                         ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[2]                                                                                                                                                                         ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                                                                                                                                                                         ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[4]                                                                                                                                                                         ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[5]                                                                                                                                                                         ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[6]                                                                                                                                                                         ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[7]                                                                                                                                                                         ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[8]                                                                                                                                                                         ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[9]                                                                                                                                                                         ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_CTRL_CLK                                                                                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_GO                                                                                                                                                                                 ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mI2C_WR                                                                                                                                                                                 ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.00                                                                                                                                                                            ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.01                                                                                                                                                                            ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.10                                                                                                                                                                            ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r1                                                                                                                                             ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                                ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                                            ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                                            ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                                            ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                            ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                                            ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.010                                                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                                ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ;
; 19.799 ; 20.015       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                       ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'phat_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                    ;
+----------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                            ;
+----------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------------------------------------+
; 4340.051 ; 4340.235     ; 0.184          ; Low Pulse Width  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx:my_uart_tx1|num_tx[0]                                  ;
; 4340.074 ; 4340.290     ; 0.216          ; High Pulse Width ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx:my_uart_tx1|num_tx[1]                                  ;
; 4340.074 ; 4340.290     ; 0.216          ; High Pulse Width ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx:my_uart_tx1|num_tx[2]                                  ;
; 4340.074 ; 4340.290     ; 0.216          ; High Pulse Width ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx:my_uart_tx1|num_tx[3]                                  ;
; 4340.074 ; 4340.290     ; 0.216          ; High Pulse Width ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx:my_uart_tx1|num_tx[4]                                  ;
; 4340.074 ; 4340.290     ; 0.216          ; High Pulse Width ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx:my_uart_tx1|num_tx[5]                                  ;
; 4340.074 ; 4340.290     ; 0.216          ; High Pulse Width ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx:my_uart_tx1|num_tx[6]                                  ;
; 4340.074 ; 4340.290     ; 0.216          ; High Pulse Width ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx:my_uart_tx1|num_tx[7]                                  ;
; 4340.074 ; 4340.290     ; 0.216          ; High Pulse Width ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx:my_uart_tx1|rs232_tx_r                                 ;
; 4340.078 ; 4340.262     ; 0.184          ; Low Pulse Width  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx:my_uart_tx1|num_tx[1]                                  ;
; 4340.078 ; 4340.262     ; 0.184          ; Low Pulse Width  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx:my_uart_tx1|num_tx[2]                                  ;
; 4340.078 ; 4340.262     ; 0.184          ; Low Pulse Width  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx:my_uart_tx1|num_tx[3]                                  ;
; 4340.078 ; 4340.262     ; 0.184          ; Low Pulse Width  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx:my_uart_tx1|num_tx[4]                                  ;
; 4340.078 ; 4340.262     ; 0.184          ; Low Pulse Width  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx:my_uart_tx1|num_tx[5]                                  ;
; 4340.078 ; 4340.262     ; 0.184          ; Low Pulse Width  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx:my_uart_tx1|num_tx[6]                                  ;
; 4340.078 ; 4340.262     ; 0.184          ; Low Pulse Width  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx:my_uart_tx1|num_tx[7]                                  ;
; 4340.078 ; 4340.262     ; 0.184          ; Low Pulse Width  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx:my_uart_tx1|rs232_tx_r                                 ;
; 4340.100 ; 4340.316     ; 0.216          ; High Pulse Width ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx:my_uart_tx1|num_tx[0]                                  ;
; 4340.231 ; 4340.231     ; 0.000          ; Low Pulse Width  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx1|num_tx[0]|clk                                         ;
; 4340.258 ; 4340.258     ; 0.000          ; Low Pulse Width  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx1|num_tx[1]|clk                                         ;
; 4340.258 ; 4340.258     ; 0.000          ; Low Pulse Width  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx1|num_tx[2]|clk                                         ;
; 4340.258 ; 4340.258     ; 0.000          ; Low Pulse Width  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx1|num_tx[3]|clk                                         ;
; 4340.258 ; 4340.258     ; 0.000          ; Low Pulse Width  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx1|num_tx[4]|clk                                         ;
; 4340.258 ; 4340.258     ; 0.000          ; Low Pulse Width  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx1|num_tx[5]|clk                                         ;
; 4340.258 ; 4340.258     ; 0.000          ; Low Pulse Width  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx1|num_tx[6]|clk                                         ;
; 4340.258 ; 4340.258     ; 0.000          ; Low Pulse Width  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx1|num_tx[7]|clk                                         ;
; 4340.258 ; 4340.258     ; 0.000          ; Low Pulse Width  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx1|rs232_tx_r|clk                                        ;
; 4340.275 ; 4340.275     ; 0.000          ; High Pulse Width ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phat_pll1|altpll_component|auto_generated|clk[0]~clkctrl|inclk[0] ;
; 4340.275 ; 4340.275     ; 0.000          ; High Pulse Width ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phat_pll1|altpll_component|auto_generated|clk[0]~clkctrl|outclk   ;
; 4340.280 ; 4340.280     ; 0.000          ; Low Pulse Width  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phat_pll1|altpll_component|auto_generated|clk[0]~clkctrl|inclk[0] ;
; 4340.280 ; 4340.280     ; 0.000          ; Low Pulse Width  ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phat_pll1|altpll_component|auto_generated|clk[0]~clkctrl|outclk   ;
; 4340.296 ; 4340.296     ; 0.000          ; High Pulse Width ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx1|num_tx[1]|clk                                         ;
; 4340.296 ; 4340.296     ; 0.000          ; High Pulse Width ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx1|num_tx[2]|clk                                         ;
; 4340.296 ; 4340.296     ; 0.000          ; High Pulse Width ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx1|num_tx[3]|clk                                         ;
; 4340.296 ; 4340.296     ; 0.000          ; High Pulse Width ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx1|num_tx[4]|clk                                         ;
; 4340.296 ; 4340.296     ; 0.000          ; High Pulse Width ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx1|num_tx[5]|clk                                         ;
; 4340.296 ; 4340.296     ; 0.000          ; High Pulse Width ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx1|num_tx[6]|clk                                         ;
; 4340.296 ; 4340.296     ; 0.000          ; High Pulse Width ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx1|num_tx[7]|clk                                         ;
; 4340.296 ; 4340.296     ; 0.000          ; High Pulse Width ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx1|rs232_tx_r|clk                                        ;
; 4340.322 ; 4340.322     ; 0.000          ; High Pulse Width ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx1|num_tx[0]|clk                                         ;
; 8678.555 ; 8680.555     ; 2.000          ; Min Period       ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx:my_uart_tx1|num_tx[0]                                  ;
; 8678.555 ; 8680.555     ; 2.000          ; Min Period       ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx:my_uart_tx1|num_tx[1]                                  ;
; 8678.555 ; 8680.555     ; 2.000          ; Min Period       ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx:my_uart_tx1|num_tx[2]                                  ;
; 8678.555 ; 8680.555     ; 2.000          ; Min Period       ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx:my_uart_tx1|num_tx[3]                                  ;
; 8678.555 ; 8680.555     ; 2.000          ; Min Period       ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx:my_uart_tx1|num_tx[4]                                  ;
; 8678.555 ; 8680.555     ; 2.000          ; Min Period       ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx:my_uart_tx1|num_tx[5]                                  ;
; 8678.555 ; 8680.555     ; 2.000          ; Min Period       ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx:my_uart_tx1|num_tx[6]                                  ;
; 8678.555 ; 8680.555     ; 2.000          ; Min Period       ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx:my_uart_tx1|num_tx[7]                                  ;
; 8678.555 ; 8680.555     ; 2.000          ; Min Period       ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; my_uart_tx:my_uart_tx1|rs232_tx_r                                 ;
+----------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                   ;
+-------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-------------+------------+-------+-------+------------+-------------------------------------------------------+
; BUTTON_1    ; CMOS_PCLK  ; 1.282 ; 1.701 ; Rise       ; CMOS_PCLK                                             ;
; BUTTON_2    ; CMOS_PCLK  ; 1.143 ; 1.550 ; Rise       ; CMOS_PCLK                                             ;
; CMOS_DB[*]  ; CMOS_PCLK  ; 1.337 ; 2.199 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[0] ; CMOS_PCLK  ; 1.072 ; 1.868 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[1] ; CMOS_PCLK  ; 0.809 ; 1.550 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[2] ; CMOS_PCLK  ; 0.975 ; 1.735 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[3] ; CMOS_PCLK  ; 0.811 ; 1.549 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[4] ; CMOS_PCLK  ; 1.197 ; 1.988 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[5] ; CMOS_PCLK  ; 1.145 ; 1.962 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[6] ; CMOS_PCLK  ; 1.337 ; 2.199 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[7] ; CMOS_PCLK  ; 1.159 ; 1.953 ; Rise       ; CMOS_PCLK                                             ;
; CMOS_HREF   ; CMOS_PCLK  ; 2.791 ; 3.465 ; Rise       ; CMOS_PCLK                                             ;
; CMOS_VSYNC  ; CMOS_PCLK  ; 2.811 ; 3.815 ; Rise       ; CMOS_PCLK                                             ;
; BUTTON_3    ; CLOCK      ; 3.094 ; 3.722 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_SDAT   ; CLOCK      ; 3.437 ; 4.321 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; S_DB[*]     ; CLOCK      ; 2.493 ; 3.276 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[4]    ; CLOCK      ; 2.315 ; 3.073 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[10]   ; CLOCK      ; 2.336 ; 3.112 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[15]   ; CLOCK      ; 2.493 ; 3.276 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+-------------+------------+-------+-------+------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                      ;
+-------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-------------+------------+--------+--------+------------+-------------------------------------------------------+
; BUTTON_1    ; CMOS_PCLK  ; -0.240 ; -0.635 ; Rise       ; CMOS_PCLK                                             ;
; BUTTON_2    ; CMOS_PCLK  ; -0.555 ; -1.029 ; Rise       ; CMOS_PCLK                                             ;
; CMOS_DB[*]  ; CMOS_PCLK  ; -0.591 ; -1.315 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[0] ; CMOS_PCLK  ; -0.856 ; -1.625 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[1] ; CMOS_PCLK  ; -0.591 ; -1.317 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[2] ; CMOS_PCLK  ; -0.750 ; -1.494 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[3] ; CMOS_PCLK  ; -0.592 ; -1.315 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[4] ; CMOS_PCLK  ; -0.907 ; -1.650 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[5] ; CMOS_PCLK  ; -0.909 ; -1.707 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[6] ; CMOS_PCLK  ; -1.107 ; -1.939 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[7] ; CMOS_PCLK  ; -0.893 ; -1.681 ; Rise       ; CMOS_PCLK                                             ;
; CMOS_HREF   ; CMOS_PCLK  ; -0.864 ; -1.644 ; Rise       ; CMOS_PCLK                                             ;
; CMOS_VSYNC  ; CMOS_PCLK  ; -1.034 ; -1.858 ; Rise       ; CMOS_PCLK                                             ;
; BUTTON_3    ; CLOCK      ; -2.637 ; -3.256 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_SDAT   ; CLOCK      ; -2.429 ; -3.205 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; S_DB[*]     ; CLOCK      ; -1.948 ; -2.693 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[4]    ; CLOCK      ; -1.948 ; -2.693 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[10]   ; CLOCK      ; -1.970 ; -2.730 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[15]   ; CLOCK      ; -2.126 ; -2.899 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+-------------+------------+--------+--------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                         ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+
; rs232_tx  ; CLOCK      ; 3.405  ; 3.566  ; Rise       ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; CMOS_SCLK ; CLOCK      ; 5.612  ; 5.785  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_SDAT ; CLOCK      ; 4.996  ; 4.536  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_XCLK ; CLOCK      ; 1.483  ;        ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_BLUE  ; CLOCK      ; 3.012  ; 3.165  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_GREEN ; CLOCK      ; 4.571  ; 5.008  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_HSYNC ; CLOCK      ; 2.475  ; 2.659  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_RED   ; CLOCK      ; 2.765  ; 2.968  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_VSYNC ; CLOCK      ; 2.424  ; 2.601  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_XCLK ; CLOCK      ;        ; 1.527  ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; S_A[*]    ; CLOCK      ; 5.012  ; 4.572  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[0]   ; CLOCK      ; 2.841  ; 2.707  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[1]   ; CLOCK      ; 2.599  ; 2.466  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[2]   ; CLOCK      ; 5.012  ; 4.572  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[3]   ; CLOCK      ; 2.724  ; 2.595  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[4]   ; CLOCK      ; 3.048  ; 2.900  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[5]   ; CLOCK      ; 2.644  ; 2.531  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[6]   ; CLOCK      ; 2.878  ; 2.758  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[7]   ; CLOCK      ; 4.761  ; 4.341  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[8]   ; CLOCK      ; 2.717  ; 2.604  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[9]   ; CLOCK      ; 2.622  ; 2.500  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[10]  ; CLOCK      ; 2.792  ; 2.647  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[11]  ; CLOCK      ; 2.694  ; 2.561  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_BA[*]   ; CLOCK      ; 2.930  ; 2.776  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_BA[0]  ; CLOCK      ; 2.517  ; 2.398  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_BA[1]  ; CLOCK      ; 2.930  ; 2.776  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_CKE     ; CLOCK      ; 1.974  ; 2.012  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_DB[*]   ; CLOCK      ; 4.400  ; 4.814  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[0]  ; CLOCK      ; 2.492  ; 2.669  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[1]  ; CLOCK      ; 2.405  ; 2.578  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[2]  ; CLOCK      ; 4.189  ; 4.607  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[3]  ; CLOCK      ; 2.334  ; 2.446  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[4]  ; CLOCK      ; 2.434  ; 2.557  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[5]  ; CLOCK      ; 2.474  ; 2.597  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[6]  ; CLOCK      ; 2.661  ; 2.792  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[7]  ; CLOCK      ; 2.789  ; 2.939  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[8]  ; CLOCK      ; 2.239  ; 2.322  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[9]  ; CLOCK      ; 2.348  ; 2.435  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[10] ; CLOCK      ; 2.343  ; 2.427  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[11] ; CLOCK      ; 2.361  ; 2.444  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[12] ; CLOCK      ; 2.488  ; 2.591  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[13] ; CLOCK      ; 2.226  ; 2.308  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[14] ; CLOCK      ; 4.400  ; 4.814  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[15] ; CLOCK      ; 2.634  ; 2.768  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_NCAS    ; CLOCK      ; 2.693  ; 2.563  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_NCS     ; CLOCK      ; 2.020  ; 1.981  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_NRAS    ; CLOCK      ; 2.889  ; 2.737  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_NWE     ; CLOCK      ; 2.834  ; 2.706  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_CLK     ; CLOCK      ; -0.437 ;        ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] ;
; S_CLK     ; CLOCK      ;        ; -0.435 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+
; rs232_tx  ; CLOCK      ; 3.152  ; 3.307  ; Rise       ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; CMOS_SCLK ; CLOCK      ; 2.590  ; 2.844  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_SDAT ; CLOCK      ; 4.700  ; 4.245  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_XCLK ; CLOCK      ; 1.249  ;        ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_BLUE  ; CLOCK      ; 2.712  ; 2.859  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_GREEN ; CLOCK      ; 4.279  ; 4.711  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_HSYNC ; CLOCK      ; 2.199  ; 2.379  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_RED   ; CLOCK      ; 2.477  ; 2.675  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_VSYNC ; CLOCK      ; 2.150  ; 2.323  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_XCLK ; CLOCK      ;        ; 1.291  ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; S_A[*]    ; CLOCK      ; 2.314  ; 2.187  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[0]   ; CLOCK      ; 2.547  ; 2.418  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[1]   ; CLOCK      ; 2.314  ; 2.187  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[2]   ; CLOCK      ; 4.714  ; 4.279  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[3]   ; CLOCK      ; 2.435  ; 2.310  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[4]   ; CLOCK      ; 2.745  ; 2.602  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[5]   ; CLOCK      ; 2.357  ; 2.249  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[6]   ; CLOCK      ; 2.581  ; 2.466  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[7]   ; CLOCK      ; 4.472  ; 4.058  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[8]   ; CLOCK      ; 2.427  ; 2.318  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[9]   ; CLOCK      ; 2.336  ; 2.219  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[10]  ; CLOCK      ; 2.500  ; 2.360  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[11]  ; CLOCK      ; 2.405  ; 2.277  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_BA[*]   ; CLOCK      ; 2.236  ; 2.122  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_BA[0]  ; CLOCK      ; 2.236  ; 2.122  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_BA[1]  ; CLOCK      ; 2.633  ; 2.485  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_CKE     ; CLOCK      ; 1.714  ; 1.751  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_DB[*]   ; CLOCK      ; 1.956  ; 2.034  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[0]  ; CLOCK      ; 2.215  ; 2.388  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[1]  ; CLOCK      ; 2.131  ; 2.300  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[2]  ; CLOCK      ; 3.912  ; 4.325  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[3]  ; CLOCK      ; 2.060  ; 2.167  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[4]  ; CLOCK      ; 2.156  ; 2.274  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[5]  ; CLOCK      ; 2.195  ; 2.312  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[6]  ; CLOCK      ; 2.373  ; 2.498  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[7]  ; CLOCK      ; 2.495  ; 2.640  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[8]  ; CLOCK      ; 1.968  ; 2.048  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[9]  ; CLOCK      ; 2.072  ; 2.156  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[10] ; CLOCK      ; 2.067  ; 2.148  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[11] ; CLOCK      ; 2.084  ; 2.165  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[12] ; CLOCK      ; 2.207  ; 2.306  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[13] ; CLOCK      ; 1.956  ; 2.034  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[14] ; CLOCK      ; 4.113  ; 4.523  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[15] ; CLOCK      ; 2.347  ; 2.475  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_NCAS    ; CLOCK      ; 2.404  ; 2.279  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_NCS     ; CLOCK      ; 1.758  ; 1.721  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_NRAS    ; CLOCK      ; 2.592  ; 2.446  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_NWE     ; CLOCK      ; 2.540  ; 2.417  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_CLK     ; CLOCK      ; -0.644 ;        ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] ;
; S_CLK     ; CLOCK      ;        ; -0.643 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                         ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+
; CMOS_SDAT ; CLOCK      ; 6.920 ; 7.196 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; S_DB[*]   ; CLOCK      ; 2.280 ; 2.253 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[0]  ; CLOCK      ; 2.743 ; 2.784 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[1]  ; CLOCK      ; 2.355 ; 2.396 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[2]  ; CLOCK      ; 4.279 ; 4.555 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[3]  ; CLOCK      ; 2.510 ; 2.490 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[4]  ; CLOCK      ; 2.510 ; 2.490 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[5]  ; CLOCK      ; 2.503 ; 2.483 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[6]  ; CLOCK      ; 2.441 ; 2.414 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[7]  ; CLOCK      ; 2.441 ; 2.414 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[8]  ; CLOCK      ; 2.441 ; 2.414 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[9]  ; CLOCK      ; 2.581 ; 2.554 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[10] ; CLOCK      ; 2.581 ; 2.554 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[11] ; CLOCK      ; 2.581 ; 2.554 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[12] ; CLOCK      ; 2.280 ; 2.253 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[13] ; CLOCK      ; 2.280 ; 2.253 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[14] ; CLOCK      ; 4.285 ; 4.553 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[15] ; CLOCK      ; 2.509 ; 2.482 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                 ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+
; CMOS_SDAT ; CLOCK      ; 4.995 ; 5.271 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; S_DB[*]   ; CLOCK      ; 2.007 ; 1.980 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[0]  ; CLOCK      ; 2.462 ; 2.503 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[1]  ; CLOCK      ; 2.089 ; 2.130 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[2]  ; CLOCK      ; 4.004 ; 4.280 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[3]  ; CLOCK      ; 2.235 ; 2.215 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[4]  ; CLOCK      ; 2.235 ; 2.215 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[5]  ; CLOCK      ; 2.228 ; 2.208 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[6]  ; CLOCK      ; 2.161 ; 2.134 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[7]  ; CLOCK      ; 2.161 ; 2.134 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[8]  ; CLOCK      ; 2.161 ; 2.134 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[9]  ; CLOCK      ; 2.295 ; 2.268 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[10] ; CLOCK      ; 2.295 ; 2.268 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[11] ; CLOCK      ; 2.295 ; 2.268 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[12] ; CLOCK      ; 2.007 ; 1.980 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[13] ; CLOCK      ; 2.007 ; 1.980 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[14] ; CLOCK      ; 4.002 ; 4.270 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[15] ; CLOCK      ; 2.227 ; 2.200 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                ;
+-----------+------------+-----------+-----------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+-----------+-----------+------------+-------------------------------------------------------+
; CMOS_SDAT ; CLOCK      ; 7.464     ; 7.188     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; S_DB[*]   ; CLOCK      ; 2.331     ; 2.358     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[0]  ; CLOCK      ; 2.915     ; 2.874     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[1]  ; CLOCK      ; 2.480     ; 2.439     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[2]  ; CLOCK      ; 4.668     ; 4.392     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[3]  ; CLOCK      ; 2.596     ; 2.616     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[4]  ; CLOCK      ; 2.596     ; 2.616     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[5]  ; CLOCK      ; 2.594     ; 2.614     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[6]  ; CLOCK      ; 2.513     ; 2.540     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[7]  ; CLOCK      ; 2.513     ; 2.540     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[8]  ; CLOCK      ; 2.511     ; 2.538     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[9]  ; CLOCK      ; 2.659     ; 2.686     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[10] ; CLOCK      ; 2.659     ; 2.686     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[11] ; CLOCK      ; 2.659     ; 2.686     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[12] ; CLOCK      ; 2.331     ; 2.358     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[13] ; CLOCK      ; 2.331     ; 2.358     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[14] ; CLOCK      ; 4.662     ; 4.394     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[15] ; CLOCK      ; 2.591     ; 2.618     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+-----------+------------+-----------+-----------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                        ;
+-----------+------------+-----------+-----------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+-----------+-----------+------------+-------------------------------------------------------+
; CMOS_SDAT ; CLOCK      ; 5.506     ; 5.230     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; S_DB[*]   ; CLOCK      ; 2.054     ; 2.081     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[0]  ; CLOCK      ; 2.629     ; 2.588     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[1]  ; CLOCK      ; 2.211     ; 2.170     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[2]  ; CLOCK      ; 4.388     ; 4.112     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[3]  ; CLOCK      ; 2.316     ; 2.336     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[4]  ; CLOCK      ; 2.316     ; 2.336     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[5]  ; CLOCK      ; 2.315     ; 2.335     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[6]  ; CLOCK      ; 2.229     ; 2.256     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[7]  ; CLOCK      ; 2.229     ; 2.256     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[8]  ; CLOCK      ; 2.227     ; 2.254     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[9]  ; CLOCK      ; 2.370     ; 2.397     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[10] ; CLOCK      ; 2.370     ; 2.397     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[11] ; CLOCK      ; 2.370     ; 2.397     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[12] ; CLOCK      ; 2.054     ; 2.081     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[13] ; CLOCK      ; 2.054     ; 2.081     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[14] ; CLOCK      ; 4.376     ; 4.108     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[15] ; CLOCK      ; 2.304     ; 2.331     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+-----------+------------+-----------+-----------+------------+-------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                    ;
+--------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                                                  ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                                       ; -8.897    ; -1.290 ; -0.177   ; -0.430  ; -3.201              ;
;  CLOCK                                                 ; 14.430    ; 0.186  ; N/A      ; N/A     ; 9.263               ;
;  CMOS_PCLK                                             ; -5.336    ; -1.290 ; -0.177   ; -0.430  ; -3.201              ;
;  phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; -5.449    ; 0.307  ; N/A      ; N/A     ; 4339.951            ;
;  u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; -8.897    ; 0.186  ; 5.322    ; 0.707   ; 19.674              ;
;  u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; -4.985    ; 0.160  ; 3.004    ; 0.891   ; 4.715               ;
; Design-wide TNS                                        ; -2063.804 ; -4.583 ; -4.621   ; -17.258 ; -769.812            ;
;  CLOCK                                                 ; 0.000     ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  CMOS_PCLK                                             ; -1988.679 ; -4.583 ; -4.621   ; -17.258 ; -769.812            ;
;  phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; -36.097   ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; -29.577   ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; -9.451    ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
+--------------------------------------------------------+-----------+--------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                   ;
+-------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-------------+------------+-------+-------+------------+-------------------------------------------------------+
; BUTTON_1    ; CMOS_PCLK  ; 2.546 ; 2.677 ; Rise       ; CMOS_PCLK                                             ;
; BUTTON_2    ; CMOS_PCLK  ; 2.276 ; 2.409 ; Rise       ; CMOS_PCLK                                             ;
; CMOS_DB[*]  ; CMOS_PCLK  ; 2.663 ; 3.020 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[0] ; CMOS_PCLK  ; 1.967 ; 2.320 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[1] ; CMOS_PCLK  ; 1.456 ; 1.773 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[2] ; CMOS_PCLK  ; 1.848 ; 2.135 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[3] ; CMOS_PCLK  ; 1.468 ; 1.769 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[4] ; CMOS_PCLK  ; 2.433 ; 2.714 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[5] ; CMOS_PCLK  ; 2.259 ; 2.591 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[6] ; CMOS_PCLK  ; 2.663 ; 3.020 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[7] ; CMOS_PCLK  ; 2.315 ; 2.649 ; Rise       ; CMOS_PCLK                                             ;
; CMOS_HREF   ; CMOS_PCLK  ; 5.781 ; 6.184 ; Rise       ; CMOS_PCLK                                             ;
; CMOS_VSYNC  ; CMOS_PCLK  ; 6.223 ; 6.402 ; Rise       ; CMOS_PCLK                                             ;
; BUTTON_3    ; CLOCK      ; 6.927 ; 6.719 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_SDAT   ; CLOCK      ; 7.516 ; 7.736 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; S_DB[*]     ; CLOCK      ; 5.199 ; 5.485 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[4]    ; CLOCK      ; 4.769 ; 5.034 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[10]   ; CLOCK      ; 4.767 ; 5.069 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[15]   ; CLOCK      ; 5.199 ; 5.485 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+-------------+------------+-------+-------+------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                      ;
+-------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-------------+------------+--------+--------+------------+-------------------------------------------------------+
; BUTTON_1    ; CMOS_PCLK  ; 0.000  ; -0.288 ; Rise       ; CMOS_PCLK                                             ;
; BUTTON_2    ; CMOS_PCLK  ; -0.555 ; -1.029 ; Rise       ; CMOS_PCLK                                             ;
; CMOS_DB[*]  ; CMOS_PCLK  ; -0.591 ; -0.863 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[0] ; CMOS_PCLK  ; -0.856 ; -1.393 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[1] ; CMOS_PCLK  ; -0.591 ; -0.864 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[2] ; CMOS_PCLK  ; -0.750 ; -1.183 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[3] ; CMOS_PCLK  ; -0.592 ; -0.863 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[4] ; CMOS_PCLK  ; -0.907 ; -1.567 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[5] ; CMOS_PCLK  ; -0.909 ; -1.561 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[6] ; CMOS_PCLK  ; -1.107 ; -1.939 ; Rise       ; CMOS_PCLK                                             ;
;  CMOS_DB[7] ; CMOS_PCLK  ; -0.893 ; -1.555 ; Rise       ; CMOS_PCLK                                             ;
; CMOS_HREF   ; CMOS_PCLK  ; -0.864 ; -1.501 ; Rise       ; CMOS_PCLK                                             ;
; CMOS_VSYNC  ; CMOS_PCLK  ; -1.034 ; -1.775 ; Rise       ; CMOS_PCLK                                             ;
; BUTTON_3    ; CLOCK      ; -2.637 ; -3.256 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_SDAT   ; CLOCK      ; -2.429 ; -3.205 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; S_DB[*]     ; CLOCK      ; -1.948 ; -2.693 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[4]    ; CLOCK      ; -1.948 ; -2.693 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[10]   ; CLOCK      ; -1.970 ; -2.730 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[15]   ; CLOCK      ; -2.126 ; -2.899 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
+-------------+------------+--------+--------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                         ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+
; rs232_tx  ; CLOCK      ; 7.454  ; 7.200  ; Rise       ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; CMOS_SCLK ; CLOCK      ; 12.535 ; 12.545 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_SDAT ; CLOCK      ; 9.095  ; 9.016  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_XCLK ; CLOCK      ; 3.215  ;        ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_BLUE  ; CLOCK      ; 6.907  ; 6.641  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_GREEN ; CLOCK      ; 9.144  ; 9.216  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_HSYNC ; CLOCK      ; 5.510  ; 5.436  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_RED   ; CLOCK      ; 6.244  ; 6.159  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_VSYNC ; CLOCK      ; 5.433  ; 5.366  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_XCLK ; CLOCK      ;        ; 3.113  ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; S_A[*]    ; CLOCK      ; 9.118  ; 9.171  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[0]   ; CLOCK      ; 5.911  ; 6.140  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[1]   ; CLOCK      ; 5.440  ; 5.528  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[2]   ; CLOCK      ; 9.118  ; 9.171  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[3]   ; CLOCK      ; 5.674  ; 5.836  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[4]   ; CLOCK      ; 6.291  ; 6.555  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[5]   ; CLOCK      ; 5.540  ; 5.668  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[6]   ; CLOCK      ; 5.966  ; 6.225  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[7]   ; CLOCK      ; 8.594  ; 8.464  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[8]   ; CLOCK      ; 5.653  ; 5.864  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[9]   ; CLOCK      ; 5.494  ; 5.603  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[10]  ; CLOCK      ; 5.844  ; 5.995  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[11]  ; CLOCK      ; 5.602  ; 5.728  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_BA[*]   ; CLOCK      ; 6.055  ; 6.247  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_BA[0]  ; CLOCK      ; 5.308  ; 5.406  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_BA[1]  ; CLOCK      ; 6.055  ; 6.247  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_CKE     ; CLOCK      ; 4.398  ; 4.308  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_DB[*]   ; CLOCK      ; 8.666  ; 8.707  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[0]  ; CLOCK      ; 5.612  ; 5.508  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[1]  ; CLOCK      ; 5.366  ; 5.306  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[2]  ; CLOCK      ; 8.227  ; 8.330  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[3]  ; CLOCK      ; 5.235  ; 5.147  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[4]  ; CLOCK      ; 5.514  ; 5.378  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[5]  ; CLOCK      ; 5.563  ; 5.447  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[6]  ; CLOCK      ; 5.982  ; 5.844  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[7]  ; CLOCK      ; 6.303  ; 6.100  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[8]  ; CLOCK      ; 5.002  ; 4.931  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[9]  ; CLOCK      ; 5.236  ; 5.110  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[10] ; CLOCK      ; 5.238  ; 5.102  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[11] ; CLOCK      ; 5.273  ; 5.135  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[12] ; CLOCK      ; 5.580  ; 5.415  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[13] ; CLOCK      ; 4.944  ; 4.876  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[14] ; CLOCK      ; 8.666  ; 8.707  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[15] ; CLOCK      ; 5.925  ; 5.756  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_NCAS    ; CLOCK      ; 5.599  ; 5.701  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_NCS     ; CLOCK      ; 4.319  ; 4.403  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_NRAS    ; CLOCK      ; 5.944  ; 6.080  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_NWE     ; CLOCK      ; 5.868  ; 6.030  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_CLK     ; CLOCK      ; 0.462  ;        ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] ;
; S_CLK     ; CLOCK      ;        ; 0.449  ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+
; rs232_tx  ; CLOCK      ; 3.152  ; 3.307  ; Rise       ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; CMOS_SCLK ; CLOCK      ; 2.590  ; 2.844  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_SDAT ; CLOCK      ; 4.700  ; 4.245  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_XCLK ; CLOCK      ; 1.249  ;        ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_BLUE  ; CLOCK      ; 2.712  ; 2.859  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_GREEN ; CLOCK      ; 4.279  ; 4.711  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_HSYNC ; CLOCK      ; 2.199  ; 2.379  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_RED   ; CLOCK      ; 2.477  ; 2.675  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; VGA_VSYNC ; CLOCK      ; 2.150  ; 2.323  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; CMOS_XCLK ; CLOCK      ;        ; 1.291  ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; S_A[*]    ; CLOCK      ; 2.314  ; 2.187  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[0]   ; CLOCK      ; 2.547  ; 2.418  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[1]   ; CLOCK      ; 2.314  ; 2.187  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[2]   ; CLOCK      ; 4.714  ; 4.279  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[3]   ; CLOCK      ; 2.435  ; 2.310  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[4]   ; CLOCK      ; 2.745  ; 2.602  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[5]   ; CLOCK      ; 2.357  ; 2.249  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[6]   ; CLOCK      ; 2.581  ; 2.466  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[7]   ; CLOCK      ; 4.472  ; 4.058  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[8]   ; CLOCK      ; 2.427  ; 2.318  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[9]   ; CLOCK      ; 2.336  ; 2.219  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[10]  ; CLOCK      ; 2.500  ; 2.360  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_A[11]  ; CLOCK      ; 2.405  ; 2.277  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_BA[*]   ; CLOCK      ; 2.236  ; 2.122  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_BA[0]  ; CLOCK      ; 2.236  ; 2.122  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_BA[1]  ; CLOCK      ; 2.633  ; 2.485  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_CKE     ; CLOCK      ; 1.714  ; 1.751  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_DB[*]   ; CLOCK      ; 1.956  ; 2.034  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[0]  ; CLOCK      ; 2.215  ; 2.388  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[1]  ; CLOCK      ; 2.131  ; 2.300  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[2]  ; CLOCK      ; 3.912  ; 4.325  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[3]  ; CLOCK      ; 2.060  ; 2.167  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[4]  ; CLOCK      ; 2.156  ; 2.274  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[5]  ; CLOCK      ; 2.195  ; 2.312  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[6]  ; CLOCK      ; 2.373  ; 2.498  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[7]  ; CLOCK      ; 2.495  ; 2.640  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[8]  ; CLOCK      ; 1.968  ; 2.048  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[9]  ; CLOCK      ; 2.072  ; 2.156  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[10] ; CLOCK      ; 2.067  ; 2.148  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[11] ; CLOCK      ; 2.084  ; 2.165  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[12] ; CLOCK      ; 2.207  ; 2.306  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[13] ; CLOCK      ; 1.956  ; 2.034  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[14] ; CLOCK      ; 4.113  ; 4.523  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
;  S_DB[15] ; CLOCK      ; 2.347  ; 2.475  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_NCAS    ; CLOCK      ; 2.404  ; 2.279  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_NCS     ; CLOCK      ; 1.758  ; 1.721  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_NRAS    ; CLOCK      ; 2.592  ; 2.446  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_NWE     ; CLOCK      ; 2.540  ; 2.417  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; S_CLK     ; CLOCK      ; -0.644 ;        ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] ;
; S_CLK     ; CLOCK      ;        ; -0.643 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; S_CLK         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_CKE         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_NCS         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_NWE         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_NCAS        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_NRAS        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DQM[0]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DQM[1]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_BA[0]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_BA[1]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[0]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[1]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[2]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[3]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[4]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[5]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[6]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[7]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[8]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[9]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[10]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[11]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HSYNC     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VSYNC     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_RED       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_GREEN     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLUE      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CMOS_SCLK     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CMOS_XCLK     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rs232_tx      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[0]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[1]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[2]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[3]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[4]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[5]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[6]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[7]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[8]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[9]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[10]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[11]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[12]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[13]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[14]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[15]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CMOS_SDAT     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; S_DB[0]                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[1]                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[2]                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[3]                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[4]                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[5]                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[6]                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[7]                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[8]                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[9]                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[10]                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[11]                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[12]                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[13]                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[14]                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[15]                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CMOS_SDAT               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CLOCK                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; BUTTON_3                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CMOS_PCLK               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; BUTTON_1                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; BUTTON_2                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CMOS_VSYNC              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CMOS_HREF               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CMOS_DB[4]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CMOS_DB[3]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CMOS_DB[2]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CMOS_DB[1]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CMOS_DB[0]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CMOS_DB[7]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CMOS_DB[6]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CMOS_DB[5]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; S_CLK         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_CKE         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_NCS         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_NWE         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_NCAS        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_NRAS        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_DQM[0]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_DQM[1]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_BA[0]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; S_BA[1]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; S_A[0]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; S_A[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; S_A[2]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; S_A[3]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; S_A[4]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_A[5]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_A[6]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_A[7]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.00415 V          ; 0.069 V                              ; 0.222 V                              ; 5.99e-09 s                  ; 5.65e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.00415 V         ; 0.069 V                             ; 0.222 V                             ; 5.99e-09 s                 ; 5.65e-09 s                 ; Yes                       ; Yes                       ;
; S_A[8]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_A[9]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_A[10]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; S_A[11]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HSYNC     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; VGA_VSYNC     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; VGA_RED       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; VGA_GREEN     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; VGA_BLUE      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; CMOS_SCLK     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; CMOS_XCLK     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; rs232_tx      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[0]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; S_DB[1]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; S_DB[2]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; S_DB[3]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[4]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[5]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[6]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[7]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[8]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[9]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[10]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[11]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[12]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[13]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[14]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.00415 V          ; 0.069 V                              ; 0.222 V                              ; 5.99e-09 s                  ; 5.65e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.00415 V         ; 0.069 V                             ; 0.222 V                             ; 5.99e-09 s                 ; 5.65e-09 s                 ; Yes                       ; Yes                       ;
; S_DB[15]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; CMOS_SDAT     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; S_CLK         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_CKE         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_NCS         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_NWE         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_NCAS        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_NRAS        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_DQM[0]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_DQM[1]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_BA[0]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; S_BA[1]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; S_A[0]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; S_A[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; S_A[2]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; S_A[3]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; S_A[4]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_A[5]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_A[6]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_A[7]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.08 V              ; -0.00171 V          ; 0.022 V                              ; 0.159 V                              ; 7.29e-09 s                  ; 7.17e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.08 V             ; -0.00171 V         ; 0.022 V                             ; 0.159 V                             ; 7.29e-09 s                 ; 7.17e-09 s                 ; Yes                       ; Yes                       ;
; S_A[8]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_A[9]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_A[10]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; S_A[11]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HSYNC     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; VGA_VSYNC     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; VGA_RED       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; VGA_GREEN     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; VGA_BLUE      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; CMOS_SCLK     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; CMOS_XCLK     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; rs232_tx      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[0]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; S_DB[1]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; S_DB[2]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; S_DB[3]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[4]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[5]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[6]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[7]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[8]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[9]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[10]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[11]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[12]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[13]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[14]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.08 V              ; -0.00171 V          ; 0.022 V                              ; 0.159 V                              ; 7.29e-09 s                  ; 7.17e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.08 V             ; -0.00171 V         ; 0.022 V                             ; 0.159 V                             ; 7.29e-09 s                 ; 7.17e-09 s                 ; Yes                       ; Yes                       ;
; S_DB[15]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; CMOS_SDAT     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; S_CLK         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_CKE         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_NCS         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_NWE         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_NCAS        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_NRAS        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_DQM[0]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_DQM[1]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_BA[0]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; S_BA[1]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; S_A[0]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; S_A[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; S_A[2]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; S_A[3]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; S_A[4]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_A[5]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_A[6]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_A[7]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; S_A[8]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_A[9]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_A[10]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; S_A[11]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; VGA_HSYNC     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; VGA_VSYNC     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; VGA_RED       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; VGA_GREEN     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; VGA_BLUE      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; CMOS_SCLK     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; CMOS_XCLK     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; rs232_tx      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_DB[0]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; S_DB[1]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; S_DB[2]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; S_DB[3]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; S_DB[4]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; S_DB[5]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; S_DB[6]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_DB[7]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_DB[8]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_DB[9]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_DB[10]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_DB[11]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_DB[12]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_DB[13]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_DB[14]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; S_DB[15]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; CMOS_SDAT     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                           ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; CLOCK                                                 ; CLOCK                                                 ; 667      ; 0        ; 0        ; 0        ;
; CMOS_PCLK                                             ; CMOS_PCLK                                             ; 30221    ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK                                             ; 5        ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK                                             ; 21       ; 0        ; 0        ; 0        ;
; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 58       ; 0        ; 0        ; 0        ;
; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 188      ; 0        ; 0        ; 0        ;
; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 6501     ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 29239    ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 35       ; 0        ; 0        ; 0        ;
; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 30       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 67       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 7125     ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                            ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; CLOCK                                                 ; CLOCK                                                 ; 667      ; 0        ; 0        ; 0        ;
; CMOS_PCLK                                             ; CMOS_PCLK                                             ; 30221    ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; CMOS_PCLK                                             ; 5        ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK                                             ; 21       ; 0        ; 0        ; 0        ;
; CMOS_PCLK                                             ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 58       ; 0        ; 0        ; 0        ;
; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ; 188      ; 0        ; 0        ; 0        ;
; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 6501     ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 29239    ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 35       ; 0        ; 0        ; 0        ;
; CMOS_PCLK                                             ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 30       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 67       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 7125     ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                        ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK                                             ; 141      ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 194      ; 0        ; 0        ; 0        ;
; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 46       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 606      ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                         ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; CMOS_PCLK                                             ; 141      ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ; 194      ; 0        ; 0        ; 0        ;
; CLOCK                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 46       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ; 606      ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 17    ; 17   ;
; Unconstrained Input Port Paths  ; 143   ; 143  ;
; Unconstrained Output Ports      ; 45    ; 45   ;
; Unconstrained Output Port Paths ; 77    ; 77   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Dec 15 17:41:18 2015
Info: Command: quartus_sta sdram_ov7670_vga -c sdram_ov7670_vga
Info: qsta_default_script.tcl version: #1
Info (20032): Parallel compilation is enabled and will use up to 2 processors
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_4en1
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a* 
    Info (332165): Entity dcfifo_nen1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'sdram_ov7670_vga.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK CLOCK
    Info (332110): create_generated_clock -source {u_system_ctrl|u_sdram_pll|altpll_component|pll|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]} {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]}
    Info (332110): create_generated_clock -source {u_system_ctrl|u_sdram_pll|altpll_component|pll|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]} {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]}
    Info (332110): create_generated_clock -source {u_system_ctrl|u_sdram_pll|altpll_component|pll|inclk[0]} -multiply_by 2 -phase -45.00 -duty_cycle 50.00 -name {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2]} {u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2]}
    Info (332110): create_generated_clock -source {phat_pll1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 15625 -multiply_by 36 -duty_cycle 50.00 -name {phat_pll1|altpll_component|auto_generated|pll1|clk[0]} {phat_pll1|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CMOS_PCLK CMOS_PCLK
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -8.897
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -8.897       -29.577 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] 
    Info (332119):    -5.449       -36.097 phat_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -5.336     -1988.679 CMOS_PCLK 
    Info (332119):    -4.985        -9.451 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] 
    Info (332119):    14.430         0.000 CLOCK 
Info (332146): Worst-case hold slack is -1.290
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.290        -4.428 CMOS_PCLK 
    Info (332119):     0.439         0.000 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] 
    Info (332119):     0.452         0.000 CLOCK 
    Info (332119):     0.452         0.000 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] 
    Info (332119):     0.770         0.000 phat_pll1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -0.177
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.177        -3.812 CMOS_PCLK 
    Info (332119):     3.004         0.000 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] 
    Info (332119):     5.322         0.000 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] 
Info (332146): Worst-case removal slack is -0.430
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.430       -17.258 CMOS_PCLK 
    Info (332119):     1.630         0.000 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] 
    Info (332119):     1.975         0.000 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.201      -769.361 CMOS_PCLK 
    Info (332119):     4.718         0.000 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] 
    Info (332119):     9.743         0.000 CLOCK 
    Info (332119):    19.698         0.000 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] 
    Info (332119):  4339.983         0.000 phat_pll1|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -8.145
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -8.145       -26.929 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] 
    Info (332119):    -5.128       -33.639 phat_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -4.861     -1823.063 CMOS_PCLK 
    Info (332119):    -4.502        -8.471 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] 
    Info (332119):    14.772         0.000 CLOCK 
Info (332146): Worst-case hold slack is -1.227
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.227        -4.583 CMOS_PCLK 
    Info (332119):     0.401         0.000 CLOCK 
    Info (332119):     0.401         0.000 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] 
    Info (332119):     0.401         0.000 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] 
    Info (332119):     0.714         0.000 phat_pll1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -0.157
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.157        -4.621 CMOS_PCLK 
    Info (332119):     3.590         0.000 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] 
    Info (332119):     5.673         0.000 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] 
Info (332146): Worst-case removal slack is -0.411
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.411       -17.092 CMOS_PCLK 
    Info (332119):     1.491         0.000 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] 
    Info (332119):     1.802         0.000 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.201      -769.812 CMOS_PCLK 
    Info (332119):     4.715         0.000 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] 
    Info (332119):     9.754         0.000 CLOCK 
    Info (332119):    19.674         0.000 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] 
    Info (332119):  4339.951         0.000 phat_pll1|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.381
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.381       -10.955 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] 
    Info (332119):    -1.814       -10.669 phat_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.715      -576.632 CMOS_PCLK 
    Info (332119):    -1.708        -3.200 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] 
    Info (332119):    17.629         0.000 CLOCK 
Info (332146): Worst-case hold slack is -0.757
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.757        -3.268 CMOS_PCLK 
    Info (332119):     0.160         0.000 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] 
    Info (332119):     0.186         0.000 CLOCK 
    Info (332119):     0.186         0.000 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] 
    Info (332119):     0.307         0.000 phat_pll1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 0.442
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.442         0.000 CMOS_PCLK 
    Info (332119):     6.694         0.000 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] 
    Info (332119):     7.976         0.000 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] 
Info (332146): Worst-case removal slack is -0.317
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.317       -16.574 CMOS_PCLK 
    Info (332119):     0.707         0.000 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] 
    Info (332119):     0.891         0.000 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000      -731.041 CMOS_PCLK 
    Info (332119):     4.734         0.000 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] 
    Info (332119):     9.263         0.000 CLOCK 
    Info (332119):    19.737         0.000 u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] 
    Info (332119):  4340.051         0.000 phat_pll1|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 510 megabytes
    Info: Processing ended: Tue Dec 15 17:41:29 2015
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:10


