// Seed: 722163576
module module_0;
  wire [-1 : 1] id_1;
endmodule
module module_1 #(
    parameter id_4 = 32'd79,
    parameter id_5 = 32'd38
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  output wire _id_5;
  input wire _id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  logic [id_5 : id_4] id_11 = 1 || id_2;
  module_0 modCall_1 ();
endmodule
