

================================================================
== Vivado HLS Report for 'dft'
================================================================
* Date:           Mon Nov  2 21:27:21 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.317|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  329229|  329229|  329229|  329229|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------+------------------+------+------+------+------+----------+
        |                     |                  |   Latency   |   Interval  | Pipeline |
        |       Instance      |      Module      |  min |  max |  min |  max |   Type   |
        +---------------------+------------------+------+------+------+------+----------+
        |dataflow_in_loop_U0  |dataflow_in_loop  |  1552|  1552|  1285|  1285| dataflow |
        +---------------------+------------------+------+------+------+------+----------+

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  329228|  329228|      1554|          -|          -|   256|    no    |
        +----------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     44|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |       10|     14|    2749|   3964|    0|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     18|    -|
|Register         |        -|      -|      18|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       10|     14|    2767|   4026|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        3|      6|       2|      7|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------+------------------+---------+-------+------+------+-----+
    |       Instance      |      Module      | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +---------------------+------------------+---------+-------+------+------+-----+
    |dataflow_in_loop_U0  |dataflow_in_loop  |       10|     14|  2749|  3964|    0|
    +---------------------+------------------+---------+-------+------+------+-----+
    |Total                |                  |       10|     14|  2749|  3964|    0|
    +---------------------+------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |loop_dataflow_input_count   |     +    |      0|  0|  15|           9|           1|
    |loop_dataflow_output_count  |     +    |      0|  0|  15|           9|           1|
    |bound_minus_1               |     -    |      0|  0|  14|          10|           1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0|  44|          28|           3|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |loop_dataflow_input_count   |   9|          2|    9|         18|
    |loop_dataflow_output_count  |   9|          2|    9|         18|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  18|          4|   18|         36|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+---+----+-----+-----------+
    |            Name            | FF| LUT| Bits| Const Bits|
    +----------------------------+---+----+-----+-----------+
    |loop_dataflow_input_count   |  9|   0|    9|          0|
    |loop_dataflow_output_count  |  9|   0|    9|          0|
    +----------------------------+---+----+-----+-----------+
    |Total                       | 18|   0|   18|          0|
    +----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|real_sample_address0  | out |    8|  ap_memory |  real_sample |     array    |
|real_sample_ce0       | out |    1|  ap_memory |  real_sample |     array    |
|real_sample_d0        | out |   32|  ap_memory |  real_sample |     array    |
|real_sample_q0        |  in |   32|  ap_memory |  real_sample |     array    |
|real_sample_we0       | out |    1|  ap_memory |  real_sample |     array    |
|real_sample_address1  | out |    8|  ap_memory |  real_sample |     array    |
|real_sample_ce1       | out |    1|  ap_memory |  real_sample |     array    |
|real_sample_d1        | out |   32|  ap_memory |  real_sample |     array    |
|real_sample_q1        |  in |   32|  ap_memory |  real_sample |     array    |
|real_sample_we1       | out |    1|  ap_memory |  real_sample |     array    |
|imag_sample_address0  | out |    8|  ap_memory |  imag_sample |     array    |
|imag_sample_ce0       | out |    1|  ap_memory |  imag_sample |     array    |
|imag_sample_d0        | out |   32|  ap_memory |  imag_sample |     array    |
|imag_sample_q0        |  in |   32|  ap_memory |  imag_sample |     array    |
|imag_sample_we0       | out |    1|  ap_memory |  imag_sample |     array    |
|out_real_address0     | out |    8|  ap_memory |   out_real   |     array    |
|out_real_ce0          | out |    1|  ap_memory |   out_real   |     array    |
|out_real_d0           | out |   32|  ap_memory |   out_real   |     array    |
|out_real_q0           |  in |   32|  ap_memory |   out_real   |     array    |
|out_real_we0          | out |    1|  ap_memory |   out_real   |     array    |
|out_real_address1     | out |    8|  ap_memory |   out_real   |     array    |
|out_real_ce1          | out |    1|  ap_memory |   out_real   |     array    |
|out_real_d1           | out |   32|  ap_memory |   out_real   |     array    |
|out_real_q1           |  in |   32|  ap_memory |   out_real   |     array    |
|out_real_we1          | out |    1|  ap_memory |   out_real   |     array    |
|out_img_address0      | out |    8|  ap_memory |    out_img   |     array    |
|out_img_ce0           | out |    1|  ap_memory |    out_img   |     array    |
|out_img_d0            | out |   32|  ap_memory |    out_img   |     array    |
|out_img_q0            |  in |   32|  ap_memory |    out_img   |     array    |
|out_img_we0           | out |    1|  ap_memory |    out_img   |     array    |
|out_img_address1      | out |    8|  ap_memory |    out_img   |     array    |
|out_img_ce1           | out |    1|  ap_memory |    out_img   |     array    |
|out_img_d1            | out |   32|  ap_memory |    out_img   |     array    |
|out_img_q1            |  in |   32|  ap_memory |    out_img   |     array    |
|out_img_we1           | out |    1|  ap_memory |    out_img   |     array    |
|ap_clk                |  in |    1| ap_ctrl_hs |      dft     | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |      dft     | return value |
|ap_start              |  in |    1| ap_ctrl_hs |      dft     | return value |
|ap_done               | out |    1| ap_ctrl_hs |      dft     | return value |
|ap_ready              | out |    1| ap_ctrl_hs |      dft     | return value |
|ap_idle               | out |    1| ap_ctrl_hs |      dft     | return value |
+----------------------+-----+-----+------------+--------------+--------------+

