Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Dec  8 14:56:20 2024
| Host         : joseph-legion5 running 64-bit Linux Mint 22
| Command      : report_timing_summary -file obj/post_synth_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (17)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.521     -113.681                     25                 3043        0.139        0.000                      0                 3043        3.500        0.000                       0                  1515  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
gclk   {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk               -7.521     -113.681                     25                 3043        0.139        0.000                      0                 3043        3.500        0.000                       0                  1515  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :           25  Failing Endpoints,  Worst Slack       -7.521ns,  Total Violation     -113.681ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.521ns  (required time - arrival time)
  Source:                 expmod/karat_input_2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            expmod/running_total_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        17.370ns  (logic 8.038ns (46.275%)  route 9.332ns (53.725%))
  Logic Levels:           25  (CARRY4=12 LUT2=4 LUT3=2 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.920ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.240    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.336 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1514, unplaced)      0.584     2.920    expmod/clk_100mhz_IBUF_BUFG
                         FDRE                                         r  expmod/karat_input_2_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.376 r  expmod/karat_input_2_reg[9]/Q
                         net (fo=21, unplaced)        0.531     3.907    expmod/karatsuba/ts_eq_rlo_x_slo.ts_karat_mult.karat_mult_recursion_ts/q_low_1_low_2.q_recursive.karat_mult_recursion_q/Q[5]
                         LUT2 (Prop_lut2_I0_O)        0.295     4.202 r  expmod/karatsuba/ts_eq_rlo_x_slo.ts_karat_mult.karat_mult_recursion_ts/q_low_1_low_2.q_recursive.karat_mult_recursion_q/result_carry_i_16/O
                         net (fo=1, unplaced)         0.000     4.202    expmod/karatsuba/ts_eq_rlo_x_slo.ts_karat_mult.karat_mult_recursion_ts/q_low_1_low_2.q_recursive.karat_mult_recursion_q/result_carry_i_16_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.752 r  expmod/karatsuba/ts_eq_rlo_x_slo.ts_karat_mult.karat_mult_recursion_ts/q_low_1_low_2.q_recursive.karat_mult_recursion_q/result_carry_i_8/CO[3]
                         net (fo=1, unplaced)         0.009     4.761    expmod/karatsuba/ts_eq_rlo_x_slo.ts_karat_mult.karat_mult_recursion_ts/p_high_1_high_2.p_recursive.karat_mult_recursion_p/running_total[31]_i_22[0]
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.017 r  expmod/karatsuba/ts_eq_rlo_x_slo.ts_karat_mult.karat_mult_recursion_ts/p_high_1_high_2.p_recursive.karat_mult_recursion_p/result_carry_i_8__0/O[2]
                         net (fo=18, unplaced)        0.962     5.979    expmod/karatsuba/ts_eq_rlo_x_slo.ts_karat_mult.karat_mult_recursion_ts/ts_eq_rlo_x_slo.ts_karat_mult.karat_mult_recursion_ts/result_carry__0_i_2__5_2[2]
                         LUT6 (Prop_lut6_I1_O)        0.301     6.280 r  expmod/karatsuba/ts_eq_rlo_x_slo.ts_karat_mult.karat_mult_recursion_ts/ts_eq_rlo_x_slo.ts_karat_mult.karat_mult_recursion_ts/result_carry_i_9__5/O
                         net (fo=17, unplaced)        0.721     7.001    expmod/karatsuba/ts_eq_rlo_x_slo.ts_karat_mult.karat_mult_recursion_ts/ts_eq_rlo_x_slo.ts_karat_mult.karat_mult_recursion_ts/karat_input_2_reg[11]
                         LUT6 (Prop_lut6_I0_O)        0.124     7.125 r  expmod/karatsuba/ts_eq_rlo_x_slo.ts_karat_mult.karat_mult_recursion_ts/ts_eq_rlo_x_slo.ts_karat_mult.karat_mult_recursion_ts/result_carry_i_19__3/O
                         net (fo=7, unplaced)         0.937     8.062    expmod/karatsuba/ts_eq_rlo_x_slo.ts_karat_mult.karat_mult_recursion_ts/ts_eq_rlo_x_slo.ts_karat_mult.karat_mult_recursion_ts/karat_input_2_reg[11]_1
                         LUT6 (Prop_lut6_I3_O)        0.124     8.186 r  expmod/karatsuba/ts_eq_rlo_x_slo.ts_karat_mult.karat_mult_recursion_ts/ts_eq_rlo_x_slo.ts_karat_mult.karat_mult_recursion_ts/result_carry_i_17__1/O
                         net (fo=2, unplaced)         1.122     9.308    expmod/karatsuba/ts_eq_rlo_x_slo.ts_karat_mult.karat_mult_recursion_ts/ts_eq_rlo_x_slo.ts_karat_mult.karat_mult_recursion_ts_n_8
                         LUT6 (Prop_lut6_I0_O)        0.124     9.432 r  expmod/karatsuba/ts_eq_rlo_x_slo.ts_karat_mult.karat_mult_recursion_ts/result_carry__0_i_14__3/O
                         net (fo=3, unplaced)         0.467     9.899    expmod/karatsuba/ts_eq_rlo_x_slo.ts_karat_mult.karat_mult_recursion_ts/result_carry__0_i_14__3_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    10.023 r  expmod/karatsuba/ts_eq_rlo_x_slo.ts_karat_mult.karat_mult_recursion_ts/result_carry__0_i_5__7/O
                         net (fo=1, unplaced)         0.000    10.023    expmod/karatsuba/ts_eq_rlo_x_slo.ts_karat_mult.karat_mult_recursion_ts/ts_eq_rlo_x_slo.ts_karat_mult.karat_mult_recursion_ts/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    10.447 r  expmod/karatsuba/ts_eq_rlo_x_slo.ts_karat_mult.karat_mult_recursion_ts/ts_eq_rlo_x_slo.ts_karat_mult.karat_mult_recursion_ts/result_carry__0/O[1]
                         net (fo=2, unplaced)         0.323    10.770    expmod/karatsuba/ts_eq_rlo_x_slo.ts_karat_mult.karat_mult_recursion_ts/ts_eq_rlo_x_slo.ts_karat_mult.karat_mult_recursion_ts/result_carry__0_n_6
                         LUT6 (Prop_lut6_I0_O)        0.306    11.076 r  expmod/karatsuba/ts_eq_rlo_x_slo.ts_karat_mult.karat_mult_recursion_ts/ts_eq_rlo_x_slo.ts_karat_mult.karat_mult_recursion_ts/result2__0_carry_i_11/O
                         net (fo=1, unplaced)         0.000    11.076    expmod/karatsuba/ts_eq_rlo_x_slo.ts_karat_mult.karat_mult_recursion_ts/ts_eq_rlo_x_slo.ts_karat_mult.karat_mult_recursion_ts/result2__0_carry_i_11_n_0
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    11.324 r  expmod/karatsuba/ts_eq_rlo_x_slo.ts_karat_mult.karat_mult_recursion_ts/ts_eq_rlo_x_slo.ts_karat_mult.karat_mult_recursion_ts/result2__0_carry_i_8__1/O[3]
                         net (fo=3, unplaced)         0.636    11.960    expmod/karatsuba/ts_eq_rlo_x_slo.ts_karat_mult.karat_mult_recursion_ts/q_low_1_low_2.q_recursive.karat_mult_recursion_q/result2__0_carry__0_1[3]
                         LUT3 (Prop_lut3_I2_O)        0.307    12.267 r  expmod/karatsuba/ts_eq_rlo_x_slo.ts_karat_mult.karat_mult_recursion_ts/q_low_1_low_2.q_recursive.karat_mult_recursion_q/result2__0_carry__0_i_1__1/O
                         net (fo=1, unplaced)         0.473    12.740    expmod/karatsuba/ts_eq_rlo_x_slo.ts_karat_mult.karat_mult_recursion_ts/q_low_1_low_2.q_recursive.karat_mult_recursion_q_n_49
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.125 r  expmod/karatsuba/ts_eq_rlo_x_slo.ts_karat_mult.karat_mult_recursion_ts/result2__0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    13.125    expmod/karatsuba/ts_eq_rlo_x_slo.ts_karat_mult.karat_mult_recursion_ts/result2__0_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    13.360 r  expmod/karatsuba/ts_eq_rlo_x_slo.ts_karat_mult.karat_mult_recursion_ts/result2__0_carry__1/O[0]
                         net (fo=1, unplaced)         0.311    13.671    expmod/karatsuba/ts_eq_rlo_x_slo.ts_karat_mult.karat_mult_recursion_ts/p_high_1_high_2.p_recursive.karat_mult_recursion_p/result_carry__1_0[0]
                         LUT2 (Prop_lut2_I1_O)        0.295    13.966 r  expmod/karatsuba/ts_eq_rlo_x_slo.ts_karat_mult.karat_mult_recursion_ts/p_high_1_high_2.p_recursive.karat_mult_recursion_p/result_carry__1_i_3__1/O
                         net (fo=1, unplaced)         0.000    13.966    expmod/karatsuba/ts_eq_rlo_x_slo.ts_karat_mult.karat_mult_recursion_ts/p_high_1_high_2.p_recursive.karat_mult_recursion_p_n_22
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.606 r  expmod/karatsuba/ts_eq_rlo_x_slo.ts_karat_mult.karat_mult_recursion_ts/result_carry__1/O[3]
                         net (fo=2, unplaced)         0.629    15.235    expmod/karatsuba/ts_eq_rlo_x_slo.ts_karat_mult.karat_mult_recursion_ts/result_carry__1_n_4
                         LUT2 (Prop_lut2_I0_O)        0.307    15.542 r  expmod/karatsuba/ts_eq_rlo_x_slo.ts_karat_mult.karat_mult_recursion_ts/running_total[18]_i_30/O
                         net (fo=1, unplaced)         0.000    15.542    expmod/karatsuba/ts_eq_rlo_x_slo.ts_karat_mult.karat_mult_recursion_ts/running_total[18]_i_30_n_0
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    15.790 r  expmod/karatsuba/ts_eq_rlo_x_slo.ts_karat_mult.karat_mult_recursion_ts/running_total_reg[18]_i_26/O[3]
                         net (fo=3, unplaced)         0.636    16.426    expmod/karatsuba/q_low_1_low_2.q_recursive.karat_mult_recursion_q/running_total_reg[26]_i_7[3]
                         LUT3 (Prop_lut3_I2_O)        0.307    16.733 r  expmod/karatsuba/q_low_1_low_2.q_recursive.karat_mult_recursion_q/running_total[26]_i_8/O
                         net (fo=1, unplaced)         0.473    17.206    expmod/karatsuba/ts_eq_rlo_x_slo.ts_karat_mult.karat_mult_recursion_ts/q_low_1_low_2.q_recursive.karat_mult_recursion_q/running_total[22]_i_5[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.591 r  expmod/karatsuba/ts_eq_rlo_x_slo.ts_karat_mult.karat_mult_recursion_ts/q_low_1_low_2.q_recursive.karat_mult_recursion_q/running_total_reg[26]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    17.591    expmod/karatsuba/ts_eq_rlo_x_slo.ts_karat_mult.karat_mult_recursion_ts/p_high_1_high_2.p_recursive.karat_mult_recursion_p/running_total[26]_i_5[0]
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    17.841 r  expmod/karatsuba/ts_eq_rlo_x_slo.ts_karat_mult.karat_mult_recursion_ts/p_high_1_high_2.p_recursive.karat_mult_recursion_p/running_total_reg[31]_i_5/CO[2]
                         net (fo=6, unplaced)         0.484    18.325    expmod/karatsuba/p_high_1_high_2.p_recursive.karat_mult_recursion_p/CO[0]
                         LUT2 (Prop_lut2_I1_O)        0.310    18.635 r  expmod/karatsuba/p_high_1_high_2.p_recursive.karat_mult_recursion_p/running_total[26]_i_3/O
                         net (fo=1, unplaced)         0.000    18.635    expmod/karatsuba/p_high_1_high_2.p_recursive.karat_mult_recursion_p/q_low_1_low_2.q_recursive.karat_mult_recursion_q/running_total_reg[26][3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.036 r  expmod/karatsuba/p_high_1_high_2.p_recursive.karat_mult_recursion_p/q_low_1_low_2.q_recursive.karat_mult_recursion_q/running_total_reg[26]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    19.036    expmod/karatsuba/p_high_1_high_2.p_recursive.karat_mult_recursion_p/q_low_1_low_2.q_recursive.karat_mult_recursion_q/running_total_reg[26]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    19.365 r  expmod/karatsuba/p_high_1_high_2.p_recursive.karat_mult_recursion_p/q_low_1_low_2.q_recursive.karat_mult_recursion_q/running_total_reg[30]_i_2/O[3]
                         net (fo=1, unplaced)         0.618    19.983    expmod/modulus_block/karat_output[29]
                         LUT4 (Prop_lut4_I0_O)        0.307    20.290 r  expmod/modulus_block/running_total[30]_i_1/O
                         net (fo=1, unplaced)         0.000    20.290    expmod/running_total0_in[30]
                         FDRE                                         r  expmod/running_total_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.130    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.221 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1514, unplaced)      0.439    12.660    expmod/clk_100mhz_IBUF_BUFG
                         FDRE                                         r  expmod/running_total_reg[30]/C
                         clock pessimism              0.115    12.775    
                         clock uncertainty           -0.035    12.740    
                         FDRE (Setup_fdre_C_D)        0.029    12.769    expmod/running_total_reg[30]
  -------------------------------------------------------------------
                         required time                         12.769    
                         arrival time                         -20.290    
  -------------------------------------------------------------------
                         slack                                 -7.521    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 expmod/modulus_block/value_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            expmod/running_total_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.239ns (63.779%)  route 0.136ns (36.221%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.039ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.546    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.572 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1514, unplaced)      0.114     0.686    expmod/modulus_block/clk_100mhz_IBUF_BUFG
                         FDRE                                         r  expmod/modulus_block/value_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.827 r  expmod/modulus_block/value_out_reg[0]/Q
                         net (fo=2, unplaced)         0.136     0.962    expmod/modulus_block/modulus_result[0]
                         LUT6 (Prop_lut6_I5_O)        0.098     1.060 r  expmod/modulus_block/running_total[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.060    expmod/running_total0_in[0]
                         FDSE                                         r  expmod/running_total_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.751    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.780 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1514, unplaced)      0.259     1.039    expmod/clk_100mhz_IBUF_BUFG
                         FDSE                                         r  expmod/running_total_reg[0]/C
                         clock pessimism             -0.208     0.831    
                         FDSE (Hold_fdse_C_D)         0.091     0.922    expmod/running_total_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.060    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116                expmod/square_block/intermediate_reg/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.500         6.000       5.500                expmod_ready_reg/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500                expmod_ready_reg/C



