[INF:CM0023] Creating log file ../../build/regression/DeferAssert/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[WRN:PA0205] dut.sv:1:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/DeferAssert/slpp_unit/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/DeferAssert/slpp_unit/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/DeferAssert/slpp_unit/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@top (work@top), file:dut.sv, line:1:1, endln:4:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.a), line:2:9, endln:2:10
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:4:10
    |vpiName:a
    |vpiFullName:work@top.a
    |vpiNetType:36
  |vpiProcess:
  \_initial: , line:3:3, endln:3:31
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:4:10
    |vpiStmt:
    \_immediate_assert: , line:3:11, endln:3:31
      |vpiParent:
      \_initial: , line:3:3, endln:3:31
      |vpiIsDeferred:1
      |vpiExpr:
      \_operation: , line:3:23, endln:3:29
        |vpiParent:
        \_immediate_assert: , line:3:11, endln:3:31
        |vpiOpType:15
        |vpiOperand:
        \_ref_obj: (work@top.a), line:3:23, endln:3:24
          |vpiParent:
          \_initial: , line:3:3, endln:3:31
          |vpiName:a
          |vpiFullName:work@top.a
          |vpiActual:
          \_logic_var: (work@top.a), line:2:9, endln:2:14
        |vpiOperand:
        \_constant: , line:3:28, endln:3:29
          |vpiParent:
          \_operation: , line:3:23, endln:3:29
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
|uhdmtopModules:
\_module: work@top (work@top), file:dut.sv, line:1:1, endln:4:10
  |vpiName:work@top
  |vpiVariables:
  \_logic_var: (work@top.a), line:2:9, endln:2:14
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:4:10
    |vpiTypespec:
    \_logic_typespec: , line:2:3, endln:2:8
    |vpiName:a
    |vpiFullName:work@top.a
    |vpiVisibility:1
    |vpiExpr:
    \_constant: , line:2:13, endln:2:14
      |vpiDecompile:1
      |vpiSize:1
      |UINT:1
      |vpiConstType:9
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiProcess:
  \_initial: , line:3:3, endln:3:31
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:4:10
    |vpiStmt:
    \_immediate_assert: , line:3:11, endln:3:31
      |vpiParent:
      \_initial: , line:3:3, endln:3:31
      |vpiIsDeferred:1
      |vpiExpr:
      \_operation: , line:3:23, endln:3:29
        |vpiParent:
        \_immediate_assert: , line:3:11, endln:3:31
        |vpiOpType:15
        |vpiOperand:
        \_ref_obj: (work@top.a), line:3:23, endln:3:24
          |vpiParent:
          \_operation: , line:3:23, endln:3:29
          |vpiName:a
          |vpiFullName:work@top.a
          |vpiActual:
          \_logic_var: (work@top.a), line:2:9, endln:2:14
        |vpiOperand:
        \_constant: , line:3:28, endln:3:29
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/DeferAssert/dut.sv | ${SURELOG_DIR}/build/regression/DeferAssert/roundtrip/dut_000.sv | 2 | 4 | 

