

================================================================
== Vitis HLS Report for 'top'
================================================================
* Date:           Sun Jan 24 08:16:24 2021

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                          |                               |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                 Instance                 |             Module            |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_top_Pipeline_Loop_children_fu_295     |top_Pipeline_Loop_children     |        5|        5|  16.665 ns|  16.665 ns|    5|    5|       no|
        |grp_top_Pipeline_VITIS_LOOP_154_1_fu_303  |top_Pipeline_VITIS_LOOP_154_1  |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_subT1_pipl_fu_312                     |subT1_pipl                     |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_top_Pipeline_VITIS_LOOP_199_1_fu_351  |top_Pipeline_VITIS_LOOP_199_1  |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_95_1  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       47|    -|
|FIFO                 |        -|     -|      220|      817|    -|
|Instance             |        0|     -|     3905|     4560|    6|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      358|    -|
|Register             |        -|     -|      194|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     4319|     5782|    6|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|        1|    1|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|   ~0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+-------------------------------+---------+----+------+------+-----+
    |                 Instance                 |             Module            | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------+-------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                           |control_s_axi                  |        0|   0|   151|   234|    0|
    |mux_32_20_1_1_U88                         |mux_32_20_1_1                  |        0|   0|     0|    14|    0|
    |grp_subT1_pipl_fu_312                     |subT1_pipl                     |        0|   0|  3206|  3639|    6|
    |grp_top_Pipeline_Loop_children_fu_295     |top_Pipeline_Loop_children     |        0|   0|    57|   150|    0|
    |grp_top_Pipeline_VITIS_LOOP_154_1_fu_303  |top_Pipeline_VITIS_LOOP_154_1  |        0|   0|    95|   184|    0|
    |grp_top_Pipeline_VITIS_LOOP_199_1_fu_351  |top_Pipeline_VITIS_LOOP_199_1  |        0|   0|   396|   339|    0|
    +------------------------------------------+-------------------------------+---------+----+------+------+-----+
    |Total                                     |                               |        0|   0|  3905|  4560|    6|
    +------------------------------------------+-------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +--------------------+---------+-----+----+-----+------+-----+---------+
    |        Name        | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +--------------------+---------+-----+----+-----+------+-----+---------+
    |IDRpipe1_fifo_U     |        0|    8|   0|    -|    32|   52|     1664|
    |IDRpipe2_fifo_U     |        0|    8|   0|    -|    32|   52|     1664|
    |IDRpipe3_fifo_U     |        0|    8|   0|    -|    32|   52|     1664|
    |OutTuppipe1_fifo_U  |        0|    9|   0|    -|    32|  128|     4096|
    |OutTuppipe2_fifo_U  |        0|    9|   0|    -|    32|  128|     4096|
    |OutTuppipe3_fifo_U  |        0|    9|   0|    -|    32|  128|     4096|
    |Wsigpipe1_fifo_U    |        0|    8|   0|    -|     1|    1|        1|
    |Wsigpipe2_fifo_U    |        0|    8|   0|    -|     1|    1|        1|
    |Wsigpipe3_fifo_U    |        0|    8|   0|    -|     1|    1|        1|
    |xbarIDRpipe_fifo_U  |        0|  133|   0|    -|     1|   52|       52|
    |xbarpipe_fifo_U     |        0|   12|   0|    -|     1|    3|        3|
    +--------------------+---------+-----+----+-----+------+-----+---------+
    |Total               |        0|  220|   0|    0|   197|  598|    17338|
    +--------------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +-------------------------------------------------------+----------+----+---+----+------------+------------+
    |                     Variable Name                     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln712_fu_408_p2                                    |         +|   0|  0|  27|          20|          20|
    |ap_ext_blocking_n                                      |       and|   0|  0|   2|           1|           2|
    |ap_int_blocking_n                                      |       and|   0|  0|   2|           1|           2|
    |ap_str_blocking_cur_n                                  |       and|   0|  0|   2|           1|           1|
    |ap_str_blocking_n                                      |       and|   0|  0|   2|           1|           1|
    |grp_top_Pipeline_VITIS_LOOP_199_1_fu_351_out_r_TREADY  |       and|   0|  0|   2|           1|           1|
    |tmp_nbreadreq_fu_230_p5                                |       and|   0|  0|   2|           1|           0|
    |ap_block_state1                                        |        or|   0|  0|   2|           1|           1|
    |ap_block_state2                                        |        or|   0|  0|   2|           1|           1|
    |ap_block_state4                                        |        or|   0|  0|   2|           1|           1|
    |ap_block_state7                                        |        or|   0|  0|   2|           1|           1|
    +-------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                  |          |   0|  0|  47|          30|          31|
    +-------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+-----+-----------+
    |                    Name                    | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------+----+-----------+-----+-----------+
    |IDRpipe1_read                               |   9|          2|    1|          2|
    |IDRpipe1_write                              |   9|          2|    1|          2|
    |IDRpipe2_read                               |   9|          2|    1|          2|
    |IDRpipe2_write                              |   9|          2|    1|          2|
    |IDRpipe3_read                               |   9|          2|    1|          2|
    |IDRpipe3_write                              |   9|          2|    1|          2|
    |OutTuppipe1_read                            |   9|          2|    1|          2|
    |OutTuppipe1_write                           |   9|          2|    1|          2|
    |OutTuppipe2_read                            |   9|          2|    1|          2|
    |OutTuppipe2_write                           |   9|          2|    1|          2|
    |OutTuppipe3_read                            |   9|          2|    1|          2|
    |OutTuppipe3_write                           |   9|          2|    1|          2|
    |Wsigpipe1_read                              |   9|          2|    1|          2|
    |Wsigpipe2_read                              |   9|          2|    1|          2|
    |Wsigpipe3_read                              |   9|          2|    1|          2|
    |X_TDATA_blk_n                               |   9|          2|    1|          2|
    |ap_NS_fsm                                   |  81|         17|    1|         17|
    |ap_done                                     |   9|          2|    1|          2|
    |ap_sig_allocacmp_root_numv_0_load_1         |   9|          2|   20|         40|
    |ap_sig_allocacmp_root_numv_1_load_1         |   9|          2|   20|         40|
    |ap_sig_allocacmp_root_numv_2_load_1         |   9|          2|   20|         40|
    |grp_subT1_pipl_fu_312_IDRpipe1_dout         |  14|          3|   52|        156|
    |grp_subT1_pipl_fu_312_IDRpipe1_empty_n      |  14|          3|    1|          3|
    |grp_subT1_pipl_fu_312_OutTuppipe1_full_n    |  14|          3|    1|          3|
    |grp_subT1_pipl_fu_312_Wsigpipe1161_dout     |  14|          3|    1|          3|
    |grp_subT1_pipl_fu_312_Wsigpipe1161_empty_n  |  14|          3|    1|          3|
    |ids_TDATA_blk_n                             |   9|          2|    1|          2|
    |xbarIDRpipe_read                            |   9|          2|    1|          2|
    |xbarpipe_read                               |   9|          2|    1|          2|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Total                                       | 358|         78|  137|        345|
    +--------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+----+----+-----+-----------+
    |                          Name                         | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                              |  16|   0|   16|          0|
    |ap_done_reg                                            |   1|   0|    1|          0|
    |ap_ext_blocking_n_reg                                  |   1|   0|    1|          0|
    |ap_int_blocking_n_reg                                  |   1|   0|    1|          0|
    |ap_rst_n_inv                                           |   1|   0|    1|          0|
    |ap_rst_reg_1                                           |   1|   0|    1|          0|
    |ap_rst_reg_2                                           |   1|   0|    1|          0|
    |ap_str_blocking_n_reg                                  |   1|   0|    1|          0|
    |grp_subT1_pipl_fu_312_ap_start_reg                     |   1|   0|    1|          0|
    |grp_top_Pipeline_Loop_children_fu_295_ap_start_reg     |   1|   0|    1|          0|
    |grp_top_Pipeline_VITIS_LOOP_154_1_fu_303_ap_start_reg  |   1|   0|    1|          0|
    |grp_top_Pipeline_VITIS_LOOP_199_1_fu_351_ap_start_reg  |   1|   0|    1|          0|
    |max_child_loc_fu_182                                   |   3|   0|    3|          0|
    |root_numv_0                                            |  20|   0|   20|          0|
    |root_numv_0_load_1_reg_548                             |  20|   0|   20|          0|
    |root_numv_1                                            |  20|   0|   20|          0|
    |root_numv_1_load_1_reg_553                             |  20|   0|   20|          0|
    |root_numv_2                                            |  20|   0|   20|          0|
    |root_numv_2_load_1_reg_558                             |  20|   0|   20|          0|
    |tmp_data_V_reg_540                                     |  32|   0|   32|          0|
    |trunc_ln740_reg_535                                    |  12|   0|   12|          0|
    +-------------------------------------------------------+----+----+-----+-----------+
    |Total                                                  | 194|   0|  194|          0|
    +-------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|       control|        scalar|
|ap_local_block         |  out|    1|  ap_ctrl_chain|           top|  return value|
|ap_clk                 |   in|    1|  ap_ctrl_chain|           top|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|           top|  return value|
|event_done             |  out|    1|  ap_ctrl_chain|           top|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|           top|  return value|
|event_start            |  out|    1|  ap_ctrl_chain|           top|  return value|
|stall_start_ext        |  out|    1|  ap_ctrl_chain|           top|  return value|
|stall_done_ext         |  out|    1|  ap_ctrl_chain|           top|  return value|
|stall_start_str        |  out|    1|  ap_ctrl_chain|           top|  return value|
|stall_done_str         |  out|    1|  ap_ctrl_chain|           top|  return value|
|stall_start_int        |  out|    1|  ap_ctrl_chain|           top|  return value|
|stall_done_int         |  out|    1|  ap_ctrl_chain|           top|  return value|
|m_axi_gmem0_AWVALID    |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREADY    |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWADDR     |  out|   64|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWID       |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLEN      |  out|    8|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWSIZE     |  out|    3|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWBURST    |  out|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLOCK     |  out|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWCACHE    |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWPROT     |  out|    3|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWQOS      |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREGION   |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWUSER     |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WVALID     |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WREADY     |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WDATA      |  out|  256|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WSTRB      |  out|   32|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WLAST      |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WID        |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WUSER      |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARVALID    |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREADY    |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARADDR     |  out|   64|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARID       |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLEN      |  out|    8|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARSIZE     |  out|    3|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARBURST    |  out|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLOCK     |  out|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARCACHE    |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARPROT     |  out|    3|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARQOS      |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREGION   |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARUSER     |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RVALID     |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RREADY     |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RDATA      |   in|  256|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RLAST      |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RID        |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RUSER      |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RRESP      |   in|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BVALID     |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BREADY     |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BRESP      |   in|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BID        |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BUSER      |   in|    1|          m_axi|         gmem0|       pointer|
|X_TDATA                |   in|   24|           axis|    X_V_data_V|       pointer|
|X_TVALID               |   in|    1|           axis|    X_V_last_V|       pointer|
|X_TREADY               |  out|    1|           axis|    X_V_last_V|       pointer|
|X_TLAST                |   in|    1|           axis|    X_V_last_V|       pointer|
|X_TKEEP                |   in|    3|           axis|    X_V_keep_V|       pointer|
|ids_TDATA              |   in|   32|           axis|  ids_V_data_V|       pointer|
|ids_TVALID             |   in|    1|           axis|  ids_V_last_V|       pointer|
|ids_TREADY             |  out|    1|           axis|  ids_V_last_V|       pointer|
|ids_TLAST              |   in|    1|           axis|  ids_V_last_V|       pointer|
|ids_TKEEP              |   in|    4|           axis|  ids_V_keep_V|       pointer|
|out_r_TDATA            |  out|  128|           axis|         out_r|       pointer|
|out_r_TVALID           |  out|    1|           axis|         out_r|       pointer|
|out_r_TREADY           |   in|    1|           axis|         out_r|       pointer|
+-----------------------+-----+-----+---------------+--------------+--------------+

