

================================================================
== Synthesis Summary Report of 'top_kernel'
================================================================
+ General Information: 
    * Date:           Fri Jan 23 18:03:11 2026
    * Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
    * Project:        project_1
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu3eg-sbva484-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+
    |                 Modules                 | Issue|      |       Latency       | Iteration|         | Trip |          |         |         |           |           |     |
    |                 & Loops                 | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |   DSP   |     FF    |    LUT    | URAM|
    +-----------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+
    |+ top_kernel                             |     -|  0.02|    78658|  7.866e+05|         -|    78659|     -|        no|  22 (5%)|  1 (~0%)|  3658 (2%)|  3702 (5%)|    -|
    | o VITIS_LOOP_11_1                       |     -|  7.30|    45312|  4.531e+05|       177|        -|   256|        no|        -|        -|          -|          -|    -|
    |  + top_kernel_Pipeline_VITIS_LOOP_16_2  |     -|  3.91|       66|    660.000|         -|       65|     -|    rewind|        -|        -|   34 (~0%)|  214 (~0%)|    -|
    |   o VITIS_LOOP_16_2                     |     -|  7.30|       64|    640.000|         2|        1|    64|       yes|        -|        -|          -|          -|    -|
    |  + top_kernel_Pipeline_VITIS_LOOP_26_3  |     -|  2.48|      107|  1.070e+03|         -|       65|     -|    rewind|        -|        -|  3397 (2%)|  2658 (3%)|    -|
    |   o VITIS_LOOP_26_3                     |     -|  7.30|      105|  1.050e+03|        43|        1|    64|       yes|        -|        -|          -|          -|    -|
    | o VITIS_LOOP_33_4                       |     -|  7.30|    33344|  3.334e+05|       521|        -|    64|        no|        -|        -|          -|          -|    -|
    |  + top_kernel_Pipeline_VITIS_LOOP_38_5  |     -|  3.91|      258|  2.580e+03|         -|      257|     -|    rewind|        -|        -|   36 (~0%)|  197 (~0%)|    -|
    |   o VITIS_LOOP_38_5                     |     -|  7.30|      256|  2.560e+03|         2|        1|   256|       yes|        -|        -|          -|          -|    -|
    |  + top_kernel_Pipeline_VITIS_LOOP_48_6  |     -|  0.02|      259|  2.590e+03|         -|      257|     -|    rewind|        -|  1 (~0%)|  107 (~0%)|  250 (~0%)|    -|
    |   o VITIS_LOOP_48_6                     |     -|  7.30|      257|  2.570e+03|         3|        1|   256|       yes|        -|        -|          -|          -|    -|
    +-----------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------+-----------+----------+
| Port       | Direction | Bitwidth |
+------------+-----------+----------+
| A_address0 | out       | 14       |
| A_q0       | in        | 24       |
| C_address0 | out       | 14       |
| C_d0       | out       | 24       |
+------------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------------------------------+
| Argument | Direction | Datatype                             |
+----------+-----------+--------------------------------------+
| A        | in        | ap_fixed<24, 10, AP_RND, AP_SAT, 0>* |
| C        | out       | ap_fixed<24, 10, AP_RND, AP_SAT, 0>* |
+----------+-----------+--------------------------------------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| A        | A_address0   | port    | offset   |
| A        | A_ce0        | port    |          |
| A        | A_q0         | port    |          |
| C        | C_address0   | port    | offset   |
| C        | C_ce0        | port    |          |
| C        | C_we0        | port    |          |
| C        | C_d0         | port    |          |
+----------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+----------------------------------------+-----+--------+---------------+--------+----------+---------+
| Name                                   | DSP | Pragma | Variable      | Op     | Impl     | Latency |
+----------------------------------------+-----+--------+---------------+--------+----------+---------+
| + top_kernel                           | 1   |        |               |        |          |         |
|   icmp_ln11_fu_156_p2                  |     |        | icmp_ln11     | seteq  | auto     | 0       |
|   add_ln11_fu_162_p2                   |     |        | add_ln11      | add    | fabric   | 0       |
|   add_ln22_fu_198_p2                   |     |        | add_ln22      | add    | fabric   | 0       |
|   xor_ln22_fu_224_p2                   |     |        | xor_ln22      | xor    | auto     | 0       |
|   and_ln22_fu_230_p2                   |     |        | and_ln22      | and    | auto     | 0       |
|   xor_ln22_1_fu_236_p2                 |     |        | xor_ln22_1    | xor    | auto     | 0       |
|   select_ln22_fu_242_p3                |     |        | select_ln22   | select | auto_sel | 0       |
|   denom_1_fu_250_p3                    |     |        | denom_1       | select | auto_sel | 0       |
|   icmp_ln33_fu_262_p2                  |     |        | icmp_ln33     | seteq  | auto     | 0       |
|   add_ln33_fu_268_p2                   |     |        | add_ln33      | add    | fabric   | 0       |
|   sub_ln44_fu_303_p2                   |     |        | sub_ln44      | sub    | fabric   | 0       |
|   sub_ln44_1_fu_323_p2                 |     |        | sub_ln44_1    | sub    | fabric   | 0       |
|   scale_fu_343_p3                      |     |        | scale         | select | auto_sel | 0       |
|  + top_kernel_Pipeline_VITIS_LOOP_16_2 | 0   |        |               |        |          |         |
|    icmp_ln16_fu_103_p2                 |     |        | icmp_ln16     | seteq  | auto     | 0       |
|    add_ln16_fu_109_p2                  |     |        | add_ln16      | add    | fabric   | 0       |
|    add_ln18_2_fu_119_p2                |     |        | add_ln18_2    | add    | fabric   | 0       |
|    add_ln18_fu_146_p2                  |     |        | add_ln18      | add    | fabric   | 0       |
|    add_ln18_1_fu_152_p2                |     |        | add_ln18_1    | add    | fabric   | 0       |
|    xor_ln18_fu_174_p2                  |     |        | xor_ln18      | xor    | auto     | 0       |
|    and_ln18_fu_180_p2                  |     |        | and_ln18      | and    | auto     | 0       |
|    xor_ln18_1_fu_186_p2                |     |        | xor_ln18_1    | xor    | auto     | 0       |
|    select_ln18_fu_192_p3               |     |        | select_ln18   | select | auto_sel | 0       |
|    select_ln18_1_fu_200_p3             |     |        | select_ln18_1 | select | auto_sel | 0       |
|  + top_kernel_Pipeline_VITIS_LOOP_26_3 | 0   |        |               |        |          |         |
|    icmp_ln26_fu_118_p2                 |     |        | icmp_ln26     | seteq  | auto     | 0       |
|    add_ln26_fu_124_p2                  |     |        | add_ln26      | add    | fabric   | 0       |
|    add_ln28_fu_134_p2                  |     |        | add_ln28      | add    | fabric   | 0       |
|    sdiv_38ns_24s_38_42_1_U4            |     |        | sdiv_ln28     | sdiv   | auto     | 41      |
|    icmp_ln28_fu_193_p2                 |     |        | icmp_ln28     | setne  | auto     | 0       |
|    icmp_ln28_1_fu_199_p2               |     |        | icmp_ln28_1   | setne  | auto     | 0       |
|    or_ln28_fu_205_p2                   |     |        | or_ln28       | or     | auto     | 0       |
|    xor_ln28_fu_211_p2                  |     |        | xor_ln28      | xor    | auto     | 0       |
|    and_ln28_fu_217_p2                  |     |        | and_ln28      | and    | auto     | 0       |
|    xor_ln28_1_fu_223_p2                |     |        | xor_ln28_1    | xor    | auto     | 0       |
|    or_ln28_1_fu_229_p2                 |     |        | or_ln28_1     | or     | auto     | 0       |
|    and_ln28_1_fu_235_p2                |     |        | and_ln28_1    | and    | auto     | 0       |
|    select_ln28_fu_241_p3               |     |        | select_ln28   | select | auto_sel | 0       |
|    or_ln28_2_fu_249_p2                 |     |        | or_ln28_2     | or     | auto     | 0       |
|    select_ln28_1_fu_255_p3             |     |        | select_ln28_1 | select | auto_sel | 0       |
|  + top_kernel_Pipeline_VITIS_LOOP_38_5 | 0   |        |               |        |          |         |
|    icmp_ln38_fu_99_p2                  |     |        | icmp_ln38     | seteq  | auto     | 0       |
|    add_ln38_fu_105_p2                  |     |        | add_ln38      | add    | fabric   | 0       |
|    add_ln40_fu_144_p2                  |     |        | add_ln40      | add    | fabric   | 0       |
|    add_ln40_1_fu_150_p2                |     |        | add_ln40_1    | add    | fabric   | 0       |
|    xor_ln40_fu_172_p2                  |     |        | xor_ln40      | xor    | auto     | 0       |
|    and_ln40_fu_178_p2                  |     |        | and_ln40      | and    | auto     | 0       |
|    xor_ln40_1_fu_184_p2                |     |        | xor_ln40_1    | xor    | auto     | 0       |
|    select_ln40_fu_190_p3               |     |        | select_ln40   | select | auto_sel | 0       |
|    select_ln40_1_fu_198_p3             |     |        | select_ln40_1 | select | auto_sel | 0       |
|  + top_kernel_Pipeline_VITIS_LOOP_48_6 | 1   |        |               |        |          |         |
|    icmp_ln48_fu_136_p2                 |     |        | icmp_ln48     | seteq  | auto     | 0       |
|    add_ln48_fu_142_p2                  |     |        | add_ln48      | add    | fabric   | 0       |
|    mul_24s_17s_41_1_1_U13              | 1   |        | mul_ln50      | mul    | auto     | 0       |
|    add_ln50_fu_221_p2                  |     |        | add_ln50      | add    | fabric   | 0       |
|    xor_ln50_fu_235_p2                  |     |        | xor_ln50      | xor    | auto     | 0       |
|    and_ln50_fu_241_p2                  |     |        | and_ln50      | and    | auto     | 0       |
|    icmp_ln50_fu_265_p2                 |     |        | icmp_ln50     | seteq  | auto     | 0       |
|    icmp_ln50_1_fu_281_p2               |     |        | icmp_ln50_1   | seteq  | auto     | 0       |
|    icmp_ln50_2_fu_287_p2               |     |        | icmp_ln50_2   | seteq  | auto     | 0       |
|    select_ln50_fu_293_p3               |     |        | select_ln50   | select | auto_sel | 0       |
|    xor_ln50_1_fu_301_p2                |     |        | xor_ln50_1    | xor    | auto     | 0       |
|    and_ln50_1_fu_307_p2                |     |        | and_ln50_1    | and    | auto     | 0       |
|    select_ln50_1_fu_313_p3             |     |        | select_ln50_1 | select | auto_sel | 0       |
|    and_ln50_2_fu_321_p2                |     |        | and_ln50_2    | and    | auto     | 0       |
|    xor_ln50_2_fu_327_p2                |     |        | xor_ln50_2    | xor    | auto     | 0       |
|    or_ln50_fu_333_p2                   |     |        | or_ln50       | or     | auto     | 0       |
|    xor_ln50_3_fu_339_p2                |     |        | xor_ln50_3    | xor    | auto     | 0       |
|    and_ln50_3_fu_345_p2                |     |        | and_ln50_3    | and    | auto     | 0       |
|    and_ln50_4_fu_351_p2                |     |        | and_ln50_4    | and    | auto     | 0       |
|    or_ln50_2_fu_357_p2                 |     |        | or_ln50_2     | or     | auto     | 0       |
|    xor_ln50_4_fu_363_p2                |     |        | xor_ln50_4    | xor    | auto     | 0       |
|    and_ln50_5_fu_369_p2                |     |        | and_ln50_5    | and    | auto     | 0       |
|    select_ln50_2_fu_375_p3             |     |        | select_ln50_2 | select | auto_sel | 0       |
|    or_ln50_1_fu_383_p2                 |     |        | or_ln50_1     | or     | auto     | 0       |
|    select_ln50_3_fu_389_p3             |     |        | select_ln50_3 | select | auto_sel | 0       |
+----------------------------------------+-----+--------+---------------+--------+----------+---------+


================================================================
== Storage Report
================================================================
+--------------+--------+------+------+------+--------+----------+------+---------+------------------+
| Name         | Usage  | Type | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|              |        |      |      |      |        |          |      |         | Banks            |
+--------------+--------+------+------+------+--------+----------+------+---------+------------------+
| + top_kernel |        |      | 22   | 0    |        |          |      |         |                  |
|   tmp_U      | ram_1p |      | 22   |      |        | tmp      | auto | 1       | 24, 16384, 1     |
+--------------+--------+------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------+---------+--------------------------+
| Type     | Options | Location                 |
+----------+---------+--------------------------+
| PIPELINE | ii=1    | top.cpp:17 in top_kernel |
| PIPELINE | ii=1    | top.cpp:27 in top_kernel |
| PIPELINE | ii=1    | top.cpp:39 in top_kernel |
| PIPELINE | ii=1    | top.cpp:49 in top_kernel |
+----------+---------+--------------------------+


