$date
  Sat May  7 20:34:34 2016
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$var reg 1 ! res_tb $end
$var reg 1 " clk_tb $end
$var reg 1 # din_tb $end
$var reg 1 $ led0_tb $end
$var reg 1 % led1_tb $end
$var reg 1 & led2_tb $end
$var reg 1 ' led3_tb $end
$scope module simple_fsm_0 $end
$var reg 1 ( res $end
$var reg 1 ) clk $end
$var reg 1 * din $end
$var reg 1 + led0 $end
$var reg 1 , led1 $end
$var reg 1 - led2 $end
$var reg 1 . led3 $end
$comment current_state is not handled $end
$comment next_state is not handled $end
$var reg 3 / leds_buffer[0:2] $end
$var reg 4 0 leds_output[0:3] $end
$upscope $end
$enddefinitions $end
#0
1!
0"
0#
0$
0%
0&
0'
1(
0)
0*
0+
0,
0-
0.
b000 /
b0000 0
#1000000
1"
1)
#2000000
0!
0"
1#
0(
0)
1*
#3000000
1"
1)
b100 /
#4000000
0"
0)
#5000000
1"
1)
b110 /
#6000000
0"
0#
0)
0*
#7000000
1"
1)
#8000000
0"
1#
0)
1*
#9000000
1"
1$
1%
1'
1)
1+
1,
1.
b1101 0
#10000000
0"
0#
0)
0*
#11000000
1"
1)
b010 /
#12000000
0"
0)
#13000000
1"
1)
b000 /
#14000000
0"
1#
0)
1*
#15000000
1"
1)
b001 /
#16000000
0"
0)
#17000000
1"
0$
0%
1&
1)
0+
0,
1-
b0011 0
#18000000
0"
0)
#19000000
1"
1)
b101 /
#20000000
0"
0)
#21000000
1"
1)
b111 /
#22000000
1!
0"
0#
1(
0)
0*
#23000000
1"
0&
0'
1)
0-
0.
b000 /
b0000 0
#24000000
0!
0"
1#
0(
0)
1*
#25000000
1"
1)
b100 /
#26000000
0"
0#
0)
0*
#27000000
1"
1)
#28000000
0"
0)
#29000000
1"
1)
#30000000
0"
1#
0)
1*
#31000000
1"
1$
1'
1)
1+
1.
b1001 0
#32000000
0"
0#
0)
0*
#33000000
1"
1)
b000 /
#34000000
