# ProjNav -> New Source -> TBW
c:\users\roberto\desktop\steptostep\__projnav\hb_cmds
# Bencher Waveform : PDCL (jhdparse)
# XST (Creating Lso File) : 
steptostep.lso
# Check Syntax
steptostep.stx
# XST (Creating Lso File) : 
steptostep.lso
# Check Syntax
steptostep.stx
# XST (Creating Lso File) : 
steptostep.lso
# Check Syntax
steptostep.stx
# ProjNav -> New Source -> TBW
C:\Users\Roberto\Desktop\StepToStep\__projnav\hb_cmds
# Bencher Waveform : PDCL (jhdparse)
# ModelSim : Simulate Behavioral VHDL Model
test_ss.fdo
# ModelSim : Simulate Behavioral VHDL Model
vsim.wlf
# Bencher Waveform : PDCL (jhdparse)
# ModelSim : Simulate Behavioral VHDL Model
test_ss.fdo
# ModelSim : Simulate Behavioral VHDL Model
vsim.wlf
# ModelSim : Simulate Behavioral VHDL Model
vsim.wlf
# ModelSim : Simulate Behavioral VHDL Model
vsim.wlf
# ModelSim : Simulate Behavioral VHDL Model
vsim.wlf
# ModelSim : Simulate Behavioral VHDL Model
vsim.wlf
# ModelSim : Simulate Behavioral VHDL Model
vsim.wlf
# XST (Creating Lso File) : 
steptostep.lso
# Check Syntax
steptostep.stx
# XST (Creating Lso File) : 
steptostep.lso
# Check Syntax
steptostep.stx
# XST (Creating Lso File) : 
steptostep.lso
# Check Syntax
steptostep.stx
# XST (Creating Lso File) : 
steptostep.lso
# Check Syntax
steptostep.stx
# XST (Creating Lso File) : 
steptostep.lso
# Check Syntax
steptostep.stx
# ModelSim : Simulate Behavioral VHDL Model
test_ss.fdo
# ModelSim : Simulate Behavioral VHDL Model
vsim.wlf
# Bencher Waveform : PDCL (jhdparse)
# Bencher Waveform : PDCL (jhdparse)
# ModelSim : Simulate Behavioral VHDL Model
test_ss.fdo
# ModelSim : Simulate Behavioral VHDL Model
vsim.wlf
# Bencher Waveform : PDCL (jhdparse)
# ModelSim : Simulate Behavioral VHDL Model
test_ss.fdo
# ModelSim : Simulate Behavioral VHDL Model
vsim.wlf
# Bencher Waveform : PDCL (jhdparse)
# ModelSim : Simulate Behavioral VHDL Model
test_ss.fdo
# ModelSim : Simulate Behavioral VHDL Model
vsim.wlf
# Bencher Waveform : PDCL (jhdparse)
# ModelSim : Simulate Behavioral VHDL Model
test_ss.fdo
# ModelSim : Simulate Behavioral VHDL Model
vsim.wlf
# Bencher Waveform : PDCL (jhdparse)
# ModelSim : Simulate Behavioral VHDL Model
test_ss.fdo
# ModelSim : Simulate Behavioral VHDL Model
vsim.wlf
# Bencher Waveform : PDCL (jhdparse)
# ModelSim : Simulate Behavioral VHDL Model
test_ss.fdo
# ModelSim : Simulate Behavioral VHDL Model
vsim.wlf
# XST (Creating Lso File) : 
steptostep.lso
# Check Syntax
steptostep.stx
# XST (Creating Lso File) : 
steptostep.lso
# Check Syntax
steptostep.stx
# Bencher Waveform : PDCL (jhdparse)
# XST (Creating Lso File) : 
steptostep.lso
# Check Syntax
steptostep.stx
# Update Bencher Waveform
__projnav/updateTBW_tcl.rsp
test_ss.vhw
test_ss.ano
test_ss.tfw
# ModelSim : Simulate Behavioral VHDL Model
test_ss.fdo
# ModelSim : Simulate Behavioral VHDL Model
vsim.wlf
# Bencher Waveform : PDCL (jhdparse)
# ModelSim : Simulate Behavioral VHDL Model
test_ss.fdo
# ModelSim : Simulate Behavioral VHDL Model
vsim.wlf
# ProjNav -> New Source -> TBW
C:\Users\asus\Desktop\università\esd\vhdl\esami\risolti\9_Settembre_2013\StepToStep\__projnav\hb_cmds
# Bencher Waveform : PDCL (jhdparse)
# ModelSim : Simulate Behavioral VHDL Model
test_ss.fdo
# ModelSim : Simulate Behavioral VHDL Model
vsim.wlf
