/home/fizza/OpenFPGA/build/yosys/bin/yosys yosys.ys

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.27+3 (git sha1 b58664d44, gcc 11.3.0-1ubuntu1~22.04 -fPIC -Os)


-- Executing script file `yosys.ys' --

1. Executing Verilog-2005 frontend: ./benchmark/diffeq1.v
Parsing Verilog input from `./benchmark/diffeq1.v' to AST representation.
Generating RTLIL representation for module `\diffeq_paj_convert'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /home/fizza/OpenFPGA/openfpga_flow/openfpga_yosys_techlib/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_40nm_cell_sim.v
Parsing Verilog input from `/home/fizza/OpenFPGA/openfpga_flow/openfpga_yosys_techlib/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_40nm_cell_sim.v' to AST representation.
Generating RTLIL representation for module `\dpram_1024x8_core'.
Generating RTLIL representation for module `\dpram_1024x8'.
Generating RTLIL representation for module `\mult_36'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \diffeq_paj_convert

3.2. Analyzing design hierarchy..
Top module:  \diffeq_paj_convert
Removed 0 unused modules.

4. Executing PROC pass (convert processes to netlists).

4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 3 switch rules as full_case in process $proc$./benchmark/diffeq1.v:23$2 in module diffeq_paj_convert.
Removed a total of 0 dead cases.

4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 0 assignments to connections.

4.4. Executing PROC_INIT pass (extract init attributes).

4.5. Executing PROC_ARST pass (detect async resets in processes).

4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~3 debug messages>

4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\diffeq_paj_convert.$proc$./benchmark/diffeq1.v:23$2'.
     1/7: $0\looping[0:0]
     2/7: $0\u_var[31:0]
     3/7: $0\y_var[31:0]
     4/7: $0\x_var[31:0]
     5/7: $0\Uoutport[31:0]
     6/7: $0\Youtport[31:0]
     7/7: $0\Xoutport[31:0]

4.8. Executing PROC_DLATCH pass (convert process syncs to latches).

4.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\diffeq_paj_convert.\Xoutport' using process `\diffeq_paj_convert.$proc$./benchmark/diffeq1.v:23$2'.
  created $dff cell `$procdff$78' with positive edge clock.
Creating register for signal `\diffeq_paj_convert.\Youtport' using process `\diffeq_paj_convert.$proc$./benchmark/diffeq1.v:23$2'.
  created $dff cell `$procdff$79' with positive edge clock.
Creating register for signal `\diffeq_paj_convert.\Uoutport' using process `\diffeq_paj_convert.$proc$./benchmark/diffeq1.v:23$2'.
  created $dff cell `$procdff$80' with positive edge clock.
Creating register for signal `\diffeq_paj_convert.\x_var' using process `\diffeq_paj_convert.$proc$./benchmark/diffeq1.v:23$2'.
  created $dff cell `$procdff$81' with positive edge clock.
Creating register for signal `\diffeq_paj_convert.\y_var' using process `\diffeq_paj_convert.$proc$./benchmark/diffeq1.v:23$2'.
  created $dff cell `$procdff$82' with positive edge clock.
Creating register for signal `\diffeq_paj_convert.\u_var' using process `\diffeq_paj_convert.$proc$./benchmark/diffeq1.v:23$2'.
  created $dff cell `$procdff$83' with positive edge clock.
Creating register for signal `\diffeq_paj_convert.\looping' using process `\diffeq_paj_convert.$proc$./benchmark/diffeq1.v:23$2'.
  created $dff cell `$procdff$84' with positive edge clock.

4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 3 empty switches in `\diffeq_paj_convert.$proc$./benchmark/diffeq1.v:23$2'.
Removing empty process `diffeq_paj_convert.$proc$./benchmark/diffeq1.v:23$2'.
Cleaned up 3 empty switches.

4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module diffeq_paj_convert.
<suppressed ~9 debug messages>

5. Executing FLATTEN pass (flatten design).

6. Executing TRIBUF pass.

7. Executing OPT_EXPR pass (perform const folding).
Optimizing module diffeq_paj_convert.

8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \diffeq_paj_convert..
Removed 1 unused cells and 31 unused wires.
<suppressed ~2 debug messages>

9. Executing DEMINOUT pass (demote inout ports to input or output).

10. Executing OPT pass (performing simple optimizations).

10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module diffeq_paj_convert.

10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\diffeq_paj_convert'.
Removed a total of 0 cells.

10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \diffeq_paj_convert..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $procmux$16: \looping -> 1'1
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \diffeq_paj_convert.
Performed a total of 0 changes.

10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\diffeq_paj_convert'.
Removed a total of 0 cells.

10.6. Executing OPT_DFF pass (perform DFF optimizations).

10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \diffeq_paj_convert..

10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module diffeq_paj_convert.

10.9. Finished OPT passes. (There is nothing left to do.)

11. Executing OPT_EXPR pass (perform const folding).
Optimizing module diffeq_paj_convert.

12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \diffeq_paj_convert..

13. Executing CHECK pass (checking for obvious problems).
Checking module diffeq_paj_convert...
Found and reported 0 problems.

14. Executing OPT pass (performing simple optimizations).

14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module diffeq_paj_convert.

14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\diffeq_paj_convert'.
Removed a total of 0 cells.

14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \diffeq_paj_convert..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \diffeq_paj_convert.
Performed a total of 0 changes.

14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\diffeq_paj_convert'.
Removed a total of 0 cells.

14.6. Executing OPT_DFF pass (perform DFF optimizations).

14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \diffeq_paj_convert..

14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module diffeq_paj_convert.

14.9. Finished OPT passes. (There is nothing left to do.)

15. Executing WREDUCE pass (reducing word size of cells).
Removed top 30 bits (of 32) from port B of cell diffeq_paj_convert.$mul$./benchmark/diffeq1.v:42$6 ($mul).
Removed top 30 bits (of 32) from port B of cell diffeq_paj_convert.$mul$./benchmark/diffeq1.v:42$9 ($mul).

16. Executing PEEPOPT pass (run peephole optimizers).

17. Executing PMUXTREE pass.

18. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \diffeq_paj_convert..

19. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

20. Executing WREDUCE pass (reducing word size of cells).

21. Executing TECHMAP pass (map to technology primitives).

21.1. Executing Verilog-2005 frontend: /home/fizza/OpenFPGA/build/yosys/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/home/fizza/OpenFPGA/build/yosys/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

21.2. Executing Verilog-2005 frontend: /home/fizza/OpenFPGA/openfpga_flow/openfpga_yosys_techlib/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_40nm_dsp_map.v
Parsing Verilog input from `/home/fizza/OpenFPGA/openfpga_flow/openfpga_yosys_techlib/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_40nm_dsp_map.v' to AST representation.
Generating RTLIL representation for module `\mult_36x36'.
Successfully finished Verilog frontend.

21.3. Continuing TECHMAP pass.
Using template $paramod$a6723094dea62072dba32ab67b56b3cb58dc0d5a\_80_mul for cells of type $mul.
Using template $paramod$97e4f493c54d0ee805f2d5ec4e83e08777ed69ce\_80_mul for cells of type $mul.
Using template $paramod$4d4bb7e0c0f369833cce466bdff5ae4defee04c8\mult_36x36 for cells of type mult_36x36.
No more expansions possible.
<suppressed ~194 debug messages>

22. Executing OPT_EXPR pass (perform const folding).

23. Executing WREDUCE pass (reducing word size of cells).
Warning: Selection "Extract" did not match any module.
Warning: Selection "arithmetic" did not match any module.
Warning: Selection "functions" did not match any module.

24. Executing TECHMAP pass (map to technology primitives).

24.1. Executing Verilog-2005 frontend: /home/fizza/OpenFPGA/build/yosys/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/fizza/OpenFPGA/build/yosys/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

24.2. Continuing TECHMAP pass.
Running "alumacc" on wrapper $extern:wrap:$lt:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$lt:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$lt:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$add:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$add:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $dff.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $and.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $or.
No more expansions possible.
<suppressed ~1063 debug messages>

25. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module diffeq_paj_convert:
  created 0 $alu and 0 $macc cells.

26. Executing SHARE pass (SAT-based resource sharing).

27. Executing OPT pass (performing simple optimizations).

27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module diffeq_paj_convert.
<suppressed ~370 debug messages>

27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\diffeq_paj_convert'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

27.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \diffeq_paj_convert..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

27.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \diffeq_paj_convert.
Performed a total of 0 changes.

27.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\diffeq_paj_convert'.
Removed a total of 0 cells.

27.6. Executing OPT_DFF pass (perform DFF optimizations).

27.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \diffeq_paj_convert..
Removed 208 unused cells and 261 unused wires.
<suppressed ~209 debug messages>

27.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module diffeq_paj_convert.

27.9. Rerunning OPT passes. (Maybe there is more to do..)

27.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \diffeq_paj_convert..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

27.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \diffeq_paj_convert.
Performed a total of 0 changes.

27.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\diffeq_paj_convert'.
Removed a total of 0 cells.

27.13. Executing OPT_DFF pass (perform DFF optimizations).

27.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \diffeq_paj_convert..

27.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module diffeq_paj_convert.

27.16. Finished OPT passes. (There is nothing left to do.)

28. Executing FSM pass (extract and optimize FSM).

28.1. Executing FSM_DETECT pass (finding FSMs in design).

28.2. Executing FSM_EXTRACT pass (extracting FSM from design).

28.3. Executing FSM_OPT pass (simple optimizations of FSMs).

28.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \diffeq_paj_convert..

28.5. Executing FSM_OPT pass (simple optimizations of FSMs).

28.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

28.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

28.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

29. Executing OPT pass (performing simple optimizations).

29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module diffeq_paj_convert.

29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\diffeq_paj_convert'.
Removed a total of 0 cells.

29.3. Executing OPT_DFF pass (perform DFF optimizations).

29.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \diffeq_paj_convert..

29.5. Finished fast OPT passes.

30. Executing MEMORY pass.

30.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

30.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

30.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

30.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

30.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

30.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \diffeq_paj_convert..

30.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

30.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

30.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \diffeq_paj_convert..

30.10. Executing MEMORY_COLLECT pass (generating $mem cells).

31. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \diffeq_paj_convert..

32. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).

33. Executing TECHMAP pass (map to technology primitives).

33.1. Executing Verilog-2005 frontend: /home/fizza/OpenFPGA/openfpga_flow/openfpga_yosys_techlib/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_40nm_bram_map.v
Parsing Verilog input from `/home/fizza/OpenFPGA/openfpga_flow/openfpga_yosys_techlib/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_40nm_bram_map.v' to AST representation.
Generating RTLIL representation for module `\$__MY_DPRAM_1024x8'.
Successfully finished Verilog frontend.

33.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

34. Executing OPT pass (performing simple optimizations).

34.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module diffeq_paj_convert.

34.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\diffeq_paj_convert'.
Removed a total of 0 cells.

34.3. Executing OPT_DFF pass (perform DFF optimizations).

34.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \diffeq_paj_convert..

34.5. Finished fast OPT passes.

35. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

36. Executing OPT pass (performing simple optimizations).

36.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module diffeq_paj_convert.

36.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\diffeq_paj_convert'.
Removed a total of 0 cells.

36.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \diffeq_paj_convert..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

36.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \diffeq_paj_convert.
Performed a total of 0 changes.

36.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\diffeq_paj_convert'.
Removed a total of 0 cells.

36.6. Executing OPT_DFF pass (perform DFF optimizations).

36.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \diffeq_paj_convert..

36.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module diffeq_paj_convert.

36.9. Finished OPT passes. (There is nothing left to do.)

37. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

38. Executing TECHMAP pass (map to technology primitives).

38.1. Executing Verilog-2005 frontend: /home/fizza/OpenFPGA/build/yosys/bin/../share/yosys/adff2dff.v
Parsing Verilog input from `/home/fizza/OpenFPGA/build/yosys/bin/../share/yosys/adff2dff.v' to AST representation.
Generating RTLIL representation for module `\adff2dff'.
Successfully finished Verilog frontend.

38.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

39. Executing OPT_EXPR pass (perform const folding).
Optimizing module diffeq_paj_convert.

40. Executing SIMPLEMAP pass (map simple cells to gate primitives).

41. Executing OPT_EXPR pass (perform const folding).
Optimizing module diffeq_paj_convert.

42. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\diffeq_paj_convert'.
Removed a total of 0 cells.

43. Executing OPT_DFF pass (perform DFF optimizations).

44. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \diffeq_paj_convert..

45. Executing OPT pass (performing simple optimizations).

45.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module diffeq_paj_convert.

45.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\diffeq_paj_convert'.
Removed a total of 0 cells.

45.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \diffeq_paj_convert..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

45.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \diffeq_paj_convert.
Performed a total of 0 changes.

45.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\diffeq_paj_convert'.
Removed a total of 0 cells.

45.6. Executing OPT_DFF pass (perform DFF optimizations).

45.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \diffeq_paj_convert..

45.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module diffeq_paj_convert.

45.9. Finished OPT passes. (There is nothing left to do.)

46. Executing ABC pass (technology mapping using ABC).

46.1. Extracting gate netlist of module `\diffeq_paj_convert' to `<abc-temp-dir>/input.blif'..
Extracted 1712 gates and 2164 wires to a netlist network with 450 inputs and 193 outputs.

46.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + write_blif <abc-temp-dir>/output.blif 

46.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      468
ABC RESULTS:        internal signals:     1521
ABC RESULTS:           input signals:      450
ABC RESULTS:          output signals:      193
Removing temp directory.

47. Executing HIERARCHY pass (managing design hierarchy).

47.1. Analyzing design hierarchy..
Top module:  \diffeq_paj_convert

47.2. Analyzing design hierarchy..
Top module:  \diffeq_paj_convert
Removed 0 unused modules.

48. Printing statistics.

=== diffeq_paj_convert ===

   Number of wires:               1452
   Number of wire bits:           3543
   Number of public wires:          15
   Number of public wire bits:     387
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                666
     $_DFF_P_                      193
     $lut                          468
     mult_36                         5

49. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \diffeq_paj_convert..
Removed 0 unused cells and 1146 unused wires.
<suppressed ~1 debug messages>

50. Executing BLIF backend.

Warnings: 3 unique messages, 3 total
End of script. Logfile hash: feac8f6429, CPU: user 1.54s system 0.03s, MEM: 24.46 MB peak
Yosys 0.27+3 (git sha1 b58664d44, gcc 11.3.0-1ubuntu1~22.04 -fPIC -Os)
Time spent: 36% 1x abc (0 sec), 24% 23x opt_expr (0 sec), ...
0