// Seed: 3136286275
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_9;
  module_2();
endmodule
module module_1 (
    input tri1 id_0,
    input tri  id_1
);
  wire id_3;
  module_0(
      id_3, id_3, id_3, id_3, id_3, id_3, id_3, id_3
  );
  wire id_4;
endmodule
module module_2;
  assign id_1 = 1 ? id_1 - 1'h0 : id_1;
  wire id_2 = id_2;
  wand id_3 = 1;
  wire id_4;
  assign id_2 = id_4;
endmodule
