{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1507060766201 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1507060766203 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct  3 16:59:26 2017 " "Processing started: Tue Oct  3 16:59:26 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1507060766203 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507060766203 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off list_1 -c list_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off list_1 -c list_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507060766204 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1507060766563 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1507060766563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exercise1.v 4 4 " "Found 4 design units, including 4 entities, in source file exercise1.v" { { "Info" "ISGN_ENTITY_NAME" "1 exercise1a " "Found entity 1: exercise1a" {  } { { "exercise1.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507060776546 ""} { "Info" "ISGN_ENTITY_NAME" "2 exercise1b " "Found entity 2: exercise1b" {  } { { "exercise1.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise1.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507060776546 ""} { "Info" "ISGN_ENTITY_NAME" "3 exercise1c " "Found entity 3: exercise1c" {  } { { "exercise1.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise1.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507060776546 ""} { "Info" "ISGN_ENTITY_NAME" "4 exercise1d " "Found entity 4: exercise1d" {  } { { "exercise1.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507060776546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507060776546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exercise7.v 2 2 " "Found 2 design units, including 2 entities, in source file exercise7.v" { { "Info" "ISGN_ENTITY_NAME" "1 exercise7 " "Found entity 1: exercise7" {  } { { "exercise7.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise7.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507060776552 ""} { "Info" "ISGN_ENTITY_NAME" "2 exercise7tb " "Found entity 2: exercise7tb" {  } { { "exercise7.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise7.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507060776552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507060776552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exercise4.v 2 2 " "Found 2 design units, including 2 entities, in source file exercise4.v" { { "Info" "ISGN_ENTITY_NAME" "1 exercise4 " "Found entity 1: exercise4" {  } { { "exercise4.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise4.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507060776557 ""} { "Info" "ISGN_ENTITY_NAME" "2 exercise4tb " "Found entity 2: exercise4tb" {  } { { "exercise4.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise4.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507060776557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507060776557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exercise3.v 2 2 " "Found 2 design units, including 2 entities, in source file exercise3.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "exercise3.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise3.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507060776563 ""} { "Info" "ISGN_ENTITY_NAME" "2 exercise3 " "Found entity 2: exercise3" {  } { { "exercise3.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise3.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507060776563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507060776563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exercise2.v 1 1 " "Found 1 design units, including 1 entities, in source file exercise2.v" { { "Info" "ISGN_ENTITY_NAME" "1 exercise2 " "Found entity 1: exercise2" {  } { { "exercise2.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507060776568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507060776568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exercise6.v 2 2 " "Found 2 design units, including 2 entities, in source file exercise6.v" { { "Info" "ISGN_ENTITY_NAME" "1 exercise6 " "Found entity 1: exercise6" {  } { { "exercise6.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise6.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507060776573 ""} { "Info" "ISGN_ENTITY_NAME" "2 exercise6tb " "Found entity 2: exercise6tb" {  } { { "exercise6.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise6.v" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507060776573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507060776573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exercise5.v 2 2 " "Found 2 design units, including 2 entities, in source file exercise5.v" { { "Info" "ISGN_ENTITY_NAME" "1 exercise5 " "Found entity 1: exercise5" {  } { { "exercise5.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise5.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507060776578 ""} { "Info" "ISGN_ENTITY_NAME" "2 exercise5tb " "Found entity 2: exercise5tb" {  } { { "exercise5.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise5.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507060776578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507060776578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "list_1.v 1 1 " "Found 1 design units, including 1 entities, in source file list_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 list_1 " "Found entity 1: list_1" {  } { { "list_1.v" "" { Text "/home/joao/Code/computer_architecture/list_1/list_1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507060776585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507060776585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 2 2 " "Found 2 design units, including 2 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "/home/joao/Code/computer_architecture/list_1/alu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507060776591 ""} { "Info" "ISGN_ENTITY_NAME" "2 alutb " "Found entity 2: alutb" {  } { { "alu.v" "" { Text "/home/joao/Code/computer_architecture/list_1/alu.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507060776591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507060776591 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_out exercise3.v(35) " "Verilog HDL Implicit Net warning at exercise3.v(35): created implicit net for \"carry_out\"" {  } { { "exercise3.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise3.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507060776591 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "list_1 " "Elaborating entity \"list_1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1507060776852 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "output_tmp list_1.v(2) " "Output port \"output_tmp\" at list_1.v(2) has no driver" {  } { { "list_1.v" "" { Text "/home/joao/Code/computer_architecture/list_1/list_1.v" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1507060776854 "|list_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exercise4tb exercise4tb:e4tb " "Elaborating entity \"exercise4tb\" for hierarchy \"exercise4tb:e4tb\"" {  } { { "list_1.v" "e4tb" { Text "/home/joao/Code/computer_architecture/list_1/list_1.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507060776856 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "exercise4.v(80) " "Verilog HDL warning at exercise4.v(80): ignoring unsupported system task" {  } { { "exercise4.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise4.v" 80 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1507060776858 "|list_1|exercise4tb:e4tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "exercise4.v(101) " "Verilog HDL warning at exercise4.v(101): ignoring unsupported system task" {  } { { "exercise4.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise4.v" 101 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1507060776858 "|list_1|exercise4tb:e4tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exercise4 exercise4tb:e4tb\|exercise4:e4 " "Elaborating entity \"exercise4\" for hierarchy \"exercise4tb:e4tb\|exercise4:e4\"" {  } { { "exercise4.v" "e4" { Text "/home/joao/Code/computer_architecture/list_1/exercise4.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507060776859 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "next_floor exercise4.v(20) " "Verilog HDL or VHDL warning at exercise4.v(20): object \"next_floor\" assigned a value but never read" {  } { { "exercise4.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise4.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1507060776861 "|list_1|exercise4tb:e4tb|exercise4:e4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 exercise4.v(26) " "Verilog HDL assignment warning at exercise4.v(26): truncated value with size 3 to match size of target (2)" {  } { { "exercise4.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise4.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1507060776861 "|list_1|exercise4tb:e4tb|exercise4:e4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exercise4.v(30) " "Verilog HDL assignment warning at exercise4.v(30): truncated value with size 32 to match size of target (4)" {  } { { "exercise4.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise4.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1507060776861 "|list_1|exercise4tb:e4tb|exercise4:e4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exercise4.v(31) " "Verilog HDL assignment warning at exercise4.v(31): truncated value with size 32 to match size of target (4)" {  } { { "exercise4.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise4.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1507060776861 "|list_1|exercise4tb:e4tb|exercise4:e4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exercise4.v(32) " "Verilog HDL assignment warning at exercise4.v(32): truncated value with size 32 to match size of target (4)" {  } { { "exercise4.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise4.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1507060776861 "|list_1|exercise4tb:e4tb|exercise4:e4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exercise4.v(33) " "Verilog HDL assignment warning at exercise4.v(33): truncated value with size 32 to match size of target (4)" {  } { { "exercise4.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise4.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1507060776861 "|list_1|exercise4tb:e4tb|exercise4:e4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exercise4.v(34) " "Verilog HDL assignment warning at exercise4.v(34): truncated value with size 32 to match size of target (4)" {  } { { "exercise4.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise4.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1507060776861 "|list_1|exercise4tb:e4tb|exercise4:e4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exercise4.v(35) " "Verilog HDL assignment warning at exercise4.v(35): truncated value with size 32 to match size of target (4)" {  } { { "exercise4.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise4.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1507060776861 "|list_1|exercise4tb:e4tb|exercise4:e4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exercise4.v(36) " "Verilog HDL assignment warning at exercise4.v(36): truncated value with size 32 to match size of target (4)" {  } { { "exercise4.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise4.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1507060776861 "|list_1|exercise4tb:e4tb|exercise4:e4"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "exercise4.v(29) " "Verilog HDL Case Statement warning at exercise4.v(29): incomplete case statement has no default case item" {  } { { "exercise4.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise4.v" 29 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1507060776861 "|list_1|exercise4tb:e4tb|exercise4:e4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exercise4.v(43) " "Verilog HDL assignment warning at exercise4.v(43): truncated value with size 32 to match size of target (4)" {  } { { "exercise4.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise4.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1507060776861 "|list_1|exercise4tb:e4tb|exercise4:e4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exercise4.v(44) " "Verilog HDL assignment warning at exercise4.v(44): truncated value with size 32 to match size of target (4)" {  } { { "exercise4.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise4.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1507060776861 "|list_1|exercise4tb:e4tb|exercise4:e4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exercise4.v(45) " "Verilog HDL assignment warning at exercise4.v(45): truncated value with size 32 to match size of target (4)" {  } { { "exercise4.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise4.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1507060776861 "|list_1|exercise4tb:e4tb|exercise4:e4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exercise4.v(46) " "Verilog HDL assignment warning at exercise4.v(46): truncated value with size 32 to match size of target (4)" {  } { { "exercise4.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise4.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1507060776861 "|list_1|exercise4tb:e4tb|exercise4:e4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exercise4.v(47) " "Verilog HDL assignment warning at exercise4.v(47): truncated value with size 32 to match size of target (4)" {  } { { "exercise4.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise4.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1507060776861 "|list_1|exercise4tb:e4tb|exercise4:e4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exercise4.v(48) " "Verilog HDL assignment warning at exercise4.v(48): truncated value with size 32 to match size of target (4)" {  } { { "exercise4.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise4.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1507060776861 "|list_1|exercise4tb:e4tb|exercise4:e4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exercise4.v(49) " "Verilog HDL assignment warning at exercise4.v(49): truncated value with size 32 to match size of target (4)" {  } { { "exercise4.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise4.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1507060776861 "|list_1|exercise4tb:e4tb|exercise4:e4"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "exercise4.v(41) " "Verilog HDL Case Statement warning at exercise4.v(41): incomplete case statement has no default case item" {  } { { "exercise4.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise4.v" 41 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1507060776861 "|list_1|exercise4tb:e4tb|exercise4:e4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 exercise4.v(55) " "Verilog HDL assignment warning at exercise4.v(55): truncated value with size 3 to match size of target (2)" {  } { { "exercise4.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise4.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1507060776861 "|list_1|exercise4tb:e4tb|exercise4:e4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 exercise4.v(58) " "Verilog HDL assignment warning at exercise4.v(58): truncated value with size 3 to match size of target (2)" {  } { { "exercise4.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise4.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1507060776861 "|list_1|exercise4tb:e4tb|exercise4:e4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "state exercise4.v(24) " "Verilog HDL Always Construct warning at exercise4.v(24): inferring latch(es) for variable \"state\", which holds its previous value in one or more paths through the always construct" {  } { { "exercise4.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise4.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1507060776861 "|list_1|exercise4tb:e4tb|exercise4:e4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_floor_u exercise4.v(24) " "Verilog HDL Always Construct warning at exercise4.v(24): inferring latch(es) for variable \"next_floor_u\", which holds its previous value in one or more paths through the always construct" {  } { { "exercise4.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise4.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1507060776861 "|list_1|exercise4tb:e4tb|exercise4:e4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_floor_d exercise4.v(24) " "Verilog HDL Always Construct warning at exercise4.v(24): inferring latch(es) for variable \"next_floor_d\", which holds its previous value in one or more paths through the always construct" {  } { { "exercise4.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise4.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1507060776861 "|list_1|exercise4tb:e4tb|exercise4:e4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_floor_d\[0\] exercise4.v(29) " "Inferred latch for \"next_floor_d\[0\]\" at exercise4.v(29)" {  } { { "exercise4.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise4.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507060776861 "|list_1|exercise4tb:e4tb|exercise4:e4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_floor_d\[1\] exercise4.v(29) " "Inferred latch for \"next_floor_d\[1\]\" at exercise4.v(29)" {  } { { "exercise4.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise4.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507060776861 "|list_1|exercise4tb:e4tb|exercise4:e4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_floor_d\[2\] exercise4.v(29) " "Inferred latch for \"next_floor_d\[2\]\" at exercise4.v(29)" {  } { { "exercise4.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise4.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507060776861 "|list_1|exercise4tb:e4tb|exercise4:e4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_floor_d\[3\] exercise4.v(29) " "Inferred latch for \"next_floor_d\[3\]\" at exercise4.v(29)" {  } { { "exercise4.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise4.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507060776861 "|list_1|exercise4tb:e4tb|exercise4:e4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_floor_u\[0\] exercise4.v(29) " "Inferred latch for \"next_floor_u\[0\]\" at exercise4.v(29)" {  } { { "exercise4.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise4.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507060776861 "|list_1|exercise4tb:e4tb|exercise4:e4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_floor_u\[1\] exercise4.v(29) " "Inferred latch for \"next_floor_u\[1\]\" at exercise4.v(29)" {  } { { "exercise4.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise4.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507060776861 "|list_1|exercise4tb:e4tb|exercise4:e4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_floor_u\[2\] exercise4.v(29) " "Inferred latch for \"next_floor_u\[2\]\" at exercise4.v(29)" {  } { { "exercise4.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise4.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507060776861 "|list_1|exercise4tb:e4tb|exercise4:e4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_floor_u\[3\] exercise4.v(29) " "Inferred latch for \"next_floor_u\[3\]\" at exercise4.v(29)" {  } { { "exercise4.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise4.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507060776861 "|list_1|exercise4tb:e4tb|exercise4:e4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[0\] exercise4.v(29) " "Inferred latch for \"state\[0\]\" at exercise4.v(29)" {  } { { "exercise4.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise4.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507060776861 "|list_1|exercise4tb:e4tb|exercise4:e4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1\] exercise4.v(29) " "Inferred latch for \"state\[1\]\" at exercise4.v(29)" {  } { { "exercise4.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise4.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507060776861 "|list_1|exercise4tb:e4tb|exercise4:e4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exercise5tb exercise5tb:e5tb " "Elaborating entity \"exercise5tb\" for hierarchy \"exercise5tb:e5tb\"" {  } { { "list_1.v" "e5tb" { Text "/home/joao/Code/computer_architecture/list_1/list_1.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507060776862 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "exercise5.v(61) " "Verilog HDL warning at exercise5.v(61): ignoring unsupported system task" {  } { { "exercise5.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise5.v" 61 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1507060776863 "|list_1|exercise5tb:e5tb"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clock exercise5.v(65) " "Verilog HDL warning at exercise5.v(65): assignments to clock create a combinational loop" {  } { { "exercise5.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise5.v" 65 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1507060776863 "|list_1|exercise5tb:e5tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exercise5 exercise5tb:e5tb\|exercise5:e5 " "Elaborating entity \"exercise5\" for hierarchy \"exercise5tb:e5tb\|exercise5:e5\"" {  } { { "exercise5.v" "e5" { Text "/home/joao/Code/computer_architecture/list_1/exercise5.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507060776865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exercise6tb exercise6tb:e6tb " "Elaborating entity \"exercise6tb\" for hierarchy \"exercise6tb:e6tb\"" {  } { { "list_1.v" "e6tb" { Text "/home/joao/Code/computer_architecture/list_1/list_1.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507060776866 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "exercise6.v(125) " "Verilog HDL warning at exercise6.v(125): ignoring unsupported system task" {  } { { "exercise6.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise6.v" 125 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1507060776867 "|list_1|exercise6tb:e6tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exercise6 exercise6tb:e6tb\|exercise6:e6 " "Elaborating entity \"exercise6\" for hierarchy \"exercise6tb:e6tb\|exercise6:e6\"" {  } { { "exercise6.v" "e6" { Text "/home/joao/Code/computer_architecture/list_1/exercise6.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507060776869 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "state exercise6.v(31) " "Verilog HDL Always Construct warning at exercise6.v(31): inferring latch(es) for variable \"state\", which holds its previous value in one or more paths through the always construct" {  } { { "exercise6.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise6.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1507060776870 "|list_1|exercise6tb:e6tb|exercise6:e6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[0\] exercise6.v(31) " "Inferred latch for \"state\[0\]\" at exercise6.v(31)" {  } { { "exercise6.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise6.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507060776870 "|list_1|exercise6tb:e6tb|exercise6:e6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1\] exercise6.v(31) " "Inferred latch for \"state\[1\]\" at exercise6.v(31)" {  } { { "exercise6.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise6.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507060776870 "|list_1|exercise6tb:e6tb|exercise6:e6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2\] exercise6.v(31) " "Inferred latch for \"state\[2\]\" at exercise6.v(31)" {  } { { "exercise6.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise6.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507060776870 "|list_1|exercise6tb:e6tb|exercise6:e6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exercise7tb exercise7tb:e7tb " "Elaborating entity \"exercise7tb\" for hierarchy \"exercise7tb:e7tb\"" {  } { { "list_1.v" "e7tb" { Text "/home/joao/Code/computer_architecture/list_1/list_1.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507060776870 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "exercise7.v(82) " "Verilog HDL warning at exercise7.v(82): ignoring unsupported system task" {  } { { "exercise7.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise7.v" 82 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1507060776872 "|list_1|exercise7tb:e7tb"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk exercise7.v(86) " "Verilog HDL warning at exercise7.v(86): assignments to clk create a combinational loop" {  } { { "exercise7.v" "" { Text "/home/joao/Code/computer_architecture/list_1/exercise7.v" 86 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1507060776872 "|list_1|exercise7tb:e7tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exercise7 exercise7tb:e7tb\|exercise7:e7 " "Elaborating entity \"exercise7\" for hierarchy \"exercise7tb:e7tb\|exercise7:e7\"" {  } { { "exercise7.v" "e7" { Text "/home/joao/Code/computer_architecture/list_1/exercise7.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507060776873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alutb alutb:alu1tb " "Elaborating entity \"alutb\" for hierarchy \"alutb:alu1tb\"" {  } { { "list_1.v" "alu1tb" { Text "/home/joao/Code/computer_architecture/list_1/list_1.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507060776877 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "alu.v(93) " "Verilog HDL warning at alu.v(93): ignoring unsupported system task" {  } { { "alu.v" "" { Text "/home/joao/Code/computer_architecture/list_1/alu.v" 93 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1507060776878 "|list_1|alutb:alu1tb"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "write_data_reg alu.v(62) " "Verilog HDL warning at alu.v(62): initial value for variable write_data_reg should be constant" {  } { { "alu.v" "" { Text "/home/joao/Code/computer_architecture/list_1/alu.v" 62 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1507060776878 "|list_1|alutb:alu1tb"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk alu.v(97) " "Verilog HDL warning at alu.v(97): assignments to clk create a combinational loop" {  } { { "alu.v" "" { Text "/home/joao/Code/computer_architecture/list_1/alu.v" 97 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1507060776878 "|list_1|alutb:alu1tb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "write_data_reg 0 alu.v(39) " "Net \"write_data_reg\" at alu.v(39) has no driver or initial value, using a default initial value '0'" {  } { { "alu.v" "" { Text "/home/joao/Code/computer_architecture/list_1/alu.v" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1507060776878 "|list_1|alutb:alu1tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alutb:alu1tb\|alu:alu1 " "Elaborating entity \"alu\" for hierarchy \"alutb:alu1tb\|alu:alu1\"" {  } { { "alu.v" "alu1" { Text "/home/joao/Code/computer_architecture/list_1/alu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507060776897 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 alu.v(16) " "Verilog HDL assignment warning at alu.v(16): truncated value with size 32 to match size of target (16)" {  } { { "alu.v" "" { Text "/home/joao/Code/computer_architecture/list_1/alu.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1507060776897 "|list_1|alutb:alu1tb|alu:alu1"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alutb:alu1tb\|instruction\[11\] " "Net \"alutb:alu1tb\|instruction\[11\]\" is missing source, defaulting to GND" {  } { { "alu.v" "instruction\[11\]" { Text "/home/joao/Code/computer_architecture/list_1/alu.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1507060776990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alutb:alu1tb\|instruction\[10\] " "Net \"alutb:alu1tb\|instruction\[10\]\" is missing source, defaulting to GND" {  } { { "alu.v" "instruction\[10\]" { Text "/home/joao/Code/computer_architecture/list_1/alu.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1507060776990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alutb:alu1tb\|instruction\[9\] " "Net \"alutb:alu1tb\|instruction\[9\]\" is missing source, defaulting to GND" {  } { { "alu.v" "instruction\[9\]" { Text "/home/joao/Code/computer_architecture/list_1/alu.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1507060776990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alutb:alu1tb\|instruction\[8\] " "Net \"alutb:alu1tb\|instruction\[8\]\" is missing source, defaulting to GND" {  } { { "alu.v" "instruction\[8\]" { Text "/home/joao/Code/computer_architecture/list_1/alu.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1507060776990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alutb:alu1tb\|instruction\[7\] " "Net \"alutb:alu1tb\|instruction\[7\]\" is missing source, defaulting to GND" {  } { { "alu.v" "instruction\[7\]" { Text "/home/joao/Code/computer_architecture/list_1/alu.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1507060776990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alutb:alu1tb\|instruction\[6\] " "Net \"alutb:alu1tb\|instruction\[6\]\" is missing source, defaulting to GND" {  } { { "alu.v" "instruction\[6\]" { Text "/home/joao/Code/computer_architecture/list_1/alu.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1507060776990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alutb:alu1tb\|instruction\[5\] " "Net \"alutb:alu1tb\|instruction\[5\]\" is missing source, defaulting to GND" {  } { { "alu.v" "instruction\[5\]" { Text "/home/joao/Code/computer_architecture/list_1/alu.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1507060776990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alutb:alu1tb\|instruction\[4\] " "Net \"alutb:alu1tb\|instruction\[4\]\" is missing source, defaulting to GND" {  } { { "alu.v" "instruction\[4\]" { Text "/home/joao/Code/computer_architecture/list_1/alu.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1507060776990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alutb:alu1tb\|instruction\[3\] " "Net \"alutb:alu1tb\|instruction\[3\]\" is missing source, defaulting to GND" {  } { { "alu.v" "instruction\[3\]" { Text "/home/joao/Code/computer_architecture/list_1/alu.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1507060776990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alutb:alu1tb\|instruction\[2\] " "Net \"alutb:alu1tb\|instruction\[2\]\" is missing source, defaulting to GND" {  } { { "alu.v" "instruction\[2\]" { Text "/home/joao/Code/computer_architecture/list_1/alu.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1507060776990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alutb:alu1tb\|instruction\[1\] " "Net \"alutb:alu1tb\|instruction\[1\]\" is missing source, defaulting to GND" {  } { { "alu.v" "instruction\[1\]" { Text "/home/joao/Code/computer_architecture/list_1/alu.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1507060776990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alutb:alu1tb\|instruction\[0\] " "Net \"alutb:alu1tb\|instruction\[0\]\" is missing source, defaulting to GND" {  } { { "alu.v" "instruction\[0\]" { Text "/home/joao/Code/computer_architecture/list_1/alu.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1507060776990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alutb:alu1tb\|clk " "Net \"alutb:alu1tb\|clk\" is missing source, defaulting to GND" {  } { { "alu.v" "clk" { Text "/home/joao/Code/computer_architecture/list_1/alu.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1507060776990 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1507060776990 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "exercise7tb:e7tb\|clk " "Net \"exercise7tb:e7tb\|clk\" is missing source, defaulting to GND" {  } { { "exercise7.v" "clk" { Text "/home/joao/Code/computer_architecture/list_1/exercise7.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1507060776991 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1507060776991 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "exercise5tb:e5tb\|clock " "Net \"exercise5tb:e5tb\|clock\" is missing source, defaulting to GND" {  } { { "exercise5.v" "clock" { Text "/home/joao/Code/computer_architecture/list_1/exercise5.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1507060776991 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1507060776991 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "output_tmp GND " "Pin \"output_tmp\" is stuck at GND" {  } { { "list_1.v" "" { Text "/home/joao/Code/computer_architecture/list_1/list_1.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507060777307 "|list_1|output_tmp"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1507060777307 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1507060777477 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507060777477 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_tmp " "No output dependent on input pin \"input_tmp\"" {  } { { "list_1.v" "" { Text "/home/joao/Code/computer_architecture/list_1/list_1.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507060777578 "|list_1|input_tmp"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1507060777578 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1507060777578 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1507060777578 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1507060777578 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "989 " "Peak virtual memory: 989 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1507060777608 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct  3 16:59:37 2017 " "Processing ended: Tue Oct  3 16:59:37 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1507060777608 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1507060777608 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1507060777608 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1507060777608 ""}
