============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.14-s082_1
  Generated on:           May 20 2023  06:27:03 am
  Module:                 sdc300_chip
  Operating conditions:   ssg_cworst_max_0p99v_125c (balanced_tree)
  Operating conditions:   ssg_cworst_max_0p99v_m40c (balanced_tree)
  Wireload mode:          top
  Area mode:              timing library
============================================================


Summary
-------
-----------------------------------------------------------------------------------------
                   Category                    Number     %    Average Toggle Saving %   
-----------------------------------------------------------------------------------------
 Total Clock Gating Instances                    7362  100.00                         -  
-----------------------------------------------------------------------------------------
 RC Clock Gating Instances                       7331   99.58                     73.24  
 Non-RC Clock Gating Instances                     31    0.42                      0.00  
-----------------------------------------------------------------------------------------
 RC Multi-stage Clock Gating Instances              0    0.00                         -  
 Non-RC Multi-stage Clock Gating Instances         27  100.00                         -  
-----------------------------------------------------------------------------------------
 RC Gated Flip-flops                           169021   86.76                     77.60  
 Non-RC Gated Flip-flops                        25653   13.17                      0.00  
-----------------------------------------------------------------------------------------
 Total Gated Flip-flops                        194674   99.93                         -  
 Total Ungated Flip-flops                         136    0.07                         -  
 Enable not found                                  39   28.68                         -  
 Driven by a timing_model/Unresolved instance       4    2.94                         -  
 Register bank width too small                     93   68.38                         -  
-----------------------------------------------------------------------------------------
 Total Flip-flops                              194810  100.00                         -  
-----------------------------------------------------------------------------------------
Multibit Flip-flop Summary
--------------------------
-------------------------------------------------------
Width     Number     Bits     RC Gated     Ungated     
-------------------------------------------------------
2-bit     0          0        0 (0.00%)    0 (0.00%)   
1-bit     194810     194810   169021 (86.76%) 136 (0.07%) 
----------------------------------------------------------

