<stg><name>backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34</name>


<trans_list>

<trans id="259" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="25" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %temp = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %indvar_flatten13 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten13"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i10 0, i10 %indvar_flatten13

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:5 %store_ln71 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:6 %store_ln74 = store i7 0, i7 %k

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="25" op_1_bw="25">
<![CDATA[
newFuncRoot:7 %store_ln67 = store i25 0, i25 %temp

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:8 %br_ln0 = br void %for.body8.i44

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body8.i44:0 %indvar_flatten13_load = load i10 %indvar_flatten13

]]></Node>
<StgValue><ssdm name="indvar_flatten13_load"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body8.i44:1 %icmp_ln71 = icmp_eq  i10 %indvar_flatten13_load, i10 512

]]></Node>
<StgValue><ssdm name="icmp_ln71"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body8.i44:2 %add_ln71_3 = add i10 %indvar_flatten13_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln71_3"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body8.i44:3 %br_ln71 = br i1 %icmp_ln71, void %fpga_resource_hint.for.body8.i44.258, void %_Z6matmulILm8ELm64ELm1EESt5arrayIS0_I8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEXT1_EEXT_EERKS0_IS0_IS4_XT0_EEXT_EERKS0_IS5_XT0_EE.224.350.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:1 %k_load = load i7 %k

]]></Node>
<StgValue><ssdm name="k_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:2 %i_load = load i4 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:3 %i_31 = add i4 %i_load, i4 1

]]></Node>
<StgValue><ssdm name="i_31"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:6 %icmp_ln74 = icmp_eq  i7 %k_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln74"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:7 %select_ln71 = select i1 %icmp_ln74, i7 0, i7 %k_load

]]></Node>
<StgValue><ssdm name="select_ln71"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:8 %select_ln71_9 = select i1 %icmp_ln74, i4 %i_31, i4 %i_load

]]></Node>
<StgValue><ssdm name="select_ln71_9"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:9 %zext_ln71 = zext i4 %select_ln71_9

]]></Node>
<StgValue><ssdm name="zext_ln71"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:10 %weights_0_addr = getelementptr i25 %weights_0, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="weights_0_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:11 %weights_1_addr = getelementptr i25 %weights_1, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="weights_1_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:12 %weights_2_addr = getelementptr i25 %weights_2, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="weights_2_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:13 %weights_3_addr = getelementptr i25 %weights_3, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="weights_3_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:14 %weights_4_addr = getelementptr i25 %weights_4, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="weights_4_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:15 %weights_5_addr = getelementptr i25 %weights_5, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="weights_5_addr"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:16 %weights_6_addr = getelementptr i25 %weights_6, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="weights_6_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:17 %weights_7_addr = getelementptr i25 %weights_7, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="weights_7_addr"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:18 %weights_8_addr = getelementptr i25 %weights_8, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="weights_8_addr"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:19 %weights_9_addr = getelementptr i25 %weights_9, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="weights_9_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:20 %weights_10_addr = getelementptr i25 %weights_10, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="weights_10_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:21 %weights_11_addr = getelementptr i25 %weights_11, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="weights_11_addr"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:22 %weights_12_addr = getelementptr i25 %weights_12, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="weights_12_addr"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:23 %weights_13_addr = getelementptr i25 %weights_13, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="weights_13_addr"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:24 %weights_14_addr = getelementptr i25 %weights_14, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="weights_14_addr"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:25 %weights_15_addr = getelementptr i25 %weights_15, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="weights_15_addr"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:26 %weights_16_addr = getelementptr i25 %weights_16, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="weights_16_addr"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:27 %weights_17_addr = getelementptr i25 %weights_17, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="weights_17_addr"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:28 %weights_18_addr = getelementptr i25 %weights_18, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="weights_18_addr"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:29 %weights_19_addr = getelementptr i25 %weights_19, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="weights_19_addr"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:30 %weights_20_addr = getelementptr i25 %weights_20, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="weights_20_addr"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:31 %weights_21_addr = getelementptr i25 %weights_21, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="weights_21_addr"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:32 %weights_22_addr = getelementptr i25 %weights_22, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="weights_22_addr"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:33 %weights_23_addr = getelementptr i25 %weights_23, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="weights_23_addr"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:34 %weights_24_addr = getelementptr i25 %weights_24, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="weights_24_addr"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:35 %weights_25_addr = getelementptr i25 %weights_25, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="weights_25_addr"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:36 %weights_26_addr = getelementptr i25 %weights_26, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="weights_26_addr"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:37 %weights_27_addr = getelementptr i25 %weights_27, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="weights_27_addr"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:38 %weights_28_addr = getelementptr i25 %weights_28, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="weights_28_addr"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:39 %weights_29_addr = getelementptr i25 %weights_29, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="weights_29_addr"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:40 %weights_30_addr = getelementptr i25 %weights_30, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="weights_30_addr"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:41 %weights_31_addr = getelementptr i25 %weights_31, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="weights_31_addr"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:42 %weights_32_addr = getelementptr i25 %weights_32, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="weights_32_addr"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:43 %weights_33_addr = getelementptr i25 %weights_33, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="weights_33_addr"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:44 %weights_34_addr = getelementptr i25 %weights_34, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="weights_34_addr"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:45 %weights_35_addr = getelementptr i25 %weights_35, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="weights_35_addr"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:46 %weights_36_addr = getelementptr i25 %weights_36, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="weights_36_addr"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:47 %weights_37_addr = getelementptr i25 %weights_37, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="weights_37_addr"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:48 %weights_38_addr = getelementptr i25 %weights_38, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="weights_38_addr"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:49 %weights_39_addr = getelementptr i25 %weights_39, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="weights_39_addr"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:50 %weights_40_addr = getelementptr i25 %weights_40, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="weights_40_addr"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:51 %weights_41_addr = getelementptr i25 %weights_41, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="weights_41_addr"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:52 %weights_42_addr = getelementptr i25 %weights_42, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="weights_42_addr"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:53 %weights_43_addr = getelementptr i25 %weights_43, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="weights_43_addr"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:54 %weights_44_addr = getelementptr i25 %weights_44, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="weights_44_addr"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:55 %weights_45_addr = getelementptr i25 %weights_45, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="weights_45_addr"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:56 %weights_46_addr = getelementptr i25 %weights_46, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="weights_46_addr"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:57 %weights_47_addr = getelementptr i25 %weights_47, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="weights_47_addr"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:58 %weights_48_addr = getelementptr i25 %weights_48, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="weights_48_addr"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:59 %weights_49_addr = getelementptr i25 %weights_49, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="weights_49_addr"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:60 %weights_50_addr = getelementptr i25 %weights_50, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="weights_50_addr"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:61 %weights_51_addr = getelementptr i25 %weights_51, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="weights_51_addr"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:62 %weights_52_addr = getelementptr i25 %weights_52, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="weights_52_addr"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:63 %weights_53_addr = getelementptr i25 %weights_53, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="weights_53_addr"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:64 %weights_54_addr = getelementptr i25 %weights_54, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="weights_54_addr"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:65 %weights_55_addr = getelementptr i25 %weights_55, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="weights_55_addr"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:66 %weights_56_addr = getelementptr i25 %weights_56, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="weights_56_addr"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:67 %weights_57_addr = getelementptr i25 %weights_57, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="weights_57_addr"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:68 %weights_58_addr = getelementptr i25 %weights_58, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="weights_58_addr"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:69 %weights_59_addr = getelementptr i25 %weights_59, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="weights_59_addr"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:70 %weights_60_addr = getelementptr i25 %weights_60, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="weights_60_addr"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:71 %weights_61_addr = getelementptr i25 %weights_61, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="weights_61_addr"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:72 %weights_62_addr = getelementptr i25 %weights_62, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="weights_62_addr"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:73 %weights_63_addr = getelementptr i25 %weights_63, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="weights_63_addr"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:74 %weights_0_load = load i3 %weights_0_addr

]]></Node>
<StgValue><ssdm name="weights_0_load"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:75 %weights_1_load = load i3 %weights_1_addr

]]></Node>
<StgValue><ssdm name="weights_1_load"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:76 %weights_2_load = load i3 %weights_2_addr

]]></Node>
<StgValue><ssdm name="weights_2_load"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:77 %weights_3_load = load i3 %weights_3_addr

]]></Node>
<StgValue><ssdm name="weights_3_load"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:78 %weights_4_load = load i3 %weights_4_addr

]]></Node>
<StgValue><ssdm name="weights_4_load"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:79 %weights_5_load = load i3 %weights_5_addr

]]></Node>
<StgValue><ssdm name="weights_5_load"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:80 %weights_6_load = load i3 %weights_6_addr

]]></Node>
<StgValue><ssdm name="weights_6_load"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:81 %weights_7_load = load i3 %weights_7_addr

]]></Node>
<StgValue><ssdm name="weights_7_load"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:82 %weights_8_load = load i3 %weights_8_addr

]]></Node>
<StgValue><ssdm name="weights_8_load"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:83 %weights_9_load = load i3 %weights_9_addr

]]></Node>
<StgValue><ssdm name="weights_9_load"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:84 %weights_10_load = load i3 %weights_10_addr

]]></Node>
<StgValue><ssdm name="weights_10_load"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:85 %weights_11_load = load i3 %weights_11_addr

]]></Node>
<StgValue><ssdm name="weights_11_load"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:86 %weights_12_load = load i3 %weights_12_addr

]]></Node>
<StgValue><ssdm name="weights_12_load"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:87 %weights_13_load = load i3 %weights_13_addr

]]></Node>
<StgValue><ssdm name="weights_13_load"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:88 %weights_14_load = load i3 %weights_14_addr

]]></Node>
<StgValue><ssdm name="weights_14_load"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:89 %weights_15_load = load i3 %weights_15_addr

]]></Node>
<StgValue><ssdm name="weights_15_load"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:90 %weights_16_load = load i3 %weights_16_addr

]]></Node>
<StgValue><ssdm name="weights_16_load"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:91 %weights_17_load = load i3 %weights_17_addr

]]></Node>
<StgValue><ssdm name="weights_17_load"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:92 %weights_18_load = load i3 %weights_18_addr

]]></Node>
<StgValue><ssdm name="weights_18_load"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:93 %weights_19_load = load i3 %weights_19_addr

]]></Node>
<StgValue><ssdm name="weights_19_load"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:94 %weights_20_load = load i3 %weights_20_addr

]]></Node>
<StgValue><ssdm name="weights_20_load"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:95 %weights_21_load = load i3 %weights_21_addr

]]></Node>
<StgValue><ssdm name="weights_21_load"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:96 %weights_22_load = load i3 %weights_22_addr

]]></Node>
<StgValue><ssdm name="weights_22_load"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:97 %weights_23_load = load i3 %weights_23_addr

]]></Node>
<StgValue><ssdm name="weights_23_load"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:98 %weights_24_load = load i3 %weights_24_addr

]]></Node>
<StgValue><ssdm name="weights_24_load"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:99 %weights_25_load = load i3 %weights_25_addr

]]></Node>
<StgValue><ssdm name="weights_25_load"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:100 %weights_26_load = load i3 %weights_26_addr

]]></Node>
<StgValue><ssdm name="weights_26_load"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:101 %weights_27_load = load i3 %weights_27_addr

]]></Node>
<StgValue><ssdm name="weights_27_load"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:102 %weights_28_load = load i3 %weights_28_addr

]]></Node>
<StgValue><ssdm name="weights_28_load"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:103 %weights_29_load = load i3 %weights_29_addr

]]></Node>
<StgValue><ssdm name="weights_29_load"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:104 %weights_30_load = load i3 %weights_30_addr

]]></Node>
<StgValue><ssdm name="weights_30_load"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:105 %weights_31_load = load i3 %weights_31_addr

]]></Node>
<StgValue><ssdm name="weights_31_load"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:106 %weights_32_load = load i3 %weights_32_addr

]]></Node>
<StgValue><ssdm name="weights_32_load"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:107 %weights_33_load = load i3 %weights_33_addr

]]></Node>
<StgValue><ssdm name="weights_33_load"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:108 %weights_34_load = load i3 %weights_34_addr

]]></Node>
<StgValue><ssdm name="weights_34_load"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:109 %weights_35_load = load i3 %weights_35_addr

]]></Node>
<StgValue><ssdm name="weights_35_load"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:110 %weights_36_load = load i3 %weights_36_addr

]]></Node>
<StgValue><ssdm name="weights_36_load"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:111 %weights_37_load = load i3 %weights_37_addr

]]></Node>
<StgValue><ssdm name="weights_37_load"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:112 %weights_38_load = load i3 %weights_38_addr

]]></Node>
<StgValue><ssdm name="weights_38_load"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:113 %weights_39_load = load i3 %weights_39_addr

]]></Node>
<StgValue><ssdm name="weights_39_load"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:114 %weights_40_load = load i3 %weights_40_addr

]]></Node>
<StgValue><ssdm name="weights_40_load"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:115 %weights_41_load = load i3 %weights_41_addr

]]></Node>
<StgValue><ssdm name="weights_41_load"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:116 %weights_42_load = load i3 %weights_42_addr

]]></Node>
<StgValue><ssdm name="weights_42_load"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:117 %weights_43_load = load i3 %weights_43_addr

]]></Node>
<StgValue><ssdm name="weights_43_load"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:118 %weights_44_load = load i3 %weights_44_addr

]]></Node>
<StgValue><ssdm name="weights_44_load"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:119 %weights_45_load = load i3 %weights_45_addr

]]></Node>
<StgValue><ssdm name="weights_45_load"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:120 %weights_46_load = load i3 %weights_46_addr

]]></Node>
<StgValue><ssdm name="weights_46_load"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:121 %weights_47_load = load i3 %weights_47_addr

]]></Node>
<StgValue><ssdm name="weights_47_load"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:122 %weights_48_load = load i3 %weights_48_addr

]]></Node>
<StgValue><ssdm name="weights_48_load"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:123 %weights_49_load = load i3 %weights_49_addr

]]></Node>
<StgValue><ssdm name="weights_49_load"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:124 %weights_50_load = load i3 %weights_50_addr

]]></Node>
<StgValue><ssdm name="weights_50_load"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:125 %weights_51_load = load i3 %weights_51_addr

]]></Node>
<StgValue><ssdm name="weights_51_load"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:126 %weights_52_load = load i3 %weights_52_addr

]]></Node>
<StgValue><ssdm name="weights_52_load"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:127 %weights_53_load = load i3 %weights_53_addr

]]></Node>
<StgValue><ssdm name="weights_53_load"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:128 %weights_54_load = load i3 %weights_54_addr

]]></Node>
<StgValue><ssdm name="weights_54_load"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:129 %weights_55_load = load i3 %weights_55_addr

]]></Node>
<StgValue><ssdm name="weights_55_load"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:130 %weights_56_load = load i3 %weights_56_addr

]]></Node>
<StgValue><ssdm name="weights_56_load"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:131 %weights_57_load = load i3 %weights_57_addr

]]></Node>
<StgValue><ssdm name="weights_57_load"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:132 %weights_58_load = load i3 %weights_58_addr

]]></Node>
<StgValue><ssdm name="weights_58_load"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:133 %weights_59_load = load i3 %weights_59_addr

]]></Node>
<StgValue><ssdm name="weights_59_load"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:134 %weights_60_load = load i3 %weights_60_addr

]]></Node>
<StgValue><ssdm name="weights_60_load"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:135 %weights_61_load = load i3 %weights_61_addr

]]></Node>
<StgValue><ssdm name="weights_61_load"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:136 %weights_62_load = load i3 %weights_62_addr

]]></Node>
<StgValue><ssdm name="weights_62_load"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:137 %weights_63_load = load i3 %weights_63_addr

]]></Node>
<StgValue><ssdm name="weights_63_load"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:138 %zext_ln74 = zext i7 %select_ln71

]]></Node>
<StgValue><ssdm name="zext_ln74"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="6" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:139 %trunc_ln74 = trunc i7 %select_ln71

]]></Node>
<StgValue><ssdm name="trunc_ln74"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="6" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:144 %input_0_addr = getelementptr i22 %input_0, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="input_0_addr"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="22" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:145 %input_0_load = load i6 %input_0_addr

]]></Node>
<StgValue><ssdm name="input_0_load"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:158 %C_0_addr = getelementptr i25 %C_0, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="C_0_addr"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0">
<![CDATA[
_Z6matmulILm8ELm64ELm1EESt5arrayIS0_I8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEXT1_EEXT_EERKS0_IS0_IS4_XT0_EEXT_EERKS0_IS5_XT0_EE.224.350.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:0 %temp_load = load i25 %temp

]]></Node>
<StgValue><ssdm name="temp_load"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:4 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_71_1_VITIS_LOOP_74_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:74 %weights_0_load = load i3 %weights_0_addr

]]></Node>
<StgValue><ssdm name="weights_0_load"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:75 %weights_1_load = load i3 %weights_1_addr

]]></Node>
<StgValue><ssdm name="weights_1_load"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:76 %weights_2_load = load i3 %weights_2_addr

]]></Node>
<StgValue><ssdm name="weights_2_load"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:77 %weights_3_load = load i3 %weights_3_addr

]]></Node>
<StgValue><ssdm name="weights_3_load"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:78 %weights_4_load = load i3 %weights_4_addr

]]></Node>
<StgValue><ssdm name="weights_4_load"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:79 %weights_5_load = load i3 %weights_5_addr

]]></Node>
<StgValue><ssdm name="weights_5_load"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:80 %weights_6_load = load i3 %weights_6_addr

]]></Node>
<StgValue><ssdm name="weights_6_load"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:81 %weights_7_load = load i3 %weights_7_addr

]]></Node>
<StgValue><ssdm name="weights_7_load"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:82 %weights_8_load = load i3 %weights_8_addr

]]></Node>
<StgValue><ssdm name="weights_8_load"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:83 %weights_9_load = load i3 %weights_9_addr

]]></Node>
<StgValue><ssdm name="weights_9_load"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:84 %weights_10_load = load i3 %weights_10_addr

]]></Node>
<StgValue><ssdm name="weights_10_load"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:85 %weights_11_load = load i3 %weights_11_addr

]]></Node>
<StgValue><ssdm name="weights_11_load"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:86 %weights_12_load = load i3 %weights_12_addr

]]></Node>
<StgValue><ssdm name="weights_12_load"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:87 %weights_13_load = load i3 %weights_13_addr

]]></Node>
<StgValue><ssdm name="weights_13_load"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:88 %weights_14_load = load i3 %weights_14_addr

]]></Node>
<StgValue><ssdm name="weights_14_load"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:89 %weights_15_load = load i3 %weights_15_addr

]]></Node>
<StgValue><ssdm name="weights_15_load"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:90 %weights_16_load = load i3 %weights_16_addr

]]></Node>
<StgValue><ssdm name="weights_16_load"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:91 %weights_17_load = load i3 %weights_17_addr

]]></Node>
<StgValue><ssdm name="weights_17_load"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:92 %weights_18_load = load i3 %weights_18_addr

]]></Node>
<StgValue><ssdm name="weights_18_load"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:93 %weights_19_load = load i3 %weights_19_addr

]]></Node>
<StgValue><ssdm name="weights_19_load"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:94 %weights_20_load = load i3 %weights_20_addr

]]></Node>
<StgValue><ssdm name="weights_20_load"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:95 %weights_21_load = load i3 %weights_21_addr

]]></Node>
<StgValue><ssdm name="weights_21_load"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:96 %weights_22_load = load i3 %weights_22_addr

]]></Node>
<StgValue><ssdm name="weights_22_load"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:97 %weights_23_load = load i3 %weights_23_addr

]]></Node>
<StgValue><ssdm name="weights_23_load"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:98 %weights_24_load = load i3 %weights_24_addr

]]></Node>
<StgValue><ssdm name="weights_24_load"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:99 %weights_25_load = load i3 %weights_25_addr

]]></Node>
<StgValue><ssdm name="weights_25_load"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:100 %weights_26_load = load i3 %weights_26_addr

]]></Node>
<StgValue><ssdm name="weights_26_load"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:101 %weights_27_load = load i3 %weights_27_addr

]]></Node>
<StgValue><ssdm name="weights_27_load"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:102 %weights_28_load = load i3 %weights_28_addr

]]></Node>
<StgValue><ssdm name="weights_28_load"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:103 %weights_29_load = load i3 %weights_29_addr

]]></Node>
<StgValue><ssdm name="weights_29_load"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:104 %weights_30_load = load i3 %weights_30_addr

]]></Node>
<StgValue><ssdm name="weights_30_load"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:105 %weights_31_load = load i3 %weights_31_addr

]]></Node>
<StgValue><ssdm name="weights_31_load"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:106 %weights_32_load = load i3 %weights_32_addr

]]></Node>
<StgValue><ssdm name="weights_32_load"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:107 %weights_33_load = load i3 %weights_33_addr

]]></Node>
<StgValue><ssdm name="weights_33_load"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:108 %weights_34_load = load i3 %weights_34_addr

]]></Node>
<StgValue><ssdm name="weights_34_load"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:109 %weights_35_load = load i3 %weights_35_addr

]]></Node>
<StgValue><ssdm name="weights_35_load"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:110 %weights_36_load = load i3 %weights_36_addr

]]></Node>
<StgValue><ssdm name="weights_36_load"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:111 %weights_37_load = load i3 %weights_37_addr

]]></Node>
<StgValue><ssdm name="weights_37_load"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:112 %weights_38_load = load i3 %weights_38_addr

]]></Node>
<StgValue><ssdm name="weights_38_load"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:113 %weights_39_load = load i3 %weights_39_addr

]]></Node>
<StgValue><ssdm name="weights_39_load"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:114 %weights_40_load = load i3 %weights_40_addr

]]></Node>
<StgValue><ssdm name="weights_40_load"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:115 %weights_41_load = load i3 %weights_41_addr

]]></Node>
<StgValue><ssdm name="weights_41_load"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:116 %weights_42_load = load i3 %weights_42_addr

]]></Node>
<StgValue><ssdm name="weights_42_load"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:117 %weights_43_load = load i3 %weights_43_addr

]]></Node>
<StgValue><ssdm name="weights_43_load"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:118 %weights_44_load = load i3 %weights_44_addr

]]></Node>
<StgValue><ssdm name="weights_44_load"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:119 %weights_45_load = load i3 %weights_45_addr

]]></Node>
<StgValue><ssdm name="weights_45_load"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:120 %weights_46_load = load i3 %weights_46_addr

]]></Node>
<StgValue><ssdm name="weights_46_load"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:121 %weights_47_load = load i3 %weights_47_addr

]]></Node>
<StgValue><ssdm name="weights_47_load"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:122 %weights_48_load = load i3 %weights_48_addr

]]></Node>
<StgValue><ssdm name="weights_48_load"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:123 %weights_49_load = load i3 %weights_49_addr

]]></Node>
<StgValue><ssdm name="weights_49_load"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:124 %weights_50_load = load i3 %weights_50_addr

]]></Node>
<StgValue><ssdm name="weights_50_load"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:125 %weights_51_load = load i3 %weights_51_addr

]]></Node>
<StgValue><ssdm name="weights_51_load"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:126 %weights_52_load = load i3 %weights_52_addr

]]></Node>
<StgValue><ssdm name="weights_52_load"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:127 %weights_53_load = load i3 %weights_53_addr

]]></Node>
<StgValue><ssdm name="weights_53_load"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:128 %weights_54_load = load i3 %weights_54_addr

]]></Node>
<StgValue><ssdm name="weights_54_load"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:129 %weights_55_load = load i3 %weights_55_addr

]]></Node>
<StgValue><ssdm name="weights_55_load"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:130 %weights_56_load = load i3 %weights_56_addr

]]></Node>
<StgValue><ssdm name="weights_56_load"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:131 %weights_57_load = load i3 %weights_57_addr

]]></Node>
<StgValue><ssdm name="weights_57_load"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:132 %weights_58_load = load i3 %weights_58_addr

]]></Node>
<StgValue><ssdm name="weights_58_load"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:133 %weights_59_load = load i3 %weights_59_addr

]]></Node>
<StgValue><ssdm name="weights_59_load"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:134 %weights_60_load = load i3 %weights_60_addr

]]></Node>
<StgValue><ssdm name="weights_60_load"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:135 %weights_61_load = load i3 %weights_61_addr

]]></Node>
<StgValue><ssdm name="weights_61_load"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:136 %weights_62_load = load i3 %weights_62_addr

]]></Node>
<StgValue><ssdm name="weights_62_load"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="25" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:137 %weights_63_load = load i3 %weights_63_addr

]]></Node>
<StgValue><ssdm name="weights_63_load"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:140 %specpipeline_ln75 = specpipeline void @_ssdm_op_SpecPipeline, i32 100, i32 0, i32 0, i32 0, void @empty_75

]]></Node>
<StgValue><ssdm name="specpipeline_ln75"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:141 %rbegin12 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_67

]]></Node>
<StgValue><ssdm name="rbegin12"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="25" op_0_bw="25" op_1_bw="6" op_2_bw="25" op_3_bw="6" op_4_bw="25" op_5_bw="6" op_6_bw="25" op_7_bw="6" op_8_bw="25" op_9_bw="6" op_10_bw="25" op_11_bw="6" op_12_bw="25" op_13_bw="6" op_14_bw="25" op_15_bw="6" op_16_bw="25" op_17_bw="6" op_18_bw="25" op_19_bw="6" op_20_bw="25" op_21_bw="6" op_22_bw="25" op_23_bw="6" op_24_bw="25" op_25_bw="6" op_26_bw="25" op_27_bw="6" op_28_bw="25" op_29_bw="6" op_30_bw="25" op_31_bw="6" op_32_bw="25" op_33_bw="6" op_34_bw="25" op_35_bw="6" op_36_bw="25" op_37_bw="6" op_38_bw="25" op_39_bw="6" op_40_bw="25" op_41_bw="6" op_42_bw="25" op_43_bw="6" op_44_bw="25" op_45_bw="6" op_46_bw="25" op_47_bw="6" op_48_bw="25" op_49_bw="6" op_50_bw="25" op_51_bw="6" op_52_bw="25" op_53_bw="6" op_54_bw="25" op_55_bw="6" op_56_bw="25" op_57_bw="6" op_58_bw="25" op_59_bw="6" op_60_bw="25" op_61_bw="6" op_62_bw="25" op_63_bw="6" op_64_bw="25" op_65_bw="6" op_66_bw="25" op_67_bw="6" op_68_bw="25" op_69_bw="6" op_70_bw="25" op_71_bw="6" op_72_bw="25" op_73_bw="6" op_74_bw="25" op_75_bw="6" op_76_bw="25" op_77_bw="6" op_78_bw="25" op_79_bw="6" op_80_bw="25" op_81_bw="6" op_82_bw="25" op_83_bw="6" op_84_bw="25" op_85_bw="6" op_86_bw="25" op_87_bw="6" op_88_bw="25" op_89_bw="6" op_90_bw="25" op_91_bw="6" op_92_bw="25" op_93_bw="6" op_94_bw="25" op_95_bw="6" op_96_bw="25" op_97_bw="6" op_98_bw="25" op_99_bw="6" op_100_bw="25" op_101_bw="6" op_102_bw="25" op_103_bw="6" op_104_bw="25" op_105_bw="6" op_106_bw="25" op_107_bw="6" op_108_bw="25" op_109_bw="6" op_110_bw="25" op_111_bw="6" op_112_bw="25" op_113_bw="6" op_114_bw="25" op_115_bw="6" op_116_bw="25" op_117_bw="6" op_118_bw="25" op_119_bw="6" op_120_bw="25" op_121_bw="6" op_122_bw="25" op_123_bw="6" op_124_bw="25" op_125_bw="6" op_126_bw="25" op_127_bw="6" op_128_bw="25" op_129_bw="25" op_130_bw="6">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:142 %tmp_5 = sparsemux i25 @_ssdm_op_SparseMux.ap_auto.64i25.i25.i6, i6 0, i25 %weights_0_load, i6 1, i25 %weights_1_load, i6 2, i25 %weights_2_load, i6 3, i25 %weights_3_load, i6 4, i25 %weights_4_load, i6 5, i25 %weights_5_load, i6 6, i25 %weights_6_load, i6 7, i25 %weights_7_load, i6 8, i25 %weights_8_load, i6 9, i25 %weights_9_load, i6 10, i25 %weights_10_load, i6 11, i25 %weights_11_load, i6 12, i25 %weights_12_load, i6 13, i25 %weights_13_load, i6 14, i25 %weights_14_load, i6 15, i25 %weights_15_load, i6 16, i25 %weights_16_load, i6 17, i25 %weights_17_load, i6 18, i25 %weights_18_load, i6 19, i25 %weights_19_load, i6 20, i25 %weights_20_load, i6 21, i25 %weights_21_load, i6 22, i25 %weights_22_load, i6 23, i25 %weights_23_load, i6 24, i25 %weights_24_load, i6 25, i25 %weights_25_load, i6 26, i25 %weights_26_load, i6 27, i25 %weights_27_load, i6 28, i25 %weights_28_load, i6 29, i25 %weights_29_load, i6 30, i25 %weights_30_load, i6 31, i25 %weights_31_load, i6 32, i25 %weights_32_load, i6 33, i25 %weights_33_load, i6 34, i25 %weights_34_load, i6 35, i25 %weights_35_load, i6 36, i25 %weights_36_load, i6 37, i25 %weights_37_load, i6 38, i25 %weights_38_load, i6 39, i25 %weights_39_load, i6 40, i25 %weights_40_load, i6 41, i25 %weights_41_load, i6 42, i25 %weights_42_load, i6 43, i25 %weights_43_load, i6 44, i25 %weights_44_load, i6 45, i25 %weights_45_load, i6 46, i25 %weights_46_load, i6 47, i25 %weights_47_load, i6 48, i25 %weights_48_load, i6 49, i25 %weights_49_load, i6 50, i25 %weights_50_load, i6 51, i25 %weights_51_load, i6 52, i25 %weights_52_load, i6 53, i25 %weights_53_load, i6 54, i25 %weights_54_load, i6 55, i25 %weights_55_load, i6 56, i25 %weights_56_load, i6 57, i25 %weights_57_load, i6 58, i25 %weights_58_load, i6 59, i25 %weights_59_load, i6 60, i25 %weights_60_load, i6 61, i25 %weights_61_load, i6 62, i25 %weights_62_load, i6 63, i25 %weights_63_load, i25 0, i6 %trunc_ln74

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="47" op_0_bw="25">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:143 %sext_ln79 = sext i25 %tmp_5

]]></Node>
<StgValue><ssdm name="sext_ln79"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="22" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:145 %input_0_load = load i6 %input_0_addr

]]></Node>
<StgValue><ssdm name="input_0_load"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="47" op_0_bw="22">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:146 %zext_ln79 = zext i22 %input_0_load

]]></Node>
<StgValue><ssdm name="zext_ln79"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:147 %mul_ln79 = mul i47 %zext_ln79, i47 %sext_ln79

]]></Node>
<StgValue><ssdm name="mul_ln79"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0" op_1_bw="47" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:148 %specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i47 %mul_ln79, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln76"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="25" op_0_bw="1" op_1_bw="25" op_2_bw="25">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:149 %select_ln71_10 = select i1 %icmp_ln74, i25 0, i25 %temp_load

]]></Node>
<StgValue><ssdm name="select_ln71_10"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:150 %shl_ln79_2 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %select_ln71_10, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln79_2"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="42" op_0_bw="47">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:151 %trunc_ln79 = trunc i47 %mul_ln79

]]></Node>
<StgValue><ssdm name="trunc_ln79"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>AddSub_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:152 %add_ln79 = add i42 %shl_ln79_2, i42 %trunc_ln79

]]></Node>
<StgValue><ssdm name="add_ln79"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0" op_1_bw="42" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:153 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i42 %add_ln79, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:154 %temp_76 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %add_ln79, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="temp_76"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:155 %rend13 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_67, i32 %rbegin12

]]></Node>
<StgValue><ssdm name="rend13"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:156 %k_6 = add i7 %select_ln71, i7 1

]]></Node>
<StgValue><ssdm name="k_6"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:157 %icmp_ln74_5 = icmp_eq  i7 %k_6, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln74_5"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_hint.for.body8.i44.258:159 %br_ln74 = br i1 %icmp_ln74_5, void %new.latch.for.body8.i44.split, void %last.iter.for.body8.i44.split

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
last.iter.for.body8.i44.split:0 %store_ln81 = store i25 %temp_76, i3 %C_0_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0">
<![CDATA[
last.iter.for.body8.i44.split:1 %br_ln74 = br void %new.latch.for.body8.i44.split

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.body8.i44.split:0 %store_ln71 = store i10 %add_ln71_3, i10 %indvar_flatten13

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.body8.i44.split:1 %store_ln71 = store i4 %select_ln71_9, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.body8.i44.split:2 %store_ln74 = store i7 %k_6, i7 %k

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="25" op_1_bw="25" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.body8.i44.split:3 %store_ln67 = store i25 %temp_76, i25 %temp

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0">
<![CDATA[
new.latch.for.body8.i44.split:4 %br_ln74 = br void %for.body8.i44

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
