Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/ng_pc/Desktop/13000123058/updown/udcounter_rtl_isim_beh.exe -prj /home/ng_pc/Desktop/13000123058/updown/udcounter_rtl_beh.prj work.udcounter_rtl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/ng_pc/Desktop/13000123058/updown/jk_rtl.vhd" into library work
Parsing VHDL file "/home/ng_pc/Desktop/13000123058/updown/updown_rtl.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 84780 KB
Fuse CPU Usage: 1020 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity jk_rtl [jk_rtl_default]
Compiling architecture behavioral of entity udcounter_rtl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable /home/ng_pc/Desktop/13000123058/updown/udcounter_rtl_isim_beh.exe
Fuse Memory Usage: 656996 KB
Fuse CPU Usage: 1060 ms
GCC CPU Usage: 170 ms
