Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Wed Apr 24 16:04:57 2024
| Host         : vihangamuthumala-HP-Laptop-15s-eq1xxx running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file Main_Process_timing_summary_routed.rpt -pb Main_Process_timing_summary_routed.pb -rpx Main_Process_timing_summary_routed.rpx -warn_on_violation
| Design       : Main_Process
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: slow_clock/Clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.841        0.000                      0                   81        0.264        0.000                      0                   81        4.500        0.000                       0                    51  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.841        0.000                      0                   81        0.264        0.000                      0                   81        4.500        0.000                       0                    51  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.841ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.841ns  (required time - arrival time)
  Source:                 Register_Bank_0/Reg_2/R_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Register_Bank_0/Reg_7/R_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.060ns  (logic 2.329ns (28.895%)  route 5.731ns (71.105%))
  Logic Levels:           10  (LUT2=6 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.620     5.141    Register_Bank_0/Reg_2/Clk_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  Register_Bank_0/Reg_2/R_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  Register_Bank_0/Reg_2/R_reg[0]/Q
                         net (fo=2, routed)           0.568     6.166    Register_Bank_0/Reg_3/Q[0]
    SLICE_X65Y22         LUT4 (Prop_lut4_I2_O)        0.124     6.290 r  Register_Bank_0/Reg_3/Greater_OBUF_inst_i_62/O
                         net (fo=1, routed)           0.567     6.857    Register_Bank_0/Reg_3/Greater_OBUF_inst_i_62_n_0
    SLICE_X62Y22         LUT2 (Prop_lut2_I0_O)        0.149     7.006 r  Register_Bank_0/Reg_3/Greater_OBUF_inst_i_48/O
                         net (fo=1, routed)           0.576     7.582    Program_Counter_0/Reg_0/Mux_2_way_out_2_1[0]
    SLICE_X63Y23         LUT2 (Prop_lut2_I0_O)        0.332     7.914 r  Program_Counter_0/Reg_0/Greater_OBUF_inst_i_32/O
                         net (fo=1, routed)           0.505     8.419    Program_Counter_0/Reg_0/Greater_OBUF_inst_i_32_n_0
    SLICE_X62Y23         LUT2 (Prop_lut2_I0_O)        0.124     8.543 r  Program_Counter_0/Reg_0/Greater_OBUF_inst_i_21/O
                         net (fo=1, routed)           0.552     9.095    Program_Counter_0/Reg_0/Mux_8_W_4_b_1/Mux_2_way_out_5[0]
    SLICE_X65Y24         LUT4 (Prop_lut4_I2_O)        0.120     9.215 r  Program_Counter_0/Reg_0/Greater_OBUF_inst_i_12/O
                         net (fo=1, routed)           0.407     9.622    Program_Counter_0/Reg_0/Greater_OBUF_inst_i_12_n_0
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.320     9.942 r  Program_Counter_0/Reg_0/Greater_OBUF_inst_i_6/O
                         net (fo=17, routed)          0.727    10.669    Program_Counter_0/Reg_0/mux_1_out[0]
    SLICE_X65Y25         LUT6 (Prop_lut6_I1_O)        0.332    11.001 r  Program_Counter_0/Reg_0/Overflow_Flag_OBUF_inst_i_4/O
                         net (fo=3, routed)           0.406    11.407    Program_Counter_0/Reg_0/Add_Sub/FA2_C
    SLICE_X63Y25         LUT3 (Prop_lut3_I2_O)        0.124    11.531 r  Program_Counter_0/Reg_0/R[3]_i_5/O
                         net (fo=1, routed)           0.596    12.127    Program_Counter_0/Reg_0/add_sub_out[3]
    SLICE_X61Y23         LUT2 (Prop_lut2_I0_O)        0.124    12.251 r  Program_Counter_0/Reg_0/R[3]_i_3/O
                         net (fo=1, routed)           0.315    12.566    Program_Counter_0/Reg_0/R[3]_i_3_n_0
    SLICE_X60Y21         LUT2 (Prop_lut2_I0_O)        0.124    12.690 r  Program_Counter_0/Reg_0/R[3]_i_2/O
                         net (fo=4, routed)           0.511    13.201    Register_Bank_0/Reg_7/D[3]
    SLICE_X64Y22         FDCE                                         r  Register_Bank_0/Reg_7/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.505    14.846    Register_Bank_0/Reg_7/Clk_IBUF_BUFG
    SLICE_X64Y22         FDCE                                         r  Register_Bank_0/Reg_7/R_reg[3]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X64Y22         FDCE (Setup_fdce_C_D)       -0.028    15.043    Register_Bank_0/Reg_7/R_reg[3]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -13.201    
  -------------------------------------------------------------------
                         slack                                  1.841    

Slack (MET) :             1.846ns  (required time - arrival time)
  Source:                 Register_Bank_0/Reg_2/R_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Register_Bank_0/Reg_2/R_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.052ns  (logic 2.329ns (28.924%)  route 5.723ns (71.076%))
  Logic Levels:           10  (LUT2=6 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.620     5.141    Register_Bank_0/Reg_2/Clk_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  Register_Bank_0/Reg_2/R_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  Register_Bank_0/Reg_2/R_reg[0]/Q
                         net (fo=2, routed)           0.568     6.166    Register_Bank_0/Reg_3/Q[0]
    SLICE_X65Y22         LUT4 (Prop_lut4_I2_O)        0.124     6.290 r  Register_Bank_0/Reg_3/Greater_OBUF_inst_i_62/O
                         net (fo=1, routed)           0.567     6.857    Register_Bank_0/Reg_3/Greater_OBUF_inst_i_62_n_0
    SLICE_X62Y22         LUT2 (Prop_lut2_I0_O)        0.149     7.006 r  Register_Bank_0/Reg_3/Greater_OBUF_inst_i_48/O
                         net (fo=1, routed)           0.576     7.582    Program_Counter_0/Reg_0/Mux_2_way_out_2_1[0]
    SLICE_X63Y23         LUT2 (Prop_lut2_I0_O)        0.332     7.914 r  Program_Counter_0/Reg_0/Greater_OBUF_inst_i_32/O
                         net (fo=1, routed)           0.505     8.419    Program_Counter_0/Reg_0/Greater_OBUF_inst_i_32_n_0
    SLICE_X62Y23         LUT2 (Prop_lut2_I0_O)        0.124     8.543 r  Program_Counter_0/Reg_0/Greater_OBUF_inst_i_21/O
                         net (fo=1, routed)           0.552     9.095    Program_Counter_0/Reg_0/Mux_8_W_4_b_1/Mux_2_way_out_5[0]
    SLICE_X65Y24         LUT4 (Prop_lut4_I2_O)        0.120     9.215 r  Program_Counter_0/Reg_0/Greater_OBUF_inst_i_12/O
                         net (fo=1, routed)           0.407     9.622    Program_Counter_0/Reg_0/Greater_OBUF_inst_i_12_n_0
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.320     9.942 r  Program_Counter_0/Reg_0/Greater_OBUF_inst_i_6/O
                         net (fo=17, routed)          0.727    10.669    Program_Counter_0/Reg_0/mux_1_out[0]
    SLICE_X65Y25         LUT6 (Prop_lut6_I1_O)        0.332    11.001 r  Program_Counter_0/Reg_0/Overflow_Flag_OBUF_inst_i_4/O
                         net (fo=3, routed)           0.406    11.407    Program_Counter_0/Reg_0/Add_Sub/FA2_C
    SLICE_X63Y25         LUT3 (Prop_lut3_I2_O)        0.124    11.531 r  Program_Counter_0/Reg_0/R[3]_i_5/O
                         net (fo=1, routed)           0.596    12.127    Program_Counter_0/Reg_0/add_sub_out[3]
    SLICE_X61Y23         LUT2 (Prop_lut2_I0_O)        0.124    12.251 r  Program_Counter_0/Reg_0/R[3]_i_3/O
                         net (fo=1, routed)           0.315    12.566    Program_Counter_0/Reg_0/R[3]_i_3_n_0
    SLICE_X60Y21         LUT2 (Prop_lut2_I0_O)        0.124    12.690 r  Program_Counter_0/Reg_0/R[3]_i_2/O
                         net (fo=4, routed)           0.503    13.193    Register_Bank_0/Reg_2/D[3]
    SLICE_X58Y23         FDCE                                         r  Register_Bank_0/Reg_2/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.503    14.844    Register_Bank_0/Reg_2/Clk_IBUF_BUFG
    SLICE_X58Y23         FDCE                                         r  Register_Bank_0/Reg_2/R_reg[3]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X58Y23         FDCE (Setup_fdce_C_D)       -0.043    15.040    Register_Bank_0/Reg_2/R_reg[3]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                         -13.193    
  -------------------------------------------------------------------
                         slack                                  1.846    

Slack (MET) :             1.956ns  (required time - arrival time)
  Source:                 Register_Bank_0/Reg_2/R_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Register_Bank_0/Reg_7/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.928ns  (logic 2.329ns (29.376%)  route 5.599ns (70.624%))
  Logic Levels:           10  (LUT2=6 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.620     5.141    Register_Bank_0/Reg_2/Clk_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  Register_Bank_0/Reg_2/R_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  Register_Bank_0/Reg_2/R_reg[0]/Q
                         net (fo=2, routed)           0.568     6.166    Register_Bank_0/Reg_3/Q[0]
    SLICE_X65Y22         LUT4 (Prop_lut4_I2_O)        0.124     6.290 r  Register_Bank_0/Reg_3/Greater_OBUF_inst_i_62/O
                         net (fo=1, routed)           0.567     6.857    Register_Bank_0/Reg_3/Greater_OBUF_inst_i_62_n_0
    SLICE_X62Y22         LUT2 (Prop_lut2_I0_O)        0.149     7.006 r  Register_Bank_0/Reg_3/Greater_OBUF_inst_i_48/O
                         net (fo=1, routed)           0.576     7.582    Program_Counter_0/Reg_0/Mux_2_way_out_2_1[0]
    SLICE_X63Y23         LUT2 (Prop_lut2_I0_O)        0.332     7.914 r  Program_Counter_0/Reg_0/Greater_OBUF_inst_i_32/O
                         net (fo=1, routed)           0.505     8.419    Program_Counter_0/Reg_0/Greater_OBUF_inst_i_32_n_0
    SLICE_X62Y23         LUT2 (Prop_lut2_I0_O)        0.124     8.543 r  Program_Counter_0/Reg_0/Greater_OBUF_inst_i_21/O
                         net (fo=1, routed)           0.552     9.095    Program_Counter_0/Reg_0/Mux_8_W_4_b_1/Mux_2_way_out_5[0]
    SLICE_X65Y24         LUT4 (Prop_lut4_I2_O)        0.120     9.215 r  Program_Counter_0/Reg_0/Greater_OBUF_inst_i_12/O
                         net (fo=1, routed)           0.407     9.622    Program_Counter_0/Reg_0/Greater_OBUF_inst_i_12_n_0
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.320     9.942 r  Program_Counter_0/Reg_0/Greater_OBUF_inst_i_6/O
                         net (fo=17, routed)          0.727    10.669    Program_Counter_0/Reg_0/mux_1_out[0]
    SLICE_X65Y25         LUT6 (Prop_lut6_I1_O)        0.332    11.001 r  Program_Counter_0/Reg_0/Overflow_Flag_OBUF_inst_i_4/O
                         net (fo=3, routed)           0.406    11.407    Program_Counter_0/Reg_0/Add_Sub/FA2_C
    SLICE_X63Y25         LUT3 (Prop_lut3_I2_O)        0.124    11.531 r  Program_Counter_0/Reg_0/R[3]_i_5/O
                         net (fo=1, routed)           0.596    12.127    Program_Counter_0/Reg_0/add_sub_out[3]
    SLICE_X61Y23         LUT2 (Prop_lut2_I0_O)        0.124    12.251 r  Program_Counter_0/Reg_0/R[3]_i_3/O
                         net (fo=1, routed)           0.315    12.566    Program_Counter_0/Reg_0/R[3]_i_3_n_0
    SLICE_X60Y21         LUT2 (Prop_lut2_I0_O)        0.124    12.690 r  Program_Counter_0/Reg_0/R[3]_i_2/O
                         net (fo=4, routed)           0.379    13.069    Register_Bank_0/Reg_7/D[3]
    SLICE_X58Y22         FDCE                                         r  Register_Bank_0/Reg_7/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.504    14.845    Register_Bank_0/Reg_7/Clk_IBUF_BUFG
    SLICE_X58Y22         FDCE                                         r  Register_Bank_0/Reg_7/R_reg[3]_lopt_replica/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X58Y22         FDCE (Setup_fdce_C_D)       -0.058    15.026    Register_Bank_0/Reg_7/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.026    
                         arrival time                         -13.069    
  -------------------------------------------------------------------
                         slack                                  1.956    

Slack (MET) :             1.986ns  (required time - arrival time)
  Source:                 Register_Bank_0/Reg_2/R_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Register_Bank_0/Reg_7/R_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.707ns  (logic 2.198ns (28.519%)  route 5.509ns (71.481%))
  Logic Levels:           9  (LUT2=5 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.620     5.141    Register_Bank_0/Reg_2/Clk_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  Register_Bank_0/Reg_2/R_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  Register_Bank_0/Reg_2/R_reg[0]/Q
                         net (fo=2, routed)           0.568     6.166    Register_Bank_0/Reg_3/Q[0]
    SLICE_X65Y22         LUT4 (Prop_lut4_I2_O)        0.124     6.290 r  Register_Bank_0/Reg_3/Greater_OBUF_inst_i_62/O
                         net (fo=1, routed)           0.567     6.857    Register_Bank_0/Reg_3/Greater_OBUF_inst_i_62_n_0
    SLICE_X62Y22         LUT2 (Prop_lut2_I0_O)        0.149     7.006 r  Register_Bank_0/Reg_3/Greater_OBUF_inst_i_48/O
                         net (fo=1, routed)           0.576     7.582    Program_Counter_0/Reg_0/Mux_2_way_out_2_1[0]
    SLICE_X63Y23         LUT2 (Prop_lut2_I0_O)        0.332     7.914 r  Program_Counter_0/Reg_0/Greater_OBUF_inst_i_32/O
                         net (fo=1, routed)           0.505     8.419    Program_Counter_0/Reg_0/Greater_OBUF_inst_i_32_n_0
    SLICE_X62Y23         LUT2 (Prop_lut2_I0_O)        0.124     8.543 r  Program_Counter_0/Reg_0/Greater_OBUF_inst_i_21/O
                         net (fo=1, routed)           0.552     9.095    Program_Counter_0/Reg_0/Mux_8_W_4_b_1/Mux_2_way_out_5[0]
    SLICE_X65Y24         LUT4 (Prop_lut4_I2_O)        0.120     9.215 r  Program_Counter_0/Reg_0/Greater_OBUF_inst_i_12/O
                         net (fo=1, routed)           0.407     9.622    Program_Counter_0/Reg_0/Greater_OBUF_inst_i_12_n_0
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.320     9.942 r  Program_Counter_0/Reg_0/Greater_OBUF_inst_i_6/O
                         net (fo=17, routed)          0.659    10.601    Program_Counter_0/Reg_0/mux_1_out[0]
    SLICE_X61Y25         LUT6 (Prop_lut6_I4_O)        0.332    10.933 r  Program_Counter_0/Reg_0/R[2]_i_5/O
                         net (fo=1, routed)           0.601    11.534    Program_Counter_0/Reg_0/add_sub_out[2]
    SLICE_X61Y24         LUT4 (Prop_lut4_I2_O)        0.124    11.658 r  Program_Counter_0/Reg_0/R[2]_i_2/O
                         net (fo=1, routed)           0.402    12.060    Program_Counter_0/Reg_0/R[2]_i_2_n_0
    SLICE_X61Y24         LUT2 (Prop_lut2_I0_O)        0.117    12.177 r  Program_Counter_0/Reg_0/R[2]_i_1/O
                         net (fo=4, routed)           0.671    12.848    Register_Bank_0/Reg_7/D[2]
    SLICE_X64Y22         FDCE                                         r  Register_Bank_0/Reg_7/R_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.505    14.846    Register_Bank_0/Reg_7/Clk_IBUF_BUFG
    SLICE_X64Y22         FDCE                                         r  Register_Bank_0/Reg_7/R_reg[2]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X64Y22         FDCE (Setup_fdce_C_D)       -0.236    14.835    Register_Bank_0/Reg_7/R_reg[2]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                         -12.848    
  -------------------------------------------------------------------
                         slack                                  1.986    

Slack (MET) :             1.995ns  (required time - arrival time)
  Source:                 Register_Bank_0/Reg_2/R_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Register_Bank_0/Reg_3/R_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.918ns  (logic 2.329ns (29.413%)  route 5.589ns (70.587%))
  Logic Levels:           10  (LUT2=6 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.620     5.141    Register_Bank_0/Reg_2/Clk_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  Register_Bank_0/Reg_2/R_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  Register_Bank_0/Reg_2/R_reg[0]/Q
                         net (fo=2, routed)           0.568     6.166    Register_Bank_0/Reg_3/Q[0]
    SLICE_X65Y22         LUT4 (Prop_lut4_I2_O)        0.124     6.290 r  Register_Bank_0/Reg_3/Greater_OBUF_inst_i_62/O
                         net (fo=1, routed)           0.567     6.857    Register_Bank_0/Reg_3/Greater_OBUF_inst_i_62_n_0
    SLICE_X62Y22         LUT2 (Prop_lut2_I0_O)        0.149     7.006 r  Register_Bank_0/Reg_3/Greater_OBUF_inst_i_48/O
                         net (fo=1, routed)           0.576     7.582    Program_Counter_0/Reg_0/Mux_2_way_out_2_1[0]
    SLICE_X63Y23         LUT2 (Prop_lut2_I0_O)        0.332     7.914 r  Program_Counter_0/Reg_0/Greater_OBUF_inst_i_32/O
                         net (fo=1, routed)           0.505     8.419    Program_Counter_0/Reg_0/Greater_OBUF_inst_i_32_n_0
    SLICE_X62Y23         LUT2 (Prop_lut2_I0_O)        0.124     8.543 r  Program_Counter_0/Reg_0/Greater_OBUF_inst_i_21/O
                         net (fo=1, routed)           0.552     9.095    Program_Counter_0/Reg_0/Mux_8_W_4_b_1/Mux_2_way_out_5[0]
    SLICE_X65Y24         LUT4 (Prop_lut4_I2_O)        0.120     9.215 r  Program_Counter_0/Reg_0/Greater_OBUF_inst_i_12/O
                         net (fo=1, routed)           0.407     9.622    Program_Counter_0/Reg_0/Greater_OBUF_inst_i_12_n_0
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.320     9.942 r  Program_Counter_0/Reg_0/Greater_OBUF_inst_i_6/O
                         net (fo=17, routed)          0.727    10.669    Program_Counter_0/Reg_0/mux_1_out[0]
    SLICE_X65Y25         LUT6 (Prop_lut6_I1_O)        0.332    11.001 r  Program_Counter_0/Reg_0/Overflow_Flag_OBUF_inst_i_4/O
                         net (fo=3, routed)           0.406    11.407    Program_Counter_0/Reg_0/Add_Sub/FA2_C
    SLICE_X63Y25         LUT3 (Prop_lut3_I2_O)        0.124    11.531 r  Program_Counter_0/Reg_0/R[3]_i_5/O
                         net (fo=1, routed)           0.596    12.127    Program_Counter_0/Reg_0/add_sub_out[3]
    SLICE_X61Y23         LUT2 (Prop_lut2_I0_O)        0.124    12.251 r  Program_Counter_0/Reg_0/R[3]_i_3/O
                         net (fo=1, routed)           0.315    12.566    Program_Counter_0/Reg_0/R[3]_i_3_n_0
    SLICE_X60Y21         LUT2 (Prop_lut2_I0_O)        0.124    12.690 r  Program_Counter_0/Reg_0/R[3]_i_2/O
                         net (fo=4, routed)           0.369    13.059    Register_Bank_0/Reg_3/D[3]
    SLICE_X60Y23         FDCE                                         r  Register_Bank_0/Reg_3/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.503    14.844    Register_Bank_0/Reg_3/Clk_IBUF_BUFG
    SLICE_X60Y23         FDCE                                         r  Register_Bank_0/Reg_3/R_reg[3]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X60Y23         FDCE (Setup_fdce_C_D)       -0.028    15.055    Register_Bank_0/Reg_3/R_reg[3]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                         -13.060    
  -------------------------------------------------------------------
                         slack                                  1.995    

Slack (MET) :             2.059ns  (required time - arrival time)
  Source:                 Register_Bank_0/Reg_2/R_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Register_Bank_0/Reg_3/R_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.804ns  (logic 2.205ns (28.255%)  route 5.599ns (71.745%))
  Logic Levels:           9  (LUT2=6 LUT4=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.620     5.141    Register_Bank_0/Reg_2/Clk_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  Register_Bank_0/Reg_2/R_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  Register_Bank_0/Reg_2/R_reg[0]/Q
                         net (fo=2, routed)           0.568     6.166    Register_Bank_0/Reg_3/Q[0]
    SLICE_X65Y22         LUT4 (Prop_lut4_I2_O)        0.124     6.290 r  Register_Bank_0/Reg_3/Greater_OBUF_inst_i_62/O
                         net (fo=1, routed)           0.567     6.857    Register_Bank_0/Reg_3/Greater_OBUF_inst_i_62_n_0
    SLICE_X62Y22         LUT2 (Prop_lut2_I0_O)        0.149     7.006 r  Register_Bank_0/Reg_3/Greater_OBUF_inst_i_48/O
                         net (fo=1, routed)           0.576     7.582    Program_Counter_0/Reg_0/Mux_2_way_out_2_1[0]
    SLICE_X63Y23         LUT2 (Prop_lut2_I0_O)        0.332     7.914 r  Program_Counter_0/Reg_0/Greater_OBUF_inst_i_32/O
                         net (fo=1, routed)           0.505     8.419    Program_Counter_0/Reg_0/Greater_OBUF_inst_i_32_n_0
    SLICE_X62Y23         LUT2 (Prop_lut2_I0_O)        0.124     8.543 r  Program_Counter_0/Reg_0/Greater_OBUF_inst_i_21/O
                         net (fo=1, routed)           0.552     9.095    Program_Counter_0/Reg_0/Mux_8_W_4_b_1/Mux_2_way_out_5[0]
    SLICE_X65Y24         LUT4 (Prop_lut4_I2_O)        0.120     9.215 r  Program_Counter_0/Reg_0/Greater_OBUF_inst_i_12/O
                         net (fo=1, routed)           0.407     9.622    Program_Counter_0/Reg_0/Greater_OBUF_inst_i_12_n_0
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.320     9.942 r  Program_Counter_0/Reg_0/Greater_OBUF_inst_i_6/O
                         net (fo=17, routed)          0.665    10.607    Program_Counter_0/Reg_0/mux_1_out[0]
    SLICE_X60Y24         LUT2 (Prop_lut2_I0_O)        0.332    10.939 r  Program_Counter_0/Reg_0/R[0]_i_5/O
                         net (fo=1, routed)           0.718    11.657    Program_Counter_0/Reg_0/add_sub_out[0]
    SLICE_X58Y22         LUT4 (Prop_lut4_I2_O)        0.124    11.781 r  Program_Counter_0/Reg_0/R[0]_i_2/O
                         net (fo=1, routed)           0.488    12.269    Program_Counter_0/Reg_0/R[0]_i_2_n_0
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    12.393 r  Program_Counter_0/Reg_0/R[0]_i_1/O
                         net (fo=4, routed)           0.552    12.945    Register_Bank_0/Reg_3/D[0]
    SLICE_X62Y22         FDCE                                         r  Register_Bank_0/Reg_3/R_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.505    14.846    Register_Bank_0/Reg_3/Clk_IBUF_BUFG
    SLICE_X62Y22         FDCE                                         r  Register_Bank_0/Reg_3/R_reg[0]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X62Y22         FDCE (Setup_fdce_C_D)       -0.067    15.004    Register_Bank_0/Reg_3/R_reg[0]
  -------------------------------------------------------------------
                         required time                         15.004    
                         arrival time                         -12.945    
  -------------------------------------------------------------------
                         slack                                  2.059    

Slack (MET) :             2.066ns  (required time - arrival time)
  Source:                 Register_Bank_0/Reg_2/R_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Register_Bank_0/Reg_7/R_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.810ns  (logic 2.205ns (28.234%)  route 5.605ns (71.766%))
  Logic Levels:           9  (LUT2=6 LUT4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.620     5.141    Register_Bank_0/Reg_2/Clk_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  Register_Bank_0/Reg_2/R_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  Register_Bank_0/Reg_2/R_reg[0]/Q
                         net (fo=2, routed)           0.568     6.166    Register_Bank_0/Reg_3/Q[0]
    SLICE_X65Y22         LUT4 (Prop_lut4_I2_O)        0.124     6.290 r  Register_Bank_0/Reg_3/Greater_OBUF_inst_i_62/O
                         net (fo=1, routed)           0.567     6.857    Register_Bank_0/Reg_3/Greater_OBUF_inst_i_62_n_0
    SLICE_X62Y22         LUT2 (Prop_lut2_I0_O)        0.149     7.006 r  Register_Bank_0/Reg_3/Greater_OBUF_inst_i_48/O
                         net (fo=1, routed)           0.576     7.582    Program_Counter_0/Reg_0/Mux_2_way_out_2_1[0]
    SLICE_X63Y23         LUT2 (Prop_lut2_I0_O)        0.332     7.914 r  Program_Counter_0/Reg_0/Greater_OBUF_inst_i_32/O
                         net (fo=1, routed)           0.505     8.419    Program_Counter_0/Reg_0/Greater_OBUF_inst_i_32_n_0
    SLICE_X62Y23         LUT2 (Prop_lut2_I0_O)        0.124     8.543 r  Program_Counter_0/Reg_0/Greater_OBUF_inst_i_21/O
                         net (fo=1, routed)           0.552     9.095    Program_Counter_0/Reg_0/Mux_8_W_4_b_1/Mux_2_way_out_5[0]
    SLICE_X65Y24         LUT4 (Prop_lut4_I2_O)        0.120     9.215 r  Program_Counter_0/Reg_0/Greater_OBUF_inst_i_12/O
                         net (fo=1, routed)           0.407     9.622    Program_Counter_0/Reg_0/Greater_OBUF_inst_i_12_n_0
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.320     9.942 r  Program_Counter_0/Reg_0/Greater_OBUF_inst_i_6/O
                         net (fo=17, routed)          0.665    10.607    Program_Counter_0/Reg_0/mux_1_out[0]
    SLICE_X60Y24         LUT2 (Prop_lut2_I0_O)        0.332    10.939 r  Program_Counter_0/Reg_0/R[0]_i_5/O
                         net (fo=1, routed)           0.718    11.657    Program_Counter_0/Reg_0/add_sub_out[0]
    SLICE_X58Y22         LUT4 (Prop_lut4_I2_O)        0.124    11.781 r  Program_Counter_0/Reg_0/R[0]_i_2/O
                         net (fo=1, routed)           0.488    12.269    Program_Counter_0/Reg_0/R[0]_i_2_n_0
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124    12.393 r  Program_Counter_0/Reg_0/R[0]_i_1/O
                         net (fo=4, routed)           0.558    12.951    Register_Bank_0/Reg_7/D[0]
    SLICE_X58Y22         FDCE                                         r  Register_Bank_0/Reg_7/R_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.504    14.845    Register_Bank_0/Reg_7/Clk_IBUF_BUFG
    SLICE_X58Y22         FDCE                                         r  Register_Bank_0/Reg_7/R_reg[0]_lopt_replica/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X58Y22         FDCE (Setup_fdce_C_D)       -0.067    15.017    Register_Bank_0/Reg_7/R_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                         -12.951    
  -------------------------------------------------------------------
                         slack                                  2.066    

Slack (MET) :             2.101ns  (required time - arrival time)
  Source:                 Register_Bank_0/Reg_2/R_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Register_Bank_0/Reg_3/R_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.559ns  (logic 2.198ns (29.077%)  route 5.361ns (70.923%))
  Logic Levels:           9  (LUT2=5 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.620     5.141    Register_Bank_0/Reg_2/Clk_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  Register_Bank_0/Reg_2/R_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  Register_Bank_0/Reg_2/R_reg[0]/Q
                         net (fo=2, routed)           0.568     6.166    Register_Bank_0/Reg_3/Q[0]
    SLICE_X65Y22         LUT4 (Prop_lut4_I2_O)        0.124     6.290 r  Register_Bank_0/Reg_3/Greater_OBUF_inst_i_62/O
                         net (fo=1, routed)           0.567     6.857    Register_Bank_0/Reg_3/Greater_OBUF_inst_i_62_n_0
    SLICE_X62Y22         LUT2 (Prop_lut2_I0_O)        0.149     7.006 r  Register_Bank_0/Reg_3/Greater_OBUF_inst_i_48/O
                         net (fo=1, routed)           0.576     7.582    Program_Counter_0/Reg_0/Mux_2_way_out_2_1[0]
    SLICE_X63Y23         LUT2 (Prop_lut2_I0_O)        0.332     7.914 r  Program_Counter_0/Reg_0/Greater_OBUF_inst_i_32/O
                         net (fo=1, routed)           0.505     8.419    Program_Counter_0/Reg_0/Greater_OBUF_inst_i_32_n_0
    SLICE_X62Y23         LUT2 (Prop_lut2_I0_O)        0.124     8.543 r  Program_Counter_0/Reg_0/Greater_OBUF_inst_i_21/O
                         net (fo=1, routed)           0.552     9.095    Program_Counter_0/Reg_0/Mux_8_W_4_b_1/Mux_2_way_out_5[0]
    SLICE_X65Y24         LUT4 (Prop_lut4_I2_O)        0.120     9.215 r  Program_Counter_0/Reg_0/Greater_OBUF_inst_i_12/O
                         net (fo=1, routed)           0.407     9.622    Program_Counter_0/Reg_0/Greater_OBUF_inst_i_12_n_0
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.320     9.942 r  Program_Counter_0/Reg_0/Greater_OBUF_inst_i_6/O
                         net (fo=17, routed)          0.659    10.601    Program_Counter_0/Reg_0/mux_1_out[0]
    SLICE_X61Y25         LUT6 (Prop_lut6_I4_O)        0.332    10.933 r  Program_Counter_0/Reg_0/R[2]_i_5/O
                         net (fo=1, routed)           0.601    11.534    Program_Counter_0/Reg_0/add_sub_out[2]
    SLICE_X61Y24         LUT4 (Prop_lut4_I2_O)        0.124    11.658 r  Program_Counter_0/Reg_0/R[2]_i_2/O
                         net (fo=1, routed)           0.402    12.060    Program_Counter_0/Reg_0/R[2]_i_2_n_0
    SLICE_X61Y24         LUT2 (Prop_lut2_I0_O)        0.117    12.177 r  Program_Counter_0/Reg_0/R[2]_i_1/O
                         net (fo=4, routed)           0.523    12.701    Register_Bank_0/Reg_3/D[2]
    SLICE_X62Y22         FDCE                                         r  Register_Bank_0/Reg_3/R_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.505    14.846    Register_Bank_0/Reg_3/Clk_IBUF_BUFG
    SLICE_X62Y22         FDCE                                         r  Register_Bank_0/Reg_3/R_reg[2]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X62Y22         FDCE (Setup_fdce_C_D)       -0.269    14.802    Register_Bank_0/Reg_3/R_reg[2]
  -------------------------------------------------------------------
                         required time                         14.802    
                         arrival time                         -12.701    
  -------------------------------------------------------------------
                         slack                                  2.101    

Slack (MET) :             2.104ns  (required time - arrival time)
  Source:                 Register_Bank_0/Reg_2/R_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Register_Bank_0/Reg_2/R_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.551ns  (logic 2.198ns (29.111%)  route 5.353ns (70.889%))
  Logic Levels:           9  (LUT2=5 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.620     5.141    Register_Bank_0/Reg_2/Clk_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  Register_Bank_0/Reg_2/R_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  Register_Bank_0/Reg_2/R_reg[0]/Q
                         net (fo=2, routed)           0.568     6.166    Register_Bank_0/Reg_3/Q[0]
    SLICE_X65Y22         LUT4 (Prop_lut4_I2_O)        0.124     6.290 r  Register_Bank_0/Reg_3/Greater_OBUF_inst_i_62/O
                         net (fo=1, routed)           0.567     6.857    Register_Bank_0/Reg_3/Greater_OBUF_inst_i_62_n_0
    SLICE_X62Y22         LUT2 (Prop_lut2_I0_O)        0.149     7.006 r  Register_Bank_0/Reg_3/Greater_OBUF_inst_i_48/O
                         net (fo=1, routed)           0.576     7.582    Program_Counter_0/Reg_0/Mux_2_way_out_2_1[0]
    SLICE_X63Y23         LUT2 (Prop_lut2_I0_O)        0.332     7.914 r  Program_Counter_0/Reg_0/Greater_OBUF_inst_i_32/O
                         net (fo=1, routed)           0.505     8.419    Program_Counter_0/Reg_0/Greater_OBUF_inst_i_32_n_0
    SLICE_X62Y23         LUT2 (Prop_lut2_I0_O)        0.124     8.543 r  Program_Counter_0/Reg_0/Greater_OBUF_inst_i_21/O
                         net (fo=1, routed)           0.552     9.095    Program_Counter_0/Reg_0/Mux_8_W_4_b_1/Mux_2_way_out_5[0]
    SLICE_X65Y24         LUT4 (Prop_lut4_I2_O)        0.120     9.215 r  Program_Counter_0/Reg_0/Greater_OBUF_inst_i_12/O
                         net (fo=1, routed)           0.407     9.622    Program_Counter_0/Reg_0/Greater_OBUF_inst_i_12_n_0
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.320     9.942 r  Program_Counter_0/Reg_0/Greater_OBUF_inst_i_6/O
                         net (fo=17, routed)          0.659    10.601    Program_Counter_0/Reg_0/mux_1_out[0]
    SLICE_X61Y25         LUT6 (Prop_lut6_I4_O)        0.332    10.933 r  Program_Counter_0/Reg_0/R[2]_i_5/O
                         net (fo=1, routed)           0.601    11.534    Program_Counter_0/Reg_0/add_sub_out[2]
    SLICE_X61Y24         LUT4 (Prop_lut4_I2_O)        0.124    11.658 r  Program_Counter_0/Reg_0/R[2]_i_2/O
                         net (fo=1, routed)           0.402    12.060    Program_Counter_0/Reg_0/R[2]_i_2_n_0
    SLICE_X61Y24         LUT2 (Prop_lut2_I0_O)        0.117    12.177 r  Program_Counter_0/Reg_0/R[2]_i_1/O
                         net (fo=4, routed)           0.515    12.692    Register_Bank_0/Reg_2/D[2]
    SLICE_X63Y22         FDCE                                         r  Register_Bank_0/Reg_2/R_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.505    14.846    Register_Bank_0/Reg_2/Clk_IBUF_BUFG
    SLICE_X63Y22         FDCE                                         r  Register_Bank_0/Reg_2/R_reg[2]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X63Y22         FDCE (Setup_fdce_C_D)       -0.275    14.796    Register_Bank_0/Reg_2/R_reg[2]
  -------------------------------------------------------------------
                         required time                         14.796    
                         arrival time                         -12.692    
  -------------------------------------------------------------------
                         slack                                  2.104    

Slack (MET) :             2.121ns  (required time - arrival time)
  Source:                 Register_Bank_0/Reg_2/R_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Register_Bank_0/Reg_7/R_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.553ns  (logic 2.198ns (29.103%)  route 5.355ns (70.897%))
  Logic Levels:           9  (LUT2=5 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.620     5.141    Register_Bank_0/Reg_2/Clk_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  Register_Bank_0/Reg_2/R_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  Register_Bank_0/Reg_2/R_reg[0]/Q
                         net (fo=2, routed)           0.568     6.166    Register_Bank_0/Reg_3/Q[0]
    SLICE_X65Y22         LUT4 (Prop_lut4_I2_O)        0.124     6.290 r  Register_Bank_0/Reg_3/Greater_OBUF_inst_i_62/O
                         net (fo=1, routed)           0.567     6.857    Register_Bank_0/Reg_3/Greater_OBUF_inst_i_62_n_0
    SLICE_X62Y22         LUT2 (Prop_lut2_I0_O)        0.149     7.006 r  Register_Bank_0/Reg_3/Greater_OBUF_inst_i_48/O
                         net (fo=1, routed)           0.576     7.582    Program_Counter_0/Reg_0/Mux_2_way_out_2_1[0]
    SLICE_X63Y23         LUT2 (Prop_lut2_I0_O)        0.332     7.914 r  Program_Counter_0/Reg_0/Greater_OBUF_inst_i_32/O
                         net (fo=1, routed)           0.505     8.419    Program_Counter_0/Reg_0/Greater_OBUF_inst_i_32_n_0
    SLICE_X62Y23         LUT2 (Prop_lut2_I0_O)        0.124     8.543 r  Program_Counter_0/Reg_0/Greater_OBUF_inst_i_21/O
                         net (fo=1, routed)           0.552     9.095    Program_Counter_0/Reg_0/Mux_8_W_4_b_1/Mux_2_way_out_5[0]
    SLICE_X65Y24         LUT4 (Prop_lut4_I2_O)        0.120     9.215 r  Program_Counter_0/Reg_0/Greater_OBUF_inst_i_12/O
                         net (fo=1, routed)           0.407     9.622    Program_Counter_0/Reg_0/Greater_OBUF_inst_i_12_n_0
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.320     9.942 r  Program_Counter_0/Reg_0/Greater_OBUF_inst_i_6/O
                         net (fo=17, routed)          0.659    10.601    Program_Counter_0/Reg_0/mux_1_out[0]
    SLICE_X61Y25         LUT6 (Prop_lut6_I4_O)        0.332    10.933 r  Program_Counter_0/Reg_0/R[2]_i_5/O
                         net (fo=1, routed)           0.601    11.534    Program_Counter_0/Reg_0/add_sub_out[2]
    SLICE_X61Y24         LUT4 (Prop_lut4_I2_O)        0.124    11.658 r  Program_Counter_0/Reg_0/R[2]_i_2/O
                         net (fo=1, routed)           0.402    12.060    Program_Counter_0/Reg_0/R[2]_i_2_n_0
    SLICE_X61Y24         LUT2 (Prop_lut2_I0_O)        0.117    12.177 r  Program_Counter_0/Reg_0/R[2]_i_1/O
                         net (fo=4, routed)           0.517    12.694    Register_Bank_0/Reg_7/D[2]
    SLICE_X58Y22         FDCE                                         r  Register_Bank_0/Reg_7/R_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.504    14.845    Register_Bank_0/Reg_7/Clk_IBUF_BUFG
    SLICE_X58Y22         FDCE                                         r  Register_Bank_0/Reg_7/R_reg[2]_lopt_replica/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X58Y22         FDCE (Setup_fdce_C_D)       -0.269    14.815    Register_Bank_0/Reg_7/R_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                         -12.694    
  -------------------------------------------------------------------
                         slack                                  2.121    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 slow_clock/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clock/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.556     1.439    slow_clock/Clk_IBUF_BUFG
    SLICE_X57Y23         FDRE                                         r  slow_clock/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  slow_clock/count_reg[20]/Q
                         net (fo=2, routed)           0.120     1.700    slow_clock/count[20]
    SLICE_X57Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.808 r  slow_clock/count0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.808    slow_clock/data0[20]
    SLICE_X57Y23         FDRE                                         r  slow_clock/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.822     1.949    slow_clock/Clk_IBUF_BUFG
    SLICE_X57Y23         FDRE                                         r  slow_clock/count_reg[20]/C
                         clock pessimism             -0.510     1.439    
    SLICE_X57Y23         FDRE (Hold_fdre_C_D)         0.105     1.544    slow_clock/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 slow_clock/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clock/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.560     1.443    slow_clock/Clk_IBUF_BUFG
    SLICE_X57Y19         FDRE                                         r  slow_clock/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y19         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  slow_clock/count_reg[4]/Q
                         net (fo=2, routed)           0.120     1.704    slow_clock/count[4]
    SLICE_X57Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  slow_clock/count0_carry/O[3]
                         net (fo=1, routed)           0.000     1.812    slow_clock/data0[4]
    SLICE_X57Y19         FDRE                                         r  slow_clock/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.827     1.954    slow_clock/Clk_IBUF_BUFG
    SLICE_X57Y19         FDRE                                         r  slow_clock/count_reg[4]/C
                         clock pessimism             -0.511     1.443    
    SLICE_X57Y19         FDRE (Hold_fdre_C_D)         0.105     1.548    slow_clock/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 slow_clock/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clock/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.559     1.442    slow_clock/Clk_IBUF_BUFG
    SLICE_X57Y20         FDRE                                         r  slow_clock/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y20         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  slow_clock/count_reg[8]/Q
                         net (fo=2, routed)           0.120     1.703    slow_clock/count[8]
    SLICE_X57Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  slow_clock/count0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.811    slow_clock/data0[8]
    SLICE_X57Y20         FDRE                                         r  slow_clock/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.826     1.953    slow_clock/Clk_IBUF_BUFG
    SLICE_X57Y20         FDRE                                         r  slow_clock/count_reg[8]/C
                         clock pessimism             -0.511     1.442    
    SLICE_X57Y20         FDRE (Hold_fdre_C_D)         0.105     1.547    slow_clock/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 slow_clock/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clock/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.558     1.441    slow_clock/Clk_IBUF_BUFG
    SLICE_X57Y22         FDRE                                         r  slow_clock/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  slow_clock/count_reg[16]/Q
                         net (fo=2, routed)           0.120     1.702    slow_clock/count[16]
    SLICE_X57Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  slow_clock/count0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.810    slow_clock/data0[16]
    SLICE_X57Y22         FDRE                                         r  slow_clock/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.824     1.951    slow_clock/Clk_IBUF_BUFG
    SLICE_X57Y22         FDRE                                         r  slow_clock/count_reg[16]/C
                         clock pessimism             -0.510     1.441    
    SLICE_X57Y22         FDRE (Hold_fdre_C_D)         0.105     1.546    slow_clock/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 slow_clock/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clock/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.555     1.438    slow_clock/Clk_IBUF_BUFG
    SLICE_X57Y24         FDRE                                         r  slow_clock/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  slow_clock/count_reg[24]/Q
                         net (fo=2, routed)           0.120     1.699    slow_clock/count[24]
    SLICE_X57Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.807 r  slow_clock/count0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.807    slow_clock/data0[24]
    SLICE_X57Y24         FDRE                                         r  slow_clock/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.821     1.948    slow_clock/Clk_IBUF_BUFG
    SLICE_X57Y24         FDRE                                         r  slow_clock/count_reg[24]/C
                         clock pessimism             -0.510     1.438    
    SLICE_X57Y24         FDRE (Hold_fdre_C_D)         0.105     1.543    slow_clock/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 slow_clock/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clock/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.555     1.438    slow_clock/Clk_IBUF_BUFG
    SLICE_X57Y25         FDRE                                         r  slow_clock/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  slow_clock/count_reg[28]/Q
                         net (fo=2, routed)           0.120     1.699    slow_clock/count[28]
    SLICE_X57Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.807 r  slow_clock/count0_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.807    slow_clock/data0[28]
    SLICE_X57Y25         FDRE                                         r  slow_clock/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.821     1.948    slow_clock/Clk_IBUF_BUFG
    SLICE_X57Y25         FDRE                                         r  slow_clock/count_reg[28]/C
                         clock pessimism             -0.510     1.438    
    SLICE_X57Y25         FDRE (Hold_fdre_C_D)         0.105     1.543    slow_clock/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 slow_clock/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clock/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.558     1.441    slow_clock/Clk_IBUF_BUFG
    SLICE_X57Y21         FDRE                                         r  slow_clock/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  slow_clock/count_reg[12]/Q
                         net (fo=2, routed)           0.120     1.702    slow_clock/count[12]
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  slow_clock/count0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.810    slow_clock/data0[12]
    SLICE_X57Y21         FDRE                                         r  slow_clock/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.825     1.952    slow_clock/Clk_IBUF_BUFG
    SLICE_X57Y21         FDRE                                         r  slow_clock/count_reg[12]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X57Y21         FDRE (Hold_fdre_C_D)         0.105     1.546    slow_clock/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 slow_clock/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clock/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.556     1.439    slow_clock/Clk_IBUF_BUFG
    SLICE_X57Y23         FDRE                                         r  slow_clock/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  slow_clock/count_reg[17]/Q
                         net (fo=2, routed)           0.116     1.696    slow_clock/count[17]
    SLICE_X57Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.811 r  slow_clock/count0_carry__3/O[0]
                         net (fo=1, routed)           0.000     1.811    slow_clock/data0[17]
    SLICE_X57Y23         FDRE                                         r  slow_clock/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.822     1.949    slow_clock/Clk_IBUF_BUFG
    SLICE_X57Y23         FDRE                                         r  slow_clock/count_reg[17]/C
                         clock pessimism             -0.510     1.439    
    SLICE_X57Y23         FDRE (Hold_fdre_C_D)         0.105     1.544    slow_clock/count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 slow_clock/count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clock/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.556     1.439    slow_clock/Clk_IBUF_BUFG
    SLICE_X57Y26         FDRE                                         r  slow_clock/count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  slow_clock/count_reg[29]/Q
                         net (fo=2, routed)           0.116     1.696    slow_clock/count[29]
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.811 r  slow_clock/count0_carry__6/O[0]
                         net (fo=1, routed)           0.000     1.811    slow_clock/data0[29]
    SLICE_X57Y26         FDRE                                         r  slow_clock/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.822     1.949    slow_clock/Clk_IBUF_BUFG
    SLICE_X57Y26         FDRE                                         r  slow_clock/count_reg[29]/C
                         clock pessimism             -0.510     1.439    
    SLICE_X57Y26         FDRE (Hold_fdre_C_D)         0.105     1.544    slow_clock/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 slow_clock/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clock/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.558     1.441    slow_clock/Clk_IBUF_BUFG
    SLICE_X57Y22         FDRE                                         r  slow_clock/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  slow_clock/count_reg[13]/Q
                         net (fo=2, routed)           0.116     1.698    slow_clock/count[13]
    SLICE_X57Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.813 r  slow_clock/count0_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.813    slow_clock/data0[13]
    SLICE_X57Y22         FDRE                                         r  slow_clock/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.824     1.951    slow_clock/Clk_IBUF_BUFG
    SLICE_X57Y22         FDRE                                         r  slow_clock/count_reg[13]/C
                         clock pessimism             -0.510     1.441    
    SLICE_X57Y22         FDRE (Hold_fdre_C_D)         0.105     1.546    slow_clock/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y23   Register_Bank_0/Reg_2/R_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y22   Register_Bank_0/Reg_3/R_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y22   Register_Bank_0/Reg_3/R_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y22   Register_Bank_0/Reg_3/R_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y23   Register_Bank_0/Reg_3/R_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y22   Register_Bank_0/Reg_7/R_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y22   Register_Bank_0/Reg_7/R_reg[0]_lopt_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y22   Register_Bank_0/Reg_7/R_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y22   Register_Bank_0/Reg_7/R_reg[1]_lopt_replica/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   Register_Bank_0/Reg_2/R_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   Register_Bank_0/Reg_3/R_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   Register_Bank_0/Reg_3/R_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   Register_Bank_0/Reg_3/R_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   Register_Bank_0/Reg_3/R_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   Register_Bank_0/Reg_7/R_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   Register_Bank_0/Reg_7/R_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   Register_Bank_0/Reg_7/R_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   Register_Bank_0/Reg_7/R_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y22   slow_clock/count_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   Register_Bank_0/Reg_2/R_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   Register_Bank_0/Reg_3/R_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   Register_Bank_0/Reg_3/R_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   Register_Bank_0/Reg_3/R_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   Register_Bank_0/Reg_3/R_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   Register_Bank_0/Reg_7/R_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y22   Register_Bank_0/Reg_7/R_reg[0]_lopt_replica/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   Register_Bank_0/Reg_7/R_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y22   Register_Bank_0/Reg_7/R_reg[1]_lopt_replica/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   Register_Bank_0/Reg_7/R_reg[2]/C



