// Copyright (C) 2019  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition"

// DATE "06/05/2020 15:25:29"

// 
// Device: Altera EP4CE6F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module FBCV_Testing_V1 (
	FBCV_REG_EN,
	CLOCK,
	FBCV_IR_PRIME_16_BITS,
	EXEC2,
	EXEC1,
	FETCH,
	MUX_LS_SELECT,
	MUX_RS_SELECT,
	MUX_LS,
	MUX_RS,
	PC_OUT,
	RESULT,
	SUM_RESULT);
output 	FBCV_REG_EN;
input 	CLOCK;
input 	[15:0] FBCV_IR_PRIME_16_BITS;
output 	EXEC2;
output 	EXEC1;
output 	FETCH;
output 	MUX_LS_SELECT;
output 	MUX_RS_SELECT;
output 	[15:0] MUX_LS;
output 	[15:0] MUX_RS;
output 	[11:0] PC_OUT;
output 	[15:0] RESULT;
output 	[15:0] SUM_RESULT;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \FBCV_IR_PRIME_16_BITS[15]~input_o ;
wire \FBCV_IR_PRIME_16_BITS[14]~input_o ;
wire \FBCV_IR_PRIME_16_BITS[13]~input_o ;
wire \FBCV_IR_PRIME_16_BITS[12]~input_o ;
wire \CLOCK~input_o ;
wire \FBCV_IR_PRIME_16_BITS[8]~input_o ;
wire \FBCV_IR_PRIME_16_BITS[9]~input_o ;
wire \FBCV_IR_PRIME_16_BITS[10]~input_o ;
wire \FBCV_IR_PRIME_16_BITS[11]~input_o ;
wire \inst8|inst1|Equal0~0_combout ;
wire \FBCV_IR_PRIME_16_BITS[4]~input_o ;
wire \FBCV_IR_PRIME_16_BITS[5]~input_o ;
wire \FBCV_IR_PRIME_16_BITS[6]~input_o ;
wire \FBCV_IR_PRIME_16_BITS[7]~input_o ;
wire \inst8|inst1|Equal0~1_combout ;
wire \FBCV_IR_PRIME_16_BITS[1]~input_o ;
wire \FBCV_IR_PRIME_16_BITS[2]~input_o ;
wire \FBCV_IR_PRIME_16_BITS[3]~input_o ;
wire \inst8|inst1|Equal0~2_combout ;
wire \inst8|inst1|Equal0~3_combout ;
wire \FBCV_IR_PRIME_16_BITS[0]~input_o ;
wire \inst8|PC|auto_generated|counter_comb_bita0~combout ;
wire \~GND~combout ;
wire \inst8|PC|auto_generated|counter_comb_bita0~COUT ;
wire \inst8|PC|auto_generated|counter_comb_bita1~combout ;
wire \inst8|inst1|FBCV_RAM_Addr_A[1]~0_combout ;
wire \inst8|inst1|Equal2~0_combout ;
wire \inst8|PC|auto_generated|counter_comb_bita1~COUT ;
wire \inst8|PC|auto_generated|counter_comb_bita2~combout ;
wire \inst8|PC|auto_generated|counter_comb_bita2~COUT ;
wire \inst8|PC|auto_generated|counter_comb_bita3~combout ;
wire \inst8|inst1|FBCV_RAM_Addr_A[1]~1 ;
wire \inst8|inst1|FBCV_RAM_Addr_A[2]~3 ;
wire \inst8|inst1|FBCV_RAM_Addr_A[3]~4_combout ;
wire \inst8|inst1|FBCV_RAM_Addr_A[2]~2_combout ;
wire \inst8|inst1|Equal2~1_combout ;
wire \inst8|PC|auto_generated|counter_comb_bita3~COUT ;
wire \inst8|PC|auto_generated|counter_comb_bita4~combout ;
wire \inst8|PC|auto_generated|counter_comb_bita4~COUT ;
wire \inst8|PC|auto_generated|counter_comb_bita5~combout ;
wire \inst8|inst1|FBCV_RAM_Addr_A[3]~5 ;
wire \inst8|inst1|FBCV_RAM_Addr_A[4]~7 ;
wire \inst8|inst1|FBCV_RAM_Addr_A[5]~8_combout ;
wire \inst8|inst1|FBCV_RAM_Addr_A[4]~6_combout ;
wire \inst8|inst1|Equal2~2_combout ;
wire \inst8|PC|auto_generated|counter_comb_bita5~COUT ;
wire \inst8|PC|auto_generated|counter_comb_bita6~combout ;
wire \inst8|PC|auto_generated|counter_comb_bita6~COUT ;
wire \inst8|PC|auto_generated|counter_comb_bita7~combout ;
wire \inst8|inst1|FBCV_RAM_Addr_A[5]~9 ;
wire \inst8|inst1|FBCV_RAM_Addr_A[6]~11 ;
wire \inst8|inst1|FBCV_RAM_Addr_A[7]~12_combout ;
wire \inst8|inst1|FBCV_RAM_Addr_A[6]~10_combout ;
wire \inst8|inst1|Equal2~3_combout ;
wire \inst8|inst1|Equal2~4_combout ;
wire \inst8|PC|auto_generated|counter_comb_bita7~COUT ;
wire \inst8|PC|auto_generated|counter_comb_bita8~combout ;
wire \inst8|PC|auto_generated|counter_comb_bita8~COUT ;
wire \inst8|PC|auto_generated|counter_comb_bita9~combout ;
wire \inst8|inst1|FBCV_RAM_Addr_A[7]~13 ;
wire \inst8|inst1|FBCV_RAM_Addr_A[8]~15 ;
wire \inst8|inst1|FBCV_RAM_Addr_A[9]~16_combout ;
wire \inst8|inst1|FBCV_RAM_Addr_A[8]~14_combout ;
wire \inst8|inst1|Equal2~5_combout ;
wire \inst8|PC|auto_generated|counter_comb_bita9~COUT ;
wire \inst8|PC|auto_generated|counter_comb_bita10~combout ;
wire \inst8|PC|auto_generated|counter_comb_bita10~COUT ;
wire \inst8|PC|auto_generated|counter_comb_bita11~combout ;
wire \inst8|inst1|FBCV_RAM_Addr_A[9]~17 ;
wire \inst8|inst1|FBCV_RAM_Addr_A[10]~19 ;
wire \inst8|inst1|FBCV_RAM_Addr_A[11]~20_combout ;
wire \inst8|inst1|FBCV_RAM_Addr_A[10]~18_combout ;
wire \inst8|inst1|Equal2~6_combout ;
wire \inst8|inst1|Equal2~7_combout ;
wire \inst2|inst2|inst3~0_combout ;
wire \inst2|inst2|inst3~q ;
wire \inst2|inst3|out[1]~0_combout ;
wire \inst2|inst3|out[1]~1_combout ;
wire \inst2|inst2|inst2~q ;
wire \inst8|inst1|comb~0_combout ;
wire \inst8|inst1|comb~1_combout ;
wire \inst8|inst1|Equal3~0_combout ;
wire \inst8|inst1|Equal3~1_combout ;
wire \inst8|inst1|Equal3~2_combout ;
wire \inst8|inst1|Equal3~3_combout ;
wire \inst8|inst1|Equal4~0_combout ;
wire \inst8|inst1|Equal4~1_combout ;
wire \inst8|inst1|Equal4~2_combout ;
wire \inst8|inst1|Equal4~3_combout ;
wire \inst8|inst1|FBCV_RAM_Addr_B[0]~0_combout ;
wire \inst8|inst1|FBCV_RAM_Addr_B[0]~1 ;
wire \inst8|inst1|FBCV_RAM_Addr_B[1]~2_combout ;
wire \inst8|inst1|FBCV_RAM_Addr_B[1]~3 ;
wire \inst8|inst1|FBCV_RAM_Addr_B[2]~4_combout ;
wire \inst8|inst1|FBCV_RAM_Addr_B[2]~5 ;
wire \inst8|inst1|FBCV_RAM_Addr_B[3]~6_combout ;
wire \inst8|inst1|FBCV_RAM_Addr_B[3]~7 ;
wire \inst8|inst1|FBCV_RAM_Addr_B[4]~8_combout ;
wire \inst8|inst1|FBCV_RAM_Addr_B[4]~9 ;
wire \inst8|inst1|FBCV_RAM_Addr_B[5]~10_combout ;
wire \inst8|inst1|FBCV_RAM_Addr_B[5]~11 ;
wire \inst8|inst1|FBCV_RAM_Addr_B[6]~12_combout ;
wire \inst8|inst1|FBCV_RAM_Addr_B[6]~13 ;
wire \inst8|inst1|FBCV_RAM_Addr_B[7]~14_combout ;
wire \inst8|inst1|FBCV_RAM_Addr_B[7]~15 ;
wire \inst8|inst1|FBCV_RAM_Addr_B[8]~16_combout ;
wire \inst8|inst1|FBCV_RAM_Addr_B[8]~17 ;
wire \inst8|inst1|FBCV_RAM_Addr_B[9]~18_combout ;
wire \inst8|inst1|FBCV_RAM_Addr_B[9]~19 ;
wire \inst8|inst1|FBCV_RAM_Addr_B[10]~20_combout ;
wire \inst8|inst1|FBCV_RAM_Addr_B[10]~21 ;
wire \inst8|inst1|FBCV_RAM_Addr_B[11]~22_combout ;
wire \inst8|MUX_RS|$00000|auto_generated|result_node[15]~0_combout ;
wire \inst8|MUX_LS|$00000|auto_generated|result_node[14]~1_combout ;
wire \inst8|MUX_LS|$00000|auto_generated|result_node[13]~2_combout ;
wire \inst8|MUX_LS|$00000|auto_generated|result_node[12]~3_combout ;
wire \inst8|MUX_LS|$00000|auto_generated|result_node[11]~4_combout ;
wire \inst8|MUX_LS|$00000|auto_generated|result_node[10]~5_combout ;
wire \inst8|MUX_LS|$00000|auto_generated|result_node[9]~6_combout ;
wire \inst8|MUX_LS|$00000|auto_generated|result_node[8]~7_combout ;
wire \inst8|MUX_LS|$00000|auto_generated|result_node[7]~8_combout ;
wire \inst8|MUX_LS|$00000|auto_generated|result_node[6]~9_combout ;
wire \inst8|MUX_LS|$00000|auto_generated|result_node[5]~10_combout ;
wire \inst8|MUX_LS|$00000|auto_generated|result_node[4]~11_combout ;
wire \inst8|MUX_LS|$00000|auto_generated|result_node[3]~12_combout ;
wire \inst8|MUX_LS|$00000|auto_generated|result_node[2]~13_combout ;
wire \inst8|MUX_LS|$00000|auto_generated|result_node[1]~14_combout ;
wire \inst8|ALU|auto_generated|result[0]~0_combout ;
wire \inst8|ALU|auto_generated|result[0]~1 ;
wire \inst8|ALU|auto_generated|result[1]~2_combout ;
wire \inst8|MUX_RS|$00000|auto_generated|result_node[1]~14_combout ;
wire \inst8|ALU|auto_generated|result[1]~3 ;
wire \inst8|ALU|auto_generated|result[2]~4_combout ;
wire \inst8|MUX_RS|$00000|auto_generated|result_node[2]~13_combout ;
wire \inst8|ALU|auto_generated|result[2]~5 ;
wire \inst8|ALU|auto_generated|result[3]~6_combout ;
wire \inst8|MUX_RS|$00000|auto_generated|result_node[3]~12_combout ;
wire \inst8|ALU|auto_generated|result[3]~7 ;
wire \inst8|ALU|auto_generated|result[4]~8_combout ;
wire \inst8|MUX_RS|$00000|auto_generated|result_node[4]~11_combout ;
wire \inst8|ALU|auto_generated|result[4]~9 ;
wire \inst8|ALU|auto_generated|result[5]~10_combout ;
wire \inst8|MUX_RS|$00000|auto_generated|result_node[5]~10_combout ;
wire \inst8|ALU|auto_generated|result[5]~11 ;
wire \inst8|ALU|auto_generated|result[6]~12_combout ;
wire \inst8|MUX_RS|$00000|auto_generated|result_node[6]~9_combout ;
wire \inst8|ALU|auto_generated|result[6]~13 ;
wire \inst8|ALU|auto_generated|result[7]~14_combout ;
wire \inst8|MUX_RS|$00000|auto_generated|result_node[7]~8_combout ;
wire \inst8|ALU|auto_generated|result[7]~15 ;
wire \inst8|ALU|auto_generated|result[8]~16_combout ;
wire \inst8|MUX_RS|$00000|auto_generated|result_node[8]~7_combout ;
wire \inst8|ALU|auto_generated|result[8]~17 ;
wire \inst8|ALU|auto_generated|result[9]~18_combout ;
wire \inst8|MUX_RS|$00000|auto_generated|result_node[9]~6_combout ;
wire \inst8|ALU|auto_generated|result[9]~19 ;
wire \inst8|ALU|auto_generated|result[10]~20_combout ;
wire \inst8|MUX_RS|$00000|auto_generated|result_node[10]~5_combout ;
wire \inst8|ALU|auto_generated|result[10]~21 ;
wire \inst8|ALU|auto_generated|result[11]~22_combout ;
wire \inst8|MUX_RS|$00000|auto_generated|result_node[11]~4_combout ;
wire \inst8|ALU|auto_generated|result[11]~23 ;
wire \inst8|ALU|auto_generated|result[12]~24_combout ;
wire \inst8|MUX_RS|$00000|auto_generated|result_node[12]~3_combout ;
wire \inst8|ALU|auto_generated|result[12]~25 ;
wire \inst8|ALU|auto_generated|result[13]~26_combout ;
wire \inst8|MUX_RS|$00000|auto_generated|result_node[13]~2_combout ;
wire \inst8|ALU|auto_generated|result[13]~27 ;
wire \inst8|ALU|auto_generated|result[14]~28_combout ;
wire \inst8|MUX_RS|$00000|auto_generated|result_node[14]~1_combout ;
wire \inst8|ALU|auto_generated|result[14]~29 ;
wire \inst8|ALU|auto_generated|result[15]~30_combout ;
wire \inst8|MUX_LS|$00000|auto_generated|result_node[15]~0_combout ;
wire \inst8|inst1|FBCV_Reg[15]~0_combout ;
wire \inst8|inst1|FBCV_Reg[15]~1_combout ;
wire \inst8|inst1|FBCV_Reg[14]~2_combout ;
wire \inst8|inst1|FBCV_Reg[13]~3_combout ;
wire \inst8|inst1|FBCV_Reg[12]~4_combout ;
wire \inst8|inst1|FBCV_Reg[11]~5_combout ;
wire \inst8|inst1|FBCV_Reg[10]~6_combout ;
wire \inst8|inst1|FBCV_Reg[9]~7_combout ;
wire \inst8|inst1|FBCV_Reg[8]~8_combout ;
wire \inst8|inst1|FBCV_Reg[7]~9_combout ;
wire \inst8|inst1|FBCV_Reg[6]~10_combout ;
wire \inst8|inst1|FBCV_Reg[5]~11_combout ;
wire \inst8|inst1|FBCV_Reg[4]~12_combout ;
wire \inst8|inst1|FBCV_Reg[3]~13_combout ;
wire \inst8|inst1|FBCV_Reg[2]~14_combout ;
wire \inst8|inst1|FBCV_Reg[1]~15_combout ;
wire \inst8|inst1|FBCV_Reg[0]~16_combout ;
wire [15:0] \inst8|MUX_LS|$00000|auto_generated|result_node ;
wire [11:0] \inst8|PC|auto_generated|counter_reg_bit ;
wire [15:0] \inst8|PREV_SUM|dffs ;
wire [15:0] \inst8|inst|altsyncram_component|auto_generated|q_b ;
wire [15:0] \inst8|MUX_RS|$00000|auto_generated|result_node ;

wire [0:0] \inst8|inst|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \inst8|inst|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \inst8|inst|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \inst8|inst|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \inst8|inst|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \inst8|inst|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \inst8|inst|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \inst8|inst|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \inst8|inst|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \inst8|inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \inst8|inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \inst8|inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \inst8|inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \inst8|inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \inst8|inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \inst8|inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \inst8|inst|altsyncram_component|auto_generated|q_b [15] = \inst8|inst|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \inst8|inst|altsyncram_component|auto_generated|q_b [14] = \inst8|inst|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \inst8|inst|altsyncram_component|auto_generated|q_b [13] = \inst8|inst|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \inst8|inst|altsyncram_component|auto_generated|q_b [12] = \inst8|inst|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \inst8|inst|altsyncram_component|auto_generated|q_b [11] = \inst8|inst|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \inst8|inst|altsyncram_component|auto_generated|q_b [10] = \inst8|inst|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \inst8|inst|altsyncram_component|auto_generated|q_b [9] = \inst8|inst|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \inst8|inst|altsyncram_component|auto_generated|q_b [8] = \inst8|inst|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \inst8|inst|altsyncram_component|auto_generated|q_b [7] = \inst8|inst|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \inst8|inst|altsyncram_component|auto_generated|q_b [6] = \inst8|inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \inst8|inst|altsyncram_component|auto_generated|q_b [5] = \inst8|inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \inst8|inst|altsyncram_component|auto_generated|q_b [4] = \inst8|inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \inst8|inst|altsyncram_component|auto_generated|q_b [3] = \inst8|inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \inst8|inst|altsyncram_component|auto_generated|q_b [2] = \inst8|inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \inst8|inst|altsyncram_component|auto_generated|q_b [1] = \inst8|inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \inst8|inst|altsyncram_component|auto_generated|q_b [0] = \inst8|inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

cycloneive_io_obuf \FBCV_REG_EN~output (
	.i(\inst8|inst1|comb~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FBCV_REG_EN),
	.obar());
// synopsys translate_off
defparam \FBCV_REG_EN~output .bus_hold = "false";
defparam \FBCV_REG_EN~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \EXEC2~output (
	.i(\inst2|inst2|inst2~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(EXEC2),
	.obar());
// synopsys translate_off
defparam \EXEC2~output .bus_hold = "false";
defparam \EXEC2~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \EXEC1~output (
	.i(\inst2|inst2|inst3~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(EXEC1),
	.obar());
// synopsys translate_off
defparam \EXEC1~output .bus_hold = "false";
defparam \EXEC1~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \FETCH~output (
	.i(!\inst8|inst1|comb~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FETCH),
	.obar());
// synopsys translate_off
defparam \FETCH~output .bus_hold = "false";
defparam \FETCH~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MUX_LS_SELECT~output (
	.i(\inst8|inst1|Equal3~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MUX_LS_SELECT),
	.obar());
// synopsys translate_off
defparam \MUX_LS_SELECT~output .bus_hold = "false";
defparam \MUX_LS_SELECT~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MUX_RS_SELECT~output (
	.i(\inst8|inst1|Equal4~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MUX_RS_SELECT),
	.obar());
// synopsys translate_off
defparam \MUX_RS_SELECT~output .bus_hold = "false";
defparam \MUX_RS_SELECT~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MUX_LS[15]~output (
	.i(\inst8|MUX_LS|$00000|auto_generated|result_node[15]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MUX_LS[15]),
	.obar());
// synopsys translate_off
defparam \MUX_LS[15]~output .bus_hold = "false";
defparam \MUX_LS[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MUX_LS[14]~output (
	.i(\inst8|MUX_LS|$00000|auto_generated|result_node[14]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MUX_LS[14]),
	.obar());
// synopsys translate_off
defparam \MUX_LS[14]~output .bus_hold = "false";
defparam \MUX_LS[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MUX_LS[13]~output (
	.i(\inst8|MUX_LS|$00000|auto_generated|result_node[13]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MUX_LS[13]),
	.obar());
// synopsys translate_off
defparam \MUX_LS[13]~output .bus_hold = "false";
defparam \MUX_LS[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MUX_LS[12]~output (
	.i(\inst8|MUX_LS|$00000|auto_generated|result_node[12]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MUX_LS[12]),
	.obar());
// synopsys translate_off
defparam \MUX_LS[12]~output .bus_hold = "false";
defparam \MUX_LS[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MUX_LS[11]~output (
	.i(\inst8|MUX_LS|$00000|auto_generated|result_node[11]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MUX_LS[11]),
	.obar());
// synopsys translate_off
defparam \MUX_LS[11]~output .bus_hold = "false";
defparam \MUX_LS[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MUX_LS[10]~output (
	.i(\inst8|MUX_LS|$00000|auto_generated|result_node[10]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MUX_LS[10]),
	.obar());
// synopsys translate_off
defparam \MUX_LS[10]~output .bus_hold = "false";
defparam \MUX_LS[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MUX_LS[9]~output (
	.i(\inst8|MUX_LS|$00000|auto_generated|result_node[9]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MUX_LS[9]),
	.obar());
// synopsys translate_off
defparam \MUX_LS[9]~output .bus_hold = "false";
defparam \MUX_LS[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MUX_LS[8]~output (
	.i(\inst8|MUX_LS|$00000|auto_generated|result_node[8]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MUX_LS[8]),
	.obar());
// synopsys translate_off
defparam \MUX_LS[8]~output .bus_hold = "false";
defparam \MUX_LS[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MUX_LS[7]~output (
	.i(\inst8|MUX_LS|$00000|auto_generated|result_node[7]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MUX_LS[7]),
	.obar());
// synopsys translate_off
defparam \MUX_LS[7]~output .bus_hold = "false";
defparam \MUX_LS[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MUX_LS[6]~output (
	.i(\inst8|MUX_LS|$00000|auto_generated|result_node[6]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MUX_LS[6]),
	.obar());
// synopsys translate_off
defparam \MUX_LS[6]~output .bus_hold = "false";
defparam \MUX_LS[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MUX_LS[5]~output (
	.i(\inst8|MUX_LS|$00000|auto_generated|result_node[5]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MUX_LS[5]),
	.obar());
// synopsys translate_off
defparam \MUX_LS[5]~output .bus_hold = "false";
defparam \MUX_LS[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MUX_LS[4]~output (
	.i(\inst8|MUX_LS|$00000|auto_generated|result_node[4]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MUX_LS[4]),
	.obar());
// synopsys translate_off
defparam \MUX_LS[4]~output .bus_hold = "false";
defparam \MUX_LS[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MUX_LS[3]~output (
	.i(\inst8|MUX_LS|$00000|auto_generated|result_node[3]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MUX_LS[3]),
	.obar());
// synopsys translate_off
defparam \MUX_LS[3]~output .bus_hold = "false";
defparam \MUX_LS[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MUX_LS[2]~output (
	.i(\inst8|MUX_LS|$00000|auto_generated|result_node[2]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MUX_LS[2]),
	.obar());
// synopsys translate_off
defparam \MUX_LS[2]~output .bus_hold = "false";
defparam \MUX_LS[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MUX_LS[1]~output (
	.i(\inst8|MUX_LS|$00000|auto_generated|result_node[1]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MUX_LS[1]),
	.obar());
// synopsys translate_off
defparam \MUX_LS[1]~output .bus_hold = "false";
defparam \MUX_LS[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MUX_LS[0]~output (
	.i(\inst8|MUX_LS|$00000|auto_generated|result_node [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MUX_LS[0]),
	.obar());
// synopsys translate_off
defparam \MUX_LS[0]~output .bus_hold = "false";
defparam \MUX_LS[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MUX_RS[15]~output (
	.i(\inst8|MUX_RS|$00000|auto_generated|result_node[15]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MUX_RS[15]),
	.obar());
// synopsys translate_off
defparam \MUX_RS[15]~output .bus_hold = "false";
defparam \MUX_RS[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MUX_RS[14]~output (
	.i(\inst8|MUX_RS|$00000|auto_generated|result_node[14]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MUX_RS[14]),
	.obar());
// synopsys translate_off
defparam \MUX_RS[14]~output .bus_hold = "false";
defparam \MUX_RS[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MUX_RS[13]~output (
	.i(\inst8|MUX_RS|$00000|auto_generated|result_node[13]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MUX_RS[13]),
	.obar());
// synopsys translate_off
defparam \MUX_RS[13]~output .bus_hold = "false";
defparam \MUX_RS[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MUX_RS[12]~output (
	.i(\inst8|MUX_RS|$00000|auto_generated|result_node[12]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MUX_RS[12]),
	.obar());
// synopsys translate_off
defparam \MUX_RS[12]~output .bus_hold = "false";
defparam \MUX_RS[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MUX_RS[11]~output (
	.i(\inst8|MUX_RS|$00000|auto_generated|result_node[11]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MUX_RS[11]),
	.obar());
// synopsys translate_off
defparam \MUX_RS[11]~output .bus_hold = "false";
defparam \MUX_RS[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MUX_RS[10]~output (
	.i(\inst8|MUX_RS|$00000|auto_generated|result_node[10]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MUX_RS[10]),
	.obar());
// synopsys translate_off
defparam \MUX_RS[10]~output .bus_hold = "false";
defparam \MUX_RS[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MUX_RS[9]~output (
	.i(\inst8|MUX_RS|$00000|auto_generated|result_node[9]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MUX_RS[9]),
	.obar());
// synopsys translate_off
defparam \MUX_RS[9]~output .bus_hold = "false";
defparam \MUX_RS[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MUX_RS[8]~output (
	.i(\inst8|MUX_RS|$00000|auto_generated|result_node[8]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MUX_RS[8]),
	.obar());
// synopsys translate_off
defparam \MUX_RS[8]~output .bus_hold = "false";
defparam \MUX_RS[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MUX_RS[7]~output (
	.i(\inst8|MUX_RS|$00000|auto_generated|result_node[7]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MUX_RS[7]),
	.obar());
// synopsys translate_off
defparam \MUX_RS[7]~output .bus_hold = "false";
defparam \MUX_RS[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MUX_RS[6]~output (
	.i(\inst8|MUX_RS|$00000|auto_generated|result_node[6]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MUX_RS[6]),
	.obar());
// synopsys translate_off
defparam \MUX_RS[6]~output .bus_hold = "false";
defparam \MUX_RS[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MUX_RS[5]~output (
	.i(\inst8|MUX_RS|$00000|auto_generated|result_node[5]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MUX_RS[5]),
	.obar());
// synopsys translate_off
defparam \MUX_RS[5]~output .bus_hold = "false";
defparam \MUX_RS[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MUX_RS[4]~output (
	.i(\inst8|MUX_RS|$00000|auto_generated|result_node[4]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MUX_RS[4]),
	.obar());
// synopsys translate_off
defparam \MUX_RS[4]~output .bus_hold = "false";
defparam \MUX_RS[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MUX_RS[3]~output (
	.i(\inst8|MUX_RS|$00000|auto_generated|result_node[3]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MUX_RS[3]),
	.obar());
// synopsys translate_off
defparam \MUX_RS[3]~output .bus_hold = "false";
defparam \MUX_RS[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MUX_RS[2]~output (
	.i(\inst8|MUX_RS|$00000|auto_generated|result_node[2]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MUX_RS[2]),
	.obar());
// synopsys translate_off
defparam \MUX_RS[2]~output .bus_hold = "false";
defparam \MUX_RS[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MUX_RS[1]~output (
	.i(\inst8|MUX_RS|$00000|auto_generated|result_node[1]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MUX_RS[1]),
	.obar());
// synopsys translate_off
defparam \MUX_RS[1]~output .bus_hold = "false";
defparam \MUX_RS[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \MUX_RS[0]~output (
	.i(\inst8|MUX_RS|$00000|auto_generated|result_node [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MUX_RS[0]),
	.obar());
// synopsys translate_off
defparam \MUX_RS[0]~output .bus_hold = "false";
defparam \MUX_RS[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC_OUT[11]~output (
	.i(\inst8|PC|auto_generated|counter_reg_bit [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[11]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[11]~output .bus_hold = "false";
defparam \PC_OUT[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC_OUT[10]~output (
	.i(\inst8|PC|auto_generated|counter_reg_bit [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[10]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[10]~output .bus_hold = "false";
defparam \PC_OUT[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC_OUT[9]~output (
	.i(\inst8|PC|auto_generated|counter_reg_bit [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[9]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[9]~output .bus_hold = "false";
defparam \PC_OUT[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC_OUT[8]~output (
	.i(\inst8|PC|auto_generated|counter_reg_bit [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[8]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[8]~output .bus_hold = "false";
defparam \PC_OUT[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC_OUT[7]~output (
	.i(\inst8|PC|auto_generated|counter_reg_bit [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[7]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[7]~output .bus_hold = "false";
defparam \PC_OUT[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC_OUT[6]~output (
	.i(\inst8|PC|auto_generated|counter_reg_bit [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[6]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[6]~output .bus_hold = "false";
defparam \PC_OUT[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC_OUT[5]~output (
	.i(\inst8|PC|auto_generated|counter_reg_bit [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[5]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[5]~output .bus_hold = "false";
defparam \PC_OUT[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC_OUT[4]~output (
	.i(\inst8|PC|auto_generated|counter_reg_bit [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[4]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[4]~output .bus_hold = "false";
defparam \PC_OUT[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC_OUT[3]~output (
	.i(\inst8|PC|auto_generated|counter_reg_bit [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[3]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[3]~output .bus_hold = "false";
defparam \PC_OUT[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC_OUT[2]~output (
	.i(\inst8|PC|auto_generated|counter_reg_bit [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[2]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[2]~output .bus_hold = "false";
defparam \PC_OUT[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC_OUT[1]~output (
	.i(\inst8|PC|auto_generated|counter_reg_bit [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[1]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[1]~output .bus_hold = "false";
defparam \PC_OUT[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PC_OUT[0]~output (
	.i(\inst8|PC|auto_generated|counter_reg_bit [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_OUT[0]),
	.obar());
// synopsys translate_off
defparam \PC_OUT[0]~output .bus_hold = "false";
defparam \PC_OUT[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \RESULT[15]~output (
	.i(\inst8|inst1|FBCV_Reg[15]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RESULT[15]),
	.obar());
// synopsys translate_off
defparam \RESULT[15]~output .bus_hold = "false";
defparam \RESULT[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \RESULT[14]~output (
	.i(\inst8|inst1|FBCV_Reg[14]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RESULT[14]),
	.obar());
// synopsys translate_off
defparam \RESULT[14]~output .bus_hold = "false";
defparam \RESULT[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \RESULT[13]~output (
	.i(\inst8|inst1|FBCV_Reg[13]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RESULT[13]),
	.obar());
// synopsys translate_off
defparam \RESULT[13]~output .bus_hold = "false";
defparam \RESULT[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \RESULT[12]~output (
	.i(\inst8|inst1|FBCV_Reg[12]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RESULT[12]),
	.obar());
// synopsys translate_off
defparam \RESULT[12]~output .bus_hold = "false";
defparam \RESULT[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \RESULT[11]~output (
	.i(\inst8|inst1|FBCV_Reg[11]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RESULT[11]),
	.obar());
// synopsys translate_off
defparam \RESULT[11]~output .bus_hold = "false";
defparam \RESULT[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \RESULT[10]~output (
	.i(\inst8|inst1|FBCV_Reg[10]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RESULT[10]),
	.obar());
// synopsys translate_off
defparam \RESULT[10]~output .bus_hold = "false";
defparam \RESULT[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \RESULT[9]~output (
	.i(\inst8|inst1|FBCV_Reg[9]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RESULT[9]),
	.obar());
// synopsys translate_off
defparam \RESULT[9]~output .bus_hold = "false";
defparam \RESULT[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \RESULT[8]~output (
	.i(\inst8|inst1|FBCV_Reg[8]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RESULT[8]),
	.obar());
// synopsys translate_off
defparam \RESULT[8]~output .bus_hold = "false";
defparam \RESULT[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \RESULT[7]~output (
	.i(\inst8|inst1|FBCV_Reg[7]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RESULT[7]),
	.obar());
// synopsys translate_off
defparam \RESULT[7]~output .bus_hold = "false";
defparam \RESULT[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \RESULT[6]~output (
	.i(\inst8|inst1|FBCV_Reg[6]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RESULT[6]),
	.obar());
// synopsys translate_off
defparam \RESULT[6]~output .bus_hold = "false";
defparam \RESULT[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \RESULT[5]~output (
	.i(\inst8|inst1|FBCV_Reg[5]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RESULT[5]),
	.obar());
// synopsys translate_off
defparam \RESULT[5]~output .bus_hold = "false";
defparam \RESULT[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \RESULT[4]~output (
	.i(\inst8|inst1|FBCV_Reg[4]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RESULT[4]),
	.obar());
// synopsys translate_off
defparam \RESULT[4]~output .bus_hold = "false";
defparam \RESULT[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \RESULT[3]~output (
	.i(\inst8|inst1|FBCV_Reg[3]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RESULT[3]),
	.obar());
// synopsys translate_off
defparam \RESULT[3]~output .bus_hold = "false";
defparam \RESULT[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \RESULT[2]~output (
	.i(\inst8|inst1|FBCV_Reg[2]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RESULT[2]),
	.obar());
// synopsys translate_off
defparam \RESULT[2]~output .bus_hold = "false";
defparam \RESULT[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \RESULT[1]~output (
	.i(\inst8|inst1|FBCV_Reg[1]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RESULT[1]),
	.obar());
// synopsys translate_off
defparam \RESULT[1]~output .bus_hold = "false";
defparam \RESULT[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \RESULT[0]~output (
	.i(\inst8|inst1|FBCV_Reg[0]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RESULT[0]),
	.obar());
// synopsys translate_off
defparam \RESULT[0]~output .bus_hold = "false";
defparam \RESULT[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \SUM_RESULT[15]~output (
	.i(\inst8|ALU|auto_generated|result[15]~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SUM_RESULT[15]),
	.obar());
// synopsys translate_off
defparam \SUM_RESULT[15]~output .bus_hold = "false";
defparam \SUM_RESULT[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \SUM_RESULT[14]~output (
	.i(\inst8|ALU|auto_generated|result[14]~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SUM_RESULT[14]),
	.obar());
// synopsys translate_off
defparam \SUM_RESULT[14]~output .bus_hold = "false";
defparam \SUM_RESULT[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \SUM_RESULT[13]~output (
	.i(\inst8|ALU|auto_generated|result[13]~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SUM_RESULT[13]),
	.obar());
// synopsys translate_off
defparam \SUM_RESULT[13]~output .bus_hold = "false";
defparam \SUM_RESULT[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \SUM_RESULT[12]~output (
	.i(\inst8|ALU|auto_generated|result[12]~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SUM_RESULT[12]),
	.obar());
// synopsys translate_off
defparam \SUM_RESULT[12]~output .bus_hold = "false";
defparam \SUM_RESULT[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \SUM_RESULT[11]~output (
	.i(\inst8|ALU|auto_generated|result[11]~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SUM_RESULT[11]),
	.obar());
// synopsys translate_off
defparam \SUM_RESULT[11]~output .bus_hold = "false";
defparam \SUM_RESULT[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \SUM_RESULT[10]~output (
	.i(\inst8|ALU|auto_generated|result[10]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SUM_RESULT[10]),
	.obar());
// synopsys translate_off
defparam \SUM_RESULT[10]~output .bus_hold = "false";
defparam \SUM_RESULT[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \SUM_RESULT[9]~output (
	.i(\inst8|ALU|auto_generated|result[9]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SUM_RESULT[9]),
	.obar());
// synopsys translate_off
defparam \SUM_RESULT[9]~output .bus_hold = "false";
defparam \SUM_RESULT[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \SUM_RESULT[8]~output (
	.i(\inst8|ALU|auto_generated|result[8]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SUM_RESULT[8]),
	.obar());
// synopsys translate_off
defparam \SUM_RESULT[8]~output .bus_hold = "false";
defparam \SUM_RESULT[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \SUM_RESULT[7]~output (
	.i(\inst8|ALU|auto_generated|result[7]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SUM_RESULT[7]),
	.obar());
// synopsys translate_off
defparam \SUM_RESULT[7]~output .bus_hold = "false";
defparam \SUM_RESULT[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \SUM_RESULT[6]~output (
	.i(\inst8|ALU|auto_generated|result[6]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SUM_RESULT[6]),
	.obar());
// synopsys translate_off
defparam \SUM_RESULT[6]~output .bus_hold = "false";
defparam \SUM_RESULT[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \SUM_RESULT[5]~output (
	.i(\inst8|ALU|auto_generated|result[5]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SUM_RESULT[5]),
	.obar());
// synopsys translate_off
defparam \SUM_RESULT[5]~output .bus_hold = "false";
defparam \SUM_RESULT[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \SUM_RESULT[4]~output (
	.i(\inst8|ALU|auto_generated|result[4]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SUM_RESULT[4]),
	.obar());
// synopsys translate_off
defparam \SUM_RESULT[4]~output .bus_hold = "false";
defparam \SUM_RESULT[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \SUM_RESULT[3]~output (
	.i(\inst8|ALU|auto_generated|result[3]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SUM_RESULT[3]),
	.obar());
// synopsys translate_off
defparam \SUM_RESULT[3]~output .bus_hold = "false";
defparam \SUM_RESULT[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \SUM_RESULT[2]~output (
	.i(\inst8|ALU|auto_generated|result[2]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SUM_RESULT[2]),
	.obar());
// synopsys translate_off
defparam \SUM_RESULT[2]~output .bus_hold = "false";
defparam \SUM_RESULT[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \SUM_RESULT[1]~output (
	.i(\inst8|ALU|auto_generated|result[1]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SUM_RESULT[1]),
	.obar());
// synopsys translate_off
defparam \SUM_RESULT[1]~output .bus_hold = "false";
defparam \SUM_RESULT[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \SUM_RESULT[0]~output (
	.i(\inst8|ALU|auto_generated|result[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SUM_RESULT[0]),
	.obar());
// synopsys translate_off
defparam \SUM_RESULT[0]~output .bus_hold = "false";
defparam \SUM_RESULT[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_ibuf \CLOCK~input (
	.i(CLOCK),
	.ibar(gnd),
	.o(\CLOCK~input_o ));
// synopsys translate_off
defparam \CLOCK~input .bus_hold = "false";
defparam \CLOCK~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \FBCV_IR_PRIME_16_BITS[8]~input (
	.i(FBCV_IR_PRIME_16_BITS[8]),
	.ibar(gnd),
	.o(\FBCV_IR_PRIME_16_BITS[8]~input_o ));
// synopsys translate_off
defparam \FBCV_IR_PRIME_16_BITS[8]~input .bus_hold = "false";
defparam \FBCV_IR_PRIME_16_BITS[8]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \FBCV_IR_PRIME_16_BITS[9]~input (
	.i(FBCV_IR_PRIME_16_BITS[9]),
	.ibar(gnd),
	.o(\FBCV_IR_PRIME_16_BITS[9]~input_o ));
// synopsys translate_off
defparam \FBCV_IR_PRIME_16_BITS[9]~input .bus_hold = "false";
defparam \FBCV_IR_PRIME_16_BITS[9]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \FBCV_IR_PRIME_16_BITS[10]~input (
	.i(FBCV_IR_PRIME_16_BITS[10]),
	.ibar(gnd),
	.o(\FBCV_IR_PRIME_16_BITS[10]~input_o ));
// synopsys translate_off
defparam \FBCV_IR_PRIME_16_BITS[10]~input .bus_hold = "false";
defparam \FBCV_IR_PRIME_16_BITS[10]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \FBCV_IR_PRIME_16_BITS[11]~input (
	.i(FBCV_IR_PRIME_16_BITS[11]),
	.ibar(gnd),
	.o(\FBCV_IR_PRIME_16_BITS[11]~input_o ));
// synopsys translate_off
defparam \FBCV_IR_PRIME_16_BITS[11]~input .bus_hold = "false";
defparam \FBCV_IR_PRIME_16_BITS[11]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst1|Equal0~0 (
// Equation(s):
// \inst8|inst1|Equal0~0_combout  = (!\FBCV_IR_PRIME_16_BITS[8]~input_o  & (!\FBCV_IR_PRIME_16_BITS[9]~input_o  & (!\FBCV_IR_PRIME_16_BITS[10]~input_o  & !\FBCV_IR_PRIME_16_BITS[11]~input_o )))

	.dataa(\FBCV_IR_PRIME_16_BITS[8]~input_o ),
	.datab(\FBCV_IR_PRIME_16_BITS[9]~input_o ),
	.datac(\FBCV_IR_PRIME_16_BITS[10]~input_o ),
	.datad(\FBCV_IR_PRIME_16_BITS[11]~input_o ),
	.cin(gnd),
	.combout(\inst8|inst1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst1|Equal0~0 .lut_mask = 16'h0001;
defparam \inst8|inst1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \FBCV_IR_PRIME_16_BITS[4]~input (
	.i(FBCV_IR_PRIME_16_BITS[4]),
	.ibar(gnd),
	.o(\FBCV_IR_PRIME_16_BITS[4]~input_o ));
// synopsys translate_off
defparam \FBCV_IR_PRIME_16_BITS[4]~input .bus_hold = "false";
defparam \FBCV_IR_PRIME_16_BITS[4]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \FBCV_IR_PRIME_16_BITS[5]~input (
	.i(FBCV_IR_PRIME_16_BITS[5]),
	.ibar(gnd),
	.o(\FBCV_IR_PRIME_16_BITS[5]~input_o ));
// synopsys translate_off
defparam \FBCV_IR_PRIME_16_BITS[5]~input .bus_hold = "false";
defparam \FBCV_IR_PRIME_16_BITS[5]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \FBCV_IR_PRIME_16_BITS[6]~input (
	.i(FBCV_IR_PRIME_16_BITS[6]),
	.ibar(gnd),
	.o(\FBCV_IR_PRIME_16_BITS[6]~input_o ));
// synopsys translate_off
defparam \FBCV_IR_PRIME_16_BITS[6]~input .bus_hold = "false";
defparam \FBCV_IR_PRIME_16_BITS[6]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \FBCV_IR_PRIME_16_BITS[7]~input (
	.i(FBCV_IR_PRIME_16_BITS[7]),
	.ibar(gnd),
	.o(\FBCV_IR_PRIME_16_BITS[7]~input_o ));
// synopsys translate_off
defparam \FBCV_IR_PRIME_16_BITS[7]~input .bus_hold = "false";
defparam \FBCV_IR_PRIME_16_BITS[7]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst1|Equal0~1 (
// Equation(s):
// \inst8|inst1|Equal0~1_combout  = (!\FBCV_IR_PRIME_16_BITS[4]~input_o  & (!\FBCV_IR_PRIME_16_BITS[5]~input_o  & (!\FBCV_IR_PRIME_16_BITS[6]~input_o  & !\FBCV_IR_PRIME_16_BITS[7]~input_o )))

	.dataa(\FBCV_IR_PRIME_16_BITS[4]~input_o ),
	.datab(\FBCV_IR_PRIME_16_BITS[5]~input_o ),
	.datac(\FBCV_IR_PRIME_16_BITS[6]~input_o ),
	.datad(\FBCV_IR_PRIME_16_BITS[7]~input_o ),
	.cin(gnd),
	.combout(\inst8|inst1|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst1|Equal0~1 .lut_mask = 16'h0001;
defparam \inst8|inst1|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \FBCV_IR_PRIME_16_BITS[1]~input (
	.i(FBCV_IR_PRIME_16_BITS[1]),
	.ibar(gnd),
	.o(\FBCV_IR_PRIME_16_BITS[1]~input_o ));
// synopsys translate_off
defparam \FBCV_IR_PRIME_16_BITS[1]~input .bus_hold = "false";
defparam \FBCV_IR_PRIME_16_BITS[1]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \FBCV_IR_PRIME_16_BITS[2]~input (
	.i(FBCV_IR_PRIME_16_BITS[2]),
	.ibar(gnd),
	.o(\FBCV_IR_PRIME_16_BITS[2]~input_o ));
// synopsys translate_off
defparam \FBCV_IR_PRIME_16_BITS[2]~input .bus_hold = "false";
defparam \FBCV_IR_PRIME_16_BITS[2]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \FBCV_IR_PRIME_16_BITS[3]~input (
	.i(FBCV_IR_PRIME_16_BITS[3]),
	.ibar(gnd),
	.o(\FBCV_IR_PRIME_16_BITS[3]~input_o ));
// synopsys translate_off
defparam \FBCV_IR_PRIME_16_BITS[3]~input .bus_hold = "false";
defparam \FBCV_IR_PRIME_16_BITS[3]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst1|Equal0~2 (
// Equation(s):
// \inst8|inst1|Equal0~2_combout  = (!\FBCV_IR_PRIME_16_BITS[1]~input_o  & (!\FBCV_IR_PRIME_16_BITS[2]~input_o  & !\FBCV_IR_PRIME_16_BITS[3]~input_o ))

	.dataa(gnd),
	.datab(\FBCV_IR_PRIME_16_BITS[1]~input_o ),
	.datac(\FBCV_IR_PRIME_16_BITS[2]~input_o ),
	.datad(\FBCV_IR_PRIME_16_BITS[3]~input_o ),
	.cin(gnd),
	.combout(\inst8|inst1|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst1|Equal0~2 .lut_mask = 16'h0003;
defparam \inst8|inst1|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst1|Equal0~3 (
// Equation(s):
// \inst8|inst1|Equal0~3_combout  = (\inst8|inst1|Equal0~0_combout  & (\inst8|inst1|Equal0~1_combout  & \inst8|inst1|Equal0~2_combout ))

	.dataa(\inst8|inst1|Equal0~0_combout ),
	.datab(\inst8|inst1|Equal0~1_combout ),
	.datac(\inst8|inst1|Equal0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|inst1|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst1|Equal0~3 .lut_mask = 16'h8080;
defparam \inst8|inst1|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \FBCV_IR_PRIME_16_BITS[0]~input (
	.i(FBCV_IR_PRIME_16_BITS[0]),
	.ibar(gnd),
	.o(\FBCV_IR_PRIME_16_BITS[0]~input_o ));
// synopsys translate_off
defparam \FBCV_IR_PRIME_16_BITS[0]~input .bus_hold = "false";
defparam \FBCV_IR_PRIME_16_BITS[0]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst8|PC|auto_generated|counter_comb_bita0 (
// Equation(s):
// \inst8|PC|auto_generated|counter_comb_bita0~combout  = \inst8|PC|auto_generated|counter_reg_bit [0] $ (VCC)
// \inst8|PC|auto_generated|counter_comb_bita0~COUT  = CARRY(\inst8|PC|auto_generated|counter_reg_bit [0])

	.dataa(\inst8|PC|auto_generated|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst8|PC|auto_generated|counter_comb_bita0~combout ),
	.cout(\inst8|PC|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \inst8|PC|auto_generated|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \inst8|PC|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|PC|auto_generated|counter_reg_bit[0] (
	.clk(\CLOCK~input_o ),
	.d(\inst8|PC|auto_generated|counter_comb_bita0~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst8|inst1|comb~1_combout ),
	.ena(\inst8|inst1|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|PC|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|PC|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \inst8|PC|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst8|PC|auto_generated|counter_comb_bita1 (
// Equation(s):
// \inst8|PC|auto_generated|counter_comb_bita1~combout  = (\inst8|PC|auto_generated|counter_reg_bit [1] & (!\inst8|PC|auto_generated|counter_comb_bita0~COUT )) # (!\inst8|PC|auto_generated|counter_reg_bit [1] & 
// ((\inst8|PC|auto_generated|counter_comb_bita0~COUT ) # (GND)))
// \inst8|PC|auto_generated|counter_comb_bita1~COUT  = CARRY((!\inst8|PC|auto_generated|counter_comb_bita0~COUT ) # (!\inst8|PC|auto_generated|counter_reg_bit [1]))

	.dataa(\inst8|PC|auto_generated|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|PC|auto_generated|counter_comb_bita0~COUT ),
	.combout(\inst8|PC|auto_generated|counter_comb_bita1~combout ),
	.cout(\inst8|PC|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \inst8|PC|auto_generated|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \inst8|PC|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst8|PC|auto_generated|counter_reg_bit[1] (
	.clk(\CLOCK~input_o ),
	.d(\inst8|PC|auto_generated|counter_comb_bita1~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst8|inst1|comb~1_combout ),
	.ena(\inst8|inst1|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|PC|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|PC|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \inst8|PC|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst1|FBCV_RAM_Addr_A[1]~0 (
// Equation(s):
// \inst8|inst1|FBCV_RAM_Addr_A[1]~0_combout  = \inst8|PC|auto_generated|counter_reg_bit [1] $ (VCC)
// \inst8|inst1|FBCV_RAM_Addr_A[1]~1  = CARRY(\inst8|PC|auto_generated|counter_reg_bit [1])

	.dataa(\inst8|PC|auto_generated|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst8|inst1|FBCV_RAM_Addr_A[1]~0_combout ),
	.cout(\inst8|inst1|FBCV_RAM_Addr_A[1]~1 ));
// synopsys translate_off
defparam \inst8|inst1|FBCV_RAM_Addr_A[1]~0 .lut_mask = 16'h55AA;
defparam \inst8|inst1|FBCV_RAM_Addr_A[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst1|Equal2~0 (
// Equation(s):
// \inst8|inst1|Equal2~0_combout  = (\FBCV_IR_PRIME_16_BITS[0]~input_o  & (\inst8|PC|auto_generated|counter_reg_bit [0] & (\FBCV_IR_PRIME_16_BITS[1]~input_o  $ (!\inst8|inst1|FBCV_RAM_Addr_A[1]~0_combout )))) # (!\FBCV_IR_PRIME_16_BITS[0]~input_o  & 
// (!\inst8|PC|auto_generated|counter_reg_bit [0] & (\FBCV_IR_PRIME_16_BITS[1]~input_o  $ (!\inst8|inst1|FBCV_RAM_Addr_A[1]~0_combout ))))

	.dataa(\FBCV_IR_PRIME_16_BITS[0]~input_o ),
	.datab(\FBCV_IR_PRIME_16_BITS[1]~input_o ),
	.datac(\inst8|inst1|FBCV_RAM_Addr_A[1]~0_combout ),
	.datad(\inst8|PC|auto_generated|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\inst8|inst1|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst1|Equal2~0 .lut_mask = 16'h8241;
defparam \inst8|inst1|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst8|PC|auto_generated|counter_comb_bita2 (
// Equation(s):
// \inst8|PC|auto_generated|counter_comb_bita2~combout  = (\inst8|PC|auto_generated|counter_reg_bit [2] & (\inst8|PC|auto_generated|counter_comb_bita1~COUT  $ (GND))) # (!\inst8|PC|auto_generated|counter_reg_bit [2] & 
// (!\inst8|PC|auto_generated|counter_comb_bita1~COUT  & VCC))
// \inst8|PC|auto_generated|counter_comb_bita2~COUT  = CARRY((\inst8|PC|auto_generated|counter_reg_bit [2] & !\inst8|PC|auto_generated|counter_comb_bita1~COUT ))

	.dataa(\inst8|PC|auto_generated|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|PC|auto_generated|counter_comb_bita1~COUT ),
	.combout(\inst8|PC|auto_generated|counter_comb_bita2~combout ),
	.cout(\inst8|PC|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \inst8|PC|auto_generated|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \inst8|PC|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst8|PC|auto_generated|counter_reg_bit[2] (
	.clk(\CLOCK~input_o ),
	.d(\inst8|PC|auto_generated|counter_comb_bita2~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst8|inst1|comb~1_combout ),
	.ena(\inst8|inst1|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|PC|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|PC|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \inst8|PC|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst8|PC|auto_generated|counter_comb_bita3 (
// Equation(s):
// \inst8|PC|auto_generated|counter_comb_bita3~combout  = (\inst8|PC|auto_generated|counter_reg_bit [3] & (!\inst8|PC|auto_generated|counter_comb_bita2~COUT )) # (!\inst8|PC|auto_generated|counter_reg_bit [3] & 
// ((\inst8|PC|auto_generated|counter_comb_bita2~COUT ) # (GND)))
// \inst8|PC|auto_generated|counter_comb_bita3~COUT  = CARRY((!\inst8|PC|auto_generated|counter_comb_bita2~COUT ) # (!\inst8|PC|auto_generated|counter_reg_bit [3]))

	.dataa(\inst8|PC|auto_generated|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|PC|auto_generated|counter_comb_bita2~COUT ),
	.combout(\inst8|PC|auto_generated|counter_comb_bita3~combout ),
	.cout(\inst8|PC|auto_generated|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \inst8|PC|auto_generated|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \inst8|PC|auto_generated|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst8|PC|auto_generated|counter_reg_bit[3] (
	.clk(\CLOCK~input_o ),
	.d(\inst8|PC|auto_generated|counter_comb_bita3~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst8|inst1|comb~1_combout ),
	.ena(\inst8|inst1|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|PC|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|PC|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \inst8|PC|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst1|FBCV_RAM_Addr_A[2]~2 (
// Equation(s):
// \inst8|inst1|FBCV_RAM_Addr_A[2]~2_combout  = (\inst8|PC|auto_generated|counter_reg_bit [2] & (!\inst8|inst1|FBCV_RAM_Addr_A[1]~1 )) # (!\inst8|PC|auto_generated|counter_reg_bit [2] & ((\inst8|inst1|FBCV_RAM_Addr_A[1]~1 ) # (GND)))
// \inst8|inst1|FBCV_RAM_Addr_A[2]~3  = CARRY((!\inst8|inst1|FBCV_RAM_Addr_A[1]~1 ) # (!\inst8|PC|auto_generated|counter_reg_bit [2]))

	.dataa(\inst8|PC|auto_generated|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|inst1|FBCV_RAM_Addr_A[1]~1 ),
	.combout(\inst8|inst1|FBCV_RAM_Addr_A[2]~2_combout ),
	.cout(\inst8|inst1|FBCV_RAM_Addr_A[2]~3 ));
// synopsys translate_off
defparam \inst8|inst1|FBCV_RAM_Addr_A[2]~2 .lut_mask = 16'h5A5F;
defparam \inst8|inst1|FBCV_RAM_Addr_A[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst1|FBCV_RAM_Addr_A[3]~4 (
// Equation(s):
// \inst8|inst1|FBCV_RAM_Addr_A[3]~4_combout  = (\inst8|PC|auto_generated|counter_reg_bit [3] & (\inst8|inst1|FBCV_RAM_Addr_A[2]~3  $ (GND))) # (!\inst8|PC|auto_generated|counter_reg_bit [3] & (!\inst8|inst1|FBCV_RAM_Addr_A[2]~3  & VCC))
// \inst8|inst1|FBCV_RAM_Addr_A[3]~5  = CARRY((\inst8|PC|auto_generated|counter_reg_bit [3] & !\inst8|inst1|FBCV_RAM_Addr_A[2]~3 ))

	.dataa(\inst8|PC|auto_generated|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|inst1|FBCV_RAM_Addr_A[2]~3 ),
	.combout(\inst8|inst1|FBCV_RAM_Addr_A[3]~4_combout ),
	.cout(\inst8|inst1|FBCV_RAM_Addr_A[3]~5 ));
// synopsys translate_off
defparam \inst8|inst1|FBCV_RAM_Addr_A[3]~4 .lut_mask = 16'hA50A;
defparam \inst8|inst1|FBCV_RAM_Addr_A[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst1|Equal2~1 (
// Equation(s):
// \inst8|inst1|Equal2~1_combout  = (\FBCV_IR_PRIME_16_BITS[2]~input_o  & (\inst8|inst1|FBCV_RAM_Addr_A[2]~2_combout  & (\FBCV_IR_PRIME_16_BITS[3]~input_o  $ (!\inst8|inst1|FBCV_RAM_Addr_A[3]~4_combout )))) # (!\FBCV_IR_PRIME_16_BITS[2]~input_o  & 
// (!\inst8|inst1|FBCV_RAM_Addr_A[2]~2_combout  & (\FBCV_IR_PRIME_16_BITS[3]~input_o  $ (!\inst8|inst1|FBCV_RAM_Addr_A[3]~4_combout ))))

	.dataa(\FBCV_IR_PRIME_16_BITS[2]~input_o ),
	.datab(\FBCV_IR_PRIME_16_BITS[3]~input_o ),
	.datac(\inst8|inst1|FBCV_RAM_Addr_A[3]~4_combout ),
	.datad(\inst8|inst1|FBCV_RAM_Addr_A[2]~2_combout ),
	.cin(gnd),
	.combout(\inst8|inst1|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst1|Equal2~1 .lut_mask = 16'h8241;
defparam \inst8|inst1|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst8|PC|auto_generated|counter_comb_bita4 (
// Equation(s):
// \inst8|PC|auto_generated|counter_comb_bita4~combout  = (\inst8|PC|auto_generated|counter_reg_bit [4] & (\inst8|PC|auto_generated|counter_comb_bita3~COUT  $ (GND))) # (!\inst8|PC|auto_generated|counter_reg_bit [4] & 
// (!\inst8|PC|auto_generated|counter_comb_bita3~COUT  & VCC))
// \inst8|PC|auto_generated|counter_comb_bita4~COUT  = CARRY((\inst8|PC|auto_generated|counter_reg_bit [4] & !\inst8|PC|auto_generated|counter_comb_bita3~COUT ))

	.dataa(\inst8|PC|auto_generated|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|PC|auto_generated|counter_comb_bita3~COUT ),
	.combout(\inst8|PC|auto_generated|counter_comb_bita4~combout ),
	.cout(\inst8|PC|auto_generated|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \inst8|PC|auto_generated|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \inst8|PC|auto_generated|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst8|PC|auto_generated|counter_reg_bit[4] (
	.clk(\CLOCK~input_o ),
	.d(\inst8|PC|auto_generated|counter_comb_bita4~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst8|inst1|comb~1_combout ),
	.ena(\inst8|inst1|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|PC|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|PC|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \inst8|PC|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst8|PC|auto_generated|counter_comb_bita5 (
// Equation(s):
// \inst8|PC|auto_generated|counter_comb_bita5~combout  = (\inst8|PC|auto_generated|counter_reg_bit [5] & (!\inst8|PC|auto_generated|counter_comb_bita4~COUT )) # (!\inst8|PC|auto_generated|counter_reg_bit [5] & 
// ((\inst8|PC|auto_generated|counter_comb_bita4~COUT ) # (GND)))
// \inst8|PC|auto_generated|counter_comb_bita5~COUT  = CARRY((!\inst8|PC|auto_generated|counter_comb_bita4~COUT ) # (!\inst8|PC|auto_generated|counter_reg_bit [5]))

	.dataa(\inst8|PC|auto_generated|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|PC|auto_generated|counter_comb_bita4~COUT ),
	.combout(\inst8|PC|auto_generated|counter_comb_bita5~combout ),
	.cout(\inst8|PC|auto_generated|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \inst8|PC|auto_generated|counter_comb_bita5 .lut_mask = 16'h5A5F;
defparam \inst8|PC|auto_generated|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst8|PC|auto_generated|counter_reg_bit[5] (
	.clk(\CLOCK~input_o ),
	.d(\inst8|PC|auto_generated|counter_comb_bita5~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst8|inst1|comb~1_combout ),
	.ena(\inst8|inst1|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|PC|auto_generated|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|PC|auto_generated|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \inst8|PC|auto_generated|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst1|FBCV_RAM_Addr_A[4]~6 (
// Equation(s):
// \inst8|inst1|FBCV_RAM_Addr_A[4]~6_combout  = (\inst8|PC|auto_generated|counter_reg_bit [4] & (!\inst8|inst1|FBCV_RAM_Addr_A[3]~5 )) # (!\inst8|PC|auto_generated|counter_reg_bit [4] & ((\inst8|inst1|FBCV_RAM_Addr_A[3]~5 ) # (GND)))
// \inst8|inst1|FBCV_RAM_Addr_A[4]~7  = CARRY((!\inst8|inst1|FBCV_RAM_Addr_A[3]~5 ) # (!\inst8|PC|auto_generated|counter_reg_bit [4]))

	.dataa(\inst8|PC|auto_generated|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|inst1|FBCV_RAM_Addr_A[3]~5 ),
	.combout(\inst8|inst1|FBCV_RAM_Addr_A[4]~6_combout ),
	.cout(\inst8|inst1|FBCV_RAM_Addr_A[4]~7 ));
// synopsys translate_off
defparam \inst8|inst1|FBCV_RAM_Addr_A[4]~6 .lut_mask = 16'h5A5F;
defparam \inst8|inst1|FBCV_RAM_Addr_A[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst1|FBCV_RAM_Addr_A[5]~8 (
// Equation(s):
// \inst8|inst1|FBCV_RAM_Addr_A[5]~8_combout  = (\inst8|PC|auto_generated|counter_reg_bit [5] & (\inst8|inst1|FBCV_RAM_Addr_A[4]~7  $ (GND))) # (!\inst8|PC|auto_generated|counter_reg_bit [5] & (!\inst8|inst1|FBCV_RAM_Addr_A[4]~7  & VCC))
// \inst8|inst1|FBCV_RAM_Addr_A[5]~9  = CARRY((\inst8|PC|auto_generated|counter_reg_bit [5] & !\inst8|inst1|FBCV_RAM_Addr_A[4]~7 ))

	.dataa(\inst8|PC|auto_generated|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|inst1|FBCV_RAM_Addr_A[4]~7 ),
	.combout(\inst8|inst1|FBCV_RAM_Addr_A[5]~8_combout ),
	.cout(\inst8|inst1|FBCV_RAM_Addr_A[5]~9 ));
// synopsys translate_off
defparam \inst8|inst1|FBCV_RAM_Addr_A[5]~8 .lut_mask = 16'hA50A;
defparam \inst8|inst1|FBCV_RAM_Addr_A[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst1|Equal2~2 (
// Equation(s):
// \inst8|inst1|Equal2~2_combout  = (\FBCV_IR_PRIME_16_BITS[4]~input_o  & (\inst8|inst1|FBCV_RAM_Addr_A[4]~6_combout  & (\FBCV_IR_PRIME_16_BITS[5]~input_o  $ (!\inst8|inst1|FBCV_RAM_Addr_A[5]~8_combout )))) # (!\FBCV_IR_PRIME_16_BITS[4]~input_o  & 
// (!\inst8|inst1|FBCV_RAM_Addr_A[4]~6_combout  & (\FBCV_IR_PRIME_16_BITS[5]~input_o  $ (!\inst8|inst1|FBCV_RAM_Addr_A[5]~8_combout ))))

	.dataa(\FBCV_IR_PRIME_16_BITS[4]~input_o ),
	.datab(\FBCV_IR_PRIME_16_BITS[5]~input_o ),
	.datac(\inst8|inst1|FBCV_RAM_Addr_A[5]~8_combout ),
	.datad(\inst8|inst1|FBCV_RAM_Addr_A[4]~6_combout ),
	.cin(gnd),
	.combout(\inst8|inst1|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst1|Equal2~2 .lut_mask = 16'h8241;
defparam \inst8|inst1|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst8|PC|auto_generated|counter_comb_bita6 (
// Equation(s):
// \inst8|PC|auto_generated|counter_comb_bita6~combout  = (\inst8|PC|auto_generated|counter_reg_bit [6] & (\inst8|PC|auto_generated|counter_comb_bita5~COUT  $ (GND))) # (!\inst8|PC|auto_generated|counter_reg_bit [6] & 
// (!\inst8|PC|auto_generated|counter_comb_bita5~COUT  & VCC))
// \inst8|PC|auto_generated|counter_comb_bita6~COUT  = CARRY((\inst8|PC|auto_generated|counter_reg_bit [6] & !\inst8|PC|auto_generated|counter_comb_bita5~COUT ))

	.dataa(\inst8|PC|auto_generated|counter_reg_bit [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|PC|auto_generated|counter_comb_bita5~COUT ),
	.combout(\inst8|PC|auto_generated|counter_comb_bita6~combout ),
	.cout(\inst8|PC|auto_generated|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \inst8|PC|auto_generated|counter_comb_bita6 .lut_mask = 16'hA50A;
defparam \inst8|PC|auto_generated|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst8|PC|auto_generated|counter_reg_bit[6] (
	.clk(\CLOCK~input_o ),
	.d(\inst8|PC|auto_generated|counter_comb_bita6~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst8|inst1|comb~1_combout ),
	.ena(\inst8|inst1|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|PC|auto_generated|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|PC|auto_generated|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \inst8|PC|auto_generated|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst8|PC|auto_generated|counter_comb_bita7 (
// Equation(s):
// \inst8|PC|auto_generated|counter_comb_bita7~combout  = (\inst8|PC|auto_generated|counter_reg_bit [7] & (!\inst8|PC|auto_generated|counter_comb_bita6~COUT )) # (!\inst8|PC|auto_generated|counter_reg_bit [7] & 
// ((\inst8|PC|auto_generated|counter_comb_bita6~COUT ) # (GND)))
// \inst8|PC|auto_generated|counter_comb_bita7~COUT  = CARRY((!\inst8|PC|auto_generated|counter_comb_bita6~COUT ) # (!\inst8|PC|auto_generated|counter_reg_bit [7]))

	.dataa(\inst8|PC|auto_generated|counter_reg_bit [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|PC|auto_generated|counter_comb_bita6~COUT ),
	.combout(\inst8|PC|auto_generated|counter_comb_bita7~combout ),
	.cout(\inst8|PC|auto_generated|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \inst8|PC|auto_generated|counter_comb_bita7 .lut_mask = 16'h5A5F;
defparam \inst8|PC|auto_generated|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst8|PC|auto_generated|counter_reg_bit[7] (
	.clk(\CLOCK~input_o ),
	.d(\inst8|PC|auto_generated|counter_comb_bita7~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst8|inst1|comb~1_combout ),
	.ena(\inst8|inst1|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|PC|auto_generated|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|PC|auto_generated|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \inst8|PC|auto_generated|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst1|FBCV_RAM_Addr_A[6]~10 (
// Equation(s):
// \inst8|inst1|FBCV_RAM_Addr_A[6]~10_combout  = (\inst8|PC|auto_generated|counter_reg_bit [6] & (!\inst8|inst1|FBCV_RAM_Addr_A[5]~9 )) # (!\inst8|PC|auto_generated|counter_reg_bit [6] & ((\inst8|inst1|FBCV_RAM_Addr_A[5]~9 ) # (GND)))
// \inst8|inst1|FBCV_RAM_Addr_A[6]~11  = CARRY((!\inst8|inst1|FBCV_RAM_Addr_A[5]~9 ) # (!\inst8|PC|auto_generated|counter_reg_bit [6]))

	.dataa(\inst8|PC|auto_generated|counter_reg_bit [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|inst1|FBCV_RAM_Addr_A[5]~9 ),
	.combout(\inst8|inst1|FBCV_RAM_Addr_A[6]~10_combout ),
	.cout(\inst8|inst1|FBCV_RAM_Addr_A[6]~11 ));
// synopsys translate_off
defparam \inst8|inst1|FBCV_RAM_Addr_A[6]~10 .lut_mask = 16'h5A5F;
defparam \inst8|inst1|FBCV_RAM_Addr_A[6]~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst1|FBCV_RAM_Addr_A[7]~12 (
// Equation(s):
// \inst8|inst1|FBCV_RAM_Addr_A[7]~12_combout  = (\inst8|PC|auto_generated|counter_reg_bit [7] & (\inst8|inst1|FBCV_RAM_Addr_A[6]~11  $ (GND))) # (!\inst8|PC|auto_generated|counter_reg_bit [7] & (!\inst8|inst1|FBCV_RAM_Addr_A[6]~11  & VCC))
// \inst8|inst1|FBCV_RAM_Addr_A[7]~13  = CARRY((\inst8|PC|auto_generated|counter_reg_bit [7] & !\inst8|inst1|FBCV_RAM_Addr_A[6]~11 ))

	.dataa(\inst8|PC|auto_generated|counter_reg_bit [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|inst1|FBCV_RAM_Addr_A[6]~11 ),
	.combout(\inst8|inst1|FBCV_RAM_Addr_A[7]~12_combout ),
	.cout(\inst8|inst1|FBCV_RAM_Addr_A[7]~13 ));
// synopsys translate_off
defparam \inst8|inst1|FBCV_RAM_Addr_A[7]~12 .lut_mask = 16'hA50A;
defparam \inst8|inst1|FBCV_RAM_Addr_A[7]~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst1|Equal2~3 (
// Equation(s):
// \inst8|inst1|Equal2~3_combout  = (\FBCV_IR_PRIME_16_BITS[6]~input_o  & (\inst8|inst1|FBCV_RAM_Addr_A[6]~10_combout  & (\FBCV_IR_PRIME_16_BITS[7]~input_o  $ (!\inst8|inst1|FBCV_RAM_Addr_A[7]~12_combout )))) # (!\FBCV_IR_PRIME_16_BITS[6]~input_o  & 
// (!\inst8|inst1|FBCV_RAM_Addr_A[6]~10_combout  & (\FBCV_IR_PRIME_16_BITS[7]~input_o  $ (!\inst8|inst1|FBCV_RAM_Addr_A[7]~12_combout ))))

	.dataa(\FBCV_IR_PRIME_16_BITS[6]~input_o ),
	.datab(\FBCV_IR_PRIME_16_BITS[7]~input_o ),
	.datac(\inst8|inst1|FBCV_RAM_Addr_A[7]~12_combout ),
	.datad(\inst8|inst1|FBCV_RAM_Addr_A[6]~10_combout ),
	.cin(gnd),
	.combout(\inst8|inst1|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst1|Equal2~3 .lut_mask = 16'h8241;
defparam \inst8|inst1|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst1|Equal2~4 (
// Equation(s):
// \inst8|inst1|Equal2~4_combout  = (\inst8|inst1|Equal2~0_combout  & (\inst8|inst1|Equal2~1_combout  & (\inst8|inst1|Equal2~2_combout  & \inst8|inst1|Equal2~3_combout )))

	.dataa(\inst8|inst1|Equal2~0_combout ),
	.datab(\inst8|inst1|Equal2~1_combout ),
	.datac(\inst8|inst1|Equal2~2_combout ),
	.datad(\inst8|inst1|Equal2~3_combout ),
	.cin(gnd),
	.combout(\inst8|inst1|Equal2~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst1|Equal2~4 .lut_mask = 16'h8000;
defparam \inst8|inst1|Equal2~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst8|PC|auto_generated|counter_comb_bita8 (
// Equation(s):
// \inst8|PC|auto_generated|counter_comb_bita8~combout  = (\inst8|PC|auto_generated|counter_reg_bit [8] & (\inst8|PC|auto_generated|counter_comb_bita7~COUT  $ (GND))) # (!\inst8|PC|auto_generated|counter_reg_bit [8] & 
// (!\inst8|PC|auto_generated|counter_comb_bita7~COUT  & VCC))
// \inst8|PC|auto_generated|counter_comb_bita8~COUT  = CARRY((\inst8|PC|auto_generated|counter_reg_bit [8] & !\inst8|PC|auto_generated|counter_comb_bita7~COUT ))

	.dataa(\inst8|PC|auto_generated|counter_reg_bit [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|PC|auto_generated|counter_comb_bita7~COUT ),
	.combout(\inst8|PC|auto_generated|counter_comb_bita8~combout ),
	.cout(\inst8|PC|auto_generated|counter_comb_bita8~COUT ));
// synopsys translate_off
defparam \inst8|PC|auto_generated|counter_comb_bita8 .lut_mask = 16'hA50A;
defparam \inst8|PC|auto_generated|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst8|PC|auto_generated|counter_reg_bit[8] (
	.clk(\CLOCK~input_o ),
	.d(\inst8|PC|auto_generated|counter_comb_bita8~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst8|inst1|comb~1_combout ),
	.ena(\inst8|inst1|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|PC|auto_generated|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|PC|auto_generated|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \inst8|PC|auto_generated|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst8|PC|auto_generated|counter_comb_bita9 (
// Equation(s):
// \inst8|PC|auto_generated|counter_comb_bita9~combout  = (\inst8|PC|auto_generated|counter_reg_bit [9] & (!\inst8|PC|auto_generated|counter_comb_bita8~COUT )) # (!\inst8|PC|auto_generated|counter_reg_bit [9] & 
// ((\inst8|PC|auto_generated|counter_comb_bita8~COUT ) # (GND)))
// \inst8|PC|auto_generated|counter_comb_bita9~COUT  = CARRY((!\inst8|PC|auto_generated|counter_comb_bita8~COUT ) # (!\inst8|PC|auto_generated|counter_reg_bit [9]))

	.dataa(\inst8|PC|auto_generated|counter_reg_bit [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|PC|auto_generated|counter_comb_bita8~COUT ),
	.combout(\inst8|PC|auto_generated|counter_comb_bita9~combout ),
	.cout(\inst8|PC|auto_generated|counter_comb_bita9~COUT ));
// synopsys translate_off
defparam \inst8|PC|auto_generated|counter_comb_bita9 .lut_mask = 16'h5A5F;
defparam \inst8|PC|auto_generated|counter_comb_bita9 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst8|PC|auto_generated|counter_reg_bit[9] (
	.clk(\CLOCK~input_o ),
	.d(\inst8|PC|auto_generated|counter_comb_bita9~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst8|inst1|comb~1_combout ),
	.ena(\inst8|inst1|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|PC|auto_generated|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|PC|auto_generated|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \inst8|PC|auto_generated|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst1|FBCV_RAM_Addr_A[8]~14 (
// Equation(s):
// \inst8|inst1|FBCV_RAM_Addr_A[8]~14_combout  = (\inst8|PC|auto_generated|counter_reg_bit [8] & (!\inst8|inst1|FBCV_RAM_Addr_A[7]~13 )) # (!\inst8|PC|auto_generated|counter_reg_bit [8] & ((\inst8|inst1|FBCV_RAM_Addr_A[7]~13 ) # (GND)))
// \inst8|inst1|FBCV_RAM_Addr_A[8]~15  = CARRY((!\inst8|inst1|FBCV_RAM_Addr_A[7]~13 ) # (!\inst8|PC|auto_generated|counter_reg_bit [8]))

	.dataa(\inst8|PC|auto_generated|counter_reg_bit [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|inst1|FBCV_RAM_Addr_A[7]~13 ),
	.combout(\inst8|inst1|FBCV_RAM_Addr_A[8]~14_combout ),
	.cout(\inst8|inst1|FBCV_RAM_Addr_A[8]~15 ));
// synopsys translate_off
defparam \inst8|inst1|FBCV_RAM_Addr_A[8]~14 .lut_mask = 16'h5A5F;
defparam \inst8|inst1|FBCV_RAM_Addr_A[8]~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst1|FBCV_RAM_Addr_A[9]~16 (
// Equation(s):
// \inst8|inst1|FBCV_RAM_Addr_A[9]~16_combout  = (\inst8|PC|auto_generated|counter_reg_bit [9] & (\inst8|inst1|FBCV_RAM_Addr_A[8]~15  $ (GND))) # (!\inst8|PC|auto_generated|counter_reg_bit [9] & (!\inst8|inst1|FBCV_RAM_Addr_A[8]~15  & VCC))
// \inst8|inst1|FBCV_RAM_Addr_A[9]~17  = CARRY((\inst8|PC|auto_generated|counter_reg_bit [9] & !\inst8|inst1|FBCV_RAM_Addr_A[8]~15 ))

	.dataa(\inst8|PC|auto_generated|counter_reg_bit [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|inst1|FBCV_RAM_Addr_A[8]~15 ),
	.combout(\inst8|inst1|FBCV_RAM_Addr_A[9]~16_combout ),
	.cout(\inst8|inst1|FBCV_RAM_Addr_A[9]~17 ));
// synopsys translate_off
defparam \inst8|inst1|FBCV_RAM_Addr_A[9]~16 .lut_mask = 16'hA50A;
defparam \inst8|inst1|FBCV_RAM_Addr_A[9]~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst1|Equal2~5 (
// Equation(s):
// \inst8|inst1|Equal2~5_combout  = (\FBCV_IR_PRIME_16_BITS[8]~input_o  & (\inst8|inst1|FBCV_RAM_Addr_A[8]~14_combout  & (\FBCV_IR_PRIME_16_BITS[9]~input_o  $ (!\inst8|inst1|FBCV_RAM_Addr_A[9]~16_combout )))) # (!\FBCV_IR_PRIME_16_BITS[8]~input_o  & 
// (!\inst8|inst1|FBCV_RAM_Addr_A[8]~14_combout  & (\FBCV_IR_PRIME_16_BITS[9]~input_o  $ (!\inst8|inst1|FBCV_RAM_Addr_A[9]~16_combout ))))

	.dataa(\FBCV_IR_PRIME_16_BITS[8]~input_o ),
	.datab(\FBCV_IR_PRIME_16_BITS[9]~input_o ),
	.datac(\inst8|inst1|FBCV_RAM_Addr_A[9]~16_combout ),
	.datad(\inst8|inst1|FBCV_RAM_Addr_A[8]~14_combout ),
	.cin(gnd),
	.combout(\inst8|inst1|Equal2~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst1|Equal2~5 .lut_mask = 16'h8241;
defparam \inst8|inst1|Equal2~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst8|PC|auto_generated|counter_comb_bita10 (
// Equation(s):
// \inst8|PC|auto_generated|counter_comb_bita10~combout  = (\inst8|PC|auto_generated|counter_reg_bit [10] & (\inst8|PC|auto_generated|counter_comb_bita9~COUT  $ (GND))) # (!\inst8|PC|auto_generated|counter_reg_bit [10] & 
// (!\inst8|PC|auto_generated|counter_comb_bita9~COUT  & VCC))
// \inst8|PC|auto_generated|counter_comb_bita10~COUT  = CARRY((\inst8|PC|auto_generated|counter_reg_bit [10] & !\inst8|PC|auto_generated|counter_comb_bita9~COUT ))

	.dataa(\inst8|PC|auto_generated|counter_reg_bit [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|PC|auto_generated|counter_comb_bita9~COUT ),
	.combout(\inst8|PC|auto_generated|counter_comb_bita10~combout ),
	.cout(\inst8|PC|auto_generated|counter_comb_bita10~COUT ));
// synopsys translate_off
defparam \inst8|PC|auto_generated|counter_comb_bita10 .lut_mask = 16'hA50A;
defparam \inst8|PC|auto_generated|counter_comb_bita10 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst8|PC|auto_generated|counter_reg_bit[10] (
	.clk(\CLOCK~input_o ),
	.d(\inst8|PC|auto_generated|counter_comb_bita10~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst8|inst1|comb~1_combout ),
	.ena(\inst8|inst1|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|PC|auto_generated|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|PC|auto_generated|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \inst8|PC|auto_generated|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst8|PC|auto_generated|counter_comb_bita11 (
// Equation(s):
// \inst8|PC|auto_generated|counter_comb_bita11~combout  = \inst8|PC|auto_generated|counter_reg_bit [11] $ (\inst8|PC|auto_generated|counter_comb_bita10~COUT )

	.dataa(\inst8|PC|auto_generated|counter_reg_bit [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst8|PC|auto_generated|counter_comb_bita10~COUT ),
	.combout(\inst8|PC|auto_generated|counter_comb_bita11~combout ),
	.cout());
// synopsys translate_off
defparam \inst8|PC|auto_generated|counter_comb_bita11 .lut_mask = 16'h5A5A;
defparam \inst8|PC|auto_generated|counter_comb_bita11 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst8|PC|auto_generated|counter_reg_bit[11] (
	.clk(\CLOCK~input_o ),
	.d(\inst8|PC|auto_generated|counter_comb_bita11~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst8|inst1|comb~1_combout ),
	.ena(\inst8|inst1|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|PC|auto_generated|counter_reg_bit [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|PC|auto_generated|counter_reg_bit[11] .is_wysiwyg = "true";
defparam \inst8|PC|auto_generated|counter_reg_bit[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst1|FBCV_RAM_Addr_A[10]~18 (
// Equation(s):
// \inst8|inst1|FBCV_RAM_Addr_A[10]~18_combout  = (\inst8|PC|auto_generated|counter_reg_bit [10] & (!\inst8|inst1|FBCV_RAM_Addr_A[9]~17 )) # (!\inst8|PC|auto_generated|counter_reg_bit [10] & ((\inst8|inst1|FBCV_RAM_Addr_A[9]~17 ) # (GND)))
// \inst8|inst1|FBCV_RAM_Addr_A[10]~19  = CARRY((!\inst8|inst1|FBCV_RAM_Addr_A[9]~17 ) # (!\inst8|PC|auto_generated|counter_reg_bit [10]))

	.dataa(\inst8|PC|auto_generated|counter_reg_bit [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|inst1|FBCV_RAM_Addr_A[9]~17 ),
	.combout(\inst8|inst1|FBCV_RAM_Addr_A[10]~18_combout ),
	.cout(\inst8|inst1|FBCV_RAM_Addr_A[10]~19 ));
// synopsys translate_off
defparam \inst8|inst1|FBCV_RAM_Addr_A[10]~18 .lut_mask = 16'h5A5F;
defparam \inst8|inst1|FBCV_RAM_Addr_A[10]~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst1|FBCV_RAM_Addr_A[11]~20 (
// Equation(s):
// \inst8|inst1|FBCV_RAM_Addr_A[11]~20_combout  = \inst8|PC|auto_generated|counter_reg_bit [11] $ (!\inst8|inst1|FBCV_RAM_Addr_A[10]~19 )

	.dataa(\inst8|PC|auto_generated|counter_reg_bit [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst8|inst1|FBCV_RAM_Addr_A[10]~19 ),
	.combout(\inst8|inst1|FBCV_RAM_Addr_A[11]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst1|FBCV_RAM_Addr_A[11]~20 .lut_mask = 16'hA5A5;
defparam \inst8|inst1|FBCV_RAM_Addr_A[11]~20 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst1|Equal2~6 (
// Equation(s):
// \inst8|inst1|Equal2~6_combout  = \FBCV_IR_PRIME_16_BITS[10]~input_o  $ (\inst8|inst1|FBCV_RAM_Addr_A[10]~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\FBCV_IR_PRIME_16_BITS[10]~input_o ),
	.datad(\inst8|inst1|FBCV_RAM_Addr_A[10]~18_combout ),
	.cin(gnd),
	.combout(\inst8|inst1|Equal2~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst1|Equal2~6 .lut_mask = 16'h0FF0;
defparam \inst8|inst1|Equal2~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst1|Equal2~7 (
// Equation(s):
// \inst8|inst1|Equal2~7_combout  = (\inst8|inst1|Equal2~5_combout  & (!\inst8|inst1|Equal2~6_combout  & (\FBCV_IR_PRIME_16_BITS[11]~input_o  $ (!\inst8|inst1|FBCV_RAM_Addr_A[11]~20_combout ))))

	.dataa(\inst8|inst1|Equal2~5_combout ),
	.datab(\FBCV_IR_PRIME_16_BITS[11]~input_o ),
	.datac(\inst8|inst1|FBCV_RAM_Addr_A[11]~20_combout ),
	.datad(\inst8|inst1|Equal2~6_combout ),
	.cin(gnd),
	.combout(\inst8|inst1|Equal2~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst1|Equal2~7 .lut_mask = 16'h0082;
defparam \inst8|inst1|Equal2~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|inst2|inst3~0 (
// Equation(s):
// \inst2|inst2|inst3~0_combout  = !\inst8|inst1|comb~0_combout 

	.dataa(\inst8|inst1|comb~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|inst2|inst3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst2|inst3~0 .lut_mask = 16'h5555;
defparam \inst2|inst2|inst3~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|inst2|inst3 (
	.clk(\CLOCK~input_o ),
	.d(\inst2|inst2|inst3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst2|inst3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst2|inst3 .is_wysiwyg = "true";
defparam \inst2|inst2|inst3 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst2|inst3|out[1]~0 (
// Equation(s):
// \inst2|inst3|out[1]~0_combout  = \inst2|inst2|inst2~q  $ (\inst2|inst2|inst3~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|inst2|inst2~q ),
	.datad(\inst2|inst2|inst3~q ),
	.cin(gnd),
	.combout(\inst2|inst3|out[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst3|out[1]~0 .lut_mask = 16'h0FF0;
defparam \inst2|inst3|out[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst2|inst3|out[1]~1 (
// Equation(s):
// \inst2|inst3|out[1]~1_combout  = (!\inst8|inst1|Equal0~3_combout  & (\inst2|inst3|out[1]~0_combout  & ((!\inst8|inst1|Equal2~7_combout ) # (!\inst8|inst1|Equal2~4_combout ))))

	.dataa(\inst8|inst1|Equal0~3_combout ),
	.datab(\inst8|inst1|Equal2~4_combout ),
	.datac(\inst8|inst1|Equal2~7_combout ),
	.datad(\inst2|inst3|out[1]~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst3|out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst3|out[1]~1 .lut_mask = 16'h1500;
defparam \inst2|inst3|out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst2|inst2|inst2 (
	.clk(\CLOCK~input_o ),
	.d(\inst2|inst3|out[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst2|inst2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst2|inst2 .is_wysiwyg = "true";
defparam \inst2|inst2|inst2 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst1|comb~0 (
// Equation(s):
// \inst8|inst1|comb~0_combout  = (\inst2|inst2|inst2~q ) # (\inst2|inst2|inst3~q )

	.dataa(\inst2|inst2|inst2~q ),
	.datab(\inst2|inst2|inst3~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|inst1|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst1|comb~0 .lut_mask = 16'hEEEE;
defparam \inst8|inst1|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst1|comb~1 (
// Equation(s):
// \inst8|inst1|comb~1_combout  = (\inst8|inst1|comb~0_combout  & ((\inst8|inst1|Equal0~3_combout ) # ((\inst8|inst1|Equal2~4_combout  & \inst8|inst1|Equal2~7_combout ))))

	.dataa(\inst8|inst1|comb~0_combout ),
	.datab(\inst8|inst1|Equal0~3_combout ),
	.datac(\inst8|inst1|Equal2~4_combout ),
	.datad(\inst8|inst1|Equal2~7_combout ),
	.cin(gnd),
	.combout(\inst8|inst1|comb~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst1|comb~1 .lut_mask = 16'hA888;
defparam \inst8|inst1|comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst1|Equal3~0 (
// Equation(s):
// \inst8|inst1|Equal3~0_combout  = (\inst8|inst1|FBCV_RAM_Addr_A[1]~0_combout  & (!\inst8|PC|auto_generated|counter_reg_bit [0] & (!\inst8|inst1|FBCV_RAM_Addr_A[2]~2_combout  & !\inst8|inst1|FBCV_RAM_Addr_A[3]~4_combout )))

	.dataa(\inst8|inst1|FBCV_RAM_Addr_A[1]~0_combout ),
	.datab(\inst8|PC|auto_generated|counter_reg_bit [0]),
	.datac(\inst8|inst1|FBCV_RAM_Addr_A[2]~2_combout ),
	.datad(\inst8|inst1|FBCV_RAM_Addr_A[3]~4_combout ),
	.cin(gnd),
	.combout(\inst8|inst1|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst1|Equal3~0 .lut_mask = 16'h0002;
defparam \inst8|inst1|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst1|Equal3~1 (
// Equation(s):
// \inst8|inst1|Equal3~1_combout  = (!\inst8|inst1|FBCV_RAM_Addr_A[4]~6_combout  & (!\inst8|inst1|FBCV_RAM_Addr_A[5]~8_combout  & (!\inst8|inst1|FBCV_RAM_Addr_A[6]~10_combout  & !\inst8|inst1|FBCV_RAM_Addr_A[7]~12_combout )))

	.dataa(\inst8|inst1|FBCV_RAM_Addr_A[4]~6_combout ),
	.datab(\inst8|inst1|FBCV_RAM_Addr_A[5]~8_combout ),
	.datac(\inst8|inst1|FBCV_RAM_Addr_A[6]~10_combout ),
	.datad(\inst8|inst1|FBCV_RAM_Addr_A[7]~12_combout ),
	.cin(gnd),
	.combout(\inst8|inst1|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst1|Equal3~1 .lut_mask = 16'h0001;
defparam \inst8|inst1|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst1|Equal3~2 (
// Equation(s):
// \inst8|inst1|Equal3~2_combout  = (!\inst8|inst1|FBCV_RAM_Addr_A[8]~14_combout  & (!\inst8|inst1|FBCV_RAM_Addr_A[9]~16_combout  & (!\inst8|inst1|FBCV_RAM_Addr_A[10]~18_combout  & !\inst8|inst1|FBCV_RAM_Addr_A[11]~20_combout )))

	.dataa(\inst8|inst1|FBCV_RAM_Addr_A[8]~14_combout ),
	.datab(\inst8|inst1|FBCV_RAM_Addr_A[9]~16_combout ),
	.datac(\inst8|inst1|FBCV_RAM_Addr_A[10]~18_combout ),
	.datad(\inst8|inst1|FBCV_RAM_Addr_A[11]~20_combout ),
	.cin(gnd),
	.combout(\inst8|inst1|Equal3~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst1|Equal3~2 .lut_mask = 16'h0001;
defparam \inst8|inst1|Equal3~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst1|Equal3~3 (
// Equation(s):
// \inst8|inst1|Equal3~3_combout  = (\inst8|inst1|Equal3~0_combout  & (\inst8|inst1|Equal3~1_combout  & \inst8|inst1|Equal3~2_combout ))

	.dataa(\inst8|inst1|Equal3~0_combout ),
	.datab(\inst8|inst1|Equal3~1_combout ),
	.datac(\inst8|inst1|Equal3~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|inst1|Equal3~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst1|Equal3~3 .lut_mask = 16'h8080;
defparam \inst8|inst1|Equal3~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst1|Equal4~0 (
// Equation(s):
// \inst8|inst1|Equal4~0_combout  = (!\inst8|PC|auto_generated|counter_reg_bit [8] & (!\inst8|PC|auto_generated|counter_reg_bit [9] & (!\inst8|PC|auto_generated|counter_reg_bit [10] & !\inst8|PC|auto_generated|counter_reg_bit [11])))

	.dataa(\inst8|PC|auto_generated|counter_reg_bit [8]),
	.datab(\inst8|PC|auto_generated|counter_reg_bit [9]),
	.datac(\inst8|PC|auto_generated|counter_reg_bit [10]),
	.datad(\inst8|PC|auto_generated|counter_reg_bit [11]),
	.cin(gnd),
	.combout(\inst8|inst1|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst1|Equal4~0 .lut_mask = 16'h0001;
defparam \inst8|inst1|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst1|Equal4~1 (
// Equation(s):
// \inst8|inst1|Equal4~1_combout  = (!\inst8|PC|auto_generated|counter_reg_bit [4] & (!\inst8|PC|auto_generated|counter_reg_bit [5] & (!\inst8|PC|auto_generated|counter_reg_bit [6] & !\inst8|PC|auto_generated|counter_reg_bit [7])))

	.dataa(\inst8|PC|auto_generated|counter_reg_bit [4]),
	.datab(\inst8|PC|auto_generated|counter_reg_bit [5]),
	.datac(\inst8|PC|auto_generated|counter_reg_bit [6]),
	.datad(\inst8|PC|auto_generated|counter_reg_bit [7]),
	.cin(gnd),
	.combout(\inst8|inst1|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst1|Equal4~1 .lut_mask = 16'h0001;
defparam \inst8|inst1|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst1|Equal4~2 (
// Equation(s):
// \inst8|inst1|Equal4~2_combout  = (!\inst8|PC|auto_generated|counter_reg_bit [1] & (!\inst8|PC|auto_generated|counter_reg_bit [2] & !\inst8|PC|auto_generated|counter_reg_bit [3]))

	.dataa(gnd),
	.datab(\inst8|PC|auto_generated|counter_reg_bit [1]),
	.datac(\inst8|PC|auto_generated|counter_reg_bit [2]),
	.datad(\inst8|PC|auto_generated|counter_reg_bit [3]),
	.cin(gnd),
	.combout(\inst8|inst1|Equal4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst1|Equal4~2 .lut_mask = 16'h0003;
defparam \inst8|inst1|Equal4~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst1|Equal4~3 (
// Equation(s):
// \inst8|inst1|Equal4~3_combout  = (\inst8|inst1|Equal4~0_combout  & (\inst8|inst1|Equal4~1_combout  & \inst8|inst1|Equal4~2_combout ))

	.dataa(\inst8|inst1|Equal4~0_combout ),
	.datab(\inst8|inst1|Equal4~1_combout ),
	.datac(\inst8|inst1|Equal4~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|inst1|Equal4~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst1|Equal4~3 .lut_mask = 16'h8080;
defparam \inst8|inst1|Equal4~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst1|FBCV_RAM_Addr_B[0]~0 (
// Equation(s):
// \inst8|inst1|FBCV_RAM_Addr_B[0]~0_combout  = \inst8|PC|auto_generated|counter_reg_bit [0] $ (VCC)
// \inst8|inst1|FBCV_RAM_Addr_B[0]~1  = CARRY(\inst8|PC|auto_generated|counter_reg_bit [0])

	.dataa(\inst8|PC|auto_generated|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst8|inst1|FBCV_RAM_Addr_B[0]~0_combout ),
	.cout(\inst8|inst1|FBCV_RAM_Addr_B[0]~1 ));
// synopsys translate_off
defparam \inst8|inst1|FBCV_RAM_Addr_B[0]~0 .lut_mask = 16'h55AA;
defparam \inst8|inst1|FBCV_RAM_Addr_B[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst1|FBCV_RAM_Addr_B[1]~2 (
// Equation(s):
// \inst8|inst1|FBCV_RAM_Addr_B[1]~2_combout  = (\inst8|PC|auto_generated|counter_reg_bit [1] & (!\inst8|inst1|FBCV_RAM_Addr_B[0]~1 )) # (!\inst8|PC|auto_generated|counter_reg_bit [1] & ((\inst8|inst1|FBCV_RAM_Addr_B[0]~1 ) # (GND)))
// \inst8|inst1|FBCV_RAM_Addr_B[1]~3  = CARRY((!\inst8|inst1|FBCV_RAM_Addr_B[0]~1 ) # (!\inst8|PC|auto_generated|counter_reg_bit [1]))

	.dataa(\inst8|PC|auto_generated|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|inst1|FBCV_RAM_Addr_B[0]~1 ),
	.combout(\inst8|inst1|FBCV_RAM_Addr_B[1]~2_combout ),
	.cout(\inst8|inst1|FBCV_RAM_Addr_B[1]~3 ));
// synopsys translate_off
defparam \inst8|inst1|FBCV_RAM_Addr_B[1]~2 .lut_mask = 16'h5A5F;
defparam \inst8|inst1|FBCV_RAM_Addr_B[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst1|FBCV_RAM_Addr_B[2]~4 (
// Equation(s):
// \inst8|inst1|FBCV_RAM_Addr_B[2]~4_combout  = (\inst8|PC|auto_generated|counter_reg_bit [2] & (\inst8|inst1|FBCV_RAM_Addr_B[1]~3  $ (GND))) # (!\inst8|PC|auto_generated|counter_reg_bit [2] & (!\inst8|inst1|FBCV_RAM_Addr_B[1]~3  & VCC))
// \inst8|inst1|FBCV_RAM_Addr_B[2]~5  = CARRY((\inst8|PC|auto_generated|counter_reg_bit [2] & !\inst8|inst1|FBCV_RAM_Addr_B[1]~3 ))

	.dataa(\inst8|PC|auto_generated|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|inst1|FBCV_RAM_Addr_B[1]~3 ),
	.combout(\inst8|inst1|FBCV_RAM_Addr_B[2]~4_combout ),
	.cout(\inst8|inst1|FBCV_RAM_Addr_B[2]~5 ));
// synopsys translate_off
defparam \inst8|inst1|FBCV_RAM_Addr_B[2]~4 .lut_mask = 16'hA50A;
defparam \inst8|inst1|FBCV_RAM_Addr_B[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst1|FBCV_RAM_Addr_B[3]~6 (
// Equation(s):
// \inst8|inst1|FBCV_RAM_Addr_B[3]~6_combout  = (\inst8|PC|auto_generated|counter_reg_bit [3] & (!\inst8|inst1|FBCV_RAM_Addr_B[2]~5 )) # (!\inst8|PC|auto_generated|counter_reg_bit [3] & ((\inst8|inst1|FBCV_RAM_Addr_B[2]~5 ) # (GND)))
// \inst8|inst1|FBCV_RAM_Addr_B[3]~7  = CARRY((!\inst8|inst1|FBCV_RAM_Addr_B[2]~5 ) # (!\inst8|PC|auto_generated|counter_reg_bit [3]))

	.dataa(\inst8|PC|auto_generated|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|inst1|FBCV_RAM_Addr_B[2]~5 ),
	.combout(\inst8|inst1|FBCV_RAM_Addr_B[3]~6_combout ),
	.cout(\inst8|inst1|FBCV_RAM_Addr_B[3]~7 ));
// synopsys translate_off
defparam \inst8|inst1|FBCV_RAM_Addr_B[3]~6 .lut_mask = 16'h5A5F;
defparam \inst8|inst1|FBCV_RAM_Addr_B[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst1|FBCV_RAM_Addr_B[4]~8 (
// Equation(s):
// \inst8|inst1|FBCV_RAM_Addr_B[4]~8_combout  = (\inst8|PC|auto_generated|counter_reg_bit [4] & (\inst8|inst1|FBCV_RAM_Addr_B[3]~7  $ (GND))) # (!\inst8|PC|auto_generated|counter_reg_bit [4] & (!\inst8|inst1|FBCV_RAM_Addr_B[3]~7  & VCC))
// \inst8|inst1|FBCV_RAM_Addr_B[4]~9  = CARRY((\inst8|PC|auto_generated|counter_reg_bit [4] & !\inst8|inst1|FBCV_RAM_Addr_B[3]~7 ))

	.dataa(\inst8|PC|auto_generated|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|inst1|FBCV_RAM_Addr_B[3]~7 ),
	.combout(\inst8|inst1|FBCV_RAM_Addr_B[4]~8_combout ),
	.cout(\inst8|inst1|FBCV_RAM_Addr_B[4]~9 ));
// synopsys translate_off
defparam \inst8|inst1|FBCV_RAM_Addr_B[4]~8 .lut_mask = 16'hA50A;
defparam \inst8|inst1|FBCV_RAM_Addr_B[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst1|FBCV_RAM_Addr_B[5]~10 (
// Equation(s):
// \inst8|inst1|FBCV_RAM_Addr_B[5]~10_combout  = (\inst8|PC|auto_generated|counter_reg_bit [5] & (!\inst8|inst1|FBCV_RAM_Addr_B[4]~9 )) # (!\inst8|PC|auto_generated|counter_reg_bit [5] & ((\inst8|inst1|FBCV_RAM_Addr_B[4]~9 ) # (GND)))
// \inst8|inst1|FBCV_RAM_Addr_B[5]~11  = CARRY((!\inst8|inst1|FBCV_RAM_Addr_B[4]~9 ) # (!\inst8|PC|auto_generated|counter_reg_bit [5]))

	.dataa(\inst8|PC|auto_generated|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|inst1|FBCV_RAM_Addr_B[4]~9 ),
	.combout(\inst8|inst1|FBCV_RAM_Addr_B[5]~10_combout ),
	.cout(\inst8|inst1|FBCV_RAM_Addr_B[5]~11 ));
// synopsys translate_off
defparam \inst8|inst1|FBCV_RAM_Addr_B[5]~10 .lut_mask = 16'h5A5F;
defparam \inst8|inst1|FBCV_RAM_Addr_B[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst1|FBCV_RAM_Addr_B[6]~12 (
// Equation(s):
// \inst8|inst1|FBCV_RAM_Addr_B[6]~12_combout  = (\inst8|PC|auto_generated|counter_reg_bit [6] & (\inst8|inst1|FBCV_RAM_Addr_B[5]~11  $ (GND))) # (!\inst8|PC|auto_generated|counter_reg_bit [6] & (!\inst8|inst1|FBCV_RAM_Addr_B[5]~11  & VCC))
// \inst8|inst1|FBCV_RAM_Addr_B[6]~13  = CARRY((\inst8|PC|auto_generated|counter_reg_bit [6] & !\inst8|inst1|FBCV_RAM_Addr_B[5]~11 ))

	.dataa(\inst8|PC|auto_generated|counter_reg_bit [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|inst1|FBCV_RAM_Addr_B[5]~11 ),
	.combout(\inst8|inst1|FBCV_RAM_Addr_B[6]~12_combout ),
	.cout(\inst8|inst1|FBCV_RAM_Addr_B[6]~13 ));
// synopsys translate_off
defparam \inst8|inst1|FBCV_RAM_Addr_B[6]~12 .lut_mask = 16'hA50A;
defparam \inst8|inst1|FBCV_RAM_Addr_B[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst1|FBCV_RAM_Addr_B[7]~14 (
// Equation(s):
// \inst8|inst1|FBCV_RAM_Addr_B[7]~14_combout  = (\inst8|PC|auto_generated|counter_reg_bit [7] & (!\inst8|inst1|FBCV_RAM_Addr_B[6]~13 )) # (!\inst8|PC|auto_generated|counter_reg_bit [7] & ((\inst8|inst1|FBCV_RAM_Addr_B[6]~13 ) # (GND)))
// \inst8|inst1|FBCV_RAM_Addr_B[7]~15  = CARRY((!\inst8|inst1|FBCV_RAM_Addr_B[6]~13 ) # (!\inst8|PC|auto_generated|counter_reg_bit [7]))

	.dataa(\inst8|PC|auto_generated|counter_reg_bit [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|inst1|FBCV_RAM_Addr_B[6]~13 ),
	.combout(\inst8|inst1|FBCV_RAM_Addr_B[7]~14_combout ),
	.cout(\inst8|inst1|FBCV_RAM_Addr_B[7]~15 ));
// synopsys translate_off
defparam \inst8|inst1|FBCV_RAM_Addr_B[7]~14 .lut_mask = 16'h5A5F;
defparam \inst8|inst1|FBCV_RAM_Addr_B[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst1|FBCV_RAM_Addr_B[8]~16 (
// Equation(s):
// \inst8|inst1|FBCV_RAM_Addr_B[8]~16_combout  = (\inst8|PC|auto_generated|counter_reg_bit [8] & (\inst8|inst1|FBCV_RAM_Addr_B[7]~15  $ (GND))) # (!\inst8|PC|auto_generated|counter_reg_bit [8] & (!\inst8|inst1|FBCV_RAM_Addr_B[7]~15  & VCC))
// \inst8|inst1|FBCV_RAM_Addr_B[8]~17  = CARRY((\inst8|PC|auto_generated|counter_reg_bit [8] & !\inst8|inst1|FBCV_RAM_Addr_B[7]~15 ))

	.dataa(\inst8|PC|auto_generated|counter_reg_bit [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|inst1|FBCV_RAM_Addr_B[7]~15 ),
	.combout(\inst8|inst1|FBCV_RAM_Addr_B[8]~16_combout ),
	.cout(\inst8|inst1|FBCV_RAM_Addr_B[8]~17 ));
// synopsys translate_off
defparam \inst8|inst1|FBCV_RAM_Addr_B[8]~16 .lut_mask = 16'hA50A;
defparam \inst8|inst1|FBCV_RAM_Addr_B[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst1|FBCV_RAM_Addr_B[9]~18 (
// Equation(s):
// \inst8|inst1|FBCV_RAM_Addr_B[9]~18_combout  = (\inst8|PC|auto_generated|counter_reg_bit [9] & (!\inst8|inst1|FBCV_RAM_Addr_B[8]~17 )) # (!\inst8|PC|auto_generated|counter_reg_bit [9] & ((\inst8|inst1|FBCV_RAM_Addr_B[8]~17 ) # (GND)))
// \inst8|inst1|FBCV_RAM_Addr_B[9]~19  = CARRY((!\inst8|inst1|FBCV_RAM_Addr_B[8]~17 ) # (!\inst8|PC|auto_generated|counter_reg_bit [9]))

	.dataa(\inst8|PC|auto_generated|counter_reg_bit [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|inst1|FBCV_RAM_Addr_B[8]~17 ),
	.combout(\inst8|inst1|FBCV_RAM_Addr_B[9]~18_combout ),
	.cout(\inst8|inst1|FBCV_RAM_Addr_B[9]~19 ));
// synopsys translate_off
defparam \inst8|inst1|FBCV_RAM_Addr_B[9]~18 .lut_mask = 16'h5A5F;
defparam \inst8|inst1|FBCV_RAM_Addr_B[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst1|FBCV_RAM_Addr_B[10]~20 (
// Equation(s):
// \inst8|inst1|FBCV_RAM_Addr_B[10]~20_combout  = (\inst8|PC|auto_generated|counter_reg_bit [10] & (\inst8|inst1|FBCV_RAM_Addr_B[9]~19  $ (GND))) # (!\inst8|PC|auto_generated|counter_reg_bit [10] & (!\inst8|inst1|FBCV_RAM_Addr_B[9]~19  & VCC))
// \inst8|inst1|FBCV_RAM_Addr_B[10]~21  = CARRY((\inst8|PC|auto_generated|counter_reg_bit [10] & !\inst8|inst1|FBCV_RAM_Addr_B[9]~19 ))

	.dataa(\inst8|PC|auto_generated|counter_reg_bit [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|inst1|FBCV_RAM_Addr_B[9]~19 ),
	.combout(\inst8|inst1|FBCV_RAM_Addr_B[10]~20_combout ),
	.cout(\inst8|inst1|FBCV_RAM_Addr_B[10]~21 ));
// synopsys translate_off
defparam \inst8|inst1|FBCV_RAM_Addr_B[10]~20 .lut_mask = 16'hA50A;
defparam \inst8|inst1|FBCV_RAM_Addr_B[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst1|FBCV_RAM_Addr_B[11]~22 (
// Equation(s):
// \inst8|inst1|FBCV_RAM_Addr_B[11]~22_combout  = \inst8|PC|auto_generated|counter_reg_bit [11] $ (\inst8|inst1|FBCV_RAM_Addr_B[10]~21 )

	.dataa(\inst8|PC|auto_generated|counter_reg_bit [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst8|inst1|FBCV_RAM_Addr_B[10]~21 ),
	.combout(\inst8|inst1|FBCV_RAM_Addr_B[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst1|FBCV_RAM_Addr_B[11]~22 .lut_mask = 16'h5A5A;
defparam \inst8|inst1|FBCV_RAM_Addr_B[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_ram_block \inst8|inst|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(!\inst8|inst1|comb~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~input_o ),
	.clk1(\CLOCK~input_o ),
	.ena0(!\inst8|inst1|comb~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst8|ALU|auto_generated|result[15]~30_combout }),
	.portaaddr({\inst8|inst1|FBCV_RAM_Addr_A[11]~20_combout ,\inst8|inst1|FBCV_RAM_Addr_A[10]~18_combout ,\inst8|inst1|FBCV_RAM_Addr_A[9]~16_combout ,\inst8|inst1|FBCV_RAM_Addr_A[8]~14_combout ,\inst8|inst1|FBCV_RAM_Addr_A[7]~12_combout ,
\inst8|inst1|FBCV_RAM_Addr_A[6]~10_combout ,\inst8|inst1|FBCV_RAM_Addr_A[5]~8_combout ,\inst8|inst1|FBCV_RAM_Addr_A[4]~6_combout ,\inst8|inst1|FBCV_RAM_Addr_A[3]~4_combout ,\inst8|inst1|FBCV_RAM_Addr_A[2]~2_combout ,\inst8|inst1|FBCV_RAM_Addr_A[1]~0_combout ,
\inst8|PC|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst8|inst1|FBCV_RAM_Addr_B[11]~22_combout ,\inst8|inst1|FBCV_RAM_Addr_B[10]~20_combout ,\inst8|inst1|FBCV_RAM_Addr_B[9]~18_combout ,\inst8|inst1|FBCV_RAM_Addr_B[8]~16_combout ,\inst8|inst1|FBCV_RAM_Addr_B[7]~14_combout ,
\inst8|inst1|FBCV_RAM_Addr_B[6]~12_combout ,\inst8|inst1|FBCV_RAM_Addr_B[5]~10_combout ,\inst8|inst1|FBCV_RAM_Addr_B[4]~8_combout ,\inst8|inst1|FBCV_RAM_Addr_B[3]~6_combout ,\inst8|inst1|FBCV_RAM_Addr_B[2]~4_combout ,\inst8|inst1|FBCV_RAM_Addr_B[1]~2_combout ,
\inst8|inst1|FBCV_RAM_Addr_B[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst8|inst|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "Project_V1:inst8|FBCV_RAM:inst|altsyncram:altsyncram_component|altsyncram_jfo1:auto_generated|ALTSYNCRAM";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 12;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 4095;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 4096;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 12;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 4095;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 4096;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 16;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst8|MUX_RS|$00000|auto_generated|result_node[15]~0 (
// Equation(s):
// \inst8|MUX_RS|$00000|auto_generated|result_node[15]~0_combout  = (\inst8|inst|altsyncram_component|auto_generated|q_b [15] & (((!\inst8|inst1|Equal4~2_combout ) # (!\inst8|inst1|Equal4~1_combout )) # (!\inst8|inst1|Equal4~0_combout )))

	.dataa(\inst8|inst|altsyncram_component|auto_generated|q_b [15]),
	.datab(\inst8|inst1|Equal4~0_combout ),
	.datac(\inst8|inst1|Equal4~1_combout ),
	.datad(\inst8|inst1|Equal4~2_combout ),
	.cin(gnd),
	.combout(\inst8|MUX_RS|$00000|auto_generated|result_node[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|MUX_RS|$00000|auto_generated|result_node[15]~0 .lut_mask = 16'h2AAA;
defparam \inst8|MUX_RS|$00000|auto_generated|result_node[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|PREV_SUM|dffs[14] (
	.clk(\CLOCK~input_o ),
	.d(vcc),
	.asdata(\inst8|ALU|auto_generated|result[14]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|PREV_SUM|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|PREV_SUM|dffs[14] .is_wysiwyg = "true";
defparam \inst8|PREV_SUM|dffs[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst8|MUX_LS|$00000|auto_generated|result_node[14]~1 (
// Equation(s):
// \inst8|MUX_LS|$00000|auto_generated|result_node[14]~1_combout  = (\inst8|PREV_SUM|dffs [14] & (((!\inst8|inst1|Equal3~2_combout ) # (!\inst8|inst1|Equal3~1_combout )) # (!\inst8|inst1|Equal3~0_combout )))

	.dataa(\inst8|PREV_SUM|dffs [14]),
	.datab(\inst8|inst1|Equal3~0_combout ),
	.datac(\inst8|inst1|Equal3~1_combout ),
	.datad(\inst8|inst1|Equal3~2_combout ),
	.cin(gnd),
	.combout(\inst8|MUX_LS|$00000|auto_generated|result_node[14]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|MUX_LS|$00000|auto_generated|result_node[14]~1 .lut_mask = 16'h2AAA;
defparam \inst8|MUX_LS|$00000|auto_generated|result_node[14]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|PREV_SUM|dffs[13] (
	.clk(\CLOCK~input_o ),
	.d(vcc),
	.asdata(\inst8|ALU|auto_generated|result[13]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|PREV_SUM|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|PREV_SUM|dffs[13] .is_wysiwyg = "true";
defparam \inst8|PREV_SUM|dffs[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst8|MUX_LS|$00000|auto_generated|result_node[13]~2 (
// Equation(s):
// \inst8|MUX_LS|$00000|auto_generated|result_node[13]~2_combout  = (\inst8|PREV_SUM|dffs [13] & (((!\inst8|inst1|Equal3~2_combout ) # (!\inst8|inst1|Equal3~1_combout )) # (!\inst8|inst1|Equal3~0_combout )))

	.dataa(\inst8|PREV_SUM|dffs [13]),
	.datab(\inst8|inst1|Equal3~0_combout ),
	.datac(\inst8|inst1|Equal3~1_combout ),
	.datad(\inst8|inst1|Equal3~2_combout ),
	.cin(gnd),
	.combout(\inst8|MUX_LS|$00000|auto_generated|result_node[13]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|MUX_LS|$00000|auto_generated|result_node[13]~2 .lut_mask = 16'h2AAA;
defparam \inst8|MUX_LS|$00000|auto_generated|result_node[13]~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|PREV_SUM|dffs[12] (
	.clk(\CLOCK~input_o ),
	.d(vcc),
	.asdata(\inst8|ALU|auto_generated|result[12]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|PREV_SUM|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|PREV_SUM|dffs[12] .is_wysiwyg = "true";
defparam \inst8|PREV_SUM|dffs[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst8|MUX_LS|$00000|auto_generated|result_node[12]~3 (
// Equation(s):
// \inst8|MUX_LS|$00000|auto_generated|result_node[12]~3_combout  = (\inst8|PREV_SUM|dffs [12] & (((!\inst8|inst1|Equal3~2_combout ) # (!\inst8|inst1|Equal3~1_combout )) # (!\inst8|inst1|Equal3~0_combout )))

	.dataa(\inst8|PREV_SUM|dffs [12]),
	.datab(\inst8|inst1|Equal3~0_combout ),
	.datac(\inst8|inst1|Equal3~1_combout ),
	.datad(\inst8|inst1|Equal3~2_combout ),
	.cin(gnd),
	.combout(\inst8|MUX_LS|$00000|auto_generated|result_node[12]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|MUX_LS|$00000|auto_generated|result_node[12]~3 .lut_mask = 16'h2AAA;
defparam \inst8|MUX_LS|$00000|auto_generated|result_node[12]~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|PREV_SUM|dffs[11] (
	.clk(\CLOCK~input_o ),
	.d(vcc),
	.asdata(\inst8|ALU|auto_generated|result[11]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|PREV_SUM|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|PREV_SUM|dffs[11] .is_wysiwyg = "true";
defparam \inst8|PREV_SUM|dffs[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst8|MUX_LS|$00000|auto_generated|result_node[11]~4 (
// Equation(s):
// \inst8|MUX_LS|$00000|auto_generated|result_node[11]~4_combout  = (\inst8|PREV_SUM|dffs [11] & (((!\inst8|inst1|Equal3~2_combout ) # (!\inst8|inst1|Equal3~1_combout )) # (!\inst8|inst1|Equal3~0_combout )))

	.dataa(\inst8|PREV_SUM|dffs [11]),
	.datab(\inst8|inst1|Equal3~0_combout ),
	.datac(\inst8|inst1|Equal3~1_combout ),
	.datad(\inst8|inst1|Equal3~2_combout ),
	.cin(gnd),
	.combout(\inst8|MUX_LS|$00000|auto_generated|result_node[11]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|MUX_LS|$00000|auto_generated|result_node[11]~4 .lut_mask = 16'h2AAA;
defparam \inst8|MUX_LS|$00000|auto_generated|result_node[11]~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|PREV_SUM|dffs[10] (
	.clk(\CLOCK~input_o ),
	.d(vcc),
	.asdata(\inst8|ALU|auto_generated|result[10]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|PREV_SUM|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|PREV_SUM|dffs[10] .is_wysiwyg = "true";
defparam \inst8|PREV_SUM|dffs[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst8|MUX_LS|$00000|auto_generated|result_node[10]~5 (
// Equation(s):
// \inst8|MUX_LS|$00000|auto_generated|result_node[10]~5_combout  = (\inst8|PREV_SUM|dffs [10] & (((!\inst8|inst1|Equal3~2_combout ) # (!\inst8|inst1|Equal3~1_combout )) # (!\inst8|inst1|Equal3~0_combout )))

	.dataa(\inst8|PREV_SUM|dffs [10]),
	.datab(\inst8|inst1|Equal3~0_combout ),
	.datac(\inst8|inst1|Equal3~1_combout ),
	.datad(\inst8|inst1|Equal3~2_combout ),
	.cin(gnd),
	.combout(\inst8|MUX_LS|$00000|auto_generated|result_node[10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|MUX_LS|$00000|auto_generated|result_node[10]~5 .lut_mask = 16'h2AAA;
defparam \inst8|MUX_LS|$00000|auto_generated|result_node[10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|PREV_SUM|dffs[9] (
	.clk(\CLOCK~input_o ),
	.d(vcc),
	.asdata(\inst8|ALU|auto_generated|result[9]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|PREV_SUM|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|PREV_SUM|dffs[9] .is_wysiwyg = "true";
defparam \inst8|PREV_SUM|dffs[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst8|MUX_LS|$00000|auto_generated|result_node[9]~6 (
// Equation(s):
// \inst8|MUX_LS|$00000|auto_generated|result_node[9]~6_combout  = (\inst8|PREV_SUM|dffs [9] & (((!\inst8|inst1|Equal3~2_combout ) # (!\inst8|inst1|Equal3~1_combout )) # (!\inst8|inst1|Equal3~0_combout )))

	.dataa(\inst8|PREV_SUM|dffs [9]),
	.datab(\inst8|inst1|Equal3~0_combout ),
	.datac(\inst8|inst1|Equal3~1_combout ),
	.datad(\inst8|inst1|Equal3~2_combout ),
	.cin(gnd),
	.combout(\inst8|MUX_LS|$00000|auto_generated|result_node[9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|MUX_LS|$00000|auto_generated|result_node[9]~6 .lut_mask = 16'h2AAA;
defparam \inst8|MUX_LS|$00000|auto_generated|result_node[9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|PREV_SUM|dffs[8] (
	.clk(\CLOCK~input_o ),
	.d(vcc),
	.asdata(\inst8|ALU|auto_generated|result[8]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|PREV_SUM|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|PREV_SUM|dffs[8] .is_wysiwyg = "true";
defparam \inst8|PREV_SUM|dffs[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst8|MUX_LS|$00000|auto_generated|result_node[8]~7 (
// Equation(s):
// \inst8|MUX_LS|$00000|auto_generated|result_node[8]~7_combout  = (\inst8|PREV_SUM|dffs [8] & (((!\inst8|inst1|Equal3~2_combout ) # (!\inst8|inst1|Equal3~1_combout )) # (!\inst8|inst1|Equal3~0_combout )))

	.dataa(\inst8|PREV_SUM|dffs [8]),
	.datab(\inst8|inst1|Equal3~0_combout ),
	.datac(\inst8|inst1|Equal3~1_combout ),
	.datad(\inst8|inst1|Equal3~2_combout ),
	.cin(gnd),
	.combout(\inst8|MUX_LS|$00000|auto_generated|result_node[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|MUX_LS|$00000|auto_generated|result_node[8]~7 .lut_mask = 16'h2AAA;
defparam \inst8|MUX_LS|$00000|auto_generated|result_node[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|PREV_SUM|dffs[7] (
	.clk(\CLOCK~input_o ),
	.d(vcc),
	.asdata(\inst8|ALU|auto_generated|result[7]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|PREV_SUM|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|PREV_SUM|dffs[7] .is_wysiwyg = "true";
defparam \inst8|PREV_SUM|dffs[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst8|MUX_LS|$00000|auto_generated|result_node[7]~8 (
// Equation(s):
// \inst8|MUX_LS|$00000|auto_generated|result_node[7]~8_combout  = (\inst8|PREV_SUM|dffs [7] & (((!\inst8|inst1|Equal3~2_combout ) # (!\inst8|inst1|Equal3~1_combout )) # (!\inst8|inst1|Equal3~0_combout )))

	.dataa(\inst8|PREV_SUM|dffs [7]),
	.datab(\inst8|inst1|Equal3~0_combout ),
	.datac(\inst8|inst1|Equal3~1_combout ),
	.datad(\inst8|inst1|Equal3~2_combout ),
	.cin(gnd),
	.combout(\inst8|MUX_LS|$00000|auto_generated|result_node[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|MUX_LS|$00000|auto_generated|result_node[7]~8 .lut_mask = 16'h2AAA;
defparam \inst8|MUX_LS|$00000|auto_generated|result_node[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|PREV_SUM|dffs[6] (
	.clk(\CLOCK~input_o ),
	.d(vcc),
	.asdata(\inst8|ALU|auto_generated|result[6]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|PREV_SUM|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|PREV_SUM|dffs[6] .is_wysiwyg = "true";
defparam \inst8|PREV_SUM|dffs[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst8|MUX_LS|$00000|auto_generated|result_node[6]~9 (
// Equation(s):
// \inst8|MUX_LS|$00000|auto_generated|result_node[6]~9_combout  = (\inst8|PREV_SUM|dffs [6] & (((!\inst8|inst1|Equal3~2_combout ) # (!\inst8|inst1|Equal3~1_combout )) # (!\inst8|inst1|Equal3~0_combout )))

	.dataa(\inst8|PREV_SUM|dffs [6]),
	.datab(\inst8|inst1|Equal3~0_combout ),
	.datac(\inst8|inst1|Equal3~1_combout ),
	.datad(\inst8|inst1|Equal3~2_combout ),
	.cin(gnd),
	.combout(\inst8|MUX_LS|$00000|auto_generated|result_node[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|MUX_LS|$00000|auto_generated|result_node[6]~9 .lut_mask = 16'h2AAA;
defparam \inst8|MUX_LS|$00000|auto_generated|result_node[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|PREV_SUM|dffs[5] (
	.clk(\CLOCK~input_o ),
	.d(vcc),
	.asdata(\inst8|ALU|auto_generated|result[5]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|PREV_SUM|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|PREV_SUM|dffs[5] .is_wysiwyg = "true";
defparam \inst8|PREV_SUM|dffs[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst8|MUX_LS|$00000|auto_generated|result_node[5]~10 (
// Equation(s):
// \inst8|MUX_LS|$00000|auto_generated|result_node[5]~10_combout  = (\inst8|PREV_SUM|dffs [5] & (((!\inst8|inst1|Equal3~2_combout ) # (!\inst8|inst1|Equal3~1_combout )) # (!\inst8|inst1|Equal3~0_combout )))

	.dataa(\inst8|PREV_SUM|dffs [5]),
	.datab(\inst8|inst1|Equal3~0_combout ),
	.datac(\inst8|inst1|Equal3~1_combout ),
	.datad(\inst8|inst1|Equal3~2_combout ),
	.cin(gnd),
	.combout(\inst8|MUX_LS|$00000|auto_generated|result_node[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|MUX_LS|$00000|auto_generated|result_node[5]~10 .lut_mask = 16'h2AAA;
defparam \inst8|MUX_LS|$00000|auto_generated|result_node[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|PREV_SUM|dffs[4] (
	.clk(\CLOCK~input_o ),
	.d(vcc),
	.asdata(\inst8|ALU|auto_generated|result[4]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|PREV_SUM|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|PREV_SUM|dffs[4] .is_wysiwyg = "true";
defparam \inst8|PREV_SUM|dffs[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst8|MUX_LS|$00000|auto_generated|result_node[4]~11 (
// Equation(s):
// \inst8|MUX_LS|$00000|auto_generated|result_node[4]~11_combout  = (\inst8|PREV_SUM|dffs [4] & (((!\inst8|inst1|Equal3~2_combout ) # (!\inst8|inst1|Equal3~1_combout )) # (!\inst8|inst1|Equal3~0_combout )))

	.dataa(\inst8|PREV_SUM|dffs [4]),
	.datab(\inst8|inst1|Equal3~0_combout ),
	.datac(\inst8|inst1|Equal3~1_combout ),
	.datad(\inst8|inst1|Equal3~2_combout ),
	.cin(gnd),
	.combout(\inst8|MUX_LS|$00000|auto_generated|result_node[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|MUX_LS|$00000|auto_generated|result_node[4]~11 .lut_mask = 16'h2AAA;
defparam \inst8|MUX_LS|$00000|auto_generated|result_node[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|PREV_SUM|dffs[3] (
	.clk(\CLOCK~input_o ),
	.d(vcc),
	.asdata(\inst8|ALU|auto_generated|result[3]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|PREV_SUM|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|PREV_SUM|dffs[3] .is_wysiwyg = "true";
defparam \inst8|PREV_SUM|dffs[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst8|MUX_LS|$00000|auto_generated|result_node[3]~12 (
// Equation(s):
// \inst8|MUX_LS|$00000|auto_generated|result_node[3]~12_combout  = (\inst8|PREV_SUM|dffs [3] & (((!\inst8|inst1|Equal3~2_combout ) # (!\inst8|inst1|Equal3~1_combout )) # (!\inst8|inst1|Equal3~0_combout )))

	.dataa(\inst8|PREV_SUM|dffs [3]),
	.datab(\inst8|inst1|Equal3~0_combout ),
	.datac(\inst8|inst1|Equal3~1_combout ),
	.datad(\inst8|inst1|Equal3~2_combout ),
	.cin(gnd),
	.combout(\inst8|MUX_LS|$00000|auto_generated|result_node[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|MUX_LS|$00000|auto_generated|result_node[3]~12 .lut_mask = 16'h2AAA;
defparam \inst8|MUX_LS|$00000|auto_generated|result_node[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|PREV_SUM|dffs[2] (
	.clk(\CLOCK~input_o ),
	.d(vcc),
	.asdata(\inst8|ALU|auto_generated|result[2]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|PREV_SUM|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|PREV_SUM|dffs[2] .is_wysiwyg = "true";
defparam \inst8|PREV_SUM|dffs[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst8|MUX_LS|$00000|auto_generated|result_node[2]~13 (
// Equation(s):
// \inst8|MUX_LS|$00000|auto_generated|result_node[2]~13_combout  = (\inst8|PREV_SUM|dffs [2] & (((!\inst8|inst1|Equal3~2_combout ) # (!\inst8|inst1|Equal3~1_combout )) # (!\inst8|inst1|Equal3~0_combout )))

	.dataa(\inst8|PREV_SUM|dffs [2]),
	.datab(\inst8|inst1|Equal3~0_combout ),
	.datac(\inst8|inst1|Equal3~1_combout ),
	.datad(\inst8|inst1|Equal3~2_combout ),
	.cin(gnd),
	.combout(\inst8|MUX_LS|$00000|auto_generated|result_node[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|MUX_LS|$00000|auto_generated|result_node[2]~13 .lut_mask = 16'h2AAA;
defparam \inst8|MUX_LS|$00000|auto_generated|result_node[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|PREV_SUM|dffs[1] (
	.clk(\CLOCK~input_o ),
	.d(vcc),
	.asdata(\inst8|ALU|auto_generated|result[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|PREV_SUM|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|PREV_SUM|dffs[1] .is_wysiwyg = "true";
defparam \inst8|PREV_SUM|dffs[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst8|MUX_LS|$00000|auto_generated|result_node[1]~14 (
// Equation(s):
// \inst8|MUX_LS|$00000|auto_generated|result_node[1]~14_combout  = (\inst8|PREV_SUM|dffs [1] & (((!\inst8|inst1|Equal3~2_combout ) # (!\inst8|inst1|Equal3~1_combout )) # (!\inst8|inst1|Equal3~0_combout )))

	.dataa(\inst8|PREV_SUM|dffs [1]),
	.datab(\inst8|inst1|Equal3~0_combout ),
	.datac(\inst8|inst1|Equal3~1_combout ),
	.datad(\inst8|inst1|Equal3~2_combout ),
	.cin(gnd),
	.combout(\inst8|MUX_LS|$00000|auto_generated|result_node[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|MUX_LS|$00000|auto_generated|result_node[1]~14 .lut_mask = 16'h2AAA;
defparam \inst8|MUX_LS|$00000|auto_generated|result_node[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|PREV_SUM|dffs[0] (
	.clk(\CLOCK~input_o ),
	.d(vcc),
	.asdata(\inst8|ALU|auto_generated|result[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|PREV_SUM|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|PREV_SUM|dffs[0] .is_wysiwyg = "true";
defparam \inst8|PREV_SUM|dffs[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst8|MUX_LS|$00000|auto_generated|result_node[0] (
// Equation(s):
// \inst8|MUX_LS|$00000|auto_generated|result_node [0] = (\inst8|PREV_SUM|dffs [0]) # ((\inst8|inst1|Equal3~0_combout  & (\inst8|inst1|Equal3~1_combout  & \inst8|inst1|Equal3~2_combout )))

	.dataa(\inst8|PREV_SUM|dffs [0]),
	.datab(\inst8|inst1|Equal3~0_combout ),
	.datac(\inst8|inst1|Equal3~1_combout ),
	.datad(\inst8|inst1|Equal3~2_combout ),
	.cin(gnd),
	.combout(\inst8|MUX_LS|$00000|auto_generated|result_node [0]),
	.cout());
// synopsys translate_off
defparam \inst8|MUX_LS|$00000|auto_generated|result_node[0] .lut_mask = 16'hEAAA;
defparam \inst8|MUX_LS|$00000|auto_generated|result_node[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst8|ALU|auto_generated|result[0]~0 (
// Equation(s):
// \inst8|ALU|auto_generated|result[0]~0_combout  = (\inst8|MUX_RS|$00000|auto_generated|result_node [0] & (\inst8|MUX_LS|$00000|auto_generated|result_node [0] $ (VCC))) # (!\inst8|MUX_RS|$00000|auto_generated|result_node [0] & 
// (\inst8|MUX_LS|$00000|auto_generated|result_node [0] & VCC))
// \inst8|ALU|auto_generated|result[0]~1  = CARRY((\inst8|MUX_RS|$00000|auto_generated|result_node [0] & \inst8|MUX_LS|$00000|auto_generated|result_node [0]))

	.dataa(\inst8|MUX_RS|$00000|auto_generated|result_node [0]),
	.datab(\inst8|MUX_LS|$00000|auto_generated|result_node [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst8|ALU|auto_generated|result[0]~0_combout ),
	.cout(\inst8|ALU|auto_generated|result[0]~1 ));
// synopsys translate_off
defparam \inst8|ALU|auto_generated|result[0]~0 .lut_mask = 16'h6688;
defparam \inst8|ALU|auto_generated|result[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst8|inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(!\inst8|inst1|comb~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~input_o ),
	.clk1(\CLOCK~input_o ),
	.ena0(!\inst8|inst1|comb~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst8|ALU|auto_generated|result[0]~0_combout }),
	.portaaddr({\inst8|inst1|FBCV_RAM_Addr_A[11]~20_combout ,\inst8|inst1|FBCV_RAM_Addr_A[10]~18_combout ,\inst8|inst1|FBCV_RAM_Addr_A[9]~16_combout ,\inst8|inst1|FBCV_RAM_Addr_A[8]~14_combout ,\inst8|inst1|FBCV_RAM_Addr_A[7]~12_combout ,
\inst8|inst1|FBCV_RAM_Addr_A[6]~10_combout ,\inst8|inst1|FBCV_RAM_Addr_A[5]~8_combout ,\inst8|inst1|FBCV_RAM_Addr_A[4]~6_combout ,\inst8|inst1|FBCV_RAM_Addr_A[3]~4_combout ,\inst8|inst1|FBCV_RAM_Addr_A[2]~2_combout ,\inst8|inst1|FBCV_RAM_Addr_A[1]~0_combout ,
\inst8|PC|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst8|inst1|FBCV_RAM_Addr_B[11]~22_combout ,\inst8|inst1|FBCV_RAM_Addr_B[10]~20_combout ,\inst8|inst1|FBCV_RAM_Addr_B[9]~18_combout ,\inst8|inst1|FBCV_RAM_Addr_B[8]~16_combout ,\inst8|inst1|FBCV_RAM_Addr_B[7]~14_combout ,
\inst8|inst1|FBCV_RAM_Addr_B[6]~12_combout ,\inst8|inst1|FBCV_RAM_Addr_B[5]~10_combout ,\inst8|inst1|FBCV_RAM_Addr_B[4]~8_combout ,\inst8|inst1|FBCV_RAM_Addr_B[3]~6_combout ,\inst8|inst1|FBCV_RAM_Addr_B[2]~4_combout ,\inst8|inst1|FBCV_RAM_Addr_B[1]~2_combout ,
\inst8|inst1|FBCV_RAM_Addr_B[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst8|inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "Project_V1:inst8|FBCV_RAM:inst|altsyncram:altsyncram_component|altsyncram_jfo1:auto_generated|ALTSYNCRAM";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 4095;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 4096;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst8|MUX_RS|$00000|auto_generated|result_node[0] (
// Equation(s):
// \inst8|MUX_RS|$00000|auto_generated|result_node [0] = (\inst8|inst|altsyncram_component|auto_generated|q_b [0]) # ((\inst8|inst1|Equal4~0_combout  & (\inst8|inst1|Equal4~1_combout  & \inst8|inst1|Equal4~2_combout )))

	.dataa(\inst8|inst|altsyncram_component|auto_generated|q_b [0]),
	.datab(\inst8|inst1|Equal4~0_combout ),
	.datac(\inst8|inst1|Equal4~1_combout ),
	.datad(\inst8|inst1|Equal4~2_combout ),
	.cin(gnd),
	.combout(\inst8|MUX_RS|$00000|auto_generated|result_node [0]),
	.cout());
// synopsys translate_off
defparam \inst8|MUX_RS|$00000|auto_generated|result_node[0] .lut_mask = 16'hEAAA;
defparam \inst8|MUX_RS|$00000|auto_generated|result_node[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst8|ALU|auto_generated|result[1]~2 (
// Equation(s):
// \inst8|ALU|auto_generated|result[1]~2_combout  = (\inst8|MUX_RS|$00000|auto_generated|result_node[1]~14_combout  & ((\inst8|MUX_LS|$00000|auto_generated|result_node[1]~14_combout  & (\inst8|ALU|auto_generated|result[0]~1  & VCC)) # 
// (!\inst8|MUX_LS|$00000|auto_generated|result_node[1]~14_combout  & (!\inst8|ALU|auto_generated|result[0]~1 )))) # (!\inst8|MUX_RS|$00000|auto_generated|result_node[1]~14_combout  & ((\inst8|MUX_LS|$00000|auto_generated|result_node[1]~14_combout  & 
// (!\inst8|ALU|auto_generated|result[0]~1 )) # (!\inst8|MUX_LS|$00000|auto_generated|result_node[1]~14_combout  & ((\inst8|ALU|auto_generated|result[0]~1 ) # (GND)))))
// \inst8|ALU|auto_generated|result[1]~3  = CARRY((\inst8|MUX_RS|$00000|auto_generated|result_node[1]~14_combout  & (!\inst8|MUX_LS|$00000|auto_generated|result_node[1]~14_combout  & !\inst8|ALU|auto_generated|result[0]~1 )) # 
// (!\inst8|MUX_RS|$00000|auto_generated|result_node[1]~14_combout  & ((!\inst8|ALU|auto_generated|result[0]~1 ) # (!\inst8|MUX_LS|$00000|auto_generated|result_node[1]~14_combout ))))

	.dataa(\inst8|MUX_RS|$00000|auto_generated|result_node[1]~14_combout ),
	.datab(\inst8|MUX_LS|$00000|auto_generated|result_node[1]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|ALU|auto_generated|result[0]~1 ),
	.combout(\inst8|ALU|auto_generated|result[1]~2_combout ),
	.cout(\inst8|ALU|auto_generated|result[1]~3 ));
// synopsys translate_off
defparam \inst8|ALU|auto_generated|result[1]~2 .lut_mask = 16'h9617;
defparam \inst8|ALU|auto_generated|result[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_ram_block \inst8|inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(!\inst8|inst1|comb~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~input_o ),
	.clk1(\CLOCK~input_o ),
	.ena0(!\inst8|inst1|comb~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst8|ALU|auto_generated|result[1]~2_combout }),
	.portaaddr({\inst8|inst1|FBCV_RAM_Addr_A[11]~20_combout ,\inst8|inst1|FBCV_RAM_Addr_A[10]~18_combout ,\inst8|inst1|FBCV_RAM_Addr_A[9]~16_combout ,\inst8|inst1|FBCV_RAM_Addr_A[8]~14_combout ,\inst8|inst1|FBCV_RAM_Addr_A[7]~12_combout ,
\inst8|inst1|FBCV_RAM_Addr_A[6]~10_combout ,\inst8|inst1|FBCV_RAM_Addr_A[5]~8_combout ,\inst8|inst1|FBCV_RAM_Addr_A[4]~6_combout ,\inst8|inst1|FBCV_RAM_Addr_A[3]~4_combout ,\inst8|inst1|FBCV_RAM_Addr_A[2]~2_combout ,\inst8|inst1|FBCV_RAM_Addr_A[1]~0_combout ,
\inst8|PC|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst8|inst1|FBCV_RAM_Addr_B[11]~22_combout ,\inst8|inst1|FBCV_RAM_Addr_B[10]~20_combout ,\inst8|inst1|FBCV_RAM_Addr_B[9]~18_combout ,\inst8|inst1|FBCV_RAM_Addr_B[8]~16_combout ,\inst8|inst1|FBCV_RAM_Addr_B[7]~14_combout ,
\inst8|inst1|FBCV_RAM_Addr_B[6]~12_combout ,\inst8|inst1|FBCV_RAM_Addr_B[5]~10_combout ,\inst8|inst1|FBCV_RAM_Addr_B[4]~8_combout ,\inst8|inst1|FBCV_RAM_Addr_B[3]~6_combout ,\inst8|inst1|FBCV_RAM_Addr_B[2]~4_combout ,\inst8|inst1|FBCV_RAM_Addr_B[1]~2_combout ,
\inst8|inst1|FBCV_RAM_Addr_B[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst8|inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "Project_V1:inst8|FBCV_RAM:inst|altsyncram:altsyncram_component|altsyncram_jfo1:auto_generated|ALTSYNCRAM";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 12;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 4095;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 4096;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 12;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 4095;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 4096;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 16;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst8|MUX_RS|$00000|auto_generated|result_node[1]~14 (
// Equation(s):
// \inst8|MUX_RS|$00000|auto_generated|result_node[1]~14_combout  = (\inst8|inst|altsyncram_component|auto_generated|q_b [1] & (((!\inst8|inst1|Equal4~2_combout ) # (!\inst8|inst1|Equal4~1_combout )) # (!\inst8|inst1|Equal4~0_combout )))

	.dataa(\inst8|inst|altsyncram_component|auto_generated|q_b [1]),
	.datab(\inst8|inst1|Equal4~0_combout ),
	.datac(\inst8|inst1|Equal4~1_combout ),
	.datad(\inst8|inst1|Equal4~2_combout ),
	.cin(gnd),
	.combout(\inst8|MUX_RS|$00000|auto_generated|result_node[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|MUX_RS|$00000|auto_generated|result_node[1]~14 .lut_mask = 16'h2AAA;
defparam \inst8|MUX_RS|$00000|auto_generated|result_node[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst8|ALU|auto_generated|result[2]~4 (
// Equation(s):
// \inst8|ALU|auto_generated|result[2]~4_combout  = ((\inst8|MUX_RS|$00000|auto_generated|result_node[2]~13_combout  $ (\inst8|MUX_LS|$00000|auto_generated|result_node[2]~13_combout  $ (!\inst8|ALU|auto_generated|result[1]~3 )))) # (GND)
// \inst8|ALU|auto_generated|result[2]~5  = CARRY((\inst8|MUX_RS|$00000|auto_generated|result_node[2]~13_combout  & ((\inst8|MUX_LS|$00000|auto_generated|result_node[2]~13_combout ) # (!\inst8|ALU|auto_generated|result[1]~3 ))) # 
// (!\inst8|MUX_RS|$00000|auto_generated|result_node[2]~13_combout  & (\inst8|MUX_LS|$00000|auto_generated|result_node[2]~13_combout  & !\inst8|ALU|auto_generated|result[1]~3 )))

	.dataa(\inst8|MUX_RS|$00000|auto_generated|result_node[2]~13_combout ),
	.datab(\inst8|MUX_LS|$00000|auto_generated|result_node[2]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|ALU|auto_generated|result[1]~3 ),
	.combout(\inst8|ALU|auto_generated|result[2]~4_combout ),
	.cout(\inst8|ALU|auto_generated|result[2]~5 ));
// synopsys translate_off
defparam \inst8|ALU|auto_generated|result[2]~4 .lut_mask = 16'h698E;
defparam \inst8|ALU|auto_generated|result[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_ram_block \inst8|inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(!\inst8|inst1|comb~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~input_o ),
	.clk1(\CLOCK~input_o ),
	.ena0(!\inst8|inst1|comb~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst8|ALU|auto_generated|result[2]~4_combout }),
	.portaaddr({\inst8|inst1|FBCV_RAM_Addr_A[11]~20_combout ,\inst8|inst1|FBCV_RAM_Addr_A[10]~18_combout ,\inst8|inst1|FBCV_RAM_Addr_A[9]~16_combout ,\inst8|inst1|FBCV_RAM_Addr_A[8]~14_combout ,\inst8|inst1|FBCV_RAM_Addr_A[7]~12_combout ,
\inst8|inst1|FBCV_RAM_Addr_A[6]~10_combout ,\inst8|inst1|FBCV_RAM_Addr_A[5]~8_combout ,\inst8|inst1|FBCV_RAM_Addr_A[4]~6_combout ,\inst8|inst1|FBCV_RAM_Addr_A[3]~4_combout ,\inst8|inst1|FBCV_RAM_Addr_A[2]~2_combout ,\inst8|inst1|FBCV_RAM_Addr_A[1]~0_combout ,
\inst8|PC|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst8|inst1|FBCV_RAM_Addr_B[11]~22_combout ,\inst8|inst1|FBCV_RAM_Addr_B[10]~20_combout ,\inst8|inst1|FBCV_RAM_Addr_B[9]~18_combout ,\inst8|inst1|FBCV_RAM_Addr_B[8]~16_combout ,\inst8|inst1|FBCV_RAM_Addr_B[7]~14_combout ,
\inst8|inst1|FBCV_RAM_Addr_B[6]~12_combout ,\inst8|inst1|FBCV_RAM_Addr_B[5]~10_combout ,\inst8|inst1|FBCV_RAM_Addr_B[4]~8_combout ,\inst8|inst1|FBCV_RAM_Addr_B[3]~6_combout ,\inst8|inst1|FBCV_RAM_Addr_B[2]~4_combout ,\inst8|inst1|FBCV_RAM_Addr_B[1]~2_combout ,
\inst8|inst1|FBCV_RAM_Addr_B[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst8|inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "Project_V1:inst8|FBCV_RAM:inst|altsyncram:altsyncram_component|altsyncram_jfo1:auto_generated|ALTSYNCRAM";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 4095;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 4096;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 16;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst8|MUX_RS|$00000|auto_generated|result_node[2]~13 (
// Equation(s):
// \inst8|MUX_RS|$00000|auto_generated|result_node[2]~13_combout  = (\inst8|inst|altsyncram_component|auto_generated|q_b [2] & (((!\inst8|inst1|Equal4~2_combout ) # (!\inst8|inst1|Equal4~1_combout )) # (!\inst8|inst1|Equal4~0_combout )))

	.dataa(\inst8|inst|altsyncram_component|auto_generated|q_b [2]),
	.datab(\inst8|inst1|Equal4~0_combout ),
	.datac(\inst8|inst1|Equal4~1_combout ),
	.datad(\inst8|inst1|Equal4~2_combout ),
	.cin(gnd),
	.combout(\inst8|MUX_RS|$00000|auto_generated|result_node[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|MUX_RS|$00000|auto_generated|result_node[2]~13 .lut_mask = 16'h2AAA;
defparam \inst8|MUX_RS|$00000|auto_generated|result_node[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst8|ALU|auto_generated|result[3]~6 (
// Equation(s):
// \inst8|ALU|auto_generated|result[3]~6_combout  = (\inst8|MUX_RS|$00000|auto_generated|result_node[3]~12_combout  & ((\inst8|MUX_LS|$00000|auto_generated|result_node[3]~12_combout  & (\inst8|ALU|auto_generated|result[2]~5  & VCC)) # 
// (!\inst8|MUX_LS|$00000|auto_generated|result_node[3]~12_combout  & (!\inst8|ALU|auto_generated|result[2]~5 )))) # (!\inst8|MUX_RS|$00000|auto_generated|result_node[3]~12_combout  & ((\inst8|MUX_LS|$00000|auto_generated|result_node[3]~12_combout  & 
// (!\inst8|ALU|auto_generated|result[2]~5 )) # (!\inst8|MUX_LS|$00000|auto_generated|result_node[3]~12_combout  & ((\inst8|ALU|auto_generated|result[2]~5 ) # (GND)))))
// \inst8|ALU|auto_generated|result[3]~7  = CARRY((\inst8|MUX_RS|$00000|auto_generated|result_node[3]~12_combout  & (!\inst8|MUX_LS|$00000|auto_generated|result_node[3]~12_combout  & !\inst8|ALU|auto_generated|result[2]~5 )) # 
// (!\inst8|MUX_RS|$00000|auto_generated|result_node[3]~12_combout  & ((!\inst8|ALU|auto_generated|result[2]~5 ) # (!\inst8|MUX_LS|$00000|auto_generated|result_node[3]~12_combout ))))

	.dataa(\inst8|MUX_RS|$00000|auto_generated|result_node[3]~12_combout ),
	.datab(\inst8|MUX_LS|$00000|auto_generated|result_node[3]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|ALU|auto_generated|result[2]~5 ),
	.combout(\inst8|ALU|auto_generated|result[3]~6_combout ),
	.cout(\inst8|ALU|auto_generated|result[3]~7 ));
// synopsys translate_off
defparam \inst8|ALU|auto_generated|result[3]~6 .lut_mask = 16'h9617;
defparam \inst8|ALU|auto_generated|result[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_ram_block \inst8|inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(!\inst8|inst1|comb~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~input_o ),
	.clk1(\CLOCK~input_o ),
	.ena0(!\inst8|inst1|comb~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst8|ALU|auto_generated|result[3]~6_combout }),
	.portaaddr({\inst8|inst1|FBCV_RAM_Addr_A[11]~20_combout ,\inst8|inst1|FBCV_RAM_Addr_A[10]~18_combout ,\inst8|inst1|FBCV_RAM_Addr_A[9]~16_combout ,\inst8|inst1|FBCV_RAM_Addr_A[8]~14_combout ,\inst8|inst1|FBCV_RAM_Addr_A[7]~12_combout ,
\inst8|inst1|FBCV_RAM_Addr_A[6]~10_combout ,\inst8|inst1|FBCV_RAM_Addr_A[5]~8_combout ,\inst8|inst1|FBCV_RAM_Addr_A[4]~6_combout ,\inst8|inst1|FBCV_RAM_Addr_A[3]~4_combout ,\inst8|inst1|FBCV_RAM_Addr_A[2]~2_combout ,\inst8|inst1|FBCV_RAM_Addr_A[1]~0_combout ,
\inst8|PC|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst8|inst1|FBCV_RAM_Addr_B[11]~22_combout ,\inst8|inst1|FBCV_RAM_Addr_B[10]~20_combout ,\inst8|inst1|FBCV_RAM_Addr_B[9]~18_combout ,\inst8|inst1|FBCV_RAM_Addr_B[8]~16_combout ,\inst8|inst1|FBCV_RAM_Addr_B[7]~14_combout ,
\inst8|inst1|FBCV_RAM_Addr_B[6]~12_combout ,\inst8|inst1|FBCV_RAM_Addr_B[5]~10_combout ,\inst8|inst1|FBCV_RAM_Addr_B[4]~8_combout ,\inst8|inst1|FBCV_RAM_Addr_B[3]~6_combout ,\inst8|inst1|FBCV_RAM_Addr_B[2]~4_combout ,\inst8|inst1|FBCV_RAM_Addr_B[1]~2_combout ,
\inst8|inst1|FBCV_RAM_Addr_B[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst8|inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "Project_V1:inst8|FBCV_RAM:inst|altsyncram:altsyncram_component|altsyncram_jfo1:auto_generated|ALTSYNCRAM";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 12;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 4095;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 4096;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 12;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 4095;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 4096;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 16;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst8|MUX_RS|$00000|auto_generated|result_node[3]~12 (
// Equation(s):
// \inst8|MUX_RS|$00000|auto_generated|result_node[3]~12_combout  = (\inst8|inst|altsyncram_component|auto_generated|q_b [3] & (((!\inst8|inst1|Equal4~2_combout ) # (!\inst8|inst1|Equal4~1_combout )) # (!\inst8|inst1|Equal4~0_combout )))

	.dataa(\inst8|inst|altsyncram_component|auto_generated|q_b [3]),
	.datab(\inst8|inst1|Equal4~0_combout ),
	.datac(\inst8|inst1|Equal4~1_combout ),
	.datad(\inst8|inst1|Equal4~2_combout ),
	.cin(gnd),
	.combout(\inst8|MUX_RS|$00000|auto_generated|result_node[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|MUX_RS|$00000|auto_generated|result_node[3]~12 .lut_mask = 16'h2AAA;
defparam \inst8|MUX_RS|$00000|auto_generated|result_node[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst8|ALU|auto_generated|result[4]~8 (
// Equation(s):
// \inst8|ALU|auto_generated|result[4]~8_combout  = ((\inst8|MUX_RS|$00000|auto_generated|result_node[4]~11_combout  $ (\inst8|MUX_LS|$00000|auto_generated|result_node[4]~11_combout  $ (!\inst8|ALU|auto_generated|result[3]~7 )))) # (GND)
// \inst8|ALU|auto_generated|result[4]~9  = CARRY((\inst8|MUX_RS|$00000|auto_generated|result_node[4]~11_combout  & ((\inst8|MUX_LS|$00000|auto_generated|result_node[4]~11_combout ) # (!\inst8|ALU|auto_generated|result[3]~7 ))) # 
// (!\inst8|MUX_RS|$00000|auto_generated|result_node[4]~11_combout  & (\inst8|MUX_LS|$00000|auto_generated|result_node[4]~11_combout  & !\inst8|ALU|auto_generated|result[3]~7 )))

	.dataa(\inst8|MUX_RS|$00000|auto_generated|result_node[4]~11_combout ),
	.datab(\inst8|MUX_LS|$00000|auto_generated|result_node[4]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|ALU|auto_generated|result[3]~7 ),
	.combout(\inst8|ALU|auto_generated|result[4]~8_combout ),
	.cout(\inst8|ALU|auto_generated|result[4]~9 ));
// synopsys translate_off
defparam \inst8|ALU|auto_generated|result[4]~8 .lut_mask = 16'h698E;
defparam \inst8|ALU|auto_generated|result[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_ram_block \inst8|inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(!\inst8|inst1|comb~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~input_o ),
	.clk1(\CLOCK~input_o ),
	.ena0(!\inst8|inst1|comb~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst8|ALU|auto_generated|result[4]~8_combout }),
	.portaaddr({\inst8|inst1|FBCV_RAM_Addr_A[11]~20_combout ,\inst8|inst1|FBCV_RAM_Addr_A[10]~18_combout ,\inst8|inst1|FBCV_RAM_Addr_A[9]~16_combout ,\inst8|inst1|FBCV_RAM_Addr_A[8]~14_combout ,\inst8|inst1|FBCV_RAM_Addr_A[7]~12_combout ,
\inst8|inst1|FBCV_RAM_Addr_A[6]~10_combout ,\inst8|inst1|FBCV_RAM_Addr_A[5]~8_combout ,\inst8|inst1|FBCV_RAM_Addr_A[4]~6_combout ,\inst8|inst1|FBCV_RAM_Addr_A[3]~4_combout ,\inst8|inst1|FBCV_RAM_Addr_A[2]~2_combout ,\inst8|inst1|FBCV_RAM_Addr_A[1]~0_combout ,
\inst8|PC|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst8|inst1|FBCV_RAM_Addr_B[11]~22_combout ,\inst8|inst1|FBCV_RAM_Addr_B[10]~20_combout ,\inst8|inst1|FBCV_RAM_Addr_B[9]~18_combout ,\inst8|inst1|FBCV_RAM_Addr_B[8]~16_combout ,\inst8|inst1|FBCV_RAM_Addr_B[7]~14_combout ,
\inst8|inst1|FBCV_RAM_Addr_B[6]~12_combout ,\inst8|inst1|FBCV_RAM_Addr_B[5]~10_combout ,\inst8|inst1|FBCV_RAM_Addr_B[4]~8_combout ,\inst8|inst1|FBCV_RAM_Addr_B[3]~6_combout ,\inst8|inst1|FBCV_RAM_Addr_B[2]~4_combout ,\inst8|inst1|FBCV_RAM_Addr_B[1]~2_combout ,
\inst8|inst1|FBCV_RAM_Addr_B[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst8|inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "Project_V1:inst8|FBCV_RAM:inst|altsyncram:altsyncram_component|altsyncram_jfo1:auto_generated|ALTSYNCRAM";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 4095;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 4096;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 16;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst8|MUX_RS|$00000|auto_generated|result_node[4]~11 (
// Equation(s):
// \inst8|MUX_RS|$00000|auto_generated|result_node[4]~11_combout  = (\inst8|inst|altsyncram_component|auto_generated|q_b [4] & (((!\inst8|inst1|Equal4~2_combout ) # (!\inst8|inst1|Equal4~1_combout )) # (!\inst8|inst1|Equal4~0_combout )))

	.dataa(\inst8|inst|altsyncram_component|auto_generated|q_b [4]),
	.datab(\inst8|inst1|Equal4~0_combout ),
	.datac(\inst8|inst1|Equal4~1_combout ),
	.datad(\inst8|inst1|Equal4~2_combout ),
	.cin(gnd),
	.combout(\inst8|MUX_RS|$00000|auto_generated|result_node[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|MUX_RS|$00000|auto_generated|result_node[4]~11 .lut_mask = 16'h2AAA;
defparam \inst8|MUX_RS|$00000|auto_generated|result_node[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst8|ALU|auto_generated|result[5]~10 (
// Equation(s):
// \inst8|ALU|auto_generated|result[5]~10_combout  = (\inst8|MUX_RS|$00000|auto_generated|result_node[5]~10_combout  & ((\inst8|MUX_LS|$00000|auto_generated|result_node[5]~10_combout  & (\inst8|ALU|auto_generated|result[4]~9  & VCC)) # 
// (!\inst8|MUX_LS|$00000|auto_generated|result_node[5]~10_combout  & (!\inst8|ALU|auto_generated|result[4]~9 )))) # (!\inst8|MUX_RS|$00000|auto_generated|result_node[5]~10_combout  & ((\inst8|MUX_LS|$00000|auto_generated|result_node[5]~10_combout  & 
// (!\inst8|ALU|auto_generated|result[4]~9 )) # (!\inst8|MUX_LS|$00000|auto_generated|result_node[5]~10_combout  & ((\inst8|ALU|auto_generated|result[4]~9 ) # (GND)))))
// \inst8|ALU|auto_generated|result[5]~11  = CARRY((\inst8|MUX_RS|$00000|auto_generated|result_node[5]~10_combout  & (!\inst8|MUX_LS|$00000|auto_generated|result_node[5]~10_combout  & !\inst8|ALU|auto_generated|result[4]~9 )) # 
// (!\inst8|MUX_RS|$00000|auto_generated|result_node[5]~10_combout  & ((!\inst8|ALU|auto_generated|result[4]~9 ) # (!\inst8|MUX_LS|$00000|auto_generated|result_node[5]~10_combout ))))

	.dataa(\inst8|MUX_RS|$00000|auto_generated|result_node[5]~10_combout ),
	.datab(\inst8|MUX_LS|$00000|auto_generated|result_node[5]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|ALU|auto_generated|result[4]~9 ),
	.combout(\inst8|ALU|auto_generated|result[5]~10_combout ),
	.cout(\inst8|ALU|auto_generated|result[5]~11 ));
// synopsys translate_off
defparam \inst8|ALU|auto_generated|result[5]~10 .lut_mask = 16'h9617;
defparam \inst8|ALU|auto_generated|result[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_ram_block \inst8|inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(!\inst8|inst1|comb~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~input_o ),
	.clk1(\CLOCK~input_o ),
	.ena0(!\inst8|inst1|comb~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst8|ALU|auto_generated|result[5]~10_combout }),
	.portaaddr({\inst8|inst1|FBCV_RAM_Addr_A[11]~20_combout ,\inst8|inst1|FBCV_RAM_Addr_A[10]~18_combout ,\inst8|inst1|FBCV_RAM_Addr_A[9]~16_combout ,\inst8|inst1|FBCV_RAM_Addr_A[8]~14_combout ,\inst8|inst1|FBCV_RAM_Addr_A[7]~12_combout ,
\inst8|inst1|FBCV_RAM_Addr_A[6]~10_combout ,\inst8|inst1|FBCV_RAM_Addr_A[5]~8_combout ,\inst8|inst1|FBCV_RAM_Addr_A[4]~6_combout ,\inst8|inst1|FBCV_RAM_Addr_A[3]~4_combout ,\inst8|inst1|FBCV_RAM_Addr_A[2]~2_combout ,\inst8|inst1|FBCV_RAM_Addr_A[1]~0_combout ,
\inst8|PC|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst8|inst1|FBCV_RAM_Addr_B[11]~22_combout ,\inst8|inst1|FBCV_RAM_Addr_B[10]~20_combout ,\inst8|inst1|FBCV_RAM_Addr_B[9]~18_combout ,\inst8|inst1|FBCV_RAM_Addr_B[8]~16_combout ,\inst8|inst1|FBCV_RAM_Addr_B[7]~14_combout ,
\inst8|inst1|FBCV_RAM_Addr_B[6]~12_combout ,\inst8|inst1|FBCV_RAM_Addr_B[5]~10_combout ,\inst8|inst1|FBCV_RAM_Addr_B[4]~8_combout ,\inst8|inst1|FBCV_RAM_Addr_B[3]~6_combout ,\inst8|inst1|FBCV_RAM_Addr_B[2]~4_combout ,\inst8|inst1|FBCV_RAM_Addr_B[1]~2_combout ,
\inst8|inst1|FBCV_RAM_Addr_B[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst8|inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "Project_V1:inst8|FBCV_RAM:inst|altsyncram:altsyncram_component|altsyncram_jfo1:auto_generated|ALTSYNCRAM";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 12;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 4095;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 4096;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 12;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 4095;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 4096;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 16;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst8|MUX_RS|$00000|auto_generated|result_node[5]~10 (
// Equation(s):
// \inst8|MUX_RS|$00000|auto_generated|result_node[5]~10_combout  = (\inst8|inst|altsyncram_component|auto_generated|q_b [5] & (((!\inst8|inst1|Equal4~2_combout ) # (!\inst8|inst1|Equal4~1_combout )) # (!\inst8|inst1|Equal4~0_combout )))

	.dataa(\inst8|inst|altsyncram_component|auto_generated|q_b [5]),
	.datab(\inst8|inst1|Equal4~0_combout ),
	.datac(\inst8|inst1|Equal4~1_combout ),
	.datad(\inst8|inst1|Equal4~2_combout ),
	.cin(gnd),
	.combout(\inst8|MUX_RS|$00000|auto_generated|result_node[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|MUX_RS|$00000|auto_generated|result_node[5]~10 .lut_mask = 16'h2AAA;
defparam \inst8|MUX_RS|$00000|auto_generated|result_node[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst8|ALU|auto_generated|result[6]~12 (
// Equation(s):
// \inst8|ALU|auto_generated|result[6]~12_combout  = ((\inst8|MUX_RS|$00000|auto_generated|result_node[6]~9_combout  $ (\inst8|MUX_LS|$00000|auto_generated|result_node[6]~9_combout  $ (!\inst8|ALU|auto_generated|result[5]~11 )))) # (GND)
// \inst8|ALU|auto_generated|result[6]~13  = CARRY((\inst8|MUX_RS|$00000|auto_generated|result_node[6]~9_combout  & ((\inst8|MUX_LS|$00000|auto_generated|result_node[6]~9_combout ) # (!\inst8|ALU|auto_generated|result[5]~11 ))) # 
// (!\inst8|MUX_RS|$00000|auto_generated|result_node[6]~9_combout  & (\inst8|MUX_LS|$00000|auto_generated|result_node[6]~9_combout  & !\inst8|ALU|auto_generated|result[5]~11 )))

	.dataa(\inst8|MUX_RS|$00000|auto_generated|result_node[6]~9_combout ),
	.datab(\inst8|MUX_LS|$00000|auto_generated|result_node[6]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|ALU|auto_generated|result[5]~11 ),
	.combout(\inst8|ALU|auto_generated|result[6]~12_combout ),
	.cout(\inst8|ALU|auto_generated|result[6]~13 ));
// synopsys translate_off
defparam \inst8|ALU|auto_generated|result[6]~12 .lut_mask = 16'h698E;
defparam \inst8|ALU|auto_generated|result[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_ram_block \inst8|inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(!\inst8|inst1|comb~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~input_o ),
	.clk1(\CLOCK~input_o ),
	.ena0(!\inst8|inst1|comb~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst8|ALU|auto_generated|result[6]~12_combout }),
	.portaaddr({\inst8|inst1|FBCV_RAM_Addr_A[11]~20_combout ,\inst8|inst1|FBCV_RAM_Addr_A[10]~18_combout ,\inst8|inst1|FBCV_RAM_Addr_A[9]~16_combout ,\inst8|inst1|FBCV_RAM_Addr_A[8]~14_combout ,\inst8|inst1|FBCV_RAM_Addr_A[7]~12_combout ,
\inst8|inst1|FBCV_RAM_Addr_A[6]~10_combout ,\inst8|inst1|FBCV_RAM_Addr_A[5]~8_combout ,\inst8|inst1|FBCV_RAM_Addr_A[4]~6_combout ,\inst8|inst1|FBCV_RAM_Addr_A[3]~4_combout ,\inst8|inst1|FBCV_RAM_Addr_A[2]~2_combout ,\inst8|inst1|FBCV_RAM_Addr_A[1]~0_combout ,
\inst8|PC|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst8|inst1|FBCV_RAM_Addr_B[11]~22_combout ,\inst8|inst1|FBCV_RAM_Addr_B[10]~20_combout ,\inst8|inst1|FBCV_RAM_Addr_B[9]~18_combout ,\inst8|inst1|FBCV_RAM_Addr_B[8]~16_combout ,\inst8|inst1|FBCV_RAM_Addr_B[7]~14_combout ,
\inst8|inst1|FBCV_RAM_Addr_B[6]~12_combout ,\inst8|inst1|FBCV_RAM_Addr_B[5]~10_combout ,\inst8|inst1|FBCV_RAM_Addr_B[4]~8_combout ,\inst8|inst1|FBCV_RAM_Addr_B[3]~6_combout ,\inst8|inst1|FBCV_RAM_Addr_B[2]~4_combout ,\inst8|inst1|FBCV_RAM_Addr_B[1]~2_combout ,
\inst8|inst1|FBCV_RAM_Addr_B[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst8|inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "Project_V1:inst8|FBCV_RAM:inst|altsyncram:altsyncram_component|altsyncram_jfo1:auto_generated|ALTSYNCRAM";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 4095;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 4096;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 16;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst8|MUX_RS|$00000|auto_generated|result_node[6]~9 (
// Equation(s):
// \inst8|MUX_RS|$00000|auto_generated|result_node[6]~9_combout  = (\inst8|inst|altsyncram_component|auto_generated|q_b [6] & (((!\inst8|inst1|Equal4~2_combout ) # (!\inst8|inst1|Equal4~1_combout )) # (!\inst8|inst1|Equal4~0_combout )))

	.dataa(\inst8|inst|altsyncram_component|auto_generated|q_b [6]),
	.datab(\inst8|inst1|Equal4~0_combout ),
	.datac(\inst8|inst1|Equal4~1_combout ),
	.datad(\inst8|inst1|Equal4~2_combout ),
	.cin(gnd),
	.combout(\inst8|MUX_RS|$00000|auto_generated|result_node[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|MUX_RS|$00000|auto_generated|result_node[6]~9 .lut_mask = 16'h2AAA;
defparam \inst8|MUX_RS|$00000|auto_generated|result_node[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst8|ALU|auto_generated|result[7]~14 (
// Equation(s):
// \inst8|ALU|auto_generated|result[7]~14_combout  = (\inst8|MUX_RS|$00000|auto_generated|result_node[7]~8_combout  & ((\inst8|MUX_LS|$00000|auto_generated|result_node[7]~8_combout  & (\inst8|ALU|auto_generated|result[6]~13  & VCC)) # 
// (!\inst8|MUX_LS|$00000|auto_generated|result_node[7]~8_combout  & (!\inst8|ALU|auto_generated|result[6]~13 )))) # (!\inst8|MUX_RS|$00000|auto_generated|result_node[7]~8_combout  & ((\inst8|MUX_LS|$00000|auto_generated|result_node[7]~8_combout  & 
// (!\inst8|ALU|auto_generated|result[6]~13 )) # (!\inst8|MUX_LS|$00000|auto_generated|result_node[7]~8_combout  & ((\inst8|ALU|auto_generated|result[6]~13 ) # (GND)))))
// \inst8|ALU|auto_generated|result[7]~15  = CARRY((\inst8|MUX_RS|$00000|auto_generated|result_node[7]~8_combout  & (!\inst8|MUX_LS|$00000|auto_generated|result_node[7]~8_combout  & !\inst8|ALU|auto_generated|result[6]~13 )) # 
// (!\inst8|MUX_RS|$00000|auto_generated|result_node[7]~8_combout  & ((!\inst8|ALU|auto_generated|result[6]~13 ) # (!\inst8|MUX_LS|$00000|auto_generated|result_node[7]~8_combout ))))

	.dataa(\inst8|MUX_RS|$00000|auto_generated|result_node[7]~8_combout ),
	.datab(\inst8|MUX_LS|$00000|auto_generated|result_node[7]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|ALU|auto_generated|result[6]~13 ),
	.combout(\inst8|ALU|auto_generated|result[7]~14_combout ),
	.cout(\inst8|ALU|auto_generated|result[7]~15 ));
// synopsys translate_off
defparam \inst8|ALU|auto_generated|result[7]~14 .lut_mask = 16'h9617;
defparam \inst8|ALU|auto_generated|result[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_ram_block \inst8|inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(!\inst8|inst1|comb~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~input_o ),
	.clk1(\CLOCK~input_o ),
	.ena0(!\inst8|inst1|comb~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst8|ALU|auto_generated|result[7]~14_combout }),
	.portaaddr({\inst8|inst1|FBCV_RAM_Addr_A[11]~20_combout ,\inst8|inst1|FBCV_RAM_Addr_A[10]~18_combout ,\inst8|inst1|FBCV_RAM_Addr_A[9]~16_combout ,\inst8|inst1|FBCV_RAM_Addr_A[8]~14_combout ,\inst8|inst1|FBCV_RAM_Addr_A[7]~12_combout ,
\inst8|inst1|FBCV_RAM_Addr_A[6]~10_combout ,\inst8|inst1|FBCV_RAM_Addr_A[5]~8_combout ,\inst8|inst1|FBCV_RAM_Addr_A[4]~6_combout ,\inst8|inst1|FBCV_RAM_Addr_A[3]~4_combout ,\inst8|inst1|FBCV_RAM_Addr_A[2]~2_combout ,\inst8|inst1|FBCV_RAM_Addr_A[1]~0_combout ,
\inst8|PC|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst8|inst1|FBCV_RAM_Addr_B[11]~22_combout ,\inst8|inst1|FBCV_RAM_Addr_B[10]~20_combout ,\inst8|inst1|FBCV_RAM_Addr_B[9]~18_combout ,\inst8|inst1|FBCV_RAM_Addr_B[8]~16_combout ,\inst8|inst1|FBCV_RAM_Addr_B[7]~14_combout ,
\inst8|inst1|FBCV_RAM_Addr_B[6]~12_combout ,\inst8|inst1|FBCV_RAM_Addr_B[5]~10_combout ,\inst8|inst1|FBCV_RAM_Addr_B[4]~8_combout ,\inst8|inst1|FBCV_RAM_Addr_B[3]~6_combout ,\inst8|inst1|FBCV_RAM_Addr_B[2]~4_combout ,\inst8|inst1|FBCV_RAM_Addr_B[1]~2_combout ,
\inst8|inst1|FBCV_RAM_Addr_B[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst8|inst|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "Project_V1:inst8|FBCV_RAM:inst|altsyncram:altsyncram_component|altsyncram_jfo1:auto_generated|ALTSYNCRAM";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 4096;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 4095;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 4096;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 16;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst8|MUX_RS|$00000|auto_generated|result_node[7]~8 (
// Equation(s):
// \inst8|MUX_RS|$00000|auto_generated|result_node[7]~8_combout  = (\inst8|inst|altsyncram_component|auto_generated|q_b [7] & (((!\inst8|inst1|Equal4~2_combout ) # (!\inst8|inst1|Equal4~1_combout )) # (!\inst8|inst1|Equal4~0_combout )))

	.dataa(\inst8|inst|altsyncram_component|auto_generated|q_b [7]),
	.datab(\inst8|inst1|Equal4~0_combout ),
	.datac(\inst8|inst1|Equal4~1_combout ),
	.datad(\inst8|inst1|Equal4~2_combout ),
	.cin(gnd),
	.combout(\inst8|MUX_RS|$00000|auto_generated|result_node[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|MUX_RS|$00000|auto_generated|result_node[7]~8 .lut_mask = 16'h2AAA;
defparam \inst8|MUX_RS|$00000|auto_generated|result_node[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst8|ALU|auto_generated|result[8]~16 (
// Equation(s):
// \inst8|ALU|auto_generated|result[8]~16_combout  = ((\inst8|MUX_RS|$00000|auto_generated|result_node[8]~7_combout  $ (\inst8|MUX_LS|$00000|auto_generated|result_node[8]~7_combout  $ (!\inst8|ALU|auto_generated|result[7]~15 )))) # (GND)
// \inst8|ALU|auto_generated|result[8]~17  = CARRY((\inst8|MUX_RS|$00000|auto_generated|result_node[8]~7_combout  & ((\inst8|MUX_LS|$00000|auto_generated|result_node[8]~7_combout ) # (!\inst8|ALU|auto_generated|result[7]~15 ))) # 
// (!\inst8|MUX_RS|$00000|auto_generated|result_node[8]~7_combout  & (\inst8|MUX_LS|$00000|auto_generated|result_node[8]~7_combout  & !\inst8|ALU|auto_generated|result[7]~15 )))

	.dataa(\inst8|MUX_RS|$00000|auto_generated|result_node[8]~7_combout ),
	.datab(\inst8|MUX_LS|$00000|auto_generated|result_node[8]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|ALU|auto_generated|result[7]~15 ),
	.combout(\inst8|ALU|auto_generated|result[8]~16_combout ),
	.cout(\inst8|ALU|auto_generated|result[8]~17 ));
// synopsys translate_off
defparam \inst8|ALU|auto_generated|result[8]~16 .lut_mask = 16'h698E;
defparam \inst8|ALU|auto_generated|result[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_ram_block \inst8|inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(!\inst8|inst1|comb~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~input_o ),
	.clk1(\CLOCK~input_o ),
	.ena0(!\inst8|inst1|comb~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst8|ALU|auto_generated|result[8]~16_combout }),
	.portaaddr({\inst8|inst1|FBCV_RAM_Addr_A[11]~20_combout ,\inst8|inst1|FBCV_RAM_Addr_A[10]~18_combout ,\inst8|inst1|FBCV_RAM_Addr_A[9]~16_combout ,\inst8|inst1|FBCV_RAM_Addr_A[8]~14_combout ,\inst8|inst1|FBCV_RAM_Addr_A[7]~12_combout ,
\inst8|inst1|FBCV_RAM_Addr_A[6]~10_combout ,\inst8|inst1|FBCV_RAM_Addr_A[5]~8_combout ,\inst8|inst1|FBCV_RAM_Addr_A[4]~6_combout ,\inst8|inst1|FBCV_RAM_Addr_A[3]~4_combout ,\inst8|inst1|FBCV_RAM_Addr_A[2]~2_combout ,\inst8|inst1|FBCV_RAM_Addr_A[1]~0_combout ,
\inst8|PC|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst8|inst1|FBCV_RAM_Addr_B[11]~22_combout ,\inst8|inst1|FBCV_RAM_Addr_B[10]~20_combout ,\inst8|inst1|FBCV_RAM_Addr_B[9]~18_combout ,\inst8|inst1|FBCV_RAM_Addr_B[8]~16_combout ,\inst8|inst1|FBCV_RAM_Addr_B[7]~14_combout ,
\inst8|inst1|FBCV_RAM_Addr_B[6]~12_combout ,\inst8|inst1|FBCV_RAM_Addr_B[5]~10_combout ,\inst8|inst1|FBCV_RAM_Addr_B[4]~8_combout ,\inst8|inst1|FBCV_RAM_Addr_B[3]~6_combout ,\inst8|inst1|FBCV_RAM_Addr_B[2]~4_combout ,\inst8|inst1|FBCV_RAM_Addr_B[1]~2_combout ,
\inst8|inst1|FBCV_RAM_Addr_B[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst8|inst|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "Project_V1:inst8|FBCV_RAM:inst|altsyncram:altsyncram_component|altsyncram_jfo1:auto_generated|ALTSYNCRAM";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 4096;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 4095;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 4096;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 16;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst8|MUX_RS|$00000|auto_generated|result_node[8]~7 (
// Equation(s):
// \inst8|MUX_RS|$00000|auto_generated|result_node[8]~7_combout  = (\inst8|inst|altsyncram_component|auto_generated|q_b [8] & (((!\inst8|inst1|Equal4~2_combout ) # (!\inst8|inst1|Equal4~1_combout )) # (!\inst8|inst1|Equal4~0_combout )))

	.dataa(\inst8|inst|altsyncram_component|auto_generated|q_b [8]),
	.datab(\inst8|inst1|Equal4~0_combout ),
	.datac(\inst8|inst1|Equal4~1_combout ),
	.datad(\inst8|inst1|Equal4~2_combout ),
	.cin(gnd),
	.combout(\inst8|MUX_RS|$00000|auto_generated|result_node[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|MUX_RS|$00000|auto_generated|result_node[8]~7 .lut_mask = 16'h2AAA;
defparam \inst8|MUX_RS|$00000|auto_generated|result_node[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst8|ALU|auto_generated|result[9]~18 (
// Equation(s):
// \inst8|ALU|auto_generated|result[9]~18_combout  = (\inst8|MUX_RS|$00000|auto_generated|result_node[9]~6_combout  & ((\inst8|MUX_LS|$00000|auto_generated|result_node[9]~6_combout  & (\inst8|ALU|auto_generated|result[8]~17  & VCC)) # 
// (!\inst8|MUX_LS|$00000|auto_generated|result_node[9]~6_combout  & (!\inst8|ALU|auto_generated|result[8]~17 )))) # (!\inst8|MUX_RS|$00000|auto_generated|result_node[9]~6_combout  & ((\inst8|MUX_LS|$00000|auto_generated|result_node[9]~6_combout  & 
// (!\inst8|ALU|auto_generated|result[8]~17 )) # (!\inst8|MUX_LS|$00000|auto_generated|result_node[9]~6_combout  & ((\inst8|ALU|auto_generated|result[8]~17 ) # (GND)))))
// \inst8|ALU|auto_generated|result[9]~19  = CARRY((\inst8|MUX_RS|$00000|auto_generated|result_node[9]~6_combout  & (!\inst8|MUX_LS|$00000|auto_generated|result_node[9]~6_combout  & !\inst8|ALU|auto_generated|result[8]~17 )) # 
// (!\inst8|MUX_RS|$00000|auto_generated|result_node[9]~6_combout  & ((!\inst8|ALU|auto_generated|result[8]~17 ) # (!\inst8|MUX_LS|$00000|auto_generated|result_node[9]~6_combout ))))

	.dataa(\inst8|MUX_RS|$00000|auto_generated|result_node[9]~6_combout ),
	.datab(\inst8|MUX_LS|$00000|auto_generated|result_node[9]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|ALU|auto_generated|result[8]~17 ),
	.combout(\inst8|ALU|auto_generated|result[9]~18_combout ),
	.cout(\inst8|ALU|auto_generated|result[9]~19 ));
// synopsys translate_off
defparam \inst8|ALU|auto_generated|result[9]~18 .lut_mask = 16'h9617;
defparam \inst8|ALU|auto_generated|result[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_ram_block \inst8|inst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(!\inst8|inst1|comb~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~input_o ),
	.clk1(\CLOCK~input_o ),
	.ena0(!\inst8|inst1|comb~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst8|ALU|auto_generated|result[9]~18_combout }),
	.portaaddr({\inst8|inst1|FBCV_RAM_Addr_A[11]~20_combout ,\inst8|inst1|FBCV_RAM_Addr_A[10]~18_combout ,\inst8|inst1|FBCV_RAM_Addr_A[9]~16_combout ,\inst8|inst1|FBCV_RAM_Addr_A[8]~14_combout ,\inst8|inst1|FBCV_RAM_Addr_A[7]~12_combout ,
\inst8|inst1|FBCV_RAM_Addr_A[6]~10_combout ,\inst8|inst1|FBCV_RAM_Addr_A[5]~8_combout ,\inst8|inst1|FBCV_RAM_Addr_A[4]~6_combout ,\inst8|inst1|FBCV_RAM_Addr_A[3]~4_combout ,\inst8|inst1|FBCV_RAM_Addr_A[2]~2_combout ,\inst8|inst1|FBCV_RAM_Addr_A[1]~0_combout ,
\inst8|PC|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst8|inst1|FBCV_RAM_Addr_B[11]~22_combout ,\inst8|inst1|FBCV_RAM_Addr_B[10]~20_combout ,\inst8|inst1|FBCV_RAM_Addr_B[9]~18_combout ,\inst8|inst1|FBCV_RAM_Addr_B[8]~16_combout ,\inst8|inst1|FBCV_RAM_Addr_B[7]~14_combout ,
\inst8|inst1|FBCV_RAM_Addr_B[6]~12_combout ,\inst8|inst1|FBCV_RAM_Addr_B[5]~10_combout ,\inst8|inst1|FBCV_RAM_Addr_B[4]~8_combout ,\inst8|inst1|FBCV_RAM_Addr_B[3]~6_combout ,\inst8|inst1|FBCV_RAM_Addr_B[2]~4_combout ,\inst8|inst1|FBCV_RAM_Addr_B[1]~2_combout ,
\inst8|inst1|FBCV_RAM_Addr_B[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst8|inst|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "Project_V1:inst8|FBCV_RAM:inst|altsyncram:altsyncram_component|altsyncram_jfo1:auto_generated|ALTSYNCRAM";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 12;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 4095;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 4096;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 12;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 4095;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 4096;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 16;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst8|MUX_RS|$00000|auto_generated|result_node[9]~6 (
// Equation(s):
// \inst8|MUX_RS|$00000|auto_generated|result_node[9]~6_combout  = (\inst8|inst|altsyncram_component|auto_generated|q_b [9] & (((!\inst8|inst1|Equal4~2_combout ) # (!\inst8|inst1|Equal4~1_combout )) # (!\inst8|inst1|Equal4~0_combout )))

	.dataa(\inst8|inst|altsyncram_component|auto_generated|q_b [9]),
	.datab(\inst8|inst1|Equal4~0_combout ),
	.datac(\inst8|inst1|Equal4~1_combout ),
	.datad(\inst8|inst1|Equal4~2_combout ),
	.cin(gnd),
	.combout(\inst8|MUX_RS|$00000|auto_generated|result_node[9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|MUX_RS|$00000|auto_generated|result_node[9]~6 .lut_mask = 16'h2AAA;
defparam \inst8|MUX_RS|$00000|auto_generated|result_node[9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst8|ALU|auto_generated|result[10]~20 (
// Equation(s):
// \inst8|ALU|auto_generated|result[10]~20_combout  = ((\inst8|MUX_RS|$00000|auto_generated|result_node[10]~5_combout  $ (\inst8|MUX_LS|$00000|auto_generated|result_node[10]~5_combout  $ (!\inst8|ALU|auto_generated|result[9]~19 )))) # (GND)
// \inst8|ALU|auto_generated|result[10]~21  = CARRY((\inst8|MUX_RS|$00000|auto_generated|result_node[10]~5_combout  & ((\inst8|MUX_LS|$00000|auto_generated|result_node[10]~5_combout ) # (!\inst8|ALU|auto_generated|result[9]~19 ))) # 
// (!\inst8|MUX_RS|$00000|auto_generated|result_node[10]~5_combout  & (\inst8|MUX_LS|$00000|auto_generated|result_node[10]~5_combout  & !\inst8|ALU|auto_generated|result[9]~19 )))

	.dataa(\inst8|MUX_RS|$00000|auto_generated|result_node[10]~5_combout ),
	.datab(\inst8|MUX_LS|$00000|auto_generated|result_node[10]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|ALU|auto_generated|result[9]~19 ),
	.combout(\inst8|ALU|auto_generated|result[10]~20_combout ),
	.cout(\inst8|ALU|auto_generated|result[10]~21 ));
// synopsys translate_off
defparam \inst8|ALU|auto_generated|result[10]~20 .lut_mask = 16'h698E;
defparam \inst8|ALU|auto_generated|result[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_ram_block \inst8|inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(!\inst8|inst1|comb~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~input_o ),
	.clk1(\CLOCK~input_o ),
	.ena0(!\inst8|inst1|comb~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst8|ALU|auto_generated|result[10]~20_combout }),
	.portaaddr({\inst8|inst1|FBCV_RAM_Addr_A[11]~20_combout ,\inst8|inst1|FBCV_RAM_Addr_A[10]~18_combout ,\inst8|inst1|FBCV_RAM_Addr_A[9]~16_combout ,\inst8|inst1|FBCV_RAM_Addr_A[8]~14_combout ,\inst8|inst1|FBCV_RAM_Addr_A[7]~12_combout ,
\inst8|inst1|FBCV_RAM_Addr_A[6]~10_combout ,\inst8|inst1|FBCV_RAM_Addr_A[5]~8_combout ,\inst8|inst1|FBCV_RAM_Addr_A[4]~6_combout ,\inst8|inst1|FBCV_RAM_Addr_A[3]~4_combout ,\inst8|inst1|FBCV_RAM_Addr_A[2]~2_combout ,\inst8|inst1|FBCV_RAM_Addr_A[1]~0_combout ,
\inst8|PC|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst8|inst1|FBCV_RAM_Addr_B[11]~22_combout ,\inst8|inst1|FBCV_RAM_Addr_B[10]~20_combout ,\inst8|inst1|FBCV_RAM_Addr_B[9]~18_combout ,\inst8|inst1|FBCV_RAM_Addr_B[8]~16_combout ,\inst8|inst1|FBCV_RAM_Addr_B[7]~14_combout ,
\inst8|inst1|FBCV_RAM_Addr_B[6]~12_combout ,\inst8|inst1|FBCV_RAM_Addr_B[5]~10_combout ,\inst8|inst1|FBCV_RAM_Addr_B[4]~8_combout ,\inst8|inst1|FBCV_RAM_Addr_B[3]~6_combout ,\inst8|inst1|FBCV_RAM_Addr_B[2]~4_combout ,\inst8|inst1|FBCV_RAM_Addr_B[1]~2_combout ,
\inst8|inst1|FBCV_RAM_Addr_B[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst8|inst|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "Project_V1:inst8|FBCV_RAM:inst|altsyncram:altsyncram_component|altsyncram_jfo1:auto_generated|ALTSYNCRAM";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 4096;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 4095;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 4096;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 16;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst8|MUX_RS|$00000|auto_generated|result_node[10]~5 (
// Equation(s):
// \inst8|MUX_RS|$00000|auto_generated|result_node[10]~5_combout  = (\inst8|inst|altsyncram_component|auto_generated|q_b [10] & (((!\inst8|inst1|Equal4~2_combout ) # (!\inst8|inst1|Equal4~1_combout )) # (!\inst8|inst1|Equal4~0_combout )))

	.dataa(\inst8|inst|altsyncram_component|auto_generated|q_b [10]),
	.datab(\inst8|inst1|Equal4~0_combout ),
	.datac(\inst8|inst1|Equal4~1_combout ),
	.datad(\inst8|inst1|Equal4~2_combout ),
	.cin(gnd),
	.combout(\inst8|MUX_RS|$00000|auto_generated|result_node[10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|MUX_RS|$00000|auto_generated|result_node[10]~5 .lut_mask = 16'h2AAA;
defparam \inst8|MUX_RS|$00000|auto_generated|result_node[10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst8|ALU|auto_generated|result[11]~22 (
// Equation(s):
// \inst8|ALU|auto_generated|result[11]~22_combout  = (\inst8|MUX_RS|$00000|auto_generated|result_node[11]~4_combout  & ((\inst8|MUX_LS|$00000|auto_generated|result_node[11]~4_combout  & (\inst8|ALU|auto_generated|result[10]~21  & VCC)) # 
// (!\inst8|MUX_LS|$00000|auto_generated|result_node[11]~4_combout  & (!\inst8|ALU|auto_generated|result[10]~21 )))) # (!\inst8|MUX_RS|$00000|auto_generated|result_node[11]~4_combout  & ((\inst8|MUX_LS|$00000|auto_generated|result_node[11]~4_combout  & 
// (!\inst8|ALU|auto_generated|result[10]~21 )) # (!\inst8|MUX_LS|$00000|auto_generated|result_node[11]~4_combout  & ((\inst8|ALU|auto_generated|result[10]~21 ) # (GND)))))
// \inst8|ALU|auto_generated|result[11]~23  = CARRY((\inst8|MUX_RS|$00000|auto_generated|result_node[11]~4_combout  & (!\inst8|MUX_LS|$00000|auto_generated|result_node[11]~4_combout  & !\inst8|ALU|auto_generated|result[10]~21 )) # 
// (!\inst8|MUX_RS|$00000|auto_generated|result_node[11]~4_combout  & ((!\inst8|ALU|auto_generated|result[10]~21 ) # (!\inst8|MUX_LS|$00000|auto_generated|result_node[11]~4_combout ))))

	.dataa(\inst8|MUX_RS|$00000|auto_generated|result_node[11]~4_combout ),
	.datab(\inst8|MUX_LS|$00000|auto_generated|result_node[11]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|ALU|auto_generated|result[10]~21 ),
	.combout(\inst8|ALU|auto_generated|result[11]~22_combout ),
	.cout(\inst8|ALU|auto_generated|result[11]~23 ));
// synopsys translate_off
defparam \inst8|ALU|auto_generated|result[11]~22 .lut_mask = 16'h9617;
defparam \inst8|ALU|auto_generated|result[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_ram_block \inst8|inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(!\inst8|inst1|comb~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~input_o ),
	.clk1(\CLOCK~input_o ),
	.ena0(!\inst8|inst1|comb~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst8|ALU|auto_generated|result[11]~22_combout }),
	.portaaddr({\inst8|inst1|FBCV_RAM_Addr_A[11]~20_combout ,\inst8|inst1|FBCV_RAM_Addr_A[10]~18_combout ,\inst8|inst1|FBCV_RAM_Addr_A[9]~16_combout ,\inst8|inst1|FBCV_RAM_Addr_A[8]~14_combout ,\inst8|inst1|FBCV_RAM_Addr_A[7]~12_combout ,
\inst8|inst1|FBCV_RAM_Addr_A[6]~10_combout ,\inst8|inst1|FBCV_RAM_Addr_A[5]~8_combout ,\inst8|inst1|FBCV_RAM_Addr_A[4]~6_combout ,\inst8|inst1|FBCV_RAM_Addr_A[3]~4_combout ,\inst8|inst1|FBCV_RAM_Addr_A[2]~2_combout ,\inst8|inst1|FBCV_RAM_Addr_A[1]~0_combout ,
\inst8|PC|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst8|inst1|FBCV_RAM_Addr_B[11]~22_combout ,\inst8|inst1|FBCV_RAM_Addr_B[10]~20_combout ,\inst8|inst1|FBCV_RAM_Addr_B[9]~18_combout ,\inst8|inst1|FBCV_RAM_Addr_B[8]~16_combout ,\inst8|inst1|FBCV_RAM_Addr_B[7]~14_combout ,
\inst8|inst1|FBCV_RAM_Addr_B[6]~12_combout ,\inst8|inst1|FBCV_RAM_Addr_B[5]~10_combout ,\inst8|inst1|FBCV_RAM_Addr_B[4]~8_combout ,\inst8|inst1|FBCV_RAM_Addr_B[3]~6_combout ,\inst8|inst1|FBCV_RAM_Addr_B[2]~4_combout ,\inst8|inst1|FBCV_RAM_Addr_B[1]~2_combout ,
\inst8|inst1|FBCV_RAM_Addr_B[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst8|inst|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "Project_V1:inst8|FBCV_RAM:inst|altsyncram:altsyncram_component|altsyncram_jfo1:auto_generated|ALTSYNCRAM";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 12;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 4095;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 4096;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 12;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 4095;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 4096;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 16;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst8|MUX_RS|$00000|auto_generated|result_node[11]~4 (
// Equation(s):
// \inst8|MUX_RS|$00000|auto_generated|result_node[11]~4_combout  = (\inst8|inst|altsyncram_component|auto_generated|q_b [11] & (((!\inst8|inst1|Equal4~2_combout ) # (!\inst8|inst1|Equal4~1_combout )) # (!\inst8|inst1|Equal4~0_combout )))

	.dataa(\inst8|inst|altsyncram_component|auto_generated|q_b [11]),
	.datab(\inst8|inst1|Equal4~0_combout ),
	.datac(\inst8|inst1|Equal4~1_combout ),
	.datad(\inst8|inst1|Equal4~2_combout ),
	.cin(gnd),
	.combout(\inst8|MUX_RS|$00000|auto_generated|result_node[11]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|MUX_RS|$00000|auto_generated|result_node[11]~4 .lut_mask = 16'h2AAA;
defparam \inst8|MUX_RS|$00000|auto_generated|result_node[11]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst8|ALU|auto_generated|result[12]~24 (
// Equation(s):
// \inst8|ALU|auto_generated|result[12]~24_combout  = ((\inst8|MUX_RS|$00000|auto_generated|result_node[12]~3_combout  $ (\inst8|MUX_LS|$00000|auto_generated|result_node[12]~3_combout  $ (!\inst8|ALU|auto_generated|result[11]~23 )))) # (GND)
// \inst8|ALU|auto_generated|result[12]~25  = CARRY((\inst8|MUX_RS|$00000|auto_generated|result_node[12]~3_combout  & ((\inst8|MUX_LS|$00000|auto_generated|result_node[12]~3_combout ) # (!\inst8|ALU|auto_generated|result[11]~23 ))) # 
// (!\inst8|MUX_RS|$00000|auto_generated|result_node[12]~3_combout  & (\inst8|MUX_LS|$00000|auto_generated|result_node[12]~3_combout  & !\inst8|ALU|auto_generated|result[11]~23 )))

	.dataa(\inst8|MUX_RS|$00000|auto_generated|result_node[12]~3_combout ),
	.datab(\inst8|MUX_LS|$00000|auto_generated|result_node[12]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|ALU|auto_generated|result[11]~23 ),
	.combout(\inst8|ALU|auto_generated|result[12]~24_combout ),
	.cout(\inst8|ALU|auto_generated|result[12]~25 ));
// synopsys translate_off
defparam \inst8|ALU|auto_generated|result[12]~24 .lut_mask = 16'h698E;
defparam \inst8|ALU|auto_generated|result[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_ram_block \inst8|inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(!\inst8|inst1|comb~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~input_o ),
	.clk1(\CLOCK~input_o ),
	.ena0(!\inst8|inst1|comb~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst8|ALU|auto_generated|result[12]~24_combout }),
	.portaaddr({\inst8|inst1|FBCV_RAM_Addr_A[11]~20_combout ,\inst8|inst1|FBCV_RAM_Addr_A[10]~18_combout ,\inst8|inst1|FBCV_RAM_Addr_A[9]~16_combout ,\inst8|inst1|FBCV_RAM_Addr_A[8]~14_combout ,\inst8|inst1|FBCV_RAM_Addr_A[7]~12_combout ,
\inst8|inst1|FBCV_RAM_Addr_A[6]~10_combout ,\inst8|inst1|FBCV_RAM_Addr_A[5]~8_combout ,\inst8|inst1|FBCV_RAM_Addr_A[4]~6_combout ,\inst8|inst1|FBCV_RAM_Addr_A[3]~4_combout ,\inst8|inst1|FBCV_RAM_Addr_A[2]~2_combout ,\inst8|inst1|FBCV_RAM_Addr_A[1]~0_combout ,
\inst8|PC|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst8|inst1|FBCV_RAM_Addr_B[11]~22_combout ,\inst8|inst1|FBCV_RAM_Addr_B[10]~20_combout ,\inst8|inst1|FBCV_RAM_Addr_B[9]~18_combout ,\inst8|inst1|FBCV_RAM_Addr_B[8]~16_combout ,\inst8|inst1|FBCV_RAM_Addr_B[7]~14_combout ,
\inst8|inst1|FBCV_RAM_Addr_B[6]~12_combout ,\inst8|inst1|FBCV_RAM_Addr_B[5]~10_combout ,\inst8|inst1|FBCV_RAM_Addr_B[4]~8_combout ,\inst8|inst1|FBCV_RAM_Addr_B[3]~6_combout ,\inst8|inst1|FBCV_RAM_Addr_B[2]~4_combout ,\inst8|inst1|FBCV_RAM_Addr_B[1]~2_combout ,
\inst8|inst1|FBCV_RAM_Addr_B[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst8|inst|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "Project_V1:inst8|FBCV_RAM:inst|altsyncram:altsyncram_component|altsyncram_jfo1:auto_generated|ALTSYNCRAM";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 4096;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 4095;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 4096;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 16;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst8|MUX_RS|$00000|auto_generated|result_node[12]~3 (
// Equation(s):
// \inst8|MUX_RS|$00000|auto_generated|result_node[12]~3_combout  = (\inst8|inst|altsyncram_component|auto_generated|q_b [12] & (((!\inst8|inst1|Equal4~2_combout ) # (!\inst8|inst1|Equal4~1_combout )) # (!\inst8|inst1|Equal4~0_combout )))

	.dataa(\inst8|inst|altsyncram_component|auto_generated|q_b [12]),
	.datab(\inst8|inst1|Equal4~0_combout ),
	.datac(\inst8|inst1|Equal4~1_combout ),
	.datad(\inst8|inst1|Equal4~2_combout ),
	.cin(gnd),
	.combout(\inst8|MUX_RS|$00000|auto_generated|result_node[12]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|MUX_RS|$00000|auto_generated|result_node[12]~3 .lut_mask = 16'h2AAA;
defparam \inst8|MUX_RS|$00000|auto_generated|result_node[12]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst8|ALU|auto_generated|result[13]~26 (
// Equation(s):
// \inst8|ALU|auto_generated|result[13]~26_combout  = (\inst8|MUX_RS|$00000|auto_generated|result_node[13]~2_combout  & ((\inst8|MUX_LS|$00000|auto_generated|result_node[13]~2_combout  & (\inst8|ALU|auto_generated|result[12]~25  & VCC)) # 
// (!\inst8|MUX_LS|$00000|auto_generated|result_node[13]~2_combout  & (!\inst8|ALU|auto_generated|result[12]~25 )))) # (!\inst8|MUX_RS|$00000|auto_generated|result_node[13]~2_combout  & ((\inst8|MUX_LS|$00000|auto_generated|result_node[13]~2_combout  & 
// (!\inst8|ALU|auto_generated|result[12]~25 )) # (!\inst8|MUX_LS|$00000|auto_generated|result_node[13]~2_combout  & ((\inst8|ALU|auto_generated|result[12]~25 ) # (GND)))))
// \inst8|ALU|auto_generated|result[13]~27  = CARRY((\inst8|MUX_RS|$00000|auto_generated|result_node[13]~2_combout  & (!\inst8|MUX_LS|$00000|auto_generated|result_node[13]~2_combout  & !\inst8|ALU|auto_generated|result[12]~25 )) # 
// (!\inst8|MUX_RS|$00000|auto_generated|result_node[13]~2_combout  & ((!\inst8|ALU|auto_generated|result[12]~25 ) # (!\inst8|MUX_LS|$00000|auto_generated|result_node[13]~2_combout ))))

	.dataa(\inst8|MUX_RS|$00000|auto_generated|result_node[13]~2_combout ),
	.datab(\inst8|MUX_LS|$00000|auto_generated|result_node[13]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|ALU|auto_generated|result[12]~25 ),
	.combout(\inst8|ALU|auto_generated|result[13]~26_combout ),
	.cout(\inst8|ALU|auto_generated|result[13]~27 ));
// synopsys translate_off
defparam \inst8|ALU|auto_generated|result[13]~26 .lut_mask = 16'h9617;
defparam \inst8|ALU|auto_generated|result[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_ram_block \inst8|inst|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(!\inst8|inst1|comb~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~input_o ),
	.clk1(\CLOCK~input_o ),
	.ena0(!\inst8|inst1|comb~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst8|ALU|auto_generated|result[13]~26_combout }),
	.portaaddr({\inst8|inst1|FBCV_RAM_Addr_A[11]~20_combout ,\inst8|inst1|FBCV_RAM_Addr_A[10]~18_combout ,\inst8|inst1|FBCV_RAM_Addr_A[9]~16_combout ,\inst8|inst1|FBCV_RAM_Addr_A[8]~14_combout ,\inst8|inst1|FBCV_RAM_Addr_A[7]~12_combout ,
\inst8|inst1|FBCV_RAM_Addr_A[6]~10_combout ,\inst8|inst1|FBCV_RAM_Addr_A[5]~8_combout ,\inst8|inst1|FBCV_RAM_Addr_A[4]~6_combout ,\inst8|inst1|FBCV_RAM_Addr_A[3]~4_combout ,\inst8|inst1|FBCV_RAM_Addr_A[2]~2_combout ,\inst8|inst1|FBCV_RAM_Addr_A[1]~0_combout ,
\inst8|PC|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst8|inst1|FBCV_RAM_Addr_B[11]~22_combout ,\inst8|inst1|FBCV_RAM_Addr_B[10]~20_combout ,\inst8|inst1|FBCV_RAM_Addr_B[9]~18_combout ,\inst8|inst1|FBCV_RAM_Addr_B[8]~16_combout ,\inst8|inst1|FBCV_RAM_Addr_B[7]~14_combout ,
\inst8|inst1|FBCV_RAM_Addr_B[6]~12_combout ,\inst8|inst1|FBCV_RAM_Addr_B[5]~10_combout ,\inst8|inst1|FBCV_RAM_Addr_B[4]~8_combout ,\inst8|inst1|FBCV_RAM_Addr_B[3]~6_combout ,\inst8|inst1|FBCV_RAM_Addr_B[2]~4_combout ,\inst8|inst1|FBCV_RAM_Addr_B[1]~2_combout ,
\inst8|inst1|FBCV_RAM_Addr_B[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst8|inst|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "Project_V1:inst8|FBCV_RAM:inst|altsyncram:altsyncram_component|altsyncram_jfo1:auto_generated|ALTSYNCRAM";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 12;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 4095;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 4096;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 12;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 4095;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 4096;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 16;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst8|MUX_RS|$00000|auto_generated|result_node[13]~2 (
// Equation(s):
// \inst8|MUX_RS|$00000|auto_generated|result_node[13]~2_combout  = (\inst8|inst|altsyncram_component|auto_generated|q_b [13] & (((!\inst8|inst1|Equal4~2_combout ) # (!\inst8|inst1|Equal4~1_combout )) # (!\inst8|inst1|Equal4~0_combout )))

	.dataa(\inst8|inst|altsyncram_component|auto_generated|q_b [13]),
	.datab(\inst8|inst1|Equal4~0_combout ),
	.datac(\inst8|inst1|Equal4~1_combout ),
	.datad(\inst8|inst1|Equal4~2_combout ),
	.cin(gnd),
	.combout(\inst8|MUX_RS|$00000|auto_generated|result_node[13]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|MUX_RS|$00000|auto_generated|result_node[13]~2 .lut_mask = 16'h2AAA;
defparam \inst8|MUX_RS|$00000|auto_generated|result_node[13]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst8|ALU|auto_generated|result[14]~28 (
// Equation(s):
// \inst8|ALU|auto_generated|result[14]~28_combout  = ((\inst8|MUX_RS|$00000|auto_generated|result_node[14]~1_combout  $ (\inst8|MUX_LS|$00000|auto_generated|result_node[14]~1_combout  $ (!\inst8|ALU|auto_generated|result[13]~27 )))) # (GND)
// \inst8|ALU|auto_generated|result[14]~29  = CARRY((\inst8|MUX_RS|$00000|auto_generated|result_node[14]~1_combout  & ((\inst8|MUX_LS|$00000|auto_generated|result_node[14]~1_combout ) # (!\inst8|ALU|auto_generated|result[13]~27 ))) # 
// (!\inst8|MUX_RS|$00000|auto_generated|result_node[14]~1_combout  & (\inst8|MUX_LS|$00000|auto_generated|result_node[14]~1_combout  & !\inst8|ALU|auto_generated|result[13]~27 )))

	.dataa(\inst8|MUX_RS|$00000|auto_generated|result_node[14]~1_combout ),
	.datab(\inst8|MUX_LS|$00000|auto_generated|result_node[14]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|ALU|auto_generated|result[13]~27 ),
	.combout(\inst8|ALU|auto_generated|result[14]~28_combout ),
	.cout(\inst8|ALU|auto_generated|result[14]~29 ));
// synopsys translate_off
defparam \inst8|ALU|auto_generated|result[14]~28 .lut_mask = 16'h698E;
defparam \inst8|ALU|auto_generated|result[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_ram_block \inst8|inst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(!\inst8|inst1|comb~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~input_o ),
	.clk1(\CLOCK~input_o ),
	.ena0(!\inst8|inst1|comb~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst8|ALU|auto_generated|result[14]~28_combout }),
	.portaaddr({\inst8|inst1|FBCV_RAM_Addr_A[11]~20_combout ,\inst8|inst1|FBCV_RAM_Addr_A[10]~18_combout ,\inst8|inst1|FBCV_RAM_Addr_A[9]~16_combout ,\inst8|inst1|FBCV_RAM_Addr_A[8]~14_combout ,\inst8|inst1|FBCV_RAM_Addr_A[7]~12_combout ,
\inst8|inst1|FBCV_RAM_Addr_A[6]~10_combout ,\inst8|inst1|FBCV_RAM_Addr_A[5]~8_combout ,\inst8|inst1|FBCV_RAM_Addr_A[4]~6_combout ,\inst8|inst1|FBCV_RAM_Addr_A[3]~4_combout ,\inst8|inst1|FBCV_RAM_Addr_A[2]~2_combout ,\inst8|inst1|FBCV_RAM_Addr_A[1]~0_combout ,
\inst8|PC|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst8|inst1|FBCV_RAM_Addr_B[11]~22_combout ,\inst8|inst1|FBCV_RAM_Addr_B[10]~20_combout ,\inst8|inst1|FBCV_RAM_Addr_B[9]~18_combout ,\inst8|inst1|FBCV_RAM_Addr_B[8]~16_combout ,\inst8|inst1|FBCV_RAM_Addr_B[7]~14_combout ,
\inst8|inst1|FBCV_RAM_Addr_B[6]~12_combout ,\inst8|inst1|FBCV_RAM_Addr_B[5]~10_combout ,\inst8|inst1|FBCV_RAM_Addr_B[4]~8_combout ,\inst8|inst1|FBCV_RAM_Addr_B[3]~6_combout ,\inst8|inst1|FBCV_RAM_Addr_B[2]~4_combout ,\inst8|inst1|FBCV_RAM_Addr_B[1]~2_combout ,
\inst8|inst1|FBCV_RAM_Addr_B[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst8|inst|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "Project_V1:inst8|FBCV_RAM:inst|altsyncram:altsyncram_component|altsyncram_jfo1:auto_generated|ALTSYNCRAM";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 4096;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 4095;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 4096;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 16;
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \inst8|inst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst8|MUX_RS|$00000|auto_generated|result_node[14]~1 (
// Equation(s):
// \inst8|MUX_RS|$00000|auto_generated|result_node[14]~1_combout  = (\inst8|inst|altsyncram_component|auto_generated|q_b [14] & (((!\inst8|inst1|Equal4~2_combout ) # (!\inst8|inst1|Equal4~1_combout )) # (!\inst8|inst1|Equal4~0_combout )))

	.dataa(\inst8|inst|altsyncram_component|auto_generated|q_b [14]),
	.datab(\inst8|inst1|Equal4~0_combout ),
	.datac(\inst8|inst1|Equal4~1_combout ),
	.datad(\inst8|inst1|Equal4~2_combout ),
	.cin(gnd),
	.combout(\inst8|MUX_RS|$00000|auto_generated|result_node[14]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|MUX_RS|$00000|auto_generated|result_node[14]~1 .lut_mask = 16'h2AAA;
defparam \inst8|MUX_RS|$00000|auto_generated|result_node[14]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst8|ALU|auto_generated|result[15]~30 (
// Equation(s):
// \inst8|ALU|auto_generated|result[15]~30_combout  = \inst8|MUX_RS|$00000|auto_generated|result_node[15]~0_combout  $ (\inst8|MUX_LS|$00000|auto_generated|result_node[15]~0_combout  $ (\inst8|ALU|auto_generated|result[14]~29 ))

	.dataa(\inst8|MUX_RS|$00000|auto_generated|result_node[15]~0_combout ),
	.datab(\inst8|MUX_LS|$00000|auto_generated|result_node[15]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst8|ALU|auto_generated|result[14]~29 ),
	.combout(\inst8|ALU|auto_generated|result[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|ALU|auto_generated|result[15]~30 .lut_mask = 16'h9696;
defparam \inst8|ALU|auto_generated|result[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst8|PREV_SUM|dffs[15] (
	.clk(\CLOCK~input_o ),
	.d(vcc),
	.asdata(\inst8|ALU|auto_generated|result[15]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|PREV_SUM|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|PREV_SUM|dffs[15] .is_wysiwyg = "true";
defparam \inst8|PREV_SUM|dffs[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst8|MUX_LS|$00000|auto_generated|result_node[15]~0 (
// Equation(s):
// \inst8|MUX_LS|$00000|auto_generated|result_node[15]~0_combout  = (\inst8|PREV_SUM|dffs [15] & (((!\inst8|inst1|Equal3~2_combout ) # (!\inst8|inst1|Equal3~1_combout )) # (!\inst8|inst1|Equal3~0_combout )))

	.dataa(\inst8|PREV_SUM|dffs [15]),
	.datab(\inst8|inst1|Equal3~0_combout ),
	.datac(\inst8|inst1|Equal3~1_combout ),
	.datad(\inst8|inst1|Equal3~2_combout ),
	.cin(gnd),
	.combout(\inst8|MUX_LS|$00000|auto_generated|result_node[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|MUX_LS|$00000|auto_generated|result_node[15]~0 .lut_mask = 16'h2AAA;
defparam \inst8|MUX_LS|$00000|auto_generated|result_node[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst1|FBCV_Reg[15]~0 (
// Equation(s):
// \inst8|inst1|FBCV_Reg[15]~0_combout  = (\inst8|inst1|Equal0~3_combout ) # (((!\inst8|inst1|comb~0_combout ) # (!\inst8|inst1|Equal2~7_combout )) # (!\inst8|inst1|Equal2~4_combout ))

	.dataa(\inst8|inst1|Equal0~3_combout ),
	.datab(\inst8|inst1|Equal2~4_combout ),
	.datac(\inst8|inst1|Equal2~7_combout ),
	.datad(\inst8|inst1|comb~0_combout ),
	.cin(gnd),
	.combout(\inst8|inst1|FBCV_Reg[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst1|FBCV_Reg[15]~0 .lut_mask = 16'hBFFF;
defparam \inst8|inst1|FBCV_Reg[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst1|FBCV_Reg[15]~1 (
// Equation(s):
// \inst8|inst1|FBCV_Reg[15]~1_combout  = (\inst8|ALU|auto_generated|result[15]~30_combout  & !\inst8|inst1|FBCV_Reg[15]~0_combout )

	.dataa(\inst8|ALU|auto_generated|result[15]~30_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|inst1|FBCV_Reg[15]~0_combout ),
	.cin(gnd),
	.combout(\inst8|inst1|FBCV_Reg[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst1|FBCV_Reg[15]~1 .lut_mask = 16'h00AA;
defparam \inst8|inst1|FBCV_Reg[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst1|FBCV_Reg[14]~2 (
// Equation(s):
// \inst8|inst1|FBCV_Reg[14]~2_combout  = (\inst8|ALU|auto_generated|result[14]~28_combout  & !\inst8|inst1|FBCV_Reg[15]~0_combout )

	.dataa(\inst8|ALU|auto_generated|result[14]~28_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|inst1|FBCV_Reg[15]~0_combout ),
	.cin(gnd),
	.combout(\inst8|inst1|FBCV_Reg[14]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst1|FBCV_Reg[14]~2 .lut_mask = 16'h00AA;
defparam \inst8|inst1|FBCV_Reg[14]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst1|FBCV_Reg[13]~3 (
// Equation(s):
// \inst8|inst1|FBCV_Reg[13]~3_combout  = (\inst8|ALU|auto_generated|result[13]~26_combout  & !\inst8|inst1|FBCV_Reg[15]~0_combout )

	.dataa(\inst8|ALU|auto_generated|result[13]~26_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|inst1|FBCV_Reg[15]~0_combout ),
	.cin(gnd),
	.combout(\inst8|inst1|FBCV_Reg[13]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst1|FBCV_Reg[13]~3 .lut_mask = 16'h00AA;
defparam \inst8|inst1|FBCV_Reg[13]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst1|FBCV_Reg[12]~4 (
// Equation(s):
// \inst8|inst1|FBCV_Reg[12]~4_combout  = (\inst8|ALU|auto_generated|result[12]~24_combout  & !\inst8|inst1|FBCV_Reg[15]~0_combout )

	.dataa(\inst8|ALU|auto_generated|result[12]~24_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|inst1|FBCV_Reg[15]~0_combout ),
	.cin(gnd),
	.combout(\inst8|inst1|FBCV_Reg[12]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst1|FBCV_Reg[12]~4 .lut_mask = 16'h00AA;
defparam \inst8|inst1|FBCV_Reg[12]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst1|FBCV_Reg[11]~5 (
// Equation(s):
// \inst8|inst1|FBCV_Reg[11]~5_combout  = (\inst8|ALU|auto_generated|result[11]~22_combout  & !\inst8|inst1|FBCV_Reg[15]~0_combout )

	.dataa(\inst8|ALU|auto_generated|result[11]~22_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|inst1|FBCV_Reg[15]~0_combout ),
	.cin(gnd),
	.combout(\inst8|inst1|FBCV_Reg[11]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst1|FBCV_Reg[11]~5 .lut_mask = 16'h00AA;
defparam \inst8|inst1|FBCV_Reg[11]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst1|FBCV_Reg[10]~6 (
// Equation(s):
// \inst8|inst1|FBCV_Reg[10]~6_combout  = (\inst8|ALU|auto_generated|result[10]~20_combout  & !\inst8|inst1|FBCV_Reg[15]~0_combout )

	.dataa(\inst8|ALU|auto_generated|result[10]~20_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|inst1|FBCV_Reg[15]~0_combout ),
	.cin(gnd),
	.combout(\inst8|inst1|FBCV_Reg[10]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst1|FBCV_Reg[10]~6 .lut_mask = 16'h00AA;
defparam \inst8|inst1|FBCV_Reg[10]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst1|FBCV_Reg[9]~7 (
// Equation(s):
// \inst8|inst1|FBCV_Reg[9]~7_combout  = (\inst8|ALU|auto_generated|result[9]~18_combout  & !\inst8|inst1|FBCV_Reg[15]~0_combout )

	.dataa(\inst8|ALU|auto_generated|result[9]~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|inst1|FBCV_Reg[15]~0_combout ),
	.cin(gnd),
	.combout(\inst8|inst1|FBCV_Reg[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst1|FBCV_Reg[9]~7 .lut_mask = 16'h00AA;
defparam \inst8|inst1|FBCV_Reg[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst1|FBCV_Reg[8]~8 (
// Equation(s):
// \inst8|inst1|FBCV_Reg[8]~8_combout  = (\inst8|ALU|auto_generated|result[8]~16_combout  & !\inst8|inst1|FBCV_Reg[15]~0_combout )

	.dataa(\inst8|ALU|auto_generated|result[8]~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|inst1|FBCV_Reg[15]~0_combout ),
	.cin(gnd),
	.combout(\inst8|inst1|FBCV_Reg[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst1|FBCV_Reg[8]~8 .lut_mask = 16'h00AA;
defparam \inst8|inst1|FBCV_Reg[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst1|FBCV_Reg[7]~9 (
// Equation(s):
// \inst8|inst1|FBCV_Reg[7]~9_combout  = (\inst8|ALU|auto_generated|result[7]~14_combout  & !\inst8|inst1|FBCV_Reg[15]~0_combout )

	.dataa(\inst8|ALU|auto_generated|result[7]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|inst1|FBCV_Reg[15]~0_combout ),
	.cin(gnd),
	.combout(\inst8|inst1|FBCV_Reg[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst1|FBCV_Reg[7]~9 .lut_mask = 16'h00AA;
defparam \inst8|inst1|FBCV_Reg[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst1|FBCV_Reg[6]~10 (
// Equation(s):
// \inst8|inst1|FBCV_Reg[6]~10_combout  = (\inst8|ALU|auto_generated|result[6]~12_combout  & !\inst8|inst1|FBCV_Reg[15]~0_combout )

	.dataa(\inst8|ALU|auto_generated|result[6]~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|inst1|FBCV_Reg[15]~0_combout ),
	.cin(gnd),
	.combout(\inst8|inst1|FBCV_Reg[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst1|FBCV_Reg[6]~10 .lut_mask = 16'h00AA;
defparam \inst8|inst1|FBCV_Reg[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst1|FBCV_Reg[5]~11 (
// Equation(s):
// \inst8|inst1|FBCV_Reg[5]~11_combout  = (\inst8|ALU|auto_generated|result[5]~10_combout  & !\inst8|inst1|FBCV_Reg[15]~0_combout )

	.dataa(\inst8|ALU|auto_generated|result[5]~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|inst1|FBCV_Reg[15]~0_combout ),
	.cin(gnd),
	.combout(\inst8|inst1|FBCV_Reg[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst1|FBCV_Reg[5]~11 .lut_mask = 16'h00AA;
defparam \inst8|inst1|FBCV_Reg[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst1|FBCV_Reg[4]~12 (
// Equation(s):
// \inst8|inst1|FBCV_Reg[4]~12_combout  = (\inst8|ALU|auto_generated|result[4]~8_combout  & !\inst8|inst1|FBCV_Reg[15]~0_combout )

	.dataa(\inst8|ALU|auto_generated|result[4]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|inst1|FBCV_Reg[15]~0_combout ),
	.cin(gnd),
	.combout(\inst8|inst1|FBCV_Reg[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst1|FBCV_Reg[4]~12 .lut_mask = 16'h00AA;
defparam \inst8|inst1|FBCV_Reg[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst1|FBCV_Reg[3]~13 (
// Equation(s):
// \inst8|inst1|FBCV_Reg[3]~13_combout  = (\inst8|ALU|auto_generated|result[3]~6_combout  & !\inst8|inst1|FBCV_Reg[15]~0_combout )

	.dataa(\inst8|ALU|auto_generated|result[3]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|inst1|FBCV_Reg[15]~0_combout ),
	.cin(gnd),
	.combout(\inst8|inst1|FBCV_Reg[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst1|FBCV_Reg[3]~13 .lut_mask = 16'h00AA;
defparam \inst8|inst1|FBCV_Reg[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst1|FBCV_Reg[2]~14 (
// Equation(s):
// \inst8|inst1|FBCV_Reg[2]~14_combout  = (\inst8|ALU|auto_generated|result[2]~4_combout  & !\inst8|inst1|FBCV_Reg[15]~0_combout )

	.dataa(\inst8|ALU|auto_generated|result[2]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|inst1|FBCV_Reg[15]~0_combout ),
	.cin(gnd),
	.combout(\inst8|inst1|FBCV_Reg[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst1|FBCV_Reg[2]~14 .lut_mask = 16'h00AA;
defparam \inst8|inst1|FBCV_Reg[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst1|FBCV_Reg[1]~15 (
// Equation(s):
// \inst8|inst1|FBCV_Reg[1]~15_combout  = (\inst8|ALU|auto_generated|result[1]~2_combout  & !\inst8|inst1|FBCV_Reg[15]~0_combout )

	.dataa(\inst8|ALU|auto_generated|result[1]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|inst1|FBCV_Reg[15]~0_combout ),
	.cin(gnd),
	.combout(\inst8|inst1|FBCV_Reg[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst1|FBCV_Reg[1]~15 .lut_mask = 16'h00AA;
defparam \inst8|inst1|FBCV_Reg[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst8|inst1|FBCV_Reg[0]~16 (
// Equation(s):
// \inst8|inst1|FBCV_Reg[0]~16_combout  = (\inst8|inst1|FBCV_Reg[15]~0_combout  & (\inst8|inst1|comb~1_combout )) # (!\inst8|inst1|FBCV_Reg[15]~0_combout  & ((\inst8|ALU|auto_generated|result[0]~0_combout )))

	.dataa(\inst8|inst1|comb~1_combout ),
	.datab(\inst8|ALU|auto_generated|result[0]~0_combout ),
	.datac(gnd),
	.datad(\inst8|inst1|FBCV_Reg[15]~0_combout ),
	.cin(gnd),
	.combout(\inst8|inst1|FBCV_Reg[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst1|FBCV_Reg[0]~16 .lut_mask = 16'hAACC;
defparam \inst8|inst1|FBCV_Reg[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \FBCV_IR_PRIME_16_BITS[15]~input (
	.i(FBCV_IR_PRIME_16_BITS[15]),
	.ibar(gnd),
	.o(\FBCV_IR_PRIME_16_BITS[15]~input_o ));
// synopsys translate_off
defparam \FBCV_IR_PRIME_16_BITS[15]~input .bus_hold = "false";
defparam \FBCV_IR_PRIME_16_BITS[15]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \FBCV_IR_PRIME_16_BITS[14]~input (
	.i(FBCV_IR_PRIME_16_BITS[14]),
	.ibar(gnd),
	.o(\FBCV_IR_PRIME_16_BITS[14]~input_o ));
// synopsys translate_off
defparam \FBCV_IR_PRIME_16_BITS[14]~input .bus_hold = "false";
defparam \FBCV_IR_PRIME_16_BITS[14]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \FBCV_IR_PRIME_16_BITS[13]~input (
	.i(FBCV_IR_PRIME_16_BITS[13]),
	.ibar(gnd),
	.o(\FBCV_IR_PRIME_16_BITS[13]~input_o ));
// synopsys translate_off
defparam \FBCV_IR_PRIME_16_BITS[13]~input .bus_hold = "false";
defparam \FBCV_IR_PRIME_16_BITS[13]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \FBCV_IR_PRIME_16_BITS[12]~input (
	.i(FBCV_IR_PRIME_16_BITS[12]),
	.ibar(gnd),
	.o(\FBCV_IR_PRIME_16_BITS[12]~input_o ));
// synopsys translate_off
defparam \FBCV_IR_PRIME_16_BITS[12]~input .bus_hold = "false";
defparam \FBCV_IR_PRIME_16_BITS[12]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
