#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x28fd6e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x28fd360 .scope module, "tb" "tb" 3 60;
 .timescale -12 -12;
L_0x2925560 .functor NOT 1, L_0x2950520, C4<0>, C4<0>, C4<0>;
L_0x2950300 .functor XOR 2, L_0x29501c0, L_0x2950260, C4<00>, C4<00>;
L_0x2950410 .functor XOR 2, L_0x2950300, L_0x2950370, C4<00>, C4<00>;
v0x294cd90_0 .net "Y2_dut", 0 0, L_0x294f0e0;  1 drivers
v0x294ce50_0 .net "Y2_ref", 0 0, L_0x29170f0;  1 drivers
v0x294cef0_0 .net "Y4_dut", 0 0, L_0x294ff20;  1 drivers
v0x294cfc0_0 .net "Y4_ref", 0 0, L_0x294e470;  1 drivers
v0x294d090_0 .net *"_ivl_10", 1 0, L_0x2950370;  1 drivers
v0x294d180_0 .net *"_ivl_12", 1 0, L_0x2950410;  1 drivers
v0x294d220_0 .net *"_ivl_2", 1 0, L_0x2950120;  1 drivers
v0x294d2e0_0 .net *"_ivl_4", 1 0, L_0x29501c0;  1 drivers
v0x294d3c0_0 .net *"_ivl_6", 1 0, L_0x2950260;  1 drivers
v0x294d4a0_0 .net *"_ivl_8", 1 0, L_0x2950300;  1 drivers
v0x294d580_0 .var "clk", 0 0;
v0x294d620_0 .var/2u "stats1", 223 0;
v0x294d6e0_0 .var/2u "strobe", 0 0;
v0x294d7a0_0 .net "tb_match", 0 0, L_0x2950520;  1 drivers
v0x294d870_0 .net "tb_mismatch", 0 0, L_0x2925560;  1 drivers
v0x294d910_0 .net "w", 0 0, v0x294ad90_0;  1 drivers
v0x294d9b0_0 .net "y", 6 1, v0x294ae30_0;  1 drivers
L_0x2950120 .concat [ 1 1 0 0], L_0x294e470, L_0x29170f0;
L_0x29501c0 .concat [ 1 1 0 0], L_0x294e470, L_0x29170f0;
L_0x2950260 .concat [ 1 1 0 0], L_0x294ff20, L_0x294f0e0;
L_0x2950370 .concat [ 1 1 0 0], L_0x294e470, L_0x29170f0;
L_0x2950520 .cmp/eeq 2, L_0x2950120, L_0x2950410;
S_0x2916420 .scope module, "good1" "reference_module" 3 105, 3 4 0, S_0x28fd360;
 .timescale -12 -12;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y2";
    .port_info 3 /OUTPUT 1 "Y4";
L_0x2901a50 .functor NOT 1, v0x294ad90_0, C4<0>, C4<0>, C4<0>;
L_0x29170f0 .functor AND 1, L_0x294dbd0, L_0x2901a50, C4<1>, C4<1>;
L_0x29255d0 .functor OR 1, L_0x294ddc0, L_0x294de60, C4<0>, C4<0>;
L_0x294e070 .functor OR 1, L_0x29255d0, L_0x294dfa0, C4<0>, C4<0>;
L_0x294e360 .functor OR 1, L_0x294e070, L_0x294e1b0, C4<0>, C4<0>;
L_0x294e470 .functor AND 1, L_0x294e360, v0x294ad90_0, C4<1>, C4<1>;
v0x29256d0_0 .net "Y2", 0 0, L_0x29170f0;  alias, 1 drivers
v0x2925770_0 .net "Y4", 0 0, L_0x294e470;  alias, 1 drivers
v0x2901b60_0 .net *"_ivl_1", 0 0, L_0x294dbd0;  1 drivers
v0x2901c30_0 .net *"_ivl_10", 0 0, L_0x29255d0;  1 drivers
v0x2949da0_0 .net *"_ivl_13", 0 0, L_0x294dfa0;  1 drivers
v0x2949ed0_0 .net *"_ivl_14", 0 0, L_0x294e070;  1 drivers
v0x2949fb0_0 .net *"_ivl_17", 0 0, L_0x294e1b0;  1 drivers
v0x294a090_0 .net *"_ivl_18", 0 0, L_0x294e360;  1 drivers
v0x294a170_0 .net *"_ivl_2", 0 0, L_0x2901a50;  1 drivers
v0x294a2e0_0 .net *"_ivl_7", 0 0, L_0x294ddc0;  1 drivers
v0x294a3c0_0 .net *"_ivl_9", 0 0, L_0x294de60;  1 drivers
v0x294a4a0_0 .net "w", 0 0, v0x294ad90_0;  alias, 1 drivers
v0x294a560_0 .net "y", 6 1, v0x294ae30_0;  alias, 1 drivers
L_0x294dbd0 .part v0x294ae30_0, 0, 1;
L_0x294ddc0 .part v0x294ae30_0, 1, 1;
L_0x294de60 .part v0x294ae30_0, 2, 1;
L_0x294dfa0 .part v0x294ae30_0, 4, 1;
L_0x294e1b0 .part v0x294ae30_0, 5, 1;
S_0x294a6c0 .scope module, "stim1" "stimulus_gen" 3 100, 3 16 0, S_0x28fd360;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 6 "y";
    .port_info 2 /OUTPUT 1 "w";
    .port_info 3 /INPUT 1 "tb_match";
v0x294a920_0 .net "clk", 0 0, v0x294d580_0;  1 drivers
v0x294aa00_0 .var/2s "errored1", 31 0;
v0x294aae0_0 .var/2s "onehot_error", 31 0;
v0x294aba0_0 .net "tb_match", 0 0, L_0x2950520;  alias, 1 drivers
v0x294ac60_0 .var/2s "temp", 31 0;
v0x294ad90_0 .var "w", 0 0;
v0x294ae30_0 .var "y", 6 1;
E_0x2910710/0 .event negedge, v0x294a920_0;
E_0x2910710/1 .event posedge, v0x294a920_0;
E_0x2910710 .event/or E_0x2910710/0, E_0x2910710/1;
S_0x294af30 .scope module, "top_module1" "top_module" 3 111, 4 1 0, S_0x28fd360;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y2";
    .port_info 3 /OUTPUT 1 "Y4";
L_0x294e660 .functor NOT 1, v0x294ad90_0, C4<0>, C4<0>, C4<0>;
L_0x294e6d0 .functor AND 1, L_0x294e5c0, L_0x294e660, C4<1>, C4<1>;
L_0x294e880 .functor AND 1, L_0x294e7e0, v0x294ad90_0, C4<1>, C4<1>;
L_0x294e940 .functor OR 1, L_0x294e6d0, L_0x294e880, C4<0>, C4<0>;
L_0x294eb20 .functor NOT 1, v0x294ad90_0, C4<0>, C4<0>, C4<0>;
L_0x294eca0 .functor AND 1, L_0x294ea80, L_0x294eb20, C4<1>, C4<1>;
L_0x294edf0 .functor OR 1, L_0x294e940, L_0x294eca0, C4<0>, C4<0>;
L_0x294efd0 .functor AND 1, L_0x294ef00, v0x294ad90_0, C4<1>, C4<1>;
L_0x294f0e0 .functor OR 1, L_0x294edf0, L_0x294efd0, C4<0>, C4<0>;
L_0x294f2e0 .functor NOT 1, v0x294ad90_0, C4<0>, C4<0>, C4<0>;
L_0x294f3b0 .functor AND 1, L_0x294f240, L_0x294f2e0, C4<1>, C4<1>;
L_0x294f550 .functor AND 1, L_0x294f470, v0x294ad90_0, C4<1>, C4<1>;
L_0x294f680 .functor OR 1, L_0x294f3b0, L_0x294f550, C4<0>, C4<0>;
L_0x294f830 .functor NOT 1, v0x294ad90_0, C4<0>, C4<0>, C4<0>;
L_0x294f610 .functor AND 1, L_0x294f790, L_0x294f830, C4<1>, C4<1>;
L_0x294f9c0 .functor OR 1, L_0x294f680, L_0x294f610, C4<0>, C4<0>;
L_0x294fe60 .functor AND 1, L_0x294fb60, v0x294ad90_0, C4<1>, C4<1>;
L_0x294ff20 .functor OR 1, L_0x294f9c0, L_0x294fe60, C4<0>, C4<0>;
v0x294b1d0_0 .net "Y2", 0 0, L_0x294f0e0;  alias, 1 drivers
v0x294b290_0 .net "Y4", 0 0, L_0x294ff20;  alias, 1 drivers
v0x294b350_0 .net *"_ivl_1", 0 0, L_0x294e5c0;  1 drivers
v0x294b440_0 .net *"_ivl_10", 0 0, L_0x294e940;  1 drivers
v0x294b520_0 .net *"_ivl_13", 0 0, L_0x294ea80;  1 drivers
v0x294b650_0 .net *"_ivl_14", 0 0, L_0x294eb20;  1 drivers
v0x294b730_0 .net *"_ivl_16", 0 0, L_0x294eca0;  1 drivers
v0x294b810_0 .net *"_ivl_18", 0 0, L_0x294edf0;  1 drivers
v0x294b8f0_0 .net *"_ivl_2", 0 0, L_0x294e660;  1 drivers
v0x294ba60_0 .net *"_ivl_21", 0 0, L_0x294ef00;  1 drivers
v0x294bb40_0 .net *"_ivl_22", 0 0, L_0x294efd0;  1 drivers
v0x294bc20_0 .net *"_ivl_27", 0 0, L_0x294f240;  1 drivers
v0x294bd00_0 .net *"_ivl_28", 0 0, L_0x294f2e0;  1 drivers
v0x294bde0_0 .net *"_ivl_30", 0 0, L_0x294f3b0;  1 drivers
v0x294bec0_0 .net *"_ivl_33", 0 0, L_0x294f470;  1 drivers
v0x294bfa0_0 .net *"_ivl_34", 0 0, L_0x294f550;  1 drivers
v0x294c080_0 .net *"_ivl_36", 0 0, L_0x294f680;  1 drivers
v0x294c160_0 .net *"_ivl_39", 0 0, L_0x294f790;  1 drivers
v0x294c240_0 .net *"_ivl_4", 0 0, L_0x294e6d0;  1 drivers
v0x294c320_0 .net *"_ivl_40", 0 0, L_0x294f830;  1 drivers
v0x294c400_0 .net *"_ivl_42", 0 0, L_0x294f610;  1 drivers
v0x294c4e0_0 .net *"_ivl_44", 0 0, L_0x294f9c0;  1 drivers
v0x294c5c0_0 .net *"_ivl_47", 0 0, L_0x294fb60;  1 drivers
v0x294c6a0_0 .net *"_ivl_48", 0 0, L_0x294fe60;  1 drivers
v0x294c780_0 .net *"_ivl_7", 0 0, L_0x294e7e0;  1 drivers
v0x294c860_0 .net *"_ivl_8", 0 0, L_0x294e880;  1 drivers
v0x294c940_0 .net "w", 0 0, v0x294ad90_0;  alias, 1 drivers
v0x294c9e0_0 .net "y", 6 1, v0x294ae30_0;  alias, 1 drivers
L_0x294e5c0 .part v0x294ae30_0, 0, 1;
L_0x294e7e0 .part v0x294ae30_0, 1, 1;
L_0x294ea80 .part v0x294ae30_0, 2, 1;
L_0x294ef00 .part v0x294ae30_0, 5, 1;
L_0x294f240 .part v0x294ae30_0, 1, 1;
L_0x294f470 .part v0x294ae30_0, 3, 1;
L_0x294f790 .part v0x294ae30_0, 4, 1;
L_0x294fb60 .part v0x294ae30_0, 5, 1;
S_0x294cb70 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0x28fd360;
 .timescale -12 -12;
E_0x2910260 .event anyedge, v0x294d6e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x294d6e0_0;
    %nor/r;
    %assign/vec4 v0x294d6e0_0, 0;
    %wait E_0x2910260;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x294a6c0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x294aa00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x294aae0_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_0x294a6c0;
T_2 ;
    %pushi/vec4 200, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2910710;
    %pushi/vec4 1, 0, 6;
    %vpi_func 3 30 "$random" 32 {0 0 0};
    %pushi/vec4 6, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x294ae30_0, 0;
    %vpi_func 3 31 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x294ad90_0, 0;
    %load/vec4 v0x294aba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x294aae0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x294aae0_0, 0, 32;
T_2.2 ;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x294aa00_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2910710;
T_2.6 ;
    %vpi_func 3 40 "$random" 32 {0 0 0};
    %cast2;
    %store/vec4 v0x294ac60_0, 0, 32;
T_2.7 ;
    %load/vec4 v0x294ac60_0;
    %parti/s 2, 5, 4;
    %load/vec4 v0x294ac60_0;
    %parti/s 2, 2, 3;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %load/vec4 v0x294ac60_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x294ac60_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %cmp/e;
    %jmp/1 T_2.6, 4;
T_2.8 ;
    %load/vec4 v0x294ac60_0;
    %parti/s 6, 1, 2;
    %assign/vec4 v0x294ae30_0, 0;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x294ad90_0, 0;
    %load/vec4 v0x294aba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x294aa00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x294aa00_0, 0, 32;
T_2.9 ;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %load/vec4 v0x294aae0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x294aa00_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %vpi_call/w 3 50 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with semi-random inputs." {0 0 0};
T_2.11 ;
    %load/vec4 v0x294aae0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x294aa00_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %vpi_call/w 3 53 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_2.14 ;
    %delay 1, 0;
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x28fd360;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x294d580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x294d6e0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x28fd360;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x294d580_0;
    %inv;
    %store/vec4 v0x294d580_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x28fd360;
T_5 ;
    %vpi_call/w 3 92 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 93 "$dumpvars", 32'sb00000000000000000000000000000001, v0x294a920_0, v0x294d870_0, v0x294d9b0_0, v0x294d910_0, v0x294ce50_0, v0x294cd90_0, v0x294cfc0_0, v0x294cef0_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x28fd360;
T_6 ;
    %load/vec4 v0x294d620_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x294d620_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x294d620_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y2", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "Y2" {0 0 0};
T_6.1 ;
    %load/vec4 v0x294d620_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x294d620_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x294d620_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y4", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.3;
T_6.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "Y4" {0 0 0};
T_6.3 ;
    %load/vec4 v0x294d620_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x294d620_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x294d620_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x294d620_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x28fd360;
T_7 ;
    %wait E_0x2910710;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x294d620_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x294d620_0, 4, 32;
    %load/vec4 v0x294d7a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x294d620_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x294d620_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x294d620_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x294d620_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x294ce50_0;
    %load/vec4 v0x294ce50_0;
    %load/vec4 v0x294cd90_0;
    %xor;
    %load/vec4 v0x294ce50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x294d620_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x294d620_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x294d620_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x294d620_0, 4, 32;
T_7.4 ;
    %load/vec4 v0x294cfc0_0;
    %load/vec4 v0x294cfc0_0;
    %load/vec4 v0x294cef0_0;
    %xor;
    %load/vec4 v0x294cfc0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.8, 6;
    %load/vec4 v0x294d620_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x294d620_0, 4, 32;
T_7.10 ;
    %load/vec4 v0x294d620_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x294d620_0, 4, 32;
T_7.8 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q6c/m2014_q6c_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/human/m2014_q6c/iter0/response27/top_module.sv";
