
IO_Tile_1_17

 (3 1)  (45 273)  (45 273)  IO control bit: IOUP_REN_1

 (2 6)  (44 279)  (44 279)  IO control bit: IOUP_REN_0

 (3 6)  (45 279)  (45 279)  IO control bit: IOUP_IE_1

 (3 9)  (45 281)  (45 281)  IO control bit: IOUP_IE_0

 (12 10)  (52 283)  (52 283)  routing T_1_17.lc_trk_g1_4 <X> T_1_17.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (53 283)  (53 283)  routing T_1_17.lc_trk_g1_4 <X> T_1_17.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (22 283)  (22 283)  IOB_1 IO Functioning bit
 (13 11)  (53 282)  (53 282)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (34 285)  (34 285)  routing T_1_17.span4_horz_r_4 <X> T_1_17.lc_trk_g1_4
 (5 13)  (35 285)  (35 285)  routing T_1_17.span4_horz_r_4 <X> T_1_17.lc_trk_g1_4
 (7 13)  (37 285)  (37 285)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4
 (17 13)  (23 285)  (23 285)  IOB_1 IO Functioning bit
 (16 14)  (22 287)  (22 287)  IOB_1 IO Functioning bit


IO_Tile_2_17

 (5 0)  (89 272)  (89 272)  routing T_2_17.span4_horz_r_9 <X> T_2_17.lc_trk_g0_1
 (7 0)  (91 272)  (91 272)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_r_9 lc_trk_g0_1
 (8 0)  (92 272)  (92 272)  routing T_2_17.span4_horz_r_9 <X> T_2_17.lc_trk_g0_1
 (3 1)  (99 273)  (99 273)  IO control bit: IOUP_REN_1

 (2 6)  (98 279)  (98 279)  IO control bit: IOUP_REN_0

 (3 6)  (99 279)  (99 279)  IO control bit: IOUP_IE_1

 (3 9)  (99 281)  (99 281)  IO control bit: IOUP_IE_0

 (16 10)  (76 283)  (76 283)  IOB_1 IO Functioning bit
 (13 11)  (107 282)  (107 282)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (77 285)  (77 285)  IOB_1 IO Functioning bit
 (16 14)  (76 287)  (76 287)  IOB_1 IO Functioning bit


IO_Tile_3_17

 (3 1)  (153 273)  (153 273)  IO control bit: IOUP_REN_1

 (2 6)  (152 279)  (152 279)  IO control bit: IOUP_REN_0

 (3 6)  (153 279)  (153 279)  IO control bit: IOUP_IE_1

 (4 8)  (142 280)  (142 280)  routing T_3_17.span4_horz_r_8 <X> T_3_17.lc_trk_g1_0
 (3 9)  (153 281)  (153 281)  IO control bit: IOUP_IE_0

 (5 9)  (143 281)  (143 281)  routing T_3_17.span4_horz_r_8 <X> T_3_17.lc_trk_g1_0
 (7 9)  (145 281)  (145 281)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_r_8 lc_trk_g1_0
 (12 10)  (160 283)  (160 283)  routing T_3_17.lc_trk_g1_0 <X> T_3_17.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (130 283)  (130 283)  IOB_1 IO Functioning bit
 (13 11)  (161 282)  (161 282)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (131 285)  (131 285)  IOB_1 IO Functioning bit
 (16 14)  (130 287)  (130 287)  IOB_1 IO Functioning bit


IO_Tile_4_17

 (16 0)  (172 272)  (172 272)  IOB_0 IO Functioning bit
 (3 1)  (195 273)  (195 273)  IO control bit: IOUP_REN_1

 (13 1)  (203 273)  (203 273)  routing T_4_17.span4_vert_1 <X> T_4_17.span4_horz_r_0
 (14 1)  (204 273)  (204 273)  routing T_4_17.span4_vert_1 <X> T_4_17.span4_horz_r_0
 (5 2)  (185 275)  (185 275)  routing T_4_17.span12_vert_3 <X> T_4_17.lc_trk_g0_3
 (7 2)  (187 275)  (187 275)  Enable bit of Mux _local_links/g0_mux_3 => span12_vert_3 lc_trk_g0_3
 (8 2)  (188 275)  (188 275)  routing T_4_17.span12_vert_3 <X> T_4_17.lc_trk_g0_3
 (12 2)  (202 275)  (202 275)  routing T_4_17.span4_vert_31 <X> T_4_17.span4_horz_l_13
 (8 3)  (188 274)  (188 274)  routing T_4_17.span12_vert_3 <X> T_4_17.lc_trk_g0_3
 (17 3)  (173 274)  (173 274)  IOB_0 IO Functioning bit
 (12 4)  (202 276)  (202 276)  routing T_4_17.lc_trk_g1_3 <X> T_4_17.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (172 276)  (172 276)  IOB_0 IO Functioning bit
 (12 5)  (202 277)  (202 277)  routing T_4_17.lc_trk_g1_3 <X> T_4_17.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (203 277)  (203 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (194 279)  (194 279)  IO control bit: IOUP_REN_0

 (3 6)  (195 279)  (195 279)  IO control bit: IOUP_IE_1

 (3 9)  (195 281)  (195 281)  IO control bit: IOUP_IE_0

 (6 10)  (186 283)  (186 283)  routing T_4_17.span12_vert_11 <X> T_4_17.lc_trk_g1_3
 (7 10)  (187 283)  (187 283)  Enable bit of Mux _local_links/g1_mux_3 => span12_vert_11 lc_trk_g1_3
 (16 10)  (172 283)  (172 283)  IOB_1 IO Functioning bit
 (12 11)  (202 282)  (202 282)  routing T_4_17.lc_trk_g0_3 <X> T_4_17.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (203 282)  (203 282)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (173 285)  (173 285)  IOB_1 IO Functioning bit
 (16 14)  (172 287)  (172 287)  IOB_1 IO Functioning bit


IO_Tile_5_17

 (6 0)  (240 272)  (240 272)  routing T_5_17.span4_vert_1 <X> T_5_17.lc_trk_g0_1
 (7 0)  (241 272)  (241 272)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_1 lc_trk_g0_1
 (8 0)  (242 272)  (242 272)  routing T_5_17.span4_vert_1 <X> T_5_17.lc_trk_g0_1
 (11 0)  (255 272)  (255 272)  routing T_5_17.span4_horz_r_0 <X> T_5_17.span4_horz_l_12
 (16 0)  (226 272)  (226 272)  IOB_0 IO Functioning bit
 (3 1)  (249 273)  (249 273)  IO control bit: IOUP_REN_1

 (17 3)  (227 274)  (227 274)  IOB_0 IO Functioning bit
 (12 4)  (256 276)  (256 276)  routing T_5_17.lc_trk_g1_5 <X> T_5_17.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (257 276)  (257 276)  routing T_5_17.lc_trk_g1_5 <X> T_5_17.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (226 276)  (226 276)  IOB_0 IO Functioning bit
 (13 5)  (257 277)  (257 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (248 279)  (248 279)  IO control bit: IOUP_REN_0

 (3 6)  (249 279)  (249 279)  IO control bit: IOUP_IE_1

 (3 9)  (249 281)  (249 281)  IO control bit: IOUP_IE_0

 (16 10)  (226 283)  (226 283)  IOB_1 IO Functioning bit
 (13 11)  (257 282)  (257 282)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (239 284)  (239 284)  routing T_5_17.span12_vert_5 <X> T_5_17.lc_trk_g1_5
 (7 12)  (241 284)  (241 284)  Enable bit of Mux _local_links/g1_mux_5 => span12_vert_5 lc_trk_g1_5
 (8 12)  (242 284)  (242 284)  routing T_5_17.span12_vert_5 <X> T_5_17.lc_trk_g1_5
 (8 13)  (242 285)  (242 285)  routing T_5_17.span12_vert_5 <X> T_5_17.lc_trk_g1_5
 (17 13)  (227 285)  (227 285)  IOB_1 IO Functioning bit
 (16 14)  (226 287)  (226 287)  IOB_1 IO Functioning bit


IO_Tile_6_17

 (16 0)  (280 272)  (280 272)  IOB_0 IO Functioning bit
 (3 1)  (303 273)  (303 273)  IO control bit: GIOUP1_REN_1

 (17 3)  (281 274)  (281 274)  IOB_0 IO Functioning bit
 (12 4)  (310 276)  (310 276)  routing T_6_17.lc_trk_g1_5 <X> T_6_17.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (311 276)  (311 276)  routing T_6_17.lc_trk_g1_5 <X> T_6_17.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (280 276)  (280 276)  IOB_0 IO Functioning bit
 (13 5)  (311 277)  (311 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (302 279)  (302 279)  IO control bit: GIOUP1_REN_0

 (3 6)  (303 279)  (303 279)  IO control bit: GIOUP1_IE_1

 (4 8)  (292 280)  (292 280)  routing T_6_17.span4_horz_r_8 <X> T_6_17.lc_trk_g1_0
 (3 9)  (303 281)  (303 281)  IO control bit: GIOUP1_IE_0

 (5 9)  (293 281)  (293 281)  routing T_6_17.span4_horz_r_8 <X> T_6_17.lc_trk_g1_0
 (7 9)  (295 281)  (295 281)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_r_8 lc_trk_g1_0
 (12 10)  (310 283)  (310 283)  routing T_6_17.lc_trk_g1_0 <X> T_6_17.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (280 283)  (280 283)  IOB_1 IO Functioning bit
 (13 11)  (311 282)  (311 282)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (293 284)  (293 284)  routing T_6_17.span12_vert_5 <X> T_6_17.lc_trk_g1_5
 (7 12)  (295 284)  (295 284)  Enable bit of Mux _local_links/g1_mux_5 => span12_vert_5 lc_trk_g1_5
 (8 12)  (296 284)  (296 284)  routing T_6_17.span12_vert_5 <X> T_6_17.lc_trk_g1_5
 (8 13)  (296 285)  (296 285)  routing T_6_17.span12_vert_5 <X> T_6_17.lc_trk_g1_5
 (17 13)  (281 285)  (281 285)  IOB_1 IO Functioning bit
 (16 14)  (280 287)  (280 287)  IOB_1 IO Functioning bit


IO_Tile_7_17

 (16 0)  (338 272)  (338 272)  IOB_0 IO Functioning bit
 (3 1)  (361 273)  (361 273)  IO control bit: GIOUP0_REN_1

 (17 3)  (339 274)  (339 274)  IOB_0 IO Functioning bit
 (4 4)  (350 276)  (350 276)  routing T_7_17.span12_vert_4 <X> T_7_17.lc_trk_g0_4
 (13 4)  (369 276)  (369 276)  routing T_7_17.lc_trk_g0_4 <X> T_7_17.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (338 276)  (338 276)  IOB_0 IO Functioning bit
 (4 5)  (350 277)  (350 277)  routing T_7_17.span12_vert_4 <X> T_7_17.lc_trk_g0_4
 (5 5)  (351 277)  (351 277)  routing T_7_17.span12_vert_4 <X> T_7_17.lc_trk_g0_4
 (7 5)  (353 277)  (353 277)  Enable bit of Mux _local_links/g0_mux_4 => span12_vert_4 lc_trk_g0_4
 (13 5)  (369 277)  (369 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (360 279)  (360 279)  IO control bit: GIOUP0_REN_0

 (3 6)  (361 279)  (361 279)  IO control bit: GIOUP0_IE_1

 (3 9)  (361 281)  (361 281)  IO control bit: GIOUP0_IE_0



IO_Tile_8_17

 (4 0)  (404 272)  (404 272)  routing T_8_17.span4_vert_0 <X> T_8_17.lc_trk_g0_0
 (16 0)  (392 272)  (392 272)  IOB_0 IO Functioning bit
 (3 1)  (415 273)  (415 273)  IO control bit: BIOUP_REN_1

 (6 1)  (406 273)  (406 273)  routing T_8_17.span4_vert_0 <X> T_8_17.lc_trk_g0_0
 (7 1)  (407 273)  (407 273)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_0 lc_trk_g0_0
 (17 3)  (393 274)  (393 274)  IOB_0 IO Functioning bit
 (16 4)  (392 276)  (392 276)  IOB_0 IO Functioning bit
 (13 5)  (423 277)  (423 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (414 279)  (414 279)  IO control bit: BIOUP_REN_0

 (3 6)  (415 279)  (415 279)  IO control bit: BIOUP_IE_1

 (5 6)  (405 279)  (405 279)  routing T_8_17.span4_vert_31 <X> T_8_17.lc_trk_g0_7
 (6 6)  (406 279)  (406 279)  routing T_8_17.span4_vert_31 <X> T_8_17.lc_trk_g0_7
 (7 6)  (407 279)  (407 279)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_31 lc_trk_g0_7
 (13 6)  (423 279)  (423 279)  routing T_8_17.span4_horz_r_2 <X> T_8_17.span4_vert_13
 (14 6)  (424 279)  (424 279)  routing T_8_17.span4_horz_r_2 <X> T_8_17.span4_vert_13
 (8 7)  (408 278)  (408 278)  routing T_8_17.span4_vert_31 <X> T_8_17.lc_trk_g0_7
 (3 9)  (415 281)  (415 281)  IO control bit: BIOUP_IE_0

 (13 10)  (423 283)  (423 283)  routing T_8_17.lc_trk_g0_7 <X> T_8_17.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (392 283)  (392 283)  IOB_1 IO Functioning bit
 (12 11)  (422 282)  (422 282)  routing T_8_17.lc_trk_g0_7 <X> T_8_17.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (423 282)  (423 282)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (393 285)  (393 285)  IOB_1 IO Functioning bit
 (16 14)  (392 287)  (392 287)  IOB_1 IO Functioning bit


IO_Tile_9_17

 (4 0)  (458 272)  (458 272)  routing T_9_17.span4_vert_0 <X> T_9_17.lc_trk_g0_0
 (11 0)  (475 272)  (475 272)  routing T_9_17.span4_vert_1 <X> T_9_17.span4_horz_l_12
 (12 0)  (476 272)  (476 272)  routing T_9_17.span4_vert_1 <X> T_9_17.span4_horz_l_12
 (16 0)  (446 272)  (446 272)  IOB_0 IO Functioning bit
 (3 1)  (469 273)  (469 273)  IO control bit: IOUP_REN_1

 (6 1)  (460 273)  (460 273)  routing T_9_17.span4_vert_0 <X> T_9_17.lc_trk_g0_0
 (7 1)  (461 273)  (461 273)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_0 lc_trk_g0_0
 (17 3)  (447 274)  (447 274)  IOB_0 IO Functioning bit
 (16 4)  (446 276)  (446 276)  IOB_0 IO Functioning bit
 (13 5)  (477 277)  (477 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (468 279)  (468 279)  IO control bit: IOUP_REN_0

 (12 10)  (476 283)  (476 283)  routing T_9_17.lc_trk_g1_4 <X> T_9_17.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (477 283)  (477 283)  routing T_9_17.lc_trk_g1_4 <X> T_9_17.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (446 283)  (446 283)  IOB_1 IO Functioning bit
 (13 11)  (477 282)  (477 282)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (5 13)  (459 285)  (459 285)  routing T_9_17.span4_vert_20 <X> T_9_17.lc_trk_g1_4
 (6 13)  (460 285)  (460 285)  routing T_9_17.span4_vert_20 <X> T_9_17.lc_trk_g1_4
 (7 13)  (461 285)  (461 285)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_20 lc_trk_g1_4
 (17 13)  (447 285)  (447 285)  IOB_1 IO Functioning bit
 (16 14)  (446 287)  (446 287)  IOB_1 IO Functioning bit


IO_Tile_10_17

 (1 1)  (521 273)  (521 273)  Enable bit of Mux _out_links/OutMux1_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_8
 (3 1)  (523 273)  (523 273)  IO control bit: IOUP_REN_1

 (17 3)  (501 274)  (501 274)  IOB_0 IO Functioning bit
 (2 6)  (522 279)  (522 279)  IO control bit: IOUP_REN_0

 (3 6)  (523 279)  (523 279)  IO control bit: IOUP_IE_1

 (3 9)  (523 281)  (523 281)  IO control bit: IOUP_IE_0

 (1 10)  (521 283)  (521 283)  Enable bit of Mux _out_links/OutMux8_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_10
 (17 13)  (501 285)  (501 285)  IOB_1 IO Functioning bit


IO_Tile_11_17

 (3 1)  (565 273)  (565 273)  IO control bit: IOUP_REN_1

 (2 6)  (564 279)  (564 279)  IO control bit: IOUP_REN_0

 (3 9)  (565 281)  (565 281)  IO control bit: IOUP_IE_0

 (0 10)  (561 283)  (561 283)  Enable bit of Mux _out_links/OutMux7_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_6
 (17 13)  (543 285)  (543 285)  IOB_1 IO Functioning bit


IO_Tile_12_17

 (0 0)  (615 272)  (615 272)  Enable bit of Mux _out_links/OutMux2_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_16
 (3 1)  (619 273)  (619 273)  IO control bit: IOUP_REN_1

 (17 3)  (597 274)  (597 274)  IOB_0 IO Functioning bit
 (2 6)  (618 279)  (618 279)  IO control bit: IOUP_REN_0

 (1 8)  (617 280)  (617 280)  Enable bit of Mux _out_links/OutMux3_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_28
 (17 13)  (597 285)  (597 285)  IOB_1 IO Functioning bit


IO_Tile_0_16

 (3 1)  (14 257)  (14 257)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 262)  (15 262)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 262)  (14 262)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 265)  (14 265)  IO control bit: IOLEFT_IE_0



IO_Tile_13_16

 (3 1)  (649 257)  (649 257)  IO control bit: IORIGHT_REN_1

 (2 6)  (648 262)  (648 262)  IO control bit: IORIGHT_REN_0

 (3 6)  (649 262)  (649 262)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 265)  (649 265)  IO control bit: IORIGHT_IE_0



IO_Tile_0_15

 (3 1)  (14 241)  (14 241)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 246)  (15 246)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 246)  (14 246)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 249)  (14 249)  IO control bit: IOLEFT_IE_0



RAM_Tile_3_15

 (7 1)  (133 241)  (133 241)  Ram config bit: MEMB_Power_Up_Control



LogicTile_4_15

 (8 11)  (176 251)  (176 251)  routing T_4_15.sp4_h_r_1 <X> T_4_15.sp4_v_t_42
 (9 11)  (177 251)  (177 251)  routing T_4_15.sp4_h_r_1 <X> T_4_15.sp4_v_t_42
 (10 11)  (178 251)  (178 251)  routing T_4_15.sp4_h_r_1 <X> T_4_15.sp4_v_t_42


LogicTile_5_15

 (5 8)  (227 248)  (227 248)  routing T_5_15.sp4_v_b_6 <X> T_5_15.sp4_h_r_6
 (6 9)  (228 249)  (228 249)  routing T_5_15.sp4_v_b_6 <X> T_5_15.sp4_h_r_6


LogicTile_6_15

 (19 2)  (295 242)  (295 242)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_8_15

 (0 0)  (388 240)  (388 240)  Negative Clock bit

 (15 0)  (403 240)  (403 240)  routing T_8_15.bot_op_1 <X> T_8_15.lc_trk_g0_1
 (17 0)  (405 240)  (405 240)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (0 2)  (388 242)  (388 242)  routing T_8_15.glb_netwk_3 <X> T_8_15.wire_logic_cluster/lc_7/clk
 (2 2)  (390 242)  (390 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (396 242)  (396 242)  routing T_8_15.sp4_h_r_5 <X> T_8_15.sp4_h_l_36
 (10 2)  (398 242)  (398 242)  routing T_8_15.sp4_h_r_5 <X> T_8_15.sp4_h_l_36
 (0 3)  (388 243)  (388 243)  routing T_8_15.glb_netwk_3 <X> T_8_15.wire_logic_cluster/lc_7/clk
 (0 4)  (388 244)  (388 244)  routing T_8_15.lc_trk_g3_3 <X> T_8_15.wire_logic_cluster/lc_7/cen
 (1 4)  (389 244)  (389 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (388 245)  (388 245)  routing T_8_15.lc_trk_g3_3 <X> T_8_15.wire_logic_cluster/lc_7/cen
 (1 5)  (389 245)  (389 245)  routing T_8_15.lc_trk_g3_3 <X> T_8_15.wire_logic_cluster/lc_7/cen
 (22 8)  (410 248)  (410 248)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (411 248)  (411 248)  routing T_8_15.sp12_v_b_11 <X> T_8_15.lc_trk_g2_3
 (26 8)  (414 248)  (414 248)  routing T_8_15.lc_trk_g3_5 <X> T_8_15.wire_logic_cluster/lc_4/in_0
 (29 8)  (417 248)  (417 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (420 248)  (420 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (421 248)  (421 248)  routing T_8_15.lc_trk_g2_3 <X> T_8_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (424 248)  (424 248)  LC_4 Logic Functioning bit
 (37 8)  (425 248)  (425 248)  LC_4 Logic Functioning bit
 (38 8)  (426 248)  (426 248)  LC_4 Logic Functioning bit
 (39 8)  (427 248)  (427 248)  LC_4 Logic Functioning bit
 (40 8)  (428 248)  (428 248)  LC_4 Logic Functioning bit
 (42 8)  (430 248)  (430 248)  LC_4 Logic Functioning bit
 (45 8)  (433 248)  (433 248)  LC_4 Logic Functioning bit
 (53 8)  (441 248)  (441 248)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (27 9)  (415 249)  (415 249)  routing T_8_15.lc_trk_g3_5 <X> T_8_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (416 249)  (416 249)  routing T_8_15.lc_trk_g3_5 <X> T_8_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (417 249)  (417 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (419 249)  (419 249)  routing T_8_15.lc_trk_g2_3 <X> T_8_15.wire_logic_cluster/lc_4/in_3
 (37 9)  (425 249)  (425 249)  LC_4 Logic Functioning bit
 (39 9)  (427 249)  (427 249)  LC_4 Logic Functioning bit
 (40 9)  (428 249)  (428 249)  LC_4 Logic Functioning bit
 (42 9)  (430 249)  (430 249)  LC_4 Logic Functioning bit
 (8 11)  (396 251)  (396 251)  routing T_8_15.sp4_h_r_7 <X> T_8_15.sp4_v_t_42
 (9 11)  (397 251)  (397 251)  routing T_8_15.sp4_h_r_7 <X> T_8_15.sp4_v_t_42
 (21 12)  (409 252)  (409 252)  routing T_8_15.sp4_h_r_43 <X> T_8_15.lc_trk_g3_3
 (22 12)  (410 252)  (410 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (411 252)  (411 252)  routing T_8_15.sp4_h_r_43 <X> T_8_15.lc_trk_g3_3
 (24 12)  (412 252)  (412 252)  routing T_8_15.sp4_h_r_43 <X> T_8_15.lc_trk_g3_3
 (21 13)  (409 253)  (409 253)  routing T_8_15.sp4_h_r_43 <X> T_8_15.lc_trk_g3_3
 (0 14)  (388 254)  (388 254)  routing T_8_15.glb_netwk_6 <X> T_8_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (389 254)  (389 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (16 14)  (404 254)  (404 254)  routing T_8_15.sp4_v_b_37 <X> T_8_15.lc_trk_g3_5
 (17 14)  (405 254)  (405 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (406 254)  (406 254)  routing T_8_15.sp4_v_b_37 <X> T_8_15.lc_trk_g3_5
 (0 15)  (388 255)  (388 255)  routing T_8_15.glb_netwk_6 <X> T_8_15.wire_logic_cluster/lc_7/s_r
 (18 15)  (406 255)  (406 255)  routing T_8_15.sp4_v_b_37 <X> T_8_15.lc_trk_g3_5


LogicTile_9_15

 (0 0)  (442 240)  (442 240)  Negative Clock bit

 (17 0)  (459 240)  (459 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (26 0)  (468 240)  (468 240)  routing T_9_15.lc_trk_g1_5 <X> T_9_15.wire_logic_cluster/lc_0/in_0
 (29 0)  (471 240)  (471 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (474 240)  (474 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (475 240)  (475 240)  routing T_9_15.lc_trk_g3_0 <X> T_9_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (476 240)  (476 240)  routing T_9_15.lc_trk_g3_0 <X> T_9_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (478 240)  (478 240)  LC_0 Logic Functioning bit
 (37 0)  (479 240)  (479 240)  LC_0 Logic Functioning bit
 (38 0)  (480 240)  (480 240)  LC_0 Logic Functioning bit
 (41 0)  (483 240)  (483 240)  LC_0 Logic Functioning bit
 (43 0)  (485 240)  (485 240)  LC_0 Logic Functioning bit
 (45 0)  (487 240)  (487 240)  LC_0 Logic Functioning bit
 (46 0)  (488 240)  (488 240)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (11 1)  (453 241)  (453 241)  routing T_9_15.sp4_h_l_43 <X> T_9_15.sp4_h_r_2
 (13 1)  (455 241)  (455 241)  routing T_9_15.sp4_h_l_43 <X> T_9_15.sp4_h_r_2
 (14 1)  (456 241)  (456 241)  routing T_9_15.sp4_h_r_0 <X> T_9_15.lc_trk_g0_0
 (15 1)  (457 241)  (457 241)  routing T_9_15.sp4_h_r_0 <X> T_9_15.lc_trk_g0_0
 (16 1)  (458 241)  (458 241)  routing T_9_15.sp4_h_r_0 <X> T_9_15.lc_trk_g0_0
 (17 1)  (459 241)  (459 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (18 1)  (460 241)  (460 241)  routing T_9_15.sp4_r_v_b_34 <X> T_9_15.lc_trk_g0_1
 (22 1)  (464 241)  (464 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (465 241)  (465 241)  routing T_9_15.sp4_h_r_2 <X> T_9_15.lc_trk_g0_2
 (24 1)  (466 241)  (466 241)  routing T_9_15.sp4_h_r_2 <X> T_9_15.lc_trk_g0_2
 (25 1)  (467 241)  (467 241)  routing T_9_15.sp4_h_r_2 <X> T_9_15.lc_trk_g0_2
 (27 1)  (469 241)  (469 241)  routing T_9_15.lc_trk_g1_5 <X> T_9_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (471 241)  (471 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (474 241)  (474 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (478 241)  (478 241)  LC_0 Logic Functioning bit
 (37 1)  (479 241)  (479 241)  LC_0 Logic Functioning bit
 (0 2)  (442 242)  (442 242)  routing T_9_15.glb_netwk_3 <X> T_9_15.wire_logic_cluster/lc_7/clk
 (2 2)  (444 242)  (444 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (457 242)  (457 242)  routing T_9_15.sp4_h_r_5 <X> T_9_15.lc_trk_g0_5
 (16 2)  (458 242)  (458 242)  routing T_9_15.sp4_h_r_5 <X> T_9_15.lc_trk_g0_5
 (17 2)  (459 242)  (459 242)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (27 2)  (469 242)  (469 242)  routing T_9_15.lc_trk_g1_7 <X> T_9_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (471 242)  (471 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (472 242)  (472 242)  routing T_9_15.lc_trk_g1_7 <X> T_9_15.wire_logic_cluster/lc_1/in_1
 (31 2)  (473 242)  (473 242)  routing T_9_15.lc_trk_g1_5 <X> T_9_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (474 242)  (474 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (476 242)  (476 242)  routing T_9_15.lc_trk_g1_5 <X> T_9_15.wire_logic_cluster/lc_1/in_3
 (35 2)  (477 242)  (477 242)  routing T_9_15.lc_trk_g0_5 <X> T_9_15.input_2_1
 (36 2)  (478 242)  (478 242)  LC_1 Logic Functioning bit
 (38 2)  (480 242)  (480 242)  LC_1 Logic Functioning bit
 (43 2)  (485 242)  (485 242)  LC_1 Logic Functioning bit
 (45 2)  (487 242)  (487 242)  LC_1 Logic Functioning bit
 (46 2)  (488 242)  (488 242)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (442 243)  (442 243)  routing T_9_15.glb_netwk_3 <X> T_9_15.wire_logic_cluster/lc_7/clk
 (18 3)  (460 243)  (460 243)  routing T_9_15.sp4_h_r_5 <X> T_9_15.lc_trk_g0_5
 (27 3)  (469 243)  (469 243)  routing T_9_15.lc_trk_g3_0 <X> T_9_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (470 243)  (470 243)  routing T_9_15.lc_trk_g3_0 <X> T_9_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (471 243)  (471 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (472 243)  (472 243)  routing T_9_15.lc_trk_g1_7 <X> T_9_15.wire_logic_cluster/lc_1/in_1
 (32 3)  (474 243)  (474 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (478 243)  (478 243)  LC_1 Logic Functioning bit
 (37 3)  (479 243)  (479 243)  LC_1 Logic Functioning bit
 (38 3)  (480 243)  (480 243)  LC_1 Logic Functioning bit
 (42 3)  (484 243)  (484 243)  LC_1 Logic Functioning bit
 (1 4)  (443 244)  (443 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (15 4)  (457 244)  (457 244)  routing T_9_15.sp4_h_r_9 <X> T_9_15.lc_trk_g1_1
 (16 4)  (458 244)  (458 244)  routing T_9_15.sp4_h_r_9 <X> T_9_15.lc_trk_g1_1
 (17 4)  (459 244)  (459 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (460 244)  (460 244)  routing T_9_15.sp4_h_r_9 <X> T_9_15.lc_trk_g1_1
 (1 5)  (443 245)  (443 245)  routing T_9_15.lc_trk_g0_2 <X> T_9_15.wire_logic_cluster/lc_7/cen
 (16 6)  (458 246)  (458 246)  routing T_9_15.sp4_v_b_5 <X> T_9_15.lc_trk_g1_5
 (17 6)  (459 246)  (459 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (460 246)  (460 246)  routing T_9_15.sp4_v_b_5 <X> T_9_15.lc_trk_g1_5
 (21 6)  (463 246)  (463 246)  routing T_9_15.sp4_h_l_10 <X> T_9_15.lc_trk_g1_7
 (22 6)  (464 246)  (464 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (465 246)  (465 246)  routing T_9_15.sp4_h_l_10 <X> T_9_15.lc_trk_g1_7
 (24 6)  (466 246)  (466 246)  routing T_9_15.sp4_h_l_10 <X> T_9_15.lc_trk_g1_7
 (17 7)  (459 247)  (459 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (21 7)  (463 247)  (463 247)  routing T_9_15.sp4_h_l_10 <X> T_9_15.lc_trk_g1_7
 (27 8)  (469 248)  (469 248)  routing T_9_15.lc_trk_g3_6 <X> T_9_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (470 248)  (470 248)  routing T_9_15.lc_trk_g3_6 <X> T_9_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (471 248)  (471 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (472 248)  (472 248)  routing T_9_15.lc_trk_g3_6 <X> T_9_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (474 248)  (474 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (475 248)  (475 248)  routing T_9_15.lc_trk_g3_0 <X> T_9_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (476 248)  (476 248)  routing T_9_15.lc_trk_g3_0 <X> T_9_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (478 248)  (478 248)  LC_4 Logic Functioning bit
 (37 8)  (479 248)  (479 248)  LC_4 Logic Functioning bit
 (38 8)  (480 248)  (480 248)  LC_4 Logic Functioning bit
 (39 8)  (481 248)  (481 248)  LC_4 Logic Functioning bit
 (40 8)  (482 248)  (482 248)  LC_4 Logic Functioning bit
 (42 8)  (484 248)  (484 248)  LC_4 Logic Functioning bit
 (45 8)  (487 248)  (487 248)  LC_4 Logic Functioning bit
 (14 9)  (456 249)  (456 249)  routing T_9_15.sp4_r_v_b_32 <X> T_9_15.lc_trk_g2_0
 (17 9)  (459 249)  (459 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (27 9)  (469 249)  (469 249)  routing T_9_15.lc_trk_g1_1 <X> T_9_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (471 249)  (471 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (472 249)  (472 249)  routing T_9_15.lc_trk_g3_6 <X> T_9_15.wire_logic_cluster/lc_4/in_1
 (37 9)  (479 249)  (479 249)  LC_4 Logic Functioning bit
 (39 9)  (481 249)  (481 249)  LC_4 Logic Functioning bit
 (40 9)  (482 249)  (482 249)  LC_4 Logic Functioning bit
 (42 9)  (484 249)  (484 249)  LC_4 Logic Functioning bit
 (51 9)  (493 249)  (493 249)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (26 12)  (468 252)  (468 252)  routing T_9_15.lc_trk_g1_5 <X> T_9_15.wire_logic_cluster/lc_6/in_0
 (27 12)  (469 252)  (469 252)  routing T_9_15.lc_trk_g1_4 <X> T_9_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (471 252)  (471 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (472 252)  (472 252)  routing T_9_15.lc_trk_g1_4 <X> T_9_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (474 252)  (474 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (475 252)  (475 252)  routing T_9_15.lc_trk_g3_0 <X> T_9_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (476 252)  (476 252)  routing T_9_15.lc_trk_g3_0 <X> T_9_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (478 252)  (478 252)  LC_6 Logic Functioning bit
 (37 12)  (479 252)  (479 252)  LC_6 Logic Functioning bit
 (38 12)  (480 252)  (480 252)  LC_6 Logic Functioning bit
 (41 12)  (483 252)  (483 252)  LC_6 Logic Functioning bit
 (43 12)  (485 252)  (485 252)  LC_6 Logic Functioning bit
 (45 12)  (487 252)  (487 252)  LC_6 Logic Functioning bit
 (51 12)  (493 252)  (493 252)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (15 13)  (457 253)  (457 253)  routing T_9_15.sp4_v_t_29 <X> T_9_15.lc_trk_g3_0
 (16 13)  (458 253)  (458 253)  routing T_9_15.sp4_v_t_29 <X> T_9_15.lc_trk_g3_0
 (17 13)  (459 253)  (459 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (27 13)  (469 253)  (469 253)  routing T_9_15.lc_trk_g1_5 <X> T_9_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (471 253)  (471 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (32 13)  (474 253)  (474 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (475 253)  (475 253)  routing T_9_15.lc_trk_g2_0 <X> T_9_15.input_2_6
 (36 13)  (478 253)  (478 253)  LC_6 Logic Functioning bit
 (37 13)  (479 253)  (479 253)  LC_6 Logic Functioning bit
 (0 14)  (442 254)  (442 254)  routing T_9_15.glb_netwk_6 <X> T_9_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (443 254)  (443 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (25 14)  (467 254)  (467 254)  routing T_9_15.bnl_op_6 <X> T_9_15.lc_trk_g3_6
 (0 15)  (442 255)  (442 255)  routing T_9_15.glb_netwk_6 <X> T_9_15.wire_logic_cluster/lc_7/s_r
 (22 15)  (464 255)  (464 255)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (467 255)  (467 255)  routing T_9_15.bnl_op_6 <X> T_9_15.lc_trk_g3_6


RAM_Tile_10_15

 (7 1)  (503 241)  (503 241)  Ram config bit: MEMB_Power_Up_Control



LogicTile_12_15

 (8 14)  (600 254)  (600 254)  routing T_12_15.sp4_v_t_41 <X> T_12_15.sp4_h_l_47
 (9 14)  (601 254)  (601 254)  routing T_12_15.sp4_v_t_41 <X> T_12_15.sp4_h_l_47
 (10 14)  (602 254)  (602 254)  routing T_12_15.sp4_v_t_41 <X> T_12_15.sp4_h_l_47


IO_Tile_13_15

 (3 1)  (649 241)  (649 241)  IO control bit: IORIGHT_REN_1

 (0 3)  (646 243)  (646 243)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_40
 (17 3)  (663 243)  (663 243)  IOB_0 IO Functioning bit
 (2 6)  (648 246)  (648 246)  IO control bit: IORIGHT_REN_0

 (11 7)  (657 247)  (657 247)  routing T_13_15.span4_vert_t_14 <X> T_13_15.span4_horz_37
 (0 11)  (646 251)  (646 251)  Enable bit of Mux _out_links/OutMux5_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_44
 (17 13)  (663 253)  (663 253)  IOB_1 IO Functioning bit


IO_Tile_0_14

 (3 1)  (14 225)  (14 225)  IO control bit: BIOLEFT_REN_1

 (2 6)  (15 230)  (15 230)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 230)  (14 230)  IO control bit: BIOLEFT_IE_1

 (4 8)  (13 232)  (13 232)  routing T_0_14.logic_op_rgt_0 <X> T_0_14.lc_trk_g1_0
 (3 9)  (14 233)  (14 233)  IO control bit: BIOLEFT_IE_0

 (4 9)  (13 233)  (13 233)  routing T_0_14.logic_op_rgt_0 <X> T_0_14.lc_trk_g1_0
 (7 9)  (10 233)  (10 233)  Enable bit of Mux _local_links/g1_mux_0 => logic_op_rgt_0 lc_trk_g1_0
 (12 10)  (5 234)  (5 234)  routing T_0_14.lc_trk_g1_0 <X> T_0_14.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 234)  (1 234)  IOB_1 IO Functioning bit
 (13 11)  (4 235)  (4 235)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 237)  (0 237)  IOB_1 IO Functioning bit
 (16 14)  (1 238)  (1 238)  IOB_1 IO Functioning bit


LogicTile_1_14

 (36 0)  (54 224)  (54 224)  LC_0 Logic Functioning bit
 (37 0)  (55 224)  (55 224)  LC_0 Logic Functioning bit
 (38 0)  (56 224)  (56 224)  LC_0 Logic Functioning bit
 (39 0)  (57 224)  (57 224)  LC_0 Logic Functioning bit
 (40 0)  (58 224)  (58 224)  LC_0 Logic Functioning bit
 (41 0)  (59 224)  (59 224)  LC_0 Logic Functioning bit
 (42 0)  (60 224)  (60 224)  LC_0 Logic Functioning bit
 (43 0)  (61 224)  (61 224)  LC_0 Logic Functioning bit
 (36 1)  (54 225)  (54 225)  LC_0 Logic Functioning bit
 (37 1)  (55 225)  (55 225)  LC_0 Logic Functioning bit
 (38 1)  (56 225)  (56 225)  LC_0 Logic Functioning bit
 (39 1)  (57 225)  (57 225)  LC_0 Logic Functioning bit
 (40 1)  (58 225)  (58 225)  LC_0 Logic Functioning bit
 (41 1)  (59 225)  (59 225)  LC_0 Logic Functioning bit
 (42 1)  (60 225)  (60 225)  LC_0 Logic Functioning bit
 (43 1)  (61 225)  (61 225)  LC_0 Logic Functioning bit


LogicTile_4_14

 (0 0)  (168 224)  (168 224)  Negative Clock bit

 (26 0)  (194 224)  (194 224)  routing T_4_14.lc_trk_g0_4 <X> T_4_14.wire_logic_cluster/lc_0/in_0
 (27 0)  (195 224)  (195 224)  routing T_4_14.lc_trk_g3_0 <X> T_4_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (196 224)  (196 224)  routing T_4_14.lc_trk_g3_0 <X> T_4_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (197 224)  (197 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (199 224)  (199 224)  routing T_4_14.lc_trk_g3_4 <X> T_4_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (200 224)  (200 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (201 224)  (201 224)  routing T_4_14.lc_trk_g3_4 <X> T_4_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (202 224)  (202 224)  routing T_4_14.lc_trk_g3_4 <X> T_4_14.wire_logic_cluster/lc_0/in_3
 (35 0)  (203 224)  (203 224)  routing T_4_14.lc_trk_g3_7 <X> T_4_14.input_2_0
 (36 0)  (204 224)  (204 224)  LC_0 Logic Functioning bit
 (37 0)  (205 224)  (205 224)  LC_0 Logic Functioning bit
 (38 0)  (206 224)  (206 224)  LC_0 Logic Functioning bit
 (41 0)  (209 224)  (209 224)  LC_0 Logic Functioning bit
 (43 0)  (211 224)  (211 224)  LC_0 Logic Functioning bit
 (45 0)  (213 224)  (213 224)  LC_0 Logic Functioning bit
 (52 0)  (220 224)  (220 224)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (29 1)  (197 225)  (197 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (200 225)  (200 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (201 225)  (201 225)  routing T_4_14.lc_trk_g3_7 <X> T_4_14.input_2_0
 (34 1)  (202 225)  (202 225)  routing T_4_14.lc_trk_g3_7 <X> T_4_14.input_2_0
 (35 1)  (203 225)  (203 225)  routing T_4_14.lc_trk_g3_7 <X> T_4_14.input_2_0
 (36 1)  (204 225)  (204 225)  LC_0 Logic Functioning bit
 (37 1)  (205 225)  (205 225)  LC_0 Logic Functioning bit
 (0 2)  (168 226)  (168 226)  routing T_4_14.glb_netwk_3 <X> T_4_14.wire_logic_cluster/lc_7/clk
 (2 2)  (170 226)  (170 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (182 226)  (182 226)  routing T_4_14.sp12_h_l_3 <X> T_4_14.lc_trk_g0_4
 (0 3)  (168 227)  (168 227)  routing T_4_14.glb_netwk_3 <X> T_4_14.wire_logic_cluster/lc_7/clk
 (14 3)  (182 227)  (182 227)  routing T_4_14.sp12_h_l_3 <X> T_4_14.lc_trk_g0_4
 (15 3)  (183 227)  (183 227)  routing T_4_14.sp12_h_l_3 <X> T_4_14.lc_trk_g0_4
 (17 3)  (185 227)  (185 227)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (0 4)  (168 228)  (168 228)  routing T_4_14.lc_trk_g3_3 <X> T_4_14.wire_logic_cluster/lc_7/cen
 (1 4)  (169 228)  (169 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (3 4)  (171 228)  (171 228)  routing T_4_14.sp12_v_b_0 <X> T_4_14.sp12_h_r_0
 (0 5)  (168 229)  (168 229)  routing T_4_14.lc_trk_g3_3 <X> T_4_14.wire_logic_cluster/lc_7/cen
 (1 5)  (169 229)  (169 229)  routing T_4_14.lc_trk_g3_3 <X> T_4_14.wire_logic_cluster/lc_7/cen
 (3 5)  (171 229)  (171 229)  routing T_4_14.sp12_v_b_0 <X> T_4_14.sp12_h_r_0
 (14 12)  (182 236)  (182 236)  routing T_4_14.sp12_v_b_0 <X> T_4_14.lc_trk_g3_0
 (22 12)  (190 236)  (190 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (14 13)  (182 237)  (182 237)  routing T_4_14.sp12_v_b_0 <X> T_4_14.lc_trk_g3_0
 (15 13)  (183 237)  (183 237)  routing T_4_14.sp12_v_b_0 <X> T_4_14.lc_trk_g3_0
 (17 13)  (185 237)  (185 237)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_0 lc_trk_g3_0
 (19 13)  (187 237)  (187 237)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (0 14)  (168 238)  (168 238)  routing T_4_14.glb_netwk_6 <X> T_4_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (169 238)  (169 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (21 14)  (189 238)  (189 238)  routing T_4_14.sp4_v_t_18 <X> T_4_14.lc_trk_g3_7
 (22 14)  (190 238)  (190 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (191 238)  (191 238)  routing T_4_14.sp4_v_t_18 <X> T_4_14.lc_trk_g3_7
 (0 15)  (168 239)  (168 239)  routing T_4_14.glb_netwk_6 <X> T_4_14.wire_logic_cluster/lc_7/s_r
 (14 15)  (182 239)  (182 239)  routing T_4_14.sp12_v_b_20 <X> T_4_14.lc_trk_g3_4
 (16 15)  (184 239)  (184 239)  routing T_4_14.sp12_v_b_20 <X> T_4_14.lc_trk_g3_4
 (17 15)  (185 239)  (185 239)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4


LogicTile_5_14

 (0 0)  (222 224)  (222 224)  Negative Clock bit

 (22 1)  (244 225)  (244 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (0 2)  (222 226)  (222 226)  routing T_5_14.glb_netwk_3 <X> T_5_14.wire_logic_cluster/lc_7/clk
 (2 2)  (224 226)  (224 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (243 226)  (243 226)  routing T_5_14.sp4_h_l_10 <X> T_5_14.lc_trk_g0_7
 (22 2)  (244 226)  (244 226)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (245 226)  (245 226)  routing T_5_14.sp4_h_l_10 <X> T_5_14.lc_trk_g0_7
 (24 2)  (246 226)  (246 226)  routing T_5_14.sp4_h_l_10 <X> T_5_14.lc_trk_g0_7
 (0 3)  (222 227)  (222 227)  routing T_5_14.glb_netwk_3 <X> T_5_14.wire_logic_cluster/lc_7/clk
 (21 3)  (243 227)  (243 227)  routing T_5_14.sp4_h_l_10 <X> T_5_14.lc_trk_g0_7
 (1 4)  (223 228)  (223 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (244 228)  (244 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (245 228)  (245 228)  routing T_5_14.sp4_v_b_19 <X> T_5_14.lc_trk_g1_3
 (24 4)  (246 228)  (246 228)  routing T_5_14.sp4_v_b_19 <X> T_5_14.lc_trk_g1_3
 (26 4)  (248 228)  (248 228)  routing T_5_14.lc_trk_g1_5 <X> T_5_14.wire_logic_cluster/lc_2/in_0
 (29 4)  (251 228)  (251 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (252 228)  (252 228)  routing T_5_14.lc_trk_g0_7 <X> T_5_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (254 228)  (254 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (255 228)  (255 228)  routing T_5_14.lc_trk_g2_1 <X> T_5_14.wire_logic_cluster/lc_2/in_3
 (45 4)  (267 228)  (267 228)  LC_2 Logic Functioning bit
 (0 5)  (222 229)  (222 229)  routing T_5_14.lc_trk_g1_3 <X> T_5_14.wire_logic_cluster/lc_7/cen
 (1 5)  (223 229)  (223 229)  routing T_5_14.lc_trk_g1_3 <X> T_5_14.wire_logic_cluster/lc_7/cen
 (27 5)  (249 229)  (249 229)  routing T_5_14.lc_trk_g1_5 <X> T_5_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (251 229)  (251 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (252 229)  (252 229)  routing T_5_14.lc_trk_g0_7 <X> T_5_14.wire_logic_cluster/lc_2/in_1
 (32 5)  (254 229)  (254 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (257 229)  (257 229)  routing T_5_14.lc_trk_g0_2 <X> T_5_14.input_2_2
 (36 5)  (258 229)  (258 229)  LC_2 Logic Functioning bit
 (51 5)  (273 229)  (273 229)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (16 6)  (238 230)  (238 230)  routing T_5_14.sp4_v_b_13 <X> T_5_14.lc_trk_g1_5
 (17 6)  (239 230)  (239 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (240 230)  (240 230)  routing T_5_14.sp4_v_b_13 <X> T_5_14.lc_trk_g1_5
 (19 6)  (241 230)  (241 230)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (18 7)  (240 231)  (240 231)  routing T_5_14.sp4_v_b_13 <X> T_5_14.lc_trk_g1_5
 (15 8)  (237 232)  (237 232)  routing T_5_14.sp4_v_t_28 <X> T_5_14.lc_trk_g2_1
 (16 8)  (238 232)  (238 232)  routing T_5_14.sp4_v_t_28 <X> T_5_14.lc_trk_g2_1
 (17 8)  (239 232)  (239 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (0 14)  (222 238)  (222 238)  routing T_5_14.glb_netwk_6 <X> T_5_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (223 238)  (223 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (222 239)  (222 239)  routing T_5_14.glb_netwk_6 <X> T_5_14.wire_logic_cluster/lc_7/s_r


LogicTile_7_14

 (8 1)  (342 225)  (342 225)  routing T_7_14.sp4_h_l_36 <X> T_7_14.sp4_v_b_1
 (9 1)  (343 225)  (343 225)  routing T_7_14.sp4_h_l_36 <X> T_7_14.sp4_v_b_1


LogicTile_8_14

 (25 0)  (413 224)  (413 224)  routing T_8_14.sp4_v_b_10 <X> T_8_14.lc_trk_g0_2
 (22 1)  (410 225)  (410 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (411 225)  (411 225)  routing T_8_14.sp4_v_b_10 <X> T_8_14.lc_trk_g0_2
 (25 1)  (413 225)  (413 225)  routing T_8_14.sp4_v_b_10 <X> T_8_14.lc_trk_g0_2
 (26 2)  (414 226)  (414 226)  routing T_8_14.lc_trk_g3_4 <X> T_8_14.wire_logic_cluster/lc_1/in_0
 (27 2)  (415 226)  (415 226)  routing T_8_14.lc_trk_g1_1 <X> T_8_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (417 226)  (417 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (420 226)  (420 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (37 2)  (425 226)  (425 226)  LC_1 Logic Functioning bit
 (38 2)  (426 226)  (426 226)  LC_1 Logic Functioning bit
 (39 2)  (427 226)  (427 226)  LC_1 Logic Functioning bit
 (41 2)  (429 226)  (429 226)  LC_1 Logic Functioning bit
 (27 3)  (415 227)  (415 227)  routing T_8_14.lc_trk_g3_4 <X> T_8_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (416 227)  (416 227)  routing T_8_14.lc_trk_g3_4 <X> T_8_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (417 227)  (417 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (419 227)  (419 227)  routing T_8_14.lc_trk_g0_2 <X> T_8_14.wire_logic_cluster/lc_1/in_3
 (32 3)  (420 227)  (420 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (422 227)  (422 227)  routing T_8_14.lc_trk_g1_0 <X> T_8_14.input_2_1
 (37 3)  (425 227)  (425 227)  LC_1 Logic Functioning bit
 (38 3)  (426 227)  (426 227)  LC_1 Logic Functioning bit
 (39 3)  (427 227)  (427 227)  LC_1 Logic Functioning bit
 (40 3)  (428 227)  (428 227)  LC_1 Logic Functioning bit
 (41 3)  (429 227)  (429 227)  LC_1 Logic Functioning bit
 (42 3)  (430 227)  (430 227)  LC_1 Logic Functioning bit
 (14 4)  (402 228)  (402 228)  routing T_8_14.sp12_h_r_0 <X> T_8_14.lc_trk_g1_0
 (15 4)  (403 228)  (403 228)  routing T_8_14.sp4_v_b_17 <X> T_8_14.lc_trk_g1_1
 (16 4)  (404 228)  (404 228)  routing T_8_14.sp4_v_b_17 <X> T_8_14.lc_trk_g1_1
 (17 4)  (405 228)  (405 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (21 4)  (409 228)  (409 228)  routing T_8_14.sp4_h_r_11 <X> T_8_14.lc_trk_g1_3
 (22 4)  (410 228)  (410 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (411 228)  (411 228)  routing T_8_14.sp4_h_r_11 <X> T_8_14.lc_trk_g1_3
 (24 4)  (412 228)  (412 228)  routing T_8_14.sp4_h_r_11 <X> T_8_14.lc_trk_g1_3
 (25 4)  (413 228)  (413 228)  routing T_8_14.sp4_v_b_10 <X> T_8_14.lc_trk_g1_2
 (14 5)  (402 229)  (402 229)  routing T_8_14.sp12_h_r_0 <X> T_8_14.lc_trk_g1_0
 (15 5)  (403 229)  (403 229)  routing T_8_14.sp12_h_r_0 <X> T_8_14.lc_trk_g1_0
 (17 5)  (405 229)  (405 229)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (22 5)  (410 229)  (410 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (411 229)  (411 229)  routing T_8_14.sp4_v_b_10 <X> T_8_14.lc_trk_g1_2
 (25 5)  (413 229)  (413 229)  routing T_8_14.sp4_v_b_10 <X> T_8_14.lc_trk_g1_2
 (27 12)  (415 236)  (415 236)  routing T_8_14.lc_trk_g1_2 <X> T_8_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (417 236)  (417 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (419 236)  (419 236)  routing T_8_14.lc_trk_g3_4 <X> T_8_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (420 236)  (420 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (421 236)  (421 236)  routing T_8_14.lc_trk_g3_4 <X> T_8_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (422 236)  (422 236)  routing T_8_14.lc_trk_g3_4 <X> T_8_14.wire_logic_cluster/lc_6/in_3
 (37 12)  (425 236)  (425 236)  LC_6 Logic Functioning bit
 (38 12)  (426 236)  (426 236)  LC_6 Logic Functioning bit
 (39 12)  (427 236)  (427 236)  LC_6 Logic Functioning bit
 (41 12)  (429 236)  (429 236)  LC_6 Logic Functioning bit
 (27 13)  (415 237)  (415 237)  routing T_8_14.lc_trk_g1_1 <X> T_8_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (417 237)  (417 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (418 237)  (418 237)  routing T_8_14.lc_trk_g1_2 <X> T_8_14.wire_logic_cluster/lc_6/in_1
 (32 13)  (420 237)  (420 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (422 237)  (422 237)  routing T_8_14.lc_trk_g1_3 <X> T_8_14.input_2_6
 (35 13)  (423 237)  (423 237)  routing T_8_14.lc_trk_g1_3 <X> T_8_14.input_2_6
 (36 13)  (424 237)  (424 237)  LC_6 Logic Functioning bit
 (38 13)  (426 237)  (426 237)  LC_6 Logic Functioning bit
 (39 13)  (427 237)  (427 237)  LC_6 Logic Functioning bit
 (40 13)  (428 237)  (428 237)  LC_6 Logic Functioning bit
 (41 13)  (429 237)  (429 237)  LC_6 Logic Functioning bit
 (43 13)  (431 237)  (431 237)  LC_6 Logic Functioning bit
 (9 14)  (397 238)  (397 238)  routing T_8_14.sp4_v_b_10 <X> T_8_14.sp4_h_l_47
 (14 15)  (402 239)  (402 239)  routing T_8_14.sp4_r_v_b_44 <X> T_8_14.lc_trk_g3_4
 (17 15)  (405 239)  (405 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_9_14

 (11 6)  (453 230)  (453 230)  routing T_9_14.sp4_v_b_9 <X> T_9_14.sp4_v_t_40
 (13 6)  (455 230)  (455 230)  routing T_9_14.sp4_v_b_9 <X> T_9_14.sp4_v_t_40


LogicTile_12_14

 (12 14)  (604 238)  (604 238)  routing T_12_14.sp4_v_t_40 <X> T_12_14.sp4_h_l_46
 (11 15)  (603 239)  (603 239)  routing T_12_14.sp4_v_t_40 <X> T_12_14.sp4_h_l_46
 (13 15)  (605 239)  (605 239)  routing T_12_14.sp4_v_t_40 <X> T_12_14.sp4_h_l_46


IO_Tile_13_14

 (3 1)  (649 225)  (649 225)  IO control bit: IORIGHT_REN_1

 (17 2)  (663 226)  (663 226)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (663 227)  (663 227)  IOB_0 IO Functioning bit
 (2 6)  (648 230)  (648 230)  IO control bit: IORIGHT_REN_0

 (16 8)  (662 232)  (662 232)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 13)  (663 237)  (663 237)  IOB_1 IO Functioning bit


IO_Tile_0_13

 (11 0)  (6 208)  (6 208)  routing T_0_13.span4_horz_1 <X> T_0_13.span4_vert_t_12
 (12 0)  (5 208)  (5 208)  routing T_0_13.span4_horz_1 <X> T_0_13.span4_vert_t_12
 (3 1)  (14 209)  (14 209)  IO control bit: BIOLEFT_REN_1

 (17 2)  (0 210)  (0 210)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 211)  (0 211)  IOB_0 IO Functioning bit
 (2 6)  (15 214)  (15 214)  IO control bit: BIOLEFT_REN_0

 (17 9)  (0 217)  (0 217)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 221)  (0 221)  IOB_1 IO Functioning bit


LogicTile_1_13



LogicTile_2_13



RAM_Tile_3_13

 (7 1)  (133 209)  (133 209)  Ram config bit: MEMB_Power_Up_Control



LogicTile_4_13

 (8 2)  (176 210)  (176 210)  routing T_4_13.sp4_h_r_5 <X> T_4_13.sp4_h_l_36
 (10 2)  (178 210)  (178 210)  routing T_4_13.sp4_h_r_5 <X> T_4_13.sp4_h_l_36
 (9 3)  (177 211)  (177 211)  routing T_4_13.sp4_v_b_1 <X> T_4_13.sp4_v_t_36
 (2 7)  (170 215)  (170 215)  Column buffer control bit: LH_colbuf_cntl_3

 (2 13)  (170 221)  (170 221)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_5_13

 (27 0)  (249 208)  (249 208)  routing T_5_13.lc_trk_g3_2 <X> T_5_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (250 208)  (250 208)  routing T_5_13.lc_trk_g3_2 <X> T_5_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (251 208)  (251 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (253 208)  (253 208)  routing T_5_13.lc_trk_g1_4 <X> T_5_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (254 208)  (254 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (256 208)  (256 208)  routing T_5_13.lc_trk_g1_4 <X> T_5_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (257 208)  (257 208)  routing T_5_13.lc_trk_g0_4 <X> T_5_13.input_2_0
 (36 0)  (258 208)  (258 208)  LC_0 Logic Functioning bit
 (37 0)  (259 208)  (259 208)  LC_0 Logic Functioning bit
 (40 0)  (262 208)  (262 208)  LC_0 Logic Functioning bit
 (42 0)  (264 208)  (264 208)  LC_0 Logic Functioning bit
 (43 0)  (265 208)  (265 208)  LC_0 Logic Functioning bit
 (47 0)  (269 208)  (269 208)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (52 0)  (274 208)  (274 208)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (28 1)  (250 209)  (250 209)  routing T_5_13.lc_trk_g2_0 <X> T_5_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (251 209)  (251 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (252 209)  (252 209)  routing T_5_13.lc_trk_g3_2 <X> T_5_13.wire_logic_cluster/lc_0/in_1
 (32 1)  (254 209)  (254 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (258 209)  (258 209)  LC_0 Logic Functioning bit
 (37 1)  (259 209)  (259 209)  LC_0 Logic Functioning bit
 (38 1)  (260 209)  (260 209)  LC_0 Logic Functioning bit
 (39 1)  (261 209)  (261 209)  LC_0 Logic Functioning bit
 (40 1)  (262 209)  (262 209)  LC_0 Logic Functioning bit
 (41 1)  (263 209)  (263 209)  LC_0 Logic Functioning bit
 (42 1)  (264 209)  (264 209)  LC_0 Logic Functioning bit
 (43 1)  (265 209)  (265 209)  LC_0 Logic Functioning bit
 (17 3)  (239 211)  (239 211)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (8 4)  (230 212)  (230 212)  routing T_5_13.sp4_v_b_4 <X> T_5_13.sp4_h_r_4
 (9 4)  (231 212)  (231 212)  routing T_5_13.sp4_v_b_4 <X> T_5_13.sp4_h_r_4
 (0 6)  (222 214)  (222 214)  routing T_5_13.glb_netwk_6 <X> T_5_13.glb2local_0
 (1 6)  (223 214)  (223 214)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (14 6)  (236 214)  (236 214)  routing T_5_13.sp4_v_b_4 <X> T_5_13.lc_trk_g1_4
 (1 7)  (223 215)  (223 215)  routing T_5_13.glb_netwk_6 <X> T_5_13.glb2local_0
 (2 7)  (224 215)  (224 215)  Column buffer control bit: LH_colbuf_cntl_3

 (9 7)  (231 215)  (231 215)  routing T_5_13.sp4_v_b_4 <X> T_5_13.sp4_v_t_41
 (16 7)  (238 215)  (238 215)  routing T_5_13.sp4_v_b_4 <X> T_5_13.lc_trk_g1_4
 (17 7)  (239 215)  (239 215)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (14 8)  (236 216)  (236 216)  routing T_5_13.sp4_v_b_24 <X> T_5_13.lc_trk_g2_0
 (16 9)  (238 217)  (238 217)  routing T_5_13.sp4_v_b_24 <X> T_5_13.lc_trk_g2_0
 (17 9)  (239 217)  (239 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (8 12)  (230 220)  (230 220)  routing T_5_13.sp4_v_b_4 <X> T_5_13.sp4_h_r_10
 (9 12)  (231 220)  (231 220)  routing T_5_13.sp4_v_b_4 <X> T_5_13.sp4_h_r_10
 (10 12)  (232 220)  (232 220)  routing T_5_13.sp4_v_b_4 <X> T_5_13.sp4_h_r_10
 (2 13)  (224 221)  (224 221)  Column buffer control bit: LH_colbuf_cntl_6

 (22 13)  (244 221)  (244 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (245 221)  (245 221)  routing T_5_13.sp4_h_l_15 <X> T_5_13.lc_trk_g3_2
 (24 13)  (246 221)  (246 221)  routing T_5_13.sp4_h_l_15 <X> T_5_13.lc_trk_g3_2
 (25 13)  (247 221)  (247 221)  routing T_5_13.sp4_h_l_15 <X> T_5_13.lc_trk_g3_2


LogicTile_6_13

 (0 0)  (276 208)  (276 208)  Negative Clock bit

 (3 1)  (279 209)  (279 209)  routing T_6_13.sp12_h_l_23 <X> T_6_13.sp12_v_b_0
 (0 2)  (276 210)  (276 210)  routing T_6_13.glb_netwk_3 <X> T_6_13.wire_logic_cluster/lc_7/clk
 (2 2)  (278 210)  (278 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (297 210)  (297 210)  routing T_6_13.sp4_h_l_10 <X> T_6_13.lc_trk_g0_7
 (22 2)  (298 210)  (298 210)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (299 210)  (299 210)  routing T_6_13.sp4_h_l_10 <X> T_6_13.lc_trk_g0_7
 (24 2)  (300 210)  (300 210)  routing T_6_13.sp4_h_l_10 <X> T_6_13.lc_trk_g0_7
 (0 3)  (276 211)  (276 211)  routing T_6_13.glb_netwk_3 <X> T_6_13.wire_logic_cluster/lc_7/clk
 (21 3)  (297 211)  (297 211)  routing T_6_13.sp4_h_l_10 <X> T_6_13.lc_trk_g0_7
 (1 4)  (277 212)  (277 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (298 212)  (298 212)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (299 212)  (299 212)  routing T_6_13.sp12_h_r_11 <X> T_6_13.lc_trk_g1_3
 (0 5)  (276 213)  (276 213)  routing T_6_13.lc_trk_g1_3 <X> T_6_13.wire_logic_cluster/lc_7/cen
 (1 5)  (277 213)  (277 213)  routing T_6_13.lc_trk_g1_3 <X> T_6_13.wire_logic_cluster/lc_7/cen
 (2 7)  (278 215)  (278 215)  Column buffer control bit: LH_colbuf_cntl_3

 (17 8)  (293 216)  (293 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (26 8)  (302 216)  (302 216)  routing T_6_13.lc_trk_g2_4 <X> T_6_13.wire_logic_cluster/lc_4/in_0
 (28 8)  (304 216)  (304 216)  routing T_6_13.lc_trk_g2_1 <X> T_6_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (305 216)  (305 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (307 216)  (307 216)  routing T_6_13.lc_trk_g0_7 <X> T_6_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (308 216)  (308 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (35 8)  (311 216)  (311 216)  routing T_6_13.lc_trk_g3_7 <X> T_6_13.input_2_4
 (45 8)  (321 216)  (321 216)  LC_4 Logic Functioning bit
 (46 8)  (322 216)  (322 216)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (8 9)  (284 217)  (284 217)  routing T_6_13.sp4_h_r_7 <X> T_6_13.sp4_v_b_7
 (28 9)  (304 217)  (304 217)  routing T_6_13.lc_trk_g2_4 <X> T_6_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (305 217)  (305 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (307 217)  (307 217)  routing T_6_13.lc_trk_g0_7 <X> T_6_13.wire_logic_cluster/lc_4/in_3
 (32 9)  (308 217)  (308 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (309 217)  (309 217)  routing T_6_13.lc_trk_g3_7 <X> T_6_13.input_2_4
 (34 9)  (310 217)  (310 217)  routing T_6_13.lc_trk_g3_7 <X> T_6_13.input_2_4
 (35 9)  (311 217)  (311 217)  routing T_6_13.lc_trk_g3_7 <X> T_6_13.input_2_4
 (36 9)  (312 217)  (312 217)  LC_4 Logic Functioning bit
 (41 9)  (317 217)  (317 217)  LC_4 Logic Functioning bit
 (43 9)  (319 217)  (319 217)  LC_4 Logic Functioning bit
 (17 11)  (293 219)  (293 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (2 13)  (278 221)  (278 221)  Column buffer control bit: LH_colbuf_cntl_6

 (0 14)  (276 222)  (276 222)  routing T_6_13.glb_netwk_6 <X> T_6_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (277 222)  (277 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (21 14)  (297 222)  (297 222)  routing T_6_13.sp12_v_b_7 <X> T_6_13.lc_trk_g3_7
 (22 14)  (298 222)  (298 222)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (300 222)  (300 222)  routing T_6_13.sp12_v_b_7 <X> T_6_13.lc_trk_g3_7
 (0 15)  (276 223)  (276 223)  routing T_6_13.glb_netwk_6 <X> T_6_13.wire_logic_cluster/lc_7/s_r
 (21 15)  (297 223)  (297 223)  routing T_6_13.sp12_v_b_7 <X> T_6_13.lc_trk_g3_7


LogicTile_7_13

 (0 0)  (334 208)  (334 208)  Negative Clock bit

 (16 0)  (350 208)  (350 208)  routing T_7_13.sp4_v_b_9 <X> T_7_13.lc_trk_g0_1
 (17 0)  (351 208)  (351 208)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (352 208)  (352 208)  routing T_7_13.sp4_v_b_9 <X> T_7_13.lc_trk_g0_1
 (25 0)  (359 208)  (359 208)  routing T_7_13.sp4_h_l_7 <X> T_7_13.lc_trk_g0_2
 (18 1)  (352 209)  (352 209)  routing T_7_13.sp4_v_b_9 <X> T_7_13.lc_trk_g0_1
 (22 1)  (356 209)  (356 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (357 209)  (357 209)  routing T_7_13.sp4_h_l_7 <X> T_7_13.lc_trk_g0_2
 (24 1)  (358 209)  (358 209)  routing T_7_13.sp4_h_l_7 <X> T_7_13.lc_trk_g0_2
 (25 1)  (359 209)  (359 209)  routing T_7_13.sp4_h_l_7 <X> T_7_13.lc_trk_g0_2
 (0 2)  (334 210)  (334 210)  routing T_7_13.glb_netwk_3 <X> T_7_13.wire_logic_cluster/lc_7/clk
 (2 2)  (336 210)  (336 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (334 211)  (334 211)  routing T_7_13.glb_netwk_3 <X> T_7_13.wire_logic_cluster/lc_7/clk
 (13 3)  (347 211)  (347 211)  routing T_7_13.sp4_v_b_9 <X> T_7_13.sp4_h_l_39
 (14 3)  (348 211)  (348 211)  routing T_7_13.sp4_r_v_b_28 <X> T_7_13.lc_trk_g0_4
 (17 3)  (351 211)  (351 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (1 4)  (335 212)  (335 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (2 4)  (336 212)  (336 212)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (1 5)  (335 213)  (335 213)  routing T_7_13.lc_trk_g0_2 <X> T_7_13.wire_logic_cluster/lc_7/cen
 (2 7)  (336 215)  (336 215)  Column buffer control bit: LH_colbuf_cntl_3

 (14 8)  (348 216)  (348 216)  routing T_7_13.sp12_v_b_0 <X> T_7_13.lc_trk_g2_0
 (14 9)  (348 217)  (348 217)  routing T_7_13.sp12_v_b_0 <X> T_7_13.lc_trk_g2_0
 (15 9)  (349 217)  (349 217)  routing T_7_13.sp12_v_b_0 <X> T_7_13.lc_trk_g2_0
 (17 9)  (351 217)  (351 217)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_0 lc_trk_g2_0
 (26 12)  (360 220)  (360 220)  routing T_7_13.lc_trk_g0_4 <X> T_7_13.wire_logic_cluster/lc_6/in_0
 (29 12)  (363 220)  (363 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (365 220)  (365 220)  routing T_7_13.lc_trk_g3_4 <X> T_7_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (366 220)  (366 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (367 220)  (367 220)  routing T_7_13.lc_trk_g3_4 <X> T_7_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (368 220)  (368 220)  routing T_7_13.lc_trk_g3_4 <X> T_7_13.wire_logic_cluster/lc_6/in_3
 (45 12)  (379 220)  (379 220)  LC_6 Logic Functioning bit
 (52 12)  (386 220)  (386 220)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (2 13)  (336 221)  (336 221)  Column buffer control bit: LH_colbuf_cntl_6

 (29 13)  (363 221)  (363 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (32 13)  (366 221)  (366 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (367 221)  (367 221)  routing T_7_13.lc_trk_g2_0 <X> T_7_13.input_2_6
 (36 13)  (370 221)  (370 221)  LC_6 Logic Functioning bit
 (0 14)  (334 222)  (334 222)  routing T_7_13.glb_netwk_6 <X> T_7_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (335 222)  (335 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (334 223)  (334 223)  routing T_7_13.glb_netwk_6 <X> T_7_13.wire_logic_cluster/lc_7/s_r
 (14 15)  (348 223)  (348 223)  routing T_7_13.sp4_h_l_17 <X> T_7_13.lc_trk_g3_4
 (15 15)  (349 223)  (349 223)  routing T_7_13.sp4_h_l_17 <X> T_7_13.lc_trk_g3_4
 (16 15)  (350 223)  (350 223)  routing T_7_13.sp4_h_l_17 <X> T_7_13.lc_trk_g3_4
 (17 15)  (351 223)  (351 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4


LogicTile_8_13

 (3 1)  (391 209)  (391 209)  routing T_8_13.sp12_h_l_23 <X> T_8_13.sp12_v_b_0
 (5 3)  (393 211)  (393 211)  routing T_8_13.sp4_h_l_37 <X> T_8_13.sp4_v_t_37
 (2 7)  (390 215)  (390 215)  Column buffer control bit: LH_colbuf_cntl_3

 (11 7)  (399 215)  (399 215)  routing T_8_13.sp4_h_r_9 <X> T_8_13.sp4_h_l_40
 (13 7)  (401 215)  (401 215)  routing T_8_13.sp4_h_r_9 <X> T_8_13.sp4_h_l_40
 (2 13)  (390 221)  (390 221)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_9_13

 (0 0)  (442 208)  (442 208)  Negative Clock bit

 (0 2)  (442 210)  (442 210)  routing T_9_13.glb_netwk_3 <X> T_9_13.wire_logic_cluster/lc_7/clk
 (2 2)  (444 210)  (444 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (442 211)  (442 211)  routing T_9_13.glb_netwk_3 <X> T_9_13.wire_logic_cluster/lc_7/clk
 (0 4)  (442 212)  (442 212)  routing T_9_13.lc_trk_g2_2 <X> T_9_13.wire_logic_cluster/lc_7/cen
 (1 4)  (443 212)  (443 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (26 4)  (468 212)  (468 212)  routing T_9_13.lc_trk_g1_5 <X> T_9_13.wire_logic_cluster/lc_2/in_0
 (28 4)  (470 212)  (470 212)  routing T_9_13.lc_trk_g2_5 <X> T_9_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (471 212)  (471 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (472 212)  (472 212)  routing T_9_13.lc_trk_g2_5 <X> T_9_13.wire_logic_cluster/lc_2/in_1
 (32 4)  (474 212)  (474 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (475 212)  (475 212)  routing T_9_13.lc_trk_g3_0 <X> T_9_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (476 212)  (476 212)  routing T_9_13.lc_trk_g3_0 <X> T_9_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (478 212)  (478 212)  LC_2 Logic Functioning bit
 (37 4)  (479 212)  (479 212)  LC_2 Logic Functioning bit
 (38 4)  (480 212)  (480 212)  LC_2 Logic Functioning bit
 (41 4)  (483 212)  (483 212)  LC_2 Logic Functioning bit
 (43 4)  (485 212)  (485 212)  LC_2 Logic Functioning bit
 (45 4)  (487 212)  (487 212)  LC_2 Logic Functioning bit
 (46 4)  (488 212)  (488 212)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (1 5)  (443 213)  (443 213)  routing T_9_13.lc_trk_g2_2 <X> T_9_13.wire_logic_cluster/lc_7/cen
 (27 5)  (469 213)  (469 213)  routing T_9_13.lc_trk_g1_5 <X> T_9_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (471 213)  (471 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (32 5)  (474 213)  (474 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (475 213)  (475 213)  routing T_9_13.lc_trk_g2_0 <X> T_9_13.input_2_2
 (36 5)  (478 213)  (478 213)  LC_2 Logic Functioning bit
 (37 5)  (479 213)  (479 213)  LC_2 Logic Functioning bit
 (15 6)  (457 214)  (457 214)  routing T_9_13.sp4_h_r_5 <X> T_9_13.lc_trk_g1_5
 (16 6)  (458 214)  (458 214)  routing T_9_13.sp4_h_r_5 <X> T_9_13.lc_trk_g1_5
 (17 6)  (459 214)  (459 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (2 7)  (444 215)  (444 215)  Column buffer control bit: LH_colbuf_cntl_3

 (18 7)  (460 215)  (460 215)  routing T_9_13.sp4_h_r_5 <X> T_9_13.lc_trk_g1_5
 (25 8)  (467 216)  (467 216)  routing T_9_13.sp4_h_r_42 <X> T_9_13.lc_trk_g2_2
 (14 9)  (456 217)  (456 217)  routing T_9_13.sp4_r_v_b_32 <X> T_9_13.lc_trk_g2_0
 (17 9)  (459 217)  (459 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (22 9)  (464 217)  (464 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (465 217)  (465 217)  routing T_9_13.sp4_h_r_42 <X> T_9_13.lc_trk_g2_2
 (24 9)  (466 217)  (466 217)  routing T_9_13.sp4_h_r_42 <X> T_9_13.lc_trk_g2_2
 (25 9)  (467 217)  (467 217)  routing T_9_13.sp4_h_r_42 <X> T_9_13.lc_trk_g2_2
 (16 10)  (458 218)  (458 218)  routing T_9_13.sp4_v_t_16 <X> T_9_13.lc_trk_g2_5
 (17 10)  (459 218)  (459 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (460 218)  (460 218)  routing T_9_13.sp4_v_t_16 <X> T_9_13.lc_trk_g2_5
 (14 12)  (456 220)  (456 220)  routing T_9_13.bnl_op_0 <X> T_9_13.lc_trk_g3_0
 (2 13)  (444 221)  (444 221)  Column buffer control bit: LH_colbuf_cntl_6

 (14 13)  (456 221)  (456 221)  routing T_9_13.bnl_op_0 <X> T_9_13.lc_trk_g3_0
 (17 13)  (459 221)  (459 221)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (0 14)  (442 222)  (442 222)  routing T_9_13.glb_netwk_6 <X> T_9_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (443 222)  (443 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (6 14)  (448 222)  (448 222)  routing T_9_13.sp4_h_l_41 <X> T_9_13.sp4_v_t_44
 (0 15)  (442 223)  (442 223)  routing T_9_13.glb_netwk_6 <X> T_9_13.wire_logic_cluster/lc_7/s_r


RAM_Tile_10_13

 (7 1)  (503 209)  (503 209)  Ram config bit: MEMB_Power_Up_Control

 (8 15)  (504 223)  (504 223)  routing T_10_13.sp4_h_r_4 <X> T_10_13.sp4_v_t_47
 (9 15)  (505 223)  (505 223)  routing T_10_13.sp4_h_r_4 <X> T_10_13.sp4_v_t_47
 (10 15)  (506 223)  (506 223)  routing T_10_13.sp4_h_r_4 <X> T_10_13.sp4_v_t_47


LogicTile_11_13



LogicTile_12_13



IO_Tile_13_13

 (3 1)  (649 209)  (649 209)  IO control bit: IORIGHT_REN_1

 (0 3)  (646 211)  (646 211)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_40
 (17 3)  (663 211)  (663 211)  IOB_0 IO Functioning bit
 (2 6)  (648 214)  (648 214)  IO control bit: IORIGHT_REN_0

 (1 8)  (647 216)  (647 216)  Enable bit of Mux _out_links/OutMux3_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_28
 (17 13)  (663 221)  (663 221)  IOB_1 IO Functioning bit


IO_Tile_0_12

 (16 0)  (1 192)  (1 192)  IOB_0 IO Functioning bit
 (3 1)  (14 193)  (14 193)  IO control bit: BIOLEFT_REN_1

 (17 3)  (0 195)  (0 195)  IOB_0 IO Functioning bit
 (12 4)  (5 196)  (5 196)  routing T_0_12.lc_trk_g1_5 <X> T_0_12.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 196)  (4 196)  routing T_0_12.lc_trk_g1_5 <X> T_0_12.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 196)  (1 196)  IOB_0 IO Functioning bit
 (13 5)  (4 197)  (4 197)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 198)  (15 198)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 198)  (14 198)  IO control bit: BIOLEFT_IE_1

 (4 8)  (13 200)  (13 200)  routing T_0_12.span4_vert_b_8 <X> T_0_12.lc_trk_g1_0
 (3 9)  (14 201)  (14 201)  IO control bit: BIOLEFT_IE_0

 (5 9)  (12 201)  (12 201)  routing T_0_12.span4_vert_b_8 <X> T_0_12.lc_trk_g1_0
 (7 9)  (10 201)  (10 201)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_b_8 lc_trk_g1_0
 (12 10)  (5 202)  (5 202)  routing T_0_12.lc_trk_g1_0 <X> T_0_12.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 202)  (1 202)  IOB_1 IO Functioning bit
 (13 11)  (4 203)  (4 203)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (6 12)  (11 204)  (11 204)  routing T_0_12.span12_horz_21 <X> T_0_12.lc_trk_g1_5
 (7 12)  (10 204)  (10 204)  Enable bit of Mux _local_links/g1_mux_5 => span12_horz_21 lc_trk_g1_5
 (8 13)  (9 205)  (9 205)  routing T_0_12.span12_horz_21 <X> T_0_12.lc_trk_g1_5
 (17 13)  (0 205)  (0 205)  IOB_1 IO Functioning bit
 (16 14)  (1 206)  (1 206)  IOB_1 IO Functioning bit


LogicTile_1_12



LogicTile_2_12

 (2 7)  (74 199)  (74 199)  Column buffer control bit: LH_colbuf_cntl_3

 (3 11)  (75 203)  (75 203)  routing T_2_12.sp12_v_b_1 <X> T_2_12.sp12_h_l_22
 (2 13)  (74 205)  (74 205)  Column buffer control bit: LH_colbuf_cntl_6



RAM_Tile_3_12

 (8 4)  (134 196)  (134 196)  routing T_3_12.sp4_v_b_4 <X> T_3_12.sp4_h_r_4
 (9 4)  (135 196)  (135 196)  routing T_3_12.sp4_v_b_4 <X> T_3_12.sp4_h_r_4


LogicTile_4_12

 (0 0)  (168 192)  (168 192)  Negative Clock bit

 (12 0)  (180 192)  (180 192)  routing T_4_12.sp4_v_b_2 <X> T_4_12.sp4_h_r_2
 (11 1)  (179 193)  (179 193)  routing T_4_12.sp4_v_b_2 <X> T_4_12.sp4_h_r_2
 (16 1)  (184 193)  (184 193)  routing T_4_12.sp12_h_r_8 <X> T_4_12.lc_trk_g0_0
 (17 1)  (185 193)  (185 193)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (0 2)  (168 194)  (168 194)  routing T_4_12.glb_netwk_3 <X> T_4_12.wire_logic_cluster/lc_7/clk
 (2 2)  (170 194)  (170 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (168 195)  (168 195)  routing T_4_12.glb_netwk_3 <X> T_4_12.wire_logic_cluster/lc_7/clk
 (0 4)  (168 196)  (168 196)  routing T_4_12.lc_trk_g3_3 <X> T_4_12.wire_logic_cluster/lc_7/cen
 (1 4)  (169 196)  (169 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (182 196)  (182 196)  routing T_4_12.sp12_h_r_0 <X> T_4_12.lc_trk_g1_0
 (16 4)  (184 196)  (184 196)  routing T_4_12.sp4_v_b_1 <X> T_4_12.lc_trk_g1_1
 (17 4)  (185 196)  (185 196)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (186 196)  (186 196)  routing T_4_12.sp4_v_b_1 <X> T_4_12.lc_trk_g1_1
 (0 5)  (168 197)  (168 197)  routing T_4_12.lc_trk_g3_3 <X> T_4_12.wire_logic_cluster/lc_7/cen
 (1 5)  (169 197)  (169 197)  routing T_4_12.lc_trk_g3_3 <X> T_4_12.wire_logic_cluster/lc_7/cen
 (14 5)  (182 197)  (182 197)  routing T_4_12.sp12_h_r_0 <X> T_4_12.lc_trk_g1_0
 (15 5)  (183 197)  (183 197)  routing T_4_12.sp12_h_r_0 <X> T_4_12.lc_trk_g1_0
 (17 5)  (185 197)  (185 197)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (3 6)  (171 198)  (171 198)  routing T_4_12.sp12_h_r_0 <X> T_4_12.sp12_v_t_23
 (2 7)  (170 199)  (170 199)  Column buffer control bit: LH_colbuf_cntl_3

 (3 7)  (171 199)  (171 199)  routing T_4_12.sp12_h_r_0 <X> T_4_12.sp12_v_t_23
 (8 11)  (176 203)  (176 203)  routing T_4_12.sp4_v_b_4 <X> T_4_12.sp4_v_t_42
 (10 11)  (178 203)  (178 203)  routing T_4_12.sp4_v_b_4 <X> T_4_12.sp4_v_t_42
 (5 12)  (173 204)  (173 204)  routing T_4_12.sp4_v_b_9 <X> T_4_12.sp4_h_r_9
 (22 12)  (190 204)  (190 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (27 12)  (195 204)  (195 204)  routing T_4_12.lc_trk_g3_4 <X> T_4_12.wire_logic_cluster/lc_6/in_1
 (28 12)  (196 204)  (196 204)  routing T_4_12.lc_trk_g3_4 <X> T_4_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (197 204)  (197 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (198 204)  (198 204)  routing T_4_12.lc_trk_g3_4 <X> T_4_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (200 204)  (200 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (202 204)  (202 204)  routing T_4_12.lc_trk_g1_0 <X> T_4_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (204 204)  (204 204)  LC_6 Logic Functioning bit
 (37 12)  (205 204)  (205 204)  LC_6 Logic Functioning bit
 (38 12)  (206 204)  (206 204)  LC_6 Logic Functioning bit
 (41 12)  (209 204)  (209 204)  LC_6 Logic Functioning bit
 (43 12)  (211 204)  (211 204)  LC_6 Logic Functioning bit
 (45 12)  (213 204)  (213 204)  LC_6 Logic Functioning bit
 (52 12)  (220 204)  (220 204)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (2 13)  (170 205)  (170 205)  Column buffer control bit: LH_colbuf_cntl_6

 (6 13)  (174 205)  (174 205)  routing T_4_12.sp4_v_b_9 <X> T_4_12.sp4_h_r_9
 (21 13)  (189 205)  (189 205)  routing T_4_12.sp4_r_v_b_43 <X> T_4_12.lc_trk_g3_3
 (29 13)  (197 205)  (197 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (32 13)  (200 205)  (200 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (202 205)  (202 205)  routing T_4_12.lc_trk_g1_1 <X> T_4_12.input_2_6
 (36 13)  (204 205)  (204 205)  LC_6 Logic Functioning bit
 (37 13)  (205 205)  (205 205)  LC_6 Logic Functioning bit
 (0 14)  (168 206)  (168 206)  routing T_4_12.glb_netwk_6 <X> T_4_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (169 206)  (169 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (182 206)  (182 206)  routing T_4_12.sp12_v_t_3 <X> T_4_12.lc_trk_g3_4
 (0 15)  (168 207)  (168 207)  routing T_4_12.glb_netwk_6 <X> T_4_12.wire_logic_cluster/lc_7/s_r
 (14 15)  (182 207)  (182 207)  routing T_4_12.sp12_v_t_3 <X> T_4_12.lc_trk_g3_4
 (15 15)  (183 207)  (183 207)  routing T_4_12.sp12_v_t_3 <X> T_4_12.lc_trk_g3_4
 (17 15)  (185 207)  (185 207)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4


LogicTile_5_12

 (0 0)  (222 192)  (222 192)  Negative Clock bit

 (0 2)  (222 194)  (222 194)  routing T_5_12.glb_netwk_3 <X> T_5_12.wire_logic_cluster/lc_7/clk
 (2 2)  (224 194)  (224 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (222 195)  (222 195)  routing T_5_12.glb_netwk_3 <X> T_5_12.wire_logic_cluster/lc_7/clk
 (0 4)  (222 196)  (222 196)  routing T_5_12.lc_trk_g3_3 <X> T_5_12.wire_logic_cluster/lc_7/cen
 (1 4)  (223 196)  (223 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (21 4)  (243 196)  (243 196)  routing T_5_12.sp12_h_r_3 <X> T_5_12.lc_trk_g1_3
 (22 4)  (244 196)  (244 196)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (246 196)  (246 196)  routing T_5_12.sp12_h_r_3 <X> T_5_12.lc_trk_g1_3
 (0 5)  (222 197)  (222 197)  routing T_5_12.lc_trk_g3_3 <X> T_5_12.wire_logic_cluster/lc_7/cen
 (1 5)  (223 197)  (223 197)  routing T_5_12.lc_trk_g3_3 <X> T_5_12.wire_logic_cluster/lc_7/cen
 (21 5)  (243 197)  (243 197)  routing T_5_12.sp12_h_r_3 <X> T_5_12.lc_trk_g1_3
 (22 5)  (244 197)  (244 197)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (2 7)  (224 199)  (224 199)  Column buffer control bit: LH_colbuf_cntl_3

 (16 10)  (238 202)  (238 202)  routing T_5_12.sp4_v_t_16 <X> T_5_12.lc_trk_g2_5
 (17 10)  (239 202)  (239 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (240 202)  (240 202)  routing T_5_12.sp4_v_t_16 <X> T_5_12.lc_trk_g2_5
 (22 12)  (244 204)  (244 204)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (245 204)  (245 204)  routing T_5_12.sp12_v_b_19 <X> T_5_12.lc_trk_g3_3
 (2 13)  (224 205)  (224 205)  Column buffer control bit: LH_colbuf_cntl_6

 (21 13)  (243 205)  (243 205)  routing T_5_12.sp12_v_b_19 <X> T_5_12.lc_trk_g3_3
 (0 14)  (222 206)  (222 206)  routing T_5_12.glb_netwk_6 <X> T_5_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (223 206)  (223 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (16 14)  (238 206)  (238 206)  routing T_5_12.sp4_v_b_37 <X> T_5_12.lc_trk_g3_5
 (17 14)  (239 206)  (239 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (240 206)  (240 206)  routing T_5_12.sp4_v_b_37 <X> T_5_12.lc_trk_g3_5
 (27 14)  (249 206)  (249 206)  routing T_5_12.lc_trk_g3_5 <X> T_5_12.wire_logic_cluster/lc_7/in_1
 (28 14)  (250 206)  (250 206)  routing T_5_12.lc_trk_g3_5 <X> T_5_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (251 206)  (251 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (252 206)  (252 206)  routing T_5_12.lc_trk_g3_5 <X> T_5_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (254 206)  (254 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (256 206)  (256 206)  routing T_5_12.lc_trk_g1_3 <X> T_5_12.wire_logic_cluster/lc_7/in_3
 (35 14)  (257 206)  (257 206)  routing T_5_12.lc_trk_g2_5 <X> T_5_12.input_2_7
 (36 14)  (258 206)  (258 206)  LC_7 Logic Functioning bit
 (37 14)  (259 206)  (259 206)  LC_7 Logic Functioning bit
 (38 14)  (260 206)  (260 206)  LC_7 Logic Functioning bit
 (41 14)  (263 206)  (263 206)  LC_7 Logic Functioning bit
 (43 14)  (265 206)  (265 206)  LC_7 Logic Functioning bit
 (45 14)  (267 206)  (267 206)  LC_7 Logic Functioning bit
 (52 14)  (274 206)  (274 206)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (222 207)  (222 207)  routing T_5_12.glb_netwk_6 <X> T_5_12.wire_logic_cluster/lc_7/s_r
 (18 15)  (240 207)  (240 207)  routing T_5_12.sp4_v_b_37 <X> T_5_12.lc_trk_g3_5
 (26 15)  (248 207)  (248 207)  routing T_5_12.lc_trk_g1_2 <X> T_5_12.wire_logic_cluster/lc_7/in_0
 (27 15)  (249 207)  (249 207)  routing T_5_12.lc_trk_g1_2 <X> T_5_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (251 207)  (251 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (253 207)  (253 207)  routing T_5_12.lc_trk_g1_3 <X> T_5_12.wire_logic_cluster/lc_7/in_3
 (32 15)  (254 207)  (254 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (255 207)  (255 207)  routing T_5_12.lc_trk_g2_5 <X> T_5_12.input_2_7
 (36 15)  (258 207)  (258 207)  LC_7 Logic Functioning bit
 (37 15)  (259 207)  (259 207)  LC_7 Logic Functioning bit


LogicTile_6_12

 (0 0)  (276 192)  (276 192)  Negative Clock bit

 (22 1)  (298 193)  (298 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (299 193)  (299 193)  routing T_6_12.sp4_v_b_18 <X> T_6_12.lc_trk_g0_2
 (24 1)  (300 193)  (300 193)  routing T_6_12.sp4_v_b_18 <X> T_6_12.lc_trk_g0_2
 (0 2)  (276 194)  (276 194)  routing T_6_12.glb_netwk_3 <X> T_6_12.wire_logic_cluster/lc_7/clk
 (2 2)  (278 194)  (278 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (276 195)  (276 195)  routing T_6_12.glb_netwk_3 <X> T_6_12.wire_logic_cluster/lc_7/clk
 (1 4)  (277 196)  (277 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (277 197)  (277 197)  routing T_6_12.lc_trk_g0_2 <X> T_6_12.wire_logic_cluster/lc_7/cen
 (2 7)  (278 199)  (278 199)  Column buffer control bit: LH_colbuf_cntl_3

 (15 8)  (291 200)  (291 200)  routing T_6_12.sp4_h_r_33 <X> T_6_12.lc_trk_g2_1
 (16 8)  (292 200)  (292 200)  routing T_6_12.sp4_h_r_33 <X> T_6_12.lc_trk_g2_1
 (17 8)  (293 200)  (293 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (294 200)  (294 200)  routing T_6_12.sp4_h_r_33 <X> T_6_12.lc_trk_g2_1
 (22 9)  (298 201)  (298 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (299 201)  (299 201)  routing T_6_12.sp4_h_l_15 <X> T_6_12.lc_trk_g2_2
 (24 9)  (300 201)  (300 201)  routing T_6_12.sp4_h_l_15 <X> T_6_12.lc_trk_g2_2
 (25 9)  (301 201)  (301 201)  routing T_6_12.sp4_h_l_15 <X> T_6_12.lc_trk_g2_2
 (15 12)  (291 204)  (291 204)  routing T_6_12.sp4_h_r_41 <X> T_6_12.lc_trk_g3_1
 (16 12)  (292 204)  (292 204)  routing T_6_12.sp4_h_r_41 <X> T_6_12.lc_trk_g3_1
 (17 12)  (293 204)  (293 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (294 204)  (294 204)  routing T_6_12.sp4_h_r_41 <X> T_6_12.lc_trk_g3_1
 (2 13)  (278 205)  (278 205)  Column buffer control bit: LH_colbuf_cntl_6

 (18 13)  (294 205)  (294 205)  routing T_6_12.sp4_h_r_41 <X> T_6_12.lc_trk_g3_1
 (0 14)  (276 206)  (276 206)  routing T_6_12.glb_netwk_6 <X> T_6_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (277 206)  (277 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (27 14)  (303 206)  (303 206)  routing T_6_12.lc_trk_g3_1 <X> T_6_12.wire_logic_cluster/lc_7/in_1
 (28 14)  (304 206)  (304 206)  routing T_6_12.lc_trk_g3_1 <X> T_6_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (305 206)  (305 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (308 206)  (308 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (309 206)  (309 206)  routing T_6_12.lc_trk_g2_2 <X> T_6_12.wire_logic_cluster/lc_7/in_3
 (35 14)  (311 206)  (311 206)  routing T_6_12.lc_trk_g3_4 <X> T_6_12.input_2_7
 (43 14)  (319 206)  (319 206)  LC_7 Logic Functioning bit
 (45 14)  (321 206)  (321 206)  LC_7 Logic Functioning bit
 (52 14)  (328 206)  (328 206)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (276 207)  (276 207)  routing T_6_12.glb_netwk_6 <X> T_6_12.wire_logic_cluster/lc_7/s_r
 (17 15)  (293 207)  (293 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (28 15)  (304 207)  (304 207)  routing T_6_12.lc_trk_g2_1 <X> T_6_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (305 207)  (305 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (307 207)  (307 207)  routing T_6_12.lc_trk_g2_2 <X> T_6_12.wire_logic_cluster/lc_7/in_3
 (32 15)  (308 207)  (308 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (309 207)  (309 207)  routing T_6_12.lc_trk_g3_4 <X> T_6_12.input_2_7
 (34 15)  (310 207)  (310 207)  routing T_6_12.lc_trk_g3_4 <X> T_6_12.input_2_7


LogicTile_7_12



LogicTile_8_12

 (27 0)  (415 192)  (415 192)  routing T_8_12.lc_trk_g3_2 <X> T_8_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (416 192)  (416 192)  routing T_8_12.lc_trk_g3_2 <X> T_8_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (417 192)  (417 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (419 192)  (419 192)  routing T_8_12.lc_trk_g2_5 <X> T_8_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (420 192)  (420 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (421 192)  (421 192)  routing T_8_12.lc_trk_g2_5 <X> T_8_12.wire_logic_cluster/lc_0/in_3
 (47 0)  (435 192)  (435 192)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (52 0)  (440 192)  (440 192)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (27 1)  (415 193)  (415 193)  routing T_8_12.lc_trk_g3_1 <X> T_8_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (416 193)  (416 193)  routing T_8_12.lc_trk_g3_1 <X> T_8_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (417 193)  (417 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (418 193)  (418 193)  routing T_8_12.lc_trk_g3_2 <X> T_8_12.wire_logic_cluster/lc_0/in_1
 (36 1)  (424 193)  (424 193)  LC_0 Logic Functioning bit
 (38 1)  (426 193)  (426 193)  LC_0 Logic Functioning bit
 (53 1)  (441 193)  (441 193)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (17 10)  (405 202)  (405 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (15 12)  (403 204)  (403 204)  routing T_8_12.sp4_v_t_28 <X> T_8_12.lc_trk_g3_1
 (16 12)  (404 204)  (404 204)  routing T_8_12.sp4_v_t_28 <X> T_8_12.lc_trk_g3_1
 (17 12)  (405 204)  (405 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (25 12)  (413 204)  (413 204)  routing T_8_12.sp4_v_t_23 <X> T_8_12.lc_trk_g3_2
 (22 13)  (410 205)  (410 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (411 205)  (411 205)  routing T_8_12.sp4_v_t_23 <X> T_8_12.lc_trk_g3_2
 (25 13)  (413 205)  (413 205)  routing T_8_12.sp4_v_t_23 <X> T_8_12.lc_trk_g3_2


LogicTile_9_12



RAM_Tile_10_12



LogicTile_11_12



LogicTile_12_12

 (3 2)  (595 194)  (595 194)  routing T_12_12.sp12_h_r_0 <X> T_12_12.sp12_h_l_23
 (3 3)  (595 195)  (595 195)  routing T_12_12.sp12_h_r_0 <X> T_12_12.sp12_h_l_23


IO_Tile_13_12

 (17 1)  (663 193)  (663 193)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (663 195)  (663 195)  IOB_0 IO Functioning bit


IO_Tile_0_11

 (3 1)  (14 177)  (14 177)  IO control bit: BIOLEFT_REN_1

 (13 1)  (4 177)  (4 177)  routing T_0_11.span4_horz_1 <X> T_0_11.span4_vert_b_0
 (14 1)  (3 177)  (3 177)  routing T_0_11.span4_horz_1 <X> T_0_11.span4_vert_b_0
 (2 6)  (15 182)  (15 182)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 182)  (14 182)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 185)  (14 185)  IO control bit: BIOLEFT_IE_0



RAM_Tile_3_11

 (7 1)  (133 177)  (133 177)  Ram config bit: MEMB_Power_Up_Control



LogicTile_4_11

 (10 2)  (178 178)  (178 178)  routing T_4_11.sp4_v_b_8 <X> T_4_11.sp4_h_l_36
 (19 2)  (187 178)  (187 178)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (8 4)  (176 180)  (176 180)  routing T_4_11.sp4_v_b_4 <X> T_4_11.sp4_h_r_4
 (9 4)  (177 180)  (177 180)  routing T_4_11.sp4_v_b_4 <X> T_4_11.sp4_h_r_4


LogicTile_5_11

 (5 0)  (227 176)  (227 176)  routing T_5_11.sp4_v_b_0 <X> T_5_11.sp4_h_r_0
 (6 1)  (228 177)  (228 177)  routing T_5_11.sp4_v_b_0 <X> T_5_11.sp4_h_r_0
 (4 2)  (226 178)  (226 178)  routing T_5_11.sp4_v_b_0 <X> T_5_11.sp4_v_t_37


LogicTile_6_11

 (19 2)  (295 178)  (295 178)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_8_11

 (8 7)  (396 183)  (396 183)  routing T_8_11.sp4_h_l_41 <X> T_8_11.sp4_v_t_41


LogicTile_9_11

 (11 6)  (453 182)  (453 182)  routing T_9_11.sp4_h_l_37 <X> T_9_11.sp4_v_t_40


RAM_Tile_10_11

 (7 1)  (503 177)  (503 177)  Ram config bit: MEMB_Power_Up_Control

 (8 7)  (504 183)  (504 183)  routing T_10_11.sp4_h_r_4 <X> T_10_11.sp4_v_t_41
 (9 7)  (505 183)  (505 183)  routing T_10_11.sp4_h_r_4 <X> T_10_11.sp4_v_t_41
 (13 10)  (509 186)  (509 186)  routing T_10_11.sp4_h_r_8 <X> T_10_11.sp4_v_t_45
 (12 11)  (508 187)  (508 187)  routing T_10_11.sp4_h_r_8 <X> T_10_11.sp4_v_t_45


IO_Tile_13_11

 (2 1)  (648 177)  (648 177)  Enable bit of Mux _out_links/OutMux4_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_32
 (3 1)  (649 177)  (649 177)  IO control bit: IORIGHT_REN_1

 (17 3)  (663 179)  (663 179)  IOB_0 IO Functioning bit
 (2 6)  (648 182)  (648 182)  IO control bit: IORIGHT_REN_0

 (3 6)  (649 182)  (649 182)  IO control bit: IORIGHT_IE_1

 (1 8)  (647 184)  (647 184)  Enable bit of Mux _out_links/OutMux3_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_28
 (17 13)  (663 189)  (663 189)  IOB_1 IO Functioning bit


IO_Tile_0_10

 (12 0)  (5 160)  (5 160)  routing T_0_10.span4_horz_25 <X> T_0_10.span4_vert_t_12
 (16 0)  (1 160)  (1 160)  IOB_0 IO Functioning bit
 (3 1)  (14 161)  (14 161)  IO control bit: BIOLEFT_REN_1

 (4 2)  (13 162)  (13 162)  routing T_0_10.span4_horz_10 <X> T_0_10.lc_trk_g0_2
 (4 3)  (13 163)  (13 163)  routing T_0_10.span4_horz_10 <X> T_0_10.lc_trk_g0_2
 (6 3)  (11 163)  (11 163)  routing T_0_10.span4_horz_10 <X> T_0_10.lc_trk_g0_2
 (7 3)  (10 163)  (10 163)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_10 lc_trk_g0_2
 (17 3)  (0 163)  (0 163)  IOB_0 IO Functioning bit
 (16 4)  (1 164)  (1 164)  IOB_0 IO Functioning bit
 (12 5)  (5 165)  (5 165)  routing T_0_10.lc_trk_g0_2 <X> T_0_10.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 165)  (4 165)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 166)  (15 166)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 166)  (14 166)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 169)  (14 169)  IO control bit: BIOLEFT_IE_0

 (12 10)  (5 170)  (5 170)  routing T_0_10.lc_trk_g1_4 <X> T_0_10.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 170)  (4 170)  routing T_0_10.lc_trk_g1_4 <X> T_0_10.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 170)  (1 170)  IOB_1 IO Functioning bit
 (13 11)  (4 171)  (4 171)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (13 173)  (13 173)  routing T_0_10.span4_vert_b_4 <X> T_0_10.lc_trk_g1_4
 (5 13)  (12 173)  (12 173)  routing T_0_10.span4_vert_b_4 <X> T_0_10.lc_trk_g1_4
 (7 13)  (10 173)  (10 173)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4
 (17 13)  (0 173)  (0 173)  IOB_1 IO Functioning bit
 (16 14)  (1 174)  (1 174)  IOB_1 IO Functioning bit


LogicTile_1_10

 (12 4)  (30 164)  (30 164)  routing T_1_10.sp4_v_b_5 <X> T_1_10.sp4_h_r_5
 (11 5)  (29 165)  (29 165)  routing T_1_10.sp4_v_b_5 <X> T_1_10.sp4_h_r_5


LogicTile_2_10

 (0 0)  (72 160)  (72 160)  Negative Clock bit

 (0 2)  (72 162)  (72 162)  routing T_2_10.glb_netwk_3 <X> T_2_10.wire_logic_cluster/lc_7/clk
 (2 2)  (74 162)  (74 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (9 2)  (81 162)  (81 162)  routing T_2_10.sp4_v_b_1 <X> T_2_10.sp4_h_l_36
 (31 2)  (103 162)  (103 162)  routing T_2_10.lc_trk_g2_4 <X> T_2_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 162)  (104 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (105 162)  (105 162)  routing T_2_10.lc_trk_g2_4 <X> T_2_10.wire_logic_cluster/lc_1/in_3
 (36 2)  (108 162)  (108 162)  LC_1 Logic Functioning bit
 (37 2)  (109 162)  (109 162)  LC_1 Logic Functioning bit
 (38 2)  (110 162)  (110 162)  LC_1 Logic Functioning bit
 (39 2)  (111 162)  (111 162)  LC_1 Logic Functioning bit
 (45 2)  (117 162)  (117 162)  LC_1 Logic Functioning bit
 (0 3)  (72 163)  (72 163)  routing T_2_10.glb_netwk_3 <X> T_2_10.wire_logic_cluster/lc_7/clk
 (36 3)  (108 163)  (108 163)  LC_1 Logic Functioning bit
 (37 3)  (109 163)  (109 163)  LC_1 Logic Functioning bit
 (38 3)  (110 163)  (110 163)  LC_1 Logic Functioning bit
 (39 3)  (111 163)  (111 163)  LC_1 Logic Functioning bit
 (44 3)  (116 163)  (116 163)  LC_1 Logic Functioning bit
 (47 3)  (119 163)  (119 163)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (14 11)  (86 171)  (86 171)  routing T_2_10.sp4_h_l_17 <X> T_2_10.lc_trk_g2_4
 (15 11)  (87 171)  (87 171)  routing T_2_10.sp4_h_l_17 <X> T_2_10.lc_trk_g2_4
 (16 11)  (88 171)  (88 171)  routing T_2_10.sp4_h_l_17 <X> T_2_10.lc_trk_g2_4
 (17 11)  (89 171)  (89 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (0 14)  (72 174)  (72 174)  routing T_2_10.glb_netwk_6 <X> T_2_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 174)  (73 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (72 175)  (72 175)  routing T_2_10.glb_netwk_6 <X> T_2_10.wire_logic_cluster/lc_7/s_r


LogicTile_4_10

 (0 0)  (168 160)  (168 160)  Negative Clock bit

 (0 2)  (168 162)  (168 162)  routing T_4_10.glb_netwk_3 <X> T_4_10.wire_logic_cluster/lc_7/clk
 (2 2)  (170 162)  (170 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (168 163)  (168 163)  routing T_4_10.glb_netwk_3 <X> T_4_10.wire_logic_cluster/lc_7/clk
 (25 4)  (193 164)  (193 164)  routing T_4_10.sp4_h_r_10 <X> T_4_10.lc_trk_g1_2
 (27 4)  (195 164)  (195 164)  routing T_4_10.lc_trk_g1_2 <X> T_4_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (197 164)  (197 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (200 164)  (200 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (201 164)  (201 164)  routing T_4_10.lc_trk_g2_1 <X> T_4_10.wire_logic_cluster/lc_2/in_3
 (35 4)  (203 164)  (203 164)  routing T_4_10.lc_trk_g2_4 <X> T_4_10.input_2_2
 (36 4)  (204 164)  (204 164)  LC_2 Logic Functioning bit
 (38 4)  (206 164)  (206 164)  LC_2 Logic Functioning bit
 (39 4)  (207 164)  (207 164)  LC_2 Logic Functioning bit
 (40 4)  (208 164)  (208 164)  LC_2 Logic Functioning bit
 (41 4)  (209 164)  (209 164)  LC_2 Logic Functioning bit
 (45 4)  (213 164)  (213 164)  LC_2 Logic Functioning bit
 (22 5)  (190 165)  (190 165)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (191 165)  (191 165)  routing T_4_10.sp4_h_r_10 <X> T_4_10.lc_trk_g1_2
 (24 5)  (192 165)  (192 165)  routing T_4_10.sp4_h_r_10 <X> T_4_10.lc_trk_g1_2
 (28 5)  (196 165)  (196 165)  routing T_4_10.lc_trk_g2_0 <X> T_4_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (197 165)  (197 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (198 165)  (198 165)  routing T_4_10.lc_trk_g1_2 <X> T_4_10.wire_logic_cluster/lc_2/in_1
 (32 5)  (200 165)  (200 165)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (201 165)  (201 165)  routing T_4_10.lc_trk_g2_4 <X> T_4_10.input_2_2
 (38 5)  (206 165)  (206 165)  LC_2 Logic Functioning bit
 (39 5)  (207 165)  (207 165)  LC_2 Logic Functioning bit
 (40 5)  (208 165)  (208 165)  LC_2 Logic Functioning bit
 (41 5)  (209 165)  (209 165)  LC_2 Logic Functioning bit
 (44 5)  (212 165)  (212 165)  LC_2 Logic Functioning bit
 (51 5)  (219 165)  (219 165)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (9 6)  (177 166)  (177 166)  routing T_4_10.sp4_v_b_4 <X> T_4_10.sp4_h_l_41
 (16 8)  (184 168)  (184 168)  routing T_4_10.sp4_v_b_33 <X> T_4_10.lc_trk_g2_1
 (17 8)  (185 168)  (185 168)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (186 168)  (186 168)  routing T_4_10.sp4_v_b_33 <X> T_4_10.lc_trk_g2_1
 (16 9)  (184 169)  (184 169)  routing T_4_10.sp12_v_b_8 <X> T_4_10.lc_trk_g2_0
 (17 9)  (185 169)  (185 169)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (18 9)  (186 169)  (186 169)  routing T_4_10.sp4_v_b_33 <X> T_4_10.lc_trk_g2_1
 (14 10)  (182 170)  (182 170)  routing T_4_10.sp12_v_t_3 <X> T_4_10.lc_trk_g2_4
 (14 11)  (182 171)  (182 171)  routing T_4_10.sp12_v_t_3 <X> T_4_10.lc_trk_g2_4
 (15 11)  (183 171)  (183 171)  routing T_4_10.sp12_v_t_3 <X> T_4_10.lc_trk_g2_4
 (17 11)  (185 171)  (185 171)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (0 14)  (168 174)  (168 174)  routing T_4_10.glb_netwk_6 <X> T_4_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (169 174)  (169 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (168 175)  (168 175)  routing T_4_10.glb_netwk_6 <X> T_4_10.wire_logic_cluster/lc_7/s_r


LogicTile_5_10

 (12 7)  (234 167)  (234 167)  routing T_5_10.sp4_h_l_40 <X> T_5_10.sp4_v_t_40


LogicTile_8_10

 (9 14)  (397 174)  (397 174)  routing T_8_10.sp4_v_b_10 <X> T_8_10.sp4_h_l_47
 (9 15)  (397 175)  (397 175)  routing T_8_10.sp4_v_b_10 <X> T_8_10.sp4_v_t_47


IO_Tile_13_10

 (3 1)  (649 161)  (649 161)  IO control bit: BIORIGHT_REN_1

 (2 6)  (648 166)  (648 166)  IO control bit: BIORIGHT_REN_0



IO_Tile_0_9

 (16 0)  (1 144)  (1 144)  IOB_0 IO Functioning bit
 (3 1)  (14 145)  (14 145)  IO control bit: GIOLEFT0_REN_1

 (17 3)  (0 147)  (0 147)  IOB_0 IO Functioning bit
 (5 4)  (12 148)  (12 148)  routing T_0_9.span4_vert_b_13 <X> T_0_9.lc_trk_g0_5
 (7 4)  (10 148)  (10 148)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_13 lc_trk_g0_5
 (8 4)  (9 148)  (9 148)  routing T_0_9.span4_vert_b_13 <X> T_0_9.lc_trk_g0_5
 (13 4)  (4 148)  (4 148)  routing T_0_9.lc_trk_g0_6 <X> T_0_9.wire_io_cluster/io_0/D_OUT_0
 (15 4)  (2 148)  (2 148)  Enable bit of Mux _fablink/Mux => lc_trk_g0_5 wire_gbuf/in
 (16 4)  (1 148)  (1 148)  IOB_0 IO Functioning bit
 (12 5)  (5 149)  (5 149)  routing T_0_9.lc_trk_g0_6 <X> T_0_9.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 149)  (4 149)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (15 5)  (2 149)  (2 149)  routing T_0_9.lc_trk_g0_5 <X> T_0_9.wire_gbuf/in
 (2 6)  (15 150)  (15 150)  IO control bit: GIOLEFT0_REN_0

 (3 6)  (14 150)  (14 150)  IO control bit: GIOLEFT0_IE_1

 (4 6)  (13 150)  (13 150)  routing T_0_9.span12_horz_6 <X> T_0_9.lc_trk_g0_6
 (4 7)  (13 151)  (13 151)  routing T_0_9.span12_horz_6 <X> T_0_9.lc_trk_g0_6
 (5 7)  (12 151)  (12 151)  routing T_0_9.span12_horz_6 <X> T_0_9.lc_trk_g0_6
 (7 7)  (10 151)  (10 151)  Enable bit of Mux _local_links/g0_mux_6 => span12_horz_6 lc_trk_g0_6
 (3 9)  (14 153)  (14 153)  IO control bit: GIOLEFT0_IE_0

 (12 10)  (5 154)  (5 154)  routing T_0_9.lc_trk_g1_2 <X> T_0_9.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 154)  (1 154)  IOB_1 IO Functioning bit
 (6 11)  (11 155)  (11 155)  routing T_0_9.span12_horz_10 <X> T_0_9.lc_trk_g1_2
 (7 11)  (10 155)  (10 155)  Enable bit of Mux _local_links/g1_mux_2 => span12_horz_10 lc_trk_g1_2
 (12 11)  (5 155)  (5 155)  routing T_0_9.lc_trk_g1_2 <X> T_0_9.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 155)  (4 155)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 157)  (0 157)  IOB_1 IO Functioning bit
 (16 14)  (1 158)  (1 158)  IOB_1 IO Functioning bit


LogicTile_2_9

 (5 5)  (77 149)  (77 149)  routing T_2_9.sp4_h_r_3 <X> T_2_9.sp4_v_b_3
 (10 5)  (82 149)  (82 149)  routing T_2_9.sp4_h_r_11 <X> T_2_9.sp4_v_b_4


RAM_Tile_3_9

 (7 1)  (133 145)  (133 145)  Ram config bit: MEMB_Power_Up_Control



LogicTile_4_9

 (0 0)  (168 144)  (168 144)  Negative Clock bit

 (27 0)  (195 144)  (195 144)  routing T_4_9.lc_trk_g1_4 <X> T_4_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (197 144)  (197 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (198 144)  (198 144)  routing T_4_9.lc_trk_g1_4 <X> T_4_9.wire_logic_cluster/lc_0/in_1
 (32 0)  (200 144)  (200 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (201 144)  (201 144)  routing T_4_9.lc_trk_g2_3 <X> T_4_9.wire_logic_cluster/lc_0/in_3
 (36 0)  (204 144)  (204 144)  LC_0 Logic Functioning bit
 (40 0)  (208 144)  (208 144)  LC_0 Logic Functioning bit
 (41 0)  (209 144)  (209 144)  LC_0 Logic Functioning bit
 (42 0)  (210 144)  (210 144)  LC_0 Logic Functioning bit
 (43 0)  (211 144)  (211 144)  LC_0 Logic Functioning bit
 (45 0)  (213 144)  (213 144)  LC_0 Logic Functioning bit
 (26 1)  (194 145)  (194 145)  routing T_4_9.lc_trk_g3_3 <X> T_4_9.wire_logic_cluster/lc_0/in_0
 (27 1)  (195 145)  (195 145)  routing T_4_9.lc_trk_g3_3 <X> T_4_9.wire_logic_cluster/lc_0/in_0
 (28 1)  (196 145)  (196 145)  routing T_4_9.lc_trk_g3_3 <X> T_4_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (197 145)  (197 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (199 145)  (199 145)  routing T_4_9.lc_trk_g2_3 <X> T_4_9.wire_logic_cluster/lc_0/in_3
 (32 1)  (200 145)  (200 145)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (202 145)  (202 145)  routing T_4_9.lc_trk_g1_1 <X> T_4_9.input_2_0
 (40 1)  (208 145)  (208 145)  LC_0 Logic Functioning bit
 (41 1)  (209 145)  (209 145)  LC_0 Logic Functioning bit
 (42 1)  (210 145)  (210 145)  LC_0 Logic Functioning bit
 (43 1)  (211 145)  (211 145)  LC_0 Logic Functioning bit
 (44 1)  (212 145)  (212 145)  LC_0 Logic Functioning bit
 (51 1)  (219 145)  (219 145)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (168 146)  (168 146)  routing T_4_9.glb_netwk_3 <X> T_4_9.wire_logic_cluster/lc_7/clk
 (2 2)  (170 146)  (170 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (168 147)  (168 147)  routing T_4_9.glb_netwk_3 <X> T_4_9.wire_logic_cluster/lc_7/clk
 (17 4)  (185 148)  (185 148)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (19 4)  (187 148)  (187 148)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (14 6)  (182 150)  (182 150)  routing T_4_9.sp4_h_l_9 <X> T_4_9.lc_trk_g1_4
 (32 6)  (200 150)  (200 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (202 150)  (202 150)  routing T_4_9.lc_trk_g1_1 <X> T_4_9.wire_logic_cluster/lc_3/in_3
 (36 6)  (204 150)  (204 150)  LC_3 Logic Functioning bit
 (37 6)  (205 150)  (205 150)  LC_3 Logic Functioning bit
 (38 6)  (206 150)  (206 150)  LC_3 Logic Functioning bit
 (39 6)  (207 150)  (207 150)  LC_3 Logic Functioning bit
 (45 6)  (213 150)  (213 150)  LC_3 Logic Functioning bit
 (47 6)  (215 150)  (215 150)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (14 7)  (182 151)  (182 151)  routing T_4_9.sp4_h_l_9 <X> T_4_9.lc_trk_g1_4
 (15 7)  (183 151)  (183 151)  routing T_4_9.sp4_h_l_9 <X> T_4_9.lc_trk_g1_4
 (16 7)  (184 151)  (184 151)  routing T_4_9.sp4_h_l_9 <X> T_4_9.lc_trk_g1_4
 (17 7)  (185 151)  (185 151)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (36 7)  (204 151)  (204 151)  LC_3 Logic Functioning bit
 (37 7)  (205 151)  (205 151)  LC_3 Logic Functioning bit
 (38 7)  (206 151)  (206 151)  LC_3 Logic Functioning bit
 (39 7)  (207 151)  (207 151)  LC_3 Logic Functioning bit
 (44 7)  (212 151)  (212 151)  LC_3 Logic Functioning bit
 (21 8)  (189 152)  (189 152)  routing T_4_9.sp12_v_t_0 <X> T_4_9.lc_trk_g2_3
 (22 8)  (190 152)  (190 152)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (192 152)  (192 152)  routing T_4_9.sp12_v_t_0 <X> T_4_9.lc_trk_g2_3
 (21 9)  (189 153)  (189 153)  routing T_4_9.sp12_v_t_0 <X> T_4_9.lc_trk_g2_3
 (26 10)  (194 154)  (194 154)  routing T_4_9.lc_trk_g1_4 <X> T_4_9.wire_logic_cluster/lc_5/in_0
 (36 10)  (204 154)  (204 154)  LC_5 Logic Functioning bit
 (38 10)  (206 154)  (206 154)  LC_5 Logic Functioning bit
 (41 10)  (209 154)  (209 154)  LC_5 Logic Functioning bit
 (43 10)  (211 154)  (211 154)  LC_5 Logic Functioning bit
 (45 10)  (213 154)  (213 154)  LC_5 Logic Functioning bit
 (48 10)  (216 154)  (216 154)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (27 11)  (195 155)  (195 155)  routing T_4_9.lc_trk_g1_4 <X> T_4_9.wire_logic_cluster/lc_5/in_0
 (29 11)  (197 155)  (197 155)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (37 11)  (205 155)  (205 155)  LC_5 Logic Functioning bit
 (39 11)  (207 155)  (207 155)  LC_5 Logic Functioning bit
 (40 11)  (208 155)  (208 155)  LC_5 Logic Functioning bit
 (42 11)  (210 155)  (210 155)  LC_5 Logic Functioning bit
 (44 11)  (212 155)  (212 155)  LC_5 Logic Functioning bit
 (22 12)  (190 156)  (190 156)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (191 156)  (191 156)  routing T_4_9.sp12_v_b_11 <X> T_4_9.lc_trk_g3_3
 (0 14)  (168 158)  (168 158)  routing T_4_9.glb_netwk_6 <X> T_4_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (169 158)  (169 158)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (168 159)  (168 159)  routing T_4_9.glb_netwk_6 <X> T_4_9.wire_logic_cluster/lc_7/s_r


LogicTile_5_9

 (8 7)  (230 151)  (230 151)  routing T_5_9.sp4_v_b_1 <X> T_5_9.sp4_v_t_41
 (10 7)  (232 151)  (232 151)  routing T_5_9.sp4_v_b_1 <X> T_5_9.sp4_v_t_41
 (8 8)  (230 152)  (230 152)  routing T_5_9.sp4_v_b_1 <X> T_5_9.sp4_h_r_7
 (9 8)  (231 152)  (231 152)  routing T_5_9.sp4_v_b_1 <X> T_5_9.sp4_h_r_7
 (10 8)  (232 152)  (232 152)  routing T_5_9.sp4_v_b_1 <X> T_5_9.sp4_h_r_7


LogicTile_6_9

 (5 5)  (281 149)  (281 149)  routing T_6_9.sp4_h_r_3 <X> T_6_9.sp4_v_b_3
 (6 7)  (282 151)  (282 151)  routing T_6_9.sp4_h_r_3 <X> T_6_9.sp4_h_l_38
 (11 15)  (287 159)  (287 159)  routing T_6_9.sp4_h_r_3 <X> T_6_9.sp4_h_l_46
 (13 15)  (289 159)  (289 159)  routing T_6_9.sp4_h_r_3 <X> T_6_9.sp4_h_l_46


LogicTile_7_9

 (10 1)  (344 145)  (344 145)  routing T_7_9.sp4_h_r_8 <X> T_7_9.sp4_v_b_1
 (5 14)  (339 158)  (339 158)  routing T_7_9.sp4_v_t_44 <X> T_7_9.sp4_h_l_44
 (6 14)  (340 158)  (340 158)  routing T_7_9.sp4_v_b_6 <X> T_7_9.sp4_v_t_44
 (5 15)  (339 159)  (339 159)  routing T_7_9.sp4_v_b_6 <X> T_7_9.sp4_v_t_44
 (6 15)  (340 159)  (340 159)  routing T_7_9.sp4_v_t_44 <X> T_7_9.sp4_h_l_44


LogicTile_8_9

 (5 1)  (393 145)  (393 145)  routing T_8_9.sp4_h_r_0 <X> T_8_9.sp4_v_b_0


LogicTile_9_9

 (6 2)  (448 146)  (448 146)  routing T_9_9.sp4_h_l_42 <X> T_9_9.sp4_v_t_37


RAM_Tile_10_9

 (7 1)  (503 145)  (503 145)  Ram config bit: MEMB_Power_Up_Control

 (5 6)  (501 150)  (501 150)  routing T_10_9.sp4_h_r_0 <X> T_10_9.sp4_h_l_38
 (4 7)  (500 151)  (500 151)  routing T_10_9.sp4_h_r_0 <X> T_10_9.sp4_h_l_38


LogicTile_11_9

 (12 10)  (550 154)  (550 154)  routing T_11_9.sp4_h_r_5 <X> T_11_9.sp4_h_l_45
 (13 11)  (551 155)  (551 155)  routing T_11_9.sp4_h_r_5 <X> T_11_9.sp4_h_l_45


LogicTile_12_9

 (6 3)  (598 147)  (598 147)  routing T_12_9.sp4_h_r_0 <X> T_12_9.sp4_h_l_37


IO_Tile_13_9

 (0 0)  (646 144)  (646 144)  Enable bit of Mux _out_links/OutMux2_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_16
 (1 0)  (647 144)  (647 144)  Enable bit of Mux _out_links/OutMux3_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_24
 (0 1)  (646 145)  (646 145)  Enable bit of Mux _out_links/OutMux0_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_0
 (3 1)  (649 145)  (649 145)  IO control bit: GIORIGHT0_REN_1

 (17 3)  (663 147)  (663 147)  IOB_0 IO Functioning bit
 (2 6)  (648 150)  (648 150)  IO control bit: GIORIGHT0_REN_0

 (3 6)  (649 150)  (649 150)  IO control bit: GIORIGHT0_IE_1



IO_Tile_0_8

 (1 1)  (16 129)  (16 129)  Enable bit of Mux _out_links/OutMux1_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_8
 (3 1)  (14 129)  (14 129)  IO control bit: GIOLEFT1_REN_1

 (7 2)  (10 130)  (10 130)  Enable bit of Mux _local_links/g0_mux_3 => logic_op_rgt_3 lc_trk_g0_3
 (8 2)  (9 130)  (9 130)  routing T_0_8.logic_op_rgt_3 <X> T_0_8.lc_trk_g0_3
 (11 2)  (6 130)  (6 130)  routing T_0_8.span4_horz_7 <X> T_0_8.span4_vert_t_13
 (12 2)  (5 130)  (5 130)  routing T_0_8.span4_horz_7 <X> T_0_8.span4_vert_t_13
 (8 3)  (9 131)  (9 131)  routing T_0_8.logic_op_rgt_3 <X> T_0_8.lc_trk_g0_3
 (17 3)  (0 131)  (0 131)  IOB_0 IO Functioning bit
 (14 4)  (3 132)  (3 132)  routing T_0_8.lc_trk_g0_3 <X> T_0_8.wire_gbuf/in
 (15 4)  (2 132)  (2 132)  Enable bit of Mux _fablink/Mux => lc_trk_g0_3 wire_gbuf/in
 (2 6)  (15 134)  (15 134)  IO control bit: GIOLEFT1_REN_0

 (0 9)  (17 137)  (17 137)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_4
 (17 13)  (0 141)  (0 141)  IOB_1 IO Functioning bit


LogicTile_1_8

 (32 6)  (50 134)  (50 134)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (51 134)  (51 134)  routing T_1_8.lc_trk_g3_1 <X> T_1_8.wire_logic_cluster/lc_3/in_3
 (34 6)  (52 134)  (52 134)  routing T_1_8.lc_trk_g3_1 <X> T_1_8.wire_logic_cluster/lc_3/in_3
 (40 6)  (58 134)  (58 134)  LC_3 Logic Functioning bit
 (41 6)  (59 134)  (59 134)  LC_3 Logic Functioning bit
 (42 6)  (60 134)  (60 134)  LC_3 Logic Functioning bit
 (43 6)  (61 134)  (61 134)  LC_3 Logic Functioning bit
 (40 7)  (58 135)  (58 135)  LC_3 Logic Functioning bit
 (41 7)  (59 135)  (59 135)  LC_3 Logic Functioning bit
 (42 7)  (60 135)  (60 135)  LC_3 Logic Functioning bit
 (43 7)  (61 135)  (61 135)  LC_3 Logic Functioning bit
 (17 12)  (35 140)  (35 140)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1


RAM_Tile_3_8

 (9 7)  (135 135)  (135 135)  routing T_3_8.sp4_v_b_4 <X> T_3_8.sp4_v_t_41


LogicTile_4_8

 (10 3)  (178 131)  (178 131)  routing T_4_8.sp4_h_l_45 <X> T_4_8.sp4_v_t_36
 (8 7)  (176 135)  (176 135)  routing T_4_8.sp4_h_l_41 <X> T_4_8.sp4_v_t_41
 (9 10)  (177 138)  (177 138)  routing T_4_8.sp4_h_r_4 <X> T_4_8.sp4_h_l_42
 (10 10)  (178 138)  (178 138)  routing T_4_8.sp4_h_r_4 <X> T_4_8.sp4_h_l_42
 (4 14)  (172 142)  (172 142)  routing T_4_8.sp4_v_b_1 <X> T_4_8.sp4_v_t_44
 (6 14)  (174 142)  (174 142)  routing T_4_8.sp4_v_b_1 <X> T_4_8.sp4_v_t_44


LogicTile_8_8

 (3 0)  (391 128)  (391 128)  routing T_8_8.sp12_h_r_0 <X> T_8_8.sp12_v_b_0
 (3 1)  (391 129)  (391 129)  routing T_8_8.sp12_h_r_0 <X> T_8_8.sp12_v_b_0
 (8 6)  (396 134)  (396 134)  routing T_8_8.sp4_h_r_4 <X> T_8_8.sp4_h_l_41


LogicTile_9_8

 (12 5)  (454 133)  (454 133)  routing T_9_8.sp4_h_r_5 <X> T_9_8.sp4_v_b_5
 (10 13)  (452 141)  (452 141)  routing T_9_8.sp4_h_r_5 <X> T_9_8.sp4_v_b_10


LogicTile_12_8

 (9 6)  (601 134)  (601 134)  routing T_12_8.sp4_v_b_4 <X> T_12_8.sp4_h_l_41


IO_Tile_13_8

 (3 1)  (649 129)  (649 129)  IO control bit: GIORIGHT1_REN_1

 (17 2)  (663 130)  (663 130)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (0 3)  (646 131)  (646 131)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_40
 (17 3)  (663 131)  (663 131)  IOB_0 IO Functioning bit
 (2 6)  (648 134)  (648 134)  IO control bit: GIORIGHT1_REN_0

 (3 6)  (649 134)  (649 134)  IO control bit: GIORIGHT1_IE_1



IO_Tile_0_7

 (3 1)  (14 113)  (14 113)  IO control bit: BIOLEFT_REN_1

 (2 6)  (15 118)  (15 118)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 118)  (14 118)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 121)  (14 121)  IO control bit: BIOLEFT_IE_0



LogicTile_2_7

 (0 0)  (72 112)  (72 112)  Negative Clock bit

 (25 0)  (97 112)  (97 112)  routing T_2_7.sp4_h_l_7 <X> T_2_7.lc_trk_g0_2
 (22 1)  (94 113)  (94 113)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (95 113)  (95 113)  routing T_2_7.sp4_h_l_7 <X> T_2_7.lc_trk_g0_2
 (24 1)  (96 113)  (96 113)  routing T_2_7.sp4_h_l_7 <X> T_2_7.lc_trk_g0_2
 (25 1)  (97 113)  (97 113)  routing T_2_7.sp4_h_l_7 <X> T_2_7.lc_trk_g0_2
 (0 2)  (72 114)  (72 114)  routing T_2_7.glb_netwk_3 <X> T_2_7.wire_logic_cluster/lc_7/clk
 (2 2)  (74 114)  (74 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (72 115)  (72 115)  routing T_2_7.glb_netwk_3 <X> T_2_7.wire_logic_cluster/lc_7/clk
 (22 3)  (94 115)  (94 115)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (95 115)  (95 115)  routing T_2_7.sp4_h_r_6 <X> T_2_7.lc_trk_g0_6
 (24 3)  (96 115)  (96 115)  routing T_2_7.sp4_h_r_6 <X> T_2_7.lc_trk_g0_6
 (25 3)  (97 115)  (97 115)  routing T_2_7.sp4_h_r_6 <X> T_2_7.lc_trk_g0_6
 (27 4)  (99 116)  (99 116)  routing T_2_7.lc_trk_g1_4 <X> T_2_7.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 116)  (101 116)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (102 116)  (102 116)  routing T_2_7.lc_trk_g1_4 <X> T_2_7.wire_logic_cluster/lc_2/in_1
 (32 4)  (104 116)  (104 116)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 116)  (105 116)  routing T_2_7.lc_trk_g3_2 <X> T_2_7.wire_logic_cluster/lc_2/in_3
 (34 4)  (106 116)  (106 116)  routing T_2_7.lc_trk_g3_2 <X> T_2_7.wire_logic_cluster/lc_2/in_3
 (35 4)  (107 116)  (107 116)  routing T_2_7.lc_trk_g0_6 <X> T_2_7.input_2_2
 (36 4)  (108 116)  (108 116)  LC_2 Logic Functioning bit
 (38 4)  (110 116)  (110 116)  LC_2 Logic Functioning bit
 (39 4)  (111 116)  (111 116)  LC_2 Logic Functioning bit
 (43 4)  (115 116)  (115 116)  LC_2 Logic Functioning bit
 (45 4)  (117 116)  (117 116)  LC_2 Logic Functioning bit
 (15 5)  (87 117)  (87 117)  routing T_2_7.sp4_v_t_5 <X> T_2_7.lc_trk_g1_0
 (16 5)  (88 117)  (88 117)  routing T_2_7.sp4_v_t_5 <X> T_2_7.lc_trk_g1_0
 (17 5)  (89 117)  (89 117)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (26 5)  (98 117)  (98 117)  routing T_2_7.lc_trk_g0_2 <X> T_2_7.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 117)  (101 117)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (103 117)  (103 117)  routing T_2_7.lc_trk_g3_2 <X> T_2_7.wire_logic_cluster/lc_2/in_3
 (32 5)  (104 117)  (104 117)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (107 117)  (107 117)  routing T_2_7.lc_trk_g0_6 <X> T_2_7.input_2_2
 (38 5)  (110 117)  (110 117)  LC_2 Logic Functioning bit
 (39 5)  (111 117)  (111 117)  LC_2 Logic Functioning bit
 (51 5)  (123 117)  (123 117)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 7)  (89 119)  (89 119)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (17 10)  (89 122)  (89 122)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (90 122)  (90 122)  routing T_2_7.wire_logic_cluster/lc_5/out <X> T_2_7.lc_trk_g2_5
 (26 10)  (98 122)  (98 122)  routing T_2_7.lc_trk_g2_5 <X> T_2_7.wire_logic_cluster/lc_5/in_0
 (29 10)  (101 122)  (101 122)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 122)  (102 122)  routing T_2_7.lc_trk_g0_6 <X> T_2_7.wire_logic_cluster/lc_5/in_1
 (32 10)  (104 122)  (104 122)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (108 122)  (108 122)  LC_5 Logic Functioning bit
 (45 10)  (117 122)  (117 122)  LC_5 Logic Functioning bit
 (52 10)  (124 122)  (124 122)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (28 11)  (100 123)  (100 123)  routing T_2_7.lc_trk_g2_5 <X> T_2_7.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 123)  (101 123)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (102 123)  (102 123)  routing T_2_7.lc_trk_g0_6 <X> T_2_7.wire_logic_cluster/lc_5/in_1
 (31 11)  (103 123)  (103 123)  routing T_2_7.lc_trk_g0_2 <X> T_2_7.wire_logic_cluster/lc_5/in_3
 (32 11)  (104 123)  (104 123)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (106 123)  (106 123)  routing T_2_7.lc_trk_g1_0 <X> T_2_7.input_2_5
 (36 11)  (108 123)  (108 123)  LC_5 Logic Functioning bit
 (37 11)  (109 123)  (109 123)  LC_5 Logic Functioning bit
 (39 11)  (111 123)  (111 123)  LC_5 Logic Functioning bit
 (40 11)  (112 123)  (112 123)  LC_5 Logic Functioning bit
 (42 11)  (114 123)  (114 123)  LC_5 Logic Functioning bit
 (25 12)  (97 124)  (97 124)  routing T_2_7.wire_logic_cluster/lc_2/out <X> T_2_7.lc_trk_g3_2
 (22 13)  (94 125)  (94 125)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (72 126)  (72 126)  routing T_2_7.glb_netwk_6 <X> T_2_7.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 126)  (73 126)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (72 127)  (72 127)  routing T_2_7.glb_netwk_6 <X> T_2_7.wire_logic_cluster/lc_7/s_r


RAM_Tile_3_7

 (7 1)  (133 113)  (133 113)  Ram config bit: MEMB_Power_Up_Control



LogicTile_4_7

 (15 4)  (183 116)  (183 116)  routing T_4_7.bot_op_1 <X> T_4_7.lc_trk_g1_1
 (17 4)  (185 116)  (185 116)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (26 4)  (194 116)  (194 116)  routing T_4_7.lc_trk_g3_7 <X> T_4_7.wire_logic_cluster/lc_2/in_0
 (27 4)  (195 116)  (195 116)  routing T_4_7.lc_trk_g1_4 <X> T_4_7.wire_logic_cluster/lc_2/in_1
 (29 4)  (197 116)  (197 116)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (198 116)  (198 116)  routing T_4_7.lc_trk_g1_4 <X> T_4_7.wire_logic_cluster/lc_2/in_1
 (32 4)  (200 116)  (200 116)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (202 116)  (202 116)  routing T_4_7.lc_trk_g1_0 <X> T_4_7.wire_logic_cluster/lc_2/in_3
 (36 4)  (204 116)  (204 116)  LC_2 Logic Functioning bit
 (37 4)  (205 116)  (205 116)  LC_2 Logic Functioning bit
 (38 4)  (206 116)  (206 116)  LC_2 Logic Functioning bit
 (39 4)  (207 116)  (207 116)  LC_2 Logic Functioning bit
 (41 4)  (209 116)  (209 116)  LC_2 Logic Functioning bit
 (43 4)  (211 116)  (211 116)  LC_2 Logic Functioning bit
 (15 5)  (183 117)  (183 117)  routing T_4_7.bot_op_0 <X> T_4_7.lc_trk_g1_0
 (17 5)  (185 117)  (185 117)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (26 5)  (194 117)  (194 117)  routing T_4_7.lc_trk_g3_7 <X> T_4_7.wire_logic_cluster/lc_2/in_0
 (27 5)  (195 117)  (195 117)  routing T_4_7.lc_trk_g3_7 <X> T_4_7.wire_logic_cluster/lc_2/in_0
 (28 5)  (196 117)  (196 117)  routing T_4_7.lc_trk_g3_7 <X> T_4_7.wire_logic_cluster/lc_2/in_0
 (29 5)  (197 117)  (197 117)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (36 5)  (204 117)  (204 117)  LC_2 Logic Functioning bit
 (37 5)  (205 117)  (205 117)  LC_2 Logic Functioning bit
 (38 5)  (206 117)  (206 117)  LC_2 Logic Functioning bit
 (39 5)  (207 117)  (207 117)  LC_2 Logic Functioning bit
 (40 5)  (208 117)  (208 117)  LC_2 Logic Functioning bit
 (41 5)  (209 117)  (209 117)  LC_2 Logic Functioning bit
 (42 5)  (210 117)  (210 117)  LC_2 Logic Functioning bit
 (43 5)  (211 117)  (211 117)  LC_2 Logic Functioning bit
 (28 6)  (196 118)  (196 118)  routing T_4_7.lc_trk_g2_6 <X> T_4_7.wire_logic_cluster/lc_3/in_1
 (29 6)  (197 118)  (197 118)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (198 118)  (198 118)  routing T_4_7.lc_trk_g2_6 <X> T_4_7.wire_logic_cluster/lc_3/in_1
 (31 6)  (199 118)  (199 118)  routing T_4_7.lc_trk_g3_5 <X> T_4_7.wire_logic_cluster/lc_3/in_3
 (32 6)  (200 118)  (200 118)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (201 118)  (201 118)  routing T_4_7.lc_trk_g3_5 <X> T_4_7.wire_logic_cluster/lc_3/in_3
 (34 6)  (202 118)  (202 118)  routing T_4_7.lc_trk_g3_5 <X> T_4_7.wire_logic_cluster/lc_3/in_3
 (36 6)  (204 118)  (204 118)  LC_3 Logic Functioning bit
 (37 6)  (205 118)  (205 118)  LC_3 Logic Functioning bit
 (38 6)  (206 118)  (206 118)  LC_3 Logic Functioning bit
 (39 6)  (207 118)  (207 118)  LC_3 Logic Functioning bit
 (42 6)  (210 118)  (210 118)  LC_3 Logic Functioning bit
 (43 6)  (211 118)  (211 118)  LC_3 Logic Functioning bit
 (50 6)  (218 118)  (218 118)  Cascade bit: LH_LC03_inmux02_5

 (8 7)  (176 119)  (176 119)  routing T_4_7.sp4_v_b_1 <X> T_4_7.sp4_v_t_41
 (10 7)  (178 119)  (178 119)  routing T_4_7.sp4_v_b_1 <X> T_4_7.sp4_v_t_41
 (14 7)  (182 119)  (182 119)  routing T_4_7.sp4_r_v_b_28 <X> T_4_7.lc_trk_g1_4
 (17 7)  (185 119)  (185 119)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (27 7)  (195 119)  (195 119)  routing T_4_7.lc_trk_g3_0 <X> T_4_7.wire_logic_cluster/lc_3/in_0
 (28 7)  (196 119)  (196 119)  routing T_4_7.lc_trk_g3_0 <X> T_4_7.wire_logic_cluster/lc_3/in_0
 (29 7)  (197 119)  (197 119)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (198 119)  (198 119)  routing T_4_7.lc_trk_g2_6 <X> T_4_7.wire_logic_cluster/lc_3/in_1
 (36 7)  (204 119)  (204 119)  LC_3 Logic Functioning bit
 (37 7)  (205 119)  (205 119)  LC_3 Logic Functioning bit
 (38 7)  (206 119)  (206 119)  LC_3 Logic Functioning bit
 (39 7)  (207 119)  (207 119)  LC_3 Logic Functioning bit
 (40 7)  (208 119)  (208 119)  LC_3 Logic Functioning bit
 (42 7)  (210 119)  (210 119)  LC_3 Logic Functioning bit
 (43 7)  (211 119)  (211 119)  LC_3 Logic Functioning bit
 (5 8)  (173 120)  (173 120)  routing T_4_7.sp4_v_b_6 <X> T_4_7.sp4_h_r_6
 (27 8)  (195 120)  (195 120)  routing T_4_7.lc_trk_g3_6 <X> T_4_7.wire_logic_cluster/lc_4/in_1
 (28 8)  (196 120)  (196 120)  routing T_4_7.lc_trk_g3_6 <X> T_4_7.wire_logic_cluster/lc_4/in_1
 (29 8)  (197 120)  (197 120)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (198 120)  (198 120)  routing T_4_7.lc_trk_g3_6 <X> T_4_7.wire_logic_cluster/lc_4/in_1
 (31 8)  (199 120)  (199 120)  routing T_4_7.lc_trk_g2_5 <X> T_4_7.wire_logic_cluster/lc_4/in_3
 (32 8)  (200 120)  (200 120)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (201 120)  (201 120)  routing T_4_7.lc_trk_g2_5 <X> T_4_7.wire_logic_cluster/lc_4/in_3
 (40 8)  (208 120)  (208 120)  LC_4 Logic Functioning bit
 (42 8)  (210 120)  (210 120)  LC_4 Logic Functioning bit
 (6 9)  (174 121)  (174 121)  routing T_4_7.sp4_v_b_6 <X> T_4_7.sp4_h_r_6
 (30 9)  (198 121)  (198 121)  routing T_4_7.lc_trk_g3_6 <X> T_4_7.wire_logic_cluster/lc_4/in_1
 (40 9)  (208 121)  (208 121)  LC_4 Logic Functioning bit
 (42 9)  (210 121)  (210 121)  LC_4 Logic Functioning bit
 (14 10)  (182 122)  (182 122)  routing T_4_7.rgt_op_4 <X> T_4_7.lc_trk_g2_4
 (15 10)  (183 122)  (183 122)  routing T_4_7.rgt_op_5 <X> T_4_7.lc_trk_g2_5
 (17 10)  (185 122)  (185 122)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (186 122)  (186 122)  routing T_4_7.rgt_op_5 <X> T_4_7.lc_trk_g2_5
 (21 10)  (189 122)  (189 122)  routing T_4_7.rgt_op_7 <X> T_4_7.lc_trk_g2_7
 (22 10)  (190 122)  (190 122)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (192 122)  (192 122)  routing T_4_7.rgt_op_7 <X> T_4_7.lc_trk_g2_7
 (25 10)  (193 122)  (193 122)  routing T_4_7.wire_logic_cluster/lc_6/out <X> T_4_7.lc_trk_g2_6
 (28 10)  (196 122)  (196 122)  routing T_4_7.lc_trk_g2_4 <X> T_4_7.wire_logic_cluster/lc_5/in_1
 (29 10)  (197 122)  (197 122)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (198 122)  (198 122)  routing T_4_7.lc_trk_g2_4 <X> T_4_7.wire_logic_cluster/lc_5/in_1
 (32 10)  (200 122)  (200 122)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (201 122)  (201 122)  routing T_4_7.lc_trk_g3_3 <X> T_4_7.wire_logic_cluster/lc_5/in_3
 (34 10)  (202 122)  (202 122)  routing T_4_7.lc_trk_g3_3 <X> T_4_7.wire_logic_cluster/lc_5/in_3
 (37 10)  (205 122)  (205 122)  LC_5 Logic Functioning bit
 (42 10)  (210 122)  (210 122)  LC_5 Logic Functioning bit
 (50 10)  (218 122)  (218 122)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (183 123)  (183 123)  routing T_4_7.rgt_op_4 <X> T_4_7.lc_trk_g2_4
 (17 11)  (185 123)  (185 123)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (190 123)  (190 123)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (194 123)  (194 123)  routing T_4_7.lc_trk_g3_2 <X> T_4_7.wire_logic_cluster/lc_5/in_0
 (27 11)  (195 123)  (195 123)  routing T_4_7.lc_trk_g3_2 <X> T_4_7.wire_logic_cluster/lc_5/in_0
 (28 11)  (196 123)  (196 123)  routing T_4_7.lc_trk_g3_2 <X> T_4_7.wire_logic_cluster/lc_5/in_0
 (29 11)  (197 123)  (197 123)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (199 123)  (199 123)  routing T_4_7.lc_trk_g3_3 <X> T_4_7.wire_logic_cluster/lc_5/in_3
 (37 11)  (205 123)  (205 123)  LC_5 Logic Functioning bit
 (42 11)  (210 123)  (210 123)  LC_5 Logic Functioning bit
 (43 11)  (211 123)  (211 123)  LC_5 Logic Functioning bit
 (46 11)  (214 123)  (214 123)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (52 11)  (220 123)  (220 123)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (21 12)  (189 124)  (189 124)  routing T_4_7.rgt_op_3 <X> T_4_7.lc_trk_g3_3
 (22 12)  (190 124)  (190 124)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (192 124)  (192 124)  routing T_4_7.rgt_op_3 <X> T_4_7.lc_trk_g3_3
 (25 12)  (193 124)  (193 124)  routing T_4_7.rgt_op_2 <X> T_4_7.lc_trk_g3_2
 (31 12)  (199 124)  (199 124)  routing T_4_7.lc_trk_g2_7 <X> T_4_7.wire_logic_cluster/lc_6/in_3
 (32 12)  (200 124)  (200 124)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (201 124)  (201 124)  routing T_4_7.lc_trk_g2_7 <X> T_4_7.wire_logic_cluster/lc_6/in_3
 (38 12)  (206 124)  (206 124)  LC_6 Logic Functioning bit
 (39 12)  (207 124)  (207 124)  LC_6 Logic Functioning bit
 (50 12)  (218 124)  (218 124)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (220 124)  (220 124)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (15 13)  (183 125)  (183 125)  routing T_4_7.sp4_v_t_29 <X> T_4_7.lc_trk_g3_0
 (16 13)  (184 125)  (184 125)  routing T_4_7.sp4_v_t_29 <X> T_4_7.lc_trk_g3_0
 (17 13)  (185 125)  (185 125)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 13)  (190 125)  (190 125)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (192 125)  (192 125)  routing T_4_7.rgt_op_2 <X> T_4_7.lc_trk_g3_2
 (31 13)  (199 125)  (199 125)  routing T_4_7.lc_trk_g2_7 <X> T_4_7.wire_logic_cluster/lc_6/in_3
 (38 13)  (206 125)  (206 125)  LC_6 Logic Functioning bit
 (39 13)  (207 125)  (207 125)  LC_6 Logic Functioning bit
 (16 14)  (184 126)  (184 126)  routing T_4_7.sp4_v_t_16 <X> T_4_7.lc_trk_g3_5
 (17 14)  (185 126)  (185 126)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (186 126)  (186 126)  routing T_4_7.sp4_v_t_16 <X> T_4_7.lc_trk_g3_5
 (21 14)  (189 126)  (189 126)  routing T_4_7.sp4_v_t_26 <X> T_4_7.lc_trk_g3_7
 (22 14)  (190 126)  (190 126)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (191 126)  (191 126)  routing T_4_7.sp4_v_t_26 <X> T_4_7.lc_trk_g3_7
 (25 14)  (193 126)  (193 126)  routing T_4_7.rgt_op_6 <X> T_4_7.lc_trk_g3_6
 (27 14)  (195 126)  (195 126)  routing T_4_7.lc_trk_g3_5 <X> T_4_7.wire_logic_cluster/lc_7/in_1
 (28 14)  (196 126)  (196 126)  routing T_4_7.lc_trk_g3_5 <X> T_4_7.wire_logic_cluster/lc_7/in_1
 (29 14)  (197 126)  (197 126)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (198 126)  (198 126)  routing T_4_7.lc_trk_g3_5 <X> T_4_7.wire_logic_cluster/lc_7/in_1
 (32 14)  (200 126)  (200 126)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (202 126)  (202 126)  routing T_4_7.lc_trk_g1_1 <X> T_4_7.wire_logic_cluster/lc_7/in_3
 (39 14)  (207 126)  (207 126)  LC_7 Logic Functioning bit
 (46 14)  (214 126)  (214 126)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (50 14)  (218 126)  (218 126)  Cascade bit: LH_LC07_inmux02_5

 (21 15)  (189 127)  (189 127)  routing T_4_7.sp4_v_t_26 <X> T_4_7.lc_trk_g3_7
 (22 15)  (190 127)  (190 127)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (192 127)  (192 127)  routing T_4_7.rgt_op_6 <X> T_4_7.lc_trk_g3_6
 (39 15)  (207 127)  (207 127)  LC_7 Logic Functioning bit


LogicTile_5_7

 (0 0)  (222 112)  (222 112)  Negative Clock bit

 (29 0)  (251 112)  (251 112)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (252 112)  (252 112)  routing T_5_7.lc_trk_g0_7 <X> T_5_7.wire_logic_cluster/lc_0/in_1
 (44 0)  (266 112)  (266 112)  LC_0 Logic Functioning bit
 (30 1)  (252 113)  (252 113)  routing T_5_7.lc_trk_g0_7 <X> T_5_7.wire_logic_cluster/lc_0/in_1
 (32 1)  (254 113)  (254 113)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (255 113)  (255 113)  routing T_5_7.lc_trk_g3_1 <X> T_5_7.input_2_0
 (34 1)  (256 113)  (256 113)  routing T_5_7.lc_trk_g3_1 <X> T_5_7.input_2_0
 (0 2)  (222 114)  (222 114)  routing T_5_7.glb_netwk_3 <X> T_5_7.wire_logic_cluster/lc_7/clk
 (2 2)  (224 114)  (224 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (4 2)  (226 114)  (226 114)  routing T_5_7.sp4_v_b_0 <X> T_5_7.sp4_v_t_37
 (22 2)  (244 114)  (244 114)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (246 114)  (246 114)  routing T_5_7.bot_op_7 <X> T_5_7.lc_trk_g0_7
 (27 2)  (249 114)  (249 114)  routing T_5_7.lc_trk_g1_1 <X> T_5_7.wire_logic_cluster/lc_1/in_1
 (29 2)  (251 114)  (251 114)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (254 114)  (254 114)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (258 114)  (258 114)  LC_1 Logic Functioning bit
 (37 2)  (259 114)  (259 114)  LC_1 Logic Functioning bit
 (38 2)  (260 114)  (260 114)  LC_1 Logic Functioning bit
 (39 2)  (261 114)  (261 114)  LC_1 Logic Functioning bit
 (44 2)  (266 114)  (266 114)  LC_1 Logic Functioning bit
 (45 2)  (267 114)  (267 114)  LC_1 Logic Functioning bit
 (0 3)  (222 115)  (222 115)  routing T_5_7.glb_netwk_3 <X> T_5_7.wire_logic_cluster/lc_7/clk
 (40 3)  (262 115)  (262 115)  LC_1 Logic Functioning bit
 (41 3)  (263 115)  (263 115)  LC_1 Logic Functioning bit
 (42 3)  (264 115)  (264 115)  LC_1 Logic Functioning bit
 (43 3)  (265 115)  (265 115)  LC_1 Logic Functioning bit
 (17 4)  (239 116)  (239 116)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (240 116)  (240 116)  routing T_5_7.wire_logic_cluster/lc_1/out <X> T_5_7.lc_trk_g1_1
 (21 4)  (243 116)  (243 116)  routing T_5_7.wire_logic_cluster/lc_3/out <X> T_5_7.lc_trk_g1_3
 (22 4)  (244 116)  (244 116)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (247 116)  (247 116)  routing T_5_7.wire_logic_cluster/lc_2/out <X> T_5_7.lc_trk_g1_2
 (27 4)  (249 116)  (249 116)  routing T_5_7.lc_trk_g1_2 <X> T_5_7.wire_logic_cluster/lc_2/in_1
 (29 4)  (251 116)  (251 116)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (254 116)  (254 116)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (258 116)  (258 116)  LC_2 Logic Functioning bit
 (37 4)  (259 116)  (259 116)  LC_2 Logic Functioning bit
 (38 4)  (260 116)  (260 116)  LC_2 Logic Functioning bit
 (39 4)  (261 116)  (261 116)  LC_2 Logic Functioning bit
 (44 4)  (266 116)  (266 116)  LC_2 Logic Functioning bit
 (45 4)  (267 116)  (267 116)  LC_2 Logic Functioning bit
 (12 5)  (234 117)  (234 117)  routing T_5_7.sp4_h_r_5 <X> T_5_7.sp4_v_b_5
 (22 5)  (244 117)  (244 117)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (252 117)  (252 117)  routing T_5_7.lc_trk_g1_2 <X> T_5_7.wire_logic_cluster/lc_2/in_1
 (40 5)  (262 117)  (262 117)  LC_2 Logic Functioning bit
 (41 5)  (263 117)  (263 117)  LC_2 Logic Functioning bit
 (42 5)  (264 117)  (264 117)  LC_2 Logic Functioning bit
 (43 5)  (265 117)  (265 117)  LC_2 Logic Functioning bit
 (15 6)  (237 118)  (237 118)  routing T_5_7.bot_op_5 <X> T_5_7.lc_trk_g1_5
 (17 6)  (239 118)  (239 118)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (21 6)  (243 118)  (243 118)  routing T_5_7.wire_logic_cluster/lc_7/out <X> T_5_7.lc_trk_g1_7
 (22 6)  (244 118)  (244 118)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (247 118)  (247 118)  routing T_5_7.wire_logic_cluster/lc_6/out <X> T_5_7.lc_trk_g1_6
 (27 6)  (249 118)  (249 118)  routing T_5_7.lc_trk_g1_3 <X> T_5_7.wire_logic_cluster/lc_3/in_1
 (29 6)  (251 118)  (251 118)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (254 118)  (254 118)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (258 118)  (258 118)  LC_3 Logic Functioning bit
 (37 6)  (259 118)  (259 118)  LC_3 Logic Functioning bit
 (38 6)  (260 118)  (260 118)  LC_3 Logic Functioning bit
 (39 6)  (261 118)  (261 118)  LC_3 Logic Functioning bit
 (44 6)  (266 118)  (266 118)  LC_3 Logic Functioning bit
 (45 6)  (267 118)  (267 118)  LC_3 Logic Functioning bit
 (22 7)  (244 119)  (244 119)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (252 119)  (252 119)  routing T_5_7.lc_trk_g1_3 <X> T_5_7.wire_logic_cluster/lc_3/in_1
 (40 7)  (262 119)  (262 119)  LC_3 Logic Functioning bit
 (41 7)  (263 119)  (263 119)  LC_3 Logic Functioning bit
 (42 7)  (264 119)  (264 119)  LC_3 Logic Functioning bit
 (43 7)  (265 119)  (265 119)  LC_3 Logic Functioning bit
 (27 8)  (249 120)  (249 120)  routing T_5_7.lc_trk_g3_4 <X> T_5_7.wire_logic_cluster/lc_4/in_1
 (28 8)  (250 120)  (250 120)  routing T_5_7.lc_trk_g3_4 <X> T_5_7.wire_logic_cluster/lc_4/in_1
 (29 8)  (251 120)  (251 120)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (252 120)  (252 120)  routing T_5_7.lc_trk_g3_4 <X> T_5_7.wire_logic_cluster/lc_4/in_1
 (32 8)  (254 120)  (254 120)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (258 120)  (258 120)  LC_4 Logic Functioning bit
 (37 8)  (259 120)  (259 120)  LC_4 Logic Functioning bit
 (38 8)  (260 120)  (260 120)  LC_4 Logic Functioning bit
 (39 8)  (261 120)  (261 120)  LC_4 Logic Functioning bit
 (44 8)  (266 120)  (266 120)  LC_4 Logic Functioning bit
 (45 8)  (267 120)  (267 120)  LC_4 Logic Functioning bit
 (40 9)  (262 121)  (262 121)  LC_4 Logic Functioning bit
 (41 9)  (263 121)  (263 121)  LC_4 Logic Functioning bit
 (42 9)  (264 121)  (264 121)  LC_4 Logic Functioning bit
 (43 9)  (265 121)  (265 121)  LC_4 Logic Functioning bit
 (10 10)  (232 122)  (232 122)  routing T_5_7.sp4_v_b_2 <X> T_5_7.sp4_h_l_42
 (27 10)  (249 122)  (249 122)  routing T_5_7.lc_trk_g3_5 <X> T_5_7.wire_logic_cluster/lc_5/in_1
 (28 10)  (250 122)  (250 122)  routing T_5_7.lc_trk_g3_5 <X> T_5_7.wire_logic_cluster/lc_5/in_1
 (29 10)  (251 122)  (251 122)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (252 122)  (252 122)  routing T_5_7.lc_trk_g3_5 <X> T_5_7.wire_logic_cluster/lc_5/in_1
 (32 10)  (254 122)  (254 122)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (258 122)  (258 122)  LC_5 Logic Functioning bit
 (37 10)  (259 122)  (259 122)  LC_5 Logic Functioning bit
 (38 10)  (260 122)  (260 122)  LC_5 Logic Functioning bit
 (39 10)  (261 122)  (261 122)  LC_5 Logic Functioning bit
 (44 10)  (266 122)  (266 122)  LC_5 Logic Functioning bit
 (45 10)  (267 122)  (267 122)  LC_5 Logic Functioning bit
 (40 11)  (262 123)  (262 123)  LC_5 Logic Functioning bit
 (41 11)  (263 123)  (263 123)  LC_5 Logic Functioning bit
 (42 11)  (264 123)  (264 123)  LC_5 Logic Functioning bit
 (43 11)  (265 123)  (265 123)  LC_5 Logic Functioning bit
 (16 12)  (238 124)  (238 124)  routing T_5_7.sp4_v_b_33 <X> T_5_7.lc_trk_g3_1
 (17 12)  (239 124)  (239 124)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (240 124)  (240 124)  routing T_5_7.sp4_v_b_33 <X> T_5_7.lc_trk_g3_1
 (27 12)  (249 124)  (249 124)  routing T_5_7.lc_trk_g1_6 <X> T_5_7.wire_logic_cluster/lc_6/in_1
 (29 12)  (251 124)  (251 124)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (252 124)  (252 124)  routing T_5_7.lc_trk_g1_6 <X> T_5_7.wire_logic_cluster/lc_6/in_1
 (32 12)  (254 124)  (254 124)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (258 124)  (258 124)  LC_6 Logic Functioning bit
 (37 12)  (259 124)  (259 124)  LC_6 Logic Functioning bit
 (38 12)  (260 124)  (260 124)  LC_6 Logic Functioning bit
 (39 12)  (261 124)  (261 124)  LC_6 Logic Functioning bit
 (44 12)  (266 124)  (266 124)  LC_6 Logic Functioning bit
 (45 12)  (267 124)  (267 124)  LC_6 Logic Functioning bit
 (18 13)  (240 125)  (240 125)  routing T_5_7.sp4_v_b_33 <X> T_5_7.lc_trk_g3_1
 (30 13)  (252 125)  (252 125)  routing T_5_7.lc_trk_g1_6 <X> T_5_7.wire_logic_cluster/lc_6/in_1
 (40 13)  (262 125)  (262 125)  LC_6 Logic Functioning bit
 (41 13)  (263 125)  (263 125)  LC_6 Logic Functioning bit
 (42 13)  (264 125)  (264 125)  LC_6 Logic Functioning bit
 (43 13)  (265 125)  (265 125)  LC_6 Logic Functioning bit
 (1 14)  (223 126)  (223 126)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (236 126)  (236 126)  routing T_5_7.wire_logic_cluster/lc_4/out <X> T_5_7.lc_trk_g3_4
 (17 14)  (239 126)  (239 126)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (240 126)  (240 126)  routing T_5_7.wire_logic_cluster/lc_5/out <X> T_5_7.lc_trk_g3_5
 (27 14)  (249 126)  (249 126)  routing T_5_7.lc_trk_g1_7 <X> T_5_7.wire_logic_cluster/lc_7/in_1
 (29 14)  (251 126)  (251 126)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (252 126)  (252 126)  routing T_5_7.lc_trk_g1_7 <X> T_5_7.wire_logic_cluster/lc_7/in_1
 (32 14)  (254 126)  (254 126)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (259 126)  (259 126)  LC_7 Logic Functioning bit
 (39 14)  (261 126)  (261 126)  LC_7 Logic Functioning bit
 (41 14)  (263 126)  (263 126)  LC_7 Logic Functioning bit
 (43 14)  (265 126)  (265 126)  LC_7 Logic Functioning bit
 (45 14)  (267 126)  (267 126)  LC_7 Logic Functioning bit
 (0 15)  (222 127)  (222 127)  routing T_5_7.lc_trk_g1_5 <X> T_5_7.wire_logic_cluster/lc_7/s_r
 (1 15)  (223 127)  (223 127)  routing T_5_7.lc_trk_g1_5 <X> T_5_7.wire_logic_cluster/lc_7/s_r
 (17 15)  (239 127)  (239 127)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (252 127)  (252 127)  routing T_5_7.lc_trk_g1_7 <X> T_5_7.wire_logic_cluster/lc_7/in_1
 (37 15)  (259 127)  (259 127)  LC_7 Logic Functioning bit
 (39 15)  (261 127)  (261 127)  LC_7 Logic Functioning bit
 (41 15)  (263 127)  (263 127)  LC_7 Logic Functioning bit
 (43 15)  (265 127)  (265 127)  LC_7 Logic Functioning bit
 (46 15)  (268 127)  (268 127)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (48 15)  (270 127)  (270 127)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_6_7

 (3 0)  (279 112)  (279 112)  routing T_6_7.sp12_h_r_0 <X> T_6_7.sp12_v_b_0
 (14 0)  (290 112)  (290 112)  routing T_6_7.sp4_v_b_0 <X> T_6_7.lc_trk_g0_0
 (28 0)  (304 112)  (304 112)  routing T_6_7.lc_trk_g2_7 <X> T_6_7.wire_logic_cluster/lc_0/in_1
 (29 0)  (305 112)  (305 112)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (306 112)  (306 112)  routing T_6_7.lc_trk_g2_7 <X> T_6_7.wire_logic_cluster/lc_0/in_1
 (31 0)  (307 112)  (307 112)  routing T_6_7.lc_trk_g3_4 <X> T_6_7.wire_logic_cluster/lc_0/in_3
 (32 0)  (308 112)  (308 112)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (309 112)  (309 112)  routing T_6_7.lc_trk_g3_4 <X> T_6_7.wire_logic_cluster/lc_0/in_3
 (34 0)  (310 112)  (310 112)  routing T_6_7.lc_trk_g3_4 <X> T_6_7.wire_logic_cluster/lc_0/in_3
 (36 0)  (312 112)  (312 112)  LC_0 Logic Functioning bit
 (37 0)  (313 112)  (313 112)  LC_0 Logic Functioning bit
 (38 0)  (314 112)  (314 112)  LC_0 Logic Functioning bit
 (39 0)  (315 112)  (315 112)  LC_0 Logic Functioning bit
 (41 0)  (317 112)  (317 112)  LC_0 Logic Functioning bit
 (43 0)  (319 112)  (319 112)  LC_0 Logic Functioning bit
 (46 0)  (322 112)  (322 112)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (3 1)  (279 113)  (279 113)  routing T_6_7.sp12_h_r_0 <X> T_6_7.sp12_v_b_0
 (16 1)  (292 113)  (292 113)  routing T_6_7.sp4_v_b_0 <X> T_6_7.lc_trk_g0_0
 (17 1)  (293 113)  (293 113)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (30 1)  (306 113)  (306 113)  routing T_6_7.lc_trk_g2_7 <X> T_6_7.wire_logic_cluster/lc_0/in_1
 (36 1)  (312 113)  (312 113)  LC_0 Logic Functioning bit
 (37 1)  (313 113)  (313 113)  LC_0 Logic Functioning bit
 (38 1)  (314 113)  (314 113)  LC_0 Logic Functioning bit
 (39 1)  (315 113)  (315 113)  LC_0 Logic Functioning bit
 (41 1)  (317 113)  (317 113)  LC_0 Logic Functioning bit
 (43 1)  (319 113)  (319 113)  LC_0 Logic Functioning bit
 (14 2)  (290 114)  (290 114)  routing T_6_7.sp4_v_t_1 <X> T_6_7.lc_trk_g0_4
 (15 2)  (291 114)  (291 114)  routing T_6_7.sp4_v_b_21 <X> T_6_7.lc_trk_g0_5
 (16 2)  (292 114)  (292 114)  routing T_6_7.sp4_v_b_21 <X> T_6_7.lc_trk_g0_5
 (17 2)  (293 114)  (293 114)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (26 2)  (302 114)  (302 114)  routing T_6_7.lc_trk_g3_4 <X> T_6_7.wire_logic_cluster/lc_1/in_0
 (29 2)  (305 114)  (305 114)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (307 114)  (307 114)  routing T_6_7.lc_trk_g2_6 <X> T_6_7.wire_logic_cluster/lc_1/in_3
 (32 2)  (308 114)  (308 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (309 114)  (309 114)  routing T_6_7.lc_trk_g2_6 <X> T_6_7.wire_logic_cluster/lc_1/in_3
 (38 2)  (314 114)  (314 114)  LC_1 Logic Functioning bit
 (39 2)  (315 114)  (315 114)  LC_1 Logic Functioning bit
 (41 2)  (317 114)  (317 114)  LC_1 Logic Functioning bit
 (43 2)  (319 114)  (319 114)  LC_1 Logic Functioning bit
 (50 2)  (326 114)  (326 114)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (290 115)  (290 115)  routing T_6_7.sp4_v_t_1 <X> T_6_7.lc_trk_g0_4
 (16 3)  (292 115)  (292 115)  routing T_6_7.sp4_v_t_1 <X> T_6_7.lc_trk_g0_4
 (17 3)  (293 115)  (293 115)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (27 3)  (303 115)  (303 115)  routing T_6_7.lc_trk_g3_4 <X> T_6_7.wire_logic_cluster/lc_1/in_0
 (28 3)  (304 115)  (304 115)  routing T_6_7.lc_trk_g3_4 <X> T_6_7.wire_logic_cluster/lc_1/in_0
 (29 3)  (305 115)  (305 115)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (307 115)  (307 115)  routing T_6_7.lc_trk_g2_6 <X> T_6_7.wire_logic_cluster/lc_1/in_3
 (38 3)  (314 115)  (314 115)  LC_1 Logic Functioning bit
 (39 3)  (315 115)  (315 115)  LC_1 Logic Functioning bit
 (14 4)  (290 116)  (290 116)  routing T_6_7.sp4_v_b_0 <X> T_6_7.lc_trk_g1_0
 (17 4)  (293 116)  (293 116)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (27 4)  (303 116)  (303 116)  routing T_6_7.lc_trk_g1_4 <X> T_6_7.wire_logic_cluster/lc_2/in_1
 (29 4)  (305 116)  (305 116)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (306 116)  (306 116)  routing T_6_7.lc_trk_g1_4 <X> T_6_7.wire_logic_cluster/lc_2/in_1
 (31 4)  (307 116)  (307 116)  routing T_6_7.lc_trk_g0_5 <X> T_6_7.wire_logic_cluster/lc_2/in_3
 (32 4)  (308 116)  (308 116)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (41 4)  (317 116)  (317 116)  LC_2 Logic Functioning bit
 (42 4)  (318 116)  (318 116)  LC_2 Logic Functioning bit
 (43 4)  (319 116)  (319 116)  LC_2 Logic Functioning bit
 (50 4)  (326 116)  (326 116)  Cascade bit: LH_LC02_inmux02_5

 (16 5)  (292 117)  (292 117)  routing T_6_7.sp4_v_b_0 <X> T_6_7.lc_trk_g1_0
 (17 5)  (293 117)  (293 117)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (18 5)  (294 117)  (294 117)  routing T_6_7.sp4_r_v_b_25 <X> T_6_7.lc_trk_g1_1
 (41 5)  (317 117)  (317 117)  LC_2 Logic Functioning bit
 (42 5)  (318 117)  (318 117)  LC_2 Logic Functioning bit
 (43 5)  (319 117)  (319 117)  LC_2 Logic Functioning bit
 (25 6)  (301 118)  (301 118)  routing T_6_7.wire_logic_cluster/lc_6/out <X> T_6_7.lc_trk_g1_6
 (26 6)  (302 118)  (302 118)  routing T_6_7.lc_trk_g2_5 <X> T_6_7.wire_logic_cluster/lc_3/in_0
 (27 6)  (303 118)  (303 118)  routing T_6_7.lc_trk_g3_7 <X> T_6_7.wire_logic_cluster/lc_3/in_1
 (28 6)  (304 118)  (304 118)  routing T_6_7.lc_trk_g3_7 <X> T_6_7.wire_logic_cluster/lc_3/in_1
 (29 6)  (305 118)  (305 118)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (306 118)  (306 118)  routing T_6_7.lc_trk_g3_7 <X> T_6_7.wire_logic_cluster/lc_3/in_1
 (31 6)  (307 118)  (307 118)  routing T_6_7.lc_trk_g0_4 <X> T_6_7.wire_logic_cluster/lc_3/in_3
 (32 6)  (308 118)  (308 118)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (15 7)  (291 119)  (291 119)  routing T_6_7.bot_op_4 <X> T_6_7.lc_trk_g1_4
 (17 7)  (293 119)  (293 119)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (298 119)  (298 119)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (28 7)  (304 119)  (304 119)  routing T_6_7.lc_trk_g2_5 <X> T_6_7.wire_logic_cluster/lc_3/in_0
 (29 7)  (305 119)  (305 119)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (306 119)  (306 119)  routing T_6_7.lc_trk_g3_7 <X> T_6_7.wire_logic_cluster/lc_3/in_1
 (32 7)  (308 119)  (308 119)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (310 119)  (310 119)  routing T_6_7.lc_trk_g1_0 <X> T_6_7.input_2_3
 (36 7)  (312 119)  (312 119)  LC_3 Logic Functioning bit
 (27 8)  (303 120)  (303 120)  routing T_6_7.lc_trk_g1_6 <X> T_6_7.wire_logic_cluster/lc_4/in_1
 (29 8)  (305 120)  (305 120)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (306 120)  (306 120)  routing T_6_7.lc_trk_g1_6 <X> T_6_7.wire_logic_cluster/lc_4/in_1
 (31 8)  (307 120)  (307 120)  routing T_6_7.lc_trk_g0_5 <X> T_6_7.wire_logic_cluster/lc_4/in_3
 (32 8)  (308 120)  (308 120)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (41 8)  (317 120)  (317 120)  LC_4 Logic Functioning bit
 (43 8)  (319 120)  (319 120)  LC_4 Logic Functioning bit
 (50 8)  (326 120)  (326 120)  Cascade bit: LH_LC04_inmux02_5

 (27 9)  (303 121)  (303 121)  routing T_6_7.lc_trk_g1_1 <X> T_6_7.wire_logic_cluster/lc_4/in_0
 (29 9)  (305 121)  (305 121)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (306 121)  (306 121)  routing T_6_7.lc_trk_g1_6 <X> T_6_7.wire_logic_cluster/lc_4/in_1
 (42 9)  (318 121)  (318 121)  LC_4 Logic Functioning bit
 (46 9)  (322 121)  (322 121)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (17 10)  (293 122)  (293 122)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (21 10)  (297 122)  (297 122)  routing T_6_7.sp4_v_t_18 <X> T_6_7.lc_trk_g2_7
 (22 10)  (298 122)  (298 122)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (299 122)  (299 122)  routing T_6_7.sp4_v_t_18 <X> T_6_7.lc_trk_g2_7
 (22 11)  (298 123)  (298 123)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (301 123)  (301 123)  routing T_6_7.sp4_r_v_b_38 <X> T_6_7.lc_trk_g2_6
 (27 12)  (303 124)  (303 124)  routing T_6_7.lc_trk_g3_4 <X> T_6_7.wire_logic_cluster/lc_6/in_1
 (28 12)  (304 124)  (304 124)  routing T_6_7.lc_trk_g3_4 <X> T_6_7.wire_logic_cluster/lc_6/in_1
 (29 12)  (305 124)  (305 124)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (306 124)  (306 124)  routing T_6_7.lc_trk_g3_4 <X> T_6_7.wire_logic_cluster/lc_6/in_1
 (31 12)  (307 124)  (307 124)  routing T_6_7.lc_trk_g3_6 <X> T_6_7.wire_logic_cluster/lc_6/in_3
 (32 12)  (308 124)  (308 124)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (309 124)  (309 124)  routing T_6_7.lc_trk_g3_6 <X> T_6_7.wire_logic_cluster/lc_6/in_3
 (34 12)  (310 124)  (310 124)  routing T_6_7.lc_trk_g3_6 <X> T_6_7.wire_logic_cluster/lc_6/in_3
 (35 12)  (311 124)  (311 124)  routing T_6_7.lc_trk_g3_7 <X> T_6_7.input_2_6
 (39 12)  (315 124)  (315 124)  LC_6 Logic Functioning bit
 (12 13)  (288 125)  (288 125)  routing T_6_7.sp4_h_r_11 <X> T_6_7.sp4_v_b_11
 (29 13)  (305 125)  (305 125)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (307 125)  (307 125)  routing T_6_7.lc_trk_g3_6 <X> T_6_7.wire_logic_cluster/lc_6/in_3
 (32 13)  (308 125)  (308 125)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (309 125)  (309 125)  routing T_6_7.lc_trk_g3_7 <X> T_6_7.input_2_6
 (34 13)  (310 125)  (310 125)  routing T_6_7.lc_trk_g3_7 <X> T_6_7.input_2_6
 (35 13)  (311 125)  (311 125)  routing T_6_7.lc_trk_g3_7 <X> T_6_7.input_2_6
 (41 13)  (317 125)  (317 125)  LC_6 Logic Functioning bit
 (21 14)  (297 126)  (297 126)  routing T_6_7.sp4_v_t_18 <X> T_6_7.lc_trk_g3_7
 (22 14)  (298 126)  (298 126)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (299 126)  (299 126)  routing T_6_7.sp4_v_t_18 <X> T_6_7.lc_trk_g3_7
 (17 15)  (293 127)  (293 127)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (298 127)  (298 127)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_7_7

 (0 0)  (334 112)  (334 112)  Negative Clock bit

 (21 0)  (355 112)  (355 112)  routing T_7_7.wire_logic_cluster/lc_3/out <X> T_7_7.lc_trk_g0_3
 (22 0)  (356 112)  (356 112)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (17 1)  (351 113)  (351 113)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (0 2)  (334 114)  (334 114)  routing T_7_7.glb_netwk_3 <X> T_7_7.wire_logic_cluster/lc_7/clk
 (2 2)  (336 114)  (336 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (355 114)  (355 114)  routing T_7_7.wire_logic_cluster/lc_7/out <X> T_7_7.lc_trk_g0_7
 (22 2)  (356 114)  (356 114)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (0 3)  (334 115)  (334 115)  routing T_7_7.glb_netwk_3 <X> T_7_7.wire_logic_cluster/lc_7/clk
 (15 3)  (349 115)  (349 115)  routing T_7_7.sp4_v_t_9 <X> T_7_7.lc_trk_g0_4
 (16 3)  (350 115)  (350 115)  routing T_7_7.sp4_v_t_9 <X> T_7_7.lc_trk_g0_4
 (17 3)  (351 115)  (351 115)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (22 3)  (356 115)  (356 115)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (357 115)  (357 115)  routing T_7_7.sp4_v_b_22 <X> T_7_7.lc_trk_g0_6
 (24 3)  (358 115)  (358 115)  routing T_7_7.sp4_v_b_22 <X> T_7_7.lc_trk_g0_6
 (25 4)  (359 116)  (359 116)  routing T_7_7.sp4_v_b_10 <X> T_7_7.lc_trk_g1_2
 (26 4)  (360 116)  (360 116)  routing T_7_7.lc_trk_g2_6 <X> T_7_7.wire_logic_cluster/lc_2/in_0
 (27 4)  (361 116)  (361 116)  routing T_7_7.lc_trk_g1_2 <X> T_7_7.wire_logic_cluster/lc_2/in_1
 (29 4)  (363 116)  (363 116)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (365 116)  (365 116)  routing T_7_7.lc_trk_g3_4 <X> T_7_7.wire_logic_cluster/lc_2/in_3
 (32 4)  (366 116)  (366 116)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (367 116)  (367 116)  routing T_7_7.lc_trk_g3_4 <X> T_7_7.wire_logic_cluster/lc_2/in_3
 (34 4)  (368 116)  (368 116)  routing T_7_7.lc_trk_g3_4 <X> T_7_7.wire_logic_cluster/lc_2/in_3
 (22 5)  (356 117)  (356 117)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (357 117)  (357 117)  routing T_7_7.sp4_v_b_10 <X> T_7_7.lc_trk_g1_2
 (25 5)  (359 117)  (359 117)  routing T_7_7.sp4_v_b_10 <X> T_7_7.lc_trk_g1_2
 (26 5)  (360 117)  (360 117)  routing T_7_7.lc_trk_g2_6 <X> T_7_7.wire_logic_cluster/lc_2/in_0
 (28 5)  (362 117)  (362 117)  routing T_7_7.lc_trk_g2_6 <X> T_7_7.wire_logic_cluster/lc_2/in_0
 (29 5)  (363 117)  (363 117)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (364 117)  (364 117)  routing T_7_7.lc_trk_g1_2 <X> T_7_7.wire_logic_cluster/lc_2/in_1
 (40 5)  (374 117)  (374 117)  LC_2 Logic Functioning bit
 (42 5)  (376 117)  (376 117)  LC_2 Logic Functioning bit
 (15 6)  (349 118)  (349 118)  routing T_7_7.sp4_h_r_21 <X> T_7_7.lc_trk_g1_5
 (16 6)  (350 118)  (350 118)  routing T_7_7.sp4_h_r_21 <X> T_7_7.lc_trk_g1_5
 (17 6)  (351 118)  (351 118)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (352 118)  (352 118)  routing T_7_7.sp4_h_r_21 <X> T_7_7.lc_trk_g1_5
 (26 6)  (360 118)  (360 118)  routing T_7_7.lc_trk_g1_4 <X> T_7_7.wire_logic_cluster/lc_3/in_0
 (29 6)  (363 118)  (363 118)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (36 6)  (370 118)  (370 118)  LC_3 Logic Functioning bit
 (38 6)  (372 118)  (372 118)  LC_3 Logic Functioning bit
 (41 6)  (375 118)  (375 118)  LC_3 Logic Functioning bit
 (43 6)  (377 118)  (377 118)  LC_3 Logic Functioning bit
 (53 6)  (387 118)  (387 118)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (15 7)  (349 119)  (349 119)  routing T_7_7.bot_op_4 <X> T_7_7.lc_trk_g1_4
 (17 7)  (351 119)  (351 119)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (18 7)  (352 119)  (352 119)  routing T_7_7.sp4_h_r_21 <X> T_7_7.lc_trk_g1_5
 (27 7)  (361 119)  (361 119)  routing T_7_7.lc_trk_g1_4 <X> T_7_7.wire_logic_cluster/lc_3/in_0
 (29 7)  (363 119)  (363 119)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (25 8)  (359 120)  (359 120)  routing T_7_7.wire_logic_cluster/lc_2/out <X> T_7_7.lc_trk_g2_2
 (22 9)  (356 121)  (356 121)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (21 10)  (355 122)  (355 122)  routing T_7_7.sp4_h_l_34 <X> T_7_7.lc_trk_g2_7
 (22 10)  (356 122)  (356 122)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (357 122)  (357 122)  routing T_7_7.sp4_h_l_34 <X> T_7_7.lc_trk_g2_7
 (24 10)  (358 122)  (358 122)  routing T_7_7.sp4_h_l_34 <X> T_7_7.lc_trk_g2_7
 (25 10)  (359 122)  (359 122)  routing T_7_7.sp4_h_r_38 <X> T_7_7.lc_trk_g2_6
 (26 10)  (360 122)  (360 122)  routing T_7_7.lc_trk_g3_4 <X> T_7_7.wire_logic_cluster/lc_5/in_0
 (29 10)  (363 122)  (363 122)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (364 122)  (364 122)  routing T_7_7.lc_trk_g0_4 <X> T_7_7.wire_logic_cluster/lc_5/in_1
 (31 10)  (365 122)  (365 122)  routing T_7_7.lc_trk_g0_6 <X> T_7_7.wire_logic_cluster/lc_5/in_3
 (32 10)  (366 122)  (366 122)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (40 10)  (374 122)  (374 122)  LC_5 Logic Functioning bit
 (41 10)  (375 122)  (375 122)  LC_5 Logic Functioning bit
 (42 10)  (376 122)  (376 122)  LC_5 Logic Functioning bit
 (21 11)  (355 123)  (355 123)  routing T_7_7.sp4_h_l_34 <X> T_7_7.lc_trk_g2_7
 (22 11)  (356 123)  (356 123)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (357 123)  (357 123)  routing T_7_7.sp4_h_r_38 <X> T_7_7.lc_trk_g2_6
 (24 11)  (358 123)  (358 123)  routing T_7_7.sp4_h_r_38 <X> T_7_7.lc_trk_g2_6
 (27 11)  (361 123)  (361 123)  routing T_7_7.lc_trk_g3_4 <X> T_7_7.wire_logic_cluster/lc_5/in_0
 (28 11)  (362 123)  (362 123)  routing T_7_7.lc_trk_g3_4 <X> T_7_7.wire_logic_cluster/lc_5/in_0
 (29 11)  (363 123)  (363 123)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (365 123)  (365 123)  routing T_7_7.lc_trk_g0_6 <X> T_7_7.wire_logic_cluster/lc_5/in_3
 (32 11)  (366 123)  (366 123)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (368 123)  (368 123)  routing T_7_7.lc_trk_g1_2 <X> T_7_7.input_2_5
 (35 11)  (369 123)  (369 123)  routing T_7_7.lc_trk_g1_2 <X> T_7_7.input_2_5
 (40 11)  (374 123)  (374 123)  LC_5 Logic Functioning bit
 (41 11)  (375 123)  (375 123)  LC_5 Logic Functioning bit
 (42 11)  (376 123)  (376 123)  LC_5 Logic Functioning bit
 (43 11)  (377 123)  (377 123)  LC_5 Logic Functioning bit
 (21 12)  (355 124)  (355 124)  routing T_7_7.sp4_h_r_43 <X> T_7_7.lc_trk_g3_3
 (22 12)  (356 124)  (356 124)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (357 124)  (357 124)  routing T_7_7.sp4_h_r_43 <X> T_7_7.lc_trk_g3_3
 (24 12)  (358 124)  (358 124)  routing T_7_7.sp4_h_r_43 <X> T_7_7.lc_trk_g3_3
 (29 12)  (363 124)  (363 124)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (365 124)  (365 124)  routing T_7_7.lc_trk_g2_7 <X> T_7_7.wire_logic_cluster/lc_6/in_3
 (32 12)  (366 124)  (366 124)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (367 124)  (367 124)  routing T_7_7.lc_trk_g2_7 <X> T_7_7.wire_logic_cluster/lc_6/in_3
 (36 12)  (370 124)  (370 124)  LC_6 Logic Functioning bit
 (37 12)  (371 124)  (371 124)  LC_6 Logic Functioning bit
 (39 12)  (373 124)  (373 124)  LC_6 Logic Functioning bit
 (40 12)  (374 124)  (374 124)  LC_6 Logic Functioning bit
 (42 12)  (376 124)  (376 124)  LC_6 Logic Functioning bit
 (50 12)  (384 124)  (384 124)  Cascade bit: LH_LC06_inmux02_5

 (21 13)  (355 125)  (355 125)  routing T_7_7.sp4_h_r_43 <X> T_7_7.lc_trk_g3_3
 (26 13)  (360 125)  (360 125)  routing T_7_7.lc_trk_g2_2 <X> T_7_7.wire_logic_cluster/lc_6/in_0
 (28 13)  (362 125)  (362 125)  routing T_7_7.lc_trk_g2_2 <X> T_7_7.wire_logic_cluster/lc_6/in_0
 (29 13)  (363 125)  (363 125)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (364 125)  (364 125)  routing T_7_7.lc_trk_g0_3 <X> T_7_7.wire_logic_cluster/lc_6/in_1
 (31 13)  (365 125)  (365 125)  routing T_7_7.lc_trk_g2_7 <X> T_7_7.wire_logic_cluster/lc_6/in_3
 (36 13)  (370 125)  (370 125)  LC_6 Logic Functioning bit
 (37 13)  (371 125)  (371 125)  LC_6 Logic Functioning bit
 (39 13)  (373 125)  (373 125)  LC_6 Logic Functioning bit
 (40 13)  (374 125)  (374 125)  LC_6 Logic Functioning bit
 (42 13)  (376 125)  (376 125)  LC_6 Logic Functioning bit
 (43 13)  (377 125)  (377 125)  LC_6 Logic Functioning bit
 (26 14)  (360 126)  (360 126)  routing T_7_7.lc_trk_g0_7 <X> T_7_7.wire_logic_cluster/lc_7/in_0
 (27 14)  (361 126)  (361 126)  routing T_7_7.lc_trk_g1_5 <X> T_7_7.wire_logic_cluster/lc_7/in_1
 (29 14)  (363 126)  (363 126)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (364 126)  (364 126)  routing T_7_7.lc_trk_g1_5 <X> T_7_7.wire_logic_cluster/lc_7/in_1
 (32 14)  (366 126)  (366 126)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (367 126)  (367 126)  routing T_7_7.lc_trk_g3_3 <X> T_7_7.wire_logic_cluster/lc_7/in_3
 (34 14)  (368 126)  (368 126)  routing T_7_7.lc_trk_g3_3 <X> T_7_7.wire_logic_cluster/lc_7/in_3
 (37 14)  (371 126)  (371 126)  LC_7 Logic Functioning bit
 (41 14)  (375 126)  (375 126)  LC_7 Logic Functioning bit
 (43 14)  (377 126)  (377 126)  LC_7 Logic Functioning bit
 (45 14)  (379 126)  (379 126)  LC_7 Logic Functioning bit
 (50 14)  (384 126)  (384 126)  Cascade bit: LH_LC07_inmux02_5

 (17 15)  (351 127)  (351 127)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (26 15)  (360 127)  (360 127)  routing T_7_7.lc_trk_g0_7 <X> T_7_7.wire_logic_cluster/lc_7/in_0
 (29 15)  (363 127)  (363 127)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (365 127)  (365 127)  routing T_7_7.lc_trk_g3_3 <X> T_7_7.wire_logic_cluster/lc_7/in_3
 (37 15)  (371 127)  (371 127)  LC_7 Logic Functioning bit
 (40 15)  (374 127)  (374 127)  LC_7 Logic Functioning bit
 (42 15)  (376 127)  (376 127)  LC_7 Logic Functioning bit
 (51 15)  (385 127)  (385 127)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30
 (53 15)  (387 127)  (387 127)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_9_7

 (11 0)  (453 112)  (453 112)  routing T_9_7.sp4_h_r_9 <X> T_9_7.sp4_v_b_2


RAM_Tile_10_7

 (7 1)  (503 113)  (503 113)  Ram config bit: MEMB_Power_Up_Control

 (12 14)  (508 126)  (508 126)  routing T_10_7.sp4_h_r_8 <X> T_10_7.sp4_h_l_46
 (13 15)  (509 127)  (509 127)  routing T_10_7.sp4_h_r_8 <X> T_10_7.sp4_h_l_46


IO_Tile_13_7

 (2 1)  (648 113)  (648 113)  Enable bit of Mux _out_links/OutMux4_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_32
 (3 1)  (649 113)  (649 113)  IO control bit: IORIGHT_REN_1

 (17 3)  (663 115)  (663 115)  IOB_0 IO Functioning bit
 (2 6)  (648 118)  (648 118)  IO control bit: IORIGHT_REN_0

 (17 9)  (663 121)  (663 121)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (0 11)  (646 123)  (646 123)  Enable bit of Mux _out_links/OutMux5_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_44
 (17 13)  (663 125)  (663 125)  IOB_1 IO Functioning bit


IO_Tile_0_6

 (3 1)  (14 97)  (14 97)  IO control bit: BIOLEFT_REN_1

 (0 3)  (17 99)  (17 99)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_40
 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (2 6)  (15 102)  (15 102)  IO control bit: BIOLEFT_REN_0

 (17 9)  (0 105)  (0 105)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit


LogicTile_1_6

 (0 2)  (18 98)  (18 98)  routing T_1_6.glb_netwk_3 <X> T_1_6.wire_logic_cluster/lc_7/clk
 (2 2)  (20 98)  (20 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (18 99)  (18 99)  routing T_1_6.glb_netwk_3 <X> T_1_6.wire_logic_cluster/lc_7/clk
 (0 4)  (18 100)  (18 100)  routing T_1_6.lc_trk_g3_3 <X> T_1_6.wire_logic_cluster/lc_7/cen
 (1 4)  (19 100)  (19 100)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (18 101)  (18 101)  routing T_1_6.lc_trk_g3_3 <X> T_1_6.wire_logic_cluster/lc_7/cen
 (1 5)  (19 101)  (19 101)  routing T_1_6.lc_trk_g3_3 <X> T_1_6.wire_logic_cluster/lc_7/cen
 (22 5)  (40 101)  (40 101)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (28 6)  (46 102)  (46 102)  routing T_1_6.lc_trk_g2_6 <X> T_1_6.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 102)  (47 102)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (48 102)  (48 102)  routing T_1_6.lc_trk_g2_6 <X> T_1_6.wire_logic_cluster/lc_3/in_1
 (32 6)  (50 102)  (50 102)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (51 102)  (51 102)  routing T_1_6.lc_trk_g3_1 <X> T_1_6.wire_logic_cluster/lc_3/in_3
 (34 6)  (52 102)  (52 102)  routing T_1_6.lc_trk_g3_1 <X> T_1_6.wire_logic_cluster/lc_3/in_3
 (37 6)  (55 102)  (55 102)  LC_3 Logic Functioning bit
 (39 6)  (57 102)  (57 102)  LC_3 Logic Functioning bit
 (40 6)  (58 102)  (58 102)  LC_3 Logic Functioning bit
 (41 6)  (59 102)  (59 102)  LC_3 Logic Functioning bit
 (42 6)  (60 102)  (60 102)  LC_3 Logic Functioning bit
 (43 6)  (61 102)  (61 102)  LC_3 Logic Functioning bit
 (45 6)  (63 102)  (63 102)  LC_3 Logic Functioning bit
 (47 6)  (65 102)  (65 102)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (12 7)  (30 103)  (30 103)  routing T_1_6.sp4_h_l_40 <X> T_1_6.sp4_v_t_40
 (26 7)  (44 103)  (44 103)  routing T_1_6.lc_trk_g1_2 <X> T_1_6.wire_logic_cluster/lc_3/in_0
 (27 7)  (45 103)  (45 103)  routing T_1_6.lc_trk_g1_2 <X> T_1_6.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 103)  (47 103)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (48 103)  (48 103)  routing T_1_6.lc_trk_g2_6 <X> T_1_6.wire_logic_cluster/lc_3/in_1
 (36 7)  (54 103)  (54 103)  LC_3 Logic Functioning bit
 (37 7)  (55 103)  (55 103)  LC_3 Logic Functioning bit
 (38 7)  (56 103)  (56 103)  LC_3 Logic Functioning bit
 (39 7)  (57 103)  (57 103)  LC_3 Logic Functioning bit
 (40 7)  (58 103)  (58 103)  LC_3 Logic Functioning bit
 (41 7)  (59 103)  (59 103)  LC_3 Logic Functioning bit
 (42 7)  (60 103)  (60 103)  LC_3 Logic Functioning bit
 (43 7)  (61 103)  (61 103)  LC_3 Logic Functioning bit
 (44 7)  (62 103)  (62 103)  LC_3 Logic Functioning bit
 (22 11)  (40 107)  (40 107)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (43 107)  (43 107)  routing T_1_6.sp4_r_v_b_38 <X> T_1_6.lc_trk_g2_6
 (15 12)  (33 108)  (33 108)  routing T_1_6.rgt_op_1 <X> T_1_6.lc_trk_g3_1
 (17 12)  (35 108)  (35 108)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (36 108)  (36 108)  routing T_1_6.rgt_op_1 <X> T_1_6.lc_trk_g3_1
 (21 12)  (39 108)  (39 108)  routing T_1_6.sp4_h_r_43 <X> T_1_6.lc_trk_g3_3
 (22 12)  (40 108)  (40 108)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (41 108)  (41 108)  routing T_1_6.sp4_h_r_43 <X> T_1_6.lc_trk_g3_3
 (24 12)  (42 108)  (42 108)  routing T_1_6.sp4_h_r_43 <X> T_1_6.lc_trk_g3_3
 (21 13)  (39 109)  (39 109)  routing T_1_6.sp4_h_r_43 <X> T_1_6.lc_trk_g3_3
 (0 14)  (18 110)  (18 110)  routing T_1_6.glb_netwk_6 <X> T_1_6.wire_logic_cluster/lc_7/s_r
 (1 14)  (19 110)  (19 110)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (18 111)  (18 111)  routing T_1_6.glb_netwk_6 <X> T_1_6.wire_logic_cluster/lc_7/s_r


LogicTile_2_6

 (0 0)  (72 96)  (72 96)  Negative Clock bit

 (0 2)  (72 98)  (72 98)  routing T_2_6.glb_netwk_3 <X> T_2_6.wire_logic_cluster/lc_7/clk
 (2 2)  (74 98)  (74 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (26 2)  (98 98)  (98 98)  routing T_2_6.lc_trk_g1_6 <X> T_2_6.wire_logic_cluster/lc_1/in_0
 (29 2)  (101 98)  (101 98)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (102 98)  (102 98)  routing T_2_6.lc_trk_g0_6 <X> T_2_6.wire_logic_cluster/lc_1/in_1
 (32 2)  (104 98)  (104 98)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (105 98)  (105 98)  routing T_2_6.lc_trk_g3_1 <X> T_2_6.wire_logic_cluster/lc_1/in_3
 (34 2)  (106 98)  (106 98)  routing T_2_6.lc_trk_g3_1 <X> T_2_6.wire_logic_cluster/lc_1/in_3
 (35 2)  (107 98)  (107 98)  routing T_2_6.lc_trk_g1_4 <X> T_2_6.input_2_1
 (36 2)  (108 98)  (108 98)  LC_1 Logic Functioning bit
 (37 2)  (109 98)  (109 98)  LC_1 Logic Functioning bit
 (38 2)  (110 98)  (110 98)  LC_1 Logic Functioning bit
 (39 2)  (111 98)  (111 98)  LC_1 Logic Functioning bit
 (40 2)  (112 98)  (112 98)  LC_1 Logic Functioning bit
 (45 2)  (117 98)  (117 98)  LC_1 Logic Functioning bit
 (0 3)  (72 99)  (72 99)  routing T_2_6.glb_netwk_3 <X> T_2_6.wire_logic_cluster/lc_7/clk
 (22 3)  (94 99)  (94 99)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (95 99)  (95 99)  routing T_2_6.sp12_h_r_14 <X> T_2_6.lc_trk_g0_6
 (26 3)  (98 99)  (98 99)  routing T_2_6.lc_trk_g1_6 <X> T_2_6.wire_logic_cluster/lc_1/in_0
 (27 3)  (99 99)  (99 99)  routing T_2_6.lc_trk_g1_6 <X> T_2_6.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 99)  (101 99)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (102 99)  (102 99)  routing T_2_6.lc_trk_g0_6 <X> T_2_6.wire_logic_cluster/lc_1/in_1
 (32 3)  (104 99)  (104 99)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (106 99)  (106 99)  routing T_2_6.lc_trk_g1_4 <X> T_2_6.input_2_1
 (36 3)  (108 99)  (108 99)  LC_1 Logic Functioning bit
 (37 3)  (109 99)  (109 99)  LC_1 Logic Functioning bit
 (39 3)  (111 99)  (111 99)  LC_1 Logic Functioning bit
 (48 3)  (120 99)  (120 99)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (25 6)  (97 102)  (97 102)  routing T_2_6.sp12_h_l_5 <X> T_2_6.lc_trk_g1_6
 (16 7)  (88 103)  (88 103)  routing T_2_6.sp12_h_r_12 <X> T_2_6.lc_trk_g1_4
 (17 7)  (89 103)  (89 103)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (22 7)  (94 103)  (94 103)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (96 103)  (96 103)  routing T_2_6.sp12_h_l_5 <X> T_2_6.lc_trk_g1_6
 (25 7)  (97 103)  (97 103)  routing T_2_6.sp12_h_l_5 <X> T_2_6.lc_trk_g1_6
 (5 10)  (77 106)  (77 106)  routing T_2_6.sp4_v_b_6 <X> T_2_6.sp4_h_l_43
 (17 12)  (89 108)  (89 108)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (90 108)  (90 108)  routing T_2_6.wire_logic_cluster/lc_1/out <X> T_2_6.lc_trk_g3_1
 (0 14)  (72 110)  (72 110)  routing T_2_6.glb_netwk_6 <X> T_2_6.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 110)  (73 110)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (72 111)  (72 111)  routing T_2_6.glb_netwk_6 <X> T_2_6.wire_logic_cluster/lc_7/s_r


LogicTile_4_6

 (0 0)  (168 96)  (168 96)  Negative Clock bit

 (22 0)  (190 96)  (190 96)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (192 96)  (192 96)  routing T_4_6.top_op_3 <X> T_4_6.lc_trk_g0_3
 (26 0)  (194 96)  (194 96)  routing T_4_6.lc_trk_g2_4 <X> T_4_6.wire_logic_cluster/lc_0/in_0
 (31 0)  (199 96)  (199 96)  routing T_4_6.lc_trk_g1_6 <X> T_4_6.wire_logic_cluster/lc_0/in_3
 (32 0)  (200 96)  (200 96)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (202 96)  (202 96)  routing T_4_6.lc_trk_g1_6 <X> T_4_6.wire_logic_cluster/lc_0/in_3
 (36 0)  (204 96)  (204 96)  LC_0 Logic Functioning bit
 (37 0)  (205 96)  (205 96)  LC_0 Logic Functioning bit
 (38 0)  (206 96)  (206 96)  LC_0 Logic Functioning bit
 (39 0)  (207 96)  (207 96)  LC_0 Logic Functioning bit
 (41 0)  (209 96)  (209 96)  LC_0 Logic Functioning bit
 (43 0)  (211 96)  (211 96)  LC_0 Logic Functioning bit
 (21 1)  (189 97)  (189 97)  routing T_4_6.top_op_3 <X> T_4_6.lc_trk_g0_3
 (28 1)  (196 97)  (196 97)  routing T_4_6.lc_trk_g2_4 <X> T_4_6.wire_logic_cluster/lc_0/in_0
 (29 1)  (197 97)  (197 97)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (199 97)  (199 97)  routing T_4_6.lc_trk_g1_6 <X> T_4_6.wire_logic_cluster/lc_0/in_3
 (36 1)  (204 97)  (204 97)  LC_0 Logic Functioning bit
 (37 1)  (205 97)  (205 97)  LC_0 Logic Functioning bit
 (38 1)  (206 97)  (206 97)  LC_0 Logic Functioning bit
 (39 1)  (207 97)  (207 97)  LC_0 Logic Functioning bit
 (40 1)  (208 97)  (208 97)  LC_0 Logic Functioning bit
 (42 1)  (210 97)  (210 97)  LC_0 Logic Functioning bit
 (46 1)  (214 97)  (214 97)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (168 98)  (168 98)  routing T_4_6.glb_netwk_3 <X> T_4_6.wire_logic_cluster/lc_7/clk
 (2 2)  (170 98)  (170 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (11 2)  (179 98)  (179 98)  routing T_4_6.sp4_v_b_6 <X> T_4_6.sp4_v_t_39
 (13 2)  (181 98)  (181 98)  routing T_4_6.sp4_v_b_6 <X> T_4_6.sp4_v_t_39
 (14 2)  (182 98)  (182 98)  routing T_4_6.wire_logic_cluster/lc_4/out <X> T_4_6.lc_trk_g0_4
 (15 2)  (183 98)  (183 98)  routing T_4_6.sp4_h_r_5 <X> T_4_6.lc_trk_g0_5
 (16 2)  (184 98)  (184 98)  routing T_4_6.sp4_h_r_5 <X> T_4_6.lc_trk_g0_5
 (17 2)  (185 98)  (185 98)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (26 2)  (194 98)  (194 98)  routing T_4_6.lc_trk_g0_5 <X> T_4_6.wire_logic_cluster/lc_1/in_0
 (29 2)  (197 98)  (197 98)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (198 98)  (198 98)  routing T_4_6.lc_trk_g0_6 <X> T_4_6.wire_logic_cluster/lc_1/in_1
 (32 2)  (200 98)  (200 98)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (201 98)  (201 98)  routing T_4_6.lc_trk_g3_1 <X> T_4_6.wire_logic_cluster/lc_1/in_3
 (34 2)  (202 98)  (202 98)  routing T_4_6.lc_trk_g3_1 <X> T_4_6.wire_logic_cluster/lc_1/in_3
 (46 2)  (214 98)  (214 98)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (218 98)  (218 98)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (168 99)  (168 99)  routing T_4_6.glb_netwk_3 <X> T_4_6.wire_logic_cluster/lc_7/clk
 (17 3)  (185 99)  (185 99)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (186 99)  (186 99)  routing T_4_6.sp4_h_r_5 <X> T_4_6.lc_trk_g0_5
 (22 3)  (190 99)  (190 99)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (191 99)  (191 99)  routing T_4_6.sp4_h_r_6 <X> T_4_6.lc_trk_g0_6
 (24 3)  (192 99)  (192 99)  routing T_4_6.sp4_h_r_6 <X> T_4_6.lc_trk_g0_6
 (25 3)  (193 99)  (193 99)  routing T_4_6.sp4_h_r_6 <X> T_4_6.lc_trk_g0_6
 (29 3)  (197 99)  (197 99)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (198 99)  (198 99)  routing T_4_6.lc_trk_g0_6 <X> T_4_6.wire_logic_cluster/lc_1/in_1
 (40 3)  (208 99)  (208 99)  LC_1 Logic Functioning bit
 (51 3)  (219 99)  (219 99)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (21 4)  (189 100)  (189 100)  routing T_4_6.bnr_op_3 <X> T_4_6.lc_trk_g1_3
 (22 4)  (190 100)  (190 100)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (29 4)  (197 100)  (197 100)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (198 100)  (198 100)  routing T_4_6.lc_trk_g0_5 <X> T_4_6.wire_logic_cluster/lc_2/in_1
 (32 4)  (200 100)  (200 100)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (202 100)  (202 100)  routing T_4_6.lc_trk_g1_0 <X> T_4_6.wire_logic_cluster/lc_2/in_3
 (36 4)  (204 100)  (204 100)  LC_2 Logic Functioning bit
 (37 4)  (205 100)  (205 100)  LC_2 Logic Functioning bit
 (42 4)  (210 100)  (210 100)  LC_2 Logic Functioning bit
 (43 4)  (211 100)  (211 100)  LC_2 Logic Functioning bit
 (50 4)  (218 100)  (218 100)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (183 101)  (183 101)  routing T_4_6.bot_op_0 <X> T_4_6.lc_trk_g1_0
 (17 5)  (185 101)  (185 101)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (21 5)  (189 101)  (189 101)  routing T_4_6.bnr_op_3 <X> T_4_6.lc_trk_g1_3
 (27 5)  (195 101)  (195 101)  routing T_4_6.lc_trk_g3_1 <X> T_4_6.wire_logic_cluster/lc_2/in_0
 (28 5)  (196 101)  (196 101)  routing T_4_6.lc_trk_g3_1 <X> T_4_6.wire_logic_cluster/lc_2/in_0
 (29 5)  (197 101)  (197 101)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (36 5)  (204 101)  (204 101)  LC_2 Logic Functioning bit
 (37 5)  (205 101)  (205 101)  LC_2 Logic Functioning bit
 (40 5)  (208 101)  (208 101)  LC_2 Logic Functioning bit
 (42 5)  (210 101)  (210 101)  LC_2 Logic Functioning bit
 (43 5)  (211 101)  (211 101)  LC_2 Logic Functioning bit
 (13 6)  (181 102)  (181 102)  routing T_4_6.sp4_h_r_5 <X> T_4_6.sp4_v_t_40
 (25 6)  (193 102)  (193 102)  routing T_4_6.bnr_op_6 <X> T_4_6.lc_trk_g1_6
 (26 6)  (194 102)  (194 102)  routing T_4_6.lc_trk_g3_6 <X> T_4_6.wire_logic_cluster/lc_3/in_0
 (28 6)  (196 102)  (196 102)  routing T_4_6.lc_trk_g2_0 <X> T_4_6.wire_logic_cluster/lc_3/in_1
 (29 6)  (197 102)  (197 102)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (200 102)  (200 102)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (202 102)  (202 102)  routing T_4_6.lc_trk_g1_3 <X> T_4_6.wire_logic_cluster/lc_3/in_3
 (36 6)  (204 102)  (204 102)  LC_3 Logic Functioning bit
 (37 6)  (205 102)  (205 102)  LC_3 Logic Functioning bit
 (38 6)  (206 102)  (206 102)  LC_3 Logic Functioning bit
 (39 6)  (207 102)  (207 102)  LC_3 Logic Functioning bit
 (40 6)  (208 102)  (208 102)  LC_3 Logic Functioning bit
 (42 6)  (210 102)  (210 102)  LC_3 Logic Functioning bit
 (43 6)  (211 102)  (211 102)  LC_3 Logic Functioning bit
 (50 6)  (218 102)  (218 102)  Cascade bit: LH_LC03_inmux02_5

 (12 7)  (180 103)  (180 103)  routing T_4_6.sp4_h_r_5 <X> T_4_6.sp4_v_t_40
 (22 7)  (190 103)  (190 103)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (193 103)  (193 103)  routing T_4_6.bnr_op_6 <X> T_4_6.lc_trk_g1_6
 (26 7)  (194 103)  (194 103)  routing T_4_6.lc_trk_g3_6 <X> T_4_6.wire_logic_cluster/lc_3/in_0
 (27 7)  (195 103)  (195 103)  routing T_4_6.lc_trk_g3_6 <X> T_4_6.wire_logic_cluster/lc_3/in_0
 (28 7)  (196 103)  (196 103)  routing T_4_6.lc_trk_g3_6 <X> T_4_6.wire_logic_cluster/lc_3/in_0
 (29 7)  (197 103)  (197 103)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (199 103)  (199 103)  routing T_4_6.lc_trk_g1_3 <X> T_4_6.wire_logic_cluster/lc_3/in_3
 (36 7)  (204 103)  (204 103)  LC_3 Logic Functioning bit
 (37 7)  (205 103)  (205 103)  LC_3 Logic Functioning bit
 (38 7)  (206 103)  (206 103)  LC_3 Logic Functioning bit
 (39 7)  (207 103)  (207 103)  LC_3 Logic Functioning bit
 (41 7)  (209 103)  (209 103)  LC_3 Logic Functioning bit
 (43 7)  (211 103)  (211 103)  LC_3 Logic Functioning bit
 (25 8)  (193 104)  (193 104)  routing T_4_6.wire_logic_cluster/lc_2/out <X> T_4_6.lc_trk_g2_2
 (26 8)  (194 104)  (194 104)  routing T_4_6.lc_trk_g0_4 <X> T_4_6.wire_logic_cluster/lc_4/in_0
 (29 8)  (197 104)  (197 104)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (200 104)  (200 104)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (201 104)  (201 104)  routing T_4_6.lc_trk_g3_2 <X> T_4_6.wire_logic_cluster/lc_4/in_3
 (34 8)  (202 104)  (202 104)  routing T_4_6.lc_trk_g3_2 <X> T_4_6.wire_logic_cluster/lc_4/in_3
 (37 8)  (205 104)  (205 104)  LC_4 Logic Functioning bit
 (38 8)  (206 104)  (206 104)  LC_4 Logic Functioning bit
 (39 8)  (207 104)  (207 104)  LC_4 Logic Functioning bit
 (40 8)  (208 104)  (208 104)  LC_4 Logic Functioning bit
 (41 8)  (209 104)  (209 104)  LC_4 Logic Functioning bit
 (42 8)  (210 104)  (210 104)  LC_4 Logic Functioning bit
 (43 8)  (211 104)  (211 104)  LC_4 Logic Functioning bit
 (45 8)  (213 104)  (213 104)  LC_4 Logic Functioning bit
 (50 8)  (218 104)  (218 104)  Cascade bit: LH_LC04_inmux02_5

 (52 8)  (220 104)  (220 104)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (5 9)  (173 105)  (173 105)  routing T_4_6.sp4_h_r_6 <X> T_4_6.sp4_v_b_6
 (15 9)  (183 105)  (183 105)  routing T_4_6.sp4_v_t_29 <X> T_4_6.lc_trk_g2_0
 (16 9)  (184 105)  (184 105)  routing T_4_6.sp4_v_t_29 <X> T_4_6.lc_trk_g2_0
 (17 9)  (185 105)  (185 105)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (190 105)  (190 105)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (29 9)  (197 105)  (197 105)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (198 105)  (198 105)  routing T_4_6.lc_trk_g0_3 <X> T_4_6.wire_logic_cluster/lc_4/in_1
 (31 9)  (199 105)  (199 105)  routing T_4_6.lc_trk_g3_2 <X> T_4_6.wire_logic_cluster/lc_4/in_3
 (37 9)  (205 105)  (205 105)  LC_4 Logic Functioning bit
 (38 9)  (206 105)  (206 105)  LC_4 Logic Functioning bit
 (39 9)  (207 105)  (207 105)  LC_4 Logic Functioning bit
 (40 9)  (208 105)  (208 105)  LC_4 Logic Functioning bit
 (42 9)  (210 105)  (210 105)  LC_4 Logic Functioning bit
 (25 10)  (193 106)  (193 106)  routing T_4_6.wire_logic_cluster/lc_6/out <X> T_4_6.lc_trk_g2_6
 (28 10)  (196 106)  (196 106)  routing T_4_6.lc_trk_g2_2 <X> T_4_6.wire_logic_cluster/lc_5/in_1
 (29 10)  (197 106)  (197 106)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (200 106)  (200 106)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (202 106)  (202 106)  routing T_4_6.lc_trk_g1_3 <X> T_4_6.wire_logic_cluster/lc_5/in_3
 (35 10)  (203 106)  (203 106)  routing T_4_6.lc_trk_g3_6 <X> T_4_6.input_2_5
 (36 10)  (204 106)  (204 106)  LC_5 Logic Functioning bit
 (37 10)  (205 106)  (205 106)  LC_5 Logic Functioning bit
 (38 10)  (206 106)  (206 106)  LC_5 Logic Functioning bit
 (39 10)  (207 106)  (207 106)  LC_5 Logic Functioning bit
 (41 10)  (209 106)  (209 106)  LC_5 Logic Functioning bit
 (42 10)  (210 106)  (210 106)  LC_5 Logic Functioning bit
 (43 10)  (211 106)  (211 106)  LC_5 Logic Functioning bit
 (17 11)  (185 107)  (185 107)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (190 107)  (190 107)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (195 107)  (195 107)  routing T_4_6.lc_trk_g3_0 <X> T_4_6.wire_logic_cluster/lc_5/in_0
 (28 11)  (196 107)  (196 107)  routing T_4_6.lc_trk_g3_0 <X> T_4_6.wire_logic_cluster/lc_5/in_0
 (29 11)  (197 107)  (197 107)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (198 107)  (198 107)  routing T_4_6.lc_trk_g2_2 <X> T_4_6.wire_logic_cluster/lc_5/in_1
 (31 11)  (199 107)  (199 107)  routing T_4_6.lc_trk_g1_3 <X> T_4_6.wire_logic_cluster/lc_5/in_3
 (32 11)  (200 107)  (200 107)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (201 107)  (201 107)  routing T_4_6.lc_trk_g3_6 <X> T_4_6.input_2_5
 (34 11)  (202 107)  (202 107)  routing T_4_6.lc_trk_g3_6 <X> T_4_6.input_2_5
 (35 11)  (203 107)  (203 107)  routing T_4_6.lc_trk_g3_6 <X> T_4_6.input_2_5
 (36 11)  (204 107)  (204 107)  LC_5 Logic Functioning bit
 (37 11)  (205 107)  (205 107)  LC_5 Logic Functioning bit
 (38 11)  (206 107)  (206 107)  LC_5 Logic Functioning bit
 (39 11)  (207 107)  (207 107)  LC_5 Logic Functioning bit
 (42 11)  (210 107)  (210 107)  LC_5 Logic Functioning bit
 (43 11)  (211 107)  (211 107)  LC_5 Logic Functioning bit
 (17 12)  (185 108)  (185 108)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (25 12)  (193 108)  (193 108)  routing T_4_6.rgt_op_2 <X> T_4_6.lc_trk_g3_2
 (26 12)  (194 108)  (194 108)  routing T_4_6.lc_trk_g2_6 <X> T_4_6.wire_logic_cluster/lc_6/in_0
 (29 12)  (197 108)  (197 108)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (200 108)  (200 108)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (201 108)  (201 108)  routing T_4_6.lc_trk_g3_2 <X> T_4_6.wire_logic_cluster/lc_6/in_3
 (34 12)  (202 108)  (202 108)  routing T_4_6.lc_trk_g3_2 <X> T_4_6.wire_logic_cluster/lc_6/in_3
 (37 12)  (205 108)  (205 108)  LC_6 Logic Functioning bit
 (38 12)  (206 108)  (206 108)  LC_6 Logic Functioning bit
 (39 12)  (207 108)  (207 108)  LC_6 Logic Functioning bit
 (40 12)  (208 108)  (208 108)  LC_6 Logic Functioning bit
 (41 12)  (209 108)  (209 108)  LC_6 Logic Functioning bit
 (42 12)  (210 108)  (210 108)  LC_6 Logic Functioning bit
 (43 12)  (211 108)  (211 108)  LC_6 Logic Functioning bit
 (45 12)  (213 108)  (213 108)  LC_6 Logic Functioning bit
 (50 12)  (218 108)  (218 108)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (220 108)  (220 108)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (10 13)  (178 109)  (178 109)  routing T_4_6.sp4_h_r_5 <X> T_4_6.sp4_v_b_10
 (15 13)  (183 109)  (183 109)  routing T_4_6.sp4_v_t_29 <X> T_4_6.lc_trk_g3_0
 (16 13)  (184 109)  (184 109)  routing T_4_6.sp4_v_t_29 <X> T_4_6.lc_trk_g3_0
 (17 13)  (185 109)  (185 109)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (18 13)  (186 109)  (186 109)  routing T_4_6.sp4_r_v_b_41 <X> T_4_6.lc_trk_g3_1
 (22 13)  (190 109)  (190 109)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (192 109)  (192 109)  routing T_4_6.rgt_op_2 <X> T_4_6.lc_trk_g3_2
 (26 13)  (194 109)  (194 109)  routing T_4_6.lc_trk_g2_6 <X> T_4_6.wire_logic_cluster/lc_6/in_0
 (28 13)  (196 109)  (196 109)  routing T_4_6.lc_trk_g2_6 <X> T_4_6.wire_logic_cluster/lc_6/in_0
 (29 13)  (197 109)  (197 109)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (198 109)  (198 109)  routing T_4_6.lc_trk_g0_3 <X> T_4_6.wire_logic_cluster/lc_6/in_1
 (31 13)  (199 109)  (199 109)  routing T_4_6.lc_trk_g3_2 <X> T_4_6.wire_logic_cluster/lc_6/in_3
 (37 13)  (205 109)  (205 109)  LC_6 Logic Functioning bit
 (38 13)  (206 109)  (206 109)  LC_6 Logic Functioning bit
 (39 13)  (207 109)  (207 109)  LC_6 Logic Functioning bit
 (40 13)  (208 109)  (208 109)  LC_6 Logic Functioning bit
 (42 13)  (210 109)  (210 109)  LC_6 Logic Functioning bit
 (0 14)  (168 110)  (168 110)  routing T_4_6.glb_netwk_6 <X> T_4_6.wire_logic_cluster/lc_7/s_r
 (1 14)  (169 110)  (169 110)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (168 111)  (168 111)  routing T_4_6.glb_netwk_6 <X> T_4_6.wire_logic_cluster/lc_7/s_r
 (22 15)  (190 111)  (190 111)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (191 111)  (191 111)  routing T_4_6.sp4_h_r_30 <X> T_4_6.lc_trk_g3_6
 (24 15)  (192 111)  (192 111)  routing T_4_6.sp4_h_r_30 <X> T_4_6.lc_trk_g3_6
 (25 15)  (193 111)  (193 111)  routing T_4_6.sp4_h_r_30 <X> T_4_6.lc_trk_g3_6


LogicTile_5_6

 (0 0)  (222 96)  (222 96)  Negative Clock bit

 (14 0)  (236 96)  (236 96)  routing T_5_6.lft_op_0 <X> T_5_6.lc_trk_g0_0
 (15 0)  (237 96)  (237 96)  routing T_5_6.lft_op_1 <X> T_5_6.lc_trk_g0_1
 (17 0)  (239 96)  (239 96)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (240 96)  (240 96)  routing T_5_6.lft_op_1 <X> T_5_6.lc_trk_g0_1
 (21 0)  (243 96)  (243 96)  routing T_5_6.sp4_h_r_19 <X> T_5_6.lc_trk_g0_3
 (22 0)  (244 96)  (244 96)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (245 96)  (245 96)  routing T_5_6.sp4_h_r_19 <X> T_5_6.lc_trk_g0_3
 (24 0)  (246 96)  (246 96)  routing T_5_6.sp4_h_r_19 <X> T_5_6.lc_trk_g0_3
 (15 1)  (237 97)  (237 97)  routing T_5_6.lft_op_0 <X> T_5_6.lc_trk_g0_0
 (17 1)  (239 97)  (239 97)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (21 1)  (243 97)  (243 97)  routing T_5_6.sp4_h_r_19 <X> T_5_6.lc_trk_g0_3
 (0 2)  (222 98)  (222 98)  routing T_5_6.glb_netwk_3 <X> T_5_6.wire_logic_cluster/lc_7/clk
 (2 2)  (224 98)  (224 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (222 99)  (222 99)  routing T_5_6.glb_netwk_3 <X> T_5_6.wire_logic_cluster/lc_7/clk
 (14 3)  (236 99)  (236 99)  routing T_5_6.sp4_h_r_4 <X> T_5_6.lc_trk_g0_4
 (15 3)  (237 99)  (237 99)  routing T_5_6.sp4_h_r_4 <X> T_5_6.lc_trk_g0_4
 (16 3)  (238 99)  (238 99)  routing T_5_6.sp4_h_r_4 <X> T_5_6.lc_trk_g0_4
 (17 3)  (239 99)  (239 99)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (26 4)  (248 100)  (248 100)  routing T_5_6.lc_trk_g0_4 <X> T_5_6.wire_logic_cluster/lc_2/in_0
 (29 4)  (251 100)  (251 100)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (254 100)  (254 100)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (255 100)  (255 100)  routing T_5_6.lc_trk_g3_0 <X> T_5_6.wire_logic_cluster/lc_2/in_3
 (34 4)  (256 100)  (256 100)  routing T_5_6.lc_trk_g3_0 <X> T_5_6.wire_logic_cluster/lc_2/in_3
 (36 4)  (258 100)  (258 100)  LC_2 Logic Functioning bit
 (38 4)  (260 100)  (260 100)  LC_2 Logic Functioning bit
 (40 4)  (262 100)  (262 100)  LC_2 Logic Functioning bit
 (41 4)  (263 100)  (263 100)  LC_2 Logic Functioning bit
 (43 4)  (265 100)  (265 100)  LC_2 Logic Functioning bit
 (29 5)  (251 101)  (251 101)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (32 5)  (254 101)  (254 101)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (255 101)  (255 101)  routing T_5_6.lc_trk_g2_2 <X> T_5_6.input_2_2
 (35 5)  (257 101)  (257 101)  routing T_5_6.lc_trk_g2_2 <X> T_5_6.input_2_2
 (36 5)  (258 101)  (258 101)  LC_2 Logic Functioning bit
 (37 5)  (259 101)  (259 101)  LC_2 Logic Functioning bit
 (38 5)  (260 101)  (260 101)  LC_2 Logic Functioning bit
 (39 5)  (261 101)  (261 101)  LC_2 Logic Functioning bit
 (40 5)  (262 101)  (262 101)  LC_2 Logic Functioning bit
 (41 5)  (263 101)  (263 101)  LC_2 Logic Functioning bit
 (42 5)  (264 101)  (264 101)  LC_2 Logic Functioning bit
 (43 5)  (265 101)  (265 101)  LC_2 Logic Functioning bit
 (17 6)  (239 102)  (239 102)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (240 102)  (240 102)  routing T_5_6.wire_logic_cluster/lc_5/out <X> T_5_6.lc_trk_g1_5
 (22 6)  (244 102)  (244 102)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (29 6)  (251 102)  (251 102)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (253 102)  (253 102)  routing T_5_6.lc_trk_g1_7 <X> T_5_6.wire_logic_cluster/lc_3/in_3
 (32 6)  (254 102)  (254 102)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (256 102)  (256 102)  routing T_5_6.lc_trk_g1_7 <X> T_5_6.wire_logic_cluster/lc_3/in_3
 (42 6)  (264 102)  (264 102)  LC_3 Logic Functioning bit
 (26 7)  (248 103)  (248 103)  routing T_5_6.lc_trk_g0_3 <X> T_5_6.wire_logic_cluster/lc_3/in_0
 (29 7)  (251 103)  (251 103)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (253 103)  (253 103)  routing T_5_6.lc_trk_g1_7 <X> T_5_6.wire_logic_cluster/lc_3/in_3
 (32 7)  (254 103)  (254 103)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (255 103)  (255 103)  routing T_5_6.lc_trk_g3_0 <X> T_5_6.input_2_3
 (34 7)  (256 103)  (256 103)  routing T_5_6.lc_trk_g3_0 <X> T_5_6.input_2_3
 (22 9)  (244 105)  (244 105)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (246 105)  (246 105)  routing T_5_6.tnl_op_2 <X> T_5_6.lc_trk_g2_2
 (25 9)  (247 105)  (247 105)  routing T_5_6.tnl_op_2 <X> T_5_6.lc_trk_g2_2
 (28 10)  (250 106)  (250 106)  routing T_5_6.lc_trk_g2_6 <X> T_5_6.wire_logic_cluster/lc_5/in_1
 (29 10)  (251 106)  (251 106)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (252 106)  (252 106)  routing T_5_6.lc_trk_g2_6 <X> T_5_6.wire_logic_cluster/lc_5/in_1
 (36 10)  (258 106)  (258 106)  LC_5 Logic Functioning bit
 (37 10)  (259 106)  (259 106)  LC_5 Logic Functioning bit
 (39 10)  (261 106)  (261 106)  LC_5 Logic Functioning bit
 (40 10)  (262 106)  (262 106)  LC_5 Logic Functioning bit
 (42 10)  (264 106)  (264 106)  LC_5 Logic Functioning bit
 (43 10)  (265 106)  (265 106)  LC_5 Logic Functioning bit
 (22 11)  (244 107)  (244 107)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (247 107)  (247 107)  routing T_5_6.sp4_r_v_b_38 <X> T_5_6.lc_trk_g2_6
 (29 11)  (251 107)  (251 107)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (252 107)  (252 107)  routing T_5_6.lc_trk_g2_6 <X> T_5_6.wire_logic_cluster/lc_5/in_1
 (32 11)  (254 107)  (254 107)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (255 107)  (255 107)  routing T_5_6.lc_trk_g3_0 <X> T_5_6.input_2_5
 (34 11)  (256 107)  (256 107)  routing T_5_6.lc_trk_g3_0 <X> T_5_6.input_2_5
 (37 11)  (259 107)  (259 107)  LC_5 Logic Functioning bit
 (39 11)  (261 107)  (261 107)  LC_5 Logic Functioning bit
 (40 11)  (262 107)  (262 107)  LC_5 Logic Functioning bit
 (42 11)  (264 107)  (264 107)  LC_5 Logic Functioning bit
 (14 12)  (236 108)  (236 108)  routing T_5_6.sp4_h_l_21 <X> T_5_6.lc_trk_g3_0
 (31 12)  (253 108)  (253 108)  routing T_5_6.lc_trk_g3_6 <X> T_5_6.wire_logic_cluster/lc_6/in_3
 (32 12)  (254 108)  (254 108)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (255 108)  (255 108)  routing T_5_6.lc_trk_g3_6 <X> T_5_6.wire_logic_cluster/lc_6/in_3
 (34 12)  (256 108)  (256 108)  routing T_5_6.lc_trk_g3_6 <X> T_5_6.wire_logic_cluster/lc_6/in_3
 (40 12)  (262 108)  (262 108)  LC_6 Logic Functioning bit
 (41 12)  (263 108)  (263 108)  LC_6 Logic Functioning bit
 (42 12)  (264 108)  (264 108)  LC_6 Logic Functioning bit
 (43 12)  (265 108)  (265 108)  LC_6 Logic Functioning bit
 (45 12)  (267 108)  (267 108)  LC_6 Logic Functioning bit
 (51 12)  (273 108)  (273 108)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (15 13)  (237 109)  (237 109)  routing T_5_6.sp4_h_l_21 <X> T_5_6.lc_trk_g3_0
 (16 13)  (238 109)  (238 109)  routing T_5_6.sp4_h_l_21 <X> T_5_6.lc_trk_g3_0
 (17 13)  (239 109)  (239 109)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (31 13)  (253 109)  (253 109)  routing T_5_6.lc_trk_g3_6 <X> T_5_6.wire_logic_cluster/lc_6/in_3
 (40 13)  (262 109)  (262 109)  LC_6 Logic Functioning bit
 (41 13)  (263 109)  (263 109)  LC_6 Logic Functioning bit
 (42 13)  (264 109)  (264 109)  LC_6 Logic Functioning bit
 (43 13)  (265 109)  (265 109)  LC_6 Logic Functioning bit
 (1 14)  (223 110)  (223 110)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (21 14)  (243 110)  (243 110)  routing T_5_6.wire_logic_cluster/lc_7/out <X> T_5_6.lc_trk_g3_7
 (22 14)  (244 110)  (244 110)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (247 110)  (247 110)  routing T_5_6.wire_logic_cluster/lc_6/out <X> T_5_6.lc_trk_g3_6
 (26 14)  (248 110)  (248 110)  routing T_5_6.lc_trk_g3_6 <X> T_5_6.wire_logic_cluster/lc_7/in_0
 (31 14)  (253 110)  (253 110)  routing T_5_6.lc_trk_g3_7 <X> T_5_6.wire_logic_cluster/lc_7/in_3
 (32 14)  (254 110)  (254 110)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (255 110)  (255 110)  routing T_5_6.lc_trk_g3_7 <X> T_5_6.wire_logic_cluster/lc_7/in_3
 (34 14)  (256 110)  (256 110)  routing T_5_6.lc_trk_g3_7 <X> T_5_6.wire_logic_cluster/lc_7/in_3
 (36 14)  (258 110)  (258 110)  LC_7 Logic Functioning bit
 (39 14)  (261 110)  (261 110)  LC_7 Logic Functioning bit
 (41 14)  (263 110)  (263 110)  LC_7 Logic Functioning bit
 (42 14)  (264 110)  (264 110)  LC_7 Logic Functioning bit
 (45 14)  (267 110)  (267 110)  LC_7 Logic Functioning bit
 (0 15)  (222 111)  (222 111)  routing T_5_6.lc_trk_g1_5 <X> T_5_6.wire_logic_cluster/lc_7/s_r
 (1 15)  (223 111)  (223 111)  routing T_5_6.lc_trk_g1_5 <X> T_5_6.wire_logic_cluster/lc_7/s_r
 (22 15)  (244 111)  (244 111)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (248 111)  (248 111)  routing T_5_6.lc_trk_g3_6 <X> T_5_6.wire_logic_cluster/lc_7/in_0
 (27 15)  (249 111)  (249 111)  routing T_5_6.lc_trk_g3_6 <X> T_5_6.wire_logic_cluster/lc_7/in_0
 (28 15)  (250 111)  (250 111)  routing T_5_6.lc_trk_g3_6 <X> T_5_6.wire_logic_cluster/lc_7/in_0
 (29 15)  (251 111)  (251 111)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (253 111)  (253 111)  routing T_5_6.lc_trk_g3_7 <X> T_5_6.wire_logic_cluster/lc_7/in_3
 (37 15)  (259 111)  (259 111)  LC_7 Logic Functioning bit
 (38 15)  (260 111)  (260 111)  LC_7 Logic Functioning bit
 (40 15)  (262 111)  (262 111)  LC_7 Logic Functioning bit
 (43 15)  (265 111)  (265 111)  LC_7 Logic Functioning bit


LogicTile_6_6

 (17 0)  (293 96)  (293 96)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (294 96)  (294 96)  routing T_6_6.bnr_op_1 <X> T_6_6.lc_trk_g0_1
 (29 0)  (305 96)  (305 96)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (307 96)  (307 96)  routing T_6_6.lc_trk_g0_7 <X> T_6_6.wire_logic_cluster/lc_0/in_3
 (32 0)  (308 96)  (308 96)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (37 0)  (313 96)  (313 96)  LC_0 Logic Functioning bit
 (39 0)  (315 96)  (315 96)  LC_0 Logic Functioning bit
 (40 0)  (316 96)  (316 96)  LC_0 Logic Functioning bit
 (41 0)  (317 96)  (317 96)  LC_0 Logic Functioning bit
 (42 0)  (318 96)  (318 96)  LC_0 Logic Functioning bit
 (43 0)  (319 96)  (319 96)  LC_0 Logic Functioning bit
 (18 1)  (294 97)  (294 97)  routing T_6_6.bnr_op_1 <X> T_6_6.lc_trk_g0_1
 (31 1)  (307 97)  (307 97)  routing T_6_6.lc_trk_g0_7 <X> T_6_6.wire_logic_cluster/lc_0/in_3
 (37 1)  (313 97)  (313 97)  LC_0 Logic Functioning bit
 (39 1)  (315 97)  (315 97)  LC_0 Logic Functioning bit
 (40 1)  (316 97)  (316 97)  LC_0 Logic Functioning bit
 (41 1)  (317 97)  (317 97)  LC_0 Logic Functioning bit
 (42 1)  (318 97)  (318 97)  LC_0 Logic Functioning bit
 (43 1)  (319 97)  (319 97)  LC_0 Logic Functioning bit
 (21 2)  (297 98)  (297 98)  routing T_6_6.bnr_op_7 <X> T_6_6.lc_trk_g0_7
 (22 2)  (298 98)  (298 98)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (25 2)  (301 98)  (301 98)  routing T_6_6.bnr_op_6 <X> T_6_6.lc_trk_g0_6
 (26 2)  (302 98)  (302 98)  routing T_6_6.lc_trk_g0_7 <X> T_6_6.wire_logic_cluster/lc_1/in_0
 (27 2)  (303 98)  (303 98)  routing T_6_6.lc_trk_g1_5 <X> T_6_6.wire_logic_cluster/lc_1/in_1
 (29 2)  (305 98)  (305 98)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (306 98)  (306 98)  routing T_6_6.lc_trk_g1_5 <X> T_6_6.wire_logic_cluster/lc_1/in_1
 (31 2)  (307 98)  (307 98)  routing T_6_6.lc_trk_g0_6 <X> T_6_6.wire_logic_cluster/lc_1/in_3
 (32 2)  (308 98)  (308 98)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (39 2)  (315 98)  (315 98)  LC_1 Logic Functioning bit
 (21 3)  (297 99)  (297 99)  routing T_6_6.bnr_op_7 <X> T_6_6.lc_trk_g0_7
 (22 3)  (298 99)  (298 99)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (301 99)  (301 99)  routing T_6_6.bnr_op_6 <X> T_6_6.lc_trk_g0_6
 (26 3)  (302 99)  (302 99)  routing T_6_6.lc_trk_g0_7 <X> T_6_6.wire_logic_cluster/lc_1/in_0
 (29 3)  (305 99)  (305 99)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (307 99)  (307 99)  routing T_6_6.lc_trk_g0_6 <X> T_6_6.wire_logic_cluster/lc_1/in_3
 (32 3)  (308 99)  (308 99)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (14 4)  (290 100)  (290 100)  routing T_6_6.wire_logic_cluster/lc_0/out <X> T_6_6.lc_trk_g1_0
 (21 4)  (297 100)  (297 100)  routing T_6_6.lft_op_3 <X> T_6_6.lc_trk_g1_3
 (22 4)  (298 100)  (298 100)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (300 100)  (300 100)  routing T_6_6.lft_op_3 <X> T_6_6.lc_trk_g1_3
 (26 4)  (302 100)  (302 100)  routing T_6_6.lc_trk_g0_6 <X> T_6_6.wire_logic_cluster/lc_2/in_0
 (27 4)  (303 100)  (303 100)  routing T_6_6.lc_trk_g1_0 <X> T_6_6.wire_logic_cluster/lc_2/in_1
 (29 4)  (305 100)  (305 100)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (307 100)  (307 100)  routing T_6_6.lc_trk_g3_6 <X> T_6_6.wire_logic_cluster/lc_2/in_3
 (32 4)  (308 100)  (308 100)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (309 100)  (309 100)  routing T_6_6.lc_trk_g3_6 <X> T_6_6.wire_logic_cluster/lc_2/in_3
 (34 4)  (310 100)  (310 100)  routing T_6_6.lc_trk_g3_6 <X> T_6_6.wire_logic_cluster/lc_2/in_3
 (36 4)  (312 100)  (312 100)  LC_2 Logic Functioning bit
 (37 4)  (313 100)  (313 100)  LC_2 Logic Functioning bit
 (38 4)  (314 100)  (314 100)  LC_2 Logic Functioning bit
 (39 4)  (315 100)  (315 100)  LC_2 Logic Functioning bit
 (41 4)  (317 100)  (317 100)  LC_2 Logic Functioning bit
 (50 4)  (326 100)  (326 100)  Cascade bit: LH_LC02_inmux02_5

 (53 4)  (329 100)  (329 100)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (17 5)  (293 101)  (293 101)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (298 101)  (298 101)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (300 101)  (300 101)  routing T_6_6.bot_op_2 <X> T_6_6.lc_trk_g1_2
 (26 5)  (302 101)  (302 101)  routing T_6_6.lc_trk_g0_6 <X> T_6_6.wire_logic_cluster/lc_2/in_0
 (29 5)  (305 101)  (305 101)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (307 101)  (307 101)  routing T_6_6.lc_trk_g3_6 <X> T_6_6.wire_logic_cluster/lc_2/in_3
 (36 5)  (312 101)  (312 101)  LC_2 Logic Functioning bit
 (37 5)  (313 101)  (313 101)  LC_2 Logic Functioning bit
 (38 5)  (314 101)  (314 101)  LC_2 Logic Functioning bit
 (39 5)  (315 101)  (315 101)  LC_2 Logic Functioning bit
 (40 5)  (316 101)  (316 101)  LC_2 Logic Functioning bit
 (41 5)  (317 101)  (317 101)  LC_2 Logic Functioning bit
 (14 6)  (290 102)  (290 102)  routing T_6_6.wire_logic_cluster/lc_4/out <X> T_6_6.lc_trk_g1_4
 (16 6)  (292 102)  (292 102)  routing T_6_6.sp4_v_b_13 <X> T_6_6.lc_trk_g1_5
 (17 6)  (293 102)  (293 102)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (294 102)  (294 102)  routing T_6_6.sp4_v_b_13 <X> T_6_6.lc_trk_g1_5
 (19 6)  (295 102)  (295 102)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (21 6)  (297 102)  (297 102)  routing T_6_6.sp4_v_b_7 <X> T_6_6.lc_trk_g1_7
 (22 6)  (298 102)  (298 102)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (299 102)  (299 102)  routing T_6_6.sp4_v_b_7 <X> T_6_6.lc_trk_g1_7
 (31 6)  (307 102)  (307 102)  routing T_6_6.lc_trk_g1_7 <X> T_6_6.wire_logic_cluster/lc_3/in_3
 (32 6)  (308 102)  (308 102)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (310 102)  (310 102)  routing T_6_6.lc_trk_g1_7 <X> T_6_6.wire_logic_cluster/lc_3/in_3
 (40 6)  (316 102)  (316 102)  LC_3 Logic Functioning bit
 (41 6)  (317 102)  (317 102)  LC_3 Logic Functioning bit
 (47 6)  (323 102)  (323 102)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (326 102)  (326 102)  Cascade bit: LH_LC03_inmux02_5

 (3 7)  (279 103)  (279 103)  routing T_6_6.sp12_h_l_23 <X> T_6_6.sp12_v_t_23
 (17 7)  (293 103)  (293 103)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (294 103)  (294 103)  routing T_6_6.sp4_v_b_13 <X> T_6_6.lc_trk_g1_5
 (22 7)  (298 103)  (298 103)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (31 7)  (307 103)  (307 103)  routing T_6_6.lc_trk_g1_7 <X> T_6_6.wire_logic_cluster/lc_3/in_3
 (40 7)  (316 103)  (316 103)  LC_3 Logic Functioning bit
 (41 7)  (317 103)  (317 103)  LC_3 Logic Functioning bit
 (26 8)  (302 104)  (302 104)  routing T_6_6.lc_trk_g1_5 <X> T_6_6.wire_logic_cluster/lc_4/in_0
 (29 8)  (305 104)  (305 104)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (308 104)  (308 104)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (310 104)  (310 104)  routing T_6_6.lc_trk_g1_2 <X> T_6_6.wire_logic_cluster/lc_4/in_3
 (35 8)  (311 104)  (311 104)  routing T_6_6.lc_trk_g1_7 <X> T_6_6.input_2_4
 (36 8)  (312 104)  (312 104)  LC_4 Logic Functioning bit
 (27 9)  (303 105)  (303 105)  routing T_6_6.lc_trk_g1_5 <X> T_6_6.wire_logic_cluster/lc_4/in_0
 (29 9)  (305 105)  (305 105)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (307 105)  (307 105)  routing T_6_6.lc_trk_g1_2 <X> T_6_6.wire_logic_cluster/lc_4/in_3
 (32 9)  (308 105)  (308 105)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (310 105)  (310 105)  routing T_6_6.lc_trk_g1_7 <X> T_6_6.input_2_4
 (35 9)  (311 105)  (311 105)  routing T_6_6.lc_trk_g1_7 <X> T_6_6.input_2_4
 (27 10)  (303 106)  (303 106)  routing T_6_6.lc_trk_g1_5 <X> T_6_6.wire_logic_cluster/lc_5/in_1
 (29 10)  (305 106)  (305 106)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (306 106)  (306 106)  routing T_6_6.lc_trk_g1_5 <X> T_6_6.wire_logic_cluster/lc_5/in_1
 (31 10)  (307 106)  (307 106)  routing T_6_6.lc_trk_g0_6 <X> T_6_6.wire_logic_cluster/lc_5/in_3
 (32 10)  (308 106)  (308 106)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (35 10)  (311 106)  (311 106)  routing T_6_6.lc_trk_g3_4 <X> T_6_6.input_2_5
 (36 10)  (312 106)  (312 106)  LC_5 Logic Functioning bit
 (38 10)  (314 106)  (314 106)  LC_5 Logic Functioning bit
 (39 10)  (315 106)  (315 106)  LC_5 Logic Functioning bit
 (40 10)  (316 106)  (316 106)  LC_5 Logic Functioning bit
 (41 10)  (317 106)  (317 106)  LC_5 Logic Functioning bit
 (4 11)  (280 107)  (280 107)  routing T_6_6.sp4_v_b_1 <X> T_6_6.sp4_h_l_43
 (27 11)  (303 107)  (303 107)  routing T_6_6.lc_trk_g1_0 <X> T_6_6.wire_logic_cluster/lc_5/in_0
 (29 11)  (305 107)  (305 107)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (307 107)  (307 107)  routing T_6_6.lc_trk_g0_6 <X> T_6_6.wire_logic_cluster/lc_5/in_3
 (32 11)  (308 107)  (308 107)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (309 107)  (309 107)  routing T_6_6.lc_trk_g3_4 <X> T_6_6.input_2_5
 (34 11)  (310 107)  (310 107)  routing T_6_6.lc_trk_g3_4 <X> T_6_6.input_2_5
 (36 11)  (312 107)  (312 107)  LC_5 Logic Functioning bit
 (38 11)  (314 107)  (314 107)  LC_5 Logic Functioning bit
 (39 11)  (315 107)  (315 107)  LC_5 Logic Functioning bit
 (40 11)  (316 107)  (316 107)  LC_5 Logic Functioning bit
 (41 11)  (317 107)  (317 107)  LC_5 Logic Functioning bit
 (42 11)  (318 107)  (318 107)  LC_5 Logic Functioning bit
 (25 12)  (301 108)  (301 108)  routing T_6_6.wire_logic_cluster/lc_2/out <X> T_6_6.lc_trk_g3_2
 (27 12)  (303 108)  (303 108)  routing T_6_6.lc_trk_g1_4 <X> T_6_6.wire_logic_cluster/lc_6/in_1
 (29 12)  (305 108)  (305 108)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (306 108)  (306 108)  routing T_6_6.lc_trk_g1_4 <X> T_6_6.wire_logic_cluster/lc_6/in_1
 (31 12)  (307 108)  (307 108)  routing T_6_6.lc_trk_g3_6 <X> T_6_6.wire_logic_cluster/lc_6/in_3
 (32 12)  (308 108)  (308 108)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (309 108)  (309 108)  routing T_6_6.lc_trk_g3_6 <X> T_6_6.wire_logic_cluster/lc_6/in_3
 (34 12)  (310 108)  (310 108)  routing T_6_6.lc_trk_g3_6 <X> T_6_6.wire_logic_cluster/lc_6/in_3
 (36 12)  (312 108)  (312 108)  LC_6 Logic Functioning bit
 (37 12)  (313 108)  (313 108)  LC_6 Logic Functioning bit
 (38 12)  (314 108)  (314 108)  LC_6 Logic Functioning bit
 (39 12)  (315 108)  (315 108)  LC_6 Logic Functioning bit
 (41 12)  (317 108)  (317 108)  LC_6 Logic Functioning bit
 (42 12)  (318 108)  (318 108)  LC_6 Logic Functioning bit
 (43 12)  (319 108)  (319 108)  LC_6 Logic Functioning bit
 (48 12)  (324 108)  (324 108)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (50 12)  (326 108)  (326 108)  Cascade bit: LH_LC06_inmux02_5

 (3 13)  (279 109)  (279 109)  routing T_6_6.sp12_h_l_22 <X> T_6_6.sp12_h_r_1
 (22 13)  (298 109)  (298 109)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (31 13)  (307 109)  (307 109)  routing T_6_6.lc_trk_g3_6 <X> T_6_6.wire_logic_cluster/lc_6/in_3
 (36 13)  (312 109)  (312 109)  LC_6 Logic Functioning bit
 (37 13)  (313 109)  (313 109)  LC_6 Logic Functioning bit
 (38 13)  (314 109)  (314 109)  LC_6 Logic Functioning bit
 (39 13)  (315 109)  (315 109)  LC_6 Logic Functioning bit
 (41 13)  (317 109)  (317 109)  LC_6 Logic Functioning bit
 (42 13)  (318 109)  (318 109)  LC_6 Logic Functioning bit
 (43 13)  (319 109)  (319 109)  LC_6 Logic Functioning bit
 (14 14)  (290 110)  (290 110)  routing T_6_6.rgt_op_4 <X> T_6_6.lc_trk_g3_4
 (21 14)  (297 110)  (297 110)  routing T_6_6.bnl_op_7 <X> T_6_6.lc_trk_g3_7
 (22 14)  (298 110)  (298 110)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (25 14)  (301 110)  (301 110)  routing T_6_6.bnl_op_6 <X> T_6_6.lc_trk_g3_6
 (26 14)  (302 110)  (302 110)  routing T_6_6.lc_trk_g1_6 <X> T_6_6.wire_logic_cluster/lc_7/in_0
 (27 14)  (303 110)  (303 110)  routing T_6_6.lc_trk_g3_7 <X> T_6_6.wire_logic_cluster/lc_7/in_1
 (28 14)  (304 110)  (304 110)  routing T_6_6.lc_trk_g3_7 <X> T_6_6.wire_logic_cluster/lc_7/in_1
 (29 14)  (305 110)  (305 110)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (306 110)  (306 110)  routing T_6_6.lc_trk_g3_7 <X> T_6_6.wire_logic_cluster/lc_7/in_1
 (32 14)  (308 110)  (308 110)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (310 110)  (310 110)  routing T_6_6.lc_trk_g1_3 <X> T_6_6.wire_logic_cluster/lc_7/in_3
 (40 14)  (316 110)  (316 110)  LC_7 Logic Functioning bit
 (42 14)  (318 110)  (318 110)  LC_7 Logic Functioning bit
 (43 14)  (319 110)  (319 110)  LC_7 Logic Functioning bit
 (48 14)  (324 110)  (324 110)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (15 15)  (291 111)  (291 111)  routing T_6_6.rgt_op_4 <X> T_6_6.lc_trk_g3_4
 (17 15)  (293 111)  (293 111)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (21 15)  (297 111)  (297 111)  routing T_6_6.bnl_op_7 <X> T_6_6.lc_trk_g3_7
 (22 15)  (298 111)  (298 111)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (301 111)  (301 111)  routing T_6_6.bnl_op_6 <X> T_6_6.lc_trk_g3_6
 (26 15)  (302 111)  (302 111)  routing T_6_6.lc_trk_g1_6 <X> T_6_6.wire_logic_cluster/lc_7/in_0
 (27 15)  (303 111)  (303 111)  routing T_6_6.lc_trk_g1_6 <X> T_6_6.wire_logic_cluster/lc_7/in_0
 (29 15)  (305 111)  (305 111)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (306 111)  (306 111)  routing T_6_6.lc_trk_g3_7 <X> T_6_6.wire_logic_cluster/lc_7/in_1
 (31 15)  (307 111)  (307 111)  routing T_6_6.lc_trk_g1_3 <X> T_6_6.wire_logic_cluster/lc_7/in_3
 (32 15)  (308 111)  (308 111)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (309 111)  (309 111)  routing T_6_6.lc_trk_g3_2 <X> T_6_6.input_2_7
 (34 15)  (310 111)  (310 111)  routing T_6_6.lc_trk_g3_2 <X> T_6_6.input_2_7
 (35 15)  (311 111)  (311 111)  routing T_6_6.lc_trk_g3_2 <X> T_6_6.input_2_7
 (42 15)  (318 111)  (318 111)  LC_7 Logic Functioning bit


LogicTile_7_6

 (0 0)  (334 96)  (334 96)  Negative Clock bit

 (14 0)  (348 96)  (348 96)  routing T_7_6.lft_op_0 <X> T_7_6.lc_trk_g0_0
 (15 1)  (349 97)  (349 97)  routing T_7_6.lft_op_0 <X> T_7_6.lc_trk_g0_0
 (17 1)  (351 97)  (351 97)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (0 2)  (334 98)  (334 98)  routing T_7_6.glb_netwk_3 <X> T_7_6.wire_logic_cluster/lc_7/clk
 (2 2)  (336 98)  (336 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (348 98)  (348 98)  routing T_7_6.wire_logic_cluster/lc_4/out <X> T_7_6.lc_trk_g0_4
 (0 3)  (334 99)  (334 99)  routing T_7_6.glb_netwk_3 <X> T_7_6.wire_logic_cluster/lc_7/clk
 (17 3)  (351 99)  (351 99)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (4 6)  (338 102)  (338 102)  routing T_7_6.sp4_v_b_3 <X> T_7_6.sp4_v_t_38
 (22 7)  (356 103)  (356 103)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (358 103)  (358 103)  routing T_7_6.bot_op_6 <X> T_7_6.lc_trk_g1_6
 (26 8)  (360 104)  (360 104)  routing T_7_6.lc_trk_g0_4 <X> T_7_6.wire_logic_cluster/lc_4/in_0
 (31 8)  (365 104)  (365 104)  routing T_7_6.lc_trk_g3_6 <X> T_7_6.wire_logic_cluster/lc_4/in_3
 (32 8)  (366 104)  (366 104)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (367 104)  (367 104)  routing T_7_6.lc_trk_g3_6 <X> T_7_6.wire_logic_cluster/lc_4/in_3
 (34 8)  (368 104)  (368 104)  routing T_7_6.lc_trk_g3_6 <X> T_7_6.wire_logic_cluster/lc_4/in_3
 (36 8)  (370 104)  (370 104)  LC_4 Logic Functioning bit
 (37 8)  (371 104)  (371 104)  LC_4 Logic Functioning bit
 (38 8)  (372 104)  (372 104)  LC_4 Logic Functioning bit
 (39 8)  (373 104)  (373 104)  LC_4 Logic Functioning bit
 (41 8)  (375 104)  (375 104)  LC_4 Logic Functioning bit
 (43 8)  (377 104)  (377 104)  LC_4 Logic Functioning bit
 (45 8)  (379 104)  (379 104)  LC_4 Logic Functioning bit
 (8 9)  (342 105)  (342 105)  routing T_7_6.sp4_h_l_42 <X> T_7_6.sp4_v_b_7
 (9 9)  (343 105)  (343 105)  routing T_7_6.sp4_h_l_42 <X> T_7_6.sp4_v_b_7
 (22 9)  (356 105)  (356 105)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (358 105)  (358 105)  routing T_7_6.tnl_op_2 <X> T_7_6.lc_trk_g2_2
 (25 9)  (359 105)  (359 105)  routing T_7_6.tnl_op_2 <X> T_7_6.lc_trk_g2_2
 (29 9)  (363 105)  (363 105)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (365 105)  (365 105)  routing T_7_6.lc_trk_g3_6 <X> T_7_6.wire_logic_cluster/lc_4/in_3
 (36 9)  (370 105)  (370 105)  LC_4 Logic Functioning bit
 (37 9)  (371 105)  (371 105)  LC_4 Logic Functioning bit
 (38 9)  (372 105)  (372 105)  LC_4 Logic Functioning bit
 (39 9)  (373 105)  (373 105)  LC_4 Logic Functioning bit
 (40 9)  (374 105)  (374 105)  LC_4 Logic Functioning bit
 (42 9)  (376 105)  (376 105)  LC_4 Logic Functioning bit
 (47 9)  (381 105)  (381 105)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (48 9)  (382 105)  (382 105)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (51 9)  (385 105)  (385 105)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (15 10)  (349 106)  (349 106)  routing T_7_6.sp4_h_l_24 <X> T_7_6.lc_trk_g2_5
 (16 10)  (350 106)  (350 106)  routing T_7_6.sp4_h_l_24 <X> T_7_6.lc_trk_g2_5
 (17 10)  (351 106)  (351 106)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (352 106)  (352 106)  routing T_7_6.sp4_h_l_24 <X> T_7_6.lc_trk_g2_5
 (13 11)  (347 107)  (347 107)  routing T_7_6.sp4_v_b_3 <X> T_7_6.sp4_h_l_45
 (27 12)  (361 108)  (361 108)  routing T_7_6.lc_trk_g1_6 <X> T_7_6.wire_logic_cluster/lc_6/in_1
 (29 12)  (363 108)  (363 108)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (364 108)  (364 108)  routing T_7_6.lc_trk_g1_6 <X> T_7_6.wire_logic_cluster/lc_6/in_1
 (31 12)  (365 108)  (365 108)  routing T_7_6.lc_trk_g2_5 <X> T_7_6.wire_logic_cluster/lc_6/in_3
 (32 12)  (366 108)  (366 108)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (367 108)  (367 108)  routing T_7_6.lc_trk_g2_5 <X> T_7_6.wire_logic_cluster/lc_6/in_3
 (35 12)  (369 108)  (369 108)  routing T_7_6.lc_trk_g0_4 <X> T_7_6.input_2_6
 (46 12)  (380 108)  (380 108)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (29 13)  (363 109)  (363 109)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (364 109)  (364 109)  routing T_7_6.lc_trk_g1_6 <X> T_7_6.wire_logic_cluster/lc_6/in_1
 (32 13)  (366 109)  (366 109)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (41 13)  (375 109)  (375 109)  LC_6 Logic Functioning bit
 (0 14)  (334 110)  (334 110)  routing T_7_6.glb_netwk_6 <X> T_7_6.wire_logic_cluster/lc_7/s_r
 (1 14)  (335 110)  (335 110)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (348 110)  (348 110)  routing T_7_6.sp4_v_b_36 <X> T_7_6.lc_trk_g3_4
 (25 14)  (359 110)  (359 110)  routing T_7_6.wire_logic_cluster/lc_6/out <X> T_7_6.lc_trk_g3_6
 (26 14)  (360 110)  (360 110)  routing T_7_6.lc_trk_g3_4 <X> T_7_6.wire_logic_cluster/lc_7/in_0
 (29 14)  (363 110)  (363 110)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (364 110)  (364 110)  routing T_7_6.lc_trk_g0_4 <X> T_7_6.wire_logic_cluster/lc_7/in_1
 (32 14)  (366 110)  (366 110)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (367 110)  (367 110)  routing T_7_6.lc_trk_g2_2 <X> T_7_6.wire_logic_cluster/lc_7/in_3
 (36 14)  (370 110)  (370 110)  LC_7 Logic Functioning bit
 (37 14)  (371 110)  (371 110)  LC_7 Logic Functioning bit
 (38 14)  (372 110)  (372 110)  LC_7 Logic Functioning bit
 (39 14)  (373 110)  (373 110)  LC_7 Logic Functioning bit
 (40 14)  (374 110)  (374 110)  LC_7 Logic Functioning bit
 (42 14)  (376 110)  (376 110)  LC_7 Logic Functioning bit
 (43 14)  (377 110)  (377 110)  LC_7 Logic Functioning bit
 (50 14)  (384 110)  (384 110)  Cascade bit: LH_LC07_inmux02_5

 (0 15)  (334 111)  (334 111)  routing T_7_6.glb_netwk_6 <X> T_7_6.wire_logic_cluster/lc_7/s_r
 (14 15)  (348 111)  (348 111)  routing T_7_6.sp4_v_b_36 <X> T_7_6.lc_trk_g3_4
 (16 15)  (350 111)  (350 111)  routing T_7_6.sp4_v_b_36 <X> T_7_6.lc_trk_g3_4
 (17 15)  (351 111)  (351 111)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (22 15)  (356 111)  (356 111)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (361 111)  (361 111)  routing T_7_6.lc_trk_g3_4 <X> T_7_6.wire_logic_cluster/lc_7/in_0
 (28 15)  (362 111)  (362 111)  routing T_7_6.lc_trk_g3_4 <X> T_7_6.wire_logic_cluster/lc_7/in_0
 (29 15)  (363 111)  (363 111)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (365 111)  (365 111)  routing T_7_6.lc_trk_g2_2 <X> T_7_6.wire_logic_cluster/lc_7/in_3
 (36 15)  (370 111)  (370 111)  LC_7 Logic Functioning bit
 (37 15)  (371 111)  (371 111)  LC_7 Logic Functioning bit
 (38 15)  (372 111)  (372 111)  LC_7 Logic Functioning bit
 (41 15)  (375 111)  (375 111)  LC_7 Logic Functioning bit
 (42 15)  (376 111)  (376 111)  LC_7 Logic Functioning bit
 (43 15)  (377 111)  (377 111)  LC_7 Logic Functioning bit


LogicTile_8_6

 (5 10)  (393 106)  (393 106)  routing T_8_6.sp4_v_b_6 <X> T_8_6.sp4_h_l_43


LogicTile_9_6

 (8 8)  (450 104)  (450 104)  routing T_9_6.sp4_v_b_7 <X> T_9_6.sp4_h_r_7
 (9 8)  (451 104)  (451 104)  routing T_9_6.sp4_v_b_7 <X> T_9_6.sp4_h_r_7


LogicTile_11_6

 (22 1)  (560 97)  (560 97)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (561 97)  (561 97)  routing T_11_6.sp12_h_r_10 <X> T_11_6.lc_trk_g0_2
 (37 12)  (575 108)  (575 108)  LC_6 Logic Functioning bit
 (39 12)  (577 108)  (577 108)  LC_6 Logic Functioning bit
 (40 12)  (578 108)  (578 108)  LC_6 Logic Functioning bit
 (42 12)  (580 108)  (580 108)  LC_6 Logic Functioning bit
 (26 13)  (564 109)  (564 109)  routing T_11_6.lc_trk_g0_2 <X> T_11_6.wire_logic_cluster/lc_6/in_0
 (29 13)  (567 109)  (567 109)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (36 13)  (574 109)  (574 109)  LC_6 Logic Functioning bit
 (38 13)  (576 109)  (576 109)  LC_6 Logic Functioning bit
 (41 13)  (579 109)  (579 109)  LC_6 Logic Functioning bit
 (43 13)  (581 109)  (581 109)  LC_6 Logic Functioning bit
 (46 13)  (584 109)  (584 109)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1


IO_Tile_13_6

 (16 0)  (662 96)  (662 96)  IOB_0 IO Functioning bit
 (3 1)  (649 97)  (649 97)  IO control bit: IORIGHT_REN_1

 (4 2)  (650 98)  (650 98)  routing T_13_6.span4_horz_42 <X> T_13_6.lc_trk_g0_2
 (4 3)  (650 99)  (650 99)  routing T_13_6.span4_horz_42 <X> T_13_6.lc_trk_g0_2
 (5 3)  (651 99)  (651 99)  routing T_13_6.span4_horz_42 <X> T_13_6.lc_trk_g0_2
 (6 3)  (652 99)  (652 99)  routing T_13_6.span4_horz_42 <X> T_13_6.lc_trk_g0_2
 (7 3)  (653 99)  (653 99)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_42 lc_trk_g0_2
 (17 3)  (663 99)  (663 99)  IOB_0 IO Functioning bit
 (16 4)  (662 100)  (662 100)  IOB_0 IO Functioning bit
 (12 5)  (658 101)  (658 101)  routing T_13_6.lc_trk_g0_2 <X> T_13_6.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (659 101)  (659 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (649 102)  (649 102)  IO control bit: IORIGHT_IE_1

 (5 6)  (651 102)  (651 102)  routing T_13_6.span4_vert_b_7 <X> T_13_6.lc_trk_g0_7
 (7 6)  (653 102)  (653 102)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (654 103)  (654 103)  routing T_13_6.span4_vert_b_7 <X> T_13_6.lc_trk_g0_7
 (5 8)  (651 104)  (651 104)  routing T_13_6.span4_horz_25 <X> T_13_6.lc_trk_g1_1
 (6 8)  (652 104)  (652 104)  routing T_13_6.span4_horz_25 <X> T_13_6.lc_trk_g1_1
 (7 8)  (653 104)  (653 104)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_25 lc_trk_g1_1
 (3 9)  (649 105)  (649 105)  IO control bit: IORIGHT_IE_0

 (8 9)  (654 105)  (654 105)  routing T_13_6.span4_horz_25 <X> T_13_6.lc_trk_g1_1
 (11 10)  (657 106)  (657 106)  routing T_13_6.lc_trk_g1_1 <X> T_13_6.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (659 106)  (659 106)  routing T_13_6.lc_trk_g0_7 <X> T_13_6.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (662 106)  (662 106)  IOB_1 IO Functioning bit
 (11 11)  (657 107)  (657 107)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (658 107)  (658 107)  routing T_13_6.lc_trk_g0_7 <X> T_13_6.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (659 107)  (659 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (663 109)  (663 109)  IOB_1 IO Functioning bit
 (17 14)  (663 110)  (663 110)  IOB_1 IO Functioning bit


IO_Tile_0_5

 (3 1)  (14 81)  (14 81)  IO control bit: BIOLEFT_REN_1

 (2 6)  (15 86)  (15 86)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 86)  (14 86)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 89)  (14 89)  IO control bit: BIOLEFT_IE_0



LogicTile_1_5

 (14 0)  (32 80)  (32 80)  routing T_1_5.bnr_op_0 <X> T_1_5.lc_trk_g0_0
 (14 1)  (32 81)  (32 81)  routing T_1_5.bnr_op_0 <X> T_1_5.lc_trk_g0_0
 (17 1)  (35 81)  (35 81)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (0 2)  (18 82)  (18 82)  routing T_1_5.glb_netwk_3 <X> T_1_5.wire_logic_cluster/lc_7/clk
 (2 2)  (20 82)  (20 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (17 2)  (35 82)  (35 82)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (36 82)  (36 82)  routing T_1_5.bnr_op_5 <X> T_1_5.lc_trk_g0_5
 (21 2)  (39 82)  (39 82)  routing T_1_5.bnr_op_7 <X> T_1_5.lc_trk_g0_7
 (22 2)  (40 82)  (40 82)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (29 2)  (47 82)  (47 82)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (48 82)  (48 82)  routing T_1_5.lc_trk_g0_6 <X> T_1_5.wire_logic_cluster/lc_1/in_1
 (32 2)  (50 82)  (50 82)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (51 82)  (51 82)  routing T_1_5.lc_trk_g3_1 <X> T_1_5.wire_logic_cluster/lc_1/in_3
 (34 2)  (52 82)  (52 82)  routing T_1_5.lc_trk_g3_1 <X> T_1_5.wire_logic_cluster/lc_1/in_3
 (36 2)  (54 82)  (54 82)  LC_1 Logic Functioning bit
 (37 2)  (55 82)  (55 82)  LC_1 Logic Functioning bit
 (38 2)  (56 82)  (56 82)  LC_1 Logic Functioning bit
 (39 2)  (57 82)  (57 82)  LC_1 Logic Functioning bit
 (41 2)  (59 82)  (59 82)  LC_1 Logic Functioning bit
 (43 2)  (61 82)  (61 82)  LC_1 Logic Functioning bit
 (53 2)  (71 82)  (71 82)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (18 83)  (18 83)  routing T_1_5.glb_netwk_3 <X> T_1_5.wire_logic_cluster/lc_7/clk
 (18 3)  (36 83)  (36 83)  routing T_1_5.bnr_op_5 <X> T_1_5.lc_trk_g0_5
 (21 3)  (39 83)  (39 83)  routing T_1_5.bnr_op_7 <X> T_1_5.lc_trk_g0_7
 (22 3)  (40 83)  (40 83)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (30 3)  (48 83)  (48 83)  routing T_1_5.lc_trk_g0_6 <X> T_1_5.wire_logic_cluster/lc_1/in_1
 (36 3)  (54 83)  (54 83)  LC_1 Logic Functioning bit
 (37 3)  (55 83)  (55 83)  LC_1 Logic Functioning bit
 (38 3)  (56 83)  (56 83)  LC_1 Logic Functioning bit
 (39 3)  (57 83)  (57 83)  LC_1 Logic Functioning bit
 (41 3)  (59 83)  (59 83)  LC_1 Logic Functioning bit
 (43 3)  (61 83)  (61 83)  LC_1 Logic Functioning bit
 (21 4)  (39 84)  (39 84)  routing T_1_5.wire_logic_cluster/lc_3/out <X> T_1_5.lc_trk_g1_3
 (22 4)  (40 84)  (40 84)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (47 84)  (47 84)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (48 84)  (48 84)  routing T_1_5.lc_trk_g0_7 <X> T_1_5.wire_logic_cluster/lc_2/in_1
 (31 4)  (49 84)  (49 84)  routing T_1_5.lc_trk_g2_5 <X> T_1_5.wire_logic_cluster/lc_2/in_3
 (32 4)  (50 84)  (50 84)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (51 84)  (51 84)  routing T_1_5.lc_trk_g2_5 <X> T_1_5.wire_logic_cluster/lc_2/in_3
 (35 4)  (53 84)  (53 84)  routing T_1_5.lc_trk_g1_7 <X> T_1_5.input_2_2
 (45 4)  (63 84)  (63 84)  LC_2 Logic Functioning bit
 (26 5)  (44 85)  (44 85)  routing T_1_5.lc_trk_g2_2 <X> T_1_5.wire_logic_cluster/lc_2/in_0
 (28 5)  (46 85)  (46 85)  routing T_1_5.lc_trk_g2_2 <X> T_1_5.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 85)  (47 85)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (48 85)  (48 85)  routing T_1_5.lc_trk_g0_7 <X> T_1_5.wire_logic_cluster/lc_2/in_1
 (32 5)  (50 85)  (50 85)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (52 85)  (52 85)  routing T_1_5.lc_trk_g1_7 <X> T_1_5.input_2_2
 (35 5)  (53 85)  (53 85)  routing T_1_5.lc_trk_g1_7 <X> T_1_5.input_2_2
 (36 5)  (54 85)  (54 85)  LC_2 Logic Functioning bit
 (37 5)  (55 85)  (55 85)  LC_2 Logic Functioning bit
 (22 6)  (40 86)  (40 86)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (26 6)  (44 86)  (44 86)  routing T_1_5.lc_trk_g3_6 <X> T_1_5.wire_logic_cluster/lc_3/in_0
 (27 6)  (45 86)  (45 86)  routing T_1_5.lc_trk_g1_7 <X> T_1_5.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 86)  (47 86)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (48 86)  (48 86)  routing T_1_5.lc_trk_g1_7 <X> T_1_5.wire_logic_cluster/lc_3/in_1
 (32 6)  (50 86)  (50 86)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (52 86)  (52 86)  routing T_1_5.lc_trk_g1_3 <X> T_1_5.wire_logic_cluster/lc_3/in_3
 (35 6)  (53 86)  (53 86)  routing T_1_5.lc_trk_g3_4 <X> T_1_5.input_2_3
 (38 6)  (56 86)  (56 86)  LC_3 Logic Functioning bit
 (43 6)  (61 86)  (61 86)  LC_3 Logic Functioning bit
 (45 6)  (63 86)  (63 86)  LC_3 Logic Functioning bit
 (46 6)  (64 86)  (64 86)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (2 7)  (20 87)  (20 87)  Column buffer control bit: LH_colbuf_cntl_3

 (26 7)  (44 87)  (44 87)  routing T_1_5.lc_trk_g3_6 <X> T_1_5.wire_logic_cluster/lc_3/in_0
 (27 7)  (45 87)  (45 87)  routing T_1_5.lc_trk_g3_6 <X> T_1_5.wire_logic_cluster/lc_3/in_0
 (28 7)  (46 87)  (46 87)  routing T_1_5.lc_trk_g3_6 <X> T_1_5.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 87)  (47 87)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (48 87)  (48 87)  routing T_1_5.lc_trk_g1_7 <X> T_1_5.wire_logic_cluster/lc_3/in_1
 (31 7)  (49 87)  (49 87)  routing T_1_5.lc_trk_g1_3 <X> T_1_5.wire_logic_cluster/lc_3/in_3
 (32 7)  (50 87)  (50 87)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (51 87)  (51 87)  routing T_1_5.lc_trk_g3_4 <X> T_1_5.input_2_3
 (34 7)  (52 87)  (52 87)  routing T_1_5.lc_trk_g3_4 <X> T_1_5.input_2_3
 (36 7)  (54 87)  (54 87)  LC_3 Logic Functioning bit
 (38 7)  (56 87)  (56 87)  LC_3 Logic Functioning bit
 (14 8)  (32 88)  (32 88)  routing T_1_5.rgt_op_0 <X> T_1_5.lc_trk_g2_0
 (15 8)  (33 88)  (33 88)  routing T_1_5.tnr_op_1 <X> T_1_5.lc_trk_g2_1
 (17 8)  (35 88)  (35 88)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (25 8)  (43 88)  (43 88)  routing T_1_5.wire_logic_cluster/lc_2/out <X> T_1_5.lc_trk_g2_2
 (27 8)  (45 88)  (45 88)  routing T_1_5.lc_trk_g3_2 <X> T_1_5.wire_logic_cluster/lc_4/in_1
 (28 8)  (46 88)  (46 88)  routing T_1_5.lc_trk_g3_2 <X> T_1_5.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 88)  (47 88)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (49 88)  (49 88)  routing T_1_5.lc_trk_g0_7 <X> T_1_5.wire_logic_cluster/lc_4/in_3
 (32 8)  (50 88)  (50 88)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (54 88)  (54 88)  LC_4 Logic Functioning bit
 (38 8)  (56 88)  (56 88)  LC_4 Logic Functioning bit
 (15 9)  (33 89)  (33 89)  routing T_1_5.rgt_op_0 <X> T_1_5.lc_trk_g2_0
 (17 9)  (35 89)  (35 89)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (40 89)  (40 89)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (30 9)  (48 89)  (48 89)  routing T_1_5.lc_trk_g3_2 <X> T_1_5.wire_logic_cluster/lc_4/in_1
 (31 9)  (49 89)  (49 89)  routing T_1_5.lc_trk_g0_7 <X> T_1_5.wire_logic_cluster/lc_4/in_3
 (36 9)  (54 89)  (54 89)  LC_4 Logic Functioning bit
 (38 9)  (56 89)  (56 89)  LC_4 Logic Functioning bit
 (0 10)  (18 90)  (18 90)  routing T_1_5.glb_netwk_6 <X> T_1_5.glb2local_2
 (1 10)  (19 90)  (19 90)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_6 glb2local_2
 (17 10)  (35 90)  (35 90)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (36 90)  (36 90)  routing T_1_5.wire_logic_cluster/lc_5/out <X> T_1_5.lc_trk_g2_5
 (29 10)  (47 90)  (47 90)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (50 90)  (50 90)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (51 90)  (51 90)  routing T_1_5.lc_trk_g2_0 <X> T_1_5.wire_logic_cluster/lc_5/in_3
 (35 10)  (53 90)  (53 90)  routing T_1_5.lc_trk_g0_5 <X> T_1_5.input_2_5
 (40 10)  (58 90)  (58 90)  LC_5 Logic Functioning bit
 (42 10)  (60 90)  (60 90)  LC_5 Logic Functioning bit
 (1 11)  (19 91)  (19 91)  routing T_1_5.glb_netwk_6 <X> T_1_5.glb2local_2
 (28 11)  (46 91)  (46 91)  routing T_1_5.lc_trk_g2_1 <X> T_1_5.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 91)  (47 91)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (32 11)  (50 91)  (50 91)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (40 11)  (58 91)  (58 91)  LC_5 Logic Functioning bit
 (15 12)  (33 92)  (33 92)  routing T_1_5.rgt_op_1 <X> T_1_5.lc_trk_g3_1
 (17 12)  (35 92)  (35 92)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (36 92)  (36 92)  routing T_1_5.rgt_op_1 <X> T_1_5.lc_trk_g3_1
 (25 12)  (43 92)  (43 92)  routing T_1_5.wire_logic_cluster/lc_2/out <X> T_1_5.lc_trk_g3_2
 (26 12)  (44 92)  (44 92)  routing T_1_5.lc_trk_g1_7 <X> T_1_5.wire_logic_cluster/lc_6/in_0
 (27 12)  (45 92)  (45 92)  routing T_1_5.lc_trk_g3_4 <X> T_1_5.wire_logic_cluster/lc_6/in_1
 (28 12)  (46 92)  (46 92)  routing T_1_5.lc_trk_g3_4 <X> T_1_5.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 92)  (47 92)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (48 92)  (48 92)  routing T_1_5.lc_trk_g3_4 <X> T_1_5.wire_logic_cluster/lc_6/in_1
 (31 12)  (49 92)  (49 92)  routing T_1_5.lc_trk_g3_6 <X> T_1_5.wire_logic_cluster/lc_6/in_3
 (32 12)  (50 92)  (50 92)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (51 92)  (51 92)  routing T_1_5.lc_trk_g3_6 <X> T_1_5.wire_logic_cluster/lc_6/in_3
 (34 12)  (52 92)  (52 92)  routing T_1_5.lc_trk_g3_6 <X> T_1_5.wire_logic_cluster/lc_6/in_3
 (43 12)  (61 92)  (61 92)  LC_6 Logic Functioning bit
 (45 12)  (63 92)  (63 92)  LC_6 Logic Functioning bit
 (50 12)  (68 92)  (68 92)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (69 92)  (69 92)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (2 13)  (20 93)  (20 93)  Column buffer control bit: LH_colbuf_cntl_6

 (22 13)  (40 93)  (40 93)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (44 93)  (44 93)  routing T_1_5.lc_trk_g1_7 <X> T_1_5.wire_logic_cluster/lc_6/in_0
 (27 13)  (45 93)  (45 93)  routing T_1_5.lc_trk_g1_7 <X> T_1_5.wire_logic_cluster/lc_6/in_0
 (29 13)  (47 93)  (47 93)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (49 93)  (49 93)  routing T_1_5.lc_trk_g3_6 <X> T_1_5.wire_logic_cluster/lc_6/in_3
 (37 13)  (55 93)  (55 93)  LC_6 Logic Functioning bit
 (14 14)  (32 94)  (32 94)  routing T_1_5.wire_logic_cluster/lc_4/out <X> T_1_5.lc_trk_g3_4
 (25 14)  (43 94)  (43 94)  routing T_1_5.wire_logic_cluster/lc_6/out <X> T_1_5.lc_trk_g3_6
 (17 15)  (35 95)  (35 95)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (40 95)  (40 95)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_2_5

 (0 0)  (72 80)  (72 80)  Negative Clock bit

 (21 0)  (93 80)  (93 80)  routing T_2_5.wire_logic_cluster/lc_3/out <X> T_2_5.lc_trk_g0_3
 (22 0)  (94 80)  (94 80)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (97 80)  (97 80)  routing T_2_5.lft_op_2 <X> T_2_5.lc_trk_g0_2
 (29 0)  (101 80)  (101 80)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (102 80)  (102 80)  routing T_2_5.lc_trk_g0_7 <X> T_2_5.wire_logic_cluster/lc_0/in_1
 (32 0)  (104 80)  (104 80)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (15 1)  (87 81)  (87 81)  routing T_2_5.bot_op_0 <X> T_2_5.lc_trk_g0_0
 (17 1)  (89 81)  (89 81)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (94 81)  (94 81)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (96 81)  (96 81)  routing T_2_5.lft_op_2 <X> T_2_5.lc_trk_g0_2
 (26 1)  (98 81)  (98 81)  routing T_2_5.lc_trk_g0_2 <X> T_2_5.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 81)  (101 81)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (102 81)  (102 81)  routing T_2_5.lc_trk_g0_7 <X> T_2_5.wire_logic_cluster/lc_0/in_1
 (31 1)  (103 81)  (103 81)  routing T_2_5.lc_trk_g0_3 <X> T_2_5.wire_logic_cluster/lc_0/in_3
 (32 1)  (104 81)  (104 81)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (105 81)  (105 81)  routing T_2_5.lc_trk_g3_3 <X> T_2_5.input_2_0
 (34 1)  (106 81)  (106 81)  routing T_2_5.lc_trk_g3_3 <X> T_2_5.input_2_0
 (35 1)  (107 81)  (107 81)  routing T_2_5.lc_trk_g3_3 <X> T_2_5.input_2_0
 (40 1)  (112 81)  (112 81)  LC_0 Logic Functioning bit
 (0 2)  (72 82)  (72 82)  routing T_2_5.glb_netwk_3 <X> T_2_5.wire_logic_cluster/lc_7/clk
 (2 2)  (74 82)  (74 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (87 82)  (87 82)  routing T_2_5.bot_op_5 <X> T_2_5.lc_trk_g0_5
 (17 2)  (89 82)  (89 82)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (22 2)  (94 82)  (94 82)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (96 82)  (96 82)  routing T_2_5.bot_op_7 <X> T_2_5.lc_trk_g0_7
 (25 2)  (97 82)  (97 82)  routing T_2_5.sp4_h_r_14 <X> T_2_5.lc_trk_g0_6
 (26 2)  (98 82)  (98 82)  routing T_2_5.lc_trk_g0_5 <X> T_2_5.wire_logic_cluster/lc_1/in_0
 (29 2)  (101 82)  (101 82)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (104 82)  (104 82)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (106 82)  (106 82)  routing T_2_5.lc_trk_g1_1 <X> T_2_5.wire_logic_cluster/lc_1/in_3
 (36 2)  (108 82)  (108 82)  LC_1 Logic Functioning bit
 (37 2)  (109 82)  (109 82)  LC_1 Logic Functioning bit
 (38 2)  (110 82)  (110 82)  LC_1 Logic Functioning bit
 (41 2)  (113 82)  (113 82)  LC_1 Logic Functioning bit
 (42 2)  (114 82)  (114 82)  LC_1 Logic Functioning bit
 (43 2)  (115 82)  (115 82)  LC_1 Logic Functioning bit
 (50 2)  (122 82)  (122 82)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (72 83)  (72 83)  routing T_2_5.glb_netwk_3 <X> T_2_5.wire_logic_cluster/lc_7/clk
 (22 3)  (94 83)  (94 83)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (95 83)  (95 83)  routing T_2_5.sp4_h_r_14 <X> T_2_5.lc_trk_g0_6
 (24 3)  (96 83)  (96 83)  routing T_2_5.sp4_h_r_14 <X> T_2_5.lc_trk_g0_6
 (29 3)  (101 83)  (101 83)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (36 3)  (108 83)  (108 83)  LC_1 Logic Functioning bit
 (37 3)  (109 83)  (109 83)  LC_1 Logic Functioning bit
 (38 3)  (110 83)  (110 83)  LC_1 Logic Functioning bit
 (39 3)  (111 83)  (111 83)  LC_1 Logic Functioning bit
 (41 3)  (113 83)  (113 83)  LC_1 Logic Functioning bit
 (42 3)  (114 83)  (114 83)  LC_1 Logic Functioning bit
 (43 3)  (115 83)  (115 83)  LC_1 Logic Functioning bit
 (15 4)  (87 84)  (87 84)  routing T_2_5.top_op_1 <X> T_2_5.lc_trk_g1_1
 (17 4)  (89 84)  (89 84)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (21 4)  (93 84)  (93 84)  routing T_2_5.sp12_h_r_3 <X> T_2_5.lc_trk_g1_3
 (22 4)  (94 84)  (94 84)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (96 84)  (96 84)  routing T_2_5.sp12_h_r_3 <X> T_2_5.lc_trk_g1_3
 (16 5)  (88 85)  (88 85)  routing T_2_5.sp12_h_r_8 <X> T_2_5.lc_trk_g1_0
 (17 5)  (89 85)  (89 85)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (18 5)  (90 85)  (90 85)  routing T_2_5.top_op_1 <X> T_2_5.lc_trk_g1_1
 (21 5)  (93 85)  (93 85)  routing T_2_5.sp12_h_r_3 <X> T_2_5.lc_trk_g1_3
 (29 6)  (101 86)  (101 86)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (102 86)  (102 86)  routing T_2_5.lc_trk_g0_6 <X> T_2_5.wire_logic_cluster/lc_3/in_1
 (32 6)  (104 86)  (104 86)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (106 86)  (106 86)  routing T_2_5.lc_trk_g1_3 <X> T_2_5.wire_logic_cluster/lc_3/in_3
 (36 6)  (108 86)  (108 86)  LC_3 Logic Functioning bit
 (38 6)  (110 86)  (110 86)  LC_3 Logic Functioning bit
 (43 6)  (115 86)  (115 86)  LC_3 Logic Functioning bit
 (45 6)  (117 86)  (117 86)  LC_3 Logic Functioning bit
 (2 7)  (74 87)  (74 87)  Column buffer control bit: LH_colbuf_cntl_3

 (26 7)  (98 87)  (98 87)  routing T_2_5.lc_trk_g0_3 <X> T_2_5.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 87)  (101 87)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (102 87)  (102 87)  routing T_2_5.lc_trk_g0_6 <X> T_2_5.wire_logic_cluster/lc_3/in_1
 (31 7)  (103 87)  (103 87)  routing T_2_5.lc_trk_g1_3 <X> T_2_5.wire_logic_cluster/lc_3/in_3
 (32 7)  (104 87)  (104 87)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (106 87)  (106 87)  routing T_2_5.lc_trk_g1_0 <X> T_2_5.input_2_3
 (37 7)  (109 87)  (109 87)  LC_3 Logic Functioning bit
 (39 7)  (111 87)  (111 87)  LC_3 Logic Functioning bit
 (40 7)  (112 87)  (112 87)  LC_3 Logic Functioning bit
 (42 7)  (114 87)  (114 87)  LC_3 Logic Functioning bit
 (43 7)  (115 87)  (115 87)  LC_3 Logic Functioning bit
 (8 9)  (80 89)  (80 89)  routing T_2_5.sp4_v_t_41 <X> T_2_5.sp4_v_b_7
 (10 9)  (82 89)  (82 89)  routing T_2_5.sp4_v_t_41 <X> T_2_5.sp4_v_b_7
 (21 12)  (93 92)  (93 92)  routing T_2_5.sp4_h_r_35 <X> T_2_5.lc_trk_g3_3
 (22 12)  (94 92)  (94 92)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (95 92)  (95 92)  routing T_2_5.sp4_h_r_35 <X> T_2_5.lc_trk_g3_3
 (24 12)  (96 92)  (96 92)  routing T_2_5.sp4_h_r_35 <X> T_2_5.lc_trk_g3_3
 (2 13)  (74 93)  (74 93)  Column buffer control bit: LH_colbuf_cntl_6

 (0 14)  (72 94)  (72 94)  routing T_2_5.glb_netwk_6 <X> T_2_5.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 94)  (73 94)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (72 95)  (72 95)  routing T_2_5.glb_netwk_6 <X> T_2_5.wire_logic_cluster/lc_7/s_r


RAM_Tile_3_5

 (7 1)  (133 81)  (133 81)  Ram config bit: MEMB_Power_Up_Control



LogicTile_4_5

 (0 0)  (168 80)  (168 80)  Negative Clock bit

 (15 0)  (183 80)  (183 80)  routing T_4_5.sp4_h_r_9 <X> T_4_5.lc_trk_g0_1
 (16 0)  (184 80)  (184 80)  routing T_4_5.sp4_h_r_9 <X> T_4_5.lc_trk_g0_1
 (17 0)  (185 80)  (185 80)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (186 80)  (186 80)  routing T_4_5.sp4_h_r_9 <X> T_4_5.lc_trk_g0_1
 (27 0)  (195 80)  (195 80)  routing T_4_5.lc_trk_g1_2 <X> T_4_5.wire_logic_cluster/lc_0/in_1
 (29 0)  (197 80)  (197 80)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (199 80)  (199 80)  routing T_4_5.lc_trk_g3_6 <X> T_4_5.wire_logic_cluster/lc_0/in_3
 (32 0)  (200 80)  (200 80)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (201 80)  (201 80)  routing T_4_5.lc_trk_g3_6 <X> T_4_5.wire_logic_cluster/lc_0/in_3
 (34 0)  (202 80)  (202 80)  routing T_4_5.lc_trk_g3_6 <X> T_4_5.wire_logic_cluster/lc_0/in_3
 (36 0)  (204 80)  (204 80)  LC_0 Logic Functioning bit
 (37 0)  (205 80)  (205 80)  LC_0 Logic Functioning bit
 (38 0)  (206 80)  (206 80)  LC_0 Logic Functioning bit
 (39 0)  (207 80)  (207 80)  LC_0 Logic Functioning bit
 (40 0)  (208 80)  (208 80)  LC_0 Logic Functioning bit
 (41 0)  (209 80)  (209 80)  LC_0 Logic Functioning bit
 (42 0)  (210 80)  (210 80)  LC_0 Logic Functioning bit
 (43 0)  (211 80)  (211 80)  LC_0 Logic Functioning bit
 (14 1)  (182 81)  (182 81)  routing T_4_5.top_op_0 <X> T_4_5.lc_trk_g0_0
 (15 1)  (183 81)  (183 81)  routing T_4_5.top_op_0 <X> T_4_5.lc_trk_g0_0
 (17 1)  (185 81)  (185 81)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (26 1)  (194 81)  (194 81)  routing T_4_5.lc_trk_g3_3 <X> T_4_5.wire_logic_cluster/lc_0/in_0
 (27 1)  (195 81)  (195 81)  routing T_4_5.lc_trk_g3_3 <X> T_4_5.wire_logic_cluster/lc_0/in_0
 (28 1)  (196 81)  (196 81)  routing T_4_5.lc_trk_g3_3 <X> T_4_5.wire_logic_cluster/lc_0/in_0
 (29 1)  (197 81)  (197 81)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (198 81)  (198 81)  routing T_4_5.lc_trk_g1_2 <X> T_4_5.wire_logic_cluster/lc_0/in_1
 (31 1)  (199 81)  (199 81)  routing T_4_5.lc_trk_g3_6 <X> T_4_5.wire_logic_cluster/lc_0/in_3
 (36 1)  (204 81)  (204 81)  LC_0 Logic Functioning bit
 (37 1)  (205 81)  (205 81)  LC_0 Logic Functioning bit
 (38 1)  (206 81)  (206 81)  LC_0 Logic Functioning bit
 (39 1)  (207 81)  (207 81)  LC_0 Logic Functioning bit
 (41 1)  (209 81)  (209 81)  LC_0 Logic Functioning bit
 (43 1)  (211 81)  (211 81)  LC_0 Logic Functioning bit
 (0 2)  (168 82)  (168 82)  routing T_4_5.glb_netwk_3 <X> T_4_5.wire_logic_cluster/lc_7/clk
 (2 2)  (170 82)  (170 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (29 2)  (197 82)  (197 82)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (199 82)  (199 82)  routing T_4_5.lc_trk_g1_7 <X> T_4_5.wire_logic_cluster/lc_1/in_3
 (32 2)  (200 82)  (200 82)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (202 82)  (202 82)  routing T_4_5.lc_trk_g1_7 <X> T_4_5.wire_logic_cluster/lc_1/in_3
 (41 2)  (209 82)  (209 82)  LC_1 Logic Functioning bit
 (42 2)  (210 82)  (210 82)  LC_1 Logic Functioning bit
 (43 2)  (211 82)  (211 82)  LC_1 Logic Functioning bit
 (0 3)  (168 83)  (168 83)  routing T_4_5.glb_netwk_3 <X> T_4_5.wire_logic_cluster/lc_7/clk
 (22 3)  (190 83)  (190 83)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (191 83)  (191 83)  routing T_4_5.sp4_h_r_6 <X> T_4_5.lc_trk_g0_6
 (24 3)  (192 83)  (192 83)  routing T_4_5.sp4_h_r_6 <X> T_4_5.lc_trk_g0_6
 (25 3)  (193 83)  (193 83)  routing T_4_5.sp4_h_r_6 <X> T_4_5.lc_trk_g0_6
 (29 3)  (197 83)  (197 83)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (199 83)  (199 83)  routing T_4_5.lc_trk_g1_7 <X> T_4_5.wire_logic_cluster/lc_1/in_3
 (32 3)  (200 83)  (200 83)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (201 83)  (201 83)  routing T_4_5.lc_trk_g2_3 <X> T_4_5.input_2_1
 (35 3)  (203 83)  (203 83)  routing T_4_5.lc_trk_g2_3 <X> T_4_5.input_2_1
 (37 3)  (205 83)  (205 83)  LC_1 Logic Functioning bit
 (40 3)  (208 83)  (208 83)  LC_1 Logic Functioning bit
 (41 3)  (209 83)  (209 83)  LC_1 Logic Functioning bit
 (42 3)  (210 83)  (210 83)  LC_1 Logic Functioning bit
 (43 3)  (211 83)  (211 83)  LC_1 Logic Functioning bit
 (3 4)  (171 84)  (171 84)  routing T_4_5.sp12_v_b_0 <X> T_4_5.sp12_h_r_0
 (15 4)  (183 84)  (183 84)  routing T_4_5.top_op_1 <X> T_4_5.lc_trk_g1_1
 (17 4)  (185 84)  (185 84)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (21 4)  (189 84)  (189 84)  routing T_4_5.sp4_h_r_11 <X> T_4_5.lc_trk_g1_3
 (22 4)  (190 84)  (190 84)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (191 84)  (191 84)  routing T_4_5.sp4_h_r_11 <X> T_4_5.lc_trk_g1_3
 (24 4)  (192 84)  (192 84)  routing T_4_5.sp4_h_r_11 <X> T_4_5.lc_trk_g1_3
 (25 4)  (193 84)  (193 84)  routing T_4_5.bnr_op_2 <X> T_4_5.lc_trk_g1_2
 (28 4)  (196 84)  (196 84)  routing T_4_5.lc_trk_g2_7 <X> T_4_5.wire_logic_cluster/lc_2/in_1
 (29 4)  (197 84)  (197 84)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (198 84)  (198 84)  routing T_4_5.lc_trk_g2_7 <X> T_4_5.wire_logic_cluster/lc_2/in_1
 (31 4)  (199 84)  (199 84)  routing T_4_5.lc_trk_g1_4 <X> T_4_5.wire_logic_cluster/lc_2/in_3
 (32 4)  (200 84)  (200 84)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (202 84)  (202 84)  routing T_4_5.lc_trk_g1_4 <X> T_4_5.wire_logic_cluster/lc_2/in_3
 (36 4)  (204 84)  (204 84)  LC_2 Logic Functioning bit
 (38 4)  (206 84)  (206 84)  LC_2 Logic Functioning bit
 (43 4)  (211 84)  (211 84)  LC_2 Logic Functioning bit
 (45 4)  (213 84)  (213 84)  LC_2 Logic Functioning bit
 (50 4)  (218 84)  (218 84)  Cascade bit: LH_LC02_inmux02_5

 (3 5)  (171 85)  (171 85)  routing T_4_5.sp12_v_b_0 <X> T_4_5.sp12_h_r_0
 (18 5)  (186 85)  (186 85)  routing T_4_5.top_op_1 <X> T_4_5.lc_trk_g1_1
 (22 5)  (190 85)  (190 85)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (193 85)  (193 85)  routing T_4_5.bnr_op_2 <X> T_4_5.lc_trk_g1_2
 (26 5)  (194 85)  (194 85)  routing T_4_5.lc_trk_g2_2 <X> T_4_5.wire_logic_cluster/lc_2/in_0
 (28 5)  (196 85)  (196 85)  routing T_4_5.lc_trk_g2_2 <X> T_4_5.wire_logic_cluster/lc_2/in_0
 (29 5)  (197 85)  (197 85)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (198 85)  (198 85)  routing T_4_5.lc_trk_g2_7 <X> T_4_5.wire_logic_cluster/lc_2/in_1
 (36 5)  (204 85)  (204 85)  LC_2 Logic Functioning bit
 (37 5)  (205 85)  (205 85)  LC_2 Logic Functioning bit
 (38 5)  (206 85)  (206 85)  LC_2 Logic Functioning bit
 (39 5)  (207 85)  (207 85)  LC_2 Logic Functioning bit
 (40 5)  (208 85)  (208 85)  LC_2 Logic Functioning bit
 (42 5)  (210 85)  (210 85)  LC_2 Logic Functioning bit
 (43 5)  (211 85)  (211 85)  LC_2 Logic Functioning bit
 (47 5)  (215 85)  (215 85)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (51 5)  (219 85)  (219 85)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (11 6)  (179 86)  (179 86)  routing T_4_5.sp4_h_r_11 <X> T_4_5.sp4_v_t_40
 (13 6)  (181 86)  (181 86)  routing T_4_5.sp4_h_r_11 <X> T_4_5.sp4_v_t_40
 (22 6)  (190 86)  (190 86)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (191 86)  (191 86)  routing T_4_5.sp4_v_b_23 <X> T_4_5.lc_trk_g1_7
 (24 6)  (192 86)  (192 86)  routing T_4_5.sp4_v_b_23 <X> T_4_5.lc_trk_g1_7
 (27 6)  (195 86)  (195 86)  routing T_4_5.lc_trk_g1_3 <X> T_4_5.wire_logic_cluster/lc_3/in_1
 (29 6)  (197 86)  (197 86)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (200 86)  (200 86)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (202 86)  (202 86)  routing T_4_5.lc_trk_g1_1 <X> T_4_5.wire_logic_cluster/lc_3/in_3
 (37 6)  (205 86)  (205 86)  LC_3 Logic Functioning bit
 (39 6)  (207 86)  (207 86)  LC_3 Logic Functioning bit
 (46 6)  (214 86)  (214 86)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (2 7)  (170 87)  (170 87)  Column buffer control bit: LH_colbuf_cntl_3

 (12 7)  (180 87)  (180 87)  routing T_4_5.sp4_h_r_11 <X> T_4_5.sp4_v_t_40
 (14 7)  (182 87)  (182 87)  routing T_4_5.sp4_h_r_4 <X> T_4_5.lc_trk_g1_4
 (15 7)  (183 87)  (183 87)  routing T_4_5.sp4_h_r_4 <X> T_4_5.lc_trk_g1_4
 (16 7)  (184 87)  (184 87)  routing T_4_5.sp4_h_r_4 <X> T_4_5.lc_trk_g1_4
 (17 7)  (185 87)  (185 87)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (30 7)  (198 87)  (198 87)  routing T_4_5.lc_trk_g1_3 <X> T_4_5.wire_logic_cluster/lc_3/in_1
 (37 7)  (205 87)  (205 87)  LC_3 Logic Functioning bit
 (39 7)  (207 87)  (207 87)  LC_3 Logic Functioning bit
 (47 7)  (215 87)  (215 87)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (14 8)  (182 88)  (182 88)  routing T_4_5.wire_logic_cluster/lc_0/out <X> T_4_5.lc_trk_g2_0
 (22 8)  (190 88)  (190 88)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (191 88)  (191 88)  routing T_4_5.sp4_h_r_27 <X> T_4_5.lc_trk_g2_3
 (24 8)  (192 88)  (192 88)  routing T_4_5.sp4_h_r_27 <X> T_4_5.lc_trk_g2_3
 (25 8)  (193 88)  (193 88)  routing T_4_5.wire_logic_cluster/lc_2/out <X> T_4_5.lc_trk_g2_2
 (26 8)  (194 88)  (194 88)  routing T_4_5.lc_trk_g0_6 <X> T_4_5.wire_logic_cluster/lc_4/in_0
 (27 8)  (195 88)  (195 88)  routing T_4_5.lc_trk_g3_0 <X> T_4_5.wire_logic_cluster/lc_4/in_1
 (28 8)  (196 88)  (196 88)  routing T_4_5.lc_trk_g3_0 <X> T_4_5.wire_logic_cluster/lc_4/in_1
 (29 8)  (197 88)  (197 88)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (199 88)  (199 88)  routing T_4_5.lc_trk_g2_5 <X> T_4_5.wire_logic_cluster/lc_4/in_3
 (32 8)  (200 88)  (200 88)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (201 88)  (201 88)  routing T_4_5.lc_trk_g2_5 <X> T_4_5.wire_logic_cluster/lc_4/in_3
 (36 8)  (204 88)  (204 88)  LC_4 Logic Functioning bit
 (37 8)  (205 88)  (205 88)  LC_4 Logic Functioning bit
 (38 8)  (206 88)  (206 88)  LC_4 Logic Functioning bit
 (39 8)  (207 88)  (207 88)  LC_4 Logic Functioning bit
 (40 8)  (208 88)  (208 88)  LC_4 Logic Functioning bit
 (41 8)  (209 88)  (209 88)  LC_4 Logic Functioning bit
 (42 8)  (210 88)  (210 88)  LC_4 Logic Functioning bit
 (43 8)  (211 88)  (211 88)  LC_4 Logic Functioning bit
 (46 8)  (214 88)  (214 88)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (218 88)  (218 88)  Cascade bit: LH_LC04_inmux02_5

 (17 9)  (185 89)  (185 89)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (21 9)  (189 89)  (189 89)  routing T_4_5.sp4_h_r_27 <X> T_4_5.lc_trk_g2_3
 (22 9)  (190 89)  (190 89)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (194 89)  (194 89)  routing T_4_5.lc_trk_g0_6 <X> T_4_5.wire_logic_cluster/lc_4/in_0
 (29 9)  (197 89)  (197 89)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (36 9)  (204 89)  (204 89)  LC_4 Logic Functioning bit
 (37 9)  (205 89)  (205 89)  LC_4 Logic Functioning bit
 (38 9)  (206 89)  (206 89)  LC_4 Logic Functioning bit
 (39 9)  (207 89)  (207 89)  LC_4 Logic Functioning bit
 (40 9)  (208 89)  (208 89)  LC_4 Logic Functioning bit
 (41 9)  (209 89)  (209 89)  LC_4 Logic Functioning bit
 (43 9)  (211 89)  (211 89)  LC_4 Logic Functioning bit
 (52 9)  (220 89)  (220 89)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (15 10)  (183 90)  (183 90)  routing T_4_5.rgt_op_5 <X> T_4_5.lc_trk_g2_5
 (17 10)  (185 90)  (185 90)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (186 90)  (186 90)  routing T_4_5.rgt_op_5 <X> T_4_5.lc_trk_g2_5
 (21 10)  (189 90)  (189 90)  routing T_4_5.wire_logic_cluster/lc_7/out <X> T_4_5.lc_trk_g2_7
 (22 10)  (190 90)  (190 90)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (195 90)  (195 90)  routing T_4_5.lc_trk_g3_3 <X> T_4_5.wire_logic_cluster/lc_5/in_1
 (28 10)  (196 90)  (196 90)  routing T_4_5.lc_trk_g3_3 <X> T_4_5.wire_logic_cluster/lc_5/in_1
 (29 10)  (197 90)  (197 90)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (200 90)  (200 90)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (202 90)  (202 90)  routing T_4_5.lc_trk_g1_3 <X> T_4_5.wire_logic_cluster/lc_5/in_3
 (40 10)  (208 90)  (208 90)  LC_5 Logic Functioning bit
 (41 10)  (209 90)  (209 90)  LC_5 Logic Functioning bit
 (42 10)  (210 90)  (210 90)  LC_5 Logic Functioning bit
 (43 10)  (211 90)  (211 90)  LC_5 Logic Functioning bit
 (29 11)  (197 91)  (197 91)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (198 91)  (198 91)  routing T_4_5.lc_trk_g3_3 <X> T_4_5.wire_logic_cluster/lc_5/in_1
 (31 11)  (199 91)  (199 91)  routing T_4_5.lc_trk_g1_3 <X> T_4_5.wire_logic_cluster/lc_5/in_3
 (36 11)  (204 91)  (204 91)  LC_5 Logic Functioning bit
 (38 11)  (206 91)  (206 91)  LC_5 Logic Functioning bit
 (40 11)  (208 91)  (208 91)  LC_5 Logic Functioning bit
 (41 11)  (209 91)  (209 91)  LC_5 Logic Functioning bit
 (42 11)  (210 91)  (210 91)  LC_5 Logic Functioning bit
 (43 11)  (211 91)  (211 91)  LC_5 Logic Functioning bit
 (22 12)  (190 92)  (190 92)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (191 92)  (191 92)  routing T_4_5.sp4_h_r_27 <X> T_4_5.lc_trk_g3_3
 (24 12)  (192 92)  (192 92)  routing T_4_5.sp4_h_r_27 <X> T_4_5.lc_trk_g3_3
 (26 12)  (194 92)  (194 92)  routing T_4_5.lc_trk_g0_6 <X> T_4_5.wire_logic_cluster/lc_6/in_0
 (31 12)  (199 92)  (199 92)  routing T_4_5.lc_trk_g3_6 <X> T_4_5.wire_logic_cluster/lc_6/in_3
 (32 12)  (200 92)  (200 92)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (201 92)  (201 92)  routing T_4_5.lc_trk_g3_6 <X> T_4_5.wire_logic_cluster/lc_6/in_3
 (34 12)  (202 92)  (202 92)  routing T_4_5.lc_trk_g3_6 <X> T_4_5.wire_logic_cluster/lc_6/in_3
 (37 12)  (205 92)  (205 92)  LC_6 Logic Functioning bit
 (39 12)  (207 92)  (207 92)  LC_6 Logic Functioning bit
 (40 12)  (208 92)  (208 92)  LC_6 Logic Functioning bit
 (42 12)  (210 92)  (210 92)  LC_6 Logic Functioning bit
 (43 12)  (211 92)  (211 92)  LC_6 Logic Functioning bit
 (50 12)  (218 92)  (218 92)  Cascade bit: LH_LC06_inmux02_5

 (2 13)  (170 93)  (170 93)  Column buffer control bit: LH_colbuf_cntl_6

 (14 13)  (182 93)  (182 93)  routing T_4_5.sp12_v_b_16 <X> T_4_5.lc_trk_g3_0
 (16 13)  (184 93)  (184 93)  routing T_4_5.sp12_v_b_16 <X> T_4_5.lc_trk_g3_0
 (17 13)  (185 93)  (185 93)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (21 13)  (189 93)  (189 93)  routing T_4_5.sp4_h_r_27 <X> T_4_5.lc_trk_g3_3
 (26 13)  (194 93)  (194 93)  routing T_4_5.lc_trk_g0_6 <X> T_4_5.wire_logic_cluster/lc_6/in_0
 (29 13)  (197 93)  (197 93)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (199 93)  (199 93)  routing T_4_5.lc_trk_g3_6 <X> T_4_5.wire_logic_cluster/lc_6/in_3
 (36 13)  (204 93)  (204 93)  LC_6 Logic Functioning bit
 (38 13)  (206 93)  (206 93)  LC_6 Logic Functioning bit
 (41 13)  (209 93)  (209 93)  LC_6 Logic Functioning bit
 (42 13)  (210 93)  (210 93)  LC_6 Logic Functioning bit
 (43 13)  (211 93)  (211 93)  LC_6 Logic Functioning bit
 (25 14)  (193 94)  (193 94)  routing T_4_5.rgt_op_6 <X> T_4_5.lc_trk_g3_6
 (27 14)  (195 94)  (195 94)  routing T_4_5.lc_trk_g1_7 <X> T_4_5.wire_logic_cluster/lc_7/in_1
 (29 14)  (197 94)  (197 94)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (198 94)  (198 94)  routing T_4_5.lc_trk_g1_7 <X> T_4_5.wire_logic_cluster/lc_7/in_1
 (32 14)  (200 94)  (200 94)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (201 94)  (201 94)  routing T_4_5.lc_trk_g2_0 <X> T_4_5.wire_logic_cluster/lc_7/in_3
 (36 14)  (204 94)  (204 94)  LC_7 Logic Functioning bit
 (37 14)  (205 94)  (205 94)  LC_7 Logic Functioning bit
 (39 14)  (207 94)  (207 94)  LC_7 Logic Functioning bit
 (42 14)  (210 94)  (210 94)  LC_7 Logic Functioning bit
 (43 14)  (211 94)  (211 94)  LC_7 Logic Functioning bit
 (50 14)  (218 94)  (218 94)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (190 95)  (190 95)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (192 95)  (192 95)  routing T_4_5.rgt_op_6 <X> T_4_5.lc_trk_g3_6
 (30 15)  (198 95)  (198 95)  routing T_4_5.lc_trk_g1_7 <X> T_4_5.wire_logic_cluster/lc_7/in_1
 (36 15)  (204 95)  (204 95)  LC_7 Logic Functioning bit
 (37 15)  (205 95)  (205 95)  LC_7 Logic Functioning bit
 (39 15)  (207 95)  (207 95)  LC_7 Logic Functioning bit
 (42 15)  (210 95)  (210 95)  LC_7 Logic Functioning bit
 (43 15)  (211 95)  (211 95)  LC_7 Logic Functioning bit
 (51 15)  (219 95)  (219 95)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_5_5

 (17 0)  (239 80)  (239 80)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (21 0)  (243 80)  (243 80)  routing T_5_5.sp12_h_r_3 <X> T_5_5.lc_trk_g0_3
 (22 0)  (244 80)  (244 80)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (246 80)  (246 80)  routing T_5_5.sp12_h_r_3 <X> T_5_5.lc_trk_g0_3
 (26 0)  (248 80)  (248 80)  routing T_5_5.lc_trk_g2_6 <X> T_5_5.wire_logic_cluster/lc_0/in_0
 (28 0)  (250 80)  (250 80)  routing T_5_5.lc_trk_g2_3 <X> T_5_5.wire_logic_cluster/lc_0/in_1
 (29 0)  (251 80)  (251 80)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (253 80)  (253 80)  routing T_5_5.lc_trk_g2_5 <X> T_5_5.wire_logic_cluster/lc_0/in_3
 (32 0)  (254 80)  (254 80)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (255 80)  (255 80)  routing T_5_5.lc_trk_g2_5 <X> T_5_5.wire_logic_cluster/lc_0/in_3
 (40 0)  (262 80)  (262 80)  LC_0 Logic Functioning bit
 (41 0)  (263 80)  (263 80)  LC_0 Logic Functioning bit
 (42 0)  (264 80)  (264 80)  LC_0 Logic Functioning bit
 (43 0)  (265 80)  (265 80)  LC_0 Logic Functioning bit
 (47 0)  (269 80)  (269 80)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (53 0)  (275 80)  (275 80)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (14 1)  (236 81)  (236 81)  routing T_5_5.sp4_r_v_b_35 <X> T_5_5.lc_trk_g0_0
 (17 1)  (239 81)  (239 81)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (21 1)  (243 81)  (243 81)  routing T_5_5.sp12_h_r_3 <X> T_5_5.lc_trk_g0_3
 (22 1)  (244 81)  (244 81)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (246 81)  (246 81)  routing T_5_5.bot_op_2 <X> T_5_5.lc_trk_g0_2
 (26 1)  (248 81)  (248 81)  routing T_5_5.lc_trk_g2_6 <X> T_5_5.wire_logic_cluster/lc_0/in_0
 (28 1)  (250 81)  (250 81)  routing T_5_5.lc_trk_g2_6 <X> T_5_5.wire_logic_cluster/lc_0/in_0
 (29 1)  (251 81)  (251 81)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (252 81)  (252 81)  routing T_5_5.lc_trk_g2_3 <X> T_5_5.wire_logic_cluster/lc_0/in_1
 (37 1)  (259 81)  (259 81)  LC_0 Logic Functioning bit
 (39 1)  (261 81)  (261 81)  LC_0 Logic Functioning bit
 (40 1)  (262 81)  (262 81)  LC_0 Logic Functioning bit
 (41 1)  (263 81)  (263 81)  LC_0 Logic Functioning bit
 (42 1)  (264 81)  (264 81)  LC_0 Logic Functioning bit
 (43 1)  (265 81)  (265 81)  LC_0 Logic Functioning bit
 (0 2)  (222 82)  (222 82)  routing T_5_5.glb_netwk_3 <X> T_5_5.wire_logic_cluster/lc_7/clk
 (2 2)  (224 82)  (224 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (22 2)  (244 82)  (244 82)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (246 82)  (246 82)  routing T_5_5.bot_op_7 <X> T_5_5.lc_trk_g0_7
 (26 2)  (248 82)  (248 82)  routing T_5_5.lc_trk_g2_5 <X> T_5_5.wire_logic_cluster/lc_1/in_0
 (28 2)  (250 82)  (250 82)  routing T_5_5.lc_trk_g2_6 <X> T_5_5.wire_logic_cluster/lc_1/in_1
 (29 2)  (251 82)  (251 82)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (252 82)  (252 82)  routing T_5_5.lc_trk_g2_6 <X> T_5_5.wire_logic_cluster/lc_1/in_1
 (32 2)  (254 82)  (254 82)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (255 82)  (255 82)  routing T_5_5.lc_trk_g2_2 <X> T_5_5.wire_logic_cluster/lc_1/in_3
 (37 2)  (259 82)  (259 82)  LC_1 Logic Functioning bit
 (38 2)  (260 82)  (260 82)  LC_1 Logic Functioning bit
 (39 2)  (261 82)  (261 82)  LC_1 Logic Functioning bit
 (0 3)  (222 83)  (222 83)  routing T_5_5.glb_netwk_3 <X> T_5_5.wire_logic_cluster/lc_7/clk
 (8 3)  (230 83)  (230 83)  routing T_5_5.sp4_h_l_36 <X> T_5_5.sp4_v_t_36
 (15 3)  (237 83)  (237 83)  routing T_5_5.sp4_v_t_9 <X> T_5_5.lc_trk_g0_4
 (16 3)  (238 83)  (238 83)  routing T_5_5.sp4_v_t_9 <X> T_5_5.lc_trk_g0_4
 (17 3)  (239 83)  (239 83)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (22 3)  (244 83)  (244 83)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (246 83)  (246 83)  routing T_5_5.bot_op_6 <X> T_5_5.lc_trk_g0_6
 (28 3)  (250 83)  (250 83)  routing T_5_5.lc_trk_g2_5 <X> T_5_5.wire_logic_cluster/lc_1/in_0
 (29 3)  (251 83)  (251 83)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (252 83)  (252 83)  routing T_5_5.lc_trk_g2_6 <X> T_5_5.wire_logic_cluster/lc_1/in_1
 (31 3)  (253 83)  (253 83)  routing T_5_5.lc_trk_g2_2 <X> T_5_5.wire_logic_cluster/lc_1/in_3
 (32 3)  (254 83)  (254 83)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (255 83)  (255 83)  routing T_5_5.lc_trk_g2_3 <X> T_5_5.input_2_1
 (35 3)  (257 83)  (257 83)  routing T_5_5.lc_trk_g2_3 <X> T_5_5.input_2_1
 (36 3)  (258 83)  (258 83)  LC_1 Logic Functioning bit
 (38 3)  (260 83)  (260 83)  LC_1 Logic Functioning bit
 (5 4)  (227 84)  (227 84)  routing T_5_5.sp4_v_b_9 <X> T_5_5.sp4_h_r_3
 (12 4)  (234 84)  (234 84)  routing T_5_5.sp4_v_b_11 <X> T_5_5.sp4_h_r_5
 (21 4)  (243 84)  (243 84)  routing T_5_5.sp4_h_r_19 <X> T_5_5.lc_trk_g1_3
 (22 4)  (244 84)  (244 84)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (245 84)  (245 84)  routing T_5_5.sp4_h_r_19 <X> T_5_5.lc_trk_g1_3
 (24 4)  (246 84)  (246 84)  routing T_5_5.sp4_h_r_19 <X> T_5_5.lc_trk_g1_3
 (27 4)  (249 84)  (249 84)  routing T_5_5.lc_trk_g1_4 <X> T_5_5.wire_logic_cluster/lc_2/in_1
 (29 4)  (251 84)  (251 84)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (252 84)  (252 84)  routing T_5_5.lc_trk_g1_4 <X> T_5_5.wire_logic_cluster/lc_2/in_1
 (31 4)  (253 84)  (253 84)  routing T_5_5.lc_trk_g0_7 <X> T_5_5.wire_logic_cluster/lc_2/in_3
 (32 4)  (254 84)  (254 84)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (4 5)  (226 85)  (226 85)  routing T_5_5.sp4_v_b_9 <X> T_5_5.sp4_h_r_3
 (6 5)  (228 85)  (228 85)  routing T_5_5.sp4_v_b_9 <X> T_5_5.sp4_h_r_3
 (11 5)  (233 85)  (233 85)  routing T_5_5.sp4_v_b_11 <X> T_5_5.sp4_h_r_5
 (13 5)  (235 85)  (235 85)  routing T_5_5.sp4_v_b_11 <X> T_5_5.sp4_h_r_5
 (21 5)  (243 85)  (243 85)  routing T_5_5.sp4_h_r_19 <X> T_5_5.lc_trk_g1_3
 (26 5)  (248 85)  (248 85)  routing T_5_5.lc_trk_g1_3 <X> T_5_5.wire_logic_cluster/lc_2/in_0
 (27 5)  (249 85)  (249 85)  routing T_5_5.lc_trk_g1_3 <X> T_5_5.wire_logic_cluster/lc_2/in_0
 (29 5)  (251 85)  (251 85)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (253 85)  (253 85)  routing T_5_5.lc_trk_g0_7 <X> T_5_5.wire_logic_cluster/lc_2/in_3
 (40 5)  (262 85)  (262 85)  LC_2 Logic Functioning bit
 (42 5)  (264 85)  (264 85)  LC_2 Logic Functioning bit
 (15 6)  (237 86)  (237 86)  routing T_5_5.bot_op_5 <X> T_5_5.lc_trk_g1_5
 (17 6)  (239 86)  (239 86)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (22 6)  (244 86)  (244 86)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (245 86)  (245 86)  routing T_5_5.sp4_h_r_7 <X> T_5_5.lc_trk_g1_7
 (24 6)  (246 86)  (246 86)  routing T_5_5.sp4_h_r_7 <X> T_5_5.lc_trk_g1_7
 (26 6)  (248 86)  (248 86)  routing T_5_5.lc_trk_g2_5 <X> T_5_5.wire_logic_cluster/lc_3/in_0
 (28 6)  (250 86)  (250 86)  routing T_5_5.lc_trk_g2_6 <X> T_5_5.wire_logic_cluster/lc_3/in_1
 (29 6)  (251 86)  (251 86)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (252 86)  (252 86)  routing T_5_5.lc_trk_g2_6 <X> T_5_5.wire_logic_cluster/lc_3/in_1
 (32 6)  (254 86)  (254 86)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (255 86)  (255 86)  routing T_5_5.lc_trk_g3_1 <X> T_5_5.wire_logic_cluster/lc_3/in_3
 (34 6)  (256 86)  (256 86)  routing T_5_5.lc_trk_g3_1 <X> T_5_5.wire_logic_cluster/lc_3/in_3
 (37 6)  (259 86)  (259 86)  LC_3 Logic Functioning bit
 (39 6)  (261 86)  (261 86)  LC_3 Logic Functioning bit
 (2 7)  (224 87)  (224 87)  Column buffer control bit: LH_colbuf_cntl_3

 (8 7)  (230 87)  (230 87)  routing T_5_5.sp4_h_r_4 <X> T_5_5.sp4_v_t_41
 (9 7)  (231 87)  (231 87)  routing T_5_5.sp4_h_r_4 <X> T_5_5.sp4_v_t_41
 (15 7)  (237 87)  (237 87)  routing T_5_5.bot_op_4 <X> T_5_5.lc_trk_g1_4
 (17 7)  (239 87)  (239 87)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (21 7)  (243 87)  (243 87)  routing T_5_5.sp4_h_r_7 <X> T_5_5.lc_trk_g1_7
 (28 7)  (250 87)  (250 87)  routing T_5_5.lc_trk_g2_5 <X> T_5_5.wire_logic_cluster/lc_3/in_0
 (29 7)  (251 87)  (251 87)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (252 87)  (252 87)  routing T_5_5.lc_trk_g2_6 <X> T_5_5.wire_logic_cluster/lc_3/in_1
 (32 7)  (254 87)  (254 87)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (255 87)  (255 87)  routing T_5_5.lc_trk_g2_3 <X> T_5_5.input_2_3
 (35 7)  (257 87)  (257 87)  routing T_5_5.lc_trk_g2_3 <X> T_5_5.input_2_3
 (36 7)  (258 87)  (258 87)  LC_3 Logic Functioning bit
 (21 8)  (243 88)  (243 88)  routing T_5_5.sp4_v_t_22 <X> T_5_5.lc_trk_g2_3
 (22 8)  (244 88)  (244 88)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (245 88)  (245 88)  routing T_5_5.sp4_v_t_22 <X> T_5_5.lc_trk_g2_3
 (25 8)  (247 88)  (247 88)  routing T_5_5.rgt_op_2 <X> T_5_5.lc_trk_g2_2
 (29 8)  (251 88)  (251 88)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (254 88)  (254 88)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (257 88)  (257 88)  routing T_5_5.lc_trk_g0_4 <X> T_5_5.input_2_4
 (42 8)  (264 88)  (264 88)  LC_4 Logic Functioning bit
 (21 9)  (243 89)  (243 89)  routing T_5_5.sp4_v_t_22 <X> T_5_5.lc_trk_g2_3
 (22 9)  (244 89)  (244 89)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (246 89)  (246 89)  routing T_5_5.rgt_op_2 <X> T_5_5.lc_trk_g2_2
 (29 9)  (251 89)  (251 89)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (253 89)  (253 89)  routing T_5_5.lc_trk_g0_3 <X> T_5_5.wire_logic_cluster/lc_4/in_3
 (32 9)  (254 89)  (254 89)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (17 10)  (239 90)  (239 90)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (240 90)  (240 90)  routing T_5_5.wire_logic_cluster/lc_5/out <X> T_5_5.lc_trk_g2_5
 (25 10)  (247 90)  (247 90)  routing T_5_5.sp4_v_b_38 <X> T_5_5.lc_trk_g2_6
 (26 10)  (248 90)  (248 90)  routing T_5_5.lc_trk_g2_5 <X> T_5_5.wire_logic_cluster/lc_5/in_0
 (27 10)  (249 90)  (249 90)  routing T_5_5.lc_trk_g1_7 <X> T_5_5.wire_logic_cluster/lc_5/in_1
 (29 10)  (251 90)  (251 90)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (252 90)  (252 90)  routing T_5_5.lc_trk_g1_7 <X> T_5_5.wire_logic_cluster/lc_5/in_1
 (32 10)  (254 90)  (254 90)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (256 90)  (256 90)  routing T_5_5.lc_trk_g1_3 <X> T_5_5.wire_logic_cluster/lc_5/in_3
 (36 10)  (258 90)  (258 90)  LC_5 Logic Functioning bit
 (37 10)  (259 90)  (259 90)  LC_5 Logic Functioning bit
 (45 10)  (267 90)  (267 90)  LC_5 Logic Functioning bit
 (50 10)  (272 90)  (272 90)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (244 91)  (244 91)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (245 91)  (245 91)  routing T_5_5.sp4_v_b_38 <X> T_5_5.lc_trk_g2_6
 (25 11)  (247 91)  (247 91)  routing T_5_5.sp4_v_b_38 <X> T_5_5.lc_trk_g2_6
 (28 11)  (250 91)  (250 91)  routing T_5_5.lc_trk_g2_5 <X> T_5_5.wire_logic_cluster/lc_5/in_0
 (29 11)  (251 91)  (251 91)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (252 91)  (252 91)  routing T_5_5.lc_trk_g1_7 <X> T_5_5.wire_logic_cluster/lc_5/in_1
 (31 11)  (253 91)  (253 91)  routing T_5_5.lc_trk_g1_3 <X> T_5_5.wire_logic_cluster/lc_5/in_3
 (36 11)  (258 91)  (258 91)  LC_5 Logic Functioning bit
 (37 11)  (259 91)  (259 91)  LC_5 Logic Functioning bit
 (39 11)  (261 91)  (261 91)  LC_5 Logic Functioning bit
 (51 11)  (273 91)  (273 91)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (12 12)  (234 92)  (234 92)  routing T_5_5.sp4_v_b_5 <X> T_5_5.sp4_h_r_11
 (15 12)  (237 92)  (237 92)  routing T_5_5.tnl_op_1 <X> T_5_5.lc_trk_g3_1
 (17 12)  (239 92)  (239 92)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (26 12)  (248 92)  (248 92)  routing T_5_5.lc_trk_g0_6 <X> T_5_5.wire_logic_cluster/lc_6/in_0
 (27 12)  (249 92)  (249 92)  routing T_5_5.lc_trk_g1_4 <X> T_5_5.wire_logic_cluster/lc_6/in_1
 (29 12)  (251 92)  (251 92)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (252 92)  (252 92)  routing T_5_5.lc_trk_g1_4 <X> T_5_5.wire_logic_cluster/lc_6/in_1
 (31 12)  (253 92)  (253 92)  routing T_5_5.lc_trk_g0_7 <X> T_5_5.wire_logic_cluster/lc_6/in_3
 (32 12)  (254 92)  (254 92)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (35 12)  (257 92)  (257 92)  routing T_5_5.lc_trk_g1_5 <X> T_5_5.input_2_6
 (36 12)  (258 92)  (258 92)  LC_6 Logic Functioning bit
 (37 12)  (259 92)  (259 92)  LC_6 Logic Functioning bit
 (38 12)  (260 92)  (260 92)  LC_6 Logic Functioning bit
 (39 12)  (261 92)  (261 92)  LC_6 Logic Functioning bit
 (41 12)  (263 92)  (263 92)  LC_6 Logic Functioning bit
 (42 12)  (264 92)  (264 92)  LC_6 Logic Functioning bit
 (43 12)  (265 92)  (265 92)  LC_6 Logic Functioning bit
 (11 13)  (233 93)  (233 93)  routing T_5_5.sp4_v_b_5 <X> T_5_5.sp4_h_r_11
 (13 13)  (235 93)  (235 93)  routing T_5_5.sp4_v_b_5 <X> T_5_5.sp4_h_r_11
 (18 13)  (240 93)  (240 93)  routing T_5_5.tnl_op_1 <X> T_5_5.lc_trk_g3_1
 (26 13)  (248 93)  (248 93)  routing T_5_5.lc_trk_g0_6 <X> T_5_5.wire_logic_cluster/lc_6/in_0
 (29 13)  (251 93)  (251 93)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (253 93)  (253 93)  routing T_5_5.lc_trk_g0_7 <X> T_5_5.wire_logic_cluster/lc_6/in_3
 (32 13)  (254 93)  (254 93)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (256 93)  (256 93)  routing T_5_5.lc_trk_g1_5 <X> T_5_5.input_2_6
 (36 13)  (258 93)  (258 93)  LC_6 Logic Functioning bit
 (37 13)  (259 93)  (259 93)  LC_6 Logic Functioning bit
 (38 13)  (260 93)  (260 93)  LC_6 Logic Functioning bit
 (39 13)  (261 93)  (261 93)  LC_6 Logic Functioning bit
 (40 13)  (262 93)  (262 93)  LC_6 Logic Functioning bit
 (41 13)  (263 93)  (263 93)  LC_6 Logic Functioning bit
 (42 13)  (264 93)  (264 93)  LC_6 Logic Functioning bit
 (43 13)  (265 93)  (265 93)  LC_6 Logic Functioning bit
 (53 13)  (275 93)  (275 93)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (25 14)  (247 94)  (247 94)  routing T_5_5.sp4_h_r_38 <X> T_5_5.lc_trk_g3_6
 (26 14)  (248 94)  (248 94)  routing T_5_5.lc_trk_g3_6 <X> T_5_5.wire_logic_cluster/lc_7/in_0
 (29 14)  (251 94)  (251 94)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (254 94)  (254 94)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (255 94)  (255 94)  routing T_5_5.lc_trk_g2_2 <X> T_5_5.wire_logic_cluster/lc_7/in_3
 (38 14)  (260 94)  (260 94)  LC_7 Logic Functioning bit
 (50 14)  (272 94)  (272 94)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (244 95)  (244 95)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (245 95)  (245 95)  routing T_5_5.sp4_h_r_38 <X> T_5_5.lc_trk_g3_6
 (24 15)  (246 95)  (246 95)  routing T_5_5.sp4_h_r_38 <X> T_5_5.lc_trk_g3_6
 (26 15)  (248 95)  (248 95)  routing T_5_5.lc_trk_g3_6 <X> T_5_5.wire_logic_cluster/lc_7/in_0
 (27 15)  (249 95)  (249 95)  routing T_5_5.lc_trk_g3_6 <X> T_5_5.wire_logic_cluster/lc_7/in_0
 (28 15)  (250 95)  (250 95)  routing T_5_5.lc_trk_g3_6 <X> T_5_5.wire_logic_cluster/lc_7/in_0
 (29 15)  (251 95)  (251 95)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (252 95)  (252 95)  routing T_5_5.lc_trk_g0_2 <X> T_5_5.wire_logic_cluster/lc_7/in_1
 (31 15)  (253 95)  (253 95)  routing T_5_5.lc_trk_g2_2 <X> T_5_5.wire_logic_cluster/lc_7/in_3


LogicTile_6_5

 (0 0)  (276 80)  (276 80)  Negative Clock bit

 (6 0)  (282 80)  (282 80)  routing T_6_5.sp4_h_r_7 <X> T_6_5.sp4_v_b_0
 (25 0)  (301 80)  (301 80)  routing T_6_5.wire_logic_cluster/lc_2/out <X> T_6_5.lc_trk_g0_2
 (26 0)  (302 80)  (302 80)  routing T_6_5.lc_trk_g3_7 <X> T_6_5.wire_logic_cluster/lc_0/in_0
 (27 0)  (303 80)  (303 80)  routing T_6_5.lc_trk_g3_2 <X> T_6_5.wire_logic_cluster/lc_0/in_1
 (28 0)  (304 80)  (304 80)  routing T_6_5.lc_trk_g3_2 <X> T_6_5.wire_logic_cluster/lc_0/in_1
 (29 0)  (305 80)  (305 80)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (308 80)  (308 80)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (310 80)  (310 80)  routing T_6_5.lc_trk_g1_0 <X> T_6_5.wire_logic_cluster/lc_0/in_3
 (35 0)  (311 80)  (311 80)  routing T_6_5.lc_trk_g2_6 <X> T_6_5.input_2_0
 (14 1)  (290 81)  (290 81)  routing T_6_5.sp4_r_v_b_35 <X> T_6_5.lc_trk_g0_0
 (17 1)  (293 81)  (293 81)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (22 1)  (298 81)  (298 81)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (302 81)  (302 81)  routing T_6_5.lc_trk_g3_7 <X> T_6_5.wire_logic_cluster/lc_0/in_0
 (27 1)  (303 81)  (303 81)  routing T_6_5.lc_trk_g3_7 <X> T_6_5.wire_logic_cluster/lc_0/in_0
 (28 1)  (304 81)  (304 81)  routing T_6_5.lc_trk_g3_7 <X> T_6_5.wire_logic_cluster/lc_0/in_0
 (29 1)  (305 81)  (305 81)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (306 81)  (306 81)  routing T_6_5.lc_trk_g3_2 <X> T_6_5.wire_logic_cluster/lc_0/in_1
 (32 1)  (308 81)  (308 81)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (309 81)  (309 81)  routing T_6_5.lc_trk_g2_6 <X> T_6_5.input_2_0
 (35 1)  (311 81)  (311 81)  routing T_6_5.lc_trk_g2_6 <X> T_6_5.input_2_0
 (43 1)  (319 81)  (319 81)  LC_0 Logic Functioning bit
 (0 2)  (276 82)  (276 82)  routing T_6_5.glb_netwk_3 <X> T_6_5.wire_logic_cluster/lc_7/clk
 (2 2)  (278 82)  (278 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (297 82)  (297 82)  routing T_6_5.wire_logic_cluster/lc_7/out <X> T_6_5.lc_trk_g0_7
 (22 2)  (298 82)  (298 82)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (26 2)  (302 82)  (302 82)  routing T_6_5.lc_trk_g0_7 <X> T_6_5.wire_logic_cluster/lc_1/in_0
 (29 2)  (305 82)  (305 82)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (308 82)  (308 82)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (310 82)  (310 82)  routing T_6_5.lc_trk_g1_1 <X> T_6_5.wire_logic_cluster/lc_1/in_3
 (36 2)  (312 82)  (312 82)  LC_1 Logic Functioning bit
 (38 2)  (314 82)  (314 82)  LC_1 Logic Functioning bit
 (41 2)  (317 82)  (317 82)  LC_1 Logic Functioning bit
 (42 2)  (318 82)  (318 82)  LC_1 Logic Functioning bit
 (43 2)  (319 82)  (319 82)  LC_1 Logic Functioning bit
 (45 2)  (321 82)  (321 82)  LC_1 Logic Functioning bit
 (46 2)  (322 82)  (322 82)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (326 82)  (326 82)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (276 83)  (276 83)  routing T_6_5.glb_netwk_3 <X> T_6_5.wire_logic_cluster/lc_7/clk
 (26 3)  (302 83)  (302 83)  routing T_6_5.lc_trk_g0_7 <X> T_6_5.wire_logic_cluster/lc_1/in_0
 (29 3)  (305 83)  (305 83)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (36 3)  (312 83)  (312 83)  LC_1 Logic Functioning bit
 (38 3)  (314 83)  (314 83)  LC_1 Logic Functioning bit
 (43 3)  (319 83)  (319 83)  LC_1 Logic Functioning bit
 (53 3)  (329 83)  (329 83)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (14 4)  (290 84)  (290 84)  routing T_6_5.lft_op_0 <X> T_6_5.lc_trk_g1_0
 (15 4)  (291 84)  (291 84)  routing T_6_5.lft_op_1 <X> T_6_5.lc_trk_g1_1
 (17 4)  (293 84)  (293 84)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (294 84)  (294 84)  routing T_6_5.lft_op_1 <X> T_6_5.lc_trk_g1_1
 (27 4)  (303 84)  (303 84)  routing T_6_5.lc_trk_g3_6 <X> T_6_5.wire_logic_cluster/lc_2/in_1
 (28 4)  (304 84)  (304 84)  routing T_6_5.lc_trk_g3_6 <X> T_6_5.wire_logic_cluster/lc_2/in_1
 (29 4)  (305 84)  (305 84)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (306 84)  (306 84)  routing T_6_5.lc_trk_g3_6 <X> T_6_5.wire_logic_cluster/lc_2/in_1
 (31 4)  (307 84)  (307 84)  routing T_6_5.lc_trk_g2_7 <X> T_6_5.wire_logic_cluster/lc_2/in_3
 (32 4)  (308 84)  (308 84)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (309 84)  (309 84)  routing T_6_5.lc_trk_g2_7 <X> T_6_5.wire_logic_cluster/lc_2/in_3
 (40 4)  (316 84)  (316 84)  LC_2 Logic Functioning bit
 (42 4)  (318 84)  (318 84)  LC_2 Logic Functioning bit
 (15 5)  (291 85)  (291 85)  routing T_6_5.lft_op_0 <X> T_6_5.lc_trk_g1_0
 (17 5)  (293 85)  (293 85)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (298 85)  (298 85)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (299 85)  (299 85)  routing T_6_5.sp4_v_b_18 <X> T_6_5.lc_trk_g1_2
 (24 5)  (300 85)  (300 85)  routing T_6_5.sp4_v_b_18 <X> T_6_5.lc_trk_g1_2
 (30 5)  (306 85)  (306 85)  routing T_6_5.lc_trk_g3_6 <X> T_6_5.wire_logic_cluster/lc_2/in_1
 (31 5)  (307 85)  (307 85)  routing T_6_5.lc_trk_g2_7 <X> T_6_5.wire_logic_cluster/lc_2/in_3
 (40 5)  (316 85)  (316 85)  LC_2 Logic Functioning bit
 (42 5)  (318 85)  (318 85)  LC_2 Logic Functioning bit
 (51 5)  (327 85)  (327 85)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (290 86)  (290 86)  routing T_6_5.wire_logic_cluster/lc_4/out <X> T_6_5.lc_trk_g1_4
 (21 6)  (297 86)  (297 86)  routing T_6_5.lft_op_7 <X> T_6_5.lc_trk_g1_7
 (22 6)  (298 86)  (298 86)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (300 86)  (300 86)  routing T_6_5.lft_op_7 <X> T_6_5.lc_trk_g1_7
 (25 6)  (301 86)  (301 86)  routing T_6_5.lft_op_6 <X> T_6_5.lc_trk_g1_6
 (2 7)  (278 87)  (278 87)  Column buffer control bit: LH_colbuf_cntl_3

 (4 7)  (280 87)  (280 87)  routing T_6_5.sp4_h_r_7 <X> T_6_5.sp4_h_l_38
 (6 7)  (282 87)  (282 87)  routing T_6_5.sp4_h_r_7 <X> T_6_5.sp4_h_l_38
 (17 7)  (293 87)  (293 87)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (298 87)  (298 87)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (300 87)  (300 87)  routing T_6_5.lft_op_6 <X> T_6_5.lc_trk_g1_6
 (4 8)  (280 88)  (280 88)  routing T_6_5.sp4_h_l_37 <X> T_6_5.sp4_v_b_6
 (6 8)  (282 88)  (282 88)  routing T_6_5.sp4_h_l_37 <X> T_6_5.sp4_v_b_6
 (25 8)  (301 88)  (301 88)  routing T_6_5.bnl_op_2 <X> T_6_5.lc_trk_g2_2
 (27 8)  (303 88)  (303 88)  routing T_6_5.lc_trk_g3_4 <X> T_6_5.wire_logic_cluster/lc_4/in_1
 (28 8)  (304 88)  (304 88)  routing T_6_5.lc_trk_g3_4 <X> T_6_5.wire_logic_cluster/lc_4/in_1
 (29 8)  (305 88)  (305 88)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (306 88)  (306 88)  routing T_6_5.lc_trk_g3_4 <X> T_6_5.wire_logic_cluster/lc_4/in_1
 (31 8)  (307 88)  (307 88)  routing T_6_5.lc_trk_g1_6 <X> T_6_5.wire_logic_cluster/lc_4/in_3
 (32 8)  (308 88)  (308 88)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (310 88)  (310 88)  routing T_6_5.lc_trk_g1_6 <X> T_6_5.wire_logic_cluster/lc_4/in_3
 (36 8)  (312 88)  (312 88)  LC_4 Logic Functioning bit
 (37 8)  (313 88)  (313 88)  LC_4 Logic Functioning bit
 (38 8)  (314 88)  (314 88)  LC_4 Logic Functioning bit
 (39 8)  (315 88)  (315 88)  LC_4 Logic Functioning bit
 (40 8)  (316 88)  (316 88)  LC_4 Logic Functioning bit
 (41 8)  (317 88)  (317 88)  LC_4 Logic Functioning bit
 (42 8)  (318 88)  (318 88)  LC_4 Logic Functioning bit
 (43 8)  (319 88)  (319 88)  LC_4 Logic Functioning bit
 (5 9)  (281 89)  (281 89)  routing T_6_5.sp4_h_l_37 <X> T_6_5.sp4_v_b_6
 (14 9)  (290 89)  (290 89)  routing T_6_5.sp4_r_v_b_32 <X> T_6_5.lc_trk_g2_0
 (17 9)  (293 89)  (293 89)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (22 9)  (298 89)  (298 89)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (301 89)  (301 89)  routing T_6_5.bnl_op_2 <X> T_6_5.lc_trk_g2_2
 (26 9)  (302 89)  (302 89)  routing T_6_5.lc_trk_g2_2 <X> T_6_5.wire_logic_cluster/lc_4/in_0
 (28 9)  (304 89)  (304 89)  routing T_6_5.lc_trk_g2_2 <X> T_6_5.wire_logic_cluster/lc_4/in_0
 (29 9)  (305 89)  (305 89)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (307 89)  (307 89)  routing T_6_5.lc_trk_g1_6 <X> T_6_5.wire_logic_cluster/lc_4/in_3
 (36 9)  (312 89)  (312 89)  LC_4 Logic Functioning bit
 (37 9)  (313 89)  (313 89)  LC_4 Logic Functioning bit
 (38 9)  (314 89)  (314 89)  LC_4 Logic Functioning bit
 (39 9)  (315 89)  (315 89)  LC_4 Logic Functioning bit
 (40 9)  (316 89)  (316 89)  LC_4 Logic Functioning bit
 (42 9)  (318 89)  (318 89)  LC_4 Logic Functioning bit
 (21 10)  (297 90)  (297 90)  routing T_6_5.rgt_op_7 <X> T_6_5.lc_trk_g2_7
 (22 10)  (298 90)  (298 90)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (300 90)  (300 90)  routing T_6_5.rgt_op_7 <X> T_6_5.lc_trk_g2_7
 (27 10)  (303 90)  (303 90)  routing T_6_5.lc_trk_g1_7 <X> T_6_5.wire_logic_cluster/lc_5/in_1
 (29 10)  (305 90)  (305 90)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (306 90)  (306 90)  routing T_6_5.lc_trk_g1_7 <X> T_6_5.wire_logic_cluster/lc_5/in_1
 (32 10)  (308 90)  (308 90)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (312 90)  (312 90)  LC_5 Logic Functioning bit
 (37 10)  (313 90)  (313 90)  LC_5 Logic Functioning bit
 (38 10)  (314 90)  (314 90)  LC_5 Logic Functioning bit
 (39 10)  (315 90)  (315 90)  LC_5 Logic Functioning bit
 (40 10)  (316 90)  (316 90)  LC_5 Logic Functioning bit
 (41 10)  (317 90)  (317 90)  LC_5 Logic Functioning bit
 (42 10)  (318 90)  (318 90)  LC_5 Logic Functioning bit
 (43 10)  (319 90)  (319 90)  LC_5 Logic Functioning bit
 (50 10)  (326 90)  (326 90)  Cascade bit: LH_LC05_inmux02_5

 (8 11)  (284 91)  (284 91)  routing T_6_5.sp4_h_r_7 <X> T_6_5.sp4_v_t_42
 (9 11)  (285 91)  (285 91)  routing T_6_5.sp4_h_r_7 <X> T_6_5.sp4_v_t_42
 (22 11)  (298 91)  (298 91)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (299 91)  (299 91)  routing T_6_5.sp4_h_r_30 <X> T_6_5.lc_trk_g2_6
 (24 11)  (300 91)  (300 91)  routing T_6_5.sp4_h_r_30 <X> T_6_5.lc_trk_g2_6
 (25 11)  (301 91)  (301 91)  routing T_6_5.sp4_h_r_30 <X> T_6_5.lc_trk_g2_6
 (27 11)  (303 91)  (303 91)  routing T_6_5.lc_trk_g3_0 <X> T_6_5.wire_logic_cluster/lc_5/in_0
 (28 11)  (304 91)  (304 91)  routing T_6_5.lc_trk_g3_0 <X> T_6_5.wire_logic_cluster/lc_5/in_0
 (29 11)  (305 91)  (305 91)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (306 91)  (306 91)  routing T_6_5.lc_trk_g1_7 <X> T_6_5.wire_logic_cluster/lc_5/in_1
 (31 11)  (307 91)  (307 91)  routing T_6_5.lc_trk_g0_2 <X> T_6_5.wire_logic_cluster/lc_5/in_3
 (36 11)  (312 91)  (312 91)  LC_5 Logic Functioning bit
 (38 11)  (314 91)  (314 91)  LC_5 Logic Functioning bit
 (39 11)  (315 91)  (315 91)  LC_5 Logic Functioning bit
 (41 11)  (317 91)  (317 91)  LC_5 Logic Functioning bit
 (43 11)  (319 91)  (319 91)  LC_5 Logic Functioning bit
 (15 12)  (291 92)  (291 92)  routing T_6_5.rgt_op_1 <X> T_6_5.lc_trk_g3_1
 (17 12)  (293 92)  (293 92)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (294 92)  (294 92)  routing T_6_5.rgt_op_1 <X> T_6_5.lc_trk_g3_1
 (27 12)  (303 92)  (303 92)  routing T_6_5.lc_trk_g1_2 <X> T_6_5.wire_logic_cluster/lc_6/in_1
 (29 12)  (305 92)  (305 92)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (307 92)  (307 92)  routing T_6_5.lc_trk_g3_4 <X> T_6_5.wire_logic_cluster/lc_6/in_3
 (32 12)  (308 92)  (308 92)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (309 92)  (309 92)  routing T_6_5.lc_trk_g3_4 <X> T_6_5.wire_logic_cluster/lc_6/in_3
 (34 12)  (310 92)  (310 92)  routing T_6_5.lc_trk_g3_4 <X> T_6_5.wire_logic_cluster/lc_6/in_3
 (36 12)  (312 92)  (312 92)  LC_6 Logic Functioning bit
 (37 12)  (313 92)  (313 92)  LC_6 Logic Functioning bit
 (39 12)  (315 92)  (315 92)  LC_6 Logic Functioning bit
 (42 12)  (318 92)  (318 92)  LC_6 Logic Functioning bit
 (43 12)  (319 92)  (319 92)  LC_6 Logic Functioning bit
 (46 12)  (322 92)  (322 92)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (50 12)  (326 92)  (326 92)  Cascade bit: LH_LC06_inmux02_5

 (2 13)  (278 93)  (278 93)  Column buffer control bit: LH_colbuf_cntl_6

 (14 13)  (290 93)  (290 93)  routing T_6_5.sp4_h_r_24 <X> T_6_5.lc_trk_g3_0
 (15 13)  (291 93)  (291 93)  routing T_6_5.sp4_h_r_24 <X> T_6_5.lc_trk_g3_0
 (16 13)  (292 93)  (292 93)  routing T_6_5.sp4_h_r_24 <X> T_6_5.lc_trk_g3_0
 (17 13)  (293 93)  (293 93)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (22 13)  (298 93)  (298 93)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (28 13)  (304 93)  (304 93)  routing T_6_5.lc_trk_g2_0 <X> T_6_5.wire_logic_cluster/lc_6/in_0
 (29 13)  (305 93)  (305 93)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (306 93)  (306 93)  routing T_6_5.lc_trk_g1_2 <X> T_6_5.wire_logic_cluster/lc_6/in_1
 (36 13)  (312 93)  (312 93)  LC_6 Logic Functioning bit
 (37 13)  (313 93)  (313 93)  LC_6 Logic Functioning bit
 (42 13)  (318 93)  (318 93)  LC_6 Logic Functioning bit
 (43 13)  (319 93)  (319 93)  LC_6 Logic Functioning bit
 (0 14)  (276 94)  (276 94)  routing T_6_5.glb_netwk_6 <X> T_6_5.wire_logic_cluster/lc_7/s_r
 (1 14)  (277 94)  (277 94)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (21 14)  (297 94)  (297 94)  routing T_6_5.rgt_op_7 <X> T_6_5.lc_trk_g3_7
 (22 14)  (298 94)  (298 94)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (300 94)  (300 94)  routing T_6_5.rgt_op_7 <X> T_6_5.lc_trk_g3_7
 (25 14)  (301 94)  (301 94)  routing T_6_5.rgt_op_6 <X> T_6_5.lc_trk_g3_6
 (26 14)  (302 94)  (302 94)  routing T_6_5.lc_trk_g3_6 <X> T_6_5.wire_logic_cluster/lc_7/in_0
 (27 14)  (303 94)  (303 94)  routing T_6_5.lc_trk_g3_1 <X> T_6_5.wire_logic_cluster/lc_7/in_1
 (28 14)  (304 94)  (304 94)  routing T_6_5.lc_trk_g3_1 <X> T_6_5.wire_logic_cluster/lc_7/in_1
 (29 14)  (305 94)  (305 94)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (307 94)  (307 94)  routing T_6_5.lc_trk_g3_7 <X> T_6_5.wire_logic_cluster/lc_7/in_3
 (32 14)  (308 94)  (308 94)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (309 94)  (309 94)  routing T_6_5.lc_trk_g3_7 <X> T_6_5.wire_logic_cluster/lc_7/in_3
 (34 14)  (310 94)  (310 94)  routing T_6_5.lc_trk_g3_7 <X> T_6_5.wire_logic_cluster/lc_7/in_3
 (35 14)  (311 94)  (311 94)  routing T_6_5.lc_trk_g1_4 <X> T_6_5.input_2_7
 (36 14)  (312 94)  (312 94)  LC_7 Logic Functioning bit
 (37 14)  (313 94)  (313 94)  LC_7 Logic Functioning bit
 (38 14)  (314 94)  (314 94)  LC_7 Logic Functioning bit
 (39 14)  (315 94)  (315 94)  LC_7 Logic Functioning bit
 (41 14)  (317 94)  (317 94)  LC_7 Logic Functioning bit
 (42 14)  (318 94)  (318 94)  LC_7 Logic Functioning bit
 (43 14)  (319 94)  (319 94)  LC_7 Logic Functioning bit
 (0 15)  (276 95)  (276 95)  routing T_6_5.glb_netwk_6 <X> T_6_5.wire_logic_cluster/lc_7/s_r
 (15 15)  (291 95)  (291 95)  routing T_6_5.tnr_op_4 <X> T_6_5.lc_trk_g3_4
 (17 15)  (293 95)  (293 95)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (22 15)  (298 95)  (298 95)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (300 95)  (300 95)  routing T_6_5.rgt_op_6 <X> T_6_5.lc_trk_g3_6
 (26 15)  (302 95)  (302 95)  routing T_6_5.lc_trk_g3_6 <X> T_6_5.wire_logic_cluster/lc_7/in_0
 (27 15)  (303 95)  (303 95)  routing T_6_5.lc_trk_g3_6 <X> T_6_5.wire_logic_cluster/lc_7/in_0
 (28 15)  (304 95)  (304 95)  routing T_6_5.lc_trk_g3_6 <X> T_6_5.wire_logic_cluster/lc_7/in_0
 (29 15)  (305 95)  (305 95)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (307 95)  (307 95)  routing T_6_5.lc_trk_g3_7 <X> T_6_5.wire_logic_cluster/lc_7/in_3
 (32 15)  (308 95)  (308 95)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (310 95)  (310 95)  routing T_6_5.lc_trk_g1_4 <X> T_6_5.input_2_7
 (36 15)  (312 95)  (312 95)  LC_7 Logic Functioning bit
 (37 15)  (313 95)  (313 95)  LC_7 Logic Functioning bit
 (39 15)  (315 95)  (315 95)  LC_7 Logic Functioning bit
 (41 15)  (317 95)  (317 95)  LC_7 Logic Functioning bit
 (42 15)  (318 95)  (318 95)  LC_7 Logic Functioning bit
 (43 15)  (319 95)  (319 95)  LC_7 Logic Functioning bit


LogicTile_7_5

 (0 0)  (334 80)  (334 80)  Negative Clock bit

 (14 0)  (348 80)  (348 80)  routing T_7_5.lft_op_0 <X> T_7_5.lc_trk_g0_0
 (15 1)  (349 81)  (349 81)  routing T_7_5.lft_op_0 <X> T_7_5.lc_trk_g0_0
 (17 1)  (351 81)  (351 81)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (0 2)  (334 82)  (334 82)  routing T_7_5.glb_netwk_3 <X> T_7_5.wire_logic_cluster/lc_7/clk
 (2 2)  (336 82)  (336 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (26 2)  (360 82)  (360 82)  routing T_7_5.lc_trk_g2_7 <X> T_7_5.wire_logic_cluster/lc_1/in_0
 (27 2)  (361 82)  (361 82)  routing T_7_5.lc_trk_g1_7 <X> T_7_5.wire_logic_cluster/lc_1/in_1
 (29 2)  (363 82)  (363 82)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (364 82)  (364 82)  routing T_7_5.lc_trk_g1_7 <X> T_7_5.wire_logic_cluster/lc_1/in_1
 (32 2)  (366 82)  (366 82)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (367 82)  (367 82)  routing T_7_5.lc_trk_g2_0 <X> T_7_5.wire_logic_cluster/lc_1/in_3
 (37 2)  (371 82)  (371 82)  LC_1 Logic Functioning bit
 (42 2)  (376 82)  (376 82)  LC_1 Logic Functioning bit
 (45 2)  (379 82)  (379 82)  LC_1 Logic Functioning bit
 (46 2)  (380 82)  (380 82)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (53 2)  (387 82)  (387 82)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (334 83)  (334 83)  routing T_7_5.glb_netwk_3 <X> T_7_5.wire_logic_cluster/lc_7/clk
 (26 3)  (360 83)  (360 83)  routing T_7_5.lc_trk_g2_7 <X> T_7_5.wire_logic_cluster/lc_1/in_0
 (28 3)  (362 83)  (362 83)  routing T_7_5.lc_trk_g2_7 <X> T_7_5.wire_logic_cluster/lc_1/in_0
 (29 3)  (363 83)  (363 83)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (364 83)  (364 83)  routing T_7_5.lc_trk_g1_7 <X> T_7_5.wire_logic_cluster/lc_1/in_1
 (32 3)  (366 83)  (366 83)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (367 83)  (367 83)  routing T_7_5.lc_trk_g2_3 <X> T_7_5.input_2_1
 (35 3)  (369 83)  (369 83)  routing T_7_5.lc_trk_g2_3 <X> T_7_5.input_2_1
 (36 3)  (370 83)  (370 83)  LC_1 Logic Functioning bit
 (40 3)  (374 83)  (374 83)  LC_1 Logic Functioning bit
 (42 3)  (376 83)  (376 83)  LC_1 Logic Functioning bit
 (43 3)  (377 83)  (377 83)  LC_1 Logic Functioning bit
 (51 3)  (385 83)  (385 83)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 4)  (334 84)  (334 84)  routing T_7_5.lc_trk_g3_3 <X> T_7_5.wire_logic_cluster/lc_7/cen
 (1 4)  (335 84)  (335 84)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (334 85)  (334 85)  routing T_7_5.lc_trk_g3_3 <X> T_7_5.wire_logic_cluster/lc_7/cen
 (1 5)  (335 85)  (335 85)  routing T_7_5.lc_trk_g3_3 <X> T_7_5.wire_logic_cluster/lc_7/cen
 (22 6)  (356 86)  (356 86)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (358 86)  (358 86)  routing T_7_5.top_op_7 <X> T_7_5.lc_trk_g1_7
 (2 7)  (336 87)  (336 87)  Column buffer control bit: LH_colbuf_cntl_3

 (21 7)  (355 87)  (355 87)  routing T_7_5.top_op_7 <X> T_7_5.lc_trk_g1_7
 (14 8)  (348 88)  (348 88)  routing T_7_5.bnl_op_0 <X> T_7_5.lc_trk_g2_0
 (21 8)  (355 88)  (355 88)  routing T_7_5.sp4_h_r_35 <X> T_7_5.lc_trk_g2_3
 (22 8)  (356 88)  (356 88)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (357 88)  (357 88)  routing T_7_5.sp4_h_r_35 <X> T_7_5.lc_trk_g2_3
 (24 8)  (358 88)  (358 88)  routing T_7_5.sp4_h_r_35 <X> T_7_5.lc_trk_g2_3
 (14 9)  (348 89)  (348 89)  routing T_7_5.bnl_op_0 <X> T_7_5.lc_trk_g2_0
 (17 9)  (351 89)  (351 89)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (15 10)  (349 90)  (349 90)  routing T_7_5.sp4_h_l_16 <X> T_7_5.lc_trk_g2_5
 (16 10)  (350 90)  (350 90)  routing T_7_5.sp4_h_l_16 <X> T_7_5.lc_trk_g2_5
 (17 10)  (351 90)  (351 90)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (21 10)  (355 90)  (355 90)  routing T_7_5.bnl_op_7 <X> T_7_5.lc_trk_g2_7
 (22 10)  (356 90)  (356 90)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (25 10)  (359 90)  (359 90)  routing T_7_5.rgt_op_6 <X> T_7_5.lc_trk_g2_6
 (18 11)  (352 91)  (352 91)  routing T_7_5.sp4_h_l_16 <X> T_7_5.lc_trk_g2_5
 (21 11)  (355 91)  (355 91)  routing T_7_5.bnl_op_7 <X> T_7_5.lc_trk_g2_7
 (22 11)  (356 91)  (356 91)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (358 91)  (358 91)  routing T_7_5.rgt_op_6 <X> T_7_5.lc_trk_g2_6
 (4 12)  (338 92)  (338 92)  routing T_7_5.sp4_v_t_36 <X> T_7_5.sp4_v_b_9
 (6 12)  (340 92)  (340 92)  routing T_7_5.sp4_v_t_36 <X> T_7_5.sp4_v_b_9
 (13 12)  (347 92)  (347 92)  routing T_7_5.sp4_h_l_46 <X> T_7_5.sp4_v_b_11
 (22 12)  (356 92)  (356 92)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (357 92)  (357 92)  routing T_7_5.sp4_h_r_27 <X> T_7_5.lc_trk_g3_3
 (24 12)  (358 92)  (358 92)  routing T_7_5.sp4_h_r_27 <X> T_7_5.lc_trk_g3_3
 (28 12)  (362 92)  (362 92)  routing T_7_5.lc_trk_g2_5 <X> T_7_5.wire_logic_cluster/lc_6/in_1
 (29 12)  (363 92)  (363 92)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (364 92)  (364 92)  routing T_7_5.lc_trk_g2_5 <X> T_7_5.wire_logic_cluster/lc_6/in_1
 (31 12)  (365 92)  (365 92)  routing T_7_5.lc_trk_g2_7 <X> T_7_5.wire_logic_cluster/lc_6/in_3
 (32 12)  (366 92)  (366 92)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (367 92)  (367 92)  routing T_7_5.lc_trk_g2_7 <X> T_7_5.wire_logic_cluster/lc_6/in_3
 (35 12)  (369 92)  (369 92)  routing T_7_5.lc_trk_g2_6 <X> T_7_5.input_2_6
 (36 12)  (370 92)  (370 92)  LC_6 Logic Functioning bit
 (41 12)  (375 92)  (375 92)  LC_6 Logic Functioning bit
 (43 12)  (377 92)  (377 92)  LC_6 Logic Functioning bit
 (45 12)  (379 92)  (379 92)  LC_6 Logic Functioning bit
 (46 12)  (380 92)  (380 92)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (51 12)  (385 92)  (385 92)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (2 13)  (336 93)  (336 93)  Column buffer control bit: LH_colbuf_cntl_6

 (12 13)  (346 93)  (346 93)  routing T_7_5.sp4_h_l_46 <X> T_7_5.sp4_v_b_11
 (21 13)  (355 93)  (355 93)  routing T_7_5.sp4_h_r_27 <X> T_7_5.lc_trk_g3_3
 (29 13)  (363 93)  (363 93)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (365 93)  (365 93)  routing T_7_5.lc_trk_g2_7 <X> T_7_5.wire_logic_cluster/lc_6/in_3
 (32 13)  (366 93)  (366 93)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (367 93)  (367 93)  routing T_7_5.lc_trk_g2_6 <X> T_7_5.input_2_6
 (35 13)  (369 93)  (369 93)  routing T_7_5.lc_trk_g2_6 <X> T_7_5.input_2_6
 (37 13)  (371 93)  (371 93)  LC_6 Logic Functioning bit
 (41 13)  (375 93)  (375 93)  LC_6 Logic Functioning bit
 (43 13)  (377 93)  (377 93)  LC_6 Logic Functioning bit
 (47 13)  (381 93)  (381 93)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (22 14)  (356 94)  (356 94)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (357 94)  (357 94)  routing T_7_5.sp4_v_b_47 <X> T_7_5.lc_trk_g3_7
 (24 14)  (358 94)  (358 94)  routing T_7_5.sp4_v_b_47 <X> T_7_5.lc_trk_g3_7
 (25 14)  (359 94)  (359 94)  routing T_7_5.rgt_op_6 <X> T_7_5.lc_trk_g3_6
 (26 14)  (360 94)  (360 94)  routing T_7_5.lc_trk_g2_7 <X> T_7_5.wire_logic_cluster/lc_7/in_0
 (29 14)  (363 94)  (363 94)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (365 94)  (365 94)  routing T_7_5.lc_trk_g3_7 <X> T_7_5.wire_logic_cluster/lc_7/in_3
 (32 14)  (366 94)  (366 94)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (367 94)  (367 94)  routing T_7_5.lc_trk_g3_7 <X> T_7_5.wire_logic_cluster/lc_7/in_3
 (34 14)  (368 94)  (368 94)  routing T_7_5.lc_trk_g3_7 <X> T_7_5.wire_logic_cluster/lc_7/in_3
 (35 14)  (369 94)  (369 94)  routing T_7_5.lc_trk_g3_6 <X> T_7_5.input_2_7
 (37 14)  (371 94)  (371 94)  LC_7 Logic Functioning bit
 (38 14)  (372 94)  (372 94)  LC_7 Logic Functioning bit
 (39 14)  (373 94)  (373 94)  LC_7 Logic Functioning bit
 (41 14)  (375 94)  (375 94)  LC_7 Logic Functioning bit
 (45 14)  (379 94)  (379 94)  LC_7 Logic Functioning bit
 (51 14)  (385 94)  (385 94)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (22 15)  (356 95)  (356 95)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (358 95)  (358 95)  routing T_7_5.rgt_op_6 <X> T_7_5.lc_trk_g3_6
 (26 15)  (360 95)  (360 95)  routing T_7_5.lc_trk_g2_7 <X> T_7_5.wire_logic_cluster/lc_7/in_0
 (28 15)  (362 95)  (362 95)  routing T_7_5.lc_trk_g2_7 <X> T_7_5.wire_logic_cluster/lc_7/in_0
 (29 15)  (363 95)  (363 95)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (365 95)  (365 95)  routing T_7_5.lc_trk_g3_7 <X> T_7_5.wire_logic_cluster/lc_7/in_3
 (32 15)  (366 95)  (366 95)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (367 95)  (367 95)  routing T_7_5.lc_trk_g3_6 <X> T_7_5.input_2_7
 (34 15)  (368 95)  (368 95)  routing T_7_5.lc_trk_g3_6 <X> T_7_5.input_2_7
 (35 15)  (369 95)  (369 95)  routing T_7_5.lc_trk_g3_6 <X> T_7_5.input_2_7
 (36 15)  (370 95)  (370 95)  LC_7 Logic Functioning bit
 (38 15)  (372 95)  (372 95)  LC_7 Logic Functioning bit
 (47 15)  (381 95)  (381 95)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46
 (48 15)  (382 95)  (382 95)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_8_5

 (22 1)  (410 81)  (410 81)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (5 2)  (393 82)  (393 82)  routing T_8_5.sp4_v_t_37 <X> T_8_5.sp4_h_l_37
 (19 2)  (407 82)  (407 82)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (6 3)  (394 83)  (394 83)  routing T_8_5.sp4_v_t_37 <X> T_8_5.sp4_h_l_37
 (5 10)  (393 90)  (393 90)  routing T_8_5.sp4_v_t_37 <X> T_8_5.sp4_h_l_43
 (4 11)  (392 91)  (392 91)  routing T_8_5.sp4_v_t_37 <X> T_8_5.sp4_h_l_43
 (6 11)  (394 91)  (394 91)  routing T_8_5.sp4_v_t_37 <X> T_8_5.sp4_h_l_43
 (32 12)  (420 92)  (420 92)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (421 92)  (421 92)  routing T_8_5.lc_trk_g3_0 <X> T_8_5.wire_logic_cluster/lc_6/in_3
 (34 12)  (422 92)  (422 92)  routing T_8_5.lc_trk_g3_0 <X> T_8_5.wire_logic_cluster/lc_6/in_3
 (36 12)  (424 92)  (424 92)  LC_6 Logic Functioning bit
 (38 12)  (426 92)  (426 92)  LC_6 Logic Functioning bit
 (48 12)  (436 92)  (436 92)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (14 13)  (402 93)  (402 93)  routing T_8_5.sp4_r_v_b_40 <X> T_8_5.lc_trk_g3_0
 (17 13)  (405 93)  (405 93)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (26 13)  (414 93)  (414 93)  routing T_8_5.lc_trk_g0_2 <X> T_8_5.wire_logic_cluster/lc_6/in_0
 (29 13)  (417 93)  (417 93)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (37 13)  (425 93)  (425 93)  LC_6 Logic Functioning bit
 (39 13)  (427 93)  (427 93)  LC_6 Logic Functioning bit


LogicTile_9_5



RAM_Tile_10_5

 (7 1)  (503 81)  (503 81)  Ram config bit: MEMB_Power_Up_Control



LogicTile_11_5



LogicTile_12_5



IO_Tile_13_5

 (3 1)  (649 81)  (649 81)  IO control bit: IORIGHT_REN_1

 (2 6)  (648 86)  (648 86)  IO control bit: IORIGHT_REN_0

 (3 6)  (649 86)  (649 86)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 89)  (649 89)  IO control bit: IORIGHT_IE_0



IO_Tile_0_4

 (1 0)  (16 64)  (16 64)  Enable bit of Mux _out_links/OutMux3_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_24
 (3 1)  (14 65)  (14 65)  IO control bit: BIOLEFT_REN_1

 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (2 6)  (15 70)  (15 70)  IO control bit: BIOLEFT_REN_0

 (17 9)  (0 73)  (0 73)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit


LogicTile_1_4

 (5 12)  (23 76)  (23 76)  routing T_1_4.sp4_v_t_44 <X> T_1_4.sp4_h_r_9


LogicTile_2_4

 (22 0)  (94 64)  (94 64)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (96 64)  (96 64)  routing T_2_4.top_op_3 <X> T_2_4.lc_trk_g0_3
 (27 0)  (99 64)  (99 64)  routing T_2_4.lc_trk_g3_6 <X> T_2_4.wire_logic_cluster/lc_0/in_1
 (28 0)  (100 64)  (100 64)  routing T_2_4.lc_trk_g3_6 <X> T_2_4.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 64)  (101 64)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (102 64)  (102 64)  routing T_2_4.lc_trk_g3_6 <X> T_2_4.wire_logic_cluster/lc_0/in_1
 (31 0)  (103 64)  (103 64)  routing T_2_4.lc_trk_g2_7 <X> T_2_4.wire_logic_cluster/lc_0/in_3
 (32 0)  (104 64)  (104 64)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (105 64)  (105 64)  routing T_2_4.lc_trk_g2_7 <X> T_2_4.wire_logic_cluster/lc_0/in_3
 (14 1)  (86 65)  (86 65)  routing T_2_4.top_op_0 <X> T_2_4.lc_trk_g0_0
 (15 1)  (87 65)  (87 65)  routing T_2_4.top_op_0 <X> T_2_4.lc_trk_g0_0
 (17 1)  (89 65)  (89 65)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (21 1)  (93 65)  (93 65)  routing T_2_4.top_op_3 <X> T_2_4.lc_trk_g0_3
 (22 1)  (94 65)  (94 65)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (95 65)  (95 65)  routing T_2_4.sp4_v_b_18 <X> T_2_4.lc_trk_g0_2
 (24 1)  (96 65)  (96 65)  routing T_2_4.sp4_v_b_18 <X> T_2_4.lc_trk_g0_2
 (26 1)  (98 65)  (98 65)  routing T_2_4.lc_trk_g2_2 <X> T_2_4.wire_logic_cluster/lc_0/in_0
 (28 1)  (100 65)  (100 65)  routing T_2_4.lc_trk_g2_2 <X> T_2_4.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 65)  (101 65)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (102 65)  (102 65)  routing T_2_4.lc_trk_g3_6 <X> T_2_4.wire_logic_cluster/lc_0/in_1
 (31 1)  (103 65)  (103 65)  routing T_2_4.lc_trk_g2_7 <X> T_2_4.wire_logic_cluster/lc_0/in_3
 (32 1)  (104 65)  (104 65)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (105 65)  (105 65)  routing T_2_4.lc_trk_g3_3 <X> T_2_4.input_2_0
 (34 1)  (106 65)  (106 65)  routing T_2_4.lc_trk_g3_3 <X> T_2_4.input_2_0
 (35 1)  (107 65)  (107 65)  routing T_2_4.lc_trk_g3_3 <X> T_2_4.input_2_0
 (38 1)  (110 65)  (110 65)  LC_0 Logic Functioning bit
 (0 2)  (72 66)  (72 66)  routing T_2_4.glb_netwk_3 <X> T_2_4.wire_logic_cluster/lc_7/clk
 (2 2)  (74 66)  (74 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (72 67)  (72 67)  routing T_2_4.glb_netwk_3 <X> T_2_4.wire_logic_cluster/lc_7/clk
 (12 4)  (84 68)  (84 68)  routing T_2_4.sp4_v_b_5 <X> T_2_4.sp4_h_r_5
 (27 4)  (99 68)  (99 68)  routing T_2_4.lc_trk_g3_6 <X> T_2_4.wire_logic_cluster/lc_2/in_1
 (28 4)  (100 68)  (100 68)  routing T_2_4.lc_trk_g3_6 <X> T_2_4.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 68)  (101 68)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (102 68)  (102 68)  routing T_2_4.lc_trk_g3_6 <X> T_2_4.wire_logic_cluster/lc_2/in_1
 (31 4)  (103 68)  (103 68)  routing T_2_4.lc_trk_g2_7 <X> T_2_4.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 68)  (104 68)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 68)  (105 68)  routing T_2_4.lc_trk_g2_7 <X> T_2_4.wire_logic_cluster/lc_2/in_3
 (36 4)  (108 68)  (108 68)  LC_2 Logic Functioning bit
 (37 4)  (109 68)  (109 68)  LC_2 Logic Functioning bit
 (38 4)  (110 68)  (110 68)  LC_2 Logic Functioning bit
 (42 4)  (114 68)  (114 68)  LC_2 Logic Functioning bit
 (43 4)  (115 68)  (115 68)  LC_2 Logic Functioning bit
 (11 5)  (83 69)  (83 69)  routing T_2_4.sp4_v_b_5 <X> T_2_4.sp4_h_r_5
 (26 5)  (98 69)  (98 69)  routing T_2_4.lc_trk_g2_2 <X> T_2_4.wire_logic_cluster/lc_2/in_0
 (28 5)  (100 69)  (100 69)  routing T_2_4.lc_trk_g2_2 <X> T_2_4.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 69)  (101 69)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (102 69)  (102 69)  routing T_2_4.lc_trk_g3_6 <X> T_2_4.wire_logic_cluster/lc_2/in_1
 (31 5)  (103 69)  (103 69)  routing T_2_4.lc_trk_g2_7 <X> T_2_4.wire_logic_cluster/lc_2/in_3
 (32 5)  (104 69)  (104 69)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (105 69)  (105 69)  routing T_2_4.lc_trk_g3_3 <X> T_2_4.input_2_2
 (34 5)  (106 69)  (106 69)  routing T_2_4.lc_trk_g3_3 <X> T_2_4.input_2_2
 (35 5)  (107 69)  (107 69)  routing T_2_4.lc_trk_g3_3 <X> T_2_4.input_2_2
 (36 5)  (108 69)  (108 69)  LC_2 Logic Functioning bit
 (37 5)  (109 69)  (109 69)  LC_2 Logic Functioning bit
 (38 5)  (110 69)  (110 69)  LC_2 Logic Functioning bit
 (39 5)  (111 69)  (111 69)  LC_2 Logic Functioning bit
 (40 5)  (112 69)  (112 69)  LC_2 Logic Functioning bit
 (42 5)  (114 69)  (114 69)  LC_2 Logic Functioning bit
 (43 5)  (115 69)  (115 69)  LC_2 Logic Functioning bit
 (11 6)  (83 70)  (83 70)  routing T_2_4.sp4_h_l_37 <X> T_2_4.sp4_v_t_40
 (17 6)  (89 70)  (89 70)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (90 70)  (90 70)  routing T_2_4.wire_logic_cluster/lc_5/out <X> T_2_4.lc_trk_g1_5
 (31 6)  (103 70)  (103 70)  routing T_2_4.lc_trk_g1_5 <X> T_2_4.wire_logic_cluster/lc_3/in_3
 (32 6)  (104 70)  (104 70)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (106 70)  (106 70)  routing T_2_4.lc_trk_g1_5 <X> T_2_4.wire_logic_cluster/lc_3/in_3
 (38 6)  (110 70)  (110 70)  LC_3 Logic Functioning bit
 (40 6)  (112 70)  (112 70)  LC_3 Logic Functioning bit
 (41 6)  (113 70)  (113 70)  LC_3 Logic Functioning bit
 (47 6)  (119 70)  (119 70)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (122 70)  (122 70)  Cascade bit: LH_LC03_inmux02_5

 (2 7)  (74 71)  (74 71)  Column buffer control bit: LH_colbuf_cntl_3

 (26 7)  (98 71)  (98 71)  routing T_2_4.lc_trk_g3_2 <X> T_2_4.wire_logic_cluster/lc_3/in_0
 (27 7)  (99 71)  (99 71)  routing T_2_4.lc_trk_g3_2 <X> T_2_4.wire_logic_cluster/lc_3/in_0
 (28 7)  (100 71)  (100 71)  routing T_2_4.lc_trk_g3_2 <X> T_2_4.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 71)  (101 71)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (39 7)  (111 71)  (111 71)  LC_3 Logic Functioning bit
 (40 7)  (112 71)  (112 71)  LC_3 Logic Functioning bit
 (41 7)  (113 71)  (113 71)  LC_3 Logic Functioning bit
 (22 8)  (94 72)  (94 72)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (96 72)  (96 72)  routing T_2_4.tnl_op_3 <X> T_2_4.lc_trk_g2_3
 (28 8)  (100 72)  (100 72)  routing T_2_4.lc_trk_g2_7 <X> T_2_4.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 72)  (101 72)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 72)  (102 72)  routing T_2_4.lc_trk_g2_7 <X> T_2_4.wire_logic_cluster/lc_4/in_1
 (32 8)  (104 72)  (104 72)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (41 8)  (113 72)  (113 72)  LC_4 Logic Functioning bit
 (43 8)  (115 72)  (115 72)  LC_4 Logic Functioning bit
 (47 8)  (119 72)  (119 72)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (21 9)  (93 73)  (93 73)  routing T_2_4.tnl_op_3 <X> T_2_4.lc_trk_g2_3
 (22 9)  (94 73)  (94 73)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (96 73)  (96 73)  routing T_2_4.tnl_op_2 <X> T_2_4.lc_trk_g2_2
 (25 9)  (97 73)  (97 73)  routing T_2_4.tnl_op_2 <X> T_2_4.lc_trk_g2_2
 (30 9)  (102 73)  (102 73)  routing T_2_4.lc_trk_g2_7 <X> T_2_4.wire_logic_cluster/lc_4/in_1
 (31 9)  (103 73)  (103 73)  routing T_2_4.lc_trk_g0_3 <X> T_2_4.wire_logic_cluster/lc_4/in_3
 (41 9)  (113 73)  (113 73)  LC_4 Logic Functioning bit
 (43 9)  (115 73)  (115 73)  LC_4 Logic Functioning bit
 (21 10)  (93 74)  (93 74)  routing T_2_4.wire_logic_cluster/lc_7/out <X> T_2_4.lc_trk_g2_7
 (22 10)  (94 74)  (94 74)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (98 74)  (98 74)  routing T_2_4.lc_trk_g2_7 <X> T_2_4.wire_logic_cluster/lc_5/in_0
 (28 10)  (100 74)  (100 74)  routing T_2_4.lc_trk_g2_6 <X> T_2_4.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 74)  (101 74)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 74)  (102 74)  routing T_2_4.lc_trk_g2_6 <X> T_2_4.wire_logic_cluster/lc_5/in_1
 (32 10)  (104 74)  (104 74)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (105 74)  (105 74)  routing T_2_4.lc_trk_g2_2 <X> T_2_4.wire_logic_cluster/lc_5/in_3
 (40 10)  (112 74)  (112 74)  LC_5 Logic Functioning bit
 (22 11)  (94 75)  (94 75)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (96 75)  (96 75)  routing T_2_4.tnl_op_6 <X> T_2_4.lc_trk_g2_6
 (25 11)  (97 75)  (97 75)  routing T_2_4.tnl_op_6 <X> T_2_4.lc_trk_g2_6
 (26 11)  (98 75)  (98 75)  routing T_2_4.lc_trk_g2_7 <X> T_2_4.wire_logic_cluster/lc_5/in_0
 (28 11)  (100 75)  (100 75)  routing T_2_4.lc_trk_g2_7 <X> T_2_4.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 75)  (101 75)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (102 75)  (102 75)  routing T_2_4.lc_trk_g2_6 <X> T_2_4.wire_logic_cluster/lc_5/in_1
 (31 11)  (103 75)  (103 75)  routing T_2_4.lc_trk_g2_2 <X> T_2_4.wire_logic_cluster/lc_5/in_3
 (32 11)  (104 75)  (104 75)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (105 75)  (105 75)  routing T_2_4.lc_trk_g2_3 <X> T_2_4.input_2_5
 (35 11)  (107 75)  (107 75)  routing T_2_4.lc_trk_g2_3 <X> T_2_4.input_2_5
 (51 11)  (123 75)  (123 75)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (22 12)  (94 76)  (94 76)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (96 76)  (96 76)  routing T_2_4.tnl_op_3 <X> T_2_4.lc_trk_g3_3
 (28 12)  (100 76)  (100 76)  routing T_2_4.lc_trk_g2_7 <X> T_2_4.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 76)  (101 76)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 76)  (102 76)  routing T_2_4.lc_trk_g2_7 <X> T_2_4.wire_logic_cluster/lc_6/in_1
 (32 12)  (104 76)  (104 76)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (105 76)  (105 76)  routing T_2_4.lc_trk_g3_2 <X> T_2_4.wire_logic_cluster/lc_6/in_3
 (34 12)  (106 76)  (106 76)  routing T_2_4.lc_trk_g3_2 <X> T_2_4.wire_logic_cluster/lc_6/in_3
 (38 12)  (110 76)  (110 76)  LC_6 Logic Functioning bit
 (41 12)  (113 76)  (113 76)  LC_6 Logic Functioning bit
 (42 12)  (114 76)  (114 76)  LC_6 Logic Functioning bit
 (50 12)  (122 76)  (122 76)  Cascade bit: LH_LC06_inmux02_5

 (21 13)  (93 77)  (93 77)  routing T_2_4.tnl_op_3 <X> T_2_4.lc_trk_g3_3
 (22 13)  (94 77)  (94 77)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (95 77)  (95 77)  routing T_2_4.sp4_v_b_42 <X> T_2_4.lc_trk_g3_2
 (24 13)  (96 77)  (96 77)  routing T_2_4.sp4_v_b_42 <X> T_2_4.lc_trk_g3_2
 (30 13)  (102 77)  (102 77)  routing T_2_4.lc_trk_g2_7 <X> T_2_4.wire_logic_cluster/lc_6/in_1
 (31 13)  (103 77)  (103 77)  routing T_2_4.lc_trk_g3_2 <X> T_2_4.wire_logic_cluster/lc_6/in_3
 (38 13)  (110 77)  (110 77)  LC_6 Logic Functioning bit
 (41 13)  (113 77)  (113 77)  LC_6 Logic Functioning bit
 (42 13)  (114 77)  (114 77)  LC_6 Logic Functioning bit
 (29 14)  (101 78)  (101 78)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (104 78)  (104 78)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (39 14)  (111 78)  (111 78)  LC_7 Logic Functioning bit
 (45 14)  (117 78)  (117 78)  LC_7 Logic Functioning bit
 (50 14)  (122 78)  (122 78)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (94 79)  (94 79)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (96 79)  (96 79)  routing T_2_4.tnl_op_6 <X> T_2_4.lc_trk_g3_6
 (25 15)  (97 79)  (97 79)  routing T_2_4.tnl_op_6 <X> T_2_4.lc_trk_g3_6
 (31 15)  (103 79)  (103 79)  routing T_2_4.lc_trk_g0_2 <X> T_2_4.wire_logic_cluster/lc_7/in_3
 (39 15)  (111 79)  (111 79)  LC_7 Logic Functioning bit


RAM_Tile_3_4

 (8 7)  (134 71)  (134 71)  routing T_3_4.sp4_v_b_1 <X> T_3_4.sp4_v_t_41
 (10 7)  (136 71)  (136 71)  routing T_3_4.sp4_v_b_1 <X> T_3_4.sp4_v_t_41


LogicTile_4_4

 (0 0)  (168 64)  (168 64)  Negative Clock bit

 (15 0)  (183 64)  (183 64)  routing T_4_4.sp4_h_r_9 <X> T_4_4.lc_trk_g0_1
 (16 0)  (184 64)  (184 64)  routing T_4_4.sp4_h_r_9 <X> T_4_4.lc_trk_g0_1
 (17 0)  (185 64)  (185 64)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (186 64)  (186 64)  routing T_4_4.sp4_h_r_9 <X> T_4_4.lc_trk_g0_1
 (25 0)  (193 64)  (193 64)  routing T_4_4.wire_logic_cluster/lc_2/out <X> T_4_4.lc_trk_g0_2
 (22 1)  (190 65)  (190 65)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (168 66)  (168 66)  routing T_4_4.glb_netwk_3 <X> T_4_4.wire_logic_cluster/lc_7/clk
 (2 2)  (170 66)  (170 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (182 66)  (182 66)  routing T_4_4.sp4_h_l_9 <X> T_4_4.lc_trk_g0_4
 (22 2)  (190 66)  (190 66)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (192 66)  (192 66)  routing T_4_4.top_op_7 <X> T_4_4.lc_trk_g0_7
 (25 2)  (193 66)  (193 66)  routing T_4_4.sp4_h_l_11 <X> T_4_4.lc_trk_g0_6
 (27 2)  (195 66)  (195 66)  routing T_4_4.lc_trk_g3_3 <X> T_4_4.wire_logic_cluster/lc_1/in_1
 (28 2)  (196 66)  (196 66)  routing T_4_4.lc_trk_g3_3 <X> T_4_4.wire_logic_cluster/lc_1/in_1
 (29 2)  (197 66)  (197 66)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (199 66)  (199 66)  routing T_4_4.lc_trk_g3_5 <X> T_4_4.wire_logic_cluster/lc_1/in_3
 (32 2)  (200 66)  (200 66)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (201 66)  (201 66)  routing T_4_4.lc_trk_g3_5 <X> T_4_4.wire_logic_cluster/lc_1/in_3
 (34 2)  (202 66)  (202 66)  routing T_4_4.lc_trk_g3_5 <X> T_4_4.wire_logic_cluster/lc_1/in_3
 (35 2)  (203 66)  (203 66)  routing T_4_4.lc_trk_g1_4 <X> T_4_4.input_2_1
 (37 2)  (205 66)  (205 66)  LC_1 Logic Functioning bit
 (0 3)  (168 67)  (168 67)  routing T_4_4.glb_netwk_3 <X> T_4_4.wire_logic_cluster/lc_7/clk
 (14 3)  (182 67)  (182 67)  routing T_4_4.sp4_h_l_9 <X> T_4_4.lc_trk_g0_4
 (15 3)  (183 67)  (183 67)  routing T_4_4.sp4_h_l_9 <X> T_4_4.lc_trk_g0_4
 (16 3)  (184 67)  (184 67)  routing T_4_4.sp4_h_l_9 <X> T_4_4.lc_trk_g0_4
 (17 3)  (185 67)  (185 67)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (21 3)  (189 67)  (189 67)  routing T_4_4.top_op_7 <X> T_4_4.lc_trk_g0_7
 (22 3)  (190 67)  (190 67)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (191 67)  (191 67)  routing T_4_4.sp4_h_l_11 <X> T_4_4.lc_trk_g0_6
 (24 3)  (192 67)  (192 67)  routing T_4_4.sp4_h_l_11 <X> T_4_4.lc_trk_g0_6
 (25 3)  (193 67)  (193 67)  routing T_4_4.sp4_h_l_11 <X> T_4_4.lc_trk_g0_6
 (27 3)  (195 67)  (195 67)  routing T_4_4.lc_trk_g3_0 <X> T_4_4.wire_logic_cluster/lc_1/in_0
 (28 3)  (196 67)  (196 67)  routing T_4_4.lc_trk_g3_0 <X> T_4_4.wire_logic_cluster/lc_1/in_0
 (29 3)  (197 67)  (197 67)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (198 67)  (198 67)  routing T_4_4.lc_trk_g3_3 <X> T_4_4.wire_logic_cluster/lc_1/in_1
 (32 3)  (200 67)  (200 67)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (202 67)  (202 67)  routing T_4_4.lc_trk_g1_4 <X> T_4_4.input_2_1
 (36 3)  (204 67)  (204 67)  LC_1 Logic Functioning bit
 (43 3)  (211 67)  (211 67)  LC_1 Logic Functioning bit
 (15 4)  (183 68)  (183 68)  routing T_4_4.sp4_h_r_9 <X> T_4_4.lc_trk_g1_1
 (16 4)  (184 68)  (184 68)  routing T_4_4.sp4_h_r_9 <X> T_4_4.lc_trk_g1_1
 (17 4)  (185 68)  (185 68)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (186 68)  (186 68)  routing T_4_4.sp4_h_r_9 <X> T_4_4.lc_trk_g1_1
 (21 4)  (189 68)  (189 68)  routing T_4_4.sp12_h_r_3 <X> T_4_4.lc_trk_g1_3
 (22 4)  (190 68)  (190 68)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (192 68)  (192 68)  routing T_4_4.sp12_h_r_3 <X> T_4_4.lc_trk_g1_3
 (28 4)  (196 68)  (196 68)  routing T_4_4.lc_trk_g2_7 <X> T_4_4.wire_logic_cluster/lc_2/in_1
 (29 4)  (197 68)  (197 68)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (198 68)  (198 68)  routing T_4_4.lc_trk_g2_7 <X> T_4_4.wire_logic_cluster/lc_2/in_1
 (31 4)  (199 68)  (199 68)  routing T_4_4.lc_trk_g0_7 <X> T_4_4.wire_logic_cluster/lc_2/in_3
 (32 4)  (200 68)  (200 68)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (38 4)  (206 68)  (206 68)  LC_2 Logic Functioning bit
 (41 4)  (209 68)  (209 68)  LC_2 Logic Functioning bit
 (43 4)  (211 68)  (211 68)  LC_2 Logic Functioning bit
 (45 4)  (213 68)  (213 68)  LC_2 Logic Functioning bit
 (50 4)  (218 68)  (218 68)  Cascade bit: LH_LC02_inmux02_5

 (52 4)  (220 68)  (220 68)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (4 5)  (172 69)  (172 69)  routing T_4_4.sp4_v_t_47 <X> T_4_4.sp4_h_r_3
 (21 5)  (189 69)  (189 69)  routing T_4_4.sp12_h_r_3 <X> T_4_4.lc_trk_g1_3
 (26 5)  (194 69)  (194 69)  routing T_4_4.lc_trk_g0_2 <X> T_4_4.wire_logic_cluster/lc_2/in_0
 (29 5)  (197 69)  (197 69)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (198 69)  (198 69)  routing T_4_4.lc_trk_g2_7 <X> T_4_4.wire_logic_cluster/lc_2/in_1
 (31 5)  (199 69)  (199 69)  routing T_4_4.lc_trk_g0_7 <X> T_4_4.wire_logic_cluster/lc_2/in_3
 (38 5)  (206 69)  (206 69)  LC_2 Logic Functioning bit
 (40 5)  (208 69)  (208 69)  LC_2 Logic Functioning bit
 (42 5)  (210 69)  (210 69)  LC_2 Logic Functioning bit
 (51 5)  (219 69)  (219 69)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (53 5)  (221 69)  (221 69)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (26 6)  (194 70)  (194 70)  routing T_4_4.lc_trk_g2_5 <X> T_4_4.wire_logic_cluster/lc_3/in_0
 (31 6)  (199 70)  (199 70)  routing T_4_4.lc_trk_g2_6 <X> T_4_4.wire_logic_cluster/lc_3/in_3
 (32 6)  (200 70)  (200 70)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (201 70)  (201 70)  routing T_4_4.lc_trk_g2_6 <X> T_4_4.wire_logic_cluster/lc_3/in_3
 (36 6)  (204 70)  (204 70)  LC_3 Logic Functioning bit
 (37 6)  (205 70)  (205 70)  LC_3 Logic Functioning bit
 (38 6)  (206 70)  (206 70)  LC_3 Logic Functioning bit
 (39 6)  (207 70)  (207 70)  LC_3 Logic Functioning bit
 (41 6)  (209 70)  (209 70)  LC_3 Logic Functioning bit
 (43 6)  (211 70)  (211 70)  LC_3 Logic Functioning bit
 (2 7)  (170 71)  (170 71)  Column buffer control bit: LH_colbuf_cntl_3

 (14 7)  (182 71)  (182 71)  routing T_4_4.sp4_h_r_4 <X> T_4_4.lc_trk_g1_4
 (15 7)  (183 71)  (183 71)  routing T_4_4.sp4_h_r_4 <X> T_4_4.lc_trk_g1_4
 (16 7)  (184 71)  (184 71)  routing T_4_4.sp4_h_r_4 <X> T_4_4.lc_trk_g1_4
 (17 7)  (185 71)  (185 71)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (28 7)  (196 71)  (196 71)  routing T_4_4.lc_trk_g2_5 <X> T_4_4.wire_logic_cluster/lc_3/in_0
 (29 7)  (197 71)  (197 71)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (199 71)  (199 71)  routing T_4_4.lc_trk_g2_6 <X> T_4_4.wire_logic_cluster/lc_3/in_3
 (36 7)  (204 71)  (204 71)  LC_3 Logic Functioning bit
 (37 7)  (205 71)  (205 71)  LC_3 Logic Functioning bit
 (38 7)  (206 71)  (206 71)  LC_3 Logic Functioning bit
 (39 7)  (207 71)  (207 71)  LC_3 Logic Functioning bit
 (40 7)  (208 71)  (208 71)  LC_3 Logic Functioning bit
 (42 7)  (210 71)  (210 71)  LC_3 Logic Functioning bit
 (21 8)  (189 72)  (189 72)  routing T_4_4.wire_logic_cluster/lc_3/out <X> T_4_4.lc_trk_g2_3
 (22 8)  (190 72)  (190 72)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (22 9)  (190 73)  (190 73)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (192 73)  (192 73)  routing T_4_4.tnr_op_2 <X> T_4_4.lc_trk_g2_2
 (15 10)  (183 74)  (183 74)  routing T_4_4.rgt_op_5 <X> T_4_4.lc_trk_g2_5
 (17 10)  (185 74)  (185 74)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (186 74)  (186 74)  routing T_4_4.rgt_op_5 <X> T_4_4.lc_trk_g2_5
 (21 10)  (189 74)  (189 74)  routing T_4_4.wire_logic_cluster/lc_7/out <X> T_4_4.lc_trk_g2_7
 (22 10)  (190 74)  (190 74)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (193 74)  (193 74)  routing T_4_4.rgt_op_6 <X> T_4_4.lc_trk_g2_6
 (29 10)  (197 74)  (197 74)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (198 74)  (198 74)  routing T_4_4.lc_trk_g0_4 <X> T_4_4.wire_logic_cluster/lc_5/in_1
 (31 10)  (199 74)  (199 74)  routing T_4_4.lc_trk_g0_6 <X> T_4_4.wire_logic_cluster/lc_5/in_3
 (32 10)  (200 74)  (200 74)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (35 10)  (203 74)  (203 74)  routing T_4_4.lc_trk_g3_6 <X> T_4_4.input_2_5
 (36 10)  (204 74)  (204 74)  LC_5 Logic Functioning bit
 (37 10)  (205 74)  (205 74)  LC_5 Logic Functioning bit
 (38 10)  (206 74)  (206 74)  LC_5 Logic Functioning bit
 (41 10)  (209 74)  (209 74)  LC_5 Logic Functioning bit
 (42 10)  (210 74)  (210 74)  LC_5 Logic Functioning bit
 (43 10)  (211 74)  (211 74)  LC_5 Logic Functioning bit
 (22 11)  (190 75)  (190 75)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (192 75)  (192 75)  routing T_4_4.rgt_op_6 <X> T_4_4.lc_trk_g2_6
 (29 11)  (197 75)  (197 75)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (199 75)  (199 75)  routing T_4_4.lc_trk_g0_6 <X> T_4_4.wire_logic_cluster/lc_5/in_3
 (32 11)  (200 75)  (200 75)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (201 75)  (201 75)  routing T_4_4.lc_trk_g3_6 <X> T_4_4.input_2_5
 (34 11)  (202 75)  (202 75)  routing T_4_4.lc_trk_g3_6 <X> T_4_4.input_2_5
 (35 11)  (203 75)  (203 75)  routing T_4_4.lc_trk_g3_6 <X> T_4_4.input_2_5
 (36 11)  (204 75)  (204 75)  LC_5 Logic Functioning bit
 (37 11)  (205 75)  (205 75)  LC_5 Logic Functioning bit
 (38 11)  (206 75)  (206 75)  LC_5 Logic Functioning bit
 (39 11)  (207 75)  (207 75)  LC_5 Logic Functioning bit
 (40 11)  (208 75)  (208 75)  LC_5 Logic Functioning bit
 (43 11)  (211 75)  (211 75)  LC_5 Logic Functioning bit
 (22 12)  (190 76)  (190 76)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (191 76)  (191 76)  routing T_4_4.sp12_v_b_19 <X> T_4_4.lc_trk_g3_3
 (25 12)  (193 76)  (193 76)  routing T_4_4.sp4_v_t_23 <X> T_4_4.lc_trk_g3_2
 (28 12)  (196 76)  (196 76)  routing T_4_4.lc_trk_g2_3 <X> T_4_4.wire_logic_cluster/lc_6/in_1
 (29 12)  (197 76)  (197 76)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (200 76)  (200 76)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (201 76)  (201 76)  routing T_4_4.lc_trk_g3_2 <X> T_4_4.wire_logic_cluster/lc_6/in_3
 (34 12)  (202 76)  (202 76)  routing T_4_4.lc_trk_g3_2 <X> T_4_4.wire_logic_cluster/lc_6/in_3
 (50 12)  (218 76)  (218 76)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (182 77)  (182 77)  routing T_4_4.sp4_r_v_b_40 <X> T_4_4.lc_trk_g3_0
 (17 13)  (185 77)  (185 77)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (21 13)  (189 77)  (189 77)  routing T_4_4.sp12_v_b_19 <X> T_4_4.lc_trk_g3_3
 (22 13)  (190 77)  (190 77)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (191 77)  (191 77)  routing T_4_4.sp4_v_t_23 <X> T_4_4.lc_trk_g3_2
 (25 13)  (193 77)  (193 77)  routing T_4_4.sp4_v_t_23 <X> T_4_4.lc_trk_g3_2
 (26 13)  (194 77)  (194 77)  routing T_4_4.lc_trk_g2_2 <X> T_4_4.wire_logic_cluster/lc_6/in_0
 (28 13)  (196 77)  (196 77)  routing T_4_4.lc_trk_g2_2 <X> T_4_4.wire_logic_cluster/lc_6/in_0
 (29 13)  (197 77)  (197 77)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (198 77)  (198 77)  routing T_4_4.lc_trk_g2_3 <X> T_4_4.wire_logic_cluster/lc_6/in_1
 (31 13)  (199 77)  (199 77)  routing T_4_4.lc_trk_g3_2 <X> T_4_4.wire_logic_cluster/lc_6/in_3
 (40 13)  (208 77)  (208 77)  LC_6 Logic Functioning bit
 (15 14)  (183 78)  (183 78)  routing T_4_4.tnr_op_5 <X> T_4_4.lc_trk_g3_5
 (17 14)  (185 78)  (185 78)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (25 14)  (193 78)  (193 78)  routing T_4_4.sp4_v_b_30 <X> T_4_4.lc_trk_g3_6
 (27 14)  (195 78)  (195 78)  routing T_4_4.lc_trk_g1_1 <X> T_4_4.wire_logic_cluster/lc_7/in_1
 (29 14)  (197 78)  (197 78)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (200 78)  (200 78)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (202 78)  (202 78)  routing T_4_4.lc_trk_g1_3 <X> T_4_4.wire_logic_cluster/lc_7/in_3
 (39 14)  (207 78)  (207 78)  LC_7 Logic Functioning bit
 (40 14)  (208 78)  (208 78)  LC_7 Logic Functioning bit
 (41 14)  (209 78)  (209 78)  LC_7 Logic Functioning bit
 (50 14)  (218 78)  (218 78)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (190 79)  (190 79)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (191 79)  (191 79)  routing T_4_4.sp4_v_b_30 <X> T_4_4.lc_trk_g3_6
 (26 15)  (194 79)  (194 79)  routing T_4_4.lc_trk_g3_2 <X> T_4_4.wire_logic_cluster/lc_7/in_0
 (27 15)  (195 79)  (195 79)  routing T_4_4.lc_trk_g3_2 <X> T_4_4.wire_logic_cluster/lc_7/in_0
 (28 15)  (196 79)  (196 79)  routing T_4_4.lc_trk_g3_2 <X> T_4_4.wire_logic_cluster/lc_7/in_0
 (29 15)  (197 79)  (197 79)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (199 79)  (199 79)  routing T_4_4.lc_trk_g1_3 <X> T_4_4.wire_logic_cluster/lc_7/in_3
 (38 15)  (206 79)  (206 79)  LC_7 Logic Functioning bit
 (39 15)  (207 79)  (207 79)  LC_7 Logic Functioning bit
 (40 15)  (208 79)  (208 79)  LC_7 Logic Functioning bit
 (41 15)  (209 79)  (209 79)  LC_7 Logic Functioning bit


LogicTile_5_4

 (0 0)  (222 64)  (222 64)  Negative Clock bit

 (28 0)  (250 64)  (250 64)  routing T_5_4.lc_trk_g2_5 <X> T_5_4.wire_logic_cluster/lc_0/in_1
 (29 0)  (251 64)  (251 64)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (252 64)  (252 64)  routing T_5_4.lc_trk_g2_5 <X> T_5_4.wire_logic_cluster/lc_0/in_1
 (32 0)  (254 64)  (254 64)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (258 64)  (258 64)  LC_0 Logic Functioning bit
 (37 0)  (259 64)  (259 64)  LC_0 Logic Functioning bit
 (38 0)  (260 64)  (260 64)  LC_0 Logic Functioning bit
 (39 0)  (261 64)  (261 64)  LC_0 Logic Functioning bit
 (44 0)  (266 64)  (266 64)  LC_0 Logic Functioning bit
 (40 1)  (262 65)  (262 65)  LC_0 Logic Functioning bit
 (41 1)  (263 65)  (263 65)  LC_0 Logic Functioning bit
 (42 1)  (264 65)  (264 65)  LC_0 Logic Functioning bit
 (43 1)  (265 65)  (265 65)  LC_0 Logic Functioning bit
 (48 1)  (270 65)  (270 65)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (50 1)  (272 65)  (272 65)  Carry_In_Mux bit 

 (0 2)  (222 66)  (222 66)  routing T_5_4.glb_netwk_3 <X> T_5_4.wire_logic_cluster/lc_7/clk
 (2 2)  (224 66)  (224 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (249 66)  (249 66)  routing T_5_4.lc_trk_g3_5 <X> T_5_4.wire_logic_cluster/lc_1/in_1
 (28 2)  (250 66)  (250 66)  routing T_5_4.lc_trk_g3_5 <X> T_5_4.wire_logic_cluster/lc_1/in_1
 (29 2)  (251 66)  (251 66)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (252 66)  (252 66)  routing T_5_4.lc_trk_g3_5 <X> T_5_4.wire_logic_cluster/lc_1/in_1
 (32 2)  (254 66)  (254 66)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (258 66)  (258 66)  LC_1 Logic Functioning bit
 (37 2)  (259 66)  (259 66)  LC_1 Logic Functioning bit
 (38 2)  (260 66)  (260 66)  LC_1 Logic Functioning bit
 (39 2)  (261 66)  (261 66)  LC_1 Logic Functioning bit
 (44 2)  (266 66)  (266 66)  LC_1 Logic Functioning bit
 (0 3)  (222 67)  (222 67)  routing T_5_4.glb_netwk_3 <X> T_5_4.wire_logic_cluster/lc_7/clk
 (40 3)  (262 67)  (262 67)  LC_1 Logic Functioning bit
 (41 3)  (263 67)  (263 67)  LC_1 Logic Functioning bit
 (42 3)  (264 67)  (264 67)  LC_1 Logic Functioning bit
 (43 3)  (265 67)  (265 67)  LC_1 Logic Functioning bit
 (47 3)  (269 67)  (269 67)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (0 4)  (222 68)  (222 68)  routing T_5_4.lc_trk_g3_3 <X> T_5_4.wire_logic_cluster/lc_7/cen
 (1 4)  (223 68)  (223 68)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (26 4)  (248 68)  (248 68)  routing T_5_4.lc_trk_g3_7 <X> T_5_4.wire_logic_cluster/lc_2/in_0
 (27 4)  (249 68)  (249 68)  routing T_5_4.lc_trk_g1_4 <X> T_5_4.wire_logic_cluster/lc_2/in_1
 (29 4)  (251 68)  (251 68)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (252 68)  (252 68)  routing T_5_4.lc_trk_g1_4 <X> T_5_4.wire_logic_cluster/lc_2/in_1
 (32 4)  (254 68)  (254 68)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (259 68)  (259 68)  LC_2 Logic Functioning bit
 (39 4)  (261 68)  (261 68)  LC_2 Logic Functioning bit
 (44 4)  (266 68)  (266 68)  LC_2 Logic Functioning bit
 (45 4)  (267 68)  (267 68)  LC_2 Logic Functioning bit
 (46 4)  (268 68)  (268 68)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (0 5)  (222 69)  (222 69)  routing T_5_4.lc_trk_g3_3 <X> T_5_4.wire_logic_cluster/lc_7/cen
 (1 5)  (223 69)  (223 69)  routing T_5_4.lc_trk_g3_3 <X> T_5_4.wire_logic_cluster/lc_7/cen
 (26 5)  (248 69)  (248 69)  routing T_5_4.lc_trk_g3_7 <X> T_5_4.wire_logic_cluster/lc_2/in_0
 (27 5)  (249 69)  (249 69)  routing T_5_4.lc_trk_g3_7 <X> T_5_4.wire_logic_cluster/lc_2/in_0
 (28 5)  (250 69)  (250 69)  routing T_5_4.lc_trk_g3_7 <X> T_5_4.wire_logic_cluster/lc_2/in_0
 (29 5)  (251 69)  (251 69)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (41 5)  (263 69)  (263 69)  LC_2 Logic Functioning bit
 (43 5)  (265 69)  (265 69)  LC_2 Logic Functioning bit
 (51 5)  (273 69)  (273 69)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (53 5)  (275 69)  (275 69)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (14 6)  (236 70)  (236 70)  routing T_5_4.sp4_h_l_9 <X> T_5_4.lc_trk_g1_4
 (17 6)  (239 70)  (239 70)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (240 70)  (240 70)  routing T_5_4.wire_logic_cluster/lc_5/out <X> T_5_4.lc_trk_g1_5
 (21 6)  (243 70)  (243 70)  routing T_5_4.wire_logic_cluster/lc_7/out <X> T_5_4.lc_trk_g1_7
 (22 6)  (244 70)  (244 70)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (247 70)  (247 70)  routing T_5_4.wire_logic_cluster/lc_6/out <X> T_5_4.lc_trk_g1_6
 (27 6)  (249 70)  (249 70)  routing T_5_4.lc_trk_g3_1 <X> T_5_4.wire_logic_cluster/lc_3/in_1
 (28 6)  (250 70)  (250 70)  routing T_5_4.lc_trk_g3_1 <X> T_5_4.wire_logic_cluster/lc_3/in_1
 (29 6)  (251 70)  (251 70)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (254 70)  (254 70)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (258 70)  (258 70)  LC_3 Logic Functioning bit
 (37 6)  (259 70)  (259 70)  LC_3 Logic Functioning bit
 (38 6)  (260 70)  (260 70)  LC_3 Logic Functioning bit
 (39 6)  (261 70)  (261 70)  LC_3 Logic Functioning bit
 (44 6)  (266 70)  (266 70)  LC_3 Logic Functioning bit
 (2 7)  (224 71)  (224 71)  Column buffer control bit: LH_colbuf_cntl_3

 (14 7)  (236 71)  (236 71)  routing T_5_4.sp4_h_l_9 <X> T_5_4.lc_trk_g1_4
 (15 7)  (237 71)  (237 71)  routing T_5_4.sp4_h_l_9 <X> T_5_4.lc_trk_g1_4
 (16 7)  (238 71)  (238 71)  routing T_5_4.sp4_h_l_9 <X> T_5_4.lc_trk_g1_4
 (17 7)  (239 71)  (239 71)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (22 7)  (244 71)  (244 71)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (40 7)  (262 71)  (262 71)  LC_3 Logic Functioning bit
 (41 7)  (263 71)  (263 71)  LC_3 Logic Functioning bit
 (42 7)  (264 71)  (264 71)  LC_3 Logic Functioning bit
 (43 7)  (265 71)  (265 71)  LC_3 Logic Functioning bit
 (48 7)  (270 71)  (270 71)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (26 8)  (248 72)  (248 72)  routing T_5_4.lc_trk_g3_7 <X> T_5_4.wire_logic_cluster/lc_4/in_0
 (27 8)  (249 72)  (249 72)  routing T_5_4.lc_trk_g3_4 <X> T_5_4.wire_logic_cluster/lc_4/in_1
 (28 8)  (250 72)  (250 72)  routing T_5_4.lc_trk_g3_4 <X> T_5_4.wire_logic_cluster/lc_4/in_1
 (29 8)  (251 72)  (251 72)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (252 72)  (252 72)  routing T_5_4.lc_trk_g3_4 <X> T_5_4.wire_logic_cluster/lc_4/in_1
 (32 8)  (254 72)  (254 72)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (259 72)  (259 72)  LC_4 Logic Functioning bit
 (39 8)  (261 72)  (261 72)  LC_4 Logic Functioning bit
 (44 8)  (266 72)  (266 72)  LC_4 Logic Functioning bit
 (45 8)  (267 72)  (267 72)  LC_4 Logic Functioning bit
 (26 9)  (248 73)  (248 73)  routing T_5_4.lc_trk_g3_7 <X> T_5_4.wire_logic_cluster/lc_4/in_0
 (27 9)  (249 73)  (249 73)  routing T_5_4.lc_trk_g3_7 <X> T_5_4.wire_logic_cluster/lc_4/in_0
 (28 9)  (250 73)  (250 73)  routing T_5_4.lc_trk_g3_7 <X> T_5_4.wire_logic_cluster/lc_4/in_0
 (29 9)  (251 73)  (251 73)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (41 9)  (263 73)  (263 73)  LC_4 Logic Functioning bit
 (43 9)  (265 73)  (265 73)  LC_4 Logic Functioning bit
 (17 10)  (239 74)  (239 74)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (21 10)  (243 74)  (243 74)  routing T_5_4.rgt_op_7 <X> T_5_4.lc_trk_g2_7
 (22 10)  (244 74)  (244 74)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (246 74)  (246 74)  routing T_5_4.rgt_op_7 <X> T_5_4.lc_trk_g2_7
 (26 10)  (248 74)  (248 74)  routing T_5_4.lc_trk_g2_7 <X> T_5_4.wire_logic_cluster/lc_5/in_0
 (27 10)  (249 74)  (249 74)  routing T_5_4.lc_trk_g1_5 <X> T_5_4.wire_logic_cluster/lc_5/in_1
 (29 10)  (251 74)  (251 74)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (252 74)  (252 74)  routing T_5_4.lc_trk_g1_5 <X> T_5_4.wire_logic_cluster/lc_5/in_1
 (32 10)  (254 74)  (254 74)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (259 74)  (259 74)  LC_5 Logic Functioning bit
 (39 10)  (261 74)  (261 74)  LC_5 Logic Functioning bit
 (44 10)  (266 74)  (266 74)  LC_5 Logic Functioning bit
 (45 10)  (267 74)  (267 74)  LC_5 Logic Functioning bit
 (26 11)  (248 75)  (248 75)  routing T_5_4.lc_trk_g2_7 <X> T_5_4.wire_logic_cluster/lc_5/in_0
 (28 11)  (250 75)  (250 75)  routing T_5_4.lc_trk_g2_7 <X> T_5_4.wire_logic_cluster/lc_5/in_0
 (29 11)  (251 75)  (251 75)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (41 11)  (263 75)  (263 75)  LC_5 Logic Functioning bit
 (43 11)  (265 75)  (265 75)  LC_5 Logic Functioning bit
 (15 12)  (237 76)  (237 76)  routing T_5_4.sp4_h_r_33 <X> T_5_4.lc_trk_g3_1
 (16 12)  (238 76)  (238 76)  routing T_5_4.sp4_h_r_33 <X> T_5_4.lc_trk_g3_1
 (17 12)  (239 76)  (239 76)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (240 76)  (240 76)  routing T_5_4.sp4_h_r_33 <X> T_5_4.lc_trk_g3_1
 (22 12)  (244 76)  (244 76)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (26 12)  (248 76)  (248 76)  routing T_5_4.lc_trk_g3_7 <X> T_5_4.wire_logic_cluster/lc_6/in_0
 (27 12)  (249 76)  (249 76)  routing T_5_4.lc_trk_g1_6 <X> T_5_4.wire_logic_cluster/lc_6/in_1
 (29 12)  (251 76)  (251 76)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (252 76)  (252 76)  routing T_5_4.lc_trk_g1_6 <X> T_5_4.wire_logic_cluster/lc_6/in_1
 (32 12)  (254 76)  (254 76)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (259 76)  (259 76)  LC_6 Logic Functioning bit
 (39 12)  (261 76)  (261 76)  LC_6 Logic Functioning bit
 (44 12)  (266 76)  (266 76)  LC_6 Logic Functioning bit
 (45 12)  (267 76)  (267 76)  LC_6 Logic Functioning bit
 (6 13)  (228 77)  (228 77)  routing T_5_4.sp4_h_l_44 <X> T_5_4.sp4_h_r_9
 (26 13)  (248 77)  (248 77)  routing T_5_4.lc_trk_g3_7 <X> T_5_4.wire_logic_cluster/lc_6/in_0
 (27 13)  (249 77)  (249 77)  routing T_5_4.lc_trk_g3_7 <X> T_5_4.wire_logic_cluster/lc_6/in_0
 (28 13)  (250 77)  (250 77)  routing T_5_4.lc_trk_g3_7 <X> T_5_4.wire_logic_cluster/lc_6/in_0
 (29 13)  (251 77)  (251 77)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (252 77)  (252 77)  routing T_5_4.lc_trk_g1_6 <X> T_5_4.wire_logic_cluster/lc_6/in_1
 (41 13)  (263 77)  (263 77)  LC_6 Logic Functioning bit
 (43 13)  (265 77)  (265 77)  LC_6 Logic Functioning bit
 (14 14)  (236 78)  (236 78)  routing T_5_4.wire_logic_cluster/lc_4/out <X> T_5_4.lc_trk_g3_4
 (15 14)  (237 78)  (237 78)  routing T_5_4.sp4_h_l_16 <X> T_5_4.lc_trk_g3_5
 (16 14)  (238 78)  (238 78)  routing T_5_4.sp4_h_l_16 <X> T_5_4.lc_trk_g3_5
 (17 14)  (239 78)  (239 78)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (21 14)  (243 78)  (243 78)  routing T_5_4.rgt_op_7 <X> T_5_4.lc_trk_g3_7
 (22 14)  (244 78)  (244 78)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (246 78)  (246 78)  routing T_5_4.rgt_op_7 <X> T_5_4.lc_trk_g3_7
 (26 14)  (248 78)  (248 78)  routing T_5_4.lc_trk_g2_7 <X> T_5_4.wire_logic_cluster/lc_7/in_0
 (27 14)  (249 78)  (249 78)  routing T_5_4.lc_trk_g1_7 <X> T_5_4.wire_logic_cluster/lc_7/in_1
 (29 14)  (251 78)  (251 78)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (252 78)  (252 78)  routing T_5_4.lc_trk_g1_7 <X> T_5_4.wire_logic_cluster/lc_7/in_1
 (32 14)  (254 78)  (254 78)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (259 78)  (259 78)  LC_7 Logic Functioning bit
 (39 14)  (261 78)  (261 78)  LC_7 Logic Functioning bit
 (45 14)  (267 78)  (267 78)  LC_7 Logic Functioning bit
 (17 15)  (239 79)  (239 79)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (240 79)  (240 79)  routing T_5_4.sp4_h_l_16 <X> T_5_4.lc_trk_g3_5
 (26 15)  (248 79)  (248 79)  routing T_5_4.lc_trk_g2_7 <X> T_5_4.wire_logic_cluster/lc_7/in_0
 (28 15)  (250 79)  (250 79)  routing T_5_4.lc_trk_g2_7 <X> T_5_4.wire_logic_cluster/lc_7/in_0
 (29 15)  (251 79)  (251 79)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (252 79)  (252 79)  routing T_5_4.lc_trk_g1_7 <X> T_5_4.wire_logic_cluster/lc_7/in_1
 (41 15)  (263 79)  (263 79)  LC_7 Logic Functioning bit
 (43 15)  (265 79)  (265 79)  LC_7 Logic Functioning bit


LogicTile_6_4

 (8 0)  (284 64)  (284 64)  routing T_6_4.sp4_h_l_40 <X> T_6_4.sp4_h_r_1
 (10 0)  (286 64)  (286 64)  routing T_6_4.sp4_h_l_40 <X> T_6_4.sp4_h_r_1
 (21 0)  (297 64)  (297 64)  routing T_6_4.wire_logic_cluster/lc_3/out <X> T_6_4.lc_trk_g0_3
 (22 0)  (298 64)  (298 64)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (28 0)  (304 64)  (304 64)  routing T_6_4.lc_trk_g2_3 <X> T_6_4.wire_logic_cluster/lc_0/in_1
 (29 0)  (305 64)  (305 64)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (308 64)  (308 64)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (309 64)  (309 64)  routing T_6_4.lc_trk_g3_0 <X> T_6_4.wire_logic_cluster/lc_0/in_3
 (34 0)  (310 64)  (310 64)  routing T_6_4.lc_trk_g3_0 <X> T_6_4.wire_logic_cluster/lc_0/in_3
 (35 0)  (311 64)  (311 64)  routing T_6_4.lc_trk_g3_7 <X> T_6_4.input_2_0
 (43 0)  (319 64)  (319 64)  LC_0 Logic Functioning bit
 (16 1)  (292 65)  (292 65)  routing T_6_4.sp12_h_r_8 <X> T_6_4.lc_trk_g0_0
 (17 1)  (293 65)  (293 65)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (27 1)  (303 65)  (303 65)  routing T_6_4.lc_trk_g1_1 <X> T_6_4.wire_logic_cluster/lc_0/in_0
 (29 1)  (305 65)  (305 65)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (306 65)  (306 65)  routing T_6_4.lc_trk_g2_3 <X> T_6_4.wire_logic_cluster/lc_0/in_1
 (32 1)  (308 65)  (308 65)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (309 65)  (309 65)  routing T_6_4.lc_trk_g3_7 <X> T_6_4.input_2_0
 (34 1)  (310 65)  (310 65)  routing T_6_4.lc_trk_g3_7 <X> T_6_4.input_2_0
 (35 1)  (311 65)  (311 65)  routing T_6_4.lc_trk_g3_7 <X> T_6_4.input_2_0
 (0 2)  (276 66)  (276 66)  routing T_6_4.glb_netwk_3 <X> T_6_4.wire_logic_cluster/lc_7/clk
 (2 2)  (278 66)  (278 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (276 67)  (276 67)  routing T_6_4.glb_netwk_3 <X> T_6_4.wire_logic_cluster/lc_7/clk
 (22 3)  (298 67)  (298 67)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_21 lc_trk_g0_6
 (23 3)  (299 67)  (299 67)  routing T_6_4.sp12_h_l_21 <X> T_6_4.lc_trk_g0_6
 (25 3)  (301 67)  (301 67)  routing T_6_4.sp12_h_l_21 <X> T_6_4.lc_trk_g0_6
 (15 4)  (291 68)  (291 68)  routing T_6_4.sp4_h_l_4 <X> T_6_4.lc_trk_g1_1
 (16 4)  (292 68)  (292 68)  routing T_6_4.sp4_h_l_4 <X> T_6_4.lc_trk_g1_1
 (17 4)  (293 68)  (293 68)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (294 68)  (294 68)  routing T_6_4.sp4_h_l_4 <X> T_6_4.lc_trk_g1_1
 (18 5)  (294 69)  (294 69)  routing T_6_4.sp4_h_l_4 <X> T_6_4.lc_trk_g1_1
 (14 6)  (290 70)  (290 70)  routing T_6_4.sp4_h_l_9 <X> T_6_4.lc_trk_g1_4
 (26 6)  (302 70)  (302 70)  routing T_6_4.lc_trk_g1_4 <X> T_6_4.wire_logic_cluster/lc_3/in_0
 (29 6)  (305 70)  (305 70)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (307 70)  (307 70)  routing T_6_4.lc_trk_g0_6 <X> T_6_4.wire_logic_cluster/lc_3/in_3
 (32 6)  (308 70)  (308 70)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (312 70)  (312 70)  LC_3 Logic Functioning bit
 (38 6)  (314 70)  (314 70)  LC_3 Logic Functioning bit
 (42 6)  (318 70)  (318 70)  LC_3 Logic Functioning bit
 (43 6)  (319 70)  (319 70)  LC_3 Logic Functioning bit
 (45 6)  (321 70)  (321 70)  LC_3 Logic Functioning bit
 (2 7)  (278 71)  (278 71)  Column buffer control bit: LH_colbuf_cntl_3

 (3 7)  (279 71)  (279 71)  routing T_6_4.sp12_h_l_23 <X> T_6_4.sp12_v_t_23
 (14 7)  (290 71)  (290 71)  routing T_6_4.sp4_h_l_9 <X> T_6_4.lc_trk_g1_4
 (15 7)  (291 71)  (291 71)  routing T_6_4.sp4_h_l_9 <X> T_6_4.lc_trk_g1_4
 (16 7)  (292 71)  (292 71)  routing T_6_4.sp4_h_l_9 <X> T_6_4.lc_trk_g1_4
 (17 7)  (293 71)  (293 71)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (27 7)  (303 71)  (303 71)  routing T_6_4.lc_trk_g1_4 <X> T_6_4.wire_logic_cluster/lc_3/in_0
 (29 7)  (305 71)  (305 71)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (307 71)  (307 71)  routing T_6_4.lc_trk_g0_6 <X> T_6_4.wire_logic_cluster/lc_3/in_3
 (32 7)  (308 71)  (308 71)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (311 71)  (311 71)  routing T_6_4.lc_trk_g0_3 <X> T_6_4.input_2_3
 (36 7)  (312 71)  (312 71)  LC_3 Logic Functioning bit
 (37 7)  (313 71)  (313 71)  LC_3 Logic Functioning bit
 (38 7)  (314 71)  (314 71)  LC_3 Logic Functioning bit
 (39 7)  (315 71)  (315 71)  LC_3 Logic Functioning bit
 (42 7)  (318 71)  (318 71)  LC_3 Logic Functioning bit
 (43 7)  (319 71)  (319 71)  LC_3 Logic Functioning bit
 (44 7)  (320 71)  (320 71)  LC_3 Logic Functioning bit
 (46 7)  (322 71)  (322 71)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (22 8)  (298 72)  (298 72)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (299 72)  (299 72)  routing T_6_4.sp4_h_r_27 <X> T_6_4.lc_trk_g2_3
 (24 8)  (300 72)  (300 72)  routing T_6_4.sp4_h_r_27 <X> T_6_4.lc_trk_g2_3
 (21 9)  (297 73)  (297 73)  routing T_6_4.sp4_h_r_27 <X> T_6_4.lc_trk_g2_3
 (22 11)  (298 75)  (298 75)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (300 75)  (300 75)  routing T_6_4.tnl_op_6 <X> T_6_4.lc_trk_g2_6
 (25 11)  (301 75)  (301 75)  routing T_6_4.tnl_op_6 <X> T_6_4.lc_trk_g2_6
 (21 12)  (297 76)  (297 76)  routing T_6_4.rgt_op_3 <X> T_6_4.lc_trk_g3_3
 (22 12)  (298 76)  (298 76)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (300 76)  (300 76)  routing T_6_4.rgt_op_3 <X> T_6_4.lc_trk_g3_3
 (2 13)  (278 77)  (278 77)  Column buffer control bit: LH_colbuf_cntl_6

 (14 13)  (290 77)  (290 77)  routing T_6_4.tnl_op_0 <X> T_6_4.lc_trk_g3_0
 (15 13)  (291 77)  (291 77)  routing T_6_4.tnl_op_0 <X> T_6_4.lc_trk_g3_0
 (17 13)  (293 77)  (293 77)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (0 14)  (276 78)  (276 78)  routing T_6_4.glb_netwk_6 <X> T_6_4.wire_logic_cluster/lc_7/s_r
 (1 14)  (277 78)  (277 78)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (21 14)  (297 78)  (297 78)  routing T_6_4.sp12_v_b_7 <X> T_6_4.lc_trk_g3_7
 (22 14)  (298 78)  (298 78)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (300 78)  (300 78)  routing T_6_4.sp12_v_b_7 <X> T_6_4.lc_trk_g3_7
 (26 14)  (302 78)  (302 78)  routing T_6_4.lc_trk_g3_4 <X> T_6_4.wire_logic_cluster/lc_7/in_0
 (27 14)  (303 78)  (303 78)  routing T_6_4.lc_trk_g3_3 <X> T_6_4.wire_logic_cluster/lc_7/in_1
 (28 14)  (304 78)  (304 78)  routing T_6_4.lc_trk_g3_3 <X> T_6_4.wire_logic_cluster/lc_7/in_1
 (29 14)  (305 78)  (305 78)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (307 78)  (307 78)  routing T_6_4.lc_trk_g2_6 <X> T_6_4.wire_logic_cluster/lc_7/in_3
 (32 14)  (308 78)  (308 78)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (309 78)  (309 78)  routing T_6_4.lc_trk_g2_6 <X> T_6_4.wire_logic_cluster/lc_7/in_3
 (37 14)  (313 78)  (313 78)  LC_7 Logic Functioning bit
 (39 14)  (315 78)  (315 78)  LC_7 Logic Functioning bit
 (40 14)  (316 78)  (316 78)  LC_7 Logic Functioning bit
 (42 14)  (318 78)  (318 78)  LC_7 Logic Functioning bit
 (0 15)  (276 79)  (276 79)  routing T_6_4.glb_netwk_6 <X> T_6_4.wire_logic_cluster/lc_7/s_r
 (17 15)  (293 79)  (293 79)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (21 15)  (297 79)  (297 79)  routing T_6_4.sp12_v_b_7 <X> T_6_4.lc_trk_g3_7
 (27 15)  (303 79)  (303 79)  routing T_6_4.lc_trk_g3_4 <X> T_6_4.wire_logic_cluster/lc_7/in_0
 (28 15)  (304 79)  (304 79)  routing T_6_4.lc_trk_g3_4 <X> T_6_4.wire_logic_cluster/lc_7/in_0
 (29 15)  (305 79)  (305 79)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (306 79)  (306 79)  routing T_6_4.lc_trk_g3_3 <X> T_6_4.wire_logic_cluster/lc_7/in_1
 (31 15)  (307 79)  (307 79)  routing T_6_4.lc_trk_g2_6 <X> T_6_4.wire_logic_cluster/lc_7/in_3
 (36 15)  (312 79)  (312 79)  LC_7 Logic Functioning bit
 (38 15)  (314 79)  (314 79)  LC_7 Logic Functioning bit
 (40 15)  (316 79)  (316 79)  LC_7 Logic Functioning bit
 (41 15)  (317 79)  (317 79)  LC_7 Logic Functioning bit
 (42 15)  (318 79)  (318 79)  LC_7 Logic Functioning bit
 (43 15)  (319 79)  (319 79)  LC_7 Logic Functioning bit


LogicTile_7_4

 (15 0)  (349 64)  (349 64)  routing T_7_4.top_op_1 <X> T_7_4.lc_trk_g0_1
 (17 0)  (351 64)  (351 64)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (26 0)  (360 64)  (360 64)  routing T_7_4.lc_trk_g0_6 <X> T_7_4.wire_logic_cluster/lc_0/in_0
 (29 0)  (363 64)  (363 64)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (365 64)  (365 64)  routing T_7_4.lc_trk_g1_4 <X> T_7_4.wire_logic_cluster/lc_0/in_3
 (32 0)  (366 64)  (366 64)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (368 64)  (368 64)  routing T_7_4.lc_trk_g1_4 <X> T_7_4.wire_logic_cluster/lc_0/in_3
 (36 0)  (370 64)  (370 64)  LC_0 Logic Functioning bit
 (37 0)  (371 64)  (371 64)  LC_0 Logic Functioning bit
 (38 0)  (372 64)  (372 64)  LC_0 Logic Functioning bit
 (39 0)  (373 64)  (373 64)  LC_0 Logic Functioning bit
 (47 0)  (381 64)  (381 64)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (18 1)  (352 65)  (352 65)  routing T_7_4.top_op_1 <X> T_7_4.lc_trk_g0_1
 (26 1)  (360 65)  (360 65)  routing T_7_4.lc_trk_g0_6 <X> T_7_4.wire_logic_cluster/lc_0/in_0
 (29 1)  (363 65)  (363 65)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (37 1)  (371 65)  (371 65)  LC_0 Logic Functioning bit
 (39 1)  (373 65)  (373 65)  LC_0 Logic Functioning bit
 (22 3)  (356 67)  (356 67)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (358 67)  (358 67)  routing T_7_4.top_op_6 <X> T_7_4.lc_trk_g0_6
 (25 3)  (359 67)  (359 67)  routing T_7_4.top_op_6 <X> T_7_4.lc_trk_g0_6
 (26 4)  (360 68)  (360 68)  routing T_7_4.lc_trk_g1_7 <X> T_7_4.wire_logic_cluster/lc_2/in_0
 (29 4)  (363 68)  (363 68)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (366 68)  (366 68)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (367 68)  (367 68)  routing T_7_4.lc_trk_g3_0 <X> T_7_4.wire_logic_cluster/lc_2/in_3
 (34 4)  (368 68)  (368 68)  routing T_7_4.lc_trk_g3_0 <X> T_7_4.wire_logic_cluster/lc_2/in_3
 (35 4)  (369 68)  (369 68)  routing T_7_4.lc_trk_g0_6 <X> T_7_4.input_2_2
 (36 4)  (370 68)  (370 68)  LC_2 Logic Functioning bit
 (37 4)  (371 68)  (371 68)  LC_2 Logic Functioning bit
 (38 4)  (372 68)  (372 68)  LC_2 Logic Functioning bit
 (41 4)  (375 68)  (375 68)  LC_2 Logic Functioning bit
 (42 4)  (376 68)  (376 68)  LC_2 Logic Functioning bit
 (26 5)  (360 69)  (360 69)  routing T_7_4.lc_trk_g1_7 <X> T_7_4.wire_logic_cluster/lc_2/in_0
 (27 5)  (361 69)  (361 69)  routing T_7_4.lc_trk_g1_7 <X> T_7_4.wire_logic_cluster/lc_2/in_0
 (29 5)  (363 69)  (363 69)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (32 5)  (366 69)  (366 69)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (369 69)  (369 69)  routing T_7_4.lc_trk_g0_6 <X> T_7_4.input_2_2
 (36 5)  (370 69)  (370 69)  LC_2 Logic Functioning bit
 (37 5)  (371 69)  (371 69)  LC_2 Logic Functioning bit
 (38 5)  (372 69)  (372 69)  LC_2 Logic Functioning bit
 (40 5)  (374 69)  (374 69)  LC_2 Logic Functioning bit
 (41 5)  (375 69)  (375 69)  LC_2 Logic Functioning bit
 (42 5)  (376 69)  (376 69)  LC_2 Logic Functioning bit
 (43 5)  (377 69)  (377 69)  LC_2 Logic Functioning bit
 (12 6)  (346 70)  (346 70)  routing T_7_4.sp4_v_t_46 <X> T_7_4.sp4_h_l_40
 (22 6)  (356 70)  (356 70)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (358 70)  (358 70)  routing T_7_4.top_op_7 <X> T_7_4.lc_trk_g1_7
 (27 6)  (361 70)  (361 70)  routing T_7_4.lc_trk_g3_7 <X> T_7_4.wire_logic_cluster/lc_3/in_1
 (28 6)  (362 70)  (362 70)  routing T_7_4.lc_trk_g3_7 <X> T_7_4.wire_logic_cluster/lc_3/in_1
 (29 6)  (363 70)  (363 70)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (364 70)  (364 70)  routing T_7_4.lc_trk_g3_7 <X> T_7_4.wire_logic_cluster/lc_3/in_1
 (31 6)  (365 70)  (365 70)  routing T_7_4.lc_trk_g2_4 <X> T_7_4.wire_logic_cluster/lc_3/in_3
 (32 6)  (366 70)  (366 70)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (367 70)  (367 70)  routing T_7_4.lc_trk_g2_4 <X> T_7_4.wire_logic_cluster/lc_3/in_3
 (36 6)  (370 70)  (370 70)  LC_3 Logic Functioning bit
 (37 6)  (371 70)  (371 70)  LC_3 Logic Functioning bit
 (38 6)  (372 70)  (372 70)  LC_3 Logic Functioning bit
 (39 6)  (373 70)  (373 70)  LC_3 Logic Functioning bit
 (42 6)  (376 70)  (376 70)  LC_3 Logic Functioning bit
 (43 6)  (377 70)  (377 70)  LC_3 Logic Functioning bit
 (50 6)  (384 70)  (384 70)  Cascade bit: LH_LC03_inmux02_5

 (11 7)  (345 71)  (345 71)  routing T_7_4.sp4_v_t_46 <X> T_7_4.sp4_h_l_40
 (13 7)  (347 71)  (347 71)  routing T_7_4.sp4_v_t_46 <X> T_7_4.sp4_h_l_40
 (15 7)  (349 71)  (349 71)  routing T_7_4.sp4_v_t_9 <X> T_7_4.lc_trk_g1_4
 (16 7)  (350 71)  (350 71)  routing T_7_4.sp4_v_t_9 <X> T_7_4.lc_trk_g1_4
 (17 7)  (351 71)  (351 71)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (21 7)  (355 71)  (355 71)  routing T_7_4.top_op_7 <X> T_7_4.lc_trk_g1_7
 (27 7)  (361 71)  (361 71)  routing T_7_4.lc_trk_g3_0 <X> T_7_4.wire_logic_cluster/lc_3/in_0
 (28 7)  (362 71)  (362 71)  routing T_7_4.lc_trk_g3_0 <X> T_7_4.wire_logic_cluster/lc_3/in_0
 (29 7)  (363 71)  (363 71)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (364 71)  (364 71)  routing T_7_4.lc_trk_g3_7 <X> T_7_4.wire_logic_cluster/lc_3/in_1
 (36 7)  (370 71)  (370 71)  LC_3 Logic Functioning bit
 (38 7)  (372 71)  (372 71)  LC_3 Logic Functioning bit
 (42 7)  (376 71)  (376 71)  LC_3 Logic Functioning bit
 (43 7)  (377 71)  (377 71)  LC_3 Logic Functioning bit
 (14 10)  (348 74)  (348 74)  routing T_7_4.sp4_h_r_44 <X> T_7_4.lc_trk_g2_4
 (17 10)  (351 74)  (351 74)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (352 74)  (352 74)  routing T_7_4.bnl_op_5 <X> T_7_4.lc_trk_g2_5
 (14 11)  (348 75)  (348 75)  routing T_7_4.sp4_h_r_44 <X> T_7_4.lc_trk_g2_4
 (15 11)  (349 75)  (349 75)  routing T_7_4.sp4_h_r_44 <X> T_7_4.lc_trk_g2_4
 (16 11)  (350 75)  (350 75)  routing T_7_4.sp4_h_r_44 <X> T_7_4.lc_trk_g2_4
 (17 11)  (351 75)  (351 75)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (18 11)  (352 75)  (352 75)  routing T_7_4.bnl_op_5 <X> T_7_4.lc_trk_g2_5
 (14 12)  (348 76)  (348 76)  routing T_7_4.sp4_v_t_21 <X> T_7_4.lc_trk_g3_0
 (14 13)  (348 77)  (348 77)  routing T_7_4.sp4_v_t_21 <X> T_7_4.lc_trk_g3_0
 (16 13)  (350 77)  (350 77)  routing T_7_4.sp4_v_t_21 <X> T_7_4.lc_trk_g3_0
 (17 13)  (351 77)  (351 77)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (5 14)  (339 78)  (339 78)  routing T_7_4.sp4_v_t_44 <X> T_7_4.sp4_h_l_44
 (12 14)  (346 78)  (346 78)  routing T_7_4.sp4_v_t_46 <X> T_7_4.sp4_h_l_46
 (21 14)  (355 78)  (355 78)  routing T_7_4.wire_logic_cluster/lc_7/out <X> T_7_4.lc_trk_g3_7
 (22 14)  (356 78)  (356 78)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (29 14)  (363 78)  (363 78)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (364 78)  (364 78)  routing T_7_4.lc_trk_g0_6 <X> T_7_4.wire_logic_cluster/lc_7/in_1
 (31 14)  (365 78)  (365 78)  routing T_7_4.lc_trk_g1_7 <X> T_7_4.wire_logic_cluster/lc_7/in_3
 (32 14)  (366 78)  (366 78)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (368 78)  (368 78)  routing T_7_4.lc_trk_g1_7 <X> T_7_4.wire_logic_cluster/lc_7/in_3
 (35 14)  (369 78)  (369 78)  routing T_7_4.lc_trk_g2_5 <X> T_7_4.input_2_7
 (36 14)  (370 78)  (370 78)  LC_7 Logic Functioning bit
 (38 14)  (372 78)  (372 78)  LC_7 Logic Functioning bit
 (40 14)  (374 78)  (374 78)  LC_7 Logic Functioning bit
 (42 14)  (376 78)  (376 78)  LC_7 Logic Functioning bit
 (6 15)  (340 79)  (340 79)  routing T_7_4.sp4_v_t_44 <X> T_7_4.sp4_h_l_44
 (8 15)  (342 79)  (342 79)  routing T_7_4.sp4_h_l_47 <X> T_7_4.sp4_v_t_47
 (11 15)  (345 79)  (345 79)  routing T_7_4.sp4_v_t_46 <X> T_7_4.sp4_h_l_46
 (29 15)  (363 79)  (363 79)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (364 79)  (364 79)  routing T_7_4.lc_trk_g0_6 <X> T_7_4.wire_logic_cluster/lc_7/in_1
 (31 15)  (365 79)  (365 79)  routing T_7_4.lc_trk_g1_7 <X> T_7_4.wire_logic_cluster/lc_7/in_3
 (32 15)  (366 79)  (366 79)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (367 79)  (367 79)  routing T_7_4.lc_trk_g2_5 <X> T_7_4.input_2_7
 (36 15)  (370 79)  (370 79)  LC_7 Logic Functioning bit
 (38 15)  (372 79)  (372 79)  LC_7 Logic Functioning bit
 (40 15)  (374 79)  (374 79)  LC_7 Logic Functioning bit


LogicTile_8_4

 (8 6)  (396 70)  (396 70)  routing T_8_4.sp4_v_t_47 <X> T_8_4.sp4_h_l_41
 (9 6)  (397 70)  (397 70)  routing T_8_4.sp4_v_t_47 <X> T_8_4.sp4_h_l_41
 (10 6)  (398 70)  (398 70)  routing T_8_4.sp4_v_t_47 <X> T_8_4.sp4_h_l_41
 (15 6)  (403 70)  (403 70)  routing T_8_4.sp4_v_b_21 <X> T_8_4.lc_trk_g1_5
 (16 6)  (404 70)  (404 70)  routing T_8_4.sp4_v_b_21 <X> T_8_4.lc_trk_g1_5
 (17 6)  (405 70)  (405 70)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (19 8)  (407 72)  (407 72)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (27 8)  (415 72)  (415 72)  routing T_8_4.lc_trk_g3_6 <X> T_8_4.wire_logic_cluster/lc_4/in_1
 (28 8)  (416 72)  (416 72)  routing T_8_4.lc_trk_g3_6 <X> T_8_4.wire_logic_cluster/lc_4/in_1
 (29 8)  (417 72)  (417 72)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (418 72)  (418 72)  routing T_8_4.lc_trk_g3_6 <X> T_8_4.wire_logic_cluster/lc_4/in_1
 (31 8)  (419 72)  (419 72)  routing T_8_4.lc_trk_g2_7 <X> T_8_4.wire_logic_cluster/lc_4/in_3
 (32 8)  (420 72)  (420 72)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (421 72)  (421 72)  routing T_8_4.lc_trk_g2_7 <X> T_8_4.wire_logic_cluster/lc_4/in_3
 (35 8)  (423 72)  (423 72)  routing T_8_4.lc_trk_g1_5 <X> T_8_4.input_2_4
 (37 8)  (425 72)  (425 72)  LC_4 Logic Functioning bit
 (39 8)  (427 72)  (427 72)  LC_4 Logic Functioning bit
 (43 8)  (431 72)  (431 72)  LC_4 Logic Functioning bit
 (22 9)  (410 73)  (410 73)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (411 73)  (411 73)  routing T_8_4.sp4_v_b_42 <X> T_8_4.lc_trk_g2_2
 (24 9)  (412 73)  (412 73)  routing T_8_4.sp4_v_b_42 <X> T_8_4.lc_trk_g2_2
 (26 9)  (414 73)  (414 73)  routing T_8_4.lc_trk_g3_3 <X> T_8_4.wire_logic_cluster/lc_4/in_0
 (27 9)  (415 73)  (415 73)  routing T_8_4.lc_trk_g3_3 <X> T_8_4.wire_logic_cluster/lc_4/in_0
 (28 9)  (416 73)  (416 73)  routing T_8_4.lc_trk_g3_3 <X> T_8_4.wire_logic_cluster/lc_4/in_0
 (29 9)  (417 73)  (417 73)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (418 73)  (418 73)  routing T_8_4.lc_trk_g3_6 <X> T_8_4.wire_logic_cluster/lc_4/in_1
 (31 9)  (419 73)  (419 73)  routing T_8_4.lc_trk_g2_7 <X> T_8_4.wire_logic_cluster/lc_4/in_3
 (32 9)  (420 73)  (420 73)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (422 73)  (422 73)  routing T_8_4.lc_trk_g1_5 <X> T_8_4.input_2_4
 (37 9)  (425 73)  (425 73)  LC_4 Logic Functioning bit
 (41 9)  (429 73)  (429 73)  LC_4 Logic Functioning bit
 (43 9)  (431 73)  (431 73)  LC_4 Logic Functioning bit
 (22 10)  (410 74)  (410 74)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (414 74)  (414 74)  routing T_8_4.lc_trk_g3_6 <X> T_8_4.wire_logic_cluster/lc_5/in_0
 (35 10)  (423 74)  (423 74)  routing T_8_4.lc_trk_g2_7 <X> T_8_4.input_2_5
 (37 10)  (425 74)  (425 74)  LC_5 Logic Functioning bit
 (38 10)  (426 74)  (426 74)  LC_5 Logic Functioning bit
 (41 10)  (429 74)  (429 74)  LC_5 Logic Functioning bit
 (42 10)  (430 74)  (430 74)  LC_5 Logic Functioning bit
 (21 11)  (409 75)  (409 75)  routing T_8_4.sp4_r_v_b_39 <X> T_8_4.lc_trk_g2_7
 (26 11)  (414 75)  (414 75)  routing T_8_4.lc_trk_g3_6 <X> T_8_4.wire_logic_cluster/lc_5/in_0
 (27 11)  (415 75)  (415 75)  routing T_8_4.lc_trk_g3_6 <X> T_8_4.wire_logic_cluster/lc_5/in_0
 (28 11)  (416 75)  (416 75)  routing T_8_4.lc_trk_g3_6 <X> T_8_4.wire_logic_cluster/lc_5/in_0
 (29 11)  (417 75)  (417 75)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (420 75)  (420 75)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (421 75)  (421 75)  routing T_8_4.lc_trk_g2_7 <X> T_8_4.input_2_5
 (35 11)  (423 75)  (423 75)  routing T_8_4.lc_trk_g2_7 <X> T_8_4.input_2_5
 (36 11)  (424 75)  (424 75)  LC_5 Logic Functioning bit
 (39 11)  (427 75)  (427 75)  LC_5 Logic Functioning bit
 (40 11)  (428 75)  (428 75)  LC_5 Logic Functioning bit
 (43 11)  (431 75)  (431 75)  LC_5 Logic Functioning bit
 (15 12)  (403 76)  (403 76)  routing T_8_4.sp4_h_r_25 <X> T_8_4.lc_trk_g3_1
 (16 12)  (404 76)  (404 76)  routing T_8_4.sp4_h_r_25 <X> T_8_4.lc_trk_g3_1
 (17 12)  (405 76)  (405 76)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (22 12)  (410 76)  (410 76)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (18 13)  (406 77)  (406 77)  routing T_8_4.sp4_h_r_25 <X> T_8_4.lc_trk_g3_1
 (25 14)  (413 78)  (413 78)  routing T_8_4.sp4_h_r_46 <X> T_8_4.lc_trk_g3_6
 (26 14)  (414 78)  (414 78)  routing T_8_4.lc_trk_g3_4 <X> T_8_4.wire_logic_cluster/lc_7/in_0
 (27 14)  (415 78)  (415 78)  routing T_8_4.lc_trk_g3_1 <X> T_8_4.wire_logic_cluster/lc_7/in_1
 (28 14)  (416 78)  (416 78)  routing T_8_4.lc_trk_g3_1 <X> T_8_4.wire_logic_cluster/lc_7/in_1
 (29 14)  (417 78)  (417 78)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (420 78)  (420 78)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (421 78)  (421 78)  routing T_8_4.lc_trk_g2_2 <X> T_8_4.wire_logic_cluster/lc_7/in_3
 (36 14)  (424 78)  (424 78)  LC_7 Logic Functioning bit
 (37 14)  (425 78)  (425 78)  LC_7 Logic Functioning bit
 (38 14)  (426 78)  (426 78)  LC_7 Logic Functioning bit
 (39 14)  (427 78)  (427 78)  LC_7 Logic Functioning bit
 (40 14)  (428 78)  (428 78)  LC_7 Logic Functioning bit
 (41 14)  (429 78)  (429 78)  LC_7 Logic Functioning bit
 (42 14)  (430 78)  (430 78)  LC_7 Logic Functioning bit
 (43 14)  (431 78)  (431 78)  LC_7 Logic Functioning bit
 (53 14)  (441 78)  (441 78)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (5 15)  (393 79)  (393 79)  routing T_8_4.sp4_h_l_44 <X> T_8_4.sp4_v_t_44
 (14 15)  (402 79)  (402 79)  routing T_8_4.sp12_v_b_20 <X> T_8_4.lc_trk_g3_4
 (16 15)  (404 79)  (404 79)  routing T_8_4.sp12_v_b_20 <X> T_8_4.lc_trk_g3_4
 (17 15)  (405 79)  (405 79)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (22 15)  (410 79)  (410 79)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (411 79)  (411 79)  routing T_8_4.sp4_h_r_46 <X> T_8_4.lc_trk_g3_6
 (24 15)  (412 79)  (412 79)  routing T_8_4.sp4_h_r_46 <X> T_8_4.lc_trk_g3_6
 (25 15)  (413 79)  (413 79)  routing T_8_4.sp4_h_r_46 <X> T_8_4.lc_trk_g3_6
 (27 15)  (415 79)  (415 79)  routing T_8_4.lc_trk_g3_4 <X> T_8_4.wire_logic_cluster/lc_7/in_0
 (28 15)  (416 79)  (416 79)  routing T_8_4.lc_trk_g3_4 <X> T_8_4.wire_logic_cluster/lc_7/in_0
 (29 15)  (417 79)  (417 79)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (419 79)  (419 79)  routing T_8_4.lc_trk_g2_2 <X> T_8_4.wire_logic_cluster/lc_7/in_3
 (36 15)  (424 79)  (424 79)  LC_7 Logic Functioning bit
 (37 15)  (425 79)  (425 79)  LC_7 Logic Functioning bit
 (38 15)  (426 79)  (426 79)  LC_7 Logic Functioning bit
 (39 15)  (427 79)  (427 79)  LC_7 Logic Functioning bit
 (41 15)  (429 79)  (429 79)  LC_7 Logic Functioning bit
 (43 15)  (431 79)  (431 79)  LC_7 Logic Functioning bit


LogicTile_9_4

 (8 6)  (450 70)  (450 70)  routing T_9_4.sp4_v_t_47 <X> T_9_4.sp4_h_l_41
 (9 6)  (451 70)  (451 70)  routing T_9_4.sp4_v_t_47 <X> T_9_4.sp4_h_l_41
 (10 6)  (452 70)  (452 70)  routing T_9_4.sp4_v_t_47 <X> T_9_4.sp4_h_l_41
 (12 14)  (454 78)  (454 78)  routing T_9_4.sp4_v_t_40 <X> T_9_4.sp4_h_l_46
 (11 15)  (453 79)  (453 79)  routing T_9_4.sp4_v_t_40 <X> T_9_4.sp4_h_l_46
 (13 15)  (455 79)  (455 79)  routing T_9_4.sp4_v_t_40 <X> T_9_4.sp4_h_l_46


RAM_Tile_10_4

 (4 8)  (500 72)  (500 72)  routing T_10_4.sp4_h_l_43 <X> T_10_4.sp4_v_b_6
 (5 9)  (501 73)  (501 73)  routing T_10_4.sp4_h_l_43 <X> T_10_4.sp4_v_b_6


LogicTile_11_4



LogicTile_12_4

 (8 7)  (600 71)  (600 71)  routing T_12_4.sp4_h_r_4 <X> T_12_4.sp4_v_t_41
 (9 7)  (601 71)  (601 71)  routing T_12_4.sp4_h_r_4 <X> T_12_4.sp4_v_t_41


IO_Tile_13_4

 (3 1)  (649 65)  (649 65)  IO control bit: IORIGHT_REN_1

 (2 6)  (648 70)  (648 70)  IO control bit: IORIGHT_REN_0

 (0 9)  (646 73)  (646 73)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_4
 (3 9)  (649 73)  (649 73)  IO control bit: IORIGHT_IE_0

 (17 13)  (663 77)  (663 77)  IOB_1 IO Functioning bit


IO_Tile_0_3

 (3 1)  (14 49)  (14 49)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 54)  (15 54)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 54)  (14 54)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 57)  (14 57)  IO control bit: IOLEFT_IE_0



RAM_Tile_3_3

 (7 1)  (133 49)  (133 49)  Ram config bit: MEMB_Power_Up_Control

 (9 7)  (135 55)  (135 55)  routing T_3_3.sp4_v_b_8 <X> T_3_3.sp4_v_t_41
 (10 7)  (136 55)  (136 55)  routing T_3_3.sp4_v_b_8 <X> T_3_3.sp4_v_t_41


LogicTile_4_3

 (12 0)  (180 48)  (180 48)  routing T_4_3.sp4_v_b_8 <X> T_4_3.sp4_h_r_2
 (11 1)  (179 49)  (179 49)  routing T_4_3.sp4_v_b_8 <X> T_4_3.sp4_h_r_2
 (13 1)  (181 49)  (181 49)  routing T_4_3.sp4_v_b_8 <X> T_4_3.sp4_h_r_2


LogicTile_6_3

 (0 0)  (276 48)  (276 48)  Negative Clock bit

 (14 1)  (290 49)  (290 49)  routing T_6_3.sp4_r_v_b_35 <X> T_6_3.lc_trk_g0_0
 (17 1)  (293 49)  (293 49)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (0 2)  (276 50)  (276 50)  routing T_6_3.glb_netwk_3 <X> T_6_3.wire_logic_cluster/lc_7/clk
 (2 2)  (278 50)  (278 50)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (276 51)  (276 51)  routing T_6_3.glb_netwk_3 <X> T_6_3.wire_logic_cluster/lc_7/clk
 (9 3)  (285 51)  (285 51)  routing T_6_3.sp4_v_b_1 <X> T_6_3.sp4_v_t_36
 (14 4)  (290 52)  (290 52)  routing T_6_3.sp12_h_r_0 <X> T_6_3.lc_trk_g1_0
 (14 5)  (290 53)  (290 53)  routing T_6_3.sp12_h_r_0 <X> T_6_3.lc_trk_g1_0
 (15 5)  (291 53)  (291 53)  routing T_6_3.sp12_h_r_0 <X> T_6_3.lc_trk_g1_0
 (17 5)  (293 53)  (293 53)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (8 8)  (284 56)  (284 56)  routing T_6_3.sp4_v_b_1 <X> T_6_3.sp4_h_r_7
 (9 8)  (285 56)  (285 56)  routing T_6_3.sp4_v_b_1 <X> T_6_3.sp4_h_r_7
 (10 8)  (286 56)  (286 56)  routing T_6_3.sp4_v_b_1 <X> T_6_3.sp4_h_r_7
 (17 10)  (293 58)  (293 58)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (294 58)  (294 58)  routing T_6_3.wire_logic_cluster/lc_5/out <X> T_6_3.lc_trk_g2_5
 (26 10)  (302 58)  (302 58)  routing T_6_3.lc_trk_g2_5 <X> T_6_3.wire_logic_cluster/lc_5/in_0
 (29 10)  (305 58)  (305 58)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (308 58)  (308 58)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (309 58)  (309 58)  routing T_6_3.lc_trk_g3_1 <X> T_6_3.wire_logic_cluster/lc_5/in_3
 (34 10)  (310 58)  (310 58)  routing T_6_3.lc_trk_g3_1 <X> T_6_3.wire_logic_cluster/lc_5/in_3
 (36 10)  (312 58)  (312 58)  LC_5 Logic Functioning bit
 (38 10)  (314 58)  (314 58)  LC_5 Logic Functioning bit
 (41 10)  (317 58)  (317 58)  LC_5 Logic Functioning bit
 (45 10)  (321 58)  (321 58)  LC_5 Logic Functioning bit
 (51 10)  (327 58)  (327 58)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (28 11)  (304 59)  (304 59)  routing T_6_3.lc_trk_g2_5 <X> T_6_3.wire_logic_cluster/lc_5/in_0
 (29 11)  (305 59)  (305 59)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (308 59)  (308 59)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (310 59)  (310 59)  routing T_6_3.lc_trk_g1_0 <X> T_6_3.input_2_5
 (37 11)  (313 59)  (313 59)  LC_5 Logic Functioning bit
 (39 11)  (315 59)  (315 59)  LC_5 Logic Functioning bit
 (40 11)  (316 59)  (316 59)  LC_5 Logic Functioning bit
 (41 11)  (317 59)  (317 59)  LC_5 Logic Functioning bit
 (42 11)  (318 59)  (318 59)  LC_5 Logic Functioning bit
 (53 11)  (329 59)  (329 59)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (15 12)  (291 60)  (291 60)  routing T_6_3.sp4_v_t_28 <X> T_6_3.lc_trk_g3_1
 (16 12)  (292 60)  (292 60)  routing T_6_3.sp4_v_t_28 <X> T_6_3.lc_trk_g3_1
 (17 12)  (293 60)  (293 60)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (13 13)  (289 61)  (289 61)  routing T_6_3.sp4_v_t_43 <X> T_6_3.sp4_h_r_11
 (0 14)  (276 62)  (276 62)  routing T_6_3.glb_netwk_6 <X> T_6_3.wire_logic_cluster/lc_7/s_r
 (1 14)  (277 62)  (277 62)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (276 63)  (276 63)  routing T_6_3.glb_netwk_6 <X> T_6_3.wire_logic_cluster/lc_7/s_r


LogicTile_7_3

 (25 4)  (359 52)  (359 52)  routing T_7_3.sp4_h_l_7 <X> T_7_3.lc_trk_g1_2
 (26 4)  (360 52)  (360 52)  routing T_7_3.lc_trk_g3_7 <X> T_7_3.wire_logic_cluster/lc_2/in_0
 (27 4)  (361 52)  (361 52)  routing T_7_3.lc_trk_g1_2 <X> T_7_3.wire_logic_cluster/lc_2/in_1
 (29 4)  (363 52)  (363 52)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (365 52)  (365 52)  routing T_7_3.lc_trk_g3_4 <X> T_7_3.wire_logic_cluster/lc_2/in_3
 (32 4)  (366 52)  (366 52)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (367 52)  (367 52)  routing T_7_3.lc_trk_g3_4 <X> T_7_3.wire_logic_cluster/lc_2/in_3
 (34 4)  (368 52)  (368 52)  routing T_7_3.lc_trk_g3_4 <X> T_7_3.wire_logic_cluster/lc_2/in_3
 (37 4)  (371 52)  (371 52)  LC_2 Logic Functioning bit
 (39 4)  (373 52)  (373 52)  LC_2 Logic Functioning bit
 (22 5)  (356 53)  (356 53)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (357 53)  (357 53)  routing T_7_3.sp4_h_l_7 <X> T_7_3.lc_trk_g1_2
 (24 5)  (358 53)  (358 53)  routing T_7_3.sp4_h_l_7 <X> T_7_3.lc_trk_g1_2
 (25 5)  (359 53)  (359 53)  routing T_7_3.sp4_h_l_7 <X> T_7_3.lc_trk_g1_2
 (26 5)  (360 53)  (360 53)  routing T_7_3.lc_trk_g3_7 <X> T_7_3.wire_logic_cluster/lc_2/in_0
 (27 5)  (361 53)  (361 53)  routing T_7_3.lc_trk_g3_7 <X> T_7_3.wire_logic_cluster/lc_2/in_0
 (28 5)  (362 53)  (362 53)  routing T_7_3.lc_trk_g3_7 <X> T_7_3.wire_logic_cluster/lc_2/in_0
 (29 5)  (363 53)  (363 53)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (364 53)  (364 53)  routing T_7_3.lc_trk_g1_2 <X> T_7_3.wire_logic_cluster/lc_2/in_1
 (25 6)  (359 54)  (359 54)  routing T_7_3.sp4_h_l_11 <X> T_7_3.lc_trk_g1_6
 (22 7)  (356 55)  (356 55)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (357 55)  (357 55)  routing T_7_3.sp4_h_l_11 <X> T_7_3.lc_trk_g1_6
 (24 7)  (358 55)  (358 55)  routing T_7_3.sp4_h_l_11 <X> T_7_3.lc_trk_g1_6
 (25 7)  (359 55)  (359 55)  routing T_7_3.sp4_h_l_11 <X> T_7_3.lc_trk_g1_6
 (3 8)  (337 56)  (337 56)  routing T_7_3.sp12_h_r_1 <X> T_7_3.sp12_v_b_1
 (3 9)  (337 57)  (337 57)  routing T_7_3.sp12_h_r_1 <X> T_7_3.sp12_v_b_1
 (14 9)  (348 57)  (348 57)  routing T_7_3.sp4_r_v_b_32 <X> T_7_3.lc_trk_g2_0
 (17 9)  (351 57)  (351 57)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (22 9)  (356 57)  (356 57)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (357 57)  (357 57)  routing T_7_3.sp4_h_l_15 <X> T_7_3.lc_trk_g2_2
 (24 9)  (358 57)  (358 57)  routing T_7_3.sp4_h_l_15 <X> T_7_3.lc_trk_g2_2
 (25 9)  (359 57)  (359 57)  routing T_7_3.sp4_h_l_15 <X> T_7_3.lc_trk_g2_2
 (22 10)  (356 58)  (356 58)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (21 11)  (355 59)  (355 59)  routing T_7_3.sp4_r_v_b_39 <X> T_7_3.lc_trk_g2_7
 (25 12)  (359 60)  (359 60)  routing T_7_3.wire_logic_cluster/lc_2/out <X> T_7_3.lc_trk_g3_2
 (28 12)  (362 60)  (362 60)  routing T_7_3.lc_trk_g2_7 <X> T_7_3.wire_logic_cluster/lc_6/in_1
 (29 12)  (363 60)  (363 60)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (364 60)  (364 60)  routing T_7_3.lc_trk_g2_7 <X> T_7_3.wire_logic_cluster/lc_6/in_1
 (31 12)  (365 60)  (365 60)  routing T_7_3.lc_trk_g1_6 <X> T_7_3.wire_logic_cluster/lc_6/in_3
 (32 12)  (366 60)  (366 60)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (368 60)  (368 60)  routing T_7_3.lc_trk_g1_6 <X> T_7_3.wire_logic_cluster/lc_6/in_3
 (37 12)  (371 60)  (371 60)  LC_6 Logic Functioning bit
 (41 12)  (375 60)  (375 60)  LC_6 Logic Functioning bit
 (42 12)  (376 60)  (376 60)  LC_6 Logic Functioning bit
 (22 13)  (356 61)  (356 61)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (28 13)  (362 61)  (362 61)  routing T_7_3.lc_trk_g2_0 <X> T_7_3.wire_logic_cluster/lc_6/in_0
 (29 13)  (363 61)  (363 61)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (364 61)  (364 61)  routing T_7_3.lc_trk_g2_7 <X> T_7_3.wire_logic_cluster/lc_6/in_1
 (31 13)  (365 61)  (365 61)  routing T_7_3.lc_trk_g1_6 <X> T_7_3.wire_logic_cluster/lc_6/in_3
 (32 13)  (366 61)  (366 61)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (367 61)  (367 61)  routing T_7_3.lc_trk_g2_2 <X> T_7_3.input_2_6
 (35 13)  (369 61)  (369 61)  routing T_7_3.lc_trk_g2_2 <X> T_7_3.input_2_6
 (38 13)  (372 61)  (372 61)  LC_6 Logic Functioning bit
 (41 13)  (375 61)  (375 61)  LC_6 Logic Functioning bit
 (42 13)  (376 61)  (376 61)  LC_6 Logic Functioning bit
 (21 14)  (355 62)  (355 62)  routing T_7_3.sp4_h_r_39 <X> T_7_3.lc_trk_g3_7
 (22 14)  (356 62)  (356 62)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (357 62)  (357 62)  routing T_7_3.sp4_h_r_39 <X> T_7_3.lc_trk_g3_7
 (24 14)  (358 62)  (358 62)  routing T_7_3.sp4_h_r_39 <X> T_7_3.lc_trk_g3_7
 (28 14)  (362 62)  (362 62)  routing T_7_3.lc_trk_g2_0 <X> T_7_3.wire_logic_cluster/lc_7/in_1
 (29 14)  (363 62)  (363 62)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (366 62)  (366 62)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (367 62)  (367 62)  routing T_7_3.lc_trk_g2_2 <X> T_7_3.wire_logic_cluster/lc_7/in_3
 (37 14)  (371 62)  (371 62)  LC_7 Logic Functioning bit
 (39 14)  (373 62)  (373 62)  LC_7 Logic Functioning bit
 (40 14)  (374 62)  (374 62)  LC_7 Logic Functioning bit
 (42 14)  (376 62)  (376 62)  LC_7 Logic Functioning bit
 (43 14)  (377 62)  (377 62)  LC_7 Logic Functioning bit
 (50 14)  (384 62)  (384 62)  Cascade bit: LH_LC07_inmux02_5

 (15 15)  (349 63)  (349 63)  routing T_7_3.sp4_v_t_33 <X> T_7_3.lc_trk_g3_4
 (16 15)  (350 63)  (350 63)  routing T_7_3.sp4_v_t_33 <X> T_7_3.lc_trk_g3_4
 (17 15)  (351 63)  (351 63)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (26 15)  (360 63)  (360 63)  routing T_7_3.lc_trk_g3_2 <X> T_7_3.wire_logic_cluster/lc_7/in_0
 (27 15)  (361 63)  (361 63)  routing T_7_3.lc_trk_g3_2 <X> T_7_3.wire_logic_cluster/lc_7/in_0
 (28 15)  (362 63)  (362 63)  routing T_7_3.lc_trk_g3_2 <X> T_7_3.wire_logic_cluster/lc_7/in_0
 (29 15)  (363 63)  (363 63)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (365 63)  (365 63)  routing T_7_3.lc_trk_g2_2 <X> T_7_3.wire_logic_cluster/lc_7/in_3
 (36 15)  (370 63)  (370 63)  LC_7 Logic Functioning bit
 (37 15)  (371 63)  (371 63)  LC_7 Logic Functioning bit
 (38 15)  (372 63)  (372 63)  LC_7 Logic Functioning bit
 (41 15)  (375 63)  (375 63)  LC_7 Logic Functioning bit
 (42 15)  (376 63)  (376 63)  LC_7 Logic Functioning bit
 (43 15)  (377 63)  (377 63)  LC_7 Logic Functioning bit
 (46 15)  (380 63)  (380 63)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_8_3

 (25 0)  (413 48)  (413 48)  routing T_8_3.lft_op_2 <X> T_8_3.lc_trk_g0_2
 (22 1)  (410 49)  (410 49)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (412 49)  (412 49)  routing T_8_3.lft_op_2 <X> T_8_3.lc_trk_g0_2
 (14 3)  (402 51)  (402 51)  routing T_8_3.top_op_4 <X> T_8_3.lc_trk_g0_4
 (15 3)  (403 51)  (403 51)  routing T_8_3.top_op_4 <X> T_8_3.lc_trk_g0_4
 (17 3)  (405 51)  (405 51)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (15 6)  (403 54)  (403 54)  routing T_8_3.top_op_5 <X> T_8_3.lc_trk_g1_5
 (17 6)  (405 54)  (405 54)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (29 6)  (417 54)  (417 54)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (419 54)  (419 54)  routing T_8_3.lc_trk_g0_4 <X> T_8_3.wire_logic_cluster/lc_3/in_3
 (32 6)  (420 54)  (420 54)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (423 54)  (423 54)  routing T_8_3.lc_trk_g2_7 <X> T_8_3.input_2_3
 (36 6)  (424 54)  (424 54)  LC_3 Logic Functioning bit
 (37 6)  (425 54)  (425 54)  LC_3 Logic Functioning bit
 (38 6)  (426 54)  (426 54)  LC_3 Logic Functioning bit
 (39 6)  (427 54)  (427 54)  LC_3 Logic Functioning bit
 (40 6)  (428 54)  (428 54)  LC_3 Logic Functioning bit
 (42 6)  (430 54)  (430 54)  LC_3 Logic Functioning bit
 (18 7)  (406 55)  (406 55)  routing T_8_3.top_op_5 <X> T_8_3.lc_trk_g1_5
 (27 7)  (415 55)  (415 55)  routing T_8_3.lc_trk_g3_0 <X> T_8_3.wire_logic_cluster/lc_3/in_0
 (28 7)  (416 55)  (416 55)  routing T_8_3.lc_trk_g3_0 <X> T_8_3.wire_logic_cluster/lc_3/in_0
 (29 7)  (417 55)  (417 55)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (418 55)  (418 55)  routing T_8_3.lc_trk_g0_2 <X> T_8_3.wire_logic_cluster/lc_3/in_1
 (32 7)  (420 55)  (420 55)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (421 55)  (421 55)  routing T_8_3.lc_trk_g2_7 <X> T_8_3.input_2_3
 (35 7)  (423 55)  (423 55)  routing T_8_3.lc_trk_g2_7 <X> T_8_3.input_2_3
 (37 7)  (425 55)  (425 55)  LC_3 Logic Functioning bit
 (38 7)  (426 55)  (426 55)  LC_3 Logic Functioning bit
 (39 7)  (427 55)  (427 55)  LC_3 Logic Functioning bit
 (40 7)  (428 55)  (428 55)  LC_3 Logic Functioning bit
 (42 7)  (430 55)  (430 55)  LC_3 Logic Functioning bit
 (52 7)  (440 55)  (440 55)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (21 8)  (409 56)  (409 56)  routing T_8_3.sp4_h_r_35 <X> T_8_3.lc_trk_g2_3
 (22 8)  (410 56)  (410 56)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (411 56)  (411 56)  routing T_8_3.sp4_h_r_35 <X> T_8_3.lc_trk_g2_3
 (24 8)  (412 56)  (412 56)  routing T_8_3.sp4_h_r_35 <X> T_8_3.lc_trk_g2_3
 (27 8)  (415 56)  (415 56)  routing T_8_3.lc_trk_g3_0 <X> T_8_3.wire_logic_cluster/lc_4/in_1
 (28 8)  (416 56)  (416 56)  routing T_8_3.lc_trk_g3_0 <X> T_8_3.wire_logic_cluster/lc_4/in_1
 (29 8)  (417 56)  (417 56)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (420 56)  (420 56)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (421 56)  (421 56)  routing T_8_3.lc_trk_g2_3 <X> T_8_3.wire_logic_cluster/lc_4/in_3
 (35 8)  (423 56)  (423 56)  routing T_8_3.lc_trk_g1_5 <X> T_8_3.input_2_4
 (36 8)  (424 56)  (424 56)  LC_4 Logic Functioning bit
 (37 8)  (425 56)  (425 56)  LC_4 Logic Functioning bit
 (39 8)  (427 56)  (427 56)  LC_4 Logic Functioning bit
 (40 8)  (428 56)  (428 56)  LC_4 Logic Functioning bit
 (42 8)  (430 56)  (430 56)  LC_4 Logic Functioning bit
 (46 8)  (434 56)  (434 56)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (26 9)  (414 57)  (414 57)  routing T_8_3.lc_trk_g0_2 <X> T_8_3.wire_logic_cluster/lc_4/in_0
 (29 9)  (417 57)  (417 57)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (419 57)  (419 57)  routing T_8_3.lc_trk_g2_3 <X> T_8_3.wire_logic_cluster/lc_4/in_3
 (32 9)  (420 57)  (420 57)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (422 57)  (422 57)  routing T_8_3.lc_trk_g1_5 <X> T_8_3.input_2_4
 (36 9)  (424 57)  (424 57)  LC_4 Logic Functioning bit
 (37 9)  (425 57)  (425 57)  LC_4 Logic Functioning bit
 (38 9)  (426 57)  (426 57)  LC_4 Logic Functioning bit
 (41 9)  (429 57)  (429 57)  LC_4 Logic Functioning bit
 (42 9)  (430 57)  (430 57)  LC_4 Logic Functioning bit
 (43 9)  (431 57)  (431 57)  LC_4 Logic Functioning bit
 (21 10)  (409 58)  (409 58)  routing T_8_3.sp4_h_r_39 <X> T_8_3.lc_trk_g2_7
 (22 10)  (410 58)  (410 58)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (411 58)  (411 58)  routing T_8_3.sp4_h_r_39 <X> T_8_3.lc_trk_g2_7
 (24 10)  (412 58)  (412 58)  routing T_8_3.sp4_h_r_39 <X> T_8_3.lc_trk_g2_7
 (29 10)  (417 58)  (417 58)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (419 58)  (419 58)  routing T_8_3.lc_trk_g1_5 <X> T_8_3.wire_logic_cluster/lc_5/in_3
 (32 10)  (420 58)  (420 58)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (422 58)  (422 58)  routing T_8_3.lc_trk_g1_5 <X> T_8_3.wire_logic_cluster/lc_5/in_3
 (36 10)  (424 58)  (424 58)  LC_5 Logic Functioning bit
 (37 10)  (425 58)  (425 58)  LC_5 Logic Functioning bit
 (38 10)  (426 58)  (426 58)  LC_5 Logic Functioning bit
 (39 10)  (427 58)  (427 58)  LC_5 Logic Functioning bit
 (40 10)  (428 58)  (428 58)  LC_5 Logic Functioning bit
 (42 10)  (430 58)  (430 58)  LC_5 Logic Functioning bit
 (47 10)  (435 58)  (435 58)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (10 11)  (398 59)  (398 59)  routing T_8_3.sp4_h_l_39 <X> T_8_3.sp4_v_t_42
 (27 11)  (415 59)  (415 59)  routing T_8_3.lc_trk_g3_0 <X> T_8_3.wire_logic_cluster/lc_5/in_0
 (28 11)  (416 59)  (416 59)  routing T_8_3.lc_trk_g3_0 <X> T_8_3.wire_logic_cluster/lc_5/in_0
 (29 11)  (417 59)  (417 59)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (418 59)  (418 59)  routing T_8_3.lc_trk_g0_2 <X> T_8_3.wire_logic_cluster/lc_5/in_1
 (32 11)  (420 59)  (420 59)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (421 59)  (421 59)  routing T_8_3.lc_trk_g2_3 <X> T_8_3.input_2_5
 (35 11)  (423 59)  (423 59)  routing T_8_3.lc_trk_g2_3 <X> T_8_3.input_2_5
 (36 11)  (424 59)  (424 59)  LC_5 Logic Functioning bit
 (37 11)  (425 59)  (425 59)  LC_5 Logic Functioning bit
 (39 11)  (427 59)  (427 59)  LC_5 Logic Functioning bit
 (40 11)  (428 59)  (428 59)  LC_5 Logic Functioning bit
 (42 11)  (430 59)  (430 59)  LC_5 Logic Functioning bit
 (14 12)  (402 60)  (402 60)  routing T_8_3.sp4_v_t_21 <X> T_8_3.lc_trk_g3_0
 (14 13)  (402 61)  (402 61)  routing T_8_3.sp4_v_t_21 <X> T_8_3.lc_trk_g3_0
 (16 13)  (404 61)  (404 61)  routing T_8_3.sp4_v_t_21 <X> T_8_3.lc_trk_g3_0
 (17 13)  (405 61)  (405 61)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0


LogicTile_9_3

 (12 2)  (454 50)  (454 50)  routing T_9_3.sp4_v_t_39 <X> T_9_3.sp4_h_l_39
 (11 3)  (453 51)  (453 51)  routing T_9_3.sp4_v_t_39 <X> T_9_3.sp4_h_l_39


RAM_Tile_10_3

 (4 0)  (500 48)  (500 48)  routing T_10_3.sp4_h_l_37 <X> T_10_3.sp4_v_b_0
 (5 1)  (501 49)  (501 49)  routing T_10_3.sp4_h_l_37 <X> T_10_3.sp4_v_b_0
 (7 1)  (503 49)  (503 49)  Ram config bit: MEMB_Power_Up_Control

 (4 4)  (500 52)  (500 52)  routing T_10_3.sp4_h_l_38 <X> T_10_3.sp4_v_b_3
 (5 5)  (501 53)  (501 53)  routing T_10_3.sp4_h_l_38 <X> T_10_3.sp4_v_b_3


IO_Tile_13_3

 (3 1)  (649 49)  (649 49)  IO control bit: IORIGHT_REN_1

 (2 6)  (648 54)  (648 54)  IO control bit: IORIGHT_REN_0

 (3 9)  (649 57)  (649 57)  IO control bit: IORIGHT_IE_0

 (17 9)  (663 57)  (663 57)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (11 12)  (657 60)  (657 60)  routing T_13_3.span4_vert_b_3 <X> T_13_3.span4_vert_t_15
 (17 13)  (663 61)  (663 61)  IOB_1 IO Functioning bit


IO_Tile_0_2

 (3 1)  (14 33)  (14 33)  IO control bit: BIOLEFT_REN_1

 (17 1)  (0 33)  (0 33)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 35)  (0 35)  IOB_0 IO Functioning bit
 (2 6)  (15 38)  (15 38)  IO control bit: BIOLEFT_REN_0

 (17 9)  (0 41)  (0 41)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 45)  (0 45)  IOB_1 IO Functioning bit


LogicTile_2_2

 (22 1)  (94 33)  (94 33)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (95 33)  (95 33)  routing T_2_2.sp4_h_r_2 <X> T_2_2.lc_trk_g0_2
 (24 1)  (96 33)  (96 33)  routing T_2_2.sp4_h_r_2 <X> T_2_2.lc_trk_g0_2
 (25 1)  (97 33)  (97 33)  routing T_2_2.sp4_h_r_2 <X> T_2_2.lc_trk_g0_2
 (28 4)  (100 36)  (100 36)  routing T_2_2.lc_trk_g2_1 <X> T_2_2.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 36)  (101 36)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (103 36)  (103 36)  routing T_2_2.lc_trk_g1_4 <X> T_2_2.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 36)  (104 36)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (106 36)  (106 36)  routing T_2_2.lc_trk_g1_4 <X> T_2_2.wire_logic_cluster/lc_2/in_3
 (46 4)  (118 36)  (118 36)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (47 4)  (119 36)  (119 36)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (26 5)  (98 37)  (98 37)  routing T_2_2.lc_trk_g2_2 <X> T_2_2.wire_logic_cluster/lc_2/in_0
 (28 5)  (100 37)  (100 37)  routing T_2_2.lc_trk_g2_2 <X> T_2_2.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 37)  (101 37)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (104 37)  (104 37)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (107 37)  (107 37)  routing T_2_2.lc_trk_g0_2 <X> T_2_2.input_2_2
 (39 5)  (111 37)  (111 37)  LC_2 Logic Functioning bit
 (14 6)  (86 38)  (86 38)  routing T_2_2.sp12_h_l_3 <X> T_2_2.lc_trk_g1_4
 (14 7)  (86 39)  (86 39)  routing T_2_2.sp12_h_l_3 <X> T_2_2.lc_trk_g1_4
 (15 7)  (87 39)  (87 39)  routing T_2_2.sp12_h_l_3 <X> T_2_2.lc_trk_g1_4
 (17 7)  (89 39)  (89 39)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (16 8)  (88 40)  (88 40)  routing T_2_2.sp4_v_b_33 <X> T_2_2.lc_trk_g2_1
 (17 8)  (89 40)  (89 40)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (90 40)  (90 40)  routing T_2_2.sp4_v_b_33 <X> T_2_2.lc_trk_g2_1
 (18 9)  (90 41)  (90 41)  routing T_2_2.sp4_v_b_33 <X> T_2_2.lc_trk_g2_1
 (22 9)  (94 41)  (94 41)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (95 41)  (95 41)  routing T_2_2.sp4_v_b_42 <X> T_2_2.lc_trk_g2_2
 (24 9)  (96 41)  (96 41)  routing T_2_2.sp4_v_b_42 <X> T_2_2.lc_trk_g2_2


LogicTile_4_2

 (2 8)  (170 40)  (170 40)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_5_2

 (5 15)  (227 47)  (227 47)  routing T_5_2.sp4_h_l_44 <X> T_5_2.sp4_v_t_44


LogicTile_6_2

 (9 3)  (285 35)  (285 35)  routing T_6_2.sp4_v_b_5 <X> T_6_2.sp4_v_t_36
 (10 3)  (286 35)  (286 35)  routing T_6_2.sp4_v_b_5 <X> T_6_2.sp4_v_t_36
 (13 3)  (289 35)  (289 35)  routing T_6_2.sp4_v_b_9 <X> T_6_2.sp4_h_l_39
 (3 7)  (279 39)  (279 39)  routing T_6_2.sp12_h_l_23 <X> T_6_2.sp12_v_t_23


LogicTile_7_2

 (5 15)  (339 47)  (339 47)  routing T_7_2.sp4_h_l_44 <X> T_7_2.sp4_v_t_44


LogicTile_8_2

 (3 7)  (391 39)  (391 39)  routing T_8_2.sp12_h_l_23 <X> T_8_2.sp12_v_t_23


IO_Tile_13_2

 (3 1)  (649 33)  (649 33)  IO control bit: BIORIGHT_REN_1

 (2 6)  (648 38)  (648 38)  IO control bit: BIORIGHT_REN_0

 (3 6)  (649 38)  (649 38)  IO control bit: BIORIGHT_IE_1

 (3 9)  (649 41)  (649 41)  IO control bit: BIORIGHT_IE_0



IO_Tile_0_1

 (3 1)  (14 17)  (14 17)  IO control bit: BIOLEFT_REN_1

 (2 6)  (15 22)  (15 22)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 22)  (14 22)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 25)  (14 25)  IO control bit: BIOLEFT_IE_0



RAM_Tile_3_1

 (7 1)  (133 17)  (133 17)  Ram config bit: MEMB_Power_Up_Control



LogicTile_6_1

 (3 4)  (279 20)  (279 20)  routing T_6_1.sp12_v_t_23 <X> T_6_1.sp12_h_r_0
 (19 13)  (295 29)  (295 29)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_7_1

 (3 6)  (337 22)  (337 22)  routing T_7_1.sp12_v_b_0 <X> T_7_1.sp12_v_t_23


LogicTile_9_1

 (6 10)  (448 26)  (448 26)  routing T_9_1.sp4_h_l_36 <X> T_9_1.sp4_v_t_43


RAM_Tile_10_1

 (7 1)  (503 17)  (503 17)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_1

 (3 1)  (649 17)  (649 17)  IO control bit: BIORIGHT_REN_1

 (2 6)  (648 22)  (648 22)  IO control bit: BIORIGHT_REN_0

 (3 6)  (649 22)  (649 22)  IO control bit: BIORIGHT_IE_1

 (3 9)  (649 25)  (649 25)  IO control bit: BIORIGHT_IE_0



IO_Tile_1_0

 (3 1)  (45 14)  (45 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (44 8)  (44 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (45 8)  (45 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (45 6)  (45 6)  IO control bit: BIODOWN_IE_0



IO_Tile_2_0

 (3 1)  (99 14)  (99 14)  IO control bit: BIODOWN_REN_1

 (0 3)  (95 13)  (95 13)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_40
 (1 3)  (97 13)  (97 13)  Enable bit of Mux _out_links/OutMux6_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_r_0
 (17 3)  (77 13)  (77 13)  IOB_0 IO Functioning bit
 (2 6)  (98 8)  (98 8)  IO control bit: BIODOWN_REN_0

 (0 11)  (95 5)  (95 5)  Enable bit of Mux _out_links/OutMux5_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_44
 (17 13)  (77 2)  (77 2)  IOB_1 IO Functioning bit


IO_Tile_3_0

 (2 1)  (152 14)  (152 14)  Enable bit of Mux _out_links/OutMux4_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_32
 (3 1)  (153 14)  (153 14)  IO control bit: BIODOWN_REN_1

 (17 3)  (131 13)  (131 13)  IOB_0 IO Functioning bit
 (2 6)  (152 8)  (152 8)  IO control bit: BIODOWN_REN_0

 (2 9)  (152 6)  (152 6)  Enable bit of Mux _out_links/OutMux4_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_36
 (17 13)  (131 2)  (131 2)  IOB_1 IO Functioning bit


IO_Tile_4_0

 (2 1)  (194 14)  (194 14)  Enable bit of Mux _out_links/OutMux4_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_32
 (3 1)  (195 14)  (195 14)  IO control bit: BIODOWN_REN_1

 (17 2)  (173 12)  (173 12)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (173 13)  (173 13)  IOB_0 IO Functioning bit
 (2 6)  (194 8)  (194 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (195 8)  (195 8)  IO control bit: BIODOWN_IE_1



IO_Tile_5_0

 (3 1)  (249 14)  (249 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (248 8)  (248 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (249 8)  (249 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (249 6)  (249 6)  IO control bit: BIODOWN_IE_0



IO_Tile_6_0

 (0 0)  (299 15)  (299 15)  Enable bit of Mux _out_links/OutMux2_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_16
 (3 1)  (303 14)  (303 14)  IO control bit: GIODOWN1_REN_1

 (11 1)  (309 14)  (309 14)  routing T_6_0.span4_horz_l_12 <X> T_6_0.span4_vert_25
 (17 3)  (281 13)  (281 13)  IOB_0 IO Functioning bit
 (2 6)  (302 8)  (302 8)  IO control bit: GIODOWN1_REN_0

 (0 8)  (299 7)  (299 7)  Enable bit of Mux _out_links/OutMux2_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_20
 (17 13)  (281 2)  (281 2)  IOB_1 IO Functioning bit


IO_Tile_7_0

 (3 1)  (361 14)  (361 14)  IO control bit: GIODOWN0_REN_1

 (17 1)  (339 14)  (339 14)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (339 13)  (339 13)  IOB_0 IO Functioning bit
 (5 4)  (351 11)  (351 11)  routing T_7_0.span12_vert_5 <X> T_7_0.lc_trk_g0_5
 (7 4)  (353 11)  (353 11)  Enable bit of Mux _local_links/g0_mux_5 => span12_vert_5 lc_trk_g0_5
 (8 4)  (354 11)  (354 11)  routing T_7_0.span12_vert_5 <X> T_7_0.lc_trk_g0_5
 (8 5)  (354 10)  (354 10)  routing T_7_0.span12_vert_5 <X> T_7_0.lc_trk_g0_5
 (2 6)  (360 8)  (360 8)  IO control bit: GIODOWN0_REN_0

 (3 6)  (361 8)  (361 8)  IO control bit: GIODOWN0_IE_1

 (13 10)  (369 4)  (369 4)  routing T_7_0.lc_trk_g0_5 <X> T_7_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (338 4)  (338 4)  IOB_1 IO Functioning bit
 (13 11)  (369 5)  (369 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (339 2)  (339 2)  IOB_1 IO Functioning bit
 (16 14)  (338 0)  (338 0)  IOB_1 IO Functioning bit


IO_Tile_8_0

 (3 1)  (415 14)  (415 14)  IO control bit: IODOWN_REN_1

 (2 6)  (414 8)  (414 8)  IO control bit: IODOWN_REN_0

 (3 6)  (415 8)  (415 8)  IO control bit: IODOWN_IE_1

 (3 9)  (415 6)  (415 6)  IO control bit: IODOWN_IE_0



IO_Tile_9_0

 (3 1)  (469 14)  (469 14)  IO control bit: IODOWN_REN_1

 (2 6)  (468 8)  (468 8)  IO control bit: IODOWN_REN_0

 (3 6)  (469 8)  (469 8)  IO control bit: IODOWN_IE_1

 (5 6)  (459 8)  (459 8)  routing T_9_0.span4_vert_31 <X> T_9_0.lc_trk_g0_7
 (6 6)  (460 8)  (460 8)  routing T_9_0.span4_vert_31 <X> T_9_0.lc_trk_g0_7
 (7 6)  (461 8)  (461 8)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_31 lc_trk_g0_7
 (8 7)  (462 9)  (462 9)  routing T_9_0.span4_vert_31 <X> T_9_0.lc_trk_g0_7
 (3 9)  (469 6)  (469 6)  IO control bit: IODOWN_IE_0

 (13 10)  (477 4)  (477 4)  routing T_9_0.lc_trk_g0_7 <X> T_9_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (446 4)  (446 4)  IOB_1 IO Functioning bit
 (12 11)  (476 5)  (476 5)  routing T_9_0.lc_trk_g0_7 <X> T_9_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (477 5)  (477 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (447 2)  (447 2)  IOB_1 IO Functioning bit
 (16 14)  (446 0)  (446 0)  IOB_1 IO Functioning bit


IO_Tile_10_0

 (16 0)  (500 15)  (500 15)  IOB_0 IO Functioning bit
 (3 1)  (523 14)  (523 14)  IO control bit: IODOWN_REN_1

 (4 1)  (512 14)  (512 14)  routing T_10_0.span4_vert_24 <X> T_10_0.lc_trk_g0_0
 (5 1)  (513 14)  (513 14)  routing T_10_0.span4_vert_24 <X> T_10_0.lc_trk_g0_0
 (6 1)  (514 14)  (514 14)  routing T_10_0.span4_vert_24 <X> T_10_0.lc_trk_g0_0
 (7 1)  (515 14)  (515 14)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_24 lc_trk_g0_0
 (5 2)  (513 12)  (513 12)  routing T_10_0.span4_vert_27 <X> T_10_0.lc_trk_g0_3
 (6 2)  (514 12)  (514 12)  routing T_10_0.span4_vert_27 <X> T_10_0.lc_trk_g0_3
 (7 2)  (515 12)  (515 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_27 lc_trk_g0_3
 (8 3)  (516 13)  (516 13)  routing T_10_0.span4_vert_27 <X> T_10_0.lc_trk_g0_3
 (17 3)  (501 13)  (501 13)  IOB_0 IO Functioning bit
 (16 4)  (500 11)  (500 11)  IOB_0 IO Functioning bit
 (13 5)  (531 10)  (531 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (522 8)  (522 8)  IO control bit: IODOWN_REN_0

 (3 6)  (523 8)  (523 8)  IO control bit: IODOWN_IE_1

 (3 9)  (523 6)  (523 6)  IO control bit: IODOWN_IE_0

 (16 10)  (500 4)  (500 4)  IOB_1 IO Functioning bit
 (12 11)  (530 5)  (530 5)  routing T_10_0.lc_trk_g0_3 <X> T_10_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (531 5)  (531 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (13 13)  (531 2)  (531 2)  routing T_10_0.span4_vert_43 <X> T_10_0.span4_horz_r_3
 (17 13)  (501 2)  (501 2)  IOB_1 IO Functioning bit
 (16 14)  (500 0)  (500 0)  IOB_1 IO Functioning bit


IO_Tile_11_0

 (3 1)  (565 14)  (565 14)  IO control bit: IODOWN_REN_1

 (2 6)  (564 8)  (564 8)  IO control bit: IODOWN_REN_0

 (3 6)  (565 8)  (565 8)  IO control bit: IODOWN_IE_1

 (3 9)  (565 6)  (565 6)  IO control bit: IODOWN_IE_0



IO_Tile_12_0

 (3 1)  (619 14)  (619 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (618 8)  (618 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (619 8)  (619 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (619 6)  (619 6)  IO control bit: BIODOWN_IE_0


