TimeQuest Timing Analyzer report for final_project_top
Wed Apr 25 22:20:25 2018
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 13. Slow 1200mV 85C Model Setup: 'reset_clk'
 14. Slow 1200mV 85C Model Setup: 'vga_clk_instance|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'reset_clk'
 16. Slow 1200mV 85C Model Hold: 'vga_clk_instance|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'reset_clk'
 19. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'vga_clk_instance|altpll_component|auto_generated|pll1|clk[0]'
 21. Setup Times
 22. Hold Times
 23. Clock to Output Times
 24. Minimum Clock to Output Times
 25. Slow 1200mV 85C Model Metastability Summary
 26. Slow 1200mV 0C Model Fmax Summary
 27. Slow 1200mV 0C Model Setup Summary
 28. Slow 1200mV 0C Model Hold Summary
 29. Slow 1200mV 0C Model Recovery Summary
 30. Slow 1200mV 0C Model Removal Summary
 31. Slow 1200mV 0C Model Minimum Pulse Width Summary
 32. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 33. Slow 1200mV 0C Model Setup: 'reset_clk'
 34. Slow 1200mV 0C Model Setup: 'vga_clk_instance|altpll_component|auto_generated|pll1|clk[0]'
 35. Slow 1200mV 0C Model Hold: 'reset_clk'
 36. Slow 1200mV 0C Model Hold: 'vga_clk_instance|altpll_component|auto_generated|pll1|clk[0]'
 37. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 38. Slow 1200mV 0C Model Minimum Pulse Width: 'reset_clk'
 39. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 40. Slow 1200mV 0C Model Minimum Pulse Width: 'vga_clk_instance|altpll_component|auto_generated|pll1|clk[0]'
 41. Setup Times
 42. Hold Times
 43. Clock to Output Times
 44. Minimum Clock to Output Times
 45. Slow 1200mV 0C Model Metastability Summary
 46. Fast 1200mV 0C Model Setup Summary
 47. Fast 1200mV 0C Model Hold Summary
 48. Fast 1200mV 0C Model Recovery Summary
 49. Fast 1200mV 0C Model Removal Summary
 50. Fast 1200mV 0C Model Minimum Pulse Width Summary
 51. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 52. Fast 1200mV 0C Model Setup: 'reset_clk'
 53. Fast 1200mV 0C Model Setup: 'vga_clk_instance|altpll_component|auto_generated|pll1|clk[0]'
 54. Fast 1200mV 0C Model Hold: 'reset_clk'
 55. Fast 1200mV 0C Model Hold: 'vga_clk_instance|altpll_component|auto_generated|pll1|clk[0]'
 56. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 57. Fast 1200mV 0C Model Minimum Pulse Width: 'reset_clk'
 58. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 59. Fast 1200mV 0C Model Minimum Pulse Width: 'vga_clk_instance|altpll_component|auto_generated|pll1|clk[0]'
 60. Setup Times
 61. Hold Times
 62. Clock to Output Times
 63. Minimum Clock to Output Times
 64. Fast 1200mV 0C Model Metastability Summary
 65. Multicorner Timing Analysis Summary
 66. Setup Times
 67. Hold Times
 68. Clock to Output Times
 69. Minimum Clock to Output Times
 70. Board Trace Model Assignments
 71. Input Transition Times
 72. Signal Integrity Metrics (Slow 1200mv 0c Model)
 73. Signal Integrity Metrics (Slow 1200mv 85c Model)
 74. Signal Integrity Metrics (Fast 1200mv 0c Model)
 75. Setup Transfers
 76. Hold Transfers
 77. Report TCCS
 78. Report RSKM
 79. Unconstrained Paths
 80. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name      ; final_project_top                                  ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE115F29C7                                      ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------------------+------------------------------------------------------------------+
; Clock Name                                                   ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                         ; Targets                                                          ;
+--------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------------------+------------------------------------------------------------------+
; CLOCK_50                                                     ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                ; { CLOCK_50 }                                                     ;
; reset_clk                                                    ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                ; { reset_clk }                                                    ;
; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; vga_clk_instance|altpll_component|auto_generated|pll1|inclk[0] ; { vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] } ;
+--------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------------------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                 ;
+------------+-----------------+--------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                   ; Note ;
+------------+-----------------+--------------------------------------------------------------+------+
; 11.53 MHz  ; 11.53 MHz       ; CLOCK_50                                                     ;      ;
; 98.82 MHz  ; 98.82 MHz       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 209.29 MHz ; 209.29 MHz      ; reset_clk                                                    ;      ;
+------------+-----------------+--------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                    ;
+--------------------------------------------------------------+---------+---------------+
; Clock                                                        ; Slack   ; End Point TNS ;
+--------------------------------------------------------------+---------+---------------+
; CLOCK_50                                                     ; -33.354 ; -9532.455     ;
; reset_clk                                                    ; -3.778  ; -45.075       ;
; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 29.881  ; 0.000         ;
+--------------------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                   ;
+--------------------------------------------------------------+-------+---------------+
; Clock                                                        ; Slack ; End Point TNS ;
+--------------------------------------------------------------+-------+---------------+
; reset_clk                                                    ; 0.401 ; 0.000         ;
; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.403 ; 0.000         ;
; CLOCK_50                                                     ; 0.802 ; 0.000         ;
+--------------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                     ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; reset_clk                                                    ; -1.285 ; -25.700       ;
; CLOCK_50                                                     ; 9.533  ; 0.000         ;
; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 19.707 ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                 ;
+---------+-------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                     ; To Node                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -33.354 ; ray_lut:rl|sin_lut:s1|out[0]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.175      ; 43.567     ;
; -33.354 ; ray_lut:rl|sin_lut:s1|out[1]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.175      ; 43.567     ;
; -33.354 ; ray_lut:rl|sin_lut:s1|out[2]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.175      ; 43.567     ;
; -33.354 ; ray_lut:rl|sin_lut:s1|out[3]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.175      ; 43.567     ;
; -33.354 ; ray_lut:rl|sin_lut:s1|out[4]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.175      ; 43.567     ;
; -33.354 ; ray_lut:rl|sin_lut:s1|out[5]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.175      ; 43.567     ;
; -33.354 ; ray_lut:rl|sin_lut:s1|out[6]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.175      ; 43.567     ;
; -33.354 ; ray_lut:rl|sin_lut:s1|out[7]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.175      ; 43.567     ;
; -33.354 ; ray_lut:rl|sin_lut:s1|out[8]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.175      ; 43.567     ;
; -33.354 ; ray_lut:rl|sin_lut:s1|out[9]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.175      ; 43.567     ;
; -33.354 ; ray_lut:rl|sin_lut:s1|out[10] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.175      ; 43.567     ;
; -33.354 ; ray_lut:rl|sin_lut:s1|out[11] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.175      ; 43.567     ;
; -33.354 ; ray_lut:rl|sin_lut:s1|out[12] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.175      ; 43.567     ;
; -33.354 ; ray_lut:rl|sin_lut:s1|out[13] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.175      ; 43.567     ;
; -33.354 ; ray_lut:rl|sin_lut:s1|out[14] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.175      ; 43.567     ;
; -33.326 ; ray_lut:rl|sin_lut:s1|out[0]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a143~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 43.528     ;
; -33.326 ; ray_lut:rl|sin_lut:s1|out[1]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a143~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 43.528     ;
; -33.326 ; ray_lut:rl|sin_lut:s1|out[2]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a143~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 43.528     ;
; -33.326 ; ray_lut:rl|sin_lut:s1|out[3]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a143~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 43.528     ;
; -33.326 ; ray_lut:rl|sin_lut:s1|out[4]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a143~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 43.528     ;
; -33.326 ; ray_lut:rl|sin_lut:s1|out[5]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a143~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 43.528     ;
; -33.326 ; ray_lut:rl|sin_lut:s1|out[6]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a143~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 43.528     ;
; -33.326 ; ray_lut:rl|sin_lut:s1|out[7]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a143~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 43.528     ;
; -33.326 ; ray_lut:rl|sin_lut:s1|out[8]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a143~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 43.528     ;
; -33.326 ; ray_lut:rl|sin_lut:s1|out[9]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a143~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 43.528     ;
; -33.326 ; ray_lut:rl|sin_lut:s1|out[10] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a143~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 43.528     ;
; -33.326 ; ray_lut:rl|sin_lut:s1|out[11] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a143~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 43.528     ;
; -33.326 ; ray_lut:rl|sin_lut:s1|out[12] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a143~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 43.528     ;
; -33.326 ; ray_lut:rl|sin_lut:s1|out[13] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a143~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 43.528     ;
; -33.326 ; ray_lut:rl|sin_lut:s1|out[14] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a143~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 43.528     ;
; -33.315 ; ray_lut:rl|sin_lut:s0|out[0]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.171      ; 43.524     ;
; -33.315 ; ray_lut:rl|sin_lut:s0|out[1]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.171      ; 43.524     ;
; -33.315 ; ray_lut:rl|sin_lut:s0|out[2]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.171      ; 43.524     ;
; -33.315 ; ray_lut:rl|sin_lut:s0|out[3]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.171      ; 43.524     ;
; -33.315 ; ray_lut:rl|sin_lut:s0|out[4]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.171      ; 43.524     ;
; -33.315 ; ray_lut:rl|sin_lut:s0|out[5]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.171      ; 43.524     ;
; -33.315 ; ray_lut:rl|sin_lut:s0|out[6]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.171      ; 43.524     ;
; -33.315 ; ray_lut:rl|sin_lut:s0|out[7]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.171      ; 43.524     ;
; -33.315 ; ray_lut:rl|sin_lut:s0|out[8]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.171      ; 43.524     ;
; -33.315 ; ray_lut:rl|sin_lut:s0|out[9]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.171      ; 43.524     ;
; -33.315 ; ray_lut:rl|sin_lut:s0|out[10] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.171      ; 43.524     ;
; -33.315 ; ray_lut:rl|sin_lut:s0|out[11] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.171      ; 43.524     ;
; -33.315 ; ray_lut:rl|sin_lut:s0|out[12] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.171      ; 43.524     ;
; -33.315 ; ray_lut:rl|sin_lut:s0|out[13] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.171      ; 43.524     ;
; -33.315 ; ray_lut:rl|sin_lut:s0|out[14] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.171      ; 43.524     ;
; -33.302 ; ray_lut:rl|sin_lut:s1|out[0]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a86~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.191      ; 43.531     ;
; -33.302 ; ray_lut:rl|sin_lut:s1|out[1]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a86~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.191      ; 43.531     ;
; -33.302 ; ray_lut:rl|sin_lut:s1|out[2]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a86~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.191      ; 43.531     ;
; -33.302 ; ray_lut:rl|sin_lut:s1|out[3]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a86~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.191      ; 43.531     ;
; -33.302 ; ray_lut:rl|sin_lut:s1|out[4]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a86~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.191      ; 43.531     ;
; -33.302 ; ray_lut:rl|sin_lut:s1|out[5]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a86~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.191      ; 43.531     ;
; -33.302 ; ray_lut:rl|sin_lut:s1|out[6]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a86~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.191      ; 43.531     ;
; -33.302 ; ray_lut:rl|sin_lut:s1|out[7]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a86~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.191      ; 43.531     ;
; -33.302 ; ray_lut:rl|sin_lut:s1|out[8]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a86~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.191      ; 43.531     ;
; -33.302 ; ray_lut:rl|sin_lut:s1|out[9]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a86~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.191      ; 43.531     ;
; -33.302 ; ray_lut:rl|sin_lut:s1|out[10] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a86~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.191      ; 43.531     ;
; -33.302 ; ray_lut:rl|sin_lut:s1|out[11] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a86~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.191      ; 43.531     ;
; -33.302 ; ray_lut:rl|sin_lut:s1|out[12] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a86~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.191      ; 43.531     ;
; -33.302 ; ray_lut:rl|sin_lut:s1|out[13] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a86~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.191      ; 43.531     ;
; -33.302 ; ray_lut:rl|sin_lut:s1|out[14] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a86~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.191      ; 43.531     ;
; -33.287 ; ray_lut:rl|sin_lut:s0|out[0]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a143~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.160      ; 43.485     ;
; -33.287 ; ray_lut:rl|sin_lut:s0|out[1]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a143~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.160      ; 43.485     ;
; -33.287 ; ray_lut:rl|sin_lut:s0|out[2]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a143~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.160      ; 43.485     ;
; -33.287 ; ray_lut:rl|sin_lut:s0|out[3]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a143~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.160      ; 43.485     ;
; -33.287 ; ray_lut:rl|sin_lut:s0|out[4]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a143~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.160      ; 43.485     ;
; -33.287 ; ray_lut:rl|sin_lut:s0|out[5]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a143~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.160      ; 43.485     ;
; -33.287 ; ray_lut:rl|sin_lut:s0|out[6]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a143~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.160      ; 43.485     ;
; -33.287 ; ray_lut:rl|sin_lut:s0|out[7]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a143~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.160      ; 43.485     ;
; -33.287 ; ray_lut:rl|sin_lut:s0|out[8]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a143~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.160      ; 43.485     ;
; -33.287 ; ray_lut:rl|sin_lut:s0|out[9]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a143~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.160      ; 43.485     ;
; -33.287 ; ray_lut:rl|sin_lut:s0|out[10] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a143~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.160      ; 43.485     ;
; -33.287 ; ray_lut:rl|sin_lut:s0|out[11] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a143~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.160      ; 43.485     ;
; -33.287 ; ray_lut:rl|sin_lut:s0|out[12] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a143~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.160      ; 43.485     ;
; -33.287 ; ray_lut:rl|sin_lut:s0|out[13] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a143~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.160      ; 43.485     ;
; -33.287 ; ray_lut:rl|sin_lut:s0|out[14] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a143~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.160      ; 43.485     ;
; -33.285 ; ray_lut:rl|sin_lut:s1|out[0]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a201~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.180      ; 43.503     ;
; -33.285 ; ray_lut:rl|sin_lut:s1|out[1]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a201~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.180      ; 43.503     ;
; -33.285 ; ray_lut:rl|sin_lut:s1|out[2]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a201~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.180      ; 43.503     ;
; -33.285 ; ray_lut:rl|sin_lut:s1|out[3]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a201~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.180      ; 43.503     ;
; -33.285 ; ray_lut:rl|sin_lut:s1|out[4]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a201~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.180      ; 43.503     ;
; -33.285 ; ray_lut:rl|sin_lut:s1|out[5]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a201~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.180      ; 43.503     ;
; -33.285 ; ray_lut:rl|sin_lut:s1|out[6]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a201~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.180      ; 43.503     ;
; -33.285 ; ray_lut:rl|sin_lut:s1|out[7]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a201~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.180      ; 43.503     ;
; -33.285 ; ray_lut:rl|sin_lut:s1|out[8]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a201~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.180      ; 43.503     ;
; -33.285 ; ray_lut:rl|sin_lut:s1|out[9]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a201~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.180      ; 43.503     ;
; -33.285 ; ray_lut:rl|sin_lut:s1|out[10] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a201~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.180      ; 43.503     ;
; -33.285 ; ray_lut:rl|sin_lut:s1|out[11] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a201~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.180      ; 43.503     ;
; -33.285 ; ray_lut:rl|sin_lut:s1|out[12] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a201~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.180      ; 43.503     ;
; -33.285 ; ray_lut:rl|sin_lut:s1|out[13] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a201~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.180      ; 43.503     ;
; -33.285 ; ray_lut:rl|sin_lut:s1|out[14] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a201~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.180      ; 43.503     ;
; -33.280 ; ray_lut:rl|sin_lut:s1|out[0]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a209~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.145      ; 43.463     ;
; -33.280 ; ray_lut:rl|sin_lut:s1|out[1]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a209~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.145      ; 43.463     ;
; -33.280 ; ray_lut:rl|sin_lut:s1|out[2]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a209~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.145      ; 43.463     ;
; -33.280 ; ray_lut:rl|sin_lut:s1|out[3]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a209~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.145      ; 43.463     ;
; -33.280 ; ray_lut:rl|sin_lut:s1|out[4]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a209~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.145      ; 43.463     ;
; -33.280 ; ray_lut:rl|sin_lut:s1|out[5]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a209~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.145      ; 43.463     ;
; -33.280 ; ray_lut:rl|sin_lut:s1|out[6]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a209~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.145      ; 43.463     ;
; -33.280 ; ray_lut:rl|sin_lut:s1|out[7]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a209~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.145      ; 43.463     ;
; -33.280 ; ray_lut:rl|sin_lut:s1|out[8]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a209~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.145      ; 43.463     ;
; -33.280 ; ray_lut:rl|sin_lut:s1|out[9]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a209~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.145      ; 43.463     ;
+---------+-------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'reset_clk'                                                                                                         ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; -3.778 ; increment_write:iw|v_counter[1] ; increment_write:iw|v_counter[8] ; reset_clk    ; reset_clk   ; 1.000        ; -0.083     ; 4.693      ;
; -3.735 ; increment_write:iw|v_counter[0] ; increment_write:iw|v_counter[8] ; reset_clk    ; reset_clk   ; 1.000        ; -0.081     ; 4.652      ;
; -3.639 ; increment_write:iw|v_counter[3] ; increment_write:iw|v_counter[8] ; reset_clk    ; reset_clk   ; 1.000        ; -0.082     ; 4.555      ;
; -3.608 ; increment_write:iw|v_counter[7] ; increment_write:iw|v_counter[8] ; reset_clk    ; reset_clk   ; 1.000        ; -0.083     ; 4.523      ;
; -3.608 ; increment_write:iw|v_counter[4] ; increment_write:iw|v_counter[8] ; reset_clk    ; reset_clk   ; 1.000        ; -0.083     ; 4.523      ;
; -3.563 ; increment_write:iw|h_counter[1] ; increment_write:iw|v_counter[2] ; reset_clk    ; reset_clk   ; 1.000        ; -0.081     ; 4.480      ;
; -3.550 ; increment_write:iw|h_counter[2] ; increment_write:iw|v_counter[0] ; reset_clk    ; reset_clk   ; 1.000        ; -0.082     ; 4.466      ;
; -3.544 ; increment_write:iw|h_counter[2] ; increment_write:iw|v_counter[2] ; reset_clk    ; reset_clk   ; 1.000        ; -0.081     ; 4.461      ;
; -3.518 ; increment_write:iw|h_counter[1] ; increment_write:iw|v_counter[0] ; reset_clk    ; reset_clk   ; 1.000        ; -0.082     ; 4.434      ;
; -3.511 ; increment_write:iw|h_counter[1] ; increment_write:iw|v_counter[3] ; reset_clk    ; reset_clk   ; 1.000        ; -0.081     ; 4.428      ;
; -3.510 ; increment_write:iw|h_counter[0] ; increment_write:iw|v_counter[0] ; reset_clk    ; reset_clk   ; 1.000        ; -0.082     ; 4.426      ;
; -3.504 ; increment_write:iw|h_counter[0] ; increment_write:iw|v_counter[2] ; reset_clk    ; reset_clk   ; 1.000        ; -0.081     ; 4.421      ;
; -3.501 ; increment_write:iw|v_counter[5] ; increment_write:iw|v_counter[8] ; reset_clk    ; reset_clk   ; 1.000        ; -0.082     ; 4.417      ;
; -3.479 ; increment_write:iw|h_counter[2] ; increment_write:iw|v_counter[3] ; reset_clk    ; reset_clk   ; 1.000        ; -0.081     ; 4.396      ;
; -3.439 ; increment_write:iw|h_counter[0] ; increment_write:iw|v_counter[3] ; reset_clk    ; reset_clk   ; 1.000        ; -0.081     ; 4.356      ;
; -3.421 ; increment_write:iw|v_counter[2] ; increment_write:iw|v_counter[8] ; reset_clk    ; reset_clk   ; 1.000        ; -0.082     ; 4.337      ;
; -3.389 ; increment_write:iw|h_counter[3] ; increment_write:iw|v_counter[0] ; reset_clk    ; reset_clk   ; 1.000        ; -0.082     ; 4.305      ;
; -3.368 ; increment_write:iw|h_counter[3] ; increment_write:iw|v_counter[2] ; reset_clk    ; reset_clk   ; 1.000        ; -0.081     ; 4.285      ;
; -3.335 ; increment_write:iw|h_counter[1] ; increment_write:iw|v_counter[8] ; reset_clk    ; reset_clk   ; 1.000        ; -0.082     ; 4.251      ;
; -3.303 ; increment_write:iw|h_counter[3] ; increment_write:iw|v_counter[3] ; reset_clk    ; reset_clk   ; 1.000        ; -0.081     ; 4.220      ;
; -3.288 ; increment_write:iw|v_counter[6] ; increment_write:iw|v_counter[8] ; reset_clk    ; reset_clk   ; 1.000        ; -0.082     ; 4.204      ;
; -3.284 ; increment_write:iw|h_counter[6] ; increment_write:iw|v_counter[0] ; reset_clk    ; reset_clk   ; 1.000        ; -0.082     ; 4.200      ;
; -3.278 ; increment_write:iw|h_counter[6] ; increment_write:iw|v_counter[2] ; reset_clk    ; reset_clk   ; 1.000        ; -0.081     ; 4.195      ;
; -3.273 ; increment_write:iw|v_counter[1] ; increment_write:iw|v_counter[7] ; reset_clk    ; reset_clk   ; 1.000        ; -0.082     ; 4.189      ;
; -3.257 ; increment_write:iw|h_counter[5] ; increment_write:iw|v_counter[0] ; reset_clk    ; reset_clk   ; 1.000        ; -0.082     ; 4.173      ;
; -3.252 ; increment_write:iw|h_counter[2] ; increment_write:iw|v_counter[8] ; reset_clk    ; reset_clk   ; 1.000        ; -0.082     ; 4.168      ;
; -3.248 ; increment_write:iw|h_counter[0] ; increment_write:iw|v_counter[8] ; reset_clk    ; reset_clk   ; 1.000        ; -0.082     ; 4.164      ;
; -3.247 ; increment_write:iw|h_counter[4] ; increment_write:iw|v_counter[0] ; reset_clk    ; reset_clk   ; 1.000        ; -0.082     ; 4.163      ;
; -3.241 ; increment_write:iw|h_counter[4] ; increment_write:iw|v_counter[2] ; reset_clk    ; reset_clk   ; 1.000        ; -0.081     ; 4.158      ;
; -3.236 ; increment_write:iw|h_counter[5] ; increment_write:iw|v_counter[2] ; reset_clk    ; reset_clk   ; 1.000        ; -0.081     ; 4.153      ;
; -3.230 ; increment_write:iw|v_counter[0] ; increment_write:iw|v_counter[7] ; reset_clk    ; reset_clk   ; 1.000        ; -0.080     ; 4.148      ;
; -3.213 ; increment_write:iw|h_counter[6] ; increment_write:iw|v_counter[3] ; reset_clk    ; reset_clk   ; 1.000        ; -0.081     ; 4.130      ;
; -3.176 ; increment_write:iw|h_counter[4] ; increment_write:iw|v_counter[3] ; reset_clk    ; reset_clk   ; 1.000        ; -0.081     ; 4.093      ;
; -3.171 ; increment_write:iw|h_counter[5] ; increment_write:iw|v_counter[3] ; reset_clk    ; reset_clk   ; 1.000        ; -0.081     ; 4.088      ;
; -3.152 ; increment_write:iw|h_counter[8] ; increment_write:iw|v_counter[0] ; reset_clk    ; reset_clk   ; 1.000        ; -0.082     ; 4.068      ;
; -3.151 ; increment_write:iw|h_counter[1] ; increment_write:iw|v_counter[5] ; reset_clk    ; reset_clk   ; 1.000        ; -0.081     ; 4.068      ;
; -3.151 ; increment_write:iw|h_counter[1] ; increment_write:iw|v_counter[6] ; reset_clk    ; reset_clk   ; 1.000        ; -0.081     ; 4.068      ;
; -3.146 ; increment_write:iw|h_counter[8] ; increment_write:iw|v_counter[2] ; reset_clk    ; reset_clk   ; 1.000        ; -0.081     ; 4.063      ;
; -3.143 ; increment_write:iw|h_counter[1] ; increment_write:iw|v_counter[7] ; reset_clk    ; reset_clk   ; 1.000        ; -0.081     ; 4.060      ;
; -3.134 ; increment_write:iw|v_counter[3] ; increment_write:iw|v_counter[7] ; reset_clk    ; reset_clk   ; 1.000        ; -0.081     ; 4.051      ;
; -3.128 ; increment_write:iw|v_counter[8] ; increment_write:iw|v_counter[8] ; reset_clk    ; reset_clk   ; 1.000        ; -0.081     ; 4.045      ;
; -3.120 ; increment_write:iw|v_counter[4] ; increment_write:iw|v_counter[7] ; reset_clk    ; reset_clk   ; 1.000        ; -0.082     ; 4.036      ;
; -3.101 ; increment_write:iw|v_counter[1] ; increment_write:iw|v_counter[5] ; reset_clk    ; reset_clk   ; 1.000        ; -0.082     ; 4.017      ;
; -3.101 ; increment_write:iw|v_counter[1] ; increment_write:iw|v_counter[6] ; reset_clk    ; reset_clk   ; 1.000        ; -0.082     ; 4.017      ;
; -3.091 ; increment_write:iw|h_counter[3] ; increment_write:iw|v_counter[8] ; reset_clk    ; reset_clk   ; 1.000        ; -0.082     ; 4.007      ;
; -3.086 ; increment_write:iw|h_counter[7] ; increment_write:iw|v_counter[2] ; reset_clk    ; reset_clk   ; 1.000        ; -0.081     ; 4.003      ;
; -3.081 ; increment_write:iw|h_counter[8] ; increment_write:iw|v_counter[3] ; reset_clk    ; reset_clk   ; 1.000        ; -0.081     ; 3.998      ;
; -3.068 ; increment_write:iw|h_counter[7] ; increment_write:iw|v_counter[0] ; reset_clk    ; reset_clk   ; 1.000        ; -0.082     ; 3.984      ;
; -3.064 ; increment_write:iw|h_counter[0] ; increment_write:iw|v_counter[5] ; reset_clk    ; reset_clk   ; 1.000        ; -0.081     ; 3.981      ;
; -3.064 ; increment_write:iw|h_counter[0] ; increment_write:iw|v_counter[6] ; reset_clk    ; reset_clk   ; 1.000        ; -0.081     ; 3.981      ;
; -3.059 ; increment_write:iw|h_counter[1] ; increment_write:iw|h_counter[9] ; reset_clk    ; reset_clk   ; 1.000        ; -0.082     ; 3.975      ;
; -3.058 ; increment_write:iw|v_counter[0] ; increment_write:iw|v_counter[5] ; reset_clk    ; reset_clk   ; 1.000        ; -0.080     ; 3.976      ;
; -3.058 ; increment_write:iw|v_counter[0] ; increment_write:iw|v_counter[6] ; reset_clk    ; reset_clk   ; 1.000        ; -0.080     ; 3.976      ;
; -3.056 ; increment_write:iw|h_counter[2] ; increment_write:iw|v_counter[5] ; reset_clk    ; reset_clk   ; 1.000        ; -0.081     ; 3.973      ;
; -3.056 ; increment_write:iw|h_counter[2] ; increment_write:iw|v_counter[6] ; reset_clk    ; reset_clk   ; 1.000        ; -0.081     ; 3.973      ;
; -3.056 ; increment_write:iw|h_counter[0] ; increment_write:iw|v_counter[7] ; reset_clk    ; reset_clk   ; 1.000        ; -0.081     ; 3.973      ;
; -3.048 ; increment_write:iw|h_counter[2] ; increment_write:iw|v_counter[7] ; reset_clk    ; reset_clk   ; 1.000        ; -0.081     ; 3.965      ;
; -3.041 ; increment_write:iw|h_counter[2] ; increment_write:iw|h_counter[9] ; reset_clk    ; reset_clk   ; 1.000        ; -0.082     ; 3.957      ;
; -3.021 ; increment_write:iw|h_counter[7] ; increment_write:iw|v_counter[3] ; reset_clk    ; reset_clk   ; 1.000        ; -0.081     ; 3.938      ;
; -3.001 ; increment_write:iw|h_counter[0] ; increment_write:iw|h_counter[9] ; reset_clk    ; reset_clk   ; 1.000        ; -0.082     ; 3.917      ;
; -2.996 ; increment_write:iw|v_counter[5] ; increment_write:iw|v_counter[7] ; reset_clk    ; reset_clk   ; 1.000        ; -0.081     ; 3.913      ;
; -2.986 ; increment_write:iw|h_counter[6] ; increment_write:iw|v_counter[8] ; reset_clk    ; reset_clk   ; 1.000        ; -0.082     ; 3.902      ;
; -2.962 ; increment_write:iw|v_counter[3] ; increment_write:iw|v_counter[5] ; reset_clk    ; reset_clk   ; 1.000        ; -0.081     ; 3.879      ;
; -2.962 ; increment_write:iw|v_counter[3] ; increment_write:iw|v_counter[6] ; reset_clk    ; reset_clk   ; 1.000        ; -0.081     ; 3.879      ;
; -2.959 ; increment_write:iw|h_counter[5] ; increment_write:iw|v_counter[8] ; reset_clk    ; reset_clk   ; 1.000        ; -0.082     ; 3.875      ;
; -2.949 ; increment_write:iw|h_counter[4] ; increment_write:iw|v_counter[8] ; reset_clk    ; reset_clk   ; 1.000        ; -0.082     ; 3.865      ;
; -2.948 ; increment_write:iw|v_counter[4] ; increment_write:iw|v_counter[5] ; reset_clk    ; reset_clk   ; 1.000        ; -0.082     ; 3.864      ;
; -2.948 ; increment_write:iw|v_counter[4] ; increment_write:iw|v_counter[6] ; reset_clk    ; reset_clk   ; 1.000        ; -0.082     ; 3.864      ;
; -2.932 ; increment_write:iw|h_counter[1] ; increment_write:iw|h_counter[7] ; reset_clk    ; reset_clk   ; 1.000        ; -0.081     ; 3.849      ;
; -2.930 ; increment_write:iw|h_counter[3] ; increment_write:iw|h_counter[9] ; reset_clk    ; reset_clk   ; 1.000        ; -0.082     ; 3.846      ;
; -2.916 ; increment_write:iw|v_counter[2] ; increment_write:iw|v_counter[7] ; reset_clk    ; reset_clk   ; 1.000        ; -0.081     ; 3.833      ;
; -2.901 ; increment_write:iw|v_counter[8] ; increment_write:iw|v_counter[7] ; reset_clk    ; reset_clk   ; 1.000        ; -0.080     ; 3.819      ;
; -2.860 ; increment_write:iw|v_counter[7] ; increment_write:iw|v_counter[7] ; reset_clk    ; reset_clk   ; 1.000        ; -0.082     ; 3.776      ;
; -2.860 ; increment_write:iw|h_counter[3] ; increment_write:iw|v_counter[5] ; reset_clk    ; reset_clk   ; 1.000        ; -0.081     ; 3.777      ;
; -2.860 ; increment_write:iw|h_counter[3] ; increment_write:iw|v_counter[6] ; reset_clk    ; reset_clk   ; 1.000        ; -0.081     ; 3.777      ;
; -2.854 ; increment_write:iw|h_counter[8] ; increment_write:iw|v_counter[8] ; reset_clk    ; reset_clk   ; 1.000        ; -0.082     ; 3.770      ;
; -2.852 ; increment_write:iw|h_counter[3] ; increment_write:iw|v_counter[7] ; reset_clk    ; reset_clk   ; 1.000        ; -0.081     ; 3.769      ;
; -2.845 ; increment_write:iw|h_counter[0] ; increment_write:iw|h_counter[7] ; reset_clk    ; reset_clk   ; 1.000        ; -0.081     ; 3.762      ;
; -2.837 ; increment_write:iw|h_counter[2] ; increment_write:iw|h_counter[7] ; reset_clk    ; reset_clk   ; 1.000        ; -0.081     ; 3.754      ;
; -2.824 ; increment_write:iw|v_counter[5] ; increment_write:iw|v_counter[5] ; reset_clk    ; reset_clk   ; 1.000        ; -0.081     ; 3.741      ;
; -2.824 ; increment_write:iw|v_counter[5] ; increment_write:iw|v_counter[6] ; reset_clk    ; reset_clk   ; 1.000        ; -0.081     ; 3.741      ;
; -2.780 ; increment_write:iw|h_counter[7] ; increment_write:iw|v_counter[8] ; reset_clk    ; reset_clk   ; 1.000        ; -0.082     ; 3.696      ;
; -2.777 ; increment_write:iw|h_counter[1] ; increment_write:iw|v_counter[1] ; reset_clk    ; reset_clk   ; 1.000        ; -0.081     ; 3.694      ;
; -2.776 ; increment_write:iw|h_counter[1] ; increment_write:iw|v_counter[4] ; reset_clk    ; reset_clk   ; 1.000        ; -0.081     ; 3.693      ;
; -2.765 ; increment_write:iw|h_counter[1] ; increment_write:iw|v_counter[9] ; reset_clk    ; reset_clk   ; 1.000        ; -0.081     ; 3.682      ;
; -2.764 ; increment_write:iw|h_counter[2] ; increment_write:iw|v_counter[9] ; reset_clk    ; reset_clk   ; 1.000        ; -0.081     ; 3.681      ;
; -2.761 ; increment_write:iw|v_counter[0] ; increment_write:iw|v_counter[9] ; reset_clk    ; reset_clk   ; 1.000        ; -0.080     ; 3.679      ;
; -2.759 ; increment_write:iw|h_counter[2] ; increment_write:iw|v_counter[4] ; reset_clk    ; reset_clk   ; 1.000        ; -0.081     ; 3.676      ;
; -2.759 ; increment_write:iw|h_counter[2] ; increment_write:iw|v_counter[1] ; reset_clk    ; reset_clk   ; 1.000        ; -0.081     ; 3.676      ;
; -2.753 ; increment_write:iw|h_counter[4] ; increment_write:iw|v_counter[5] ; reset_clk    ; reset_clk   ; 1.000        ; -0.081     ; 3.670      ;
; -2.753 ; increment_write:iw|h_counter[4] ; increment_write:iw|v_counter[6] ; reset_clk    ; reset_clk   ; 1.000        ; -0.081     ; 3.670      ;
; -2.745 ; increment_write:iw|h_counter[4] ; increment_write:iw|v_counter[7] ; reset_clk    ; reset_clk   ; 1.000        ; -0.081     ; 3.662      ;
; -2.744 ; increment_write:iw|v_counter[2] ; increment_write:iw|v_counter[5] ; reset_clk    ; reset_clk   ; 1.000        ; -0.081     ; 3.661      ;
; -2.744 ; increment_write:iw|v_counter[2] ; increment_write:iw|v_counter[6] ; reset_clk    ; reset_clk   ; 1.000        ; -0.081     ; 3.661      ;
; -2.738 ; increment_write:iw|h_counter[4] ; increment_write:iw|h_counter[9] ; reset_clk    ; reset_clk   ; 1.000        ; -0.082     ; 3.654      ;
; -2.729 ; increment_write:iw|v_counter[8] ; increment_write:iw|v_counter[5] ; reset_clk    ; reset_clk   ; 1.000        ; -0.080     ; 3.647      ;
; -2.729 ; increment_write:iw|v_counter[8] ; increment_write:iw|v_counter[6] ; reset_clk    ; reset_clk   ; 1.000        ; -0.080     ; 3.647      ;
; -2.724 ; increment_write:iw|h_counter[0] ; increment_write:iw|v_counter[9] ; reset_clk    ; reset_clk   ; 1.000        ; -0.081     ; 3.641      ;
; -2.719 ; increment_write:iw|h_counter[0] ; increment_write:iw|v_counter[4] ; reset_clk    ; reset_clk   ; 1.000        ; -0.081     ; 3.636      ;
; -2.719 ; increment_write:iw|h_counter[0] ; increment_write:iw|v_counter[1] ; reset_clk    ; reset_clk   ; 1.000        ; -0.081     ; 3.636      ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'vga_clk_instance|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                       ;
+--------+---------------------------------+---------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 29.881 ; VGA_controller:vga|v_counter[1] ; VGA_controller:vga|VGA_VS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 9.931      ;
; 30.016 ; VGA_controller:vga|v_counter[0] ; VGA_controller:vga|VGA_VS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 9.798      ;
; 30.934 ; VGA_controller:vga|h_counter[1] ; VGA_controller:vga|VGA_VS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 8.870      ;
; 31.200 ; VGA_controller:vga|h_counter[5] ; VGA_controller:vga|VGA_VS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 8.614      ;
; 31.230 ; VGA_controller:vga|h_counter[3] ; VGA_controller:vga|VGA_VS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 8.575      ;
; 31.232 ; VGA_controller:vga|v_counter[3] ; VGA_controller:vga|VGA_VS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 8.582      ;
; 31.305 ; VGA_controller:vga|v_counter[2] ; VGA_controller:vga|VGA_VS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 8.507      ;
; 31.338 ; VGA_controller:vga|v_counter[5] ; VGA_controller:vga|VGA_VS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 8.474      ;
; 31.456 ; VGA_controller:vga|v_counter[4] ; VGA_controller:vga|VGA_VS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 8.356      ;
; 31.578 ; VGA_controller:vga|v_counter[6] ; VGA_controller:vga|VGA_VS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 8.236      ;
; 31.629 ; VGA_controller:vga|h_counter[0] ; VGA_controller:vga|VGA_VS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 8.182      ;
; 31.632 ; VGA_controller:vga|h_counter[2] ; VGA_controller:vga|VGA_VS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 8.179      ;
; 31.637 ; VGA_controller:vga|v_counter[7] ; VGA_controller:vga|VGA_VS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 8.176      ;
; 31.752 ; VGA_controller:vga|h_counter[1] ; VGA_controller:vga|VGA_BLANK_N  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.104     ; 8.027      ;
; 31.808 ; VGA_controller:vga|v_counter[1] ; VGA_controller:vga|VGA_BLANK_N  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 7.979      ;
; 31.811 ; VGA_controller:vga|h_counter[4] ; VGA_controller:vga|VGA_VS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 8.001      ;
; 31.820 ; VGA_controller:vga|h_counter[6] ; VGA_controller:vga|VGA_VS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 7.994      ;
; 31.935 ; VGA_controller:vga|v_counter[0] ; VGA_controller:vga|VGA_BLANK_N  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.094     ; 7.854      ;
; 32.018 ; VGA_controller:vga|h_counter[5] ; VGA_controller:vga|VGA_BLANK_N  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.094     ; 7.771      ;
; 32.048 ; VGA_controller:vga|h_counter[3] ; VGA_controller:vga|VGA_BLANK_N  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.103     ; 7.732      ;
; 32.182 ; VGA_controller:vga|v_counter[8] ; VGA_controller:vga|VGA_VS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 7.631      ;
; 32.225 ; VGA_controller:vga|h_counter[7] ; VGA_controller:vga|VGA_VS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 7.587      ;
; 32.447 ; VGA_controller:vga|h_counter[0] ; VGA_controller:vga|VGA_BLANK_N  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.097     ; 7.339      ;
; 32.450 ; VGA_controller:vga|h_counter[2] ; VGA_controller:vga|VGA_BLANK_N  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.097     ; 7.336      ;
; 32.507 ; VGA_controller:vga|h_counter[8] ; VGA_controller:vga|VGA_VS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 7.304      ;
; 32.629 ; VGA_controller:vga|h_counter[4] ; VGA_controller:vga|VGA_BLANK_N  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 7.158      ;
; 32.638 ; VGA_controller:vga|h_counter[6] ; VGA_controller:vga|VGA_BLANK_N  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.094     ; 7.151      ;
; 32.665 ; VGA_controller:vga|v_counter[9] ; VGA_controller:vga|VGA_VS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 7.149      ;
; 32.967 ; VGA_controller:vga|h_counter[9] ; VGA_controller:vga|VGA_VS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 6.847      ;
; 33.043 ; VGA_controller:vga|h_counter[7] ; VGA_controller:vga|VGA_BLANK_N  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 6.744      ;
; 33.159 ; VGA_controller:vga|v_counter[3] ; VGA_controller:vga|VGA_BLANK_N  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.094     ; 6.630      ;
; 33.232 ; VGA_controller:vga|v_counter[2] ; VGA_controller:vga|VGA_BLANK_N  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 6.555      ;
; 33.265 ; VGA_controller:vga|v_counter[5] ; VGA_controller:vga|VGA_BLANK_N  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 6.522      ;
; 33.325 ; VGA_controller:vga|h_counter[8] ; VGA_controller:vga|VGA_BLANK_N  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.097     ; 6.461      ;
; 33.346 ; VGA_controller:vga|v_counter[1] ; VGA_controller:vga|v_counter[2] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 6.572      ;
; 33.383 ; VGA_controller:vga|v_counter[4] ; VGA_controller:vga|VGA_BLANK_N  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 6.404      ;
; 33.473 ; VGA_controller:vga|v_counter[0] ; VGA_controller:vga|v_counter[2] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 6.447      ;
; 33.505 ; VGA_controller:vga|v_counter[6] ; VGA_controller:vga|VGA_BLANK_N  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.094     ; 6.284      ;
; 33.564 ; VGA_controller:vga|v_counter[7] ; VGA_controller:vga|VGA_BLANK_N  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.095     ; 6.224      ;
; 33.603 ; VGA_controller:vga|h_counter[1] ; VGA_controller:vga|VGA_HS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.095     ; 6.185      ;
; 33.785 ; VGA_controller:vga|h_counter[9] ; VGA_controller:vga|VGA_BLANK_N  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.094     ; 6.004      ;
; 33.833 ; VGA_controller:vga|h_counter[5] ; VGA_controller:vga|VGA_HS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 5.965      ;
; 33.899 ; VGA_controller:vga|h_counter[3] ; VGA_controller:vga|VGA_HS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.094     ; 5.890      ;
; 34.084 ; VGA_controller:vga|v_counter[1] ; VGA_controller:vga|v_counter[3] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 5.832      ;
; 34.129 ; VGA_controller:vga|v_counter[8] ; VGA_controller:vga|VGA_BLANK_N  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.095     ; 5.659      ;
; 34.214 ; VGA_controller:vga|v_counter[0] ; VGA_controller:vga|v_counter[3] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 5.704      ;
; 34.232 ; VGA_controller:vga|v_counter[1] ; VGA_controller:vga|v_counter[9] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 5.684      ;
; 34.298 ; VGA_controller:vga|h_counter[0] ; VGA_controller:vga|VGA_HS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 5.497      ;
; 34.301 ; VGA_controller:vga|h_counter[2] ; VGA_controller:vga|VGA_HS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 5.494      ;
; 34.354 ; VGA_controller:vga|h_counter[6] ; VGA_controller:vga|VGA_HS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 5.444      ;
; 34.355 ; VGA_controller:vga|v_counter[1] ; VGA_controller:vga|v_counter[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 5.561      ;
; 34.359 ; VGA_controller:vga|v_counter[0] ; VGA_controller:vga|v_counter[9] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 5.559      ;
; 34.444 ; VGA_controller:vga|h_counter[4] ; VGA_controller:vga|VGA_HS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.087     ; 5.352      ;
; 34.451 ; VGA_controller:vga|h_counter[1] ; VGA_controller:vga|v_counter[9] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 5.457      ;
; 34.458 ; VGA_controller:vga|h_counter[1] ; VGA_controller:vga|v_counter[3] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 5.450      ;
; 34.475 ; VGA_controller:vga|h_counter[7] ; VGA_controller:vga|VGA_HS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.087     ; 5.321      ;
; 34.482 ; VGA_controller:vga|v_counter[0] ; VGA_controller:vga|v_counter[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 5.436      ;
; 34.612 ; VGA_controller:vga|v_counter[9] ; VGA_controller:vga|VGA_BLANK_N  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.094     ; 5.177      ;
; 34.662 ; VGA_controller:vga|h_counter[1] ; VGA_controller:vga|v_counter[6] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 5.246      ;
; 34.665 ; VGA_controller:vga|h_counter[1] ; VGA_controller:vga|v_counter[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 5.243      ;
; 34.697 ; VGA_controller:vga|v_counter[3] ; VGA_controller:vga|v_counter[2] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 5.223      ;
; 34.705 ; VGA_controller:vga|h_counter[1] ; VGA_controller:vga|h_counter[9] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 5.203      ;
; 34.710 ; VGA_controller:vga|h_counter[1] ; VGA_controller:vga|h_counter[5] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 5.198      ;
; 34.717 ; VGA_controller:vga|h_counter[5] ; VGA_controller:vga|v_counter[9] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 5.201      ;
; 34.724 ; VGA_controller:vga|h_counter[5] ; VGA_controller:vga|v_counter[3] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 5.194      ;
; 34.747 ; VGA_controller:vga|h_counter[3] ; VGA_controller:vga|v_counter[9] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 5.162      ;
; 34.754 ; VGA_controller:vga|h_counter[3] ; VGA_controller:vga|v_counter[3] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 5.155      ;
; 34.770 ; VGA_controller:vga|v_counter[2] ; VGA_controller:vga|v_counter[2] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 5.148      ;
; 34.803 ; VGA_controller:vga|v_counter[5] ; VGA_controller:vga|v_counter[2] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 5.115      ;
; 34.921 ; VGA_controller:vga|v_counter[4] ; VGA_controller:vga|v_counter[2] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 4.997      ;
; 34.923 ; VGA_controller:vga|h_counter[1] ; VGA_controller:vga|v_counter[7] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 4.986      ;
; 34.923 ; VGA_controller:vga|h_counter[1] ; VGA_controller:vga|v_counter[8] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 4.986      ;
; 34.928 ; VGA_controller:vga|h_counter[5] ; VGA_controller:vga|v_counter[6] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 4.990      ;
; 34.931 ; VGA_controller:vga|h_counter[5] ; VGA_controller:vga|v_counter[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 4.987      ;
; 34.958 ; VGA_controller:vga|h_counter[3] ; VGA_controller:vga|v_counter[6] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 4.951      ;
; 34.961 ; VGA_controller:vga|h_counter[3] ; VGA_controller:vga|v_counter[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 4.948      ;
; 34.971 ; VGA_controller:vga|h_counter[5] ; VGA_controller:vga|h_counter[9] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 4.947      ;
; 34.976 ; VGA_controller:vga|h_counter[5] ; VGA_controller:vga|h_counter[5] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 4.942      ;
; 35.001 ; VGA_controller:vga|h_counter[3] ; VGA_controller:vga|h_counter[9] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 4.908      ;
; 35.006 ; VGA_controller:vga|h_counter[3] ; VGA_controller:vga|h_counter[5] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 4.903      ;
; 35.012 ; VGA_controller:vga|h_counter[1] ; VGA_controller:vga|v_counter[1] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.087     ; 4.899      ;
; 35.025 ; VGA_controller:vga|h_counter[8] ; VGA_controller:vga|VGA_HS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 4.770      ;
; 35.043 ; VGA_controller:vga|v_counter[6] ; VGA_controller:vga|v_counter[2] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 4.877      ;
; 35.102 ; VGA_controller:vga|v_counter[7] ; VGA_controller:vga|v_counter[2] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 4.817      ;
; 35.146 ; VGA_controller:vga|h_counter[0] ; VGA_controller:vga|v_counter[9] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.769      ;
; 35.149 ; VGA_controller:vga|h_counter[2] ; VGA_controller:vga|v_counter[9] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.766      ;
; 35.153 ; VGA_controller:vga|h_counter[0] ; VGA_controller:vga|v_counter[3] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.762      ;
; 35.156 ; VGA_controller:vga|h_counter[2] ; VGA_controller:vga|v_counter[3] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.759      ;
; 35.182 ; VGA_controller:vga|h_counter[1] ; VGA_controller:vga|v_counter[2] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 4.728      ;
; 35.183 ; VGA_controller:vga|h_counter[1] ; VGA_controller:vga|v_counter[5] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 4.727      ;
; 35.183 ; VGA_controller:vga|h_counter[1] ; VGA_controller:vga|v_counter[4] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 4.727      ;
; 35.189 ; VGA_controller:vga|h_counter[5] ; VGA_controller:vga|v_counter[7] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 4.730      ;
; 35.189 ; VGA_controller:vga|h_counter[5] ; VGA_controller:vga|v_counter[8] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 4.730      ;
; 35.219 ; VGA_controller:vga|h_counter[3] ; VGA_controller:vga|v_counter[7] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 4.691      ;
; 35.219 ; VGA_controller:vga|h_counter[3] ; VGA_controller:vga|v_counter[8] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 4.691      ;
; 35.278 ; VGA_controller:vga|h_counter[5] ; VGA_controller:vga|v_counter[1] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.643      ;
; 35.308 ; VGA_controller:vga|h_counter[3] ; VGA_controller:vga|v_counter[1] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 4.604      ;
; 35.328 ; VGA_controller:vga|h_counter[4] ; VGA_controller:vga|v_counter[9] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.588      ;
; 35.334 ; VGA_controller:vga|h_counter[6] ; VGA_controller:vga|v_counter[9] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 4.584      ;
; 35.335 ; VGA_controller:vga|h_counter[4] ; VGA_controller:vga|v_counter[3] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.581      ;
+--------+---------------------------------+---------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'reset_clk'                                                                                                         ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; 0.401 ; increment_write:iw|v_counter[7] ; increment_write:iw|v_counter[7] ; reset_clk    ; reset_clk   ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; increment_write:iw|v_counter[9] ; increment_write:iw|v_counter[9] ; reset_clk    ; reset_clk   ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; increment_write:iw|v_counter[4] ; increment_write:iw|v_counter[4] ; reset_clk    ; reset_clk   ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; increment_write:iw|v_counter[1] ; increment_write:iw|v_counter[1] ; reset_clk    ; reset_clk   ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; increment_write:iw|v_counter[5] ; increment_write:iw|v_counter[5] ; reset_clk    ; reset_clk   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; increment_write:iw|v_counter[6] ; increment_write:iw|v_counter[6] ; reset_clk    ; reset_clk   ; 0.000        ; 0.081      ; 0.669      ;
; 0.631 ; increment_write:iw|h_counter[1] ; increment_write:iw|h_counter[1] ; reset_clk    ; reset_clk   ; 0.000        ; 0.081      ; 0.898      ;
; 0.633 ; increment_write:iw|h_counter[5] ; increment_write:iw|h_counter[5] ; reset_clk    ; reset_clk   ; 0.000        ; 0.081      ; 0.900      ;
; 0.634 ; increment_write:iw|h_counter[3] ; increment_write:iw|h_counter[3] ; reset_clk    ; reset_clk   ; 0.000        ; 0.081      ; 0.901      ;
; 0.637 ; increment_write:iw|h_counter[4] ; increment_write:iw|h_counter[4] ; reset_clk    ; reset_clk   ; 0.000        ; 0.081      ; 0.904      ;
; 0.659 ; increment_write:iw|h_counter[0] ; increment_write:iw|h_counter[0] ; reset_clk    ; reset_clk   ; 0.000        ; 0.081      ; 0.926      ;
; 0.800 ; increment_write:iw|h_counter[8] ; increment_write:iw|h_counter[8] ; reset_clk    ; reset_clk   ; 0.000        ; 0.081      ; 1.067      ;
; 0.800 ; increment_write:iw|h_counter[6] ; increment_write:iw|h_counter[6] ; reset_clk    ; reset_clk   ; 0.000        ; 0.081      ; 1.067      ;
; 0.801 ; increment_write:iw|h_counter[2] ; increment_write:iw|h_counter[2] ; reset_clk    ; reset_clk   ; 0.000        ; 0.081      ; 1.068      ;
; 0.949 ; increment_write:iw|h_counter[1] ; increment_write:iw|h_counter[2] ; reset_clk    ; reset_clk   ; 0.000        ; 0.081      ; 1.216      ;
; 0.950 ; increment_write:iw|h_counter[5] ; increment_write:iw|h_counter[6] ; reset_clk    ; reset_clk   ; 0.000        ; 0.081      ; 1.217      ;
; 0.951 ; increment_write:iw|h_counter[3] ; increment_write:iw|h_counter[4] ; reset_clk    ; reset_clk   ; 0.000        ; 0.081      ; 1.218      ;
; 0.952 ; increment_write:iw|h_counter[7] ; increment_write:iw|h_counter[8] ; reset_clk    ; reset_clk   ; 0.000        ; 0.081      ; 1.219      ;
; 0.963 ; increment_write:iw|h_counter[0] ; increment_write:iw|h_counter[1] ; reset_clk    ; reset_clk   ; 0.000        ; 0.081      ; 1.230      ;
; 0.964 ; increment_write:iw|h_counter[4] ; increment_write:iw|h_counter[5] ; reset_clk    ; reset_clk   ; 0.000        ; 0.081      ; 1.231      ;
; 0.968 ; increment_write:iw|h_counter[0] ; increment_write:iw|h_counter[2] ; reset_clk    ; reset_clk   ; 0.000        ; 0.081      ; 1.235      ;
; 0.969 ; increment_write:iw|h_counter[4] ; increment_write:iw|h_counter[6] ; reset_clk    ; reset_clk   ; 0.000        ; 0.081      ; 1.236      ;
; 1.070 ; increment_write:iw|h_counter[1] ; increment_write:iw|h_counter[3] ; reset_clk    ; reset_clk   ; 0.000        ; 0.081      ; 1.337      ;
; 1.072 ; increment_write:iw|h_counter[3] ; increment_write:iw|h_counter[5] ; reset_clk    ; reset_clk   ; 0.000        ; 0.081      ; 1.339      ;
; 1.075 ; increment_write:iw|h_counter[1] ; increment_write:iw|h_counter[4] ; reset_clk    ; reset_clk   ; 0.000        ; 0.081      ; 1.342      ;
; 1.076 ; increment_write:iw|h_counter[5] ; increment_write:iw|h_counter[8] ; reset_clk    ; reset_clk   ; 0.000        ; 0.081      ; 1.343      ;
; 1.077 ; increment_write:iw|h_counter[3] ; increment_write:iw|h_counter[6] ; reset_clk    ; reset_clk   ; 0.000        ; 0.081      ; 1.344      ;
; 1.089 ; increment_write:iw|h_counter[0] ; increment_write:iw|h_counter[3] ; reset_clk    ; reset_clk   ; 0.000        ; 0.081      ; 1.356      ;
; 1.094 ; increment_write:iw|h_counter[0] ; increment_write:iw|h_counter[4] ; reset_clk    ; reset_clk   ; 0.000        ; 0.081      ; 1.361      ;
; 1.095 ; increment_write:iw|h_counter[4] ; increment_write:iw|h_counter[8] ; reset_clk    ; reset_clk   ; 0.000        ; 0.081      ; 1.362      ;
; 1.128 ; increment_write:iw|h_counter[2] ; increment_write:iw|h_counter[3] ; reset_clk    ; reset_clk   ; 0.000        ; 0.081      ; 1.395      ;
; 1.132 ; increment_write:iw|h_counter[6] ; increment_write:iw|h_counter[8] ; reset_clk    ; reset_clk   ; 0.000        ; 0.081      ; 1.399      ;
; 1.133 ; increment_write:iw|h_counter[2] ; increment_write:iw|h_counter[4] ; reset_clk    ; reset_clk   ; 0.000        ; 0.081      ; 1.400      ;
; 1.136 ; increment_write:iw|v_counter[8] ; increment_write:iw|v_counter[8] ; reset_clk    ; reset_clk   ; 0.000        ; 0.081      ; 1.403      ;
; 1.142 ; increment_write:iw|h_counter[7] ; increment_write:iw|h_counter[7] ; reset_clk    ; reset_clk   ; 0.000        ; 0.081      ; 1.409      ;
; 1.196 ; increment_write:iw|h_counter[1] ; increment_write:iw|h_counter[5] ; reset_clk    ; reset_clk   ; 0.000        ; 0.081      ; 1.463      ;
; 1.201 ; increment_write:iw|h_counter[1] ; increment_write:iw|h_counter[6] ; reset_clk    ; reset_clk   ; 0.000        ; 0.081      ; 1.468      ;
; 1.203 ; increment_write:iw|h_counter[3] ; increment_write:iw|h_counter[8] ; reset_clk    ; reset_clk   ; 0.000        ; 0.081      ; 1.470      ;
; 1.215 ; increment_write:iw|h_counter[0] ; increment_write:iw|h_counter[5] ; reset_clk    ; reset_clk   ; 0.000        ; 0.081      ; 1.482      ;
; 1.220 ; increment_write:iw|h_counter[0] ; increment_write:iw|h_counter[6] ; reset_clk    ; reset_clk   ; 0.000        ; 0.081      ; 1.487      ;
; 1.232 ; increment_write:iw|v_counter[0] ; increment_write:iw|v_counter[0] ; reset_clk    ; reset_clk   ; 0.000        ; 0.081      ; 1.499      ;
; 1.254 ; increment_write:iw|h_counter[2] ; increment_write:iw|h_counter[5] ; reset_clk    ; reset_clk   ; 0.000        ; 0.081      ; 1.521      ;
; 1.259 ; increment_write:iw|h_counter[2] ; increment_write:iw|h_counter[6] ; reset_clk    ; reset_clk   ; 0.000        ; 0.081      ; 1.526      ;
; 1.295 ; increment_write:iw|h_counter[9] ; increment_write:iw|h_counter[7] ; reset_clk    ; reset_clk   ; 0.000        ; 0.082      ; 1.563      ;
; 1.327 ; increment_write:iw|h_counter[1] ; increment_write:iw|h_counter[8] ; reset_clk    ; reset_clk   ; 0.000        ; 0.081      ; 1.594      ;
; 1.346 ; increment_write:iw|h_counter[0] ; increment_write:iw|h_counter[8] ; reset_clk    ; reset_clk   ; 0.000        ; 0.081      ; 1.613      ;
; 1.385 ; increment_write:iw|h_counter[2] ; increment_write:iw|h_counter[8] ; reset_clk    ; reset_clk   ; 0.000        ; 0.081      ; 1.652      ;
; 1.438 ; increment_write:iw|h_counter[8] ; increment_write:iw|h_counter[7] ; reset_clk    ; reset_clk   ; 0.000        ; 0.081      ; 1.705      ;
; 1.583 ; increment_write:iw|h_counter[5] ; increment_write:iw|h_counter[7] ; reset_clk    ; reset_clk   ; 0.000        ; 0.081      ; 1.850      ;
; 1.602 ; increment_write:iw|h_counter[4] ; increment_write:iw|h_counter[7] ; reset_clk    ; reset_clk   ; 0.000        ; 0.081      ; 1.869      ;
; 1.639 ; increment_write:iw|h_counter[6] ; increment_write:iw|h_counter[7] ; reset_clk    ; reset_clk   ; 0.000        ; 0.081      ; 1.906      ;
; 1.690 ; increment_write:iw|h_counter[9] ; increment_write:iw|h_counter[9] ; reset_clk    ; reset_clk   ; 0.000        ; 0.081      ; 1.957      ;
; 1.697 ; increment_write:iw|v_counter[2] ; increment_write:iw|v_counter[5] ; reset_clk    ; reset_clk   ; 0.000        ; 0.081      ; 1.964      ;
; 1.710 ; increment_write:iw|h_counter[3] ; increment_write:iw|h_counter[7] ; reset_clk    ; reset_clk   ; 0.000        ; 0.081      ; 1.977      ;
; 1.816 ; increment_write:iw|v_counter[3] ; increment_write:iw|v_counter[5] ; reset_clk    ; reset_clk   ; 0.000        ; 0.081      ; 2.083      ;
; 1.834 ; increment_write:iw|h_counter[1] ; increment_write:iw|h_counter[7] ; reset_clk    ; reset_clk   ; 0.000        ; 0.081      ; 2.101      ;
; 1.853 ; increment_write:iw|h_counter[0] ; increment_write:iw|h_counter[7] ; reset_clk    ; reset_clk   ; 0.000        ; 0.081      ; 2.120      ;
; 1.873 ; increment_write:iw|v_counter[5] ; increment_write:iw|v_counter[6] ; reset_clk    ; reset_clk   ; 0.000        ; 0.081      ; 2.140      ;
; 1.877 ; increment_write:iw|v_counter[2] ; increment_write:iw|v_counter[6] ; reset_clk    ; reset_clk   ; 0.000        ; 0.081      ; 2.144      ;
; 1.892 ; increment_write:iw|h_counter[2] ; increment_write:iw|h_counter[7] ; reset_clk    ; reset_clk   ; 0.000        ; 0.081      ; 2.159      ;
; 1.903 ; increment_write:iw|v_counter[4] ; increment_write:iw|v_counter[5] ; reset_clk    ; reset_clk   ; 0.000        ; 0.081      ; 2.170      ;
; 1.948 ; increment_write:iw|v_counter[1] ; increment_write:iw|v_counter[5] ; reset_clk    ; reset_clk   ; 0.000        ; 0.081      ; 2.215      ;
; 1.981 ; increment_write:iw|v_counter[0] ; increment_write:iw|v_counter[1] ; reset_clk    ; reset_clk   ; 0.000        ; 0.083      ; 2.250      ;
; 1.990 ; increment_write:iw|v_counter[2] ; increment_write:iw|v_counter[4] ; reset_clk    ; reset_clk   ; 0.000        ; 0.082      ; 2.258      ;
; 1.994 ; increment_write:iw|h_counter[7] ; increment_write:iw|v_counter[7] ; reset_clk    ; reset_clk   ; 0.000        ; 0.082      ; 2.262      ;
; 2.002 ; increment_write:iw|v_counter[9] ; increment_write:iw|v_counter[6] ; reset_clk    ; reset_clk   ; 0.000        ; 0.081      ; 2.269      ;
; 2.003 ; increment_write:iw|v_counter[9] ; increment_write:iw|v_counter[5] ; reset_clk    ; reset_clk   ; 0.000        ; 0.081      ; 2.270      ;
; 2.003 ; increment_write:iw|h_counter[7] ; increment_write:iw|v_counter[5] ; reset_clk    ; reset_clk   ; 0.000        ; 0.081      ; 2.270      ;
; 2.003 ; increment_write:iw|h_counter[7] ; increment_write:iw|v_counter[6] ; reset_clk    ; reset_clk   ; 0.000        ; 0.081      ; 2.270      ;
; 2.003 ; increment_write:iw|v_counter[3] ; increment_write:iw|v_counter[6] ; reset_clk    ; reset_clk   ; 0.000        ; 0.081      ; 2.270      ;
; 2.029 ; increment_write:iw|v_counter[3] ; increment_write:iw|v_counter[3] ; reset_clk    ; reset_clk   ; 0.000        ; 0.081      ; 2.296      ;
; 2.030 ; increment_write:iw|v_counter[0] ; increment_write:iw|v_counter[5] ; reset_clk    ; reset_clk   ; 0.000        ; 0.082      ; 2.298      ;
; 2.031 ; increment_write:iw|h_counter[9] ; increment_write:iw|v_counter[4] ; reset_clk    ; reset_clk   ; 0.000        ; 0.083      ; 2.300      ;
; 2.031 ; increment_write:iw|h_counter[9] ; increment_write:iw|v_counter[1] ; reset_clk    ; reset_clk   ; 0.000        ; 0.083      ; 2.300      ;
; 2.036 ; increment_write:iw|h_counter[9] ; increment_write:iw|v_counter[9] ; reset_clk    ; reset_clk   ; 0.000        ; 0.083      ; 2.305      ;
; 2.047 ; increment_write:iw|h_counter[8] ; increment_write:iw|v_counter[4] ; reset_clk    ; reset_clk   ; 0.000        ; 0.082      ; 2.315      ;
; 2.047 ; increment_write:iw|h_counter[8] ; increment_write:iw|v_counter[1] ; reset_clk    ; reset_clk   ; 0.000        ; 0.082      ; 2.315      ;
; 2.053 ; increment_write:iw|h_counter[8] ; increment_write:iw|v_counter[9] ; reset_clk    ; reset_clk   ; 0.000        ; 0.082      ; 2.321      ;
; 2.071 ; increment_write:iw|h_counter[8] ; increment_write:iw|h_counter[9] ; reset_clk    ; reset_clk   ; 0.000        ; 0.080      ; 2.337      ;
; 2.080 ; increment_write:iw|v_counter[6] ; increment_write:iw|v_counter[7] ; reset_clk    ; reset_clk   ; 0.000        ; 0.082      ; 2.348      ;
; 2.094 ; increment_write:iw|h_counter[9] ; increment_write:iw|v_counter[7] ; reset_clk    ; reset_clk   ; 0.000        ; 0.083      ; 2.363      ;
; 2.102 ; increment_write:iw|h_counter[9] ; increment_write:iw|v_counter[5] ; reset_clk    ; reset_clk   ; 0.000        ; 0.082      ; 2.370      ;
; 2.102 ; increment_write:iw|h_counter[9] ; increment_write:iw|v_counter[6] ; reset_clk    ; reset_clk   ; 0.000        ; 0.082      ; 2.370      ;
; 2.104 ; increment_write:iw|v_counter[4] ; increment_write:iw|v_counter[6] ; reset_clk    ; reset_clk   ; 0.000        ; 0.081      ; 2.371      ;
; 2.114 ; increment_write:iw|h_counter[4] ; increment_write:iw|v_counter[9] ; reset_clk    ; reset_clk   ; 0.000        ; 0.082      ; 2.382      ;
; 2.116 ; increment_write:iw|v_counter[3] ; increment_write:iw|v_counter[4] ; reset_clk    ; reset_clk   ; 0.000        ; 0.082      ; 2.384      ;
; 2.123 ; increment_write:iw|h_counter[4] ; increment_write:iw|v_counter[4] ; reset_clk    ; reset_clk   ; 0.000        ; 0.082      ; 2.391      ;
; 2.124 ; increment_write:iw|h_counter[4] ; increment_write:iw|v_counter[1] ; reset_clk    ; reset_clk   ; 0.000        ; 0.082      ; 2.392      ;
; 2.154 ; increment_write:iw|h_counter[7] ; increment_write:iw|h_counter[9] ; reset_clk    ; reset_clk   ; 0.000        ; 0.080      ; 2.420      ;
; 2.158 ; increment_write:iw|v_counter[1] ; increment_write:iw|v_counter[6] ; reset_clk    ; reset_clk   ; 0.000        ; 0.081      ; 2.425      ;
; 2.167 ; increment_write:iw|h_counter[7] ; increment_write:iw|v_counter[4] ; reset_clk    ; reset_clk   ; 0.000        ; 0.082      ; 2.435      ;
; 2.167 ; increment_write:iw|h_counter[7] ; increment_write:iw|v_counter[1] ; reset_clk    ; reset_clk   ; 0.000        ; 0.082      ; 2.435      ;
; 2.172 ; increment_write:iw|h_counter[7] ; increment_write:iw|v_counter[9] ; reset_clk    ; reset_clk   ; 0.000        ; 0.082      ; 2.440      ;
; 2.184 ; increment_write:iw|v_counter[5] ; increment_write:iw|v_counter[7] ; reset_clk    ; reset_clk   ; 0.000        ; 0.082      ; 2.452      ;
; 2.188 ; increment_write:iw|v_counter[2] ; increment_write:iw|v_counter[7] ; reset_clk    ; reset_clk   ; 0.000        ; 0.082      ; 2.456      ;
; 2.199 ; increment_write:iw|v_counter[9] ; increment_write:iw|v_counter[7] ; reset_clk    ; reset_clk   ; 0.000        ; 0.082      ; 2.467      ;
; 2.210 ; increment_write:iw|v_counter[0] ; increment_write:iw|v_counter[6] ; reset_clk    ; reset_clk   ; 0.000        ; 0.082      ; 2.478      ;
; 2.225 ; increment_write:iw|h_counter[5] ; increment_write:iw|v_counter[9] ; reset_clk    ; reset_clk   ; 0.000        ; 0.082      ; 2.493      ;
; 2.234 ; increment_write:iw|h_counter[5] ; increment_write:iw|v_counter[4] ; reset_clk    ; reset_clk   ; 0.000        ; 0.082      ; 2.502      ;
; 2.235 ; increment_write:iw|h_counter[5] ; increment_write:iw|v_counter[1] ; reset_clk    ; reset_clk   ; 0.000        ; 0.082      ; 2.503      ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'vga_clk_instance|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                       ;
+-------+---------------------------------+---------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.403 ; VGA_controller:vga|v_counter[0] ; VGA_controller:vga|v_counter[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; VGA_controller:vga|v_counter[2] ; VGA_controller:vga|v_counter[2] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; VGA_controller:vga|v_counter[7] ; VGA_controller:vga|v_counter[7] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; VGA_controller:vga|v_counter[8] ; VGA_controller:vga|v_counter[8] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; VGA_controller:vga|v_counter[6] ; VGA_controller:vga|v_counter[6] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; VGA_controller:vga|v_counter[5] ; VGA_controller:vga|v_counter[5] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; VGA_controller:vga|v_counter[4] ; VGA_controller:vga|v_counter[4] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; VGA_controller:vga|v_counter[1] ; VGA_controller:vga|v_counter[1] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.828 ; VGA_controller:vga|v_counter[3] ; VGA_controller:vga|v_counter[3] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.094      ;
; 1.033 ; VGA_controller:vga|h_counter[0] ; VGA_controller:vga|h_counter[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.299      ;
; 1.164 ; VGA_controller:vga|h_counter[2] ; VGA_controller:vga|h_counter[2] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.430      ;
; 1.186 ; VGA_controller:vga|v_counter[9] ; VGA_controller:vga|v_counter[9] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.452      ;
; 1.250 ; VGA_controller:vga|h_counter[8] ; VGA_controller:vga|h_counter[8] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.516      ;
; 1.344 ; VGA_controller:vga|v_counter[7] ; VGA_controller:vga|v_counter[8] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.610      ;
; 1.347 ; VGA_controller:vga|h_counter[0] ; VGA_controller:vga|h_counter[2] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.613      ;
; 1.360 ; VGA_controller:vga|h_counter[7] ; VGA_controller:vga|h_counter[7] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.625      ;
; 1.465 ; VGA_controller:vga|h_counter[4] ; VGA_controller:vga|h_counter[4] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.730      ;
; 1.531 ; VGA_controller:vga|v_counter[6] ; VGA_controller:vga|v_counter[7] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.798      ;
; 1.537 ; VGA_controller:vga|v_counter[6] ; VGA_controller:vga|v_counter[8] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.804      ;
; 1.548 ; VGA_controller:vga|h_counter[9] ; VGA_controller:vga|h_counter[9] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.814      ;
; 1.626 ; VGA_controller:vga|v_counter[4] ; VGA_controller:vga|v_counter[7] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.891      ;
; 1.632 ; VGA_controller:vga|v_counter[4] ; VGA_controller:vga|v_counter[8] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.897      ;
; 1.647 ; VGA_controller:vga|v_counter[5] ; VGA_controller:vga|v_counter[7] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.912      ;
; 1.666 ; VGA_controller:vga|v_counter[5] ; VGA_controller:vga|v_counter[8] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.931      ;
; 1.697 ; VGA_controller:vga|h_counter[8] ; VGA_controller:vga|h_counter[9] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.960      ;
; 1.727 ; VGA_controller:vga|h_counter[7] ; VGA_controller:vga|h_counter[8] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.993      ;
; 1.750 ; VGA_controller:vga|v_counter[3] ; VGA_controller:vga|v_counter[7] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.017      ;
; 1.764 ; VGA_controller:vga|v_counter[3] ; VGA_controller:vga|v_counter[8] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.031      ;
; 1.771 ; VGA_controller:vga|h_counter[4] ; VGA_controller:vga|h_counter[7] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.036      ;
; 1.781 ; VGA_controller:vga|h_counter[0] ; VGA_controller:vga|h_counter[4] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.046      ;
; 1.789 ; VGA_controller:vga|h_counter[0] ; VGA_controller:vga|h_counter[1] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.062      ;
; 1.792 ; VGA_controller:vga|v_counter[2] ; VGA_controller:vga|v_counter[7] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.057      ;
; 1.798 ; VGA_controller:vga|v_counter[2] ; VGA_controller:vga|v_counter[8] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.063      ;
; 1.804 ; VGA_controller:vga|h_counter[2] ; VGA_controller:vga|h_counter[4] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.069      ;
; 1.848 ; VGA_controller:vga|h_counter[4] ; VGA_controller:vga|h_counter[8] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.114      ;
; 1.872 ; VGA_controller:vga|h_counter[0] ; VGA_controller:vga|h_counter[3] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.144      ;
; 1.873 ; VGA_controller:vga|h_counter[4] ; VGA_controller:vga|h_counter[5] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.136      ;
; 1.874 ; VGA_controller:vga|h_counter[6] ; VGA_controller:vga|h_counter[7] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.142      ;
; 1.881 ; VGA_controller:vga|h_counter[0] ; VGA_controller:vga|h_counter[7] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.146      ;
; 1.890 ; VGA_controller:vga|h_counter[3] ; VGA_controller:vga|h_counter[3] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.157      ;
; 1.895 ; VGA_controller:vga|h_counter[2] ; VGA_controller:vga|h_counter[3] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.167      ;
; 1.902 ; VGA_controller:vga|v_counter[4] ; VGA_controller:vga|v_counter[6] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.166      ;
; 1.904 ; VGA_controller:vga|h_counter[2] ; VGA_controller:vga|h_counter[7] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.169      ;
; 1.936 ; VGA_controller:vga|v_counter[5] ; VGA_controller:vga|v_counter[6] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.200      ;
; 1.951 ; VGA_controller:vga|h_counter[9] ; VGA_controller:vga|h_counter[8] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.220      ;
; 1.951 ; VGA_controller:vga|h_counter[6] ; VGA_controller:vga|h_counter[8] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.220      ;
; 1.958 ; VGA_controller:vga|h_counter[0] ; VGA_controller:vga|h_counter[8] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.224      ;
; 1.962 ; VGA_controller:vga|v_counter[4] ; VGA_controller:vga|v_counter[5] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.228      ;
; 1.968 ; VGA_controller:vga|h_counter[7] ; VGA_controller:vga|h_counter[9] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.231      ;
; 1.971 ; VGA_controller:vga|h_counter[1] ; VGA_controller:vga|h_counter[2] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.230      ;
; 1.981 ; VGA_controller:vga|h_counter[2] ; VGA_controller:vga|h_counter[8] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.247      ;
; 1.983 ; VGA_controller:vga|h_counter[0] ; VGA_controller:vga|h_counter[5] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.246      ;
; 2.006 ; VGA_controller:vga|h_counter[2] ; VGA_controller:vga|h_counter[5] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.269      ;
; 2.008 ; VGA_controller:vga|h_counter[6] ; VGA_controller:vga|h_counter[6] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.274      ;
; 2.034 ; VGA_controller:vga|v_counter[3] ; VGA_controller:vga|v_counter[6] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.300      ;
; 2.068 ; VGA_controller:vga|v_counter[2] ; VGA_controller:vga|v_counter[6] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.332      ;
; 2.081 ; VGA_controller:vga|v_counter[3] ; VGA_controller:vga|v_counter[5] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.349      ;
; 2.085 ; VGA_controller:vga|h_counter[3] ; VGA_controller:vga|h_counter[4] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.345      ;
; 2.089 ; VGA_controller:vga|h_counter[4] ; VGA_controller:vga|h_counter[9] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.352      ;
; 2.100 ; VGA_controller:vga|h_counter[5] ; VGA_controller:vga|h_counter[5] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.366      ;
; 2.111 ; VGA_controller:vga|h_counter[4] ; VGA_controller:vga|h_counter[6] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.374      ;
; 2.126 ; VGA_controller:vga|h_counter[1] ; VGA_controller:vga|h_counter[1] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.392      ;
; 2.126 ; VGA_controller:vga|v_counter[2] ; VGA_controller:vga|v_counter[5] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.392      ;
; 2.134 ; VGA_controller:vga|h_counter[8] ; VGA_controller:vga|v_counter[5] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.399      ;
; 2.134 ; VGA_controller:vga|h_counter[8] ; VGA_controller:vga|v_counter[4] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.399      ;
; 2.135 ; VGA_controller:vga|h_counter[8] ; VGA_controller:vga|v_counter[2] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.400      ;
; 2.138 ; VGA_controller:vga|v_counter[8] ; VGA_controller:vga|v_counter[9] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.403      ;
; 2.185 ; VGA_controller:vga|h_counter[3] ; VGA_controller:vga|h_counter[7] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.445      ;
; 2.192 ; VGA_controller:vga|h_counter[6] ; VGA_controller:vga|h_counter[9] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.458      ;
; 2.199 ; VGA_controller:vga|h_counter[0] ; VGA_controller:vga|h_counter[9] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.462      ;
; 2.207 ; VGA_controller:vga|v_counter[3] ; VGA_controller:vga|v_counter[4] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.475      ;
; 2.221 ; VGA_controller:vga|h_counter[0] ; VGA_controller:vga|h_counter[6] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.484      ;
; 2.222 ; VGA_controller:vga|h_counter[2] ; VGA_controller:vga|h_counter[9] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.485      ;
; 2.226 ; VGA_controller:vga|v_counter[4] ; VGA_controller:vga|v_counter[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.490      ;
; 2.241 ; VGA_controller:vga|v_counter[2] ; VGA_controller:vga|v_counter[4] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.507      ;
; 2.244 ; VGA_controller:vga|h_counter[2] ; VGA_controller:vga|h_counter[6] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.507      ;
; 2.250 ; VGA_controller:vga|v_counter[7] ; VGA_controller:vga|v_counter[9] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.515      ;
; 2.262 ; VGA_controller:vga|h_counter[3] ; VGA_controller:vga|h_counter[8] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.523      ;
; 2.272 ; VGA_controller:vga|h_counter[8] ; VGA_controller:vga|v_counter[1] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.537      ;
; 2.276 ; VGA_controller:vga|h_counter[5] ; VGA_controller:vga|h_counter[7] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.544      ;
; 2.281 ; VGA_controller:vga|v_counter[7] ; VGA_controller:vga|v_counter[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.546      ;
; 2.287 ; VGA_controller:vga|h_counter[3] ; VGA_controller:vga|h_counter[5] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.545      ;
; 2.297 ; VGA_controller:vga|h_counter[9] ; VGA_controller:vga|v_counter[5] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.565      ;
; 2.298 ; VGA_controller:vga|h_counter[9] ; VGA_controller:vga|v_counter[2] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.566      ;
; 2.298 ; VGA_controller:vga|h_counter[9] ; VGA_controller:vga|v_counter[4] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.566      ;
; 2.307 ; VGA_controller:vga|v_counter[2] ; VGA_controller:vga|v_counter[3] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.571      ;
; 2.323 ; VGA_controller:vga|v_counter[9] ; VGA_controller:vga|v_counter[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.589      ;
; 2.358 ; VGA_controller:vga|v_counter[4] ; VGA_controller:vga|v_counter[9] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.622      ;
; 2.362 ; VGA_controller:vga|h_counter[8] ; VGA_controller:vga|v_counter[7] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.626      ;
; 2.362 ; VGA_controller:vga|h_counter[8] ; VGA_controller:vga|v_counter[8] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.626      ;
; 2.380 ; VGA_controller:vga|h_counter[5] ; VGA_controller:vga|h_counter[8] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.649      ;
; 2.405 ; VGA_controller:vga|h_counter[1] ; VGA_controller:vga|h_counter[4] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.663      ;
; 2.440 ; VGA_controller:vga|h_counter[9] ; VGA_controller:vga|v_counter[1] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.708      ;
; 2.443 ; VGA_controller:vga|v_counter[6] ; VGA_controller:vga|v_counter[9] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.709      ;
; 2.455 ; VGA_controller:vga|v_counter[4] ; VGA_controller:vga|v_counter[3] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.719      ;
; 2.490 ; VGA_controller:vga|h_counter[0] ; VGA_controller:vga|v_counter[5] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.755      ;
; 2.491 ; VGA_controller:vga|h_counter[0] ; VGA_controller:vga|v_counter[2] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.756      ;
; 2.491 ; VGA_controller:vga|h_counter[0] ; VGA_controller:vga|v_counter[4] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.756      ;
; 2.493 ; VGA_controller:vga|h_counter[1] ; VGA_controller:vga|h_counter[3] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.758      ;
; 2.496 ; VGA_controller:vga|h_counter[1] ; VGA_controller:vga|h_counter[7] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.754      ;
+-------+---------------------------------+---------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                   ;
+-------+---------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.802 ; increment_write:iw|h_counter[1] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a38~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.468      ; 1.522      ;
; 0.926 ; increment_write:iw|h_counter[3] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a38~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.468      ; 1.646      ;
; 0.956 ; increment_write:iw|h_counter[4] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a38~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.468      ; 1.676      ;
; 1.120 ; increment_write:iw|h_counter[0] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a38~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.468      ; 1.840      ;
; 1.193 ; increment_write:iw|h_counter[0] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a161~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.464      ; 1.909      ;
; 1.204 ; increment_write:iw|h_counter[3] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a87~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.467      ; 1.923      ;
; 1.213 ; increment_write:iw|h_counter[3] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a75~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.466      ; 1.931      ;
; 1.259 ; increment_write:iw|h_counter[4] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a87~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.467      ; 1.978      ;
; 1.259 ; increment_write:iw|h_counter[3] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a161~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.464      ; 1.975      ;
; 1.266 ; increment_write:iw|h_counter[4] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a137~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.470      ; 1.988      ;
; 1.273 ; increment_write:iw|h_counter[4] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a184~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.471      ; 1.996      ;
; 1.275 ; increment_write:iw|h_counter[4] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a122~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.468      ; 1.995      ;
; 1.275 ; increment_write:iw|h_counter[4] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a75~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.466      ; 1.993      ;
; 1.287 ; increment_write:iw|h_counter[4] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a194~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.461      ; 2.000      ;
; 1.293 ; increment_write:iw|h_counter[4] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a39~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.456      ; 2.001      ;
; 1.310 ; increment_write:iw|h_counter[4] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a161~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.464      ; 2.026      ;
; 1.326 ; increment_write:iw|h_counter[2] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a75~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.466      ; 2.044      ;
; 1.341 ; increment_write:iw|h_counter[6] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a38~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.468      ; 2.061      ;
; 1.347 ; increment_write:iw|h_counter[2] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a39~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.456      ; 2.055      ;
; 1.348 ; increment_write:iw|h_counter[2] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a184~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.471      ; 2.071      ;
; 1.357 ; increment_write:iw|h_counter[6] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a75~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.466      ; 2.075      ;
; 1.396 ; increment_write:iw|h_counter[2] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a38~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.468      ; 2.116      ;
; 1.397 ; increment_write:iw|h_counter[6] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a184~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.471      ; 2.120      ;
; 1.416 ; increment_write:iw|h_counter[3] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a83~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.469      ; 2.137      ;
; 1.426 ; increment_write:iw|h_counter[5] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a122~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.468      ; 2.146      ;
; 1.430 ; increment_write:iw|h_counter[5] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a95~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.468      ; 2.150      ;
; 1.442 ; increment_write:iw|h_counter[1] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a83~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.469      ; 2.163      ;
; 1.443 ; increment_write:iw|h_counter[5] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a81~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.467      ; 2.162      ;
; 1.444 ; increment_write:iw|h_counter[6] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a137~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.470      ; 2.166      ;
; 1.474 ; increment_write:iw|h_counter[1] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a75~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.466      ; 2.192      ;
; 1.476 ; increment_write:iw|h_counter[5] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a184~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.471      ; 2.199      ;
; 1.481 ; increment_write:iw|h_counter[0] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a184~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.471      ; 2.204      ;
; 1.482 ; increment_write:iw|h_counter[0] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a194~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.461      ; 2.195      ;
; 1.491 ; increment_write:iw|h_counter[5] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a38~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.468      ; 2.211      ;
; 1.493 ; increment_write:iw|h_counter[0] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a75~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.466      ; 2.211      ;
; 1.495 ; increment_write:iw|h_counter[1] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a39~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.456      ; 2.203      ;
; 1.496 ; increment_write:iw|h_counter[1] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a184~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.471      ; 2.219      ;
; 1.499 ; increment_write:iw|h_counter[0] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a69~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.458      ; 2.209      ;
; 1.507 ; increment_write:iw|h_counter[5] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a75~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.466      ; 2.225      ;
; 1.514 ; increment_write:iw|h_counter[0] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a39~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.456      ; 2.222      ;
; 1.521 ; increment_write:iw|h_counter[3] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a137~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.470      ; 2.243      ;
; 1.536 ; increment_write:iw|h_counter[3] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a69~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.458      ; 2.246      ;
; 1.550 ; increment_write:iw|h_counter[6] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a83~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.469      ; 2.271      ;
; 1.551 ; increment_write:iw|h_counter[0] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a28~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.456      ; 2.259      ;
; 1.552 ; increment_write:iw|h_counter[0] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a180~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.451      ; 2.255      ;
; 1.553 ; increment_write:iw|h_counter[3] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a184~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.471      ; 2.276      ;
; 1.555 ; increment_write:iw|h_counter[3] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a194~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.461      ; 2.268      ;
; 1.563 ; increment_write:iw|h_counter[1] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a122~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.468      ; 2.283      ;
; 1.575 ; increment_write:iw|h_counter[3] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a180~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.451      ; 2.278      ;
; 1.589 ; increment_write:iw|h_counter[2] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a137~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.470      ; 2.311      ;
; 1.589 ; increment_write:iw|h_counter[3] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a122~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.468      ; 2.309      ;
; 1.594 ; increment_write:iw|h_counter[5] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a137~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.470      ; 2.316      ;
; 1.607 ; increment_write:iw|h_counter[1] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a87~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.467      ; 2.326      ;
; 1.607 ; increment_write:iw|h_counter[3] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a39~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.456      ; 2.315      ;
; 1.611 ; increment_write:iw|h_counter[4] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a69~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.458      ; 2.321      ;
; 1.613 ; increment_write:iw|h_counter[1] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a194~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.461      ; 2.326      ;
; 1.615 ; increment_write:iw|h_counter[1] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a10~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.451      ; 2.318      ;
; 1.628 ; increment_write:iw|h_counter[4] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a182~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.455      ; 2.335      ;
; 1.635 ; increment_write:iw|h_counter[1] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a161~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.464      ; 2.351      ;
; 1.635 ; increment_write:iw|h_counter[0] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a87~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.467      ; 2.354      ;
; 1.636 ; increment_write:iw|h_counter[4] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a26~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.456      ; 2.344      ;
; 1.644 ; increment_write:iw|h_counter[4] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a175~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.446      ; 2.342      ;
; 1.645 ; increment_write:iw|h_counter[4] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a142~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.455      ; 2.352      ;
; 1.647 ; increment_write:iw|h_counter[4] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a28~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.456      ; 2.355      ;
; 1.655 ; increment_write:iw|h_counter[2] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a69~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.458      ; 2.365      ;
; 1.662 ; increment_write:iw|h_counter[2] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a175~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.446      ; 2.360      ;
; 1.664 ; increment_write:iw|h_counter[1] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a8~porta_address_reg0   ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.473      ; 2.389      ;
; 1.665 ; increment_write:iw|h_counter[4] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a180~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.451      ; 2.368      ;
; 1.666 ; increment_write:iw|h_counter[1] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a85~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.449      ; 2.367      ;
; 1.670 ; increment_write:iw|h_counter[6] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a122~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.468      ; 2.390      ;
; 1.672 ; increment_write:iw|h_counter[4] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a196~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.453      ; 2.377      ;
; 1.674 ; increment_write:iw|h_counter[2] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a87~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.467      ; 2.393      ;
; 1.678 ; increment_write:iw|h_counter[1] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a169~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.445      ; 2.375      ;
; 1.694 ; increment_write:iw|h_counter[6] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a87~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.467      ; 2.413      ;
; 1.698 ; increment_write:iw|h_counter[5] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a224~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.472      ; 2.422      ;
; 1.700 ; increment_write:iw|h_counter[0] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a182~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.455      ; 2.407      ;
; 1.700 ; increment_write:iw|h_counter[5] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a83~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.469      ; 2.421      ;
; 1.701 ; increment_write:iw|h_counter[1] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a13~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.447      ; 2.400      ;
; 1.703 ; increment_write:iw|h_counter[1] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a81~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.467      ; 2.422      ;
; 1.704 ; increment_write:iw|h_counter[1] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a137~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.470      ; 2.426      ;
; 1.709 ; increment_write:iw|h_counter[4] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a224~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.472      ; 2.433      ;
; 1.711 ; increment_write:iw|h_counter[4] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a8~porta_address_reg0   ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.473      ; 2.436      ;
; 1.712 ; increment_write:iw|h_counter[6] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a39~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.456      ; 2.420      ;
; 1.716 ; increment_write:iw|h_counter[1] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a95~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.468      ; 2.436      ;
; 1.717 ; increment_write:iw|h_counter[6] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a161~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.464      ; 2.433      ;
; 1.719 ; increment_write:iw|h_counter[1] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a47~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.472      ; 2.443      ;
; 1.719 ; increment_write:iw|h_counter[4] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a83~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.469      ; 2.440      ;
; 1.721 ; increment_write:iw|h_counter[6] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a194~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.461      ; 2.434      ;
; 1.723 ; increment_write:iw|h_counter[3] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a95~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.468      ; 2.443      ;
; 1.723 ; increment_write:iw|h_counter[0] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a137~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.470      ; 2.445      ;
; 1.727 ; increment_write:iw|h_counter[1] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a202~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.463      ; 2.442      ;
; 1.732 ; increment_write:iw|h_counter[0] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a122~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.468      ; 2.452      ;
; 1.734 ; increment_write:iw|h_counter[0] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a95~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.468      ; 2.454      ;
; 1.737 ; increment_write:iw|h_counter[3] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a116~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.465      ; 2.454      ;
; 1.738 ; increment_write:iw|h_counter[1] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a116~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.465      ; 2.455      ;
; 1.740 ; increment_write:iw|h_counter[5] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a69~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.458      ; 2.450      ;
; 1.744 ; increment_write:iw|h_counter[2] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a161~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.464      ; 2.460      ;
; 1.746 ; increment_write:iw|h_counter[3] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a202~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.463      ; 2.461      ;
; 1.748 ; increment_write:iw|h_counter[4] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a95~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.468      ; 2.468      ;
; 1.751 ; increment_write:iw|h_counter[3] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a81~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.467      ; 2.470      ;
+-------+---------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'reset_clk'                                                               ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; reset_clk ; Rise       ; increment_write:iw|h_counter[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; reset_clk ; Rise       ; increment_write:iw|h_counter[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; reset_clk ; Rise       ; increment_write:iw|h_counter[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; reset_clk ; Rise       ; increment_write:iw|h_counter[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; reset_clk ; Rise       ; increment_write:iw|h_counter[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; reset_clk ; Rise       ; increment_write:iw|h_counter[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; reset_clk ; Rise       ; increment_write:iw|h_counter[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; reset_clk ; Rise       ; increment_write:iw|h_counter[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; reset_clk ; Rise       ; increment_write:iw|h_counter[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; reset_clk ; Rise       ; increment_write:iw|h_counter[9] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; reset_clk ; Rise       ; increment_write:iw|v_counter[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; reset_clk ; Rise       ; increment_write:iw|v_counter[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; reset_clk ; Rise       ; increment_write:iw|v_counter[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; reset_clk ; Rise       ; increment_write:iw|v_counter[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; reset_clk ; Rise       ; increment_write:iw|v_counter[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; reset_clk ; Rise       ; increment_write:iw|v_counter[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; reset_clk ; Rise       ; increment_write:iw|v_counter[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; reset_clk ; Rise       ; increment_write:iw|v_counter[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; reset_clk ; Rise       ; increment_write:iw|v_counter[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; reset_clk ; Rise       ; increment_write:iw|v_counter[9] ;
; 0.271  ; 0.491        ; 0.220          ; High Pulse Width ; reset_clk ; Rise       ; increment_write:iw|h_counter[0] ;
; 0.271  ; 0.491        ; 0.220          ; High Pulse Width ; reset_clk ; Rise       ; increment_write:iw|h_counter[1] ;
; 0.271  ; 0.491        ; 0.220          ; High Pulse Width ; reset_clk ; Rise       ; increment_write:iw|h_counter[2] ;
; 0.271  ; 0.491        ; 0.220          ; High Pulse Width ; reset_clk ; Rise       ; increment_write:iw|h_counter[3] ;
; 0.271  ; 0.491        ; 0.220          ; High Pulse Width ; reset_clk ; Rise       ; increment_write:iw|h_counter[4] ;
; 0.271  ; 0.491        ; 0.220          ; High Pulse Width ; reset_clk ; Rise       ; increment_write:iw|h_counter[5] ;
; 0.271  ; 0.491        ; 0.220          ; High Pulse Width ; reset_clk ; Rise       ; increment_write:iw|h_counter[6] ;
; 0.271  ; 0.491        ; 0.220          ; High Pulse Width ; reset_clk ; Rise       ; increment_write:iw|h_counter[7] ;
; 0.271  ; 0.491        ; 0.220          ; High Pulse Width ; reset_clk ; Rise       ; increment_write:iw|h_counter[8] ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; reset_clk ; Rise       ; increment_write:iw|h_counter[9] ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; reset_clk ; Rise       ; increment_write:iw|v_counter[0] ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; reset_clk ; Rise       ; increment_write:iw|v_counter[1] ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; reset_clk ; Rise       ; increment_write:iw|v_counter[2] ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; reset_clk ; Rise       ; increment_write:iw|v_counter[3] ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; reset_clk ; Rise       ; increment_write:iw|v_counter[4] ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; reset_clk ; Rise       ; increment_write:iw|v_counter[5] ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; reset_clk ; Rise       ; increment_write:iw|v_counter[6] ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; reset_clk ; Rise       ; increment_write:iw|v_counter[7] ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; reset_clk ; Rise       ; increment_write:iw|v_counter[8] ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; reset_clk ; Rise       ; increment_write:iw|v_counter[9] ;
; 0.317  ; 0.505        ; 0.188          ; Low Pulse Width  ; reset_clk ; Rise       ; increment_write:iw|v_counter[0] ;
; 0.318  ; 0.506        ; 0.188          ; Low Pulse Width  ; reset_clk ; Rise       ; increment_write:iw|h_counter[0] ;
; 0.318  ; 0.506        ; 0.188          ; Low Pulse Width  ; reset_clk ; Rise       ; increment_write:iw|h_counter[1] ;
; 0.318  ; 0.506        ; 0.188          ; Low Pulse Width  ; reset_clk ; Rise       ; increment_write:iw|h_counter[2] ;
; 0.318  ; 0.506        ; 0.188          ; Low Pulse Width  ; reset_clk ; Rise       ; increment_write:iw|h_counter[3] ;
; 0.318  ; 0.506        ; 0.188          ; Low Pulse Width  ; reset_clk ; Rise       ; increment_write:iw|h_counter[4] ;
; 0.318  ; 0.506        ; 0.188          ; Low Pulse Width  ; reset_clk ; Rise       ; increment_write:iw|h_counter[5] ;
; 0.318  ; 0.506        ; 0.188          ; Low Pulse Width  ; reset_clk ; Rise       ; increment_write:iw|h_counter[6] ;
; 0.318  ; 0.506        ; 0.188          ; Low Pulse Width  ; reset_clk ; Rise       ; increment_write:iw|h_counter[7] ;
; 0.318  ; 0.506        ; 0.188          ; Low Pulse Width  ; reset_clk ; Rise       ; increment_write:iw|h_counter[8] ;
; 0.318  ; 0.506        ; 0.188          ; Low Pulse Width  ; reset_clk ; Rise       ; increment_write:iw|h_counter[9] ;
; 0.318  ; 0.506        ; 0.188          ; Low Pulse Width  ; reset_clk ; Rise       ; increment_write:iw|v_counter[1] ;
; 0.318  ; 0.506        ; 0.188          ; Low Pulse Width  ; reset_clk ; Rise       ; increment_write:iw|v_counter[2] ;
; 0.318  ; 0.506        ; 0.188          ; Low Pulse Width  ; reset_clk ; Rise       ; increment_write:iw|v_counter[3] ;
; 0.318  ; 0.506        ; 0.188          ; Low Pulse Width  ; reset_clk ; Rise       ; increment_write:iw|v_counter[4] ;
; 0.318  ; 0.506        ; 0.188          ; Low Pulse Width  ; reset_clk ; Rise       ; increment_write:iw|v_counter[5] ;
; 0.318  ; 0.506        ; 0.188          ; Low Pulse Width  ; reset_clk ; Rise       ; increment_write:iw|v_counter[6] ;
; 0.318  ; 0.506        ; 0.188          ; Low Pulse Width  ; reset_clk ; Rise       ; increment_write:iw|v_counter[7] ;
; 0.318  ; 0.506        ; 0.188          ; Low Pulse Width  ; reset_clk ; Rise       ; increment_write:iw|v_counter[8] ;
; 0.318  ; 0.506        ; 0.188          ; Low Pulse Width  ; reset_clk ; Rise       ; increment_write:iw|v_counter[9] ;
; 0.462  ; 0.462        ; 0.000          ; Low Pulse Width  ; reset_clk ; Rise       ; reset_clk~clkctrl|inclk[0]      ;
; 0.462  ; 0.462        ; 0.000          ; Low Pulse Width  ; reset_clk ; Rise       ; reset_clk~clkctrl|outclk        ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; reset_clk ; Rise       ; iw|v_counter[0]|clk             ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; reset_clk ; Rise       ; iw|h_counter[0]|clk             ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; reset_clk ; Rise       ; iw|h_counter[1]|clk             ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; reset_clk ; Rise       ; iw|h_counter[2]|clk             ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; reset_clk ; Rise       ; iw|h_counter[3]|clk             ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; reset_clk ; Rise       ; iw|h_counter[4]|clk             ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; reset_clk ; Rise       ; iw|h_counter[5]|clk             ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; reset_clk ; Rise       ; iw|h_counter[6]|clk             ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; reset_clk ; Rise       ; iw|h_counter[7]|clk             ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; reset_clk ; Rise       ; iw|h_counter[8]|clk             ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; reset_clk ; Rise       ; iw|h_counter[9]|clk             ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; reset_clk ; Rise       ; iw|v_counter[1]|clk             ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; reset_clk ; Rise       ; iw|v_counter[2]|clk             ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; reset_clk ; Rise       ; iw|v_counter[3]|clk             ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; reset_clk ; Rise       ; iw|v_counter[4]|clk             ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; reset_clk ; Rise       ; iw|v_counter[5]|clk             ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; reset_clk ; Rise       ; iw|v_counter[6]|clk             ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; reset_clk ; Rise       ; iw|v_counter[7]|clk             ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; reset_clk ; Rise       ; iw|v_counter[8]|clk             ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; reset_clk ; Rise       ; iw|v_counter[9]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reset_clk ; Rise       ; reset_clk|q                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reset_clk ; Rise       ; reset_clk|q                     ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; reset_clk ; Rise       ; iw|h_counter[0]|clk             ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; reset_clk ; Rise       ; iw|h_counter[1]|clk             ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; reset_clk ; Rise       ; iw|h_counter[2]|clk             ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; reset_clk ; Rise       ; iw|h_counter[3]|clk             ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; reset_clk ; Rise       ; iw|h_counter[4]|clk             ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; reset_clk ; Rise       ; iw|h_counter[5]|clk             ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; reset_clk ; Rise       ; iw|h_counter[6]|clk             ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; reset_clk ; Rise       ; iw|h_counter[7]|clk             ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; reset_clk ; Rise       ; iw|h_counter[8]|clk             ;
; 0.528  ; 0.528        ; 0.000          ; High Pulse Width ; reset_clk ; Rise       ; iw|h_counter[9]|clk             ;
; 0.528  ; 0.528        ; 0.000          ; High Pulse Width ; reset_clk ; Rise       ; iw|v_counter[0]|clk             ;
; 0.528  ; 0.528        ; 0.000          ; High Pulse Width ; reset_clk ; Rise       ; iw|v_counter[1]|clk             ;
; 0.528  ; 0.528        ; 0.000          ; High Pulse Width ; reset_clk ; Rise       ; iw|v_counter[2]|clk             ;
; 0.528  ; 0.528        ; 0.000          ; High Pulse Width ; reset_clk ; Rise       ; iw|v_counter[3]|clk             ;
; 0.528  ; 0.528        ; 0.000          ; High Pulse Width ; reset_clk ; Rise       ; iw|v_counter[4]|clk             ;
; 0.528  ; 0.528        ; 0.000          ; High Pulse Width ; reset_clk ; Rise       ; iw|v_counter[5]|clk             ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                       ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                   ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------+
; 9.533 ; 9.884        ; 0.351          ; High Pulse Width ; CLOCK_50 ; Fall       ; ray_lut:rl|sin_lut:s0|out[0]                                                                             ;
; 9.533 ; 9.884        ; 0.351          ; High Pulse Width ; CLOCK_50 ; Fall       ; ray_lut:rl|sin_lut:s0|out[10]                                                                            ;
; 9.533 ; 9.884        ; 0.351          ; High Pulse Width ; CLOCK_50 ; Fall       ; ray_lut:rl|sin_lut:s0|out[11]                                                                            ;
; 9.533 ; 9.884        ; 0.351          ; High Pulse Width ; CLOCK_50 ; Fall       ; ray_lut:rl|sin_lut:s0|out[12]                                                                            ;
; 9.533 ; 9.884        ; 0.351          ; High Pulse Width ; CLOCK_50 ; Fall       ; ray_lut:rl|sin_lut:s0|out[13]                                                                            ;
; 9.533 ; 9.884        ; 0.351          ; High Pulse Width ; CLOCK_50 ; Fall       ; ray_lut:rl|sin_lut:s0|out[14]                                                                            ;
; 9.533 ; 9.884        ; 0.351          ; High Pulse Width ; CLOCK_50 ; Fall       ; ray_lut:rl|sin_lut:s0|out[1]                                                                             ;
; 9.533 ; 9.884        ; 0.351          ; High Pulse Width ; CLOCK_50 ; Fall       ; ray_lut:rl|sin_lut:s0|out[2]                                                                             ;
; 9.533 ; 9.884        ; 0.351          ; High Pulse Width ; CLOCK_50 ; Fall       ; ray_lut:rl|sin_lut:s0|out[3]                                                                             ;
; 9.533 ; 9.884        ; 0.351          ; High Pulse Width ; CLOCK_50 ; Fall       ; ray_lut:rl|sin_lut:s0|out[4]                                                                             ;
; 9.533 ; 9.884        ; 0.351          ; High Pulse Width ; CLOCK_50 ; Fall       ; ray_lut:rl|sin_lut:s0|out[5]                                                                             ;
; 9.533 ; 9.884        ; 0.351          ; High Pulse Width ; CLOCK_50 ; Fall       ; ray_lut:rl|sin_lut:s0|out[6]                                                                             ;
; 9.533 ; 9.884        ; 0.351          ; High Pulse Width ; CLOCK_50 ; Fall       ; ray_lut:rl|sin_lut:s0|out[7]                                                                             ;
; 9.533 ; 9.884        ; 0.351          ; High Pulse Width ; CLOCK_50 ; Fall       ; ray_lut:rl|sin_lut:s0|out[8]                                                                             ;
; 9.533 ; 9.884        ; 0.351          ; High Pulse Width ; CLOCK_50 ; Fall       ; ray_lut:rl|sin_lut:s0|out[9]                                                                             ;
; 9.533 ; 9.884        ; 0.351          ; High Pulse Width ; CLOCK_50 ; Fall       ; ray_lut:rl|sin_lut:s1|out[0]                                                                             ;
; 9.533 ; 9.884        ; 0.351          ; High Pulse Width ; CLOCK_50 ; Fall       ; ray_lut:rl|sin_lut:s1|out[10]                                                                            ;
; 9.533 ; 9.884        ; 0.351          ; High Pulse Width ; CLOCK_50 ; Fall       ; ray_lut:rl|sin_lut:s1|out[11]                                                                            ;
; 9.533 ; 9.884        ; 0.351          ; High Pulse Width ; CLOCK_50 ; Fall       ; ray_lut:rl|sin_lut:s1|out[12]                                                                            ;
; 9.533 ; 9.884        ; 0.351          ; High Pulse Width ; CLOCK_50 ; Fall       ; ray_lut:rl|sin_lut:s1|out[13]                                                                            ;
; 9.533 ; 9.884        ; 0.351          ; High Pulse Width ; CLOCK_50 ; Fall       ; ray_lut:rl|sin_lut:s1|out[14]                                                                            ;
; 9.533 ; 9.884        ; 0.351          ; High Pulse Width ; CLOCK_50 ; Fall       ; ray_lut:rl|sin_lut:s1|out[1]                                                                             ;
; 9.533 ; 9.884        ; 0.351          ; High Pulse Width ; CLOCK_50 ; Fall       ; ray_lut:rl|sin_lut:s1|out[2]                                                                             ;
; 9.533 ; 9.884        ; 0.351          ; High Pulse Width ; CLOCK_50 ; Fall       ; ray_lut:rl|sin_lut:s1|out[3]                                                                             ;
; 9.533 ; 9.884        ; 0.351          ; High Pulse Width ; CLOCK_50 ; Fall       ; ray_lut:rl|sin_lut:s1|out[4]                                                                             ;
; 9.533 ; 9.884        ; 0.351          ; High Pulse Width ; CLOCK_50 ; Fall       ; ray_lut:rl|sin_lut:s1|out[5]                                                                             ;
; 9.533 ; 9.884        ; 0.351          ; High Pulse Width ; CLOCK_50 ; Fall       ; ray_lut:rl|sin_lut:s1|out[6]                                                                             ;
; 9.533 ; 9.884        ; 0.351          ; High Pulse Width ; CLOCK_50 ; Fall       ; ray_lut:rl|sin_lut:s1|out[7]                                                                             ;
; 9.533 ; 9.884        ; 0.351          ; High Pulse Width ; CLOCK_50 ; Fall       ; ray_lut:rl|sin_lut:s1|out[8]                                                                             ;
; 9.533 ; 9.884        ; 0.351          ; High Pulse Width ; CLOCK_50 ; Fall       ; ray_lut:rl|sin_lut:s1|out[9]                                                                             ;
; 9.546 ; 9.781        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a108~portb_address_reg0 ;
; 9.546 ; 9.781        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a111~portb_address_reg0 ;
; 9.546 ; 9.781        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a123~portb_address_reg0 ;
; 9.546 ; 9.781        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a135~portb_address_reg0 ;
; 9.546 ; 9.781        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a153~portb_address_reg0 ;
; 9.546 ; 9.781        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a174~portb_address_reg0 ;
; 9.546 ; 9.781        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a226~portb_address_reg0 ;
; 9.546 ; 9.781        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a32~portb_address_reg0  ;
; 9.546 ; 9.781        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a33~portb_address_reg0  ;
; 9.546 ; 9.781        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a34~portb_address_reg0  ;
; 9.546 ; 9.781        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a35~portb_address_reg0  ;
; 9.546 ; 9.781        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a46~portb_address_reg0  ;
; 9.546 ; 9.781        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a4~portb_address_reg0   ;
; 9.546 ; 9.781        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a53~portb_address_reg0  ;
; 9.546 ; 9.781        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a76~portb_address_reg0  ;
; 9.546 ; 9.781        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a77~portb_address_reg0  ;
; 9.546 ; 9.781        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a79~portb_address_reg0  ;
; 9.547 ; 9.782        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a108~porta_address_reg0 ;
; 9.547 ; 9.782        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a108~porta_we_reg       ;
; 9.547 ; 9.782        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a111~porta_address_reg0 ;
; 9.547 ; 9.782        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a111~porta_we_reg       ;
; 9.547 ; 9.782        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a123~porta_address_reg0 ;
; 9.547 ; 9.782        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a123~porta_we_reg       ;
; 9.547 ; 9.782        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a135~porta_address_reg0 ;
; 9.547 ; 9.782        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a135~porta_we_reg       ;
; 9.547 ; 9.782        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a153~porta_address_reg0 ;
; 9.547 ; 9.782        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a153~porta_we_reg       ;
; 9.547 ; 9.782        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a174~porta_address_reg0 ;
; 9.547 ; 9.782        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a174~porta_we_reg       ;
; 9.547 ; 9.782        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a226~porta_address_reg0 ;
; 9.547 ; 9.782        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a226~porta_we_reg       ;
; 9.547 ; 9.782        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a32~porta_address_reg0  ;
; 9.547 ; 9.782        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a32~porta_we_reg        ;
; 9.547 ; 9.782        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a33~porta_address_reg0  ;
; 9.547 ; 9.782        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a33~porta_we_reg        ;
; 9.547 ; 9.782        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a34~porta_address_reg0  ;
; 9.547 ; 9.782        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a34~porta_we_reg        ;
; 9.547 ; 9.782        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a35~porta_address_reg0  ;
; 9.547 ; 9.782        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a35~porta_we_reg        ;
; 9.547 ; 9.782        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a46~porta_address_reg0  ;
; 9.547 ; 9.782        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a46~porta_we_reg        ;
; 9.547 ; 9.782        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a4~porta_address_reg0   ;
; 9.547 ; 9.782        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a4~porta_we_reg         ;
; 9.547 ; 9.782        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a53~porta_address_reg0  ;
; 9.547 ; 9.782        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a53~porta_we_reg        ;
; 9.547 ; 9.782        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a56~portb_address_reg0  ;
; 9.547 ; 9.782        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a76~porta_address_reg0  ;
; 9.547 ; 9.782        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a76~porta_we_reg        ;
; 9.547 ; 9.782        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a77~porta_address_reg0  ;
; 9.547 ; 9.782        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a77~porta_we_reg        ;
; 9.547 ; 9.782        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a79~porta_address_reg0  ;
; 9.547 ; 9.782        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a79~porta_we_reg        ;
; 9.548 ; 9.783        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a170~portb_address_reg0 ;
; 9.548 ; 9.783        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a56~porta_address_reg0  ;
; 9.548 ; 9.783        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a56~porta_we_reg        ;
; 9.548 ; 9.783        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a71~portb_address_reg0  ;
; 9.548 ; 9.783        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a83~portb_address_reg0  ;
; 9.548 ; 9.783        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a95~portb_address_reg0  ;
; 9.549 ; 9.784        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a102~portb_address_reg0 ;
; 9.549 ; 9.784        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a104~portb_address_reg0 ;
; 9.549 ; 9.784        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a111~porta_datain_reg0  ;
; 9.549 ; 9.784        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a116~portb_address_reg0 ;
; 9.549 ; 9.784        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a123~porta_datain_reg0  ;
; 9.549 ; 9.784        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a135~porta_datain_reg0  ;
; 9.549 ; 9.784        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a153~porta_datain_reg0  ;
; 9.549 ; 9.784        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a170~porta_address_reg0 ;
; 9.549 ; 9.784        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a170~porta_we_reg       ;
; 9.549 ; 9.784        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a212~portb_address_reg0 ;
; 9.549 ; 9.784        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a219~portb_address_reg0 ;
; 9.549 ; 9.784        ; 0.235          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a226~porta_datain_reg0  ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'vga_clk_instance|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                  ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                                                             ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+------------------------------------------------------------------------------------+
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|h_counter[3]                                                    ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|v_counter[2]                                                    ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|v_counter[4]                                                    ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|v_counter[5]                                                    ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|h_counter[0]                                                    ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|h_counter[1]                                                    ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|h_counter[2]                                                    ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|h_counter[4]                                                    ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|h_counter[5]                                                    ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|h_counter[6]                                                    ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|h_counter[7]                                                    ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|h_counter[8]                                                    ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|h_counter[9]                                                    ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|v_counter[0]                                                    ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|v_counter[1]                                                    ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|v_counter[3]                                                    ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|v_counter[6]                                                    ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|v_counter[7]                                                    ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|v_counter[8]                                                    ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|v_counter[9]                                                    ;
; 19.830 ; 19.983       ; 0.153          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|VGA_BLANK_N                                                     ;
; 19.830 ; 19.983       ; 0.153          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|VGA_HS                                                          ;
; 19.831 ; 19.984       ; 0.153          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|VGA_VS                                                          ;
; 19.858 ; 20.016       ; 0.158          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|VGA_BLANK_N                                                     ;
; 19.858 ; 20.016       ; 0.158          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|VGA_HS                                                          ;
; 19.858 ; 20.016       ; 0.158          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|VGA_VS                                                          ;
; 19.884 ; 20.072       ; 0.188          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|h_counter[0]                                                    ;
; 19.884 ; 20.072       ; 0.188          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|h_counter[1]                                                    ;
; 19.884 ; 20.072       ; 0.188          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|h_counter[2]                                                    ;
; 19.884 ; 20.072       ; 0.188          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|h_counter[3]                                                    ;
; 19.884 ; 20.072       ; 0.188          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|h_counter[4]                                                    ;
; 19.884 ; 20.072       ; 0.188          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|h_counter[5]                                                    ;
; 19.884 ; 20.072       ; 0.188          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|h_counter[6]                                                    ;
; 19.884 ; 20.072       ; 0.188          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|h_counter[7]                                                    ;
; 19.884 ; 20.072       ; 0.188          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|h_counter[8]                                                    ;
; 19.884 ; 20.072       ; 0.188          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|h_counter[9]                                                    ;
; 19.884 ; 20.072       ; 0.188          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|v_counter[0]                                                    ;
; 19.884 ; 20.072       ; 0.188          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|v_counter[1]                                                    ;
; 19.884 ; 20.072       ; 0.188          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|v_counter[2]                                                    ;
; 19.884 ; 20.072       ; 0.188          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|v_counter[3]                                                    ;
; 19.884 ; 20.072       ; 0.188          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|v_counter[4]                                                    ;
; 19.884 ; 20.072       ; 0.188          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|v_counter[5]                                                    ;
; 19.884 ; 20.072       ; 0.188          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|v_counter[6]                                                    ;
; 19.884 ; 20.072       ; 0.188          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|v_counter[7]                                                    ;
; 19.884 ; 20.072       ; 0.188          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|v_counter[8]                                                    ;
; 19.884 ; 20.072       ; 0.188          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|v_counter[9]                                                    ;
; 19.962 ; 19.962       ; 0.000          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|h_counter[3]|clk                                                               ;
; 19.962 ; 19.962       ; 0.000          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|v_counter[2]|clk                                                               ;
; 19.962 ; 19.962       ; 0.000          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|v_counter[4]|clk                                                               ;
; 19.962 ; 19.962       ; 0.000          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|v_counter[5]|clk                                                               ;
; 19.963 ; 19.963       ; 0.000          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|h_counter[0]|clk                                                               ;
; 19.963 ; 19.963       ; 0.000          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|h_counter[1]|clk                                                               ;
; 19.963 ; 19.963       ; 0.000          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|h_counter[2]|clk                                                               ;
; 19.963 ; 19.963       ; 0.000          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|h_counter[4]|clk                                                               ;
; 19.963 ; 19.963       ; 0.000          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|h_counter[5]|clk                                                               ;
; 19.963 ; 19.963       ; 0.000          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|h_counter[6]|clk                                                               ;
; 19.963 ; 19.963       ; 0.000          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|h_counter[7]|clk                                                               ;
; 19.963 ; 19.963       ; 0.000          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|h_counter[8]|clk                                                               ;
; 19.963 ; 19.963       ; 0.000          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|h_counter[9]|clk                                                               ;
; 19.963 ; 19.963       ; 0.000          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|v_counter[0]|clk                                                               ;
; 19.963 ; 19.963       ; 0.000          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|v_counter[1]|clk                                                               ;
; 19.963 ; 19.963       ; 0.000          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|v_counter[3]|clk                                                               ;
; 19.963 ; 19.963       ; 0.000          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|v_counter[6]|clk                                                               ;
; 19.963 ; 19.963       ; 0.000          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|v_counter[7]|clk                                                               ;
; 19.963 ; 19.963       ; 0.000          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|v_counter[8]|clk                                                               ;
; 19.963 ; 19.963       ; 0.000          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|v_counter[9]|clk                                                               ;
; 19.968 ; 19.968       ; 0.000          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 19.968 ; 19.968       ; 0.000          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 19.980 ; 19.980       ; 0.000          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|VGA_BLANK_N|clk                                                                ;
; 19.980 ; 19.980       ; 0.000          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|VGA_HS|clk                                                                     ;
; 19.981 ; 19.981       ; 0.000          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|VGA_VS|clk                                                                     ;
; 20.019 ; 20.019       ; 0.000          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|VGA_BLANK_N|clk                                                                ;
; 20.019 ; 20.019       ; 0.000          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|VGA_HS|clk                                                                     ;
; 20.019 ; 20.019       ; 0.000          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|VGA_VS|clk                                                                     ;
; 20.031 ; 20.031       ; 0.000          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 20.031 ; 20.031       ; 0.000          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 20.036 ; 20.036       ; 0.000          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|h_counter[0]|clk                                                               ;
; 20.036 ; 20.036       ; 0.000          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|h_counter[1]|clk                                                               ;
; 20.036 ; 20.036       ; 0.000          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|h_counter[2]|clk                                                               ;
; 20.036 ; 20.036       ; 0.000          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|h_counter[3]|clk                                                               ;
; 20.036 ; 20.036       ; 0.000          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|h_counter[4]|clk                                                               ;
; 20.036 ; 20.036       ; 0.000          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|h_counter[5]|clk                                                               ;
; 20.036 ; 20.036       ; 0.000          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|h_counter[6]|clk                                                               ;
; 20.036 ; 20.036       ; 0.000          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|h_counter[7]|clk                                                               ;
; 20.036 ; 20.036       ; 0.000          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|h_counter[8]|clk                                                               ;
; 20.036 ; 20.036       ; 0.000          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|h_counter[9]|clk                                                               ;
; 20.036 ; 20.036       ; 0.000          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|v_counter[0]|clk                                                               ;
; 20.036 ; 20.036       ; 0.000          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|v_counter[1]|clk                                                               ;
; 20.036 ; 20.036       ; 0.000          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|v_counter[2]|clk                                                               ;
; 20.036 ; 20.036       ; 0.000          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|v_counter[3]|clk                                                               ;
; 20.036 ; 20.036       ; 0.000          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|v_counter[4]|clk                                                               ;
; 20.036 ; 20.036       ; 0.000          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|v_counter[5]|clk                                                               ;
; 20.036 ; 20.036       ; 0.000          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|v_counter[6]|clk                                                               ;
; 20.036 ; 20.036       ; 0.000          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|v_counter[7]|clk                                                               ;
; 20.036 ; 20.036       ; 0.000          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|v_counter[8]|clk                                                               ;
; 20.036 ; 20.036       ; 0.000          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|v_counter[9]|clk                                                               ;
; 37.715 ; 40.000       ; 2.285          ; Min Period       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|VGA_BLANK_N                                                     ;
; 37.715 ; 40.000       ; 2.285          ; Min Period       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|VGA_HS                                                          ;
; 37.715 ; 40.000       ; 2.285          ; Min Period       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|VGA_VS                                                          ;
; 37.715 ; 40.000       ; 2.285          ; Min Period       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|h_counter[0]                                                    ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; KEY[*]    ; CLOCK_50   ; 3.418 ; 3.889 ; Rise       ; CLOCK_50                                                     ;
;  KEY[0]   ; CLOCK_50   ; 3.418 ; 3.889 ; Rise       ; CLOCK_50                                                     ;
; KEY[*]    ; CLOCK_50   ; 7.618 ; 8.165 ; Rise       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]   ; CLOCK_50   ; 7.618 ; 8.165 ; Rise       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; KEY[*]    ; CLOCK_50   ; -3.031 ; -3.481 ; Rise       ; CLOCK_50                                                     ;
;  KEY[0]   ; CLOCK_50   ; -3.031 ; -3.481 ; Rise       ; CLOCK_50                                                     ;
; KEY[*]    ; CLOCK_50   ; -5.635 ; -6.031 ; Rise       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]   ; CLOCK_50   ; -5.635 ; -6.031 ; Rise       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                  ;
+-------------+------------+--------+--------+------------+--------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                              ;
+-------------+------------+--------+--------+------------+--------------------------------------------------------------+
; VGA_B[*]    ; CLOCK_50   ; 21.543 ; 21.474 ; Rise       ; CLOCK_50                                                     ;
;  VGA_B[6]   ; CLOCK_50   ; 21.543 ; 21.474 ; Rise       ; CLOCK_50                                                     ;
;  VGA_B[7]   ; CLOCK_50   ; 20.053 ; 19.968 ; Rise       ; CLOCK_50                                                     ;
; VGA_G[*]    ; CLOCK_50   ; 23.562 ; 23.534 ; Rise       ; CLOCK_50                                                     ;
;  VGA_G[6]   ; CLOCK_50   ; 23.562 ; 23.534 ; Rise       ; CLOCK_50                                                     ;
;  VGA_G[7]   ; CLOCK_50   ; 19.957 ; 19.827 ; Rise       ; CLOCK_50                                                     ;
; VGA_R[*]    ; CLOCK_50   ; 21.001 ; 20.950 ; Rise       ; CLOCK_50                                                     ;
;  VGA_R[6]   ; CLOCK_50   ; 21.001 ; 20.950 ; Rise       ; CLOCK_50                                                     ;
;  VGA_R[7]   ; CLOCK_50   ; 20.425 ; 20.342 ; Rise       ; CLOCK_50                                                     ;
; VGA_BLANK_N ; CLOCK_50   ; 3.084  ; 2.986  ; Rise       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; 2.809  ;        ; Rise       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 3.084  ; 2.986  ; Rise       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 3.151  ; 3.053  ; Rise       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK     ; CLOCK_50   ;        ; 2.660  ; Fall       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                          ;
+-------------+------------+--------+--------+------------+--------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                              ;
+-------------+------------+--------+--------+------------+--------------------------------------------------------------+
; VGA_B[*]    ; CLOCK_50   ; 8.402  ; 8.295  ; Rise       ; CLOCK_50                                                     ;
;  VGA_B[6]   ; CLOCK_50   ; 11.217 ; 11.105 ; Rise       ; CLOCK_50                                                     ;
;  VGA_B[7]   ; CLOCK_50   ; 8.402  ; 8.295  ; Rise       ; CLOCK_50                                                     ;
; VGA_G[*]    ; CLOCK_50   ; 11.116 ; 11.009 ; Rise       ; CLOCK_50                                                     ;
;  VGA_G[6]   ; CLOCK_50   ; 12.447 ; 12.406 ; Rise       ; CLOCK_50                                                     ;
;  VGA_G[7]   ; CLOCK_50   ; 11.116 ; 11.009 ; Rise       ; CLOCK_50                                                     ;
; VGA_R[*]    ; CLOCK_50   ; 9.781  ; 9.739  ; Rise       ; CLOCK_50                                                     ;
;  VGA_R[6]   ; CLOCK_50   ; 9.870  ; 9.848  ; Rise       ; CLOCK_50                                                     ;
;  VGA_R[7]   ; CLOCK_50   ; 9.781  ; 9.739  ; Rise       ; CLOCK_50                                                     ;
; VGA_BLANK_N ; CLOCK_50   ; 2.601  ; 2.503  ; Rise       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; 2.264  ;        ; Rise       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 2.600  ; 2.502  ; Rise       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 2.666  ; 2.568  ; Rise       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK     ; CLOCK_50   ;        ; 2.117  ; Fall       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+--------------------------------------------------------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                  ;
+------------+-----------------+--------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                   ; Note ;
+------------+-----------------+--------------------------------------------------------------+------+
; 12.78 MHz  ; 12.78 MHz       ; CLOCK_50                                                     ;      ;
; 108.35 MHz ; 108.35 MHz      ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 230.89 MHz ; 230.89 MHz      ; reset_clk                                                    ;      ;
+------------+-----------------+--------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                     ;
+--------------------------------------------------------------+---------+---------------+
; Clock                                                        ; Slack   ; End Point TNS ;
+--------------------------------------------------------------+---------+---------------+
; CLOCK_50                                                     ; -29.113 ; -8455.188     ;
; reset_clk                                                    ; -3.331  ; -38.921       ;
; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 30.771  ; 0.000         ;
+--------------------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                    ;
+--------------------------------------------------------------+-------+---------------+
; Clock                                                        ; Slack ; End Point TNS ;
+--------------------------------------------------------------+-------+---------------+
; reset_clk                                                    ; 0.353 ; 0.000         ;
; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.354 ; 0.000         ;
; CLOCK_50                                                     ; 0.724 ; 0.000         ;
+--------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                      ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; reset_clk                                                    ; -1.285 ; -25.700       ;
; CLOCK_50                                                     ; 9.554  ; 0.000         ;
; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 19.712 ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                  ;
+---------+-------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                     ; To Node                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -29.113 ; ray_lut:rl|sin_lut:s1|out[0]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.149      ; 39.292     ;
; -29.113 ; ray_lut:rl|sin_lut:s1|out[1]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.149      ; 39.292     ;
; -29.113 ; ray_lut:rl|sin_lut:s1|out[2]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.149      ; 39.292     ;
; -29.113 ; ray_lut:rl|sin_lut:s1|out[3]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.149      ; 39.292     ;
; -29.113 ; ray_lut:rl|sin_lut:s1|out[4]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.149      ; 39.292     ;
; -29.113 ; ray_lut:rl|sin_lut:s1|out[5]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.149      ; 39.292     ;
; -29.113 ; ray_lut:rl|sin_lut:s1|out[6]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.149      ; 39.292     ;
; -29.113 ; ray_lut:rl|sin_lut:s1|out[7]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.149      ; 39.292     ;
; -29.113 ; ray_lut:rl|sin_lut:s1|out[8]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.149      ; 39.292     ;
; -29.113 ; ray_lut:rl|sin_lut:s1|out[9]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.149      ; 39.292     ;
; -29.113 ; ray_lut:rl|sin_lut:s1|out[10] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.149      ; 39.292     ;
; -29.113 ; ray_lut:rl|sin_lut:s1|out[11] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.149      ; 39.292     ;
; -29.113 ; ray_lut:rl|sin_lut:s1|out[12] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.149      ; 39.292     ;
; -29.113 ; ray_lut:rl|sin_lut:s1|out[13] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.149      ; 39.292     ;
; -29.113 ; ray_lut:rl|sin_lut:s1|out[14] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.149      ; 39.292     ;
; -29.089 ; ray_lut:rl|sin_lut:s1|out[0]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a143~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.138      ; 39.257     ;
; -29.089 ; ray_lut:rl|sin_lut:s1|out[1]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a143~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.138      ; 39.257     ;
; -29.089 ; ray_lut:rl|sin_lut:s1|out[2]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a143~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.138      ; 39.257     ;
; -29.089 ; ray_lut:rl|sin_lut:s1|out[3]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a143~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.138      ; 39.257     ;
; -29.089 ; ray_lut:rl|sin_lut:s1|out[4]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a143~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.138      ; 39.257     ;
; -29.089 ; ray_lut:rl|sin_lut:s1|out[5]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a143~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.138      ; 39.257     ;
; -29.089 ; ray_lut:rl|sin_lut:s1|out[6]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a143~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.138      ; 39.257     ;
; -29.089 ; ray_lut:rl|sin_lut:s1|out[7]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a143~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.138      ; 39.257     ;
; -29.089 ; ray_lut:rl|sin_lut:s1|out[8]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a143~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.138      ; 39.257     ;
; -29.089 ; ray_lut:rl|sin_lut:s1|out[9]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a143~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.138      ; 39.257     ;
; -29.089 ; ray_lut:rl|sin_lut:s1|out[10] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a143~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.138      ; 39.257     ;
; -29.089 ; ray_lut:rl|sin_lut:s1|out[11] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a143~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.138      ; 39.257     ;
; -29.089 ; ray_lut:rl|sin_lut:s1|out[12] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a143~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.138      ; 39.257     ;
; -29.089 ; ray_lut:rl|sin_lut:s1|out[13] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a143~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.138      ; 39.257     ;
; -29.089 ; ray_lut:rl|sin_lut:s1|out[14] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a143~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.138      ; 39.257     ;
; -29.077 ; ray_lut:rl|sin_lut:s1|out[0]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a86~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.161      ; 39.268     ;
; -29.077 ; ray_lut:rl|sin_lut:s1|out[1]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a86~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.161      ; 39.268     ;
; -29.077 ; ray_lut:rl|sin_lut:s1|out[2]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a86~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.161      ; 39.268     ;
; -29.077 ; ray_lut:rl|sin_lut:s1|out[3]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a86~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.161      ; 39.268     ;
; -29.077 ; ray_lut:rl|sin_lut:s1|out[4]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a86~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.161      ; 39.268     ;
; -29.077 ; ray_lut:rl|sin_lut:s1|out[5]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a86~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.161      ; 39.268     ;
; -29.077 ; ray_lut:rl|sin_lut:s1|out[6]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a86~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.161      ; 39.268     ;
; -29.077 ; ray_lut:rl|sin_lut:s1|out[7]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a86~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.161      ; 39.268     ;
; -29.077 ; ray_lut:rl|sin_lut:s1|out[8]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a86~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.161      ; 39.268     ;
; -29.077 ; ray_lut:rl|sin_lut:s1|out[9]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a86~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.161      ; 39.268     ;
; -29.077 ; ray_lut:rl|sin_lut:s1|out[10] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a86~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.161      ; 39.268     ;
; -29.077 ; ray_lut:rl|sin_lut:s1|out[11] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a86~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.161      ; 39.268     ;
; -29.077 ; ray_lut:rl|sin_lut:s1|out[12] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a86~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.161      ; 39.268     ;
; -29.077 ; ray_lut:rl|sin_lut:s1|out[13] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a86~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.161      ; 39.268     ;
; -29.077 ; ray_lut:rl|sin_lut:s1|out[14] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a86~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.161      ; 39.268     ;
; -29.059 ; ray_lut:rl|sin_lut:s0|out[0]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.144      ; 39.233     ;
; -29.059 ; ray_lut:rl|sin_lut:s0|out[1]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.144      ; 39.233     ;
; -29.059 ; ray_lut:rl|sin_lut:s0|out[2]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.144      ; 39.233     ;
; -29.059 ; ray_lut:rl|sin_lut:s0|out[3]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.144      ; 39.233     ;
; -29.059 ; ray_lut:rl|sin_lut:s0|out[4]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.144      ; 39.233     ;
; -29.059 ; ray_lut:rl|sin_lut:s0|out[5]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.144      ; 39.233     ;
; -29.059 ; ray_lut:rl|sin_lut:s0|out[6]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.144      ; 39.233     ;
; -29.059 ; ray_lut:rl|sin_lut:s0|out[7]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.144      ; 39.233     ;
; -29.059 ; ray_lut:rl|sin_lut:s0|out[8]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.144      ; 39.233     ;
; -29.059 ; ray_lut:rl|sin_lut:s0|out[9]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.144      ; 39.233     ;
; -29.059 ; ray_lut:rl|sin_lut:s0|out[10] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.144      ; 39.233     ;
; -29.059 ; ray_lut:rl|sin_lut:s0|out[11] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.144      ; 39.233     ;
; -29.059 ; ray_lut:rl|sin_lut:s0|out[12] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.144      ; 39.233     ;
; -29.059 ; ray_lut:rl|sin_lut:s0|out[13] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.144      ; 39.233     ;
; -29.059 ; ray_lut:rl|sin_lut:s0|out[14] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.144      ; 39.233     ;
; -29.049 ; ray_lut:rl|sin_lut:s1|out[0]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a209~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.118      ; 39.197     ;
; -29.049 ; ray_lut:rl|sin_lut:s1|out[1]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a209~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.118      ; 39.197     ;
; -29.049 ; ray_lut:rl|sin_lut:s1|out[2]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a209~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.118      ; 39.197     ;
; -29.049 ; ray_lut:rl|sin_lut:s1|out[3]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a209~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.118      ; 39.197     ;
; -29.049 ; ray_lut:rl|sin_lut:s1|out[4]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a209~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.118      ; 39.197     ;
; -29.049 ; ray_lut:rl|sin_lut:s1|out[5]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a209~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.118      ; 39.197     ;
; -29.049 ; ray_lut:rl|sin_lut:s1|out[6]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a209~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.118      ; 39.197     ;
; -29.049 ; ray_lut:rl|sin_lut:s1|out[7]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a209~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.118      ; 39.197     ;
; -29.049 ; ray_lut:rl|sin_lut:s1|out[8]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a209~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.118      ; 39.197     ;
; -29.049 ; ray_lut:rl|sin_lut:s1|out[9]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a209~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.118      ; 39.197     ;
; -29.049 ; ray_lut:rl|sin_lut:s1|out[10] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a209~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.118      ; 39.197     ;
; -29.049 ; ray_lut:rl|sin_lut:s1|out[11] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a209~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.118      ; 39.197     ;
; -29.049 ; ray_lut:rl|sin_lut:s1|out[12] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a209~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.118      ; 39.197     ;
; -29.049 ; ray_lut:rl|sin_lut:s1|out[13] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a209~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.118      ; 39.197     ;
; -29.049 ; ray_lut:rl|sin_lut:s1|out[14] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a209~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.118      ; 39.197     ;
; -29.048 ; ray_lut:rl|sin_lut:s1|out[0]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a201~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.154      ; 39.232     ;
; -29.048 ; ray_lut:rl|sin_lut:s1|out[1]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a201~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.154      ; 39.232     ;
; -29.048 ; ray_lut:rl|sin_lut:s1|out[2]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a201~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.154      ; 39.232     ;
; -29.048 ; ray_lut:rl|sin_lut:s1|out[3]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a201~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.154      ; 39.232     ;
; -29.048 ; ray_lut:rl|sin_lut:s1|out[4]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a201~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.154      ; 39.232     ;
; -29.048 ; ray_lut:rl|sin_lut:s1|out[5]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a201~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.154      ; 39.232     ;
; -29.048 ; ray_lut:rl|sin_lut:s1|out[6]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a201~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.154      ; 39.232     ;
; -29.048 ; ray_lut:rl|sin_lut:s1|out[7]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a201~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.154      ; 39.232     ;
; -29.048 ; ray_lut:rl|sin_lut:s1|out[8]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a201~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.154      ; 39.232     ;
; -29.048 ; ray_lut:rl|sin_lut:s1|out[9]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a201~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.154      ; 39.232     ;
; -29.048 ; ray_lut:rl|sin_lut:s1|out[10] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a201~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.154      ; 39.232     ;
; -29.048 ; ray_lut:rl|sin_lut:s1|out[11] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a201~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.154      ; 39.232     ;
; -29.048 ; ray_lut:rl|sin_lut:s1|out[12] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a201~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.154      ; 39.232     ;
; -29.048 ; ray_lut:rl|sin_lut:s1|out[13] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a201~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.154      ; 39.232     ;
; -29.048 ; ray_lut:rl|sin_lut:s1|out[14] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a201~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.154      ; 39.232     ;
; -29.037 ; ray_lut:rl|sin_lut:s1|out[0]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a165~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.106      ; 39.173     ;
; -29.037 ; ray_lut:rl|sin_lut:s1|out[1]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a165~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.106      ; 39.173     ;
; -29.037 ; ray_lut:rl|sin_lut:s1|out[2]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a165~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.106      ; 39.173     ;
; -29.037 ; ray_lut:rl|sin_lut:s1|out[3]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a165~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.106      ; 39.173     ;
; -29.037 ; ray_lut:rl|sin_lut:s1|out[4]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a165~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.106      ; 39.173     ;
; -29.037 ; ray_lut:rl|sin_lut:s1|out[5]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a165~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.106      ; 39.173     ;
; -29.037 ; ray_lut:rl|sin_lut:s1|out[6]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a165~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.106      ; 39.173     ;
; -29.037 ; ray_lut:rl|sin_lut:s1|out[7]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a165~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.106      ; 39.173     ;
; -29.037 ; ray_lut:rl|sin_lut:s1|out[8]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a165~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.106      ; 39.173     ;
; -29.037 ; ray_lut:rl|sin_lut:s1|out[9]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a165~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.106      ; 39.173     ;
+---------+-------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'reset_clk'                                                                                                          ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; -3.331 ; increment_write:iw|v_counter[1] ; increment_write:iw|v_counter[8] ; reset_clk    ; reset_clk   ; 1.000        ; -0.075     ; 4.255      ;
; -3.294 ; increment_write:iw|v_counter[0] ; increment_write:iw|v_counter[8] ; reset_clk    ; reset_clk   ; 1.000        ; -0.073     ; 4.220      ;
; -3.208 ; increment_write:iw|v_counter[3] ; increment_write:iw|v_counter[8] ; reset_clk    ; reset_clk   ; 1.000        ; -0.074     ; 4.133      ;
; -3.182 ; increment_write:iw|v_counter[4] ; increment_write:iw|v_counter[8] ; reset_clk    ; reset_clk   ; 1.000        ; -0.075     ; 4.106      ;
; -3.181 ; increment_write:iw|v_counter[7] ; increment_write:iw|v_counter[8] ; reset_clk    ; reset_clk   ; 1.000        ; -0.075     ; 4.105      ;
; -3.165 ; increment_write:iw|h_counter[2] ; increment_write:iw|v_counter[0] ; reset_clk    ; reset_clk   ; 1.000        ; -0.074     ; 4.090      ;
; -3.151 ; increment_write:iw|h_counter[2] ; increment_write:iw|v_counter[2] ; reset_clk    ; reset_clk   ; 1.000        ; -0.073     ; 4.077      ;
; -3.121 ; increment_write:iw|h_counter[1] ; increment_write:iw|v_counter[2] ; reset_clk    ; reset_clk   ; 1.000        ; -0.073     ; 4.047      ;
; -3.112 ; increment_write:iw|h_counter[0] ; increment_write:iw|v_counter[0] ; reset_clk    ; reset_clk   ; 1.000        ; -0.074     ; 4.037      ;
; -3.098 ; increment_write:iw|h_counter[0] ; increment_write:iw|v_counter[2] ; reset_clk    ; reset_clk   ; 1.000        ; -0.073     ; 4.024      ;
; -3.095 ; increment_write:iw|h_counter[1] ; increment_write:iw|v_counter[0] ; reset_clk    ; reset_clk   ; 1.000        ; -0.074     ; 4.020      ;
; -3.089 ; increment_write:iw|h_counter[2] ; increment_write:iw|v_counter[3] ; reset_clk    ; reset_clk   ; 1.000        ; -0.073     ; 4.015      ;
; -3.088 ; increment_write:iw|v_counter[5] ; increment_write:iw|v_counter[8] ; reset_clk    ; reset_clk   ; 1.000        ; -0.074     ; 4.013      ;
; -3.072 ; increment_write:iw|h_counter[1] ; increment_write:iw|v_counter[3] ; reset_clk    ; reset_clk   ; 1.000        ; -0.073     ; 3.998      ;
; -3.036 ; increment_write:iw|h_counter[0] ; increment_write:iw|v_counter[3] ; reset_clk    ; reset_clk   ; 1.000        ; -0.073     ; 3.962      ;
; -3.020 ; increment_write:iw|v_counter[2] ; increment_write:iw|v_counter[8] ; reset_clk    ; reset_clk   ; 1.000        ; -0.074     ; 3.945      ;
; -2.983 ; increment_write:iw|h_counter[3] ; increment_write:iw|v_counter[0] ; reset_clk    ; reset_clk   ; 1.000        ; -0.074     ; 3.908      ;
; -2.969 ; increment_write:iw|h_counter[3] ; increment_write:iw|v_counter[2] ; reset_clk    ; reset_clk   ; 1.000        ; -0.073     ; 3.895      ;
; -2.930 ; increment_write:iw|h_counter[6] ; increment_write:iw|v_counter[0] ; reset_clk    ; reset_clk   ; 1.000        ; -0.074     ; 3.855      ;
; -2.916 ; increment_write:iw|h_counter[6] ; increment_write:iw|v_counter[2] ; reset_clk    ; reset_clk   ; 1.000        ; -0.073     ; 3.842      ;
; -2.911 ; increment_write:iw|h_counter[1] ; increment_write:iw|v_counter[8] ; reset_clk    ; reset_clk   ; 1.000        ; -0.074     ; 3.836      ;
; -2.907 ; increment_write:iw|h_counter[3] ; increment_write:iw|v_counter[3] ; reset_clk    ; reset_clk   ; 1.000        ; -0.073     ; 3.833      ;
; -2.900 ; increment_write:iw|v_counter[6] ; increment_write:iw|v_counter[8] ; reset_clk    ; reset_clk   ; 1.000        ; -0.074     ; 3.825      ;
; -2.884 ; increment_write:iw|h_counter[2] ; increment_write:iw|v_counter[8] ; reset_clk    ; reset_clk   ; 1.000        ; -0.074     ; 3.809      ;
; -2.880 ; increment_write:iw|h_counter[4] ; increment_write:iw|v_counter[0] ; reset_clk    ; reset_clk   ; 1.000        ; -0.074     ; 3.805      ;
; -2.867 ; increment_write:iw|h_counter[5] ; increment_write:iw|v_counter[0] ; reset_clk    ; reset_clk   ; 1.000        ; -0.074     ; 3.792      ;
; -2.866 ; increment_write:iw|h_counter[4] ; increment_write:iw|v_counter[2] ; reset_clk    ; reset_clk   ; 1.000        ; -0.073     ; 3.792      ;
; -2.854 ; increment_write:iw|h_counter[6] ; increment_write:iw|v_counter[3] ; reset_clk    ; reset_clk   ; 1.000        ; -0.073     ; 3.780      ;
; -2.853 ; increment_write:iw|h_counter[5] ; increment_write:iw|v_counter[2] ; reset_clk    ; reset_clk   ; 1.000        ; -0.073     ; 3.779      ;
; -2.835 ; increment_write:iw|h_counter[0] ; increment_write:iw|v_counter[8] ; reset_clk    ; reset_clk   ; 1.000        ; -0.074     ; 3.760      ;
; -2.831 ; increment_write:iw|v_counter[1] ; increment_write:iw|v_counter[7] ; reset_clk    ; reset_clk   ; 1.000        ; -0.073     ; 3.757      ;
; -2.814 ; increment_write:iw|h_counter[8] ; increment_write:iw|v_counter[0] ; reset_clk    ; reset_clk   ; 1.000        ; -0.074     ; 3.739      ;
; -2.814 ; increment_write:iw|v_counter[0] ; increment_write:iw|v_counter[7] ; reset_clk    ; reset_clk   ; 1.000        ; -0.071     ; 3.742      ;
; -2.804 ; increment_write:iw|h_counter[4] ; increment_write:iw|v_counter[3] ; reset_clk    ; reset_clk   ; 1.000        ; -0.073     ; 3.730      ;
; -2.800 ; increment_write:iw|h_counter[8] ; increment_write:iw|v_counter[2] ; reset_clk    ; reset_clk   ; 1.000        ; -0.073     ; 3.726      ;
; -2.791 ; increment_write:iw|h_counter[5] ; increment_write:iw|v_counter[3] ; reset_clk    ; reset_clk   ; 1.000        ; -0.073     ; 3.717      ;
; -2.790 ; increment_write:iw|v_counter[8] ; increment_write:iw|v_counter[8] ; reset_clk    ; reset_clk   ; 1.000        ; -0.073     ; 3.716      ;
; -2.768 ; increment_write:iw|h_counter[1] ; increment_write:iw|v_counter[5] ; reset_clk    ; reset_clk   ; 1.000        ; -0.073     ; 3.694      ;
; -2.768 ; increment_write:iw|h_counter[1] ; increment_write:iw|v_counter[6] ; reset_clk    ; reset_clk   ; 1.000        ; -0.073     ; 3.694      ;
; -2.764 ; increment_write:iw|h_counter[1] ; increment_write:iw|v_counter[7] ; reset_clk    ; reset_clk   ; 1.000        ; -0.072     ; 3.691      ;
; -2.738 ; increment_write:iw|h_counter[8] ; increment_write:iw|v_counter[3] ; reset_clk    ; reset_clk   ; 1.000        ; -0.073     ; 3.664      ;
; -2.725 ; increment_write:iw|v_counter[4] ; increment_write:iw|v_counter[7] ; reset_clk    ; reset_clk   ; 1.000        ; -0.073     ; 3.651      ;
; -2.708 ; increment_write:iw|v_counter[3] ; increment_write:iw|v_counter[7] ; reset_clk    ; reset_clk   ; 1.000        ; -0.072     ; 3.635      ;
; -2.705 ; increment_write:iw|h_counter[2] ; increment_write:iw|v_counter[5] ; reset_clk    ; reset_clk   ; 1.000        ; -0.073     ; 3.631      ;
; -2.705 ; increment_write:iw|h_counter[2] ; increment_write:iw|v_counter[6] ; reset_clk    ; reset_clk   ; 1.000        ; -0.073     ; 3.631      ;
; -2.702 ; increment_write:iw|h_counter[3] ; increment_write:iw|v_counter[8] ; reset_clk    ; reset_clk   ; 1.000        ; -0.074     ; 3.627      ;
; -2.701 ; increment_write:iw|h_counter[2] ; increment_write:iw|v_counter[7] ; reset_clk    ; reset_clk   ; 1.000        ; -0.072     ; 3.628      ;
; -2.692 ; increment_write:iw|h_counter[0] ; increment_write:iw|v_counter[5] ; reset_clk    ; reset_clk   ; 1.000        ; -0.073     ; 3.618      ;
; -2.692 ; increment_write:iw|h_counter[0] ; increment_write:iw|v_counter[6] ; reset_clk    ; reset_clk   ; 1.000        ; -0.073     ; 3.618      ;
; -2.690 ; increment_write:iw|h_counter[7] ; increment_write:iw|v_counter[2] ; reset_clk    ; reset_clk   ; 1.000        ; -0.073     ; 3.616      ;
; -2.688 ; increment_write:iw|h_counter[0] ; increment_write:iw|v_counter[7] ; reset_clk    ; reset_clk   ; 1.000        ; -0.072     ; 3.615      ;
; -2.686 ; increment_write:iw|h_counter[7] ; increment_write:iw|v_counter[0] ; reset_clk    ; reset_clk   ; 1.000        ; -0.074     ; 3.611      ;
; -2.675 ; increment_write:iw|h_counter[2] ; increment_write:iw|h_counter[9] ; reset_clk    ; reset_clk   ; 1.000        ; -0.074     ; 3.600      ;
; -2.667 ; increment_write:iw|h_counter[1] ; increment_write:iw|h_counter[9] ; reset_clk    ; reset_clk   ; 1.000        ; -0.074     ; 3.592      ;
; -2.666 ; increment_write:iw|v_counter[1] ; increment_write:iw|v_counter[5] ; reset_clk    ; reset_clk   ; 1.000        ; -0.074     ; 3.591      ;
; -2.665 ; increment_write:iw|v_counter[1] ; increment_write:iw|v_counter[6] ; reset_clk    ; reset_clk   ; 1.000        ; -0.074     ; 3.590      ;
; -2.663 ; increment_write:iw|v_counter[0] ; increment_write:iw|v_counter[5] ; reset_clk    ; reset_clk   ; 1.000        ; -0.072     ; 3.590      ;
; -2.662 ; increment_write:iw|v_counter[0] ; increment_write:iw|v_counter[6] ; reset_clk    ; reset_clk   ; 1.000        ; -0.072     ; 3.589      ;
; -2.649 ; increment_write:iw|h_counter[6] ; increment_write:iw|v_counter[8] ; reset_clk    ; reset_clk   ; 1.000        ; -0.074     ; 3.574      ;
; -2.628 ; increment_write:iw|h_counter[7] ; increment_write:iw|v_counter[3] ; reset_clk    ; reset_clk   ; 1.000        ; -0.073     ; 3.554      ;
; -2.622 ; increment_write:iw|h_counter[0] ; increment_write:iw|h_counter[9] ; reset_clk    ; reset_clk   ; 1.000        ; -0.074     ; 3.547      ;
; -2.599 ; increment_write:iw|h_counter[4] ; increment_write:iw|v_counter[8] ; reset_clk    ; reset_clk   ; 1.000        ; -0.074     ; 3.524      ;
; -2.588 ; increment_write:iw|v_counter[5] ; increment_write:iw|v_counter[7] ; reset_clk    ; reset_clk   ; 1.000        ; -0.072     ; 3.515      ;
; -2.586 ; increment_write:iw|h_counter[5] ; increment_write:iw|v_counter[8] ; reset_clk    ; reset_clk   ; 1.000        ; -0.074     ; 3.511      ;
; -2.574 ; increment_write:iw|v_counter[4] ; increment_write:iw|v_counter[5] ; reset_clk    ; reset_clk   ; 1.000        ; -0.074     ; 3.499      ;
; -2.573 ; increment_write:iw|v_counter[4] ; increment_write:iw|v_counter[6] ; reset_clk    ; reset_clk   ; 1.000        ; -0.074     ; 3.498      ;
; -2.558 ; increment_write:iw|h_counter[1] ; increment_write:iw|h_counter[7] ; reset_clk    ; reset_clk   ; 1.000        ; -0.073     ; 3.484      ;
; -2.555 ; increment_write:iw|h_counter[3] ; increment_write:iw|h_counter[9] ; reset_clk    ; reset_clk   ; 1.000        ; -0.074     ; 3.480      ;
; -2.546 ; increment_write:iw|v_counter[8] ; increment_write:iw|v_counter[7] ; reset_clk    ; reset_clk   ; 1.000        ; -0.071     ; 3.474      ;
; -2.543 ; increment_write:iw|v_counter[3] ; increment_write:iw|v_counter[5] ; reset_clk    ; reset_clk   ; 1.000        ; -0.073     ; 3.469      ;
; -2.542 ; increment_write:iw|v_counter[3] ; increment_write:iw|v_counter[6] ; reset_clk    ; reset_clk   ; 1.000        ; -0.073     ; 3.468      ;
; -2.533 ; increment_write:iw|h_counter[8] ; increment_write:iw|v_counter[8] ; reset_clk    ; reset_clk   ; 1.000        ; -0.074     ; 3.458      ;
; -2.520 ; increment_write:iw|v_counter[2] ; increment_write:iw|v_counter[7] ; reset_clk    ; reset_clk   ; 1.000        ; -0.072     ; 3.447      ;
; -2.508 ; increment_write:iw|h_counter[2] ; increment_write:iw|h_counter[7] ; reset_clk    ; reset_clk   ; 1.000        ; -0.073     ; 3.434      ;
; -2.492 ; increment_write:iw|h_counter[3] ; increment_write:iw|v_counter[5] ; reset_clk    ; reset_clk   ; 1.000        ; -0.073     ; 3.418      ;
; -2.492 ; increment_write:iw|h_counter[3] ; increment_write:iw|v_counter[6] ; reset_clk    ; reset_clk   ; 1.000        ; -0.073     ; 3.418      ;
; -2.488 ; increment_write:iw|h_counter[3] ; increment_write:iw|v_counter[7] ; reset_clk    ; reset_clk   ; 1.000        ; -0.072     ; 3.415      ;
; -2.482 ; increment_write:iw|h_counter[0] ; increment_write:iw|h_counter[7] ; reset_clk    ; reset_clk   ; 1.000        ; -0.073     ; 3.408      ;
; -2.462 ; increment_write:iw|v_counter[7] ; increment_write:iw|v_counter[7] ; reset_clk    ; reset_clk   ; 1.000        ; -0.073     ; 3.388      ;
; -2.438 ; increment_write:iw|v_counter[0] ; increment_write:iw|v_counter[9] ; reset_clk    ; reset_clk   ; 1.000        ; -0.071     ; 3.366      ;
; -2.426 ; increment_write:iw|h_counter[2] ; increment_write:iw|v_counter[9] ; reset_clk    ; reset_clk   ; 1.000        ; -0.072     ; 3.353      ;
; -2.423 ; increment_write:iw|v_counter[5] ; increment_write:iw|v_counter[5] ; reset_clk    ; reset_clk   ; 1.000        ; -0.073     ; 3.349      ;
; -2.422 ; increment_write:iw|v_counter[5] ; increment_write:iw|v_counter[6] ; reset_clk    ; reset_clk   ; 1.000        ; -0.073     ; 3.348      ;
; -2.421 ; increment_write:iw|h_counter[2] ; increment_write:iw|v_counter[4] ; reset_clk    ; reset_clk   ; 1.000        ; -0.072     ; 3.348      ;
; -2.421 ; increment_write:iw|h_counter[2] ; increment_write:iw|v_counter[1] ; reset_clk    ; reset_clk   ; 1.000        ; -0.072     ; 3.348      ;
; -2.410 ; increment_write:iw|h_counter[4] ; increment_write:iw|v_counter[5] ; reset_clk    ; reset_clk   ; 1.000        ; -0.073     ; 3.336      ;
; -2.410 ; increment_write:iw|h_counter[4] ; increment_write:iw|v_counter[6] ; reset_clk    ; reset_clk   ; 1.000        ; -0.073     ; 3.336      ;
; -2.406 ; increment_write:iw|h_counter[4] ; increment_write:iw|v_counter[7] ; reset_clk    ; reset_clk   ; 1.000        ; -0.072     ; 3.333      ;
; -2.405 ; increment_write:iw|h_counter[7] ; increment_write:iw|v_counter[8] ; reset_clk    ; reset_clk   ; 1.000        ; -0.074     ; 3.330      ;
; -2.400 ; increment_write:iw|v_counter[8] ; increment_write:iw|v_counter[5] ; reset_clk    ; reset_clk   ; 1.000        ; -0.072     ; 3.327      ;
; -2.399 ; increment_write:iw|v_counter[8] ; increment_write:iw|v_counter[6] ; reset_clk    ; reset_clk   ; 1.000        ; -0.072     ; 3.326      ;
; -2.390 ; increment_write:iw|h_counter[4] ; increment_write:iw|h_counter[9] ; reset_clk    ; reset_clk   ; 1.000        ; -0.074     ; 3.315      ;
; -2.388 ; increment_write:iw|h_counter[1] ; increment_write:iw|v_counter[1] ; reset_clk    ; reset_clk   ; 1.000        ; -0.072     ; 3.315      ;
; -2.387 ; increment_write:iw|h_counter[1] ; increment_write:iw|v_counter[4] ; reset_clk    ; reset_clk   ; 1.000        ; -0.072     ; 3.314      ;
; -2.376 ; increment_write:iw|h_counter[1] ; increment_write:iw|v_counter[9] ; reset_clk    ; reset_clk   ; 1.000        ; -0.072     ; 3.303      ;
; -2.373 ; increment_write:iw|h_counter[0] ; increment_write:iw|v_counter[9] ; reset_clk    ; reset_clk   ; 1.000        ; -0.072     ; 3.300      ;
; -2.368 ; increment_write:iw|h_counter[0] ; increment_write:iw|v_counter[4] ; reset_clk    ; reset_clk   ; 1.000        ; -0.072     ; 3.295      ;
; -2.368 ; increment_write:iw|h_counter[0] ; increment_write:iw|v_counter[1] ; reset_clk    ; reset_clk   ; 1.000        ; -0.072     ; 3.295      ;
; -2.366 ; increment_write:iw|h_counter[5] ; increment_write:iw|v_counter[5] ; reset_clk    ; reset_clk   ; 1.000        ; -0.073     ; 3.292      ;
; -2.366 ; increment_write:iw|h_counter[5] ; increment_write:iw|v_counter[6] ; reset_clk    ; reset_clk   ; 1.000        ; -0.073     ; 3.292      ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'vga_clk_instance|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                        ;
+--------+---------------------------------+---------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 30.771 ; VGA_controller:vga|v_counter[1] ; VGA_controller:vga|VGA_VS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 9.048      ;
; 30.839 ; VGA_controller:vga|v_counter[0] ; VGA_controller:vga|VGA_VS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 8.983      ;
; 31.730 ; VGA_controller:vga|h_counter[1] ; VGA_controller:vga|VGA_VS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 8.082      ;
; 31.968 ; VGA_controller:vga|h_counter[5] ; VGA_controller:vga|VGA_VS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 7.854      ;
; 31.982 ; VGA_controller:vga|v_counter[3] ; VGA_controller:vga|VGA_VS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 7.840      ;
; 31.992 ; VGA_controller:vga|h_counter[3] ; VGA_controller:vga|VGA_VS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 7.821      ;
; 32.051 ; VGA_controller:vga|v_counter[2] ; VGA_controller:vga|VGA_VS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.067     ; 7.769      ;
; 32.080 ; VGA_controller:vga|v_counter[5] ; VGA_controller:vga|VGA_VS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.067     ; 7.740      ;
; 32.183 ; VGA_controller:vga|v_counter[4] ; VGA_controller:vga|VGA_VS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.067     ; 7.637      ;
; 32.285 ; VGA_controller:vga|v_counter[6] ; VGA_controller:vga|VGA_VS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 7.537      ;
; 32.339 ; VGA_controller:vga|v_counter[7] ; VGA_controller:vga|VGA_VS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 7.482      ;
; 32.344 ; VGA_controller:vga|h_counter[0] ; VGA_controller:vga|VGA_VS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 7.475      ;
; 32.348 ; VGA_controller:vga|h_counter[2] ; VGA_controller:vga|VGA_VS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 7.471      ;
; 32.484 ; VGA_controller:vga|h_counter[6] ; VGA_controller:vga|VGA_VS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 7.338      ;
; 32.503 ; VGA_controller:vga|h_counter[4] ; VGA_controller:vga|VGA_VS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 7.316      ;
; 32.530 ; VGA_controller:vga|h_counter[1] ; VGA_controller:vga|VGA_BLANK_N  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.098     ; 7.259      ;
; 32.536 ; VGA_controller:vga|v_counter[1] ; VGA_controller:vga|VGA_BLANK_N  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 7.260      ;
; 32.584 ; VGA_controller:vga|v_counter[0] ; VGA_controller:vga|VGA_BLANK_N  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 7.215      ;
; 32.768 ; VGA_controller:vga|h_counter[5] ; VGA_controller:vga|VGA_BLANK_N  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 7.031      ;
; 32.792 ; VGA_controller:vga|h_counter[3] ; VGA_controller:vga|VGA_BLANK_N  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.097     ; 6.998      ;
; 32.834 ; VGA_controller:vga|v_counter[8] ; VGA_controller:vga|VGA_VS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 6.987      ;
; 32.861 ; VGA_controller:vga|h_counter[7] ; VGA_controller:vga|VGA_VS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 6.958      ;
; 33.096 ; VGA_controller:vga|h_counter[8] ; VGA_controller:vga|VGA_VS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 6.723      ;
; 33.144 ; VGA_controller:vga|h_counter[0] ; VGA_controller:vga|VGA_BLANK_N  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 6.652      ;
; 33.148 ; VGA_controller:vga|h_counter[2] ; VGA_controller:vga|VGA_BLANK_N  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 6.648      ;
; 33.208 ; VGA_controller:vga|h_counter[6] ; VGA_controller:vga|VGA_BLANK_N  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 6.591      ;
; 33.260 ; VGA_controller:vga|v_counter[9] ; VGA_controller:vga|VGA_VS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 6.562      ;
; 33.303 ; VGA_controller:vga|h_counter[4] ; VGA_controller:vga|VGA_BLANK_N  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 6.493      ;
; 33.481 ; VGA_controller:vga|h_counter[9] ; VGA_controller:vga|VGA_VS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 6.341      ;
; 33.655 ; VGA_controller:vga|h_counter[7] ; VGA_controller:vga|VGA_BLANK_N  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 6.141      ;
; 33.747 ; VGA_controller:vga|v_counter[3] ; VGA_controller:vga|VGA_BLANK_N  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 6.052      ;
; 33.796 ; VGA_controller:vga|v_counter[2] ; VGA_controller:vga|VGA_BLANK_N  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 6.001      ;
; 33.845 ; VGA_controller:vga|v_counter[5] ; VGA_controller:vga|VGA_BLANK_N  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 5.952      ;
; 33.896 ; VGA_controller:vga|h_counter[8] ; VGA_controller:vga|VGA_BLANK_N  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 5.900      ;
; 33.948 ; VGA_controller:vga|v_counter[4] ; VGA_controller:vga|VGA_BLANK_N  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 5.849      ;
; 33.989 ; VGA_controller:vga|v_counter[1] ; VGA_controller:vga|v_counter[2] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 5.938      ;
; 34.037 ; VGA_controller:vga|v_counter[0] ; VGA_controller:vga|v_counter[2] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 5.893      ;
; 34.042 ; VGA_controller:vga|v_counter[6] ; VGA_controller:vga|VGA_BLANK_N  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 5.757      ;
; 34.104 ; VGA_controller:vga|v_counter[7] ; VGA_controller:vga|VGA_BLANK_N  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 5.694      ;
; 34.176 ; VGA_controller:vga|h_counter[1] ; VGA_controller:vga|VGA_HS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 5.621      ;
; 34.281 ; VGA_controller:vga|h_counter[9] ; VGA_controller:vga|VGA_BLANK_N  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 5.518      ;
; 34.383 ; VGA_controller:vga|h_counter[5] ; VGA_controller:vga|VGA_HS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 5.424      ;
; 34.438 ; VGA_controller:vga|h_counter[3] ; VGA_controller:vga|VGA_HS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 5.360      ;
; 34.607 ; VGA_controller:vga|v_counter[8] ; VGA_controller:vga|VGA_BLANK_N  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 5.191      ;
; 34.680 ; VGA_controller:vga|v_counter[1] ; VGA_controller:vga|v_counter[3] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 5.245      ;
; 34.728 ; VGA_controller:vga|v_counter[0] ; VGA_controller:vga|v_counter[3] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 5.200      ;
; 34.790 ; VGA_controller:vga|h_counter[0] ; VGA_controller:vga|VGA_HS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 5.014      ;
; 34.796 ; VGA_controller:vga|h_counter[2] ; VGA_controller:vga|VGA_HS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 5.008      ;
; 34.803 ; VGA_controller:vga|v_counter[1] ; VGA_controller:vga|v_counter[9] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 5.122      ;
; 34.841 ; VGA_controller:vga|h_counter[6] ; VGA_controller:vga|VGA_HS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 4.966      ;
; 34.851 ; VGA_controller:vga|v_counter[0] ; VGA_controller:vga|v_counter[9] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 5.077      ;
; 34.908 ; VGA_controller:vga|v_counter[1] ; VGA_controller:vga|v_counter[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 5.017      ;
; 34.921 ; VGA_controller:vga|h_counter[4] ; VGA_controller:vga|VGA_HS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.883      ;
; 34.945 ; VGA_controller:vga|h_counter[7] ; VGA_controller:vga|VGA_HS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.859      ;
; 34.956 ; VGA_controller:vga|v_counter[0] ; VGA_controller:vga|v_counter[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 4.972      ;
; 35.009 ; VGA_controller:vga|h_counter[1] ; VGA_controller:vga|v_counter[9] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.909      ;
; 35.013 ; VGA_controller:vga|h_counter[1] ; VGA_controller:vga|v_counter[3] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.905      ;
; 35.039 ; VGA_controller:vga|v_counter[9] ; VGA_controller:vga|VGA_BLANK_N  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 4.760      ;
; 35.200 ; VGA_controller:vga|v_counter[3] ; VGA_controller:vga|v_counter[2] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 4.730      ;
; 35.220 ; VGA_controller:vga|h_counter[1] ; VGA_controller:vga|v_counter[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.698      ;
; 35.238 ; VGA_controller:vga|h_counter[1] ; VGA_controller:vga|v_counter[6] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.680      ;
; 35.249 ; VGA_controller:vga|v_counter[2] ; VGA_controller:vga|v_counter[2] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 4.679      ;
; 35.250 ; VGA_controller:vga|h_counter[5] ; VGA_controller:vga|v_counter[9] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 4.678      ;
; 35.253 ; VGA_controller:vga|h_counter[1] ; VGA_controller:vga|h_counter[9] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.665      ;
; 35.254 ; VGA_controller:vga|h_counter[5] ; VGA_controller:vga|v_counter[3] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 4.674      ;
; 35.258 ; VGA_controller:vga|h_counter[1] ; VGA_controller:vga|h_counter[5] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.660      ;
; 35.271 ; VGA_controller:vga|h_counter[3] ; VGA_controller:vga|v_counter[9] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 4.648      ;
; 35.275 ; VGA_controller:vga|h_counter[3] ; VGA_controller:vga|v_counter[3] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 4.644      ;
; 35.298 ; VGA_controller:vga|v_counter[5] ; VGA_controller:vga|v_counter[2] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 4.630      ;
; 35.401 ; VGA_controller:vga|v_counter[4] ; VGA_controller:vga|v_counter[2] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 4.527      ;
; 35.461 ; VGA_controller:vga|h_counter[5] ; VGA_controller:vga|v_counter[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 4.467      ;
; 35.464 ; VGA_controller:vga|h_counter[8] ; VGA_controller:vga|VGA_HS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.340      ;
; 35.471 ; VGA_controller:vga|h_counter[1] ; VGA_controller:vga|v_counter[7] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 4.448      ;
; 35.471 ; VGA_controller:vga|h_counter[1] ; VGA_controller:vga|v_counter[8] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 4.448      ;
; 35.477 ; VGA_controller:vga|h_counter[5] ; VGA_controller:vga|v_counter[6] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 4.451      ;
; 35.482 ; VGA_controller:vga|h_counter[3] ; VGA_controller:vga|v_counter[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 4.437      ;
; 35.494 ; VGA_controller:vga|h_counter[5] ; VGA_controller:vga|h_counter[9] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 4.434      ;
; 35.495 ; VGA_controller:vga|v_counter[6] ; VGA_controller:vga|v_counter[2] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 4.435      ;
; 35.499 ; VGA_controller:vga|h_counter[5] ; VGA_controller:vga|h_counter[5] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 4.429      ;
; 35.500 ; VGA_controller:vga|h_counter[3] ; VGA_controller:vga|v_counter[6] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 4.419      ;
; 35.515 ; VGA_controller:vga|h_counter[3] ; VGA_controller:vga|h_counter[9] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 4.404      ;
; 35.520 ; VGA_controller:vga|h_counter[3] ; VGA_controller:vga|h_counter[5] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 4.399      ;
; 35.528 ; VGA_controller:vga|h_counter[1] ; VGA_controller:vga|v_counter[1] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 4.392      ;
; 35.557 ; VGA_controller:vga|v_counter[7] ; VGA_controller:vga|v_counter[2] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 4.372      ;
; 35.623 ; VGA_controller:vga|h_counter[0] ; VGA_controller:vga|v_counter[9] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 4.302      ;
; 35.627 ; VGA_controller:vga|h_counter[0] ; VGA_controller:vga|v_counter[3] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 4.298      ;
; 35.629 ; VGA_controller:vga|h_counter[2] ; VGA_controller:vga|v_counter[9] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 4.296      ;
; 35.633 ; VGA_controller:vga|h_counter[2] ; VGA_controller:vga|v_counter[3] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 4.292      ;
; 35.675 ; VGA_controller:vga|h_counter[1] ; VGA_controller:vga|v_counter[2] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 4.245      ;
; 35.676 ; VGA_controller:vga|h_counter[1] ; VGA_controller:vga|v_counter[5] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 4.244      ;
; 35.676 ; VGA_controller:vga|h_counter[1] ; VGA_controller:vga|v_counter[4] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 4.244      ;
; 35.685 ; VGA_controller:vga|h_counter[6] ; VGA_controller:vga|v_counter[9] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 4.243      ;
; 35.689 ; VGA_controller:vga|h_counter[6] ; VGA_controller:vga|v_counter[3] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 4.239      ;
; 35.709 ; VGA_controller:vga|h_counter[5] ; VGA_controller:vga|v_counter[7] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 4.220      ;
; 35.709 ; VGA_controller:vga|h_counter[5] ; VGA_controller:vga|v_counter[8] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 4.220      ;
; 35.733 ; VGA_controller:vga|h_counter[3] ; VGA_controller:vga|v_counter[7] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 4.187      ;
; 35.733 ; VGA_controller:vga|h_counter[3] ; VGA_controller:vga|v_counter[8] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 4.187      ;
; 35.769 ; VGA_controller:vga|h_counter[5] ; VGA_controller:vga|v_counter[1] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 4.161      ;
; 35.788 ; VGA_controller:vga|h_counter[4] ; VGA_controller:vga|v_counter[9] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 4.137      ;
; 35.790 ; VGA_controller:vga|h_counter[3] ; VGA_controller:vga|v_counter[1] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 4.131      ;
+--------+---------------------------------+---------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'reset_clk'                                                                                                          ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; 0.353 ; increment_write:iw|v_counter[5] ; increment_write:iw|v_counter[5] ; reset_clk    ; reset_clk   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; increment_write:iw|v_counter[6] ; increment_write:iw|v_counter[6] ; reset_clk    ; reset_clk   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; increment_write:iw|v_counter[7] ; increment_write:iw|v_counter[7] ; reset_clk    ; reset_clk   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; increment_write:iw|v_counter[9] ; increment_write:iw|v_counter[9] ; reset_clk    ; reset_clk   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; increment_write:iw|v_counter[4] ; increment_write:iw|v_counter[4] ; reset_clk    ; reset_clk   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; increment_write:iw|v_counter[1] ; increment_write:iw|v_counter[1] ; reset_clk    ; reset_clk   ; 0.000        ; 0.073      ; 0.597      ;
; 0.576 ; increment_write:iw|h_counter[1] ; increment_write:iw|h_counter[1] ; reset_clk    ; reset_clk   ; 0.000        ; 0.073      ; 0.820      ;
; 0.580 ; increment_write:iw|h_counter[5] ; increment_write:iw|h_counter[5] ; reset_clk    ; reset_clk   ; 0.000        ; 0.073      ; 0.824      ;
; 0.580 ; increment_write:iw|h_counter[3] ; increment_write:iw|h_counter[3] ; reset_clk    ; reset_clk   ; 0.000        ; 0.073      ; 0.824      ;
; 0.582 ; increment_write:iw|h_counter[4] ; increment_write:iw|h_counter[4] ; reset_clk    ; reset_clk   ; 0.000        ; 0.073      ; 0.826      ;
; 0.602 ; increment_write:iw|h_counter[0] ; increment_write:iw|h_counter[0] ; reset_clk    ; reset_clk   ; 0.000        ; 0.073      ; 0.846      ;
; 0.741 ; increment_write:iw|h_counter[8] ; increment_write:iw|h_counter[8] ; reset_clk    ; reset_clk   ; 0.000        ; 0.073      ; 0.985      ;
; 0.741 ; increment_write:iw|h_counter[6] ; increment_write:iw|h_counter[6] ; reset_clk    ; reset_clk   ; 0.000        ; 0.073      ; 0.985      ;
; 0.744 ; increment_write:iw|h_counter[2] ; increment_write:iw|h_counter[2] ; reset_clk    ; reset_clk   ; 0.000        ; 0.073      ; 0.988      ;
; 0.862 ; increment_write:iw|h_counter[1] ; increment_write:iw|h_counter[2] ; reset_clk    ; reset_clk   ; 0.000        ; 0.073      ; 1.106      ;
; 0.867 ; increment_write:iw|h_counter[3] ; increment_write:iw|h_counter[4] ; reset_clk    ; reset_clk   ; 0.000        ; 0.073      ; 1.111      ;
; 0.867 ; increment_write:iw|h_counter[5] ; increment_write:iw|h_counter[6] ; reset_clk    ; reset_clk   ; 0.000        ; 0.073      ; 1.111      ;
; 0.868 ; increment_write:iw|h_counter[7] ; increment_write:iw|h_counter[8] ; reset_clk    ; reset_clk   ; 0.000        ; 0.073      ; 1.112      ;
; 0.869 ; increment_write:iw|h_counter[0] ; increment_write:iw|h_counter[1] ; reset_clk    ; reset_clk   ; 0.000        ; 0.073      ; 1.113      ;
; 0.870 ; increment_write:iw|h_counter[4] ; increment_write:iw|h_counter[5] ; reset_clk    ; reset_clk   ; 0.000        ; 0.073      ; 1.114      ;
; 0.880 ; increment_write:iw|h_counter[0] ; increment_write:iw|h_counter[2] ; reset_clk    ; reset_clk   ; 0.000        ; 0.073      ; 1.124      ;
; 0.881 ; increment_write:iw|h_counter[4] ; increment_write:iw|h_counter[6] ; reset_clk    ; reset_clk   ; 0.000        ; 0.073      ; 1.125      ;
; 0.961 ; increment_write:iw|h_counter[1] ; increment_write:iw|h_counter[3] ; reset_clk    ; reset_clk   ; 0.000        ; 0.073      ; 1.205      ;
; 0.966 ; increment_write:iw|h_counter[3] ; increment_write:iw|h_counter[5] ; reset_clk    ; reset_clk   ; 0.000        ; 0.073      ; 1.210      ;
; 0.972 ; increment_write:iw|h_counter[1] ; increment_write:iw|h_counter[4] ; reset_clk    ; reset_clk   ; 0.000        ; 0.073      ; 1.216      ;
; 0.977 ; increment_write:iw|h_counter[5] ; increment_write:iw|h_counter[8] ; reset_clk    ; reset_clk   ; 0.000        ; 0.073      ; 1.221      ;
; 0.977 ; increment_write:iw|h_counter[3] ; increment_write:iw|h_counter[6] ; reset_clk    ; reset_clk   ; 0.000        ; 0.073      ; 1.221      ;
; 0.979 ; increment_write:iw|h_counter[0] ; increment_write:iw|h_counter[3] ; reset_clk    ; reset_clk   ; 0.000        ; 0.073      ; 1.223      ;
; 0.990 ; increment_write:iw|h_counter[0] ; increment_write:iw|h_counter[4] ; reset_clk    ; reset_clk   ; 0.000        ; 0.073      ; 1.234      ;
; 0.991 ; increment_write:iw|h_counter[4] ; increment_write:iw|h_counter[8] ; reset_clk    ; reset_clk   ; 0.000        ; 0.073      ; 1.235      ;
; 1.018 ; increment_write:iw|h_counter[2] ; increment_write:iw|h_counter[3] ; reset_clk    ; reset_clk   ; 0.000        ; 0.073      ; 1.262      ;
; 1.038 ; increment_write:iw|v_counter[8] ; increment_write:iw|v_counter[8] ; reset_clk    ; reset_clk   ; 0.000        ; 0.073      ; 1.282      ;
; 1.040 ; increment_write:iw|h_counter[6] ; increment_write:iw|h_counter[8] ; reset_clk    ; reset_clk   ; 0.000        ; 0.073      ; 1.284      ;
; 1.043 ; increment_write:iw|h_counter[2] ; increment_write:iw|h_counter[4] ; reset_clk    ; reset_clk   ; 0.000        ; 0.073      ; 1.287      ;
; 1.047 ; increment_write:iw|h_counter[7] ; increment_write:iw|h_counter[7] ; reset_clk    ; reset_clk   ; 0.000        ; 0.073      ; 1.291      ;
; 1.071 ; increment_write:iw|h_counter[1] ; increment_write:iw|h_counter[5] ; reset_clk    ; reset_clk   ; 0.000        ; 0.073      ; 1.315      ;
; 1.082 ; increment_write:iw|h_counter[1] ; increment_write:iw|h_counter[6] ; reset_clk    ; reset_clk   ; 0.000        ; 0.073      ; 1.326      ;
; 1.087 ; increment_write:iw|h_counter[3] ; increment_write:iw|h_counter[8] ; reset_clk    ; reset_clk   ; 0.000        ; 0.073      ; 1.331      ;
; 1.089 ; increment_write:iw|h_counter[0] ; increment_write:iw|h_counter[5] ; reset_clk    ; reset_clk   ; 0.000        ; 0.073      ; 1.333      ;
; 1.100 ; increment_write:iw|h_counter[0] ; increment_write:iw|h_counter[6] ; reset_clk    ; reset_clk   ; 0.000        ; 0.073      ; 1.344      ;
; 1.126 ; increment_write:iw|v_counter[0] ; increment_write:iw|v_counter[0] ; reset_clk    ; reset_clk   ; 0.000        ; 0.073      ; 1.370      ;
; 1.128 ; increment_write:iw|h_counter[2] ; increment_write:iw|h_counter[5] ; reset_clk    ; reset_clk   ; 0.000        ; 0.073      ; 1.372      ;
; 1.153 ; increment_write:iw|h_counter[2] ; increment_write:iw|h_counter[6] ; reset_clk    ; reset_clk   ; 0.000        ; 0.073      ; 1.397      ;
; 1.192 ; increment_write:iw|h_counter[1] ; increment_write:iw|h_counter[8] ; reset_clk    ; reset_clk   ; 0.000        ; 0.073      ; 1.436      ;
; 1.201 ; increment_write:iw|h_counter[9] ; increment_write:iw|h_counter[7] ; reset_clk    ; reset_clk   ; 0.000        ; 0.074      ; 1.446      ;
; 1.210 ; increment_write:iw|h_counter[0] ; increment_write:iw|h_counter[8] ; reset_clk    ; reset_clk   ; 0.000        ; 0.073      ; 1.454      ;
; 1.263 ; increment_write:iw|h_counter[2] ; increment_write:iw|h_counter[8] ; reset_clk    ; reset_clk   ; 0.000        ; 0.073      ; 1.507      ;
; 1.323 ; increment_write:iw|h_counter[8] ; increment_write:iw|h_counter[7] ; reset_clk    ; reset_clk   ; 0.000        ; 0.073      ; 1.567      ;
; 1.443 ; increment_write:iw|h_counter[5] ; increment_write:iw|h_counter[7] ; reset_clk    ; reset_clk   ; 0.000        ; 0.073      ; 1.687      ;
; 1.457 ; increment_write:iw|h_counter[4] ; increment_write:iw|h_counter[7] ; reset_clk    ; reset_clk   ; 0.000        ; 0.073      ; 1.701      ;
; 1.488 ; increment_write:iw|h_counter[6] ; increment_write:iw|h_counter[7] ; reset_clk    ; reset_clk   ; 0.000        ; 0.073      ; 1.732      ;
; 1.531 ; increment_write:iw|v_counter[2] ; increment_write:iw|v_counter[5] ; reset_clk    ; reset_clk   ; 0.000        ; 0.073      ; 1.775      ;
; 1.534 ; increment_write:iw|h_counter[9] ; increment_write:iw|h_counter[9] ; reset_clk    ; reset_clk   ; 0.000        ; 0.073      ; 1.778      ;
; 1.553 ; increment_write:iw|h_counter[3] ; increment_write:iw|h_counter[7] ; reset_clk    ; reset_clk   ; 0.000        ; 0.073      ; 1.797      ;
; 1.636 ; increment_write:iw|v_counter[3] ; increment_write:iw|v_counter[5] ; reset_clk    ; reset_clk   ; 0.000        ; 0.073      ; 1.880      ;
; 1.657 ; increment_write:iw|h_counter[1] ; increment_write:iw|h_counter[7] ; reset_clk    ; reset_clk   ; 0.000        ; 0.073      ; 1.901      ;
; 1.676 ; increment_write:iw|h_counter[0] ; increment_write:iw|h_counter[7] ; reset_clk    ; reset_clk   ; 0.000        ; 0.073      ; 1.920      ;
; 1.689 ; increment_write:iw|v_counter[2] ; increment_write:iw|v_counter[6] ; reset_clk    ; reset_clk   ; 0.000        ; 0.073      ; 1.933      ;
; 1.704 ; increment_write:iw|h_counter[2] ; increment_write:iw|h_counter[7] ; reset_clk    ; reset_clk   ; 0.000        ; 0.073      ; 1.948      ;
; 1.705 ; increment_write:iw|v_counter[5] ; increment_write:iw|v_counter[6] ; reset_clk    ; reset_clk   ; 0.000        ; 0.073      ; 1.949      ;
; 1.713 ; increment_write:iw|v_counter[4] ; increment_write:iw|v_counter[5] ; reset_clk    ; reset_clk   ; 0.000        ; 0.072      ; 1.956      ;
; 1.752 ; increment_write:iw|v_counter[1] ; increment_write:iw|v_counter[5] ; reset_clk    ; reset_clk   ; 0.000        ; 0.072      ; 1.995      ;
; 1.801 ; increment_write:iw|v_counter[0] ; increment_write:iw|v_counter[1] ; reset_clk    ; reset_clk   ; 0.000        ; 0.075      ; 2.047      ;
; 1.812 ; increment_write:iw|v_counter[2] ; increment_write:iw|v_counter[4] ; reset_clk    ; reset_clk   ; 0.000        ; 0.074      ; 2.057      ;
; 1.813 ; increment_write:iw|v_counter[3] ; increment_write:iw|v_counter[3] ; reset_clk    ; reset_clk   ; 0.000        ; 0.073      ; 2.057      ;
; 1.814 ; increment_write:iw|v_counter[9] ; increment_write:iw|v_counter[5] ; reset_clk    ; reset_clk   ; 0.000        ; 0.072      ; 2.057      ;
; 1.814 ; increment_write:iw|v_counter[9] ; increment_write:iw|v_counter[6] ; reset_clk    ; reset_clk   ; 0.000        ; 0.072      ; 2.057      ;
; 1.815 ; increment_write:iw|v_counter[3] ; increment_write:iw|v_counter[6] ; reset_clk    ; reset_clk   ; 0.000        ; 0.073      ; 2.059      ;
; 1.825 ; increment_write:iw|v_counter[0] ; increment_write:iw|v_counter[5] ; reset_clk    ; reset_clk   ; 0.000        ; 0.074      ; 2.070      ;
; 1.839 ; increment_write:iw|h_counter[7] ; increment_write:iw|v_counter[7] ; reset_clk    ; reset_clk   ; 0.000        ; 0.074      ; 2.084      ;
; 1.842 ; increment_write:iw|h_counter[7] ; increment_write:iw|v_counter[5] ; reset_clk    ; reset_clk   ; 0.000        ; 0.073      ; 2.086      ;
; 1.842 ; increment_write:iw|h_counter[7] ; increment_write:iw|v_counter[6] ; reset_clk    ; reset_clk   ; 0.000        ; 0.073      ; 2.086      ;
; 1.858 ; increment_write:iw|h_counter[9] ; increment_write:iw|v_counter[4] ; reset_clk    ; reset_clk   ; 0.000        ; 0.075      ; 2.104      ;
; 1.858 ; increment_write:iw|h_counter[9] ; increment_write:iw|v_counter[1] ; reset_clk    ; reset_clk   ; 0.000        ; 0.075      ; 2.104      ;
; 1.862 ; increment_write:iw|h_counter[8] ; increment_write:iw|v_counter[4] ; reset_clk    ; reset_clk   ; 0.000        ; 0.074      ; 2.107      ;
; 1.862 ; increment_write:iw|h_counter[8] ; increment_write:iw|v_counter[1] ; reset_clk    ; reset_clk   ; 0.000        ; 0.074      ; 2.107      ;
; 1.863 ; increment_write:iw|h_counter[9] ; increment_write:iw|v_counter[9] ; reset_clk    ; reset_clk   ; 0.000        ; 0.075      ; 2.109      ;
; 1.867 ; increment_write:iw|h_counter[8] ; increment_write:iw|v_counter[9] ; reset_clk    ; reset_clk   ; 0.000        ; 0.074      ; 2.112      ;
; 1.872 ; increment_write:iw|v_counter[6] ; increment_write:iw|v_counter[7] ; reset_clk    ; reset_clk   ; 0.000        ; 0.074      ; 2.117      ;
; 1.890 ; increment_write:iw|h_counter[9] ; increment_write:iw|v_counter[7] ; reset_clk    ; reset_clk   ; 0.000        ; 0.075      ; 2.136      ;
; 1.897 ; increment_write:iw|h_counter[8] ; increment_write:iw|h_counter[9] ; reset_clk    ; reset_clk   ; 0.000        ; 0.072      ; 2.140      ;
; 1.899 ; increment_write:iw|h_counter[9] ; increment_write:iw|v_counter[5] ; reset_clk    ; reset_clk   ; 0.000        ; 0.074      ; 2.144      ;
; 1.899 ; increment_write:iw|h_counter[9] ; increment_write:iw|v_counter[6] ; reset_clk    ; reset_clk   ; 0.000        ; 0.074      ; 2.144      ;
; 1.918 ; increment_write:iw|v_counter[4] ; increment_write:iw|v_counter[6] ; reset_clk    ; reset_clk   ; 0.000        ; 0.072      ; 2.161      ;
; 1.928 ; increment_write:iw|h_counter[4] ; increment_write:iw|v_counter[9] ; reset_clk    ; reset_clk   ; 0.000        ; 0.074      ; 2.173      ;
; 1.936 ; increment_write:iw|h_counter[7] ; increment_write:iw|h_counter[9] ; reset_clk    ; reset_clk   ; 0.000        ; 0.072      ; 2.179      ;
; 1.937 ; increment_write:iw|h_counter[4] ; increment_write:iw|v_counter[4] ; reset_clk    ; reset_clk   ; 0.000        ; 0.074      ; 2.182      ;
; 1.938 ; increment_write:iw|h_counter[4] ; increment_write:iw|v_counter[1] ; reset_clk    ; reset_clk   ; 0.000        ; 0.074      ; 2.183      ;
; 1.938 ; increment_write:iw|v_counter[3] ; increment_write:iw|v_counter[4] ; reset_clk    ; reset_clk   ; 0.000        ; 0.074      ; 2.183      ;
; 1.951 ; increment_write:iw|v_counter[2] ; increment_write:iw|v_counter[7] ; reset_clk    ; reset_clk   ; 0.000        ; 0.074      ; 2.196      ;
; 1.954 ; increment_write:iw|v_counter[1] ; increment_write:iw|v_counter[6] ; reset_clk    ; reset_clk   ; 0.000        ; 0.072      ; 2.197      ;
; 1.956 ; increment_write:iw|v_counter[5] ; increment_write:iw|v_counter[7] ; reset_clk    ; reset_clk   ; 0.000        ; 0.074      ; 2.201      ;
; 1.984 ; increment_write:iw|h_counter[7] ; increment_write:iw|v_counter[4] ; reset_clk    ; reset_clk   ; 0.000        ; 0.074      ; 2.229      ;
; 1.984 ; increment_write:iw|h_counter[7] ; increment_write:iw|v_counter[1] ; reset_clk    ; reset_clk   ; 0.000        ; 0.074      ; 2.229      ;
; 1.989 ; increment_write:iw|h_counter[7] ; increment_write:iw|v_counter[9] ; reset_clk    ; reset_clk   ; 0.000        ; 0.074      ; 2.234      ;
; 2.001 ; increment_write:iw|v_counter[0] ; increment_write:iw|v_counter[6] ; reset_clk    ; reset_clk   ; 0.000        ; 0.074      ; 2.246      ;
; 2.009 ; increment_write:iw|v_counter[9] ; increment_write:iw|v_counter[7] ; reset_clk    ; reset_clk   ; 0.000        ; 0.073      ; 2.253      ;
; 2.026 ; increment_write:iw|h_counter[5] ; increment_write:iw|v_counter[9] ; reset_clk    ; reset_clk   ; 0.000        ; 0.074      ; 2.271      ;
; 2.035 ; increment_write:iw|h_counter[5] ; increment_write:iw|v_counter[4] ; reset_clk    ; reset_clk   ; 0.000        ; 0.074      ; 2.280      ;
; 2.036 ; increment_write:iw|h_counter[5] ; increment_write:iw|v_counter[1] ; reset_clk    ; reset_clk   ; 0.000        ; 0.074      ; 2.281      ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'vga_clk_instance|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                        ;
+-------+---------------------------------+---------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.354 ; VGA_controller:vga|v_counter[1] ; VGA_controller:vga|v_counter[1] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; VGA_controller:vga|v_counter[0] ; VGA_controller:vga|v_counter[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; VGA_controller:vga|v_counter[2] ; VGA_controller:vga|v_counter[2] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; VGA_controller:vga|v_counter[7] ; VGA_controller:vga|v_counter[7] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; VGA_controller:vga|v_counter[8] ; VGA_controller:vga|v_counter[8] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; VGA_controller:vga|v_counter[6] ; VGA_controller:vga|v_counter[6] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; VGA_controller:vga|v_counter[5] ; VGA_controller:vga|v_counter[5] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; VGA_controller:vga|v_counter[4] ; VGA_controller:vga|v_counter[4] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.763 ; VGA_controller:vga|v_counter[3] ; VGA_controller:vga|v_counter[3] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.005      ;
; 0.940 ; VGA_controller:vga|h_counter[0] ; VGA_controller:vga|h_counter[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.182      ;
; 1.080 ; VGA_controller:vga|h_counter[2] ; VGA_controller:vga|h_counter[2] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.322      ;
; 1.097 ; VGA_controller:vga|v_counter[9] ; VGA_controller:vga|v_counter[9] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.339      ;
; 1.144 ; VGA_controller:vga|h_counter[8] ; VGA_controller:vga|h_counter[8] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.386      ;
; 1.227 ; VGA_controller:vga|h_counter[7] ; VGA_controller:vga|h_counter[7] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.470      ;
; 1.229 ; VGA_controller:vga|v_counter[7] ; VGA_controller:vga|v_counter[8] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.471      ;
; 1.232 ; VGA_controller:vga|h_counter[0] ; VGA_controller:vga|h_counter[2] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.474      ;
; 1.356 ; VGA_controller:vga|h_counter[4] ; VGA_controller:vga|h_counter[4] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.599      ;
; 1.375 ; VGA_controller:vga|h_counter[9] ; VGA_controller:vga|h_counter[9] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.617      ;
; 1.390 ; VGA_controller:vga|v_counter[6] ; VGA_controller:vga|v_counter[7] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.633      ;
; 1.412 ; VGA_controller:vga|v_counter[6] ; VGA_controller:vga|v_counter[8] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.655      ;
; 1.474 ; VGA_controller:vga|v_counter[4] ; VGA_controller:vga|v_counter[7] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.715      ;
; 1.479 ; VGA_controller:vga|v_counter[5] ; VGA_controller:vga|v_counter[7] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.720      ;
; 1.496 ; VGA_controller:vga|v_counter[4] ; VGA_controller:vga|v_counter[8] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.737      ;
; 1.521 ; VGA_controller:vga|h_counter[8] ; VGA_controller:vga|h_counter[9] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.760      ;
; 1.531 ; VGA_controller:vga|v_counter[5] ; VGA_controller:vga|v_counter[8] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.772      ;
; 1.574 ; VGA_controller:vga|v_counter[3] ; VGA_controller:vga|v_counter[7] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.817      ;
; 1.589 ; VGA_controller:vga|h_counter[7] ; VGA_controller:vga|h_counter[8] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.832      ;
; 1.595 ; VGA_controller:vga|h_counter[4] ; VGA_controller:vga|h_counter[7] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.838      ;
; 1.606 ; VGA_controller:vga|v_counter[2] ; VGA_controller:vga|v_counter[7] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.847      ;
; 1.607 ; VGA_controller:vga|h_counter[0] ; VGA_controller:vga|h_counter[1] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.856      ;
; 1.612 ; VGA_controller:vga|v_counter[3] ; VGA_controller:vga|v_counter[8] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.855      ;
; 1.630 ; VGA_controller:vga|h_counter[0] ; VGA_controller:vga|h_counter[4] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.872      ;
; 1.646 ; VGA_controller:vga|v_counter[2] ; VGA_controller:vga|v_counter[8] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.887      ;
; 1.667 ; VGA_controller:vga|h_counter[2] ; VGA_controller:vga|h_counter[4] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.909      ;
; 1.676 ; VGA_controller:vga|h_counter[0] ; VGA_controller:vga|h_counter[7] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.918      ;
; 1.680 ; VGA_controller:vga|h_counter[6] ; VGA_controller:vga|h_counter[7] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.925      ;
; 1.683 ; VGA_controller:vga|h_counter[0] ; VGA_controller:vga|h_counter[3] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.931      ;
; 1.689 ; VGA_controller:vga|h_counter[4] ; VGA_controller:vga|h_counter[8] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.932      ;
; 1.690 ; VGA_controller:vga|h_counter[4] ; VGA_controller:vga|h_counter[5] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.930      ;
; 1.713 ; VGA_controller:vga|h_counter[2] ; VGA_controller:vga|h_counter[7] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.955      ;
; 1.717 ; VGA_controller:vga|v_counter[4] ; VGA_controller:vga|v_counter[6] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.957      ;
; 1.719 ; VGA_controller:vga|h_counter[3] ; VGA_controller:vga|h_counter[3] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.962      ;
; 1.720 ; VGA_controller:vga|h_counter[2] ; VGA_controller:vga|h_counter[3] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.968      ;
; 1.752 ; VGA_controller:vga|v_counter[5] ; VGA_controller:vga|v_counter[6] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.992      ;
; 1.760 ; VGA_controller:vga|h_counter[9] ; VGA_controller:vga|h_counter[8] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.005      ;
; 1.761 ; VGA_controller:vga|h_counter[7] ; VGA_controller:vga|h_counter[9] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.001      ;
; 1.770 ; VGA_controller:vga|h_counter[0] ; VGA_controller:vga|h_counter[8] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.012      ;
; 1.771 ; VGA_controller:vga|h_counter[0] ; VGA_controller:vga|h_counter[5] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.010      ;
; 1.785 ; VGA_controller:vga|v_counter[4] ; VGA_controller:vga|v_counter[5] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.027      ;
; 1.791 ; VGA_controller:vga|h_counter[6] ; VGA_controller:vga|h_counter[6] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.033      ;
; 1.795 ; VGA_controller:vga|h_counter[6] ; VGA_controller:vga|h_counter[8] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.040      ;
; 1.807 ; VGA_controller:vga|h_counter[2] ; VGA_controller:vga|h_counter[8] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.049      ;
; 1.808 ; VGA_controller:vga|h_counter[2] ; VGA_controller:vga|h_counter[5] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.047      ;
; 1.831 ; VGA_controller:vga|h_counter[1] ; VGA_controller:vga|h_counter[2] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.066      ;
; 1.833 ; VGA_controller:vga|v_counter[3] ; VGA_controller:vga|v_counter[6] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.075      ;
; 1.861 ; VGA_controller:vga|h_counter[5] ; VGA_controller:vga|h_counter[5] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.103      ;
; 1.867 ; VGA_controller:vga|v_counter[2] ; VGA_controller:vga|v_counter[6] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.107      ;
; 1.877 ; VGA_controller:vga|h_counter[4] ; VGA_controller:vga|h_counter[9] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.117      ;
; 1.891 ; VGA_controller:vga|v_counter[3] ; VGA_controller:vga|v_counter[5] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.135      ;
; 1.894 ; VGA_controller:vga|h_counter[1] ; VGA_controller:vga|h_counter[1] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.136      ;
; 1.905 ; VGA_controller:vga|h_counter[4] ; VGA_controller:vga|h_counter[6] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.145      ;
; 1.923 ; VGA_controller:vga|v_counter[2] ; VGA_controller:vga|v_counter[5] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.165      ;
; 1.931 ; VGA_controller:vga|h_counter[8] ; VGA_controller:vga|v_counter[5] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.172      ;
; 1.932 ; VGA_controller:vga|h_counter[8] ; VGA_controller:vga|v_counter[2] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.173      ;
; 1.932 ; VGA_controller:vga|h_counter[8] ; VGA_controller:vga|v_counter[4] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.173      ;
; 1.939 ; VGA_controller:vga|h_counter[3] ; VGA_controller:vga|h_counter[4] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.176      ;
; 1.942 ; VGA_controller:vga|v_counter[8] ; VGA_controller:vga|v_counter[9] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.183      ;
; 1.958 ; VGA_controller:vga|h_counter[0] ; VGA_controller:vga|h_counter[9] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.197      ;
; 1.962 ; VGA_controller:vga|h_counter[6] ; VGA_controller:vga|h_counter[9] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.204      ;
; 1.964 ; VGA_controller:vga|h_counter[3] ; VGA_controller:vga|h_counter[7] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.201      ;
; 1.986 ; VGA_controller:vga|h_counter[0] ; VGA_controller:vga|h_counter[6] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.225      ;
; 1.995 ; VGA_controller:vga|h_counter[2] ; VGA_controller:vga|h_counter[9] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.234      ;
; 2.012 ; VGA_controller:vga|v_counter[3] ; VGA_controller:vga|v_counter[4] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.256      ;
; 2.018 ; VGA_controller:vga|h_counter[5] ; VGA_controller:vga|h_counter[7] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.263      ;
; 2.023 ; VGA_controller:vga|h_counter[2] ; VGA_controller:vga|h_counter[6] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.262      ;
; 2.036 ; VGA_controller:vga|v_counter[4] ; VGA_controller:vga|v_counter[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.276      ;
; 2.042 ; VGA_controller:vga|v_counter[7] ; VGA_controller:vga|v_counter[9] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.283      ;
; 2.046 ; VGA_controller:vga|v_counter[2] ; VGA_controller:vga|v_counter[4] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.288      ;
; 2.051 ; VGA_controller:vga|v_counter[7] ; VGA_controller:vga|v_counter[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.292      ;
; 2.054 ; VGA_controller:vga|h_counter[8] ; VGA_controller:vga|v_counter[1] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.296      ;
; 2.059 ; VGA_controller:vga|h_counter[3] ; VGA_controller:vga|h_counter[5] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.293      ;
; 2.073 ; VGA_controller:vga|v_counter[2] ; VGA_controller:vga|v_counter[3] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.313      ;
; 2.079 ; VGA_controller:vga|h_counter[3] ; VGA_controller:vga|h_counter[8] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.316      ;
; 2.079 ; VGA_controller:vga|h_counter[9] ; VGA_controller:vga|v_counter[5] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.323      ;
; 2.080 ; VGA_controller:vga|h_counter[9] ; VGA_controller:vga|v_counter[2] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.324      ;
; 2.080 ; VGA_controller:vga|h_counter[9] ; VGA_controller:vga|v_counter[4] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.324      ;
; 2.102 ; VGA_controller:vga|v_counter[9] ; VGA_controller:vga|v_counter[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.344      ;
; 2.139 ; VGA_controller:vga|h_counter[8] ; VGA_controller:vga|v_counter[8] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.379      ;
; 2.140 ; VGA_controller:vga|h_counter[8] ; VGA_controller:vga|v_counter[7] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.380      ;
; 2.168 ; VGA_controller:vga|v_counter[4] ; VGA_controller:vga|v_counter[9] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.408      ;
; 2.193 ; VGA_controller:vga|h_counter[5] ; VGA_controller:vga|h_counter[8] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.438      ;
; 2.202 ; VGA_controller:vga|h_counter[9] ; VGA_controller:vga|v_counter[1] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.447      ;
; 2.215 ; VGA_controller:vga|h_counter[1] ; VGA_controller:vga|h_counter[7] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.450      ;
; 2.222 ; VGA_controller:vga|h_counter[1] ; VGA_controller:vga|h_counter[3] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.463      ;
; 2.224 ; VGA_controller:vga|h_counter[1] ; VGA_controller:vga|h_counter[4] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.459      ;
; 2.225 ; VGA_controller:vga|v_counter[6] ; VGA_controller:vga|v_counter[9] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.467      ;
; 2.233 ; VGA_controller:vga|v_counter[4] ; VGA_controller:vga|v_counter[3] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.473      ;
; 2.246 ; VGA_controller:vga|h_counter[0] ; VGA_controller:vga|v_counter[5] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.487      ;
; 2.246 ; VGA_controller:vga|h_counter[3] ; VGA_controller:vga|h_counter[9] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.480      ;
; 2.247 ; VGA_controller:vga|h_counter[0] ; VGA_controller:vga|v_counter[2] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.488      ;
+-------+---------------------------------+---------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                    ;
+-------+---------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.724 ; increment_write:iw|h_counter[1] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a38~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.442      ; 1.397      ;
; 0.834 ; increment_write:iw|h_counter[3] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a38~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.442      ; 1.507      ;
; 0.869 ; increment_write:iw|h_counter[4] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a38~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.442      ; 1.542      ;
; 0.997 ; increment_write:iw|h_counter[0] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a38~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.442      ; 1.670      ;
; 1.073 ; increment_write:iw|h_counter[0] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a161~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.437      ; 1.741      ;
; 1.082 ; increment_write:iw|h_counter[3] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a87~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.442      ; 1.755      ;
; 1.103 ; increment_write:iw|h_counter[3] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a75~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.440      ; 1.774      ;
; 1.133 ; increment_write:iw|h_counter[4] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a87~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.442      ; 1.806      ;
; 1.149 ; increment_write:iw|h_counter[3] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a161~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.437      ; 1.817      ;
; 1.149 ; increment_write:iw|h_counter[4] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a137~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.444      ; 1.824      ;
; 1.151 ; increment_write:iw|h_counter[4] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a122~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.443      ; 1.825      ;
; 1.152 ; increment_write:iw|h_counter[4] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a75~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.440      ; 1.823      ;
; 1.158 ; increment_write:iw|h_counter[4] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a184~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.444      ; 1.833      ;
; 1.166 ; increment_write:iw|h_counter[4] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a194~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.435      ; 1.832      ;
; 1.177 ; increment_write:iw|h_counter[4] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a39~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.431      ; 1.839      ;
; 1.188 ; increment_write:iw|h_counter[4] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a161~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.437      ; 1.856      ;
; 1.206 ; increment_write:iw|h_counter[2] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a75~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.440      ; 1.877      ;
; 1.215 ; increment_write:iw|h_counter[6] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a38~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.442      ; 1.888      ;
; 1.217 ; increment_write:iw|h_counter[2] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a39~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.431      ; 1.879      ;
; 1.218 ; increment_write:iw|h_counter[2] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a184~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.444      ; 1.893      ;
; 1.237 ; increment_write:iw|h_counter[6] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a75~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.440      ; 1.908      ;
; 1.263 ; increment_write:iw|h_counter[2] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a38~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.442      ; 1.936      ;
; 1.268 ; increment_write:iw|h_counter[3] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a83~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.445      ; 1.944      ;
; 1.282 ; increment_write:iw|h_counter[6] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a184~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.444      ; 1.957      ;
; 1.284 ; increment_write:iw|h_counter[5] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a122~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.443      ; 1.958      ;
; 1.291 ; increment_write:iw|h_counter[5] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a95~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.443      ; 1.965      ;
; 1.301 ; increment_write:iw|h_counter[1] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a83~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.445      ; 1.977      ;
; 1.305 ; increment_write:iw|h_counter[5] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a81~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.440      ; 1.976      ;
; 1.320 ; increment_write:iw|h_counter[6] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a137~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.444      ; 1.995      ;
; 1.328 ; increment_write:iw|h_counter[0] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a184~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.444      ; 2.003      ;
; 1.331 ; increment_write:iw|h_counter[1] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a75~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.440      ; 2.002      ;
; 1.332 ; increment_write:iw|h_counter[5] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a184~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.444      ; 2.007      ;
; 1.337 ; increment_write:iw|h_counter[0] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a194~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.435      ; 2.003      ;
; 1.342 ; increment_write:iw|h_counter[1] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a39~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.431      ; 2.004      ;
; 1.343 ; increment_write:iw|h_counter[1] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a184~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.444      ; 2.018      ;
; 1.348 ; increment_write:iw|h_counter[5] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a38~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.442      ; 2.021      ;
; 1.349 ; increment_write:iw|h_counter[0] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a69~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.431      ; 2.011      ;
; 1.349 ; increment_write:iw|h_counter[0] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a75~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.440      ; 2.020      ;
; 1.360 ; increment_write:iw|h_counter[3] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a137~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.444      ; 2.035      ;
; 1.360 ; increment_write:iw|h_counter[0] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a39~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.431      ; 2.022      ;
; 1.370 ; increment_write:iw|h_counter[5] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a75~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.440      ; 2.041      ;
; 1.390 ; increment_write:iw|h_counter[3] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a69~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.431      ; 2.052      ;
; 1.390 ; increment_write:iw|h_counter[3] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a184~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.444      ; 2.065      ;
; 1.396 ; increment_write:iw|h_counter[0] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a180~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.425      ; 2.052      ;
; 1.396 ; increment_write:iw|h_counter[0] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a28~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.431      ; 2.058      ;
; 1.399 ; increment_write:iw|h_counter[6] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a83~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.445      ; 2.075      ;
; 1.403 ; increment_write:iw|h_counter[3] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a194~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.435      ; 2.069      ;
; 1.425 ; increment_write:iw|h_counter[3] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a180~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.425      ; 2.081      ;
; 1.431 ; increment_write:iw|h_counter[2] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a137~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.444      ; 2.106      ;
; 1.432 ; increment_write:iw|h_counter[3] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a122~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.443      ; 2.106      ;
; 1.440 ; increment_write:iw|h_counter[1] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a87~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.442      ; 2.113      ;
; 1.445 ; increment_write:iw|h_counter[1] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a122~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.443      ; 2.119      ;
; 1.453 ; increment_write:iw|h_counter[4] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a69~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.431      ; 2.115      ;
; 1.453 ; increment_write:iw|h_counter[5] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a137~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.444      ; 2.128      ;
; 1.458 ; increment_write:iw|h_counter[3] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a39~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.431      ; 2.120      ;
; 1.458 ; increment_write:iw|h_counter[0] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a87~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.442      ; 2.131      ;
; 1.470 ; increment_write:iw|h_counter[4] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a182~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.428      ; 2.129      ;
; 1.483 ; increment_write:iw|h_counter[4] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a26~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.430      ; 2.144      ;
; 1.485 ; increment_write:iw|h_counter[4] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a175~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.421      ; 2.137      ;
; 1.490 ; increment_write:iw|h_counter[4] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a28~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.431      ; 2.152      ;
; 1.492 ; increment_write:iw|h_counter[4] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a142~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.429      ; 2.152      ;
; 1.496 ; increment_write:iw|h_counter[1] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a194~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.435      ; 2.162      ;
; 1.497 ; increment_write:iw|h_counter[2] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a69~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.431      ; 2.159      ;
; 1.498 ; increment_write:iw|h_counter[6] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a122~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.443      ; 2.172      ;
; 1.503 ; increment_write:iw|h_counter[1] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a8~porta_address_reg0   ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.446      ; 2.180      ;
; 1.503 ; increment_write:iw|h_counter[1] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a10~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.425      ; 2.159      ;
; 1.505 ; increment_write:iw|h_counter[4] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a180~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.425      ; 2.161      ;
; 1.505 ; increment_write:iw|h_counter[2] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a175~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.421      ; 2.157      ;
; 1.507 ; increment_write:iw|h_counter[1] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a161~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.437      ; 2.175      ;
; 1.511 ; increment_write:iw|h_counter[2] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a87~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.442      ; 2.184      ;
; 1.516 ; increment_write:iw|h_counter[4] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a196~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.428      ; 2.175      ;
; 1.519 ; increment_write:iw|h_counter[5] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a224~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.446      ; 2.196      ;
; 1.521 ; increment_write:iw|h_counter[6] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a87~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.442      ; 2.194      ;
; 1.525 ; increment_write:iw|h_counter[0] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a182~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.428      ; 2.184      ;
; 1.526 ; increment_write:iw|h_counter[4] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a224~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.446      ; 2.203      ;
; 1.532 ; increment_write:iw|h_counter[5] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a83~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.445      ; 2.208      ;
; 1.535 ; increment_write:iw|h_counter[4] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a8~porta_address_reg0   ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.446      ; 2.212      ;
; 1.535 ; increment_write:iw|h_counter[1] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a137~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.444      ; 2.210      ;
; 1.540 ; increment_write:iw|h_counter[6] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a39~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.431      ; 2.202      ;
; 1.541 ; increment_write:iw|h_counter[1] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a81~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.440      ; 2.212      ;
; 1.542 ; increment_write:iw|h_counter[3] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a95~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.443      ; 2.216      ;
; 1.546 ; increment_write:iw|h_counter[4] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a83~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.445      ; 2.222      ;
; 1.549 ; increment_write:iw|h_counter[6] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a161~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.437      ; 2.217      ;
; 1.549 ; increment_write:iw|h_counter[1] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a95~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.443      ; 2.223      ;
; 1.550 ; increment_write:iw|h_counter[1] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a85~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.423      ; 2.204      ;
; 1.550 ; increment_write:iw|v_counter[1] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a8~porta_address_reg0   ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.445      ; 2.226      ;
; 1.550 ; increment_write:iw|h_counter[0] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a95~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.443      ; 2.224      ;
; 1.552 ; increment_write:iw|h_counter[6] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a194~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.435      ; 2.218      ;
; 1.553 ; increment_write:iw|h_counter[0] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a137~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.444      ; 2.228      ;
; 1.555 ; increment_write:iw|h_counter[0] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a122~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.443      ; 2.229      ;
; 1.556 ; increment_write:iw|h_counter[1] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a47~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.446      ; 2.233      ;
; 1.557 ; increment_write:iw|h_counter[1] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a202~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.437      ; 2.225      ;
; 1.558 ; increment_write:iw|h_counter[4] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a95~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.443      ; 2.232      ;
; 1.561 ; increment_write:iw|h_counter[3] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a116~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.438      ; 2.230      ;
; 1.562 ; increment_write:iw|h_counter[5] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a69~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.431      ; 2.224      ;
; 1.563 ; increment_write:iw|h_counter[1] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a169~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.418      ; 2.212      ;
; 1.568 ; increment_write:iw|v_counter[1] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a122~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.442      ; 2.241      ;
; 1.570 ; increment_write:iw|h_counter[3] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a202~porta_address_reg0 ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.437      ; 2.238      ;
; 1.571 ; increment_write:iw|h_counter[3] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a81~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.440      ; 2.242      ;
; 1.572 ; increment_write:iw|h_counter[4] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a81~porta_address_reg0  ; reset_clk    ; CLOCK_50    ; 0.000        ; 0.440      ; 2.243      ;
+-------+---------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'reset_clk'                                                                ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; reset_clk ; Rise       ; increment_write:iw|h_counter[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; reset_clk ; Rise       ; increment_write:iw|h_counter[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; reset_clk ; Rise       ; increment_write:iw|h_counter[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; reset_clk ; Rise       ; increment_write:iw|h_counter[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; reset_clk ; Rise       ; increment_write:iw|h_counter[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; reset_clk ; Rise       ; increment_write:iw|h_counter[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; reset_clk ; Rise       ; increment_write:iw|h_counter[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; reset_clk ; Rise       ; increment_write:iw|h_counter[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; reset_clk ; Rise       ; increment_write:iw|h_counter[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; reset_clk ; Rise       ; increment_write:iw|h_counter[9] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; reset_clk ; Rise       ; increment_write:iw|v_counter[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; reset_clk ; Rise       ; increment_write:iw|v_counter[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; reset_clk ; Rise       ; increment_write:iw|v_counter[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; reset_clk ; Rise       ; increment_write:iw|v_counter[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; reset_clk ; Rise       ; increment_write:iw|v_counter[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; reset_clk ; Rise       ; increment_write:iw|v_counter[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; reset_clk ; Rise       ; increment_write:iw|v_counter[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; reset_clk ; Rise       ; increment_write:iw|v_counter[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; reset_clk ; Rise       ; increment_write:iw|v_counter[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; reset_clk ; Rise       ; increment_write:iw|v_counter[9] ;
; 0.256  ; 0.474        ; 0.218          ; High Pulse Width ; reset_clk ; Rise       ; increment_write:iw|h_counter[0] ;
; 0.256  ; 0.474        ; 0.218          ; High Pulse Width ; reset_clk ; Rise       ; increment_write:iw|h_counter[1] ;
; 0.256  ; 0.474        ; 0.218          ; High Pulse Width ; reset_clk ; Rise       ; increment_write:iw|h_counter[2] ;
; 0.256  ; 0.474        ; 0.218          ; High Pulse Width ; reset_clk ; Rise       ; increment_write:iw|h_counter[3] ;
; 0.256  ; 0.474        ; 0.218          ; High Pulse Width ; reset_clk ; Rise       ; increment_write:iw|h_counter[4] ;
; 0.256  ; 0.474        ; 0.218          ; High Pulse Width ; reset_clk ; Rise       ; increment_write:iw|h_counter[5] ;
; 0.256  ; 0.474        ; 0.218          ; High Pulse Width ; reset_clk ; Rise       ; increment_write:iw|h_counter[6] ;
; 0.256  ; 0.474        ; 0.218          ; High Pulse Width ; reset_clk ; Rise       ; increment_write:iw|h_counter[7] ;
; 0.256  ; 0.474        ; 0.218          ; High Pulse Width ; reset_clk ; Rise       ; increment_write:iw|h_counter[8] ;
; 0.256  ; 0.474        ; 0.218          ; High Pulse Width ; reset_clk ; Rise       ; increment_write:iw|h_counter[9] ;
; 0.256  ; 0.474        ; 0.218          ; High Pulse Width ; reset_clk ; Rise       ; increment_write:iw|v_counter[0] ;
; 0.256  ; 0.474        ; 0.218          ; High Pulse Width ; reset_clk ; Rise       ; increment_write:iw|v_counter[1] ;
; 0.256  ; 0.474        ; 0.218          ; High Pulse Width ; reset_clk ; Rise       ; increment_write:iw|v_counter[2] ;
; 0.256  ; 0.474        ; 0.218          ; High Pulse Width ; reset_clk ; Rise       ; increment_write:iw|v_counter[3] ;
; 0.256  ; 0.474        ; 0.218          ; High Pulse Width ; reset_clk ; Rise       ; increment_write:iw|v_counter[4] ;
; 0.256  ; 0.474        ; 0.218          ; High Pulse Width ; reset_clk ; Rise       ; increment_write:iw|v_counter[5] ;
; 0.256  ; 0.474        ; 0.218          ; High Pulse Width ; reset_clk ; Rise       ; increment_write:iw|v_counter[6] ;
; 0.256  ; 0.474        ; 0.218          ; High Pulse Width ; reset_clk ; Rise       ; increment_write:iw|v_counter[7] ;
; 0.256  ; 0.474        ; 0.218          ; High Pulse Width ; reset_clk ; Rise       ; increment_write:iw|v_counter[8] ;
; 0.256  ; 0.474        ; 0.218          ; High Pulse Width ; reset_clk ; Rise       ; increment_write:iw|v_counter[9] ;
; 0.337  ; 0.523        ; 0.186          ; Low Pulse Width  ; reset_clk ; Rise       ; increment_write:iw|v_counter[0] ;
; 0.338  ; 0.524        ; 0.186          ; Low Pulse Width  ; reset_clk ; Rise       ; increment_write:iw|h_counter[0] ;
; 0.338  ; 0.524        ; 0.186          ; Low Pulse Width  ; reset_clk ; Rise       ; increment_write:iw|h_counter[1] ;
; 0.338  ; 0.524        ; 0.186          ; Low Pulse Width  ; reset_clk ; Rise       ; increment_write:iw|h_counter[2] ;
; 0.338  ; 0.524        ; 0.186          ; Low Pulse Width  ; reset_clk ; Rise       ; increment_write:iw|h_counter[3] ;
; 0.338  ; 0.524        ; 0.186          ; Low Pulse Width  ; reset_clk ; Rise       ; increment_write:iw|h_counter[4] ;
; 0.338  ; 0.524        ; 0.186          ; Low Pulse Width  ; reset_clk ; Rise       ; increment_write:iw|h_counter[5] ;
; 0.338  ; 0.524        ; 0.186          ; Low Pulse Width  ; reset_clk ; Rise       ; increment_write:iw|h_counter[6] ;
; 0.338  ; 0.524        ; 0.186          ; Low Pulse Width  ; reset_clk ; Rise       ; increment_write:iw|h_counter[7] ;
; 0.338  ; 0.524        ; 0.186          ; Low Pulse Width  ; reset_clk ; Rise       ; increment_write:iw|h_counter[8] ;
; 0.338  ; 0.524        ; 0.186          ; Low Pulse Width  ; reset_clk ; Rise       ; increment_write:iw|h_counter[9] ;
; 0.338  ; 0.524        ; 0.186          ; Low Pulse Width  ; reset_clk ; Rise       ; increment_write:iw|v_counter[1] ;
; 0.338  ; 0.524        ; 0.186          ; Low Pulse Width  ; reset_clk ; Rise       ; increment_write:iw|v_counter[2] ;
; 0.338  ; 0.524        ; 0.186          ; Low Pulse Width  ; reset_clk ; Rise       ; increment_write:iw|v_counter[3] ;
; 0.338  ; 0.524        ; 0.186          ; Low Pulse Width  ; reset_clk ; Rise       ; increment_write:iw|v_counter[4] ;
; 0.338  ; 0.524        ; 0.186          ; Low Pulse Width  ; reset_clk ; Rise       ; increment_write:iw|v_counter[5] ;
; 0.338  ; 0.524        ; 0.186          ; Low Pulse Width  ; reset_clk ; Rise       ; increment_write:iw|v_counter[6] ;
; 0.338  ; 0.524        ; 0.186          ; Low Pulse Width  ; reset_clk ; Rise       ; increment_write:iw|v_counter[7] ;
; 0.338  ; 0.524        ; 0.186          ; Low Pulse Width  ; reset_clk ; Rise       ; increment_write:iw|v_counter[8] ;
; 0.338  ; 0.524        ; 0.186          ; Low Pulse Width  ; reset_clk ; Rise       ; increment_write:iw|v_counter[9] ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; reset_clk ; Rise       ; reset_clk~clkctrl|inclk[0]      ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; reset_clk ; Rise       ; reset_clk~clkctrl|outclk        ;
; 0.485  ; 0.485        ; 0.000          ; Low Pulse Width  ; reset_clk ; Rise       ; iw|v_counter[0]|clk             ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; reset_clk ; Rise       ; iw|h_counter[0]|clk             ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; reset_clk ; Rise       ; iw|h_counter[1]|clk             ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; reset_clk ; Rise       ; iw|h_counter[2]|clk             ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; reset_clk ; Rise       ; iw|h_counter[3]|clk             ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; reset_clk ; Rise       ; iw|h_counter[4]|clk             ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; reset_clk ; Rise       ; iw|h_counter[5]|clk             ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; reset_clk ; Rise       ; iw|h_counter[6]|clk             ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; reset_clk ; Rise       ; iw|h_counter[7]|clk             ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; reset_clk ; Rise       ; iw|h_counter[8]|clk             ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; reset_clk ; Rise       ; iw|h_counter[9]|clk             ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; reset_clk ; Rise       ; iw|v_counter[1]|clk             ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; reset_clk ; Rise       ; iw|v_counter[2]|clk             ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; reset_clk ; Rise       ; iw|v_counter[3]|clk             ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; reset_clk ; Rise       ; iw|v_counter[4]|clk             ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; reset_clk ; Rise       ; iw|v_counter[5]|clk             ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; reset_clk ; Rise       ; iw|v_counter[6]|clk             ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; reset_clk ; Rise       ; iw|v_counter[7]|clk             ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; reset_clk ; Rise       ; iw|v_counter[8]|clk             ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; reset_clk ; Rise       ; iw|v_counter[9]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reset_clk ; Rise       ; reset_clk|q                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reset_clk ; Rise       ; reset_clk|q                     ;
; 0.514  ; 0.514        ; 0.000          ; High Pulse Width ; reset_clk ; Rise       ; iw|h_counter[0]|clk             ;
; 0.514  ; 0.514        ; 0.000          ; High Pulse Width ; reset_clk ; Rise       ; iw|h_counter[1]|clk             ;
; 0.514  ; 0.514        ; 0.000          ; High Pulse Width ; reset_clk ; Rise       ; iw|h_counter[2]|clk             ;
; 0.514  ; 0.514        ; 0.000          ; High Pulse Width ; reset_clk ; Rise       ; iw|h_counter[3]|clk             ;
; 0.514  ; 0.514        ; 0.000          ; High Pulse Width ; reset_clk ; Rise       ; iw|h_counter[4]|clk             ;
; 0.514  ; 0.514        ; 0.000          ; High Pulse Width ; reset_clk ; Rise       ; iw|h_counter[5]|clk             ;
; 0.514  ; 0.514        ; 0.000          ; High Pulse Width ; reset_clk ; Rise       ; iw|h_counter[6]|clk             ;
; 0.514  ; 0.514        ; 0.000          ; High Pulse Width ; reset_clk ; Rise       ; iw|h_counter[7]|clk             ;
; 0.514  ; 0.514        ; 0.000          ; High Pulse Width ; reset_clk ; Rise       ; iw|h_counter[8]|clk             ;
; 0.514  ; 0.514        ; 0.000          ; High Pulse Width ; reset_clk ; Rise       ; iw|h_counter[9]|clk             ;
; 0.514  ; 0.514        ; 0.000          ; High Pulse Width ; reset_clk ; Rise       ; iw|v_counter[0]|clk             ;
; 0.514  ; 0.514        ; 0.000          ; High Pulse Width ; reset_clk ; Rise       ; iw|v_counter[1]|clk             ;
; 0.514  ; 0.514        ; 0.000          ; High Pulse Width ; reset_clk ; Rise       ; iw|v_counter[2]|clk             ;
; 0.514  ; 0.514        ; 0.000          ; High Pulse Width ; reset_clk ; Rise       ; iw|v_counter[3]|clk             ;
; 0.514  ; 0.514        ; 0.000          ; High Pulse Width ; reset_clk ; Rise       ; iw|v_counter[4]|clk             ;
; 0.514  ; 0.514        ; 0.000          ; High Pulse Width ; reset_clk ; Rise       ; iw|v_counter[5]|clk             ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                       ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                   ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------------------------------------------------+
; 9.554 ; 9.787        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a170~portb_address_reg0 ;
; 9.554 ; 9.787        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a35~portb_address_reg0  ;
; 9.555 ; 9.788        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a123~portb_address_reg0 ;
; 9.555 ; 9.788        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a135~portb_address_reg0 ;
; 9.555 ; 9.788        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a226~portb_address_reg0 ;
; 9.555 ; 9.788        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a70~portb_address_reg0  ;
; 9.555 ; 9.788        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a71~portb_address_reg0  ;
; 9.555 ; 9.788        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a81~portb_address_reg0  ;
; 9.556 ; 9.789        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a102~portb_address_reg0 ;
; 9.556 ; 9.789        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a111~portb_address_reg0 ;
; 9.556 ; 9.789        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a116~portb_address_reg0 ;
; 9.556 ; 9.789        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a136~portb_address_reg0 ;
; 9.556 ; 9.789        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a153~portb_address_reg0 ;
; 9.556 ; 9.789        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a170~porta_address_reg0 ;
; 9.556 ; 9.789        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a170~porta_we_reg       ;
; 9.556 ; 9.789        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a219~portb_address_reg0 ;
; 9.556 ; 9.789        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a32~portb_address_reg0  ;
; 9.556 ; 9.789        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a34~portb_address_reg0  ;
; 9.556 ; 9.789        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a35~porta_address_reg0  ;
; 9.556 ; 9.789        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a35~porta_we_reg        ;
; 9.556 ; 9.789        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a46~portb_address_reg0  ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a123~porta_address_reg0 ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a123~porta_we_reg       ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a135~porta_address_reg0 ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a135~porta_we_reg       ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a141~portb_address_reg0 ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a148~portb_address_reg0 ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a159~portb_address_reg0 ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a160~portb_address_reg0 ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a165~portb_address_reg0 ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a170~porta_datain_reg0  ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a177~portb_address_reg0 ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a189~portb_address_reg0 ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a190~portb_address_reg0 ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a197~portb_address_reg0 ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a217~portb_address_reg0 ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a226~porta_address_reg0 ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a226~porta_we_reg       ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a35~porta_datain_reg0   ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a47~portb_address_reg0  ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a70~porta_address_reg0  ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a70~porta_we_reg        ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a71~porta_address_reg0  ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a71~porta_we_reg        ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a74~portb_address_reg0  ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a81~porta_address_reg0  ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a81~porta_we_reg        ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a92~portb_address_reg0  ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a97~portb_address_reg0  ;
; 9.557 ; 9.790        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a99~portb_address_reg0  ;
; 9.558 ; 9.791        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a0~portb_address_reg0   ;
; 9.558 ; 9.791        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a101~portb_address_reg0 ;
; 9.558 ; 9.791        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a102~porta_address_reg0 ;
; 9.558 ; 9.791        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a102~porta_we_reg       ;
; 9.558 ; 9.791        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a104~portb_address_reg0 ;
; 9.558 ; 9.791        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a105~portb_address_reg0 ;
; 9.558 ; 9.791        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a106~portb_address_reg0 ;
; 9.558 ; 9.791        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a107~portb_address_reg0 ;
; 9.558 ; 9.791        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a110~portb_address_reg0 ;
; 9.558 ; 9.791        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a111~porta_address_reg0 ;
; 9.558 ; 9.791        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a111~porta_we_reg       ;
; 9.558 ; 9.791        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a114~portb_address_reg0 ;
; 9.558 ; 9.791        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a116~porta_address_reg0 ;
; 9.558 ; 9.791        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a116~porta_we_reg       ;
; 9.558 ; 9.791        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a119~portb_address_reg0 ;
; 9.558 ; 9.791        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a123~porta_datain_reg0  ;
; 9.558 ; 9.791        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a125~portb_address_reg0 ;
; 9.558 ; 9.791        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a131~portb_address_reg0 ;
; 9.558 ; 9.791        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a135~porta_datain_reg0  ;
; 9.558 ; 9.791        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a136~porta_address_reg0 ;
; 9.558 ; 9.791        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a136~porta_we_reg       ;
; 9.558 ; 9.791        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a146~portb_address_reg0 ;
; 9.558 ; 9.791        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~portb_address_reg0 ;
; 9.558 ; 9.791        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a153~porta_address_reg0 ;
; 9.558 ; 9.791        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a153~porta_we_reg       ;
; 9.558 ; 9.791        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a15~portb_address_reg0  ;
; 9.558 ; 9.791        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a166~portb_address_reg0 ;
; 9.558 ; 9.791        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a167~portb_address_reg0 ;
; 9.558 ; 9.791        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a173~portb_address_reg0 ;
; 9.558 ; 9.791        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a199~portb_address_reg0 ;
; 9.558 ; 9.791        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a19~portb_address_reg0  ;
; 9.558 ; 9.791        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a202~portb_address_reg0 ;
; 9.558 ; 9.791        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a203~portb_address_reg0 ;
; 9.558 ; 9.791        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a212~portb_address_reg0 ;
; 9.558 ; 9.791        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a213~portb_address_reg0 ;
; 9.558 ; 9.791        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a214~portb_address_reg0 ;
; 9.558 ; 9.791        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a219~porta_address_reg0 ;
; 9.558 ; 9.791        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a219~porta_we_reg       ;
; 9.558 ; 9.791        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a221~portb_address_reg0 ;
; 9.558 ; 9.791        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a224~portb_address_reg0 ;
; 9.558 ; 9.791        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a226~porta_datain_reg0  ;
; 9.558 ; 9.791        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a26~portb_address_reg0  ;
; 9.558 ; 9.791        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a29~portb_address_reg0  ;
; 9.558 ; 9.791        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a32~porta_address_reg0  ;
; 9.558 ; 9.791        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a32~porta_we_reg        ;
; 9.558 ; 9.791        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a34~porta_address_reg0  ;
; 9.558 ; 9.791        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a34~porta_we_reg        ;
; 9.558 ; 9.791        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a3~portb_address_reg0   ;
; 9.558 ; 9.791        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a41~portb_address_reg0  ;
; 9.558 ; 9.791        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a46~porta_address_reg0  ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'vga_clk_instance|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                   ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                                                             ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+------------------------------------------------------------------------------------+
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|h_counter[0]                                                    ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|h_counter[1]                                                    ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|h_counter[2]                                                    ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|h_counter[3]                                                    ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|h_counter[4]                                                    ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|h_counter[5]                                                    ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|h_counter[6]                                                    ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|h_counter[7]                                                    ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|h_counter[8]                                                    ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|h_counter[9]                                                    ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|v_counter[0]                                                    ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|v_counter[1]                                                    ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|v_counter[2]                                                    ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|v_counter[3]                                                    ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|v_counter[4]                                                    ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|v_counter[5]                                                    ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|v_counter[6]                                                    ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|v_counter[7]                                                    ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|v_counter[8]                                                    ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|v_counter[9]                                                    ;
; 19.830 ; 19.981       ; 0.151          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|VGA_BLANK_N                                                     ;
; 19.832 ; 19.983       ; 0.151          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|VGA_VS                                                          ;
; 19.839 ; 19.990       ; 0.151          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|VGA_HS                                                          ;
; 19.854 ; 20.010       ; 0.156          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|VGA_HS                                                          ;
; 19.860 ; 20.016       ; 0.156          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|VGA_VS                                                          ;
; 19.862 ; 20.018       ; 0.156          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|VGA_BLANK_N                                                     ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|h_counter[0]                                                    ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|h_counter[1]                                                    ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|h_counter[2]                                                    ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|h_counter[3]                                                    ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|h_counter[4]                                                    ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|h_counter[5]                                                    ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|h_counter[6]                                                    ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|h_counter[7]                                                    ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|h_counter[8]                                                    ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|h_counter[9]                                                    ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|v_counter[0]                                                    ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|v_counter[1]                                                    ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|v_counter[2]                                                    ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|v_counter[3]                                                    ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|v_counter[4]                                                    ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|v_counter[5]                                                    ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|v_counter[6]                                                    ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|v_counter[7]                                                    ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|v_counter[8]                                                    ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|v_counter[9]                                                    ;
; 19.970 ; 19.970       ; 0.000          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|h_counter[0]|clk                                                               ;
; 19.970 ; 19.970       ; 0.000          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|h_counter[1]|clk                                                               ;
; 19.970 ; 19.970       ; 0.000          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|h_counter[2]|clk                                                               ;
; 19.970 ; 19.970       ; 0.000          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|h_counter[3]|clk                                                               ;
; 19.970 ; 19.970       ; 0.000          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|h_counter[4]|clk                                                               ;
; 19.970 ; 19.970       ; 0.000          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|h_counter[5]|clk                                                               ;
; 19.970 ; 19.970       ; 0.000          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|h_counter[6]|clk                                                               ;
; 19.970 ; 19.970       ; 0.000          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|h_counter[7]|clk                                                               ;
; 19.970 ; 19.970       ; 0.000          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|h_counter[8]|clk                                                               ;
; 19.970 ; 19.970       ; 0.000          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|h_counter[9]|clk                                                               ;
; 19.970 ; 19.970       ; 0.000          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|v_counter[0]|clk                                                               ;
; 19.970 ; 19.970       ; 0.000          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|v_counter[1]|clk                                                               ;
; 19.970 ; 19.970       ; 0.000          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|v_counter[2]|clk                                                               ;
; 19.970 ; 19.970       ; 0.000          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|v_counter[3]|clk                                                               ;
; 19.970 ; 19.970       ; 0.000          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|v_counter[4]|clk                                                               ;
; 19.970 ; 19.970       ; 0.000          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|v_counter[5]|clk                                                               ;
; 19.970 ; 19.970       ; 0.000          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|v_counter[6]|clk                                                               ;
; 19.970 ; 19.970       ; 0.000          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|v_counter[7]|clk                                                               ;
; 19.970 ; 19.970       ; 0.000          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|v_counter[8]|clk                                                               ;
; 19.970 ; 19.970       ; 0.000          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|v_counter[9]|clk                                                               ;
; 19.973 ; 19.973       ; 0.000          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 19.973 ; 19.973       ; 0.000          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 19.983 ; 19.983       ; 0.000          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|VGA_BLANK_N|clk                                                                ;
; 19.985 ; 19.985       ; 0.000          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|VGA_VS|clk                                                                     ;
; 19.992 ; 19.992       ; 0.000          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|VGA_HS|clk                                                                     ;
; 20.008 ; 20.008       ; 0.000          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|VGA_HS|clk                                                                     ;
; 20.014 ; 20.014       ; 0.000          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|VGA_VS|clk                                                                     ;
; 20.016 ; 20.016       ; 0.000          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|VGA_BLANK_N|clk                                                                ;
; 20.026 ; 20.026       ; 0.000          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 20.026 ; 20.026       ; 0.000          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 20.029 ; 20.029       ; 0.000          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|h_counter[0]|clk                                                               ;
; 20.029 ; 20.029       ; 0.000          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|h_counter[1]|clk                                                               ;
; 20.029 ; 20.029       ; 0.000          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|h_counter[2]|clk                                                               ;
; 20.029 ; 20.029       ; 0.000          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|h_counter[3]|clk                                                               ;
; 20.029 ; 20.029       ; 0.000          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|h_counter[4]|clk                                                               ;
; 20.029 ; 20.029       ; 0.000          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|h_counter[5]|clk                                                               ;
; 20.029 ; 20.029       ; 0.000          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|h_counter[6]|clk                                                               ;
; 20.029 ; 20.029       ; 0.000          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|h_counter[7]|clk                                                               ;
; 20.029 ; 20.029       ; 0.000          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|h_counter[8]|clk                                                               ;
; 20.029 ; 20.029       ; 0.000          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|h_counter[9]|clk                                                               ;
; 20.029 ; 20.029       ; 0.000          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|v_counter[0]|clk                                                               ;
; 20.029 ; 20.029       ; 0.000          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|v_counter[1]|clk                                                               ;
; 20.029 ; 20.029       ; 0.000          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|v_counter[2]|clk                                                               ;
; 20.029 ; 20.029       ; 0.000          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|v_counter[3]|clk                                                               ;
; 20.029 ; 20.029       ; 0.000          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|v_counter[4]|clk                                                               ;
; 20.029 ; 20.029       ; 0.000          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|v_counter[5]|clk                                                               ;
; 20.029 ; 20.029       ; 0.000          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|v_counter[6]|clk                                                               ;
; 20.029 ; 20.029       ; 0.000          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|v_counter[7]|clk                                                               ;
; 20.029 ; 20.029       ; 0.000          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|v_counter[8]|clk                                                               ;
; 20.029 ; 20.029       ; 0.000          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|v_counter[9]|clk                                                               ;
; 37.715 ; 40.000       ; 2.285          ; Min Period       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|VGA_BLANK_N                                                     ;
; 37.715 ; 40.000       ; 2.285          ; Min Period       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|VGA_HS                                                          ;
; 37.715 ; 40.000       ; 2.285          ; Min Period       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|VGA_VS                                                          ;
; 37.715 ; 40.000       ; 2.285          ; Min Period       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|h_counter[0]                                                    ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; KEY[*]    ; CLOCK_50   ; 3.085 ; 3.380 ; Rise       ; CLOCK_50                                                     ;
;  KEY[0]   ; CLOCK_50   ; 3.085 ; 3.380 ; Rise       ; CLOCK_50                                                     ;
; KEY[*]    ; CLOCK_50   ; 6.817 ; 7.135 ; Rise       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]   ; CLOCK_50   ; 6.817 ; 7.135 ; Rise       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; KEY[*]    ; CLOCK_50   ; -2.738 ; -3.019 ; Rise       ; CLOCK_50                                                     ;
;  KEY[0]   ; CLOCK_50   ; -2.738 ; -3.019 ; Rise       ; CLOCK_50                                                     ;
; KEY[*]    ; CLOCK_50   ; -5.003 ; -5.225 ; Rise       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]   ; CLOCK_50   ; -5.003 ; -5.225 ; Rise       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                  ;
+-------------+------------+--------+--------+------------+--------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                              ;
+-------------+------------+--------+--------+------------+--------------------------------------------------------------+
; VGA_B[*]    ; CLOCK_50   ; 19.732 ; 19.460 ; Rise       ; CLOCK_50                                                     ;
;  VGA_B[6]   ; CLOCK_50   ; 19.732 ; 19.460 ; Rise       ; CLOCK_50                                                     ;
;  VGA_B[7]   ; CLOCK_50   ; 18.425 ; 18.267 ; Rise       ; CLOCK_50                                                     ;
; VGA_G[*]    ; CLOCK_50   ; 21.703 ; 21.458 ; Rise       ; CLOCK_50                                                     ;
;  VGA_G[6]   ; CLOCK_50   ; 21.703 ; 21.458 ; Rise       ; CLOCK_50                                                     ;
;  VGA_G[7]   ; CLOCK_50   ; 18.269 ; 18.048 ; Rise       ; CLOCK_50                                                     ;
; VGA_R[*]    ; CLOCK_50   ; 19.124 ; 18.978 ; Rise       ; CLOCK_50                                                     ;
;  VGA_R[6]   ; CLOCK_50   ; 19.124 ; 18.978 ; Rise       ; CLOCK_50                                                     ;
;  VGA_R[7]   ; CLOCK_50   ; 18.813 ; 18.291 ; Rise       ; CLOCK_50                                                     ;
; VGA_BLANK_N ; CLOCK_50   ; 2.836  ; 2.753  ; Rise       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; 2.621  ;        ; Rise       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 2.834  ; 2.751  ; Rise       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 2.900  ; 2.817  ; Rise       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK     ; CLOCK_50   ;        ; 2.469  ; Fall       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                          ;
+-------------+------------+--------+--------+------------+--------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                              ;
+-------------+------------+--------+--------+------------+--------------------------------------------------------------+
; VGA_B[*]    ; CLOCK_50   ; 7.638  ; 7.444  ; Rise       ; CLOCK_50                                                     ;
;  VGA_B[6]   ; CLOCK_50   ; 10.250 ; 9.987  ; Rise       ; CLOCK_50                                                     ;
;  VGA_B[7]   ; CLOCK_50   ; 7.638  ; 7.444  ; Rise       ; CLOCK_50                                                     ;
; VGA_G[*]    ; CLOCK_50   ; 10.169 ; 9.894  ; Rise       ; CLOCK_50                                                     ;
;  VGA_G[6]   ; CLOCK_50   ; 11.393 ; 11.190 ; Rise       ; CLOCK_50                                                     ;
;  VGA_G[7]   ; CLOCK_50   ; 10.169 ; 9.894  ; Rise       ; CLOCK_50                                                     ;
; VGA_R[*]    ; CLOCK_50   ; 8.928  ; 8.749  ; Rise       ; CLOCK_50                                                     ;
;  VGA_R[6]   ; CLOCK_50   ; 9.029  ; 8.830  ; Rise       ; CLOCK_50                                                     ;
;  VGA_R[7]   ; CLOCK_50   ; 8.928  ; 8.749  ; Rise       ; CLOCK_50                                                     ;
; VGA_BLANK_N ; CLOCK_50   ; 2.408  ; 2.325  ; Rise       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; 2.120  ;        ; Rise       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 2.406  ; 2.323  ; Rise       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 2.471  ; 2.388  ; Rise       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK     ; CLOCK_50   ;        ; 1.970  ; Fall       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+--------------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                     ;
+--------------------------------------------------------------+---------+---------------+
; Clock                                                        ; Slack   ; End Point TNS ;
+--------------------------------------------------------------+---------+---------------+
; CLOCK_50                                                     ; -12.369 ; -3851.617     ;
; reset_clk                                                    ; -1.343  ; -12.531       ;
; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 34.983  ; 0.000         ;
+--------------------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                    ;
+--------------------------------------------------------------+-------+---------------+
; Clock                                                        ; Slack ; End Point TNS ;
+--------------------------------------------------------------+-------+---------------+
; reset_clk                                                    ; 0.180 ; 0.000         ;
; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.182 ; 0.000         ;
; CLOCK_50                                                     ; 0.367 ; 0.000         ;
+--------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                      ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; reset_clk                                                    ; -1.000 ; -20.000       ;
; CLOCK_50                                                     ; 9.199  ; 0.000         ;
; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 19.781 ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                  ;
+---------+-------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                     ; To Node                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -12.369 ; ray_lut:rl|sin_lut:s1|out[0]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.419     ; 21.959     ;
; -12.369 ; ray_lut:rl|sin_lut:s1|out[1]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.419     ; 21.959     ;
; -12.369 ; ray_lut:rl|sin_lut:s1|out[2]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.419     ; 21.959     ;
; -12.369 ; ray_lut:rl|sin_lut:s1|out[3]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.419     ; 21.959     ;
; -12.369 ; ray_lut:rl|sin_lut:s1|out[4]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.419     ; 21.959     ;
; -12.369 ; ray_lut:rl|sin_lut:s1|out[5]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.419     ; 21.959     ;
; -12.369 ; ray_lut:rl|sin_lut:s1|out[6]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.419     ; 21.959     ;
; -12.369 ; ray_lut:rl|sin_lut:s1|out[7]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.419     ; 21.959     ;
; -12.369 ; ray_lut:rl|sin_lut:s1|out[8]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.419     ; 21.959     ;
; -12.369 ; ray_lut:rl|sin_lut:s1|out[9]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.419     ; 21.959     ;
; -12.369 ; ray_lut:rl|sin_lut:s1|out[10] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.419     ; 21.959     ;
; -12.369 ; ray_lut:rl|sin_lut:s1|out[11] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.419     ; 21.959     ;
; -12.369 ; ray_lut:rl|sin_lut:s1|out[12] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.419     ; 21.959     ;
; -12.369 ; ray_lut:rl|sin_lut:s1|out[13] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.419     ; 21.959     ;
; -12.369 ; ray_lut:rl|sin_lut:s1|out[14] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.419     ; 21.959     ;
; -12.357 ; ray_lut:rl|sin_lut:s1|out[0]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a143~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.430     ; 21.936     ;
; -12.357 ; ray_lut:rl|sin_lut:s1|out[1]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a143~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.430     ; 21.936     ;
; -12.357 ; ray_lut:rl|sin_lut:s1|out[2]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a143~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.430     ; 21.936     ;
; -12.357 ; ray_lut:rl|sin_lut:s1|out[3]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a143~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.430     ; 21.936     ;
; -12.357 ; ray_lut:rl|sin_lut:s1|out[4]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a143~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.430     ; 21.936     ;
; -12.357 ; ray_lut:rl|sin_lut:s1|out[5]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a143~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.430     ; 21.936     ;
; -12.357 ; ray_lut:rl|sin_lut:s1|out[6]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a143~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.430     ; 21.936     ;
; -12.357 ; ray_lut:rl|sin_lut:s1|out[7]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a143~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.430     ; 21.936     ;
; -12.357 ; ray_lut:rl|sin_lut:s1|out[8]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a143~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.430     ; 21.936     ;
; -12.357 ; ray_lut:rl|sin_lut:s1|out[9]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a143~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.430     ; 21.936     ;
; -12.357 ; ray_lut:rl|sin_lut:s1|out[10] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a143~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.430     ; 21.936     ;
; -12.357 ; ray_lut:rl|sin_lut:s1|out[11] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a143~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.430     ; 21.936     ;
; -12.357 ; ray_lut:rl|sin_lut:s1|out[12] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a143~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.430     ; 21.936     ;
; -12.357 ; ray_lut:rl|sin_lut:s1|out[13] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a143~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.430     ; 21.936     ;
; -12.357 ; ray_lut:rl|sin_lut:s1|out[14] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a143~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.430     ; 21.936     ;
; -12.354 ; ray_lut:rl|sin_lut:s1|out[0]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a86~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.418     ; 21.945     ;
; -12.354 ; ray_lut:rl|sin_lut:s1|out[1]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a86~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.418     ; 21.945     ;
; -12.354 ; ray_lut:rl|sin_lut:s1|out[2]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a86~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.418     ; 21.945     ;
; -12.354 ; ray_lut:rl|sin_lut:s1|out[3]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a86~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.418     ; 21.945     ;
; -12.354 ; ray_lut:rl|sin_lut:s1|out[4]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a86~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.418     ; 21.945     ;
; -12.354 ; ray_lut:rl|sin_lut:s1|out[5]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a86~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.418     ; 21.945     ;
; -12.354 ; ray_lut:rl|sin_lut:s1|out[6]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a86~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.418     ; 21.945     ;
; -12.354 ; ray_lut:rl|sin_lut:s1|out[7]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a86~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.418     ; 21.945     ;
; -12.354 ; ray_lut:rl|sin_lut:s1|out[8]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a86~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.418     ; 21.945     ;
; -12.354 ; ray_lut:rl|sin_lut:s1|out[9]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a86~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.418     ; 21.945     ;
; -12.354 ; ray_lut:rl|sin_lut:s1|out[10] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a86~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.418     ; 21.945     ;
; -12.354 ; ray_lut:rl|sin_lut:s1|out[11] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a86~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.418     ; 21.945     ;
; -12.354 ; ray_lut:rl|sin_lut:s1|out[12] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a86~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.418     ; 21.945     ;
; -12.354 ; ray_lut:rl|sin_lut:s1|out[13] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a86~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.418     ; 21.945     ;
; -12.354 ; ray_lut:rl|sin_lut:s1|out[14] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a86~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.418     ; 21.945     ;
; -12.346 ; ray_lut:rl|sin_lut:s0|out[0]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 21.932     ;
; -12.346 ; ray_lut:rl|sin_lut:s0|out[1]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 21.932     ;
; -12.346 ; ray_lut:rl|sin_lut:s0|out[2]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 21.932     ;
; -12.346 ; ray_lut:rl|sin_lut:s0|out[3]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 21.932     ;
; -12.346 ; ray_lut:rl|sin_lut:s0|out[4]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 21.932     ;
; -12.346 ; ray_lut:rl|sin_lut:s0|out[5]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 21.932     ;
; -12.346 ; ray_lut:rl|sin_lut:s0|out[6]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 21.932     ;
; -12.346 ; ray_lut:rl|sin_lut:s0|out[7]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 21.932     ;
; -12.346 ; ray_lut:rl|sin_lut:s0|out[8]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 21.932     ;
; -12.346 ; ray_lut:rl|sin_lut:s0|out[9]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 21.932     ;
; -12.346 ; ray_lut:rl|sin_lut:s0|out[10] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 21.932     ;
; -12.346 ; ray_lut:rl|sin_lut:s0|out[11] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 21.932     ;
; -12.346 ; ray_lut:rl|sin_lut:s0|out[12] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 21.932     ;
; -12.346 ; ray_lut:rl|sin_lut:s0|out[13] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 21.932     ;
; -12.346 ; ray_lut:rl|sin_lut:s0|out[14] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a149~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.423     ; 21.932     ;
; -12.334 ; ray_lut:rl|sin_lut:s1|out[0]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a209~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.448     ; 21.895     ;
; -12.334 ; ray_lut:rl|sin_lut:s1|out[1]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a209~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.448     ; 21.895     ;
; -12.334 ; ray_lut:rl|sin_lut:s1|out[2]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a209~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.448     ; 21.895     ;
; -12.334 ; ray_lut:rl|sin_lut:s1|out[3]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a209~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.448     ; 21.895     ;
; -12.334 ; ray_lut:rl|sin_lut:s1|out[4]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a209~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.448     ; 21.895     ;
; -12.334 ; ray_lut:rl|sin_lut:s1|out[5]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a209~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.448     ; 21.895     ;
; -12.334 ; ray_lut:rl|sin_lut:s1|out[6]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a209~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.448     ; 21.895     ;
; -12.334 ; ray_lut:rl|sin_lut:s1|out[7]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a209~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.448     ; 21.895     ;
; -12.334 ; ray_lut:rl|sin_lut:s1|out[8]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a209~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.448     ; 21.895     ;
; -12.334 ; ray_lut:rl|sin_lut:s1|out[9]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a209~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.448     ; 21.895     ;
; -12.334 ; ray_lut:rl|sin_lut:s1|out[10] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a209~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.448     ; 21.895     ;
; -12.334 ; ray_lut:rl|sin_lut:s1|out[11] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a209~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.448     ; 21.895     ;
; -12.334 ; ray_lut:rl|sin_lut:s1|out[12] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a209~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.448     ; 21.895     ;
; -12.334 ; ray_lut:rl|sin_lut:s1|out[13] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a209~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.448     ; 21.895     ;
; -12.334 ; ray_lut:rl|sin_lut:s1|out[14] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a209~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.448     ; 21.895     ;
; -12.334 ; ray_lut:rl|sin_lut:s0|out[0]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a143~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.434     ; 21.909     ;
; -12.334 ; ray_lut:rl|sin_lut:s0|out[1]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a143~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.434     ; 21.909     ;
; -12.334 ; ray_lut:rl|sin_lut:s0|out[2]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a143~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.434     ; 21.909     ;
; -12.334 ; ray_lut:rl|sin_lut:s0|out[3]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a143~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.434     ; 21.909     ;
; -12.334 ; ray_lut:rl|sin_lut:s0|out[4]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a143~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.434     ; 21.909     ;
; -12.334 ; ray_lut:rl|sin_lut:s0|out[5]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a143~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.434     ; 21.909     ;
; -12.334 ; ray_lut:rl|sin_lut:s0|out[6]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a143~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.434     ; 21.909     ;
; -12.334 ; ray_lut:rl|sin_lut:s0|out[7]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a143~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.434     ; 21.909     ;
; -12.334 ; ray_lut:rl|sin_lut:s0|out[8]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a143~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.434     ; 21.909     ;
; -12.334 ; ray_lut:rl|sin_lut:s0|out[9]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a143~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.434     ; 21.909     ;
; -12.334 ; ray_lut:rl|sin_lut:s0|out[10] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a143~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.434     ; 21.909     ;
; -12.334 ; ray_lut:rl|sin_lut:s0|out[11] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a143~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.434     ; 21.909     ;
; -12.334 ; ray_lut:rl|sin_lut:s0|out[12] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a143~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.434     ; 21.909     ;
; -12.334 ; ray_lut:rl|sin_lut:s0|out[13] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a143~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.434     ; 21.909     ;
; -12.334 ; ray_lut:rl|sin_lut:s0|out[14] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a143~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.434     ; 21.909     ;
; -12.332 ; ray_lut:rl|sin_lut:s1|out[0]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a208~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.474     ; 21.867     ;
; -12.332 ; ray_lut:rl|sin_lut:s1|out[1]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a208~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.474     ; 21.867     ;
; -12.332 ; ray_lut:rl|sin_lut:s1|out[2]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a208~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.474     ; 21.867     ;
; -12.332 ; ray_lut:rl|sin_lut:s1|out[3]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a208~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.474     ; 21.867     ;
; -12.332 ; ray_lut:rl|sin_lut:s1|out[4]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a208~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.474     ; 21.867     ;
; -12.332 ; ray_lut:rl|sin_lut:s1|out[5]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a208~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.474     ; 21.867     ;
; -12.332 ; ray_lut:rl|sin_lut:s1|out[6]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a208~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.474     ; 21.867     ;
; -12.332 ; ray_lut:rl|sin_lut:s1|out[7]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a208~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.474     ; 21.867     ;
; -12.332 ; ray_lut:rl|sin_lut:s1|out[8]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a208~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.474     ; 21.867     ;
; -12.332 ; ray_lut:rl|sin_lut:s1|out[9]  ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a208~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.474     ; 21.867     ;
+---------+-------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'reset_clk'                                                                                                          ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; -1.343 ; increment_write:iw|v_counter[1] ; increment_write:iw|v_counter[8] ; reset_clk    ; reset_clk   ; 1.000        ; -0.044     ; 2.286      ;
; -1.318 ; increment_write:iw|v_counter[0] ; increment_write:iw|v_counter[8] ; reset_clk    ; reset_clk   ; 1.000        ; -0.043     ; 2.262      ;
; -1.275 ; increment_write:iw|v_counter[3] ; increment_write:iw|v_counter[8] ; reset_clk    ; reset_clk   ; 1.000        ; -0.043     ; 2.219      ;
; -1.261 ; increment_write:iw|v_counter[4] ; increment_write:iw|v_counter[8] ; reset_clk    ; reset_clk   ; 1.000        ; -0.044     ; 2.204      ;
; -1.260 ; increment_write:iw|v_counter[7] ; increment_write:iw|v_counter[8] ; reset_clk    ; reset_clk   ; 1.000        ; -0.044     ; 2.203      ;
; -1.213 ; increment_write:iw|h_counter[1] ; increment_write:iw|v_counter[0] ; reset_clk    ; reset_clk   ; 1.000        ; -0.042     ; 2.158      ;
; -1.207 ; increment_write:iw|h_counter[1] ; increment_write:iw|v_counter[2] ; reset_clk    ; reset_clk   ; 1.000        ; -0.042     ; 2.152      ;
; -1.207 ; increment_write:iw|h_counter[2] ; increment_write:iw|v_counter[0] ; reset_clk    ; reset_clk   ; 1.000        ; -0.042     ; 2.152      ;
; -1.204 ; increment_write:iw|v_counter[5] ; increment_write:iw|v_counter[8] ; reset_clk    ; reset_clk   ; 1.000        ; -0.043     ; 2.148      ;
; -1.203 ; increment_write:iw|h_counter[0] ; increment_write:iw|v_counter[0] ; reset_clk    ; reset_clk   ; 1.000        ; -0.042     ; 2.148      ;
; -1.201 ; increment_write:iw|h_counter[2] ; increment_write:iw|v_counter[2] ; reset_clk    ; reset_clk   ; 1.000        ; -0.042     ; 2.146      ;
; -1.197 ; increment_write:iw|h_counter[0] ; increment_write:iw|v_counter[2] ; reset_clk    ; reset_clk   ; 1.000        ; -0.042     ; 2.142      ;
; -1.176 ; increment_write:iw|h_counter[1] ; increment_write:iw|v_counter[3] ; reset_clk    ; reset_clk   ; 1.000        ; -0.042     ; 2.121      ;
; -1.170 ; increment_write:iw|h_counter[2] ; increment_write:iw|v_counter[3] ; reset_clk    ; reset_clk   ; 1.000        ; -0.042     ; 2.115      ;
; -1.166 ; increment_write:iw|h_counter[0] ; increment_write:iw|v_counter[3] ; reset_clk    ; reset_clk   ; 1.000        ; -0.042     ; 2.111      ;
; -1.157 ; increment_write:iw|v_counter[2] ; increment_write:iw|v_counter[8] ; reset_clk    ; reset_clk   ; 1.000        ; -0.043     ; 2.101      ;
; -1.149 ; increment_write:iw|h_counter[3] ; increment_write:iw|v_counter[0] ; reset_clk    ; reset_clk   ; 1.000        ; -0.042     ; 2.094      ;
; -1.143 ; increment_write:iw|h_counter[3] ; increment_write:iw|v_counter[2] ; reset_clk    ; reset_clk   ; 1.000        ; -0.042     ; 2.088      ;
; -1.112 ; increment_write:iw|h_counter[3] ; increment_write:iw|v_counter[3] ; reset_clk    ; reset_clk   ; 1.000        ; -0.042     ; 2.057      ;
; -1.100 ; increment_write:iw|v_counter[1] ; increment_write:iw|v_counter[7] ; reset_clk    ; reset_clk   ; 1.000        ; -0.043     ; 2.044      ;
; -1.089 ; increment_write:iw|v_counter[6] ; increment_write:iw|v_counter[8] ; reset_clk    ; reset_clk   ; 1.000        ; -0.043     ; 2.033      ;
; -1.080 ; increment_write:iw|h_counter[5] ; increment_write:iw|v_counter[0] ; reset_clk    ; reset_clk   ; 1.000        ; -0.042     ; 2.025      ;
; -1.075 ; increment_write:iw|v_counter[0] ; increment_write:iw|v_counter[7] ; reset_clk    ; reset_clk   ; 1.000        ; -0.042     ; 2.020      ;
; -1.074 ; increment_write:iw|h_counter[5] ; increment_write:iw|v_counter[2] ; reset_clk    ; reset_clk   ; 1.000        ; -0.042     ; 2.019      ;
; -1.071 ; increment_write:iw|h_counter[6] ; increment_write:iw|v_counter[0] ; reset_clk    ; reset_clk   ; 1.000        ; -0.042     ; 2.016      ;
; -1.067 ; increment_write:iw|h_counter[4] ; increment_write:iw|v_counter[0] ; reset_clk    ; reset_clk   ; 1.000        ; -0.042     ; 2.012      ;
; -1.065 ; increment_write:iw|h_counter[6] ; increment_write:iw|v_counter[2] ; reset_clk    ; reset_clk   ; 1.000        ; -0.042     ; 2.010      ;
; -1.061 ; increment_write:iw|h_counter[4] ; increment_write:iw|v_counter[2] ; reset_clk    ; reset_clk   ; 1.000        ; -0.042     ; 2.006      ;
; -1.058 ; increment_write:iw|h_counter[1] ; increment_write:iw|v_counter[8] ; reset_clk    ; reset_clk   ; 1.000        ; -0.043     ; 2.002      ;
; -1.053 ; increment_write:iw|v_counter[8] ; increment_write:iw|v_counter[8] ; reset_clk    ; reset_clk   ; 1.000        ; -0.042     ; 1.998      ;
; -1.043 ; increment_write:iw|h_counter[5] ; increment_write:iw|v_counter[3] ; reset_clk    ; reset_clk   ; 1.000        ; -0.042     ; 1.988      ;
; -1.034 ; increment_write:iw|h_counter[6] ; increment_write:iw|v_counter[3] ; reset_clk    ; reset_clk   ; 1.000        ; -0.042     ; 1.979      ;
; -1.032 ; increment_write:iw|v_counter[3] ; increment_write:iw|v_counter[7] ; reset_clk    ; reset_clk   ; 1.000        ; -0.042     ; 1.977      ;
; -1.030 ; increment_write:iw|h_counter[4] ; increment_write:iw|v_counter[3] ; reset_clk    ; reset_clk   ; 1.000        ; -0.042     ; 1.975      ;
; -1.023 ; increment_write:iw|h_counter[2] ; increment_write:iw|v_counter[8] ; reset_clk    ; reset_clk   ; 1.000        ; -0.043     ; 1.967      ;
; -1.020 ; increment_write:iw|h_counter[1] ; increment_write:iw|v_counter[5] ; reset_clk    ; reset_clk   ; 1.000        ; -0.042     ; 1.965      ;
; -1.020 ; increment_write:iw|h_counter[1] ; increment_write:iw|v_counter[6] ; reset_clk    ; reset_clk   ; 1.000        ; -0.042     ; 1.965      ;
; -1.019 ; increment_write:iw|h_counter[0] ; increment_write:iw|v_counter[8] ; reset_clk    ; reset_clk   ; 1.000        ; -0.043     ; 1.963      ;
; -1.018 ; increment_write:iw|v_counter[4] ; increment_write:iw|v_counter[7] ; reset_clk    ; reset_clk   ; 1.000        ; -0.043     ; 1.962      ;
; -1.015 ; increment_write:iw|h_counter[7] ; increment_write:iw|v_counter[0] ; reset_clk    ; reset_clk   ; 1.000        ; -0.042     ; 1.960      ;
; -1.014 ; increment_write:iw|h_counter[1] ; increment_write:iw|v_counter[7] ; reset_clk    ; reset_clk   ; 1.000        ; -0.042     ; 1.959      ;
; -1.011 ; increment_write:iw|v_counter[1] ; increment_write:iw|v_counter[5] ; reset_clk    ; reset_clk   ; 1.000        ; -0.043     ; 1.955      ;
; -1.010 ; increment_write:iw|v_counter[1] ; increment_write:iw|v_counter[6] ; reset_clk    ; reset_clk   ; 1.000        ; -0.043     ; 1.954      ;
; -1.009 ; increment_write:iw|h_counter[7] ; increment_write:iw|v_counter[2] ; reset_clk    ; reset_clk   ; 1.000        ; -0.042     ; 1.954      ;
; -1.003 ; increment_write:iw|h_counter[8] ; increment_write:iw|v_counter[0] ; reset_clk    ; reset_clk   ; 1.000        ; -0.042     ; 1.948      ;
; -0.997 ; increment_write:iw|h_counter[8] ; increment_write:iw|v_counter[2] ; reset_clk    ; reset_clk   ; 1.000        ; -0.042     ; 1.942      ;
; -0.986 ; increment_write:iw|v_counter[0] ; increment_write:iw|v_counter[5] ; reset_clk    ; reset_clk   ; 1.000        ; -0.042     ; 1.931      ;
; -0.985 ; increment_write:iw|v_counter[0] ; increment_write:iw|v_counter[6] ; reset_clk    ; reset_clk   ; 1.000        ; -0.042     ; 1.930      ;
; -0.978 ; increment_write:iw|h_counter[7] ; increment_write:iw|v_counter[3] ; reset_clk    ; reset_clk   ; 1.000        ; -0.042     ; 1.923      ;
; -0.975 ; increment_write:iw|h_counter[0] ; increment_write:iw|v_counter[5] ; reset_clk    ; reset_clk   ; 1.000        ; -0.042     ; 1.920      ;
; -0.975 ; increment_write:iw|h_counter[0] ; increment_write:iw|v_counter[6] ; reset_clk    ; reset_clk   ; 1.000        ; -0.042     ; 1.920      ;
; -0.969 ; increment_write:iw|h_counter[0] ; increment_write:iw|v_counter[7] ; reset_clk    ; reset_clk   ; 1.000        ; -0.042     ; 1.914      ;
; -0.966 ; increment_write:iw|h_counter[8] ; increment_write:iw|v_counter[3] ; reset_clk    ; reset_clk   ; 1.000        ; -0.042     ; 1.911      ;
; -0.965 ; increment_write:iw|h_counter[3] ; increment_write:iw|v_counter[8] ; reset_clk    ; reset_clk   ; 1.000        ; -0.043     ; 1.909      ;
; -0.961 ; increment_write:iw|v_counter[5] ; increment_write:iw|v_counter[7] ; reset_clk    ; reset_clk   ; 1.000        ; -0.042     ; 1.906      ;
; -0.954 ; increment_write:iw|h_counter[1] ; increment_write:iw|h_counter[9] ; reset_clk    ; reset_clk   ; 1.000        ; -0.043     ; 1.898      ;
; -0.948 ; increment_write:iw|h_counter[2] ; increment_write:iw|v_counter[5] ; reset_clk    ; reset_clk   ; 1.000        ; -0.042     ; 1.893      ;
; -0.948 ; increment_write:iw|h_counter[2] ; increment_write:iw|v_counter[6] ; reset_clk    ; reset_clk   ; 1.000        ; -0.042     ; 1.893      ;
; -0.943 ; increment_write:iw|v_counter[3] ; increment_write:iw|v_counter[5] ; reset_clk    ; reset_clk   ; 1.000        ; -0.042     ; 1.888      ;
; -0.942 ; increment_write:iw|h_counter[2] ; increment_write:iw|v_counter[7] ; reset_clk    ; reset_clk   ; 1.000        ; -0.042     ; 1.887      ;
; -0.942 ; increment_write:iw|v_counter[3] ; increment_write:iw|v_counter[6] ; reset_clk    ; reset_clk   ; 1.000        ; -0.042     ; 1.887      ;
; -0.929 ; increment_write:iw|v_counter[4] ; increment_write:iw|v_counter[5] ; reset_clk    ; reset_clk   ; 1.000        ; -0.043     ; 1.873      ;
; -0.928 ; increment_write:iw|v_counter[4] ; increment_write:iw|v_counter[6] ; reset_clk    ; reset_clk   ; 1.000        ; -0.043     ; 1.872      ;
; -0.925 ; increment_write:iw|h_counter[2] ; increment_write:iw|h_counter[9] ; reset_clk    ; reset_clk   ; 1.000        ; -0.043     ; 1.869      ;
; -0.914 ; increment_write:iw|v_counter[2] ; increment_write:iw|v_counter[7] ; reset_clk    ; reset_clk   ; 1.000        ; -0.042     ; 1.859      ;
; -0.913 ; increment_write:iw|h_counter[0] ; increment_write:iw|h_counter[9] ; reset_clk    ; reset_clk   ; 1.000        ; -0.043     ; 1.857      ;
; -0.896 ; increment_write:iw|h_counter[5] ; increment_write:iw|v_counter[8] ; reset_clk    ; reset_clk   ; 1.000        ; -0.043     ; 1.840      ;
; -0.890 ; increment_write:iw|h_counter[3] ; increment_write:iw|h_counter[9] ; reset_clk    ; reset_clk   ; 1.000        ; -0.043     ; 1.834      ;
; -0.887 ; increment_write:iw|h_counter[6] ; increment_write:iw|v_counter[8] ; reset_clk    ; reset_clk   ; 1.000        ; -0.043     ; 1.831      ;
; -0.885 ; increment_write:iw|v_counter[7] ; increment_write:iw|v_counter[7] ; reset_clk    ; reset_clk   ; 1.000        ; -0.043     ; 1.829      ;
; -0.884 ; increment_write:iw|h_counter[1] ; increment_write:iw|h_counter[7] ; reset_clk    ; reset_clk   ; 1.000        ; -0.043     ; 1.828      ;
; -0.883 ; increment_write:iw|h_counter[4] ; increment_write:iw|v_counter[8] ; reset_clk    ; reset_clk   ; 1.000        ; -0.043     ; 1.827      ;
; -0.876 ; increment_write:iw|h_counter[3] ; increment_write:iw|v_counter[5] ; reset_clk    ; reset_clk   ; 1.000        ; -0.042     ; 1.821      ;
; -0.876 ; increment_write:iw|h_counter[3] ; increment_write:iw|v_counter[6] ; reset_clk    ; reset_clk   ; 1.000        ; -0.042     ; 1.821      ;
; -0.872 ; increment_write:iw|v_counter[5] ; increment_write:iw|v_counter[5] ; reset_clk    ; reset_clk   ; 1.000        ; -0.042     ; 1.817      ;
; -0.871 ; increment_write:iw|v_counter[5] ; increment_write:iw|v_counter[6] ; reset_clk    ; reset_clk   ; 1.000        ; -0.042     ; 1.816      ;
; -0.870 ; increment_write:iw|h_counter[3] ; increment_write:iw|v_counter[7] ; reset_clk    ; reset_clk   ; 1.000        ; -0.042     ; 1.815      ;
; -0.845 ; increment_write:iw|v_counter[8] ; increment_write:iw|v_counter[7] ; reset_clk    ; reset_clk   ; 1.000        ; -0.041     ; 1.791      ;
; -0.844 ; increment_write:iw|h_counter[1] ; increment_write:iw|v_counter[9] ; reset_clk    ; reset_clk   ; 1.000        ; -0.042     ; 1.789      ;
; -0.841 ; increment_write:iw|h_counter[1] ; increment_write:iw|v_counter[4] ; reset_clk    ; reset_clk   ; 1.000        ; -0.042     ; 1.786      ;
; -0.841 ; increment_write:iw|h_counter[1] ; increment_write:iw|v_counter[1] ; reset_clk    ; reset_clk   ; 1.000        ; -0.042     ; 1.786      ;
; -0.839 ; increment_write:iw|h_counter[0] ; increment_write:iw|h_counter[7] ; reset_clk    ; reset_clk   ; 1.000        ; -0.043     ; 1.783      ;
; -0.838 ; increment_write:iw|h_counter[2] ; increment_write:iw|v_counter[9] ; reset_clk    ; reset_clk   ; 1.000        ; -0.042     ; 1.783      ;
; -0.835 ; increment_write:iw|h_counter[2] ; increment_write:iw|v_counter[4] ; reset_clk    ; reset_clk   ; 1.000        ; -0.042     ; 1.780      ;
; -0.835 ; increment_write:iw|h_counter[2] ; increment_write:iw|v_counter[1] ; reset_clk    ; reset_clk   ; 1.000        ; -0.042     ; 1.780      ;
; -0.834 ; increment_write:iw|h_counter[0] ; increment_write:iw|v_counter[9] ; reset_clk    ; reset_clk   ; 1.000        ; -0.042     ; 1.779      ;
; -0.833 ; increment_write:iw|v_counter[0] ; increment_write:iw|v_counter[9] ; reset_clk    ; reset_clk   ; 1.000        ; -0.042     ; 1.778      ;
; -0.831 ; increment_write:iw|h_counter[7] ; increment_write:iw|v_counter[8] ; reset_clk    ; reset_clk   ; 1.000        ; -0.043     ; 1.775      ;
; -0.831 ; increment_write:iw|h_counter[0] ; increment_write:iw|v_counter[4] ; reset_clk    ; reset_clk   ; 1.000        ; -0.042     ; 1.776      ;
; -0.831 ; increment_write:iw|h_counter[0] ; increment_write:iw|v_counter[1] ; reset_clk    ; reset_clk   ; 1.000        ; -0.042     ; 1.776      ;
; -0.829 ; increment_write:iw|v_counter[1] ; increment_write:iw|v_counter[9] ; reset_clk    ; reset_clk   ; 1.000        ; -0.043     ; 1.773      ;
; -0.825 ; increment_write:iw|v_counter[2] ; increment_write:iw|v_counter[5] ; reset_clk    ; reset_clk   ; 1.000        ; -0.042     ; 1.770      ;
; -0.824 ; increment_write:iw|v_counter[2] ; increment_write:iw|v_counter[6] ; reset_clk    ; reset_clk   ; 1.000        ; -0.042     ; 1.769      ;
; -0.819 ; increment_write:iw|h_counter[8] ; increment_write:iw|v_counter[8] ; reset_clk    ; reset_clk   ; 1.000        ; -0.043     ; 1.763      ;
; -0.809 ; increment_write:iw|h_counter[2] ; increment_write:iw|h_counter[7] ; reset_clk    ; reset_clk   ; 1.000        ; -0.043     ; 1.753      ;
; -0.807 ; increment_write:iw|h_counter[5] ; increment_write:iw|v_counter[5] ; reset_clk    ; reset_clk   ; 1.000        ; -0.042     ; 1.752      ;
; -0.807 ; increment_write:iw|h_counter[5] ; increment_write:iw|v_counter[6] ; reset_clk    ; reset_clk   ; 1.000        ; -0.042     ; 1.752      ;
; -0.802 ; increment_write:iw|h_counter[4] ; increment_write:iw|v_counter[5] ; reset_clk    ; reset_clk   ; 1.000        ; -0.042     ; 1.747      ;
; -0.802 ; increment_write:iw|h_counter[4] ; increment_write:iw|v_counter[6] ; reset_clk    ; reset_clk   ; 1.000        ; -0.042     ; 1.747      ;
; -0.802 ; increment_write:iw|v_counter[7] ; increment_write:iw|v_counter[5] ; reset_clk    ; reset_clk   ; 1.000        ; -0.043     ; 1.746      ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'vga_clk_instance|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                        ;
+--------+---------------------------------+---------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 34.983 ; VGA_controller:vga|v_counter[1] ; VGA_controller:vga|VGA_VS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 4.922      ;
; 35.080 ; VGA_controller:vga|v_counter[0] ; VGA_controller:vga|VGA_VS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 4.828      ;
; 35.615 ; VGA_controller:vga|h_counter[1] ; VGA_controller:vga|VGA_VS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 4.286      ;
; 35.743 ; VGA_controller:vga|v_counter[3] ; VGA_controller:vga|VGA_VS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 4.165      ;
; 35.762 ; VGA_controller:vga|h_counter[5] ; VGA_controller:vga|VGA_VS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 4.146      ;
; 35.767 ; VGA_controller:vga|h_counter[3] ; VGA_controller:vga|VGA_VS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 4.135      ;
; 35.782 ; VGA_controller:vga|v_counter[2] ; VGA_controller:vga|VGA_VS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.033     ; 4.124      ;
; 35.798 ; VGA_controller:vga|v_counter[5] ; VGA_controller:vga|VGA_VS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.033     ; 4.108      ;
; 35.815 ; VGA_controller:vga|h_counter[1] ; VGA_controller:vga|VGA_BLANK_N  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 4.062      ;
; 35.815 ; VGA_controller:vga|v_counter[1] ; VGA_controller:vga|VGA_BLANK_N  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 4.066      ;
; 35.861 ; VGA_controller:vga|v_counter[4] ; VGA_controller:vga|VGA_VS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.033     ; 4.045      ;
; 35.912 ; VGA_controller:vga|v_counter[0] ; VGA_controller:vga|VGA_BLANK_N  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 3.972      ;
; 35.926 ; VGA_controller:vga|v_counter[6] ; VGA_controller:vga|VGA_VS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 3.982      ;
; 35.955 ; VGA_controller:vga|v_counter[7] ; VGA_controller:vga|VGA_VS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 3.952      ;
; 35.967 ; VGA_controller:vga|h_counter[3] ; VGA_controller:vga|VGA_BLANK_N  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 3.911      ;
; 35.967 ; VGA_controller:vga|h_counter[5] ; VGA_controller:vga|VGA_BLANK_N  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 3.917      ;
; 36.000 ; VGA_controller:vga|h_counter[2] ; VGA_controller:vga|VGA_VS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 3.904      ;
; 36.002 ; VGA_controller:vga|h_counter[0] ; VGA_controller:vga|VGA_VS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 3.902      ;
; 36.084 ; VGA_controller:vga|h_counter[4] ; VGA_controller:vga|VGA_VS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 3.821      ;
; 36.090 ; VGA_controller:vga|h_counter[6] ; VGA_controller:vga|VGA_VS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 3.818      ;
; 36.200 ; VGA_controller:vga|h_counter[2] ; VGA_controller:vga|VGA_BLANK_N  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 3.680      ;
; 36.202 ; VGA_controller:vga|h_counter[0] ; VGA_controller:vga|VGA_BLANK_N  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 3.678      ;
; 36.215 ; VGA_controller:vga|h_counter[7] ; VGA_controller:vga|VGA_VS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 3.690      ;
; 36.237 ; VGA_controller:vga|v_counter[8] ; VGA_controller:vga|VGA_VS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 3.670      ;
; 36.289 ; VGA_controller:vga|h_counter[4] ; VGA_controller:vga|VGA_BLANK_N  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 3.592      ;
; 36.330 ; VGA_controller:vga|h_counter[6] ; VGA_controller:vga|VGA_BLANK_N  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 3.554      ;
; 36.390 ; VGA_controller:vga|h_counter[8] ; VGA_controller:vga|VGA_VS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 3.514      ;
; 36.450 ; VGA_controller:vga|v_counter[9] ; VGA_controller:vga|VGA_VS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 3.458      ;
; 36.503 ; VGA_controller:vga|h_counter[7] ; VGA_controller:vga|VGA_BLANK_N  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 3.378      ;
; 36.575 ; VGA_controller:vga|h_counter[9] ; VGA_controller:vga|VGA_VS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 3.333      ;
; 36.575 ; VGA_controller:vga|v_counter[3] ; VGA_controller:vga|VGA_BLANK_N  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 3.309      ;
; 36.614 ; VGA_controller:vga|v_counter[2] ; VGA_controller:vga|VGA_BLANK_N  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 3.268      ;
; 36.630 ; VGA_controller:vga|v_counter[5] ; VGA_controller:vga|VGA_BLANK_N  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 3.252      ;
; 36.670 ; VGA_controller:vga|h_counter[8] ; VGA_controller:vga|VGA_BLANK_N  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 3.210      ;
; 36.693 ; VGA_controller:vga|v_counter[4] ; VGA_controller:vga|VGA_BLANK_N  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 3.189      ;
; 36.713 ; VGA_controller:vga|v_counter[1] ; VGA_controller:vga|v_counter[2] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 3.232      ;
; 36.758 ; VGA_controller:vga|v_counter[6] ; VGA_controller:vga|VGA_BLANK_N  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 3.126      ;
; 36.787 ; VGA_controller:vga|v_counter[7] ; VGA_controller:vga|VGA_BLANK_N  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 3.096      ;
; 36.802 ; VGA_controller:vga|h_counter[1] ; VGA_controller:vga|VGA_HS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 3.090      ;
; 36.810 ; VGA_controller:vga|v_counter[0] ; VGA_controller:vga|v_counter[2] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 3.138      ;
; 36.854 ; VGA_controller:vga|h_counter[9] ; VGA_controller:vga|VGA_BLANK_N  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 3.030      ;
; 36.937 ; VGA_controller:vga|h_counter[5] ; VGA_controller:vga|VGA_HS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 2.962      ;
; 36.954 ; VGA_controller:vga|h_counter[3] ; VGA_controller:vga|VGA_HS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 2.939      ;
; 37.034 ; VGA_controller:vga|v_counter[1] ; VGA_controller:vga|v_counter[3] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 2.909      ;
; 37.039 ; VGA_controller:vga|v_counter[8] ; VGA_controller:vga|VGA_BLANK_N  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.844      ;
; 37.120 ; VGA_controller:vga|v_counter[1] ; VGA_controller:vga|v_counter[9] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 2.823      ;
; 37.131 ; VGA_controller:vga|v_counter[0] ; VGA_controller:vga|v_counter[3] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 2.815      ;
; 37.169 ; VGA_controller:vga|v_counter[1] ; VGA_controller:vga|v_counter[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 2.774      ;
; 37.187 ; VGA_controller:vga|h_counter[2] ; VGA_controller:vga|VGA_HS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 2.708      ;
; 37.189 ; VGA_controller:vga|h_counter[0] ; VGA_controller:vga|VGA_HS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 2.706      ;
; 37.206 ; VGA_controller:vga|h_counter[6] ; VGA_controller:vga|VGA_HS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 2.693      ;
; 37.217 ; VGA_controller:vga|v_counter[0] ; VGA_controller:vga|v_counter[9] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 2.729      ;
; 37.224 ; VGA_controller:vga|h_counter[1] ; VGA_controller:vga|v_counter[3] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 2.715      ;
; 37.225 ; VGA_controller:vga|h_counter[1] ; VGA_controller:vga|v_counter[9] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 2.714      ;
; 37.234 ; VGA_controller:vga|v_counter[9] ; VGA_controller:vga|VGA_BLANK_N  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.650      ;
; 37.259 ; VGA_controller:vga|h_counter[4] ; VGA_controller:vga|VGA_HS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 2.637      ;
; 37.266 ; VGA_controller:vga|v_counter[0] ; VGA_controller:vga|v_counter[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 2.680      ;
; 37.274 ; VGA_controller:vga|h_counter[7] ; VGA_controller:vga|VGA_HS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 2.622      ;
; 37.324 ; VGA_controller:vga|h_counter[1] ; VGA_controller:vga|v_counter[6] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 2.615      ;
; 37.327 ; VGA_controller:vga|h_counter[1] ; VGA_controller:vga|v_counter[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 2.612      ;
; 37.341 ; VGA_controller:vga|h_counter[1] ; VGA_controller:vga|h_counter[9] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 2.598      ;
; 37.346 ; VGA_controller:vga|h_counter[1] ; VGA_controller:vga|h_counter[5] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 2.593      ;
; 37.376 ; VGA_controller:vga|h_counter[3] ; VGA_controller:vga|v_counter[3] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 2.564      ;
; 37.376 ; VGA_controller:vga|h_counter[5] ; VGA_controller:vga|v_counter[3] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 2.570      ;
; 37.377 ; VGA_controller:vga|h_counter[3] ; VGA_controller:vga|v_counter[9] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 2.563      ;
; 37.377 ; VGA_controller:vga|h_counter[5] ; VGA_controller:vga|v_counter[9] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 2.569      ;
; 37.464 ; VGA_controller:vga|h_counter[1] ; VGA_controller:vga|v_counter[7] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 2.476      ;
; 37.464 ; VGA_controller:vga|h_counter[1] ; VGA_controller:vga|v_counter[8] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 2.476      ;
; 37.473 ; VGA_controller:vga|v_counter[3] ; VGA_controller:vga|v_counter[2] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.475      ;
; 37.476 ; VGA_controller:vga|h_counter[3] ; VGA_controller:vga|v_counter[6] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 2.464      ;
; 37.476 ; VGA_controller:vga|h_counter[5] ; VGA_controller:vga|v_counter[6] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 2.470      ;
; 37.479 ; VGA_controller:vga|h_counter[3] ; VGA_controller:vga|v_counter[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 2.461      ;
; 37.479 ; VGA_controller:vga|h_counter[5] ; VGA_controller:vga|v_counter[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 2.467      ;
; 37.493 ; VGA_controller:vga|h_counter[3] ; VGA_controller:vga|h_counter[9] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 2.447      ;
; 37.493 ; VGA_controller:vga|h_counter[5] ; VGA_controller:vga|h_counter[9] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 2.453      ;
; 37.498 ; VGA_controller:vga|h_counter[3] ; VGA_controller:vga|h_counter[5] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 2.442      ;
; 37.498 ; VGA_controller:vga|h_counter[5] ; VGA_controller:vga|h_counter[5] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 2.448      ;
; 37.511 ; VGA_controller:vga|h_counter[1] ; VGA_controller:vga|v_counter[1] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 2.431      ;
; 37.512 ; VGA_controller:vga|v_counter[2] ; VGA_controller:vga|v_counter[2] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 2.434      ;
; 37.528 ; VGA_controller:vga|v_counter[5] ; VGA_controller:vga|v_counter[2] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 2.418      ;
; 37.585 ; VGA_controller:vga|h_counter[1] ; VGA_controller:vga|v_counter[2] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 2.356      ;
; 37.586 ; VGA_controller:vga|h_counter[1] ; VGA_controller:vga|v_counter[5] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 2.355      ;
; 37.586 ; VGA_controller:vga|h_counter[1] ; VGA_controller:vga|v_counter[4] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 2.355      ;
; 37.591 ; VGA_controller:vga|v_counter[4] ; VGA_controller:vga|v_counter[2] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 2.355      ;
; 37.609 ; VGA_controller:vga|h_counter[2] ; VGA_controller:vga|v_counter[3] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 2.333      ;
; 37.610 ; VGA_controller:vga|h_counter[2] ; VGA_controller:vga|v_counter[9] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 2.332      ;
; 37.611 ; VGA_controller:vga|h_counter[0] ; VGA_controller:vga|v_counter[3] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 2.331      ;
; 37.612 ; VGA_controller:vga|h_counter[0] ; VGA_controller:vga|v_counter[9] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 2.330      ;
; 37.616 ; VGA_controller:vga|h_counter[3] ; VGA_controller:vga|v_counter[7] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 2.325      ;
; 37.616 ; VGA_controller:vga|h_counter[3] ; VGA_controller:vga|v_counter[8] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 2.325      ;
; 37.616 ; VGA_controller:vga|h_counter[5] ; VGA_controller:vga|v_counter[7] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 2.331      ;
; 37.616 ; VGA_controller:vga|h_counter[5] ; VGA_controller:vga|v_counter[8] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 2.331      ;
; 37.619 ; VGA_controller:vga|h_counter[8] ; VGA_controller:vga|VGA_HS       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 2.276      ;
; 37.656 ; VGA_controller:vga|v_counter[6] ; VGA_controller:vga|v_counter[2] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.292      ;
; 37.663 ; VGA_controller:vga|h_counter[3] ; VGA_controller:vga|v_counter[1] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 2.280      ;
; 37.663 ; VGA_controller:vga|h_counter[5] ; VGA_controller:vga|v_counter[1] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.286      ;
; 37.685 ; VGA_controller:vga|v_counter[7] ; VGA_controller:vga|v_counter[2] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 2.262      ;
; 37.698 ; VGA_controller:vga|h_counter[4] ; VGA_controller:vga|v_counter[3] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 2.245      ;
; 37.699 ; VGA_controller:vga|h_counter[4] ; VGA_controller:vga|v_counter[9] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 2.244      ;
; 37.707 ; VGA_controller:vga|v_counter[1] ; VGA_controller:vga|v_counter[4] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 2.238      ;
+--------+---------------------------------+---------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'reset_clk'                                                                                                          ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; 0.180 ; increment_write:iw|v_counter[7] ; increment_write:iw|v_counter[7] ; reset_clk    ; reset_clk   ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; increment_write:iw|v_counter[9] ; increment_write:iw|v_counter[9] ; reset_clk    ; reset_clk   ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; increment_write:iw|v_counter[4] ; increment_write:iw|v_counter[4] ; reset_clk    ; reset_clk   ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; increment_write:iw|v_counter[1] ; increment_write:iw|v_counter[1] ; reset_clk    ; reset_clk   ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; increment_write:iw|v_counter[5] ; increment_write:iw|v_counter[5] ; reset_clk    ; reset_clk   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; increment_write:iw|v_counter[6] ; increment_write:iw|v_counter[6] ; reset_clk    ; reset_clk   ; 0.000        ; 0.042      ; 0.307      ;
; 0.285 ; increment_write:iw|h_counter[1] ; increment_write:iw|h_counter[1] ; reset_clk    ; reset_clk   ; 0.000        ; 0.043      ; 0.412      ;
; 0.286 ; increment_write:iw|h_counter[5] ; increment_write:iw|h_counter[5] ; reset_clk    ; reset_clk   ; 0.000        ; 0.043      ; 0.413      ;
; 0.286 ; increment_write:iw|h_counter[3] ; increment_write:iw|h_counter[3] ; reset_clk    ; reset_clk   ; 0.000        ; 0.043      ; 0.413      ;
; 0.287 ; increment_write:iw|h_counter[4] ; increment_write:iw|h_counter[4] ; reset_clk    ; reset_clk   ; 0.000        ; 0.043      ; 0.414      ;
; 0.298 ; increment_write:iw|h_counter[0] ; increment_write:iw|h_counter[0] ; reset_clk    ; reset_clk   ; 0.000        ; 0.043      ; 0.425      ;
; 0.355 ; increment_write:iw|h_counter[8] ; increment_write:iw|h_counter[8] ; reset_clk    ; reset_clk   ; 0.000        ; 0.043      ; 0.482      ;
; 0.355 ; increment_write:iw|h_counter[6] ; increment_write:iw|h_counter[6] ; reset_clk    ; reset_clk   ; 0.000        ; 0.043      ; 0.482      ;
; 0.356 ; increment_write:iw|h_counter[2] ; increment_write:iw|h_counter[2] ; reset_clk    ; reset_clk   ; 0.000        ; 0.043      ; 0.483      ;
; 0.434 ; increment_write:iw|h_counter[1] ; increment_write:iw|h_counter[2] ; reset_clk    ; reset_clk   ; 0.000        ; 0.043      ; 0.561      ;
; 0.435 ; increment_write:iw|h_counter[3] ; increment_write:iw|h_counter[4] ; reset_clk    ; reset_clk   ; 0.000        ; 0.043      ; 0.562      ;
; 0.435 ; increment_write:iw|h_counter[5] ; increment_write:iw|h_counter[6] ; reset_clk    ; reset_clk   ; 0.000        ; 0.043      ; 0.562      ;
; 0.437 ; increment_write:iw|h_counter[7] ; increment_write:iw|h_counter[8] ; reset_clk    ; reset_clk   ; 0.000        ; 0.043      ; 0.564      ;
; 0.445 ; increment_write:iw|h_counter[0] ; increment_write:iw|h_counter[1] ; reset_clk    ; reset_clk   ; 0.000        ; 0.043      ; 0.572      ;
; 0.445 ; increment_write:iw|h_counter[4] ; increment_write:iw|h_counter[5] ; reset_clk    ; reset_clk   ; 0.000        ; 0.043      ; 0.572      ;
; 0.448 ; increment_write:iw|h_counter[0] ; increment_write:iw|h_counter[2] ; reset_clk    ; reset_clk   ; 0.000        ; 0.043      ; 0.575      ;
; 0.448 ; increment_write:iw|h_counter[4] ; increment_write:iw|h_counter[6] ; reset_clk    ; reset_clk   ; 0.000        ; 0.043      ; 0.575      ;
; 0.497 ; increment_write:iw|h_counter[1] ; increment_write:iw|h_counter[3] ; reset_clk    ; reset_clk   ; 0.000        ; 0.043      ; 0.624      ;
; 0.498 ; increment_write:iw|h_counter[3] ; increment_write:iw|h_counter[5] ; reset_clk    ; reset_clk   ; 0.000        ; 0.043      ; 0.625      ;
; 0.500 ; increment_write:iw|h_counter[1] ; increment_write:iw|h_counter[4] ; reset_clk    ; reset_clk   ; 0.000        ; 0.043      ; 0.627      ;
; 0.501 ; increment_write:iw|h_counter[5] ; increment_write:iw|h_counter[8] ; reset_clk    ; reset_clk   ; 0.000        ; 0.043      ; 0.628      ;
; 0.501 ; increment_write:iw|h_counter[3] ; increment_write:iw|h_counter[6] ; reset_clk    ; reset_clk   ; 0.000        ; 0.043      ; 0.628      ;
; 0.510 ; increment_write:iw|v_counter[8] ; increment_write:iw|v_counter[8] ; reset_clk    ; reset_clk   ; 0.000        ; 0.042      ; 0.636      ;
; 0.511 ; increment_write:iw|h_counter[0] ; increment_write:iw|h_counter[3] ; reset_clk    ; reset_clk   ; 0.000        ; 0.043      ; 0.638      ;
; 0.514 ; increment_write:iw|h_counter[2] ; increment_write:iw|h_counter[3] ; reset_clk    ; reset_clk   ; 0.000        ; 0.043      ; 0.641      ;
; 0.514 ; increment_write:iw|h_counter[0] ; increment_write:iw|h_counter[4] ; reset_clk    ; reset_clk   ; 0.000        ; 0.043      ; 0.641      ;
; 0.514 ; increment_write:iw|h_counter[4] ; increment_write:iw|h_counter[8] ; reset_clk    ; reset_clk   ; 0.000        ; 0.043      ; 0.641      ;
; 0.516 ; increment_write:iw|h_counter[6] ; increment_write:iw|h_counter[8] ; reset_clk    ; reset_clk   ; 0.000        ; 0.043      ; 0.643      ;
; 0.517 ; increment_write:iw|h_counter[2] ; increment_write:iw|h_counter[4] ; reset_clk    ; reset_clk   ; 0.000        ; 0.043      ; 0.644      ;
; 0.522 ; increment_write:iw|h_counter[7] ; increment_write:iw|h_counter[7] ; reset_clk    ; reset_clk   ; 0.000        ; 0.043      ; 0.649      ;
; 0.559 ; increment_write:iw|v_counter[0] ; increment_write:iw|v_counter[0] ; reset_clk    ; reset_clk   ; 0.000        ; 0.042      ; 0.685      ;
; 0.563 ; increment_write:iw|h_counter[1] ; increment_write:iw|h_counter[5] ; reset_clk    ; reset_clk   ; 0.000        ; 0.043      ; 0.690      ;
; 0.566 ; increment_write:iw|h_counter[1] ; increment_write:iw|h_counter[6] ; reset_clk    ; reset_clk   ; 0.000        ; 0.043      ; 0.693      ;
; 0.567 ; increment_write:iw|h_counter[3] ; increment_write:iw|h_counter[8] ; reset_clk    ; reset_clk   ; 0.000        ; 0.043      ; 0.694      ;
; 0.577 ; increment_write:iw|h_counter[0] ; increment_write:iw|h_counter[5] ; reset_clk    ; reset_clk   ; 0.000        ; 0.043      ; 0.704      ;
; 0.580 ; increment_write:iw|h_counter[2] ; increment_write:iw|h_counter[5] ; reset_clk    ; reset_clk   ; 0.000        ; 0.043      ; 0.707      ;
; 0.580 ; increment_write:iw|h_counter[0] ; increment_write:iw|h_counter[6] ; reset_clk    ; reset_clk   ; 0.000        ; 0.043      ; 0.707      ;
; 0.583 ; increment_write:iw|h_counter[9] ; increment_write:iw|h_counter[7] ; reset_clk    ; reset_clk   ; 0.000        ; 0.043      ; 0.710      ;
; 0.583 ; increment_write:iw|h_counter[2] ; increment_write:iw|h_counter[6] ; reset_clk    ; reset_clk   ; 0.000        ; 0.043      ; 0.710      ;
; 0.632 ; increment_write:iw|h_counter[1] ; increment_write:iw|h_counter[8] ; reset_clk    ; reset_clk   ; 0.000        ; 0.043      ; 0.759      ;
; 0.646 ; increment_write:iw|h_counter[0] ; increment_write:iw|h_counter[8] ; reset_clk    ; reset_clk   ; 0.000        ; 0.043      ; 0.773      ;
; 0.649 ; increment_write:iw|h_counter[2] ; increment_write:iw|h_counter[8] ; reset_clk    ; reset_clk   ; 0.000        ; 0.043      ; 0.776      ;
; 0.652 ; increment_write:iw|h_counter[8] ; increment_write:iw|h_counter[7] ; reset_clk    ; reset_clk   ; 0.000        ; 0.043      ; 0.779      ;
; 0.732 ; increment_write:iw|h_counter[5] ; increment_write:iw|h_counter[7] ; reset_clk    ; reset_clk   ; 0.000        ; 0.043      ; 0.859      ;
; 0.745 ; increment_write:iw|h_counter[4] ; increment_write:iw|h_counter[7] ; reset_clk    ; reset_clk   ; 0.000        ; 0.043      ; 0.872      ;
; 0.747 ; increment_write:iw|h_counter[6] ; increment_write:iw|h_counter[7] ; reset_clk    ; reset_clk   ; 0.000        ; 0.043      ; 0.874      ;
; 0.750 ; increment_write:iw|h_counter[9] ; increment_write:iw|h_counter[9] ; reset_clk    ; reset_clk   ; 0.000        ; 0.042      ; 0.876      ;
; 0.790 ; increment_write:iw|v_counter[2] ; increment_write:iw|v_counter[5] ; reset_clk    ; reset_clk   ; 0.000        ; 0.042      ; 0.916      ;
; 0.798 ; increment_write:iw|h_counter[3] ; increment_write:iw|h_counter[7] ; reset_clk    ; reset_clk   ; 0.000        ; 0.043      ; 0.925      ;
; 0.834 ; increment_write:iw|v_counter[3] ; increment_write:iw|v_counter[5] ; reset_clk    ; reset_clk   ; 0.000        ; 0.042      ; 0.960      ;
; 0.845 ; increment_write:iw|v_counter[5] ; increment_write:iw|v_counter[6] ; reset_clk    ; reset_clk   ; 0.000        ; 0.042      ; 0.971      ;
; 0.863 ; increment_write:iw|h_counter[1] ; increment_write:iw|h_counter[7] ; reset_clk    ; reset_clk   ; 0.000        ; 0.043      ; 0.990      ;
; 0.869 ; increment_write:iw|v_counter[2] ; increment_write:iw|v_counter[6] ; reset_clk    ; reset_clk   ; 0.000        ; 0.042      ; 0.995      ;
; 0.876 ; increment_write:iw|v_counter[4] ; increment_write:iw|v_counter[5] ; reset_clk    ; reset_clk   ; 0.000        ; 0.042      ; 1.002      ;
; 0.877 ; increment_write:iw|h_counter[0] ; increment_write:iw|h_counter[7] ; reset_clk    ; reset_clk   ; 0.000        ; 0.043      ; 1.004      ;
; 0.880 ; increment_write:iw|h_counter[2] ; increment_write:iw|h_counter[7] ; reset_clk    ; reset_clk   ; 0.000        ; 0.043      ; 1.007      ;
; 0.890 ; increment_write:iw|v_counter[0] ; increment_write:iw|v_counter[1] ; reset_clk    ; reset_clk   ; 0.000        ; 0.043      ; 1.017      ;
; 0.902 ; increment_write:iw|v_counter[3] ; increment_write:iw|v_counter[3] ; reset_clk    ; reset_clk   ; 0.000        ; 0.042      ; 1.028      ;
; 0.908 ; increment_write:iw|v_counter[1] ; increment_write:iw|v_counter[5] ; reset_clk    ; reset_clk   ; 0.000        ; 0.042      ; 1.034      ;
; 0.908 ; increment_write:iw|v_counter[2] ; increment_write:iw|v_counter[4] ; reset_clk    ; reset_clk   ; 0.000        ; 0.043      ; 1.035      ;
; 0.911 ; increment_write:iw|h_counter[9] ; increment_write:iw|v_counter[4] ; reset_clk    ; reset_clk   ; 0.000        ; 0.044      ; 1.039      ;
; 0.911 ; increment_write:iw|h_counter[9] ; increment_write:iw|v_counter[1] ; reset_clk    ; reset_clk   ; 0.000        ; 0.044      ; 1.039      ;
; 0.912 ; increment_write:iw|h_counter[7] ; increment_write:iw|v_counter[7] ; reset_clk    ; reset_clk   ; 0.000        ; 0.044      ; 1.040      ;
; 0.913 ; increment_write:iw|v_counter[3] ; increment_write:iw|v_counter[6] ; reset_clk    ; reset_clk   ; 0.000        ; 0.042      ; 1.039      ;
; 0.916 ; increment_write:iw|h_counter[9] ; increment_write:iw|v_counter[9] ; reset_clk    ; reset_clk   ; 0.000        ; 0.044      ; 1.044      ;
; 0.916 ; increment_write:iw|h_counter[7] ; increment_write:iw|v_counter[5] ; reset_clk    ; reset_clk   ; 0.000        ; 0.043      ; 1.043      ;
; 0.916 ; increment_write:iw|h_counter[7] ; increment_write:iw|v_counter[6] ; reset_clk    ; reset_clk   ; 0.000        ; 0.043      ; 1.043      ;
; 0.939 ; increment_write:iw|v_counter[0] ; increment_write:iw|v_counter[5] ; reset_clk    ; reset_clk   ; 0.000        ; 0.042      ; 1.065      ;
; 0.945 ; increment_write:iw|v_counter[9] ; increment_write:iw|v_counter[6] ; reset_clk    ; reset_clk   ; 0.000        ; 0.042      ; 1.071      ;
; 0.946 ; increment_write:iw|v_counter[9] ; increment_write:iw|v_counter[5] ; reset_clk    ; reset_clk   ; 0.000        ; 0.042      ; 1.072      ;
; 0.952 ; increment_write:iw|v_counter[3] ; increment_write:iw|v_counter[4] ; reset_clk    ; reset_clk   ; 0.000        ; 0.043      ; 1.079      ;
; 0.952 ; increment_write:iw|h_counter[9] ; increment_write:iw|v_counter[7] ; reset_clk    ; reset_clk   ; 0.000        ; 0.044      ; 1.080      ;
; 0.955 ; increment_write:iw|v_counter[4] ; increment_write:iw|v_counter[6] ; reset_clk    ; reset_clk   ; 0.000        ; 0.042      ; 1.081      ;
; 0.956 ; increment_write:iw|h_counter[9] ; increment_write:iw|v_counter[5] ; reset_clk    ; reset_clk   ; 0.000        ; 0.043      ; 1.083      ;
; 0.956 ; increment_write:iw|h_counter[9] ; increment_write:iw|v_counter[6] ; reset_clk    ; reset_clk   ; 0.000        ; 0.043      ; 1.083      ;
; 0.957 ; increment_write:iw|h_counter[8] ; increment_write:iw|h_counter[9] ; reset_clk    ; reset_clk   ; 0.000        ; 0.042      ; 1.083      ;
; 0.958 ; increment_write:iw|v_counter[6] ; increment_write:iw|v_counter[7] ; reset_clk    ; reset_clk   ; 0.000        ; 0.043      ; 1.085      ;
; 0.960 ; increment_write:iw|h_counter[8] ; increment_write:iw|v_counter[4] ; reset_clk    ; reset_clk   ; 0.000        ; 0.044      ; 1.088      ;
; 0.960 ; increment_write:iw|h_counter[8] ; increment_write:iw|v_counter[1] ; reset_clk    ; reset_clk   ; 0.000        ; 0.044      ; 1.088      ;
; 0.965 ; increment_write:iw|h_counter[8] ; increment_write:iw|v_counter[9] ; reset_clk    ; reset_clk   ; 0.000        ; 0.044      ; 1.093      ;
; 0.980 ; increment_write:iw|h_counter[4] ; increment_write:iw|v_counter[9] ; reset_clk    ; reset_clk   ; 0.000        ; 0.044      ; 1.108      ;
; 0.985 ; increment_write:iw|h_counter[7] ; increment_write:iw|h_counter[9] ; reset_clk    ; reset_clk   ; 0.000        ; 0.042      ; 1.111      ;
; 0.987 ; increment_write:iw|v_counter[1] ; increment_write:iw|v_counter[6] ; reset_clk    ; reset_clk   ; 0.000        ; 0.042      ; 1.113      ;
; 0.989 ; increment_write:iw|h_counter[4] ; increment_write:iw|v_counter[4] ; reset_clk    ; reset_clk   ; 0.000        ; 0.044      ; 1.117      ;
; 0.990 ; increment_write:iw|h_counter[4] ; increment_write:iw|v_counter[1] ; reset_clk    ; reset_clk   ; 0.000        ; 0.044      ; 1.118      ;
; 0.992 ; increment_write:iw|h_counter[7] ; increment_write:iw|v_counter[4] ; reset_clk    ; reset_clk   ; 0.000        ; 0.044      ; 1.120      ;
; 0.992 ; increment_write:iw|h_counter[7] ; increment_write:iw|v_counter[1] ; reset_clk    ; reset_clk   ; 0.000        ; 0.044      ; 1.120      ;
; 0.997 ; increment_write:iw|h_counter[7] ; increment_write:iw|v_counter[9] ; reset_clk    ; reset_clk   ; 0.000        ; 0.044      ; 1.125      ;
; 1.008 ; increment_write:iw|v_counter[5] ; increment_write:iw|v_counter[7] ; reset_clk    ; reset_clk   ; 0.000        ; 0.043      ; 1.135      ;
; 1.018 ; increment_write:iw|v_counter[0] ; increment_write:iw|v_counter[6] ; reset_clk    ; reset_clk   ; 0.000        ; 0.042      ; 1.144      ;
; 1.023 ; increment_write:iw|v_counter[2] ; increment_write:iw|v_counter[2] ; reset_clk    ; reset_clk   ; 0.000        ; 0.042      ; 1.149      ;
; 1.026 ; increment_write:iw|v_counter[1] ; increment_write:iw|v_counter[4] ; reset_clk    ; reset_clk   ; 0.000        ; 0.043      ; 1.153      ;
; 1.030 ; increment_write:iw|v_counter[9] ; increment_write:iw|v_counter[7] ; reset_clk    ; reset_clk   ; 0.000        ; 0.043      ; 1.157      ;
; 1.032 ; increment_write:iw|v_counter[2] ; increment_write:iw|v_counter[7] ; reset_clk    ; reset_clk   ; 0.000        ; 0.043      ; 1.159      ;
; 1.043 ; increment_write:iw|h_counter[5] ; increment_write:iw|v_counter[9] ; reset_clk    ; reset_clk   ; 0.000        ; 0.044      ; 1.171      ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'vga_clk_instance|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                        ;
+-------+---------------------------------+---------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.182 ; VGA_controller:vga|v_counter[0] ; VGA_controller:vga|v_counter[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; VGA_controller:vga|v_counter[2] ; VGA_controller:vga|v_counter[2] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; VGA_controller:vga|v_counter[7] ; VGA_controller:vga|v_counter[7] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; VGA_controller:vga|v_counter[8] ; VGA_controller:vga|v_counter[8] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; VGA_controller:vga|v_counter[6] ; VGA_controller:vga|v_counter[6] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; VGA_controller:vga|v_counter[5] ; VGA_controller:vga|v_counter[5] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; VGA_controller:vga|v_counter[4] ; VGA_controller:vga|v_counter[4] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; VGA_controller:vga|v_counter[1] ; VGA_controller:vga|v_counter[1] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.370 ; VGA_controller:vga|v_counter[3] ; VGA_controller:vga|v_counter[3] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.495      ;
; 0.484 ; VGA_controller:vga|h_counter[0] ; VGA_controller:vga|h_counter[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.609      ;
; 0.522 ; VGA_controller:vga|h_counter[2] ; VGA_controller:vga|h_counter[2] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.647      ;
; 0.530 ; VGA_controller:vga|v_counter[9] ; VGA_controller:vga|v_counter[9] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.655      ;
; 0.575 ; VGA_controller:vga|h_counter[8] ; VGA_controller:vga|h_counter[8] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.700      ;
; 0.605 ; VGA_controller:vga|h_counter[7] ; VGA_controller:vga|h_counter[7] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.730      ;
; 0.616 ; VGA_controller:vga|v_counter[7] ; VGA_controller:vga|v_counter[8] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.741      ;
; 0.624 ; VGA_controller:vga|h_counter[0] ; VGA_controller:vga|h_counter[2] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.749      ;
; 0.657 ; VGA_controller:vga|h_counter[4] ; VGA_controller:vga|h_counter[4] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.782      ;
; 0.695 ; VGA_controller:vga|v_counter[6] ; VGA_controller:vga|v_counter[7] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.821      ;
; 0.700 ; VGA_controller:vga|v_counter[6] ; VGA_controller:vga|v_counter[8] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.826      ;
; 0.708 ; VGA_controller:vga|h_counter[9] ; VGA_controller:vga|h_counter[9] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.833      ;
; 0.749 ; VGA_controller:vga|v_counter[4] ; VGA_controller:vga|v_counter[7] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.873      ;
; 0.754 ; VGA_controller:vga|v_counter[4] ; VGA_controller:vga|v_counter[8] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.878      ;
; 0.756 ; VGA_controller:vga|v_counter[5] ; VGA_controller:vga|v_counter[7] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.880      ;
; 0.761 ; VGA_controller:vga|v_counter[5] ; VGA_controller:vga|v_counter[8] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.885      ;
; 0.788 ; VGA_controller:vga|h_counter[7] ; VGA_controller:vga|h_counter[8] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.914      ;
; 0.797 ; VGA_controller:vga|h_counter[8] ; VGA_controller:vga|h_counter[9] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.918      ;
; 0.813 ; VGA_controller:vga|v_counter[3] ; VGA_controller:vga|v_counter[7] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.939      ;
; 0.818 ; VGA_controller:vga|v_counter[3] ; VGA_controller:vga|v_counter[8] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.944      ;
; 0.821 ; VGA_controller:vga|h_counter[4] ; VGA_controller:vga|h_counter[7] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.946      ;
; 0.821 ; VGA_controller:vga|h_counter[2] ; VGA_controller:vga|h_counter[4] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.945      ;
; 0.828 ; VGA_controller:vga|v_counter[2] ; VGA_controller:vga|v_counter[7] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.952      ;
; 0.828 ; VGA_controller:vga|h_counter[0] ; VGA_controller:vga|h_counter[4] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.952      ;
; 0.833 ; VGA_controller:vga|v_counter[2] ; VGA_controller:vga|v_counter[8] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.957      ;
; 0.845 ; VGA_controller:vga|h_counter[0] ; VGA_controller:vga|h_counter[1] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.973      ;
; 0.858 ; VGA_controller:vga|h_counter[4] ; VGA_controller:vga|h_counter[8] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.984      ;
; 0.861 ; VGA_controller:vga|h_counter[6] ; VGA_controller:vga|h_counter[7] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.989      ;
; 0.867 ; VGA_controller:vga|h_counter[4] ; VGA_controller:vga|h_counter[5] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.989      ;
; 0.869 ; VGA_controller:vga|v_counter[4] ; VGA_controller:vga|v_counter[6] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.992      ;
; 0.876 ; VGA_controller:vga|v_counter[5] ; VGA_controller:vga|v_counter[6] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.999      ;
; 0.890 ; VGA_controller:vga|h_counter[2] ; VGA_controller:vga|h_counter[7] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.014      ;
; 0.891 ; VGA_controller:vga|h_counter[3] ; VGA_controller:vga|h_counter[3] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.016      ;
; 0.891 ; VGA_controller:vga|v_counter[4] ; VGA_controller:vga|v_counter[5] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.016      ;
; 0.895 ; VGA_controller:vga|h_counter[2] ; VGA_controller:vga|h_counter[3] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.022      ;
; 0.897 ; VGA_controller:vga|h_counter[0] ; VGA_controller:vga|h_counter[7] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.021      ;
; 0.898 ; VGA_controller:vga|h_counter[6] ; VGA_controller:vga|h_counter[8] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.027      ;
; 0.899 ; VGA_controller:vga|h_counter[9] ; VGA_controller:vga|h_counter[8] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.028      ;
; 0.902 ; VGA_controller:vga|h_counter[0] ; VGA_controller:vga|h_counter[3] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.029      ;
; 0.906 ; VGA_controller:vga|h_counter[1] ; VGA_controller:vga|h_counter[2] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.028      ;
; 0.912 ; VGA_controller:vga|h_counter[6] ; VGA_controller:vga|h_counter[6] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.037      ;
; 0.915 ; VGA_controller:vga|h_counter[7] ; VGA_controller:vga|h_counter[9] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.037      ;
; 0.927 ; VGA_controller:vga|h_counter[2] ; VGA_controller:vga|h_counter[8] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.052      ;
; 0.933 ; VGA_controller:vga|v_counter[3] ; VGA_controller:vga|v_counter[6] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.058      ;
; 0.934 ; VGA_controller:vga|h_counter[0] ; VGA_controller:vga|h_counter[8] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.059      ;
; 0.936 ; VGA_controller:vga|h_counter[2] ; VGA_controller:vga|h_counter[5] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.057      ;
; 0.943 ; VGA_controller:vga|h_counter[0] ; VGA_controller:vga|h_counter[5] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.064      ;
; 0.948 ; VGA_controller:vga|v_counter[2] ; VGA_controller:vga|v_counter[6] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.071      ;
; 0.951 ; VGA_controller:vga|h_counter[5] ; VGA_controller:vga|h_counter[5] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.076      ;
; 0.955 ; VGA_controller:vga|v_counter[3] ; VGA_controller:vga|v_counter[5] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.082      ;
; 0.963 ; VGA_controller:vga|h_counter[3] ; VGA_controller:vga|h_counter[4] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.085      ;
; 0.967 ; VGA_controller:vga|h_counter[4] ; VGA_controller:vga|h_counter[6] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.089      ;
; 0.970 ; VGA_controller:vga|v_counter[2] ; VGA_controller:vga|v_counter[5] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.095      ;
; 0.980 ; VGA_controller:vga|v_counter[8] ; VGA_controller:vga|v_counter[9] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.104      ;
; 0.981 ; VGA_controller:vga|h_counter[1] ; VGA_controller:vga|h_counter[1] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.106      ;
; 0.985 ; VGA_controller:vga|h_counter[4] ; VGA_controller:vga|h_counter[9] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.107      ;
; 0.995 ; VGA_controller:vga|v_counter[3] ; VGA_controller:vga|v_counter[4] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.122      ;
; 1.010 ; VGA_controller:vga|v_counter[2] ; VGA_controller:vga|v_counter[4] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.135      ;
; 1.018 ; VGA_controller:vga|h_counter[8] ; VGA_controller:vga|v_counter[5] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.141      ;
; 1.018 ; VGA_controller:vga|h_counter[8] ; VGA_controller:vga|v_counter[4] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.141      ;
; 1.019 ; VGA_controller:vga|h_counter[8] ; VGA_controller:vga|v_counter[2] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.142      ;
; 1.025 ; VGA_controller:vga|h_counter[6] ; VGA_controller:vga|h_counter[9] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.150      ;
; 1.032 ; VGA_controller:vga|h_counter[3] ; VGA_controller:vga|h_counter[7] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.154      ;
; 1.034 ; VGA_controller:vga|v_counter[7] ; VGA_controller:vga|v_counter[9] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.158      ;
; 1.035 ; VGA_controller:vga|v_counter[4] ; VGA_controller:vga|v_counter[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.158      ;
; 1.036 ; VGA_controller:vga|h_counter[2] ; VGA_controller:vga|h_counter[6] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.157      ;
; 1.043 ; VGA_controller:vga|h_counter[0] ; VGA_controller:vga|h_counter[6] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.164      ;
; 1.045 ; VGA_controller:vga|v_counter[9] ; VGA_controller:vga|v_counter[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.170      ;
; 1.049 ; VGA_controller:vga|v_counter[2] ; VGA_controller:vga|v_counter[3] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.172      ;
; 1.051 ; VGA_controller:vga|h_counter[5] ; VGA_controller:vga|h_counter[7] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.179      ;
; 1.054 ; VGA_controller:vga|h_counter[2] ; VGA_controller:vga|h_counter[9] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.175      ;
; 1.055 ; VGA_controller:vga|h_counter[9] ; VGA_controller:vga|v_counter[5] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.182      ;
; 1.055 ; VGA_controller:vga|h_counter[9] ; VGA_controller:vga|v_counter[4] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.182      ;
; 1.056 ; VGA_controller:vga|h_counter[9] ; VGA_controller:vga|v_counter[2] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.183      ;
; 1.061 ; VGA_controller:vga|h_counter[0] ; VGA_controller:vga|h_counter[9] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.182      ;
; 1.069 ; VGA_controller:vga|h_counter[3] ; VGA_controller:vga|h_counter[8] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.192      ;
; 1.076 ; VGA_controller:vga|v_counter[7] ; VGA_controller:vga|v_counter[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.200      ;
; 1.078 ; VGA_controller:vga|h_counter[3] ; VGA_controller:vga|h_counter[5] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.197      ;
; 1.082 ; VGA_controller:vga|v_counter[4] ; VGA_controller:vga|v_counter[9] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.205      ;
; 1.084 ; VGA_controller:vga|h_counter[8] ; VGA_controller:vga|v_counter[1] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.208      ;
; 1.088 ; VGA_controller:vga|h_counter[5] ; VGA_controller:vga|h_counter[8] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.217      ;
; 1.110 ; VGA_controller:vga|h_counter[1] ; VGA_controller:vga|h_counter[4] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.231      ;
; 1.118 ; VGA_controller:vga|v_counter[6] ; VGA_controller:vga|v_counter[9] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.243      ;
; 1.119 ; VGA_controller:vga|h_counter[8] ; VGA_controller:vga|v_counter[8] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.241      ;
; 1.120 ; VGA_controller:vga|h_counter[8] ; VGA_controller:vga|v_counter[7] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.242      ;
; 1.121 ; VGA_controller:vga|h_counter[9] ; VGA_controller:vga|v_counter[1] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.249      ;
; 1.137 ; VGA_controller:vga|h_counter[0] ; VGA_controller:vga|v_counter[5] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.260      ;
; 1.137 ; VGA_controller:vga|h_counter[0] ; VGA_controller:vga|v_counter[4] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.260      ;
; 1.138 ; VGA_controller:vga|h_counter[0] ; VGA_controller:vga|v_counter[2] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.261      ;
; 1.139 ; VGA_controller:vga|v_counter[4] ; VGA_controller:vga|v_counter[3] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.262      ;
; 1.150 ; VGA_controller:vga|v_counter[8] ; VGA_controller:vga|v_counter[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.274      ;
; 1.156 ; VGA_controller:vga|h_counter[9] ; VGA_controller:vga|v_counter[8] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.282      ;
+-------+---------------------------------+---------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                    ;
+-------+---------------------------------+----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                                                                                  ; Launch Clock                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.367 ; increment_write:iw|h_counter[1] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a38~porta_address_reg0  ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.200      ; 0.701      ;
; 0.437 ; increment_write:iw|h_counter[3] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a38~porta_address_reg0  ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.200      ; 0.771      ;
; 0.448 ; increment_write:iw|h_counter[4] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a38~porta_address_reg0  ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.200      ; 0.782      ;
; 0.508 ; increment_write:iw|v_counter[7] ; y_ang_lut:yang|out[4]                                                                                    ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.585      ; 1.207      ;
; 0.509 ; increment_write:iw|v_counter[7] ; y_ang_lut:yang|out[5]                                                                                    ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.585      ; 1.208      ;
; 0.522 ; increment_write:iw|h_counter[6] ; x_ang_lut:xang|out[5]                                                                                    ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.586      ; 1.222      ;
; 0.527 ; increment_write:iw|h_counter[0] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a38~porta_address_reg0  ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.200      ; 0.861      ;
; 0.548 ; increment_write:iw|h_counter[7] ; x_ang_lut:xang|out[5]                                                                                    ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.586      ; 1.248      ;
; 0.562 ; increment_write:iw|h_counter[3] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a87~porta_address_reg0  ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.199      ; 0.895      ;
; 0.568 ; increment_write:iw|h_counter[6] ; x_ang_lut:xang|out[3]                                                                                    ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.586      ; 1.268      ;
; 0.580 ; increment_write:iw|h_counter[3] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a75~porta_address_reg0  ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.196      ; 0.910      ;
; 0.580 ; increment_write:iw|v_counter[7] ; y_ang_lut:yang|out[2]                                                                                    ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.584      ; 1.278      ;
; 0.583 ; increment_write:iw|h_counter[0] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a161~porta_address_reg0 ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.194      ; 0.911      ;
; 0.586 ; increment_write:iw|h_counter[4] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a87~porta_address_reg0  ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.199      ; 0.919      ;
; 0.592 ; increment_write:iw|h_counter[4] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a122~porta_address_reg0 ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.201      ; 0.927      ;
; 0.594 ; increment_write:iw|h_counter[7] ; x_ang_lut:xang|out[3]                                                                                    ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.586      ; 1.294      ;
; 0.599 ; increment_write:iw|h_counter[4] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a137~porta_address_reg0 ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.201      ; 0.934      ;
; 0.602 ; increment_write:iw|h_counter[4] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a75~porta_address_reg0  ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.196      ; 0.932      ;
; 0.602 ; increment_write:iw|h_counter[5] ; x_ang_lut:xang|out[5]                                                                                    ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.586      ; 1.302      ;
; 0.606 ; increment_write:iw|h_counter[3] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a161~porta_address_reg0 ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.194      ; 0.934      ;
; 0.607 ; increment_write:iw|h_counter[4] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a184~porta_address_reg0 ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.201      ; 0.942      ;
; 0.609 ; increment_write:iw|v_counter[6] ; y_ang_lut:yang|out[5]                                                                                    ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.585      ; 1.308      ;
; 0.613 ; increment_write:iw|h_counter[4] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a194~porta_address_reg0 ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.192      ; 0.939      ;
; 0.615 ; increment_write:iw|h_counter[4] ; x_ang_lut:xang|out[5]                                                                                    ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.586      ; 1.315      ;
; 0.616 ; increment_write:iw|h_counter[2] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a75~porta_address_reg0  ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.196      ; 0.946      ;
; 0.621 ; increment_write:iw|h_counter[4] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a39~porta_address_reg0  ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.192      ; 0.947      ;
; 0.621 ; increment_write:iw|h_counter[4] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a161~porta_address_reg0 ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.194      ; 0.949      ;
; 0.622 ; increment_write:iw|h_counter[2] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a184~porta_address_reg0 ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.201      ; 0.957      ;
; 0.626 ; increment_write:iw|h_counter[6] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a38~porta_address_reg0  ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.200      ; 0.960      ;
; 0.629 ; increment_write:iw|h_counter[2] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a39~porta_address_reg0  ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.192      ; 0.955      ;
; 0.643 ; increment_write:iw|h_counter[6] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a75~porta_address_reg0  ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.196      ; 0.973      ;
; 0.648 ; increment_write:iw|h_counter[5] ; x_ang_lut:xang|out[3]                                                                                    ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.586      ; 1.348      ;
; 0.659 ; increment_write:iw|v_counter[7] ; y_ang_lut:yang|out[3]                                                                                    ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.585      ; 1.358      ;
; 0.661 ; increment_write:iw|h_counter[4] ; x_ang_lut:xang|out[3]                                                                                    ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.586      ; 1.361      ;
; 0.663 ; increment_write:iw|v_counter[6] ; y_ang_lut:yang|out[4]                                                                                    ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.585      ; 1.362      ;
; 0.665 ; increment_write:iw|h_counter[2] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a38~porta_address_reg0  ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.200      ; 0.999      ;
; 0.666 ; increment_write:iw|h_counter[6] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a184~porta_address_reg0 ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.201      ; 1.001      ;
; 0.668 ; increment_write:iw|h_counter[3] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a83~porta_address_reg0  ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.199      ; 1.001      ;
; 0.668 ; increment_write:iw|h_counter[3] ; x_ang_lut:xang|out[5]                                                                                    ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.586      ; 1.368      ;
; 0.672 ; increment_write:iw|v_counter[7] ; y_ang_lut:yang|out[0]                                                                                    ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.783      ; 1.569      ;
; 0.674 ; increment_write:iw|h_counter[6] ; x_ang_lut:xang|out[4]                                                                                    ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.586      ; 1.374      ;
; 0.677 ; increment_write:iw|h_counter[6] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a137~porta_address_reg0 ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.201      ; 1.012      ;
; 0.678 ; increment_write:iw|h_counter[5] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a122~porta_address_reg0 ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.201      ; 1.013      ;
; 0.682 ; increment_write:iw|h_counter[5] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a95~porta_address_reg0  ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.198      ; 1.014      ;
; 0.683 ; increment_write:iw|h_counter[1] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a83~porta_address_reg0  ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.199      ; 1.016      ;
; 0.690 ; increment_write:iw|h_counter[9] ; x_ang_lut:xang|out[5]                                                                                    ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.586      ; 1.390      ;
; 0.693 ; increment_write:iw|h_counter[5] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a81~porta_address_reg0  ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.197      ; 1.024      ;
; 0.694 ; increment_write:iw|h_counter[1] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a75~porta_address_reg0  ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.196      ; 1.024      ;
; 0.699 ; increment_write:iw|h_counter[7] ; x_ang_lut:xang|out[4]                                                                                    ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.586      ; 1.399      ;
; 0.700 ; increment_write:iw|h_counter[1] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a184~porta_address_reg0 ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.201      ; 1.035      ;
; 0.700 ; increment_write:iw|v_counter[5] ; y_ang_lut:yang|out[4]                                                                                    ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.585      ; 1.399      ;
; 0.701 ; increment_write:iw|v_counter[5] ; y_ang_lut:yang|out[5]                                                                                    ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.585      ; 1.400      ;
; 0.706 ; increment_write:iw|h_counter[3] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a137~porta_address_reg0 ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.201      ; 1.041      ;
; 0.706 ; increment_write:iw|h_counter[5] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a38~porta_address_reg0  ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.200      ; 1.040      ;
; 0.707 ; increment_write:iw|h_counter[5] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a184~porta_address_reg0 ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.201      ; 1.042      ;
; 0.707 ; increment_write:iw|h_counter[1] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a39~porta_address_reg0  ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.192      ; 1.033      ;
; 0.707 ; increment_write:iw|h_counter[8] ; x_ang_lut:xang|out[5]                                                                                    ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.586      ; 1.407      ;
; 0.708 ; increment_write:iw|h_counter[0] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a75~porta_address_reg0  ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.196      ; 1.038      ;
; 0.714 ; increment_write:iw|h_counter[0] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a184~porta_address_reg0 ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.201      ; 1.049      ;
; 0.714 ; increment_write:iw|h_counter[3] ; x_ang_lut:xang|out[3]                                                                                    ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.586      ; 1.414      ;
; 0.715 ; increment_write:iw|h_counter[4] ; x_ang_lut:xang|out[4]                                                                                    ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.586      ; 1.415      ;
; 0.719 ; increment_write:iw|v_counter[4] ; y_ang_lut:yang|out[4]                                                                                    ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.585      ; 1.418      ;
; 0.720 ; increment_write:iw|v_counter[4] ; y_ang_lut:yang|out[5]                                                                                    ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.585      ; 1.419      ;
; 0.721 ; increment_write:iw|h_counter[3] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a184~porta_address_reg0 ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.201      ; 1.056      ;
; 0.721 ; increment_write:iw|h_counter[0] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a39~porta_address_reg0  ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.192      ; 1.047      ;
; 0.723 ; increment_write:iw|h_counter[5] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a75~porta_address_reg0  ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.196      ; 1.053      ;
; 0.726 ; increment_write:iw|v_counter[5] ; y_ang_lut:yang|out[0]                                                                                    ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.783      ; 1.623      ;
; 0.731 ; increment_write:iw|h_counter[0] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a194~porta_address_reg0 ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.192      ; 1.057      ;
; 0.731 ; increment_write:iw|h_counter[6] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a83~porta_address_reg0  ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.199      ; 1.064      ;
; 0.733 ; increment_write:iw|h_counter[1] ; x_ang_lut:xang|out[5]                                                                                    ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.586      ; 1.433      ;
; 0.734 ; increment_write:iw|h_counter[0] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a69~porta_address_reg0  ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.190      ; 1.058      ;
; 0.735 ; increment_write:iw|v_counter[6] ; y_ang_lut:yang|out[2]                                                                                    ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.584      ; 1.433      ;
; 0.737 ; increment_write:iw|v_counter[6] ; y_ang_lut:yang|out[3]                                                                                    ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.585      ; 1.436      ;
; 0.739 ; increment_write:iw|h_counter[9] ; x_ang_lut:xang|out[3]                                                                                    ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.586      ; 1.439      ;
; 0.740 ; increment_write:iw|h_counter[3] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a122~porta_address_reg0 ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.201      ; 1.075      ;
; 0.744 ; increment_write:iw|h_counter[2] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a137~porta_address_reg0 ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.201      ; 1.079      ;
; 0.746 ; increment_write:iw|h_counter[3] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a69~porta_address_reg0  ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.190      ; 1.070      ;
; 0.746 ; increment_write:iw|h_counter[9] ; x_ang_lut:xang|out[4]                                                                                    ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.586      ; 1.446      ;
; 0.747 ; increment_write:iw|h_counter[5] ; x_ang_lut:xang|out[4]                                                                                    ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.586      ; 1.447      ;
; 0.747 ; increment_write:iw|h_counter[0] ; x_ang_lut:xang|out[5]                                                                                    ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.586      ; 1.447      ;
; 0.749 ; increment_write:iw|h_counter[3] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a194~porta_address_reg0 ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.192      ; 1.075      ;
; 0.750 ; increment_write:iw|h_counter[1] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a122~porta_address_reg0 ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.201      ; 1.085      ;
; 0.750 ; increment_write:iw|h_counter[2] ; x_ang_lut:xang|out[5]                                                                                    ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.586      ; 1.450      ;
; 0.757 ; increment_write:iw|h_counter[5] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a137~porta_address_reg0 ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.201      ; 1.092      ;
; 0.758 ; increment_write:iw|h_counter[8] ; x_ang_lut:xang|out[4]                                                                                    ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.586      ; 1.458      ;
; 0.759 ; increment_write:iw|h_counter[8] ; x_ang_lut:xang|out[3]                                                                                    ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.586      ; 1.459      ;
; 0.762 ; increment_write:iw|h_counter[0] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a28~porta_address_reg0  ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.192      ; 1.088      ;
; 0.762 ; increment_write:iw|v_counter[5] ; y_ang_lut:yang|out[3]                                                                                    ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.585      ; 1.461      ;
; 0.769 ; increment_write:iw|h_counter[3] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a39~porta_address_reg0  ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.192      ; 1.095      ;
; 0.771 ; increment_write:iw|h_counter[3] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a180~porta_address_reg0 ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.182      ; 1.087      ;
; 0.771 ; increment_write:iw|h_counter[4] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a69~porta_address_reg0  ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.190      ; 1.095      ;
; 0.772 ; increment_write:iw|h_counter[0] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a180~porta_address_reg0 ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.182      ; 1.088      ;
; 0.772 ; increment_write:iw|h_counter[1] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a87~porta_address_reg0  ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.199      ; 1.105      ;
; 0.772 ; increment_write:iw|v_counter[5] ; y_ang_lut:yang|out[2]                                                                                    ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.584      ; 1.470      ;
; 0.778 ; increment_write:iw|h_counter[6] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a122~porta_address_reg0 ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.201      ; 1.113      ;
; 0.779 ; increment_write:iw|h_counter[1] ; x_ang_lut:xang|out[3]                                                                                    ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.586      ; 1.479      ;
; 0.780 ; increment_write:iw|v_counter[6] ; y_ang_lut:yang|out[0]                                                                                    ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.783      ; 1.677      ;
; 0.782 ; VGA_controller:vga|v_counter[7] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|address_reg_b[3]                  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.815      ; 2.751      ;
; 0.783 ; increment_write:iw|h_counter[2] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a69~porta_address_reg0  ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.190      ; 1.107      ;
; 0.787 ; increment_write:iw|h_counter[0] ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a87~porta_address_reg0  ; reset_clk                                                    ; CLOCK_50    ; 0.000        ; 0.199      ; 1.120      ;
+-------+---------------------------------+----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'reset_clk'                                                                ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reset_clk ; Rise       ; increment_write:iw|h_counter[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reset_clk ; Rise       ; increment_write:iw|h_counter[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reset_clk ; Rise       ; increment_write:iw|h_counter[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reset_clk ; Rise       ; increment_write:iw|h_counter[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reset_clk ; Rise       ; increment_write:iw|h_counter[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reset_clk ; Rise       ; increment_write:iw|h_counter[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reset_clk ; Rise       ; increment_write:iw|h_counter[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reset_clk ; Rise       ; increment_write:iw|h_counter[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reset_clk ; Rise       ; increment_write:iw|h_counter[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reset_clk ; Rise       ; increment_write:iw|h_counter[9] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reset_clk ; Rise       ; increment_write:iw|v_counter[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reset_clk ; Rise       ; increment_write:iw|v_counter[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reset_clk ; Rise       ; increment_write:iw|v_counter[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reset_clk ; Rise       ; increment_write:iw|v_counter[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reset_clk ; Rise       ; increment_write:iw|v_counter[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reset_clk ; Rise       ; increment_write:iw|v_counter[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reset_clk ; Rise       ; increment_write:iw|v_counter[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reset_clk ; Rise       ; increment_write:iw|v_counter[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reset_clk ; Rise       ; increment_write:iw|v_counter[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reset_clk ; Rise       ; increment_write:iw|v_counter[9] ;
; 0.263  ; 0.447        ; 0.184          ; Low Pulse Width  ; reset_clk ; Rise       ; increment_write:iw|h_counter[9] ;
; 0.263  ; 0.447        ; 0.184          ; Low Pulse Width  ; reset_clk ; Rise       ; increment_write:iw|v_counter[2] ;
; 0.263  ; 0.447        ; 0.184          ; Low Pulse Width  ; reset_clk ; Rise       ; increment_write:iw|v_counter[3] ;
; 0.263  ; 0.447        ; 0.184          ; Low Pulse Width  ; reset_clk ; Rise       ; increment_write:iw|v_counter[5] ;
; 0.263  ; 0.447        ; 0.184          ; Low Pulse Width  ; reset_clk ; Rise       ; increment_write:iw|v_counter[6] ;
; 0.263  ; 0.447        ; 0.184          ; Low Pulse Width  ; reset_clk ; Rise       ; increment_write:iw|v_counter[8] ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width  ; reset_clk ; Rise       ; increment_write:iw|h_counter[0] ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width  ; reset_clk ; Rise       ; increment_write:iw|h_counter[1] ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width  ; reset_clk ; Rise       ; increment_write:iw|h_counter[2] ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width  ; reset_clk ; Rise       ; increment_write:iw|h_counter[3] ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width  ; reset_clk ; Rise       ; increment_write:iw|h_counter[4] ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width  ; reset_clk ; Rise       ; increment_write:iw|h_counter[5] ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width  ; reset_clk ; Rise       ; increment_write:iw|h_counter[6] ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width  ; reset_clk ; Rise       ; increment_write:iw|h_counter[7] ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width  ; reset_clk ; Rise       ; increment_write:iw|h_counter[8] ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width  ; reset_clk ; Rise       ; increment_write:iw|v_counter[0] ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width  ; reset_clk ; Rise       ; increment_write:iw|v_counter[1] ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width  ; reset_clk ; Rise       ; increment_write:iw|v_counter[4] ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width  ; reset_clk ; Rise       ; increment_write:iw|v_counter[7] ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width  ; reset_clk ; Rise       ; increment_write:iw|v_counter[9] ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; reset_clk ; Rise       ; increment_write:iw|h_counter[9] ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; reset_clk ; Rise       ; increment_write:iw|v_counter[0] ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; reset_clk ; Rise       ; increment_write:iw|v_counter[1] ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; reset_clk ; Rise       ; increment_write:iw|v_counter[2] ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; reset_clk ; Rise       ; increment_write:iw|v_counter[3] ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; reset_clk ; Rise       ; increment_write:iw|v_counter[4] ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; reset_clk ; Rise       ; increment_write:iw|v_counter[5] ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; reset_clk ; Rise       ; increment_write:iw|v_counter[6] ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; reset_clk ; Rise       ; increment_write:iw|v_counter[7] ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; reset_clk ; Rise       ; increment_write:iw|v_counter[8] ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; reset_clk ; Rise       ; increment_write:iw|v_counter[9] ;
; 0.333  ; 0.549        ; 0.216          ; High Pulse Width ; reset_clk ; Rise       ; increment_write:iw|h_counter[0] ;
; 0.333  ; 0.549        ; 0.216          ; High Pulse Width ; reset_clk ; Rise       ; increment_write:iw|h_counter[1] ;
; 0.333  ; 0.549        ; 0.216          ; High Pulse Width ; reset_clk ; Rise       ; increment_write:iw|h_counter[2] ;
; 0.333  ; 0.549        ; 0.216          ; High Pulse Width ; reset_clk ; Rise       ; increment_write:iw|h_counter[3] ;
; 0.333  ; 0.549        ; 0.216          ; High Pulse Width ; reset_clk ; Rise       ; increment_write:iw|h_counter[4] ;
; 0.333  ; 0.549        ; 0.216          ; High Pulse Width ; reset_clk ; Rise       ; increment_write:iw|h_counter[5] ;
; 0.333  ; 0.549        ; 0.216          ; High Pulse Width ; reset_clk ; Rise       ; increment_write:iw|h_counter[6] ;
; 0.333  ; 0.549        ; 0.216          ; High Pulse Width ; reset_clk ; Rise       ; increment_write:iw|h_counter[7] ;
; 0.333  ; 0.549        ; 0.216          ; High Pulse Width ; reset_clk ; Rise       ; increment_write:iw|h_counter[8] ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; reset_clk ; Rise       ; iw|h_counter[9]|clk             ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; reset_clk ; Rise       ; iw|v_counter[2]|clk             ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; reset_clk ; Rise       ; iw|v_counter[3]|clk             ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; reset_clk ; Rise       ; iw|v_counter[5]|clk             ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; reset_clk ; Rise       ; iw|v_counter[6]|clk             ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; reset_clk ; Rise       ; iw|v_counter[8]|clk             ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; reset_clk ; Rise       ; iw|h_counter[0]|clk             ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; reset_clk ; Rise       ; iw|h_counter[1]|clk             ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; reset_clk ; Rise       ; iw|h_counter[2]|clk             ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; reset_clk ; Rise       ; iw|h_counter[3]|clk             ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; reset_clk ; Rise       ; iw|h_counter[4]|clk             ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; reset_clk ; Rise       ; iw|h_counter[5]|clk             ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; reset_clk ; Rise       ; iw|h_counter[6]|clk             ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; reset_clk ; Rise       ; iw|h_counter[7]|clk             ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; reset_clk ; Rise       ; iw|h_counter[8]|clk             ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; reset_clk ; Rise       ; iw|v_counter[0]|clk             ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; reset_clk ; Rise       ; iw|v_counter[1]|clk             ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; reset_clk ; Rise       ; iw|v_counter[4]|clk             ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; reset_clk ; Rise       ; iw|v_counter[7]|clk             ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; reset_clk ; Rise       ; iw|v_counter[9]|clk             ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; reset_clk ; Rise       ; reset_clk~clkctrl|inclk[0]      ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; reset_clk ; Rise       ; reset_clk~clkctrl|outclk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; reset_clk ; Rise       ; reset_clk|q                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; reset_clk ; Rise       ; reset_clk|q                     ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; reset_clk ; Rise       ; reset_clk~clkctrl|inclk[0]      ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; reset_clk ; Rise       ; reset_clk~clkctrl|outclk        ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; reset_clk ; Rise       ; iw|h_counter[9]|clk             ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; reset_clk ; Rise       ; iw|v_counter[0]|clk             ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; reset_clk ; Rise       ; iw|v_counter[1]|clk             ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; reset_clk ; Rise       ; iw|v_counter[2]|clk             ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; reset_clk ; Rise       ; iw|v_counter[3]|clk             ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; reset_clk ; Rise       ; iw|v_counter[4]|clk             ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; reset_clk ; Rise       ; iw|v_counter[5]|clk             ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; reset_clk ; Rise       ; iw|v_counter[6]|clk             ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; reset_clk ; Rise       ; iw|v_counter[7]|clk             ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; reset_clk ; Rise       ; iw|v_counter[8]|clk             ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; reset_clk ; Rise       ; iw|v_counter[9]|clk             ;
; 0.555  ; 0.555        ; 0.000          ; High Pulse Width ; reset_clk ; Rise       ; iw|h_counter[0]|clk             ;
; 0.555  ; 0.555        ; 0.000          ; High Pulse Width ; reset_clk ; Rise       ; iw|h_counter[1]|clk             ;
; 0.555  ; 0.555        ; 0.000          ; High Pulse Width ; reset_clk ; Rise       ; iw|h_counter[2]|clk             ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                       ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                   ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------------------------------------------------+
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a102~porta_address_reg0 ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a102~porta_we_reg       ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a108~porta_address_reg0 ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a108~porta_we_reg       ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a212~porta_address_reg0 ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a212~porta_we_reg       ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a226~porta_address_reg0 ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a226~porta_we_reg       ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a32~porta_address_reg0  ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a32~porta_we_reg        ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a33~porta_address_reg0  ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a33~porta_we_reg        ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a35~porta_address_reg0  ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a35~porta_we_reg        ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a53~porta_address_reg0  ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a53~porta_we_reg        ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a79~porta_address_reg0  ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a79~porta_we_reg        ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a80~porta_address_reg0  ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a80~porta_we_reg        ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a95~porta_address_reg0  ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a95~porta_we_reg        ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a102~portb_address_reg0 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a104~porta_address_reg0 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a104~porta_we_reg       ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a105~porta_address_reg0 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a105~porta_we_reg       ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a108~portb_address_reg0 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a111~porta_address_reg0 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a111~porta_we_reg       ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a116~porta_address_reg0 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a116~porta_we_reg       ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a123~porta_address_reg0 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a123~porta_we_reg       ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a129~porta_address_reg0 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a129~porta_we_reg       ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a135~porta_address_reg0 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a135~porta_we_reg       ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a136~porta_address_reg0 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a136~porta_we_reg       ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a153~porta_address_reg0 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a153~porta_we_reg       ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a15~porta_address_reg0  ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a15~porta_we_reg        ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a170~porta_address_reg0 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a170~porta_we_reg       ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a174~porta_address_reg0 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a174~porta_we_reg       ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a177~porta_address_reg0 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a177~porta_we_reg       ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a187~porta_address_reg0 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a187~porta_we_reg       ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a196~porta_address_reg0 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a196~porta_we_reg       ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a1~porta_address_reg0   ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a1~porta_we_reg         ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a202~porta_address_reg0 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a202~porta_we_reg       ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a212~portb_address_reg0 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a219~porta_address_reg0 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a219~porta_we_reg       ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a224~porta_address_reg0 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a224~porta_we_reg       ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a226~portb_address_reg0 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a32~portb_address_reg0  ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a33~portb_address_reg0  ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a34~porta_address_reg0  ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a34~porta_we_reg        ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a35~portb_address_reg0  ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a46~porta_address_reg0  ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a46~porta_we_reg        ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a4~porta_address_reg0   ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a4~porta_we_reg         ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a53~portb_address_reg0  ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a56~porta_address_reg0  ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a56~porta_we_reg        ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a67~porta_address_reg0  ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a67~porta_we_reg        ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a68~porta_address_reg0  ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a68~porta_we_reg        ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a70~porta_address_reg0  ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a70~porta_we_reg        ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a71~porta_address_reg0  ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a71~porta_we_reg        ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a74~porta_address_reg0  ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a74~porta_we_reg        ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a76~porta_address_reg0  ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a76~porta_we_reg        ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a77~porta_address_reg0  ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a77~porta_we_reg        ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a79~portb_address_reg0  ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a80~portb_address_reg0  ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a81~porta_address_reg0  ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a81~porta_we_reg        ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a83~porta_address_reg0  ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a83~porta_we_reg        ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a95~portb_address_reg0  ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a98~porta_address_reg0  ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a98~porta_we_reg        ;
; 9.201 ; 9.431        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_89h1:auto_generated|ram_block1a104~portb_address_reg0 ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'vga_clk_instance|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                   ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                                                             ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+------------------------------------------------------------------------------------+
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|h_counter[0]                                                    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|h_counter[1]                                                    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|h_counter[2]                                                    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|h_counter[3]                                                    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|h_counter[4]                                                    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|h_counter[5]                                                    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|h_counter[6]                                                    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|h_counter[7]                                                    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|h_counter[8]                                                    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|h_counter[9]                                                    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|v_counter[0]                                                    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|v_counter[1]                                                    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|v_counter[2]                                                    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|v_counter[3]                                                    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|v_counter[4]                                                    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|v_counter[5]                                                    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|v_counter[6]                                                    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|v_counter[7]                                                    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|v_counter[8]                                                    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|v_counter[9]                                                    ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|h_counter[1]                                                    ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|h_counter[3]                                                    ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|h_counter[4]                                                    ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|h_counter[7]                                                    ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|v_counter[1]                                                    ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|v_counter[2]                                                    ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|v_counter[4]                                                    ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|v_counter[5]                                                    ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|v_counter[7]                                                    ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|v_counter[8]                                                    ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|h_counter[0]                                                    ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|h_counter[2]                                                    ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|h_counter[5]                                                    ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|h_counter[6]                                                    ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|h_counter[8]                                                    ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|h_counter[9]                                                    ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|v_counter[0]                                                    ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|v_counter[3]                                                    ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|v_counter[6]                                                    ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|v_counter[9]                                                    ;
; 19.818 ; 19.973       ; 0.155          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|VGA_BLANK_N                                                     ;
; 19.818 ; 19.973       ; 0.155          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|VGA_HS                                                          ;
; 19.818 ; 19.973       ; 0.155          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|VGA_VS                                                          ;
; 19.874 ; 20.024       ; 0.150          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|VGA_VS                                                          ;
; 19.875 ; 20.025       ; 0.150          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|VGA_BLANK_N                                                     ;
; 19.875 ; 20.025       ; 0.150          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|VGA_HS                                                          ;
; 19.987 ; 19.987       ; 0.000          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|VGA_BLANK_N|clk                                                                ;
; 19.987 ; 19.987       ; 0.000          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|VGA_HS|clk                                                                     ;
; 19.987 ; 19.987       ; 0.000          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|VGA_VS|clk                                                                     ;
; 19.988 ; 19.988       ; 0.000          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 19.988 ; 19.988       ; 0.000          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 19.996 ; 19.996       ; 0.000          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|h_counter[1]|clk                                                               ;
; 19.996 ; 19.996       ; 0.000          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|h_counter[3]|clk                                                               ;
; 19.996 ; 19.996       ; 0.000          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|h_counter[4]|clk                                                               ;
; 19.996 ; 19.996       ; 0.000          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|h_counter[7]|clk                                                               ;
; 19.996 ; 19.996       ; 0.000          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|v_counter[1]|clk                                                               ;
; 19.996 ; 19.996       ; 0.000          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|v_counter[2]|clk                                                               ;
; 19.996 ; 19.996       ; 0.000          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|v_counter[4]|clk                                                               ;
; 19.996 ; 19.996       ; 0.000          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|v_counter[5]|clk                                                               ;
; 19.996 ; 19.996       ; 0.000          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|v_counter[7]|clk                                                               ;
; 19.996 ; 19.996       ; 0.000          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|v_counter[8]|clk                                                               ;
; 19.997 ; 19.997       ; 0.000          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|h_counter[0]|clk                                                               ;
; 19.997 ; 19.997       ; 0.000          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|h_counter[2]|clk                                                               ;
; 19.997 ; 19.997       ; 0.000          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|h_counter[5]|clk                                                               ;
; 19.997 ; 19.997       ; 0.000          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|h_counter[6]|clk                                                               ;
; 19.997 ; 19.997       ; 0.000          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|h_counter[8]|clk                                                               ;
; 19.997 ; 19.997       ; 0.000          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|h_counter[9]|clk                                                               ;
; 19.997 ; 19.997       ; 0.000          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|v_counter[0]|clk                                                               ;
; 19.997 ; 19.997       ; 0.000          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|v_counter[3]|clk                                                               ;
; 19.997 ; 19.997       ; 0.000          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|v_counter[6]|clk                                                               ;
; 19.997 ; 19.997       ; 0.000          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|v_counter[9]|clk                                                               ;
; 20.003 ; 20.003       ; 0.000          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|h_counter[0]|clk                                                               ;
; 20.003 ; 20.003       ; 0.000          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|h_counter[1]|clk                                                               ;
; 20.003 ; 20.003       ; 0.000          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|h_counter[2]|clk                                                               ;
; 20.003 ; 20.003       ; 0.000          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|h_counter[3]|clk                                                               ;
; 20.003 ; 20.003       ; 0.000          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|h_counter[4]|clk                                                               ;
; 20.003 ; 20.003       ; 0.000          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|h_counter[5]|clk                                                               ;
; 20.003 ; 20.003       ; 0.000          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|h_counter[6]|clk                                                               ;
; 20.003 ; 20.003       ; 0.000          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|h_counter[7]|clk                                                               ;
; 20.003 ; 20.003       ; 0.000          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|h_counter[8]|clk                                                               ;
; 20.003 ; 20.003       ; 0.000          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|h_counter[9]|clk                                                               ;
; 20.003 ; 20.003       ; 0.000          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|v_counter[0]|clk                                                               ;
; 20.003 ; 20.003       ; 0.000          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|v_counter[1]|clk                                                               ;
; 20.003 ; 20.003       ; 0.000          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|v_counter[2]|clk                                                               ;
; 20.003 ; 20.003       ; 0.000          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|v_counter[3]|clk                                                               ;
; 20.003 ; 20.003       ; 0.000          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|v_counter[4]|clk                                                               ;
; 20.003 ; 20.003       ; 0.000          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|v_counter[5]|clk                                                               ;
; 20.003 ; 20.003       ; 0.000          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|v_counter[6]|clk                                                               ;
; 20.003 ; 20.003       ; 0.000          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|v_counter[7]|clk                                                               ;
; 20.003 ; 20.003       ; 0.000          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|v_counter[8]|clk                                                               ;
; 20.003 ; 20.003       ; 0.000          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|v_counter[9]|clk                                                               ;
; 20.011 ; 20.011       ; 0.000          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|VGA_VS|clk                                                                     ;
; 20.012 ; 20.012       ; 0.000          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 20.012 ; 20.012       ; 0.000          ; Low Pulse Width  ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_clk_instance|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 20.012 ; 20.012       ; 0.000          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|VGA_BLANK_N|clk                                                                ;
; 20.012 ; 20.012       ; 0.000          ; High Pulse Width ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga|VGA_HS|clk                                                                     ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|VGA_BLANK_N                                                     ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|VGA_HS                                                          ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|VGA_VS                                                          ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_controller:vga|h_counter[0]                                                    ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; KEY[*]    ; CLOCK_50   ; 1.738 ; 2.472 ; Rise       ; CLOCK_50                                                     ;
;  KEY[0]   ; CLOCK_50   ; 1.738 ; 2.472 ; Rise       ; CLOCK_50                                                     ;
; KEY[*]    ; CLOCK_50   ; 3.995 ; 4.857 ; Rise       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]   ; CLOCK_50   ; 3.995 ; 4.857 ; Rise       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; KEY[*]    ; CLOCK_50   ; -1.535 ; -2.255 ; Rise       ; CLOCK_50                                                     ;
;  KEY[0]   ; CLOCK_50   ; -1.535 ; -2.255 ; Rise       ; CLOCK_50                                                     ;
; KEY[*]    ; CLOCK_50   ; -2.988 ; -3.669 ; Rise       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]   ; CLOCK_50   ; -2.988 ; -3.669 ; Rise       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                  ;
+-------------+------------+--------+--------+------------+--------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                              ;
+-------------+------------+--------+--------+------------+--------------------------------------------------------------+
; VGA_B[*]    ; CLOCK_50   ; 10.880 ; 11.137 ; Rise       ; CLOCK_50                                                     ;
;  VGA_B[6]   ; CLOCK_50   ; 10.880 ; 11.137 ; Rise       ; CLOCK_50                                                     ;
;  VGA_B[7]   ; CLOCK_50   ; 10.230 ; 10.276 ; Rise       ; CLOCK_50                                                     ;
; VGA_G[*]    ; CLOCK_50   ; 11.941 ; 12.268 ; Rise       ; CLOCK_50                                                     ;
;  VGA_G[6]   ; CLOCK_50   ; 11.941 ; 12.268 ; Rise       ; CLOCK_50                                                     ;
;  VGA_G[7]   ; CLOCK_50   ; 10.085 ; 10.282 ; Rise       ; CLOCK_50                                                     ;
; VGA_R[*]    ; CLOCK_50   ; 10.673 ; 10.788 ; Rise       ; CLOCK_50                                                     ;
;  VGA_R[6]   ; CLOCK_50   ; 10.673 ; 10.788 ; Rise       ; CLOCK_50                                                     ;
;  VGA_R[7]   ; CLOCK_50   ; 10.225 ; 10.613 ; Rise       ; CLOCK_50                                                     ;
; VGA_BLANK_N ; CLOCK_50   ; 1.651  ; 1.596  ; Rise       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; 1.524  ;        ; Rise       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 1.657  ; 1.602  ; Rise       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 1.716  ; 1.661  ; Rise       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK     ; CLOCK_50   ;        ; 1.498  ; Fall       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                        ;
+-------------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+-------------+------------+-------+-------+------------+--------------------------------------------------------------+
; VGA_B[*]    ; CLOCK_50   ; 4.400 ; 4.469 ; Rise       ; CLOCK_50                                                     ;
;  VGA_B[6]   ; CLOCK_50   ; 5.793 ; 6.015 ; Rise       ; CLOCK_50                                                     ;
;  VGA_B[7]   ; CLOCK_50   ; 4.400 ; 4.469 ; Rise       ; CLOCK_50                                                     ;
; VGA_G[*]    ; CLOCK_50   ; 5.741 ; 5.955 ; Rise       ; CLOCK_50                                                     ;
;  VGA_G[6]   ; CLOCK_50   ; 6.430 ; 6.737 ; Rise       ; CLOCK_50                                                     ;
;  VGA_G[7]   ; CLOCK_50   ; 5.741 ; 5.955 ; Rise       ; CLOCK_50                                                     ;
; VGA_R[*]    ; CLOCK_50   ; 5.126 ; 5.268 ; Rise       ; CLOCK_50                                                     ;
;  VGA_R[6]   ; CLOCK_50   ; 5.133 ; 5.268 ; Rise       ; CLOCK_50                                                     ;
;  VGA_R[7]   ; CLOCK_50   ; 5.126 ; 5.335 ; Rise       ; CLOCK_50                                                     ;
; VGA_BLANK_N ; CLOCK_50   ; 1.396 ; 1.341 ; Rise       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; 1.237 ;       ; Rise       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 1.401 ; 1.346 ; Rise       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 1.460 ; 1.405 ; Rise       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK     ; CLOCK_50   ;       ; 1.209 ; Fall       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+--------------------------------------------------------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                          ;
+---------------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                                         ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                                              ; -33.354   ; 0.180 ; N/A      ; N/A     ; -1.285              ;
;  CLOCK_50                                                     ; -33.354   ; 0.367 ; N/A      ; N/A     ; 9.199               ;
;  reset_clk                                                    ; -3.778    ; 0.180 ; N/A      ; N/A     ; -1.285              ;
;  vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 29.881    ; 0.182 ; N/A      ; N/A     ; 19.707              ;
; Design-wide TNS                                               ; -9577.53  ; 0.0   ; 0.0      ; 0.0     ; -25.7               ;
;  CLOCK_50                                                     ; -9532.455 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  reset_clk                                                    ; -45.075   ; 0.000 ; N/A      ; N/A     ; -25.700             ;
;  vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------------------+-----------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; KEY[*]    ; CLOCK_50   ; 3.418 ; 3.889 ; Rise       ; CLOCK_50                                                     ;
;  KEY[0]   ; CLOCK_50   ; 3.418 ; 3.889 ; Rise       ; CLOCK_50                                                     ;
; KEY[*]    ; CLOCK_50   ; 7.618 ; 8.165 ; Rise       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]   ; CLOCK_50   ; 7.618 ; 8.165 ; Rise       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; KEY[*]    ; CLOCK_50   ; -1.535 ; -2.255 ; Rise       ; CLOCK_50                                                     ;
;  KEY[0]   ; CLOCK_50   ; -1.535 ; -2.255 ; Rise       ; CLOCK_50                                                     ;
; KEY[*]    ; CLOCK_50   ; -2.988 ; -3.669 ; Rise       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]   ; CLOCK_50   ; -2.988 ; -3.669 ; Rise       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                  ;
+-------------+------------+--------+--------+------------+--------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                              ;
+-------------+------------+--------+--------+------------+--------------------------------------------------------------+
; VGA_B[*]    ; CLOCK_50   ; 21.543 ; 21.474 ; Rise       ; CLOCK_50                                                     ;
;  VGA_B[6]   ; CLOCK_50   ; 21.543 ; 21.474 ; Rise       ; CLOCK_50                                                     ;
;  VGA_B[7]   ; CLOCK_50   ; 20.053 ; 19.968 ; Rise       ; CLOCK_50                                                     ;
; VGA_G[*]    ; CLOCK_50   ; 23.562 ; 23.534 ; Rise       ; CLOCK_50                                                     ;
;  VGA_G[6]   ; CLOCK_50   ; 23.562 ; 23.534 ; Rise       ; CLOCK_50                                                     ;
;  VGA_G[7]   ; CLOCK_50   ; 19.957 ; 19.827 ; Rise       ; CLOCK_50                                                     ;
; VGA_R[*]    ; CLOCK_50   ; 21.001 ; 20.950 ; Rise       ; CLOCK_50                                                     ;
;  VGA_R[6]   ; CLOCK_50   ; 21.001 ; 20.950 ; Rise       ; CLOCK_50                                                     ;
;  VGA_R[7]   ; CLOCK_50   ; 20.425 ; 20.342 ; Rise       ; CLOCK_50                                                     ;
; VGA_BLANK_N ; CLOCK_50   ; 3.084  ; 2.986  ; Rise       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; 2.809  ;        ; Rise       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 3.084  ; 2.986  ; Rise       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 3.151  ; 3.053  ; Rise       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK     ; CLOCK_50   ;        ; 2.660  ; Fall       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                        ;
+-------------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+-------------+------------+-------+-------+------------+--------------------------------------------------------------+
; VGA_B[*]    ; CLOCK_50   ; 4.400 ; 4.469 ; Rise       ; CLOCK_50                                                     ;
;  VGA_B[6]   ; CLOCK_50   ; 5.793 ; 6.015 ; Rise       ; CLOCK_50                                                     ;
;  VGA_B[7]   ; CLOCK_50   ; 4.400 ; 4.469 ; Rise       ; CLOCK_50                                                     ;
; VGA_G[*]    ; CLOCK_50   ; 5.741 ; 5.955 ; Rise       ; CLOCK_50                                                     ;
;  VGA_G[6]   ; CLOCK_50   ; 6.430 ; 6.737 ; Rise       ; CLOCK_50                                                     ;
;  VGA_G[7]   ; CLOCK_50   ; 5.741 ; 5.955 ; Rise       ; CLOCK_50                                                     ;
; VGA_R[*]    ; CLOCK_50   ; 5.126 ; 5.268 ; Rise       ; CLOCK_50                                                     ;
;  VGA_R[6]   ; CLOCK_50   ; 5.133 ; 5.268 ; Rise       ; CLOCK_50                                                     ;
;  VGA_R[7]   ; CLOCK_50   ; 5.126 ; 5.335 ; Rise       ; CLOCK_50                                                     ;
; VGA_BLANK_N ; CLOCK_50   ; 1.396 ; 1.341 ; Rise       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; 1.237 ;       ; Rise       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 1.401 ; 1.346 ; Rise       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 1.460 ; 1.405 ; Rise       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK     ; CLOCK_50   ;       ; 1.209 ; Fall       ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                             ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+--------------+----------+----------+
; From Clock                                                   ; To Clock                                                     ; RR Paths ; FR Paths     ; RF Paths ; FF Paths ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+--------------+----------+----------+
; CLOCK_50                                                     ; CLOCK_50                                                     ; 227      ; > 2147483647 ; 0        ; 1666     ;
; reset_clk                                                    ; CLOCK_50                                                     ; 7830738  ; 0            ; 650261   ; 0        ;
; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50                                                     ; 16776    ; 0            ; 0        ; 0        ;
; reset_clk                                                    ; reset_clk                                                    ; 983      ; 0            ; 0        ; 0        ;
; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 1950     ; 0            ; 0        ; 0        ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+--------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                              ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+--------------+----------+----------+
; From Clock                                                   ; To Clock                                                     ; RR Paths ; FR Paths     ; RF Paths ; FF Paths ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+--------------+----------+----------+
; CLOCK_50                                                     ; CLOCK_50                                                     ; 227      ; > 2147483647 ; 0        ; 1666     ;
; reset_clk                                                    ; CLOCK_50                                                     ; 7830738  ; 0            ; 650261   ; 0        ;
; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50                                                     ; 16776    ; 0            ; 0        ; 0        ;
; reset_clk                                                    ; reset_clk                                                    ; 983      ; 0            ; 0        ; 0        ;
; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] ; 1950     ; 0            ; 0        ; 0        ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+--------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 45    ; 45   ;
; Unconstrained Output Ports      ; 10    ; 10   ;
; Unconstrained Output Port Paths ; 268   ; 268  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Wed Apr 25 22:20:20 2018
Info: Command: quartus_sta final_project -c final_project_top
Info: qsta_default_script.tcl version: #11
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'final_project_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {vga_clk_instance|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {vga_clk_instance|altpll_component|auto_generated|pll1|clk[0]} {vga_clk_instance|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name reset_clk reset_clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -33.354
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -33.354           -9532.455 CLOCK_50 
    Info (332119):    -3.778             -45.075 reset_clk 
    Info (332119):    29.881               0.000 vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 reset_clk 
    Info (332119):     0.403               0.000 vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.802               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.285
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.285             -25.700 reset_clk 
    Info (332119):     9.533               0.000 CLOCK_50 
    Info (332119):    19.707               0.000 vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -29.113
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -29.113           -8455.188 CLOCK_50 
    Info (332119):    -3.331             -38.921 reset_clk 
    Info (332119):    30.771               0.000 vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.353
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.353               0.000 reset_clk 
    Info (332119):     0.354               0.000 vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.724               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.285
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.285             -25.700 reset_clk 
    Info (332119):     9.554               0.000 CLOCK_50 
    Info (332119):    19.712               0.000 vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -12.369
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -12.369           -3851.617 CLOCK_50 
    Info (332119):    -1.343             -12.531 reset_clk 
    Info (332119):    34.983               0.000 vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.180
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.180               0.000 reset_clk 
    Info (332119):     0.182               0.000 vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.367               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.000             -20.000 reset_clk 
    Info (332119):     9.199               0.000 CLOCK_50 
    Info (332119):    19.781               0.000 vga_clk_instance|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 850 megabytes
    Info: Processing ended: Wed Apr 25 22:20:25 2018
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


