// Seed: 530677268
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd55
) (
    _id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire _id_1;
  localparam id_4 = 1;
  logic [-1 : id_1] id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5
  );
  wire id_6;
endmodule
module module_2 #(
    parameter id_1 = 32'd38
) (
    input wor   id_0,
    input uwire _id_1,
    input wand  id_2
);
  wire [1  ?  (  id_1  ) : 1 : 1] id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
  logic id_5 = -1;
  wire  id_6;
  parameter id_7 = 1;
endmodule
