##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for ClockCsBtns(fixed-function)
		4.2::Critical Path Report for ClockUsPWM
		4.3::Critical Path Report for ClockUsTimer
		4.4::Critical Path Report for CyBUS_CLK
		4.5::Critical Path Report for \CsBtns:PWM:PWMHW\/tc
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. ClockUsTimer:R)
		5.2::Critical Path Report for (ClockCsBtns(fixed-function):R vs. \CsBtns:PWM:PWMHW\/tc:R)
		5.3::Critical Path Report for (ClockUsPWM:R vs. ClockUsPWM:R)
		5.4::Critical Path Report for (ClockUsTimer:R vs. ClockUsTimer:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 18
Clock: ADC_theACLK                  | N/A                   | Target: 1.60 MHz    | 
Clock: ADC_theACLK(routed)          | N/A                   | Target: 1.60 MHz    | 
Clock: ClockCamera                  | N/A                   | Target: 24.00 MHz   | 
Clock: ClockCamera(routed)          | N/A                   | Target: 24.00 MHz   | 
Clock: ClockCsBtns                  | N/A                   | Target: 12.00 MHz   | 
Clock: ClockCsBtns(fixed-function)  | Frequency: 27.40 MHz  | Target: 12.00 MHz   | 
Clock: ClockLcdBacklight            | N/A                   | Target: 0.01 MHz    | 
Clock: ClockLcdBacklight(routed)    | N/A                   | Target: 0.01 MHz    | 
Clock: ClockUsPWM                   | Frequency: 63.43 MHz  | Target: 6.00 MHz    | 
Clock: ClockUsTimer                 | Frequency: 50.39 MHz  | Target: 1.00 MHz    | 
Clock: CyBUS_CLK                    | Frequency: 58.27 MHz  | Target: 24.00 MHz   | 
Clock: CyBUS_CLK(fixed-function)    | N/A                   | Target: 24.00 MHz   | 
Clock: CyILO                        | N/A                   | Target: 0.00 MHz    | 
Clock: CyIMO                        | N/A                   | Target: 3.00 MHz    | 
Clock: CyMASTER_CLK                 | N/A                   | Target: 24.00 MHz   | 
Clock: CyPLL_OUT                    | N/A                   | Target: 24.00 MHz   | 
Clock: \Camera:PCLK(0)_PAD\         | N/A                   | Target: 100.00 MHz  | 
Clock: \CsBtns:PWM:PWMHW\/tc        | Frequency: 27.40 MHz  | Target: 6.00 MHz    | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock                 Capture Clock          Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------------------  ---------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
ClockCsBtns(fixed-function)  \CsBtns:PWM:PWMHW\/tc  83333.3          46840       N/A              N/A         N/A              N/A         N/A              N/A         
ClockUsPWM                   ClockUsPWM             166667           150902      N/A              N/A         N/A              N/A         N/A              N/A         
ClockUsTimer                 ClockUsTimer           1e+006           980156      N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                    ClockUsTimer           41666.7          24506       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name                  Setup to Clk  Clock Name:Phase         
-------------------------  ------------  -----------------------  
\Camera:D(0)_PAD\          3318          \Camera:PCLK(0)_PAD\:R   
\Camera:D(1)_PAD\          3232          \Camera:PCLK(0)_PAD\:R   
\Camera:D(2)_PAD\          2841          \Camera:PCLK(0)_PAD\:R   
\Camera:D(3)_PAD\          3452          \Camera:PCLK(0)_PAD\:R   
\Camera:D(4)_PAD\          3306          \Camera:PCLK(0)_PAD\:R   
\Camera:D(5)_PAD\          1758          \Camera:PCLK(0)_PAD\:R   
\Camera:D(6)_PAD\          2144          \Camera:PCLK(0)_PAD\:R   
\Camera:D(7)_PAD\          303           \Camera:PCLK(0)_PAD\:R   
\Camera:HREF(0)_PAD\       -643          \Camera:PCLK(0)_PAD\:R   
\CsBtns:Button(0)_PAD\:in  9126          \CsBtns:PWM:PWMHW\/tc:R  
\CsBtns:Button(1)_PAD\:in  9386          \CsBtns:PWM:PWMHW\/tc:R  


                       3.2::Clock to Out
                       -----------------

Port Name                   Clock to Out  Clock Name:Phase               
--------------------------  ------------  -----------------------------  
LcdDB4(0)_PAD               25160         CyBUS_CLK:R                    
LcdDB5(0)_PAD               23822         CyBUS_CLK:R                    
LcdDB6(0)_PAD               24978         CyBUS_CLK:R                    
LcdDB7(0)_PAD               24558         CyBUS_CLK:R                    
LcdE(0)_PAD                 23998         CyBUS_CLK:R                    
LcdRS(0)_PAD                24724         CyBUS_CLK:R                    
LcdV0(0)_PAD                19516         ClockLcdBacklight(routed):R    
LcdV0(0)_PAD                19516         ClockLcdBacklight(routed):F    
UsTrig(0)_PAD               23210         ClockUsPWM:R                   
\Camera:SIOC(0)_PAD\:out    21578         CyBUS_CLK(fixed-function):R    
\Camera:SIOD(0)_PAD\:out    21878         CyBUS_CLK(fixed-function):R    
\Camera:XCLK(0)_PAD\        24132         ClockCamera(routed):R          
\Camera:XCLK(0)_PAD\        24132         ClockCamera(routed):F          
\CsBtns:Button(0)_PAD\:out  25559         ClockCsBtns(fixed-function):R  
\CsBtns:Button(1)_PAD\:out  27106         ClockCsBtns(fixed-function):R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for ClockCsBtns(fixed-function)
*********************************************************
Clock: ClockCsBtns(fixed-function)
Frequency: 27.40 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CsBtns:PWM:PWMHW\/cmp
Path End       : Net_23/main_0
Capture Clock  : Net_23/clock_0
Path slack     : 46840p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                7803
+ Cycle adjust (ClockCsBtns(fixed-function):R#2 vs. \CsBtns:PWM:PWMHW\/tc:R#2)   83333
- Setup time                                                                     -3510
------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                   87627

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       40787
-------------------------------------   ----- 
End-of-path arrival time (ps)           40787
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\CsBtns:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\CsBtns:PWM:PWMHW\/cmp        timercell     1000   1000  46840  RISE       1
\CsBtns:Button(1)\/pin_input  iocell42     10450  11450  46840  RISE       1
\CsBtns:Button(1)\/pad_out    iocell42     15656  27106  46840  RISE       1
\CsBtns:Button(1)\/pad_in     iocell42         0  27106  46840  RISE       1
\CsBtns:Button(1)\/fb         iocell42      7673  34779  46840  RISE       1
Net_23/main_0                 macrocell2    6007  40787  46840  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\CsBtns:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1
\CsBtns:PWM:PWMHW\/tc                                         timercell        1000   1000  
\CsBtns:PWM:PWMHW\/tc (TOTAL_ADJUSTMENTS)                     timercell           0   1000  RISE       1
--\CsBtns:PWM:PWMHW\/tc (Clock Phase Adjustment Delay)        timercell           0    N/A  
Net_23/clock_0                                                macrocell2       6803   7803  RISE       1


===================================================================== 
4.2::Critical Path Report for ClockUsPWM
****************************************
Clock: ClockUsPWM
Frequency: 63.43 MHz | Target: 6.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsPWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \UsPWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \UsPWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 150902p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (ClockUsPWM:R#1 vs. ClockUsPWM:R#2)   166667
- Setup time                                          -4230
--------------------------------------------------   ------ 
End-of-path required time (ps)                       162437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11535
-------------------------------------   ----- 
End-of-path arrival time (ps)           11535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\UsPWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell2    760    760  150902  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell3      0    760  150902  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell3   2740   3500  150902  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell2   2905   6405  150902  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell2   5130  11535  150902  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell3      0  11535  150902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell3       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for ClockUsTimer
******************************************
Clock: ClockUsTimer
Frequency: 50.39 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \UsTimer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \UsTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 980156p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (ClockUsTimer:R#1 vs. ClockUsTimer:R#2)   1000000
- Setup time                                               -4230
------------------------------------------------------   ------- 
End-of-path required time (ps)                            995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15614
-------------------------------------   ----- 
End-of-path arrival time (ps)           15614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell3        0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  980156  RISE       1
\UsTimer:TimerUDB:trig_reg\/main_0                     macrocell15     3308   4518  980156  RISE       1
\UsTimer:TimerUDB:trig_reg\/q                          macrocell15     3350   7868  980156  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell4   2617  10484  980156  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u0\/co_msb              datapathcell4   5130  15614  980156  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u1\/ci                  datapathcell5      0  15614  980156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell5       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 58.27 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UsEcho(0)/fb
Path End       : \UsTimer:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \UsTimer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 24506p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#24 vs. ClockUsTimer:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13651
-------------------------------------   ----- 
End-of-path arrival time (ps)           13651
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UsEcho(0)/in_clock                                          iocell25            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
UsEcho(0)/fb                              iocell25      2030   2030  24506  RISE       1
\UsTimer:TimerUDB:capt_fifo_load\/main_2  macrocell8    5066   7096  24506  RISE       1
\UsTimer:TimerUDB:capt_fifo_load\/q       macrocell8    3350  10446  24506  RISE       1
\UsTimer:TimerUDB:capt_int_temp\/main_2   macrocell9    3205  13651  24506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:capt_int_temp\/clock_0                   macrocell9          0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for \CsBtns:PWM:PWMHW\/tc
***************************************************
Clock: \CsBtns:PWM:PWMHW\/tc
Frequency: 27.40 MHz | Target: 6.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CsBtns:PWM:PWMHW\/cmp
Path End       : Net_23/main_0
Capture Clock  : Net_23/clock_0
Path slack     : 46840p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                7803
+ Cycle adjust (ClockCsBtns(fixed-function):R#2 vs. \CsBtns:PWM:PWMHW\/tc:R#2)   83333
- Setup time                                                                     -3510
------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                   87627

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       40787
-------------------------------------   ----- 
End-of-path arrival time (ps)           40787
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\CsBtns:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\CsBtns:PWM:PWMHW\/cmp        timercell     1000   1000  46840  RISE       1
\CsBtns:Button(1)\/pin_input  iocell42     10450  11450  46840  RISE       1
\CsBtns:Button(1)\/pad_out    iocell42     15656  27106  46840  RISE       1
\CsBtns:Button(1)\/pad_in     iocell42         0  27106  46840  RISE       1
\CsBtns:Button(1)\/fb         iocell42      7673  34779  46840  RISE       1
Net_23/main_0                 macrocell2    6007  40787  46840  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\CsBtns:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1
\CsBtns:PWM:PWMHW\/tc                                         timercell        1000   1000  
\CsBtns:PWM:PWMHW\/tc (TOTAL_ADJUSTMENTS)                     timercell           0   1000  RISE       1
--\CsBtns:PWM:PWMHW\/tc (Clock Phase Adjustment Delay)        timercell           0    N/A  
Net_23/clock_0                                                macrocell2       6803   7803  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. ClockUsTimer:R)
**************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UsEcho(0)/fb
Path End       : \UsTimer:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \UsTimer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 24506p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#24 vs. ClockUsTimer:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13651
-------------------------------------   ----- 
End-of-path arrival time (ps)           13651
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UsEcho(0)/in_clock                                          iocell25            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
UsEcho(0)/fb                              iocell25      2030   2030  24506  RISE       1
\UsTimer:TimerUDB:capt_fifo_load\/main_2  macrocell8    5066   7096  24506  RISE       1
\UsTimer:TimerUDB:capt_fifo_load\/q       macrocell8    3350  10446  24506  RISE       1
\UsTimer:TimerUDB:capt_int_temp\/main_2   macrocell9    3205  13651  24506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:capt_int_temp\/clock_0                   macrocell9          0      0  RISE       1


5.2::Critical Path Report for (ClockCsBtns(fixed-function):R vs. \CsBtns:PWM:PWMHW\/tc:R)
*****************************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CsBtns:PWM:PWMHW\/cmp
Path End       : Net_23/main_0
Capture Clock  : Net_23/clock_0
Path slack     : 46840p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                7803
+ Cycle adjust (ClockCsBtns(fixed-function):R#2 vs. \CsBtns:PWM:PWMHW\/tc:R#2)   83333
- Setup time                                                                     -3510
------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                   87627

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       40787
-------------------------------------   ----- 
End-of-path arrival time (ps)           40787
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\CsBtns:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\CsBtns:PWM:PWMHW\/cmp        timercell     1000   1000  46840  RISE       1
\CsBtns:Button(1)\/pin_input  iocell42     10450  11450  46840  RISE       1
\CsBtns:Button(1)\/pad_out    iocell42     15656  27106  46840  RISE       1
\CsBtns:Button(1)\/pad_in     iocell42         0  27106  46840  RISE       1
\CsBtns:Button(1)\/fb         iocell42      7673  34779  46840  RISE       1
Net_23/main_0                 macrocell2    6007  40787  46840  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\CsBtns:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1
\CsBtns:PWM:PWMHW\/tc                                         timercell        1000   1000  
\CsBtns:PWM:PWMHW\/tc (TOTAL_ADJUSTMENTS)                     timercell           0   1000  RISE       1
--\CsBtns:PWM:PWMHW\/tc (Clock Phase Adjustment Delay)        timercell           0    N/A  
Net_23/clock_0                                                macrocell2       6803   7803  RISE       1


5.3::Critical Path Report for (ClockUsPWM:R vs. ClockUsPWM:R)
*************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsPWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \UsPWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \UsPWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 150902p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (ClockUsPWM:R#1 vs. ClockUsPWM:R#2)   166667
- Setup time                                          -4230
--------------------------------------------------   ------ 
End-of-path required time (ps)                       162437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11535
-------------------------------------   ----- 
End-of-path arrival time (ps)           11535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\UsPWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell2    760    760  150902  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell3      0    760  150902  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell3   2740   3500  150902  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell2   2905   6405  150902  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell2   5130  11535  150902  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell3      0  11535  150902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell3       0      0  RISE       1


5.4::Critical Path Report for (ClockUsTimer:R vs. ClockUsTimer:R)
*****************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \UsTimer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \UsTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 980156p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (ClockUsTimer:R#1 vs. ClockUsTimer:R#2)   1000000
- Setup time                                               -4230
------------------------------------------------------   ------- 
End-of-path required time (ps)                            995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15614
-------------------------------------   ----- 
End-of-path arrival time (ps)           15614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell3        0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  980156  RISE       1
\UsTimer:TimerUDB:trig_reg\/main_0                     macrocell15     3308   4518  980156  RISE       1
\UsTimer:TimerUDB:trig_reg\/q                          macrocell15     3350   7868  980156  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell4   2617  10484  980156  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u0\/co_msb              datapathcell4   5130  15614  980156  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u1\/ci                  datapathcell5      0  15614  980156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell5       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UsEcho(0)/fb
Path End       : \UsTimer:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \UsTimer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 24506p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#24 vs. ClockUsTimer:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13651
-------------------------------------   ----- 
End-of-path arrival time (ps)           13651
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UsEcho(0)/in_clock                                          iocell25            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
UsEcho(0)/fb                              iocell25      2030   2030  24506  RISE       1
\UsTimer:TimerUDB:capt_fifo_load\/main_2  macrocell8    5066   7096  24506  RISE       1
\UsTimer:TimerUDB:capt_fifo_load\/q       macrocell8    3350  10446  24506  RISE       1
\UsTimer:TimerUDB:capt_int_temp\/main_2   macrocell9    3205  13651  24506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:capt_int_temp\/clock_0                   macrocell9          0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UsEcho(0)/fb
Path End       : \UsTimer:TimerUDB:int_capt_count_0\/main_2
Capture Clock  : \UsTimer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 24506p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#24 vs. ClockUsTimer:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13651
-------------------------------------   ----- 
End-of-path arrival time (ps)           13651
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UsEcho(0)/in_clock                                          iocell25            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
UsEcho(0)/fb                                iocell25      2030   2030  24506  RISE       1
\UsTimer:TimerUDB:capt_fifo_load\/main_2    macrocell8    5066   7096  24506  RISE       1
\UsTimer:TimerUDB:capt_fifo_load\/q         macrocell8    3350  10446  24506  RISE       1
\UsTimer:TimerUDB:int_capt_count_0\/main_2  macrocell11   3205  13651  24506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:int_capt_count_0\/clock_0                macrocell11         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UsEcho(0)/fb
Path End       : \UsTimer:TimerUDB:int_capt_count_1\/main_2
Capture Clock  : \UsTimer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 24510p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#24 vs. ClockUsTimer:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13647
-------------------------------------   ----- 
End-of-path arrival time (ps)           13647
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UsEcho(0)/in_clock                                          iocell25            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
UsEcho(0)/fb                                iocell25      2030   2030  24506  RISE       1
\UsTimer:TimerUDB:capt_fifo_load\/main_2    macrocell8    5066   7096  24506  RISE       1
\UsTimer:TimerUDB:capt_fifo_load\/q         macrocell8    3350  10446  24506  RISE       1
\UsTimer:TimerUDB:int_capt_count_1\/main_2  macrocell12   3201  13647  24510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:int_capt_count_1\/clock_0                macrocell12         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UsEcho(0)/fb
Path End       : \UsTimer:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \UsTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 24876p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#24 vs. ClockUsTimer:R#2)   41667
- Setup time                                           -3130
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13661
-------------------------------------   ----- 
End-of-path arrival time (ps)           13661
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UsEcho(0)/in_clock                                          iocell25            0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
UsEcho(0)/fb                                iocell25        2030   2030  24506  RISE       1
\UsTimer:TimerUDB:capt_fifo_load\/main_2    macrocell8      5066   7096  24506  RISE       1
\UsTimer:TimerUDB:capt_fifo_load\/q         macrocell8      3350  10446  24506  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u0\/f0_load  datapathcell4   3215  13661  24876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell4       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UsEcho(0)/fb
Path End       : \UsTimer:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \UsTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 24877p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#24 vs. ClockUsTimer:R#2)   41667
- Setup time                                           -3130
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13659
-------------------------------------   ----- 
End-of-path arrival time (ps)           13659
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UsEcho(0)/in_clock                                          iocell25            0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
UsEcho(0)/fb                                iocell25        2030   2030  24506  RISE       1
\UsTimer:TimerUDB:capt_fifo_load\/main_2    macrocell8      5066   7096  24506  RISE       1
\UsTimer:TimerUDB:capt_fifo_load\/q         macrocell8      3350  10446  24506  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u1\/f0_load  datapathcell5   3213  13659  24877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell5       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UsEcho(0)/fb
Path End       : \UsTimer:TimerUDB:trig_fall_detected\/main_2
Capture Clock  : \UsTimer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 30290p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#24 vs. ClockUsTimer:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7866
-------------------------------------   ---- 
End-of-path arrival time (ps)           7866
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UsEcho(0)/in_clock                                          iocell25            0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
UsEcho(0)/fb                                  iocell25      2030   2030  24506  RISE       1
\UsTimer:TimerUDB:trig_fall_detected\/main_2  macrocell14   5836   7866  30290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:trig_fall_detected\/clock_0              macrocell14         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UsEcho(0)/fb
Path End       : \UsTimer:TimerUDB:capture_last\/main_0
Capture Clock  : \UsTimer:TimerUDB:capture_last\/clock_0
Path slack     : 31061p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#24 vs. ClockUsTimer:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7096
-------------------------------------   ---- 
End-of-path arrival time (ps)           7096
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UsEcho(0)/in_clock                                          iocell25            0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
UsEcho(0)/fb                            iocell25      2030   2030  24506  RISE       1
\UsTimer:TimerUDB:capture_last\/main_0  macrocell10   5066   7096  31061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:capture_last\/clock_0                    macrocell10         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UsEcho(0)/fb
Path End       : \UsTimer:TimerUDB:trig_rise_detected\/main_2
Capture Clock  : \UsTimer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 31061p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#24 vs. ClockUsTimer:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7096
-------------------------------------   ---- 
End-of-path arrival time (ps)           7096
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UsEcho(0)/in_clock                                          iocell25            0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
UsEcho(0)/fb                                  iocell25      2030   2030  24506  RISE       1
\UsTimer:TimerUDB:trig_rise_detected\/main_2  macrocell16   5066   7096  31061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:trig_rise_detected\/clock_0              macrocell16         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CsBtns:PWM:PWMHW\/cmp
Path End       : Net_23/main_0
Capture Clock  : Net_23/clock_0
Path slack     : 46840p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                7803
+ Cycle adjust (ClockCsBtns(fixed-function):R#2 vs. \CsBtns:PWM:PWMHW\/tc:R#2)   83333
- Setup time                                                                     -3510
------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                   87627

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       40787
-------------------------------------   ----- 
End-of-path arrival time (ps)           40787
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\CsBtns:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\CsBtns:PWM:PWMHW\/cmp        timercell     1000   1000  46840  RISE       1
\CsBtns:Button(1)\/pin_input  iocell42     10450  11450  46840  RISE       1
\CsBtns:Button(1)\/pad_out    iocell42     15656  27106  46840  RISE       1
\CsBtns:Button(1)\/pad_in     iocell42         0  27106  46840  RISE       1
\CsBtns:Button(1)\/fb         iocell42      7673  34779  46840  RISE       1
Net_23/main_0                 macrocell2    6007  40787  46840  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\CsBtns:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1
\CsBtns:PWM:PWMHW\/tc                                         timercell        1000   1000  
\CsBtns:PWM:PWMHW\/tc (TOTAL_ADJUSTMENTS)                     timercell           0   1000  RISE       1
--\CsBtns:PWM:PWMHW\/tc (Clock Phase Adjustment Delay)        timercell           0    N/A  
Net_23/clock_0                                                macrocell2       6803   7803  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CsBtns:PWM:PWMHW\/cmp
Path End       : Net_22/main_0
Capture Clock  : Net_22/clock_0
Path slack     : 48648p

Capture Clock Arrival Time                                                           0
+ Clock path delay                                                                7803
+ Cycle adjust (ClockCsBtns(fixed-function):R#2 vs. \CsBtns:PWM:PWMHW\/tc:R#2)   83333
- Setup time                                                                     -3510
------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                   87627

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38979
-------------------------------------   ----- 
End-of-path arrival time (ps)           38979
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\CsBtns:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\CsBtns:PWM:PWMHW\/cmp        timercell     1000   1000  46840  RISE       1
\CsBtns:Button(0)\/pin_input  iocell41      9775  10775  48648  RISE       1
\CsBtns:Button(0)\/pad_out    iocell41     14784  25559  48648  RISE       1
\CsBtns:Button(0)\/pad_in     iocell41         0  25559  48648  RISE       1
\CsBtns:Button(0)\/fb         iocell41      6792  32351  48648  RISE       1
Net_22/main_0                 macrocell1    6628  38979  48648  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\CsBtns:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1
\CsBtns:PWM:PWMHW\/tc                                         timercell        1000   1000  
\CsBtns:PWM:PWMHW\/tc (TOTAL_ADJUSTMENTS)                     timercell           0   1000  RISE       1
--\CsBtns:PWM:PWMHW\/tc (Clock Phase Adjustment Delay)        timercell           0    N/A  
Net_22/clock_0                                                macrocell1       6803   7803  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsPWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \UsPWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \UsPWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 150902p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (ClockUsPWM:R#1 vs. ClockUsPWM:R#2)   166667
- Setup time                                          -4230
--------------------------------------------------   ------ 
End-of-path required time (ps)                       162437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11535
-------------------------------------   ----- 
End-of-path arrival time (ps)           11535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\UsPWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell2    760    760  150902  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell3      0    760  150902  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell3   2740   3500  150902  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell2   2905   6405  150902  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell2   5130  11535  150902  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell3      0  11535  150902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell3       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsPWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \UsPWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \UsPWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 154076p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (ClockUsPWM:R#1 vs. ClockUsPWM:R#2)   166667
- Setup time                                           -500
--------------------------------------------------   ------ 
End-of-path required time (ps)                       166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12091
-------------------------------------   ----- 
End-of-path arrival time (ps)           12091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\UsPWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell2    760    760  150902  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell3      0    760  150902  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell3   2740   3500  150902  RISE       1
\UsPWM:PWMUDB:status_2\/main_1          macrocell7      2920   6420  154076  RISE       1
\UsPWM:PWMUDB:status_2\/q               macrocell7      3350   9770  154076  RISE       1
\UsPWM:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2320  12091  154076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:genblk8:stsreg\/clock                        statusicell1        0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsPWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \UsPWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \UsPWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 154202p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (ClockUsPWM:R#1 vs. ClockUsPWM:R#2)   166667
- Setup time                                          -6060
--------------------------------------------------   ------ 
End-of-path required time (ps)                       160607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6405
-------------------------------------   ---- 
End-of-path arrival time (ps)           6405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\UsPWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell2    760    760  150902  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell3      0    760  150902  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell3   2740   3500  150902  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell3   2905   6405  154202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell3       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsPWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \UsPWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \UsPWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 154202p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (ClockUsPWM:R#1 vs. ClockUsPWM:R#2)   166667
- Setup time                                          -6060
--------------------------------------------------   ------ 
End-of-path required time (ps)                       160607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6405
-------------------------------------   ---- 
End-of-path arrival time (ps)           6405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\UsPWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell2    760    760  150902  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell3      0    760  150902  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell3   2740   3500  150902  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell2   2905   6405  154202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsPWM:PWMUDB:runmode_enable\/q
Path End       : \UsPWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \UsPWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 155999p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (ClockUsPWM:R#1 vs. ClockUsPWM:R#2)   166667
- Setup time                                          -6060
--------------------------------------------------   ------ 
End-of-path required time (ps)                       160607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4608
-------------------------------------   ---- 
End-of-path arrival time (ps)           4608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:runmode_enable\/clock_0                      macrocell5          0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\UsPWM:PWMUDB:runmode_enable\/q         macrocell5      1250   1250  152699  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell2   3358   4608  155999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsPWM:PWMUDB:runmode_enable\/q
Path End       : \UsPWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \UsPWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 156252p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (ClockUsPWM:R#1 vs. ClockUsPWM:R#2)   166667
- Setup time                                          -6060
--------------------------------------------------   ------ 
End-of-path required time (ps)                       160607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4354
-------------------------------------   ---- 
End-of-path arrival time (ps)           4354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:runmode_enable\/clock_0                      macrocell5          0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\UsPWM:PWMUDB:runmode_enable\/q         macrocell5      1250   1250  152699  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell3   3104   4354  156252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell3       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsPWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \UsPWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \UsPWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 156310p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (ClockUsPWM:R#1 vs. ClockUsPWM:R#2)   166667
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6846
-------------------------------------   ---- 
End-of-path arrival time (ps)           6846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\UsPWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell2   1520   1520  156310  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell3      0   1520  156310  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell3   2230   3750  156310  RISE       1
\UsPWM:PWMUDB:prevCompare1\/main_0     macrocell4      3096   6846  156310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:prevCompare1\/clock_0                        macrocell4          0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsPWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \UsPWM:PWMUDB:status_0\/main_1
Capture Clock  : \UsPWM:PWMUDB:status_0\/clock_0
Path slack     : 156322p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (ClockUsPWM:R#1 vs. ClockUsPWM:R#2)   166667
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6835
-------------------------------------   ---- 
End-of-path arrival time (ps)           6835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\UsPWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell2   1520   1520  156310  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell3      0   1520  156310  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell3   2230   3750  156310  RISE       1
\UsPWM:PWMUDB:status_0\/main_1         macrocell6      3085   6835  156322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:status_0\/clock_0                            macrocell6          0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsPWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_657/main_1
Capture Clock  : Net_657/clock_0
Path slack     : 156474p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (ClockUsPWM:R#1 vs. ClockUsPWM:R#2)   166667
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6683
-------------------------------------   ---- 
End-of-path arrival time (ps)           6683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\UsPWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell2   1520   1520  156310  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell3      0   1520  156310  RISE       1
\UsPWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell3   2230   3750  156310  RISE       1
Net_657/main_1                         macrocell3      2933   6683  156474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_657/clock_0                                            macrocell3          0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsPWM:PWMUDB:runmode_enable\/q
Path End       : Net_657/main_0
Capture Clock  : Net_657/clock_0
Path slack     : 158545p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (ClockUsPWM:R#1 vs. ClockUsPWM:R#2)   166667
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4612
-------------------------------------   ---- 
End-of-path arrival time (ps)           4612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:runmode_enable\/clock_0                      macrocell5          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\UsPWM:PWMUDB:runmode_enable\/q  macrocell5    1250   1250  152699  RISE       1
Net_657/main_0                   macrocell3    3362   4612  158545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_657/clock_0                                            macrocell3          0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsPWM:PWMUDB:prevCompare1\/q
Path End       : \UsPWM:PWMUDB:status_0\/main_0
Capture Clock  : \UsPWM:PWMUDB:status_0\/clock_0
Path slack     : 159608p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (ClockUsPWM:R#1 vs. ClockUsPWM:R#2)   166667
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:prevCompare1\/clock_0                        macrocell4          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\UsPWM:PWMUDB:prevCompare1\/q   macrocell4    1250   1250  159608  RISE       1
\UsPWM:PWMUDB:status_0\/main_0  macrocell6    2299   3549  159608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:status_0\/clock_0                            macrocell6          0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsPWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \UsPWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \UsPWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 159633p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (ClockUsPWM:R#1 vs. ClockUsPWM:R#2)   166667
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3524
-------------------------------------   ---- 
End-of-path arrival time (ps)           3524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:genblk1:ctrlreg\/clock                       controlcell2        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\UsPWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  159633  RISE       1
\UsPWM:PWMUDB:runmode_enable\/main_0      macrocell5     2314   3524  159633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:runmode_enable\/clock_0                      macrocell5          0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsPWM:PWMUDB:status_0\/q
Path End       : \UsPWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \UsPWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 162593p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (ClockUsPWM:R#1 vs. ClockUsPWM:R#2)   166667
- Setup time                                           -500
--------------------------------------------------   ------ 
End-of-path required time (ps)                       166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3573
-------------------------------------   ---- 
End-of-path arrival time (ps)           3573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:status_0\/clock_0                            macrocell6          0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\UsPWM:PWMUDB:status_0\/q               macrocell6     1250   1250  162593  RISE       1
\UsPWM:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2323   3573  162593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UsPWM:PWMUDB:genblk8:stsreg\/clock                        statusicell1        0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \UsTimer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \UsTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 980156p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (ClockUsTimer:R#1 vs. ClockUsTimer:R#2)   1000000
- Setup time                                               -4230
------------------------------------------------------   ------- 
End-of-path required time (ps)                            995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15614
-------------------------------------   ----- 
End-of-path arrival time (ps)           15614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell3        0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  980156  RISE       1
\UsTimer:TimerUDB:trig_reg\/main_0                     macrocell15     3308   4518  980156  RISE       1
\UsTimer:TimerUDB:trig_reg\/q                          macrocell15     3350   7868  980156  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell4   2617  10484  980156  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u0\/co_msb              datapathcell4   5130  15614  980156  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u1\/ci                  datapathcell5      0  15614  980156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell5       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \UsTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \UsTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 983456p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (ClockUsTimer:R#1 vs. ClockUsTimer:R#2)   1000000
- Setup time                                               -6060
------------------------------------------------------   ------- 
End-of-path required time (ps)                            993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10484
-------------------------------------   ----- 
End-of-path arrival time (ps)           10484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell3        0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  980156  RISE       1
\UsTimer:TimerUDB:trig_reg\/main_0                     macrocell15     3308   4518  980156  RISE       1
\UsTimer:TimerUDB:trig_reg\/q                          macrocell15     3350   7868  980156  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell4   2617  10484  983456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell4       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \UsTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \UsTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 983457p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (ClockUsTimer:R#1 vs. ClockUsTimer:R#2)   1000000
- Setup time                                               -6060
------------------------------------------------------   ------- 
End-of-path required time (ps)                            993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10483
-------------------------------------   ----- 
End-of-path arrival time (ps)           10483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell3        0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  980156  RISE       1
\UsTimer:TimerUDB:trig_reg\/main_0                     macrocell15     3308   4518  980156  RISE       1
\UsTimer:TimerUDB:trig_reg\/q                          macrocell15     3350   7868  980156  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell5   2616  10483  983457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell5       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \UsTimer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \UsTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 987414p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (ClockUsTimer:R#1 vs. ClockUsTimer:R#2)   1000000
- Setup time                                                -500
------------------------------------------------------   ------- 
End-of-path required time (ps)                            999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12086
-------------------------------------   ----- 
End-of-path arrival time (ps)           12086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell4    760    760  984238  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell5      0    760  984238  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell5   2740   3500  984238  RISE       1
\UsTimer:TimerUDB:status_tc\/main_2         macrocell13     2921   6421  987414  RISE       1
\UsTimer:TimerUDB:status_tc\/q              macrocell13     3350   9771  987414  RISE       1
\UsTimer:TimerUDB:rstSts:stsreg\/status_0   statusicell2    2314  12086  987414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:rstSts:stsreg\/clock                     statusicell2        0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \UsTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \UsTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 987537p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (ClockUsTimer:R#1 vs. ClockUsTimer:R#2)   1000000
- Setup time                                               -6060
------------------------------------------------------   ------- 
End-of-path required time (ps)                            993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6403
-------------------------------------   ---- 
End-of-path arrival time (ps)           6403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell4    760    760  984238  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell5      0    760  984238  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell5   2740   3500  984238  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell5   2903   6403  987537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell5       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \UsTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \UsTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 987538p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (ClockUsTimer:R#1 vs. ClockUsTimer:R#2)   1000000
- Setup time                                               -6060
------------------------------------------------------   ------- 
End-of-path required time (ps)                            993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6402
-------------------------------------   ---- 
End-of-path arrival time (ps)           6402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell4    760    760  984238  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell5      0    760  984238  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell5   2740   3500  984238  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell4   2902   6402  987538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell4       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \UsTimer:TimerUDB:trig_fall_detected\/main_0
Capture Clock  : \UsTimer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 991505p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (ClockUsTimer:R#1 vs. ClockUsTimer:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4985
-------------------------------------   ---- 
End-of-path arrival time (ps)           4985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell3        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   1210   1210  980156  RISE       1
\UsTimer:TimerUDB:trig_fall_detected\/main_0           macrocell14    3775   4985  991505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:trig_fall_detected\/clock_0              macrocell14         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \UsTimer:TimerUDB:trig_fall_detected\/main_1
Capture Clock  : \UsTimer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 991520p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (ClockUsTimer:R#1 vs. ClockUsTimer:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4970
-------------------------------------   ---- 
End-of-path arrival time (ps)           4970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell3        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell3   1210   1210  980176  RISE       1
\UsTimer:TimerUDB:trig_fall_detected\/main_1           macrocell14    3760   4970  991520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:trig_fall_detected\/clock_0              macrocell14         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \UsTimer:TimerUDB:trig_rise_detected\/main_0
Capture Clock  : \UsTimer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 991993p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (ClockUsTimer:R#1 vs. ClockUsTimer:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4497
-------------------------------------   ---- 
End-of-path arrival time (ps)           4497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell3        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   1210   1210  980156  RISE       1
\UsTimer:TimerUDB:trig_rise_detected\/main_0           macrocell16    3287   4497  991993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:trig_rise_detected\/clock_0              macrocell16         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \UsTimer:TimerUDB:trig_rise_detected\/main_1
Capture Clock  : \UsTimer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 992014p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (ClockUsTimer:R#1 vs. ClockUsTimer:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4476
-------------------------------------   ---- 
End-of-path arrival time (ps)           4476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell3        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell3   1210   1210  980176  RISE       1
\UsTimer:TimerUDB:trig_rise_detected\/main_1           macrocell16    3266   4476  992014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:trig_rise_detected\/clock_0              macrocell16         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:capture_last\/q
Path End       : \UsTimer:TimerUDB:trig_fall_detected\/main_3
Capture Clock  : \UsTimer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 992030p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (ClockUsTimer:R#1 vs. ClockUsTimer:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4460
-------------------------------------   ---- 
End-of-path arrival time (ps)           4460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:capture_last\/clock_0                    macrocell10         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:capture_last\/q             macrocell10   1250   1250  986395  RISE       1
\UsTimer:TimerUDB:trig_fall_detected\/main_3  macrocell14   3210   4460  992030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:trig_fall_detected\/clock_0              macrocell14         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:trig_rise_detected\/q
Path End       : \UsTimer:TimerUDB:trig_rise_detected\/main_4
Capture Clock  : \UsTimer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 992167p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (ClockUsTimer:R#1 vs. ClockUsTimer:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4323
-------------------------------------   ---- 
End-of-path arrival time (ps)           4323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:trig_rise_detected\/clock_0              macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:trig_rise_detected\/q       macrocell16   1250   1250  980353  RISE       1
\UsTimer:TimerUDB:trig_rise_detected\/main_4  macrocell16   3073   4323  992167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:trig_rise_detected\/clock_0              macrocell16         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:int_capt_count_1\/q
Path End       : \UsTimer:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \UsTimer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992462p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (ClockUsTimer:R#1 vs. ClockUsTimer:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:int_capt_count_1\/clock_0                macrocell12         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:int_capt_count_1\/q    macrocell12   1250   1250  992462  RISE       1
\UsTimer:TimerUDB:capt_int_temp\/main_3  macrocell9    2778   4028  992462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:capt_int_temp\/clock_0                   macrocell9          0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:int_capt_count_1\/q
Path End       : \UsTimer:TimerUDB:int_capt_count_0\/main_3
Capture Clock  : \UsTimer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 992462p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (ClockUsTimer:R#1 vs. ClockUsTimer:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:int_capt_count_1\/clock_0                macrocell12         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:int_capt_count_1\/q       macrocell12   1250   1250  992462  RISE       1
\UsTimer:TimerUDB:int_capt_count_0\/main_3  macrocell11   2778   4028  992462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:int_capt_count_0\/clock_0                macrocell11         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:int_capt_count_1\/q
Path End       : \UsTimer:TimerUDB:int_capt_count_1\/main_3
Capture Clock  : \UsTimer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 992472p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (ClockUsTimer:R#1 vs. ClockUsTimer:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:int_capt_count_1\/clock_0                macrocell12         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:int_capt_count_1\/q       macrocell12   1250   1250  992462  RISE       1
\UsTimer:TimerUDB:int_capt_count_1\/main_3  macrocell12   2768   4018  992472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:int_capt_count_1\/clock_0                macrocell12         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \UsTimer:TimerUDB:int_capt_count_1\/main_0
Capture Clock  : \UsTimer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 992489p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (ClockUsTimer:R#1 vs. ClockUsTimer:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4001
-------------------------------------   ---- 
End-of-path arrival time (ps)           4001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell3        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell3   1210   1210  992489  RISE       1
\UsTimer:TimerUDB:int_capt_count_1\/main_0             macrocell12    2791   4001  992489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:int_capt_count_1\/clock_0                macrocell12         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \UsTimer:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \UsTimer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992491p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (ClockUsTimer:R#1 vs. ClockUsTimer:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3999
-------------------------------------   ---- 
End-of-path arrival time (ps)           3999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell3        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell3   1210   1210  992489  RISE       1
\UsTimer:TimerUDB:capt_int_temp\/main_0                macrocell9     2789   3999  992491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:capt_int_temp\/clock_0                   macrocell9          0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \UsTimer:TimerUDB:int_capt_count_0\/main_0
Capture Clock  : \UsTimer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 992491p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (ClockUsTimer:R#1 vs. ClockUsTimer:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3999
-------------------------------------   ---- 
End-of-path arrival time (ps)           3999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell3        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell3   1210   1210  992489  RISE       1
\UsTimer:TimerUDB:int_capt_count_0\/main_0             macrocell11    2789   3999  992491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:int_capt_count_0\/clock_0                macrocell11         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \UsTimer:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \UsTimer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992491p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (ClockUsTimer:R#1 vs. ClockUsTimer:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3999
-------------------------------------   ---- 
End-of-path arrival time (ps)           3999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell3        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell3   1210   1210  992491  RISE       1
\UsTimer:TimerUDB:capt_int_temp\/main_1                macrocell9     2789   3999  992491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:capt_int_temp\/clock_0                   macrocell9          0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \UsTimer:TimerUDB:int_capt_count_0\/main_1
Capture Clock  : \UsTimer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 992491p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (ClockUsTimer:R#1 vs. ClockUsTimer:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3999
-------------------------------------   ---- 
End-of-path arrival time (ps)           3999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell3        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell3   1210   1210  992491  RISE       1
\UsTimer:TimerUDB:int_capt_count_0\/main_1             macrocell11    2789   3999  992491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:int_capt_count_0\/clock_0                macrocell11         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \UsTimer:TimerUDB:int_capt_count_1\/main_1
Capture Clock  : \UsTimer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 992492p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (ClockUsTimer:R#1 vs. ClockUsTimer:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3998
-------------------------------------   ---- 
End-of-path arrival time (ps)           3998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell3        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell3   1210   1210  992491  RISE       1
\UsTimer:TimerUDB:int_capt_count_1\/main_1             macrocell12    2788   3998  992492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:int_capt_count_1\/clock_0                macrocell12         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:int_capt_count_0\/q
Path End       : \UsTimer:TimerUDB:int_capt_count_1\/main_4
Capture Clock  : \UsTimer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 992639p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (ClockUsTimer:R#1 vs. ClockUsTimer:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:int_capt_count_0\/clock_0                macrocell11         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:int_capt_count_0\/q       macrocell11   1250   1250  992639  RISE       1
\UsTimer:TimerUDB:int_capt_count_1\/main_4  macrocell12   2601   3851  992639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:int_capt_count_1\/clock_0                macrocell12         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:int_capt_count_0\/q
Path End       : \UsTimer:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \UsTimer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992640p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (ClockUsTimer:R#1 vs. ClockUsTimer:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3850
-------------------------------------   ---- 
End-of-path arrival time (ps)           3850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:int_capt_count_0\/clock_0                macrocell11         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:int_capt_count_0\/q    macrocell11   1250   1250  992639  RISE       1
\UsTimer:TimerUDB:capt_int_temp\/main_4  macrocell9    2600   3850  992640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:capt_int_temp\/clock_0                   macrocell9          0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:int_capt_count_0\/q
Path End       : \UsTimer:TimerUDB:int_capt_count_0\/main_4
Capture Clock  : \UsTimer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 992640p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (ClockUsTimer:R#1 vs. ClockUsTimer:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3850
-------------------------------------   ---- 
End-of-path arrival time (ps)           3850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:int_capt_count_0\/clock_0                macrocell11         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:int_capt_count_0\/q       macrocell11   1250   1250  992639  RISE       1
\UsTimer:TimerUDB:int_capt_count_0\/main_4  macrocell11   2600   3850  992640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:int_capt_count_0\/clock_0                macrocell11         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:trig_fall_detected\/q
Path End       : \UsTimer:TimerUDB:trig_fall_detected\/main_4
Capture Clock  : \UsTimer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 992948p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (ClockUsTimer:R#1 vs. ClockUsTimer:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3542
-------------------------------------   ---- 
End-of-path arrival time (ps)           3542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:trig_fall_detected\/clock_0              macrocell14         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:trig_fall_detected\/q       macrocell14   1250   1250  992948  RISE       1
\UsTimer:TimerUDB:trig_fall_detected\/main_4  macrocell14   2292   3542  992948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:trig_fall_detected\/clock_0              macrocell14         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:capture_last\/q
Path End       : \UsTimer:TimerUDB:trig_rise_detected\/main_3
Capture Clock  : \UsTimer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 992950p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (ClockUsTimer:R#1 vs. ClockUsTimer:R#2)   1000000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:capture_last\/clock_0                    macrocell10         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:capture_last\/q             macrocell10   1250   1250  986395  RISE       1
\UsTimer:TimerUDB:trig_rise_detected\/main_3  macrocell16   2290   3540  992950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:trig_rise_detected\/clock_0              macrocell16         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UsTimer:TimerUDB:capt_int_temp\/q
Path End       : \UsTimer:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \UsTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 995929p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (ClockUsTimer:R#1 vs. ClockUsTimer:R#2)   1000000
- Setup time                                                -500
------------------------------------------------------   ------- 
End-of-path required time (ps)                            999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:capt_int_temp\/clock_0                   macrocell9          0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\UsTimer:TimerUDB:capt_int_temp\/q         macrocell9     1250   1250  995929  RISE       1
\UsTimer:TimerUDB:rstSts:stsreg\/status_1  statusicell2   2321   3571  995929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UsTimer:TimerUDB:rstSts:stsreg\/clock                     statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

