CxlResult:/home/arefbhrn/University/Vivado/iscas89/iscas89.cache/compile_simlib/modelsim/unifast_ver/.cxl.verilog.unifast.unifast.lin64.rpt =
	ExecutionPlatform = lin64 ,
	SourceLibrary = unifast ,
	SourcePath = /opt/Xilinx/Vivado/2019.2/data/verilog/src/unifast ,
	Simulator = modelsim ,
	SimulatorVersion = 2020.1 ,
	CompiledLibrary = unifast_ver ,
	CompiledPath = /home/arefbhrn/University/Vivado/iscas89/iscas89.cache/compile_simlib/modelsim/unifast_ver ,
	Timestamp = Mon Jul 20 00:58:18 2020 ,
	Time = 1595190498 ,
	Language = verilog ,
	XilinxVersion = 2019.2 ,
	LogFile = /home/arefbhrn/University/Vivado/iscas89/iscas89.cache/compile_simlib/modelsim/unifast_ver/.cxl.verilog.unifast.unifast_ver.lin64.log ,
	NumOfErrors = 0 ,
	NumOfWarnings = 0 ,
