{
   ExpandedHierarchyInLayout: "",
   guistr: "# # String gsaved with Nlview 6.6.11  2017-06-12 bk=1.3860 VDI=40 GEI=35 GUI=JA:1.6
#  -string -flagsOSRD
preplace port ipb_axi -pg 1 -y 750 -defaultsOSRD
preplace port gt_clk -pg 1 -y 220 -defaultsOSRD
preplace port ipb_clk_o -pg 1 -y 1330 -defaultsOSRD
preplace port gt_i -pg 1 -y 260 -defaultsOSRD
preplace port aclk -pg 1 -y 1110 -defaultsOSRD
preplace port gt_o -pg 1 -y 250 -defaultsOSRD
preplace port aresetn -pg 1 -y 1180 -defaultsOSRD
preplace portBus gtx_stat_o -pg 1 -y 340 -defaultsOSRD
preplace portBus ipb_periph_rst_o -pg 1 -y 1490 -defaultsOSRD
preplace portBus c2c_stat_o -pg 1 -y 770 -defaultsOSRD
preplace portBus ipb_ic_rst_o -pg 1 -y 1390 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 1 -y 1350 -defaultsOSRD
preplace inst axi_bram_ctrl_0_bram -pg 1 -lvl 6 -y 500 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 4 -y 1430 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 5 -y 340 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 6 -y 1390 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 2 -y 1200 -defaultsOSRD
preplace inst xlconcat_1 -pg 1 -lvl 5 -y 1180 -defaultsOSRD -resize 160 160
preplace inst util_vector_logic_1 -pg 1 -lvl 6 -y 1490 -defaultsOSRD
preplace inst proc_sys_reset_1 -pg 1 -lvl 5 -y 1450 -defaultsOSRD
preplace inst xlconcat_2 -pg 1 -lvl 6 -y 650 -defaultsOSRD -resize 160 160
preplace inst axi_interconnect_0 -pg 1 -lvl 4 -y 640 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 2 -y 1360 -defaultsOSRD
preplace inst axi_chip2chip_0_aurora64 -pg 1 -lvl 4 -y 230 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 5 -y 500 -defaultsOSRD
preplace inst axi_chip2chip_0 -pg 1 -lvl 3 -y 860 -defaultsOSRD
preplace inst c2c_stat -pg 1 -lvl 5 -y 680 -defaultsOSRD
preplace netloc xlconstant_1_dout 1 4 1 NJ
preplace netloc axi_chip2chip_0_m_axi 1 3 1 1070
preplace netloc clk_wiz_0_locked 1 2 3 NJ 1380 NJ 1380 1560
preplace netloc m_aclk_0_1 1 0 5 NJ 1110 180 1110 540 1250 1080 470 1600
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 5 1 NJ
preplace netloc GT_DIFF_REFCLK_1 1 0 4 NJ 220 NJ 220 NJ 220 1020J
preplace netloc axi_interconnect_0_M02_AXI 1 4 1 N
preplace netloc xlconcat_1_dout 1 5 2 2010 770 NJ
preplace netloc axi_chip2chip_0_axi_c2c_link_status_out 1 3 2 1050 1180 NJ
preplace netloc util_vector_logic_0_Res 1 6 1 NJ
preplace netloc proc_sys_reset_1_peripheral_aresetn 1 5 1 NJ
preplace netloc axi_chip2chip_0_aurora64_hard_err 1 4 1 1650
preplace netloc proc_sys_reset_0_interconnect_aresetn 1 2 2 550 1280 1120
preplace netloc GT_SERIAL_RX_1 1 0 4 NJ 260 NJ 260 NJ 260 1040J
preplace netloc axi_chip2chip_0_AXIS_TX 1 3 1 1030
preplace netloc xlconcat_0_dout 1 5 2 2010 340 NJ
preplace netloc xlconstant_0_dout 1 1 1 NJ
preplace netloc axi_chip2chip_0_axi_c2c_config_error_out 1 3 2 1070 1160 1650J
preplace netloc axi_chip2chip_0_aurora64_gt_pll_lock 1 4 1 1660
preplace netloc clk_wiz_0_clk_out1 1 2 5 NJ 1340 NJ 1340 1630 1330 NJ 1330 NJ
preplace netloc axi_chip2chip_0_aurora_pma_init_out 1 3 1 1060
preplace netloc axi_chip2chip_0_aurora64_mmcm_not_locked_out 1 2 3 580 1270 1130J 1150 1570
preplace netloc axi_chip2chip_0_aurora64_GT_SERIAL_TX 1 4 3 1640J 250 NJ 250 NJ
preplace netloc axi_interconnect_0_M00_AXI 1 4 1 1650
preplace netloc axi_chip2chip_0_aurora64_soft_err 1 4 1 1620
preplace netloc axi_chip2chip_0_axi_c2c_multi_bit_error_out 1 3 2 1030 1230 NJ
preplace netloc clk_wiz_0_clk_out2 1 2 2 560 1350 1090
preplace netloc axi_interconnect_0_M01_AXI 1 4 3 1580J 750 NJ 750 NJ
preplace netloc axi_chip2chip_0_aurora64_lane_up 1 4 1 1630
preplace netloc util_vector_logic_1_Res 1 6 1 NJ
preplace netloc proc_sys_reset_1_interconnect_aresetn 1 5 1 2000J
preplace netloc aresetn_2 1 0 5 NJ 1180 170 1290 NJ 1290 1100 480 1590
preplace netloc xlconcat_2_dout 1 5 2 2000 550 2310
preplace netloc axi_chip2chip_0_aurora64_channel_up 1 2 3 570 1260 1110J 1140 1610
preplace netloc axi_chip2chip_0_aurora64_USER_DATA_M_AXIS_RX 1 2 3 540 460 NJ 460 1560
preplace netloc axi_chip2chip_0_aurora_reset_pb 1 3 1 1050
preplace netloc axi_chip2chip_0_aurora64_user_clk_out 1 2 3 580 470 1040J 800 1550
levelinfo -pg 1 0 100 370 810 1340 1830 2160 2330 -top 0 -bot 1550
",
}
0
