
---------- Begin Simulation Statistics ----------
final_tick                               1269996968000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 112653                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702552                       # Number of bytes of host memory used
host_op_rate                                   112983                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 12752.62                       # Real time elapsed on the host
host_tick_rate                               99587164                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436626833                       # Number of instructions simulated
sim_ops                                    1440830583                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.269997                       # Number of seconds simulated
sim_ticks                                1269996968000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.574601                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              177679414                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           202889207                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         13402773                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        274846473                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          21657070                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       23077860                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1420790                       # Number of indirect misses.
system.cpu0.branchPred.lookups              347663666                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2194347                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100277                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8764766                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329546332                       # Number of branches committed
system.cpu0.commit.bw_lim_events             33360108                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309732                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       63983218                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316553070                       # Number of instructions committed
system.cpu0.commit.committedOps            1318656639                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2373464346                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.555583                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.292982                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1725426816     72.70%     72.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    380562816     16.03%     88.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    100486022      4.23%     92.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     93858775      3.95%     96.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     23517340      0.99%     97.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7447469      0.31%     98.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      4277115      0.18%     98.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4527885      0.19%     98.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     33360108      1.41%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2373464346                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143454                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273924735                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405171609                       # Number of loads committed
system.cpu0.commit.membars                    4203726                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203732      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742064891     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11831786      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407271878     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151184467     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318656639                       # Class of committed instruction
system.cpu0.commit.refs                     558456373                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316553070                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318656639                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.923913                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.923913                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            439171475                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4695338                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           176882056                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1403216846                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               974388000                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                958856037                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8777145                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             12561453                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6094682                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  347663666                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                252049548                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1423467181                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3307275                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          129                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1423982925                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  20                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           66                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               26830324                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.137257                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         950404781                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         199336484                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.562187                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2387287339                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.597367                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.889465                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1386810254     58.09%     58.09% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               740235491     31.01%     89.10% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               132270893      5.54%     94.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               106710455      4.47%     99.11% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                13648460      0.57%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 3299132      0.14%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  104119      0.00%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 4204319      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    4216      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2387287339                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      145646803                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8883519                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               335696126                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.539475                       # Inst execution rate
system.cpu0.iew.exec_refs                   583967631                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 155764912                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              359858372                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            429080393                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106209                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2211752                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           158073303                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1382586642                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            428202719                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          9943331                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1366455219                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1869514                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              7766714                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8777145                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             11952068                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       183497                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        19980709                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        30544                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        11593                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4565366                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     23908784                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4788539                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         11593                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       760127                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8123392                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                575611919                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1355157799                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.903649                       # average fanout of values written-back
system.cpu0.iew.wb_producers                520151159                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.535015                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1355249061                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1677181163                       # number of integer regfile reads
system.cpu0.int_regfile_writes              873548239                       # number of integer regfile writes
system.cpu0.ipc                              0.519774                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.519774                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205611      0.31%      0.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            769763740     55.93%     56.23% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11833707      0.86%     57.09% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100416      0.15%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     57.24% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           433050028     31.46%     88.71% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          155444998     11.29%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1376398551                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     53                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                104                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3072017                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002232                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 532063     17.32%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2083122     67.81%     85.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               456830     14.87%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1375264904                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5143383318                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1355157748                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1446527563                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1376276514                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1376398551                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310128                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       63929999                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           226965                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           396                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     28021294                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2387287339                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.576553                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.807702                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1383146577     57.94%     57.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          714349980     29.92%     87.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          228966345      9.59%     97.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           45750973      1.92%     99.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           11649386      0.49%     99.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1264293      0.05%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1404871      0.06%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             524585      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             230329      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2387287339                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.543401                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         18624208                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1741350                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           429080393                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          158073303                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1894                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2532934142                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     7062380                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              388651369                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845199130                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              14662859                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               986302117                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              12440784                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                23909                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1710539784                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1392548151                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          902769822                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                951747942                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              24080569                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8777145                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             51653658                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                57570687                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1710539740                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        155108                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5849                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 30748394                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5801                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3722719967                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2779137830                       # The number of ROB writes
system.cpu0.timesIdled                       31014051                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1861                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.109188                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               20767707                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            23047269                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2795523                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         30718997                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1061646                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1078330                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           16684                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35371118                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        48343                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2100000                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1988016                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28120847                       # Number of branches committed
system.cpu1.commit.bw_lim_events              4171337                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300678                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       17389304                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120073763                       # Number of instructions committed
system.cpu1.commit.committedOps             122173944                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    464487891                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.263029                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.033795                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    415036206     89.35%     89.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     24435138      5.26%     94.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      9044951      1.95%     96.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      7004833      1.51%     98.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1565577      0.34%     98.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       755453      0.16%     98.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2096636      0.45%     99.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       377760      0.08%     99.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      4171337      0.90%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    464487891                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1798191                       # Number of function calls committed.
system.cpu1.commit.int_insts                116610944                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30177256                       # Number of loads committed
system.cpu1.commit.membars                    4200127                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200127      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76673395     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32277256     26.42%     92.61% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9023022      7.39%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122173944                       # Class of committed instruction
system.cpu1.commit.refs                      41300290                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120073763                       # Number of Instructions Simulated
system.cpu1.committedOps                    122173944                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.903684                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.903684                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            366890356                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               858956                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            19903848                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             146150654                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                27246093                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 66635022                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1989576                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2044281                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5245889                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35371118                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 23343992                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    439896207                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               194854                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     150874416                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                5594170                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.075462                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          25313626                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          21829353                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.321879                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         468006936                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.326865                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.755055                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               370804381     79.23%     79.23% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                61987775     13.25%     92.48% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                19153238      4.09%     96.57% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12587954      2.69%     99.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2520199      0.54%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  887500      0.19%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   62812      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    2947      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     130      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           468006936                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         723115                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2103717                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                30667463                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.286207                       # Inst execution rate
system.cpu1.iew.exec_refs                    45774000                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11500246                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              306333066                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             35045681                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100642                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1697229                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            11855856                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          139516184                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             34273754                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1966101                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            134153988                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1471237                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              5295461                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1989576                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              9255681                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        97504                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          995823                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        27090                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2039                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        13138                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4868425                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       732822                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2039                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       535237                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1568480                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 75105234                       # num instructions consuming a value
system.cpu1.iew.wb_count                    132724344                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.854276                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 64160631                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.283157                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     132788349                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               170124005                       # number of integer regfile reads
system.cpu1.int_regfile_writes               89539367                       # number of integer regfile writes
system.cpu1.ipc                              0.256168                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.256168                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200228      3.09%      3.09% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85578270     62.87%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            36877250     27.09%     93.05% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9464192      6.95%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             136120089                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2843793                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.020892                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 603911     21.24%     21.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     21.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     21.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     21.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     21.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     21.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     21.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     21.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     21.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     21.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     21.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     21.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     21.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     21.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     21.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     21.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     21.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     21.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     21.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     21.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     21.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     21.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     21.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     21.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     21.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     21.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     21.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     21.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     21.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     21.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     21.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     21.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     21.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     21.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     21.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     21.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     21.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     21.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     21.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     21.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     21.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     21.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     21.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1803702     63.43%     84.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               436178     15.34%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             134763640                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         743319035                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    132724332                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        156860001                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 133215308                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                136120089                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6300876                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       17342239                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           228154                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           198                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      7010710                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    468006936                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.290851                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.776440                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          384973298     82.26%     82.26% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           52057583     11.12%     93.38% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           19137415      4.09%     97.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5867871      1.25%     98.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3847528      0.82%     99.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             658323      0.14%     99.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             898372      0.19%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             420264      0.09%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             146282      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      468006936                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.290402                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13474034                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1305158                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            35045681                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           11855856                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     99                       # number of misc regfile reads
system.cpu1.numCycles                       468730051                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2071258854                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              331843958                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81694649                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              14239752                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                30759628                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4219831                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                34278                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            181941469                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             143454220                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           96852131                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 66600315                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              17245594                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1989576                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             36782082                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                15157482                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       181941457                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         31377                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               602                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 30201071                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           600                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   599879620                       # The number of ROB reads
system.cpu1.rob.rob_writes                  282653659                       # The number of ROB writes
system.cpu1.timesIdled                          20858                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          9932778                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 7024                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            10006909                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                229261                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     13161845                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      26260690                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       500200                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        90115                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     69672552                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6170033                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    139445142                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6260148                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1269996968000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           10243573                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3795587                       # Transaction distribution
system.membus.trans_dist::CleanEvict          9303139                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              353                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            261                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2917379                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2917377                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      10243573                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           398                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     39421640                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               39421640                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1085218368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1085218368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              528                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          13161964                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                13161964    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            13161964                       # Request fanout histogram
system.membus.respLayer1.occupancy        68168168874                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         44867637676                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1269996968000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1269996968000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1269996968000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1269996968000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1269996968000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1269996968000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1269996968000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1269996968000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1269996968000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1269996968000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    588532166.666667                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   676175203.212501                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        69500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1481465000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1266465775000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3531193000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1269996968000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    215440257                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       215440257                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    215440257                       # number of overall hits
system.cpu0.icache.overall_hits::total      215440257                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     36609291                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      36609291                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     36609291                       # number of overall misses
system.cpu0.icache.overall_misses::total     36609291                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 476014522497                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 476014522497                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 476014522497                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 476014522497                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    252049548                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    252049548                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    252049548                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    252049548                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.145246                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.145246                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.145246                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.145246                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13002.560538                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13002.560538                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13002.560538                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13002.560538                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2309                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               47                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    49.127660                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     34694157                       # number of writebacks
system.cpu0.icache.writebacks::total         34694157                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1915100                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1915100                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1915100                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1915100                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     34694191                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     34694191                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     34694191                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     34694191                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 423523712498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 423523712498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 423523712498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 423523712498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.137648                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.137648                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.137648                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.137648                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12207.337894                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12207.337894                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12207.337894                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12207.337894                       # average overall mshr miss latency
system.cpu0.icache.replacements              34694157                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    215440257                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      215440257                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     36609291                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     36609291                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 476014522497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 476014522497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    252049548                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    252049548                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.145246                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.145246                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13002.560538                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13002.560538                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1915100                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1915100                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     34694191                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     34694191                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 423523712498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 423523712498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.137648                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.137648                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12207.337894                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12207.337894                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1269996968000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999967                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          250134190                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         34694157                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.209692                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999967                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        538793285                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       538793285                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1269996968000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    500548709                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       500548709                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    500548709                       # number of overall hits
system.cpu0.dcache.overall_hits::total      500548709                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     53806292                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      53806292                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     53806292                       # number of overall misses
system.cpu0.dcache.overall_misses::total     53806292                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1490037289394                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1490037289394                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1490037289394                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1490037289394                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    554355001                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    554355001                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    554355001                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    554355001                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.097061                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.097061                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.097061                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.097061                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 27692.621699                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 27692.621699                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 27692.621699                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 27692.621699                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     12133555                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       328717                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           217051                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4187                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    55.901862                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    78.508956                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     32041991                       # number of writebacks
system.cpu0.dcache.writebacks::total         32041991                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     22675702                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     22675702                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     22675702                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     22675702                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     31130590                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     31130590                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     31130590                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     31130590                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 577140314966                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 577140314966                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 577140314966                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 577140314966                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.056156                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.056156                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.056156                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.056156                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18539.331088                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18539.331088                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18539.331088                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18539.331088                       # average overall mshr miss latency
system.cpu0.dcache.replacements              32041991                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    359893762                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      359893762                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     43280614                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     43280614                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 943526959000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 943526959000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    403174376                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    403174376                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.107350                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.107350                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 21800.221203                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 21800.221203                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     15925412                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     15925412                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     27355202                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     27355202                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 430028203000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 430028203000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.067850                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.067850                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15720.161854                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15720.161854                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    140654947                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     140654947                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     10525678                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     10525678                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 546510330394                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 546510330394                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151180625                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151180625                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.069623                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.069623                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 51921.627319                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 51921.627319                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      6750290                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      6750290                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3775388                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3775388                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 147112111966                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 147112111966                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.024973                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.024973                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 38966.090893                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 38966.090893                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2184                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2184                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1752                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1752                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     11892000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     11892000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3936                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3936                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.445122                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.445122                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6787.671233                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6787.671233                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1734                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1734                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           18                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           18                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1373000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1373000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.004573                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004573                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 76277.777778                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76277.777778                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3710                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3710                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          152                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          152                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       720000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       720000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3862                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3862                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.039358                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.039358                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4736.842105                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4736.842105                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          151                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          151                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       569000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       569000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.039099                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.039099                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3768.211921                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3768.211921                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1188058                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1188058                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       912219                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       912219                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  93600247500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  93600247500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100277                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100277                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.434333                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.434333                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 102607.211097                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 102607.211097                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       912219                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       912219                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  92688028500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  92688028500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.434333                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.434333                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 101607.211097                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 101607.211097                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1269996968000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999458                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          533783128                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         32042572                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.658561                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           294500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999458                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999983                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999983                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1144968756                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1144968756                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1269996968000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            34626894                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            29018492                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               26471                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              930557                       # number of demand (read+write) hits
system.l2.demand_hits::total                 64602414                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           34626894                       # number of overall hits
system.l2.overall_hits::.cpu0.data           29018492                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              26471                       # number of overall hits
system.l2.overall_hits::.cpu1.data             930557                       # number of overall hits
system.l2.overall_hits::total                64602414                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             67296                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3022539                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              5766                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2022484                       # number of demand (read+write) misses
system.l2.demand_misses::total                5118085                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            67296                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3022539                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             5766                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2022484                       # number of overall misses
system.l2.overall_misses::total               5118085                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5978009500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 294336665500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    575081500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 211303921500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     512193678000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5978009500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 294336665500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    575081500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 211303921500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    512193678000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        34694190                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        32041031                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           32237                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2953041                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             69720499                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       34694190                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       32041031                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          32237                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2953041                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            69720499                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.001940                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.094333                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.178863                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.684882                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.073409                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.001940                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.094333                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.178863                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.684882                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.073409                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 88831.572456                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 97380.601375                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 99736.645855                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 104477.425532                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100075.258226                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 88831.572456                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 97380.601375                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 99736.645855                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 104477.425532                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100075.258226                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                 38                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         1                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs             38                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   7672957                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3795587                       # number of writebacks
system.l2.writebacks::total                   3795587                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             89                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         464834                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             68                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         272623                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              737614                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            89                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        464834                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            68                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        272623                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             737614                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        67207                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2557705                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         5698                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1749861                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4380471                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        67207                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2557705                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         5698                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1749861                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      8893034                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         13273505                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5300975500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 233798328500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    514620000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 170300288500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 409914212500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5300975500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 233798328500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    514620000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 170300288500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 741941470958                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1151855683458                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.001937                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.079826                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.176753                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.592562                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.062829                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.001937                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.079826                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.176753                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.592562                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.190382                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 78875.347806                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 91409.419186                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 90315.900316                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 97322.180733                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93577.656946                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 78875.347806                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 91409.419186                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 90315.900316                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 97322.180733                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 83429.510216                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86778.562517                       # average overall mshr miss latency
system.l2.replacements                       19201911                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      7847213                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          7847213                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      7847213                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      7847213                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     61426782                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         61426782                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     61426782                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     61426782                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      8893034                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        8893034                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 741941470958                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 741941470958                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 83429.510216                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 83429.510216                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            37                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            35                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 72                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       193000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       122500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       315500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           38                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           36                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               74                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.973684                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.972222                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.972973                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5216.216216                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         3500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4381.944444                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           36                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           35                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            71                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       736000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       690000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1426000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.947368                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.972222                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.959459                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20444.444444                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19714.285714                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20084.507042                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             17                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.923077                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.941176                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           16                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        80500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       241000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       321500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.923077                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.941176                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20125                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20083.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20093.750000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2750058                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           297680                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3047738                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1936848                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1394690                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3331538                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 197141927000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 149602864000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  346744791000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4686906                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1692370                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6379276                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.413247                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.824105                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.522244                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 101784.924269                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 107266.033312                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104079.494516                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       288476                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       167552                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           456028                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1648372                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1227138                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2875510                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 157201689000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 122047285500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 279248974500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.351697                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.725100                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.450758                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 95367.847185                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 99456.854486                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 97112.851112                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      34626894                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         26471                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           34653365                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        67296                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         5766                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            73062                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5978009500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    575081500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6553091000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     34694190                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        32237                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       34726427                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.001940                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.178863                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002104                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 88831.572456                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 99736.645855                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89692.192932                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           89                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           68                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           157                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        67207                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         5698                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        72905                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5300975500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    514620000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5815595500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.001937                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.176753                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002099                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 78875.347806                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 90315.900316                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79769.501406                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     26268434                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       632877                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          26901311                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1085691                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       627794                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1713485                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  97194738500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  61701057500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 158895796000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     27354125                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1260671                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      28614796                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.039690                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.497984                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.059881                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 89523.389712                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 98282.330669                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92732.528152                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       176358                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       105071                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       281429                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       909333                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       522723                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1432056                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  76596639500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  48253003000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 124849642500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.033243                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.414639                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.050046                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 84233.871970                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 92310.847236                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87182.095183                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          234                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          100                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               334                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          412                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          204                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             616                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      8036500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      7934000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     15970500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          646                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          304                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           950                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.637771                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.671053                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.648421                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 19506.067961                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 38892.156863                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 25926.136364                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          119                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          103                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          222                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          293                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          101                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          394                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      5780996                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1984000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      7764996                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.453560                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.332237                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.414737                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19730.361775                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19643.564356                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19708.111675                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1269996968000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1269996968000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999955                       # Cycle average of tags in use
system.l2.tags.total_refs                   146936430                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  19202463                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.651957                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.326747                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.739797                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.586216                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.016893                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.202954                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    22.127347                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.426980                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.058434                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.149785                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000264                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.018796                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.345740                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            37                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.578125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.421875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1131166823                       # Number of tag accesses
system.l2.tags.data_accesses               1131166823                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1269996968000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4301376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     165089920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        364736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     113294016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    559250752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          842300800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4301376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       364736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4666112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    242917568                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       242917568                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          67209                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2579530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           5699                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1770219                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      8738293                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            13160950                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3795587                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3795587                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3386918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        129992373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           287194                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         89208100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    440355974                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             663230560                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3386918                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       287194                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3674113                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      191274132                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            191274132                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      191274132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3386918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       129992373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          287194                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        89208100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    440355974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            854504692                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3727393.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     67209.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2501996.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      5699.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1753419.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   8733269.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004021222750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       229727                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       229727                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            24956809                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3509871                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    13160950                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3795587                       # Number of write requests accepted
system.mem_ctrls.readBursts                  13160950                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3795587                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  99358                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 68194                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            771140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            771662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            772721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            820664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1050973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1001459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            807921                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            775223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            771543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            916139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           761968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           763597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           761836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           775634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           767038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           772074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            232939                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            233985                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            233225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            232434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            228792                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            230414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            232199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            233353                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            231902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            243726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           229246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           232147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           232184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           233214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           234263                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           233342                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.94                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 448082115717                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                65307960000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            692986965717                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34305.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53055.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  9747612                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1741666                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.63                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.73                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              13160950                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3795587                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2573500                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2688960                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2961569                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1643886                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1368242                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1022941                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  290883                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  211166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  146591                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   59321                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  38637                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  25532                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  12554                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   9300                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   5408                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   3050                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  19739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  21259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  82977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 160052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 209091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 233926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 242449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 243642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 244370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 247426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 252662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 262779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 256322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 252109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 245242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 239179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 237514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 239794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  10901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5299665                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    202.746714                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   150.263359                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   199.993102                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1799019     33.95%     33.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2516006     47.47%     81.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       451027      8.51%     89.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       208852      3.94%     93.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        55779      1.05%     94.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        27162      0.51%     95.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        25142      0.47%     95.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        19386      0.37%     96.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       197292      3.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5299665                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       229727                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      56.856012                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     50.661561                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    297.198318                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       229722    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        229727                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       229727                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.225193                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.210809                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.715138                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           206617     89.94%     89.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1938      0.84%     90.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            15629      6.80%     97.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4144      1.80%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1047      0.46%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              241      0.10%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               73      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               30      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        229727                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              835941888                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6358912                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               238551360                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               842300800                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            242917568                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       658.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       187.84                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    663.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    191.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.61                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1269996929500                       # Total gap between requests
system.mem_ctrls.avgGap                      74897.19                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4301376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    160127744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       364736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    112218816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    558929216                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    238551360                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3386918.322154608555                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 126085138.811134546995                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 287194.386435732013                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 88361483.395289480686                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 440102795.583997011185                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 187836164.975789129734                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        67209                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2579530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         5699                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1770219                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      8738293                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3795587                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2512484234                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 127618342418                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    275313268                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  96999587867                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 465581237930                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 30406096193095                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     37383.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     49473.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     48309.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     54795.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     53280.57                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8010907.45                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    68.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          18497448060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           9831600240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         44909379060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9761525280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     100252086480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     233221675380                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     291281635680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       707755350180                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        557.289008                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 754581116562                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  42407820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 473008031438                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          19342260000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          10280628435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         48350387820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9695320020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     100252086480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     361377145440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     183361239840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       732659068035                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        576.898281                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 472594401216                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  42407820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 754994746784                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                169                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    12180129882.352942                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   60706247394.775948                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           81     95.29%     95.29% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.18%     96.47% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.18%     97.65% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.18%     98.82% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.18%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        69000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 494689382500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   234685928000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1035311040000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1269996968000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     23308070                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        23308070                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     23308070                       # number of overall hits
system.cpu1.icache.overall_hits::total       23308070                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        35922                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         35922                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        35922                       # number of overall misses
system.cpu1.icache.overall_misses::total        35922                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1001272000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1001272000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1001272000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1001272000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     23343992                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     23343992                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     23343992                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     23343992                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001539                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001539                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001539                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001539                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 27873.503702                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 27873.503702                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 27873.503702                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 27873.503702                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        32205                       # number of writebacks
system.cpu1.icache.writebacks::total            32205                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         3685                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3685                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         3685                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3685                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        32237                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        32237                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        32237                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        32237                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    918239500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    918239500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    918239500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    918239500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001381                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001381                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001381                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001381                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 28484.024568                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 28484.024568                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 28484.024568                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 28484.024568                       # average overall mshr miss latency
system.cpu1.icache.replacements                 32205                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     23308070                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       23308070                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        35922                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        35922                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1001272000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1001272000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     23343992                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     23343992                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001539                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001539                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 27873.503702                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 27873.503702                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         3685                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3685                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        32237                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        32237                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    918239500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    918239500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001381                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001381                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 28484.024568                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 28484.024568                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1269996968000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.215247                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           22680348                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            32205                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           704.249278                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        321047500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.215247                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.975476                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975476                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         46720221                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        46720221                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1269996968000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     32710265                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        32710265                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     32710265                       # number of overall hits
system.cpu1.dcache.overall_hits::total       32710265                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      9237902                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9237902                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      9237902                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9237902                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 681045522679                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 681045522679                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 681045522679                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 681045522679                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     41948167                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     41948167                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     41948167                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     41948167                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.220222                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.220222                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.220222                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.220222                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 73722.964660                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 73722.964660                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 73722.964660                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 73722.964660                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      6555420                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       319194                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           109101                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           4244                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    60.085792                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    75.210650                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2953106                       # number of writebacks
system.cpu1.dcache.writebacks::total          2953106                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      7057063                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7057063                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      7057063                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7057063                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2180839                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2180839                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2180839                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2180839                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 151977494202                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 151977494202                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 151977494202                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 151977494202                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.051989                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.051989                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.051989                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.051989                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 69687.626735                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 69687.626735                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 69687.626735                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 69687.626735                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2953106                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     27486657                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       27486657                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5438928                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5438928                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 332860160500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 332860160500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32925585                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32925585                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.165189                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.165189                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 61199.589423                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 61199.589423                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4177942                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4177942                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1260986                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1260986                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  71540198500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  71540198500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.038298                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.038298                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 56733.539072                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 56733.539072                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5223608                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5223608                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3798974                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3798974                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 348185362179                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 348185362179                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9022582                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9022582                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.421052                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.421052                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 91652.473057                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 91652.473057                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2879121                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2879121                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       919853                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       919853                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  80437295702                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  80437295702                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.101950                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.101950                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 87445.815475                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 87445.815475                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          312                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          312                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          174                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          174                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      8070500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      8070500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          486                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          486                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.358025                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.358025                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 46382.183908                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 46382.183908                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          127                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          127                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3251500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3251500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.096708                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.096708                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 69180.851064                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69180.851064                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          337                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          337                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          113                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          113                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       798000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       798000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          450                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          450                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.251111                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.251111                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7061.946903                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7061.946903                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          112                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          112                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       687000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       687000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.248889                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.248889                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6133.928571                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6133.928571                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        36500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        36500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        35500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        35500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1326721                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1326721                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       773279                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       773279                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  76935638500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  76935638500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2100000                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2100000                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.368228                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.368228                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 99492.729662                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 99492.729662                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       773279                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       773279                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  76162359500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  76162359500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.368228                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.368228                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 98492.729662                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 98492.729662                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1269996968000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.329564                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           36990003                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2954002                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.521997                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        321059000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.329564                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.916549                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.916549                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         91052240                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        91052240                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1269996968000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          63342056                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11642800                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     61874246                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        15406325                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         13628527                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             355                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           262                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            617                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6380057                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6380057                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      34726427                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     28615630                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          950                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          950                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    104082536                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     96126688                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        96679                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      8860777                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             209166680                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   4440854144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4101313408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4124288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    377993408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8924285248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        32832581                       # Total snoops (count)
system.tol2bus.snoopTraffic                 243020992                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        102554122                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.066818                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.255182                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               95842762     93.46%     93.46% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6570942      6.41%     99.86% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 139751      0.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    667      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          102554122                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       139444030998                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       48073440473                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       52109129035                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4432753222                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          48440829                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2402950369500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 144148                       # Simulator instruction rate (inst/s)
host_mem_usage                                 748100                       # Number of bytes of host memory used
host_op_rate                                   144991                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 17049.81                       # Real time elapsed on the host
host_tick_rate                               66449602                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2457694586                       # Number of instructions simulated
sim_ops                                    2472061672                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.132953                       # Number of seconds simulated
sim_ticks                                1132953401500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            90.370824                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              173052009                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           191491015                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         19764145                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        233965274                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          17438693                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       17829846                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          391153                       # Number of indirect misses.
system.cpu0.branchPred.lookups              319870267                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       273324                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         25030                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         18989862                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 131757327                       # Number of branches committed
system.cpu0.commit.bw_lim_events             18383602                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11645095                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      504629992                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           534702586                       # Number of instructions committed
system.cpu0.commit.committedOps             540500726                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2176873254                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.248292                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.976314                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1941738513     89.20%     89.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    122862169      5.64%     94.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     46468641      2.13%     96.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     28376897      1.30%     98.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      9006230      0.41%     98.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5879377      0.27%     98.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2024812      0.09%     99.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2133013      0.10%     99.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     18383602      0.84%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2176873254                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2183                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            14709919                       # Number of function calls committed.
system.cpu0.commit.int_insts                512417822                       # Number of committed integer instructions.
system.cpu0.commit.loads                    124559415                       # Number of loads committed
system.cpu0.commit.membars                    8703537                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      8704372      1.61%      1.61% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       396894402     73.43%     75.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          28947      0.01%     75.05% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           74894      0.01%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            80      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           322      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           855      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          339      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      124583973     23.05%     98.11% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      10211955      1.89%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          472      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        540500726                       # Class of committed instruction
system.cpu0.commit.refs                     134796466                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  534702586                       # Number of Instructions Simulated
system.cpu0.committedOps                    540500726                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.232006                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.232006                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           1473629067                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               780291                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           146380123                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1126028349                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               178590776                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                568033104                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              18991212                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               622510                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             17074593                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  319870267                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                194079604                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2023854533                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3050273                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          157                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1303513518                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 542                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         6514                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               39531934                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.141356                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         212691039                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         190490702                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.576046                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2256318752                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.586310                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.963511                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1420795907     62.97%     62.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               493178857     21.86%     84.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               274750026     12.18%     97.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                32311672      1.43%     98.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 8519306      0.38%     98.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                17627562      0.78%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 2897525      0.13%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 6214956      0.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   22941      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2256318752                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2184                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1412                       # number of floating regfile writes
system.cpu0.idleCycles                        6545970                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            20148687                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               207929310                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.394829                       # Inst execution rate
system.cpu0.iew.exec_refs                   224742938                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  12052722                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              240647471                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            239582947                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           5848154                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         12034067                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            16572614                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1043388611                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            212690216                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         18003374                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            893443845                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1798296                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             84940204                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              18991212                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             87558649                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      2073000                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          177012                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          601                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1267                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads        11336                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads    115023532                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      6335563                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1267                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      9064490                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      11084197                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                651560709                       # num instructions consuming a value
system.cpu0.iew.wb_count                    865292048                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.757020                       # average fanout of values written-back
system.cpu0.iew.wb_producers                493244188                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.382388                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     867787133                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1159277808                       # number of integer regfile reads
system.cpu0.int_regfile_writes              655955791                       # number of integer regfile writes
system.cpu0.ipc                              0.236295                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.236295                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          8705284      0.96%      0.96% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            671612236     73.69%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               32532      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                83159      0.01%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 82      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                322      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                875      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                52      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               339      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           218932079     24.02%     98.67% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           12079522      1.33%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            652      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            67      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             911447218                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2536                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4942                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2300                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2751                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2822644                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003097                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1238787     43.89%     43.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    64      0.00%     43.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    161      0.01%     43.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     43.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     43.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     43.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     43.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     43.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     43.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     43.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     43.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     43.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     43.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     43.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     43.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     43.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     43.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     43.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     43.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     43.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     43.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     43.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     43.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     43.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     43.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     43.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     43.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     43.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     43.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     43.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     43.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     43.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     43.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     43.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     43.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     43.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     43.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     43.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     43.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     43.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     43.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     43.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     43.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     43.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     43.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     43.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1565044     55.45%     99.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                18458      0.65%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead              114      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             905562042                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4083669955                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    865289748                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1546274865                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1023121030                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                911447218                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           20267581                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      502887888                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          1639064                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       8622486                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    229938793                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2256318752                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.403953                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.898229                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1731756366     76.75%     76.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          281890031     12.49%     89.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          163450373      7.24%     96.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           42889019      1.90%     98.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           17854457      0.79%     99.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           11193378      0.50%     99.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            5156828      0.23%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1362702      0.06%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             765598      0.03%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2256318752                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.402785                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         11757715                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1691560                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           239582947                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           16572614                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3110                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1645                       # number of misc regfile writes
system.cpu0.numCycles                      2262864722                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3043505                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              438767265                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            400110332                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               8990158                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               193800768                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              86552564                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              2153922                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1436826576                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1085829834                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          816891528                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                564588617                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               5387298                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              18991212                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            107989521                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               416781201                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2406                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1436824170                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     932181369                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           6207249                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 55103171                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       6209631                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3203615898                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2170314248                       # The number of ROB writes
system.cpu0.timesIdled                         332449                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  411                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.935169                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              156348758                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           171934313                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         16784603                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        197706678                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits          14563136                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups       14720104                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          156968                       # Number of indirect misses.
system.cpu1.branchPred.lookups              273993766                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       254705                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          2365                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         15845181                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 119527752                       # Number of branches committed
system.cpu1.commit.bw_lim_events             19912516                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        8733586                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      417809777                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           486365167                       # Number of instructions committed
system.cpu1.commit.committedOps             490730363                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   1639797558                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.299263                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.102225                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   1435767819     87.56%     87.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1    105777086      6.45%     94.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     38603206      2.35%     96.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     23897996      1.46%     97.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      8012741      0.49%     98.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      4373835      0.27%     98.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1333903      0.08%     98.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      2118456      0.13%     98.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     19912516      1.21%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   1639797558                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls            12287529                       # Number of function calls committed.
system.cpu1.commit.int_insts                464889258                       # Number of committed integer instructions.
system.cpu1.commit.loads                    113664875                       # Number of loads committed
system.cpu1.commit.membars                    6548548                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      6548548      1.33%      1.33% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       362419783     73.85%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      113667240     23.16%     98.35% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8094616      1.65%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        490730363                       # Class of committed instruction
system.cpu1.commit.refs                     121761856                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  486365167                       # Number of Instructions Simulated
system.cpu1.committedOps                    490730363                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.507584                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.507584                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           1011858303                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               946069                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           134594422                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             980483210                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               149426445                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                514368855                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              15845590                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               706281                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             13939613                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  273993766                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                165563896                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   1513949182                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              2700373                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                    1118958060                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               33570024                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.160609                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         174704612                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         170911894                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.655909                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        1705438806                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.666091                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.975809                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               976603609     57.26%     57.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               428967719     25.15%     82.42% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2               251341479     14.74%     97.15% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                22658500      1.33%     98.48% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 5124135      0.30%     98.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                12721756      0.75%     99.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 3910207      0.23%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 4106616      0.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    4785      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          1705438806                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         527826                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            16847588                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               185711201                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.467715                       # Inst execution rate
system.cpu1.iew.exec_refs                   199696796                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   9570451                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              147807239                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            209181250                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           4043352                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         12344899                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12921528                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          906888851                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            190126345                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         15394026                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            797905452                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1397864                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             89127216                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              15845590                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             90954521                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      1947681                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           18287                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           36                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          310                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     95516375                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      4824547                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           310                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      7014490                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       9833098                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                570973839                       # num instructions consuming a value
system.cpu1.iew.wb_count                    772218047                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.770804                       # average fanout of values written-back
system.cpu1.iew.wb_producers                440108770                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.452657                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     774446704                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              1035828454                       # number of integer regfile reads
system.cpu1.int_regfile_writes              585898245                       # number of integer regfile writes
system.cpu1.ipc                              0.285097                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.285097                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          6548875      0.81%      0.81% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            601636427     73.97%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 128      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     74.78% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           195520953     24.04%     98.82% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9592999      1.18%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             813299478                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    3383757                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.004161                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1856824     54.87%     54.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     54.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     54.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     54.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     54.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     54.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     54.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     54.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     54.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     54.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     54.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     54.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     54.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     54.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     54.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     54.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     54.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     54.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     54.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     54.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     54.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     54.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     54.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     54.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     54.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     54.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     54.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     54.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     54.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     54.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     54.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     54.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     54.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     54.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     54.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     54.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     54.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     54.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     54.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     54.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     54.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     54.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     54.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     54.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     54.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     54.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1526897     45.12%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   36      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             810134360                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        3337238383                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    772218047                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       1323047446                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 892677146                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                813299478                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           14211705                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      416158488                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          1816864                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       5478119                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    172281005                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   1705438806                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.476886                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.964456                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         1240589411     72.74%     72.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          246638588     14.46%     87.21% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          148399341      8.70%     95.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           37096555      2.18%     98.08% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           15053433      0.88%     98.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           10445238      0.61%     99.58% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            5119472      0.30%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            1358355      0.08%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             738413      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     1705438806                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.476738                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          9658222                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1591273                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           209181250                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12921528                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    327                       # number of misc regfile reads
system.cpu1.numCycles                      1705966632                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   559728043                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              357800210                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            364886518                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               5926614                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               163033724                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              79100783                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              1818935                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           1246868713                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             944448499                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          712186638                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                510327222                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               5331470                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              15845590                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             96524009                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               347300120                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups      1246868713                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     561908051                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           4394676                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 46721457                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       4398286                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  2528423310                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1883134625                       # The number of ROB writes
system.cpu1.timesIdled                           5189                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         51219337                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                13227                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            51260572                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1230738                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     75129094                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     149896057                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1091370                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       453139                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     31325461                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     25785864                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     62652375                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       26239003                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1132953401500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           75001998                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5139486                       # Transaction distribution
system.membus.trans_dist::WritebackClean           98                       # Transaction distribution
system.membus.trans_dist::CleanEvict         69631955                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             8035                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1983                       # Transaction distribution
system.membus.trans_dist::ReadExReq            112488                       # Transaction distribution
system.membus.trans_dist::ReadExResp           112455                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      75002000                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            12                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    225010510                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              225010510                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   5136258368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              5136258368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1850                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          75124518                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                75124518    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            75124518                       # Request fanout histogram
system.membus.respLayer1.occupancy       387694141556                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             34.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        183496001610                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              16.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1132953401500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1132953401500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1132953401500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1132953401500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1132953401500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1132953401500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1132953401500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1132953401500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1132953401500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1132953401500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                140                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           70                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    21739821.428571                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   24683725.600084                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           70    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        79000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    166372000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             70                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1131431614000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1521787500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1132953401500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    193632074                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       193632074                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    193632074                       # number of overall hits
system.cpu0.icache.overall_hits::total      193632074                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       447528                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        447528                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       447528                       # number of overall misses
system.cpu0.icache.overall_misses::total       447528                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   9303215495                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   9303215495                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   9303215495                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   9303215495                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    194079602                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    194079602                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    194079602                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    194079602                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.002306                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002306                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.002306                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002306                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 20788.007667                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 20788.007667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 20788.007667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 20788.007667                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3946                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               83                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    47.542169                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       402945                       # number of writebacks
system.cpu0.icache.writebacks::total           402945                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        44576                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        44576                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        44576                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        44576                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       402952                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       402952                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       402952                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       402952                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   8214267495                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   8214267495                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   8214267495                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   8214267495                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.002076                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.002076                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.002076                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.002076                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 20385.225771                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 20385.225771                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 20385.225771                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 20385.225771                       # average overall mshr miss latency
system.cpu0.icache.replacements                402945                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    193632074                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      193632074                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       447528                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       447528                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   9303215495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   9303215495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    194079602                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    194079602                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.002306                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002306                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 20788.007667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 20788.007667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        44576                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        44576                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       402952                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       402952                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   8214267495                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   8214267495                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.002076                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.002076                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 20385.225771                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 20385.225771                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1132953401500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999985                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          194035283                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           402985                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           481.495051                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999985                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        388562157                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       388562157                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1132953401500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    171712052                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       171712052                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    171712052                       # number of overall hits
system.cpu0.dcache.overall_hits::total      171712052                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     35329078                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      35329078                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     35329078                       # number of overall misses
system.cpu0.dcache.overall_misses::total     35329078                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2869416279536                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2869416279536                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2869416279536                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2869416279536                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    207041130                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    207041130                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    207041130                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    207041130                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.170638                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.170638                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.170638                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.170638                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 81219.676311                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 81219.676311                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 81219.676311                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 81219.676311                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    180151756                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       419547                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          2450248                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           6278                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    73.523887                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    66.828130                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     17780490                       # number of writebacks
system.cpu0.dcache.writebacks::total         17780490                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     17549481                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     17549481                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     17549481                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     17549481                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     17779597                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     17779597                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     17779597                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     17779597                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1697101510180                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1697101510180                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1697101510180                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1697101510180                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.085875                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.085875                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.085875                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.085875                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 95452.192205                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 95452.192205                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 95452.192205                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 95452.192205                       # average overall mshr miss latency
system.cpu0.dcache.replacements              17780486                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    166650200                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      166650200                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     33094191                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     33094191                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2731977205500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2731977205500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    199744391                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    199744391                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.165683                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.165683                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 82551.563370                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 82551.563370                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     15584698                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     15584698                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     17509493                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     17509493                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1682810326000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1682810326000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.087659                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.087659                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 96108.455339                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 96108.455339                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      5061852                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5061852                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2234887                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2234887                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 137439074036                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 137439074036                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      7296739                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7296739                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.306286                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.306286                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 61497.102107                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 61497.102107                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1964783                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1964783                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       270104                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       270104                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  14291184180                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  14291184180                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.037017                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.037017                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 52909.931656                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 52909.931656                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      2919404                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      2919404                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        13569                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        13569                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    265694500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    265694500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      2932973                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      2932973                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.004626                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.004626                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 19580.993441                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 19580.993441                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         6567                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         6567                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         7002                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         7002                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    178580000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    178580000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002387                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002387                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 25504.141674                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25504.141674                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      2914146                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      2914146                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1134                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1134                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     20215000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     20215000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      2915280                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      2915280                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.000389                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000389                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 17826.278660                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 17826.278660                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1105                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1105                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     19114000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     19114000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.000379                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000379                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 17297.737557                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 17297.737557                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       109500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       109500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       105500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       105500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data        21221                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total          21221                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         3809                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         3809                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     80718500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     80718500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        25030                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        25030                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.152177                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.152177                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 21191.520084                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 21191.520084                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         3809                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         3809                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     76909500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     76909500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.152177                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.152177                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 20191.520084                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 20191.520084                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1132953401500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.995941                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          195375165                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         17786253                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.984616                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.995941                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999873                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999873                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        443615047                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       443615047                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1132953401500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              368014                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             2809213                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1191                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1884518                       # number of demand (read+write) hits
system.l2.demand_hits::total                  5062936                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             368014                       # number of overall hits
system.l2.overall_hits::.cpu0.data            2809213                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1191                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1884518                       # number of overall hits
system.l2.overall_hits::total                 5062936                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             34939                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          14967793                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4391                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          11238422                       # number of demand (read+write) misses
system.l2.demand_misses::total               26245545                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            34939                       # number of overall misses
system.l2.overall_misses::.cpu0.data         14967793                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4391                       # number of overall misses
system.l2.overall_misses::.cpu1.data         11238422                       # number of overall misses
system.l2.overall_misses::total              26245545                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3175075997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1632108212384                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    418287000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 1267409050865                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     2903110626246                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3175075997                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1632108212384                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    418287000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 1267409050865                       # number of overall miss cycles
system.l2.overall_miss_latency::total    2903110626246                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          402953                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        17777006                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5582                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        13122940                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             31308481                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         402953                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       17777006                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5582                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       13122940                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            31308481                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.086707                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.841975                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.786636                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.856395                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.838289                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.086707                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.841975                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.786636                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.856395                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.838289                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 90874.838919                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 109041.340456                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 95260.077431                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 112774.644951                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 110613.463209                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 90874.838919                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 109041.340456                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 95260.077431                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 112774.644951                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 110613.463209                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            2774937                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     64665                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      42.912503                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  47743063                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5139474                       # number of writebacks
system.l2.writebacks::total                   5139474                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            184                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         195290                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            107                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         161788                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              357369                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           184                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        195290                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           107                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        161788                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             357369                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        34755                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     14772503                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4284                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     11076634                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          25888176                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        34755                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     14772503                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4284                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     11076634                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     49664111                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         75552287                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2815567497                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 1472000750439                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    370429000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 1146228798917                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 2621415545853                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2815567497                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 1472000750439                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    370429000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 1146228798917                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 4376401747091                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 6997817292944                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.086251                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.830989                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.767467                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.844066                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.826874                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.086251                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.830989                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.767467                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.844066                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.413157                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 81011.868710                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 99644.640481                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 86468.020542                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 103481.689376                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 101259.182797                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 81011.868710                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 99644.640481                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 86468.020542                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 103481.689376                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 88120.005754                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92622.176916                       # average overall mshr miss latency
system.l2.replacements                      100468089                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5530379                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5530379                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           12                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             12                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      5530391                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5530391                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           12                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           12                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     24739082                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         24739082                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks           98                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total             98                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     24739180                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     24739180                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000004                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000004                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks           98                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total           98                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000004                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000004                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     49664111                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       49664111                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 4376401747091                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 4376401747091                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 88120.005754                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 88120.005754                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             645                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             713                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1358                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          3134                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          4102                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               7236                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     15949000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     19935500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     35884500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         3779                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         4815                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             8594                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.829320                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.851921                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.841983                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5089.023612                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4859.946368                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4959.162521                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           92                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data          186                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             278                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         3042                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         3916                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          6958                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     65638000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     88515994                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    154153994                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.804975                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.813292                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.809635                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 21577.251808                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 22603.675689                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 22154.928715                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            85                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            86                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                171                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          515                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          470                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              985                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      2600500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      2225500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      4826000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          600                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          556                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1156                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.858333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.845324                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.852076                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  5049.514563                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  4735.106383                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4899.492386                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           12                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           14                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            26                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          503                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          456                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          959                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     10411500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      9797500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     20209000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.838333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.820144                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.829585                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20698.807157                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21485.745614                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 21072.992701                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           117619                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            85596                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                203215                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         153365                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         136419                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              289784                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  12496665000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  11323546500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   23820211500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       270984                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       222015                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            492999                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.565956                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.614458                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.587798                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 81483.161086                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 83005.640710                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82199.885087                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        91002                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        86507                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           177509                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        62363                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        49912                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         112275                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   5912040500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   5109247001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11021287501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.230135                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.224814                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.227739                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 94800.450588                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 102365.102601                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 98163.326662                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        368014                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1191                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             369205                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        34939                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4391                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            39330                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3175075997                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    418287000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3593362997                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       402953                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5582                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         408535                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.086707                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.786636                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.096271                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 90874.838919                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 95260.077431                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91364.429113                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          184                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          107                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           291                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        34755                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4284                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        39039                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2815567497                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    370429000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3185996497                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.086251                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.767467                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.095559                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 81011.868710                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 86468.020542                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81610.607265                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      2691594                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1798922                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4490516                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     14814428                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     11102003                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        25916431                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 1619611547384                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 1256085504365                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 2875697051749                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     17506022                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     12900925                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      30406947                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.846248                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.860559                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.852319                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 109326.633967                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 113140.440006                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 110960.380762                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       104288                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        75281                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       179569                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     14710140                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     11026722                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     25736862                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 1466088709939                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 1141119551916                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 2607208261855                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.840290                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.854723                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.846414                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 99665.177214                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 103486.743560                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 101302.492194                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           41                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                41                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           49                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              49                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      1342500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      1342500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data           90                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            90                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.544444                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.544444                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 27397.959184                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 27397.959184                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           37                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           37                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           12                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           12                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       230500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       230500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.133333                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.133333                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19208.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19208.333333                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1132953401500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1132953401500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999999                       # Cycle average of tags in use
system.l2.tags.total_refs                   110550316                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 100468231                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.100351                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      18.974114                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.070630                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.255308                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.001561                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        5.049229                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    31.649156                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.296471                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001104                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.128989                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.078894                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.494518                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            37                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.578125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.421875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 593172263                       # Number of tag accesses
system.l2.tags.data_accesses                593172263                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1132953401500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2224256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     945540544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        274240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     708971392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   3150314560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         4807324992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2224256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       274240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2498496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    328927104                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       328927104                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          34754                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       14774071                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4285                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       11077678                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     49223665                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            75114453                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5139486                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5139486                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1963237                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        834580260                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           242058                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        625772773                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2780621476                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4243179804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1963237                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       242058                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2205295                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      290327125                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            290327125                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      290327125                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1963237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       834580260                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          242058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       625772773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2780621476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4533506929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5118450.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     34748.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  14682188.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4285.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  11028677.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  49065150.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000373405750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       311558                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       311558                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           107483266                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4830786                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    75114455                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5139584                       # Number of write requests accepted
system.mem_ctrls.readBursts                  75114455                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5139584                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 299407                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 21134                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           4370518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           4392899                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           4314067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           4315412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           4361647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           5247514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           5669653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           5431974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           4845301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           5185780                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          4643417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          4348016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          4527863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          4471677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          4367167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          4322143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            319989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            323552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            319703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            310959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            313818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            319044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            343595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            344764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            313074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            318966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           313717                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           304215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           316555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           320393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           317857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           318254                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.44                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.55                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 2969696784851                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               374075240000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            4372478934851                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     39693.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58443.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 55293866                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3524918                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.91                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                68.87                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              75114455                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5139584                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 7313912                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 8108800                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 9259943                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 7139212                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 7285717                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 6808342                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 5098723                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 4808480                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 4240195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 3286329                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                3122654                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                3161024                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                2188640                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                1205606                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 828980                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 471857                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 295922                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 152440                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  32569                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   5703                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  38319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  48357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 211163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 281574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 307032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 316100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 322649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 327860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 331250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 333183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 336253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 347198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 323293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 319212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 316459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 315424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 314582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 314914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  10365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     21114719                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    242.283304                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   206.196316                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   170.286470                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1743383      8.26%      8.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     14827254     70.22%     78.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       989169      4.68%     83.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      1998757      9.47%     92.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       641461      3.04%     95.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       177244      0.84%     96.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       218563      1.04%     97.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       130561      0.62%     98.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       388327      1.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     21114719                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       311558                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     240.132534                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    147.333210                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    250.212306                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127        164681     52.86%     52.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255        32485     10.43%     63.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383        50830     16.31%     79.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511        31227     10.02%     89.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639        11997      3.85%     93.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767         6163      1.98%     95.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895         4120      1.32%     96.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023         3196      1.03%     97.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151         2398      0.77%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279         1812      0.58%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407         1229      0.39%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535          744      0.24%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663          404      0.13%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791          184      0.06%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919           68      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047           18      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        311558                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       311558                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.428578                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.399807                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.026181                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           253768     81.45%     81.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17            10926      3.51%     84.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            28824      9.25%     94.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            11938      3.83%     98.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             3918      1.26%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1139      0.37%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              396      0.13%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              252      0.08%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              171      0.05%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               93      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               67      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               37      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               27      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        311558                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             4788163072                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                19162048                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               327581120                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              4807325120                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            328933376                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4226.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       289.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4243.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    290.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        35.28                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    33.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.26                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1132953436000                       # Total gap between requests
system.mem_ctrls.avgGap                      14117.09                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2223872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    939660032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       274240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    705835328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   3140169600                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    327581120                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1962898.030100490432                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 829389832.587920427322                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 242057.616524133802                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 623004729.996390700340                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2771667039.299674034119                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 289139093.952400326729                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        34754                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     14774071                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4285                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     11077678                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     49223667                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5139584                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1374909101                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 859247830218                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    191451942                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 686307611524                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 2825357132066                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 27857121001752                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     39561.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     58159.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     44679.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     61954.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     57398.35                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5420112.02                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          74170991160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          39422820525                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        262119138960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13170221820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy      89434422480                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     510667018500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       5018722080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       994003335525                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        877.355886                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   8823423559                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  37831820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1086298157941                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          76588102500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          40707538080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        272060296620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13548113280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy      89434422480                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     512265115530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3672956160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1008276544650                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        889.954118                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5295853614                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  37831820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1089825727886                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                366                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          184                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    1521577048.913043                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   3290104073.789275                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          184    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        11500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  11052336500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            184                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   852983224500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 279970177000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1132953401500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    165557777                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       165557777                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    165557777                       # number of overall hits
system.cpu1.icache.overall_hits::total      165557777                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         6119                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6119                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         6119                       # number of overall misses
system.cpu1.icache.overall_misses::total         6119                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    474235500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    474235500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    474235500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    474235500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    165563896                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    165563896                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    165563896                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    165563896                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000037                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000037                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 77502.124530                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 77502.124530                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 77502.124530                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 77502.124530                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5582                       # number of writebacks
system.cpu1.icache.writebacks::total             5582                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          537                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          537                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          537                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          537                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5582                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5582                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5582                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5582                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    440110000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    440110000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    440110000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    440110000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 78844.500179                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 78844.500179                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 78844.500179                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 78844.500179                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5582                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    165557777                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      165557777                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         6119                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6119                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    474235500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    474235500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    165563896                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    165563896                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 77502.124530                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 77502.124530                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          537                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          537                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5582                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5582                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    440110000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    440110000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 78844.500179                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 78844.500179                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1132953401500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          166223318                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5614                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         29608.713573                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        331133374                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       331133374                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1132953401500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    152463134                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       152463134                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    152463134                       # number of overall hits
system.cpu1.dcache.overall_hits::total      152463134                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     31653300                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      31653300                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     31653300                       # number of overall misses
system.cpu1.dcache.overall_misses::total     31653300                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 2574230524840                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 2574230524840                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 2574230524840                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 2574230524840                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    184116434                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    184116434                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    184116434                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    184116434                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.171920                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.171920                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.171920                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.171920                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 81325.818314                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 81325.818314                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 81325.818314                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 81325.818314                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    166207440                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       453556                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          2187619                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           6771                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    75.976411                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    66.985083                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     13125504                       # number of writebacks
system.cpu1.dcache.writebacks::total         13125504                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     18525867                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     18525867                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     18525867                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     18525867                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     13127433                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     13127433                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     13127433                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     13127433                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1313931736046                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1313931736046                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1313931736046                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1313931736046                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.071300                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.071300                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.071300                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.071300                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 100090.530726                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 100090.530726                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 100090.530726                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 100090.530726                       # average overall mshr miss latency
system.cpu1.dcache.replacements              13125504                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    148644888                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      148644888                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     29559276                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     29559276                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 2442167692500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 2442167692500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    178204164                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    178204164                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.165873                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.165873                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 82619.333860                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 82619.333860                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     16655865                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     16655865                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     12903411                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     12903411                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 1301250352500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1301250352500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.072408                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.072408                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 100845.454934                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 100845.454934                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3818246                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3818246                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2094024                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2094024                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 132062832340                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 132062832340                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5912270                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5912270                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.354183                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.354183                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 63066.532351                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 63066.532351                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1870002                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1870002                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       224022                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       224022                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  12681383546                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  12681383546                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.037891                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.037891                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 56607.759711                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 56607.759711                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      2174849                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      2174849                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         7710                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         7710                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    204730000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    204730000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      2182559                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      2182559                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.003533                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.003533                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 26553.826200                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 26553.826200                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data         1026                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1026                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         6684                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         6684                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    177616000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    177616000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.003062                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.003062                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 26573.309396                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26573.309396                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      2181254                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      2181254                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1072                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1072                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     18940000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     18940000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      2182326                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      2182326                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.000491                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000491                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 17667.910448                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 17667.910448                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1058                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1058                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     17883000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     17883000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.000485                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.000485                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data 16902.646503                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 16902.646503                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        34500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        34500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        33500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          503                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            503                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1862                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1862                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     49780497                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     49780497                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         2365                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         2365                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.787315                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.787315                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 26734.960795                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 26734.960795                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1862                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1862                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     47918497                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     47918497                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.787315                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.787315                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 25734.960795                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 25734.960795                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1132953401500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.992957                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          169975321                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         13130872                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.944709                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.992957                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999780                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999780                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        390098208                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       390098208                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1132953401500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30832164                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10669865                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     25784122                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        95328642                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         79676757                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               7                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            9409                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          2158                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          11567                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            5                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            5                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           493341                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          493341                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        408535                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     30423629                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           90                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           90                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      1208851                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     53353519                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        16746                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     39390892                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              93970008                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     51577472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2275679424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       714496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1679900672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4007872064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       180163726                       # Total snoops (count)
system.tol2bus.snoopTraffic                 330016640                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        211482225                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.131385                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.344106                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              184149692     87.08%     87.08% # Request fanout histogram
system.tol2bus.snoop_fanout::1               26879394     12.71%     99.79% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 453139      0.21%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          211482225                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        62641056788                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       26692097098                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         604577204                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       19709428359                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           8423898                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            10509                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
