
OLED1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000074d4  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  004074d4  004074d4  000174d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000a60  20400000  004074dc  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000358  20400a60  00407f3c  00020a60  2**2
                  ALLOC
  4 .stack        00002000  20400db8  00408294  00020a60  2**0
                  ALLOC
  5 .heap         00000200  20402db8  0040a294  00020a60  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  00020a60  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  00020a8e  2**0
                  CONTENTS, READONLY
  8 .debug_info   0001b777  00000000  00000000  00020ae7  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00003e9e  00000000  00000000  0003c25e  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00006cbf  00000000  00000000  000400fc  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000ab0  00000000  00000000  00046dbb  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000b28  00000000  00000000  0004786b  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0002256f  00000000  00000000  00048393  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   000109a4  00000000  00000000  0006a902  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00090b1a  00000000  00000000  0007b2a6  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00002400  00000000  00000000  0010bdc0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	b8 2d 40 20 e1 14 40 00 dd 14 40 00 dd 14 40 00     .-@ ..@...@...@.
  400010:	dd 14 40 00 dd 14 40 00 dd 14 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	dd 14 40 00 dd 14 40 00 00 00 00 00 dd 14 40 00     ..@...@.......@.
  40003c:	dd 14 40 00 dd 14 40 00 dd 14 40 00 31 1b 40 00     ..@...@...@.1.@.
  40004c:	31 18 40 00 dd 14 40 00 dd 14 40 00 dd 14 40 00     1.@...@...@...@.
  40005c:	dd 14 40 00 dd 14 40 00 00 00 00 00 41 10 40 00     ..@...@.....A.@.
  40006c:	55 10 40 00 69 10 40 00 dd 14 40 00 dd 14 40 00     U.@.i.@...@...@.
  40007c:	dd 14 40 00 7d 10 40 00 91 10 40 00 dd 14 40 00     ..@.}.@...@...@.
  40008c:	dd 14 40 00 dd 14 40 00 dd 14 40 00 dd 14 40 00     ..@...@...@...@.
  40009c:	a1 19 40 00 f1 19 40 00 41 1a 40 00 dd 14 40 00     ..@...@.A.@...@.
  4000ac:	dd 14 40 00 dd 14 40 00 dd 14 40 00 dd 14 40 00     ..@...@...@...@.
  4000bc:	dd 14 40 00 dd 14 40 00 dd 14 40 00 dd 14 40 00     ..@...@...@...@.
  4000cc:	dd 14 40 00 00 00 00 00 dd 14 40 00 00 00 00 00     ..@.......@.....
  4000dc:	dd 14 40 00 dd 14 40 00 dd 14 40 00 dd 14 40 00     ..@...@...@...@.
  4000ec:	dd 14 40 00 dd 14 40 00 dd 14 40 00 dd 14 40 00     ..@...@...@...@.
  4000fc:	dd 14 40 00 dd 14 40 00 dd 14 40 00 dd 14 40 00     ..@...@...@...@.
  40010c:	dd 14 40 00 dd 14 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 dd 14 40 00 dd 14 40 00 dd 14 40 00     ......@...@...@.
  40012c:	dd 14 40 00 dd 14 40 00 00 00 00 00 dd 14 40 00     ..@...@.......@.
  40013c:	dd 14 40 00                                         ..@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	20400a60 	.word	0x20400a60
  40015c:	00000000 	.word	0x00000000
  400160:	004074dc 	.word	0x004074dc

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	004074dc 	.word	0x004074dc
  4001a0:	20400a64 	.word	0x20400a64
  4001a4:	004074dc 	.word	0x004074dc
  4001a8:	00000000 	.word	0x00000000

004001ac <rtc_set_hour_mode>:
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_mode 1 for 12-hour mode, 0 for 24-hour mode.
 */
void rtc_set_hour_mode(Rtc *p_rtc, uint32_t ul_mode)
{
	if (ul_mode) {
  4001ac:	b921      	cbnz	r1, 4001b8 <rtc_set_hour_mode+0xc>
		p_rtc->RTC_MR |= RTC_MR_HRMOD;
	} else {
		p_rtc->RTC_MR &= (~RTC_MR_HRMOD);
  4001ae:	6843      	ldr	r3, [r0, #4]
  4001b0:	f023 0301 	bic.w	r3, r3, #1
  4001b4:	6043      	str	r3, [r0, #4]
  4001b6:	4770      	bx	lr
		p_rtc->RTC_MR |= RTC_MR_HRMOD;
  4001b8:	6843      	ldr	r3, [r0, #4]
  4001ba:	f043 0301 	orr.w	r3, r3, #1
  4001be:	6043      	str	r3, [r0, #4]
  4001c0:	4770      	bx	lr

004001c2 <rtc_enable_interrupt>:
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_sources Interrupts to be enabled.
 */
void rtc_enable_interrupt(Rtc *p_rtc, uint32_t ul_sources)
{
	p_rtc->RTC_IER = ul_sources;
  4001c2:	6201      	str	r1, [r0, #32]
  4001c4:	4770      	bx	lr
	...

004001c8 <rtc_set_time>:
 *
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_time(Rtc *p_rtc, uint32_t ul_hour, uint32_t ul_minute,
		uint32_t ul_second)
{
  4001c8:	b4f0      	push	{r4, r5, r6, r7}
	uint32_t ul_time = 0;

	/* If 12-hour mode, set AMPM bit */
	if ((p_rtc->RTC_MR & RTC_MR_HRMOD) == RTC_MR_HRMOD) {
  4001ca:	6844      	ldr	r4, [r0, #4]
		if (ul_hour > 12) {
  4001cc:	f014 0f01 	tst.w	r4, #1
  4001d0:	d005      	beq.n	4001de <rtc_set_time+0x16>
  4001d2:	290c      	cmp	r1, #12
  4001d4:	d903      	bls.n	4001de <rtc_set_time+0x16>
			ul_hour -= 12;
  4001d6:	390c      	subs	r1, #12
			ul_time |= RTC_TIMR_AMPM;
  4001d8:	f44f 0780 	mov.w	r7, #4194304	; 0x400000
  4001dc:	e000      	b.n	4001e0 <rtc_set_time+0x18>
	uint32_t ul_time = 0;
  4001de:	2700      	movs	r7, #0
	/* Minute */
	ul_time |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
			((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);

	/* Second */
	ul_time |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  4001e0:	4c1c      	ldr	r4, [pc, #112]	; (400254 <rtc_set_time+0x8c>)
  4001e2:	fba4 5603 	umull	r5, r6, r4, r3
  4001e6:	08f6      	lsrs	r6, r6, #3
			((ul_second % BCD_FACTOR) << RTC_TIMR_SEC_Pos);
  4001e8:	eb06 0586 	add.w	r5, r6, r6, lsl #2
  4001ec:	eba3 0345 	sub.w	r3, r3, r5, lsl #1
  4001f0:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
	ul_time |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
  4001f4:	fba4 6502 	umull	r6, r5, r4, r2
  4001f8:	08ed      	lsrs	r5, r5, #3
  4001fa:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
			((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);
  4001fe:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  400202:	eba2 0545 	sub.w	r5, r2, r5, lsl #1
  400206:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  40020a:	433b      	orrs	r3, r7
	ul_time |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
  40020c:	fba4 4201 	umull	r4, r2, r4, r1
  400210:	08d2      	lsrs	r2, r2, #3
  400212:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
			((ul_hour % BCD_FACTOR) << RTC_TIMR_HOUR_Pos);
  400216:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  40021a:	eba1 0142 	sub.w	r1, r1, r2, lsl #1
	ul_time |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  40021e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16

	/* Update time register. Check the spec for the flow. */
	while ((p_rtc->RTC_SR & RTC_SR_SEC) != RTC_SR_SEC);
  400222:	6983      	ldr	r3, [r0, #24]
  400224:	f013 0f04 	tst.w	r3, #4
  400228:	d0fb      	beq.n	400222 <rtc_set_time+0x5a>
	p_rtc->RTC_CR |= RTC_CR_UPDTIM;
  40022a:	6803      	ldr	r3, [r0, #0]
  40022c:	f043 0301 	orr.w	r3, r3, #1
  400230:	6003      	str	r3, [r0, #0]
	while ((p_rtc->RTC_SR & RTC_SR_ACKUPD) != RTC_SR_ACKUPD);
  400232:	6983      	ldr	r3, [r0, #24]
  400234:	f013 0f01 	tst.w	r3, #1
  400238:	d0fb      	beq.n	400232 <rtc_set_time+0x6a>
	p_rtc->RTC_SCCR = RTC_SCCR_ACKCLR;
  40023a:	2301      	movs	r3, #1
  40023c:	61c3      	str	r3, [r0, #28]
	p_rtc->RTC_TIMR = ul_time;
  40023e:	6081      	str	r1, [r0, #8]
	p_rtc->RTC_CR &= (~RTC_CR_UPDTIM);
  400240:	6803      	ldr	r3, [r0, #0]
  400242:	f023 0301 	bic.w	r3, r3, #1
  400246:	6003      	str	r3, [r0, #0]

	return (p_rtc->RTC_VER & RTC_VER_NVTIM);
  400248:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  40024a:	f000 0001 	and.w	r0, r0, #1
  40024e:	bcf0      	pop	{r4, r5, r6, r7}
  400250:	4770      	bx	lr
  400252:	bf00      	nop
  400254:	cccccccd 	.word	0xcccccccd

00400258 <rtc_set_time_alarm>:
 */
uint32_t rtc_set_time_alarm(Rtc *p_rtc,
		uint32_t ul_hour_flag, uint32_t ul_hour,
		uint32_t ul_minute_flag, uint32_t ul_minute,
		uint32_t ul_second_flag, uint32_t ul_second)
{
  400258:	b5f0      	push	{r4, r5, r6, r7, lr}
  40025a:	9c05      	ldr	r4, [sp, #20]
  40025c:	9d06      	ldr	r5, [sp, #24]
  40025e:	9f07      	ldr	r7, [sp, #28]
	uint32_t ul_alarm = 0;

	/* Hour alarm setting */
	if (ul_hour_flag) {
  400260:	460e      	mov	r6, r1
  400262:	b1b1      	cbz	r1, 400292 <rtc_set_time_alarm+0x3a>
		/* If 12-hour mode, set AMPM bit */
		if ((p_rtc->RTC_MR & RTC_MR_HRMOD) == RTC_MR_HRMOD) {
  400264:	6841      	ldr	r1, [r0, #4]
			if (ul_hour > 12) {
  400266:	f011 0f01 	tst.w	r1, #1
  40026a:	d005      	beq.n	400278 <rtc_set_time_alarm+0x20>
  40026c:	2a0c      	cmp	r2, #12
  40026e:	d903      	bls.n	400278 <rtc_set_time_alarm+0x20>
				ul_hour -= 12;
  400270:	3a0c      	subs	r2, #12
				ul_alarm |= RTC_TIMR_AMPM;
  400272:	f44f 0680 	mov.w	r6, #4194304	; 0x400000
  400276:	e000      	b.n	40027a <rtc_set_time_alarm+0x22>
	uint32_t ul_alarm = 0;
  400278:	2600      	movs	r6, #0
			}
		}

		ul_alarm |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
  40027a:	4919      	ldr	r1, [pc, #100]	; (4002e0 <rtc_set_time_alarm+0x88>)
  40027c:	fba1 e102 	umull	lr, r1, r1, r2
  400280:	08c9      	lsrs	r1, r1, #3
				((ul_hour % BCD_FACTOR) << RTC_TIMR_HOUR_Pos);
  400282:	eb01 0e81 	add.w	lr, r1, r1, lsl #2
  400286:	eba2 024e 	sub.w	r2, r2, lr, lsl #1
  40028a:	0412      	lsls	r2, r2, #16
		ul_alarm |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
  40028c:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
  400290:	4316      	orrs	r6, r2
	}

	/* Minute alarm setting */
	if (ul_minute_flag) {
  400292:	b15b      	cbz	r3, 4002ac <rtc_set_time_alarm+0x54>
		ul_alarm |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
  400294:	4b12      	ldr	r3, [pc, #72]	; (4002e0 <rtc_set_time_alarm+0x88>)
  400296:	fba3 2304 	umull	r2, r3, r3, r4
  40029a:	08db      	lsrs	r3, r3, #3
				((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);
  40029c:	eb03 0283 	add.w	r2, r3, r3, lsl #2
  4002a0:	eba4 0442 	sub.w	r4, r4, r2, lsl #1
  4002a4:	0224      	lsls	r4, r4, #8
		ul_alarm |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
  4002a6:	ea44 3403 	orr.w	r4, r4, r3, lsl #12
  4002aa:	4326      	orrs	r6, r4
	}

	/* Second alarm setting */
	if (ul_second_flag) {
  4002ac:	b155      	cbz	r5, 4002c4 <rtc_set_time_alarm+0x6c>
		ul_alarm |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  4002ae:	4b0c      	ldr	r3, [pc, #48]	; (4002e0 <rtc_set_time_alarm+0x88>)
  4002b0:	fba3 2307 	umull	r2, r3, r3, r7
  4002b4:	08db      	lsrs	r3, r3, #3
				((ul_second % BCD_FACTOR) << RTC_TIMR_SEC_Pos);
  4002b6:	eb03 0283 	add.w	r2, r3, r3, lsl #2
  4002ba:	eba7 0742 	sub.w	r7, r7, r2, lsl #1
		ul_alarm |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  4002be:	ea47 1303 	orr.w	r3, r7, r3, lsl #4
  4002c2:	431e      	orrs	r6, r3
	}

	p_rtc->RTC_TIMALR &= ~(RTC_TIMALR_SECEN | RTC_TIMALR_MINEN | RTC_TIMALR_HOUREN);
  4002c4:	6902      	ldr	r2, [r0, #16]
  4002c6:	4b07      	ldr	r3, [pc, #28]	; (4002e4 <rtc_set_time_alarm+0x8c>)
  4002c8:	4013      	ands	r3, r2
  4002ca:	6103      	str	r3, [r0, #16]
	p_rtc->RTC_TIMALR = ul_alarm;
  4002cc:	6106      	str	r6, [r0, #16]
	p_rtc->RTC_TIMALR |= (RTC_TIMALR_SECEN | RTC_TIMALR_MINEN | RTC_TIMALR_HOUREN);
  4002ce:	6902      	ldr	r2, [r0, #16]
  4002d0:	4b05      	ldr	r3, [pc, #20]	; (4002e8 <rtc_set_time_alarm+0x90>)
  4002d2:	4313      	orrs	r3, r2
  4002d4:	6103      	str	r3, [r0, #16]

	return (p_rtc->RTC_VER & RTC_VER_NVTIMALR);
  4002d6:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  4002d8:	f000 0004 	and.w	r0, r0, #4
  4002dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4002de:	bf00      	nop
  4002e0:	cccccccd 	.word	0xcccccccd
  4002e4:	ff7f7f7f 	.word	0xff7f7f7f
  4002e8:	00808080 	.word	0x00808080

004002ec <rtc_set_date>:
 *
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_date(Rtc *p_rtc, uint32_t ul_year, uint32_t ul_month,
		uint32_t ul_day, uint32_t ul_week)
{
  4002ec:	b470      	push	{r4, r5, r6}

	/* Week */
	ul_date |= (ul_week << RTC_CALR_DAY_Pos);

	/* Day */
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4002ee:	4d2a      	ldr	r5, [pc, #168]	; (400398 <rtc_set_date+0xac>)
  4002f0:	fba5 4603 	umull	r4, r6, r5, r3
  4002f4:	08f6      	lsrs	r6, r6, #3
	ul_date |= (ul_week << RTC_CALR_DAY_Pos);
  4002f6:	9c03      	ldr	r4, [sp, #12]
  4002f8:	0564      	lsls	r4, r4, #21
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4002fa:	ea44 7406 	orr.w	r4, r4, r6, lsl #28
			((ul_day % BCD_FACTOR) << RTC_CALR_DATE_Pos);
  4002fe:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  400302:	eba3 0346 	sub.w	r3, r3, r6, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  400306:	ea44 6303 	orr.w	r3, r4, r3, lsl #24
	ul_date |= ((ul_month / BCD_FACTOR) << (RTC_CALR_MONTH_Pos + BCD_SHIFT)) |
  40030a:	fba5 6402 	umull	r6, r4, r5, r2
  40030e:	08e4      	lsrs	r4, r4, #3
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  400310:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
			((ul_month % BCD_FACTOR) << RTC_CALR_MONTH_Pos);
  400314:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  400318:	eba2 0244 	sub.w	r2, r2, r4, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  40031c:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
	ul_date |= ((ul_year / BCD_FACTOR / BCD_FACTOR / BCD_FACTOR) <<
  400320:	4b1e      	ldr	r3, [pc, #120]	; (40039c <rtc_set_date+0xb0>)
  400322:	fba3 4301 	umull	r4, r3, r3, r1
  400326:	099b      	lsrs	r3, r3, #6
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  400328:	ea42 1203 	orr.w	r2, r2, r3, lsl #4
			((ul_year / BCD_FACTOR / BCD_FACTOR) % BCD_FACTOR) <<  RTC_CALR_CENT_Pos);
  40032c:	4b1c      	ldr	r3, [pc, #112]	; (4003a0 <rtc_set_date+0xb4>)
  40032e:	fba3 4301 	umull	r4, r3, r3, r1
  400332:	095b      	lsrs	r3, r3, #5
  400334:	fba5 6403 	umull	r6, r4, r5, r3
  400338:	08e4      	lsrs	r4, r4, #3
  40033a:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40033e:	eba3 0344 	sub.w	r3, r3, r4, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  400342:	431a      	orrs	r2, r3
			((ul_year % BCD_FACTOR) << RTC_CALR_YEAR_Pos);
  400344:	fba5 4301 	umull	r4, r3, r5, r1
  400348:	08db      	lsrs	r3, r3, #3
  40034a:	eb03 0483 	add.w	r4, r3, r3, lsl #2
  40034e:	eba1 0144 	sub.w	r1, r1, r4, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  400352:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
	ul_date |= (((ul_year / BCD_FACTOR) % BCD_FACTOR) <<
  400356:	fba5 1503 	umull	r1, r5, r5, r3
  40035a:	08ed      	lsrs	r5, r5, #3
  40035c:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  400360:	eba3 0545 	sub.w	r5, r3, r5, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  400364:	ea42 3205 	orr.w	r2, r2, r5, lsl #12

	/* Update calendar register. Check the spec for the flow. */
	while ((p_rtc->RTC_SR & RTC_SR_SEC) != RTC_SR_SEC);
  400368:	6983      	ldr	r3, [r0, #24]
  40036a:	f013 0f04 	tst.w	r3, #4
  40036e:	d0fb      	beq.n	400368 <rtc_set_date+0x7c>
	p_rtc->RTC_CR |= RTC_CR_UPDCAL;
  400370:	6803      	ldr	r3, [r0, #0]
  400372:	f043 0302 	orr.w	r3, r3, #2
  400376:	6003      	str	r3, [r0, #0]
	while ((p_rtc->RTC_SR & RTC_SR_ACKUPD) != RTC_SR_ACKUPD);
  400378:	6983      	ldr	r3, [r0, #24]
  40037a:	f013 0f01 	tst.w	r3, #1
  40037e:	d0fb      	beq.n	400378 <rtc_set_date+0x8c>
	p_rtc->RTC_SCCR = RTC_SCCR_ACKCLR;
  400380:	2301      	movs	r3, #1
  400382:	61c3      	str	r3, [r0, #28]
	p_rtc->RTC_CALR = ul_date;
  400384:	60c2      	str	r2, [r0, #12]
	p_rtc->RTC_CR &= (~RTC_CR_UPDCAL);
  400386:	6803      	ldr	r3, [r0, #0]
  400388:	f023 0302 	bic.w	r3, r3, #2
  40038c:	6003      	str	r3, [r0, #0]

	return (p_rtc->RTC_VER & RTC_VER_NVCAL);
  40038e:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  400390:	f000 0002 	and.w	r0, r0, #2
  400394:	bc70      	pop	{r4, r5, r6}
  400396:	4770      	bx	lr
  400398:	cccccccd 	.word	0xcccccccd
  40039c:	10624dd3 	.word	0x10624dd3
  4003a0:	51eb851f 	.word	0x51eb851f

004003a4 <rtc_get_status>:
 *
 * \return Status of the RTC.
 */
uint32_t rtc_get_status(Rtc *p_rtc)
{
	return (p_rtc->RTC_SR);
  4003a4:	6980      	ldr	r0, [r0, #24]
}
  4003a6:	4770      	bx	lr

004003a8 <rtc_clear_status>:
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_clear Some flag bits which will be cleared.
 */
void rtc_clear_status(Rtc *p_rtc, uint32_t ul_clear)
{
	p_rtc->RTC_SCCR = ul_clear;
  4003a8:	61c1      	str	r1, [r0, #28]
  4003aa:	4770      	bx	lr

004003ac <rtt_init>:
 * \return 0 if successful.
 */
uint32_t rtt_init(Rtt *p_rtt, uint16_t us_prescaler)
{
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST | g_wobits_in_rtt_mr);
  4003ac:	4b03      	ldr	r3, [pc, #12]	; (4003bc <rtt_init+0x10>)
  4003ae:	681b      	ldr	r3, [r3, #0]
  4003b0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
  4003b4:	4319      	orrs	r1, r3
  4003b6:	6001      	str	r1, [r0, #0]
#else
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST);
#endif
	return 0;
}
  4003b8:	2000      	movs	r0, #0
  4003ba:	4770      	bx	lr
  4003bc:	20400a7c 	.word	0x20400a7c

004003c0 <rtt_sel_source>:
 * \param p_rtt Pointer to an RTT instance.
 * \param is_rtc_sel RTC 1Hz Clock Selection.
 */
void rtt_sel_source(Rtt *p_rtt, bool is_rtc_sel)
{
	if(is_rtc_sel) {
  4003c0:	b941      	cbnz	r1, 4003d4 <rtt_sel_source+0x14>
		g_wobits_in_rtt_mr |= RTT_MR_RTC1HZ;
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
	} else {
		g_wobits_in_rtt_mr &= ~RTT_MR_RTC1HZ;
  4003c2:	4a09      	ldr	r2, [pc, #36]	; (4003e8 <rtt_sel_source+0x28>)
  4003c4:	6813      	ldr	r3, [r2, #0]
  4003c6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
  4003ca:	6013      	str	r3, [r2, #0]
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  4003cc:	6802      	ldr	r2, [r0, #0]
  4003ce:	4313      	orrs	r3, r2
  4003d0:	6003      	str	r3, [r0, #0]
  4003d2:	4770      	bx	lr
		g_wobits_in_rtt_mr |= RTT_MR_RTC1HZ;
  4003d4:	4a04      	ldr	r2, [pc, #16]	; (4003e8 <rtt_sel_source+0x28>)
  4003d6:	6813      	ldr	r3, [r2, #0]
  4003d8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  4003dc:	6013      	str	r3, [r2, #0]
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  4003de:	6802      	ldr	r2, [r0, #0]
  4003e0:	4313      	orrs	r3, r2
  4003e2:	6003      	str	r3, [r0, #0]
  4003e4:	4770      	bx	lr
  4003e6:	bf00      	nop
  4003e8:	20400a7c 	.word	0x20400a7c

004003ec <rtt_enable_interrupt>:
 */
void rtt_enable_interrupt(Rtt *p_rtt, uint32_t ul_sources)
{
	uint32_t temp;

	temp = p_rtt->RTT_MR;
  4003ec:	6802      	ldr	r2, [r0, #0]
	temp |= ul_sources;
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	temp |= g_wobits_in_rtt_mr;
  4003ee:	4b03      	ldr	r3, [pc, #12]	; (4003fc <rtt_enable_interrupt+0x10>)
  4003f0:	681b      	ldr	r3, [r3, #0]
  4003f2:	4319      	orrs	r1, r3
  4003f4:	4311      	orrs	r1, r2
#endif
	p_rtt->RTT_MR = temp;
  4003f6:	6001      	str	r1, [r0, #0]
  4003f8:	4770      	bx	lr
  4003fa:	bf00      	nop
  4003fc:	20400a7c 	.word	0x20400a7c

00400400 <rtt_disable_interrupt>:
 */
void rtt_disable_interrupt(Rtt *p_rtt, uint32_t ul_sources)
{
	uint32_t temp = 0;

	temp = p_rtt->RTT_MR;
  400400:	6803      	ldr	r3, [r0, #0]
	temp &= (~ul_sources);
  400402:	ea23 0101 	bic.w	r1, r3, r1
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	temp |= g_wobits_in_rtt_mr;
  400406:	4b02      	ldr	r3, [pc, #8]	; (400410 <rtt_disable_interrupt+0x10>)
  400408:	681b      	ldr	r3, [r3, #0]
  40040a:	4319      	orrs	r1, r3
#endif
	p_rtt->RTT_MR = temp;
  40040c:	6001      	str	r1, [r0, #0]
  40040e:	4770      	bx	lr
  400410:	20400a7c 	.word	0x20400a7c

00400414 <rtt_read_timer_value>:
 *
 * \return The current Real-time Timer value.
 */
uint32_t rtt_read_timer_value(Rtt *p_rtt)
{
	uint32_t rtt_val = p_rtt->RTT_VR;
  400414:	6882      	ldr	r2, [r0, #8]

	while (rtt_val != p_rtt->RTT_VR) {
  400416:	6883      	ldr	r3, [r0, #8]
  400418:	429a      	cmp	r2, r3
  40041a:	d003      	beq.n	400424 <rtt_read_timer_value+0x10>
		rtt_val = p_rtt->RTT_VR;
  40041c:	6882      	ldr	r2, [r0, #8]
	while (rtt_val != p_rtt->RTT_VR) {
  40041e:	6883      	ldr	r3, [r0, #8]
  400420:	4293      	cmp	r3, r2
  400422:	d1fb      	bne.n	40041c <rtt_read_timer_value+0x8>
	}

	return rtt_val;
}
  400424:	4618      	mov	r0, r3
  400426:	4770      	bx	lr

00400428 <rtt_get_status>:
 *
 * \return The Real-time Timer status.
 */
uint32_t rtt_get_status(Rtt *p_rtt)
{
	return p_rtt->RTT_SR;
  400428:	68c0      	ldr	r0, [r0, #12]
}
  40042a:	4770      	bx	lr

0040042c <rtt_write_alarm_time>:
 * \param ul_alarm_time Alarm time,Alarm time = ALMV + 1.
 *
 * \retval 0 Configuration is done.
 */
uint32_t rtt_write_alarm_time(Rtt *p_rtt, uint32_t ul_alarm_time)
{
  40042c:	b570      	push	{r4, r5, r6, lr}
  40042e:	4606      	mov	r6, r0
  400430:	460d      	mov	r5, r1
	uint32_t flag;

	flag = p_rtt->RTT_MR & RTT_MR_ALMIEN;
  400432:	6804      	ldr	r4, [r0, #0]
  400434:	f404 3480 	and.w	r4, r4, #65536	; 0x10000

	rtt_disable_interrupt(RTT, RTT_MR_ALMIEN);
  400438:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  40043c:	4809      	ldr	r0, [pc, #36]	; (400464 <rtt_write_alarm_time+0x38>)
  40043e:	4b0a      	ldr	r3, [pc, #40]	; (400468 <rtt_write_alarm_time+0x3c>)
  400440:	4798      	blx	r3

	/**
	 * Alarm time = ALMV + 1,If the incoming parameter 
	 * is 0, the ALMV is set to 0xFFFFFFFF.
	*/
	if(ul_alarm_time == 0) {
  400442:	b92d      	cbnz	r5, 400450 <rtt_write_alarm_time+0x24>
		p_rtt->RTT_AR = 0xFFFFFFFF;
  400444:	f04f 33ff 	mov.w	r3, #4294967295
  400448:	6073      	str	r3, [r6, #4]
	}
	else {
		p_rtt->RTT_AR = ul_alarm_time - 1;
	}

	if (flag) {
  40044a:	b924      	cbnz	r4, 400456 <rtt_write_alarm_time+0x2a>
		rtt_enable_interrupt(RTT, RTT_MR_ALMIEN);
	}

	return 0;
}
  40044c:	2000      	movs	r0, #0
  40044e:	bd70      	pop	{r4, r5, r6, pc}
		p_rtt->RTT_AR = ul_alarm_time - 1;
  400450:	3d01      	subs	r5, #1
  400452:	6075      	str	r5, [r6, #4]
  400454:	e7f9      	b.n	40044a <rtt_write_alarm_time+0x1e>
		rtt_enable_interrupt(RTT, RTT_MR_ALMIEN);
  400456:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  40045a:	4802      	ldr	r0, [pc, #8]	; (400464 <rtt_write_alarm_time+0x38>)
  40045c:	4b03      	ldr	r3, [pc, #12]	; (40046c <rtt_write_alarm_time+0x40>)
  40045e:	4798      	blx	r3
  400460:	e7f4      	b.n	40044c <rtt_write_alarm_time+0x20>
  400462:	bf00      	nop
  400464:	400e1830 	.word	0x400e1830
  400468:	00400401 	.word	0x00400401
  40046c:	004003ed 	.word	0x004003ed

00400470 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  400470:	b508      	push	{r3, lr}
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  400472:	4b07      	ldr	r3, [pc, #28]	; (400490 <spi_enable_clock+0x20>)
  400474:	4298      	cmp	r0, r3
  400476:	d003      	beq.n	400480 <spi_enable_clock+0x10>
		sysclk_enable_peripheral_clock(ID_SPI0);
	}
	#ifdef SPI1
	else if (p_spi == SPI1) {
  400478:	4b06      	ldr	r3, [pc, #24]	; (400494 <spi_enable_clock+0x24>)
  40047a:	4298      	cmp	r0, r3
  40047c:	d004      	beq.n	400488 <spi_enable_clock+0x18>
  40047e:	bd08      	pop	{r3, pc}
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400480:	2015      	movs	r0, #21
  400482:	4b05      	ldr	r3, [pc, #20]	; (400498 <spi_enable_clock+0x28>)
  400484:	4798      	blx	r3
  400486:	bd08      	pop	{r3, pc}
  400488:	202a      	movs	r0, #42	; 0x2a
  40048a:	4b03      	ldr	r3, [pc, #12]	; (400498 <spi_enable_clock+0x28>)
  40048c:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  40048e:	e7f6      	b.n	40047e <spi_enable_clock+0xe>
  400490:	40008000 	.word	0x40008000
  400494:	40058000 	.word	0x40058000
  400498:	004011c5 	.word	0x004011c5

0040049c <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  40049c:	6843      	ldr	r3, [r0, #4]
  40049e:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  4004a2:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  4004a4:	6843      	ldr	r3, [r0, #4]
  4004a6:	0409      	lsls	r1, r1, #16
  4004a8:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  4004ac:	4319      	orrs	r1, r3
  4004ae:	6041      	str	r1, [r0, #4]
  4004b0:	4770      	bx	lr

004004b2 <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  4004b2:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  4004b4:	f643 2499 	movw	r4, #15001	; 0x3a99
  4004b8:	6905      	ldr	r5, [r0, #16]
  4004ba:	f015 0f02 	tst.w	r5, #2
  4004be:	d103      	bne.n	4004c8 <spi_write+0x16>
		if (!timeout--) {
  4004c0:	3c01      	subs	r4, #1
  4004c2:	d1f9      	bne.n	4004b8 <spi_write+0x6>
			return SPI_ERROR_TIMEOUT;
  4004c4:	2001      	movs	r0, #1
  4004c6:	e00c      	b.n	4004e2 <spi_write+0x30>
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PS) {
  4004c8:	6844      	ldr	r4, [r0, #4]
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  4004ca:	f014 0f02 	tst.w	r4, #2
  4004ce:	d006      	beq.n	4004de <spi_write+0x2c>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  4004d0:	0412      	lsls	r2, r2, #16
  4004d2:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  4004d6:	4311      	orrs	r1, r2
		if (uc_last) {
  4004d8:	b10b      	cbz	r3, 4004de <spi_write+0x2c>
			value |= SPI_TDR_LASTXFER;
  4004da:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  4004de:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  4004e0:	2000      	movs	r0, #0
}
  4004e2:	bc30      	pop	{r4, r5}
  4004e4:	4770      	bx	lr

004004e6 <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  4004e6:	b932      	cbnz	r2, 4004f6 <spi_set_clock_polarity+0x10>
  4004e8:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  4004ec:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4004ee:	f023 0301 	bic.w	r3, r3, #1
  4004f2:	6303      	str	r3, [r0, #48]	; 0x30
  4004f4:	4770      	bx	lr
  4004f6:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  4004fa:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4004fc:	f043 0301 	orr.w	r3, r3, #1
  400500:	6303      	str	r3, [r0, #48]	; 0x30
  400502:	4770      	bx	lr

00400504 <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  400504:	b932      	cbnz	r2, 400514 <spi_set_clock_phase+0x10>
  400506:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  40050a:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40050c:	f023 0302 	bic.w	r3, r3, #2
  400510:	6303      	str	r3, [r0, #48]	; 0x30
  400512:	4770      	bx	lr
  400514:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  400518:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40051a:	f043 0302 	orr.w	r3, r3, #2
  40051e:	6303      	str	r3, [r0, #48]	; 0x30
  400520:	4770      	bx	lr

00400522 <spi_configure_cs_behavior>:
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  400522:	2a04      	cmp	r2, #4
  400524:	d003      	beq.n	40052e <spi_configure_cs_behavior+0xc>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  400526:	b16a      	cbz	r2, 400544 <spi_configure_cs_behavior+0x22>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  400528:	2a08      	cmp	r2, #8
  40052a:	d016      	beq.n	40055a <spi_configure_cs_behavior+0x38>
  40052c:	4770      	bx	lr
  40052e:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  400532:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400534:	f023 0308 	bic.w	r3, r3, #8
  400538:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  40053a:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40053c:	f043 0304 	orr.w	r3, r3, #4
  400540:	6303      	str	r3, [r0, #48]	; 0x30
  400542:	4770      	bx	lr
  400544:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  400548:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40054a:	f023 0308 	bic.w	r3, r3, #8
  40054e:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  400550:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400552:	f023 0304 	bic.w	r3, r3, #4
  400556:	6303      	str	r3, [r0, #48]	; 0x30
  400558:	4770      	bx	lr
  40055a:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  40055e:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400560:	f043 0308 	orr.w	r3, r3, #8
  400564:	6303      	str	r3, [r0, #48]	; 0x30
	}
}
  400566:	e7e1      	b.n	40052c <spi_configure_cs_behavior+0xa>

00400568 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  400568:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  40056c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  40056e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  400572:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  400574:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  400576:	431a      	orrs	r2, r3
  400578:	630a      	str	r2, [r1, #48]	; 0x30
  40057a:	4770      	bx	lr

0040057c <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
  40057c:	1e43      	subs	r3, r0, #1
  40057e:	4419      	add	r1, r3
  400580:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  400584:	1e43      	subs	r3, r0, #1
  400586:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  400588:	bf94      	ite	ls
  40058a:	b200      	sxthls	r0, r0
		return -1;
  40058c:	f04f 30ff 	movhi.w	r0, #4294967295
}
  400590:	4770      	bx	lr

00400592 <spi_set_baudrate_div>:
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
  400592:	b17a      	cbz	r2, 4005b4 <spi_set_baudrate_div+0x22>
{
  400594:	b410      	push	{r4}
  400596:	4614      	mov	r4, r2
  400598:	eb00 0181 	add.w	r1, r0, r1, lsl #2
        return -1;

	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  40059c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  40059e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  4005a2:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  4005a4:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  4005a6:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  4005aa:	630a      	str	r2, [r1, #48]	; 0x30
    return 0;
  4005ac:	2000      	movs	r0, #0
}
  4005ae:	f85d 4b04 	ldr.w	r4, [sp], #4
  4005b2:	4770      	bx	lr
        return -1;
  4005b4:	f04f 30ff 	mov.w	r0, #4294967295
  4005b8:	4770      	bx	lr

004005ba <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  4005ba:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4005bc:	0189      	lsls	r1, r1, #6
  4005be:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  4005c0:	2402      	movs	r4, #2
  4005c2:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  4005c4:	f04f 31ff 	mov.w	r1, #4294967295
  4005c8:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  4005ca:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  4005cc:	605a      	str	r2, [r3, #4]
}
  4005ce:	f85d 4b04 	ldr.w	r4, [sp], #4
  4005d2:	4770      	bx	lr

004005d4 <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  4005d4:	0189      	lsls	r1, r1, #6
  4005d6:	2305      	movs	r3, #5
  4005d8:	5043      	str	r3, [r0, r1]
  4005da:	4770      	bx	lr

004005dc <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  4005dc:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  4005e0:	61ca      	str	r2, [r1, #28]
  4005e2:	4770      	bx	lr

004005e4 <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4005e4:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
  4005e8:	624a      	str	r2, [r1, #36]	; 0x24
  4005ea:	4770      	bx	lr

004005ec <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4005ec:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  4005f0:	6a08      	ldr	r0, [r1, #32]
}
  4005f2:	4770      	bx	lr

004005f4 <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  4005f4:	b4f0      	push	{r4, r5, r6, r7}
  4005f6:	b086      	sub	sp, #24
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  4005f8:	2402      	movs	r4, #2
  4005fa:	9401      	str	r4, [sp, #4]
  4005fc:	2408      	movs	r4, #8
  4005fe:	9402      	str	r4, [sp, #8]
  400600:	2420      	movs	r4, #32
  400602:	9403      	str	r4, [sp, #12]
  400604:	2480      	movs	r4, #128	; 0x80
  400606:	9404      	str	r4, [sp, #16]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  400608:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40060a:	0be4      	lsrs	r4, r4, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  40060c:	9405      	str	r4, [sp, #20]
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
  40060e:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
  400612:	d814      	bhi.n	40063e <tc_find_mck_divisor+0x4a>
  400614:	0c4c      	lsrs	r4, r1, #17
			return 0;
		} else if (ul_freq >= ul_low) {
  400616:	42a0      	cmp	r0, r4
  400618:	d217      	bcs.n	40064a <tc_find_mck_divisor+0x56>
  40061a:	2501      	movs	r5, #1
		ul_high = ul_mck / divisors[ul_index];
  40061c:	af01      	add	r7, sp, #4
  40061e:	f857 4025 	ldr.w	r4, [r7, r5, lsl #2]
  400622:	fbb1 f4f4 	udiv	r4, r1, r4
		ul_low  = ul_high / TC_DIV_FACTOR;
  400626:	0c26      	lsrs	r6, r4, #16
		if (ul_freq > ul_high) {
  400628:	4284      	cmp	r4, r0
  40062a:	d30a      	bcc.n	400642 <tc_find_mck_divisor+0x4e>
		} else if (ul_freq >= ul_low) {
  40062c:	4286      	cmp	r6, r0
  40062e:	d90d      	bls.n	40064c <tc_find_mck_divisor+0x58>
			ul_index++) {
  400630:	3501      	adds	r5, #1
	for (ul_index = 0;
  400632:	2d05      	cmp	r5, #5
  400634:	d1f3      	bne.n	40061e <tc_find_mck_divisor+0x2a>
			break;
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
  400636:	2000      	movs	r0, #0
	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
}
  400638:	b006      	add	sp, #24
  40063a:	bcf0      	pop	{r4, r5, r6, r7}
  40063c:	4770      	bx	lr
			return 0;
  40063e:	2000      	movs	r0, #0
  400640:	e7fa      	b.n	400638 <tc_find_mck_divisor+0x44>
  400642:	2000      	movs	r0, #0
  400644:	e7f8      	b.n	400638 <tc_find_mck_divisor+0x44>
	return 1;
  400646:	2001      	movs	r0, #1
  400648:	e7f6      	b.n	400638 <tc_find_mck_divisor+0x44>
	for (ul_index = 0;
  40064a:	2500      	movs	r5, #0
	if (p_uldiv) {
  40064c:	b12a      	cbz	r2, 40065a <tc_find_mck_divisor+0x66>
		*p_uldiv = divisors[ul_index];
  40064e:	a906      	add	r1, sp, #24
  400650:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  400654:	f851 1c14 	ldr.w	r1, [r1, #-20]
  400658:	6011      	str	r1, [r2, #0]
	if (p_ultcclks) {
  40065a:	2b00      	cmp	r3, #0
  40065c:	d0f3      	beq.n	400646 <tc_find_mck_divisor+0x52>
		*p_ultcclks = ul_index;
  40065e:	601d      	str	r5, [r3, #0]
	return 1;
  400660:	2001      	movs	r0, #1
  400662:	e7e9      	b.n	400638 <tc_find_mck_divisor+0x44>

00400664 <gfx_mono_set_framebuffer>:
	gfx_mono_set_framebuffer(framebuffer);
\endcode
 */
void gfx_mono_set_framebuffer(uint8_t *framebuffer)
{
	fbpointer = framebuffer;
  400664:	4b01      	ldr	r3, [pc, #4]	; (40066c <gfx_mono_set_framebuffer+0x8>)
  400666:	6018      	str	r0, [r3, #0]
  400668:	4770      	bx	lr
  40066a:	bf00      	nop
  40066c:	20400a80 	.word	0x20400a80

00400670 <gfx_mono_framebuffer_put_byte>:
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
  400670:	4b02      	ldr	r3, [pc, #8]	; (40067c <gfx_mono_framebuffer_put_byte+0xc>)
  400672:	681b      	ldr	r3, [r3, #0]
  400674:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
  400678:	5442      	strb	r2, [r0, r1]
  40067a:	4770      	bx	lr
  40067c:	20400a80 	.word	0x20400a80

00400680 <gfx_mono_framebuffer_get_byte>:
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
  400680:	4b02      	ldr	r3, [pc, #8]	; (40068c <gfx_mono_framebuffer_get_byte+0xc>)
  400682:	681b      	ldr	r3, [r3, #0]
  400684:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
}
  400688:	5c40      	ldrb	r0, [r0, r1]
  40068a:	4770      	bx	lr
  40068c:	20400a80 	.word	0x20400a80

00400690 <gfx_mono_generic_draw_horizontal_line>:
 * \param[in]  length     Length of the line in pixels.
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_horizontal_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
  400690:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint8_t page;
	uint8_t pixelmask;
	uint8_t temp;

	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
  400694:	1884      	adds	r4, r0, r2
  400696:	2c80      	cmp	r4, #128	; 0x80
  400698:	dd02      	ble.n	4006a0 <gfx_mono_generic_draw_horizontal_line+0x10>
		length = GFX_MONO_LCD_WIDTH - x;
  40069a:	f1c0 0480 	rsb	r4, r0, #128	; 0x80
  40069e:	b2e2      	uxtb	r2, r4
	}

	page = y / 8;
	pixelmask = (1 << (y - (page * 8)));

	if (length == 0) {
  4006a0:	b322      	cbz	r2, 4006ec <gfx_mono_generic_draw_horizontal_line+0x5c>
	page = y / 8;
  4006a2:	08cd      	lsrs	r5, r1, #3
	pixelmask = (1 << (y - (page * 8)));
  4006a4:	eba1 01c5 	sub.w	r1, r1, r5, lsl #3
  4006a8:	2601      	movs	r6, #1
  4006aa:	fa06 f101 	lsl.w	r1, r6, r1
  4006ae:	b2ce      	uxtb	r6, r1
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
  4006b0:	2b01      	cmp	r3, #1
  4006b2:	d01d      	beq.n	4006f0 <gfx_mono_generic_draw_horizontal_line+0x60>
  4006b4:	2b00      	cmp	r3, #0
  4006b6:	d035      	beq.n	400724 <gfx_mono_generic_draw_horizontal_line+0x94>
  4006b8:	2b02      	cmp	r3, #2
  4006ba:	d117      	bne.n	4006ec <gfx_mono_generic_draw_horizontal_line+0x5c>
  4006bc:	3801      	subs	r0, #1
  4006be:	b2c7      	uxtb	r7, r0
  4006c0:	19d4      	adds	r4, r2, r7
  4006c2:	b2e4      	uxtb	r4, r4
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
  4006c4:	f8df a090 	ldr.w	sl, [pc, #144]	; 400758 <gfx_mono_generic_draw_horizontal_line+0xc8>
			temp ^= pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
  4006c8:	f04f 0900 	mov.w	r9, #0
  4006cc:	f8df 808c 	ldr.w	r8, [pc, #140]	; 40075c <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  4006d0:	4621      	mov	r1, r4
  4006d2:	4628      	mov	r0, r5
  4006d4:	47d0      	blx	sl
			temp ^= pixelmask;
  4006d6:	ea86 0200 	eor.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  4006da:	464b      	mov	r3, r9
  4006dc:	b2d2      	uxtb	r2, r2
  4006de:	4621      	mov	r1, r4
  4006e0:	4628      	mov	r0, r5
  4006e2:	47c0      	blx	r8
  4006e4:	3c01      	subs	r4, #1
  4006e6:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  4006e8:	42bc      	cmp	r4, r7
  4006ea:	d1f1      	bne.n	4006d0 <gfx_mono_generic_draw_horizontal_line+0x40>
  4006ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4006f0:	3801      	subs	r0, #1
  4006f2:	b2c7      	uxtb	r7, r0
  4006f4:	19d4      	adds	r4, r2, r7
  4006f6:	b2e4      	uxtb	r4, r4
			temp = gfx_mono_get_byte(page, x + length);
  4006f8:	f8df a05c 	ldr.w	sl, [pc, #92]	; 400758 <gfx_mono_generic_draw_horizontal_line+0xc8>
			gfx_mono_put_byte(page, x + length, temp);
  4006fc:	f04f 0900 	mov.w	r9, #0
  400700:	f8df 8058 	ldr.w	r8, [pc, #88]	; 40075c <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  400704:	4621      	mov	r1, r4
  400706:	4628      	mov	r0, r5
  400708:	47d0      	blx	sl
			temp |= pixelmask;
  40070a:	ea46 0200 	orr.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  40070e:	464b      	mov	r3, r9
  400710:	b2d2      	uxtb	r2, r2
  400712:	4621      	mov	r1, r4
  400714:	4628      	mov	r0, r5
  400716:	47c0      	blx	r8
  400718:	3c01      	subs	r4, #1
  40071a:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  40071c:	42bc      	cmp	r4, r7
  40071e:	d1f1      	bne.n	400704 <gfx_mono_generic_draw_horizontal_line+0x74>
  400720:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  400724:	3801      	subs	r0, #1
  400726:	b2c7      	uxtb	r7, r0
  400728:	19d4      	adds	r4, r2, r7
  40072a:	b2e4      	uxtb	r4, r4
			temp = gfx_mono_get_byte(page, x + length);
  40072c:	f8df 8028 	ldr.w	r8, [pc, #40]	; 400758 <gfx_mono_generic_draw_horizontal_line+0xc8>
			temp &= ~pixelmask;
  400730:	43ce      	mvns	r6, r1
			gfx_mono_put_byte(page, x + length, temp);
  400732:	f8df 9028 	ldr.w	r9, [pc, #40]	; 40075c <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  400736:	4621      	mov	r1, r4
  400738:	4628      	mov	r0, r5
  40073a:	47c0      	blx	r8
			temp &= ~pixelmask;
  40073c:	ea06 0200 	and.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  400740:	2300      	movs	r3, #0
  400742:	b2d2      	uxtb	r2, r2
  400744:	4621      	mov	r1, r4
  400746:	4628      	mov	r0, r5
  400748:	47c8      	blx	r9
  40074a:	3c01      	subs	r4, #1
  40074c:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  40074e:	42bc      	cmp	r4, r7
  400750:	d1f1      	bne.n	400736 <gfx_mono_generic_draw_horizontal_line+0xa6>
  400752:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  400756:	bf00      	nop
  400758:	00400991 	.word	0x00400991
  40075c:	0040088d 	.word	0x0040088d

00400760 <gfx_mono_generic_draw_filled_rect>:
 * \param[in]  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
  400760:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400764:	f89d 7020 	ldrb.w	r7, [sp, #32]
	if (height == 0) {
  400768:	b18b      	cbz	r3, 40078e <gfx_mono_generic_draw_filled_rect+0x2e>
  40076a:	461c      	mov	r4, r3
  40076c:	4690      	mov	r8, r2
  40076e:	4606      	mov	r6, r0
  400770:	1e4d      	subs	r5, r1, #1
  400772:	b2ed      	uxtb	r5, r5
  400774:	442c      	add	r4, r5
  400776:	b2e4      	uxtb	r4, r4
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
  400778:	f8df 9018 	ldr.w	r9, [pc, #24]	; 400794 <gfx_mono_generic_draw_filled_rect+0x34>
  40077c:	463b      	mov	r3, r7
  40077e:	4642      	mov	r2, r8
  400780:	4621      	mov	r1, r4
  400782:	4630      	mov	r0, r6
  400784:	47c8      	blx	r9
  400786:	3c01      	subs	r4, #1
  400788:	b2e4      	uxtb	r4, r4
	while (height-- > 0) {
  40078a:	42ac      	cmp	r4, r5
  40078c:	d1f6      	bne.n	40077c <gfx_mono_generic_draw_filled_rect+0x1c>
  40078e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400792:	bf00      	nop
  400794:	00400691 	.word	0x00400691

00400798 <gfx_mono_draw_char>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
  400798:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40079c:	b083      	sub	sp, #12
  40079e:	4604      	mov	r4, r0
  4007a0:	4688      	mov	r8, r1
  4007a2:	4691      	mov	r9, r2
  4007a4:	469b      	mov	fp, r3
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
  4007a6:	7a5b      	ldrb	r3, [r3, #9]
  4007a8:	f89b 2008 	ldrb.w	r2, [fp, #8]
  4007ac:	2100      	movs	r1, #0
  4007ae:	9100      	str	r1, [sp, #0]
  4007b0:	4649      	mov	r1, r9
  4007b2:	4640      	mov	r0, r8
  4007b4:	4d21      	ldr	r5, [pc, #132]	; (40083c <gfx_mono_draw_char+0xa4>)
  4007b6:	47a8      	blx	r5
			GFX_PIXEL_CLR);

	switch (font->type) {
  4007b8:	f89b 3000 	ldrb.w	r3, [fp]
  4007bc:	b113      	cbz	r3, 4007c4 <gfx_mono_draw_char+0x2c>
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
	}
}
  4007be:	b003      	add	sp, #12
  4007c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
  4007c4:	f89b 2008 	ldrb.w	r2, [fp, #8]
  4007c8:	08d3      	lsrs	r3, r2, #3
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
  4007ca:	f012 0f07 	tst.w	r2, #7
		char_row_size++;
  4007ce:	bf18      	it	ne
  4007d0:	3301      	addne	r3, #1
	glyph_data_offset = char_row_size * font->height *
  4007d2:	f89b a009 	ldrb.w	sl, [fp, #9]
			((uint8_t)ch - font->first_char);
  4007d6:	f89b 700a 	ldrb.w	r7, [fp, #10]
  4007da:	1be7      	subs	r7, r4, r7
	glyph_data_offset = char_row_size * font->height *
  4007dc:	fb17 f70a 	smulbb	r7, r7, sl
  4007e0:	fb17 f703 	smulbb	r7, r7, r3
	glyph_data = font->data.progmem + glyph_data_offset;
  4007e4:	f8db 3004 	ldr.w	r3, [fp, #4]
  4007e8:	fa13 f787 	uxtah	r7, r3, r7
  4007ec:	e01f      	b.n	40082e <gfx_mono_draw_char+0x96>
			glyph_byte <<= 1;
  4007ee:	0064      	lsls	r4, r4, #1
  4007f0:	b2e4      	uxtb	r4, r4
  4007f2:	3501      	adds	r5, #1
		for (i = 0; i < pixelsToDraw; i++) {
  4007f4:	b2eb      	uxtb	r3, r5
  4007f6:	429e      	cmp	r6, r3
  4007f8:	d910      	bls.n	40081c <gfx_mono_draw_char+0x84>
  4007fa:	b2eb      	uxtb	r3, r5
  4007fc:	eb08 0003 	add.w	r0, r8, r3
  400800:	b2c0      	uxtb	r0, r0
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
  400802:	f013 0f07 	tst.w	r3, #7
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
  400806:	bf08      	it	eq
  400808:	f817 4b01 	ldrbeq.w	r4, [r7], #1
			if ((glyph_byte & 0x80)) {
  40080c:	f014 0f80 	tst.w	r4, #128	; 0x80
  400810:	d0ed      	beq.n	4007ee <gfx_mono_draw_char+0x56>
				gfx_mono_draw_pixel(inc_x, inc_y,
  400812:	2201      	movs	r2, #1
  400814:	4649      	mov	r1, r9
  400816:	4b0a      	ldr	r3, [pc, #40]	; (400840 <gfx_mono_draw_char+0xa8>)
  400818:	4798      	blx	r3
  40081a:	e7e8      	b.n	4007ee <gfx_mono_draw_char+0x56>
		inc_y += 1;
  40081c:	f109 0901 	add.w	r9, r9, #1
  400820:	fa5f f989 	uxtb.w	r9, r9
		rows_left--;
  400824:	f10a 3aff 	add.w	sl, sl, #4294967295
	} while (rows_left > 0);
  400828:	f01a 0aff 	ands.w	sl, sl, #255	; 0xff
  40082c:	d0c7      	beq.n	4007be <gfx_mono_draw_char+0x26>
		uint8_t pixelsToDraw = font->width;
  40082e:	f89b 6008 	ldrb.w	r6, [fp, #8]
		for (i = 0; i < pixelsToDraw; i++) {
  400832:	2e00      	cmp	r6, #0
  400834:	d0f2      	beq.n	40081c <gfx_mono_draw_char+0x84>
  400836:	2500      	movs	r5, #0
  400838:	462c      	mov	r4, r5
  40083a:	e7de      	b.n	4007fa <gfx_mono_draw_char+0x62>
  40083c:	00400761 	.word	0x00400761
  400840:	0040092d 	.word	0x0040092d

00400844 <gfx_mono_draw_string>:
 * \param[in] y         Y coordinate on screen.
 * \param[in] font      Font to draw string in
 */
void gfx_mono_draw_string(const char *str, gfx_coord_t x, gfx_coord_t y,
		const struct font *font)
{
  400844:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400848:	4604      	mov	r4, r0
  40084a:	4690      	mov	r8, r2
  40084c:	461d      	mov	r5, r3
  40084e:	4689      	mov	r9, r1
			x = start_of_string_position_x;
			y += font->height + 1;
		} else if (*str == '\r') {
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(*str, x, y, font);
  400850:	4f0d      	ldr	r7, [pc, #52]	; (400888 <gfx_mono_draw_string+0x44>)
			x = start_of_string_position_x;
  400852:	460e      	mov	r6, r1
  400854:	e008      	b.n	400868 <gfx_mono_draw_string+0x24>
			y += font->height + 1;
  400856:	7a6a      	ldrb	r2, [r5, #9]
  400858:	3201      	adds	r2, #1
  40085a:	4442      	add	r2, r8
  40085c:	fa5f f882 	uxtb.w	r8, r2
			x = start_of_string_position_x;
  400860:	46b1      	mov	r9, r6
			x += font->width;
		}
	} while (*(++str));
  400862:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  400866:	b16b      	cbz	r3, 400884 <gfx_mono_draw_string+0x40>
		if (*str == '\n') {
  400868:	7820      	ldrb	r0, [r4, #0]
  40086a:	280a      	cmp	r0, #10
  40086c:	d0f3      	beq.n	400856 <gfx_mono_draw_string+0x12>
		} else if (*str == '\r') {
  40086e:	280d      	cmp	r0, #13
  400870:	d0f7      	beq.n	400862 <gfx_mono_draw_string+0x1e>
			gfx_mono_draw_char(*str, x, y, font);
  400872:	462b      	mov	r3, r5
  400874:	4642      	mov	r2, r8
  400876:	4649      	mov	r1, r9
  400878:	47b8      	blx	r7
			x += font->width;
  40087a:	7a2b      	ldrb	r3, [r5, #8]
  40087c:	4499      	add	r9, r3
  40087e:	fa5f f989 	uxtb.w	r9, r9
  400882:	e7ee      	b.n	400862 <gfx_mono_draw_string+0x1e>
}
  400884:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400888:	00400799 	.word	0x00400799

0040088c <gfx_mono_ssd1306_put_byte>:
	gfx_mono_ssd1306_put_byte(0, 0, 0xFF, false);
\endcode
  */
 void gfx_mono_ssd1306_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data, bool force)
{
  40088c:	b570      	push	{r4, r5, r6, lr}
  40088e:	4604      	mov	r4, r0
  400890:	460d      	mov	r5, r1
  400892:	4616      	mov	r6, r2
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	if (!force && data == gfx_mono_framebuffer_get_byte(page, column)) {
  400894:	b91b      	cbnz	r3, 40089e <gfx_mono_ssd1306_put_byte+0x12>
  400896:	4b0d      	ldr	r3, [pc, #52]	; (4008cc <gfx_mono_ssd1306_put_byte+0x40>)
  400898:	4798      	blx	r3
  40089a:	42b0      	cmp	r0, r6
  40089c:	d015      	beq.n	4008ca <gfx_mono_ssd1306_put_byte+0x3e>
		return;
	}
	gfx_mono_framebuffer_put_byte(page, column, data);
  40089e:	4632      	mov	r2, r6
  4008a0:	4629      	mov	r1, r5
  4008a2:	4620      	mov	r0, r4
  4008a4:	4b0a      	ldr	r3, [pc, #40]	; (4008d0 <gfx_mono_ssd1306_put_byte+0x44>)
  4008a6:	4798      	blx	r3
 * \param address the page address
 */
static inline void ssd1306_set_page_address(uint8_t address)
{
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
  4008a8:	f004 000f 	and.w	r0, r4, #15
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  4008ac:	f040 00b0 	orr.w	r0, r0, #176	; 0xb0
  4008b0:	4c08      	ldr	r4, [pc, #32]	; (4008d4 <gfx_mono_ssd1306_put_byte+0x48>)
  4008b2:	47a0      	blx	r4
 */
static inline void ssd1306_set_column_address(uint8_t address)
{
	// Make sure the address is 7 bits
	address &= 0x7F;
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_MSB(address >> 4));
  4008b4:	f3c5 1002 	ubfx	r0, r5, #4, #3
  4008b8:	f040 0010 	orr.w	r0, r0, #16
  4008bc:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_LSB(address & 0x0F));
  4008be:	f005 000f 	and.w	r0, r5, #15
  4008c2:	47a0      	blx	r4
#endif

	ssd1306_set_page_address(page);
	ssd1306_set_column_address(column);

	ssd1306_write_data(data);
  4008c4:	4630      	mov	r0, r6
  4008c6:	4b04      	ldr	r3, [pc, #16]	; (4008d8 <gfx_mono_ssd1306_put_byte+0x4c>)
  4008c8:	4798      	blx	r3
  4008ca:	bd70      	pop	{r4, r5, r6, pc}
  4008cc:	00400681 	.word	0x00400681
  4008d0:	00400671 	.word	0x00400671
  4008d4:	0040099d 	.word	0x0040099d
  4008d8:	00400bbd 	.word	0x00400bbd

004008dc <gfx_mono_ssd1306_init>:
{
  4008dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	gfx_mono_set_framebuffer(framebuffer);
  4008e0:	480d      	ldr	r0, [pc, #52]	; (400918 <gfx_mono_ssd1306_init+0x3c>)
  4008e2:	4b0e      	ldr	r3, [pc, #56]	; (40091c <gfx_mono_ssd1306_init+0x40>)
  4008e4:	4798      	blx	r3
	ssd1306_init();
  4008e6:	4b0e      	ldr	r3, [pc, #56]	; (400920 <gfx_mono_ssd1306_init+0x44>)
  4008e8:	4798      	blx	r3
 */
static inline void ssd1306_set_display_start_line_address(uint8_t address)
{
	// Make sure address is 6 bits
	address &= 0x3F;
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(address));
  4008ea:	2040      	movs	r0, #64	; 0x40
  4008ec:	4b0d      	ldr	r3, [pc, #52]	; (400924 <gfx_mono_ssd1306_init+0x48>)
  4008ee:	4798      	blx	r3
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  4008f0:	2500      	movs	r5, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  4008f2:	f04f 0801 	mov.w	r8, #1
  4008f6:	462f      	mov	r7, r5
  4008f8:	4e0b      	ldr	r6, [pc, #44]	; (400928 <gfx_mono_ssd1306_init+0x4c>)
{
  4008fa:	2400      	movs	r4, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  4008fc:	4643      	mov	r3, r8
  4008fe:	463a      	mov	r2, r7
  400900:	b2e1      	uxtb	r1, r4
  400902:	4628      	mov	r0, r5
  400904:	47b0      	blx	r6
  400906:	3401      	adds	r4, #1
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
  400908:	2c80      	cmp	r4, #128	; 0x80
  40090a:	d1f7      	bne.n	4008fc <gfx_mono_ssd1306_init+0x20>
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  40090c:	3501      	adds	r5, #1
  40090e:	b2ed      	uxtb	r5, r5
  400910:	2d04      	cmp	r5, #4
  400912:	d1f2      	bne.n	4008fa <gfx_mono_ssd1306_init+0x1e>
  400914:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400918:	20400a84 	.word	0x20400a84
  40091c:	00400665 	.word	0x00400665
  400920:	004009dd 	.word	0x004009dd
  400924:	0040099d 	.word	0x0040099d
  400928:	0040088d 	.word	0x0040088d

0040092c <gfx_mono_ssd1306_draw_pixel>:
	if ((x > GFX_MONO_LCD_WIDTH - 1) || (y > GFX_MONO_LCD_HEIGHT - 1)) {
  40092c:	09c3      	lsrs	r3, r0, #7
  40092e:	d12a      	bne.n	400986 <gfx_mono_ssd1306_draw_pixel+0x5a>
  400930:	291f      	cmp	r1, #31
  400932:	d828      	bhi.n	400986 <gfx_mono_ssd1306_draw_pixel+0x5a>
{
  400934:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400938:	4614      	mov	r4, r2
  40093a:	4605      	mov	r5, r0
	page = y / GFX_MONO_LCD_PIXELS_PER_BYTE;
  40093c:	08ce      	lsrs	r6, r1, #3
	pixel_mask = (1 << (y - (page * 8)));
  40093e:	eba1 01c6 	sub.w	r1, r1, r6, lsl #3
  400942:	2201      	movs	r2, #1
  400944:	fa02 f701 	lsl.w	r7, r2, r1
  400948:	fa5f f887 	uxtb.w	r8, r7
\endcode
 */
uint8_t gfx_mono_ssd1306_get_byte(gfx_coord_t page, gfx_coord_t column)
{
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	return gfx_mono_framebuffer_get_byte(page, column);
  40094c:	4601      	mov	r1, r0
  40094e:	4630      	mov	r0, r6
  400950:	4b0d      	ldr	r3, [pc, #52]	; (400988 <gfx_mono_ssd1306_draw_pixel+0x5c>)
  400952:	4798      	blx	r3
  400954:	4602      	mov	r2, r0
	switch (color) {
  400956:	2c01      	cmp	r4, #1
  400958:	d009      	beq.n	40096e <gfx_mono_ssd1306_draw_pixel+0x42>
  40095a:	b164      	cbz	r4, 400976 <gfx_mono_ssd1306_draw_pixel+0x4a>
  40095c:	2c02      	cmp	r4, #2
  40095e:	d00e      	beq.n	40097e <gfx_mono_ssd1306_draw_pixel+0x52>
	gfx_mono_put_byte(page, x, pixel_value);
  400960:	2300      	movs	r3, #0
  400962:	4629      	mov	r1, r5
  400964:	4630      	mov	r0, r6
  400966:	4c09      	ldr	r4, [pc, #36]	; (40098c <gfx_mono_ssd1306_draw_pixel+0x60>)
  400968:	47a0      	blx	r4
  40096a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		pixel_value |= pixel_mask;
  40096e:	ea48 0200 	orr.w	r2, r8, r0
  400972:	b2d2      	uxtb	r2, r2
		break;
  400974:	e7f4      	b.n	400960 <gfx_mono_ssd1306_draw_pixel+0x34>
		pixel_value &= ~pixel_mask;
  400976:	ea20 0207 	bic.w	r2, r0, r7
  40097a:	b2d2      	uxtb	r2, r2
		break;
  40097c:	e7f0      	b.n	400960 <gfx_mono_ssd1306_draw_pixel+0x34>
		pixel_value ^= pixel_mask;
  40097e:	ea88 0200 	eor.w	r2, r8, r0
  400982:	b2d2      	uxtb	r2, r2
		break;
  400984:	e7ec      	b.n	400960 <gfx_mono_ssd1306_draw_pixel+0x34>
  400986:	4770      	bx	lr
  400988:	00400681 	.word	0x00400681
  40098c:	0040088d 	.word	0x0040088d

00400990 <gfx_mono_ssd1306_get_byte>:
{
  400990:	b508      	push	{r3, lr}
	return gfx_mono_framebuffer_get_byte(page, column);
  400992:	4b01      	ldr	r3, [pc, #4]	; (400998 <gfx_mono_ssd1306_get_byte+0x8>)
  400994:	4798      	blx	r3
	ssd1306_set_column_address(column);

	return ssd1306_read_data();

#endif
}
  400996:	bd08      	pop	{r3, pc}
  400998:	00400681 	.word	0x00400681

0040099c <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
void ssd1306_write_command(uint8_t command)
{
  40099c:	b538      	push	{r3, r4, r5, lr}
  40099e:	4605      	mov	r5, r0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4009a0:	2208      	movs	r2, #8
  4009a2:	4b09      	ldr	r3, [pc, #36]	; (4009c8 <ssd1306_write_command+0x2c>)
  4009a4:	635a      	str	r2, [r3, #52]	; 0x34
	ioport_set_pin_level(SSD1306_DC_PIN, false);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  4009a6:	4c09      	ldr	r4, [pc, #36]	; (4009cc <ssd1306_write_command+0x30>)
  4009a8:	2101      	movs	r1, #1
  4009aa:	4620      	mov	r0, r4
  4009ac:	4b08      	ldr	r3, [pc, #32]	; (4009d0 <ssd1306_write_command+0x34>)
  4009ae:	4798      	blx	r3
	spi_write(SPI0, command, 1, 1);
  4009b0:	2301      	movs	r3, #1
  4009b2:	461a      	mov	r2, r3
  4009b4:	4629      	mov	r1, r5
  4009b6:	4620      	mov	r0, r4
  4009b8:	4c06      	ldr	r4, [pc, #24]	; (4009d4 <ssd1306_write_command+0x38>)
  4009ba:	47a0      	blx	r4
	delay_us(10);
  4009bc:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  4009c0:	4b05      	ldr	r3, [pc, #20]	; (4009d8 <ssd1306_write_command+0x3c>)
  4009c2:	4798      	blx	r3
  4009c4:	bd38      	pop	{r3, r4, r5, pc}
  4009c6:	bf00      	nop
  4009c8:	400e1000 	.word	0x400e1000
  4009cc:	40008000 	.word	0x40008000
  4009d0:	0040049d 	.word	0x0040049d
  4009d4:	004004b3 	.word	0x004004b3
  4009d8:	20400001 	.word	0x20400001

004009dc <ssd1306_init>:
{
  4009dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4009e0:	4d66      	ldr	r5, [pc, #408]	; (400b7c <ssd1306_init+0x1a0>)
  4009e2:	f44f 3600 	mov.w	r6, #131072	; 0x20000
  4009e6:	612e      	str	r6, [r5, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4009e8:	f8c5 60a0 	str.w	r6, [r5, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4009ec:	4b64      	ldr	r3, [pc, #400]	; (400b80 <ssd1306_init+0x1a4>)
  4009ee:	2708      	movs	r7, #8
  4009f0:	611f      	str	r7, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4009f2:	f8c3 70a0 	str.w	r7, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  4009f6:	666e      	str	r6, [r5, #100]	; 0x64
		base->PIO_PPDDR = mask;
  4009f8:	f8c5 6090 	str.w	r6, [r5, #144]	; 0x90
		base->PIO_MDDR = mask;
  4009fc:	656e      	str	r6, [r5, #84]	; 0x54
		base->PIO_IFDR = mask;
  4009fe:	626e      	str	r6, [r5, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400a00:	f8c5 6080 	str.w	r6, [r5, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400a04:	6f2a      	ldr	r2, [r5, #112]	; 0x70
  400a06:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  400a0a:	672a      	str	r2, [r5, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400a0c:	6f6a      	ldr	r2, [r5, #116]	; 0x74
  400a0e:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  400a12:	676a      	str	r2, [r5, #116]	; 0x74
		base->PIO_PUER = mask;
  400a14:	665f      	str	r7, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400a16:	f8c3 7090 	str.w	r7, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400a1a:	655f      	str	r7, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400a1c:	625f      	str	r7, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400a1e:	f8c3 7080 	str.w	r7, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400a22:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400a24:	f022 0208 	bic.w	r2, r2, #8
  400a28:	671a      	str	r2, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400a2a:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400a2c:	f022 0208 	bic.w	r2, r2, #8
  400a30:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PER = mask;
  400a32:	601f      	str	r7, [r3, #0]
  400a34:	602e      	str	r6, [r5, #0]
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400a36:	631f      	str	r7, [r3, #48]	; 0x30
  400a38:	632e      	str	r6, [r5, #48]	; 0x30
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  400a3a:	f8df 817c 	ldr.w	r8, [pc, #380]	; 400bb8 <ssd1306_init+0x1dc>
  400a3e:	2300      	movs	r3, #0
  400a40:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  400a44:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400a48:	4640      	mov	r0, r8
  400a4a:	4c4e      	ldr	r4, [pc, #312]	; (400b84 <ssd1306_init+0x1a8>)
  400a4c:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  400a4e:	2300      	movs	r3, #0
  400a50:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400a54:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400a58:	4640      	mov	r0, r8
  400a5a:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  400a5c:	2300      	movs	r3, #0
  400a5e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  400a62:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400a66:	4640      	mov	r0, r8
  400a68:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  400a6a:	2300      	movs	r3, #0
  400a6c:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  400a70:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400a74:	4640      	mov	r0, r8
  400a76:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  400a78:	2300      	movs	r3, #0
  400a7a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400a7e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400a82:	4640      	mov	r0, r8
  400a84:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  400a86:	2300      	movs	r3, #0
  400a88:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  400a8c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400a90:	4640      	mov	r0, r8
  400a92:	47a0      	blx	r4
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  400a94:	4c3c      	ldr	r4, [pc, #240]	; (400b88 <ssd1306_init+0x1ac>)
  400a96:	f04f 0902 	mov.w	r9, #2
  400a9a:	f8c4 9000 	str.w	r9, [r4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  400a9e:	f04f 0880 	mov.w	r8, #128	; 0x80
  400aa2:	f8c4 8000 	str.w	r8, [r4]
	p_spi->SPI_MR |= SPI_MR_MSTR;
  400aa6:	6863      	ldr	r3, [r4, #4]
  400aa8:	f043 0301 	orr.w	r3, r3, #1
  400aac:	6063      	str	r3, [r4, #4]
		spi_configure_cs_behavior(SPI0, 1, SPI_CS_KEEP_LOW);
  400aae:	463a      	mov	r2, r7
  400ab0:	2101      	movs	r1, #1
  400ab2:	4620      	mov	r0, r4
  400ab4:	4b35      	ldr	r3, [pc, #212]	; (400b8c <ssd1306_init+0x1b0>)
  400ab6:	4798      	blx	r3
		spi_set_clock_polarity(SPI0, 1, 0);
  400ab8:	2200      	movs	r2, #0
  400aba:	2101      	movs	r1, #1
  400abc:	4620      	mov	r0, r4
  400abe:	4b34      	ldr	r3, [pc, #208]	; (400b90 <ssd1306_init+0x1b4>)
  400ac0:	4798      	blx	r3
		spi_set_clock_phase(SPI0, 1, 0);
  400ac2:	2200      	movs	r2, #0
  400ac4:	2101      	movs	r1, #1
  400ac6:	4620      	mov	r0, r4
  400ac8:	4b32      	ldr	r3, [pc, #200]	; (400b94 <ssd1306_init+0x1b8>)
  400aca:	4798      	blx	r3
	p_spi->SPI_MR &= (~SPI_MR_PS);
  400acc:	6863      	ldr	r3, [r4, #4]
  400ace:	f023 0302 	bic.w	r3, r3, #2
  400ad2:	6063      	str	r3, [r4, #4]
		spi_set_bits_per_transfer(SPI0, 1, SPI_CSR_BITS_8_BIT);
  400ad4:	2200      	movs	r2, #0
  400ad6:	2101      	movs	r1, #1
  400ad8:	4620      	mov	r0, r4
  400ada:	4b2f      	ldr	r3, [pc, #188]	; (400b98 <ssd1306_init+0x1bc>)
  400adc:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  400ade:	6863      	ldr	r3, [r4, #4]
  400ae0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  400ae4:	6063      	str	r3, [r4, #4]
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  400ae6:	6863      	ldr	r3, [r4, #4]
  400ae8:	f043 0310 	orr.w	r3, r3, #16
  400aec:	6063      	str	r3, [r4, #4]
		int div = spi_calc_baudrate_div(1000000, sysclk_get_peripheral_hz());
  400aee:	492b      	ldr	r1, [pc, #172]	; (400b9c <ssd1306_init+0x1c0>)
  400af0:	482b      	ldr	r0, [pc, #172]	; (400ba0 <ssd1306_init+0x1c4>)
  400af2:	4b2c      	ldr	r3, [pc, #176]	; (400ba4 <ssd1306_init+0x1c8>)
  400af4:	4798      	blx	r3
		spi_set_baudrate_div(SPI0,1, div);
  400af6:	b2c2      	uxtb	r2, r0
  400af8:	2101      	movs	r1, #1
  400afa:	4620      	mov	r0, r4
  400afc:	4b2a      	ldr	r3, [pc, #168]	; (400ba8 <ssd1306_init+0x1cc>)
  400afe:	4798      	blx	r3
		spi_enable_clock(SPI0);
  400b00:	4620      	mov	r0, r4
  400b02:	4b2a      	ldr	r3, [pc, #168]	; (400bac <ssd1306_init+0x1d0>)
  400b04:	4798      	blx	r3
	p_spi->SPI_CR = SPI_CR_SPIEN;
  400b06:	2301      	movs	r3, #1
  400b08:	6023      	str	r3, [r4, #0]
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400b0a:	636e      	str	r6, [r5, #52]	; 0x34
	delay_cycles(delay_10us); // At lest 10us
  400b0c:	f640 30b8 	movw	r0, #3000	; 0xbb8
  400b10:	4c27      	ldr	r4, [pc, #156]	; (400bb0 <ssd1306_init+0x1d4>)
  400b12:	47a0      	blx	r4
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400b14:	632e      	str	r6, [r5, #48]	; 0x30
	delay_cycles(delay_10us); // At lest 10us
  400b16:	f640 30b8 	movw	r0, #3000	; 0xbb8
  400b1a:	47a0      	blx	r4
  400b1c:	632e      	str	r6, [r5, #48]	; 0x30
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
  400b1e:	20a8      	movs	r0, #168	; 0xa8
  400b20:	4c24      	ldr	r4, [pc, #144]	; (400bb4 <ssd1306_init+0x1d8>)
  400b22:	47a0      	blx	r4
	ssd1306_write_command(0x1F);
  400b24:	201f      	movs	r0, #31
  400b26:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
  400b28:	20d3      	movs	r0, #211	; 0xd3
  400b2a:	47a0      	blx	r4
	ssd1306_write_command(0x00);
  400b2c:	2000      	movs	r0, #0
  400b2e:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(0x00));
  400b30:	2040      	movs	r0, #64	; 0x40
  400b32:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
  400b34:	20a1      	movs	r0, #161	; 0xa1
  400b36:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
  400b38:	20c8      	movs	r0, #200	; 0xc8
  400b3a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
  400b3c:	20da      	movs	r0, #218	; 0xda
  400b3e:	47a0      	blx	r4
	ssd1306_write_command(0x02);
  400b40:	4648      	mov	r0, r9
  400b42:	47a0      	blx	r4
 *
 * \retval contrast the contrast value written to the OLED controller
 */
static inline uint8_t ssd1306_set_contrast(uint8_t contrast)
{
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
  400b44:	2081      	movs	r0, #129	; 0x81
  400b46:	47a0      	blx	r4
	ssd1306_write_command(contrast);
  400b48:	208f      	movs	r0, #143	; 0x8f
  400b4a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
  400b4c:	20a4      	movs	r0, #164	; 0xa4
  400b4e:	47a0      	blx	r4
 * This function will disable invert on all pixels on the OLED
 *
 */
static inline void ssd1306_display_invert_disable(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
  400b50:	20a6      	movs	r0, #166	; 0xa6
  400b52:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
  400b54:	20d5      	movs	r0, #213	; 0xd5
  400b56:	47a0      	blx	r4
	ssd1306_write_command(0x80);
  400b58:	4640      	mov	r0, r8
  400b5a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
  400b5c:	208d      	movs	r0, #141	; 0x8d
  400b5e:	47a0      	blx	r4
	ssd1306_write_command(0x14);
  400b60:	2014      	movs	r0, #20
  400b62:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
  400b64:	20db      	movs	r0, #219	; 0xdb
  400b66:	47a0      	blx	r4
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
  400b68:	2040      	movs	r0, #64	; 0x40
  400b6a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
  400b6c:	20d9      	movs	r0, #217	; 0xd9
  400b6e:	47a0      	blx	r4
	ssd1306_write_command(0xF1);
  400b70:	20f1      	movs	r0, #241	; 0xf1
  400b72:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
  400b74:	20af      	movs	r0, #175	; 0xaf
  400b76:	47a0      	blx	r4
  400b78:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400b7c:	400e1200 	.word	0x400e1200
  400b80:	400e1000 	.word	0x400e1000
  400b84:	00400ea5 	.word	0x00400ea5
  400b88:	40008000 	.word	0x40008000
  400b8c:	00400523 	.word	0x00400523
  400b90:	004004e7 	.word	0x004004e7
  400b94:	00400505 	.word	0x00400505
  400b98:	00400569 	.word	0x00400569
  400b9c:	08f0d180 	.word	0x08f0d180
  400ba0:	000f4240 	.word	0x000f4240
  400ba4:	0040057d 	.word	0x0040057d
  400ba8:	00400593 	.word	0x00400593
  400bac:	00400471 	.word	0x00400471
  400bb0:	20400001 	.word	0x20400001
  400bb4:	0040099d 	.word	0x0040099d
  400bb8:	400e1400 	.word	0x400e1400

00400bbc <ssd1306_write_data>:
 * data write function is called based on the selected interface.
 *
 * \param data the data to write
 */
void ssd1306_write_data(uint8_t data)
{
  400bbc:	b538      	push	{r3, r4, r5, lr}
  400bbe:	4605      	mov	r5, r0
  400bc0:	2208      	movs	r2, #8
  400bc2:	4b09      	ldr	r3, [pc, #36]	; (400be8 <ssd1306_write_data+0x2c>)
  400bc4:	631a      	str	r2, [r3, #48]	; 0x30
	ioport_set_pin_level(SSD1306_DC_PIN, true);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  400bc6:	4c09      	ldr	r4, [pc, #36]	; (400bec <ssd1306_write_data+0x30>)
  400bc8:	2101      	movs	r1, #1
  400bca:	4620      	mov	r0, r4
  400bcc:	4b08      	ldr	r3, [pc, #32]	; (400bf0 <ssd1306_write_data+0x34>)
  400bce:	4798      	blx	r3
	spi_write(SPI0, data, 1, 1);
  400bd0:	2301      	movs	r3, #1
  400bd2:	461a      	mov	r2, r3
  400bd4:	4629      	mov	r1, r5
  400bd6:	4620      	mov	r0, r4
  400bd8:	4c06      	ldr	r4, [pc, #24]	; (400bf4 <ssd1306_write_data+0x38>)
  400bda:	47a0      	blx	r4
	delay_us(10);
  400bdc:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  400be0:	4b05      	ldr	r3, [pc, #20]	; (400bf8 <ssd1306_write_data+0x3c>)
  400be2:	4798      	blx	r3
  400be4:	bd38      	pop	{r3, r4, r5, pc}
  400be6:	bf00      	nop
  400be8:	400e1000 	.word	0x400e1000
  400bec:	40008000 	.word	0x40008000
  400bf0:	0040049d 	.word	0x0040049d
  400bf4:	004004b3 	.word	0x004004b3
  400bf8:	20400001 	.word	0x20400001

00400bfc <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400bfc:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400bfe:	4810      	ldr	r0, [pc, #64]	; (400c40 <sysclk_init+0x44>)
  400c00:	4b10      	ldr	r3, [pc, #64]	; (400c44 <sysclk_init+0x48>)
  400c02:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400c04:	213e      	movs	r1, #62	; 0x3e
  400c06:	2000      	movs	r0, #0
  400c08:	4b0f      	ldr	r3, [pc, #60]	; (400c48 <sysclk_init+0x4c>)
  400c0a:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400c0c:	4c0f      	ldr	r4, [pc, #60]	; (400c4c <sysclk_init+0x50>)
  400c0e:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400c10:	2800      	cmp	r0, #0
  400c12:	d0fc      	beq.n	400c0e <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400c14:	4b0e      	ldr	r3, [pc, #56]	; (400c50 <sysclk_init+0x54>)
  400c16:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400c18:	4a0e      	ldr	r2, [pc, #56]	; (400c54 <sysclk_init+0x58>)
  400c1a:	4b0f      	ldr	r3, [pc, #60]	; (400c58 <sysclk_init+0x5c>)
  400c1c:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  400c1e:	4c0f      	ldr	r4, [pc, #60]	; (400c5c <sysclk_init+0x60>)
  400c20:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400c22:	2800      	cmp	r0, #0
  400c24:	d0fc      	beq.n	400c20 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  400c26:	2002      	movs	r0, #2
  400c28:	4b0d      	ldr	r3, [pc, #52]	; (400c60 <sysclk_init+0x64>)
  400c2a:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400c2c:	2000      	movs	r0, #0
  400c2e:	4b0d      	ldr	r3, [pc, #52]	; (400c64 <sysclk_init+0x68>)
  400c30:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400c32:	4b0d      	ldr	r3, [pc, #52]	; (400c68 <sysclk_init+0x6c>)
  400c34:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400c36:	4802      	ldr	r0, [pc, #8]	; (400c40 <sysclk_init+0x44>)
  400c38:	4b02      	ldr	r3, [pc, #8]	; (400c44 <sysclk_init+0x48>)
  400c3a:	4798      	blx	r3
  400c3c:	bd10      	pop	{r4, pc}
  400c3e:	bf00      	nop
  400c40:	11e1a300 	.word	0x11e1a300
  400c44:	004016b5 	.word	0x004016b5
  400c48:	00401141 	.word	0x00401141
  400c4c:	00401195 	.word	0x00401195
  400c50:	004011a5 	.word	0x004011a5
  400c54:	20183f01 	.word	0x20183f01
  400c58:	400e0600 	.word	0x400e0600
  400c5c:	004011b5 	.word	0x004011b5
  400c60:	004010a5 	.word	0x004010a5
  400c64:	004010dd 	.word	0x004010dd
  400c68:	004015a9 	.word	0x004015a9

00400c6c <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  400c6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400c6e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400c72:	4b48      	ldr	r3, [pc, #288]	; (400d94 <board_init+0x128>)
  400c74:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400c76:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400c7a:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  400c7e:	4b46      	ldr	r3, [pc, #280]	; (400d98 <board_init+0x12c>)
  400c80:	2200      	movs	r2, #0
  400c82:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  400c86:	695a      	ldr	r2, [r3, #20]
  400c88:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  400c8c:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  400c8e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400c92:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  400c96:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  400c9a:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  400c9e:	f007 0007 	and.w	r0, r7, #7
  400ca2:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  400ca4:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  400ca8:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  400cac:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  400cb0:	f3bf 8f4f 	dsb	sy
  400cb4:	f04f 34ff 	mov.w	r4, #4294967295
  400cb8:	fa04 fc00 	lsl.w	ip, r4, r0
  400cbc:	fa06 f000 	lsl.w	r0, r6, r0
  400cc0:	fa04 f40e 	lsl.w	r4, r4, lr
  400cc4:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  400cc8:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  400cca:	463a      	mov	r2, r7
  400ccc:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  400cce:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  400cd2:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  400cd6:	3a01      	subs	r2, #1
  400cd8:	4423      	add	r3, r4
  400cda:	f1b2 3fff 	cmp.w	r2, #4294967295
  400cde:	d1f6      	bne.n	400cce <board_init+0x62>
        } while(sets--);
  400ce0:	3e01      	subs	r6, #1
  400ce2:	4460      	add	r0, ip
  400ce4:	f1b6 3fff 	cmp.w	r6, #4294967295
  400ce8:	d1ef      	bne.n	400cca <board_init+0x5e>
  400cea:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  400cee:	4b2a      	ldr	r3, [pc, #168]	; (400d98 <board_init+0x12c>)
  400cf0:	695a      	ldr	r2, [r3, #20]
  400cf2:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  400cf6:	615a      	str	r2, [r3, #20]
  400cf8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400cfc:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400d00:	4a26      	ldr	r2, [pc, #152]	; (400d9c <board_init+0x130>)
  400d02:	4927      	ldr	r1, [pc, #156]	; (400da0 <board_init+0x134>)
  400d04:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400d06:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  400d0a:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  400d0c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400d10:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  400d14:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  400d18:	f022 0201 	bic.w	r2, r2, #1
  400d1c:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400d20:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  400d24:	f022 0201 	bic.w	r2, r2, #1
  400d28:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  400d2c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400d30:	f3bf 8f6f 	isb	sy
  400d34:	200a      	movs	r0, #10
  400d36:	4c1b      	ldr	r4, [pc, #108]	; (400da4 <board_init+0x138>)
  400d38:	47a0      	blx	r4
  400d3a:	200b      	movs	r0, #11
  400d3c:	47a0      	blx	r4
  400d3e:	200c      	movs	r0, #12
  400d40:	47a0      	blx	r4
  400d42:	2010      	movs	r0, #16
  400d44:	47a0      	blx	r4
  400d46:	2011      	movs	r0, #17
  400d48:	47a0      	blx	r4
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400d4a:	4b17      	ldr	r3, [pc, #92]	; (400da8 <board_init+0x13c>)
  400d4c:	f44f 7280 	mov.w	r2, #256	; 0x100
  400d50:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400d52:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400d56:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400d58:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  400d5c:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400d60:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400d62:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  400d66:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400d68:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400d6c:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  400d6e:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  400d70:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  400d74:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400d76:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400d7a:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400d7c:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400d7e:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400d82:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400d84:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400d88:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  400d8c:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  400d90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400d92:	bf00      	nop
  400d94:	400e1850 	.word	0x400e1850
  400d98:	e000ed00 	.word	0xe000ed00
  400d9c:	400e0c00 	.word	0x400e0c00
  400da0:	5a00080c 	.word	0x5a00080c
  400da4:	004011c5 	.word	0x004011c5
  400da8:	400e1200 	.word	0x400e1200

00400dac <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  400dac:	6301      	str	r1, [r0, #48]	; 0x30
  400dae:	4770      	bx	lr

00400db0 <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
  400db0:	6341      	str	r1, [r0, #52]	; 0x34
  400db2:	4770      	bx	lr

00400db4 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400db4:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400db6:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400dba:	d03a      	beq.n	400e32 <pio_set_peripheral+0x7e>
  400dbc:	d813      	bhi.n	400de6 <pio_set_peripheral+0x32>
  400dbe:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400dc2:	d025      	beq.n	400e10 <pio_set_peripheral+0x5c>
  400dc4:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400dc8:	d10a      	bne.n	400de0 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400dca:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400dcc:	4313      	orrs	r3, r2
  400dce:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400dd0:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400dd2:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400dd4:	400b      	ands	r3, r1
  400dd6:	ea23 0302 	bic.w	r3, r3, r2
  400dda:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400ddc:	6042      	str	r2, [r0, #4]
  400dde:	4770      	bx	lr
	switch (ul_type) {
  400de0:	2900      	cmp	r1, #0
  400de2:	d1fb      	bne.n	400ddc <pio_set_peripheral+0x28>
  400de4:	4770      	bx	lr
  400de6:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400dea:	d021      	beq.n	400e30 <pio_set_peripheral+0x7c>
  400dec:	d809      	bhi.n	400e02 <pio_set_peripheral+0x4e>
  400dee:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400df2:	d1f3      	bne.n	400ddc <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  400df4:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400df6:	4313      	orrs	r3, r2
  400df8:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400dfa:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400dfc:	4313      	orrs	r3, r2
  400dfe:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400e00:	e7ec      	b.n	400ddc <pio_set_peripheral+0x28>
	switch (ul_type) {
  400e02:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400e06:	d013      	beq.n	400e30 <pio_set_peripheral+0x7c>
  400e08:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400e0c:	d010      	beq.n	400e30 <pio_set_peripheral+0x7c>
  400e0e:	e7e5      	b.n	400ddc <pio_set_peripheral+0x28>
{
  400e10:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  400e12:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400e14:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400e16:	43d3      	mvns	r3, r2
  400e18:	4021      	ands	r1, r4
  400e1a:	461c      	mov	r4, r3
  400e1c:	4019      	ands	r1, r3
  400e1e:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400e20:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400e22:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400e24:	400b      	ands	r3, r1
  400e26:	4023      	ands	r3, r4
  400e28:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  400e2a:	6042      	str	r2, [r0, #4]
}
  400e2c:	f85d 4b04 	ldr.w	r4, [sp], #4
  400e30:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  400e32:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400e34:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400e36:	400b      	ands	r3, r1
  400e38:	ea23 0302 	bic.w	r3, r3, r2
  400e3c:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400e3e:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400e40:	4313      	orrs	r3, r2
  400e42:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400e44:	e7ca      	b.n	400ddc <pio_set_peripheral+0x28>

00400e46 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400e46:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400e48:	f012 0f01 	tst.w	r2, #1
  400e4c:	d10d      	bne.n	400e6a <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  400e4e:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400e50:	f012 0f0a 	tst.w	r2, #10
  400e54:	d00b      	beq.n	400e6e <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  400e56:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  400e58:	f012 0f02 	tst.w	r2, #2
  400e5c:	d109      	bne.n	400e72 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  400e5e:	f012 0f08 	tst.w	r2, #8
  400e62:	d008      	beq.n	400e76 <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  400e64:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  400e68:	e005      	b.n	400e76 <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  400e6a:	6641      	str	r1, [r0, #100]	; 0x64
  400e6c:	e7f0      	b.n	400e50 <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  400e6e:	6241      	str	r1, [r0, #36]	; 0x24
  400e70:	e7f2      	b.n	400e58 <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  400e72:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  400e76:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400e78:	6001      	str	r1, [r0, #0]
  400e7a:	4770      	bx	lr

00400e7c <pio_set_output>:
{
  400e7c:	b410      	push	{r4}
  400e7e:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  400e80:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400e82:	b94c      	cbnz	r4, 400e98 <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  400e84:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  400e86:	b14b      	cbz	r3, 400e9c <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  400e88:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  400e8a:	b94a      	cbnz	r2, 400ea0 <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  400e8c:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  400e8e:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400e90:	6001      	str	r1, [r0, #0]
}
  400e92:	f85d 4b04 	ldr.w	r4, [sp], #4
  400e96:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  400e98:	6641      	str	r1, [r0, #100]	; 0x64
  400e9a:	e7f4      	b.n	400e86 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  400e9c:	6541      	str	r1, [r0, #84]	; 0x54
  400e9e:	e7f4      	b.n	400e8a <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  400ea0:	6301      	str	r1, [r0, #48]	; 0x30
  400ea2:	e7f4      	b.n	400e8e <pio_set_output+0x12>

00400ea4 <pio_configure>:
{
  400ea4:	b570      	push	{r4, r5, r6, lr}
  400ea6:	b082      	sub	sp, #8
  400ea8:	4605      	mov	r5, r0
  400eaa:	4616      	mov	r6, r2
  400eac:	461c      	mov	r4, r3
	switch (ul_type) {
  400eae:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400eb2:	d014      	beq.n	400ede <pio_configure+0x3a>
  400eb4:	d90a      	bls.n	400ecc <pio_configure+0x28>
  400eb6:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400eba:	d024      	beq.n	400f06 <pio_configure+0x62>
  400ebc:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400ec0:	d021      	beq.n	400f06 <pio_configure+0x62>
  400ec2:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400ec6:	d017      	beq.n	400ef8 <pio_configure+0x54>
		return 0;
  400ec8:	2000      	movs	r0, #0
  400eca:	e01a      	b.n	400f02 <pio_configure+0x5e>
	switch (ul_type) {
  400ecc:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400ed0:	d005      	beq.n	400ede <pio_configure+0x3a>
  400ed2:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400ed6:	d002      	beq.n	400ede <pio_configure+0x3a>
  400ed8:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400edc:	d1f4      	bne.n	400ec8 <pio_configure+0x24>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  400ede:	4632      	mov	r2, r6
  400ee0:	4628      	mov	r0, r5
  400ee2:	4b11      	ldr	r3, [pc, #68]	; (400f28 <pio_configure+0x84>)
  400ee4:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400ee6:	f014 0f01 	tst.w	r4, #1
  400eea:	d102      	bne.n	400ef2 <pio_configure+0x4e>
		p_pio->PIO_PUDR = ul_mask;
  400eec:	662e      	str	r6, [r5, #96]	; 0x60
	return 1;
  400eee:	2001      	movs	r0, #1
  400ef0:	e007      	b.n	400f02 <pio_configure+0x5e>
		p_pio->PIO_PUER = ul_mask;
  400ef2:	666e      	str	r6, [r5, #100]	; 0x64
	return 1;
  400ef4:	2001      	movs	r0, #1
  400ef6:	e004      	b.n	400f02 <pio_configure+0x5e>
		pio_set_input(p_pio, ul_mask, ul_attribute);
  400ef8:	461a      	mov	r2, r3
  400efa:	4631      	mov	r1, r6
  400efc:	4b0b      	ldr	r3, [pc, #44]	; (400f2c <pio_configure+0x88>)
  400efe:	4798      	blx	r3
	return 1;
  400f00:	2001      	movs	r0, #1
}
  400f02:	b002      	add	sp, #8
  400f04:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  400f06:	f004 0301 	and.w	r3, r4, #1
  400f0a:	9300      	str	r3, [sp, #0]
  400f0c:	f3c4 0380 	ubfx	r3, r4, #2, #1
  400f10:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400f14:	bf14      	ite	ne
  400f16:	2200      	movne	r2, #0
  400f18:	2201      	moveq	r2, #1
  400f1a:	4631      	mov	r1, r6
  400f1c:	4628      	mov	r0, r5
  400f1e:	4c04      	ldr	r4, [pc, #16]	; (400f30 <pio_configure+0x8c>)
  400f20:	47a0      	blx	r4
	return 1;
  400f22:	2001      	movs	r0, #1
		break;
  400f24:	e7ed      	b.n	400f02 <pio_configure+0x5e>
  400f26:	bf00      	nop
  400f28:	00400db5 	.word	0x00400db5
  400f2c:	00400e47 	.word	0x00400e47
  400f30:	00400e7d 	.word	0x00400e7d

00400f34 <pio_get_output_data_status>:
	if ((p_pio->PIO_ODSR & ul_mask) == 0) {
  400f34:	6b83      	ldr	r3, [r0, #56]	; 0x38
  400f36:	420b      	tst	r3, r1
}
  400f38:	bf14      	ite	ne
  400f3a:	2001      	movne	r0, #1
  400f3c:	2000      	moveq	r0, #0
  400f3e:	4770      	bx	lr

00400f40 <pio_configure_interrupt>:
	if (ul_attr & PIO_IT_AIME) {
  400f40:	f012 0f10 	tst.w	r2, #16
  400f44:	d012      	beq.n	400f6c <pio_configure_interrupt+0x2c>
		p_pio->PIO_AIMER = ul_mask;
  400f46:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
		if (ul_attr & PIO_IT_RE_OR_HL) {
  400f4a:	f012 0f20 	tst.w	r2, #32
  400f4e:	d007      	beq.n	400f60 <pio_configure_interrupt+0x20>
			p_pio->PIO_REHLSR = ul_mask;
  400f50:	f8c0 10d4 	str.w	r1, [r0, #212]	; 0xd4
		if (ul_attr & PIO_IT_EDGE) {
  400f54:	f012 0f40 	tst.w	r2, #64	; 0x40
  400f58:	d005      	beq.n	400f66 <pio_configure_interrupt+0x26>
			p_pio->PIO_ESR = ul_mask;
  400f5a:	f8c0 10c0 	str.w	r1, [r0, #192]	; 0xc0
  400f5e:	4770      	bx	lr
			p_pio->PIO_FELLSR = ul_mask;
  400f60:	f8c0 10d0 	str.w	r1, [r0, #208]	; 0xd0
  400f64:	e7f6      	b.n	400f54 <pio_configure_interrupt+0x14>
			p_pio->PIO_LSR = ul_mask;
  400f66:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
  400f6a:	4770      	bx	lr
		p_pio->PIO_AIMDR = ul_mask;
  400f6c:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  400f70:	4770      	bx	lr

00400f72 <pio_enable_interrupt>:
	p_pio->PIO_IER = ul_mask;
  400f72:	6401      	str	r1, [r0, #64]	; 0x40
  400f74:	4770      	bx	lr

00400f76 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400f76:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400f78:	4770      	bx	lr

00400f7a <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400f7a:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400f7c:	4770      	bx	lr
	...

00400f80 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400f80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400f84:	4604      	mov	r4, r0
  400f86:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400f88:	4b0e      	ldr	r3, [pc, #56]	; (400fc4 <pio_handler_process+0x44>)
  400f8a:	4798      	blx	r3
  400f8c:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400f8e:	4620      	mov	r0, r4
  400f90:	4b0d      	ldr	r3, [pc, #52]	; (400fc8 <pio_handler_process+0x48>)
  400f92:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400f94:	4005      	ands	r5, r0
  400f96:	d013      	beq.n	400fc0 <pio_handler_process+0x40>
  400f98:	4c0c      	ldr	r4, [pc, #48]	; (400fcc <pio_handler_process+0x4c>)
  400f9a:	f104 0660 	add.w	r6, r4, #96	; 0x60
  400f9e:	e003      	b.n	400fa8 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400fa0:	42b4      	cmp	r4, r6
  400fa2:	d00d      	beq.n	400fc0 <pio_handler_process+0x40>
  400fa4:	3410      	adds	r4, #16
		while (status != 0) {
  400fa6:	b15d      	cbz	r5, 400fc0 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400fa8:	6820      	ldr	r0, [r4, #0]
  400faa:	4540      	cmp	r0, r8
  400fac:	d1f8      	bne.n	400fa0 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400fae:	6861      	ldr	r1, [r4, #4]
  400fb0:	4229      	tst	r1, r5
  400fb2:	d0f5      	beq.n	400fa0 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400fb4:	68e3      	ldr	r3, [r4, #12]
  400fb6:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400fb8:	6863      	ldr	r3, [r4, #4]
  400fba:	ea25 0503 	bic.w	r5, r5, r3
  400fbe:	e7ef      	b.n	400fa0 <pio_handler_process+0x20>
  400fc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400fc4:	00400f77 	.word	0x00400f77
  400fc8:	00400f7b 	.word	0x00400f7b
  400fcc:	20400c84 	.word	0x20400c84

00400fd0 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400fd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  400fd2:	4c18      	ldr	r4, [pc, #96]	; (401034 <pio_handler_set+0x64>)
  400fd4:	6826      	ldr	r6, [r4, #0]
  400fd6:	2e06      	cmp	r6, #6
  400fd8:	d82a      	bhi.n	401030 <pio_handler_set+0x60>
  400fda:	f04f 0c00 	mov.w	ip, #0
  400fde:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400fe0:	4f15      	ldr	r7, [pc, #84]	; (401038 <pio_handler_set+0x68>)
  400fe2:	e004      	b.n	400fee <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400fe4:	3401      	adds	r4, #1
  400fe6:	b2e4      	uxtb	r4, r4
  400fe8:	46a4      	mov	ip, r4
  400fea:	42a6      	cmp	r6, r4
  400fec:	d309      	bcc.n	401002 <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
  400fee:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400ff0:	0125      	lsls	r5, r4, #4
  400ff2:	597d      	ldr	r5, [r7, r5]
  400ff4:	428d      	cmp	r5, r1
  400ff6:	d1f5      	bne.n	400fe4 <pio_handler_set+0x14>
  400ff8:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  400ffc:	686d      	ldr	r5, [r5, #4]
  400ffe:	4295      	cmp	r5, r2
  401000:	d1f0      	bne.n	400fe4 <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  401002:	4d0d      	ldr	r5, [pc, #52]	; (401038 <pio_handler_set+0x68>)
  401004:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  401008:	eb05 040e 	add.w	r4, r5, lr
  40100c:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  401010:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  401012:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  401014:	9906      	ldr	r1, [sp, #24]
  401016:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  401018:	3601      	adds	r6, #1
  40101a:	4566      	cmp	r6, ip
  40101c:	d005      	beq.n	40102a <pio_handler_set+0x5a>
  40101e:	4611      	mov	r1, r2
		gs_ul_nb_sources++;
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  401020:	461a      	mov	r2, r3
  401022:	4b06      	ldr	r3, [pc, #24]	; (40103c <pio_handler_set+0x6c>)
  401024:	4798      	blx	r3

	return 0;
  401026:	2000      	movs	r0, #0
  401028:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		gs_ul_nb_sources++;
  40102a:	4902      	ldr	r1, [pc, #8]	; (401034 <pio_handler_set+0x64>)
  40102c:	600e      	str	r6, [r1, #0]
  40102e:	e7f6      	b.n	40101e <pio_handler_set+0x4e>
		return 1;
  401030:	2001      	movs	r0, #1
}
  401032:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401034:	20400cf4 	.word	0x20400cf4
  401038:	20400c84 	.word	0x20400c84
  40103c:	00400f41 	.word	0x00400f41

00401040 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  401040:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  401042:	210a      	movs	r1, #10
  401044:	4801      	ldr	r0, [pc, #4]	; (40104c <PIOA_Handler+0xc>)
  401046:	4b02      	ldr	r3, [pc, #8]	; (401050 <PIOA_Handler+0x10>)
  401048:	4798      	blx	r3
  40104a:	bd08      	pop	{r3, pc}
  40104c:	400e0e00 	.word	0x400e0e00
  401050:	00400f81 	.word	0x00400f81

00401054 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  401054:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  401056:	210b      	movs	r1, #11
  401058:	4801      	ldr	r0, [pc, #4]	; (401060 <PIOB_Handler+0xc>)
  40105a:	4b02      	ldr	r3, [pc, #8]	; (401064 <PIOB_Handler+0x10>)
  40105c:	4798      	blx	r3
  40105e:	bd08      	pop	{r3, pc}
  401060:	400e1000 	.word	0x400e1000
  401064:	00400f81 	.word	0x00400f81

00401068 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  401068:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  40106a:	210c      	movs	r1, #12
  40106c:	4801      	ldr	r0, [pc, #4]	; (401074 <PIOC_Handler+0xc>)
  40106e:	4b02      	ldr	r3, [pc, #8]	; (401078 <PIOC_Handler+0x10>)
  401070:	4798      	blx	r3
  401072:	bd08      	pop	{r3, pc}
  401074:	400e1200 	.word	0x400e1200
  401078:	00400f81 	.word	0x00400f81

0040107c <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  40107c:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  40107e:	2110      	movs	r1, #16
  401080:	4801      	ldr	r0, [pc, #4]	; (401088 <PIOD_Handler+0xc>)
  401082:	4b02      	ldr	r3, [pc, #8]	; (40108c <PIOD_Handler+0x10>)
  401084:	4798      	blx	r3
  401086:	bd08      	pop	{r3, pc}
  401088:	400e1400 	.word	0x400e1400
  40108c:	00400f81 	.word	0x00400f81

00401090 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  401090:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  401092:	2111      	movs	r1, #17
  401094:	4801      	ldr	r0, [pc, #4]	; (40109c <PIOE_Handler+0xc>)
  401096:	4b02      	ldr	r3, [pc, #8]	; (4010a0 <PIOE_Handler+0x10>)
  401098:	4798      	blx	r3
  40109a:	bd08      	pop	{r3, pc}
  40109c:	400e1600 	.word	0x400e1600
  4010a0:	00400f81 	.word	0x00400f81

004010a4 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  4010a4:	2803      	cmp	r0, #3
  4010a6:	d011      	beq.n	4010cc <pmc_mck_set_division+0x28>
  4010a8:	2804      	cmp	r0, #4
  4010aa:	d012      	beq.n	4010d2 <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  4010ac:	2802      	cmp	r0, #2
  4010ae:	bf0c      	ite	eq
  4010b0:	f44f 7180 	moveq.w	r1, #256	; 0x100
  4010b4:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  4010b6:	4a08      	ldr	r2, [pc, #32]	; (4010d8 <pmc_mck_set_division+0x34>)
  4010b8:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4010ba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  4010be:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  4010c0:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4010c2:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4010c4:	f013 0f08 	tst.w	r3, #8
  4010c8:	d0fb      	beq.n	4010c2 <pmc_mck_set_division+0x1e>
}
  4010ca:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  4010cc:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  4010d0:	e7f1      	b.n	4010b6 <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  4010d2:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  4010d6:	e7ee      	b.n	4010b6 <pmc_mck_set_division+0x12>
  4010d8:	400e0600 	.word	0x400e0600

004010dc <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  4010dc:	4a17      	ldr	r2, [pc, #92]	; (40113c <pmc_switch_mck_to_pllack+0x60>)
  4010de:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4010e0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  4010e4:	4318      	orrs	r0, r3
  4010e6:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4010e8:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4010ea:	f013 0f08 	tst.w	r3, #8
  4010ee:	d10a      	bne.n	401106 <pmc_switch_mck_to_pllack+0x2a>
  4010f0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4010f4:	4911      	ldr	r1, [pc, #68]	; (40113c <pmc_switch_mck_to_pllack+0x60>)
  4010f6:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4010f8:	f012 0f08 	tst.w	r2, #8
  4010fc:	d103      	bne.n	401106 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4010fe:	3b01      	subs	r3, #1
  401100:	d1f9      	bne.n	4010f6 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  401102:	2001      	movs	r0, #1
  401104:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  401106:	4a0d      	ldr	r2, [pc, #52]	; (40113c <pmc_switch_mck_to_pllack+0x60>)
  401108:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40110a:	f023 0303 	bic.w	r3, r3, #3
  40110e:	f043 0302 	orr.w	r3, r3, #2
  401112:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401114:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401116:	f013 0f08 	tst.w	r3, #8
  40111a:	d10a      	bne.n	401132 <pmc_switch_mck_to_pllack+0x56>
  40111c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  401120:	4906      	ldr	r1, [pc, #24]	; (40113c <pmc_switch_mck_to_pllack+0x60>)
  401122:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  401124:	f012 0f08 	tst.w	r2, #8
  401128:	d105      	bne.n	401136 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40112a:	3b01      	subs	r3, #1
  40112c:	d1f9      	bne.n	401122 <pmc_switch_mck_to_pllack+0x46>
			return 1;
  40112e:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  401130:	4770      	bx	lr
	return 0;
  401132:	2000      	movs	r0, #0
  401134:	4770      	bx	lr
  401136:	2000      	movs	r0, #0
  401138:	4770      	bx	lr
  40113a:	bf00      	nop
  40113c:	400e0600 	.word	0x400e0600

00401140 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  401140:	b9a0      	cbnz	r0, 40116c <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401142:	480e      	ldr	r0, [pc, #56]	; (40117c <pmc_switch_mainck_to_xtal+0x3c>)
  401144:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  401146:	0209      	lsls	r1, r1, #8
  401148:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  40114a:	4a0d      	ldr	r2, [pc, #52]	; (401180 <pmc_switch_mainck_to_xtal+0x40>)
  40114c:	401a      	ands	r2, r3
  40114e:	4b0d      	ldr	r3, [pc, #52]	; (401184 <pmc_switch_mainck_to_xtal+0x44>)
  401150:	4313      	orrs	r3, r2
  401152:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401154:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  401156:	4602      	mov	r2, r0
  401158:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40115a:	f013 0f01 	tst.w	r3, #1
  40115e:	d0fb      	beq.n	401158 <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  401160:	4a06      	ldr	r2, [pc, #24]	; (40117c <pmc_switch_mainck_to_xtal+0x3c>)
  401162:	6a11      	ldr	r1, [r2, #32]
  401164:	4b08      	ldr	r3, [pc, #32]	; (401188 <pmc_switch_mainck_to_xtal+0x48>)
  401166:	430b      	orrs	r3, r1
  401168:	6213      	str	r3, [r2, #32]
  40116a:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40116c:	4903      	ldr	r1, [pc, #12]	; (40117c <pmc_switch_mainck_to_xtal+0x3c>)
  40116e:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  401170:	4a06      	ldr	r2, [pc, #24]	; (40118c <pmc_switch_mainck_to_xtal+0x4c>)
  401172:	401a      	ands	r2, r3
  401174:	4b06      	ldr	r3, [pc, #24]	; (401190 <pmc_switch_mainck_to_xtal+0x50>)
  401176:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401178:	620b      	str	r3, [r1, #32]
  40117a:	4770      	bx	lr
  40117c:	400e0600 	.word	0x400e0600
  401180:	ffc8fffc 	.word	0xffc8fffc
  401184:	00370001 	.word	0x00370001
  401188:	01370000 	.word	0x01370000
  40118c:	fec8fffc 	.word	0xfec8fffc
  401190:	01370002 	.word	0x01370002

00401194 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  401194:	4b02      	ldr	r3, [pc, #8]	; (4011a0 <pmc_osc_is_ready_mainck+0xc>)
  401196:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401198:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  40119c:	4770      	bx	lr
  40119e:	bf00      	nop
  4011a0:	400e0600 	.word	0x400e0600

004011a4 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  4011a4:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4011a8:	4b01      	ldr	r3, [pc, #4]	; (4011b0 <pmc_disable_pllack+0xc>)
  4011aa:	629a      	str	r2, [r3, #40]	; 0x28
  4011ac:	4770      	bx	lr
  4011ae:	bf00      	nop
  4011b0:	400e0600 	.word	0x400e0600

004011b4 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  4011b4:	4b02      	ldr	r3, [pc, #8]	; (4011c0 <pmc_is_locked_pllack+0xc>)
  4011b6:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4011b8:	f000 0002 	and.w	r0, r0, #2
  4011bc:	4770      	bx	lr
  4011be:	bf00      	nop
  4011c0:	400e0600 	.word	0x400e0600

004011c4 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  4011c4:	283f      	cmp	r0, #63	; 0x3f
  4011c6:	d81e      	bhi.n	401206 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  4011c8:	281f      	cmp	r0, #31
  4011ca:	d80c      	bhi.n	4011e6 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  4011cc:	4b11      	ldr	r3, [pc, #68]	; (401214 <pmc_enable_periph_clk+0x50>)
  4011ce:	699a      	ldr	r2, [r3, #24]
  4011d0:	2301      	movs	r3, #1
  4011d2:	4083      	lsls	r3, r0
  4011d4:	4393      	bics	r3, r2
  4011d6:	d018      	beq.n	40120a <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  4011d8:	2301      	movs	r3, #1
  4011da:	fa03 f000 	lsl.w	r0, r3, r0
  4011de:	4b0d      	ldr	r3, [pc, #52]	; (401214 <pmc_enable_periph_clk+0x50>)
  4011e0:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  4011e2:	2000      	movs	r0, #0
  4011e4:	4770      	bx	lr
		ul_id -= 32;
  4011e6:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  4011e8:	4b0a      	ldr	r3, [pc, #40]	; (401214 <pmc_enable_periph_clk+0x50>)
  4011ea:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  4011ee:	2301      	movs	r3, #1
  4011f0:	4083      	lsls	r3, r0
  4011f2:	4393      	bics	r3, r2
  4011f4:	d00b      	beq.n	40120e <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  4011f6:	2301      	movs	r3, #1
  4011f8:	fa03 f000 	lsl.w	r0, r3, r0
  4011fc:	4b05      	ldr	r3, [pc, #20]	; (401214 <pmc_enable_periph_clk+0x50>)
  4011fe:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  401202:	2000      	movs	r0, #0
  401204:	4770      	bx	lr
		return 1;
  401206:	2001      	movs	r0, #1
  401208:	4770      	bx	lr
	return 0;
  40120a:	2000      	movs	r0, #0
  40120c:	4770      	bx	lr
  40120e:	2000      	movs	r0, #0
}
  401210:	4770      	bx	lr
  401212:	bf00      	nop
  401214:	400e0600 	.word	0x400e0600

00401218 <pmc_set_flash_in_wait_mode>:
 *
 * \param ul_flash_state PMC_WAIT_MODE_FLASH_STANDBY flash in standby mode,
 * PMC_WAIT_MODE_FLASH_DEEP_POWERDOWN flash in deep power down mode.
 */
void pmc_set_flash_in_wait_mode(uint32_t ul_flash_state)
{
  401218:	4770      	bx	lr
	...

0040121c <pmc_enable_waitmode>:
void pmc_enable_waitmode(void)
{
	uint32_t i;

	/* Flash in wait mode */
	i = PMC->PMC_FSMR;
  40121c:	4a10      	ldr	r2, [pc, #64]	; (401260 <pmc_enable_waitmode+0x44>)
  40121e:	6f13      	ldr	r3, [r2, #112]	; 0x70
	i &= ~PMC_FSMR_FLPM_Msk;
  401220:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
#if !(SAMV71 || SAMV70 || SAME70 || SAMS70)
	i |= ul_flash_in_wait_mode;
#else
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  401224:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
#endif
	PMC->PMC_FSMR = i;
  401228:	6713      	str	r3, [r2, #112]	; 0x70

	/* Set the WAITMODE bit = 1 */
	PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_WAITMODE;
  40122a:	6a11      	ldr	r1, [r2, #32]
  40122c:	4b0d      	ldr	r3, [pc, #52]	; (401264 <pmc_enable_waitmode+0x48>)
  40122e:	430b      	orrs	r3, r1
  401230:	6213      	str	r3, [r2, #32]

	/* Waiting for Master Clock Ready MCKRDY = 1 */
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  401232:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401234:	f013 0f08 	tst.w	r3, #8
  401238:	d0fb      	beq.n	401232 <pmc_enable_waitmode+0x16>
  40123a:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
  __ASM volatile ("nop");
  40123e:	bf00      	nop

	/* Waiting for MOSCRCEN bit cleared is strongly recommended
	 * to ensure that the core will not execute undesired instructions
	 */
	for (i = 0; i < 500; i++) {
  401240:	3b01      	subs	r3, #1
  401242:	d1fc      	bne.n	40123e <pmc_enable_waitmode+0x22>
		__NOP();
	}
	while (!(PMC->CKGR_MOR & CKGR_MOR_MOSCRCEN));
  401244:	4a06      	ldr	r2, [pc, #24]	; (401260 <pmc_enable_waitmode+0x44>)
  401246:	6a13      	ldr	r3, [r2, #32]
  401248:	f013 0f08 	tst.w	r3, #8
  40124c:	d0fb      	beq.n	401246 <pmc_enable_waitmode+0x2a>

#if (!SAMG)
	/* Restore Flash in idle mode */
	i = PMC->PMC_FSMR;
  40124e:	4a04      	ldr	r2, [pc, #16]	; (401260 <pmc_enable_waitmode+0x44>)
  401250:	6f13      	ldr	r3, [r2, #112]	; 0x70
	i &= ~PMC_FSMR_FLPM_Msk;
  401252:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  401256:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
	PMC->PMC_FSMR = i;
  40125a:	6713      	str	r3, [r2, #112]	; 0x70
  40125c:	4770      	bx	lr
  40125e:	bf00      	nop
  401260:	400e0600 	.word	0x400e0600
  401264:	00370004 	.word	0x00370004

00401268 <pmc_sleep>:
static volatile bool b_is_sleep_clock_used = false;
/** Callback invoked once when clocks are restored */
static pmc_callback_wakeup_clocks_restored_t callback_clocks_restored = NULL;

void pmc_sleep(int sleep_mode)
{
  401268:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	switch (sleep_mode) {
  40126c:	1e43      	subs	r3, r0, #1
  40126e:	2b04      	cmp	r3, #4
  401270:	f200 8107 	bhi.w	401482 <pmc_sleep+0x21a>
  401274:	e8df f013 	tbh	[pc, r3, lsl #1]
  401278:	00050005 	.word	0x00050005
  40127c:	00150015 	.word	0x00150015
  401280:	00f6      	.short	0x00f6
	case SAM_PM_SMODE_SLEEP_WFI:
	case SAM_PM_SMODE_SLEEP_WFE:
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SCB->SCR &= (uint32_t)~SCR_SLEEPDEEP;
  401282:	4a81      	ldr	r2, [pc, #516]	; (401488 <pmc_sleep+0x220>)
  401284:	6913      	ldr	r3, [r2, #16]
  401286:	f023 0304 	bic.w	r3, r3, #4
  40128a:	6113      	str	r3, [r2, #16]
		cpu_irq_enable();
  40128c:	2201      	movs	r2, #1
  40128e:	4b7f      	ldr	r3, [pc, #508]	; (40148c <pmc_sleep+0x224>)
  401290:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  401292:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  401296:	b662      	cpsie	i
  __ASM volatile ("dsb");
  401298:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("wfi");
  40129c:	bf30      	wfi
  40129e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4012a2:	4604      	mov	r4, r0
#if defined(EFC1)
		uint32_t fmr1;
#endif
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		(sleep_mode == SAM_PM_SMODE_WAIT_FAST) ?
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_STANDBY) :
  4012a4:	2803      	cmp	r0, #3
  4012a6:	bf0c      	ite	eq
  4012a8:	2000      	moveq	r0, #0
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_DEEP_POWERDOWN);
  4012aa:	f44f 1000 	movne.w	r0, #2097152	; 0x200000
  4012ae:	4b78      	ldr	r3, [pc, #480]	; (401490 <pmc_sleep+0x228>)
  4012b0:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  4012b2:	b672      	cpsid	i
  __ASM volatile ("dmb");
  4012b4:	f3bf 8f5f 	dmb	sy
#endif
		cpu_irq_disable();
  4012b8:	2200      	movs	r2, #0
  4012ba:	4b74      	ldr	r3, [pc, #464]	; (40148c <pmc_sleep+0x224>)
  4012bc:	701a      	strb	r2, [r3, #0]
		b_is_sleep_clock_used = true;
  4012be:	2201      	movs	r2, #1
  4012c0:	4b74      	ldr	r3, [pc, #464]	; (401494 <pmc_sleep+0x22c>)
  4012c2:	701a      	strb	r2, [r3, #0]
	uint32_t mor  = PMC->CKGR_MOR;
  4012c4:	4b74      	ldr	r3, [pc, #464]	; (401498 <pmc_sleep+0x230>)
  4012c6:	6a1f      	ldr	r7, [r3, #32]
	uint32_t mckr = PMC->PMC_MCKR;
  4012c8:	6b1d      	ldr	r5, [r3, #48]	; 0x30
	uint32_t fmr  = EFC0->EEFC_FMR;
  4012ca:	4a74      	ldr	r2, [pc, #464]	; (40149c <pmc_sleep+0x234>)
  4012cc:	f8d2 8000 	ldr.w	r8, [r2]
		*p_pll0_setting = PMC->CKGR_PLLAR;
  4012d0:	6a9e      	ldr	r6, [r3, #40]	; 0x28
	PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | mor | CKGR_MOR_MOSCRCEN;
  4012d2:	4a73      	ldr	r2, [pc, #460]	; (4014a0 <pmc_sleep+0x238>)
  4012d4:	433a      	orrs	r2, r7
  4012d6:	621a      	str	r2, [r3, #32]
	if ((mckr & PMC_MCKR_CSS_Msk) > PMC_MCKR_CSS_MAIN_CLK) {
  4012d8:	f005 0903 	and.w	r9, r5, #3
  4012dc:	f1b9 0f01 	cmp.w	r9, #1
  4012e0:	f240 8089 	bls.w	4013f6 <pmc_sleep+0x18e>
		mckr = (mckr & (~PMC_MCKR_CSS_Msk)) | PMC_MCKR_CSS_MAIN_CLK;
  4012e4:	f025 0103 	bic.w	r1, r5, #3
  4012e8:	f041 0101 	orr.w	r1, r1, #1
		PMC->PMC_MCKR = mckr;
  4012ec:	6319      	str	r1, [r3, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4012ee:	461a      	mov	r2, r3
  4012f0:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4012f2:	f013 0f08 	tst.w	r3, #8
  4012f6:	d0fb      	beq.n	4012f0 <pmc_sleep+0x88>
	if (mckr & PMC_MCKR_PRES_Msk) {
  4012f8:	f011 0f70 	tst.w	r1, #112	; 0x70
  4012fc:	d008      	beq.n	401310 <pmc_sleep+0xa8>
		mckr = (mckr & (~PMC_MCKR_PRES_Msk));
  4012fe:	f021 0170 	bic.w	r1, r1, #112	; 0x70
		PMC->PMC_MCKR = mckr;
  401302:	4b65      	ldr	r3, [pc, #404]	; (401498 <pmc_sleep+0x230>)
  401304:	6319      	str	r1, [r3, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  401306:	461a      	mov	r2, r3
  401308:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40130a:	f013 0f08 	tst.w	r3, #8
  40130e:	d0fb      	beq.n	401308 <pmc_sleep+0xa0>
	pmc_disable_pllack();
  401310:	4b64      	ldr	r3, [pc, #400]	; (4014a4 <pmc_sleep+0x23c>)
  401312:	4798      	blx	r3
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  401314:	4a60      	ldr	r2, [pc, #384]	; (401498 <pmc_sleep+0x230>)
  401316:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401318:	f413 3f00 	tst.w	r3, #131072	; 0x20000
  40131c:	d0fb      	beq.n	401316 <pmc_sleep+0xae>
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  40131e:	4a5e      	ldr	r2, [pc, #376]	; (401498 <pmc_sleep+0x230>)
  401320:	6a11      	ldr	r1, [r2, #32]
  401322:	4b61      	ldr	r3, [pc, #388]	; (4014a8 <pmc_sleep+0x240>)
  401324:	400b      	ands	r3, r1
  401326:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  40132a:	6213      	str	r3, [r2, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  40132c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40132e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  401332:	d0fb      	beq.n	40132c <pmc_sleep+0xc4>
	EFC0->EEFC_FMR = fmr & (~EEFC_FMR_FWS_Msk);
  401334:	f428 6370 	bic.w	r3, r8, #3840	; 0xf00
  401338:	4a58      	ldr	r2, [pc, #352]	; (40149c <pmc_sleep+0x234>)
  40133a:	6013      	str	r3, [r2, #0]
	if (disable_xtal) {
  40133c:	2c04      	cmp	r4, #4
  40133e:	d05c      	beq.n	4013fa <pmc_sleep+0x192>
				&fmr1,
#endif
				(sleep_mode == SAM_PM_SMODE_WAIT));

		/* Enter wait mode */
		cpu_irq_enable();
  401340:	4c52      	ldr	r4, [pc, #328]	; (40148c <pmc_sleep+0x224>)
  401342:	2301      	movs	r3, #1
  401344:	7023      	strb	r3, [r4, #0]
  401346:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  40134a:	b662      	cpsie	i

		pmc_enable_waitmode();
  40134c:	4b57      	ldr	r3, [pc, #348]	; (4014ac <pmc_sleep+0x244>)
  40134e:	4798      	blx	r3
  __ASM volatile ("cpsid i" : : : "memory");
  401350:	b672      	cpsid	i
  401352:	f3bf 8f5f 	dmb	sy

		cpu_irq_disable();
  401356:	2300      	movs	r3, #0
  401358:	7023      	strb	r3, [r4, #0]
	if (CKGR_MOR_MOSCXTBY == (osc_setting & CKGR_MOR_MOSCXTBY)) {
  40135a:	f017 0f02 	tst.w	r7, #2
  40135e:	d055      	beq.n	40140c <pmc_sleep+0x1a4>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401360:	4a4d      	ldr	r2, [pc, #308]	; (401498 <pmc_sleep+0x230>)
  401362:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  401364:	4952      	ldr	r1, [pc, #328]	; (4014b0 <pmc_sleep+0x248>)
  401366:	4019      	ands	r1, r3
  401368:	4b52      	ldr	r3, [pc, #328]	; (4014b4 <pmc_sleep+0x24c>)
  40136a:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40136c:	6213      	str	r3, [r2, #32]
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  40136e:	6a11      	ldr	r1, [r2, #32]
				| CKGR_MOR_KEY_PASSWD;
  401370:	4b51      	ldr	r3, [pc, #324]	; (4014b8 <pmc_sleep+0x250>)
  401372:	400b      	ands	r3, r1
  401374:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  401378:	6213      	str	r3, [r2, #32]
	if (pll0_setting & CKGR_PLLAR_MULA_Msk) {
  40137a:	4b50      	ldr	r3, [pc, #320]	; (4014bc <pmc_sleep+0x254>)
  40137c:	4033      	ands	r3, r6
  40137e:	2b00      	cmp	r3, #0
  401380:	d06e      	beq.n	401460 <pmc_sleep+0x1f8>
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | pll0_setting;
  401382:	f046 5600 	orr.w	r6, r6, #536870912	; 0x20000000
  401386:	4b44      	ldr	r3, [pc, #272]	; (401498 <pmc_sleep+0x230>)
  401388:	629e      	str	r6, [r3, #40]	; 0x28
		pll_sr |= PMC_SR_LOCKA;
  40138a:	2102      	movs	r1, #2
	switch(mck_setting & PMC_MCKR_CSS_Msk) {
  40138c:	f1b9 0f02 	cmp.w	r9, #2
  401390:	d104      	bne.n	40139c <pmc_sleep+0x134>
		while (!(PMC->PMC_SR & PMC_SR_LOCKA));
  401392:	4a41      	ldr	r2, [pc, #260]	; (401498 <pmc_sleep+0x230>)
  401394:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401396:	f013 0f02 	tst.w	r3, #2
  40139a:	d0fb      	beq.n	401394 <pmc_sleep+0x12c>
	mckr = PMC->PMC_MCKR;
  40139c:	4a3e      	ldr	r2, [pc, #248]	; (401498 <pmc_sleep+0x230>)
  40139e:	6b13      	ldr	r3, [r2, #48]	; 0x30
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  4013a0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
		| (mck_setting & PMC_MCKR_PRES_Msk);
  4013a4:	f005 0070 	and.w	r0, r5, #112	; 0x70
  4013a8:	4303      	orrs	r3, r0
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  4013aa:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4013ac:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4013ae:	f013 0f08 	tst.w	r3, #8
  4013b2:	d0fb      	beq.n	4013ac <pmc_sleep+0x144>
	EFC0->EEFC_FMR = fmr_setting;
  4013b4:	4b39      	ldr	r3, [pc, #228]	; (40149c <pmc_sleep+0x234>)
  4013b6:	f8c3 8000 	str.w	r8, [r3]
	PMC->PMC_MCKR = mck_setting;
  4013ba:	f5a3 63c0 	sub.w	r3, r3, #1536	; 0x600
  4013be:	631d      	str	r5, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4013c0:	461a      	mov	r2, r3
  4013c2:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4013c4:	f013 0f08 	tst.w	r3, #8
  4013c8:	d0fb      	beq.n	4013c2 <pmc_sleep+0x15a>
	while (!(PMC->PMC_SR & pll_sr));
  4013ca:	4a33      	ldr	r2, [pc, #204]	; (401498 <pmc_sleep+0x230>)
  4013cc:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4013ce:	420b      	tst	r3, r1
  4013d0:	d0fc      	beq.n	4013cc <pmc_sleep+0x164>

#if (SAM4C || SAM4CM || SAM4CP)
		/* Restore the sub-system 1 */
		PMC->PMC_SCER = cpclk_backup | PMC_SCER_CPKEY_PASSWD;
#endif
		b_is_sleep_clock_used = false;
  4013d2:	2200      	movs	r2, #0
  4013d4:	4b2f      	ldr	r3, [pc, #188]	; (401494 <pmc_sleep+0x22c>)
  4013d6:	701a      	strb	r2, [r3, #0]
		if (callback_clocks_restored) {
  4013d8:	4b39      	ldr	r3, [pc, #228]	; (4014c0 <pmc_sleep+0x258>)
  4013da:	681b      	ldr	r3, [r3, #0]
  4013dc:	b11b      	cbz	r3, 4013e6 <pmc_sleep+0x17e>
			callback_clocks_restored();
  4013de:	4798      	blx	r3
			callback_clocks_restored = NULL;
  4013e0:	2200      	movs	r2, #0
  4013e2:	4b37      	ldr	r3, [pc, #220]	; (4014c0 <pmc_sleep+0x258>)
  4013e4:	601a      	str	r2, [r3, #0]
		}
		cpu_irq_enable();
  4013e6:	2201      	movs	r2, #1
  4013e8:	4b28      	ldr	r3, [pc, #160]	; (40148c <pmc_sleep+0x224>)
  4013ea:	701a      	strb	r2, [r3, #0]
  4013ec:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4013f0:	b662      	cpsie	i
  4013f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	uint32_t mckr = PMC->PMC_MCKR;
  4013f6:	4629      	mov	r1, r5
  4013f8:	e77e      	b.n	4012f8 <pmc_sleep+0x90>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4013fa:	f5a2 62c0 	sub.w	r2, r2, #1536	; 0x600
  4013fe:	6a11      	ldr	r1, [r2, #32]
  401400:	4b30      	ldr	r3, [pc, #192]	; (4014c4 <pmc_sleep+0x25c>)
  401402:	400b      	ands	r3, r1
  401404:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401408:	6213      	str	r3, [r2, #32]
  40140a:	e799      	b.n	401340 <pmc_sleep+0xd8>
	} else if (CKGR_MOR_MOSCXTEN == (osc_setting & CKGR_MOR_MOSCXTEN)) {
  40140c:	f017 0f01 	tst.w	r7, #1
  401410:	d0b3      	beq.n	40137a <pmc_sleep+0x112>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN)) {
  401412:	4b21      	ldr	r3, [pc, #132]	; (401498 <pmc_sleep+0x230>)
  401414:	6a1b      	ldr	r3, [r3, #32]
  401416:	f013 0f01 	tst.w	r3, #1
  40141a:	d10b      	bne.n	401434 <pmc_sleep+0x1cc>
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40141c:	491e      	ldr	r1, [pc, #120]	; (401498 <pmc_sleep+0x230>)
  40141e:	6a0b      	ldr	r3, [r1, #32]
					CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN;
  401420:	4a29      	ldr	r2, [pc, #164]	; (4014c8 <pmc_sleep+0x260>)
  401422:	401a      	ands	r2, r3
  401424:	4b29      	ldr	r3, [pc, #164]	; (4014cc <pmc_sleep+0x264>)
  401426:	4313      	orrs	r3, r2
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401428:	620b      	str	r3, [r1, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  40142a:	460a      	mov	r2, r1
  40142c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40142e:	f013 0f01 	tst.w	r3, #1
  401432:	d0fb      	beq.n	40142c <pmc_sleep+0x1c4>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
  401434:	4b18      	ldr	r3, [pc, #96]	; (401498 <pmc_sleep+0x230>)
  401436:	6a1b      	ldr	r3, [r3, #32]
  401438:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  40143c:	d108      	bne.n	401450 <pmc_sleep+0x1e8>
			PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  40143e:	4a16      	ldr	r2, [pc, #88]	; (401498 <pmc_sleep+0x230>)
  401440:	6a11      	ldr	r1, [r2, #32]
  401442:	4b23      	ldr	r3, [pc, #140]	; (4014d0 <pmc_sleep+0x268>)
  401444:	430b      	orrs	r3, r1
  401446:	6213      	str	r3, [r2, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  401448:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40144a:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  40144e:	d0fb      	beq.n	401448 <pmc_sleep+0x1e0>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  401450:	4a11      	ldr	r2, [pc, #68]	; (401498 <pmc_sleep+0x230>)
  401452:	6a11      	ldr	r1, [r2, #32]
					| CKGR_MOR_KEY_PASSWD;
  401454:	4b18      	ldr	r3, [pc, #96]	; (4014b8 <pmc_sleep+0x250>)
  401456:	400b      	ands	r3, r1
  401458:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  40145c:	6213      	str	r3, [r2, #32]
  40145e:	e78c      	b.n	40137a <pmc_sleep+0x112>
	uint32_t pll_sr = 0;
  401460:	2100      	movs	r1, #0
  401462:	e793      	b.n	40138c <pmc_sleep+0x124>

		break;
	}
#if (!(SAMG51 || SAMG53 || SAMG54))
	case SAM_PM_SMODE_BACKUP:
		SCB->SCR |= SCR_SLEEPDEEP;
  401464:	4a08      	ldr	r2, [pc, #32]	; (401488 <pmc_sleep+0x220>)
  401466:	6913      	ldr	r3, [r2, #16]
  401468:	f043 0304 	orr.w	r3, r3, #4
  40146c:	6113      	str	r3, [r2, #16]
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_VROFF_STOP_VREG;
  40146e:	4a19      	ldr	r2, [pc, #100]	; (4014d4 <pmc_sleep+0x26c>)
  401470:	4b19      	ldr	r3, [pc, #100]	; (4014d8 <pmc_sleep+0x270>)
  401472:	601a      	str	r2, [r3, #0]
		cpu_irq_enable();
  401474:	2201      	movs	r2, #1
  401476:	4b05      	ldr	r3, [pc, #20]	; (40148c <pmc_sleep+0x224>)
  401478:	701a      	strb	r2, [r3, #0]
  40147a:	f3bf 8f5f 	dmb	sy
  40147e:	b662      	cpsie	i
  __ASM volatile ("wfi");
  401480:	bf30      	wfi
  401482:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401486:	bf00      	nop
  401488:	e000ed00 	.word	0xe000ed00
  40148c:	20400018 	.word	0x20400018
  401490:	00401219 	.word	0x00401219
  401494:	20400cf8 	.word	0x20400cf8
  401498:	400e0600 	.word	0x400e0600
  40149c:	400e0c00 	.word	0x400e0c00
  4014a0:	00370008 	.word	0x00370008
  4014a4:	004011a5 	.word	0x004011a5
  4014a8:	fec8ffff 	.word	0xfec8ffff
  4014ac:	0040121d 	.word	0x0040121d
  4014b0:	fec8fffc 	.word	0xfec8fffc
  4014b4:	01370002 	.word	0x01370002
  4014b8:	ffc8ff87 	.word	0xffc8ff87
  4014bc:	07ff0000 	.word	0x07ff0000
  4014c0:	20400cfc 	.word	0x20400cfc
  4014c4:	ffc8fffe 	.word	0xffc8fffe
  4014c8:	ffc8fffc 	.word	0xffc8fffc
  4014cc:	00370001 	.word	0x00370001
  4014d0:	01370000 	.word	0x01370000
  4014d4:	a5000004 	.word	0xa5000004
  4014d8:	400e1810 	.word	0x400e1810

004014dc <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4014dc:	e7fe      	b.n	4014dc <Dummy_Handler>
	...

004014e0 <Reset_Handler>:
{
  4014e0:	b500      	push	{lr}
  4014e2:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  4014e4:	4b25      	ldr	r3, [pc, #148]	; (40157c <Reset_Handler+0x9c>)
  4014e6:	4a26      	ldr	r2, [pc, #152]	; (401580 <Reset_Handler+0xa0>)
  4014e8:	429a      	cmp	r2, r3
  4014ea:	d010      	beq.n	40150e <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  4014ec:	4b25      	ldr	r3, [pc, #148]	; (401584 <Reset_Handler+0xa4>)
  4014ee:	4a23      	ldr	r2, [pc, #140]	; (40157c <Reset_Handler+0x9c>)
  4014f0:	429a      	cmp	r2, r3
  4014f2:	d20c      	bcs.n	40150e <Reset_Handler+0x2e>
  4014f4:	3b01      	subs	r3, #1
  4014f6:	1a9b      	subs	r3, r3, r2
  4014f8:	f023 0303 	bic.w	r3, r3, #3
  4014fc:	3304      	adds	r3, #4
  4014fe:	4413      	add	r3, r2
  401500:	491f      	ldr	r1, [pc, #124]	; (401580 <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  401502:	f851 0b04 	ldr.w	r0, [r1], #4
  401506:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  40150a:	429a      	cmp	r2, r3
  40150c:	d1f9      	bne.n	401502 <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  40150e:	4b1e      	ldr	r3, [pc, #120]	; (401588 <Reset_Handler+0xa8>)
  401510:	4a1e      	ldr	r2, [pc, #120]	; (40158c <Reset_Handler+0xac>)
  401512:	429a      	cmp	r2, r3
  401514:	d20a      	bcs.n	40152c <Reset_Handler+0x4c>
  401516:	3b01      	subs	r3, #1
  401518:	1a9b      	subs	r3, r3, r2
  40151a:	f023 0303 	bic.w	r3, r3, #3
  40151e:	3304      	adds	r3, #4
  401520:	4413      	add	r3, r2
                *pDest++ = 0;
  401522:	2100      	movs	r1, #0
  401524:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  401528:	4293      	cmp	r3, r2
  40152a:	d1fb      	bne.n	401524 <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  40152c:	4a18      	ldr	r2, [pc, #96]	; (401590 <Reset_Handler+0xb0>)
  40152e:	4b19      	ldr	r3, [pc, #100]	; (401594 <Reset_Handler+0xb4>)
  401530:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  401534:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  401536:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  40153a:	fab3 f383 	clz	r3, r3
  40153e:	095b      	lsrs	r3, r3, #5
  401540:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  401542:	b672      	cpsid	i
  __ASM volatile ("dmb");
  401544:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401548:	2200      	movs	r2, #0
  40154a:	4b13      	ldr	r3, [pc, #76]	; (401598 <Reset_Handler+0xb8>)
  40154c:	701a      	strb	r2, [r3, #0]
	return flags;
  40154e:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  401550:	4a12      	ldr	r2, [pc, #72]	; (40159c <Reset_Handler+0xbc>)
  401552:	6813      	ldr	r3, [r2, #0]
  401554:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  401558:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  40155a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40155e:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  401562:	b129      	cbz	r1, 401570 <Reset_Handler+0x90>
		cpu_irq_enable();
  401564:	2201      	movs	r2, #1
  401566:	4b0c      	ldr	r3, [pc, #48]	; (401598 <Reset_Handler+0xb8>)
  401568:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  40156a:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  40156e:	b662      	cpsie	i
        __libc_init_array();
  401570:	4b0b      	ldr	r3, [pc, #44]	; (4015a0 <Reset_Handler+0xc0>)
  401572:	4798      	blx	r3
        main();
  401574:	4b0b      	ldr	r3, [pc, #44]	; (4015a4 <Reset_Handler+0xc4>)
  401576:	4798      	blx	r3
  401578:	e7fe      	b.n	401578 <Reset_Handler+0x98>
  40157a:	bf00      	nop
  40157c:	20400000 	.word	0x20400000
  401580:	004074dc 	.word	0x004074dc
  401584:	20400a60 	.word	0x20400a60
  401588:	20400db8 	.word	0x20400db8
  40158c:	20400a60 	.word	0x20400a60
  401590:	e000ed00 	.word	0xe000ed00
  401594:	00400000 	.word	0x00400000
  401598:	20400018 	.word	0x20400018
  40159c:	e000ed88 	.word	0xe000ed88
  4015a0:	004021b9 	.word	0x004021b9
  4015a4:	00401e5d 	.word	0x00401e5d

004015a8 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  4015a8:	4b3b      	ldr	r3, [pc, #236]	; (401698 <SystemCoreClockUpdate+0xf0>)
  4015aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4015ac:	f003 0303 	and.w	r3, r3, #3
  4015b0:	2b01      	cmp	r3, #1
  4015b2:	d01d      	beq.n	4015f0 <SystemCoreClockUpdate+0x48>
  4015b4:	b183      	cbz	r3, 4015d8 <SystemCoreClockUpdate+0x30>
  4015b6:	2b02      	cmp	r3, #2
  4015b8:	d036      	beq.n	401628 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  4015ba:	4b37      	ldr	r3, [pc, #220]	; (401698 <SystemCoreClockUpdate+0xf0>)
  4015bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4015be:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4015c2:	2b70      	cmp	r3, #112	; 0x70
  4015c4:	d05f      	beq.n	401686 <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4015c6:	4b34      	ldr	r3, [pc, #208]	; (401698 <SystemCoreClockUpdate+0xf0>)
  4015c8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4015ca:	4934      	ldr	r1, [pc, #208]	; (40169c <SystemCoreClockUpdate+0xf4>)
  4015cc:	f3c2 1202 	ubfx	r2, r2, #4, #3
  4015d0:	680b      	ldr	r3, [r1, #0]
  4015d2:	40d3      	lsrs	r3, r2
  4015d4:	600b      	str	r3, [r1, #0]
  4015d6:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  4015d8:	4b31      	ldr	r3, [pc, #196]	; (4016a0 <SystemCoreClockUpdate+0xf8>)
  4015da:	695b      	ldr	r3, [r3, #20]
  4015dc:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4015e0:	bf14      	ite	ne
  4015e2:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4015e6:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  4015ea:	4b2c      	ldr	r3, [pc, #176]	; (40169c <SystemCoreClockUpdate+0xf4>)
  4015ec:	601a      	str	r2, [r3, #0]
  4015ee:	e7e4      	b.n	4015ba <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4015f0:	4b29      	ldr	r3, [pc, #164]	; (401698 <SystemCoreClockUpdate+0xf0>)
  4015f2:	6a1b      	ldr	r3, [r3, #32]
  4015f4:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4015f8:	d003      	beq.n	401602 <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  4015fa:	4a2a      	ldr	r2, [pc, #168]	; (4016a4 <SystemCoreClockUpdate+0xfc>)
  4015fc:	4b27      	ldr	r3, [pc, #156]	; (40169c <SystemCoreClockUpdate+0xf4>)
  4015fe:	601a      	str	r2, [r3, #0]
  401600:	e7db      	b.n	4015ba <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401602:	4a29      	ldr	r2, [pc, #164]	; (4016a8 <SystemCoreClockUpdate+0x100>)
  401604:	4b25      	ldr	r3, [pc, #148]	; (40169c <SystemCoreClockUpdate+0xf4>)
  401606:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401608:	4b23      	ldr	r3, [pc, #140]	; (401698 <SystemCoreClockUpdate+0xf0>)
  40160a:	6a1b      	ldr	r3, [r3, #32]
  40160c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401610:	2b10      	cmp	r3, #16
  401612:	d005      	beq.n	401620 <SystemCoreClockUpdate+0x78>
  401614:	2b20      	cmp	r3, #32
  401616:	d1d0      	bne.n	4015ba <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  401618:	4a22      	ldr	r2, [pc, #136]	; (4016a4 <SystemCoreClockUpdate+0xfc>)
  40161a:	4b20      	ldr	r3, [pc, #128]	; (40169c <SystemCoreClockUpdate+0xf4>)
  40161c:	601a      	str	r2, [r3, #0]
          break;
  40161e:	e7cc      	b.n	4015ba <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  401620:	4a22      	ldr	r2, [pc, #136]	; (4016ac <SystemCoreClockUpdate+0x104>)
  401622:	4b1e      	ldr	r3, [pc, #120]	; (40169c <SystemCoreClockUpdate+0xf4>)
  401624:	601a      	str	r2, [r3, #0]
          break;
  401626:	e7c8      	b.n	4015ba <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401628:	4b1b      	ldr	r3, [pc, #108]	; (401698 <SystemCoreClockUpdate+0xf0>)
  40162a:	6a1b      	ldr	r3, [r3, #32]
  40162c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401630:	d016      	beq.n	401660 <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  401632:	4a1c      	ldr	r2, [pc, #112]	; (4016a4 <SystemCoreClockUpdate+0xfc>)
  401634:	4b19      	ldr	r3, [pc, #100]	; (40169c <SystemCoreClockUpdate+0xf4>)
  401636:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  401638:	4b17      	ldr	r3, [pc, #92]	; (401698 <SystemCoreClockUpdate+0xf0>)
  40163a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40163c:	f003 0303 	and.w	r3, r3, #3
  401640:	2b02      	cmp	r3, #2
  401642:	d1ba      	bne.n	4015ba <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401644:	4a14      	ldr	r2, [pc, #80]	; (401698 <SystemCoreClockUpdate+0xf0>)
  401646:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401648:	6a92      	ldr	r2, [r2, #40]	; 0x28
  40164a:	4814      	ldr	r0, [pc, #80]	; (40169c <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  40164c:	f3c1 410a 	ubfx	r1, r1, #16, #11
  401650:	6803      	ldr	r3, [r0, #0]
  401652:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401656:	b2d2      	uxtb	r2, r2
  401658:	fbb3 f3f2 	udiv	r3, r3, r2
  40165c:	6003      	str	r3, [r0, #0]
  40165e:	e7ac      	b.n	4015ba <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401660:	4a11      	ldr	r2, [pc, #68]	; (4016a8 <SystemCoreClockUpdate+0x100>)
  401662:	4b0e      	ldr	r3, [pc, #56]	; (40169c <SystemCoreClockUpdate+0xf4>)
  401664:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401666:	4b0c      	ldr	r3, [pc, #48]	; (401698 <SystemCoreClockUpdate+0xf0>)
  401668:	6a1b      	ldr	r3, [r3, #32]
  40166a:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40166e:	2b10      	cmp	r3, #16
  401670:	d005      	beq.n	40167e <SystemCoreClockUpdate+0xd6>
  401672:	2b20      	cmp	r3, #32
  401674:	d1e0      	bne.n	401638 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  401676:	4a0b      	ldr	r2, [pc, #44]	; (4016a4 <SystemCoreClockUpdate+0xfc>)
  401678:	4b08      	ldr	r3, [pc, #32]	; (40169c <SystemCoreClockUpdate+0xf4>)
  40167a:	601a      	str	r2, [r3, #0]
          break;
  40167c:	e7dc      	b.n	401638 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  40167e:	4a0b      	ldr	r2, [pc, #44]	; (4016ac <SystemCoreClockUpdate+0x104>)
  401680:	4b06      	ldr	r3, [pc, #24]	; (40169c <SystemCoreClockUpdate+0xf4>)
  401682:	601a      	str	r2, [r3, #0]
          break;
  401684:	e7d8      	b.n	401638 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  401686:	4a05      	ldr	r2, [pc, #20]	; (40169c <SystemCoreClockUpdate+0xf4>)
  401688:	6813      	ldr	r3, [r2, #0]
  40168a:	4909      	ldr	r1, [pc, #36]	; (4016b0 <SystemCoreClockUpdate+0x108>)
  40168c:	fba1 1303 	umull	r1, r3, r1, r3
  401690:	085b      	lsrs	r3, r3, #1
  401692:	6013      	str	r3, [r2, #0]
  401694:	4770      	bx	lr
  401696:	bf00      	nop
  401698:	400e0600 	.word	0x400e0600
  40169c:	2040001c 	.word	0x2040001c
  4016a0:	400e1810 	.word	0x400e1810
  4016a4:	00b71b00 	.word	0x00b71b00
  4016a8:	003d0900 	.word	0x003d0900
  4016ac:	007a1200 	.word	0x007a1200
  4016b0:	aaaaaaab 	.word	0xaaaaaaab

004016b4 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  4016b4:	4b16      	ldr	r3, [pc, #88]	; (401710 <system_init_flash+0x5c>)
  4016b6:	4298      	cmp	r0, r3
  4016b8:	d913      	bls.n	4016e2 <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  4016ba:	4b16      	ldr	r3, [pc, #88]	; (401714 <system_init_flash+0x60>)
  4016bc:	4298      	cmp	r0, r3
  4016be:	d915      	bls.n	4016ec <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  4016c0:	4b15      	ldr	r3, [pc, #84]	; (401718 <system_init_flash+0x64>)
  4016c2:	4298      	cmp	r0, r3
  4016c4:	d916      	bls.n	4016f4 <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  4016c6:	4b15      	ldr	r3, [pc, #84]	; (40171c <system_init_flash+0x68>)
  4016c8:	4298      	cmp	r0, r3
  4016ca:	d917      	bls.n	4016fc <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  4016cc:	4b14      	ldr	r3, [pc, #80]	; (401720 <system_init_flash+0x6c>)
  4016ce:	4298      	cmp	r0, r3
  4016d0:	d918      	bls.n	401704 <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  4016d2:	4b14      	ldr	r3, [pc, #80]	; (401724 <system_init_flash+0x70>)
  4016d4:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4016d6:	bf94      	ite	ls
  4016d8:	4a13      	ldrls	r2, [pc, #76]	; (401728 <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  4016da:	4a14      	ldrhi	r2, [pc, #80]	; (40172c <system_init_flash+0x78>)
  4016dc:	4b14      	ldr	r3, [pc, #80]	; (401730 <system_init_flash+0x7c>)
  4016de:	601a      	str	r2, [r3, #0]
  4016e0:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4016e2:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4016e6:	4b12      	ldr	r3, [pc, #72]	; (401730 <system_init_flash+0x7c>)
  4016e8:	601a      	str	r2, [r3, #0]
  4016ea:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4016ec:	4a11      	ldr	r2, [pc, #68]	; (401734 <system_init_flash+0x80>)
  4016ee:	4b10      	ldr	r3, [pc, #64]	; (401730 <system_init_flash+0x7c>)
  4016f0:	601a      	str	r2, [r3, #0]
  4016f2:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4016f4:	4a10      	ldr	r2, [pc, #64]	; (401738 <system_init_flash+0x84>)
  4016f6:	4b0e      	ldr	r3, [pc, #56]	; (401730 <system_init_flash+0x7c>)
  4016f8:	601a      	str	r2, [r3, #0]
  4016fa:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4016fc:	4a0f      	ldr	r2, [pc, #60]	; (40173c <system_init_flash+0x88>)
  4016fe:	4b0c      	ldr	r3, [pc, #48]	; (401730 <system_init_flash+0x7c>)
  401700:	601a      	str	r2, [r3, #0]
  401702:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  401704:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  401708:	4b09      	ldr	r3, [pc, #36]	; (401730 <system_init_flash+0x7c>)
  40170a:	601a      	str	r2, [r3, #0]
  40170c:	4770      	bx	lr
  40170e:	bf00      	nop
  401710:	015ef3bf 	.word	0x015ef3bf
  401714:	02bde77f 	.word	0x02bde77f
  401718:	041cdb3f 	.word	0x041cdb3f
  40171c:	057bceff 	.word	0x057bceff
  401720:	06dac2bf 	.word	0x06dac2bf
  401724:	0839b67f 	.word	0x0839b67f
  401728:	04000500 	.word	0x04000500
  40172c:	04000600 	.word	0x04000600
  401730:	400e0c00 	.word	0x400e0c00
  401734:	04000100 	.word	0x04000100
  401738:	04000200 	.word	0x04000200
  40173c:	04000300 	.word	0x04000300

00401740 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  401740:	4b0a      	ldr	r3, [pc, #40]	; (40176c <_sbrk+0x2c>)
  401742:	681b      	ldr	r3, [r3, #0]
  401744:	b153      	cbz	r3, 40175c <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  401746:	4b09      	ldr	r3, [pc, #36]	; (40176c <_sbrk+0x2c>)
  401748:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  40174a:	181a      	adds	r2, r3, r0
  40174c:	4908      	ldr	r1, [pc, #32]	; (401770 <_sbrk+0x30>)
  40174e:	4291      	cmp	r1, r2
  401750:	db08      	blt.n	401764 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  401752:	4610      	mov	r0, r2
  401754:	4a05      	ldr	r2, [pc, #20]	; (40176c <_sbrk+0x2c>)
  401756:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  401758:	4618      	mov	r0, r3
  40175a:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  40175c:	4a05      	ldr	r2, [pc, #20]	; (401774 <_sbrk+0x34>)
  40175e:	4b03      	ldr	r3, [pc, #12]	; (40176c <_sbrk+0x2c>)
  401760:	601a      	str	r2, [r3, #0]
  401762:	e7f0      	b.n	401746 <_sbrk+0x6>
		return (caddr_t) -1;	
  401764:	f04f 30ff 	mov.w	r0, #4294967295
}
  401768:	4770      	bx	lr
  40176a:	bf00      	nop
  40176c:	20400d00 	.word	0x20400d00
  401770:	2045fffc 	.word	0x2045fffc
  401774:	20402fb8 	.word	0x20402fb8

00401778 <leftButtonHandler>:
	}
}


void leftButtonHandler(void){
	leftButtonFlag = !leftButtonFlag;
  401778:	4a03      	ldr	r2, [pc, #12]	; (401788 <leftButtonHandler+0x10>)
  40177a:	7813      	ldrb	r3, [r2, #0]
  40177c:	fab3 f383 	clz	r3, r3
  401780:	095b      	lsrs	r3, r3, #5
  401782:	7013      	strb	r3, [r2, #0]
  401784:	4770      	bx	lr
  401786:	bf00      	nop
  401788:	20400d10 	.word	0x20400d10

0040178c <centerButtonHandler>:
}
void centerButtonHandler(void){
	centerButtonFlag = !centerButtonFlag;
  40178c:	4a03      	ldr	r2, [pc, #12]	; (40179c <centerButtonHandler+0x10>)
  40178e:	7813      	ldrb	r3, [r2, #0]
  401790:	fab3 f383 	clz	r3, r3
  401794:	095b      	lsrs	r3, r3, #5
  401796:	7013      	strb	r3, [r2, #0]
  401798:	4770      	bx	lr
  40179a:	bf00      	nop
  40179c:	20400d05 	.word	0x20400d05

004017a0 <rigthButtonHandler>:
}
void rigthButtonHandler(void){
	rightButtonFlag = !rightButtonFlag;
  4017a0:	4a03      	ldr	r2, [pc, #12]	; (4017b0 <rigthButtonHandler+0x10>)
  4017a2:	7813      	ldrb	r3, [r2, #0]
  4017a4:	fab3 f383 	clz	r3, r3
  4017a8:	095b      	lsrs	r3, r3, #5
  4017aa:	7013      	strb	r3, [r2, #0]
  4017ac:	4770      	bx	lr
  4017ae:	bf00      	nop
  4017b0:	20400d1c 	.word	0x20400d1c

004017b4 <RTT_init>:
	//rtc_set_date_alarm(RTC, 1, t.month, 1, t.day);
	rtc_set_time_alarm(RTC, 1, t.hour, 1, t.minute, 1, t.seccond);
}

static void RTT_init()//uint16_t pllPreScale, uint32_t IrqNPulses
{
  4017b4:	b570      	push	{r4, r5, r6, lr}
	uint16_t pllPreScale = (int) (((float) 32768) / 4.0);
	uint32_t IrqNPulses = 10;
	uint32_t ul_previous_time;

	/* Configure RTT for a 1 second tick interrupt */
	rtt_sel_source(RTT, false);
  4017b6:	4c16      	ldr	r4, [pc, #88]	; (401810 <RTT_init+0x5c>)
  4017b8:	2100      	movs	r1, #0
  4017ba:	4620      	mov	r0, r4
  4017bc:	4b15      	ldr	r3, [pc, #84]	; (401814 <RTT_init+0x60>)
  4017be:	4798      	blx	r3
	rtt_init(RTT, pllPreScale);
  4017c0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  4017c4:	4620      	mov	r0, r4
  4017c6:	4b14      	ldr	r3, [pc, #80]	; (401818 <RTT_init+0x64>)
  4017c8:	4798      	blx	r3
	
	ul_previous_time = rtt_read_timer_value(RTT);
  4017ca:	4620      	mov	r0, r4
  4017cc:	4b13      	ldr	r3, [pc, #76]	; (40181c <RTT_init+0x68>)
  4017ce:	4798      	blx	r3
  4017d0:	4604      	mov	r4, r0
	while (ul_previous_time == rtt_read_timer_value(RTT));
  4017d2:	4e0f      	ldr	r6, [pc, #60]	; (401810 <RTT_init+0x5c>)
  4017d4:	4d11      	ldr	r5, [pc, #68]	; (40181c <RTT_init+0x68>)
  4017d6:	4630      	mov	r0, r6
  4017d8:	47a8      	blx	r5
  4017da:	4284      	cmp	r4, r0
  4017dc:	d0fb      	beq.n	4017d6 <RTT_init+0x22>
	
	rtt_write_alarm_time(RTT, IrqNPulses+ul_previous_time);
  4017de:	4d0c      	ldr	r5, [pc, #48]	; (401810 <RTT_init+0x5c>)
  4017e0:	f104 010a 	add.w	r1, r4, #10
  4017e4:	4628      	mov	r0, r5
  4017e6:	4b0e      	ldr	r3, [pc, #56]	; (401820 <RTT_init+0x6c>)
  4017e8:	4798      	blx	r3
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  4017ea:	4b0e      	ldr	r3, [pc, #56]	; (401824 <RTT_init+0x70>)
  4017ec:	2208      	movs	r2, #8
  4017ee:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  4017f2:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4017f6:	2400      	movs	r4, #0
  4017f8:	f883 4303 	strb.w	r4, [r3, #771]	; 0x303
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4017fc:	601a      	str	r2, [r3, #0]
	/* Enable RTT interrupt */
	NVIC_DisableIRQ(RTT_IRQn);
	NVIC_ClearPendingIRQ(RTT_IRQn);
	NVIC_SetPriority(RTT_IRQn, 0);
	NVIC_EnableIRQ(RTT_IRQn);
	rtt_enable_interrupt(RTT, RTT_MR_ALMIEN);
  4017fe:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  401802:	4628      	mov	r0, r5
  401804:	4b08      	ldr	r3, [pc, #32]	; (401828 <RTT_init+0x74>)
  401806:	4798      	blx	r3
	
	//Desabilita flag do alarme do RTT
	rttAlarm = 0;
  401808:	4b08      	ldr	r3, [pc, #32]	; (40182c <RTT_init+0x78>)
  40180a:	701c      	strb	r4, [r3, #0]
  40180c:	bd70      	pop	{r4, r5, r6, pc}
  40180e:	bf00      	nop
  401810:	400e1830 	.word	0x400e1830
  401814:	004003c1 	.word	0x004003c1
  401818:	004003ad 	.word	0x004003ad
  40181c:	00400415 	.word	0x00400415
  401820:	0040042d 	.word	0x0040042d
  401824:	e000e100 	.word	0xe000e100
  401828:	004003ed 	.word	0x004003ed
  40182c:	20400d1d 	.word	0x20400d1d

00401830 <RTT_Handler>:
{
  401830:	b508      	push	{r3, lr}
	ul_status = rtt_get_status(RTT);
  401832:	4808      	ldr	r0, [pc, #32]	; (401854 <RTT_Handler+0x24>)
  401834:	4b08      	ldr	r3, [pc, #32]	; (401858 <RTT_Handler+0x28>)
  401836:	4798      	blx	r3
	if ((ul_status & RTT_SR_ALMS) == RTT_SR_ALMS) {
  401838:	f010 0f01 	tst.w	r0, #1
  40183c:	d008      	beq.n	401850 <RTT_Handler+0x20>
		rttAlarm = 1;                  // flag RTT alarme
  40183e:	2201      	movs	r2, #1
  401840:	4b06      	ldr	r3, [pc, #24]	; (40185c <RTT_Handler+0x2c>)
  401842:	701a      	strb	r2, [r3, #0]
		blinkFlag = !blinkFlag;
  401844:	4a06      	ldr	r2, [pc, #24]	; (401860 <RTT_Handler+0x30>)
  401846:	7813      	ldrb	r3, [r2, #0]
  401848:	fab3 f383 	clz	r3, r3
  40184c:	095b      	lsrs	r3, r3, #5
  40184e:	7013      	strb	r3, [r2, #0]
  401850:	bd08      	pop	{r3, pc}
  401852:	bf00      	nop
  401854:	400e1830 	.word	0x400e1830
  401858:	00400429 	.word	0x00400429
  40185c:	20400d1d 	.word	0x20400d1d
  401860:	20400d04 	.word	0x20400d04

00401864 <configureButtons>:
void configureButtons(component buttons[], int size){
  401864:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401868:	b089      	sub	sp, #36	; 0x24
  40186a:	4604      	mov	r4, r0
  40186c:	468b      	mov	fp, r1
	voidHandler buttonsHandlers[3] = {
  40186e:	4b24      	ldr	r3, [pc, #144]	; (401900 <configureButtons+0x9c>)
  401870:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
  401874:	ab08      	add	r3, sp, #32
  401876:	e903 0007 	stmdb	r3, {r0, r1, r2}
	for (int i = 0; i < size; i++)
  40187a:	f1bb 0f00 	cmp.w	fp, #0
  40187e:	dd3c      	ble.n	4018fa <configureButtons+0x96>
  401880:	2600      	movs	r6, #0
		pio_enable_interrupt(button.pio, button.mask);
  401882:	f8df a090 	ldr.w	sl, [pc, #144]	; 401914 <configureButtons+0xb0>
  401886:	9603      	str	r6, [sp, #12]
  401888:	e00a      	b.n	4018a0 <configureButtons+0x3c>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  40188a:	f005 050f 	and.w	r5, r5, #15
  40188e:	4b1d      	ldr	r3, [pc, #116]	; (401904 <configureButtons+0xa0>)
  401890:	2280      	movs	r2, #128	; 0x80
  401892:	555a      	strb	r2, [r3, r5]
	for (int i = 0; i < size; i++)
  401894:	9b03      	ldr	r3, [sp, #12]
  401896:	3301      	adds	r3, #1
  401898:	9303      	str	r3, [sp, #12]
  40189a:	3418      	adds	r4, #24
  40189c:	459b      	cmp	fp, r3
  40189e:	d02c      	beq.n	4018fa <configureButtons+0x96>
		component button = buttons[i];
  4018a0:	6827      	ldr	r7, [r4, #0]
  4018a2:	6865      	ldr	r5, [r4, #4]
  4018a4:	f8d4 9014 	ldr.w	r9, [r4, #20]
		pio_configure(button.pio, PIO_INPUT, button.mask, PIO_PULLUP | PIO_DEBOUNCE );
  4018a8:	f8d4 800c 	ldr.w	r8, [r4, #12]
  4018ac:	2309      	movs	r3, #9
  4018ae:	4642      	mov	r2, r8
  4018b0:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  4018b4:	4638      	mov	r0, r7
  4018b6:	4e14      	ldr	r6, [pc, #80]	; (401908 <configureButtons+0xa4>)
  4018b8:	47b0      	blx	r6
		buttonsHandlers[i]
  4018ba:	ab05      	add	r3, sp, #20
		pio_handler_set(
  4018bc:	9a03      	ldr	r2, [sp, #12]
  4018be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4018c2:	9300      	str	r3, [sp, #0]
  4018c4:	464b      	mov	r3, r9
  4018c6:	4642      	mov	r2, r8
  4018c8:	4629      	mov	r1, r5
  4018ca:	4638      	mov	r0, r7
  4018cc:	4e0f      	ldr	r6, [pc, #60]	; (40190c <configureButtons+0xa8>)
  4018ce:	47b0      	blx	r6
		pio_enable_interrupt(button.pio, button.mask);
  4018d0:	4641      	mov	r1, r8
  4018d2:	4638      	mov	r0, r7
  4018d4:	47d0      	blx	sl
		NVIC_EnableIRQ(button.pio_id);
  4018d6:	b26a      	sxtb	r2, r5
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4018d8:	0950      	lsrs	r0, r2, #5
  4018da:	b2ed      	uxtb	r5, r5
  4018dc:	f005 011f 	and.w	r1, r5, #31
  4018e0:	2301      	movs	r3, #1
  4018e2:	408b      	lsls	r3, r1
  4018e4:	490a      	ldr	r1, [pc, #40]	; (401910 <configureButtons+0xac>)
  4018e6:	f841 3020 	str.w	r3, [r1, r0, lsl #2]
  if(IRQn < 0) {
  4018ea:	2a00      	cmp	r2, #0
  4018ec:	dbcd      	blt.n	40188a <configureButtons+0x26>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4018ee:	4b08      	ldr	r3, [pc, #32]	; (401910 <configureButtons+0xac>)
  4018f0:	4413      	add	r3, r2
  4018f2:	2280      	movs	r2, #128	; 0x80
  4018f4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  4018f8:	e7cc      	b.n	401894 <configureButtons+0x30>
}
  4018fa:	b009      	add	sp, #36	; 0x24
  4018fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401900:	004071ec 	.word	0x004071ec
  401904:	e000ed14 	.word	0xe000ed14
  401908:	00400ea5 	.word	0x00400ea5
  40190c:	00400fd1 	.word	0x00400fd1
  401910:	e000e100 	.word	0xe000e100
  401914:	00400f73 	.word	0x00400f73

00401918 <configureLeds>:
void configureLeds(component leds[], int size){
  401918:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	for (int i = 0; i < size; i++)
  40191c:	1e0e      	subs	r6, r1, #0
  40191e:	dd0c      	ble.n	40193a <configureLeds+0x22>
  401920:	4604      	mov	r4, r0
  401922:	2500      	movs	r5, #0
		pio_configure(led.pio, led.initialState, led.mask, PIO_DEFAULT);
  401924:	46a8      	mov	r8, r5
  401926:	4f06      	ldr	r7, [pc, #24]	; (401940 <configureLeds+0x28>)
  401928:	4643      	mov	r3, r8
  40192a:	68e2      	ldr	r2, [r4, #12]
  40192c:	6921      	ldr	r1, [r4, #16]
  40192e:	f854 0b18 	ldr.w	r0, [r4], #24
  401932:	47b8      	blx	r7
	for (int i = 0; i < size; i++)
  401934:	3501      	adds	r5, #1
  401936:	42ae      	cmp	r6, r5
  401938:	d1f6      	bne.n	401928 <configureLeds+0x10>
  40193a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40193e:	bf00      	nop
  401940:	00400ea5 	.word	0x00400ea5

00401944 <enebleAllPeriph>:
void enebleAllPeriph(int periphIdsList[], int size){
  401944:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	for (int i = 0; i <size; i++)
  401946:	1e0e      	subs	r6, r1, #0
  401948:	dd08      	ble.n	40195c <enebleAllPeriph+0x18>
  40194a:	1f05      	subs	r5, r0, #4
  40194c:	2400      	movs	r4, #0
		pmc_enable_periph_clk(periphIdsList[i]);
  40194e:	4f04      	ldr	r7, [pc, #16]	; (401960 <enebleAllPeriph+0x1c>)
  401950:	f855 0f04 	ldr.w	r0, [r5, #4]!
  401954:	47b8      	blx	r7
	for (int i = 0; i <size; i++)
  401956:	3401      	adds	r4, #1
  401958:	42a6      	cmp	r6, r4
  40195a:	d1f9      	bne.n	401950 <enebleAllPeriph+0xc>
  40195c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40195e:	bf00      	nop
  401960:	004011c5 	.word	0x004011c5

00401964 <pin_toggle>:
void pin_toggle(component led){
  401964:	b084      	sub	sp, #16
  401966:	b538      	push	{r3, r4, r5, lr}
  401968:	ac04      	add	r4, sp, #16
  40196a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  40196e:	4605      	mov	r5, r0
	if(pio_get_output_data_status(led.pio, led.mask))
  401970:	9c07      	ldr	r4, [sp, #28]
  401972:	4621      	mov	r1, r4
  401974:	4b07      	ldr	r3, [pc, #28]	; (401994 <pin_toggle+0x30>)
  401976:	4798      	blx	r3
  401978:	b938      	cbnz	r0, 40198a <pin_toggle+0x26>
	pio_set(led.pio,led.mask);
  40197a:	4621      	mov	r1, r4
  40197c:	4628      	mov	r0, r5
  40197e:	4b06      	ldr	r3, [pc, #24]	; (401998 <pin_toggle+0x34>)
  401980:	4798      	blx	r3
}
  401982:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  401986:	b004      	add	sp, #16
  401988:	4770      	bx	lr
	pio_clear(led.pio, led.mask);
  40198a:	4621      	mov	r1, r4
  40198c:	4628      	mov	r0, r5
  40198e:	4b03      	ldr	r3, [pc, #12]	; (40199c <pin_toggle+0x38>)
  401990:	4798      	blx	r3
  401992:	e7f6      	b.n	401982 <pin_toggle+0x1e>
  401994:	00400f35 	.word	0x00400f35
  401998:	00400dad 	.word	0x00400dad
  40199c:	00400db1 	.word	0x00400db1

004019a0 <TC0_Handler>:
void TC0_Handler(void){
  4019a0:	b510      	push	{r4, lr}
  4019a2:	b084      	sub	sp, #16
	ul_dummy = tc_get_status(TC0, 0);
  4019a4:	2100      	movs	r1, #0
  4019a6:	480c      	ldr	r0, [pc, #48]	; (4019d8 <TC0_Handler+0x38>)
  4019a8:	4b0c      	ldr	r3, [pc, #48]	; (4019dc <TC0_Handler+0x3c>)
  4019aa:	4798      	blx	r3
  4019ac:	9003      	str	r0, [sp, #12]
	UNUSED(ul_dummy);
  4019ae:	9b03      	ldr	r3, [sp, #12]
	if (leftButtonFlag && blinkFlag) pin_toggle(led1);
  4019b0:	4b0b      	ldr	r3, [pc, #44]	; (4019e0 <TC0_Handler+0x40>)
  4019b2:	781b      	ldrb	r3, [r3, #0]
  4019b4:	b113      	cbz	r3, 4019bc <TC0_Handler+0x1c>
  4019b6:	4b0b      	ldr	r3, [pc, #44]	; (4019e4 <TC0_Handler+0x44>)
  4019b8:	781b      	ldrb	r3, [r3, #0]
  4019ba:	b90b      	cbnz	r3, 4019c0 <TC0_Handler+0x20>
}
  4019bc:	b004      	add	sp, #16
  4019be:	bd10      	pop	{r4, pc}
	if (leftButtonFlag && blinkFlag) pin_toggle(led1);
  4019c0:	4b09      	ldr	r3, [pc, #36]	; (4019e8 <TC0_Handler+0x48>)
  4019c2:	f103 0210 	add.w	r2, r3, #16
  4019c6:	e892 0003 	ldmia.w	r2, {r0, r1}
  4019ca:	e88d 0003 	stmia.w	sp, {r0, r1}
  4019ce:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  4019d0:	4c06      	ldr	r4, [pc, #24]	; (4019ec <TC0_Handler+0x4c>)
  4019d2:	47a0      	blx	r4
}
  4019d4:	e7f2      	b.n	4019bc <TC0_Handler+0x1c>
  4019d6:	bf00      	nop
  4019d8:	4000c000 	.word	0x4000c000
  4019dc:	004005ed 	.word	0x004005ed
  4019e0:	20400d10 	.word	0x20400d10
  4019e4:	20400d04 	.word	0x20400d04
  4019e8:	2040003c 	.word	0x2040003c
  4019ec:	00401965 	.word	0x00401965

004019f0 <TC1_Handler>:
void TC1_Handler(void){
  4019f0:	b510      	push	{r4, lr}
  4019f2:	b084      	sub	sp, #16
	ul_dummy = tc_get_status(TC0, 1);
  4019f4:	2101      	movs	r1, #1
  4019f6:	480c      	ldr	r0, [pc, #48]	; (401a28 <TC1_Handler+0x38>)
  4019f8:	4b0c      	ldr	r3, [pc, #48]	; (401a2c <TC1_Handler+0x3c>)
  4019fa:	4798      	blx	r3
  4019fc:	9003      	str	r0, [sp, #12]
	UNUSED(ul_dummy);
  4019fe:	9b03      	ldr	r3, [sp, #12]
	if (centerButtonFlag && blinkFlag) pin_toggle(led2);
  401a00:	4b0b      	ldr	r3, [pc, #44]	; (401a30 <TC1_Handler+0x40>)
  401a02:	781b      	ldrb	r3, [r3, #0]
  401a04:	b113      	cbz	r3, 401a0c <TC1_Handler+0x1c>
  401a06:	4b0b      	ldr	r3, [pc, #44]	; (401a34 <TC1_Handler+0x44>)
  401a08:	781b      	ldrb	r3, [r3, #0]
  401a0a:	b90b      	cbnz	r3, 401a10 <TC1_Handler+0x20>
}
  401a0c:	b004      	add	sp, #16
  401a0e:	bd10      	pop	{r4, pc}
	if (centerButtonFlag && blinkFlag) pin_toggle(led2);
  401a10:	4b09      	ldr	r3, [pc, #36]	; (401a38 <TC1_Handler+0x48>)
  401a12:	f103 0210 	add.w	r2, r3, #16
  401a16:	e892 0003 	ldmia.w	r2, {r0, r1}
  401a1a:	e88d 0003 	stmia.w	sp, {r0, r1}
  401a1e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  401a20:	4c06      	ldr	r4, [pc, #24]	; (401a3c <TC1_Handler+0x4c>)
  401a22:	47a0      	blx	r4
}
  401a24:	e7f2      	b.n	401a0c <TC1_Handler+0x1c>
  401a26:	bf00      	nop
  401a28:	4000c000 	.word	0x4000c000
  401a2c:	004005ed 	.word	0x004005ed
  401a30:	20400d05 	.word	0x20400d05
  401a34:	20400d04 	.word	0x20400d04
  401a38:	20400054 	.word	0x20400054
  401a3c:	00401965 	.word	0x00401965

00401a40 <TC2_Handler>:
void TC2_Handler(void){
  401a40:	b510      	push	{r4, lr}
  401a42:	b084      	sub	sp, #16
	ul_dummy = tc_get_status(TC0, 2);
  401a44:	2102      	movs	r1, #2
  401a46:	480c      	ldr	r0, [pc, #48]	; (401a78 <TC2_Handler+0x38>)
  401a48:	4b0c      	ldr	r3, [pc, #48]	; (401a7c <TC2_Handler+0x3c>)
  401a4a:	4798      	blx	r3
  401a4c:	9003      	str	r0, [sp, #12]
	UNUSED(ul_dummy);
  401a4e:	9b03      	ldr	r3, [sp, #12]
	if (rightButtonFlag && blinkFlag) pin_toggle(led3);
  401a50:	4b0b      	ldr	r3, [pc, #44]	; (401a80 <TC2_Handler+0x40>)
  401a52:	781b      	ldrb	r3, [r3, #0]
  401a54:	b113      	cbz	r3, 401a5c <TC2_Handler+0x1c>
  401a56:	4b0b      	ldr	r3, [pc, #44]	; (401a84 <TC2_Handler+0x44>)
  401a58:	781b      	ldrb	r3, [r3, #0]
  401a5a:	b90b      	cbnz	r3, 401a60 <TC2_Handler+0x20>
}
  401a5c:	b004      	add	sp, #16
  401a5e:	bd10      	pop	{r4, pc}
	if (rightButtonFlag && blinkFlag) pin_toggle(led3);
  401a60:	4b09      	ldr	r3, [pc, #36]	; (401a88 <TC2_Handler+0x48>)
  401a62:	f103 0210 	add.w	r2, r3, #16
  401a66:	e892 0003 	ldmia.w	r2, {r0, r1}
  401a6a:	e88d 0003 	stmia.w	sp, {r0, r1}
  401a6e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  401a70:	4c06      	ldr	r4, [pc, #24]	; (401a8c <TC2_Handler+0x4c>)
  401a72:	47a0      	blx	r4
}
  401a74:	e7f2      	b.n	401a5c <TC2_Handler+0x1c>
  401a76:	bf00      	nop
  401a78:	4000c000 	.word	0x4000c000
  401a7c:	004005ed 	.word	0x004005ed
  401a80:	20400d1c 	.word	0x20400d1c
  401a84:	20400d04 	.word	0x20400d04
  401a88:	2040006c 	.word	0x2040006c
  401a8c:	00401965 	.word	0x00401965

00401a90 <updateTime>:
	seconds += 1;
  401a90:	4b20      	ldr	r3, [pc, #128]	; (401b14 <updateTime+0x84>)
  401a92:	681a      	ldr	r2, [r3, #0]
  401a94:	3201      	adds	r2, #1
  401a96:	601a      	str	r2, [r3, #0]
	if (seconds == 10){
  401a98:	681b      	ldr	r3, [r3, #0]
  401a9a:	2b0a      	cmp	r3, #10
  401a9c:	d003      	beq.n	401aa6 <updateTime+0x16>
	lcdFlag = 1;
  401a9e:	2201      	movs	r2, #1
  401aa0:	4b1d      	ldr	r3, [pc, #116]	; (401b18 <updateTime+0x88>)
  401aa2:	701a      	strb	r2, [r3, #0]
  401aa4:	4770      	bx	lr
		seconds = 0;
  401aa6:	2200      	movs	r2, #0
  401aa8:	4b1a      	ldr	r3, [pc, #104]	; (401b14 <updateTime+0x84>)
  401aaa:	601a      	str	r2, [r3, #0]
		secondsDozen += 1;
  401aac:	4b1b      	ldr	r3, [pc, #108]	; (401b1c <updateTime+0x8c>)
  401aae:	681a      	ldr	r2, [r3, #0]
  401ab0:	3201      	adds	r2, #1
  401ab2:	601a      	str	r2, [r3, #0]
		if (secondsDozen == 6){
  401ab4:	681b      	ldr	r3, [r3, #0]
  401ab6:	2b06      	cmp	r3, #6
  401ab8:	d1f1      	bne.n	401a9e <updateTime+0xe>
			secondsDozen = 0;
  401aba:	2200      	movs	r2, #0
  401abc:	4b17      	ldr	r3, [pc, #92]	; (401b1c <updateTime+0x8c>)
  401abe:	601a      	str	r2, [r3, #0]
			minutes += 1;
  401ac0:	4b17      	ldr	r3, [pc, #92]	; (401b20 <updateTime+0x90>)
  401ac2:	681a      	ldr	r2, [r3, #0]
  401ac4:	3201      	adds	r2, #1
  401ac6:	601a      	str	r2, [r3, #0]
			if (minutes == 10){
  401ac8:	681b      	ldr	r3, [r3, #0]
  401aca:	2b0a      	cmp	r3, #10
  401acc:	d1e7      	bne.n	401a9e <updateTime+0xe>
				minutes = 0;
  401ace:	2200      	movs	r2, #0
  401ad0:	4b13      	ldr	r3, [pc, #76]	; (401b20 <updateTime+0x90>)
  401ad2:	601a      	str	r2, [r3, #0]
				minutesDozen += 1;
  401ad4:	4b13      	ldr	r3, [pc, #76]	; (401b24 <updateTime+0x94>)
  401ad6:	681a      	ldr	r2, [r3, #0]
  401ad8:	3201      	adds	r2, #1
  401ada:	601a      	str	r2, [r3, #0]
				if (minutesDozen == 6){
  401adc:	681b      	ldr	r3, [r3, #0]
  401ade:	2b06      	cmp	r3, #6
  401ae0:	d1dd      	bne.n	401a9e <updateTime+0xe>
					minutesDozen = 0;
  401ae2:	2200      	movs	r2, #0
  401ae4:	4b0f      	ldr	r3, [pc, #60]	; (401b24 <updateTime+0x94>)
  401ae6:	601a      	str	r2, [r3, #0]
					hours += 1;
  401ae8:	4b0f      	ldr	r3, [pc, #60]	; (401b28 <updateTime+0x98>)
  401aea:	681a      	ldr	r2, [r3, #0]
  401aec:	3201      	adds	r2, #1
  401aee:	601a      	str	r2, [r3, #0]
					if (hours == 10){
  401af0:	681b      	ldr	r3, [r3, #0]
  401af2:	2b0a      	cmp	r3, #10
  401af4:	d1d3      	bne.n	401a9e <updateTime+0xe>
						hours = 0;
  401af6:	2200      	movs	r2, #0
  401af8:	4b0b      	ldr	r3, [pc, #44]	; (401b28 <updateTime+0x98>)
  401afa:	601a      	str	r2, [r3, #0]
						hoursDozen += 1;
  401afc:	4b0b      	ldr	r3, [pc, #44]	; (401b2c <updateTime+0x9c>)
  401afe:	681a      	ldr	r2, [r3, #0]
  401b00:	3201      	adds	r2, #1
  401b02:	601a      	str	r2, [r3, #0]
						if (hoursDozen == 24)
  401b04:	681b      	ldr	r3, [r3, #0]
  401b06:	2b18      	cmp	r3, #24
  401b08:	d1c9      	bne.n	401a9e <updateTime+0xe>
							hoursDozen = 0;
  401b0a:	2200      	movs	r2, #0
  401b0c:	4b07      	ldr	r3, [pc, #28]	; (401b2c <updateTime+0x9c>)
  401b0e:	601a      	str	r2, [r3, #0]
  401b10:	e7c5      	b.n	401a9e <updateTime+0xe>
  401b12:	bf00      	nop
  401b14:	20400d20 	.word	0x20400d20
  401b18:	20400038 	.word	0x20400038
  401b1c:	20400d24 	.word	0x20400d24
  401b20:	20400d14 	.word	0x20400d14
  401b24:	20400d18 	.word	0x20400d18
  401b28:	20400d08 	.word	0x20400d08
  401b2c:	20400d0c 	.word	0x20400d0c

00401b30 <RTC_Handler>:
{
  401b30:	b538      	push	{r3, r4, r5, lr}
	uint32_t ul_status = rtc_get_status(RTC);
  401b32:	4812      	ldr	r0, [pc, #72]	; (401b7c <RTC_Handler+0x4c>)
  401b34:	4b12      	ldr	r3, [pc, #72]	; (401b80 <RTC_Handler+0x50>)
  401b36:	4798      	blx	r3
  401b38:	4604      	mov	r4, r0
	if ((ul_status & RTC_SR_SEC) == RTC_SR_SEC) {
  401b3a:	f010 0f04 	tst.w	r0, #4
  401b3e:	d111      	bne.n	401b64 <RTC_Handler+0x34>
	if ((ul_status & RTC_SR_ALARM) == RTC_SR_ALARM) {
  401b40:	f014 0f02 	tst.w	r4, #2
  401b44:	d115      	bne.n	401b72 <RTC_Handler+0x42>
	rtc_clear_status(RTC, RTC_SCCR_ACKCLR);
  401b46:	4d0d      	ldr	r5, [pc, #52]	; (401b7c <RTC_Handler+0x4c>)
  401b48:	2101      	movs	r1, #1
  401b4a:	4628      	mov	r0, r5
  401b4c:	4c0d      	ldr	r4, [pc, #52]	; (401b84 <RTC_Handler+0x54>)
  401b4e:	47a0      	blx	r4
	rtc_clear_status(RTC, RTC_SCCR_TIMCLR);
  401b50:	2108      	movs	r1, #8
  401b52:	4628      	mov	r0, r5
  401b54:	47a0      	blx	r4
	rtc_clear_status(RTC, RTC_SCCR_CALCLR);
  401b56:	2110      	movs	r1, #16
  401b58:	4628      	mov	r0, r5
  401b5a:	47a0      	blx	r4
	rtc_clear_status(RTC, RTC_SCCR_TDERRCLR);
  401b5c:	2120      	movs	r1, #32
  401b5e:	4628      	mov	r0, r5
  401b60:	47a0      	blx	r4
  401b62:	bd38      	pop	{r3, r4, r5, pc}
		updateTime();
  401b64:	4b08      	ldr	r3, [pc, #32]	; (401b88 <RTC_Handler+0x58>)
  401b66:	4798      	blx	r3
		rtc_clear_status(RTC, RTC_SCCR_SECCLR);
  401b68:	2104      	movs	r1, #4
  401b6a:	4804      	ldr	r0, [pc, #16]	; (401b7c <RTC_Handler+0x4c>)
  401b6c:	4b05      	ldr	r3, [pc, #20]	; (401b84 <RTC_Handler+0x54>)
  401b6e:	4798      	blx	r3
  401b70:	e7e6      	b.n	401b40 <RTC_Handler+0x10>
			rtc_clear_status(RTC, RTC_SCCR_ALRCLR);
  401b72:	2102      	movs	r1, #2
  401b74:	4801      	ldr	r0, [pc, #4]	; (401b7c <RTC_Handler+0x4c>)
  401b76:	4b03      	ldr	r3, [pc, #12]	; (401b84 <RTC_Handler+0x54>)
  401b78:	4798      	blx	r3
  401b7a:	e7e4      	b.n	401b46 <RTC_Handler+0x16>
  401b7c:	400e1860 	.word	0x400e1860
  401b80:	004003a5 	.word	0x004003a5
  401b84:	004003a9 	.word	0x004003a9
  401b88:	00401a91 	.word	0x00401a91

00401b8c <writeLCD>:
void writeLCD(void){
  401b8c:	b570      	push	{r4, r5, r6, lr}
  401b8e:	b084      	sub	sp, #16
	sprintf(&string, "%d%d:%d%d:%d%d ", hoursDozen, hours, minutesDozen, minutes, secondsDozen, seconds);
  401b90:	4b0e      	ldr	r3, [pc, #56]	; (401bcc <writeLCD+0x40>)
  401b92:	681a      	ldr	r2, [r3, #0]
  401b94:	4b0e      	ldr	r3, [pc, #56]	; (401bd0 <writeLCD+0x44>)
  401b96:	681b      	ldr	r3, [r3, #0]
  401b98:	490e      	ldr	r1, [pc, #56]	; (401bd4 <writeLCD+0x48>)
  401b9a:	6809      	ldr	r1, [r1, #0]
  401b9c:	480e      	ldr	r0, [pc, #56]	; (401bd8 <writeLCD+0x4c>)
  401b9e:	6800      	ldr	r0, [r0, #0]
  401ba0:	4c0e      	ldr	r4, [pc, #56]	; (401bdc <writeLCD+0x50>)
  401ba2:	6825      	ldr	r5, [r4, #0]
  401ba4:	4c0e      	ldr	r4, [pc, #56]	; (401be0 <writeLCD+0x54>)
  401ba6:	6826      	ldr	r6, [r4, #0]
  401ba8:	4c0e      	ldr	r4, [pc, #56]	; (401be4 <writeLCD+0x58>)
  401baa:	9603      	str	r6, [sp, #12]
  401bac:	9502      	str	r5, [sp, #8]
  401bae:	9001      	str	r0, [sp, #4]
  401bb0:	9100      	str	r1, [sp, #0]
  401bb2:	490d      	ldr	r1, [pc, #52]	; (401be8 <writeLCD+0x5c>)
  401bb4:	4620      	mov	r0, r4
  401bb6:	4d0d      	ldr	r5, [pc, #52]	; (401bec <writeLCD+0x60>)
  401bb8:	47a8      	blx	r5
	gfx_mono_draw_string(string, 0, 0, &sysfont);
  401bba:	4b0d      	ldr	r3, [pc, #52]	; (401bf0 <writeLCD+0x64>)
  401bbc:	2200      	movs	r2, #0
  401bbe:	4611      	mov	r1, r2
  401bc0:	4620      	mov	r0, r4
  401bc2:	4c0c      	ldr	r4, [pc, #48]	; (401bf4 <writeLCD+0x68>)
  401bc4:	47a0      	blx	r4
}
  401bc6:	b004      	add	sp, #16
  401bc8:	bd70      	pop	{r4, r5, r6, pc}
  401bca:	bf00      	nop
  401bcc:	20400d0c 	.word	0x20400d0c
  401bd0:	20400d08 	.word	0x20400d08
  401bd4:	20400d18 	.word	0x20400d18
  401bd8:	20400d14 	.word	0x20400d14
  401bdc:	20400d24 	.word	0x20400d24
  401be0:	20400d20 	.word	0x20400d20
  401be4:	20400d5c 	.word	0x20400d5c
  401be8:	00407214 	.word	0x00407214
  401bec:	004022a5 	.word	0x004022a5
  401bf0:	2040000c 	.word	0x2040000c
  401bf4:	00400845 	.word	0x00400845

00401bf8 <TC_init>:
void TC_init(Tc * TC, int ID_TC, int TC_CHANNEL, int freq){
  401bf8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  401bfc:	b085      	sub	sp, #20
  401bfe:	4606      	mov	r6, r0
  401c00:	460c      	mov	r4, r1
  401c02:	4617      	mov	r7, r2
  401c04:	4698      	mov	r8, r3
	pmc_enable_periph_clk(ID_TC);
  401c06:	4608      	mov	r0, r1
  401c08:	4b18      	ldr	r3, [pc, #96]	; (401c6c <TC_init+0x74>)
  401c0a:	4798      	blx	r3
	tc_find_mck_divisor(freq, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  401c0c:	4d18      	ldr	r5, [pc, #96]	; (401c70 <TC_init+0x78>)
  401c0e:	9500      	str	r5, [sp, #0]
  401c10:	ab02      	add	r3, sp, #8
  401c12:	aa03      	add	r2, sp, #12
  401c14:	4629      	mov	r1, r5
  401c16:	4640      	mov	r0, r8
  401c18:	f8df 906c 	ldr.w	r9, [pc, #108]	; 401c88 <TC_init+0x90>
  401c1c:	47c8      	blx	r9
	tc_init(TC, TC_CHANNEL, ul_tcclks | TC_CMR_CPCTRG);
  401c1e:	9a02      	ldr	r2, [sp, #8]
  401c20:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  401c24:	4639      	mov	r1, r7
  401c26:	4630      	mov	r0, r6
  401c28:	4b12      	ldr	r3, [pc, #72]	; (401c74 <TC_init+0x7c>)
  401c2a:	4798      	blx	r3
	tc_write_rc(TC, TC_CHANNEL, (ul_sysclk / ul_div) / freq);
  401c2c:	9a03      	ldr	r2, [sp, #12]
  401c2e:	fbb5 f2f2 	udiv	r2, r5, r2
  401c32:	fbb2 f2f8 	udiv	r2, r2, r8
  401c36:	4639      	mov	r1, r7
  401c38:	4630      	mov	r0, r6
  401c3a:	4b0f      	ldr	r3, [pc, #60]	; (401c78 <TC_init+0x80>)
  401c3c:	4798      	blx	r3
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401c3e:	b263      	sxtb	r3, r4
  401c40:	095b      	lsrs	r3, r3, #5
  401c42:	f004 041f 	and.w	r4, r4, #31
  401c46:	2201      	movs	r2, #1
  401c48:	fa02 f404 	lsl.w	r4, r2, r4
  401c4c:	4a0b      	ldr	r2, [pc, #44]	; (401c7c <TC_init+0x84>)
  401c4e:	f842 4023 	str.w	r4, [r2, r3, lsl #2]
	tc_enable_interrupt(TC, TC_CHANNEL, TC_IER_CPCS);
  401c52:	2210      	movs	r2, #16
  401c54:	4639      	mov	r1, r7
  401c56:	4630      	mov	r0, r6
  401c58:	4b09      	ldr	r3, [pc, #36]	; (401c80 <TC_init+0x88>)
  401c5a:	4798      	blx	r3
	tc_start(TC, TC_CHANNEL);
  401c5c:	4639      	mov	r1, r7
  401c5e:	4630      	mov	r0, r6
  401c60:	4b08      	ldr	r3, [pc, #32]	; (401c84 <TC_init+0x8c>)
  401c62:	4798      	blx	r3
}
  401c64:	b005      	add	sp, #20
  401c66:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401c6a:	bf00      	nop
  401c6c:	004011c5 	.word	0x004011c5
  401c70:	11e1a300 	.word	0x11e1a300
  401c74:	004005bb 	.word	0x004005bb
  401c78:	004005dd 	.word	0x004005dd
  401c7c:	e000e100 	.word	0xe000e100
  401c80:	004005e5 	.word	0x004005e5
  401c84:	004005d5 	.word	0x004005d5
  401c88:	004005f5 	.word	0x004005f5

00401c8c <RTC_init>:
void RTC_init(Rtc *rtc, uint32_t id_rtc, uint32_t irq_type){
  401c8c:	b5f0      	push	{r4, r5, r6, r7, lr}
  401c8e:	b085      	sub	sp, #20
  401c90:	4605      	mov	r5, r0
  401c92:	460c      	mov	r4, r1
  401c94:	4616      	mov	r6, r2
	pmc_enable_periph_clk(ID_RTC);
  401c96:	2002      	movs	r0, #2
  401c98:	4b20      	ldr	r3, [pc, #128]	; (401d1c <RTC_init+0x90>)
  401c9a:	4798      	blx	r3
	rtc_set_hour_mode(rtc, 0);
  401c9c:	2100      	movs	r1, #0
  401c9e:	4628      	mov	r0, r5
  401ca0:	4b1f      	ldr	r3, [pc, #124]	; (401d20 <RTC_init+0x94>)
  401ca2:	4798      	blx	r3
	rtc_set_date(rtc, t.year, t.month, t.day, t.week);
  401ca4:	230c      	movs	r3, #12
  401ca6:	9300      	str	r3, [sp, #0]
  401ca8:	2313      	movs	r3, #19
  401caa:	2203      	movs	r2, #3
  401cac:	f240 71e2 	movw	r1, #2018	; 0x7e2
  401cb0:	4628      	mov	r0, r5
  401cb2:	4f1c      	ldr	r7, [pc, #112]	; (401d24 <RTC_init+0x98>)
  401cb4:	47b8      	blx	r7
	rtc_set_time(rtc, t.hour, t.minute, t.seccond);
  401cb6:	2301      	movs	r3, #1
  401cb8:	222d      	movs	r2, #45	; 0x2d
  401cba:	210f      	movs	r1, #15
  401cbc:	4628      	mov	r0, r5
  401cbe:	4f1a      	ldr	r7, [pc, #104]	; (401d28 <RTC_init+0x9c>)
  401cc0:	47b8      	blx	r7
	NVIC_DisableIRQ(id_rtc);
  401cc2:	b262      	sxtb	r2, r4
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  401cc4:	b2e4      	uxtb	r4, r4
  401cc6:	f004 011f 	and.w	r1, r4, #31
  401cca:	2301      	movs	r3, #1
  401ccc:	408b      	lsls	r3, r1
  401cce:	0957      	lsrs	r7, r2, #5
  401cd0:	4816      	ldr	r0, [pc, #88]	; (401d2c <RTC_init+0xa0>)
  401cd2:	eb00 0187 	add.w	r1, r0, r7, lsl #2
  401cd6:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  401cda:	f8c1 3180 	str.w	r3, [r1, #384]	; 0x180
  if(IRQn < 0) {
  401cde:	2a00      	cmp	r2, #0
  401ce0:	db16      	blt.n	401d10 <RTC_init+0x84>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  401ce2:	4912      	ldr	r1, [pc, #72]	; (401d2c <RTC_init+0xa0>)
  401ce4:	4411      	add	r1, r2
  401ce6:	2200      	movs	r2, #0
  401ce8:	f881 2300 	strb.w	r2, [r1, #768]	; 0x300
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401cec:	f840 3027 	str.w	r3, [r0, r7, lsl #2]
	rtc_enable_interrupt(rtc,  irq_type);
  401cf0:	4631      	mov	r1, r6
  401cf2:	4628      	mov	r0, r5
  401cf4:	4b0e      	ldr	r3, [pc, #56]	; (401d30 <RTC_init+0xa4>)
  401cf6:	4798      	blx	r3
	rtc_set_time_alarm(RTC, 1, t.hour, 1, t.minute, 1, t.seccond);
  401cf8:	2101      	movs	r1, #1
  401cfa:	9102      	str	r1, [sp, #8]
  401cfc:	9101      	str	r1, [sp, #4]
  401cfe:	232d      	movs	r3, #45	; 0x2d
  401d00:	9300      	str	r3, [sp, #0]
  401d02:	460b      	mov	r3, r1
  401d04:	220f      	movs	r2, #15
  401d06:	480b      	ldr	r0, [pc, #44]	; (401d34 <RTC_init+0xa8>)
  401d08:	4c0b      	ldr	r4, [pc, #44]	; (401d38 <RTC_init+0xac>)
  401d0a:	47a0      	blx	r4
}
  401d0c:	b005      	add	sp, #20
  401d0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  401d10:	f004 040f 	and.w	r4, r4, #15
  401d14:	4a09      	ldr	r2, [pc, #36]	; (401d3c <RTC_init+0xb0>)
  401d16:	2100      	movs	r1, #0
  401d18:	5511      	strb	r1, [r2, r4]
  401d1a:	e7e7      	b.n	401cec <RTC_init+0x60>
  401d1c:	004011c5 	.word	0x004011c5
  401d20:	004001ad 	.word	0x004001ad
  401d24:	004002ed 	.word	0x004002ed
  401d28:	004001c9 	.word	0x004001c9
  401d2c:	e000e100 	.word	0xe000e100
  401d30:	004001c3 	.word	0x004001c3
  401d34:	400e1860 	.word	0x400e1860
  401d38:	00400259 	.word	0x00400259
  401d3c:	e000ed14 	.word	0xe000ed14

00401d40 <init>:
}


void init(void){
  401d40:	b530      	push	{r4, r5, lr}
  401d42:	b0a9      	sub	sp, #164	; 0xa4
	board_init();
  401d44:	4b32      	ldr	r3, [pc, #200]	; (401e10 <init+0xd0>)
  401d46:	4798      	blx	r3
	sysclk_init();
  401d48:	4b32      	ldr	r3, [pc, #200]	; (401e14 <init+0xd4>)
  401d4a:	4798      	blx	r3
	
	int periphIdsList[4] = {
  401d4c:	ac24      	add	r4, sp, #144	; 0x90
  401d4e:	4b32      	ldr	r3, [pc, #200]	; (401e18 <init+0xd8>)
  401d50:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  401d52:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		ID_PIOA,
		ID_PIOB,
		ID_PIOC,
		ID_PIOD
	};
	enebleAllPeriph(periphIdsList, 4);
  401d56:	2104      	movs	r1, #4
  401d58:	4620      	mov	r0, r4
  401d5a:	4b30      	ldr	r3, [pc, #192]	; (401e1c <init+0xdc>)
  401d5c:	4798      	blx	r3
	
	//Configura os LEDs
	component leds[3] = {led1,led2,led3};
  401d5e:	ac12      	add	r4, sp, #72	; 0x48
  401d60:	4d2f      	ldr	r5, [pc, #188]	; (401e20 <init+0xe0>)
  401d62:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  401d64:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  401d66:	e895 0003 	ldmia.w	r5, {r0, r1}
  401d6a:	e884 0003 	stmia.w	r4, {r0, r1}
  401d6e:	ac18      	add	r4, sp, #96	; 0x60
  401d70:	4d2c      	ldr	r5, [pc, #176]	; (401e24 <init+0xe4>)
  401d72:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  401d74:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  401d76:	e895 0003 	ldmia.w	r5, {r0, r1}
  401d7a:	e884 0003 	stmia.w	r4, {r0, r1}
  401d7e:	ac1e      	add	r4, sp, #120	; 0x78
  401d80:	4d29      	ldr	r5, [pc, #164]	; (401e28 <init+0xe8>)
  401d82:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  401d84:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  401d86:	e895 0003 	ldmia.w	r5, {r0, r1}
  401d8a:	e884 0003 	stmia.w	r4, {r0, r1}
	configureLeds(leds, 3);
  401d8e:	2103      	movs	r1, #3
  401d90:	a812      	add	r0, sp, #72	; 0x48
  401d92:	4b26      	ldr	r3, [pc, #152]	; (401e2c <init+0xec>)
  401d94:	4798      	blx	r3

	//Configura os botes
	component buttons[3] = {leftButton,centerButton,rightButton};
  401d96:	466c      	mov	r4, sp
  401d98:	4d25      	ldr	r5, [pc, #148]	; (401e30 <init+0xf0>)
  401d9a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  401d9c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  401d9e:	e895 0003 	ldmia.w	r5, {r0, r1}
  401da2:	e884 0003 	stmia.w	r4, {r0, r1}
  401da6:	ac06      	add	r4, sp, #24
  401da8:	4d22      	ldr	r5, [pc, #136]	; (401e34 <init+0xf4>)
  401daa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  401dac:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  401dae:	e895 0003 	ldmia.w	r5, {r0, r1}
  401db2:	e884 0003 	stmia.w	r4, {r0, r1}
  401db6:	ac0c      	add	r4, sp, #48	; 0x30
  401db8:	4d1f      	ldr	r5, [pc, #124]	; (401e38 <init+0xf8>)
  401dba:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  401dbc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  401dbe:	e895 0003 	ldmia.w	r5, {r0, r1}
  401dc2:	e884 0003 	stmia.w	r4, {r0, r1}
	configureButtons(buttons, 3);
  401dc6:	2103      	movs	r1, #3
  401dc8:	4668      	mov	r0, sp
  401dca:	4b1c      	ldr	r3, [pc, #112]	; (401e3c <init+0xfc>)
  401dcc:	4798      	blx	r3
	
	/** Configura timer TC0, canal 1 com 5Hz */
	TC_init(TC0, ID_TC0, 0, 5);
  401dce:	4d1c      	ldr	r5, [pc, #112]	; (401e40 <init+0x100>)
  401dd0:	2305      	movs	r3, #5
  401dd2:	2200      	movs	r2, #0
  401dd4:	2117      	movs	r1, #23
  401dd6:	4628      	mov	r0, r5
  401dd8:	4c1a      	ldr	r4, [pc, #104]	; (401e44 <init+0x104>)
  401dda:	47a0      	blx	r4
	/** Configura timer TC0, canal 2 com 10Hz */
	TC_init(TC0, ID_TC1, 1, 10);
  401ddc:	230a      	movs	r3, #10
  401dde:	2201      	movs	r2, #1
  401de0:	2118      	movs	r1, #24
  401de2:	4628      	mov	r0, r5
  401de4:	47a0      	blx	r4
	/** Configura timer TC0, canal 3 com 1Hz */
	TC_init(TC0, ID_TC2, 2, 1);
  401de6:	2301      	movs	r3, #1
  401de8:	2202      	movs	r2, #2
  401dea:	2119      	movs	r1, #25
  401dec:	4628      	mov	r0, r5
  401dee:	47a0      	blx	r4
	
	/** Configura RTC */
	RTC_init(RTC, ID_RTC, RTC_IER_ALREN | RTC_IER_SECEN);
  401df0:	2206      	movs	r2, #6
  401df2:	2102      	movs	r1, #2
  401df4:	4814      	ldr	r0, [pc, #80]	; (401e48 <init+0x108>)
  401df6:	4b15      	ldr	r3, [pc, #84]	; (401e4c <init+0x10c>)
  401df8:	4798      	blx	r3

	// Init OLED
	gfx_mono_ssd1306_init();
  401dfa:	4b15      	ldr	r3, [pc, #84]	; (401e50 <init+0x110>)
  401dfc:	4798      	blx	r3
	delay_init();
	sprintf(string, "        ");
  401dfe:	4a15      	ldr	r2, [pc, #84]	; (401e54 <init+0x114>)
  401e00:	4b15      	ldr	r3, [pc, #84]	; (401e58 <init+0x118>)
  401e02:	cb03      	ldmia	r3!, {r0, r1}
  401e04:	6010      	str	r0, [r2, #0]
  401e06:	6051      	str	r1, [r2, #4]
  401e08:	781b      	ldrb	r3, [r3, #0]
  401e0a:	7213      	strb	r3, [r2, #8]
	
}
  401e0c:	b029      	add	sp, #164	; 0xa4
  401e0e:	bd30      	pop	{r4, r5, pc}
  401e10:	00400c6d 	.word	0x00400c6d
  401e14:	00400bfd 	.word	0x00400bfd
  401e18:	004071f8 	.word	0x004071f8
  401e1c:	00401945 	.word	0x00401945
  401e20:	2040003c 	.word	0x2040003c
  401e24:	20400054 	.word	0x20400054
  401e28:	2040006c 	.word	0x2040006c
  401e2c:	00401919 	.word	0x00401919
  401e30:	20400084 	.word	0x20400084
  401e34:	20400020 	.word	0x20400020
  401e38:	2040009c 	.word	0x2040009c
  401e3c:	00401865 	.word	0x00401865
  401e40:	4000c000 	.word	0x4000c000
  401e44:	00401bf9 	.word	0x00401bf9
  401e48:	400e1860 	.word	0x400e1860
  401e4c:	00401c8d 	.word	0x00401c8d
  401e50:	004008dd 	.word	0x004008dd
  401e54:	20400d5c 	.word	0x20400d5c
  401e58:	00407208 	.word	0x00407208

00401e5c <main>:

int main (void)
{
  401e5c:	b508      	push	{r3, lr}
	init();
  401e5e:	4b0c      	ldr	r3, [pc, #48]	; (401e90 <main+0x34>)
  401e60:	4798      	blx	r3
	RTT_init();
  401e62:	4b0c      	ldr	r3, [pc, #48]	; (401e94 <main+0x38>)
  401e64:	4798      	blx	r3

  /* Insert application code here, after the board has been initialized. */
	while(1) {
		if (lcdFlag)
  401e66:	4c0c      	ldr	r4, [pc, #48]	; (401e98 <main+0x3c>)
		{
			writeLCD();
  401e68:	4e0c      	ldr	r6, [pc, #48]	; (401e9c <main+0x40>)
			lcdFlag = 0;
		}
		if (rttAlarm){
  401e6a:	4d0d      	ldr	r5, [pc, #52]	; (401ea0 <main+0x44>)
  401e6c:	e006      	b.n	401e7c <main+0x20>
			writeLCD();
  401e6e:	47b0      	blx	r6
			lcdFlag = 0;
  401e70:	2300      	movs	r3, #0
  401e72:	7023      	strb	r3, [r4, #0]
  401e74:	e005      	b.n	401e82 <main+0x26>
		  RTT_init();
		}
		pmc_sleep(SAM_PM_SMODE_SLEEP_WFI);
  401e76:	2002      	movs	r0, #2
  401e78:	4b0a      	ldr	r3, [pc, #40]	; (401ea4 <main+0x48>)
  401e7a:	4798      	blx	r3
		if (lcdFlag)
  401e7c:	7823      	ldrb	r3, [r4, #0]
  401e7e:	2b00      	cmp	r3, #0
  401e80:	d1f5      	bne.n	401e6e <main+0x12>
		if (rttAlarm){
  401e82:	782b      	ldrb	r3, [r5, #0]
  401e84:	2b00      	cmp	r3, #0
  401e86:	d0f6      	beq.n	401e76 <main+0x1a>
		  RTT_init();
  401e88:	4b02      	ldr	r3, [pc, #8]	; (401e94 <main+0x38>)
  401e8a:	4798      	blx	r3
  401e8c:	e7f3      	b.n	401e76 <main+0x1a>
  401e8e:	bf00      	nop
  401e90:	00401d41 	.word	0x00401d41
  401e94:	004017b5 	.word	0x004017b5
  401e98:	20400038 	.word	0x20400038
  401e9c:	00401b8d 	.word	0x00401b8d
  401ea0:	20400d1d 	.word	0x20400d1d
  401ea4:	00401269 	.word	0x00401269

00401ea8 <__aeabi_uldivmod>:
  401ea8:	b953      	cbnz	r3, 401ec0 <__aeabi_uldivmod+0x18>
  401eaa:	b94a      	cbnz	r2, 401ec0 <__aeabi_uldivmod+0x18>
  401eac:	2900      	cmp	r1, #0
  401eae:	bf08      	it	eq
  401eb0:	2800      	cmpeq	r0, #0
  401eb2:	bf1c      	itt	ne
  401eb4:	f04f 31ff 	movne.w	r1, #4294967295
  401eb8:	f04f 30ff 	movne.w	r0, #4294967295
  401ebc:	f000 b97a 	b.w	4021b4 <__aeabi_idiv0>
  401ec0:	f1ad 0c08 	sub.w	ip, sp, #8
  401ec4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  401ec8:	f000 f806 	bl	401ed8 <__udivmoddi4>
  401ecc:	f8dd e004 	ldr.w	lr, [sp, #4]
  401ed0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  401ed4:	b004      	add	sp, #16
  401ed6:	4770      	bx	lr

00401ed8 <__udivmoddi4>:
  401ed8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  401edc:	468c      	mov	ip, r1
  401ede:	460d      	mov	r5, r1
  401ee0:	4604      	mov	r4, r0
  401ee2:	9e08      	ldr	r6, [sp, #32]
  401ee4:	2b00      	cmp	r3, #0
  401ee6:	d151      	bne.n	401f8c <__udivmoddi4+0xb4>
  401ee8:	428a      	cmp	r2, r1
  401eea:	4617      	mov	r7, r2
  401eec:	d96d      	bls.n	401fca <__udivmoddi4+0xf2>
  401eee:	fab2 fe82 	clz	lr, r2
  401ef2:	f1be 0f00 	cmp.w	lr, #0
  401ef6:	d00b      	beq.n	401f10 <__udivmoddi4+0x38>
  401ef8:	f1ce 0c20 	rsb	ip, lr, #32
  401efc:	fa01 f50e 	lsl.w	r5, r1, lr
  401f00:	fa20 fc0c 	lsr.w	ip, r0, ip
  401f04:	fa02 f70e 	lsl.w	r7, r2, lr
  401f08:	ea4c 0c05 	orr.w	ip, ip, r5
  401f0c:	fa00 f40e 	lsl.w	r4, r0, lr
  401f10:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  401f14:	0c25      	lsrs	r5, r4, #16
  401f16:	fbbc f8fa 	udiv	r8, ip, sl
  401f1a:	fa1f f987 	uxth.w	r9, r7
  401f1e:	fb0a cc18 	mls	ip, sl, r8, ip
  401f22:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  401f26:	fb08 f309 	mul.w	r3, r8, r9
  401f2a:	42ab      	cmp	r3, r5
  401f2c:	d90a      	bls.n	401f44 <__udivmoddi4+0x6c>
  401f2e:	19ed      	adds	r5, r5, r7
  401f30:	f108 32ff 	add.w	r2, r8, #4294967295
  401f34:	f080 8123 	bcs.w	40217e <__udivmoddi4+0x2a6>
  401f38:	42ab      	cmp	r3, r5
  401f3a:	f240 8120 	bls.w	40217e <__udivmoddi4+0x2a6>
  401f3e:	f1a8 0802 	sub.w	r8, r8, #2
  401f42:	443d      	add	r5, r7
  401f44:	1aed      	subs	r5, r5, r3
  401f46:	b2a4      	uxth	r4, r4
  401f48:	fbb5 f0fa 	udiv	r0, r5, sl
  401f4c:	fb0a 5510 	mls	r5, sl, r0, r5
  401f50:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  401f54:	fb00 f909 	mul.w	r9, r0, r9
  401f58:	45a1      	cmp	r9, r4
  401f5a:	d909      	bls.n	401f70 <__udivmoddi4+0x98>
  401f5c:	19e4      	adds	r4, r4, r7
  401f5e:	f100 33ff 	add.w	r3, r0, #4294967295
  401f62:	f080 810a 	bcs.w	40217a <__udivmoddi4+0x2a2>
  401f66:	45a1      	cmp	r9, r4
  401f68:	f240 8107 	bls.w	40217a <__udivmoddi4+0x2a2>
  401f6c:	3802      	subs	r0, #2
  401f6e:	443c      	add	r4, r7
  401f70:	eba4 0409 	sub.w	r4, r4, r9
  401f74:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  401f78:	2100      	movs	r1, #0
  401f7a:	2e00      	cmp	r6, #0
  401f7c:	d061      	beq.n	402042 <__udivmoddi4+0x16a>
  401f7e:	fa24 f40e 	lsr.w	r4, r4, lr
  401f82:	2300      	movs	r3, #0
  401f84:	6034      	str	r4, [r6, #0]
  401f86:	6073      	str	r3, [r6, #4]
  401f88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401f8c:	428b      	cmp	r3, r1
  401f8e:	d907      	bls.n	401fa0 <__udivmoddi4+0xc8>
  401f90:	2e00      	cmp	r6, #0
  401f92:	d054      	beq.n	40203e <__udivmoddi4+0x166>
  401f94:	2100      	movs	r1, #0
  401f96:	e886 0021 	stmia.w	r6, {r0, r5}
  401f9a:	4608      	mov	r0, r1
  401f9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401fa0:	fab3 f183 	clz	r1, r3
  401fa4:	2900      	cmp	r1, #0
  401fa6:	f040 808e 	bne.w	4020c6 <__udivmoddi4+0x1ee>
  401faa:	42ab      	cmp	r3, r5
  401fac:	d302      	bcc.n	401fb4 <__udivmoddi4+0xdc>
  401fae:	4282      	cmp	r2, r0
  401fb0:	f200 80fa 	bhi.w	4021a8 <__udivmoddi4+0x2d0>
  401fb4:	1a84      	subs	r4, r0, r2
  401fb6:	eb65 0503 	sbc.w	r5, r5, r3
  401fba:	2001      	movs	r0, #1
  401fbc:	46ac      	mov	ip, r5
  401fbe:	2e00      	cmp	r6, #0
  401fc0:	d03f      	beq.n	402042 <__udivmoddi4+0x16a>
  401fc2:	e886 1010 	stmia.w	r6, {r4, ip}
  401fc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401fca:	b912      	cbnz	r2, 401fd2 <__udivmoddi4+0xfa>
  401fcc:	2701      	movs	r7, #1
  401fce:	fbb7 f7f2 	udiv	r7, r7, r2
  401fd2:	fab7 fe87 	clz	lr, r7
  401fd6:	f1be 0f00 	cmp.w	lr, #0
  401fda:	d134      	bne.n	402046 <__udivmoddi4+0x16e>
  401fdc:	1beb      	subs	r3, r5, r7
  401fde:	0c3a      	lsrs	r2, r7, #16
  401fe0:	fa1f fc87 	uxth.w	ip, r7
  401fe4:	2101      	movs	r1, #1
  401fe6:	fbb3 f8f2 	udiv	r8, r3, r2
  401fea:	0c25      	lsrs	r5, r4, #16
  401fec:	fb02 3318 	mls	r3, r2, r8, r3
  401ff0:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  401ff4:	fb0c f308 	mul.w	r3, ip, r8
  401ff8:	42ab      	cmp	r3, r5
  401ffa:	d907      	bls.n	40200c <__udivmoddi4+0x134>
  401ffc:	19ed      	adds	r5, r5, r7
  401ffe:	f108 30ff 	add.w	r0, r8, #4294967295
  402002:	d202      	bcs.n	40200a <__udivmoddi4+0x132>
  402004:	42ab      	cmp	r3, r5
  402006:	f200 80d1 	bhi.w	4021ac <__udivmoddi4+0x2d4>
  40200a:	4680      	mov	r8, r0
  40200c:	1aed      	subs	r5, r5, r3
  40200e:	b2a3      	uxth	r3, r4
  402010:	fbb5 f0f2 	udiv	r0, r5, r2
  402014:	fb02 5510 	mls	r5, r2, r0, r5
  402018:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  40201c:	fb0c fc00 	mul.w	ip, ip, r0
  402020:	45a4      	cmp	ip, r4
  402022:	d907      	bls.n	402034 <__udivmoddi4+0x15c>
  402024:	19e4      	adds	r4, r4, r7
  402026:	f100 33ff 	add.w	r3, r0, #4294967295
  40202a:	d202      	bcs.n	402032 <__udivmoddi4+0x15a>
  40202c:	45a4      	cmp	ip, r4
  40202e:	f200 80b8 	bhi.w	4021a2 <__udivmoddi4+0x2ca>
  402032:	4618      	mov	r0, r3
  402034:	eba4 040c 	sub.w	r4, r4, ip
  402038:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  40203c:	e79d      	b.n	401f7a <__udivmoddi4+0xa2>
  40203e:	4631      	mov	r1, r6
  402040:	4630      	mov	r0, r6
  402042:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402046:	f1ce 0420 	rsb	r4, lr, #32
  40204a:	fa05 f30e 	lsl.w	r3, r5, lr
  40204e:	fa07 f70e 	lsl.w	r7, r7, lr
  402052:	fa20 f804 	lsr.w	r8, r0, r4
  402056:	0c3a      	lsrs	r2, r7, #16
  402058:	fa25 f404 	lsr.w	r4, r5, r4
  40205c:	ea48 0803 	orr.w	r8, r8, r3
  402060:	fbb4 f1f2 	udiv	r1, r4, r2
  402064:	ea4f 4518 	mov.w	r5, r8, lsr #16
  402068:	fb02 4411 	mls	r4, r2, r1, r4
  40206c:	fa1f fc87 	uxth.w	ip, r7
  402070:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  402074:	fb01 f30c 	mul.w	r3, r1, ip
  402078:	42ab      	cmp	r3, r5
  40207a:	fa00 f40e 	lsl.w	r4, r0, lr
  40207e:	d909      	bls.n	402094 <__udivmoddi4+0x1bc>
  402080:	19ed      	adds	r5, r5, r7
  402082:	f101 30ff 	add.w	r0, r1, #4294967295
  402086:	f080 808a 	bcs.w	40219e <__udivmoddi4+0x2c6>
  40208a:	42ab      	cmp	r3, r5
  40208c:	f240 8087 	bls.w	40219e <__udivmoddi4+0x2c6>
  402090:	3902      	subs	r1, #2
  402092:	443d      	add	r5, r7
  402094:	1aeb      	subs	r3, r5, r3
  402096:	fa1f f588 	uxth.w	r5, r8
  40209a:	fbb3 f0f2 	udiv	r0, r3, r2
  40209e:	fb02 3310 	mls	r3, r2, r0, r3
  4020a2:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4020a6:	fb00 f30c 	mul.w	r3, r0, ip
  4020aa:	42ab      	cmp	r3, r5
  4020ac:	d907      	bls.n	4020be <__udivmoddi4+0x1e6>
  4020ae:	19ed      	adds	r5, r5, r7
  4020b0:	f100 38ff 	add.w	r8, r0, #4294967295
  4020b4:	d26f      	bcs.n	402196 <__udivmoddi4+0x2be>
  4020b6:	42ab      	cmp	r3, r5
  4020b8:	d96d      	bls.n	402196 <__udivmoddi4+0x2be>
  4020ba:	3802      	subs	r0, #2
  4020bc:	443d      	add	r5, r7
  4020be:	1aeb      	subs	r3, r5, r3
  4020c0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  4020c4:	e78f      	b.n	401fe6 <__udivmoddi4+0x10e>
  4020c6:	f1c1 0720 	rsb	r7, r1, #32
  4020ca:	fa22 f807 	lsr.w	r8, r2, r7
  4020ce:	408b      	lsls	r3, r1
  4020d0:	fa05 f401 	lsl.w	r4, r5, r1
  4020d4:	ea48 0303 	orr.w	r3, r8, r3
  4020d8:	fa20 fe07 	lsr.w	lr, r0, r7
  4020dc:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  4020e0:	40fd      	lsrs	r5, r7
  4020e2:	ea4e 0e04 	orr.w	lr, lr, r4
  4020e6:	fbb5 f9fc 	udiv	r9, r5, ip
  4020ea:	ea4f 441e 	mov.w	r4, lr, lsr #16
  4020ee:	fb0c 5519 	mls	r5, ip, r9, r5
  4020f2:	fa1f f883 	uxth.w	r8, r3
  4020f6:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  4020fa:	fb09 f408 	mul.w	r4, r9, r8
  4020fe:	42ac      	cmp	r4, r5
  402100:	fa02 f201 	lsl.w	r2, r2, r1
  402104:	fa00 fa01 	lsl.w	sl, r0, r1
  402108:	d908      	bls.n	40211c <__udivmoddi4+0x244>
  40210a:	18ed      	adds	r5, r5, r3
  40210c:	f109 30ff 	add.w	r0, r9, #4294967295
  402110:	d243      	bcs.n	40219a <__udivmoddi4+0x2c2>
  402112:	42ac      	cmp	r4, r5
  402114:	d941      	bls.n	40219a <__udivmoddi4+0x2c2>
  402116:	f1a9 0902 	sub.w	r9, r9, #2
  40211a:	441d      	add	r5, r3
  40211c:	1b2d      	subs	r5, r5, r4
  40211e:	fa1f fe8e 	uxth.w	lr, lr
  402122:	fbb5 f0fc 	udiv	r0, r5, ip
  402126:	fb0c 5510 	mls	r5, ip, r0, r5
  40212a:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  40212e:	fb00 f808 	mul.w	r8, r0, r8
  402132:	45a0      	cmp	r8, r4
  402134:	d907      	bls.n	402146 <__udivmoddi4+0x26e>
  402136:	18e4      	adds	r4, r4, r3
  402138:	f100 35ff 	add.w	r5, r0, #4294967295
  40213c:	d229      	bcs.n	402192 <__udivmoddi4+0x2ba>
  40213e:	45a0      	cmp	r8, r4
  402140:	d927      	bls.n	402192 <__udivmoddi4+0x2ba>
  402142:	3802      	subs	r0, #2
  402144:	441c      	add	r4, r3
  402146:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  40214a:	eba4 0408 	sub.w	r4, r4, r8
  40214e:	fba0 8902 	umull	r8, r9, r0, r2
  402152:	454c      	cmp	r4, r9
  402154:	46c6      	mov	lr, r8
  402156:	464d      	mov	r5, r9
  402158:	d315      	bcc.n	402186 <__udivmoddi4+0x2ae>
  40215a:	d012      	beq.n	402182 <__udivmoddi4+0x2aa>
  40215c:	b156      	cbz	r6, 402174 <__udivmoddi4+0x29c>
  40215e:	ebba 030e 	subs.w	r3, sl, lr
  402162:	eb64 0405 	sbc.w	r4, r4, r5
  402166:	fa04 f707 	lsl.w	r7, r4, r7
  40216a:	40cb      	lsrs	r3, r1
  40216c:	431f      	orrs	r7, r3
  40216e:	40cc      	lsrs	r4, r1
  402170:	6037      	str	r7, [r6, #0]
  402172:	6074      	str	r4, [r6, #4]
  402174:	2100      	movs	r1, #0
  402176:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40217a:	4618      	mov	r0, r3
  40217c:	e6f8      	b.n	401f70 <__udivmoddi4+0x98>
  40217e:	4690      	mov	r8, r2
  402180:	e6e0      	b.n	401f44 <__udivmoddi4+0x6c>
  402182:	45c2      	cmp	sl, r8
  402184:	d2ea      	bcs.n	40215c <__udivmoddi4+0x284>
  402186:	ebb8 0e02 	subs.w	lr, r8, r2
  40218a:	eb69 0503 	sbc.w	r5, r9, r3
  40218e:	3801      	subs	r0, #1
  402190:	e7e4      	b.n	40215c <__udivmoddi4+0x284>
  402192:	4628      	mov	r0, r5
  402194:	e7d7      	b.n	402146 <__udivmoddi4+0x26e>
  402196:	4640      	mov	r0, r8
  402198:	e791      	b.n	4020be <__udivmoddi4+0x1e6>
  40219a:	4681      	mov	r9, r0
  40219c:	e7be      	b.n	40211c <__udivmoddi4+0x244>
  40219e:	4601      	mov	r1, r0
  4021a0:	e778      	b.n	402094 <__udivmoddi4+0x1bc>
  4021a2:	3802      	subs	r0, #2
  4021a4:	443c      	add	r4, r7
  4021a6:	e745      	b.n	402034 <__udivmoddi4+0x15c>
  4021a8:	4608      	mov	r0, r1
  4021aa:	e708      	b.n	401fbe <__udivmoddi4+0xe6>
  4021ac:	f1a8 0802 	sub.w	r8, r8, #2
  4021b0:	443d      	add	r5, r7
  4021b2:	e72b      	b.n	40200c <__udivmoddi4+0x134>

004021b4 <__aeabi_idiv0>:
  4021b4:	4770      	bx	lr
  4021b6:	bf00      	nop

004021b8 <__libc_init_array>:
  4021b8:	b570      	push	{r4, r5, r6, lr}
  4021ba:	4e0f      	ldr	r6, [pc, #60]	; (4021f8 <__libc_init_array+0x40>)
  4021bc:	4d0f      	ldr	r5, [pc, #60]	; (4021fc <__libc_init_array+0x44>)
  4021be:	1b76      	subs	r6, r6, r5
  4021c0:	10b6      	asrs	r6, r6, #2
  4021c2:	bf18      	it	ne
  4021c4:	2400      	movne	r4, #0
  4021c6:	d005      	beq.n	4021d4 <__libc_init_array+0x1c>
  4021c8:	3401      	adds	r4, #1
  4021ca:	f855 3b04 	ldr.w	r3, [r5], #4
  4021ce:	4798      	blx	r3
  4021d0:	42a6      	cmp	r6, r4
  4021d2:	d1f9      	bne.n	4021c8 <__libc_init_array+0x10>
  4021d4:	4e0a      	ldr	r6, [pc, #40]	; (402200 <__libc_init_array+0x48>)
  4021d6:	4d0b      	ldr	r5, [pc, #44]	; (402204 <__libc_init_array+0x4c>)
  4021d8:	1b76      	subs	r6, r6, r5
  4021da:	f005 f969 	bl	4074b0 <_init>
  4021de:	10b6      	asrs	r6, r6, #2
  4021e0:	bf18      	it	ne
  4021e2:	2400      	movne	r4, #0
  4021e4:	d006      	beq.n	4021f4 <__libc_init_array+0x3c>
  4021e6:	3401      	adds	r4, #1
  4021e8:	f855 3b04 	ldr.w	r3, [r5], #4
  4021ec:	4798      	blx	r3
  4021ee:	42a6      	cmp	r6, r4
  4021f0:	d1f9      	bne.n	4021e6 <__libc_init_array+0x2e>
  4021f2:	bd70      	pop	{r4, r5, r6, pc}
  4021f4:	bd70      	pop	{r4, r5, r6, pc}
  4021f6:	bf00      	nop
  4021f8:	004074bc 	.word	0x004074bc
  4021fc:	004074bc 	.word	0x004074bc
  402200:	004074c4 	.word	0x004074c4
  402204:	004074bc 	.word	0x004074bc

00402208 <memset>:
  402208:	b470      	push	{r4, r5, r6}
  40220a:	0786      	lsls	r6, r0, #30
  40220c:	d046      	beq.n	40229c <memset+0x94>
  40220e:	1e54      	subs	r4, r2, #1
  402210:	2a00      	cmp	r2, #0
  402212:	d041      	beq.n	402298 <memset+0x90>
  402214:	b2ca      	uxtb	r2, r1
  402216:	4603      	mov	r3, r0
  402218:	e002      	b.n	402220 <memset+0x18>
  40221a:	f114 34ff 	adds.w	r4, r4, #4294967295
  40221e:	d33b      	bcc.n	402298 <memset+0x90>
  402220:	f803 2b01 	strb.w	r2, [r3], #1
  402224:	079d      	lsls	r5, r3, #30
  402226:	d1f8      	bne.n	40221a <memset+0x12>
  402228:	2c03      	cmp	r4, #3
  40222a:	d92e      	bls.n	40228a <memset+0x82>
  40222c:	b2cd      	uxtb	r5, r1
  40222e:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  402232:	2c0f      	cmp	r4, #15
  402234:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  402238:	d919      	bls.n	40226e <memset+0x66>
  40223a:	f103 0210 	add.w	r2, r3, #16
  40223e:	4626      	mov	r6, r4
  402240:	3e10      	subs	r6, #16
  402242:	2e0f      	cmp	r6, #15
  402244:	f842 5c10 	str.w	r5, [r2, #-16]
  402248:	f842 5c0c 	str.w	r5, [r2, #-12]
  40224c:	f842 5c08 	str.w	r5, [r2, #-8]
  402250:	f842 5c04 	str.w	r5, [r2, #-4]
  402254:	f102 0210 	add.w	r2, r2, #16
  402258:	d8f2      	bhi.n	402240 <memset+0x38>
  40225a:	f1a4 0210 	sub.w	r2, r4, #16
  40225e:	f022 020f 	bic.w	r2, r2, #15
  402262:	f004 040f 	and.w	r4, r4, #15
  402266:	3210      	adds	r2, #16
  402268:	2c03      	cmp	r4, #3
  40226a:	4413      	add	r3, r2
  40226c:	d90d      	bls.n	40228a <memset+0x82>
  40226e:	461e      	mov	r6, r3
  402270:	4622      	mov	r2, r4
  402272:	3a04      	subs	r2, #4
  402274:	2a03      	cmp	r2, #3
  402276:	f846 5b04 	str.w	r5, [r6], #4
  40227a:	d8fa      	bhi.n	402272 <memset+0x6a>
  40227c:	1f22      	subs	r2, r4, #4
  40227e:	f022 0203 	bic.w	r2, r2, #3
  402282:	3204      	adds	r2, #4
  402284:	4413      	add	r3, r2
  402286:	f004 0403 	and.w	r4, r4, #3
  40228a:	b12c      	cbz	r4, 402298 <memset+0x90>
  40228c:	b2c9      	uxtb	r1, r1
  40228e:	441c      	add	r4, r3
  402290:	f803 1b01 	strb.w	r1, [r3], #1
  402294:	429c      	cmp	r4, r3
  402296:	d1fb      	bne.n	402290 <memset+0x88>
  402298:	bc70      	pop	{r4, r5, r6}
  40229a:	4770      	bx	lr
  40229c:	4614      	mov	r4, r2
  40229e:	4603      	mov	r3, r0
  4022a0:	e7c2      	b.n	402228 <memset+0x20>
  4022a2:	bf00      	nop

004022a4 <sprintf>:
  4022a4:	b40e      	push	{r1, r2, r3}
  4022a6:	b5f0      	push	{r4, r5, r6, r7, lr}
  4022a8:	b09c      	sub	sp, #112	; 0x70
  4022aa:	ab21      	add	r3, sp, #132	; 0x84
  4022ac:	490f      	ldr	r1, [pc, #60]	; (4022ec <sprintf+0x48>)
  4022ae:	f853 2b04 	ldr.w	r2, [r3], #4
  4022b2:	9301      	str	r3, [sp, #4]
  4022b4:	4605      	mov	r5, r0
  4022b6:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  4022ba:	6808      	ldr	r0, [r1, #0]
  4022bc:	9502      	str	r5, [sp, #8]
  4022be:	f44f 7702 	mov.w	r7, #520	; 0x208
  4022c2:	f64f 76ff 	movw	r6, #65535	; 0xffff
  4022c6:	a902      	add	r1, sp, #8
  4022c8:	9506      	str	r5, [sp, #24]
  4022ca:	f8ad 7014 	strh.w	r7, [sp, #20]
  4022ce:	9404      	str	r4, [sp, #16]
  4022d0:	9407      	str	r4, [sp, #28]
  4022d2:	f8ad 6016 	strh.w	r6, [sp, #22]
  4022d6:	f000 f80b 	bl	4022f0 <_svfprintf_r>
  4022da:	9b02      	ldr	r3, [sp, #8]
  4022dc:	2200      	movs	r2, #0
  4022de:	701a      	strb	r2, [r3, #0]
  4022e0:	b01c      	add	sp, #112	; 0x70
  4022e2:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  4022e6:	b003      	add	sp, #12
  4022e8:	4770      	bx	lr
  4022ea:	bf00      	nop
  4022ec:	204000b4 	.word	0x204000b4

004022f0 <_svfprintf_r>:
  4022f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4022f4:	b0c3      	sub	sp, #268	; 0x10c
  4022f6:	460c      	mov	r4, r1
  4022f8:	910b      	str	r1, [sp, #44]	; 0x2c
  4022fa:	4692      	mov	sl, r2
  4022fc:	930f      	str	r3, [sp, #60]	; 0x3c
  4022fe:	900c      	str	r0, [sp, #48]	; 0x30
  402300:	f002 fa0e 	bl	404720 <_localeconv_r>
  402304:	6803      	ldr	r3, [r0, #0]
  402306:	931a      	str	r3, [sp, #104]	; 0x68
  402308:	4618      	mov	r0, r3
  40230a:	f003 f8d9 	bl	4054c0 <strlen>
  40230e:	89a3      	ldrh	r3, [r4, #12]
  402310:	9019      	str	r0, [sp, #100]	; 0x64
  402312:	0619      	lsls	r1, r3, #24
  402314:	d503      	bpl.n	40231e <_svfprintf_r+0x2e>
  402316:	6923      	ldr	r3, [r4, #16]
  402318:	2b00      	cmp	r3, #0
  40231a:	f001 8003 	beq.w	403324 <_svfprintf_r+0x1034>
  40231e:	2300      	movs	r3, #0
  402320:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  402324:	9313      	str	r3, [sp, #76]	; 0x4c
  402326:	9315      	str	r3, [sp, #84]	; 0x54
  402328:	9314      	str	r3, [sp, #80]	; 0x50
  40232a:	9327      	str	r3, [sp, #156]	; 0x9c
  40232c:	9326      	str	r3, [sp, #152]	; 0x98
  40232e:	9318      	str	r3, [sp, #96]	; 0x60
  402330:	931b      	str	r3, [sp, #108]	; 0x6c
  402332:	9309      	str	r3, [sp, #36]	; 0x24
  402334:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  402338:	46c8      	mov	r8, r9
  40233a:	9316      	str	r3, [sp, #88]	; 0x58
  40233c:	9317      	str	r3, [sp, #92]	; 0x5c
  40233e:	f89a 3000 	ldrb.w	r3, [sl]
  402342:	4654      	mov	r4, sl
  402344:	b1e3      	cbz	r3, 402380 <_svfprintf_r+0x90>
  402346:	2b25      	cmp	r3, #37	; 0x25
  402348:	d102      	bne.n	402350 <_svfprintf_r+0x60>
  40234a:	e019      	b.n	402380 <_svfprintf_r+0x90>
  40234c:	2b25      	cmp	r3, #37	; 0x25
  40234e:	d003      	beq.n	402358 <_svfprintf_r+0x68>
  402350:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  402354:	2b00      	cmp	r3, #0
  402356:	d1f9      	bne.n	40234c <_svfprintf_r+0x5c>
  402358:	eba4 050a 	sub.w	r5, r4, sl
  40235c:	b185      	cbz	r5, 402380 <_svfprintf_r+0x90>
  40235e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402360:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402362:	f8c8 a000 	str.w	sl, [r8]
  402366:	3301      	adds	r3, #1
  402368:	442a      	add	r2, r5
  40236a:	2b07      	cmp	r3, #7
  40236c:	f8c8 5004 	str.w	r5, [r8, #4]
  402370:	9227      	str	r2, [sp, #156]	; 0x9c
  402372:	9326      	str	r3, [sp, #152]	; 0x98
  402374:	dc7f      	bgt.n	402476 <_svfprintf_r+0x186>
  402376:	f108 0808 	add.w	r8, r8, #8
  40237a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40237c:	442b      	add	r3, r5
  40237e:	9309      	str	r3, [sp, #36]	; 0x24
  402380:	7823      	ldrb	r3, [r4, #0]
  402382:	2b00      	cmp	r3, #0
  402384:	d07f      	beq.n	402486 <_svfprintf_r+0x196>
  402386:	2300      	movs	r3, #0
  402388:	461a      	mov	r2, r3
  40238a:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  40238e:	4619      	mov	r1, r3
  402390:	930d      	str	r3, [sp, #52]	; 0x34
  402392:	469b      	mov	fp, r3
  402394:	f04f 30ff 	mov.w	r0, #4294967295
  402398:	7863      	ldrb	r3, [r4, #1]
  40239a:	900a      	str	r0, [sp, #40]	; 0x28
  40239c:	f104 0a01 	add.w	sl, r4, #1
  4023a0:	f10a 0a01 	add.w	sl, sl, #1
  4023a4:	f1a3 0020 	sub.w	r0, r3, #32
  4023a8:	2858      	cmp	r0, #88	; 0x58
  4023aa:	f200 83c1 	bhi.w	402b30 <_svfprintf_r+0x840>
  4023ae:	e8df f010 	tbh	[pc, r0, lsl #1]
  4023b2:	0238      	.short	0x0238
  4023b4:	03bf03bf 	.word	0x03bf03bf
  4023b8:	03bf0240 	.word	0x03bf0240
  4023bc:	03bf03bf 	.word	0x03bf03bf
  4023c0:	03bf03bf 	.word	0x03bf03bf
  4023c4:	024503bf 	.word	0x024503bf
  4023c8:	03bf0203 	.word	0x03bf0203
  4023cc:	026b005d 	.word	0x026b005d
  4023d0:	028603bf 	.word	0x028603bf
  4023d4:	039d039d 	.word	0x039d039d
  4023d8:	039d039d 	.word	0x039d039d
  4023dc:	039d039d 	.word	0x039d039d
  4023e0:	039d039d 	.word	0x039d039d
  4023e4:	03bf039d 	.word	0x03bf039d
  4023e8:	03bf03bf 	.word	0x03bf03bf
  4023ec:	03bf03bf 	.word	0x03bf03bf
  4023f0:	03bf03bf 	.word	0x03bf03bf
  4023f4:	03bf03bf 	.word	0x03bf03bf
  4023f8:	033703bf 	.word	0x033703bf
  4023fc:	03bf0357 	.word	0x03bf0357
  402400:	03bf0357 	.word	0x03bf0357
  402404:	03bf03bf 	.word	0x03bf03bf
  402408:	039803bf 	.word	0x039803bf
  40240c:	03bf03bf 	.word	0x03bf03bf
  402410:	03bf03ad 	.word	0x03bf03ad
  402414:	03bf03bf 	.word	0x03bf03bf
  402418:	03bf03bf 	.word	0x03bf03bf
  40241c:	03bf0259 	.word	0x03bf0259
  402420:	031e03bf 	.word	0x031e03bf
  402424:	03bf03bf 	.word	0x03bf03bf
  402428:	03bf03bf 	.word	0x03bf03bf
  40242c:	03bf03bf 	.word	0x03bf03bf
  402430:	03bf03bf 	.word	0x03bf03bf
  402434:	03bf03bf 	.word	0x03bf03bf
  402438:	02db02c6 	.word	0x02db02c6
  40243c:	03570357 	.word	0x03570357
  402440:	028b0357 	.word	0x028b0357
  402444:	03bf02db 	.word	0x03bf02db
  402448:	029003bf 	.word	0x029003bf
  40244c:	029d03bf 	.word	0x029d03bf
  402450:	02b401cc 	.word	0x02b401cc
  402454:	03bf0208 	.word	0x03bf0208
  402458:	03bf01e1 	.word	0x03bf01e1
  40245c:	03bf007e 	.word	0x03bf007e
  402460:	020d03bf 	.word	0x020d03bf
  402464:	980d      	ldr	r0, [sp, #52]	; 0x34
  402466:	930f      	str	r3, [sp, #60]	; 0x3c
  402468:	4240      	negs	r0, r0
  40246a:	900d      	str	r0, [sp, #52]	; 0x34
  40246c:	f04b 0b04 	orr.w	fp, fp, #4
  402470:	f89a 3000 	ldrb.w	r3, [sl]
  402474:	e794      	b.n	4023a0 <_svfprintf_r+0xb0>
  402476:	aa25      	add	r2, sp, #148	; 0x94
  402478:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40247a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40247c:	f003 f88e 	bl	40559c <__ssprint_r>
  402480:	b940      	cbnz	r0, 402494 <_svfprintf_r+0x1a4>
  402482:	46c8      	mov	r8, r9
  402484:	e779      	b.n	40237a <_svfprintf_r+0x8a>
  402486:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402488:	b123      	cbz	r3, 402494 <_svfprintf_r+0x1a4>
  40248a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40248c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40248e:	aa25      	add	r2, sp, #148	; 0x94
  402490:	f003 f884 	bl	40559c <__ssprint_r>
  402494:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  402496:	899b      	ldrh	r3, [r3, #12]
  402498:	f013 0f40 	tst.w	r3, #64	; 0x40
  40249c:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40249e:	bf18      	it	ne
  4024a0:	f04f 33ff 	movne.w	r3, #4294967295
  4024a4:	9309      	str	r3, [sp, #36]	; 0x24
  4024a6:	9809      	ldr	r0, [sp, #36]	; 0x24
  4024a8:	b043      	add	sp, #268	; 0x10c
  4024aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4024ae:	f01b 0f20 	tst.w	fp, #32
  4024b2:	9311      	str	r3, [sp, #68]	; 0x44
  4024b4:	f040 81dd 	bne.w	402872 <_svfprintf_r+0x582>
  4024b8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4024ba:	f01b 0f10 	tst.w	fp, #16
  4024be:	4613      	mov	r3, r2
  4024c0:	f040 856e 	bne.w	402fa0 <_svfprintf_r+0xcb0>
  4024c4:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4024c8:	f000 856a 	beq.w	402fa0 <_svfprintf_r+0xcb0>
  4024cc:	8814      	ldrh	r4, [r2, #0]
  4024ce:	3204      	adds	r2, #4
  4024d0:	2500      	movs	r5, #0
  4024d2:	2301      	movs	r3, #1
  4024d4:	920f      	str	r2, [sp, #60]	; 0x3c
  4024d6:	2700      	movs	r7, #0
  4024d8:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4024dc:	990a      	ldr	r1, [sp, #40]	; 0x28
  4024de:	1c4a      	adds	r2, r1, #1
  4024e0:	f000 8265 	beq.w	4029ae <_svfprintf_r+0x6be>
  4024e4:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  4024e8:	9207      	str	r2, [sp, #28]
  4024ea:	ea54 0205 	orrs.w	r2, r4, r5
  4024ee:	f040 8264 	bne.w	4029ba <_svfprintf_r+0x6ca>
  4024f2:	2900      	cmp	r1, #0
  4024f4:	f040 843c 	bne.w	402d70 <_svfprintf_r+0xa80>
  4024f8:	2b00      	cmp	r3, #0
  4024fa:	f040 84d7 	bne.w	402eac <_svfprintf_r+0xbbc>
  4024fe:	f01b 0301 	ands.w	r3, fp, #1
  402502:	930e      	str	r3, [sp, #56]	; 0x38
  402504:	f000 8604 	beq.w	403110 <_svfprintf_r+0xe20>
  402508:	ae42      	add	r6, sp, #264	; 0x108
  40250a:	2330      	movs	r3, #48	; 0x30
  40250c:	f806 3d41 	strb.w	r3, [r6, #-65]!
  402510:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402512:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402514:	4293      	cmp	r3, r2
  402516:	bfb8      	it	lt
  402518:	4613      	movlt	r3, r2
  40251a:	9308      	str	r3, [sp, #32]
  40251c:	2300      	movs	r3, #0
  40251e:	9312      	str	r3, [sp, #72]	; 0x48
  402520:	b117      	cbz	r7, 402528 <_svfprintf_r+0x238>
  402522:	9b08      	ldr	r3, [sp, #32]
  402524:	3301      	adds	r3, #1
  402526:	9308      	str	r3, [sp, #32]
  402528:	9b07      	ldr	r3, [sp, #28]
  40252a:	f013 0302 	ands.w	r3, r3, #2
  40252e:	9310      	str	r3, [sp, #64]	; 0x40
  402530:	d002      	beq.n	402538 <_svfprintf_r+0x248>
  402532:	9b08      	ldr	r3, [sp, #32]
  402534:	3302      	adds	r3, #2
  402536:	9308      	str	r3, [sp, #32]
  402538:	9b07      	ldr	r3, [sp, #28]
  40253a:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  40253e:	f040 830e 	bne.w	402b5e <_svfprintf_r+0x86e>
  402542:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402544:	9a08      	ldr	r2, [sp, #32]
  402546:	eba3 0b02 	sub.w	fp, r3, r2
  40254a:	f1bb 0f00 	cmp.w	fp, #0
  40254e:	f340 8306 	ble.w	402b5e <_svfprintf_r+0x86e>
  402552:	f1bb 0f10 	cmp.w	fp, #16
  402556:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402558:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40255a:	dd29      	ble.n	4025b0 <_svfprintf_r+0x2c0>
  40255c:	4643      	mov	r3, r8
  40255e:	4621      	mov	r1, r4
  402560:	46a8      	mov	r8, r5
  402562:	2710      	movs	r7, #16
  402564:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402566:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402568:	e006      	b.n	402578 <_svfprintf_r+0x288>
  40256a:	f1ab 0b10 	sub.w	fp, fp, #16
  40256e:	f1bb 0f10 	cmp.w	fp, #16
  402572:	f103 0308 	add.w	r3, r3, #8
  402576:	dd18      	ble.n	4025aa <_svfprintf_r+0x2ba>
  402578:	3201      	adds	r2, #1
  40257a:	48b7      	ldr	r0, [pc, #732]	; (402858 <_svfprintf_r+0x568>)
  40257c:	9226      	str	r2, [sp, #152]	; 0x98
  40257e:	3110      	adds	r1, #16
  402580:	2a07      	cmp	r2, #7
  402582:	9127      	str	r1, [sp, #156]	; 0x9c
  402584:	e883 0081 	stmia.w	r3, {r0, r7}
  402588:	ddef      	ble.n	40256a <_svfprintf_r+0x27a>
  40258a:	aa25      	add	r2, sp, #148	; 0x94
  40258c:	4629      	mov	r1, r5
  40258e:	4620      	mov	r0, r4
  402590:	f003 f804 	bl	40559c <__ssprint_r>
  402594:	2800      	cmp	r0, #0
  402596:	f47f af7d 	bne.w	402494 <_svfprintf_r+0x1a4>
  40259a:	f1ab 0b10 	sub.w	fp, fp, #16
  40259e:	f1bb 0f10 	cmp.w	fp, #16
  4025a2:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4025a4:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4025a6:	464b      	mov	r3, r9
  4025a8:	dce6      	bgt.n	402578 <_svfprintf_r+0x288>
  4025aa:	4645      	mov	r5, r8
  4025ac:	460c      	mov	r4, r1
  4025ae:	4698      	mov	r8, r3
  4025b0:	3201      	adds	r2, #1
  4025b2:	4ba9      	ldr	r3, [pc, #676]	; (402858 <_svfprintf_r+0x568>)
  4025b4:	9226      	str	r2, [sp, #152]	; 0x98
  4025b6:	445c      	add	r4, fp
  4025b8:	2a07      	cmp	r2, #7
  4025ba:	9427      	str	r4, [sp, #156]	; 0x9c
  4025bc:	e888 0808 	stmia.w	r8, {r3, fp}
  4025c0:	f300 8498 	bgt.w	402ef4 <_svfprintf_r+0xc04>
  4025c4:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4025c8:	f108 0808 	add.w	r8, r8, #8
  4025cc:	b177      	cbz	r7, 4025ec <_svfprintf_r+0x2fc>
  4025ce:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4025d0:	3301      	adds	r3, #1
  4025d2:	3401      	adds	r4, #1
  4025d4:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  4025d8:	2201      	movs	r2, #1
  4025da:	2b07      	cmp	r3, #7
  4025dc:	9427      	str	r4, [sp, #156]	; 0x9c
  4025de:	9326      	str	r3, [sp, #152]	; 0x98
  4025e0:	e888 0006 	stmia.w	r8, {r1, r2}
  4025e4:	f300 83db 	bgt.w	402d9e <_svfprintf_r+0xaae>
  4025e8:	f108 0808 	add.w	r8, r8, #8
  4025ec:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4025ee:	b16b      	cbz	r3, 40260c <_svfprintf_r+0x31c>
  4025f0:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4025f2:	3301      	adds	r3, #1
  4025f4:	3402      	adds	r4, #2
  4025f6:	a91e      	add	r1, sp, #120	; 0x78
  4025f8:	2202      	movs	r2, #2
  4025fa:	2b07      	cmp	r3, #7
  4025fc:	9427      	str	r4, [sp, #156]	; 0x9c
  4025fe:	9326      	str	r3, [sp, #152]	; 0x98
  402600:	e888 0006 	stmia.w	r8, {r1, r2}
  402604:	f300 83d6 	bgt.w	402db4 <_svfprintf_r+0xac4>
  402608:	f108 0808 	add.w	r8, r8, #8
  40260c:	2d80      	cmp	r5, #128	; 0x80
  40260e:	f000 8315 	beq.w	402c3c <_svfprintf_r+0x94c>
  402612:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402614:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402616:	1a9f      	subs	r7, r3, r2
  402618:	2f00      	cmp	r7, #0
  40261a:	dd36      	ble.n	40268a <_svfprintf_r+0x39a>
  40261c:	2f10      	cmp	r7, #16
  40261e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402620:	4d8e      	ldr	r5, [pc, #568]	; (40285c <_svfprintf_r+0x56c>)
  402622:	dd27      	ble.n	402674 <_svfprintf_r+0x384>
  402624:	4642      	mov	r2, r8
  402626:	4621      	mov	r1, r4
  402628:	46b0      	mov	r8, r6
  40262a:	f04f 0b10 	mov.w	fp, #16
  40262e:	462e      	mov	r6, r5
  402630:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402632:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402634:	e004      	b.n	402640 <_svfprintf_r+0x350>
  402636:	3f10      	subs	r7, #16
  402638:	2f10      	cmp	r7, #16
  40263a:	f102 0208 	add.w	r2, r2, #8
  40263e:	dd15      	ble.n	40266c <_svfprintf_r+0x37c>
  402640:	3301      	adds	r3, #1
  402642:	3110      	adds	r1, #16
  402644:	2b07      	cmp	r3, #7
  402646:	9127      	str	r1, [sp, #156]	; 0x9c
  402648:	9326      	str	r3, [sp, #152]	; 0x98
  40264a:	e882 0840 	stmia.w	r2, {r6, fp}
  40264e:	ddf2      	ble.n	402636 <_svfprintf_r+0x346>
  402650:	aa25      	add	r2, sp, #148	; 0x94
  402652:	4629      	mov	r1, r5
  402654:	4620      	mov	r0, r4
  402656:	f002 ffa1 	bl	40559c <__ssprint_r>
  40265a:	2800      	cmp	r0, #0
  40265c:	f47f af1a 	bne.w	402494 <_svfprintf_r+0x1a4>
  402660:	3f10      	subs	r7, #16
  402662:	2f10      	cmp	r7, #16
  402664:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402666:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402668:	464a      	mov	r2, r9
  40266a:	dce9      	bgt.n	402640 <_svfprintf_r+0x350>
  40266c:	4635      	mov	r5, r6
  40266e:	460c      	mov	r4, r1
  402670:	4646      	mov	r6, r8
  402672:	4690      	mov	r8, r2
  402674:	3301      	adds	r3, #1
  402676:	443c      	add	r4, r7
  402678:	2b07      	cmp	r3, #7
  40267a:	9427      	str	r4, [sp, #156]	; 0x9c
  40267c:	9326      	str	r3, [sp, #152]	; 0x98
  40267e:	e888 00a0 	stmia.w	r8, {r5, r7}
  402682:	f300 8381 	bgt.w	402d88 <_svfprintf_r+0xa98>
  402686:	f108 0808 	add.w	r8, r8, #8
  40268a:	9b07      	ldr	r3, [sp, #28]
  40268c:	05df      	lsls	r7, r3, #23
  40268e:	f100 8268 	bmi.w	402b62 <_svfprintf_r+0x872>
  402692:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402694:	990e      	ldr	r1, [sp, #56]	; 0x38
  402696:	f8c8 6000 	str.w	r6, [r8]
  40269a:	3301      	adds	r3, #1
  40269c:	440c      	add	r4, r1
  40269e:	2b07      	cmp	r3, #7
  4026a0:	9427      	str	r4, [sp, #156]	; 0x9c
  4026a2:	f8c8 1004 	str.w	r1, [r8, #4]
  4026a6:	9326      	str	r3, [sp, #152]	; 0x98
  4026a8:	f300 834d 	bgt.w	402d46 <_svfprintf_r+0xa56>
  4026ac:	f108 0808 	add.w	r8, r8, #8
  4026b0:	9b07      	ldr	r3, [sp, #28]
  4026b2:	075b      	lsls	r3, r3, #29
  4026b4:	d53a      	bpl.n	40272c <_svfprintf_r+0x43c>
  4026b6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4026b8:	9a08      	ldr	r2, [sp, #32]
  4026ba:	1a9d      	subs	r5, r3, r2
  4026bc:	2d00      	cmp	r5, #0
  4026be:	dd35      	ble.n	40272c <_svfprintf_r+0x43c>
  4026c0:	2d10      	cmp	r5, #16
  4026c2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4026c4:	dd20      	ble.n	402708 <_svfprintf_r+0x418>
  4026c6:	2610      	movs	r6, #16
  4026c8:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4026ca:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  4026ce:	e004      	b.n	4026da <_svfprintf_r+0x3ea>
  4026d0:	3d10      	subs	r5, #16
  4026d2:	2d10      	cmp	r5, #16
  4026d4:	f108 0808 	add.w	r8, r8, #8
  4026d8:	dd16      	ble.n	402708 <_svfprintf_r+0x418>
  4026da:	3301      	adds	r3, #1
  4026dc:	4a5e      	ldr	r2, [pc, #376]	; (402858 <_svfprintf_r+0x568>)
  4026de:	9326      	str	r3, [sp, #152]	; 0x98
  4026e0:	3410      	adds	r4, #16
  4026e2:	2b07      	cmp	r3, #7
  4026e4:	9427      	str	r4, [sp, #156]	; 0x9c
  4026e6:	e888 0044 	stmia.w	r8, {r2, r6}
  4026ea:	ddf1      	ble.n	4026d0 <_svfprintf_r+0x3e0>
  4026ec:	aa25      	add	r2, sp, #148	; 0x94
  4026ee:	4659      	mov	r1, fp
  4026f0:	4638      	mov	r0, r7
  4026f2:	f002 ff53 	bl	40559c <__ssprint_r>
  4026f6:	2800      	cmp	r0, #0
  4026f8:	f47f aecc 	bne.w	402494 <_svfprintf_r+0x1a4>
  4026fc:	3d10      	subs	r5, #16
  4026fe:	2d10      	cmp	r5, #16
  402700:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402702:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402704:	46c8      	mov	r8, r9
  402706:	dce8      	bgt.n	4026da <_svfprintf_r+0x3ea>
  402708:	3301      	adds	r3, #1
  40270a:	4a53      	ldr	r2, [pc, #332]	; (402858 <_svfprintf_r+0x568>)
  40270c:	9326      	str	r3, [sp, #152]	; 0x98
  40270e:	442c      	add	r4, r5
  402710:	2b07      	cmp	r3, #7
  402712:	9427      	str	r4, [sp, #156]	; 0x9c
  402714:	e888 0024 	stmia.w	r8, {r2, r5}
  402718:	dd08      	ble.n	40272c <_svfprintf_r+0x43c>
  40271a:	aa25      	add	r2, sp, #148	; 0x94
  40271c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40271e:	980c      	ldr	r0, [sp, #48]	; 0x30
  402720:	f002 ff3c 	bl	40559c <__ssprint_r>
  402724:	2800      	cmp	r0, #0
  402726:	f47f aeb5 	bne.w	402494 <_svfprintf_r+0x1a4>
  40272a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40272c:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40272e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  402730:	9908      	ldr	r1, [sp, #32]
  402732:	428a      	cmp	r2, r1
  402734:	bfac      	ite	ge
  402736:	189b      	addge	r3, r3, r2
  402738:	185b      	addlt	r3, r3, r1
  40273a:	9309      	str	r3, [sp, #36]	; 0x24
  40273c:	2c00      	cmp	r4, #0
  40273e:	f040 830d 	bne.w	402d5c <_svfprintf_r+0xa6c>
  402742:	2300      	movs	r3, #0
  402744:	9326      	str	r3, [sp, #152]	; 0x98
  402746:	46c8      	mov	r8, r9
  402748:	e5f9      	b.n	40233e <_svfprintf_r+0x4e>
  40274a:	9311      	str	r3, [sp, #68]	; 0x44
  40274c:	f01b 0320 	ands.w	r3, fp, #32
  402750:	f040 81e3 	bne.w	402b1a <_svfprintf_r+0x82a>
  402754:	f01b 0210 	ands.w	r2, fp, #16
  402758:	f040 842e 	bne.w	402fb8 <_svfprintf_r+0xcc8>
  40275c:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  402760:	f000 842a 	beq.w	402fb8 <_svfprintf_r+0xcc8>
  402764:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402766:	4613      	mov	r3, r2
  402768:	460a      	mov	r2, r1
  40276a:	3204      	adds	r2, #4
  40276c:	880c      	ldrh	r4, [r1, #0]
  40276e:	920f      	str	r2, [sp, #60]	; 0x3c
  402770:	2500      	movs	r5, #0
  402772:	e6b0      	b.n	4024d6 <_svfprintf_r+0x1e6>
  402774:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402776:	9311      	str	r3, [sp, #68]	; 0x44
  402778:	6816      	ldr	r6, [r2, #0]
  40277a:	2400      	movs	r4, #0
  40277c:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  402780:	1d15      	adds	r5, r2, #4
  402782:	2e00      	cmp	r6, #0
  402784:	f000 86a7 	beq.w	4034d6 <_svfprintf_r+0x11e6>
  402788:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40278a:	1c53      	adds	r3, r2, #1
  40278c:	f000 8609 	beq.w	4033a2 <_svfprintf_r+0x10b2>
  402790:	4621      	mov	r1, r4
  402792:	4630      	mov	r0, r6
  402794:	f002 fa8c 	bl	404cb0 <memchr>
  402798:	2800      	cmp	r0, #0
  40279a:	f000 86e1 	beq.w	403560 <_svfprintf_r+0x1270>
  40279e:	1b83      	subs	r3, r0, r6
  4027a0:	930e      	str	r3, [sp, #56]	; 0x38
  4027a2:	940a      	str	r4, [sp, #40]	; 0x28
  4027a4:	950f      	str	r5, [sp, #60]	; 0x3c
  4027a6:	f8cd b01c 	str.w	fp, [sp, #28]
  4027aa:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4027ae:	9308      	str	r3, [sp, #32]
  4027b0:	9412      	str	r4, [sp, #72]	; 0x48
  4027b2:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4027b6:	e6b3      	b.n	402520 <_svfprintf_r+0x230>
  4027b8:	f89a 3000 	ldrb.w	r3, [sl]
  4027bc:	2201      	movs	r2, #1
  4027be:	212b      	movs	r1, #43	; 0x2b
  4027c0:	e5ee      	b.n	4023a0 <_svfprintf_r+0xb0>
  4027c2:	f04b 0b20 	orr.w	fp, fp, #32
  4027c6:	f89a 3000 	ldrb.w	r3, [sl]
  4027ca:	e5e9      	b.n	4023a0 <_svfprintf_r+0xb0>
  4027cc:	9311      	str	r3, [sp, #68]	; 0x44
  4027ce:	2a00      	cmp	r2, #0
  4027d0:	f040 8795 	bne.w	4036fe <_svfprintf_r+0x140e>
  4027d4:	4b22      	ldr	r3, [pc, #136]	; (402860 <_svfprintf_r+0x570>)
  4027d6:	9318      	str	r3, [sp, #96]	; 0x60
  4027d8:	f01b 0f20 	tst.w	fp, #32
  4027dc:	f040 8111 	bne.w	402a02 <_svfprintf_r+0x712>
  4027e0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4027e2:	f01b 0f10 	tst.w	fp, #16
  4027e6:	4613      	mov	r3, r2
  4027e8:	f040 83e1 	bne.w	402fae <_svfprintf_r+0xcbe>
  4027ec:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4027f0:	f000 83dd 	beq.w	402fae <_svfprintf_r+0xcbe>
  4027f4:	3304      	adds	r3, #4
  4027f6:	8814      	ldrh	r4, [r2, #0]
  4027f8:	930f      	str	r3, [sp, #60]	; 0x3c
  4027fa:	2500      	movs	r5, #0
  4027fc:	f01b 0f01 	tst.w	fp, #1
  402800:	f000 810c 	beq.w	402a1c <_svfprintf_r+0x72c>
  402804:	ea54 0305 	orrs.w	r3, r4, r5
  402808:	f000 8108 	beq.w	402a1c <_svfprintf_r+0x72c>
  40280c:	2330      	movs	r3, #48	; 0x30
  40280e:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  402812:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  402816:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  40281a:	f04b 0b02 	orr.w	fp, fp, #2
  40281e:	2302      	movs	r3, #2
  402820:	e659      	b.n	4024d6 <_svfprintf_r+0x1e6>
  402822:	f89a 3000 	ldrb.w	r3, [sl]
  402826:	2900      	cmp	r1, #0
  402828:	f47f adba 	bne.w	4023a0 <_svfprintf_r+0xb0>
  40282c:	2201      	movs	r2, #1
  40282e:	2120      	movs	r1, #32
  402830:	e5b6      	b.n	4023a0 <_svfprintf_r+0xb0>
  402832:	f04b 0b01 	orr.w	fp, fp, #1
  402836:	f89a 3000 	ldrb.w	r3, [sl]
  40283a:	e5b1      	b.n	4023a0 <_svfprintf_r+0xb0>
  40283c:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  40283e:	6823      	ldr	r3, [r4, #0]
  402840:	930d      	str	r3, [sp, #52]	; 0x34
  402842:	4618      	mov	r0, r3
  402844:	2800      	cmp	r0, #0
  402846:	4623      	mov	r3, r4
  402848:	f103 0304 	add.w	r3, r3, #4
  40284c:	f6ff ae0a 	blt.w	402464 <_svfprintf_r+0x174>
  402850:	930f      	str	r3, [sp, #60]	; 0x3c
  402852:	f89a 3000 	ldrb.w	r3, [sl]
  402856:	e5a3      	b.n	4023a0 <_svfprintf_r+0xb0>
  402858:	0040726c 	.word	0x0040726c
  40285c:	0040727c 	.word	0x0040727c
  402860:	0040724c 	.word	0x0040724c
  402864:	f04b 0b10 	orr.w	fp, fp, #16
  402868:	f01b 0f20 	tst.w	fp, #32
  40286c:	9311      	str	r3, [sp, #68]	; 0x44
  40286e:	f43f ae23 	beq.w	4024b8 <_svfprintf_r+0x1c8>
  402872:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402874:	3507      	adds	r5, #7
  402876:	f025 0307 	bic.w	r3, r5, #7
  40287a:	f103 0208 	add.w	r2, r3, #8
  40287e:	e9d3 4500 	ldrd	r4, r5, [r3]
  402882:	920f      	str	r2, [sp, #60]	; 0x3c
  402884:	2301      	movs	r3, #1
  402886:	e626      	b.n	4024d6 <_svfprintf_r+0x1e6>
  402888:	f89a 3000 	ldrb.w	r3, [sl]
  40288c:	2b2a      	cmp	r3, #42	; 0x2a
  40288e:	f10a 0401 	add.w	r4, sl, #1
  402892:	f000 8727 	beq.w	4036e4 <_svfprintf_r+0x13f4>
  402896:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40289a:	2809      	cmp	r0, #9
  40289c:	46a2      	mov	sl, r4
  40289e:	f200 86ad 	bhi.w	4035fc <_svfprintf_r+0x130c>
  4028a2:	2300      	movs	r3, #0
  4028a4:	461c      	mov	r4, r3
  4028a6:	f81a 3b01 	ldrb.w	r3, [sl], #1
  4028aa:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4028ae:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  4028b2:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4028b6:	2809      	cmp	r0, #9
  4028b8:	d9f5      	bls.n	4028a6 <_svfprintf_r+0x5b6>
  4028ba:	940a      	str	r4, [sp, #40]	; 0x28
  4028bc:	e572      	b.n	4023a4 <_svfprintf_r+0xb4>
  4028be:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  4028c2:	f89a 3000 	ldrb.w	r3, [sl]
  4028c6:	e56b      	b.n	4023a0 <_svfprintf_r+0xb0>
  4028c8:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  4028cc:	f89a 3000 	ldrb.w	r3, [sl]
  4028d0:	e566      	b.n	4023a0 <_svfprintf_r+0xb0>
  4028d2:	f89a 3000 	ldrb.w	r3, [sl]
  4028d6:	2b6c      	cmp	r3, #108	; 0x6c
  4028d8:	bf03      	ittte	eq
  4028da:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  4028de:	f04b 0b20 	orreq.w	fp, fp, #32
  4028e2:	f10a 0a01 	addeq.w	sl, sl, #1
  4028e6:	f04b 0b10 	orrne.w	fp, fp, #16
  4028ea:	e559      	b.n	4023a0 <_svfprintf_r+0xb0>
  4028ec:	2a00      	cmp	r2, #0
  4028ee:	f040 8711 	bne.w	403714 <_svfprintf_r+0x1424>
  4028f2:	f01b 0f20 	tst.w	fp, #32
  4028f6:	f040 84f9 	bne.w	4032ec <_svfprintf_r+0xffc>
  4028fa:	f01b 0f10 	tst.w	fp, #16
  4028fe:	f040 84ac 	bne.w	40325a <_svfprintf_r+0xf6a>
  402902:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402906:	f000 84a8 	beq.w	40325a <_svfprintf_r+0xf6a>
  40290a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40290c:	6813      	ldr	r3, [r2, #0]
  40290e:	3204      	adds	r2, #4
  402910:	920f      	str	r2, [sp, #60]	; 0x3c
  402912:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  402916:	801a      	strh	r2, [r3, #0]
  402918:	e511      	b.n	40233e <_svfprintf_r+0x4e>
  40291a:	990f      	ldr	r1, [sp, #60]	; 0x3c
  40291c:	4bb3      	ldr	r3, [pc, #716]	; (402bec <_svfprintf_r+0x8fc>)
  40291e:	680c      	ldr	r4, [r1, #0]
  402920:	9318      	str	r3, [sp, #96]	; 0x60
  402922:	2230      	movs	r2, #48	; 0x30
  402924:	2378      	movs	r3, #120	; 0x78
  402926:	3104      	adds	r1, #4
  402928:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  40292c:	9311      	str	r3, [sp, #68]	; 0x44
  40292e:	f04b 0b02 	orr.w	fp, fp, #2
  402932:	910f      	str	r1, [sp, #60]	; 0x3c
  402934:	2500      	movs	r5, #0
  402936:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  40293a:	2302      	movs	r3, #2
  40293c:	e5cb      	b.n	4024d6 <_svfprintf_r+0x1e6>
  40293e:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402940:	9311      	str	r3, [sp, #68]	; 0x44
  402942:	680a      	ldr	r2, [r1, #0]
  402944:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  402948:	2300      	movs	r3, #0
  40294a:	460a      	mov	r2, r1
  40294c:	461f      	mov	r7, r3
  40294e:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402952:	3204      	adds	r2, #4
  402954:	2301      	movs	r3, #1
  402956:	9308      	str	r3, [sp, #32]
  402958:	f8cd b01c 	str.w	fp, [sp, #28]
  40295c:	970a      	str	r7, [sp, #40]	; 0x28
  40295e:	9712      	str	r7, [sp, #72]	; 0x48
  402960:	920f      	str	r2, [sp, #60]	; 0x3c
  402962:	930e      	str	r3, [sp, #56]	; 0x38
  402964:	ae28      	add	r6, sp, #160	; 0xa0
  402966:	e5df      	b.n	402528 <_svfprintf_r+0x238>
  402968:	9311      	str	r3, [sp, #68]	; 0x44
  40296a:	2a00      	cmp	r2, #0
  40296c:	f040 86ea 	bne.w	403744 <_svfprintf_r+0x1454>
  402970:	f01b 0f20 	tst.w	fp, #32
  402974:	d15d      	bne.n	402a32 <_svfprintf_r+0x742>
  402976:	f01b 0f10 	tst.w	fp, #16
  40297a:	f040 8308 	bne.w	402f8e <_svfprintf_r+0xc9e>
  40297e:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402982:	f000 8304 	beq.w	402f8e <_svfprintf_r+0xc9e>
  402986:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402988:	f9b1 4000 	ldrsh.w	r4, [r1]
  40298c:	3104      	adds	r1, #4
  40298e:	17e5      	asrs	r5, r4, #31
  402990:	4622      	mov	r2, r4
  402992:	462b      	mov	r3, r5
  402994:	910f      	str	r1, [sp, #60]	; 0x3c
  402996:	2a00      	cmp	r2, #0
  402998:	f173 0300 	sbcs.w	r3, r3, #0
  40299c:	db58      	blt.n	402a50 <_svfprintf_r+0x760>
  40299e:	990a      	ldr	r1, [sp, #40]	; 0x28
  4029a0:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4029a4:	1c4a      	adds	r2, r1, #1
  4029a6:	f04f 0301 	mov.w	r3, #1
  4029aa:	f47f ad9b 	bne.w	4024e4 <_svfprintf_r+0x1f4>
  4029ae:	ea54 0205 	orrs.w	r2, r4, r5
  4029b2:	f000 81df 	beq.w	402d74 <_svfprintf_r+0xa84>
  4029b6:	f8cd b01c 	str.w	fp, [sp, #28]
  4029ba:	2b01      	cmp	r3, #1
  4029bc:	f000 827b 	beq.w	402eb6 <_svfprintf_r+0xbc6>
  4029c0:	2b02      	cmp	r3, #2
  4029c2:	f040 8206 	bne.w	402dd2 <_svfprintf_r+0xae2>
  4029c6:	9818      	ldr	r0, [sp, #96]	; 0x60
  4029c8:	464e      	mov	r6, r9
  4029ca:	0923      	lsrs	r3, r4, #4
  4029cc:	f004 010f 	and.w	r1, r4, #15
  4029d0:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  4029d4:	092a      	lsrs	r2, r5, #4
  4029d6:	461c      	mov	r4, r3
  4029d8:	4615      	mov	r5, r2
  4029da:	5c43      	ldrb	r3, [r0, r1]
  4029dc:	f806 3d01 	strb.w	r3, [r6, #-1]!
  4029e0:	ea54 0305 	orrs.w	r3, r4, r5
  4029e4:	d1f1      	bne.n	4029ca <_svfprintf_r+0x6da>
  4029e6:	eba9 0306 	sub.w	r3, r9, r6
  4029ea:	930e      	str	r3, [sp, #56]	; 0x38
  4029ec:	e590      	b.n	402510 <_svfprintf_r+0x220>
  4029ee:	9311      	str	r3, [sp, #68]	; 0x44
  4029f0:	2a00      	cmp	r2, #0
  4029f2:	f040 86a3 	bne.w	40373c <_svfprintf_r+0x144c>
  4029f6:	4b7e      	ldr	r3, [pc, #504]	; (402bf0 <_svfprintf_r+0x900>)
  4029f8:	9318      	str	r3, [sp, #96]	; 0x60
  4029fa:	f01b 0f20 	tst.w	fp, #32
  4029fe:	f43f aeef 	beq.w	4027e0 <_svfprintf_r+0x4f0>
  402a02:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402a04:	3507      	adds	r5, #7
  402a06:	f025 0307 	bic.w	r3, r5, #7
  402a0a:	f103 0208 	add.w	r2, r3, #8
  402a0e:	f01b 0f01 	tst.w	fp, #1
  402a12:	920f      	str	r2, [sp, #60]	; 0x3c
  402a14:	e9d3 4500 	ldrd	r4, r5, [r3]
  402a18:	f47f aef4 	bne.w	402804 <_svfprintf_r+0x514>
  402a1c:	2302      	movs	r3, #2
  402a1e:	e55a      	b.n	4024d6 <_svfprintf_r+0x1e6>
  402a20:	9311      	str	r3, [sp, #68]	; 0x44
  402a22:	2a00      	cmp	r2, #0
  402a24:	f040 8686 	bne.w	403734 <_svfprintf_r+0x1444>
  402a28:	f04b 0b10 	orr.w	fp, fp, #16
  402a2c:	f01b 0f20 	tst.w	fp, #32
  402a30:	d0a1      	beq.n	402976 <_svfprintf_r+0x686>
  402a32:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402a34:	3507      	adds	r5, #7
  402a36:	f025 0507 	bic.w	r5, r5, #7
  402a3a:	e9d5 2300 	ldrd	r2, r3, [r5]
  402a3e:	2a00      	cmp	r2, #0
  402a40:	f105 0108 	add.w	r1, r5, #8
  402a44:	461d      	mov	r5, r3
  402a46:	f173 0300 	sbcs.w	r3, r3, #0
  402a4a:	910f      	str	r1, [sp, #60]	; 0x3c
  402a4c:	4614      	mov	r4, r2
  402a4e:	daa6      	bge.n	40299e <_svfprintf_r+0x6ae>
  402a50:	272d      	movs	r7, #45	; 0x2d
  402a52:	4264      	negs	r4, r4
  402a54:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  402a58:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402a5c:	2301      	movs	r3, #1
  402a5e:	e53d      	b.n	4024dc <_svfprintf_r+0x1ec>
  402a60:	9311      	str	r3, [sp, #68]	; 0x44
  402a62:	2a00      	cmp	r2, #0
  402a64:	f040 8662 	bne.w	40372c <_svfprintf_r+0x143c>
  402a68:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402a6a:	3507      	adds	r5, #7
  402a6c:	f025 0307 	bic.w	r3, r5, #7
  402a70:	f103 0208 	add.w	r2, r3, #8
  402a74:	920f      	str	r2, [sp, #60]	; 0x3c
  402a76:	681a      	ldr	r2, [r3, #0]
  402a78:	9215      	str	r2, [sp, #84]	; 0x54
  402a7a:	685b      	ldr	r3, [r3, #4]
  402a7c:	9314      	str	r3, [sp, #80]	; 0x50
  402a7e:	9b14      	ldr	r3, [sp, #80]	; 0x50
  402a80:	9d15      	ldr	r5, [sp, #84]	; 0x54
  402a82:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  402a86:	4628      	mov	r0, r5
  402a88:	4621      	mov	r1, r4
  402a8a:	f04f 32ff 	mov.w	r2, #4294967295
  402a8e:	4b59      	ldr	r3, [pc, #356]	; (402bf4 <_svfprintf_r+0x904>)
  402a90:	f003 fe4a 	bl	406728 <__aeabi_dcmpun>
  402a94:	2800      	cmp	r0, #0
  402a96:	f040 834a 	bne.w	40312e <_svfprintf_r+0xe3e>
  402a9a:	4628      	mov	r0, r5
  402a9c:	4621      	mov	r1, r4
  402a9e:	f04f 32ff 	mov.w	r2, #4294967295
  402aa2:	4b54      	ldr	r3, [pc, #336]	; (402bf4 <_svfprintf_r+0x904>)
  402aa4:	f003 fe22 	bl	4066ec <__aeabi_dcmple>
  402aa8:	2800      	cmp	r0, #0
  402aaa:	f040 8340 	bne.w	40312e <_svfprintf_r+0xe3e>
  402aae:	a815      	add	r0, sp, #84	; 0x54
  402ab0:	c80d      	ldmia	r0, {r0, r2, r3}
  402ab2:	9914      	ldr	r1, [sp, #80]	; 0x50
  402ab4:	f003 fe10 	bl	4066d8 <__aeabi_dcmplt>
  402ab8:	2800      	cmp	r0, #0
  402aba:	f040 8530 	bne.w	40351e <_svfprintf_r+0x122e>
  402abe:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402ac2:	4e4d      	ldr	r6, [pc, #308]	; (402bf8 <_svfprintf_r+0x908>)
  402ac4:	4b4d      	ldr	r3, [pc, #308]	; (402bfc <_svfprintf_r+0x90c>)
  402ac6:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  402aca:	9007      	str	r0, [sp, #28]
  402acc:	9811      	ldr	r0, [sp, #68]	; 0x44
  402ace:	2203      	movs	r2, #3
  402ad0:	2100      	movs	r1, #0
  402ad2:	9208      	str	r2, [sp, #32]
  402ad4:	910a      	str	r1, [sp, #40]	; 0x28
  402ad6:	2847      	cmp	r0, #71	; 0x47
  402ad8:	bfd8      	it	le
  402ada:	461e      	movle	r6, r3
  402adc:	920e      	str	r2, [sp, #56]	; 0x38
  402ade:	9112      	str	r1, [sp, #72]	; 0x48
  402ae0:	e51e      	b.n	402520 <_svfprintf_r+0x230>
  402ae2:	f04b 0b08 	orr.w	fp, fp, #8
  402ae6:	f89a 3000 	ldrb.w	r3, [sl]
  402aea:	e459      	b.n	4023a0 <_svfprintf_r+0xb0>
  402aec:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402af0:	2300      	movs	r3, #0
  402af2:	461c      	mov	r4, r3
  402af4:	f81a 3b01 	ldrb.w	r3, [sl], #1
  402af8:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  402afc:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  402b00:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402b04:	2809      	cmp	r0, #9
  402b06:	d9f5      	bls.n	402af4 <_svfprintf_r+0x804>
  402b08:	940d      	str	r4, [sp, #52]	; 0x34
  402b0a:	e44b      	b.n	4023a4 <_svfprintf_r+0xb4>
  402b0c:	f04b 0b10 	orr.w	fp, fp, #16
  402b10:	9311      	str	r3, [sp, #68]	; 0x44
  402b12:	f01b 0320 	ands.w	r3, fp, #32
  402b16:	f43f ae1d 	beq.w	402754 <_svfprintf_r+0x464>
  402b1a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402b1c:	3507      	adds	r5, #7
  402b1e:	f025 0307 	bic.w	r3, r5, #7
  402b22:	f103 0208 	add.w	r2, r3, #8
  402b26:	e9d3 4500 	ldrd	r4, r5, [r3]
  402b2a:	920f      	str	r2, [sp, #60]	; 0x3c
  402b2c:	2300      	movs	r3, #0
  402b2e:	e4d2      	b.n	4024d6 <_svfprintf_r+0x1e6>
  402b30:	9311      	str	r3, [sp, #68]	; 0x44
  402b32:	2a00      	cmp	r2, #0
  402b34:	f040 85e7 	bne.w	403706 <_svfprintf_r+0x1416>
  402b38:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402b3a:	2a00      	cmp	r2, #0
  402b3c:	f43f aca3 	beq.w	402486 <_svfprintf_r+0x196>
  402b40:	2300      	movs	r3, #0
  402b42:	2101      	movs	r1, #1
  402b44:	461f      	mov	r7, r3
  402b46:	9108      	str	r1, [sp, #32]
  402b48:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  402b4c:	f8cd b01c 	str.w	fp, [sp, #28]
  402b50:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402b54:	930a      	str	r3, [sp, #40]	; 0x28
  402b56:	9312      	str	r3, [sp, #72]	; 0x48
  402b58:	910e      	str	r1, [sp, #56]	; 0x38
  402b5a:	ae28      	add	r6, sp, #160	; 0xa0
  402b5c:	e4e4      	b.n	402528 <_svfprintf_r+0x238>
  402b5e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402b60:	e534      	b.n	4025cc <_svfprintf_r+0x2dc>
  402b62:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402b64:	2b65      	cmp	r3, #101	; 0x65
  402b66:	f340 80a7 	ble.w	402cb8 <_svfprintf_r+0x9c8>
  402b6a:	a815      	add	r0, sp, #84	; 0x54
  402b6c:	c80d      	ldmia	r0, {r0, r2, r3}
  402b6e:	9914      	ldr	r1, [sp, #80]	; 0x50
  402b70:	f003 fda8 	bl	4066c4 <__aeabi_dcmpeq>
  402b74:	2800      	cmp	r0, #0
  402b76:	f000 8150 	beq.w	402e1a <_svfprintf_r+0xb2a>
  402b7a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402b7c:	4a20      	ldr	r2, [pc, #128]	; (402c00 <_svfprintf_r+0x910>)
  402b7e:	f8c8 2000 	str.w	r2, [r8]
  402b82:	3301      	adds	r3, #1
  402b84:	3401      	adds	r4, #1
  402b86:	2201      	movs	r2, #1
  402b88:	2b07      	cmp	r3, #7
  402b8a:	9427      	str	r4, [sp, #156]	; 0x9c
  402b8c:	9326      	str	r3, [sp, #152]	; 0x98
  402b8e:	f8c8 2004 	str.w	r2, [r8, #4]
  402b92:	f300 836a 	bgt.w	40326a <_svfprintf_r+0xf7a>
  402b96:	f108 0808 	add.w	r8, r8, #8
  402b9a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402b9c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402b9e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402ba0:	4293      	cmp	r3, r2
  402ba2:	db03      	blt.n	402bac <_svfprintf_r+0x8bc>
  402ba4:	9b07      	ldr	r3, [sp, #28]
  402ba6:	07dd      	lsls	r5, r3, #31
  402ba8:	f57f ad82 	bpl.w	4026b0 <_svfprintf_r+0x3c0>
  402bac:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402bae:	9919      	ldr	r1, [sp, #100]	; 0x64
  402bb0:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  402bb2:	f8c8 2000 	str.w	r2, [r8]
  402bb6:	3301      	adds	r3, #1
  402bb8:	440c      	add	r4, r1
  402bba:	2b07      	cmp	r3, #7
  402bbc:	f8c8 1004 	str.w	r1, [r8, #4]
  402bc0:	9427      	str	r4, [sp, #156]	; 0x9c
  402bc2:	9326      	str	r3, [sp, #152]	; 0x98
  402bc4:	f300 839e 	bgt.w	403304 <_svfprintf_r+0x1014>
  402bc8:	f108 0808 	add.w	r8, r8, #8
  402bcc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402bce:	1e5e      	subs	r6, r3, #1
  402bd0:	2e00      	cmp	r6, #0
  402bd2:	f77f ad6d 	ble.w	4026b0 <_svfprintf_r+0x3c0>
  402bd6:	2e10      	cmp	r6, #16
  402bd8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402bda:	4d0a      	ldr	r5, [pc, #40]	; (402c04 <_svfprintf_r+0x914>)
  402bdc:	f340 81f5 	ble.w	402fca <_svfprintf_r+0xcda>
  402be0:	4622      	mov	r2, r4
  402be2:	2710      	movs	r7, #16
  402be4:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  402be8:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  402bea:	e013      	b.n	402c14 <_svfprintf_r+0x924>
  402bec:	0040724c 	.word	0x0040724c
  402bf0:	00407238 	.word	0x00407238
  402bf4:	7fefffff 	.word	0x7fefffff
  402bf8:	0040722c 	.word	0x0040722c
  402bfc:	00407228 	.word	0x00407228
  402c00:	00407268 	.word	0x00407268
  402c04:	0040727c 	.word	0x0040727c
  402c08:	f108 0808 	add.w	r8, r8, #8
  402c0c:	3e10      	subs	r6, #16
  402c0e:	2e10      	cmp	r6, #16
  402c10:	f340 81da 	ble.w	402fc8 <_svfprintf_r+0xcd8>
  402c14:	3301      	adds	r3, #1
  402c16:	3210      	adds	r2, #16
  402c18:	2b07      	cmp	r3, #7
  402c1a:	9227      	str	r2, [sp, #156]	; 0x9c
  402c1c:	9326      	str	r3, [sp, #152]	; 0x98
  402c1e:	e888 00a0 	stmia.w	r8, {r5, r7}
  402c22:	ddf1      	ble.n	402c08 <_svfprintf_r+0x918>
  402c24:	aa25      	add	r2, sp, #148	; 0x94
  402c26:	4621      	mov	r1, r4
  402c28:	4658      	mov	r0, fp
  402c2a:	f002 fcb7 	bl	40559c <__ssprint_r>
  402c2e:	2800      	cmp	r0, #0
  402c30:	f47f ac30 	bne.w	402494 <_svfprintf_r+0x1a4>
  402c34:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402c36:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402c38:	46c8      	mov	r8, r9
  402c3a:	e7e7      	b.n	402c0c <_svfprintf_r+0x91c>
  402c3c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402c3e:	9a08      	ldr	r2, [sp, #32]
  402c40:	1a9f      	subs	r7, r3, r2
  402c42:	2f00      	cmp	r7, #0
  402c44:	f77f ace5 	ble.w	402612 <_svfprintf_r+0x322>
  402c48:	2f10      	cmp	r7, #16
  402c4a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402c4c:	4db6      	ldr	r5, [pc, #728]	; (402f28 <_svfprintf_r+0xc38>)
  402c4e:	dd27      	ble.n	402ca0 <_svfprintf_r+0x9b0>
  402c50:	4642      	mov	r2, r8
  402c52:	4621      	mov	r1, r4
  402c54:	46b0      	mov	r8, r6
  402c56:	f04f 0b10 	mov.w	fp, #16
  402c5a:	462e      	mov	r6, r5
  402c5c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402c5e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402c60:	e004      	b.n	402c6c <_svfprintf_r+0x97c>
  402c62:	3f10      	subs	r7, #16
  402c64:	2f10      	cmp	r7, #16
  402c66:	f102 0208 	add.w	r2, r2, #8
  402c6a:	dd15      	ble.n	402c98 <_svfprintf_r+0x9a8>
  402c6c:	3301      	adds	r3, #1
  402c6e:	3110      	adds	r1, #16
  402c70:	2b07      	cmp	r3, #7
  402c72:	9127      	str	r1, [sp, #156]	; 0x9c
  402c74:	9326      	str	r3, [sp, #152]	; 0x98
  402c76:	e882 0840 	stmia.w	r2, {r6, fp}
  402c7a:	ddf2      	ble.n	402c62 <_svfprintf_r+0x972>
  402c7c:	aa25      	add	r2, sp, #148	; 0x94
  402c7e:	4629      	mov	r1, r5
  402c80:	4620      	mov	r0, r4
  402c82:	f002 fc8b 	bl	40559c <__ssprint_r>
  402c86:	2800      	cmp	r0, #0
  402c88:	f47f ac04 	bne.w	402494 <_svfprintf_r+0x1a4>
  402c8c:	3f10      	subs	r7, #16
  402c8e:	2f10      	cmp	r7, #16
  402c90:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402c92:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402c94:	464a      	mov	r2, r9
  402c96:	dce9      	bgt.n	402c6c <_svfprintf_r+0x97c>
  402c98:	4635      	mov	r5, r6
  402c9a:	460c      	mov	r4, r1
  402c9c:	4646      	mov	r6, r8
  402c9e:	4690      	mov	r8, r2
  402ca0:	3301      	adds	r3, #1
  402ca2:	443c      	add	r4, r7
  402ca4:	2b07      	cmp	r3, #7
  402ca6:	9427      	str	r4, [sp, #156]	; 0x9c
  402ca8:	9326      	str	r3, [sp, #152]	; 0x98
  402caa:	e888 00a0 	stmia.w	r8, {r5, r7}
  402cae:	f300 8232 	bgt.w	403116 <_svfprintf_r+0xe26>
  402cb2:	f108 0808 	add.w	r8, r8, #8
  402cb6:	e4ac      	b.n	402612 <_svfprintf_r+0x322>
  402cb8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402cba:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402cbc:	2b01      	cmp	r3, #1
  402cbe:	f340 81fe 	ble.w	4030be <_svfprintf_r+0xdce>
  402cc2:	3701      	adds	r7, #1
  402cc4:	3401      	adds	r4, #1
  402cc6:	2301      	movs	r3, #1
  402cc8:	2f07      	cmp	r7, #7
  402cca:	9427      	str	r4, [sp, #156]	; 0x9c
  402ccc:	9726      	str	r7, [sp, #152]	; 0x98
  402cce:	f8c8 6000 	str.w	r6, [r8]
  402cd2:	f8c8 3004 	str.w	r3, [r8, #4]
  402cd6:	f300 8203 	bgt.w	4030e0 <_svfprintf_r+0xdf0>
  402cda:	f108 0808 	add.w	r8, r8, #8
  402cde:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402ce0:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  402ce2:	f8c8 3000 	str.w	r3, [r8]
  402ce6:	3701      	adds	r7, #1
  402ce8:	4414      	add	r4, r2
  402cea:	2f07      	cmp	r7, #7
  402cec:	9427      	str	r4, [sp, #156]	; 0x9c
  402cee:	9726      	str	r7, [sp, #152]	; 0x98
  402cf0:	f8c8 2004 	str.w	r2, [r8, #4]
  402cf4:	f300 8200 	bgt.w	4030f8 <_svfprintf_r+0xe08>
  402cf8:	f108 0808 	add.w	r8, r8, #8
  402cfc:	a815      	add	r0, sp, #84	; 0x54
  402cfe:	c80d      	ldmia	r0, {r0, r2, r3}
  402d00:	9914      	ldr	r1, [sp, #80]	; 0x50
  402d02:	f003 fcdf 	bl	4066c4 <__aeabi_dcmpeq>
  402d06:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402d08:	2800      	cmp	r0, #0
  402d0a:	f040 8101 	bne.w	402f10 <_svfprintf_r+0xc20>
  402d0e:	3b01      	subs	r3, #1
  402d10:	3701      	adds	r7, #1
  402d12:	3601      	adds	r6, #1
  402d14:	441c      	add	r4, r3
  402d16:	2f07      	cmp	r7, #7
  402d18:	9726      	str	r7, [sp, #152]	; 0x98
  402d1a:	9427      	str	r4, [sp, #156]	; 0x9c
  402d1c:	f8c8 6000 	str.w	r6, [r8]
  402d20:	f8c8 3004 	str.w	r3, [r8, #4]
  402d24:	f300 8127 	bgt.w	402f76 <_svfprintf_r+0xc86>
  402d28:	f108 0808 	add.w	r8, r8, #8
  402d2c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  402d2e:	f8c8 2004 	str.w	r2, [r8, #4]
  402d32:	3701      	adds	r7, #1
  402d34:	4414      	add	r4, r2
  402d36:	ab21      	add	r3, sp, #132	; 0x84
  402d38:	2f07      	cmp	r7, #7
  402d3a:	9427      	str	r4, [sp, #156]	; 0x9c
  402d3c:	9726      	str	r7, [sp, #152]	; 0x98
  402d3e:	f8c8 3000 	str.w	r3, [r8]
  402d42:	f77f acb3 	ble.w	4026ac <_svfprintf_r+0x3bc>
  402d46:	aa25      	add	r2, sp, #148	; 0x94
  402d48:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402d4a:	980c      	ldr	r0, [sp, #48]	; 0x30
  402d4c:	f002 fc26 	bl	40559c <__ssprint_r>
  402d50:	2800      	cmp	r0, #0
  402d52:	f47f ab9f 	bne.w	402494 <_svfprintf_r+0x1a4>
  402d56:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402d58:	46c8      	mov	r8, r9
  402d5a:	e4a9      	b.n	4026b0 <_svfprintf_r+0x3c0>
  402d5c:	aa25      	add	r2, sp, #148	; 0x94
  402d5e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402d60:	980c      	ldr	r0, [sp, #48]	; 0x30
  402d62:	f002 fc1b 	bl	40559c <__ssprint_r>
  402d66:	2800      	cmp	r0, #0
  402d68:	f43f aceb 	beq.w	402742 <_svfprintf_r+0x452>
  402d6c:	f7ff bb92 	b.w	402494 <_svfprintf_r+0x1a4>
  402d70:	f8dd b01c 	ldr.w	fp, [sp, #28]
  402d74:	2b01      	cmp	r3, #1
  402d76:	f000 8134 	beq.w	402fe2 <_svfprintf_r+0xcf2>
  402d7a:	2b02      	cmp	r3, #2
  402d7c:	d125      	bne.n	402dca <_svfprintf_r+0xada>
  402d7e:	f8cd b01c 	str.w	fp, [sp, #28]
  402d82:	2400      	movs	r4, #0
  402d84:	2500      	movs	r5, #0
  402d86:	e61e      	b.n	4029c6 <_svfprintf_r+0x6d6>
  402d88:	aa25      	add	r2, sp, #148	; 0x94
  402d8a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402d8c:	980c      	ldr	r0, [sp, #48]	; 0x30
  402d8e:	f002 fc05 	bl	40559c <__ssprint_r>
  402d92:	2800      	cmp	r0, #0
  402d94:	f47f ab7e 	bne.w	402494 <_svfprintf_r+0x1a4>
  402d98:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402d9a:	46c8      	mov	r8, r9
  402d9c:	e475      	b.n	40268a <_svfprintf_r+0x39a>
  402d9e:	aa25      	add	r2, sp, #148	; 0x94
  402da0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402da2:	980c      	ldr	r0, [sp, #48]	; 0x30
  402da4:	f002 fbfa 	bl	40559c <__ssprint_r>
  402da8:	2800      	cmp	r0, #0
  402daa:	f47f ab73 	bne.w	402494 <_svfprintf_r+0x1a4>
  402dae:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402db0:	46c8      	mov	r8, r9
  402db2:	e41b      	b.n	4025ec <_svfprintf_r+0x2fc>
  402db4:	aa25      	add	r2, sp, #148	; 0x94
  402db6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402db8:	980c      	ldr	r0, [sp, #48]	; 0x30
  402dba:	f002 fbef 	bl	40559c <__ssprint_r>
  402dbe:	2800      	cmp	r0, #0
  402dc0:	f47f ab68 	bne.w	402494 <_svfprintf_r+0x1a4>
  402dc4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402dc6:	46c8      	mov	r8, r9
  402dc8:	e420      	b.n	40260c <_svfprintf_r+0x31c>
  402dca:	f8cd b01c 	str.w	fp, [sp, #28]
  402dce:	2400      	movs	r4, #0
  402dd0:	2500      	movs	r5, #0
  402dd2:	4649      	mov	r1, r9
  402dd4:	e000      	b.n	402dd8 <_svfprintf_r+0xae8>
  402dd6:	4631      	mov	r1, r6
  402dd8:	08e2      	lsrs	r2, r4, #3
  402dda:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  402dde:	08e8      	lsrs	r0, r5, #3
  402de0:	f004 0307 	and.w	r3, r4, #7
  402de4:	4605      	mov	r5, r0
  402de6:	4614      	mov	r4, r2
  402de8:	3330      	adds	r3, #48	; 0x30
  402dea:	ea54 0205 	orrs.w	r2, r4, r5
  402dee:	f801 3c01 	strb.w	r3, [r1, #-1]
  402df2:	f101 36ff 	add.w	r6, r1, #4294967295
  402df6:	d1ee      	bne.n	402dd6 <_svfprintf_r+0xae6>
  402df8:	9a07      	ldr	r2, [sp, #28]
  402dfa:	07d2      	lsls	r2, r2, #31
  402dfc:	f57f adf3 	bpl.w	4029e6 <_svfprintf_r+0x6f6>
  402e00:	2b30      	cmp	r3, #48	; 0x30
  402e02:	f43f adf0 	beq.w	4029e6 <_svfprintf_r+0x6f6>
  402e06:	3902      	subs	r1, #2
  402e08:	2330      	movs	r3, #48	; 0x30
  402e0a:	f806 3c01 	strb.w	r3, [r6, #-1]
  402e0e:	eba9 0301 	sub.w	r3, r9, r1
  402e12:	930e      	str	r3, [sp, #56]	; 0x38
  402e14:	460e      	mov	r6, r1
  402e16:	f7ff bb7b 	b.w	402510 <_svfprintf_r+0x220>
  402e1a:	991f      	ldr	r1, [sp, #124]	; 0x7c
  402e1c:	2900      	cmp	r1, #0
  402e1e:	f340 822e 	ble.w	40327e <_svfprintf_r+0xf8e>
  402e22:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402e24:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402e26:	4293      	cmp	r3, r2
  402e28:	bfa8      	it	ge
  402e2a:	4613      	movge	r3, r2
  402e2c:	2b00      	cmp	r3, #0
  402e2e:	461f      	mov	r7, r3
  402e30:	dd0d      	ble.n	402e4e <_svfprintf_r+0xb5e>
  402e32:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402e34:	f8c8 6000 	str.w	r6, [r8]
  402e38:	3301      	adds	r3, #1
  402e3a:	443c      	add	r4, r7
  402e3c:	2b07      	cmp	r3, #7
  402e3e:	9427      	str	r4, [sp, #156]	; 0x9c
  402e40:	f8c8 7004 	str.w	r7, [r8, #4]
  402e44:	9326      	str	r3, [sp, #152]	; 0x98
  402e46:	f300 831f 	bgt.w	403488 <_svfprintf_r+0x1198>
  402e4a:	f108 0808 	add.w	r8, r8, #8
  402e4e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402e50:	2f00      	cmp	r7, #0
  402e52:	bfa8      	it	ge
  402e54:	1bdb      	subge	r3, r3, r7
  402e56:	2b00      	cmp	r3, #0
  402e58:	461f      	mov	r7, r3
  402e5a:	f340 80d6 	ble.w	40300a <_svfprintf_r+0xd1a>
  402e5e:	2f10      	cmp	r7, #16
  402e60:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402e62:	4d31      	ldr	r5, [pc, #196]	; (402f28 <_svfprintf_r+0xc38>)
  402e64:	f340 81ed 	ble.w	403242 <_svfprintf_r+0xf52>
  402e68:	4642      	mov	r2, r8
  402e6a:	4621      	mov	r1, r4
  402e6c:	46b0      	mov	r8, r6
  402e6e:	f04f 0b10 	mov.w	fp, #16
  402e72:	462e      	mov	r6, r5
  402e74:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402e76:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402e78:	e004      	b.n	402e84 <_svfprintf_r+0xb94>
  402e7a:	3208      	adds	r2, #8
  402e7c:	3f10      	subs	r7, #16
  402e7e:	2f10      	cmp	r7, #16
  402e80:	f340 81db 	ble.w	40323a <_svfprintf_r+0xf4a>
  402e84:	3301      	adds	r3, #1
  402e86:	3110      	adds	r1, #16
  402e88:	2b07      	cmp	r3, #7
  402e8a:	9127      	str	r1, [sp, #156]	; 0x9c
  402e8c:	9326      	str	r3, [sp, #152]	; 0x98
  402e8e:	e882 0840 	stmia.w	r2, {r6, fp}
  402e92:	ddf2      	ble.n	402e7a <_svfprintf_r+0xb8a>
  402e94:	aa25      	add	r2, sp, #148	; 0x94
  402e96:	4629      	mov	r1, r5
  402e98:	4620      	mov	r0, r4
  402e9a:	f002 fb7f 	bl	40559c <__ssprint_r>
  402e9e:	2800      	cmp	r0, #0
  402ea0:	f47f aaf8 	bne.w	402494 <_svfprintf_r+0x1a4>
  402ea4:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402ea6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402ea8:	464a      	mov	r2, r9
  402eaa:	e7e7      	b.n	402e7c <_svfprintf_r+0xb8c>
  402eac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402eae:	930e      	str	r3, [sp, #56]	; 0x38
  402eb0:	464e      	mov	r6, r9
  402eb2:	f7ff bb2d 	b.w	402510 <_svfprintf_r+0x220>
  402eb6:	2d00      	cmp	r5, #0
  402eb8:	bf08      	it	eq
  402eba:	2c0a      	cmpeq	r4, #10
  402ebc:	f0c0 808f 	bcc.w	402fde <_svfprintf_r+0xcee>
  402ec0:	464e      	mov	r6, r9
  402ec2:	4620      	mov	r0, r4
  402ec4:	4629      	mov	r1, r5
  402ec6:	220a      	movs	r2, #10
  402ec8:	2300      	movs	r3, #0
  402eca:	f7fe ffed 	bl	401ea8 <__aeabi_uldivmod>
  402ece:	3230      	adds	r2, #48	; 0x30
  402ed0:	f806 2d01 	strb.w	r2, [r6, #-1]!
  402ed4:	4620      	mov	r0, r4
  402ed6:	4629      	mov	r1, r5
  402ed8:	2300      	movs	r3, #0
  402eda:	220a      	movs	r2, #10
  402edc:	f7fe ffe4 	bl	401ea8 <__aeabi_uldivmod>
  402ee0:	4604      	mov	r4, r0
  402ee2:	460d      	mov	r5, r1
  402ee4:	ea54 0305 	orrs.w	r3, r4, r5
  402ee8:	d1eb      	bne.n	402ec2 <_svfprintf_r+0xbd2>
  402eea:	eba9 0306 	sub.w	r3, r9, r6
  402eee:	930e      	str	r3, [sp, #56]	; 0x38
  402ef0:	f7ff bb0e 	b.w	402510 <_svfprintf_r+0x220>
  402ef4:	aa25      	add	r2, sp, #148	; 0x94
  402ef6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402ef8:	980c      	ldr	r0, [sp, #48]	; 0x30
  402efa:	f002 fb4f 	bl	40559c <__ssprint_r>
  402efe:	2800      	cmp	r0, #0
  402f00:	f47f aac8 	bne.w	402494 <_svfprintf_r+0x1a4>
  402f04:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402f08:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402f0a:	46c8      	mov	r8, r9
  402f0c:	f7ff bb5e 	b.w	4025cc <_svfprintf_r+0x2dc>
  402f10:	1e5e      	subs	r6, r3, #1
  402f12:	2e00      	cmp	r6, #0
  402f14:	f77f af0a 	ble.w	402d2c <_svfprintf_r+0xa3c>
  402f18:	2e10      	cmp	r6, #16
  402f1a:	4d03      	ldr	r5, [pc, #12]	; (402f28 <_svfprintf_r+0xc38>)
  402f1c:	dd22      	ble.n	402f64 <_svfprintf_r+0xc74>
  402f1e:	4622      	mov	r2, r4
  402f20:	f04f 0b10 	mov.w	fp, #16
  402f24:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402f26:	e006      	b.n	402f36 <_svfprintf_r+0xc46>
  402f28:	0040727c 	.word	0x0040727c
  402f2c:	3e10      	subs	r6, #16
  402f2e:	2e10      	cmp	r6, #16
  402f30:	f108 0808 	add.w	r8, r8, #8
  402f34:	dd15      	ble.n	402f62 <_svfprintf_r+0xc72>
  402f36:	3701      	adds	r7, #1
  402f38:	3210      	adds	r2, #16
  402f3a:	2f07      	cmp	r7, #7
  402f3c:	9227      	str	r2, [sp, #156]	; 0x9c
  402f3e:	9726      	str	r7, [sp, #152]	; 0x98
  402f40:	e888 0820 	stmia.w	r8, {r5, fp}
  402f44:	ddf2      	ble.n	402f2c <_svfprintf_r+0xc3c>
  402f46:	aa25      	add	r2, sp, #148	; 0x94
  402f48:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402f4a:	4620      	mov	r0, r4
  402f4c:	f002 fb26 	bl	40559c <__ssprint_r>
  402f50:	2800      	cmp	r0, #0
  402f52:	f47f aa9f 	bne.w	402494 <_svfprintf_r+0x1a4>
  402f56:	3e10      	subs	r6, #16
  402f58:	2e10      	cmp	r6, #16
  402f5a:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402f5c:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402f5e:	46c8      	mov	r8, r9
  402f60:	dce9      	bgt.n	402f36 <_svfprintf_r+0xc46>
  402f62:	4614      	mov	r4, r2
  402f64:	3701      	adds	r7, #1
  402f66:	4434      	add	r4, r6
  402f68:	2f07      	cmp	r7, #7
  402f6a:	9427      	str	r4, [sp, #156]	; 0x9c
  402f6c:	9726      	str	r7, [sp, #152]	; 0x98
  402f6e:	e888 0060 	stmia.w	r8, {r5, r6}
  402f72:	f77f aed9 	ble.w	402d28 <_svfprintf_r+0xa38>
  402f76:	aa25      	add	r2, sp, #148	; 0x94
  402f78:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402f7a:	980c      	ldr	r0, [sp, #48]	; 0x30
  402f7c:	f002 fb0e 	bl	40559c <__ssprint_r>
  402f80:	2800      	cmp	r0, #0
  402f82:	f47f aa87 	bne.w	402494 <_svfprintf_r+0x1a4>
  402f86:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402f88:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402f8a:	46c8      	mov	r8, r9
  402f8c:	e6ce      	b.n	402d2c <_svfprintf_r+0xa3c>
  402f8e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402f90:	6814      	ldr	r4, [r2, #0]
  402f92:	4613      	mov	r3, r2
  402f94:	3304      	adds	r3, #4
  402f96:	17e5      	asrs	r5, r4, #31
  402f98:	930f      	str	r3, [sp, #60]	; 0x3c
  402f9a:	4622      	mov	r2, r4
  402f9c:	462b      	mov	r3, r5
  402f9e:	e4fa      	b.n	402996 <_svfprintf_r+0x6a6>
  402fa0:	3204      	adds	r2, #4
  402fa2:	681c      	ldr	r4, [r3, #0]
  402fa4:	920f      	str	r2, [sp, #60]	; 0x3c
  402fa6:	2301      	movs	r3, #1
  402fa8:	2500      	movs	r5, #0
  402faa:	f7ff ba94 	b.w	4024d6 <_svfprintf_r+0x1e6>
  402fae:	681c      	ldr	r4, [r3, #0]
  402fb0:	3304      	adds	r3, #4
  402fb2:	930f      	str	r3, [sp, #60]	; 0x3c
  402fb4:	2500      	movs	r5, #0
  402fb6:	e421      	b.n	4027fc <_svfprintf_r+0x50c>
  402fb8:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402fba:	460a      	mov	r2, r1
  402fbc:	3204      	adds	r2, #4
  402fbe:	680c      	ldr	r4, [r1, #0]
  402fc0:	920f      	str	r2, [sp, #60]	; 0x3c
  402fc2:	2500      	movs	r5, #0
  402fc4:	f7ff ba87 	b.w	4024d6 <_svfprintf_r+0x1e6>
  402fc8:	4614      	mov	r4, r2
  402fca:	3301      	adds	r3, #1
  402fcc:	4434      	add	r4, r6
  402fce:	2b07      	cmp	r3, #7
  402fd0:	9427      	str	r4, [sp, #156]	; 0x9c
  402fd2:	9326      	str	r3, [sp, #152]	; 0x98
  402fd4:	e888 0060 	stmia.w	r8, {r5, r6}
  402fd8:	f77f ab68 	ble.w	4026ac <_svfprintf_r+0x3bc>
  402fdc:	e6b3      	b.n	402d46 <_svfprintf_r+0xa56>
  402fde:	f8dd b01c 	ldr.w	fp, [sp, #28]
  402fe2:	f8cd b01c 	str.w	fp, [sp, #28]
  402fe6:	ae42      	add	r6, sp, #264	; 0x108
  402fe8:	3430      	adds	r4, #48	; 0x30
  402fea:	2301      	movs	r3, #1
  402fec:	f806 4d41 	strb.w	r4, [r6, #-65]!
  402ff0:	930e      	str	r3, [sp, #56]	; 0x38
  402ff2:	f7ff ba8d 	b.w	402510 <_svfprintf_r+0x220>
  402ff6:	aa25      	add	r2, sp, #148	; 0x94
  402ff8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402ffa:	980c      	ldr	r0, [sp, #48]	; 0x30
  402ffc:	f002 face 	bl	40559c <__ssprint_r>
  403000:	2800      	cmp	r0, #0
  403002:	f47f aa47 	bne.w	402494 <_svfprintf_r+0x1a4>
  403006:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403008:	46c8      	mov	r8, r9
  40300a:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  40300c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40300e:	429a      	cmp	r2, r3
  403010:	db44      	blt.n	40309c <_svfprintf_r+0xdac>
  403012:	9b07      	ldr	r3, [sp, #28]
  403014:	07d9      	lsls	r1, r3, #31
  403016:	d441      	bmi.n	40309c <_svfprintf_r+0xdac>
  403018:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40301a:	9812      	ldr	r0, [sp, #72]	; 0x48
  40301c:	1a9a      	subs	r2, r3, r2
  40301e:	1a1d      	subs	r5, r3, r0
  403020:	4295      	cmp	r5, r2
  403022:	bfa8      	it	ge
  403024:	4615      	movge	r5, r2
  403026:	2d00      	cmp	r5, #0
  403028:	dd0e      	ble.n	403048 <_svfprintf_r+0xd58>
  40302a:	9926      	ldr	r1, [sp, #152]	; 0x98
  40302c:	f8c8 5004 	str.w	r5, [r8, #4]
  403030:	3101      	adds	r1, #1
  403032:	4406      	add	r6, r0
  403034:	442c      	add	r4, r5
  403036:	2907      	cmp	r1, #7
  403038:	f8c8 6000 	str.w	r6, [r8]
  40303c:	9427      	str	r4, [sp, #156]	; 0x9c
  40303e:	9126      	str	r1, [sp, #152]	; 0x98
  403040:	f300 823b 	bgt.w	4034ba <_svfprintf_r+0x11ca>
  403044:	f108 0808 	add.w	r8, r8, #8
  403048:	2d00      	cmp	r5, #0
  40304a:	bfac      	ite	ge
  40304c:	1b56      	subge	r6, r2, r5
  40304e:	4616      	movlt	r6, r2
  403050:	2e00      	cmp	r6, #0
  403052:	f77f ab2d 	ble.w	4026b0 <_svfprintf_r+0x3c0>
  403056:	2e10      	cmp	r6, #16
  403058:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40305a:	4db0      	ldr	r5, [pc, #704]	; (40331c <_svfprintf_r+0x102c>)
  40305c:	ddb5      	ble.n	402fca <_svfprintf_r+0xcda>
  40305e:	4622      	mov	r2, r4
  403060:	2710      	movs	r7, #16
  403062:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  403066:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  403068:	e004      	b.n	403074 <_svfprintf_r+0xd84>
  40306a:	f108 0808 	add.w	r8, r8, #8
  40306e:	3e10      	subs	r6, #16
  403070:	2e10      	cmp	r6, #16
  403072:	dda9      	ble.n	402fc8 <_svfprintf_r+0xcd8>
  403074:	3301      	adds	r3, #1
  403076:	3210      	adds	r2, #16
  403078:	2b07      	cmp	r3, #7
  40307a:	9227      	str	r2, [sp, #156]	; 0x9c
  40307c:	9326      	str	r3, [sp, #152]	; 0x98
  40307e:	e888 00a0 	stmia.w	r8, {r5, r7}
  403082:	ddf2      	ble.n	40306a <_svfprintf_r+0xd7a>
  403084:	aa25      	add	r2, sp, #148	; 0x94
  403086:	4621      	mov	r1, r4
  403088:	4658      	mov	r0, fp
  40308a:	f002 fa87 	bl	40559c <__ssprint_r>
  40308e:	2800      	cmp	r0, #0
  403090:	f47f aa00 	bne.w	402494 <_svfprintf_r+0x1a4>
  403094:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403096:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403098:	46c8      	mov	r8, r9
  40309a:	e7e8      	b.n	40306e <_svfprintf_r+0xd7e>
  40309c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40309e:	9819      	ldr	r0, [sp, #100]	; 0x64
  4030a0:	991a      	ldr	r1, [sp, #104]	; 0x68
  4030a2:	f8c8 1000 	str.w	r1, [r8]
  4030a6:	3301      	adds	r3, #1
  4030a8:	4404      	add	r4, r0
  4030aa:	2b07      	cmp	r3, #7
  4030ac:	9427      	str	r4, [sp, #156]	; 0x9c
  4030ae:	f8c8 0004 	str.w	r0, [r8, #4]
  4030b2:	9326      	str	r3, [sp, #152]	; 0x98
  4030b4:	f300 81f5 	bgt.w	4034a2 <_svfprintf_r+0x11b2>
  4030b8:	f108 0808 	add.w	r8, r8, #8
  4030bc:	e7ac      	b.n	403018 <_svfprintf_r+0xd28>
  4030be:	9b07      	ldr	r3, [sp, #28]
  4030c0:	07da      	lsls	r2, r3, #31
  4030c2:	f53f adfe 	bmi.w	402cc2 <_svfprintf_r+0x9d2>
  4030c6:	3701      	adds	r7, #1
  4030c8:	3401      	adds	r4, #1
  4030ca:	2301      	movs	r3, #1
  4030cc:	2f07      	cmp	r7, #7
  4030ce:	9427      	str	r4, [sp, #156]	; 0x9c
  4030d0:	9726      	str	r7, [sp, #152]	; 0x98
  4030d2:	f8c8 6000 	str.w	r6, [r8]
  4030d6:	f8c8 3004 	str.w	r3, [r8, #4]
  4030da:	f77f ae25 	ble.w	402d28 <_svfprintf_r+0xa38>
  4030de:	e74a      	b.n	402f76 <_svfprintf_r+0xc86>
  4030e0:	aa25      	add	r2, sp, #148	; 0x94
  4030e2:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4030e4:	980c      	ldr	r0, [sp, #48]	; 0x30
  4030e6:	f002 fa59 	bl	40559c <__ssprint_r>
  4030ea:	2800      	cmp	r0, #0
  4030ec:	f47f a9d2 	bne.w	402494 <_svfprintf_r+0x1a4>
  4030f0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4030f2:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4030f4:	46c8      	mov	r8, r9
  4030f6:	e5f2      	b.n	402cde <_svfprintf_r+0x9ee>
  4030f8:	aa25      	add	r2, sp, #148	; 0x94
  4030fa:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4030fc:	980c      	ldr	r0, [sp, #48]	; 0x30
  4030fe:	f002 fa4d 	bl	40559c <__ssprint_r>
  403102:	2800      	cmp	r0, #0
  403104:	f47f a9c6 	bne.w	402494 <_svfprintf_r+0x1a4>
  403108:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40310a:	9f26      	ldr	r7, [sp, #152]	; 0x98
  40310c:	46c8      	mov	r8, r9
  40310e:	e5f5      	b.n	402cfc <_svfprintf_r+0xa0c>
  403110:	464e      	mov	r6, r9
  403112:	f7ff b9fd 	b.w	402510 <_svfprintf_r+0x220>
  403116:	aa25      	add	r2, sp, #148	; 0x94
  403118:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40311a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40311c:	f002 fa3e 	bl	40559c <__ssprint_r>
  403120:	2800      	cmp	r0, #0
  403122:	f47f a9b7 	bne.w	402494 <_svfprintf_r+0x1a4>
  403126:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403128:	46c8      	mov	r8, r9
  40312a:	f7ff ba72 	b.w	402612 <_svfprintf_r+0x322>
  40312e:	9c15      	ldr	r4, [sp, #84]	; 0x54
  403130:	4622      	mov	r2, r4
  403132:	4620      	mov	r0, r4
  403134:	9c14      	ldr	r4, [sp, #80]	; 0x50
  403136:	4623      	mov	r3, r4
  403138:	4621      	mov	r1, r4
  40313a:	f003 faf5 	bl	406728 <__aeabi_dcmpun>
  40313e:	2800      	cmp	r0, #0
  403140:	f040 8286 	bne.w	403650 <_svfprintf_r+0x1360>
  403144:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403146:	3301      	adds	r3, #1
  403148:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40314a:	f023 0320 	bic.w	r3, r3, #32
  40314e:	930e      	str	r3, [sp, #56]	; 0x38
  403150:	f000 81e2 	beq.w	403518 <_svfprintf_r+0x1228>
  403154:	2b47      	cmp	r3, #71	; 0x47
  403156:	f000 811e 	beq.w	403396 <_svfprintf_r+0x10a6>
  40315a:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  40315e:	9307      	str	r3, [sp, #28]
  403160:	9b14      	ldr	r3, [sp, #80]	; 0x50
  403162:	1e1f      	subs	r7, r3, #0
  403164:	9b15      	ldr	r3, [sp, #84]	; 0x54
  403166:	9308      	str	r3, [sp, #32]
  403168:	bfbb      	ittet	lt
  40316a:	463b      	movlt	r3, r7
  40316c:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  403170:	2300      	movge	r3, #0
  403172:	232d      	movlt	r3, #45	; 0x2d
  403174:	9310      	str	r3, [sp, #64]	; 0x40
  403176:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403178:	2b66      	cmp	r3, #102	; 0x66
  40317a:	f000 81bb 	beq.w	4034f4 <_svfprintf_r+0x1204>
  40317e:	2b46      	cmp	r3, #70	; 0x46
  403180:	f000 80df 	beq.w	403342 <_svfprintf_r+0x1052>
  403184:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403186:	9a08      	ldr	r2, [sp, #32]
  403188:	2b45      	cmp	r3, #69	; 0x45
  40318a:	bf0c      	ite	eq
  40318c:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  40318e:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  403190:	a823      	add	r0, sp, #140	; 0x8c
  403192:	a920      	add	r1, sp, #128	; 0x80
  403194:	bf08      	it	eq
  403196:	1c5d      	addeq	r5, r3, #1
  403198:	9004      	str	r0, [sp, #16]
  40319a:	9103      	str	r1, [sp, #12]
  40319c:	a81f      	add	r0, sp, #124	; 0x7c
  40319e:	2102      	movs	r1, #2
  4031a0:	463b      	mov	r3, r7
  4031a2:	9002      	str	r0, [sp, #8]
  4031a4:	9501      	str	r5, [sp, #4]
  4031a6:	9100      	str	r1, [sp, #0]
  4031a8:	980c      	ldr	r0, [sp, #48]	; 0x30
  4031aa:	f000 fb75 	bl	403898 <_dtoa_r>
  4031ae:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4031b0:	2b67      	cmp	r3, #103	; 0x67
  4031b2:	4606      	mov	r6, r0
  4031b4:	f040 81e0 	bne.w	403578 <_svfprintf_r+0x1288>
  4031b8:	f01b 0f01 	tst.w	fp, #1
  4031bc:	f000 8246 	beq.w	40364c <_svfprintf_r+0x135c>
  4031c0:	1974      	adds	r4, r6, r5
  4031c2:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4031c4:	9808      	ldr	r0, [sp, #32]
  4031c6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  4031c8:	4639      	mov	r1, r7
  4031ca:	f003 fa7b 	bl	4066c4 <__aeabi_dcmpeq>
  4031ce:	2800      	cmp	r0, #0
  4031d0:	f040 8165 	bne.w	40349e <_svfprintf_r+0x11ae>
  4031d4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4031d6:	42a3      	cmp	r3, r4
  4031d8:	d206      	bcs.n	4031e8 <_svfprintf_r+0xef8>
  4031da:	2130      	movs	r1, #48	; 0x30
  4031dc:	1c5a      	adds	r2, r3, #1
  4031de:	9223      	str	r2, [sp, #140]	; 0x8c
  4031e0:	7019      	strb	r1, [r3, #0]
  4031e2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4031e4:	429c      	cmp	r4, r3
  4031e6:	d8f9      	bhi.n	4031dc <_svfprintf_r+0xeec>
  4031e8:	1b9b      	subs	r3, r3, r6
  4031ea:	9313      	str	r3, [sp, #76]	; 0x4c
  4031ec:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4031ee:	2b47      	cmp	r3, #71	; 0x47
  4031f0:	f000 80e9 	beq.w	4033c6 <_svfprintf_r+0x10d6>
  4031f4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4031f6:	2b65      	cmp	r3, #101	; 0x65
  4031f8:	f340 81cd 	ble.w	403596 <_svfprintf_r+0x12a6>
  4031fc:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4031fe:	2b66      	cmp	r3, #102	; 0x66
  403200:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403202:	9312      	str	r3, [sp, #72]	; 0x48
  403204:	f000 819e 	beq.w	403544 <_svfprintf_r+0x1254>
  403208:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40320a:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40320c:	4619      	mov	r1, r3
  40320e:	4291      	cmp	r1, r2
  403210:	f300 818a 	bgt.w	403528 <_svfprintf_r+0x1238>
  403214:	f01b 0f01 	tst.w	fp, #1
  403218:	f040 8213 	bne.w	403642 <_svfprintf_r+0x1352>
  40321c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  403220:	9308      	str	r3, [sp, #32]
  403222:	2367      	movs	r3, #103	; 0x67
  403224:	920e      	str	r2, [sp, #56]	; 0x38
  403226:	9311      	str	r3, [sp, #68]	; 0x44
  403228:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40322a:	2b00      	cmp	r3, #0
  40322c:	f040 80c4 	bne.w	4033b8 <_svfprintf_r+0x10c8>
  403230:	930a      	str	r3, [sp, #40]	; 0x28
  403232:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403236:	f7ff b973 	b.w	402520 <_svfprintf_r+0x230>
  40323a:	4635      	mov	r5, r6
  40323c:	460c      	mov	r4, r1
  40323e:	4646      	mov	r6, r8
  403240:	4690      	mov	r8, r2
  403242:	3301      	adds	r3, #1
  403244:	443c      	add	r4, r7
  403246:	2b07      	cmp	r3, #7
  403248:	9427      	str	r4, [sp, #156]	; 0x9c
  40324a:	9326      	str	r3, [sp, #152]	; 0x98
  40324c:	e888 00a0 	stmia.w	r8, {r5, r7}
  403250:	f73f aed1 	bgt.w	402ff6 <_svfprintf_r+0xd06>
  403254:	f108 0808 	add.w	r8, r8, #8
  403258:	e6d7      	b.n	40300a <_svfprintf_r+0xd1a>
  40325a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40325c:	6813      	ldr	r3, [r2, #0]
  40325e:	3204      	adds	r2, #4
  403260:	920f      	str	r2, [sp, #60]	; 0x3c
  403262:	9a09      	ldr	r2, [sp, #36]	; 0x24
  403264:	601a      	str	r2, [r3, #0]
  403266:	f7ff b86a 	b.w	40233e <_svfprintf_r+0x4e>
  40326a:	aa25      	add	r2, sp, #148	; 0x94
  40326c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40326e:	980c      	ldr	r0, [sp, #48]	; 0x30
  403270:	f002 f994 	bl	40559c <__ssprint_r>
  403274:	2800      	cmp	r0, #0
  403276:	f47f a90d 	bne.w	402494 <_svfprintf_r+0x1a4>
  40327a:	46c8      	mov	r8, r9
  40327c:	e48d      	b.n	402b9a <_svfprintf_r+0x8aa>
  40327e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403280:	4a27      	ldr	r2, [pc, #156]	; (403320 <_svfprintf_r+0x1030>)
  403282:	f8c8 2000 	str.w	r2, [r8]
  403286:	3301      	adds	r3, #1
  403288:	3401      	adds	r4, #1
  40328a:	2201      	movs	r2, #1
  40328c:	2b07      	cmp	r3, #7
  40328e:	9427      	str	r4, [sp, #156]	; 0x9c
  403290:	9326      	str	r3, [sp, #152]	; 0x98
  403292:	f8c8 2004 	str.w	r2, [r8, #4]
  403296:	dc72      	bgt.n	40337e <_svfprintf_r+0x108e>
  403298:	f108 0808 	add.w	r8, r8, #8
  40329c:	b929      	cbnz	r1, 4032aa <_svfprintf_r+0xfba>
  40329e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4032a0:	b91b      	cbnz	r3, 4032aa <_svfprintf_r+0xfba>
  4032a2:	9b07      	ldr	r3, [sp, #28]
  4032a4:	07d8      	lsls	r0, r3, #31
  4032a6:	f57f aa03 	bpl.w	4026b0 <_svfprintf_r+0x3c0>
  4032aa:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4032ac:	9819      	ldr	r0, [sp, #100]	; 0x64
  4032ae:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  4032b0:	f8c8 2000 	str.w	r2, [r8]
  4032b4:	3301      	adds	r3, #1
  4032b6:	4602      	mov	r2, r0
  4032b8:	4422      	add	r2, r4
  4032ba:	2b07      	cmp	r3, #7
  4032bc:	9227      	str	r2, [sp, #156]	; 0x9c
  4032be:	f8c8 0004 	str.w	r0, [r8, #4]
  4032c2:	9326      	str	r3, [sp, #152]	; 0x98
  4032c4:	f300 818d 	bgt.w	4035e2 <_svfprintf_r+0x12f2>
  4032c8:	f108 0808 	add.w	r8, r8, #8
  4032cc:	2900      	cmp	r1, #0
  4032ce:	f2c0 8165 	blt.w	40359c <_svfprintf_r+0x12ac>
  4032d2:	9913      	ldr	r1, [sp, #76]	; 0x4c
  4032d4:	f8c8 6000 	str.w	r6, [r8]
  4032d8:	3301      	adds	r3, #1
  4032da:	188c      	adds	r4, r1, r2
  4032dc:	2b07      	cmp	r3, #7
  4032de:	9427      	str	r4, [sp, #156]	; 0x9c
  4032e0:	9326      	str	r3, [sp, #152]	; 0x98
  4032e2:	f8c8 1004 	str.w	r1, [r8, #4]
  4032e6:	f77f a9e1 	ble.w	4026ac <_svfprintf_r+0x3bc>
  4032ea:	e52c      	b.n	402d46 <_svfprintf_r+0xa56>
  4032ec:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4032ee:	9909      	ldr	r1, [sp, #36]	; 0x24
  4032f0:	6813      	ldr	r3, [r2, #0]
  4032f2:	17cd      	asrs	r5, r1, #31
  4032f4:	4608      	mov	r0, r1
  4032f6:	3204      	adds	r2, #4
  4032f8:	4629      	mov	r1, r5
  4032fa:	920f      	str	r2, [sp, #60]	; 0x3c
  4032fc:	e9c3 0100 	strd	r0, r1, [r3]
  403300:	f7ff b81d 	b.w	40233e <_svfprintf_r+0x4e>
  403304:	aa25      	add	r2, sp, #148	; 0x94
  403306:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403308:	980c      	ldr	r0, [sp, #48]	; 0x30
  40330a:	f002 f947 	bl	40559c <__ssprint_r>
  40330e:	2800      	cmp	r0, #0
  403310:	f47f a8c0 	bne.w	402494 <_svfprintf_r+0x1a4>
  403314:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403316:	46c8      	mov	r8, r9
  403318:	e458      	b.n	402bcc <_svfprintf_r+0x8dc>
  40331a:	bf00      	nop
  40331c:	0040727c 	.word	0x0040727c
  403320:	00407268 	.word	0x00407268
  403324:	2140      	movs	r1, #64	; 0x40
  403326:	980c      	ldr	r0, [sp, #48]	; 0x30
  403328:	f001 fa0c 	bl	404744 <_malloc_r>
  40332c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40332e:	6010      	str	r0, [r2, #0]
  403330:	6110      	str	r0, [r2, #16]
  403332:	2800      	cmp	r0, #0
  403334:	f000 81f2 	beq.w	40371c <_svfprintf_r+0x142c>
  403338:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40333a:	2340      	movs	r3, #64	; 0x40
  40333c:	6153      	str	r3, [r2, #20]
  40333e:	f7fe bfee 	b.w	40231e <_svfprintf_r+0x2e>
  403342:	a823      	add	r0, sp, #140	; 0x8c
  403344:	a920      	add	r1, sp, #128	; 0x80
  403346:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  403348:	9004      	str	r0, [sp, #16]
  40334a:	9103      	str	r1, [sp, #12]
  40334c:	a81f      	add	r0, sp, #124	; 0x7c
  40334e:	2103      	movs	r1, #3
  403350:	9002      	str	r0, [sp, #8]
  403352:	9a08      	ldr	r2, [sp, #32]
  403354:	9401      	str	r4, [sp, #4]
  403356:	463b      	mov	r3, r7
  403358:	9100      	str	r1, [sp, #0]
  40335a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40335c:	f000 fa9c 	bl	403898 <_dtoa_r>
  403360:	4625      	mov	r5, r4
  403362:	4606      	mov	r6, r0
  403364:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403366:	2b46      	cmp	r3, #70	; 0x46
  403368:	eb06 0405 	add.w	r4, r6, r5
  40336c:	f47f af29 	bne.w	4031c2 <_svfprintf_r+0xed2>
  403370:	7833      	ldrb	r3, [r6, #0]
  403372:	2b30      	cmp	r3, #48	; 0x30
  403374:	f000 8178 	beq.w	403668 <_svfprintf_r+0x1378>
  403378:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  40337a:	442c      	add	r4, r5
  40337c:	e721      	b.n	4031c2 <_svfprintf_r+0xed2>
  40337e:	aa25      	add	r2, sp, #148	; 0x94
  403380:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403382:	980c      	ldr	r0, [sp, #48]	; 0x30
  403384:	f002 f90a 	bl	40559c <__ssprint_r>
  403388:	2800      	cmp	r0, #0
  40338a:	f47f a883 	bne.w	402494 <_svfprintf_r+0x1a4>
  40338e:	991f      	ldr	r1, [sp, #124]	; 0x7c
  403390:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403392:	46c8      	mov	r8, r9
  403394:	e782      	b.n	40329c <_svfprintf_r+0xfac>
  403396:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403398:	2b00      	cmp	r3, #0
  40339a:	bf08      	it	eq
  40339c:	2301      	moveq	r3, #1
  40339e:	930a      	str	r3, [sp, #40]	; 0x28
  4033a0:	e6db      	b.n	40315a <_svfprintf_r+0xe6a>
  4033a2:	4630      	mov	r0, r6
  4033a4:	940a      	str	r4, [sp, #40]	; 0x28
  4033a6:	f002 f88b 	bl	4054c0 <strlen>
  4033aa:	950f      	str	r5, [sp, #60]	; 0x3c
  4033ac:	900e      	str	r0, [sp, #56]	; 0x38
  4033ae:	f8cd b01c 	str.w	fp, [sp, #28]
  4033b2:	4603      	mov	r3, r0
  4033b4:	f7ff b9f9 	b.w	4027aa <_svfprintf_r+0x4ba>
  4033b8:	272d      	movs	r7, #45	; 0x2d
  4033ba:	2300      	movs	r3, #0
  4033bc:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4033c0:	930a      	str	r3, [sp, #40]	; 0x28
  4033c2:	f7ff b8ae 	b.w	402522 <_svfprintf_r+0x232>
  4033c6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4033c8:	9312      	str	r3, [sp, #72]	; 0x48
  4033ca:	461a      	mov	r2, r3
  4033cc:	3303      	adds	r3, #3
  4033ce:	db04      	blt.n	4033da <_svfprintf_r+0x10ea>
  4033d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4033d2:	4619      	mov	r1, r3
  4033d4:	4291      	cmp	r1, r2
  4033d6:	f6bf af17 	bge.w	403208 <_svfprintf_r+0xf18>
  4033da:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4033dc:	3b02      	subs	r3, #2
  4033de:	9311      	str	r3, [sp, #68]	; 0x44
  4033e0:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  4033e4:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  4033e8:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4033ea:	3b01      	subs	r3, #1
  4033ec:	2b00      	cmp	r3, #0
  4033ee:	931f      	str	r3, [sp, #124]	; 0x7c
  4033f0:	bfbd      	ittte	lt
  4033f2:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  4033f4:	f1c3 0301 	rsblt	r3, r3, #1
  4033f8:	222d      	movlt	r2, #45	; 0x2d
  4033fa:	222b      	movge	r2, #43	; 0x2b
  4033fc:	2b09      	cmp	r3, #9
  4033fe:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  403402:	f340 8116 	ble.w	403632 <_svfprintf_r+0x1342>
  403406:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  40340a:	4620      	mov	r0, r4
  40340c:	4dab      	ldr	r5, [pc, #684]	; (4036bc <_svfprintf_r+0x13cc>)
  40340e:	e000      	b.n	403412 <_svfprintf_r+0x1122>
  403410:	4610      	mov	r0, r2
  403412:	fb85 1203 	smull	r1, r2, r5, r3
  403416:	17d9      	asrs	r1, r3, #31
  403418:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  40341c:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  403420:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  403424:	3230      	adds	r2, #48	; 0x30
  403426:	2909      	cmp	r1, #9
  403428:	f800 2c01 	strb.w	r2, [r0, #-1]
  40342c:	460b      	mov	r3, r1
  40342e:	f100 32ff 	add.w	r2, r0, #4294967295
  403432:	dced      	bgt.n	403410 <_svfprintf_r+0x1120>
  403434:	3330      	adds	r3, #48	; 0x30
  403436:	3802      	subs	r0, #2
  403438:	b2d9      	uxtb	r1, r3
  40343a:	4284      	cmp	r4, r0
  40343c:	f802 1c01 	strb.w	r1, [r2, #-1]
  403440:	f240 8165 	bls.w	40370e <_svfprintf_r+0x141e>
  403444:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  403448:	4613      	mov	r3, r2
  40344a:	e001      	b.n	403450 <_svfprintf_r+0x1160>
  40344c:	f813 1b01 	ldrb.w	r1, [r3], #1
  403450:	f800 1b01 	strb.w	r1, [r0], #1
  403454:	42a3      	cmp	r3, r4
  403456:	d1f9      	bne.n	40344c <_svfprintf_r+0x115c>
  403458:	3301      	adds	r3, #1
  40345a:	1a9b      	subs	r3, r3, r2
  40345c:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  403460:	4413      	add	r3, r2
  403462:	aa21      	add	r2, sp, #132	; 0x84
  403464:	1a9b      	subs	r3, r3, r2
  403466:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  403468:	931b      	str	r3, [sp, #108]	; 0x6c
  40346a:	2a01      	cmp	r2, #1
  40346c:	4413      	add	r3, r2
  40346e:	930e      	str	r3, [sp, #56]	; 0x38
  403470:	f340 8119 	ble.w	4036a6 <_svfprintf_r+0x13b6>
  403474:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403476:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403478:	4413      	add	r3, r2
  40347a:	930e      	str	r3, [sp, #56]	; 0x38
  40347c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403480:	9308      	str	r3, [sp, #32]
  403482:	2300      	movs	r3, #0
  403484:	9312      	str	r3, [sp, #72]	; 0x48
  403486:	e6cf      	b.n	403228 <_svfprintf_r+0xf38>
  403488:	aa25      	add	r2, sp, #148	; 0x94
  40348a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40348c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40348e:	f002 f885 	bl	40559c <__ssprint_r>
  403492:	2800      	cmp	r0, #0
  403494:	f47e affe 	bne.w	402494 <_svfprintf_r+0x1a4>
  403498:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40349a:	46c8      	mov	r8, r9
  40349c:	e4d7      	b.n	402e4e <_svfprintf_r+0xb5e>
  40349e:	4623      	mov	r3, r4
  4034a0:	e6a2      	b.n	4031e8 <_svfprintf_r+0xef8>
  4034a2:	aa25      	add	r2, sp, #148	; 0x94
  4034a4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4034a6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4034a8:	f002 f878 	bl	40559c <__ssprint_r>
  4034ac:	2800      	cmp	r0, #0
  4034ae:	f47e aff1 	bne.w	402494 <_svfprintf_r+0x1a4>
  4034b2:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  4034b4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4034b6:	46c8      	mov	r8, r9
  4034b8:	e5ae      	b.n	403018 <_svfprintf_r+0xd28>
  4034ba:	aa25      	add	r2, sp, #148	; 0x94
  4034bc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4034be:	980c      	ldr	r0, [sp, #48]	; 0x30
  4034c0:	f002 f86c 	bl	40559c <__ssprint_r>
  4034c4:	2800      	cmp	r0, #0
  4034c6:	f47e afe5 	bne.w	402494 <_svfprintf_r+0x1a4>
  4034ca:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  4034cc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4034ce:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4034d0:	1a9a      	subs	r2, r3, r2
  4034d2:	46c8      	mov	r8, r9
  4034d4:	e5b8      	b.n	403048 <_svfprintf_r+0xd58>
  4034d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4034d8:	9612      	str	r6, [sp, #72]	; 0x48
  4034da:	2b06      	cmp	r3, #6
  4034dc:	bf28      	it	cs
  4034de:	2306      	movcs	r3, #6
  4034e0:	960a      	str	r6, [sp, #40]	; 0x28
  4034e2:	4637      	mov	r7, r6
  4034e4:	9308      	str	r3, [sp, #32]
  4034e6:	950f      	str	r5, [sp, #60]	; 0x3c
  4034e8:	f8cd b01c 	str.w	fp, [sp, #28]
  4034ec:	930e      	str	r3, [sp, #56]	; 0x38
  4034ee:	4e74      	ldr	r6, [pc, #464]	; (4036c0 <_svfprintf_r+0x13d0>)
  4034f0:	f7ff b816 	b.w	402520 <_svfprintf_r+0x230>
  4034f4:	a823      	add	r0, sp, #140	; 0x8c
  4034f6:	a920      	add	r1, sp, #128	; 0x80
  4034f8:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  4034fa:	9004      	str	r0, [sp, #16]
  4034fc:	9103      	str	r1, [sp, #12]
  4034fe:	a81f      	add	r0, sp, #124	; 0x7c
  403500:	2103      	movs	r1, #3
  403502:	9002      	str	r0, [sp, #8]
  403504:	9a08      	ldr	r2, [sp, #32]
  403506:	9501      	str	r5, [sp, #4]
  403508:	463b      	mov	r3, r7
  40350a:	9100      	str	r1, [sp, #0]
  40350c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40350e:	f000 f9c3 	bl	403898 <_dtoa_r>
  403512:	4606      	mov	r6, r0
  403514:	1944      	adds	r4, r0, r5
  403516:	e72b      	b.n	403370 <_svfprintf_r+0x1080>
  403518:	2306      	movs	r3, #6
  40351a:	930a      	str	r3, [sp, #40]	; 0x28
  40351c:	e61d      	b.n	40315a <_svfprintf_r+0xe6a>
  40351e:	272d      	movs	r7, #45	; 0x2d
  403520:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  403524:	f7ff bacd 	b.w	402ac2 <_svfprintf_r+0x7d2>
  403528:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40352a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40352c:	4413      	add	r3, r2
  40352e:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403530:	930e      	str	r3, [sp, #56]	; 0x38
  403532:	2a00      	cmp	r2, #0
  403534:	f340 80b0 	ble.w	403698 <_svfprintf_r+0x13a8>
  403538:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40353c:	9308      	str	r3, [sp, #32]
  40353e:	2367      	movs	r3, #103	; 0x67
  403540:	9311      	str	r3, [sp, #68]	; 0x44
  403542:	e671      	b.n	403228 <_svfprintf_r+0xf38>
  403544:	2b00      	cmp	r3, #0
  403546:	f340 80c3 	ble.w	4036d0 <_svfprintf_r+0x13e0>
  40354a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40354c:	2a00      	cmp	r2, #0
  40354e:	f040 8099 	bne.w	403684 <_svfprintf_r+0x1394>
  403552:	f01b 0f01 	tst.w	fp, #1
  403556:	f040 8095 	bne.w	403684 <_svfprintf_r+0x1394>
  40355a:	9308      	str	r3, [sp, #32]
  40355c:	930e      	str	r3, [sp, #56]	; 0x38
  40355e:	e663      	b.n	403228 <_svfprintf_r+0xf38>
  403560:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403562:	9308      	str	r3, [sp, #32]
  403564:	930e      	str	r3, [sp, #56]	; 0x38
  403566:	900a      	str	r0, [sp, #40]	; 0x28
  403568:	950f      	str	r5, [sp, #60]	; 0x3c
  40356a:	f8cd b01c 	str.w	fp, [sp, #28]
  40356e:	9012      	str	r0, [sp, #72]	; 0x48
  403570:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403574:	f7fe bfd4 	b.w	402520 <_svfprintf_r+0x230>
  403578:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40357a:	2b47      	cmp	r3, #71	; 0x47
  40357c:	f47f ae20 	bne.w	4031c0 <_svfprintf_r+0xed0>
  403580:	f01b 0f01 	tst.w	fp, #1
  403584:	f47f aeee 	bne.w	403364 <_svfprintf_r+0x1074>
  403588:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40358a:	1b9b      	subs	r3, r3, r6
  40358c:	9313      	str	r3, [sp, #76]	; 0x4c
  40358e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403590:	2b47      	cmp	r3, #71	; 0x47
  403592:	f43f af18 	beq.w	4033c6 <_svfprintf_r+0x10d6>
  403596:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403598:	9312      	str	r3, [sp, #72]	; 0x48
  40359a:	e721      	b.n	4033e0 <_svfprintf_r+0x10f0>
  40359c:	424f      	negs	r7, r1
  40359e:	3110      	adds	r1, #16
  4035a0:	4d48      	ldr	r5, [pc, #288]	; (4036c4 <_svfprintf_r+0x13d4>)
  4035a2:	da2f      	bge.n	403604 <_svfprintf_r+0x1314>
  4035a4:	2410      	movs	r4, #16
  4035a6:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  4035aa:	e004      	b.n	4035b6 <_svfprintf_r+0x12c6>
  4035ac:	f108 0808 	add.w	r8, r8, #8
  4035b0:	3f10      	subs	r7, #16
  4035b2:	2f10      	cmp	r7, #16
  4035b4:	dd26      	ble.n	403604 <_svfprintf_r+0x1314>
  4035b6:	3301      	adds	r3, #1
  4035b8:	3210      	adds	r2, #16
  4035ba:	2b07      	cmp	r3, #7
  4035bc:	9227      	str	r2, [sp, #156]	; 0x9c
  4035be:	9326      	str	r3, [sp, #152]	; 0x98
  4035c0:	f8c8 5000 	str.w	r5, [r8]
  4035c4:	f8c8 4004 	str.w	r4, [r8, #4]
  4035c8:	ddf0      	ble.n	4035ac <_svfprintf_r+0x12bc>
  4035ca:	aa25      	add	r2, sp, #148	; 0x94
  4035cc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4035ce:	4658      	mov	r0, fp
  4035d0:	f001 ffe4 	bl	40559c <__ssprint_r>
  4035d4:	2800      	cmp	r0, #0
  4035d6:	f47e af5d 	bne.w	402494 <_svfprintf_r+0x1a4>
  4035da:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4035dc:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4035de:	46c8      	mov	r8, r9
  4035e0:	e7e6      	b.n	4035b0 <_svfprintf_r+0x12c0>
  4035e2:	aa25      	add	r2, sp, #148	; 0x94
  4035e4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4035e6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4035e8:	f001 ffd8 	bl	40559c <__ssprint_r>
  4035ec:	2800      	cmp	r0, #0
  4035ee:	f47e af51 	bne.w	402494 <_svfprintf_r+0x1a4>
  4035f2:	991f      	ldr	r1, [sp, #124]	; 0x7c
  4035f4:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4035f6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4035f8:	46c8      	mov	r8, r9
  4035fa:	e667      	b.n	4032cc <_svfprintf_r+0xfdc>
  4035fc:	2000      	movs	r0, #0
  4035fe:	900a      	str	r0, [sp, #40]	; 0x28
  403600:	f7fe bed0 	b.w	4023a4 <_svfprintf_r+0xb4>
  403604:	3301      	adds	r3, #1
  403606:	443a      	add	r2, r7
  403608:	2b07      	cmp	r3, #7
  40360a:	e888 00a0 	stmia.w	r8, {r5, r7}
  40360e:	9227      	str	r2, [sp, #156]	; 0x9c
  403610:	9326      	str	r3, [sp, #152]	; 0x98
  403612:	f108 0808 	add.w	r8, r8, #8
  403616:	f77f ae5c 	ble.w	4032d2 <_svfprintf_r+0xfe2>
  40361a:	aa25      	add	r2, sp, #148	; 0x94
  40361c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40361e:	980c      	ldr	r0, [sp, #48]	; 0x30
  403620:	f001 ffbc 	bl	40559c <__ssprint_r>
  403624:	2800      	cmp	r0, #0
  403626:	f47e af35 	bne.w	402494 <_svfprintf_r+0x1a4>
  40362a:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40362c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40362e:	46c8      	mov	r8, r9
  403630:	e64f      	b.n	4032d2 <_svfprintf_r+0xfe2>
  403632:	3330      	adds	r3, #48	; 0x30
  403634:	2230      	movs	r2, #48	; 0x30
  403636:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  40363a:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  40363e:	ab22      	add	r3, sp, #136	; 0x88
  403640:	e70f      	b.n	403462 <_svfprintf_r+0x1172>
  403642:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403644:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403646:	4413      	add	r3, r2
  403648:	930e      	str	r3, [sp, #56]	; 0x38
  40364a:	e775      	b.n	403538 <_svfprintf_r+0x1248>
  40364c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40364e:	e5cb      	b.n	4031e8 <_svfprintf_r+0xef8>
  403650:	9b14      	ldr	r3, [sp, #80]	; 0x50
  403652:	4e1d      	ldr	r6, [pc, #116]	; (4036c8 <_svfprintf_r+0x13d8>)
  403654:	2b00      	cmp	r3, #0
  403656:	bfb6      	itet	lt
  403658:	272d      	movlt	r7, #45	; 0x2d
  40365a:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  40365e:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  403662:	4b1a      	ldr	r3, [pc, #104]	; (4036cc <_svfprintf_r+0x13dc>)
  403664:	f7ff ba2f 	b.w	402ac6 <_svfprintf_r+0x7d6>
  403668:	9a16      	ldr	r2, [sp, #88]	; 0x58
  40366a:	9808      	ldr	r0, [sp, #32]
  40366c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  40366e:	4639      	mov	r1, r7
  403670:	f003 f828 	bl	4066c4 <__aeabi_dcmpeq>
  403674:	2800      	cmp	r0, #0
  403676:	f47f ae7f 	bne.w	403378 <_svfprintf_r+0x1088>
  40367a:	f1c5 0501 	rsb	r5, r5, #1
  40367e:	951f      	str	r5, [sp, #124]	; 0x7c
  403680:	442c      	add	r4, r5
  403682:	e59e      	b.n	4031c2 <_svfprintf_r+0xed2>
  403684:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403686:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403688:	4413      	add	r3, r2
  40368a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40368c:	441a      	add	r2, r3
  40368e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  403692:	920e      	str	r2, [sp, #56]	; 0x38
  403694:	9308      	str	r3, [sp, #32]
  403696:	e5c7      	b.n	403228 <_svfprintf_r+0xf38>
  403698:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40369a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40369c:	f1c3 0301 	rsb	r3, r3, #1
  4036a0:	441a      	add	r2, r3
  4036a2:	4613      	mov	r3, r2
  4036a4:	e7d0      	b.n	403648 <_svfprintf_r+0x1358>
  4036a6:	f01b 0301 	ands.w	r3, fp, #1
  4036aa:	9312      	str	r3, [sp, #72]	; 0x48
  4036ac:	f47f aee2 	bne.w	403474 <_svfprintf_r+0x1184>
  4036b0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4036b2:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4036b6:	9308      	str	r3, [sp, #32]
  4036b8:	e5b6      	b.n	403228 <_svfprintf_r+0xf38>
  4036ba:	bf00      	nop
  4036bc:	66666667 	.word	0x66666667
  4036c0:	00407260 	.word	0x00407260
  4036c4:	0040727c 	.word	0x0040727c
  4036c8:	00407234 	.word	0x00407234
  4036cc:	00407230 	.word	0x00407230
  4036d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4036d2:	b913      	cbnz	r3, 4036da <_svfprintf_r+0x13ea>
  4036d4:	f01b 0f01 	tst.w	fp, #1
  4036d8:	d002      	beq.n	4036e0 <_svfprintf_r+0x13f0>
  4036da:	9b19      	ldr	r3, [sp, #100]	; 0x64
  4036dc:	3301      	adds	r3, #1
  4036de:	e7d4      	b.n	40368a <_svfprintf_r+0x139a>
  4036e0:	2301      	movs	r3, #1
  4036e2:	e73a      	b.n	40355a <_svfprintf_r+0x126a>
  4036e4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4036e6:	f89a 3001 	ldrb.w	r3, [sl, #1]
  4036ea:	6828      	ldr	r0, [r5, #0]
  4036ec:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  4036f0:	900a      	str	r0, [sp, #40]	; 0x28
  4036f2:	4628      	mov	r0, r5
  4036f4:	3004      	adds	r0, #4
  4036f6:	46a2      	mov	sl, r4
  4036f8:	900f      	str	r0, [sp, #60]	; 0x3c
  4036fa:	f7fe be51 	b.w	4023a0 <_svfprintf_r+0xb0>
  4036fe:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403702:	f7ff b867 	b.w	4027d4 <_svfprintf_r+0x4e4>
  403706:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40370a:	f7ff ba15 	b.w	402b38 <_svfprintf_r+0x848>
  40370e:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  403712:	e6a6      	b.n	403462 <_svfprintf_r+0x1172>
  403714:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403718:	f7ff b8eb 	b.w	4028f2 <_svfprintf_r+0x602>
  40371c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40371e:	230c      	movs	r3, #12
  403720:	6013      	str	r3, [r2, #0]
  403722:	f04f 33ff 	mov.w	r3, #4294967295
  403726:	9309      	str	r3, [sp, #36]	; 0x24
  403728:	f7fe bebd 	b.w	4024a6 <_svfprintf_r+0x1b6>
  40372c:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403730:	f7ff b99a 	b.w	402a68 <_svfprintf_r+0x778>
  403734:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403738:	f7ff b976 	b.w	402a28 <_svfprintf_r+0x738>
  40373c:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403740:	f7ff b959 	b.w	4029f6 <_svfprintf_r+0x706>
  403744:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403748:	f7ff b912 	b.w	402970 <_svfprintf_r+0x680>

0040374c <register_fini>:
  40374c:	4b02      	ldr	r3, [pc, #8]	; (403758 <register_fini+0xc>)
  40374e:	b113      	cbz	r3, 403756 <register_fini+0xa>
  403750:	4802      	ldr	r0, [pc, #8]	; (40375c <register_fini+0x10>)
  403752:	f000 b805 	b.w	403760 <atexit>
  403756:	4770      	bx	lr
  403758:	00000000 	.word	0x00000000
  40375c:	004046ed 	.word	0x004046ed

00403760 <atexit>:
  403760:	2300      	movs	r3, #0
  403762:	4601      	mov	r1, r0
  403764:	461a      	mov	r2, r3
  403766:	4618      	mov	r0, r3
  403768:	f001 bf96 	b.w	405698 <__register_exitproc>

0040376c <quorem>:
  40376c:	6902      	ldr	r2, [r0, #16]
  40376e:	690b      	ldr	r3, [r1, #16]
  403770:	4293      	cmp	r3, r2
  403772:	f300 808d 	bgt.w	403890 <quorem+0x124>
  403776:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40377a:	f103 38ff 	add.w	r8, r3, #4294967295
  40377e:	f101 0714 	add.w	r7, r1, #20
  403782:	f100 0b14 	add.w	fp, r0, #20
  403786:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  40378a:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  40378e:	ea4f 0488 	mov.w	r4, r8, lsl #2
  403792:	b083      	sub	sp, #12
  403794:	3201      	adds	r2, #1
  403796:	fbb3 f9f2 	udiv	r9, r3, r2
  40379a:	eb0b 0304 	add.w	r3, fp, r4
  40379e:	9400      	str	r4, [sp, #0]
  4037a0:	eb07 0a04 	add.w	sl, r7, r4
  4037a4:	9301      	str	r3, [sp, #4]
  4037a6:	f1b9 0f00 	cmp.w	r9, #0
  4037aa:	d039      	beq.n	403820 <quorem+0xb4>
  4037ac:	2500      	movs	r5, #0
  4037ae:	462e      	mov	r6, r5
  4037b0:	46bc      	mov	ip, r7
  4037b2:	46de      	mov	lr, fp
  4037b4:	f85c 4b04 	ldr.w	r4, [ip], #4
  4037b8:	f8de 3000 	ldr.w	r3, [lr]
  4037bc:	b2a2      	uxth	r2, r4
  4037be:	fb09 5502 	mla	r5, r9, r2, r5
  4037c2:	0c22      	lsrs	r2, r4, #16
  4037c4:	0c2c      	lsrs	r4, r5, #16
  4037c6:	fb09 4202 	mla	r2, r9, r2, r4
  4037ca:	b2ad      	uxth	r5, r5
  4037cc:	1b75      	subs	r5, r6, r5
  4037ce:	b296      	uxth	r6, r2
  4037d0:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  4037d4:	fa15 f383 	uxtah	r3, r5, r3
  4037d8:	eb06 4623 	add.w	r6, r6, r3, asr #16
  4037dc:	b29b      	uxth	r3, r3
  4037de:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  4037e2:	45e2      	cmp	sl, ip
  4037e4:	ea4f 4512 	mov.w	r5, r2, lsr #16
  4037e8:	f84e 3b04 	str.w	r3, [lr], #4
  4037ec:	ea4f 4626 	mov.w	r6, r6, asr #16
  4037f0:	d2e0      	bcs.n	4037b4 <quorem+0x48>
  4037f2:	9b00      	ldr	r3, [sp, #0]
  4037f4:	f85b 3003 	ldr.w	r3, [fp, r3]
  4037f8:	b993      	cbnz	r3, 403820 <quorem+0xb4>
  4037fa:	9c01      	ldr	r4, [sp, #4]
  4037fc:	1f23      	subs	r3, r4, #4
  4037fe:	459b      	cmp	fp, r3
  403800:	d20c      	bcs.n	40381c <quorem+0xb0>
  403802:	f854 3c04 	ldr.w	r3, [r4, #-4]
  403806:	b94b      	cbnz	r3, 40381c <quorem+0xb0>
  403808:	f1a4 0308 	sub.w	r3, r4, #8
  40380c:	e002      	b.n	403814 <quorem+0xa8>
  40380e:	681a      	ldr	r2, [r3, #0]
  403810:	3b04      	subs	r3, #4
  403812:	b91a      	cbnz	r2, 40381c <quorem+0xb0>
  403814:	459b      	cmp	fp, r3
  403816:	f108 38ff 	add.w	r8, r8, #4294967295
  40381a:	d3f8      	bcc.n	40380e <quorem+0xa2>
  40381c:	f8c0 8010 	str.w	r8, [r0, #16]
  403820:	4604      	mov	r4, r0
  403822:	f001 fd39 	bl	405298 <__mcmp>
  403826:	2800      	cmp	r0, #0
  403828:	db2e      	blt.n	403888 <quorem+0x11c>
  40382a:	f109 0901 	add.w	r9, r9, #1
  40382e:	465d      	mov	r5, fp
  403830:	2300      	movs	r3, #0
  403832:	f857 1b04 	ldr.w	r1, [r7], #4
  403836:	6828      	ldr	r0, [r5, #0]
  403838:	b28a      	uxth	r2, r1
  40383a:	1a9a      	subs	r2, r3, r2
  40383c:	0c0b      	lsrs	r3, r1, #16
  40383e:	fa12 f280 	uxtah	r2, r2, r0
  403842:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  403846:	eb03 4322 	add.w	r3, r3, r2, asr #16
  40384a:	b292      	uxth	r2, r2
  40384c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  403850:	45ba      	cmp	sl, r7
  403852:	f845 2b04 	str.w	r2, [r5], #4
  403856:	ea4f 4323 	mov.w	r3, r3, asr #16
  40385a:	d2ea      	bcs.n	403832 <quorem+0xc6>
  40385c:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  403860:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  403864:	b982      	cbnz	r2, 403888 <quorem+0x11c>
  403866:	1f1a      	subs	r2, r3, #4
  403868:	4593      	cmp	fp, r2
  40386a:	d20b      	bcs.n	403884 <quorem+0x118>
  40386c:	f853 2c04 	ldr.w	r2, [r3, #-4]
  403870:	b942      	cbnz	r2, 403884 <quorem+0x118>
  403872:	3b08      	subs	r3, #8
  403874:	e002      	b.n	40387c <quorem+0x110>
  403876:	681a      	ldr	r2, [r3, #0]
  403878:	3b04      	subs	r3, #4
  40387a:	b91a      	cbnz	r2, 403884 <quorem+0x118>
  40387c:	459b      	cmp	fp, r3
  40387e:	f108 38ff 	add.w	r8, r8, #4294967295
  403882:	d3f8      	bcc.n	403876 <quorem+0x10a>
  403884:	f8c4 8010 	str.w	r8, [r4, #16]
  403888:	4648      	mov	r0, r9
  40388a:	b003      	add	sp, #12
  40388c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403890:	2000      	movs	r0, #0
  403892:	4770      	bx	lr
  403894:	0000      	movs	r0, r0
	...

00403898 <_dtoa_r>:
  403898:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40389c:	6c01      	ldr	r1, [r0, #64]	; 0x40
  40389e:	b09b      	sub	sp, #108	; 0x6c
  4038a0:	4604      	mov	r4, r0
  4038a2:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  4038a4:	4692      	mov	sl, r2
  4038a6:	469b      	mov	fp, r3
  4038a8:	b141      	cbz	r1, 4038bc <_dtoa_r+0x24>
  4038aa:	6c42      	ldr	r2, [r0, #68]	; 0x44
  4038ac:	604a      	str	r2, [r1, #4]
  4038ae:	2301      	movs	r3, #1
  4038b0:	4093      	lsls	r3, r2
  4038b2:	608b      	str	r3, [r1, #8]
  4038b4:	f001 fb18 	bl	404ee8 <_Bfree>
  4038b8:	2300      	movs	r3, #0
  4038ba:	6423      	str	r3, [r4, #64]	; 0x40
  4038bc:	f1bb 0f00 	cmp.w	fp, #0
  4038c0:	465d      	mov	r5, fp
  4038c2:	db35      	blt.n	403930 <_dtoa_r+0x98>
  4038c4:	2300      	movs	r3, #0
  4038c6:	6033      	str	r3, [r6, #0]
  4038c8:	4b9d      	ldr	r3, [pc, #628]	; (403b40 <_dtoa_r+0x2a8>)
  4038ca:	43ab      	bics	r3, r5
  4038cc:	d015      	beq.n	4038fa <_dtoa_r+0x62>
  4038ce:	4650      	mov	r0, sl
  4038d0:	4659      	mov	r1, fp
  4038d2:	2200      	movs	r2, #0
  4038d4:	2300      	movs	r3, #0
  4038d6:	f002 fef5 	bl	4066c4 <__aeabi_dcmpeq>
  4038da:	4680      	mov	r8, r0
  4038dc:	2800      	cmp	r0, #0
  4038de:	d02d      	beq.n	40393c <_dtoa_r+0xa4>
  4038e0:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4038e2:	2301      	movs	r3, #1
  4038e4:	6013      	str	r3, [r2, #0]
  4038e6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4038e8:	2b00      	cmp	r3, #0
  4038ea:	f000 80bd 	beq.w	403a68 <_dtoa_r+0x1d0>
  4038ee:	4895      	ldr	r0, [pc, #596]	; (403b44 <_dtoa_r+0x2ac>)
  4038f0:	6018      	str	r0, [r3, #0]
  4038f2:	3801      	subs	r0, #1
  4038f4:	b01b      	add	sp, #108	; 0x6c
  4038f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4038fa:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4038fc:	f242 730f 	movw	r3, #9999	; 0x270f
  403900:	6013      	str	r3, [r2, #0]
  403902:	f1ba 0f00 	cmp.w	sl, #0
  403906:	d10d      	bne.n	403924 <_dtoa_r+0x8c>
  403908:	f3c5 0513 	ubfx	r5, r5, #0, #20
  40390c:	b955      	cbnz	r5, 403924 <_dtoa_r+0x8c>
  40390e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403910:	488d      	ldr	r0, [pc, #564]	; (403b48 <_dtoa_r+0x2b0>)
  403912:	2b00      	cmp	r3, #0
  403914:	d0ee      	beq.n	4038f4 <_dtoa_r+0x5c>
  403916:	f100 0308 	add.w	r3, r0, #8
  40391a:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  40391c:	6013      	str	r3, [r2, #0]
  40391e:	b01b      	add	sp, #108	; 0x6c
  403920:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403924:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403926:	4889      	ldr	r0, [pc, #548]	; (403b4c <_dtoa_r+0x2b4>)
  403928:	2b00      	cmp	r3, #0
  40392a:	d0e3      	beq.n	4038f4 <_dtoa_r+0x5c>
  40392c:	1cc3      	adds	r3, r0, #3
  40392e:	e7f4      	b.n	40391a <_dtoa_r+0x82>
  403930:	2301      	movs	r3, #1
  403932:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  403936:	6033      	str	r3, [r6, #0]
  403938:	46ab      	mov	fp, r5
  40393a:	e7c5      	b.n	4038c8 <_dtoa_r+0x30>
  40393c:	aa18      	add	r2, sp, #96	; 0x60
  40393e:	ab19      	add	r3, sp, #100	; 0x64
  403940:	9201      	str	r2, [sp, #4]
  403942:	9300      	str	r3, [sp, #0]
  403944:	4652      	mov	r2, sl
  403946:	465b      	mov	r3, fp
  403948:	4620      	mov	r0, r4
  40394a:	f001 fd45 	bl	4053d8 <__d2b>
  40394e:	0d2b      	lsrs	r3, r5, #20
  403950:	4681      	mov	r9, r0
  403952:	d071      	beq.n	403a38 <_dtoa_r+0x1a0>
  403954:	f3cb 0213 	ubfx	r2, fp, #0, #20
  403958:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  40395c:	9f18      	ldr	r7, [sp, #96]	; 0x60
  40395e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  403962:	4650      	mov	r0, sl
  403964:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  403968:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  40396c:	2200      	movs	r2, #0
  40396e:	4b78      	ldr	r3, [pc, #480]	; (403b50 <_dtoa_r+0x2b8>)
  403970:	f002 fa8c 	bl	405e8c <__aeabi_dsub>
  403974:	a36c      	add	r3, pc, #432	; (adr r3, 403b28 <_dtoa_r+0x290>)
  403976:	e9d3 2300 	ldrd	r2, r3, [r3]
  40397a:	f002 fc3b 	bl	4061f4 <__aeabi_dmul>
  40397e:	a36c      	add	r3, pc, #432	; (adr r3, 403b30 <_dtoa_r+0x298>)
  403980:	e9d3 2300 	ldrd	r2, r3, [r3]
  403984:	f002 fa84 	bl	405e90 <__adddf3>
  403988:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40398c:	4630      	mov	r0, r6
  40398e:	f002 fbcb 	bl	406128 <__aeabi_i2d>
  403992:	a369      	add	r3, pc, #420	; (adr r3, 403b38 <_dtoa_r+0x2a0>)
  403994:	e9d3 2300 	ldrd	r2, r3, [r3]
  403998:	f002 fc2c 	bl	4061f4 <__aeabi_dmul>
  40399c:	4602      	mov	r2, r0
  40399e:	460b      	mov	r3, r1
  4039a0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4039a4:	f002 fa74 	bl	405e90 <__adddf3>
  4039a8:	e9cd 0104 	strd	r0, r1, [sp, #16]
  4039ac:	f002 fed2 	bl	406754 <__aeabi_d2iz>
  4039b0:	2200      	movs	r2, #0
  4039b2:	9002      	str	r0, [sp, #8]
  4039b4:	2300      	movs	r3, #0
  4039b6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4039ba:	f002 fe8d 	bl	4066d8 <__aeabi_dcmplt>
  4039be:	2800      	cmp	r0, #0
  4039c0:	f040 8173 	bne.w	403caa <_dtoa_r+0x412>
  4039c4:	9d02      	ldr	r5, [sp, #8]
  4039c6:	2d16      	cmp	r5, #22
  4039c8:	f200 815d 	bhi.w	403c86 <_dtoa_r+0x3ee>
  4039cc:	4b61      	ldr	r3, [pc, #388]	; (403b54 <_dtoa_r+0x2bc>)
  4039ce:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  4039d2:	e9d3 0100 	ldrd	r0, r1, [r3]
  4039d6:	4652      	mov	r2, sl
  4039d8:	465b      	mov	r3, fp
  4039da:	f002 fe9b 	bl	406714 <__aeabi_dcmpgt>
  4039de:	2800      	cmp	r0, #0
  4039e0:	f000 81c5 	beq.w	403d6e <_dtoa_r+0x4d6>
  4039e4:	1e6b      	subs	r3, r5, #1
  4039e6:	9302      	str	r3, [sp, #8]
  4039e8:	2300      	movs	r3, #0
  4039ea:	930e      	str	r3, [sp, #56]	; 0x38
  4039ec:	1bbf      	subs	r7, r7, r6
  4039ee:	1e7b      	subs	r3, r7, #1
  4039f0:	9306      	str	r3, [sp, #24]
  4039f2:	f100 8154 	bmi.w	403c9e <_dtoa_r+0x406>
  4039f6:	2300      	movs	r3, #0
  4039f8:	9308      	str	r3, [sp, #32]
  4039fa:	9b02      	ldr	r3, [sp, #8]
  4039fc:	2b00      	cmp	r3, #0
  4039fe:	f2c0 8145 	blt.w	403c8c <_dtoa_r+0x3f4>
  403a02:	9a06      	ldr	r2, [sp, #24]
  403a04:	930d      	str	r3, [sp, #52]	; 0x34
  403a06:	4611      	mov	r1, r2
  403a08:	4419      	add	r1, r3
  403a0a:	2300      	movs	r3, #0
  403a0c:	9106      	str	r1, [sp, #24]
  403a0e:	930c      	str	r3, [sp, #48]	; 0x30
  403a10:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403a12:	2b09      	cmp	r3, #9
  403a14:	d82a      	bhi.n	403a6c <_dtoa_r+0x1d4>
  403a16:	2b05      	cmp	r3, #5
  403a18:	f340 865b 	ble.w	4046d2 <_dtoa_r+0xe3a>
  403a1c:	3b04      	subs	r3, #4
  403a1e:	9324      	str	r3, [sp, #144]	; 0x90
  403a20:	2500      	movs	r5, #0
  403a22:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403a24:	3b02      	subs	r3, #2
  403a26:	2b03      	cmp	r3, #3
  403a28:	f200 8642 	bhi.w	4046b0 <_dtoa_r+0xe18>
  403a2c:	e8df f013 	tbh	[pc, r3, lsl #1]
  403a30:	02c903d4 	.word	0x02c903d4
  403a34:	046103df 	.word	0x046103df
  403a38:	9f18      	ldr	r7, [sp, #96]	; 0x60
  403a3a:	9e19      	ldr	r6, [sp, #100]	; 0x64
  403a3c:	443e      	add	r6, r7
  403a3e:	f206 4332 	addw	r3, r6, #1074	; 0x432
  403a42:	2b20      	cmp	r3, #32
  403a44:	f340 818e 	ble.w	403d64 <_dtoa_r+0x4cc>
  403a48:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  403a4c:	f206 4012 	addw	r0, r6, #1042	; 0x412
  403a50:	409d      	lsls	r5, r3
  403a52:	fa2a f000 	lsr.w	r0, sl, r0
  403a56:	4328      	orrs	r0, r5
  403a58:	f002 fb56 	bl	406108 <__aeabi_ui2d>
  403a5c:	2301      	movs	r3, #1
  403a5e:	3e01      	subs	r6, #1
  403a60:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  403a64:	9314      	str	r3, [sp, #80]	; 0x50
  403a66:	e781      	b.n	40396c <_dtoa_r+0xd4>
  403a68:	483b      	ldr	r0, [pc, #236]	; (403b58 <_dtoa_r+0x2c0>)
  403a6a:	e743      	b.n	4038f4 <_dtoa_r+0x5c>
  403a6c:	2100      	movs	r1, #0
  403a6e:	6461      	str	r1, [r4, #68]	; 0x44
  403a70:	4620      	mov	r0, r4
  403a72:	9125      	str	r1, [sp, #148]	; 0x94
  403a74:	f001 fa12 	bl	404e9c <_Balloc>
  403a78:	f04f 33ff 	mov.w	r3, #4294967295
  403a7c:	930a      	str	r3, [sp, #40]	; 0x28
  403a7e:	9a25      	ldr	r2, [sp, #148]	; 0x94
  403a80:	930f      	str	r3, [sp, #60]	; 0x3c
  403a82:	2301      	movs	r3, #1
  403a84:	9004      	str	r0, [sp, #16]
  403a86:	6420      	str	r0, [r4, #64]	; 0x40
  403a88:	9224      	str	r2, [sp, #144]	; 0x90
  403a8a:	930b      	str	r3, [sp, #44]	; 0x2c
  403a8c:	9b19      	ldr	r3, [sp, #100]	; 0x64
  403a8e:	2b00      	cmp	r3, #0
  403a90:	f2c0 80d9 	blt.w	403c46 <_dtoa_r+0x3ae>
  403a94:	9a02      	ldr	r2, [sp, #8]
  403a96:	2a0e      	cmp	r2, #14
  403a98:	f300 80d5 	bgt.w	403c46 <_dtoa_r+0x3ae>
  403a9c:	4b2d      	ldr	r3, [pc, #180]	; (403b54 <_dtoa_r+0x2bc>)
  403a9e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403aa2:	e9d3 2300 	ldrd	r2, r3, [r3]
  403aa6:	e9cd 2308 	strd	r2, r3, [sp, #32]
  403aaa:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403aac:	2b00      	cmp	r3, #0
  403aae:	f2c0 83ba 	blt.w	404226 <_dtoa_r+0x98e>
  403ab2:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  403ab6:	4650      	mov	r0, sl
  403ab8:	462a      	mov	r2, r5
  403aba:	4633      	mov	r3, r6
  403abc:	4659      	mov	r1, fp
  403abe:	f002 fcc3 	bl	406448 <__aeabi_ddiv>
  403ac2:	f002 fe47 	bl	406754 <__aeabi_d2iz>
  403ac6:	4680      	mov	r8, r0
  403ac8:	f002 fb2e 	bl	406128 <__aeabi_i2d>
  403acc:	462a      	mov	r2, r5
  403ace:	4633      	mov	r3, r6
  403ad0:	f002 fb90 	bl	4061f4 <__aeabi_dmul>
  403ad4:	460b      	mov	r3, r1
  403ad6:	4602      	mov	r2, r0
  403ad8:	4659      	mov	r1, fp
  403ada:	4650      	mov	r0, sl
  403adc:	f002 f9d6 	bl	405e8c <__aeabi_dsub>
  403ae0:	9d04      	ldr	r5, [sp, #16]
  403ae2:	f108 0330 	add.w	r3, r8, #48	; 0x30
  403ae6:	702b      	strb	r3, [r5, #0]
  403ae8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403aea:	2b01      	cmp	r3, #1
  403aec:	4606      	mov	r6, r0
  403aee:	460f      	mov	r7, r1
  403af0:	f105 0501 	add.w	r5, r5, #1
  403af4:	d068      	beq.n	403bc8 <_dtoa_r+0x330>
  403af6:	2200      	movs	r2, #0
  403af8:	4b18      	ldr	r3, [pc, #96]	; (403b5c <_dtoa_r+0x2c4>)
  403afa:	f002 fb7b 	bl	4061f4 <__aeabi_dmul>
  403afe:	2200      	movs	r2, #0
  403b00:	2300      	movs	r3, #0
  403b02:	4606      	mov	r6, r0
  403b04:	460f      	mov	r7, r1
  403b06:	f002 fddd 	bl	4066c4 <__aeabi_dcmpeq>
  403b0a:	2800      	cmp	r0, #0
  403b0c:	f040 8088 	bne.w	403c20 <_dtoa_r+0x388>
  403b10:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  403b14:	f04f 0a00 	mov.w	sl, #0
  403b18:	f8df b040 	ldr.w	fp, [pc, #64]	; 403b5c <_dtoa_r+0x2c4>
  403b1c:	940c      	str	r4, [sp, #48]	; 0x30
  403b1e:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  403b22:	e028      	b.n	403b76 <_dtoa_r+0x2de>
  403b24:	f3af 8000 	nop.w
  403b28:	636f4361 	.word	0x636f4361
  403b2c:	3fd287a7 	.word	0x3fd287a7
  403b30:	8b60c8b3 	.word	0x8b60c8b3
  403b34:	3fc68a28 	.word	0x3fc68a28
  403b38:	509f79fb 	.word	0x509f79fb
  403b3c:	3fd34413 	.word	0x3fd34413
  403b40:	7ff00000 	.word	0x7ff00000
  403b44:	00407269 	.word	0x00407269
  403b48:	0040728c 	.word	0x0040728c
  403b4c:	00407298 	.word	0x00407298
  403b50:	3ff80000 	.word	0x3ff80000
  403b54:	004072c8 	.word	0x004072c8
  403b58:	00407268 	.word	0x00407268
  403b5c:	40240000 	.word	0x40240000
  403b60:	f002 fb48 	bl	4061f4 <__aeabi_dmul>
  403b64:	2200      	movs	r2, #0
  403b66:	2300      	movs	r3, #0
  403b68:	4606      	mov	r6, r0
  403b6a:	460f      	mov	r7, r1
  403b6c:	f002 fdaa 	bl	4066c4 <__aeabi_dcmpeq>
  403b70:	2800      	cmp	r0, #0
  403b72:	f040 83c1 	bne.w	4042f8 <_dtoa_r+0xa60>
  403b76:	4642      	mov	r2, r8
  403b78:	464b      	mov	r3, r9
  403b7a:	4630      	mov	r0, r6
  403b7c:	4639      	mov	r1, r7
  403b7e:	f002 fc63 	bl	406448 <__aeabi_ddiv>
  403b82:	f002 fde7 	bl	406754 <__aeabi_d2iz>
  403b86:	4604      	mov	r4, r0
  403b88:	f002 face 	bl	406128 <__aeabi_i2d>
  403b8c:	4642      	mov	r2, r8
  403b8e:	464b      	mov	r3, r9
  403b90:	f002 fb30 	bl	4061f4 <__aeabi_dmul>
  403b94:	4602      	mov	r2, r0
  403b96:	460b      	mov	r3, r1
  403b98:	4630      	mov	r0, r6
  403b9a:	4639      	mov	r1, r7
  403b9c:	f002 f976 	bl	405e8c <__aeabi_dsub>
  403ba0:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  403ba4:	9e04      	ldr	r6, [sp, #16]
  403ba6:	f805 eb01 	strb.w	lr, [r5], #1
  403baa:	eba5 0e06 	sub.w	lr, r5, r6
  403bae:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  403bb0:	45b6      	cmp	lr, r6
  403bb2:	e9cd 0106 	strd	r0, r1, [sp, #24]
  403bb6:	4652      	mov	r2, sl
  403bb8:	465b      	mov	r3, fp
  403bba:	d1d1      	bne.n	403b60 <_dtoa_r+0x2c8>
  403bbc:	46a0      	mov	r8, r4
  403bbe:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  403bc2:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403bc4:	4606      	mov	r6, r0
  403bc6:	460f      	mov	r7, r1
  403bc8:	4632      	mov	r2, r6
  403bca:	463b      	mov	r3, r7
  403bcc:	4630      	mov	r0, r6
  403bce:	4639      	mov	r1, r7
  403bd0:	f002 f95e 	bl	405e90 <__adddf3>
  403bd4:	4606      	mov	r6, r0
  403bd6:	460f      	mov	r7, r1
  403bd8:	4602      	mov	r2, r0
  403bda:	460b      	mov	r3, r1
  403bdc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403be0:	f002 fd7a 	bl	4066d8 <__aeabi_dcmplt>
  403be4:	b948      	cbnz	r0, 403bfa <_dtoa_r+0x362>
  403be6:	4632      	mov	r2, r6
  403be8:	463b      	mov	r3, r7
  403bea:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403bee:	f002 fd69 	bl	4066c4 <__aeabi_dcmpeq>
  403bf2:	b1a8      	cbz	r0, 403c20 <_dtoa_r+0x388>
  403bf4:	f018 0f01 	tst.w	r8, #1
  403bf8:	d012      	beq.n	403c20 <_dtoa_r+0x388>
  403bfa:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  403bfe:	9a04      	ldr	r2, [sp, #16]
  403c00:	1e6b      	subs	r3, r5, #1
  403c02:	e004      	b.n	403c0e <_dtoa_r+0x376>
  403c04:	429a      	cmp	r2, r3
  403c06:	f000 8401 	beq.w	40440c <_dtoa_r+0xb74>
  403c0a:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  403c0e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  403c12:	f103 0501 	add.w	r5, r3, #1
  403c16:	d0f5      	beq.n	403c04 <_dtoa_r+0x36c>
  403c18:	f108 0801 	add.w	r8, r8, #1
  403c1c:	f883 8000 	strb.w	r8, [r3]
  403c20:	4649      	mov	r1, r9
  403c22:	4620      	mov	r0, r4
  403c24:	f001 f960 	bl	404ee8 <_Bfree>
  403c28:	2200      	movs	r2, #0
  403c2a:	9b02      	ldr	r3, [sp, #8]
  403c2c:	702a      	strb	r2, [r5, #0]
  403c2e:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403c30:	3301      	adds	r3, #1
  403c32:	6013      	str	r3, [r2, #0]
  403c34:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403c36:	2b00      	cmp	r3, #0
  403c38:	f000 839e 	beq.w	404378 <_dtoa_r+0xae0>
  403c3c:	9804      	ldr	r0, [sp, #16]
  403c3e:	601d      	str	r5, [r3, #0]
  403c40:	b01b      	add	sp, #108	; 0x6c
  403c42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403c46:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403c48:	2a00      	cmp	r2, #0
  403c4a:	d03e      	beq.n	403cca <_dtoa_r+0x432>
  403c4c:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403c4e:	2a01      	cmp	r2, #1
  403c50:	f340 8311 	ble.w	404276 <_dtoa_r+0x9de>
  403c54:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403c56:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403c58:	1e5f      	subs	r7, r3, #1
  403c5a:	42ba      	cmp	r2, r7
  403c5c:	f2c0 838f 	blt.w	40437e <_dtoa_r+0xae6>
  403c60:	1bd7      	subs	r7, r2, r7
  403c62:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403c64:	2b00      	cmp	r3, #0
  403c66:	f2c0 848b 	blt.w	404580 <_dtoa_r+0xce8>
  403c6a:	9d08      	ldr	r5, [sp, #32]
  403c6c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403c6e:	9a08      	ldr	r2, [sp, #32]
  403c70:	441a      	add	r2, r3
  403c72:	9208      	str	r2, [sp, #32]
  403c74:	9a06      	ldr	r2, [sp, #24]
  403c76:	2101      	movs	r1, #1
  403c78:	441a      	add	r2, r3
  403c7a:	4620      	mov	r0, r4
  403c7c:	9206      	str	r2, [sp, #24]
  403c7e:	f001 f9cd 	bl	40501c <__i2b>
  403c82:	4606      	mov	r6, r0
  403c84:	e024      	b.n	403cd0 <_dtoa_r+0x438>
  403c86:	2301      	movs	r3, #1
  403c88:	930e      	str	r3, [sp, #56]	; 0x38
  403c8a:	e6af      	b.n	4039ec <_dtoa_r+0x154>
  403c8c:	9a08      	ldr	r2, [sp, #32]
  403c8e:	9b02      	ldr	r3, [sp, #8]
  403c90:	1ad2      	subs	r2, r2, r3
  403c92:	425b      	negs	r3, r3
  403c94:	930c      	str	r3, [sp, #48]	; 0x30
  403c96:	2300      	movs	r3, #0
  403c98:	9208      	str	r2, [sp, #32]
  403c9a:	930d      	str	r3, [sp, #52]	; 0x34
  403c9c:	e6b8      	b.n	403a10 <_dtoa_r+0x178>
  403c9e:	f1c7 0301 	rsb	r3, r7, #1
  403ca2:	9308      	str	r3, [sp, #32]
  403ca4:	2300      	movs	r3, #0
  403ca6:	9306      	str	r3, [sp, #24]
  403ca8:	e6a7      	b.n	4039fa <_dtoa_r+0x162>
  403caa:	9d02      	ldr	r5, [sp, #8]
  403cac:	4628      	mov	r0, r5
  403cae:	f002 fa3b 	bl	406128 <__aeabi_i2d>
  403cb2:	4602      	mov	r2, r0
  403cb4:	460b      	mov	r3, r1
  403cb6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  403cba:	f002 fd03 	bl	4066c4 <__aeabi_dcmpeq>
  403cbe:	2800      	cmp	r0, #0
  403cc0:	f47f ae80 	bne.w	4039c4 <_dtoa_r+0x12c>
  403cc4:	1e6b      	subs	r3, r5, #1
  403cc6:	9302      	str	r3, [sp, #8]
  403cc8:	e67c      	b.n	4039c4 <_dtoa_r+0x12c>
  403cca:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  403ccc:	9d08      	ldr	r5, [sp, #32]
  403cce:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  403cd0:	2d00      	cmp	r5, #0
  403cd2:	dd0c      	ble.n	403cee <_dtoa_r+0x456>
  403cd4:	9906      	ldr	r1, [sp, #24]
  403cd6:	2900      	cmp	r1, #0
  403cd8:	460b      	mov	r3, r1
  403cda:	dd08      	ble.n	403cee <_dtoa_r+0x456>
  403cdc:	42a9      	cmp	r1, r5
  403cde:	9a08      	ldr	r2, [sp, #32]
  403ce0:	bfa8      	it	ge
  403ce2:	462b      	movge	r3, r5
  403ce4:	1ad2      	subs	r2, r2, r3
  403ce6:	1aed      	subs	r5, r5, r3
  403ce8:	1acb      	subs	r3, r1, r3
  403cea:	9208      	str	r2, [sp, #32]
  403cec:	9306      	str	r3, [sp, #24]
  403cee:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403cf0:	b1d3      	cbz	r3, 403d28 <_dtoa_r+0x490>
  403cf2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403cf4:	2b00      	cmp	r3, #0
  403cf6:	f000 82b7 	beq.w	404268 <_dtoa_r+0x9d0>
  403cfa:	2f00      	cmp	r7, #0
  403cfc:	dd10      	ble.n	403d20 <_dtoa_r+0x488>
  403cfe:	4631      	mov	r1, r6
  403d00:	463a      	mov	r2, r7
  403d02:	4620      	mov	r0, r4
  403d04:	f001 fa26 	bl	405154 <__pow5mult>
  403d08:	464a      	mov	r2, r9
  403d0a:	4601      	mov	r1, r0
  403d0c:	4606      	mov	r6, r0
  403d0e:	4620      	mov	r0, r4
  403d10:	f001 f98e 	bl	405030 <__multiply>
  403d14:	4649      	mov	r1, r9
  403d16:	4680      	mov	r8, r0
  403d18:	4620      	mov	r0, r4
  403d1a:	f001 f8e5 	bl	404ee8 <_Bfree>
  403d1e:	46c1      	mov	r9, r8
  403d20:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403d22:	1bda      	subs	r2, r3, r7
  403d24:	f040 82a1 	bne.w	40426a <_dtoa_r+0x9d2>
  403d28:	2101      	movs	r1, #1
  403d2a:	4620      	mov	r0, r4
  403d2c:	f001 f976 	bl	40501c <__i2b>
  403d30:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403d32:	2b00      	cmp	r3, #0
  403d34:	4680      	mov	r8, r0
  403d36:	dd1c      	ble.n	403d72 <_dtoa_r+0x4da>
  403d38:	4601      	mov	r1, r0
  403d3a:	461a      	mov	r2, r3
  403d3c:	4620      	mov	r0, r4
  403d3e:	f001 fa09 	bl	405154 <__pow5mult>
  403d42:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403d44:	2b01      	cmp	r3, #1
  403d46:	4680      	mov	r8, r0
  403d48:	f340 8254 	ble.w	4041f4 <_dtoa_r+0x95c>
  403d4c:	2300      	movs	r3, #0
  403d4e:	930c      	str	r3, [sp, #48]	; 0x30
  403d50:	f8d8 3010 	ldr.w	r3, [r8, #16]
  403d54:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  403d58:	6918      	ldr	r0, [r3, #16]
  403d5a:	f001 f90f 	bl	404f7c <__hi0bits>
  403d5e:	f1c0 0020 	rsb	r0, r0, #32
  403d62:	e010      	b.n	403d86 <_dtoa_r+0x4ee>
  403d64:	f1c3 0520 	rsb	r5, r3, #32
  403d68:	fa0a f005 	lsl.w	r0, sl, r5
  403d6c:	e674      	b.n	403a58 <_dtoa_r+0x1c0>
  403d6e:	900e      	str	r0, [sp, #56]	; 0x38
  403d70:	e63c      	b.n	4039ec <_dtoa_r+0x154>
  403d72:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403d74:	2b01      	cmp	r3, #1
  403d76:	f340 8287 	ble.w	404288 <_dtoa_r+0x9f0>
  403d7a:	2300      	movs	r3, #0
  403d7c:	930c      	str	r3, [sp, #48]	; 0x30
  403d7e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403d80:	2001      	movs	r0, #1
  403d82:	2b00      	cmp	r3, #0
  403d84:	d1e4      	bne.n	403d50 <_dtoa_r+0x4b8>
  403d86:	9a06      	ldr	r2, [sp, #24]
  403d88:	4410      	add	r0, r2
  403d8a:	f010 001f 	ands.w	r0, r0, #31
  403d8e:	f000 80a1 	beq.w	403ed4 <_dtoa_r+0x63c>
  403d92:	f1c0 0320 	rsb	r3, r0, #32
  403d96:	2b04      	cmp	r3, #4
  403d98:	f340 849e 	ble.w	4046d8 <_dtoa_r+0xe40>
  403d9c:	9b08      	ldr	r3, [sp, #32]
  403d9e:	f1c0 001c 	rsb	r0, r0, #28
  403da2:	4403      	add	r3, r0
  403da4:	9308      	str	r3, [sp, #32]
  403da6:	4613      	mov	r3, r2
  403da8:	4403      	add	r3, r0
  403daa:	4405      	add	r5, r0
  403dac:	9306      	str	r3, [sp, #24]
  403dae:	9b08      	ldr	r3, [sp, #32]
  403db0:	2b00      	cmp	r3, #0
  403db2:	dd05      	ble.n	403dc0 <_dtoa_r+0x528>
  403db4:	4649      	mov	r1, r9
  403db6:	461a      	mov	r2, r3
  403db8:	4620      	mov	r0, r4
  403dba:	f001 fa1b 	bl	4051f4 <__lshift>
  403dbe:	4681      	mov	r9, r0
  403dc0:	9b06      	ldr	r3, [sp, #24]
  403dc2:	2b00      	cmp	r3, #0
  403dc4:	dd05      	ble.n	403dd2 <_dtoa_r+0x53a>
  403dc6:	4641      	mov	r1, r8
  403dc8:	461a      	mov	r2, r3
  403dca:	4620      	mov	r0, r4
  403dcc:	f001 fa12 	bl	4051f4 <__lshift>
  403dd0:	4680      	mov	r8, r0
  403dd2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403dd4:	2b00      	cmp	r3, #0
  403dd6:	f040 8086 	bne.w	403ee6 <_dtoa_r+0x64e>
  403dda:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403ddc:	2b00      	cmp	r3, #0
  403dde:	f340 8266 	ble.w	4042ae <_dtoa_r+0xa16>
  403de2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403de4:	2b00      	cmp	r3, #0
  403de6:	f000 8098 	beq.w	403f1a <_dtoa_r+0x682>
  403dea:	2d00      	cmp	r5, #0
  403dec:	dd05      	ble.n	403dfa <_dtoa_r+0x562>
  403dee:	4631      	mov	r1, r6
  403df0:	462a      	mov	r2, r5
  403df2:	4620      	mov	r0, r4
  403df4:	f001 f9fe 	bl	4051f4 <__lshift>
  403df8:	4606      	mov	r6, r0
  403dfa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403dfc:	2b00      	cmp	r3, #0
  403dfe:	f040 8337 	bne.w	404470 <_dtoa_r+0xbd8>
  403e02:	9606      	str	r6, [sp, #24]
  403e04:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403e06:	9a04      	ldr	r2, [sp, #16]
  403e08:	f8dd b018 	ldr.w	fp, [sp, #24]
  403e0c:	3b01      	subs	r3, #1
  403e0e:	18d3      	adds	r3, r2, r3
  403e10:	930b      	str	r3, [sp, #44]	; 0x2c
  403e12:	f00a 0301 	and.w	r3, sl, #1
  403e16:	930c      	str	r3, [sp, #48]	; 0x30
  403e18:	4617      	mov	r7, r2
  403e1a:	46c2      	mov	sl, r8
  403e1c:	4651      	mov	r1, sl
  403e1e:	4648      	mov	r0, r9
  403e20:	f7ff fca4 	bl	40376c <quorem>
  403e24:	4631      	mov	r1, r6
  403e26:	4605      	mov	r5, r0
  403e28:	4648      	mov	r0, r9
  403e2a:	f001 fa35 	bl	405298 <__mcmp>
  403e2e:	465a      	mov	r2, fp
  403e30:	900a      	str	r0, [sp, #40]	; 0x28
  403e32:	4651      	mov	r1, sl
  403e34:	4620      	mov	r0, r4
  403e36:	f001 fa4b 	bl	4052d0 <__mdiff>
  403e3a:	68c2      	ldr	r2, [r0, #12]
  403e3c:	4680      	mov	r8, r0
  403e3e:	f105 0330 	add.w	r3, r5, #48	; 0x30
  403e42:	2a00      	cmp	r2, #0
  403e44:	f040 822b 	bne.w	40429e <_dtoa_r+0xa06>
  403e48:	4601      	mov	r1, r0
  403e4a:	4648      	mov	r0, r9
  403e4c:	9308      	str	r3, [sp, #32]
  403e4e:	f001 fa23 	bl	405298 <__mcmp>
  403e52:	4641      	mov	r1, r8
  403e54:	9006      	str	r0, [sp, #24]
  403e56:	4620      	mov	r0, r4
  403e58:	f001 f846 	bl	404ee8 <_Bfree>
  403e5c:	9a06      	ldr	r2, [sp, #24]
  403e5e:	9b08      	ldr	r3, [sp, #32]
  403e60:	b932      	cbnz	r2, 403e70 <_dtoa_r+0x5d8>
  403e62:	9924      	ldr	r1, [sp, #144]	; 0x90
  403e64:	b921      	cbnz	r1, 403e70 <_dtoa_r+0x5d8>
  403e66:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403e68:	2a00      	cmp	r2, #0
  403e6a:	f000 83ef 	beq.w	40464c <_dtoa_r+0xdb4>
  403e6e:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403e70:	990a      	ldr	r1, [sp, #40]	; 0x28
  403e72:	2900      	cmp	r1, #0
  403e74:	f2c0 829f 	blt.w	4043b6 <_dtoa_r+0xb1e>
  403e78:	d105      	bne.n	403e86 <_dtoa_r+0x5ee>
  403e7a:	9924      	ldr	r1, [sp, #144]	; 0x90
  403e7c:	b919      	cbnz	r1, 403e86 <_dtoa_r+0x5ee>
  403e7e:	990c      	ldr	r1, [sp, #48]	; 0x30
  403e80:	2900      	cmp	r1, #0
  403e82:	f000 8298 	beq.w	4043b6 <_dtoa_r+0xb1e>
  403e86:	2a00      	cmp	r2, #0
  403e88:	f300 8306 	bgt.w	404498 <_dtoa_r+0xc00>
  403e8c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403e8e:	703b      	strb	r3, [r7, #0]
  403e90:	f107 0801 	add.w	r8, r7, #1
  403e94:	4297      	cmp	r7, r2
  403e96:	4645      	mov	r5, r8
  403e98:	f000 830c 	beq.w	4044b4 <_dtoa_r+0xc1c>
  403e9c:	4649      	mov	r1, r9
  403e9e:	2300      	movs	r3, #0
  403ea0:	220a      	movs	r2, #10
  403ea2:	4620      	mov	r0, r4
  403ea4:	f001 f82a 	bl	404efc <__multadd>
  403ea8:	455e      	cmp	r6, fp
  403eaa:	4681      	mov	r9, r0
  403eac:	4631      	mov	r1, r6
  403eae:	f04f 0300 	mov.w	r3, #0
  403eb2:	f04f 020a 	mov.w	r2, #10
  403eb6:	4620      	mov	r0, r4
  403eb8:	f000 81eb 	beq.w	404292 <_dtoa_r+0x9fa>
  403ebc:	f001 f81e 	bl	404efc <__multadd>
  403ec0:	4659      	mov	r1, fp
  403ec2:	4606      	mov	r6, r0
  403ec4:	2300      	movs	r3, #0
  403ec6:	220a      	movs	r2, #10
  403ec8:	4620      	mov	r0, r4
  403eca:	f001 f817 	bl	404efc <__multadd>
  403ece:	4647      	mov	r7, r8
  403ed0:	4683      	mov	fp, r0
  403ed2:	e7a3      	b.n	403e1c <_dtoa_r+0x584>
  403ed4:	201c      	movs	r0, #28
  403ed6:	9b08      	ldr	r3, [sp, #32]
  403ed8:	4403      	add	r3, r0
  403eda:	9308      	str	r3, [sp, #32]
  403edc:	9b06      	ldr	r3, [sp, #24]
  403ede:	4403      	add	r3, r0
  403ee0:	4405      	add	r5, r0
  403ee2:	9306      	str	r3, [sp, #24]
  403ee4:	e763      	b.n	403dae <_dtoa_r+0x516>
  403ee6:	4641      	mov	r1, r8
  403ee8:	4648      	mov	r0, r9
  403eea:	f001 f9d5 	bl	405298 <__mcmp>
  403eee:	2800      	cmp	r0, #0
  403ef0:	f6bf af73 	bge.w	403dda <_dtoa_r+0x542>
  403ef4:	9f02      	ldr	r7, [sp, #8]
  403ef6:	4649      	mov	r1, r9
  403ef8:	2300      	movs	r3, #0
  403efa:	220a      	movs	r2, #10
  403efc:	4620      	mov	r0, r4
  403efe:	3f01      	subs	r7, #1
  403f00:	9702      	str	r7, [sp, #8]
  403f02:	f000 fffb 	bl	404efc <__multadd>
  403f06:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403f08:	4681      	mov	r9, r0
  403f0a:	2b00      	cmp	r3, #0
  403f0c:	f040 83b6 	bne.w	40467c <_dtoa_r+0xde4>
  403f10:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403f12:	2b00      	cmp	r3, #0
  403f14:	f340 83bf 	ble.w	404696 <_dtoa_r+0xdfe>
  403f18:	930a      	str	r3, [sp, #40]	; 0x28
  403f1a:	f8dd b010 	ldr.w	fp, [sp, #16]
  403f1e:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  403f20:	465d      	mov	r5, fp
  403f22:	e002      	b.n	403f2a <_dtoa_r+0x692>
  403f24:	f000 ffea 	bl	404efc <__multadd>
  403f28:	4681      	mov	r9, r0
  403f2a:	4641      	mov	r1, r8
  403f2c:	4648      	mov	r0, r9
  403f2e:	f7ff fc1d 	bl	40376c <quorem>
  403f32:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  403f36:	f805 ab01 	strb.w	sl, [r5], #1
  403f3a:	eba5 030b 	sub.w	r3, r5, fp
  403f3e:	42bb      	cmp	r3, r7
  403f40:	f04f 020a 	mov.w	r2, #10
  403f44:	f04f 0300 	mov.w	r3, #0
  403f48:	4649      	mov	r1, r9
  403f4a:	4620      	mov	r0, r4
  403f4c:	dbea      	blt.n	403f24 <_dtoa_r+0x68c>
  403f4e:	9b04      	ldr	r3, [sp, #16]
  403f50:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403f52:	2a01      	cmp	r2, #1
  403f54:	bfac      	ite	ge
  403f56:	189b      	addge	r3, r3, r2
  403f58:	3301      	addlt	r3, #1
  403f5a:	461d      	mov	r5, r3
  403f5c:	f04f 0b00 	mov.w	fp, #0
  403f60:	4649      	mov	r1, r9
  403f62:	2201      	movs	r2, #1
  403f64:	4620      	mov	r0, r4
  403f66:	f001 f945 	bl	4051f4 <__lshift>
  403f6a:	4641      	mov	r1, r8
  403f6c:	4681      	mov	r9, r0
  403f6e:	f001 f993 	bl	405298 <__mcmp>
  403f72:	2800      	cmp	r0, #0
  403f74:	f340 823d 	ble.w	4043f2 <_dtoa_r+0xb5a>
  403f78:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  403f7c:	9904      	ldr	r1, [sp, #16]
  403f7e:	1e6b      	subs	r3, r5, #1
  403f80:	e004      	b.n	403f8c <_dtoa_r+0x6f4>
  403f82:	428b      	cmp	r3, r1
  403f84:	f000 81ae 	beq.w	4042e4 <_dtoa_r+0xa4c>
  403f88:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  403f8c:	2a39      	cmp	r2, #57	; 0x39
  403f8e:	f103 0501 	add.w	r5, r3, #1
  403f92:	d0f6      	beq.n	403f82 <_dtoa_r+0x6ea>
  403f94:	3201      	adds	r2, #1
  403f96:	701a      	strb	r2, [r3, #0]
  403f98:	4641      	mov	r1, r8
  403f9a:	4620      	mov	r0, r4
  403f9c:	f000 ffa4 	bl	404ee8 <_Bfree>
  403fa0:	2e00      	cmp	r6, #0
  403fa2:	f43f ae3d 	beq.w	403c20 <_dtoa_r+0x388>
  403fa6:	f1bb 0f00 	cmp.w	fp, #0
  403faa:	d005      	beq.n	403fb8 <_dtoa_r+0x720>
  403fac:	45b3      	cmp	fp, r6
  403fae:	d003      	beq.n	403fb8 <_dtoa_r+0x720>
  403fb0:	4659      	mov	r1, fp
  403fb2:	4620      	mov	r0, r4
  403fb4:	f000 ff98 	bl	404ee8 <_Bfree>
  403fb8:	4631      	mov	r1, r6
  403fba:	4620      	mov	r0, r4
  403fbc:	f000 ff94 	bl	404ee8 <_Bfree>
  403fc0:	e62e      	b.n	403c20 <_dtoa_r+0x388>
  403fc2:	2300      	movs	r3, #0
  403fc4:	930b      	str	r3, [sp, #44]	; 0x2c
  403fc6:	9b02      	ldr	r3, [sp, #8]
  403fc8:	9a25      	ldr	r2, [sp, #148]	; 0x94
  403fca:	4413      	add	r3, r2
  403fcc:	930f      	str	r3, [sp, #60]	; 0x3c
  403fce:	3301      	adds	r3, #1
  403fd0:	2b01      	cmp	r3, #1
  403fd2:	461f      	mov	r7, r3
  403fd4:	461e      	mov	r6, r3
  403fd6:	930a      	str	r3, [sp, #40]	; 0x28
  403fd8:	bfb8      	it	lt
  403fda:	2701      	movlt	r7, #1
  403fdc:	2100      	movs	r1, #0
  403fde:	2f17      	cmp	r7, #23
  403fe0:	6461      	str	r1, [r4, #68]	; 0x44
  403fe2:	d90a      	bls.n	403ffa <_dtoa_r+0x762>
  403fe4:	2201      	movs	r2, #1
  403fe6:	2304      	movs	r3, #4
  403fe8:	005b      	lsls	r3, r3, #1
  403fea:	f103 0014 	add.w	r0, r3, #20
  403fee:	4287      	cmp	r7, r0
  403ff0:	4611      	mov	r1, r2
  403ff2:	f102 0201 	add.w	r2, r2, #1
  403ff6:	d2f7      	bcs.n	403fe8 <_dtoa_r+0x750>
  403ff8:	6461      	str	r1, [r4, #68]	; 0x44
  403ffa:	4620      	mov	r0, r4
  403ffc:	f000 ff4e 	bl	404e9c <_Balloc>
  404000:	2e0e      	cmp	r6, #14
  404002:	9004      	str	r0, [sp, #16]
  404004:	6420      	str	r0, [r4, #64]	; 0x40
  404006:	f63f ad41 	bhi.w	403a8c <_dtoa_r+0x1f4>
  40400a:	2d00      	cmp	r5, #0
  40400c:	f43f ad3e 	beq.w	403a8c <_dtoa_r+0x1f4>
  404010:	9902      	ldr	r1, [sp, #8]
  404012:	2900      	cmp	r1, #0
  404014:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  404018:	f340 8202 	ble.w	404420 <_dtoa_r+0xb88>
  40401c:	4bb8      	ldr	r3, [pc, #736]	; (404300 <_dtoa_r+0xa68>)
  40401e:	f001 020f 	and.w	r2, r1, #15
  404022:	110d      	asrs	r5, r1, #4
  404024:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404028:	06e9      	lsls	r1, r5, #27
  40402a:	e9d3 6700 	ldrd	r6, r7, [r3]
  40402e:	f140 81ae 	bpl.w	40438e <_dtoa_r+0xaf6>
  404032:	4bb4      	ldr	r3, [pc, #720]	; (404304 <_dtoa_r+0xa6c>)
  404034:	4650      	mov	r0, sl
  404036:	4659      	mov	r1, fp
  404038:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  40403c:	f002 fa04 	bl	406448 <__aeabi_ddiv>
  404040:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  404044:	f005 050f 	and.w	r5, r5, #15
  404048:	f04f 0a03 	mov.w	sl, #3
  40404c:	b18d      	cbz	r5, 404072 <_dtoa_r+0x7da>
  40404e:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 404304 <_dtoa_r+0xa6c>
  404052:	07ea      	lsls	r2, r5, #31
  404054:	d509      	bpl.n	40406a <_dtoa_r+0x7d2>
  404056:	4630      	mov	r0, r6
  404058:	4639      	mov	r1, r7
  40405a:	e9d8 2300 	ldrd	r2, r3, [r8]
  40405e:	f002 f8c9 	bl	4061f4 <__aeabi_dmul>
  404062:	f10a 0a01 	add.w	sl, sl, #1
  404066:	4606      	mov	r6, r0
  404068:	460f      	mov	r7, r1
  40406a:	106d      	asrs	r5, r5, #1
  40406c:	f108 0808 	add.w	r8, r8, #8
  404070:	d1ef      	bne.n	404052 <_dtoa_r+0x7ba>
  404072:	463b      	mov	r3, r7
  404074:	4632      	mov	r2, r6
  404076:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  40407a:	f002 f9e5 	bl	406448 <__aeabi_ddiv>
  40407e:	4607      	mov	r7, r0
  404080:	4688      	mov	r8, r1
  404082:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404084:	b143      	cbz	r3, 404098 <_dtoa_r+0x800>
  404086:	2200      	movs	r2, #0
  404088:	4b9f      	ldr	r3, [pc, #636]	; (404308 <_dtoa_r+0xa70>)
  40408a:	4638      	mov	r0, r7
  40408c:	4641      	mov	r1, r8
  40408e:	f002 fb23 	bl	4066d8 <__aeabi_dcmplt>
  404092:	2800      	cmp	r0, #0
  404094:	f040 8286 	bne.w	4045a4 <_dtoa_r+0xd0c>
  404098:	4650      	mov	r0, sl
  40409a:	f002 f845 	bl	406128 <__aeabi_i2d>
  40409e:	463a      	mov	r2, r7
  4040a0:	4643      	mov	r3, r8
  4040a2:	f002 f8a7 	bl	4061f4 <__aeabi_dmul>
  4040a6:	4b99      	ldr	r3, [pc, #612]	; (40430c <_dtoa_r+0xa74>)
  4040a8:	2200      	movs	r2, #0
  4040aa:	f001 fef1 	bl	405e90 <__adddf3>
  4040ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4040b0:	4605      	mov	r5, r0
  4040b2:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  4040b6:	2b00      	cmp	r3, #0
  4040b8:	f000 813e 	beq.w	404338 <_dtoa_r+0xaa0>
  4040bc:	9b02      	ldr	r3, [sp, #8]
  4040be:	9315      	str	r3, [sp, #84]	; 0x54
  4040c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4040c2:	9312      	str	r3, [sp, #72]	; 0x48
  4040c4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4040c6:	2b00      	cmp	r3, #0
  4040c8:	f000 81fa 	beq.w	4044c0 <_dtoa_r+0xc28>
  4040cc:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4040ce:	4b8c      	ldr	r3, [pc, #560]	; (404300 <_dtoa_r+0xa68>)
  4040d0:	498f      	ldr	r1, [pc, #572]	; (404310 <_dtoa_r+0xa78>)
  4040d2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4040d6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  4040da:	2000      	movs	r0, #0
  4040dc:	f002 f9b4 	bl	406448 <__aeabi_ddiv>
  4040e0:	462a      	mov	r2, r5
  4040e2:	4633      	mov	r3, r6
  4040e4:	f001 fed2 	bl	405e8c <__aeabi_dsub>
  4040e8:	4682      	mov	sl, r0
  4040ea:	468b      	mov	fp, r1
  4040ec:	4638      	mov	r0, r7
  4040ee:	4641      	mov	r1, r8
  4040f0:	f002 fb30 	bl	406754 <__aeabi_d2iz>
  4040f4:	4605      	mov	r5, r0
  4040f6:	f002 f817 	bl	406128 <__aeabi_i2d>
  4040fa:	4602      	mov	r2, r0
  4040fc:	460b      	mov	r3, r1
  4040fe:	4638      	mov	r0, r7
  404100:	4641      	mov	r1, r8
  404102:	f001 fec3 	bl	405e8c <__aeabi_dsub>
  404106:	3530      	adds	r5, #48	; 0x30
  404108:	fa5f f885 	uxtb.w	r8, r5
  40410c:	9d04      	ldr	r5, [sp, #16]
  40410e:	4606      	mov	r6, r0
  404110:	460f      	mov	r7, r1
  404112:	f885 8000 	strb.w	r8, [r5]
  404116:	4602      	mov	r2, r0
  404118:	460b      	mov	r3, r1
  40411a:	4650      	mov	r0, sl
  40411c:	4659      	mov	r1, fp
  40411e:	3501      	adds	r5, #1
  404120:	f002 faf8 	bl	406714 <__aeabi_dcmpgt>
  404124:	2800      	cmp	r0, #0
  404126:	d154      	bne.n	4041d2 <_dtoa_r+0x93a>
  404128:	4632      	mov	r2, r6
  40412a:	463b      	mov	r3, r7
  40412c:	2000      	movs	r0, #0
  40412e:	4976      	ldr	r1, [pc, #472]	; (404308 <_dtoa_r+0xa70>)
  404130:	f001 feac 	bl	405e8c <__aeabi_dsub>
  404134:	4602      	mov	r2, r0
  404136:	460b      	mov	r3, r1
  404138:	4650      	mov	r0, sl
  40413a:	4659      	mov	r1, fp
  40413c:	f002 faea 	bl	406714 <__aeabi_dcmpgt>
  404140:	2800      	cmp	r0, #0
  404142:	f040 8270 	bne.w	404626 <_dtoa_r+0xd8e>
  404146:	9a12      	ldr	r2, [sp, #72]	; 0x48
  404148:	2a01      	cmp	r2, #1
  40414a:	f000 8111 	beq.w	404370 <_dtoa_r+0xad8>
  40414e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404150:	9a04      	ldr	r2, [sp, #16]
  404152:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  404156:	4413      	add	r3, r2
  404158:	4699      	mov	r9, r3
  40415a:	e00d      	b.n	404178 <_dtoa_r+0x8e0>
  40415c:	2000      	movs	r0, #0
  40415e:	496a      	ldr	r1, [pc, #424]	; (404308 <_dtoa_r+0xa70>)
  404160:	f001 fe94 	bl	405e8c <__aeabi_dsub>
  404164:	4652      	mov	r2, sl
  404166:	465b      	mov	r3, fp
  404168:	f002 fab6 	bl	4066d8 <__aeabi_dcmplt>
  40416c:	2800      	cmp	r0, #0
  40416e:	f040 8258 	bne.w	404622 <_dtoa_r+0xd8a>
  404172:	454d      	cmp	r5, r9
  404174:	f000 80fa 	beq.w	40436c <_dtoa_r+0xad4>
  404178:	4650      	mov	r0, sl
  40417a:	4659      	mov	r1, fp
  40417c:	2200      	movs	r2, #0
  40417e:	4b65      	ldr	r3, [pc, #404]	; (404314 <_dtoa_r+0xa7c>)
  404180:	f002 f838 	bl	4061f4 <__aeabi_dmul>
  404184:	2200      	movs	r2, #0
  404186:	4b63      	ldr	r3, [pc, #396]	; (404314 <_dtoa_r+0xa7c>)
  404188:	4682      	mov	sl, r0
  40418a:	468b      	mov	fp, r1
  40418c:	4630      	mov	r0, r6
  40418e:	4639      	mov	r1, r7
  404190:	f002 f830 	bl	4061f4 <__aeabi_dmul>
  404194:	460f      	mov	r7, r1
  404196:	4606      	mov	r6, r0
  404198:	f002 fadc 	bl	406754 <__aeabi_d2iz>
  40419c:	4680      	mov	r8, r0
  40419e:	f001 ffc3 	bl	406128 <__aeabi_i2d>
  4041a2:	4602      	mov	r2, r0
  4041a4:	460b      	mov	r3, r1
  4041a6:	4630      	mov	r0, r6
  4041a8:	4639      	mov	r1, r7
  4041aa:	f001 fe6f 	bl	405e8c <__aeabi_dsub>
  4041ae:	f108 0830 	add.w	r8, r8, #48	; 0x30
  4041b2:	fa5f f888 	uxtb.w	r8, r8
  4041b6:	4652      	mov	r2, sl
  4041b8:	465b      	mov	r3, fp
  4041ba:	f805 8b01 	strb.w	r8, [r5], #1
  4041be:	4606      	mov	r6, r0
  4041c0:	460f      	mov	r7, r1
  4041c2:	f002 fa89 	bl	4066d8 <__aeabi_dcmplt>
  4041c6:	4632      	mov	r2, r6
  4041c8:	463b      	mov	r3, r7
  4041ca:	2800      	cmp	r0, #0
  4041cc:	d0c6      	beq.n	40415c <_dtoa_r+0x8c4>
  4041ce:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4041d2:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4041d4:	9302      	str	r3, [sp, #8]
  4041d6:	e523      	b.n	403c20 <_dtoa_r+0x388>
  4041d8:	2300      	movs	r3, #0
  4041da:	930b      	str	r3, [sp, #44]	; 0x2c
  4041dc:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4041de:	2b00      	cmp	r3, #0
  4041e0:	f340 80dc 	ble.w	40439c <_dtoa_r+0xb04>
  4041e4:	461f      	mov	r7, r3
  4041e6:	461e      	mov	r6, r3
  4041e8:	930f      	str	r3, [sp, #60]	; 0x3c
  4041ea:	930a      	str	r3, [sp, #40]	; 0x28
  4041ec:	e6f6      	b.n	403fdc <_dtoa_r+0x744>
  4041ee:	2301      	movs	r3, #1
  4041f0:	930b      	str	r3, [sp, #44]	; 0x2c
  4041f2:	e7f3      	b.n	4041dc <_dtoa_r+0x944>
  4041f4:	f1ba 0f00 	cmp.w	sl, #0
  4041f8:	f47f ada8 	bne.w	403d4c <_dtoa_r+0x4b4>
  4041fc:	f3cb 0313 	ubfx	r3, fp, #0, #20
  404200:	2b00      	cmp	r3, #0
  404202:	f47f adba 	bne.w	403d7a <_dtoa_r+0x4e2>
  404206:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  40420a:	0d3f      	lsrs	r7, r7, #20
  40420c:	053f      	lsls	r7, r7, #20
  40420e:	2f00      	cmp	r7, #0
  404210:	f000 820d 	beq.w	40462e <_dtoa_r+0xd96>
  404214:	9b08      	ldr	r3, [sp, #32]
  404216:	3301      	adds	r3, #1
  404218:	9308      	str	r3, [sp, #32]
  40421a:	9b06      	ldr	r3, [sp, #24]
  40421c:	3301      	adds	r3, #1
  40421e:	9306      	str	r3, [sp, #24]
  404220:	2301      	movs	r3, #1
  404222:	930c      	str	r3, [sp, #48]	; 0x30
  404224:	e5ab      	b.n	403d7e <_dtoa_r+0x4e6>
  404226:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404228:	2b00      	cmp	r3, #0
  40422a:	f73f ac42 	bgt.w	403ab2 <_dtoa_r+0x21a>
  40422e:	f040 8221 	bne.w	404674 <_dtoa_r+0xddc>
  404232:	2200      	movs	r2, #0
  404234:	4b38      	ldr	r3, [pc, #224]	; (404318 <_dtoa_r+0xa80>)
  404236:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40423a:	f001 ffdb 	bl	4061f4 <__aeabi_dmul>
  40423e:	4652      	mov	r2, sl
  404240:	465b      	mov	r3, fp
  404242:	f002 fa5d 	bl	406700 <__aeabi_dcmpge>
  404246:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  40424a:	4646      	mov	r6, r8
  40424c:	2800      	cmp	r0, #0
  40424e:	d041      	beq.n	4042d4 <_dtoa_r+0xa3c>
  404250:	9b25      	ldr	r3, [sp, #148]	; 0x94
  404252:	9d04      	ldr	r5, [sp, #16]
  404254:	43db      	mvns	r3, r3
  404256:	9302      	str	r3, [sp, #8]
  404258:	4641      	mov	r1, r8
  40425a:	4620      	mov	r0, r4
  40425c:	f000 fe44 	bl	404ee8 <_Bfree>
  404260:	2e00      	cmp	r6, #0
  404262:	f43f acdd 	beq.w	403c20 <_dtoa_r+0x388>
  404266:	e6a7      	b.n	403fb8 <_dtoa_r+0x720>
  404268:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40426a:	4649      	mov	r1, r9
  40426c:	4620      	mov	r0, r4
  40426e:	f000 ff71 	bl	405154 <__pow5mult>
  404272:	4681      	mov	r9, r0
  404274:	e558      	b.n	403d28 <_dtoa_r+0x490>
  404276:	9a14      	ldr	r2, [sp, #80]	; 0x50
  404278:	2a00      	cmp	r2, #0
  40427a:	f000 8187 	beq.w	40458c <_dtoa_r+0xcf4>
  40427e:	f203 4333 	addw	r3, r3, #1075	; 0x433
  404282:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  404284:	9d08      	ldr	r5, [sp, #32]
  404286:	e4f2      	b.n	403c6e <_dtoa_r+0x3d6>
  404288:	f1ba 0f00 	cmp.w	sl, #0
  40428c:	f47f ad75 	bne.w	403d7a <_dtoa_r+0x4e2>
  404290:	e7b4      	b.n	4041fc <_dtoa_r+0x964>
  404292:	f000 fe33 	bl	404efc <__multadd>
  404296:	4647      	mov	r7, r8
  404298:	4606      	mov	r6, r0
  40429a:	4683      	mov	fp, r0
  40429c:	e5be      	b.n	403e1c <_dtoa_r+0x584>
  40429e:	4601      	mov	r1, r0
  4042a0:	4620      	mov	r0, r4
  4042a2:	9306      	str	r3, [sp, #24]
  4042a4:	f000 fe20 	bl	404ee8 <_Bfree>
  4042a8:	2201      	movs	r2, #1
  4042aa:	9b06      	ldr	r3, [sp, #24]
  4042ac:	e5e0      	b.n	403e70 <_dtoa_r+0x5d8>
  4042ae:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4042b0:	2b02      	cmp	r3, #2
  4042b2:	f77f ad96 	ble.w	403de2 <_dtoa_r+0x54a>
  4042b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4042b8:	2b00      	cmp	r3, #0
  4042ba:	d1c9      	bne.n	404250 <_dtoa_r+0x9b8>
  4042bc:	4641      	mov	r1, r8
  4042be:	2205      	movs	r2, #5
  4042c0:	4620      	mov	r0, r4
  4042c2:	f000 fe1b 	bl	404efc <__multadd>
  4042c6:	4601      	mov	r1, r0
  4042c8:	4680      	mov	r8, r0
  4042ca:	4648      	mov	r0, r9
  4042cc:	f000 ffe4 	bl	405298 <__mcmp>
  4042d0:	2800      	cmp	r0, #0
  4042d2:	ddbd      	ble.n	404250 <_dtoa_r+0x9b8>
  4042d4:	9a02      	ldr	r2, [sp, #8]
  4042d6:	9904      	ldr	r1, [sp, #16]
  4042d8:	2331      	movs	r3, #49	; 0x31
  4042da:	3201      	adds	r2, #1
  4042dc:	9202      	str	r2, [sp, #8]
  4042de:	700b      	strb	r3, [r1, #0]
  4042e0:	1c4d      	adds	r5, r1, #1
  4042e2:	e7b9      	b.n	404258 <_dtoa_r+0x9c0>
  4042e4:	9a02      	ldr	r2, [sp, #8]
  4042e6:	3201      	adds	r2, #1
  4042e8:	9202      	str	r2, [sp, #8]
  4042ea:	9a04      	ldr	r2, [sp, #16]
  4042ec:	2331      	movs	r3, #49	; 0x31
  4042ee:	7013      	strb	r3, [r2, #0]
  4042f0:	e652      	b.n	403f98 <_dtoa_r+0x700>
  4042f2:	2301      	movs	r3, #1
  4042f4:	930b      	str	r3, [sp, #44]	; 0x2c
  4042f6:	e666      	b.n	403fc6 <_dtoa_r+0x72e>
  4042f8:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  4042fc:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4042fe:	e48f      	b.n	403c20 <_dtoa_r+0x388>
  404300:	004072c8 	.word	0x004072c8
  404304:	004072a0 	.word	0x004072a0
  404308:	3ff00000 	.word	0x3ff00000
  40430c:	401c0000 	.word	0x401c0000
  404310:	3fe00000 	.word	0x3fe00000
  404314:	40240000 	.word	0x40240000
  404318:	40140000 	.word	0x40140000
  40431c:	4650      	mov	r0, sl
  40431e:	f001 ff03 	bl	406128 <__aeabi_i2d>
  404322:	463a      	mov	r2, r7
  404324:	4643      	mov	r3, r8
  404326:	f001 ff65 	bl	4061f4 <__aeabi_dmul>
  40432a:	2200      	movs	r2, #0
  40432c:	4bc1      	ldr	r3, [pc, #772]	; (404634 <_dtoa_r+0xd9c>)
  40432e:	f001 fdaf 	bl	405e90 <__adddf3>
  404332:	4605      	mov	r5, r0
  404334:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  404338:	4641      	mov	r1, r8
  40433a:	2200      	movs	r2, #0
  40433c:	4bbe      	ldr	r3, [pc, #760]	; (404638 <_dtoa_r+0xda0>)
  40433e:	4638      	mov	r0, r7
  404340:	f001 fda4 	bl	405e8c <__aeabi_dsub>
  404344:	462a      	mov	r2, r5
  404346:	4633      	mov	r3, r6
  404348:	4682      	mov	sl, r0
  40434a:	468b      	mov	fp, r1
  40434c:	f002 f9e2 	bl	406714 <__aeabi_dcmpgt>
  404350:	4680      	mov	r8, r0
  404352:	2800      	cmp	r0, #0
  404354:	f040 8110 	bne.w	404578 <_dtoa_r+0xce0>
  404358:	462a      	mov	r2, r5
  40435a:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  40435e:	4650      	mov	r0, sl
  404360:	4659      	mov	r1, fp
  404362:	f002 f9b9 	bl	4066d8 <__aeabi_dcmplt>
  404366:	b118      	cbz	r0, 404370 <_dtoa_r+0xad8>
  404368:	4646      	mov	r6, r8
  40436a:	e771      	b.n	404250 <_dtoa_r+0x9b8>
  40436c:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  404370:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  404374:	f7ff bb8a 	b.w	403a8c <_dtoa_r+0x1f4>
  404378:	9804      	ldr	r0, [sp, #16]
  40437a:	f7ff babb 	b.w	4038f4 <_dtoa_r+0x5c>
  40437e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404380:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  404382:	970c      	str	r7, [sp, #48]	; 0x30
  404384:	1afb      	subs	r3, r7, r3
  404386:	441a      	add	r2, r3
  404388:	920d      	str	r2, [sp, #52]	; 0x34
  40438a:	2700      	movs	r7, #0
  40438c:	e469      	b.n	403c62 <_dtoa_r+0x3ca>
  40438e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  404392:	f04f 0a02 	mov.w	sl, #2
  404396:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  40439a:	e657      	b.n	40404c <_dtoa_r+0x7b4>
  40439c:	2100      	movs	r1, #0
  40439e:	2301      	movs	r3, #1
  4043a0:	6461      	str	r1, [r4, #68]	; 0x44
  4043a2:	4620      	mov	r0, r4
  4043a4:	9325      	str	r3, [sp, #148]	; 0x94
  4043a6:	f000 fd79 	bl	404e9c <_Balloc>
  4043aa:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4043ac:	9004      	str	r0, [sp, #16]
  4043ae:	6420      	str	r0, [r4, #64]	; 0x40
  4043b0:	930a      	str	r3, [sp, #40]	; 0x28
  4043b2:	930f      	str	r3, [sp, #60]	; 0x3c
  4043b4:	e629      	b.n	40400a <_dtoa_r+0x772>
  4043b6:	2a00      	cmp	r2, #0
  4043b8:	46d0      	mov	r8, sl
  4043ba:	f8cd b018 	str.w	fp, [sp, #24]
  4043be:	469a      	mov	sl, r3
  4043c0:	dd11      	ble.n	4043e6 <_dtoa_r+0xb4e>
  4043c2:	4649      	mov	r1, r9
  4043c4:	2201      	movs	r2, #1
  4043c6:	4620      	mov	r0, r4
  4043c8:	f000 ff14 	bl	4051f4 <__lshift>
  4043cc:	4641      	mov	r1, r8
  4043ce:	4681      	mov	r9, r0
  4043d0:	f000 ff62 	bl	405298 <__mcmp>
  4043d4:	2800      	cmp	r0, #0
  4043d6:	f340 8146 	ble.w	404666 <_dtoa_r+0xdce>
  4043da:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  4043de:	f000 8106 	beq.w	4045ee <_dtoa_r+0xd56>
  4043e2:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  4043e6:	46b3      	mov	fp, r6
  4043e8:	f887 a000 	strb.w	sl, [r7]
  4043ec:	1c7d      	adds	r5, r7, #1
  4043ee:	9e06      	ldr	r6, [sp, #24]
  4043f0:	e5d2      	b.n	403f98 <_dtoa_r+0x700>
  4043f2:	d104      	bne.n	4043fe <_dtoa_r+0xb66>
  4043f4:	f01a 0f01 	tst.w	sl, #1
  4043f8:	d001      	beq.n	4043fe <_dtoa_r+0xb66>
  4043fa:	e5bd      	b.n	403f78 <_dtoa_r+0x6e0>
  4043fc:	4615      	mov	r5, r2
  4043fe:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  404402:	2b30      	cmp	r3, #48	; 0x30
  404404:	f105 32ff 	add.w	r2, r5, #4294967295
  404408:	d0f8      	beq.n	4043fc <_dtoa_r+0xb64>
  40440a:	e5c5      	b.n	403f98 <_dtoa_r+0x700>
  40440c:	9904      	ldr	r1, [sp, #16]
  40440e:	2230      	movs	r2, #48	; 0x30
  404410:	700a      	strb	r2, [r1, #0]
  404412:	9a02      	ldr	r2, [sp, #8]
  404414:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  404418:	3201      	adds	r2, #1
  40441a:	9202      	str	r2, [sp, #8]
  40441c:	f7ff bbfc 	b.w	403c18 <_dtoa_r+0x380>
  404420:	f000 80bb 	beq.w	40459a <_dtoa_r+0xd02>
  404424:	9b02      	ldr	r3, [sp, #8]
  404426:	425d      	negs	r5, r3
  404428:	4b84      	ldr	r3, [pc, #528]	; (40463c <_dtoa_r+0xda4>)
  40442a:	f005 020f 	and.w	r2, r5, #15
  40442e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404432:	e9d3 2300 	ldrd	r2, r3, [r3]
  404436:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  40443a:	f001 fedb 	bl	4061f4 <__aeabi_dmul>
  40443e:	112d      	asrs	r5, r5, #4
  404440:	4607      	mov	r7, r0
  404442:	4688      	mov	r8, r1
  404444:	f000 812c 	beq.w	4046a0 <_dtoa_r+0xe08>
  404448:	4e7d      	ldr	r6, [pc, #500]	; (404640 <_dtoa_r+0xda8>)
  40444a:	f04f 0a02 	mov.w	sl, #2
  40444e:	07eb      	lsls	r3, r5, #31
  404450:	d509      	bpl.n	404466 <_dtoa_r+0xbce>
  404452:	4638      	mov	r0, r7
  404454:	4641      	mov	r1, r8
  404456:	e9d6 2300 	ldrd	r2, r3, [r6]
  40445a:	f001 fecb 	bl	4061f4 <__aeabi_dmul>
  40445e:	f10a 0a01 	add.w	sl, sl, #1
  404462:	4607      	mov	r7, r0
  404464:	4688      	mov	r8, r1
  404466:	106d      	asrs	r5, r5, #1
  404468:	f106 0608 	add.w	r6, r6, #8
  40446c:	d1ef      	bne.n	40444e <_dtoa_r+0xbb6>
  40446e:	e608      	b.n	404082 <_dtoa_r+0x7ea>
  404470:	6871      	ldr	r1, [r6, #4]
  404472:	4620      	mov	r0, r4
  404474:	f000 fd12 	bl	404e9c <_Balloc>
  404478:	6933      	ldr	r3, [r6, #16]
  40447a:	3302      	adds	r3, #2
  40447c:	009a      	lsls	r2, r3, #2
  40447e:	4605      	mov	r5, r0
  404480:	f106 010c 	add.w	r1, r6, #12
  404484:	300c      	adds	r0, #12
  404486:	f000 fc63 	bl	404d50 <memcpy>
  40448a:	4629      	mov	r1, r5
  40448c:	2201      	movs	r2, #1
  40448e:	4620      	mov	r0, r4
  404490:	f000 feb0 	bl	4051f4 <__lshift>
  404494:	9006      	str	r0, [sp, #24]
  404496:	e4b5      	b.n	403e04 <_dtoa_r+0x56c>
  404498:	2b39      	cmp	r3, #57	; 0x39
  40449a:	f8cd b018 	str.w	fp, [sp, #24]
  40449e:	46d0      	mov	r8, sl
  4044a0:	f000 80a5 	beq.w	4045ee <_dtoa_r+0xd56>
  4044a4:	f103 0a01 	add.w	sl, r3, #1
  4044a8:	46b3      	mov	fp, r6
  4044aa:	f887 a000 	strb.w	sl, [r7]
  4044ae:	1c7d      	adds	r5, r7, #1
  4044b0:	9e06      	ldr	r6, [sp, #24]
  4044b2:	e571      	b.n	403f98 <_dtoa_r+0x700>
  4044b4:	465a      	mov	r2, fp
  4044b6:	46d0      	mov	r8, sl
  4044b8:	46b3      	mov	fp, r6
  4044ba:	469a      	mov	sl, r3
  4044bc:	4616      	mov	r6, r2
  4044be:	e54f      	b.n	403f60 <_dtoa_r+0x6c8>
  4044c0:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4044c2:	495e      	ldr	r1, [pc, #376]	; (40463c <_dtoa_r+0xda4>)
  4044c4:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  4044c8:	462a      	mov	r2, r5
  4044ca:	4633      	mov	r3, r6
  4044cc:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  4044d0:	f001 fe90 	bl	4061f4 <__aeabi_dmul>
  4044d4:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  4044d8:	4638      	mov	r0, r7
  4044da:	4641      	mov	r1, r8
  4044dc:	f002 f93a 	bl	406754 <__aeabi_d2iz>
  4044e0:	4605      	mov	r5, r0
  4044e2:	f001 fe21 	bl	406128 <__aeabi_i2d>
  4044e6:	460b      	mov	r3, r1
  4044e8:	4602      	mov	r2, r0
  4044ea:	4641      	mov	r1, r8
  4044ec:	4638      	mov	r0, r7
  4044ee:	f001 fccd 	bl	405e8c <__aeabi_dsub>
  4044f2:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4044f4:	460f      	mov	r7, r1
  4044f6:	9904      	ldr	r1, [sp, #16]
  4044f8:	3530      	adds	r5, #48	; 0x30
  4044fa:	2b01      	cmp	r3, #1
  4044fc:	700d      	strb	r5, [r1, #0]
  4044fe:	4606      	mov	r6, r0
  404500:	f101 0501 	add.w	r5, r1, #1
  404504:	d026      	beq.n	404554 <_dtoa_r+0xcbc>
  404506:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404508:	9a04      	ldr	r2, [sp, #16]
  40450a:	f8df b13c 	ldr.w	fp, [pc, #316]	; 404648 <_dtoa_r+0xdb0>
  40450e:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  404512:	4413      	add	r3, r2
  404514:	f04f 0a00 	mov.w	sl, #0
  404518:	4699      	mov	r9, r3
  40451a:	4652      	mov	r2, sl
  40451c:	465b      	mov	r3, fp
  40451e:	4630      	mov	r0, r6
  404520:	4639      	mov	r1, r7
  404522:	f001 fe67 	bl	4061f4 <__aeabi_dmul>
  404526:	460f      	mov	r7, r1
  404528:	4606      	mov	r6, r0
  40452a:	f002 f913 	bl	406754 <__aeabi_d2iz>
  40452e:	4680      	mov	r8, r0
  404530:	f001 fdfa 	bl	406128 <__aeabi_i2d>
  404534:	f108 0830 	add.w	r8, r8, #48	; 0x30
  404538:	4602      	mov	r2, r0
  40453a:	460b      	mov	r3, r1
  40453c:	4630      	mov	r0, r6
  40453e:	4639      	mov	r1, r7
  404540:	f001 fca4 	bl	405e8c <__aeabi_dsub>
  404544:	f805 8b01 	strb.w	r8, [r5], #1
  404548:	454d      	cmp	r5, r9
  40454a:	4606      	mov	r6, r0
  40454c:	460f      	mov	r7, r1
  40454e:	d1e4      	bne.n	40451a <_dtoa_r+0xc82>
  404550:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  404554:	4b3b      	ldr	r3, [pc, #236]	; (404644 <_dtoa_r+0xdac>)
  404556:	2200      	movs	r2, #0
  404558:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  40455c:	f001 fc98 	bl	405e90 <__adddf3>
  404560:	4632      	mov	r2, r6
  404562:	463b      	mov	r3, r7
  404564:	f002 f8b8 	bl	4066d8 <__aeabi_dcmplt>
  404568:	2800      	cmp	r0, #0
  40456a:	d046      	beq.n	4045fa <_dtoa_r+0xd62>
  40456c:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40456e:	9302      	str	r3, [sp, #8]
  404570:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  404574:	f7ff bb43 	b.w	403bfe <_dtoa_r+0x366>
  404578:	f04f 0800 	mov.w	r8, #0
  40457c:	4646      	mov	r6, r8
  40457e:	e6a9      	b.n	4042d4 <_dtoa_r+0xa3c>
  404580:	9b08      	ldr	r3, [sp, #32]
  404582:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  404584:	1a9d      	subs	r5, r3, r2
  404586:	2300      	movs	r3, #0
  404588:	f7ff bb71 	b.w	403c6e <_dtoa_r+0x3d6>
  40458c:	9b18      	ldr	r3, [sp, #96]	; 0x60
  40458e:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  404590:	9d08      	ldr	r5, [sp, #32]
  404592:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  404596:	f7ff bb6a 	b.w	403c6e <_dtoa_r+0x3d6>
  40459a:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  40459e:	f04f 0a02 	mov.w	sl, #2
  4045a2:	e56e      	b.n	404082 <_dtoa_r+0x7ea>
  4045a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4045a6:	2b00      	cmp	r3, #0
  4045a8:	f43f aeb8 	beq.w	40431c <_dtoa_r+0xa84>
  4045ac:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4045ae:	2b00      	cmp	r3, #0
  4045b0:	f77f aede 	ble.w	404370 <_dtoa_r+0xad8>
  4045b4:	2200      	movs	r2, #0
  4045b6:	4b24      	ldr	r3, [pc, #144]	; (404648 <_dtoa_r+0xdb0>)
  4045b8:	4638      	mov	r0, r7
  4045ba:	4641      	mov	r1, r8
  4045bc:	f001 fe1a 	bl	4061f4 <__aeabi_dmul>
  4045c0:	4607      	mov	r7, r0
  4045c2:	4688      	mov	r8, r1
  4045c4:	f10a 0001 	add.w	r0, sl, #1
  4045c8:	f001 fdae 	bl	406128 <__aeabi_i2d>
  4045cc:	463a      	mov	r2, r7
  4045ce:	4643      	mov	r3, r8
  4045d0:	f001 fe10 	bl	4061f4 <__aeabi_dmul>
  4045d4:	2200      	movs	r2, #0
  4045d6:	4b17      	ldr	r3, [pc, #92]	; (404634 <_dtoa_r+0xd9c>)
  4045d8:	f001 fc5a 	bl	405e90 <__adddf3>
  4045dc:	9a02      	ldr	r2, [sp, #8]
  4045de:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4045e0:	9312      	str	r3, [sp, #72]	; 0x48
  4045e2:	3a01      	subs	r2, #1
  4045e4:	4605      	mov	r5, r0
  4045e6:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  4045ea:	9215      	str	r2, [sp, #84]	; 0x54
  4045ec:	e56a      	b.n	4040c4 <_dtoa_r+0x82c>
  4045ee:	2239      	movs	r2, #57	; 0x39
  4045f0:	46b3      	mov	fp, r6
  4045f2:	703a      	strb	r2, [r7, #0]
  4045f4:	9e06      	ldr	r6, [sp, #24]
  4045f6:	1c7d      	adds	r5, r7, #1
  4045f8:	e4c0      	b.n	403f7c <_dtoa_r+0x6e4>
  4045fa:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  4045fe:	2000      	movs	r0, #0
  404600:	4910      	ldr	r1, [pc, #64]	; (404644 <_dtoa_r+0xdac>)
  404602:	f001 fc43 	bl	405e8c <__aeabi_dsub>
  404606:	4632      	mov	r2, r6
  404608:	463b      	mov	r3, r7
  40460a:	f002 f883 	bl	406714 <__aeabi_dcmpgt>
  40460e:	b908      	cbnz	r0, 404614 <_dtoa_r+0xd7c>
  404610:	e6ae      	b.n	404370 <_dtoa_r+0xad8>
  404612:	4615      	mov	r5, r2
  404614:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  404618:	2b30      	cmp	r3, #48	; 0x30
  40461a:	f105 32ff 	add.w	r2, r5, #4294967295
  40461e:	d0f8      	beq.n	404612 <_dtoa_r+0xd7a>
  404620:	e5d7      	b.n	4041d2 <_dtoa_r+0x93a>
  404622:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  404626:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404628:	9302      	str	r3, [sp, #8]
  40462a:	f7ff bae8 	b.w	403bfe <_dtoa_r+0x366>
  40462e:	970c      	str	r7, [sp, #48]	; 0x30
  404630:	f7ff bba5 	b.w	403d7e <_dtoa_r+0x4e6>
  404634:	401c0000 	.word	0x401c0000
  404638:	40140000 	.word	0x40140000
  40463c:	004072c8 	.word	0x004072c8
  404640:	004072a0 	.word	0x004072a0
  404644:	3fe00000 	.word	0x3fe00000
  404648:	40240000 	.word	0x40240000
  40464c:	2b39      	cmp	r3, #57	; 0x39
  40464e:	f8cd b018 	str.w	fp, [sp, #24]
  404652:	46d0      	mov	r8, sl
  404654:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  404658:	469a      	mov	sl, r3
  40465a:	d0c8      	beq.n	4045ee <_dtoa_r+0xd56>
  40465c:	f1bb 0f00 	cmp.w	fp, #0
  404660:	f73f aebf 	bgt.w	4043e2 <_dtoa_r+0xb4a>
  404664:	e6bf      	b.n	4043e6 <_dtoa_r+0xb4e>
  404666:	f47f aebe 	bne.w	4043e6 <_dtoa_r+0xb4e>
  40466a:	f01a 0f01 	tst.w	sl, #1
  40466e:	f43f aeba 	beq.w	4043e6 <_dtoa_r+0xb4e>
  404672:	e6b2      	b.n	4043da <_dtoa_r+0xb42>
  404674:	f04f 0800 	mov.w	r8, #0
  404678:	4646      	mov	r6, r8
  40467a:	e5e9      	b.n	404250 <_dtoa_r+0x9b8>
  40467c:	4631      	mov	r1, r6
  40467e:	2300      	movs	r3, #0
  404680:	220a      	movs	r2, #10
  404682:	4620      	mov	r0, r4
  404684:	f000 fc3a 	bl	404efc <__multadd>
  404688:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40468a:	2b00      	cmp	r3, #0
  40468c:	4606      	mov	r6, r0
  40468e:	dd0a      	ble.n	4046a6 <_dtoa_r+0xe0e>
  404690:	930a      	str	r3, [sp, #40]	; 0x28
  404692:	f7ff bbaa 	b.w	403dea <_dtoa_r+0x552>
  404696:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404698:	2b02      	cmp	r3, #2
  40469a:	dc23      	bgt.n	4046e4 <_dtoa_r+0xe4c>
  40469c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40469e:	e43b      	b.n	403f18 <_dtoa_r+0x680>
  4046a0:	f04f 0a02 	mov.w	sl, #2
  4046a4:	e4ed      	b.n	404082 <_dtoa_r+0x7ea>
  4046a6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4046a8:	2b02      	cmp	r3, #2
  4046aa:	dc1b      	bgt.n	4046e4 <_dtoa_r+0xe4c>
  4046ac:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4046ae:	e7ef      	b.n	404690 <_dtoa_r+0xdf8>
  4046b0:	2500      	movs	r5, #0
  4046b2:	6465      	str	r5, [r4, #68]	; 0x44
  4046b4:	4629      	mov	r1, r5
  4046b6:	4620      	mov	r0, r4
  4046b8:	f000 fbf0 	bl	404e9c <_Balloc>
  4046bc:	f04f 33ff 	mov.w	r3, #4294967295
  4046c0:	930a      	str	r3, [sp, #40]	; 0x28
  4046c2:	930f      	str	r3, [sp, #60]	; 0x3c
  4046c4:	2301      	movs	r3, #1
  4046c6:	9004      	str	r0, [sp, #16]
  4046c8:	9525      	str	r5, [sp, #148]	; 0x94
  4046ca:	6420      	str	r0, [r4, #64]	; 0x40
  4046cc:	930b      	str	r3, [sp, #44]	; 0x2c
  4046ce:	f7ff b9dd 	b.w	403a8c <_dtoa_r+0x1f4>
  4046d2:	2501      	movs	r5, #1
  4046d4:	f7ff b9a5 	b.w	403a22 <_dtoa_r+0x18a>
  4046d8:	f43f ab69 	beq.w	403dae <_dtoa_r+0x516>
  4046dc:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  4046e0:	f7ff bbf9 	b.w	403ed6 <_dtoa_r+0x63e>
  4046e4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4046e6:	930a      	str	r3, [sp, #40]	; 0x28
  4046e8:	e5e5      	b.n	4042b6 <_dtoa_r+0xa1e>
  4046ea:	bf00      	nop

004046ec <__libc_fini_array>:
  4046ec:	b538      	push	{r3, r4, r5, lr}
  4046ee:	4c0a      	ldr	r4, [pc, #40]	; (404718 <__libc_fini_array+0x2c>)
  4046f0:	4d0a      	ldr	r5, [pc, #40]	; (40471c <__libc_fini_array+0x30>)
  4046f2:	1b64      	subs	r4, r4, r5
  4046f4:	10a4      	asrs	r4, r4, #2
  4046f6:	d00a      	beq.n	40470e <__libc_fini_array+0x22>
  4046f8:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  4046fc:	3b01      	subs	r3, #1
  4046fe:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  404702:	3c01      	subs	r4, #1
  404704:	f855 3904 	ldr.w	r3, [r5], #-4
  404708:	4798      	blx	r3
  40470a:	2c00      	cmp	r4, #0
  40470c:	d1f9      	bne.n	404702 <__libc_fini_array+0x16>
  40470e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  404712:	f002 bed7 	b.w	4074c4 <_fini>
  404716:	bf00      	nop
  404718:	004074d4 	.word	0x004074d4
  40471c:	004074d0 	.word	0x004074d0

00404720 <_localeconv_r>:
  404720:	4a04      	ldr	r2, [pc, #16]	; (404734 <_localeconv_r+0x14>)
  404722:	4b05      	ldr	r3, [pc, #20]	; (404738 <_localeconv_r+0x18>)
  404724:	6812      	ldr	r2, [r2, #0]
  404726:	6b50      	ldr	r0, [r2, #52]	; 0x34
  404728:	2800      	cmp	r0, #0
  40472a:	bf08      	it	eq
  40472c:	4618      	moveq	r0, r3
  40472e:	30f0      	adds	r0, #240	; 0xf0
  404730:	4770      	bx	lr
  404732:	bf00      	nop
  404734:	204000b4 	.word	0x204000b4
  404738:	204008f4 	.word	0x204008f4

0040473c <__retarget_lock_acquire_recursive>:
  40473c:	4770      	bx	lr
  40473e:	bf00      	nop

00404740 <__retarget_lock_release_recursive>:
  404740:	4770      	bx	lr
  404742:	bf00      	nop

00404744 <_malloc_r>:
  404744:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404748:	f101 060b 	add.w	r6, r1, #11
  40474c:	2e16      	cmp	r6, #22
  40474e:	b083      	sub	sp, #12
  404750:	4605      	mov	r5, r0
  404752:	f240 809e 	bls.w	404892 <_malloc_r+0x14e>
  404756:	f036 0607 	bics.w	r6, r6, #7
  40475a:	f100 80bd 	bmi.w	4048d8 <_malloc_r+0x194>
  40475e:	42b1      	cmp	r1, r6
  404760:	f200 80ba 	bhi.w	4048d8 <_malloc_r+0x194>
  404764:	f000 fb8e 	bl	404e84 <__malloc_lock>
  404768:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  40476c:	f0c0 8293 	bcc.w	404c96 <_malloc_r+0x552>
  404770:	0a73      	lsrs	r3, r6, #9
  404772:	f000 80b8 	beq.w	4048e6 <_malloc_r+0x1a2>
  404776:	2b04      	cmp	r3, #4
  404778:	f200 8179 	bhi.w	404a6e <_malloc_r+0x32a>
  40477c:	09b3      	lsrs	r3, r6, #6
  40477e:	f103 0039 	add.w	r0, r3, #57	; 0x39
  404782:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  404786:	00c3      	lsls	r3, r0, #3
  404788:	4fbf      	ldr	r7, [pc, #764]	; (404a88 <_malloc_r+0x344>)
  40478a:	443b      	add	r3, r7
  40478c:	f1a3 0108 	sub.w	r1, r3, #8
  404790:	685c      	ldr	r4, [r3, #4]
  404792:	42a1      	cmp	r1, r4
  404794:	d106      	bne.n	4047a4 <_malloc_r+0x60>
  404796:	e00c      	b.n	4047b2 <_malloc_r+0x6e>
  404798:	2a00      	cmp	r2, #0
  40479a:	f280 80aa 	bge.w	4048f2 <_malloc_r+0x1ae>
  40479e:	68e4      	ldr	r4, [r4, #12]
  4047a0:	42a1      	cmp	r1, r4
  4047a2:	d006      	beq.n	4047b2 <_malloc_r+0x6e>
  4047a4:	6863      	ldr	r3, [r4, #4]
  4047a6:	f023 0303 	bic.w	r3, r3, #3
  4047aa:	1b9a      	subs	r2, r3, r6
  4047ac:	2a0f      	cmp	r2, #15
  4047ae:	ddf3      	ble.n	404798 <_malloc_r+0x54>
  4047b0:	4670      	mov	r0, lr
  4047b2:	693c      	ldr	r4, [r7, #16]
  4047b4:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 404a9c <_malloc_r+0x358>
  4047b8:	4574      	cmp	r4, lr
  4047ba:	f000 81ab 	beq.w	404b14 <_malloc_r+0x3d0>
  4047be:	6863      	ldr	r3, [r4, #4]
  4047c0:	f023 0303 	bic.w	r3, r3, #3
  4047c4:	1b9a      	subs	r2, r3, r6
  4047c6:	2a0f      	cmp	r2, #15
  4047c8:	f300 8190 	bgt.w	404aec <_malloc_r+0x3a8>
  4047cc:	2a00      	cmp	r2, #0
  4047ce:	f8c7 e014 	str.w	lr, [r7, #20]
  4047d2:	f8c7 e010 	str.w	lr, [r7, #16]
  4047d6:	f280 809d 	bge.w	404914 <_malloc_r+0x1d0>
  4047da:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4047de:	f080 8161 	bcs.w	404aa4 <_malloc_r+0x360>
  4047e2:	08db      	lsrs	r3, r3, #3
  4047e4:	f103 0c01 	add.w	ip, r3, #1
  4047e8:	1099      	asrs	r1, r3, #2
  4047ea:	687a      	ldr	r2, [r7, #4]
  4047ec:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  4047f0:	f8c4 8008 	str.w	r8, [r4, #8]
  4047f4:	2301      	movs	r3, #1
  4047f6:	408b      	lsls	r3, r1
  4047f8:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  4047fc:	4313      	orrs	r3, r2
  4047fe:	3908      	subs	r1, #8
  404800:	60e1      	str	r1, [r4, #12]
  404802:	607b      	str	r3, [r7, #4]
  404804:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  404808:	f8c8 400c 	str.w	r4, [r8, #12]
  40480c:	1082      	asrs	r2, r0, #2
  40480e:	2401      	movs	r4, #1
  404810:	4094      	lsls	r4, r2
  404812:	429c      	cmp	r4, r3
  404814:	f200 808b 	bhi.w	40492e <_malloc_r+0x1ea>
  404818:	421c      	tst	r4, r3
  40481a:	d106      	bne.n	40482a <_malloc_r+0xe6>
  40481c:	f020 0003 	bic.w	r0, r0, #3
  404820:	0064      	lsls	r4, r4, #1
  404822:	421c      	tst	r4, r3
  404824:	f100 0004 	add.w	r0, r0, #4
  404828:	d0fa      	beq.n	404820 <_malloc_r+0xdc>
  40482a:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  40482e:	46cc      	mov	ip, r9
  404830:	4680      	mov	r8, r0
  404832:	f8dc 300c 	ldr.w	r3, [ip, #12]
  404836:	459c      	cmp	ip, r3
  404838:	d107      	bne.n	40484a <_malloc_r+0x106>
  40483a:	e16d      	b.n	404b18 <_malloc_r+0x3d4>
  40483c:	2a00      	cmp	r2, #0
  40483e:	f280 817b 	bge.w	404b38 <_malloc_r+0x3f4>
  404842:	68db      	ldr	r3, [r3, #12]
  404844:	459c      	cmp	ip, r3
  404846:	f000 8167 	beq.w	404b18 <_malloc_r+0x3d4>
  40484a:	6859      	ldr	r1, [r3, #4]
  40484c:	f021 0103 	bic.w	r1, r1, #3
  404850:	1b8a      	subs	r2, r1, r6
  404852:	2a0f      	cmp	r2, #15
  404854:	ddf2      	ble.n	40483c <_malloc_r+0xf8>
  404856:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  40485a:	f8d3 8008 	ldr.w	r8, [r3, #8]
  40485e:	9300      	str	r3, [sp, #0]
  404860:	199c      	adds	r4, r3, r6
  404862:	4628      	mov	r0, r5
  404864:	f046 0601 	orr.w	r6, r6, #1
  404868:	f042 0501 	orr.w	r5, r2, #1
  40486c:	605e      	str	r6, [r3, #4]
  40486e:	f8c8 c00c 	str.w	ip, [r8, #12]
  404872:	f8cc 8008 	str.w	r8, [ip, #8]
  404876:	617c      	str	r4, [r7, #20]
  404878:	613c      	str	r4, [r7, #16]
  40487a:	f8c4 e00c 	str.w	lr, [r4, #12]
  40487e:	f8c4 e008 	str.w	lr, [r4, #8]
  404882:	6065      	str	r5, [r4, #4]
  404884:	505a      	str	r2, [r3, r1]
  404886:	f000 fb03 	bl	404e90 <__malloc_unlock>
  40488a:	9b00      	ldr	r3, [sp, #0]
  40488c:	f103 0408 	add.w	r4, r3, #8
  404890:	e01e      	b.n	4048d0 <_malloc_r+0x18c>
  404892:	2910      	cmp	r1, #16
  404894:	d820      	bhi.n	4048d8 <_malloc_r+0x194>
  404896:	f000 faf5 	bl	404e84 <__malloc_lock>
  40489a:	2610      	movs	r6, #16
  40489c:	2318      	movs	r3, #24
  40489e:	2002      	movs	r0, #2
  4048a0:	4f79      	ldr	r7, [pc, #484]	; (404a88 <_malloc_r+0x344>)
  4048a2:	443b      	add	r3, r7
  4048a4:	f1a3 0208 	sub.w	r2, r3, #8
  4048a8:	685c      	ldr	r4, [r3, #4]
  4048aa:	4294      	cmp	r4, r2
  4048ac:	f000 813d 	beq.w	404b2a <_malloc_r+0x3e6>
  4048b0:	6863      	ldr	r3, [r4, #4]
  4048b2:	68e1      	ldr	r1, [r4, #12]
  4048b4:	68a6      	ldr	r6, [r4, #8]
  4048b6:	f023 0303 	bic.w	r3, r3, #3
  4048ba:	4423      	add	r3, r4
  4048bc:	4628      	mov	r0, r5
  4048be:	685a      	ldr	r2, [r3, #4]
  4048c0:	60f1      	str	r1, [r6, #12]
  4048c2:	f042 0201 	orr.w	r2, r2, #1
  4048c6:	608e      	str	r6, [r1, #8]
  4048c8:	605a      	str	r2, [r3, #4]
  4048ca:	f000 fae1 	bl	404e90 <__malloc_unlock>
  4048ce:	3408      	adds	r4, #8
  4048d0:	4620      	mov	r0, r4
  4048d2:	b003      	add	sp, #12
  4048d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4048d8:	2400      	movs	r4, #0
  4048da:	230c      	movs	r3, #12
  4048dc:	4620      	mov	r0, r4
  4048de:	602b      	str	r3, [r5, #0]
  4048e0:	b003      	add	sp, #12
  4048e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4048e6:	2040      	movs	r0, #64	; 0x40
  4048e8:	f44f 7300 	mov.w	r3, #512	; 0x200
  4048ec:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  4048f0:	e74a      	b.n	404788 <_malloc_r+0x44>
  4048f2:	4423      	add	r3, r4
  4048f4:	68e1      	ldr	r1, [r4, #12]
  4048f6:	685a      	ldr	r2, [r3, #4]
  4048f8:	68a6      	ldr	r6, [r4, #8]
  4048fa:	f042 0201 	orr.w	r2, r2, #1
  4048fe:	60f1      	str	r1, [r6, #12]
  404900:	4628      	mov	r0, r5
  404902:	608e      	str	r6, [r1, #8]
  404904:	605a      	str	r2, [r3, #4]
  404906:	f000 fac3 	bl	404e90 <__malloc_unlock>
  40490a:	3408      	adds	r4, #8
  40490c:	4620      	mov	r0, r4
  40490e:	b003      	add	sp, #12
  404910:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404914:	4423      	add	r3, r4
  404916:	4628      	mov	r0, r5
  404918:	685a      	ldr	r2, [r3, #4]
  40491a:	f042 0201 	orr.w	r2, r2, #1
  40491e:	605a      	str	r2, [r3, #4]
  404920:	f000 fab6 	bl	404e90 <__malloc_unlock>
  404924:	3408      	adds	r4, #8
  404926:	4620      	mov	r0, r4
  404928:	b003      	add	sp, #12
  40492a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40492e:	68bc      	ldr	r4, [r7, #8]
  404930:	6863      	ldr	r3, [r4, #4]
  404932:	f023 0803 	bic.w	r8, r3, #3
  404936:	45b0      	cmp	r8, r6
  404938:	d304      	bcc.n	404944 <_malloc_r+0x200>
  40493a:	eba8 0306 	sub.w	r3, r8, r6
  40493e:	2b0f      	cmp	r3, #15
  404940:	f300 8085 	bgt.w	404a4e <_malloc_r+0x30a>
  404944:	f8df 9158 	ldr.w	r9, [pc, #344]	; 404aa0 <_malloc_r+0x35c>
  404948:	4b50      	ldr	r3, [pc, #320]	; (404a8c <_malloc_r+0x348>)
  40494a:	f8d9 2000 	ldr.w	r2, [r9]
  40494e:	681b      	ldr	r3, [r3, #0]
  404950:	3201      	adds	r2, #1
  404952:	4433      	add	r3, r6
  404954:	eb04 0a08 	add.w	sl, r4, r8
  404958:	f000 8155 	beq.w	404c06 <_malloc_r+0x4c2>
  40495c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  404960:	330f      	adds	r3, #15
  404962:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  404966:	f02b 0b0f 	bic.w	fp, fp, #15
  40496a:	4659      	mov	r1, fp
  40496c:	4628      	mov	r0, r5
  40496e:	f000 fd8f 	bl	405490 <_sbrk_r>
  404972:	1c41      	adds	r1, r0, #1
  404974:	4602      	mov	r2, r0
  404976:	f000 80fc 	beq.w	404b72 <_malloc_r+0x42e>
  40497a:	4582      	cmp	sl, r0
  40497c:	f200 80f7 	bhi.w	404b6e <_malloc_r+0x42a>
  404980:	4b43      	ldr	r3, [pc, #268]	; (404a90 <_malloc_r+0x34c>)
  404982:	6819      	ldr	r1, [r3, #0]
  404984:	4459      	add	r1, fp
  404986:	6019      	str	r1, [r3, #0]
  404988:	f000 814d 	beq.w	404c26 <_malloc_r+0x4e2>
  40498c:	f8d9 0000 	ldr.w	r0, [r9]
  404990:	3001      	adds	r0, #1
  404992:	bf1b      	ittet	ne
  404994:	eba2 0a0a 	subne.w	sl, r2, sl
  404998:	4451      	addne	r1, sl
  40499a:	f8c9 2000 	streq.w	r2, [r9]
  40499e:	6019      	strne	r1, [r3, #0]
  4049a0:	f012 0107 	ands.w	r1, r2, #7
  4049a4:	f000 8115 	beq.w	404bd2 <_malloc_r+0x48e>
  4049a8:	f1c1 0008 	rsb	r0, r1, #8
  4049ac:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  4049b0:	4402      	add	r2, r0
  4049b2:	3108      	adds	r1, #8
  4049b4:	eb02 090b 	add.w	r9, r2, fp
  4049b8:	f3c9 090b 	ubfx	r9, r9, #0, #12
  4049bc:	eba1 0909 	sub.w	r9, r1, r9
  4049c0:	4649      	mov	r1, r9
  4049c2:	4628      	mov	r0, r5
  4049c4:	9301      	str	r3, [sp, #4]
  4049c6:	9200      	str	r2, [sp, #0]
  4049c8:	f000 fd62 	bl	405490 <_sbrk_r>
  4049cc:	1c43      	adds	r3, r0, #1
  4049ce:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4049d2:	f000 8143 	beq.w	404c5c <_malloc_r+0x518>
  4049d6:	1a80      	subs	r0, r0, r2
  4049d8:	4448      	add	r0, r9
  4049da:	f040 0001 	orr.w	r0, r0, #1
  4049de:	6819      	ldr	r1, [r3, #0]
  4049e0:	60ba      	str	r2, [r7, #8]
  4049e2:	4449      	add	r1, r9
  4049e4:	42bc      	cmp	r4, r7
  4049e6:	6050      	str	r0, [r2, #4]
  4049e8:	6019      	str	r1, [r3, #0]
  4049ea:	d017      	beq.n	404a1c <_malloc_r+0x2d8>
  4049ec:	f1b8 0f0f 	cmp.w	r8, #15
  4049f0:	f240 80fb 	bls.w	404bea <_malloc_r+0x4a6>
  4049f4:	6860      	ldr	r0, [r4, #4]
  4049f6:	f1a8 020c 	sub.w	r2, r8, #12
  4049fa:	f022 0207 	bic.w	r2, r2, #7
  4049fe:	eb04 0e02 	add.w	lr, r4, r2
  404a02:	f000 0001 	and.w	r0, r0, #1
  404a06:	f04f 0c05 	mov.w	ip, #5
  404a0a:	4310      	orrs	r0, r2
  404a0c:	2a0f      	cmp	r2, #15
  404a0e:	6060      	str	r0, [r4, #4]
  404a10:	f8ce c004 	str.w	ip, [lr, #4]
  404a14:	f8ce c008 	str.w	ip, [lr, #8]
  404a18:	f200 8117 	bhi.w	404c4a <_malloc_r+0x506>
  404a1c:	4b1d      	ldr	r3, [pc, #116]	; (404a94 <_malloc_r+0x350>)
  404a1e:	68bc      	ldr	r4, [r7, #8]
  404a20:	681a      	ldr	r2, [r3, #0]
  404a22:	4291      	cmp	r1, r2
  404a24:	bf88      	it	hi
  404a26:	6019      	strhi	r1, [r3, #0]
  404a28:	4b1b      	ldr	r3, [pc, #108]	; (404a98 <_malloc_r+0x354>)
  404a2a:	681a      	ldr	r2, [r3, #0]
  404a2c:	4291      	cmp	r1, r2
  404a2e:	6862      	ldr	r2, [r4, #4]
  404a30:	bf88      	it	hi
  404a32:	6019      	strhi	r1, [r3, #0]
  404a34:	f022 0203 	bic.w	r2, r2, #3
  404a38:	4296      	cmp	r6, r2
  404a3a:	eba2 0306 	sub.w	r3, r2, r6
  404a3e:	d801      	bhi.n	404a44 <_malloc_r+0x300>
  404a40:	2b0f      	cmp	r3, #15
  404a42:	dc04      	bgt.n	404a4e <_malloc_r+0x30a>
  404a44:	4628      	mov	r0, r5
  404a46:	f000 fa23 	bl	404e90 <__malloc_unlock>
  404a4a:	2400      	movs	r4, #0
  404a4c:	e740      	b.n	4048d0 <_malloc_r+0x18c>
  404a4e:	19a2      	adds	r2, r4, r6
  404a50:	f043 0301 	orr.w	r3, r3, #1
  404a54:	f046 0601 	orr.w	r6, r6, #1
  404a58:	6066      	str	r6, [r4, #4]
  404a5a:	4628      	mov	r0, r5
  404a5c:	60ba      	str	r2, [r7, #8]
  404a5e:	6053      	str	r3, [r2, #4]
  404a60:	f000 fa16 	bl	404e90 <__malloc_unlock>
  404a64:	3408      	adds	r4, #8
  404a66:	4620      	mov	r0, r4
  404a68:	b003      	add	sp, #12
  404a6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404a6e:	2b14      	cmp	r3, #20
  404a70:	d971      	bls.n	404b56 <_malloc_r+0x412>
  404a72:	2b54      	cmp	r3, #84	; 0x54
  404a74:	f200 80a3 	bhi.w	404bbe <_malloc_r+0x47a>
  404a78:	0b33      	lsrs	r3, r6, #12
  404a7a:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  404a7e:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  404a82:	00c3      	lsls	r3, r0, #3
  404a84:	e680      	b.n	404788 <_malloc_r+0x44>
  404a86:	bf00      	nop
  404a88:	204004e4 	.word	0x204004e4
  404a8c:	20400d58 	.word	0x20400d58
  404a90:	20400d28 	.word	0x20400d28
  404a94:	20400d50 	.word	0x20400d50
  404a98:	20400d54 	.word	0x20400d54
  404a9c:	204004ec 	.word	0x204004ec
  404aa0:	204008ec 	.word	0x204008ec
  404aa4:	0a5a      	lsrs	r2, r3, #9
  404aa6:	2a04      	cmp	r2, #4
  404aa8:	d95b      	bls.n	404b62 <_malloc_r+0x41e>
  404aaa:	2a14      	cmp	r2, #20
  404aac:	f200 80ae 	bhi.w	404c0c <_malloc_r+0x4c8>
  404ab0:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  404ab4:	00c9      	lsls	r1, r1, #3
  404ab6:	325b      	adds	r2, #91	; 0x5b
  404ab8:	eb07 0c01 	add.w	ip, r7, r1
  404abc:	5879      	ldr	r1, [r7, r1]
  404abe:	f1ac 0c08 	sub.w	ip, ip, #8
  404ac2:	458c      	cmp	ip, r1
  404ac4:	f000 8088 	beq.w	404bd8 <_malloc_r+0x494>
  404ac8:	684a      	ldr	r2, [r1, #4]
  404aca:	f022 0203 	bic.w	r2, r2, #3
  404ace:	4293      	cmp	r3, r2
  404ad0:	d273      	bcs.n	404bba <_malloc_r+0x476>
  404ad2:	6889      	ldr	r1, [r1, #8]
  404ad4:	458c      	cmp	ip, r1
  404ad6:	d1f7      	bne.n	404ac8 <_malloc_r+0x384>
  404ad8:	f8dc 200c 	ldr.w	r2, [ip, #12]
  404adc:	687b      	ldr	r3, [r7, #4]
  404ade:	60e2      	str	r2, [r4, #12]
  404ae0:	f8c4 c008 	str.w	ip, [r4, #8]
  404ae4:	6094      	str	r4, [r2, #8]
  404ae6:	f8cc 400c 	str.w	r4, [ip, #12]
  404aea:	e68f      	b.n	40480c <_malloc_r+0xc8>
  404aec:	19a1      	adds	r1, r4, r6
  404aee:	f046 0c01 	orr.w	ip, r6, #1
  404af2:	f042 0601 	orr.w	r6, r2, #1
  404af6:	f8c4 c004 	str.w	ip, [r4, #4]
  404afa:	4628      	mov	r0, r5
  404afc:	6179      	str	r1, [r7, #20]
  404afe:	6139      	str	r1, [r7, #16]
  404b00:	f8c1 e00c 	str.w	lr, [r1, #12]
  404b04:	f8c1 e008 	str.w	lr, [r1, #8]
  404b08:	604e      	str	r6, [r1, #4]
  404b0a:	50e2      	str	r2, [r4, r3]
  404b0c:	f000 f9c0 	bl	404e90 <__malloc_unlock>
  404b10:	3408      	adds	r4, #8
  404b12:	e6dd      	b.n	4048d0 <_malloc_r+0x18c>
  404b14:	687b      	ldr	r3, [r7, #4]
  404b16:	e679      	b.n	40480c <_malloc_r+0xc8>
  404b18:	f108 0801 	add.w	r8, r8, #1
  404b1c:	f018 0f03 	tst.w	r8, #3
  404b20:	f10c 0c08 	add.w	ip, ip, #8
  404b24:	f47f ae85 	bne.w	404832 <_malloc_r+0xee>
  404b28:	e02d      	b.n	404b86 <_malloc_r+0x442>
  404b2a:	68dc      	ldr	r4, [r3, #12]
  404b2c:	42a3      	cmp	r3, r4
  404b2e:	bf08      	it	eq
  404b30:	3002      	addeq	r0, #2
  404b32:	f43f ae3e 	beq.w	4047b2 <_malloc_r+0x6e>
  404b36:	e6bb      	b.n	4048b0 <_malloc_r+0x16c>
  404b38:	4419      	add	r1, r3
  404b3a:	461c      	mov	r4, r3
  404b3c:	684a      	ldr	r2, [r1, #4]
  404b3e:	68db      	ldr	r3, [r3, #12]
  404b40:	f854 6f08 	ldr.w	r6, [r4, #8]!
  404b44:	f042 0201 	orr.w	r2, r2, #1
  404b48:	604a      	str	r2, [r1, #4]
  404b4a:	4628      	mov	r0, r5
  404b4c:	60f3      	str	r3, [r6, #12]
  404b4e:	609e      	str	r6, [r3, #8]
  404b50:	f000 f99e 	bl	404e90 <__malloc_unlock>
  404b54:	e6bc      	b.n	4048d0 <_malloc_r+0x18c>
  404b56:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  404b5a:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  404b5e:	00c3      	lsls	r3, r0, #3
  404b60:	e612      	b.n	404788 <_malloc_r+0x44>
  404b62:	099a      	lsrs	r2, r3, #6
  404b64:	f102 0139 	add.w	r1, r2, #57	; 0x39
  404b68:	00c9      	lsls	r1, r1, #3
  404b6a:	3238      	adds	r2, #56	; 0x38
  404b6c:	e7a4      	b.n	404ab8 <_malloc_r+0x374>
  404b6e:	42bc      	cmp	r4, r7
  404b70:	d054      	beq.n	404c1c <_malloc_r+0x4d8>
  404b72:	68bc      	ldr	r4, [r7, #8]
  404b74:	6862      	ldr	r2, [r4, #4]
  404b76:	f022 0203 	bic.w	r2, r2, #3
  404b7a:	e75d      	b.n	404a38 <_malloc_r+0x2f4>
  404b7c:	f859 3908 	ldr.w	r3, [r9], #-8
  404b80:	4599      	cmp	r9, r3
  404b82:	f040 8086 	bne.w	404c92 <_malloc_r+0x54e>
  404b86:	f010 0f03 	tst.w	r0, #3
  404b8a:	f100 30ff 	add.w	r0, r0, #4294967295
  404b8e:	d1f5      	bne.n	404b7c <_malloc_r+0x438>
  404b90:	687b      	ldr	r3, [r7, #4]
  404b92:	ea23 0304 	bic.w	r3, r3, r4
  404b96:	607b      	str	r3, [r7, #4]
  404b98:	0064      	lsls	r4, r4, #1
  404b9a:	429c      	cmp	r4, r3
  404b9c:	f63f aec7 	bhi.w	40492e <_malloc_r+0x1ea>
  404ba0:	2c00      	cmp	r4, #0
  404ba2:	f43f aec4 	beq.w	40492e <_malloc_r+0x1ea>
  404ba6:	421c      	tst	r4, r3
  404ba8:	4640      	mov	r0, r8
  404baa:	f47f ae3e 	bne.w	40482a <_malloc_r+0xe6>
  404bae:	0064      	lsls	r4, r4, #1
  404bb0:	421c      	tst	r4, r3
  404bb2:	f100 0004 	add.w	r0, r0, #4
  404bb6:	d0fa      	beq.n	404bae <_malloc_r+0x46a>
  404bb8:	e637      	b.n	40482a <_malloc_r+0xe6>
  404bba:	468c      	mov	ip, r1
  404bbc:	e78c      	b.n	404ad8 <_malloc_r+0x394>
  404bbe:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  404bc2:	d815      	bhi.n	404bf0 <_malloc_r+0x4ac>
  404bc4:	0bf3      	lsrs	r3, r6, #15
  404bc6:	f103 0078 	add.w	r0, r3, #120	; 0x78
  404bca:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  404bce:	00c3      	lsls	r3, r0, #3
  404bd0:	e5da      	b.n	404788 <_malloc_r+0x44>
  404bd2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  404bd6:	e6ed      	b.n	4049b4 <_malloc_r+0x270>
  404bd8:	687b      	ldr	r3, [r7, #4]
  404bda:	1092      	asrs	r2, r2, #2
  404bdc:	2101      	movs	r1, #1
  404bde:	fa01 f202 	lsl.w	r2, r1, r2
  404be2:	4313      	orrs	r3, r2
  404be4:	607b      	str	r3, [r7, #4]
  404be6:	4662      	mov	r2, ip
  404be8:	e779      	b.n	404ade <_malloc_r+0x39a>
  404bea:	2301      	movs	r3, #1
  404bec:	6053      	str	r3, [r2, #4]
  404bee:	e729      	b.n	404a44 <_malloc_r+0x300>
  404bf0:	f240 5254 	movw	r2, #1364	; 0x554
  404bf4:	4293      	cmp	r3, r2
  404bf6:	d822      	bhi.n	404c3e <_malloc_r+0x4fa>
  404bf8:	0cb3      	lsrs	r3, r6, #18
  404bfa:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  404bfe:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  404c02:	00c3      	lsls	r3, r0, #3
  404c04:	e5c0      	b.n	404788 <_malloc_r+0x44>
  404c06:	f103 0b10 	add.w	fp, r3, #16
  404c0a:	e6ae      	b.n	40496a <_malloc_r+0x226>
  404c0c:	2a54      	cmp	r2, #84	; 0x54
  404c0e:	d829      	bhi.n	404c64 <_malloc_r+0x520>
  404c10:	0b1a      	lsrs	r2, r3, #12
  404c12:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  404c16:	00c9      	lsls	r1, r1, #3
  404c18:	326e      	adds	r2, #110	; 0x6e
  404c1a:	e74d      	b.n	404ab8 <_malloc_r+0x374>
  404c1c:	4b20      	ldr	r3, [pc, #128]	; (404ca0 <_malloc_r+0x55c>)
  404c1e:	6819      	ldr	r1, [r3, #0]
  404c20:	4459      	add	r1, fp
  404c22:	6019      	str	r1, [r3, #0]
  404c24:	e6b2      	b.n	40498c <_malloc_r+0x248>
  404c26:	f3ca 000b 	ubfx	r0, sl, #0, #12
  404c2a:	2800      	cmp	r0, #0
  404c2c:	f47f aeae 	bne.w	40498c <_malloc_r+0x248>
  404c30:	eb08 030b 	add.w	r3, r8, fp
  404c34:	68ba      	ldr	r2, [r7, #8]
  404c36:	f043 0301 	orr.w	r3, r3, #1
  404c3a:	6053      	str	r3, [r2, #4]
  404c3c:	e6ee      	b.n	404a1c <_malloc_r+0x2d8>
  404c3e:	207f      	movs	r0, #127	; 0x7f
  404c40:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  404c44:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  404c48:	e59e      	b.n	404788 <_malloc_r+0x44>
  404c4a:	f104 0108 	add.w	r1, r4, #8
  404c4e:	4628      	mov	r0, r5
  404c50:	9300      	str	r3, [sp, #0]
  404c52:	f000 fe03 	bl	40585c <_free_r>
  404c56:	9b00      	ldr	r3, [sp, #0]
  404c58:	6819      	ldr	r1, [r3, #0]
  404c5a:	e6df      	b.n	404a1c <_malloc_r+0x2d8>
  404c5c:	2001      	movs	r0, #1
  404c5e:	f04f 0900 	mov.w	r9, #0
  404c62:	e6bc      	b.n	4049de <_malloc_r+0x29a>
  404c64:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404c68:	d805      	bhi.n	404c76 <_malloc_r+0x532>
  404c6a:	0bda      	lsrs	r2, r3, #15
  404c6c:	f102 0178 	add.w	r1, r2, #120	; 0x78
  404c70:	00c9      	lsls	r1, r1, #3
  404c72:	3277      	adds	r2, #119	; 0x77
  404c74:	e720      	b.n	404ab8 <_malloc_r+0x374>
  404c76:	f240 5154 	movw	r1, #1364	; 0x554
  404c7a:	428a      	cmp	r2, r1
  404c7c:	d805      	bhi.n	404c8a <_malloc_r+0x546>
  404c7e:	0c9a      	lsrs	r2, r3, #18
  404c80:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  404c84:	00c9      	lsls	r1, r1, #3
  404c86:	327c      	adds	r2, #124	; 0x7c
  404c88:	e716      	b.n	404ab8 <_malloc_r+0x374>
  404c8a:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  404c8e:	227e      	movs	r2, #126	; 0x7e
  404c90:	e712      	b.n	404ab8 <_malloc_r+0x374>
  404c92:	687b      	ldr	r3, [r7, #4]
  404c94:	e780      	b.n	404b98 <_malloc_r+0x454>
  404c96:	08f0      	lsrs	r0, r6, #3
  404c98:	f106 0308 	add.w	r3, r6, #8
  404c9c:	e600      	b.n	4048a0 <_malloc_r+0x15c>
  404c9e:	bf00      	nop
  404ca0:	20400d28 	.word	0x20400d28
	...

00404cb0 <memchr>:
  404cb0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  404cb4:	2a10      	cmp	r2, #16
  404cb6:	db2b      	blt.n	404d10 <memchr+0x60>
  404cb8:	f010 0f07 	tst.w	r0, #7
  404cbc:	d008      	beq.n	404cd0 <memchr+0x20>
  404cbe:	f810 3b01 	ldrb.w	r3, [r0], #1
  404cc2:	3a01      	subs	r2, #1
  404cc4:	428b      	cmp	r3, r1
  404cc6:	d02d      	beq.n	404d24 <memchr+0x74>
  404cc8:	f010 0f07 	tst.w	r0, #7
  404ccc:	b342      	cbz	r2, 404d20 <memchr+0x70>
  404cce:	d1f6      	bne.n	404cbe <memchr+0xe>
  404cd0:	b4f0      	push	{r4, r5, r6, r7}
  404cd2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  404cd6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  404cda:	f022 0407 	bic.w	r4, r2, #7
  404cde:	f07f 0700 	mvns.w	r7, #0
  404ce2:	2300      	movs	r3, #0
  404ce4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  404ce8:	3c08      	subs	r4, #8
  404cea:	ea85 0501 	eor.w	r5, r5, r1
  404cee:	ea86 0601 	eor.w	r6, r6, r1
  404cf2:	fa85 f547 	uadd8	r5, r5, r7
  404cf6:	faa3 f587 	sel	r5, r3, r7
  404cfa:	fa86 f647 	uadd8	r6, r6, r7
  404cfe:	faa5 f687 	sel	r6, r5, r7
  404d02:	b98e      	cbnz	r6, 404d28 <memchr+0x78>
  404d04:	d1ee      	bne.n	404ce4 <memchr+0x34>
  404d06:	bcf0      	pop	{r4, r5, r6, r7}
  404d08:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  404d0c:	f002 0207 	and.w	r2, r2, #7
  404d10:	b132      	cbz	r2, 404d20 <memchr+0x70>
  404d12:	f810 3b01 	ldrb.w	r3, [r0], #1
  404d16:	3a01      	subs	r2, #1
  404d18:	ea83 0301 	eor.w	r3, r3, r1
  404d1c:	b113      	cbz	r3, 404d24 <memchr+0x74>
  404d1e:	d1f8      	bne.n	404d12 <memchr+0x62>
  404d20:	2000      	movs	r0, #0
  404d22:	4770      	bx	lr
  404d24:	3801      	subs	r0, #1
  404d26:	4770      	bx	lr
  404d28:	2d00      	cmp	r5, #0
  404d2a:	bf06      	itte	eq
  404d2c:	4635      	moveq	r5, r6
  404d2e:	3803      	subeq	r0, #3
  404d30:	3807      	subne	r0, #7
  404d32:	f015 0f01 	tst.w	r5, #1
  404d36:	d107      	bne.n	404d48 <memchr+0x98>
  404d38:	3001      	adds	r0, #1
  404d3a:	f415 7f80 	tst.w	r5, #256	; 0x100
  404d3e:	bf02      	ittt	eq
  404d40:	3001      	addeq	r0, #1
  404d42:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  404d46:	3001      	addeq	r0, #1
  404d48:	bcf0      	pop	{r4, r5, r6, r7}
  404d4a:	3801      	subs	r0, #1
  404d4c:	4770      	bx	lr
  404d4e:	bf00      	nop

00404d50 <memcpy>:
  404d50:	4684      	mov	ip, r0
  404d52:	ea41 0300 	orr.w	r3, r1, r0
  404d56:	f013 0303 	ands.w	r3, r3, #3
  404d5a:	d16d      	bne.n	404e38 <memcpy+0xe8>
  404d5c:	3a40      	subs	r2, #64	; 0x40
  404d5e:	d341      	bcc.n	404de4 <memcpy+0x94>
  404d60:	f851 3b04 	ldr.w	r3, [r1], #4
  404d64:	f840 3b04 	str.w	r3, [r0], #4
  404d68:	f851 3b04 	ldr.w	r3, [r1], #4
  404d6c:	f840 3b04 	str.w	r3, [r0], #4
  404d70:	f851 3b04 	ldr.w	r3, [r1], #4
  404d74:	f840 3b04 	str.w	r3, [r0], #4
  404d78:	f851 3b04 	ldr.w	r3, [r1], #4
  404d7c:	f840 3b04 	str.w	r3, [r0], #4
  404d80:	f851 3b04 	ldr.w	r3, [r1], #4
  404d84:	f840 3b04 	str.w	r3, [r0], #4
  404d88:	f851 3b04 	ldr.w	r3, [r1], #4
  404d8c:	f840 3b04 	str.w	r3, [r0], #4
  404d90:	f851 3b04 	ldr.w	r3, [r1], #4
  404d94:	f840 3b04 	str.w	r3, [r0], #4
  404d98:	f851 3b04 	ldr.w	r3, [r1], #4
  404d9c:	f840 3b04 	str.w	r3, [r0], #4
  404da0:	f851 3b04 	ldr.w	r3, [r1], #4
  404da4:	f840 3b04 	str.w	r3, [r0], #4
  404da8:	f851 3b04 	ldr.w	r3, [r1], #4
  404dac:	f840 3b04 	str.w	r3, [r0], #4
  404db0:	f851 3b04 	ldr.w	r3, [r1], #4
  404db4:	f840 3b04 	str.w	r3, [r0], #4
  404db8:	f851 3b04 	ldr.w	r3, [r1], #4
  404dbc:	f840 3b04 	str.w	r3, [r0], #4
  404dc0:	f851 3b04 	ldr.w	r3, [r1], #4
  404dc4:	f840 3b04 	str.w	r3, [r0], #4
  404dc8:	f851 3b04 	ldr.w	r3, [r1], #4
  404dcc:	f840 3b04 	str.w	r3, [r0], #4
  404dd0:	f851 3b04 	ldr.w	r3, [r1], #4
  404dd4:	f840 3b04 	str.w	r3, [r0], #4
  404dd8:	f851 3b04 	ldr.w	r3, [r1], #4
  404ddc:	f840 3b04 	str.w	r3, [r0], #4
  404de0:	3a40      	subs	r2, #64	; 0x40
  404de2:	d2bd      	bcs.n	404d60 <memcpy+0x10>
  404de4:	3230      	adds	r2, #48	; 0x30
  404de6:	d311      	bcc.n	404e0c <memcpy+0xbc>
  404de8:	f851 3b04 	ldr.w	r3, [r1], #4
  404dec:	f840 3b04 	str.w	r3, [r0], #4
  404df0:	f851 3b04 	ldr.w	r3, [r1], #4
  404df4:	f840 3b04 	str.w	r3, [r0], #4
  404df8:	f851 3b04 	ldr.w	r3, [r1], #4
  404dfc:	f840 3b04 	str.w	r3, [r0], #4
  404e00:	f851 3b04 	ldr.w	r3, [r1], #4
  404e04:	f840 3b04 	str.w	r3, [r0], #4
  404e08:	3a10      	subs	r2, #16
  404e0a:	d2ed      	bcs.n	404de8 <memcpy+0x98>
  404e0c:	320c      	adds	r2, #12
  404e0e:	d305      	bcc.n	404e1c <memcpy+0xcc>
  404e10:	f851 3b04 	ldr.w	r3, [r1], #4
  404e14:	f840 3b04 	str.w	r3, [r0], #4
  404e18:	3a04      	subs	r2, #4
  404e1a:	d2f9      	bcs.n	404e10 <memcpy+0xc0>
  404e1c:	3204      	adds	r2, #4
  404e1e:	d008      	beq.n	404e32 <memcpy+0xe2>
  404e20:	07d2      	lsls	r2, r2, #31
  404e22:	bf1c      	itt	ne
  404e24:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404e28:	f800 3b01 	strbne.w	r3, [r0], #1
  404e2c:	d301      	bcc.n	404e32 <memcpy+0xe2>
  404e2e:	880b      	ldrh	r3, [r1, #0]
  404e30:	8003      	strh	r3, [r0, #0]
  404e32:	4660      	mov	r0, ip
  404e34:	4770      	bx	lr
  404e36:	bf00      	nop
  404e38:	2a08      	cmp	r2, #8
  404e3a:	d313      	bcc.n	404e64 <memcpy+0x114>
  404e3c:	078b      	lsls	r3, r1, #30
  404e3e:	d08d      	beq.n	404d5c <memcpy+0xc>
  404e40:	f010 0303 	ands.w	r3, r0, #3
  404e44:	d08a      	beq.n	404d5c <memcpy+0xc>
  404e46:	f1c3 0304 	rsb	r3, r3, #4
  404e4a:	1ad2      	subs	r2, r2, r3
  404e4c:	07db      	lsls	r3, r3, #31
  404e4e:	bf1c      	itt	ne
  404e50:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404e54:	f800 3b01 	strbne.w	r3, [r0], #1
  404e58:	d380      	bcc.n	404d5c <memcpy+0xc>
  404e5a:	f831 3b02 	ldrh.w	r3, [r1], #2
  404e5e:	f820 3b02 	strh.w	r3, [r0], #2
  404e62:	e77b      	b.n	404d5c <memcpy+0xc>
  404e64:	3a04      	subs	r2, #4
  404e66:	d3d9      	bcc.n	404e1c <memcpy+0xcc>
  404e68:	3a01      	subs	r2, #1
  404e6a:	f811 3b01 	ldrb.w	r3, [r1], #1
  404e6e:	f800 3b01 	strb.w	r3, [r0], #1
  404e72:	d2f9      	bcs.n	404e68 <memcpy+0x118>
  404e74:	780b      	ldrb	r3, [r1, #0]
  404e76:	7003      	strb	r3, [r0, #0]
  404e78:	784b      	ldrb	r3, [r1, #1]
  404e7a:	7043      	strb	r3, [r0, #1]
  404e7c:	788b      	ldrb	r3, [r1, #2]
  404e7e:	7083      	strb	r3, [r0, #2]
  404e80:	4660      	mov	r0, ip
  404e82:	4770      	bx	lr

00404e84 <__malloc_lock>:
  404e84:	4801      	ldr	r0, [pc, #4]	; (404e8c <__malloc_lock+0x8>)
  404e86:	f7ff bc59 	b.w	40473c <__retarget_lock_acquire_recursive>
  404e8a:	bf00      	nop
  404e8c:	20400da0 	.word	0x20400da0

00404e90 <__malloc_unlock>:
  404e90:	4801      	ldr	r0, [pc, #4]	; (404e98 <__malloc_unlock+0x8>)
  404e92:	f7ff bc55 	b.w	404740 <__retarget_lock_release_recursive>
  404e96:	bf00      	nop
  404e98:	20400da0 	.word	0x20400da0

00404e9c <_Balloc>:
  404e9c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  404e9e:	b570      	push	{r4, r5, r6, lr}
  404ea0:	4605      	mov	r5, r0
  404ea2:	460c      	mov	r4, r1
  404ea4:	b14b      	cbz	r3, 404eba <_Balloc+0x1e>
  404ea6:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  404eaa:	b180      	cbz	r0, 404ece <_Balloc+0x32>
  404eac:	6802      	ldr	r2, [r0, #0]
  404eae:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  404eb2:	2300      	movs	r3, #0
  404eb4:	6103      	str	r3, [r0, #16]
  404eb6:	60c3      	str	r3, [r0, #12]
  404eb8:	bd70      	pop	{r4, r5, r6, pc}
  404eba:	2221      	movs	r2, #33	; 0x21
  404ebc:	2104      	movs	r1, #4
  404ebe:	f000 fc4d 	bl	40575c <_calloc_r>
  404ec2:	64e8      	str	r0, [r5, #76]	; 0x4c
  404ec4:	4603      	mov	r3, r0
  404ec6:	2800      	cmp	r0, #0
  404ec8:	d1ed      	bne.n	404ea6 <_Balloc+0xa>
  404eca:	2000      	movs	r0, #0
  404ecc:	bd70      	pop	{r4, r5, r6, pc}
  404ece:	2101      	movs	r1, #1
  404ed0:	fa01 f604 	lsl.w	r6, r1, r4
  404ed4:	1d72      	adds	r2, r6, #5
  404ed6:	4628      	mov	r0, r5
  404ed8:	0092      	lsls	r2, r2, #2
  404eda:	f000 fc3f 	bl	40575c <_calloc_r>
  404ede:	2800      	cmp	r0, #0
  404ee0:	d0f3      	beq.n	404eca <_Balloc+0x2e>
  404ee2:	6044      	str	r4, [r0, #4]
  404ee4:	6086      	str	r6, [r0, #8]
  404ee6:	e7e4      	b.n	404eb2 <_Balloc+0x16>

00404ee8 <_Bfree>:
  404ee8:	b131      	cbz	r1, 404ef8 <_Bfree+0x10>
  404eea:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  404eec:	684a      	ldr	r2, [r1, #4]
  404eee:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  404ef2:	6008      	str	r0, [r1, #0]
  404ef4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  404ef8:	4770      	bx	lr
  404efa:	bf00      	nop

00404efc <__multadd>:
  404efc:	b5f0      	push	{r4, r5, r6, r7, lr}
  404efe:	690c      	ldr	r4, [r1, #16]
  404f00:	b083      	sub	sp, #12
  404f02:	460d      	mov	r5, r1
  404f04:	4606      	mov	r6, r0
  404f06:	f101 0e14 	add.w	lr, r1, #20
  404f0a:	2700      	movs	r7, #0
  404f0c:	f8de 0000 	ldr.w	r0, [lr]
  404f10:	b281      	uxth	r1, r0
  404f12:	fb02 3301 	mla	r3, r2, r1, r3
  404f16:	0c01      	lsrs	r1, r0, #16
  404f18:	0c18      	lsrs	r0, r3, #16
  404f1a:	fb02 0101 	mla	r1, r2, r1, r0
  404f1e:	b29b      	uxth	r3, r3
  404f20:	3701      	adds	r7, #1
  404f22:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  404f26:	42bc      	cmp	r4, r7
  404f28:	f84e 3b04 	str.w	r3, [lr], #4
  404f2c:	ea4f 4311 	mov.w	r3, r1, lsr #16
  404f30:	dcec      	bgt.n	404f0c <__multadd+0x10>
  404f32:	b13b      	cbz	r3, 404f44 <__multadd+0x48>
  404f34:	68aa      	ldr	r2, [r5, #8]
  404f36:	4294      	cmp	r4, r2
  404f38:	da07      	bge.n	404f4a <__multadd+0x4e>
  404f3a:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  404f3e:	3401      	adds	r4, #1
  404f40:	6153      	str	r3, [r2, #20]
  404f42:	612c      	str	r4, [r5, #16]
  404f44:	4628      	mov	r0, r5
  404f46:	b003      	add	sp, #12
  404f48:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404f4a:	6869      	ldr	r1, [r5, #4]
  404f4c:	9301      	str	r3, [sp, #4]
  404f4e:	3101      	adds	r1, #1
  404f50:	4630      	mov	r0, r6
  404f52:	f7ff ffa3 	bl	404e9c <_Balloc>
  404f56:	692a      	ldr	r2, [r5, #16]
  404f58:	3202      	adds	r2, #2
  404f5a:	f105 010c 	add.w	r1, r5, #12
  404f5e:	4607      	mov	r7, r0
  404f60:	0092      	lsls	r2, r2, #2
  404f62:	300c      	adds	r0, #12
  404f64:	f7ff fef4 	bl	404d50 <memcpy>
  404f68:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  404f6a:	6869      	ldr	r1, [r5, #4]
  404f6c:	9b01      	ldr	r3, [sp, #4]
  404f6e:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  404f72:	6028      	str	r0, [r5, #0]
  404f74:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  404f78:	463d      	mov	r5, r7
  404f7a:	e7de      	b.n	404f3a <__multadd+0x3e>

00404f7c <__hi0bits>:
  404f7c:	0c02      	lsrs	r2, r0, #16
  404f7e:	0412      	lsls	r2, r2, #16
  404f80:	4603      	mov	r3, r0
  404f82:	b9b2      	cbnz	r2, 404fb2 <__hi0bits+0x36>
  404f84:	0403      	lsls	r3, r0, #16
  404f86:	2010      	movs	r0, #16
  404f88:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  404f8c:	bf04      	itt	eq
  404f8e:	021b      	lsleq	r3, r3, #8
  404f90:	3008      	addeq	r0, #8
  404f92:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  404f96:	bf04      	itt	eq
  404f98:	011b      	lsleq	r3, r3, #4
  404f9a:	3004      	addeq	r0, #4
  404f9c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  404fa0:	bf04      	itt	eq
  404fa2:	009b      	lsleq	r3, r3, #2
  404fa4:	3002      	addeq	r0, #2
  404fa6:	2b00      	cmp	r3, #0
  404fa8:	db02      	blt.n	404fb0 <__hi0bits+0x34>
  404faa:	005b      	lsls	r3, r3, #1
  404fac:	d403      	bmi.n	404fb6 <__hi0bits+0x3a>
  404fae:	2020      	movs	r0, #32
  404fb0:	4770      	bx	lr
  404fb2:	2000      	movs	r0, #0
  404fb4:	e7e8      	b.n	404f88 <__hi0bits+0xc>
  404fb6:	3001      	adds	r0, #1
  404fb8:	4770      	bx	lr
  404fba:	bf00      	nop

00404fbc <__lo0bits>:
  404fbc:	6803      	ldr	r3, [r0, #0]
  404fbe:	f013 0207 	ands.w	r2, r3, #7
  404fc2:	4601      	mov	r1, r0
  404fc4:	d007      	beq.n	404fd6 <__lo0bits+0x1a>
  404fc6:	07da      	lsls	r2, r3, #31
  404fc8:	d421      	bmi.n	40500e <__lo0bits+0x52>
  404fca:	0798      	lsls	r0, r3, #30
  404fcc:	d421      	bmi.n	405012 <__lo0bits+0x56>
  404fce:	089b      	lsrs	r3, r3, #2
  404fd0:	600b      	str	r3, [r1, #0]
  404fd2:	2002      	movs	r0, #2
  404fd4:	4770      	bx	lr
  404fd6:	b298      	uxth	r0, r3
  404fd8:	b198      	cbz	r0, 405002 <__lo0bits+0x46>
  404fda:	4610      	mov	r0, r2
  404fdc:	f013 0fff 	tst.w	r3, #255	; 0xff
  404fe0:	bf04      	itt	eq
  404fe2:	0a1b      	lsreq	r3, r3, #8
  404fe4:	3008      	addeq	r0, #8
  404fe6:	071a      	lsls	r2, r3, #28
  404fe8:	bf04      	itt	eq
  404fea:	091b      	lsreq	r3, r3, #4
  404fec:	3004      	addeq	r0, #4
  404fee:	079a      	lsls	r2, r3, #30
  404ff0:	bf04      	itt	eq
  404ff2:	089b      	lsreq	r3, r3, #2
  404ff4:	3002      	addeq	r0, #2
  404ff6:	07da      	lsls	r2, r3, #31
  404ff8:	d407      	bmi.n	40500a <__lo0bits+0x4e>
  404ffa:	085b      	lsrs	r3, r3, #1
  404ffc:	d104      	bne.n	405008 <__lo0bits+0x4c>
  404ffe:	2020      	movs	r0, #32
  405000:	4770      	bx	lr
  405002:	0c1b      	lsrs	r3, r3, #16
  405004:	2010      	movs	r0, #16
  405006:	e7e9      	b.n	404fdc <__lo0bits+0x20>
  405008:	3001      	adds	r0, #1
  40500a:	600b      	str	r3, [r1, #0]
  40500c:	4770      	bx	lr
  40500e:	2000      	movs	r0, #0
  405010:	4770      	bx	lr
  405012:	085b      	lsrs	r3, r3, #1
  405014:	600b      	str	r3, [r1, #0]
  405016:	2001      	movs	r0, #1
  405018:	4770      	bx	lr
  40501a:	bf00      	nop

0040501c <__i2b>:
  40501c:	b510      	push	{r4, lr}
  40501e:	460c      	mov	r4, r1
  405020:	2101      	movs	r1, #1
  405022:	f7ff ff3b 	bl	404e9c <_Balloc>
  405026:	2201      	movs	r2, #1
  405028:	6144      	str	r4, [r0, #20]
  40502a:	6102      	str	r2, [r0, #16]
  40502c:	bd10      	pop	{r4, pc}
  40502e:	bf00      	nop

00405030 <__multiply>:
  405030:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405034:	690c      	ldr	r4, [r1, #16]
  405036:	6915      	ldr	r5, [r2, #16]
  405038:	42ac      	cmp	r4, r5
  40503a:	b083      	sub	sp, #12
  40503c:	468b      	mov	fp, r1
  40503e:	4616      	mov	r6, r2
  405040:	da04      	bge.n	40504c <__multiply+0x1c>
  405042:	4622      	mov	r2, r4
  405044:	46b3      	mov	fp, r6
  405046:	462c      	mov	r4, r5
  405048:	460e      	mov	r6, r1
  40504a:	4615      	mov	r5, r2
  40504c:	f8db 3008 	ldr.w	r3, [fp, #8]
  405050:	f8db 1004 	ldr.w	r1, [fp, #4]
  405054:	eb04 0805 	add.w	r8, r4, r5
  405058:	4598      	cmp	r8, r3
  40505a:	bfc8      	it	gt
  40505c:	3101      	addgt	r1, #1
  40505e:	f7ff ff1d 	bl	404e9c <_Balloc>
  405062:	f100 0914 	add.w	r9, r0, #20
  405066:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  40506a:	45d1      	cmp	r9, sl
  40506c:	9000      	str	r0, [sp, #0]
  40506e:	d205      	bcs.n	40507c <__multiply+0x4c>
  405070:	464b      	mov	r3, r9
  405072:	2100      	movs	r1, #0
  405074:	f843 1b04 	str.w	r1, [r3], #4
  405078:	459a      	cmp	sl, r3
  40507a:	d8fb      	bhi.n	405074 <__multiply+0x44>
  40507c:	f106 0c14 	add.w	ip, r6, #20
  405080:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  405084:	f10b 0b14 	add.w	fp, fp, #20
  405088:	459c      	cmp	ip, r3
  40508a:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  40508e:	d24c      	bcs.n	40512a <__multiply+0xfa>
  405090:	f8cd a004 	str.w	sl, [sp, #4]
  405094:	469a      	mov	sl, r3
  405096:	f8dc 5000 	ldr.w	r5, [ip]
  40509a:	b2af      	uxth	r7, r5
  40509c:	b1ef      	cbz	r7, 4050da <__multiply+0xaa>
  40509e:	2100      	movs	r1, #0
  4050a0:	464d      	mov	r5, r9
  4050a2:	465e      	mov	r6, fp
  4050a4:	460c      	mov	r4, r1
  4050a6:	f856 2b04 	ldr.w	r2, [r6], #4
  4050aa:	6828      	ldr	r0, [r5, #0]
  4050ac:	b293      	uxth	r3, r2
  4050ae:	b281      	uxth	r1, r0
  4050b0:	fb07 1303 	mla	r3, r7, r3, r1
  4050b4:	0c12      	lsrs	r2, r2, #16
  4050b6:	0c01      	lsrs	r1, r0, #16
  4050b8:	4423      	add	r3, r4
  4050ba:	fb07 1102 	mla	r1, r7, r2, r1
  4050be:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  4050c2:	b29b      	uxth	r3, r3
  4050c4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  4050c8:	45b6      	cmp	lr, r6
  4050ca:	f845 3b04 	str.w	r3, [r5], #4
  4050ce:	ea4f 4411 	mov.w	r4, r1, lsr #16
  4050d2:	d8e8      	bhi.n	4050a6 <__multiply+0x76>
  4050d4:	602c      	str	r4, [r5, #0]
  4050d6:	f8dc 5000 	ldr.w	r5, [ip]
  4050da:	0c2d      	lsrs	r5, r5, #16
  4050dc:	d01d      	beq.n	40511a <__multiply+0xea>
  4050de:	f8d9 3000 	ldr.w	r3, [r9]
  4050e2:	4648      	mov	r0, r9
  4050e4:	461c      	mov	r4, r3
  4050e6:	4659      	mov	r1, fp
  4050e8:	2200      	movs	r2, #0
  4050ea:	880e      	ldrh	r6, [r1, #0]
  4050ec:	0c24      	lsrs	r4, r4, #16
  4050ee:	fb05 4406 	mla	r4, r5, r6, r4
  4050f2:	4422      	add	r2, r4
  4050f4:	b29b      	uxth	r3, r3
  4050f6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  4050fa:	f840 3b04 	str.w	r3, [r0], #4
  4050fe:	f851 3b04 	ldr.w	r3, [r1], #4
  405102:	6804      	ldr	r4, [r0, #0]
  405104:	0c1b      	lsrs	r3, r3, #16
  405106:	b2a6      	uxth	r6, r4
  405108:	fb05 6303 	mla	r3, r5, r3, r6
  40510c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  405110:	458e      	cmp	lr, r1
  405112:	ea4f 4213 	mov.w	r2, r3, lsr #16
  405116:	d8e8      	bhi.n	4050ea <__multiply+0xba>
  405118:	6003      	str	r3, [r0, #0]
  40511a:	f10c 0c04 	add.w	ip, ip, #4
  40511e:	45e2      	cmp	sl, ip
  405120:	f109 0904 	add.w	r9, r9, #4
  405124:	d8b7      	bhi.n	405096 <__multiply+0x66>
  405126:	f8dd a004 	ldr.w	sl, [sp, #4]
  40512a:	f1b8 0f00 	cmp.w	r8, #0
  40512e:	dd0b      	ble.n	405148 <__multiply+0x118>
  405130:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  405134:	f1aa 0a04 	sub.w	sl, sl, #4
  405138:	b11b      	cbz	r3, 405142 <__multiply+0x112>
  40513a:	e005      	b.n	405148 <__multiply+0x118>
  40513c:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  405140:	b913      	cbnz	r3, 405148 <__multiply+0x118>
  405142:	f1b8 0801 	subs.w	r8, r8, #1
  405146:	d1f9      	bne.n	40513c <__multiply+0x10c>
  405148:	9800      	ldr	r0, [sp, #0]
  40514a:	f8c0 8010 	str.w	r8, [r0, #16]
  40514e:	b003      	add	sp, #12
  405150:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00405154 <__pow5mult>:
  405154:	f012 0303 	ands.w	r3, r2, #3
  405158:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40515c:	4614      	mov	r4, r2
  40515e:	4607      	mov	r7, r0
  405160:	d12e      	bne.n	4051c0 <__pow5mult+0x6c>
  405162:	460d      	mov	r5, r1
  405164:	10a4      	asrs	r4, r4, #2
  405166:	d01c      	beq.n	4051a2 <__pow5mult+0x4e>
  405168:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  40516a:	b396      	cbz	r6, 4051d2 <__pow5mult+0x7e>
  40516c:	07e3      	lsls	r3, r4, #31
  40516e:	f04f 0800 	mov.w	r8, #0
  405172:	d406      	bmi.n	405182 <__pow5mult+0x2e>
  405174:	1064      	asrs	r4, r4, #1
  405176:	d014      	beq.n	4051a2 <__pow5mult+0x4e>
  405178:	6830      	ldr	r0, [r6, #0]
  40517a:	b1a8      	cbz	r0, 4051a8 <__pow5mult+0x54>
  40517c:	4606      	mov	r6, r0
  40517e:	07e3      	lsls	r3, r4, #31
  405180:	d5f8      	bpl.n	405174 <__pow5mult+0x20>
  405182:	4632      	mov	r2, r6
  405184:	4629      	mov	r1, r5
  405186:	4638      	mov	r0, r7
  405188:	f7ff ff52 	bl	405030 <__multiply>
  40518c:	b1b5      	cbz	r5, 4051bc <__pow5mult+0x68>
  40518e:	686a      	ldr	r2, [r5, #4]
  405190:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  405192:	1064      	asrs	r4, r4, #1
  405194:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  405198:	6029      	str	r1, [r5, #0]
  40519a:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  40519e:	4605      	mov	r5, r0
  4051a0:	d1ea      	bne.n	405178 <__pow5mult+0x24>
  4051a2:	4628      	mov	r0, r5
  4051a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4051a8:	4632      	mov	r2, r6
  4051aa:	4631      	mov	r1, r6
  4051ac:	4638      	mov	r0, r7
  4051ae:	f7ff ff3f 	bl	405030 <__multiply>
  4051b2:	6030      	str	r0, [r6, #0]
  4051b4:	f8c0 8000 	str.w	r8, [r0]
  4051b8:	4606      	mov	r6, r0
  4051ba:	e7e0      	b.n	40517e <__pow5mult+0x2a>
  4051bc:	4605      	mov	r5, r0
  4051be:	e7d9      	b.n	405174 <__pow5mult+0x20>
  4051c0:	1e5a      	subs	r2, r3, #1
  4051c2:	4d0b      	ldr	r5, [pc, #44]	; (4051f0 <__pow5mult+0x9c>)
  4051c4:	2300      	movs	r3, #0
  4051c6:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  4051ca:	f7ff fe97 	bl	404efc <__multadd>
  4051ce:	4605      	mov	r5, r0
  4051d0:	e7c8      	b.n	405164 <__pow5mult+0x10>
  4051d2:	2101      	movs	r1, #1
  4051d4:	4638      	mov	r0, r7
  4051d6:	f7ff fe61 	bl	404e9c <_Balloc>
  4051da:	f240 2171 	movw	r1, #625	; 0x271
  4051de:	2201      	movs	r2, #1
  4051e0:	2300      	movs	r3, #0
  4051e2:	6141      	str	r1, [r0, #20]
  4051e4:	6102      	str	r2, [r0, #16]
  4051e6:	4606      	mov	r6, r0
  4051e8:	64b8      	str	r0, [r7, #72]	; 0x48
  4051ea:	6003      	str	r3, [r0, #0]
  4051ec:	e7be      	b.n	40516c <__pow5mult+0x18>
  4051ee:	bf00      	nop
  4051f0:	00407390 	.word	0x00407390

004051f4 <__lshift>:
  4051f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4051f8:	4691      	mov	r9, r2
  4051fa:	690a      	ldr	r2, [r1, #16]
  4051fc:	688b      	ldr	r3, [r1, #8]
  4051fe:	ea4f 1469 	mov.w	r4, r9, asr #5
  405202:	eb04 0802 	add.w	r8, r4, r2
  405206:	f108 0501 	add.w	r5, r8, #1
  40520a:	429d      	cmp	r5, r3
  40520c:	460e      	mov	r6, r1
  40520e:	4607      	mov	r7, r0
  405210:	6849      	ldr	r1, [r1, #4]
  405212:	dd04      	ble.n	40521e <__lshift+0x2a>
  405214:	005b      	lsls	r3, r3, #1
  405216:	429d      	cmp	r5, r3
  405218:	f101 0101 	add.w	r1, r1, #1
  40521c:	dcfa      	bgt.n	405214 <__lshift+0x20>
  40521e:	4638      	mov	r0, r7
  405220:	f7ff fe3c 	bl	404e9c <_Balloc>
  405224:	2c00      	cmp	r4, #0
  405226:	f100 0314 	add.w	r3, r0, #20
  40522a:	dd06      	ble.n	40523a <__lshift+0x46>
  40522c:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  405230:	2100      	movs	r1, #0
  405232:	f843 1b04 	str.w	r1, [r3], #4
  405236:	429a      	cmp	r2, r3
  405238:	d1fb      	bne.n	405232 <__lshift+0x3e>
  40523a:	6934      	ldr	r4, [r6, #16]
  40523c:	f106 0114 	add.w	r1, r6, #20
  405240:	f019 091f 	ands.w	r9, r9, #31
  405244:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  405248:	d01d      	beq.n	405286 <__lshift+0x92>
  40524a:	f1c9 0c20 	rsb	ip, r9, #32
  40524e:	2200      	movs	r2, #0
  405250:	680c      	ldr	r4, [r1, #0]
  405252:	fa04 f409 	lsl.w	r4, r4, r9
  405256:	4314      	orrs	r4, r2
  405258:	f843 4b04 	str.w	r4, [r3], #4
  40525c:	f851 2b04 	ldr.w	r2, [r1], #4
  405260:	458e      	cmp	lr, r1
  405262:	fa22 f20c 	lsr.w	r2, r2, ip
  405266:	d8f3      	bhi.n	405250 <__lshift+0x5c>
  405268:	601a      	str	r2, [r3, #0]
  40526a:	b10a      	cbz	r2, 405270 <__lshift+0x7c>
  40526c:	f108 0502 	add.w	r5, r8, #2
  405270:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  405272:	6872      	ldr	r2, [r6, #4]
  405274:	3d01      	subs	r5, #1
  405276:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  40527a:	6105      	str	r5, [r0, #16]
  40527c:	6031      	str	r1, [r6, #0]
  40527e:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  405282:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405286:	3b04      	subs	r3, #4
  405288:	f851 2b04 	ldr.w	r2, [r1], #4
  40528c:	f843 2f04 	str.w	r2, [r3, #4]!
  405290:	458e      	cmp	lr, r1
  405292:	d8f9      	bhi.n	405288 <__lshift+0x94>
  405294:	e7ec      	b.n	405270 <__lshift+0x7c>
  405296:	bf00      	nop

00405298 <__mcmp>:
  405298:	b430      	push	{r4, r5}
  40529a:	690b      	ldr	r3, [r1, #16]
  40529c:	4605      	mov	r5, r0
  40529e:	6900      	ldr	r0, [r0, #16]
  4052a0:	1ac0      	subs	r0, r0, r3
  4052a2:	d10f      	bne.n	4052c4 <__mcmp+0x2c>
  4052a4:	009b      	lsls	r3, r3, #2
  4052a6:	3514      	adds	r5, #20
  4052a8:	3114      	adds	r1, #20
  4052aa:	4419      	add	r1, r3
  4052ac:	442b      	add	r3, r5
  4052ae:	e001      	b.n	4052b4 <__mcmp+0x1c>
  4052b0:	429d      	cmp	r5, r3
  4052b2:	d207      	bcs.n	4052c4 <__mcmp+0x2c>
  4052b4:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  4052b8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  4052bc:	4294      	cmp	r4, r2
  4052be:	d0f7      	beq.n	4052b0 <__mcmp+0x18>
  4052c0:	d302      	bcc.n	4052c8 <__mcmp+0x30>
  4052c2:	2001      	movs	r0, #1
  4052c4:	bc30      	pop	{r4, r5}
  4052c6:	4770      	bx	lr
  4052c8:	f04f 30ff 	mov.w	r0, #4294967295
  4052cc:	e7fa      	b.n	4052c4 <__mcmp+0x2c>
  4052ce:	bf00      	nop

004052d0 <__mdiff>:
  4052d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4052d4:	690f      	ldr	r7, [r1, #16]
  4052d6:	460e      	mov	r6, r1
  4052d8:	6911      	ldr	r1, [r2, #16]
  4052da:	1a7f      	subs	r7, r7, r1
  4052dc:	2f00      	cmp	r7, #0
  4052de:	4690      	mov	r8, r2
  4052e0:	d117      	bne.n	405312 <__mdiff+0x42>
  4052e2:	0089      	lsls	r1, r1, #2
  4052e4:	f106 0514 	add.w	r5, r6, #20
  4052e8:	f102 0e14 	add.w	lr, r2, #20
  4052ec:	186b      	adds	r3, r5, r1
  4052ee:	4471      	add	r1, lr
  4052f0:	e001      	b.n	4052f6 <__mdiff+0x26>
  4052f2:	429d      	cmp	r5, r3
  4052f4:	d25c      	bcs.n	4053b0 <__mdiff+0xe0>
  4052f6:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  4052fa:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  4052fe:	42a2      	cmp	r2, r4
  405300:	d0f7      	beq.n	4052f2 <__mdiff+0x22>
  405302:	d25e      	bcs.n	4053c2 <__mdiff+0xf2>
  405304:	4633      	mov	r3, r6
  405306:	462c      	mov	r4, r5
  405308:	4646      	mov	r6, r8
  40530a:	4675      	mov	r5, lr
  40530c:	4698      	mov	r8, r3
  40530e:	2701      	movs	r7, #1
  405310:	e005      	b.n	40531e <__mdiff+0x4e>
  405312:	db58      	blt.n	4053c6 <__mdiff+0xf6>
  405314:	f106 0514 	add.w	r5, r6, #20
  405318:	f108 0414 	add.w	r4, r8, #20
  40531c:	2700      	movs	r7, #0
  40531e:	6871      	ldr	r1, [r6, #4]
  405320:	f7ff fdbc 	bl	404e9c <_Balloc>
  405324:	f8d8 3010 	ldr.w	r3, [r8, #16]
  405328:	6936      	ldr	r6, [r6, #16]
  40532a:	60c7      	str	r7, [r0, #12]
  40532c:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  405330:	46a6      	mov	lr, r4
  405332:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  405336:	f100 0414 	add.w	r4, r0, #20
  40533a:	2300      	movs	r3, #0
  40533c:	f85e 1b04 	ldr.w	r1, [lr], #4
  405340:	f855 8b04 	ldr.w	r8, [r5], #4
  405344:	b28a      	uxth	r2, r1
  405346:	fa13 f388 	uxtah	r3, r3, r8
  40534a:	0c09      	lsrs	r1, r1, #16
  40534c:	1a9a      	subs	r2, r3, r2
  40534e:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  405352:	eb03 4322 	add.w	r3, r3, r2, asr #16
  405356:	b292      	uxth	r2, r2
  405358:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  40535c:	45f4      	cmp	ip, lr
  40535e:	f844 2b04 	str.w	r2, [r4], #4
  405362:	ea4f 4323 	mov.w	r3, r3, asr #16
  405366:	d8e9      	bhi.n	40533c <__mdiff+0x6c>
  405368:	42af      	cmp	r7, r5
  40536a:	d917      	bls.n	40539c <__mdiff+0xcc>
  40536c:	46a4      	mov	ip, r4
  40536e:	46ae      	mov	lr, r5
  405370:	f85e 2b04 	ldr.w	r2, [lr], #4
  405374:	fa13 f382 	uxtah	r3, r3, r2
  405378:	1419      	asrs	r1, r3, #16
  40537a:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  40537e:	b29b      	uxth	r3, r3
  405380:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  405384:	4577      	cmp	r7, lr
  405386:	f84c 2b04 	str.w	r2, [ip], #4
  40538a:	ea4f 4321 	mov.w	r3, r1, asr #16
  40538e:	d8ef      	bhi.n	405370 <__mdiff+0xa0>
  405390:	43ed      	mvns	r5, r5
  405392:	442f      	add	r7, r5
  405394:	f027 0703 	bic.w	r7, r7, #3
  405398:	3704      	adds	r7, #4
  40539a:	443c      	add	r4, r7
  40539c:	3c04      	subs	r4, #4
  40539e:	b922      	cbnz	r2, 4053aa <__mdiff+0xda>
  4053a0:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  4053a4:	3e01      	subs	r6, #1
  4053a6:	2b00      	cmp	r3, #0
  4053a8:	d0fa      	beq.n	4053a0 <__mdiff+0xd0>
  4053aa:	6106      	str	r6, [r0, #16]
  4053ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4053b0:	2100      	movs	r1, #0
  4053b2:	f7ff fd73 	bl	404e9c <_Balloc>
  4053b6:	2201      	movs	r2, #1
  4053b8:	2300      	movs	r3, #0
  4053ba:	6102      	str	r2, [r0, #16]
  4053bc:	6143      	str	r3, [r0, #20]
  4053be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4053c2:	4674      	mov	r4, lr
  4053c4:	e7ab      	b.n	40531e <__mdiff+0x4e>
  4053c6:	4633      	mov	r3, r6
  4053c8:	f106 0414 	add.w	r4, r6, #20
  4053cc:	f102 0514 	add.w	r5, r2, #20
  4053d0:	4616      	mov	r6, r2
  4053d2:	2701      	movs	r7, #1
  4053d4:	4698      	mov	r8, r3
  4053d6:	e7a2      	b.n	40531e <__mdiff+0x4e>

004053d8 <__d2b>:
  4053d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4053dc:	b082      	sub	sp, #8
  4053de:	2101      	movs	r1, #1
  4053e0:	461c      	mov	r4, r3
  4053e2:	f3c3 570a 	ubfx	r7, r3, #20, #11
  4053e6:	4615      	mov	r5, r2
  4053e8:	9e08      	ldr	r6, [sp, #32]
  4053ea:	f7ff fd57 	bl	404e9c <_Balloc>
  4053ee:	f3c4 0413 	ubfx	r4, r4, #0, #20
  4053f2:	4680      	mov	r8, r0
  4053f4:	b10f      	cbz	r7, 4053fa <__d2b+0x22>
  4053f6:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  4053fa:	9401      	str	r4, [sp, #4]
  4053fc:	b31d      	cbz	r5, 405446 <__d2b+0x6e>
  4053fe:	a802      	add	r0, sp, #8
  405400:	f840 5d08 	str.w	r5, [r0, #-8]!
  405404:	f7ff fdda 	bl	404fbc <__lo0bits>
  405408:	2800      	cmp	r0, #0
  40540a:	d134      	bne.n	405476 <__d2b+0x9e>
  40540c:	e89d 000c 	ldmia.w	sp, {r2, r3}
  405410:	f8c8 2014 	str.w	r2, [r8, #20]
  405414:	2b00      	cmp	r3, #0
  405416:	bf0c      	ite	eq
  405418:	2101      	moveq	r1, #1
  40541a:	2102      	movne	r1, #2
  40541c:	f8c8 3018 	str.w	r3, [r8, #24]
  405420:	f8c8 1010 	str.w	r1, [r8, #16]
  405424:	b9df      	cbnz	r7, 40545e <__d2b+0x86>
  405426:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  40542a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  40542e:	6030      	str	r0, [r6, #0]
  405430:	6918      	ldr	r0, [r3, #16]
  405432:	f7ff fda3 	bl	404f7c <__hi0bits>
  405436:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405438:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  40543c:	6018      	str	r0, [r3, #0]
  40543e:	4640      	mov	r0, r8
  405440:	b002      	add	sp, #8
  405442:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405446:	a801      	add	r0, sp, #4
  405448:	f7ff fdb8 	bl	404fbc <__lo0bits>
  40544c:	9b01      	ldr	r3, [sp, #4]
  40544e:	f8c8 3014 	str.w	r3, [r8, #20]
  405452:	2101      	movs	r1, #1
  405454:	3020      	adds	r0, #32
  405456:	f8c8 1010 	str.w	r1, [r8, #16]
  40545a:	2f00      	cmp	r7, #0
  40545c:	d0e3      	beq.n	405426 <__d2b+0x4e>
  40545e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405460:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  405464:	4407      	add	r7, r0
  405466:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  40546a:	6037      	str	r7, [r6, #0]
  40546c:	6018      	str	r0, [r3, #0]
  40546e:	4640      	mov	r0, r8
  405470:	b002      	add	sp, #8
  405472:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405476:	e89d 000a 	ldmia.w	sp, {r1, r3}
  40547a:	f1c0 0220 	rsb	r2, r0, #32
  40547e:	fa03 f202 	lsl.w	r2, r3, r2
  405482:	430a      	orrs	r2, r1
  405484:	40c3      	lsrs	r3, r0
  405486:	9301      	str	r3, [sp, #4]
  405488:	f8c8 2014 	str.w	r2, [r8, #20]
  40548c:	e7c2      	b.n	405414 <__d2b+0x3c>
  40548e:	bf00      	nop

00405490 <_sbrk_r>:
  405490:	b538      	push	{r3, r4, r5, lr}
  405492:	4c07      	ldr	r4, [pc, #28]	; (4054b0 <_sbrk_r+0x20>)
  405494:	2300      	movs	r3, #0
  405496:	4605      	mov	r5, r0
  405498:	4608      	mov	r0, r1
  40549a:	6023      	str	r3, [r4, #0]
  40549c:	f7fc f950 	bl	401740 <_sbrk>
  4054a0:	1c43      	adds	r3, r0, #1
  4054a2:	d000      	beq.n	4054a6 <_sbrk_r+0x16>
  4054a4:	bd38      	pop	{r3, r4, r5, pc}
  4054a6:	6823      	ldr	r3, [r4, #0]
  4054a8:	2b00      	cmp	r3, #0
  4054aa:	d0fb      	beq.n	4054a4 <_sbrk_r+0x14>
  4054ac:	602b      	str	r3, [r5, #0]
  4054ae:	bd38      	pop	{r3, r4, r5, pc}
  4054b0:	20400db4 	.word	0x20400db4
	...

004054c0 <strlen>:
  4054c0:	f890 f000 	pld	[r0]
  4054c4:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  4054c8:	f020 0107 	bic.w	r1, r0, #7
  4054cc:	f06f 0c00 	mvn.w	ip, #0
  4054d0:	f010 0407 	ands.w	r4, r0, #7
  4054d4:	f891 f020 	pld	[r1, #32]
  4054d8:	f040 8049 	bne.w	40556e <strlen+0xae>
  4054dc:	f04f 0400 	mov.w	r4, #0
  4054e0:	f06f 0007 	mvn.w	r0, #7
  4054e4:	e9d1 2300 	ldrd	r2, r3, [r1]
  4054e8:	f891 f040 	pld	[r1, #64]	; 0x40
  4054ec:	f100 0008 	add.w	r0, r0, #8
  4054f0:	fa82 f24c 	uadd8	r2, r2, ip
  4054f4:	faa4 f28c 	sel	r2, r4, ip
  4054f8:	fa83 f34c 	uadd8	r3, r3, ip
  4054fc:	faa2 f38c 	sel	r3, r2, ip
  405500:	bb4b      	cbnz	r3, 405556 <strlen+0x96>
  405502:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  405506:	fa82 f24c 	uadd8	r2, r2, ip
  40550a:	f100 0008 	add.w	r0, r0, #8
  40550e:	faa4 f28c 	sel	r2, r4, ip
  405512:	fa83 f34c 	uadd8	r3, r3, ip
  405516:	faa2 f38c 	sel	r3, r2, ip
  40551a:	b9e3      	cbnz	r3, 405556 <strlen+0x96>
  40551c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  405520:	fa82 f24c 	uadd8	r2, r2, ip
  405524:	f100 0008 	add.w	r0, r0, #8
  405528:	faa4 f28c 	sel	r2, r4, ip
  40552c:	fa83 f34c 	uadd8	r3, r3, ip
  405530:	faa2 f38c 	sel	r3, r2, ip
  405534:	b97b      	cbnz	r3, 405556 <strlen+0x96>
  405536:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  40553a:	f101 0120 	add.w	r1, r1, #32
  40553e:	fa82 f24c 	uadd8	r2, r2, ip
  405542:	f100 0008 	add.w	r0, r0, #8
  405546:	faa4 f28c 	sel	r2, r4, ip
  40554a:	fa83 f34c 	uadd8	r3, r3, ip
  40554e:	faa2 f38c 	sel	r3, r2, ip
  405552:	2b00      	cmp	r3, #0
  405554:	d0c6      	beq.n	4054e4 <strlen+0x24>
  405556:	2a00      	cmp	r2, #0
  405558:	bf04      	itt	eq
  40555a:	3004      	addeq	r0, #4
  40555c:	461a      	moveq	r2, r3
  40555e:	ba12      	rev	r2, r2
  405560:	fab2 f282 	clz	r2, r2
  405564:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  405568:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40556c:	4770      	bx	lr
  40556e:	e9d1 2300 	ldrd	r2, r3, [r1]
  405572:	f004 0503 	and.w	r5, r4, #3
  405576:	f1c4 0000 	rsb	r0, r4, #0
  40557a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  40557e:	f014 0f04 	tst.w	r4, #4
  405582:	f891 f040 	pld	[r1, #64]	; 0x40
  405586:	fa0c f505 	lsl.w	r5, ip, r5
  40558a:	ea62 0205 	orn	r2, r2, r5
  40558e:	bf1c      	itt	ne
  405590:	ea63 0305 	ornne	r3, r3, r5
  405594:	4662      	movne	r2, ip
  405596:	f04f 0400 	mov.w	r4, #0
  40559a:	e7a9      	b.n	4054f0 <strlen+0x30>

0040559c <__ssprint_r>:
  40559c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4055a0:	6893      	ldr	r3, [r2, #8]
  4055a2:	b083      	sub	sp, #12
  4055a4:	4690      	mov	r8, r2
  4055a6:	2b00      	cmp	r3, #0
  4055a8:	d070      	beq.n	40568c <__ssprint_r+0xf0>
  4055aa:	4682      	mov	sl, r0
  4055ac:	460c      	mov	r4, r1
  4055ae:	6817      	ldr	r7, [r2, #0]
  4055b0:	688d      	ldr	r5, [r1, #8]
  4055b2:	6808      	ldr	r0, [r1, #0]
  4055b4:	e042      	b.n	40563c <__ssprint_r+0xa0>
  4055b6:	89a3      	ldrh	r3, [r4, #12]
  4055b8:	f413 6f90 	tst.w	r3, #1152	; 0x480
  4055bc:	d02e      	beq.n	40561c <__ssprint_r+0x80>
  4055be:	6965      	ldr	r5, [r4, #20]
  4055c0:	6921      	ldr	r1, [r4, #16]
  4055c2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  4055c6:	eba0 0b01 	sub.w	fp, r0, r1
  4055ca:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  4055ce:	f10b 0001 	add.w	r0, fp, #1
  4055d2:	106d      	asrs	r5, r5, #1
  4055d4:	4430      	add	r0, r6
  4055d6:	42a8      	cmp	r0, r5
  4055d8:	462a      	mov	r2, r5
  4055da:	bf84      	itt	hi
  4055dc:	4605      	movhi	r5, r0
  4055de:	462a      	movhi	r2, r5
  4055e0:	055b      	lsls	r3, r3, #21
  4055e2:	d538      	bpl.n	405656 <__ssprint_r+0xba>
  4055e4:	4611      	mov	r1, r2
  4055e6:	4650      	mov	r0, sl
  4055e8:	f7ff f8ac 	bl	404744 <_malloc_r>
  4055ec:	2800      	cmp	r0, #0
  4055ee:	d03c      	beq.n	40566a <__ssprint_r+0xce>
  4055f0:	465a      	mov	r2, fp
  4055f2:	6921      	ldr	r1, [r4, #16]
  4055f4:	9001      	str	r0, [sp, #4]
  4055f6:	f7ff fbab 	bl	404d50 <memcpy>
  4055fa:	89a2      	ldrh	r2, [r4, #12]
  4055fc:	9b01      	ldr	r3, [sp, #4]
  4055fe:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  405602:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  405606:	81a2      	strh	r2, [r4, #12]
  405608:	eba5 020b 	sub.w	r2, r5, fp
  40560c:	eb03 000b 	add.w	r0, r3, fp
  405610:	6165      	str	r5, [r4, #20]
  405612:	6123      	str	r3, [r4, #16]
  405614:	6020      	str	r0, [r4, #0]
  405616:	60a2      	str	r2, [r4, #8]
  405618:	4635      	mov	r5, r6
  40561a:	46b3      	mov	fp, r6
  40561c:	465a      	mov	r2, fp
  40561e:	4649      	mov	r1, r9
  405620:	f000 fa18 	bl	405a54 <memmove>
  405624:	f8d8 3008 	ldr.w	r3, [r8, #8]
  405628:	68a2      	ldr	r2, [r4, #8]
  40562a:	6820      	ldr	r0, [r4, #0]
  40562c:	1b55      	subs	r5, r2, r5
  40562e:	4458      	add	r0, fp
  405630:	1b9e      	subs	r6, r3, r6
  405632:	60a5      	str	r5, [r4, #8]
  405634:	6020      	str	r0, [r4, #0]
  405636:	f8c8 6008 	str.w	r6, [r8, #8]
  40563a:	b33e      	cbz	r6, 40568c <__ssprint_r+0xf0>
  40563c:	687e      	ldr	r6, [r7, #4]
  40563e:	463b      	mov	r3, r7
  405640:	3708      	adds	r7, #8
  405642:	2e00      	cmp	r6, #0
  405644:	d0fa      	beq.n	40563c <__ssprint_r+0xa0>
  405646:	42ae      	cmp	r6, r5
  405648:	f8d3 9000 	ldr.w	r9, [r3]
  40564c:	46ab      	mov	fp, r5
  40564e:	d2b2      	bcs.n	4055b6 <__ssprint_r+0x1a>
  405650:	4635      	mov	r5, r6
  405652:	46b3      	mov	fp, r6
  405654:	e7e2      	b.n	40561c <__ssprint_r+0x80>
  405656:	4650      	mov	r0, sl
  405658:	f000 fa60 	bl	405b1c <_realloc_r>
  40565c:	4603      	mov	r3, r0
  40565e:	2800      	cmp	r0, #0
  405660:	d1d2      	bne.n	405608 <__ssprint_r+0x6c>
  405662:	6921      	ldr	r1, [r4, #16]
  405664:	4650      	mov	r0, sl
  405666:	f000 f8f9 	bl	40585c <_free_r>
  40566a:	230c      	movs	r3, #12
  40566c:	f8ca 3000 	str.w	r3, [sl]
  405670:	89a3      	ldrh	r3, [r4, #12]
  405672:	2200      	movs	r2, #0
  405674:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405678:	f04f 30ff 	mov.w	r0, #4294967295
  40567c:	81a3      	strh	r3, [r4, #12]
  40567e:	f8c8 2008 	str.w	r2, [r8, #8]
  405682:	f8c8 2004 	str.w	r2, [r8, #4]
  405686:	b003      	add	sp, #12
  405688:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40568c:	2000      	movs	r0, #0
  40568e:	f8c8 0004 	str.w	r0, [r8, #4]
  405692:	b003      	add	sp, #12
  405694:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00405698 <__register_exitproc>:
  405698:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40569c:	4d2c      	ldr	r5, [pc, #176]	; (405750 <__register_exitproc+0xb8>)
  40569e:	4606      	mov	r6, r0
  4056a0:	6828      	ldr	r0, [r5, #0]
  4056a2:	4698      	mov	r8, r3
  4056a4:	460f      	mov	r7, r1
  4056a6:	4691      	mov	r9, r2
  4056a8:	f7ff f848 	bl	40473c <__retarget_lock_acquire_recursive>
  4056ac:	4b29      	ldr	r3, [pc, #164]	; (405754 <__register_exitproc+0xbc>)
  4056ae:	681c      	ldr	r4, [r3, #0]
  4056b0:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  4056b4:	2b00      	cmp	r3, #0
  4056b6:	d03e      	beq.n	405736 <__register_exitproc+0x9e>
  4056b8:	685a      	ldr	r2, [r3, #4]
  4056ba:	2a1f      	cmp	r2, #31
  4056bc:	dc1c      	bgt.n	4056f8 <__register_exitproc+0x60>
  4056be:	f102 0e01 	add.w	lr, r2, #1
  4056c2:	b176      	cbz	r6, 4056e2 <__register_exitproc+0x4a>
  4056c4:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  4056c8:	2401      	movs	r4, #1
  4056ca:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  4056ce:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  4056d2:	4094      	lsls	r4, r2
  4056d4:	4320      	orrs	r0, r4
  4056d6:	2e02      	cmp	r6, #2
  4056d8:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  4056dc:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  4056e0:	d023      	beq.n	40572a <__register_exitproc+0x92>
  4056e2:	3202      	adds	r2, #2
  4056e4:	f8c3 e004 	str.w	lr, [r3, #4]
  4056e8:	6828      	ldr	r0, [r5, #0]
  4056ea:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  4056ee:	f7ff f827 	bl	404740 <__retarget_lock_release_recursive>
  4056f2:	2000      	movs	r0, #0
  4056f4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4056f8:	4b17      	ldr	r3, [pc, #92]	; (405758 <__register_exitproc+0xc0>)
  4056fa:	b30b      	cbz	r3, 405740 <__register_exitproc+0xa8>
  4056fc:	f44f 70c8 	mov.w	r0, #400	; 0x190
  405700:	f3af 8000 	nop.w
  405704:	4603      	mov	r3, r0
  405706:	b1d8      	cbz	r0, 405740 <__register_exitproc+0xa8>
  405708:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  40570c:	6002      	str	r2, [r0, #0]
  40570e:	2100      	movs	r1, #0
  405710:	6041      	str	r1, [r0, #4]
  405712:	460a      	mov	r2, r1
  405714:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  405718:	f04f 0e01 	mov.w	lr, #1
  40571c:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  405720:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  405724:	2e00      	cmp	r6, #0
  405726:	d0dc      	beq.n	4056e2 <__register_exitproc+0x4a>
  405728:	e7cc      	b.n	4056c4 <__register_exitproc+0x2c>
  40572a:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  40572e:	430c      	orrs	r4, r1
  405730:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  405734:	e7d5      	b.n	4056e2 <__register_exitproc+0x4a>
  405736:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  40573a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  40573e:	e7bb      	b.n	4056b8 <__register_exitproc+0x20>
  405740:	6828      	ldr	r0, [r5, #0]
  405742:	f7fe fffd 	bl	404740 <__retarget_lock_release_recursive>
  405746:	f04f 30ff 	mov.w	r0, #4294967295
  40574a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40574e:	bf00      	nop
  405750:	204004e0 	.word	0x204004e0
  405754:	00407224 	.word	0x00407224
  405758:	00000000 	.word	0x00000000

0040575c <_calloc_r>:
  40575c:	b510      	push	{r4, lr}
  40575e:	fb02 f101 	mul.w	r1, r2, r1
  405762:	f7fe ffef 	bl	404744 <_malloc_r>
  405766:	4604      	mov	r4, r0
  405768:	b1d8      	cbz	r0, 4057a2 <_calloc_r+0x46>
  40576a:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40576e:	f022 0203 	bic.w	r2, r2, #3
  405772:	3a04      	subs	r2, #4
  405774:	2a24      	cmp	r2, #36	; 0x24
  405776:	d818      	bhi.n	4057aa <_calloc_r+0x4e>
  405778:	2a13      	cmp	r2, #19
  40577a:	d914      	bls.n	4057a6 <_calloc_r+0x4a>
  40577c:	2300      	movs	r3, #0
  40577e:	2a1b      	cmp	r2, #27
  405780:	6003      	str	r3, [r0, #0]
  405782:	6043      	str	r3, [r0, #4]
  405784:	d916      	bls.n	4057b4 <_calloc_r+0x58>
  405786:	2a24      	cmp	r2, #36	; 0x24
  405788:	6083      	str	r3, [r0, #8]
  40578a:	60c3      	str	r3, [r0, #12]
  40578c:	bf11      	iteee	ne
  40578e:	f100 0210 	addne.w	r2, r0, #16
  405792:	6103      	streq	r3, [r0, #16]
  405794:	6143      	streq	r3, [r0, #20]
  405796:	f100 0218 	addeq.w	r2, r0, #24
  40579a:	2300      	movs	r3, #0
  40579c:	6013      	str	r3, [r2, #0]
  40579e:	6053      	str	r3, [r2, #4]
  4057a0:	6093      	str	r3, [r2, #8]
  4057a2:	4620      	mov	r0, r4
  4057a4:	bd10      	pop	{r4, pc}
  4057a6:	4602      	mov	r2, r0
  4057a8:	e7f7      	b.n	40579a <_calloc_r+0x3e>
  4057aa:	2100      	movs	r1, #0
  4057ac:	f7fc fd2c 	bl	402208 <memset>
  4057b0:	4620      	mov	r0, r4
  4057b2:	bd10      	pop	{r4, pc}
  4057b4:	f100 0208 	add.w	r2, r0, #8
  4057b8:	e7ef      	b.n	40579a <_calloc_r+0x3e>
  4057ba:	bf00      	nop

004057bc <_malloc_trim_r>:
  4057bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4057be:	4f24      	ldr	r7, [pc, #144]	; (405850 <_malloc_trim_r+0x94>)
  4057c0:	460c      	mov	r4, r1
  4057c2:	4606      	mov	r6, r0
  4057c4:	f7ff fb5e 	bl	404e84 <__malloc_lock>
  4057c8:	68bb      	ldr	r3, [r7, #8]
  4057ca:	685d      	ldr	r5, [r3, #4]
  4057cc:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  4057d0:	310f      	adds	r1, #15
  4057d2:	f025 0503 	bic.w	r5, r5, #3
  4057d6:	4429      	add	r1, r5
  4057d8:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  4057dc:	f021 010f 	bic.w	r1, r1, #15
  4057e0:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  4057e4:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  4057e8:	db07      	blt.n	4057fa <_malloc_trim_r+0x3e>
  4057ea:	2100      	movs	r1, #0
  4057ec:	4630      	mov	r0, r6
  4057ee:	f7ff fe4f 	bl	405490 <_sbrk_r>
  4057f2:	68bb      	ldr	r3, [r7, #8]
  4057f4:	442b      	add	r3, r5
  4057f6:	4298      	cmp	r0, r3
  4057f8:	d004      	beq.n	405804 <_malloc_trim_r+0x48>
  4057fa:	4630      	mov	r0, r6
  4057fc:	f7ff fb48 	bl	404e90 <__malloc_unlock>
  405800:	2000      	movs	r0, #0
  405802:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405804:	4261      	negs	r1, r4
  405806:	4630      	mov	r0, r6
  405808:	f7ff fe42 	bl	405490 <_sbrk_r>
  40580c:	3001      	adds	r0, #1
  40580e:	d00d      	beq.n	40582c <_malloc_trim_r+0x70>
  405810:	4b10      	ldr	r3, [pc, #64]	; (405854 <_malloc_trim_r+0x98>)
  405812:	68ba      	ldr	r2, [r7, #8]
  405814:	6819      	ldr	r1, [r3, #0]
  405816:	1b2d      	subs	r5, r5, r4
  405818:	f045 0501 	orr.w	r5, r5, #1
  40581c:	4630      	mov	r0, r6
  40581e:	1b09      	subs	r1, r1, r4
  405820:	6055      	str	r5, [r2, #4]
  405822:	6019      	str	r1, [r3, #0]
  405824:	f7ff fb34 	bl	404e90 <__malloc_unlock>
  405828:	2001      	movs	r0, #1
  40582a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40582c:	2100      	movs	r1, #0
  40582e:	4630      	mov	r0, r6
  405830:	f7ff fe2e 	bl	405490 <_sbrk_r>
  405834:	68ba      	ldr	r2, [r7, #8]
  405836:	1a83      	subs	r3, r0, r2
  405838:	2b0f      	cmp	r3, #15
  40583a:	ddde      	ble.n	4057fa <_malloc_trim_r+0x3e>
  40583c:	4c06      	ldr	r4, [pc, #24]	; (405858 <_malloc_trim_r+0x9c>)
  40583e:	4905      	ldr	r1, [pc, #20]	; (405854 <_malloc_trim_r+0x98>)
  405840:	6824      	ldr	r4, [r4, #0]
  405842:	f043 0301 	orr.w	r3, r3, #1
  405846:	1b00      	subs	r0, r0, r4
  405848:	6053      	str	r3, [r2, #4]
  40584a:	6008      	str	r0, [r1, #0]
  40584c:	e7d5      	b.n	4057fa <_malloc_trim_r+0x3e>
  40584e:	bf00      	nop
  405850:	204004e4 	.word	0x204004e4
  405854:	20400d28 	.word	0x20400d28
  405858:	204008ec 	.word	0x204008ec

0040585c <_free_r>:
  40585c:	2900      	cmp	r1, #0
  40585e:	d044      	beq.n	4058ea <_free_r+0x8e>
  405860:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405864:	460d      	mov	r5, r1
  405866:	4680      	mov	r8, r0
  405868:	f7ff fb0c 	bl	404e84 <__malloc_lock>
  40586c:	f855 7c04 	ldr.w	r7, [r5, #-4]
  405870:	4969      	ldr	r1, [pc, #420]	; (405a18 <_free_r+0x1bc>)
  405872:	f027 0301 	bic.w	r3, r7, #1
  405876:	f1a5 0408 	sub.w	r4, r5, #8
  40587a:	18e2      	adds	r2, r4, r3
  40587c:	688e      	ldr	r6, [r1, #8]
  40587e:	6850      	ldr	r0, [r2, #4]
  405880:	42b2      	cmp	r2, r6
  405882:	f020 0003 	bic.w	r0, r0, #3
  405886:	d05e      	beq.n	405946 <_free_r+0xea>
  405888:	07fe      	lsls	r6, r7, #31
  40588a:	6050      	str	r0, [r2, #4]
  40588c:	d40b      	bmi.n	4058a6 <_free_r+0x4a>
  40588e:	f855 7c08 	ldr.w	r7, [r5, #-8]
  405892:	1be4      	subs	r4, r4, r7
  405894:	f101 0e08 	add.w	lr, r1, #8
  405898:	68a5      	ldr	r5, [r4, #8]
  40589a:	4575      	cmp	r5, lr
  40589c:	443b      	add	r3, r7
  40589e:	d06d      	beq.n	40597c <_free_r+0x120>
  4058a0:	68e7      	ldr	r7, [r4, #12]
  4058a2:	60ef      	str	r7, [r5, #12]
  4058a4:	60bd      	str	r5, [r7, #8]
  4058a6:	1815      	adds	r5, r2, r0
  4058a8:	686d      	ldr	r5, [r5, #4]
  4058aa:	07ed      	lsls	r5, r5, #31
  4058ac:	d53e      	bpl.n	40592c <_free_r+0xd0>
  4058ae:	f043 0201 	orr.w	r2, r3, #1
  4058b2:	6062      	str	r2, [r4, #4]
  4058b4:	50e3      	str	r3, [r4, r3]
  4058b6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4058ba:	d217      	bcs.n	4058ec <_free_r+0x90>
  4058bc:	08db      	lsrs	r3, r3, #3
  4058be:	1c58      	adds	r0, r3, #1
  4058c0:	109a      	asrs	r2, r3, #2
  4058c2:	684d      	ldr	r5, [r1, #4]
  4058c4:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  4058c8:	60a7      	str	r7, [r4, #8]
  4058ca:	2301      	movs	r3, #1
  4058cc:	4093      	lsls	r3, r2
  4058ce:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  4058d2:	432b      	orrs	r3, r5
  4058d4:	3a08      	subs	r2, #8
  4058d6:	60e2      	str	r2, [r4, #12]
  4058d8:	604b      	str	r3, [r1, #4]
  4058da:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  4058de:	60fc      	str	r4, [r7, #12]
  4058e0:	4640      	mov	r0, r8
  4058e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4058e6:	f7ff bad3 	b.w	404e90 <__malloc_unlock>
  4058ea:	4770      	bx	lr
  4058ec:	0a5a      	lsrs	r2, r3, #9
  4058ee:	2a04      	cmp	r2, #4
  4058f0:	d852      	bhi.n	405998 <_free_r+0x13c>
  4058f2:	099a      	lsrs	r2, r3, #6
  4058f4:	f102 0739 	add.w	r7, r2, #57	; 0x39
  4058f8:	00ff      	lsls	r7, r7, #3
  4058fa:	f102 0538 	add.w	r5, r2, #56	; 0x38
  4058fe:	19c8      	adds	r0, r1, r7
  405900:	59ca      	ldr	r2, [r1, r7]
  405902:	3808      	subs	r0, #8
  405904:	4290      	cmp	r0, r2
  405906:	d04f      	beq.n	4059a8 <_free_r+0x14c>
  405908:	6851      	ldr	r1, [r2, #4]
  40590a:	f021 0103 	bic.w	r1, r1, #3
  40590e:	428b      	cmp	r3, r1
  405910:	d232      	bcs.n	405978 <_free_r+0x11c>
  405912:	6892      	ldr	r2, [r2, #8]
  405914:	4290      	cmp	r0, r2
  405916:	d1f7      	bne.n	405908 <_free_r+0xac>
  405918:	68c3      	ldr	r3, [r0, #12]
  40591a:	60a0      	str	r0, [r4, #8]
  40591c:	60e3      	str	r3, [r4, #12]
  40591e:	609c      	str	r4, [r3, #8]
  405920:	60c4      	str	r4, [r0, #12]
  405922:	4640      	mov	r0, r8
  405924:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  405928:	f7ff bab2 	b.w	404e90 <__malloc_unlock>
  40592c:	6895      	ldr	r5, [r2, #8]
  40592e:	4f3b      	ldr	r7, [pc, #236]	; (405a1c <_free_r+0x1c0>)
  405930:	42bd      	cmp	r5, r7
  405932:	4403      	add	r3, r0
  405934:	d040      	beq.n	4059b8 <_free_r+0x15c>
  405936:	68d0      	ldr	r0, [r2, #12]
  405938:	60e8      	str	r0, [r5, #12]
  40593a:	f043 0201 	orr.w	r2, r3, #1
  40593e:	6085      	str	r5, [r0, #8]
  405940:	6062      	str	r2, [r4, #4]
  405942:	50e3      	str	r3, [r4, r3]
  405944:	e7b7      	b.n	4058b6 <_free_r+0x5a>
  405946:	07ff      	lsls	r7, r7, #31
  405948:	4403      	add	r3, r0
  40594a:	d407      	bmi.n	40595c <_free_r+0x100>
  40594c:	f855 2c08 	ldr.w	r2, [r5, #-8]
  405950:	1aa4      	subs	r4, r4, r2
  405952:	4413      	add	r3, r2
  405954:	68a0      	ldr	r0, [r4, #8]
  405956:	68e2      	ldr	r2, [r4, #12]
  405958:	60c2      	str	r2, [r0, #12]
  40595a:	6090      	str	r0, [r2, #8]
  40595c:	4a30      	ldr	r2, [pc, #192]	; (405a20 <_free_r+0x1c4>)
  40595e:	6812      	ldr	r2, [r2, #0]
  405960:	f043 0001 	orr.w	r0, r3, #1
  405964:	4293      	cmp	r3, r2
  405966:	6060      	str	r0, [r4, #4]
  405968:	608c      	str	r4, [r1, #8]
  40596a:	d3b9      	bcc.n	4058e0 <_free_r+0x84>
  40596c:	4b2d      	ldr	r3, [pc, #180]	; (405a24 <_free_r+0x1c8>)
  40596e:	4640      	mov	r0, r8
  405970:	6819      	ldr	r1, [r3, #0]
  405972:	f7ff ff23 	bl	4057bc <_malloc_trim_r>
  405976:	e7b3      	b.n	4058e0 <_free_r+0x84>
  405978:	4610      	mov	r0, r2
  40597a:	e7cd      	b.n	405918 <_free_r+0xbc>
  40597c:	1811      	adds	r1, r2, r0
  40597e:	6849      	ldr	r1, [r1, #4]
  405980:	07c9      	lsls	r1, r1, #31
  405982:	d444      	bmi.n	405a0e <_free_r+0x1b2>
  405984:	6891      	ldr	r1, [r2, #8]
  405986:	68d2      	ldr	r2, [r2, #12]
  405988:	60ca      	str	r2, [r1, #12]
  40598a:	4403      	add	r3, r0
  40598c:	f043 0001 	orr.w	r0, r3, #1
  405990:	6091      	str	r1, [r2, #8]
  405992:	6060      	str	r0, [r4, #4]
  405994:	50e3      	str	r3, [r4, r3]
  405996:	e7a3      	b.n	4058e0 <_free_r+0x84>
  405998:	2a14      	cmp	r2, #20
  40599a:	d816      	bhi.n	4059ca <_free_r+0x16e>
  40599c:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  4059a0:	00ff      	lsls	r7, r7, #3
  4059a2:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  4059a6:	e7aa      	b.n	4058fe <_free_r+0xa2>
  4059a8:	10aa      	asrs	r2, r5, #2
  4059aa:	2301      	movs	r3, #1
  4059ac:	684d      	ldr	r5, [r1, #4]
  4059ae:	4093      	lsls	r3, r2
  4059b0:	432b      	orrs	r3, r5
  4059b2:	604b      	str	r3, [r1, #4]
  4059b4:	4603      	mov	r3, r0
  4059b6:	e7b0      	b.n	40591a <_free_r+0xbe>
  4059b8:	f043 0201 	orr.w	r2, r3, #1
  4059bc:	614c      	str	r4, [r1, #20]
  4059be:	610c      	str	r4, [r1, #16]
  4059c0:	60e5      	str	r5, [r4, #12]
  4059c2:	60a5      	str	r5, [r4, #8]
  4059c4:	6062      	str	r2, [r4, #4]
  4059c6:	50e3      	str	r3, [r4, r3]
  4059c8:	e78a      	b.n	4058e0 <_free_r+0x84>
  4059ca:	2a54      	cmp	r2, #84	; 0x54
  4059cc:	d806      	bhi.n	4059dc <_free_r+0x180>
  4059ce:	0b1a      	lsrs	r2, r3, #12
  4059d0:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  4059d4:	00ff      	lsls	r7, r7, #3
  4059d6:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  4059da:	e790      	b.n	4058fe <_free_r+0xa2>
  4059dc:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4059e0:	d806      	bhi.n	4059f0 <_free_r+0x194>
  4059e2:	0bda      	lsrs	r2, r3, #15
  4059e4:	f102 0778 	add.w	r7, r2, #120	; 0x78
  4059e8:	00ff      	lsls	r7, r7, #3
  4059ea:	f102 0577 	add.w	r5, r2, #119	; 0x77
  4059ee:	e786      	b.n	4058fe <_free_r+0xa2>
  4059f0:	f240 5054 	movw	r0, #1364	; 0x554
  4059f4:	4282      	cmp	r2, r0
  4059f6:	d806      	bhi.n	405a06 <_free_r+0x1aa>
  4059f8:	0c9a      	lsrs	r2, r3, #18
  4059fa:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  4059fe:	00ff      	lsls	r7, r7, #3
  405a00:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  405a04:	e77b      	b.n	4058fe <_free_r+0xa2>
  405a06:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  405a0a:	257e      	movs	r5, #126	; 0x7e
  405a0c:	e777      	b.n	4058fe <_free_r+0xa2>
  405a0e:	f043 0101 	orr.w	r1, r3, #1
  405a12:	6061      	str	r1, [r4, #4]
  405a14:	6013      	str	r3, [r2, #0]
  405a16:	e763      	b.n	4058e0 <_free_r+0x84>
  405a18:	204004e4 	.word	0x204004e4
  405a1c:	204004ec 	.word	0x204004ec
  405a20:	204008f0 	.word	0x204008f0
  405a24:	20400d58 	.word	0x20400d58

00405a28 <__ascii_mbtowc>:
  405a28:	b082      	sub	sp, #8
  405a2a:	b149      	cbz	r1, 405a40 <__ascii_mbtowc+0x18>
  405a2c:	b15a      	cbz	r2, 405a46 <__ascii_mbtowc+0x1e>
  405a2e:	b16b      	cbz	r3, 405a4c <__ascii_mbtowc+0x24>
  405a30:	7813      	ldrb	r3, [r2, #0]
  405a32:	600b      	str	r3, [r1, #0]
  405a34:	7812      	ldrb	r2, [r2, #0]
  405a36:	1c10      	adds	r0, r2, #0
  405a38:	bf18      	it	ne
  405a3a:	2001      	movne	r0, #1
  405a3c:	b002      	add	sp, #8
  405a3e:	4770      	bx	lr
  405a40:	a901      	add	r1, sp, #4
  405a42:	2a00      	cmp	r2, #0
  405a44:	d1f3      	bne.n	405a2e <__ascii_mbtowc+0x6>
  405a46:	4610      	mov	r0, r2
  405a48:	b002      	add	sp, #8
  405a4a:	4770      	bx	lr
  405a4c:	f06f 0001 	mvn.w	r0, #1
  405a50:	e7f4      	b.n	405a3c <__ascii_mbtowc+0x14>
  405a52:	bf00      	nop

00405a54 <memmove>:
  405a54:	4288      	cmp	r0, r1
  405a56:	b5f0      	push	{r4, r5, r6, r7, lr}
  405a58:	d90d      	bls.n	405a76 <memmove+0x22>
  405a5a:	188b      	adds	r3, r1, r2
  405a5c:	4298      	cmp	r0, r3
  405a5e:	d20a      	bcs.n	405a76 <memmove+0x22>
  405a60:	1884      	adds	r4, r0, r2
  405a62:	2a00      	cmp	r2, #0
  405a64:	d051      	beq.n	405b0a <memmove+0xb6>
  405a66:	4622      	mov	r2, r4
  405a68:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  405a6c:	f802 4d01 	strb.w	r4, [r2, #-1]!
  405a70:	4299      	cmp	r1, r3
  405a72:	d1f9      	bne.n	405a68 <memmove+0x14>
  405a74:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405a76:	2a0f      	cmp	r2, #15
  405a78:	d948      	bls.n	405b0c <memmove+0xb8>
  405a7a:	ea41 0300 	orr.w	r3, r1, r0
  405a7e:	079b      	lsls	r3, r3, #30
  405a80:	d146      	bne.n	405b10 <memmove+0xbc>
  405a82:	f100 0410 	add.w	r4, r0, #16
  405a86:	f101 0310 	add.w	r3, r1, #16
  405a8a:	4615      	mov	r5, r2
  405a8c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  405a90:	f844 6c10 	str.w	r6, [r4, #-16]
  405a94:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  405a98:	f844 6c0c 	str.w	r6, [r4, #-12]
  405a9c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  405aa0:	f844 6c08 	str.w	r6, [r4, #-8]
  405aa4:	3d10      	subs	r5, #16
  405aa6:	f853 6c04 	ldr.w	r6, [r3, #-4]
  405aaa:	f844 6c04 	str.w	r6, [r4, #-4]
  405aae:	2d0f      	cmp	r5, #15
  405ab0:	f103 0310 	add.w	r3, r3, #16
  405ab4:	f104 0410 	add.w	r4, r4, #16
  405ab8:	d8e8      	bhi.n	405a8c <memmove+0x38>
  405aba:	f1a2 0310 	sub.w	r3, r2, #16
  405abe:	f023 030f 	bic.w	r3, r3, #15
  405ac2:	f002 0e0f 	and.w	lr, r2, #15
  405ac6:	3310      	adds	r3, #16
  405ac8:	f1be 0f03 	cmp.w	lr, #3
  405acc:	4419      	add	r1, r3
  405ace:	4403      	add	r3, r0
  405ad0:	d921      	bls.n	405b16 <memmove+0xc2>
  405ad2:	1f1e      	subs	r6, r3, #4
  405ad4:	460d      	mov	r5, r1
  405ad6:	4674      	mov	r4, lr
  405ad8:	3c04      	subs	r4, #4
  405ada:	f855 7b04 	ldr.w	r7, [r5], #4
  405ade:	f846 7f04 	str.w	r7, [r6, #4]!
  405ae2:	2c03      	cmp	r4, #3
  405ae4:	d8f8      	bhi.n	405ad8 <memmove+0x84>
  405ae6:	f1ae 0404 	sub.w	r4, lr, #4
  405aea:	f024 0403 	bic.w	r4, r4, #3
  405aee:	3404      	adds	r4, #4
  405af0:	4421      	add	r1, r4
  405af2:	4423      	add	r3, r4
  405af4:	f002 0203 	and.w	r2, r2, #3
  405af8:	b162      	cbz	r2, 405b14 <memmove+0xc0>
  405afa:	3b01      	subs	r3, #1
  405afc:	440a      	add	r2, r1
  405afe:	f811 4b01 	ldrb.w	r4, [r1], #1
  405b02:	f803 4f01 	strb.w	r4, [r3, #1]!
  405b06:	428a      	cmp	r2, r1
  405b08:	d1f9      	bne.n	405afe <memmove+0xaa>
  405b0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405b0c:	4603      	mov	r3, r0
  405b0e:	e7f3      	b.n	405af8 <memmove+0xa4>
  405b10:	4603      	mov	r3, r0
  405b12:	e7f2      	b.n	405afa <memmove+0xa6>
  405b14:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405b16:	4672      	mov	r2, lr
  405b18:	e7ee      	b.n	405af8 <memmove+0xa4>
  405b1a:	bf00      	nop

00405b1c <_realloc_r>:
  405b1c:	2900      	cmp	r1, #0
  405b1e:	f000 8095 	beq.w	405c4c <_realloc_r+0x130>
  405b22:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405b26:	460d      	mov	r5, r1
  405b28:	4616      	mov	r6, r2
  405b2a:	b083      	sub	sp, #12
  405b2c:	4680      	mov	r8, r0
  405b2e:	f106 070b 	add.w	r7, r6, #11
  405b32:	f7ff f9a7 	bl	404e84 <__malloc_lock>
  405b36:	f855 ec04 	ldr.w	lr, [r5, #-4]
  405b3a:	2f16      	cmp	r7, #22
  405b3c:	f02e 0403 	bic.w	r4, lr, #3
  405b40:	f1a5 0908 	sub.w	r9, r5, #8
  405b44:	d83c      	bhi.n	405bc0 <_realloc_r+0xa4>
  405b46:	2210      	movs	r2, #16
  405b48:	4617      	mov	r7, r2
  405b4a:	42be      	cmp	r6, r7
  405b4c:	d83d      	bhi.n	405bca <_realloc_r+0xae>
  405b4e:	4294      	cmp	r4, r2
  405b50:	da43      	bge.n	405bda <_realloc_r+0xbe>
  405b52:	4bc4      	ldr	r3, [pc, #784]	; (405e64 <_realloc_r+0x348>)
  405b54:	6899      	ldr	r1, [r3, #8]
  405b56:	eb09 0004 	add.w	r0, r9, r4
  405b5a:	4288      	cmp	r0, r1
  405b5c:	f000 80b4 	beq.w	405cc8 <_realloc_r+0x1ac>
  405b60:	6843      	ldr	r3, [r0, #4]
  405b62:	f023 0101 	bic.w	r1, r3, #1
  405b66:	4401      	add	r1, r0
  405b68:	6849      	ldr	r1, [r1, #4]
  405b6a:	07c9      	lsls	r1, r1, #31
  405b6c:	d54c      	bpl.n	405c08 <_realloc_r+0xec>
  405b6e:	f01e 0f01 	tst.w	lr, #1
  405b72:	f000 809b 	beq.w	405cac <_realloc_r+0x190>
  405b76:	4631      	mov	r1, r6
  405b78:	4640      	mov	r0, r8
  405b7a:	f7fe fde3 	bl	404744 <_malloc_r>
  405b7e:	4606      	mov	r6, r0
  405b80:	2800      	cmp	r0, #0
  405b82:	d03a      	beq.n	405bfa <_realloc_r+0xde>
  405b84:	f855 3c04 	ldr.w	r3, [r5, #-4]
  405b88:	f023 0301 	bic.w	r3, r3, #1
  405b8c:	444b      	add	r3, r9
  405b8e:	f1a0 0208 	sub.w	r2, r0, #8
  405b92:	429a      	cmp	r2, r3
  405b94:	f000 8121 	beq.w	405dda <_realloc_r+0x2be>
  405b98:	1f22      	subs	r2, r4, #4
  405b9a:	2a24      	cmp	r2, #36	; 0x24
  405b9c:	f200 8107 	bhi.w	405dae <_realloc_r+0x292>
  405ba0:	2a13      	cmp	r2, #19
  405ba2:	f200 80db 	bhi.w	405d5c <_realloc_r+0x240>
  405ba6:	4603      	mov	r3, r0
  405ba8:	462a      	mov	r2, r5
  405baa:	6811      	ldr	r1, [r2, #0]
  405bac:	6019      	str	r1, [r3, #0]
  405bae:	6851      	ldr	r1, [r2, #4]
  405bb0:	6059      	str	r1, [r3, #4]
  405bb2:	6892      	ldr	r2, [r2, #8]
  405bb4:	609a      	str	r2, [r3, #8]
  405bb6:	4629      	mov	r1, r5
  405bb8:	4640      	mov	r0, r8
  405bba:	f7ff fe4f 	bl	40585c <_free_r>
  405bbe:	e01c      	b.n	405bfa <_realloc_r+0xde>
  405bc0:	f027 0707 	bic.w	r7, r7, #7
  405bc4:	2f00      	cmp	r7, #0
  405bc6:	463a      	mov	r2, r7
  405bc8:	dabf      	bge.n	405b4a <_realloc_r+0x2e>
  405bca:	2600      	movs	r6, #0
  405bcc:	230c      	movs	r3, #12
  405bce:	4630      	mov	r0, r6
  405bd0:	f8c8 3000 	str.w	r3, [r8]
  405bd4:	b003      	add	sp, #12
  405bd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405bda:	462e      	mov	r6, r5
  405bdc:	1be3      	subs	r3, r4, r7
  405bde:	2b0f      	cmp	r3, #15
  405be0:	d81e      	bhi.n	405c20 <_realloc_r+0x104>
  405be2:	f8d9 3004 	ldr.w	r3, [r9, #4]
  405be6:	f003 0301 	and.w	r3, r3, #1
  405bea:	4323      	orrs	r3, r4
  405bec:	444c      	add	r4, r9
  405bee:	f8c9 3004 	str.w	r3, [r9, #4]
  405bf2:	6863      	ldr	r3, [r4, #4]
  405bf4:	f043 0301 	orr.w	r3, r3, #1
  405bf8:	6063      	str	r3, [r4, #4]
  405bfa:	4640      	mov	r0, r8
  405bfc:	f7ff f948 	bl	404e90 <__malloc_unlock>
  405c00:	4630      	mov	r0, r6
  405c02:	b003      	add	sp, #12
  405c04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405c08:	f023 0303 	bic.w	r3, r3, #3
  405c0c:	18e1      	adds	r1, r4, r3
  405c0e:	4291      	cmp	r1, r2
  405c10:	db1f      	blt.n	405c52 <_realloc_r+0x136>
  405c12:	68c3      	ldr	r3, [r0, #12]
  405c14:	6882      	ldr	r2, [r0, #8]
  405c16:	462e      	mov	r6, r5
  405c18:	60d3      	str	r3, [r2, #12]
  405c1a:	460c      	mov	r4, r1
  405c1c:	609a      	str	r2, [r3, #8]
  405c1e:	e7dd      	b.n	405bdc <_realloc_r+0xc0>
  405c20:	f8d9 2004 	ldr.w	r2, [r9, #4]
  405c24:	eb09 0107 	add.w	r1, r9, r7
  405c28:	f002 0201 	and.w	r2, r2, #1
  405c2c:	444c      	add	r4, r9
  405c2e:	f043 0301 	orr.w	r3, r3, #1
  405c32:	4317      	orrs	r7, r2
  405c34:	f8c9 7004 	str.w	r7, [r9, #4]
  405c38:	604b      	str	r3, [r1, #4]
  405c3a:	6863      	ldr	r3, [r4, #4]
  405c3c:	f043 0301 	orr.w	r3, r3, #1
  405c40:	3108      	adds	r1, #8
  405c42:	6063      	str	r3, [r4, #4]
  405c44:	4640      	mov	r0, r8
  405c46:	f7ff fe09 	bl	40585c <_free_r>
  405c4a:	e7d6      	b.n	405bfa <_realloc_r+0xde>
  405c4c:	4611      	mov	r1, r2
  405c4e:	f7fe bd79 	b.w	404744 <_malloc_r>
  405c52:	f01e 0f01 	tst.w	lr, #1
  405c56:	d18e      	bne.n	405b76 <_realloc_r+0x5a>
  405c58:	f855 1c08 	ldr.w	r1, [r5, #-8]
  405c5c:	eba9 0a01 	sub.w	sl, r9, r1
  405c60:	f8da 1004 	ldr.w	r1, [sl, #4]
  405c64:	f021 0103 	bic.w	r1, r1, #3
  405c68:	440b      	add	r3, r1
  405c6a:	4423      	add	r3, r4
  405c6c:	4293      	cmp	r3, r2
  405c6e:	db25      	blt.n	405cbc <_realloc_r+0x1a0>
  405c70:	68c2      	ldr	r2, [r0, #12]
  405c72:	6881      	ldr	r1, [r0, #8]
  405c74:	4656      	mov	r6, sl
  405c76:	60ca      	str	r2, [r1, #12]
  405c78:	6091      	str	r1, [r2, #8]
  405c7a:	f8da 100c 	ldr.w	r1, [sl, #12]
  405c7e:	f856 0f08 	ldr.w	r0, [r6, #8]!
  405c82:	1f22      	subs	r2, r4, #4
  405c84:	2a24      	cmp	r2, #36	; 0x24
  405c86:	60c1      	str	r1, [r0, #12]
  405c88:	6088      	str	r0, [r1, #8]
  405c8a:	f200 8094 	bhi.w	405db6 <_realloc_r+0x29a>
  405c8e:	2a13      	cmp	r2, #19
  405c90:	d96f      	bls.n	405d72 <_realloc_r+0x256>
  405c92:	6829      	ldr	r1, [r5, #0]
  405c94:	f8ca 1008 	str.w	r1, [sl, #8]
  405c98:	6869      	ldr	r1, [r5, #4]
  405c9a:	f8ca 100c 	str.w	r1, [sl, #12]
  405c9e:	2a1b      	cmp	r2, #27
  405ca0:	f200 80a2 	bhi.w	405de8 <_realloc_r+0x2cc>
  405ca4:	3508      	adds	r5, #8
  405ca6:	f10a 0210 	add.w	r2, sl, #16
  405caa:	e063      	b.n	405d74 <_realloc_r+0x258>
  405cac:	f855 3c08 	ldr.w	r3, [r5, #-8]
  405cb0:	eba9 0a03 	sub.w	sl, r9, r3
  405cb4:	f8da 1004 	ldr.w	r1, [sl, #4]
  405cb8:	f021 0103 	bic.w	r1, r1, #3
  405cbc:	1863      	adds	r3, r4, r1
  405cbe:	4293      	cmp	r3, r2
  405cc0:	f6ff af59 	blt.w	405b76 <_realloc_r+0x5a>
  405cc4:	4656      	mov	r6, sl
  405cc6:	e7d8      	b.n	405c7a <_realloc_r+0x15e>
  405cc8:	6841      	ldr	r1, [r0, #4]
  405cca:	f021 0b03 	bic.w	fp, r1, #3
  405cce:	44a3      	add	fp, r4
  405cd0:	f107 0010 	add.w	r0, r7, #16
  405cd4:	4583      	cmp	fp, r0
  405cd6:	da56      	bge.n	405d86 <_realloc_r+0x26a>
  405cd8:	f01e 0f01 	tst.w	lr, #1
  405cdc:	f47f af4b 	bne.w	405b76 <_realloc_r+0x5a>
  405ce0:	f855 1c08 	ldr.w	r1, [r5, #-8]
  405ce4:	eba9 0a01 	sub.w	sl, r9, r1
  405ce8:	f8da 1004 	ldr.w	r1, [sl, #4]
  405cec:	f021 0103 	bic.w	r1, r1, #3
  405cf0:	448b      	add	fp, r1
  405cf2:	4558      	cmp	r0, fp
  405cf4:	dce2      	bgt.n	405cbc <_realloc_r+0x1a0>
  405cf6:	4656      	mov	r6, sl
  405cf8:	f8da 100c 	ldr.w	r1, [sl, #12]
  405cfc:	f856 0f08 	ldr.w	r0, [r6, #8]!
  405d00:	1f22      	subs	r2, r4, #4
  405d02:	2a24      	cmp	r2, #36	; 0x24
  405d04:	60c1      	str	r1, [r0, #12]
  405d06:	6088      	str	r0, [r1, #8]
  405d08:	f200 808f 	bhi.w	405e2a <_realloc_r+0x30e>
  405d0c:	2a13      	cmp	r2, #19
  405d0e:	f240 808a 	bls.w	405e26 <_realloc_r+0x30a>
  405d12:	6829      	ldr	r1, [r5, #0]
  405d14:	f8ca 1008 	str.w	r1, [sl, #8]
  405d18:	6869      	ldr	r1, [r5, #4]
  405d1a:	f8ca 100c 	str.w	r1, [sl, #12]
  405d1e:	2a1b      	cmp	r2, #27
  405d20:	f200 808a 	bhi.w	405e38 <_realloc_r+0x31c>
  405d24:	3508      	adds	r5, #8
  405d26:	f10a 0210 	add.w	r2, sl, #16
  405d2a:	6829      	ldr	r1, [r5, #0]
  405d2c:	6011      	str	r1, [r2, #0]
  405d2e:	6869      	ldr	r1, [r5, #4]
  405d30:	6051      	str	r1, [r2, #4]
  405d32:	68a9      	ldr	r1, [r5, #8]
  405d34:	6091      	str	r1, [r2, #8]
  405d36:	eb0a 0107 	add.w	r1, sl, r7
  405d3a:	ebab 0207 	sub.w	r2, fp, r7
  405d3e:	f042 0201 	orr.w	r2, r2, #1
  405d42:	6099      	str	r1, [r3, #8]
  405d44:	604a      	str	r2, [r1, #4]
  405d46:	f8da 3004 	ldr.w	r3, [sl, #4]
  405d4a:	f003 0301 	and.w	r3, r3, #1
  405d4e:	431f      	orrs	r7, r3
  405d50:	4640      	mov	r0, r8
  405d52:	f8ca 7004 	str.w	r7, [sl, #4]
  405d56:	f7ff f89b 	bl	404e90 <__malloc_unlock>
  405d5a:	e751      	b.n	405c00 <_realloc_r+0xe4>
  405d5c:	682b      	ldr	r3, [r5, #0]
  405d5e:	6003      	str	r3, [r0, #0]
  405d60:	686b      	ldr	r3, [r5, #4]
  405d62:	6043      	str	r3, [r0, #4]
  405d64:	2a1b      	cmp	r2, #27
  405d66:	d82d      	bhi.n	405dc4 <_realloc_r+0x2a8>
  405d68:	f100 0308 	add.w	r3, r0, #8
  405d6c:	f105 0208 	add.w	r2, r5, #8
  405d70:	e71b      	b.n	405baa <_realloc_r+0x8e>
  405d72:	4632      	mov	r2, r6
  405d74:	6829      	ldr	r1, [r5, #0]
  405d76:	6011      	str	r1, [r2, #0]
  405d78:	6869      	ldr	r1, [r5, #4]
  405d7a:	6051      	str	r1, [r2, #4]
  405d7c:	68a9      	ldr	r1, [r5, #8]
  405d7e:	6091      	str	r1, [r2, #8]
  405d80:	461c      	mov	r4, r3
  405d82:	46d1      	mov	r9, sl
  405d84:	e72a      	b.n	405bdc <_realloc_r+0xc0>
  405d86:	eb09 0107 	add.w	r1, r9, r7
  405d8a:	ebab 0b07 	sub.w	fp, fp, r7
  405d8e:	f04b 0201 	orr.w	r2, fp, #1
  405d92:	6099      	str	r1, [r3, #8]
  405d94:	604a      	str	r2, [r1, #4]
  405d96:	f855 3c04 	ldr.w	r3, [r5, #-4]
  405d9a:	f003 0301 	and.w	r3, r3, #1
  405d9e:	431f      	orrs	r7, r3
  405da0:	4640      	mov	r0, r8
  405da2:	f845 7c04 	str.w	r7, [r5, #-4]
  405da6:	f7ff f873 	bl	404e90 <__malloc_unlock>
  405daa:	462e      	mov	r6, r5
  405dac:	e728      	b.n	405c00 <_realloc_r+0xe4>
  405dae:	4629      	mov	r1, r5
  405db0:	f7ff fe50 	bl	405a54 <memmove>
  405db4:	e6ff      	b.n	405bb6 <_realloc_r+0x9a>
  405db6:	4629      	mov	r1, r5
  405db8:	4630      	mov	r0, r6
  405dba:	461c      	mov	r4, r3
  405dbc:	46d1      	mov	r9, sl
  405dbe:	f7ff fe49 	bl	405a54 <memmove>
  405dc2:	e70b      	b.n	405bdc <_realloc_r+0xc0>
  405dc4:	68ab      	ldr	r3, [r5, #8]
  405dc6:	6083      	str	r3, [r0, #8]
  405dc8:	68eb      	ldr	r3, [r5, #12]
  405dca:	60c3      	str	r3, [r0, #12]
  405dcc:	2a24      	cmp	r2, #36	; 0x24
  405dce:	d017      	beq.n	405e00 <_realloc_r+0x2e4>
  405dd0:	f100 0310 	add.w	r3, r0, #16
  405dd4:	f105 0210 	add.w	r2, r5, #16
  405dd8:	e6e7      	b.n	405baa <_realloc_r+0x8e>
  405dda:	f850 3c04 	ldr.w	r3, [r0, #-4]
  405dde:	f023 0303 	bic.w	r3, r3, #3
  405de2:	441c      	add	r4, r3
  405de4:	462e      	mov	r6, r5
  405de6:	e6f9      	b.n	405bdc <_realloc_r+0xc0>
  405de8:	68a9      	ldr	r1, [r5, #8]
  405dea:	f8ca 1010 	str.w	r1, [sl, #16]
  405dee:	68e9      	ldr	r1, [r5, #12]
  405df0:	f8ca 1014 	str.w	r1, [sl, #20]
  405df4:	2a24      	cmp	r2, #36	; 0x24
  405df6:	d00c      	beq.n	405e12 <_realloc_r+0x2f6>
  405df8:	3510      	adds	r5, #16
  405dfa:	f10a 0218 	add.w	r2, sl, #24
  405dfe:	e7b9      	b.n	405d74 <_realloc_r+0x258>
  405e00:	692b      	ldr	r3, [r5, #16]
  405e02:	6103      	str	r3, [r0, #16]
  405e04:	696b      	ldr	r3, [r5, #20]
  405e06:	6143      	str	r3, [r0, #20]
  405e08:	f105 0218 	add.w	r2, r5, #24
  405e0c:	f100 0318 	add.w	r3, r0, #24
  405e10:	e6cb      	b.n	405baa <_realloc_r+0x8e>
  405e12:	692a      	ldr	r2, [r5, #16]
  405e14:	f8ca 2018 	str.w	r2, [sl, #24]
  405e18:	696a      	ldr	r2, [r5, #20]
  405e1a:	f8ca 201c 	str.w	r2, [sl, #28]
  405e1e:	3518      	adds	r5, #24
  405e20:	f10a 0220 	add.w	r2, sl, #32
  405e24:	e7a6      	b.n	405d74 <_realloc_r+0x258>
  405e26:	4632      	mov	r2, r6
  405e28:	e77f      	b.n	405d2a <_realloc_r+0x20e>
  405e2a:	4629      	mov	r1, r5
  405e2c:	4630      	mov	r0, r6
  405e2e:	9301      	str	r3, [sp, #4]
  405e30:	f7ff fe10 	bl	405a54 <memmove>
  405e34:	9b01      	ldr	r3, [sp, #4]
  405e36:	e77e      	b.n	405d36 <_realloc_r+0x21a>
  405e38:	68a9      	ldr	r1, [r5, #8]
  405e3a:	f8ca 1010 	str.w	r1, [sl, #16]
  405e3e:	68e9      	ldr	r1, [r5, #12]
  405e40:	f8ca 1014 	str.w	r1, [sl, #20]
  405e44:	2a24      	cmp	r2, #36	; 0x24
  405e46:	d003      	beq.n	405e50 <_realloc_r+0x334>
  405e48:	3510      	adds	r5, #16
  405e4a:	f10a 0218 	add.w	r2, sl, #24
  405e4e:	e76c      	b.n	405d2a <_realloc_r+0x20e>
  405e50:	692a      	ldr	r2, [r5, #16]
  405e52:	f8ca 2018 	str.w	r2, [sl, #24]
  405e56:	696a      	ldr	r2, [r5, #20]
  405e58:	f8ca 201c 	str.w	r2, [sl, #28]
  405e5c:	3518      	adds	r5, #24
  405e5e:	f10a 0220 	add.w	r2, sl, #32
  405e62:	e762      	b.n	405d2a <_realloc_r+0x20e>
  405e64:	204004e4 	.word	0x204004e4

00405e68 <__ascii_wctomb>:
  405e68:	b121      	cbz	r1, 405e74 <__ascii_wctomb+0xc>
  405e6a:	2aff      	cmp	r2, #255	; 0xff
  405e6c:	d804      	bhi.n	405e78 <__ascii_wctomb+0x10>
  405e6e:	700a      	strb	r2, [r1, #0]
  405e70:	2001      	movs	r0, #1
  405e72:	4770      	bx	lr
  405e74:	4608      	mov	r0, r1
  405e76:	4770      	bx	lr
  405e78:	238a      	movs	r3, #138	; 0x8a
  405e7a:	6003      	str	r3, [r0, #0]
  405e7c:	f04f 30ff 	mov.w	r0, #4294967295
  405e80:	4770      	bx	lr
  405e82:	bf00      	nop

00405e84 <__aeabi_drsub>:
  405e84:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  405e88:	e002      	b.n	405e90 <__adddf3>
  405e8a:	bf00      	nop

00405e8c <__aeabi_dsub>:
  405e8c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00405e90 <__adddf3>:
  405e90:	b530      	push	{r4, r5, lr}
  405e92:	ea4f 0441 	mov.w	r4, r1, lsl #1
  405e96:	ea4f 0543 	mov.w	r5, r3, lsl #1
  405e9a:	ea94 0f05 	teq	r4, r5
  405e9e:	bf08      	it	eq
  405ea0:	ea90 0f02 	teqeq	r0, r2
  405ea4:	bf1f      	itttt	ne
  405ea6:	ea54 0c00 	orrsne.w	ip, r4, r0
  405eaa:	ea55 0c02 	orrsne.w	ip, r5, r2
  405eae:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  405eb2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  405eb6:	f000 80e2 	beq.w	40607e <__adddf3+0x1ee>
  405eba:	ea4f 5454 	mov.w	r4, r4, lsr #21
  405ebe:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  405ec2:	bfb8      	it	lt
  405ec4:	426d      	neglt	r5, r5
  405ec6:	dd0c      	ble.n	405ee2 <__adddf3+0x52>
  405ec8:	442c      	add	r4, r5
  405eca:	ea80 0202 	eor.w	r2, r0, r2
  405ece:	ea81 0303 	eor.w	r3, r1, r3
  405ed2:	ea82 0000 	eor.w	r0, r2, r0
  405ed6:	ea83 0101 	eor.w	r1, r3, r1
  405eda:	ea80 0202 	eor.w	r2, r0, r2
  405ede:	ea81 0303 	eor.w	r3, r1, r3
  405ee2:	2d36      	cmp	r5, #54	; 0x36
  405ee4:	bf88      	it	hi
  405ee6:	bd30      	pophi	{r4, r5, pc}
  405ee8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  405eec:	ea4f 3101 	mov.w	r1, r1, lsl #12
  405ef0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  405ef4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  405ef8:	d002      	beq.n	405f00 <__adddf3+0x70>
  405efa:	4240      	negs	r0, r0
  405efc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  405f00:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  405f04:	ea4f 3303 	mov.w	r3, r3, lsl #12
  405f08:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  405f0c:	d002      	beq.n	405f14 <__adddf3+0x84>
  405f0e:	4252      	negs	r2, r2
  405f10:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  405f14:	ea94 0f05 	teq	r4, r5
  405f18:	f000 80a7 	beq.w	40606a <__adddf3+0x1da>
  405f1c:	f1a4 0401 	sub.w	r4, r4, #1
  405f20:	f1d5 0e20 	rsbs	lr, r5, #32
  405f24:	db0d      	blt.n	405f42 <__adddf3+0xb2>
  405f26:	fa02 fc0e 	lsl.w	ip, r2, lr
  405f2a:	fa22 f205 	lsr.w	r2, r2, r5
  405f2e:	1880      	adds	r0, r0, r2
  405f30:	f141 0100 	adc.w	r1, r1, #0
  405f34:	fa03 f20e 	lsl.w	r2, r3, lr
  405f38:	1880      	adds	r0, r0, r2
  405f3a:	fa43 f305 	asr.w	r3, r3, r5
  405f3e:	4159      	adcs	r1, r3
  405f40:	e00e      	b.n	405f60 <__adddf3+0xd0>
  405f42:	f1a5 0520 	sub.w	r5, r5, #32
  405f46:	f10e 0e20 	add.w	lr, lr, #32
  405f4a:	2a01      	cmp	r2, #1
  405f4c:	fa03 fc0e 	lsl.w	ip, r3, lr
  405f50:	bf28      	it	cs
  405f52:	f04c 0c02 	orrcs.w	ip, ip, #2
  405f56:	fa43 f305 	asr.w	r3, r3, r5
  405f5a:	18c0      	adds	r0, r0, r3
  405f5c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  405f60:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  405f64:	d507      	bpl.n	405f76 <__adddf3+0xe6>
  405f66:	f04f 0e00 	mov.w	lr, #0
  405f6a:	f1dc 0c00 	rsbs	ip, ip, #0
  405f6e:	eb7e 0000 	sbcs.w	r0, lr, r0
  405f72:	eb6e 0101 	sbc.w	r1, lr, r1
  405f76:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  405f7a:	d31b      	bcc.n	405fb4 <__adddf3+0x124>
  405f7c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  405f80:	d30c      	bcc.n	405f9c <__adddf3+0x10c>
  405f82:	0849      	lsrs	r1, r1, #1
  405f84:	ea5f 0030 	movs.w	r0, r0, rrx
  405f88:	ea4f 0c3c 	mov.w	ip, ip, rrx
  405f8c:	f104 0401 	add.w	r4, r4, #1
  405f90:	ea4f 5244 	mov.w	r2, r4, lsl #21
  405f94:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  405f98:	f080 809a 	bcs.w	4060d0 <__adddf3+0x240>
  405f9c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  405fa0:	bf08      	it	eq
  405fa2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  405fa6:	f150 0000 	adcs.w	r0, r0, #0
  405faa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  405fae:	ea41 0105 	orr.w	r1, r1, r5
  405fb2:	bd30      	pop	{r4, r5, pc}
  405fb4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  405fb8:	4140      	adcs	r0, r0
  405fba:	eb41 0101 	adc.w	r1, r1, r1
  405fbe:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405fc2:	f1a4 0401 	sub.w	r4, r4, #1
  405fc6:	d1e9      	bne.n	405f9c <__adddf3+0x10c>
  405fc8:	f091 0f00 	teq	r1, #0
  405fcc:	bf04      	itt	eq
  405fce:	4601      	moveq	r1, r0
  405fd0:	2000      	moveq	r0, #0
  405fd2:	fab1 f381 	clz	r3, r1
  405fd6:	bf08      	it	eq
  405fd8:	3320      	addeq	r3, #32
  405fda:	f1a3 030b 	sub.w	r3, r3, #11
  405fde:	f1b3 0220 	subs.w	r2, r3, #32
  405fe2:	da0c      	bge.n	405ffe <__adddf3+0x16e>
  405fe4:	320c      	adds	r2, #12
  405fe6:	dd08      	ble.n	405ffa <__adddf3+0x16a>
  405fe8:	f102 0c14 	add.w	ip, r2, #20
  405fec:	f1c2 020c 	rsb	r2, r2, #12
  405ff0:	fa01 f00c 	lsl.w	r0, r1, ip
  405ff4:	fa21 f102 	lsr.w	r1, r1, r2
  405ff8:	e00c      	b.n	406014 <__adddf3+0x184>
  405ffa:	f102 0214 	add.w	r2, r2, #20
  405ffe:	bfd8      	it	le
  406000:	f1c2 0c20 	rsble	ip, r2, #32
  406004:	fa01 f102 	lsl.w	r1, r1, r2
  406008:	fa20 fc0c 	lsr.w	ip, r0, ip
  40600c:	bfdc      	itt	le
  40600e:	ea41 010c 	orrle.w	r1, r1, ip
  406012:	4090      	lslle	r0, r2
  406014:	1ae4      	subs	r4, r4, r3
  406016:	bfa2      	ittt	ge
  406018:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  40601c:	4329      	orrge	r1, r5
  40601e:	bd30      	popge	{r4, r5, pc}
  406020:	ea6f 0404 	mvn.w	r4, r4
  406024:	3c1f      	subs	r4, #31
  406026:	da1c      	bge.n	406062 <__adddf3+0x1d2>
  406028:	340c      	adds	r4, #12
  40602a:	dc0e      	bgt.n	40604a <__adddf3+0x1ba>
  40602c:	f104 0414 	add.w	r4, r4, #20
  406030:	f1c4 0220 	rsb	r2, r4, #32
  406034:	fa20 f004 	lsr.w	r0, r0, r4
  406038:	fa01 f302 	lsl.w	r3, r1, r2
  40603c:	ea40 0003 	orr.w	r0, r0, r3
  406040:	fa21 f304 	lsr.w	r3, r1, r4
  406044:	ea45 0103 	orr.w	r1, r5, r3
  406048:	bd30      	pop	{r4, r5, pc}
  40604a:	f1c4 040c 	rsb	r4, r4, #12
  40604e:	f1c4 0220 	rsb	r2, r4, #32
  406052:	fa20 f002 	lsr.w	r0, r0, r2
  406056:	fa01 f304 	lsl.w	r3, r1, r4
  40605a:	ea40 0003 	orr.w	r0, r0, r3
  40605e:	4629      	mov	r1, r5
  406060:	bd30      	pop	{r4, r5, pc}
  406062:	fa21 f004 	lsr.w	r0, r1, r4
  406066:	4629      	mov	r1, r5
  406068:	bd30      	pop	{r4, r5, pc}
  40606a:	f094 0f00 	teq	r4, #0
  40606e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  406072:	bf06      	itte	eq
  406074:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  406078:	3401      	addeq	r4, #1
  40607a:	3d01      	subne	r5, #1
  40607c:	e74e      	b.n	405f1c <__adddf3+0x8c>
  40607e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  406082:	bf18      	it	ne
  406084:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  406088:	d029      	beq.n	4060de <__adddf3+0x24e>
  40608a:	ea94 0f05 	teq	r4, r5
  40608e:	bf08      	it	eq
  406090:	ea90 0f02 	teqeq	r0, r2
  406094:	d005      	beq.n	4060a2 <__adddf3+0x212>
  406096:	ea54 0c00 	orrs.w	ip, r4, r0
  40609a:	bf04      	itt	eq
  40609c:	4619      	moveq	r1, r3
  40609e:	4610      	moveq	r0, r2
  4060a0:	bd30      	pop	{r4, r5, pc}
  4060a2:	ea91 0f03 	teq	r1, r3
  4060a6:	bf1e      	ittt	ne
  4060a8:	2100      	movne	r1, #0
  4060aa:	2000      	movne	r0, #0
  4060ac:	bd30      	popne	{r4, r5, pc}
  4060ae:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  4060b2:	d105      	bne.n	4060c0 <__adddf3+0x230>
  4060b4:	0040      	lsls	r0, r0, #1
  4060b6:	4149      	adcs	r1, r1
  4060b8:	bf28      	it	cs
  4060ba:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  4060be:	bd30      	pop	{r4, r5, pc}
  4060c0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  4060c4:	bf3c      	itt	cc
  4060c6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  4060ca:	bd30      	popcc	{r4, r5, pc}
  4060cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4060d0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  4060d4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4060d8:	f04f 0000 	mov.w	r0, #0
  4060dc:	bd30      	pop	{r4, r5, pc}
  4060de:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4060e2:	bf1a      	itte	ne
  4060e4:	4619      	movne	r1, r3
  4060e6:	4610      	movne	r0, r2
  4060e8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  4060ec:	bf1c      	itt	ne
  4060ee:	460b      	movne	r3, r1
  4060f0:	4602      	movne	r2, r0
  4060f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4060f6:	bf06      	itte	eq
  4060f8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  4060fc:	ea91 0f03 	teqeq	r1, r3
  406100:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  406104:	bd30      	pop	{r4, r5, pc}
  406106:	bf00      	nop

00406108 <__aeabi_ui2d>:
  406108:	f090 0f00 	teq	r0, #0
  40610c:	bf04      	itt	eq
  40610e:	2100      	moveq	r1, #0
  406110:	4770      	bxeq	lr
  406112:	b530      	push	{r4, r5, lr}
  406114:	f44f 6480 	mov.w	r4, #1024	; 0x400
  406118:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40611c:	f04f 0500 	mov.w	r5, #0
  406120:	f04f 0100 	mov.w	r1, #0
  406124:	e750      	b.n	405fc8 <__adddf3+0x138>
  406126:	bf00      	nop

00406128 <__aeabi_i2d>:
  406128:	f090 0f00 	teq	r0, #0
  40612c:	bf04      	itt	eq
  40612e:	2100      	moveq	r1, #0
  406130:	4770      	bxeq	lr
  406132:	b530      	push	{r4, r5, lr}
  406134:	f44f 6480 	mov.w	r4, #1024	; 0x400
  406138:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40613c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  406140:	bf48      	it	mi
  406142:	4240      	negmi	r0, r0
  406144:	f04f 0100 	mov.w	r1, #0
  406148:	e73e      	b.n	405fc8 <__adddf3+0x138>
  40614a:	bf00      	nop

0040614c <__aeabi_f2d>:
  40614c:	0042      	lsls	r2, r0, #1
  40614e:	ea4f 01e2 	mov.w	r1, r2, asr #3
  406152:	ea4f 0131 	mov.w	r1, r1, rrx
  406156:	ea4f 7002 	mov.w	r0, r2, lsl #28
  40615a:	bf1f      	itttt	ne
  40615c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  406160:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  406164:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  406168:	4770      	bxne	lr
  40616a:	f092 0f00 	teq	r2, #0
  40616e:	bf14      	ite	ne
  406170:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  406174:	4770      	bxeq	lr
  406176:	b530      	push	{r4, r5, lr}
  406178:	f44f 7460 	mov.w	r4, #896	; 0x380
  40617c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  406180:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  406184:	e720      	b.n	405fc8 <__adddf3+0x138>
  406186:	bf00      	nop

00406188 <__aeabi_ul2d>:
  406188:	ea50 0201 	orrs.w	r2, r0, r1
  40618c:	bf08      	it	eq
  40618e:	4770      	bxeq	lr
  406190:	b530      	push	{r4, r5, lr}
  406192:	f04f 0500 	mov.w	r5, #0
  406196:	e00a      	b.n	4061ae <__aeabi_l2d+0x16>

00406198 <__aeabi_l2d>:
  406198:	ea50 0201 	orrs.w	r2, r0, r1
  40619c:	bf08      	it	eq
  40619e:	4770      	bxeq	lr
  4061a0:	b530      	push	{r4, r5, lr}
  4061a2:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  4061a6:	d502      	bpl.n	4061ae <__aeabi_l2d+0x16>
  4061a8:	4240      	negs	r0, r0
  4061aa:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4061ae:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4061b2:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4061b6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  4061ba:	f43f aedc 	beq.w	405f76 <__adddf3+0xe6>
  4061be:	f04f 0203 	mov.w	r2, #3
  4061c2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4061c6:	bf18      	it	ne
  4061c8:	3203      	addne	r2, #3
  4061ca:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4061ce:	bf18      	it	ne
  4061d0:	3203      	addne	r2, #3
  4061d2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  4061d6:	f1c2 0320 	rsb	r3, r2, #32
  4061da:	fa00 fc03 	lsl.w	ip, r0, r3
  4061de:	fa20 f002 	lsr.w	r0, r0, r2
  4061e2:	fa01 fe03 	lsl.w	lr, r1, r3
  4061e6:	ea40 000e 	orr.w	r0, r0, lr
  4061ea:	fa21 f102 	lsr.w	r1, r1, r2
  4061ee:	4414      	add	r4, r2
  4061f0:	e6c1      	b.n	405f76 <__adddf3+0xe6>
  4061f2:	bf00      	nop

004061f4 <__aeabi_dmul>:
  4061f4:	b570      	push	{r4, r5, r6, lr}
  4061f6:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4061fa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4061fe:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  406202:	bf1d      	ittte	ne
  406204:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  406208:	ea94 0f0c 	teqne	r4, ip
  40620c:	ea95 0f0c 	teqne	r5, ip
  406210:	f000 f8de 	bleq	4063d0 <__aeabi_dmul+0x1dc>
  406214:	442c      	add	r4, r5
  406216:	ea81 0603 	eor.w	r6, r1, r3
  40621a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  40621e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  406222:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  406226:	bf18      	it	ne
  406228:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  40622c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  406230:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  406234:	d038      	beq.n	4062a8 <__aeabi_dmul+0xb4>
  406236:	fba0 ce02 	umull	ip, lr, r0, r2
  40623a:	f04f 0500 	mov.w	r5, #0
  40623e:	fbe1 e502 	umlal	lr, r5, r1, r2
  406242:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  406246:	fbe0 e503 	umlal	lr, r5, r0, r3
  40624a:	f04f 0600 	mov.w	r6, #0
  40624e:	fbe1 5603 	umlal	r5, r6, r1, r3
  406252:	f09c 0f00 	teq	ip, #0
  406256:	bf18      	it	ne
  406258:	f04e 0e01 	orrne.w	lr, lr, #1
  40625c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  406260:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  406264:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  406268:	d204      	bcs.n	406274 <__aeabi_dmul+0x80>
  40626a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  40626e:	416d      	adcs	r5, r5
  406270:	eb46 0606 	adc.w	r6, r6, r6
  406274:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  406278:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  40627c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  406280:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  406284:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  406288:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40628c:	bf88      	it	hi
  40628e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  406292:	d81e      	bhi.n	4062d2 <__aeabi_dmul+0xde>
  406294:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  406298:	bf08      	it	eq
  40629a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  40629e:	f150 0000 	adcs.w	r0, r0, #0
  4062a2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4062a6:	bd70      	pop	{r4, r5, r6, pc}
  4062a8:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  4062ac:	ea46 0101 	orr.w	r1, r6, r1
  4062b0:	ea40 0002 	orr.w	r0, r0, r2
  4062b4:	ea81 0103 	eor.w	r1, r1, r3
  4062b8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  4062bc:	bfc2      	ittt	gt
  4062be:	ebd4 050c 	rsbsgt	r5, r4, ip
  4062c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4062c6:	bd70      	popgt	{r4, r5, r6, pc}
  4062c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4062cc:	f04f 0e00 	mov.w	lr, #0
  4062d0:	3c01      	subs	r4, #1
  4062d2:	f300 80ab 	bgt.w	40642c <__aeabi_dmul+0x238>
  4062d6:	f114 0f36 	cmn.w	r4, #54	; 0x36
  4062da:	bfde      	ittt	le
  4062dc:	2000      	movle	r0, #0
  4062de:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  4062e2:	bd70      	pople	{r4, r5, r6, pc}
  4062e4:	f1c4 0400 	rsb	r4, r4, #0
  4062e8:	3c20      	subs	r4, #32
  4062ea:	da35      	bge.n	406358 <__aeabi_dmul+0x164>
  4062ec:	340c      	adds	r4, #12
  4062ee:	dc1b      	bgt.n	406328 <__aeabi_dmul+0x134>
  4062f0:	f104 0414 	add.w	r4, r4, #20
  4062f4:	f1c4 0520 	rsb	r5, r4, #32
  4062f8:	fa00 f305 	lsl.w	r3, r0, r5
  4062fc:	fa20 f004 	lsr.w	r0, r0, r4
  406300:	fa01 f205 	lsl.w	r2, r1, r5
  406304:	ea40 0002 	orr.w	r0, r0, r2
  406308:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  40630c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  406310:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  406314:	fa21 f604 	lsr.w	r6, r1, r4
  406318:	eb42 0106 	adc.w	r1, r2, r6
  40631c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  406320:	bf08      	it	eq
  406322:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  406326:	bd70      	pop	{r4, r5, r6, pc}
  406328:	f1c4 040c 	rsb	r4, r4, #12
  40632c:	f1c4 0520 	rsb	r5, r4, #32
  406330:	fa00 f304 	lsl.w	r3, r0, r4
  406334:	fa20 f005 	lsr.w	r0, r0, r5
  406338:	fa01 f204 	lsl.w	r2, r1, r4
  40633c:	ea40 0002 	orr.w	r0, r0, r2
  406340:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  406344:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  406348:	f141 0100 	adc.w	r1, r1, #0
  40634c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  406350:	bf08      	it	eq
  406352:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  406356:	bd70      	pop	{r4, r5, r6, pc}
  406358:	f1c4 0520 	rsb	r5, r4, #32
  40635c:	fa00 f205 	lsl.w	r2, r0, r5
  406360:	ea4e 0e02 	orr.w	lr, lr, r2
  406364:	fa20 f304 	lsr.w	r3, r0, r4
  406368:	fa01 f205 	lsl.w	r2, r1, r5
  40636c:	ea43 0302 	orr.w	r3, r3, r2
  406370:	fa21 f004 	lsr.w	r0, r1, r4
  406374:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  406378:	fa21 f204 	lsr.w	r2, r1, r4
  40637c:	ea20 0002 	bic.w	r0, r0, r2
  406380:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  406384:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  406388:	bf08      	it	eq
  40638a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40638e:	bd70      	pop	{r4, r5, r6, pc}
  406390:	f094 0f00 	teq	r4, #0
  406394:	d10f      	bne.n	4063b6 <__aeabi_dmul+0x1c2>
  406396:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  40639a:	0040      	lsls	r0, r0, #1
  40639c:	eb41 0101 	adc.w	r1, r1, r1
  4063a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4063a4:	bf08      	it	eq
  4063a6:	3c01      	subeq	r4, #1
  4063a8:	d0f7      	beq.n	40639a <__aeabi_dmul+0x1a6>
  4063aa:	ea41 0106 	orr.w	r1, r1, r6
  4063ae:	f095 0f00 	teq	r5, #0
  4063b2:	bf18      	it	ne
  4063b4:	4770      	bxne	lr
  4063b6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  4063ba:	0052      	lsls	r2, r2, #1
  4063bc:	eb43 0303 	adc.w	r3, r3, r3
  4063c0:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  4063c4:	bf08      	it	eq
  4063c6:	3d01      	subeq	r5, #1
  4063c8:	d0f7      	beq.n	4063ba <__aeabi_dmul+0x1c6>
  4063ca:	ea43 0306 	orr.w	r3, r3, r6
  4063ce:	4770      	bx	lr
  4063d0:	ea94 0f0c 	teq	r4, ip
  4063d4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4063d8:	bf18      	it	ne
  4063da:	ea95 0f0c 	teqne	r5, ip
  4063de:	d00c      	beq.n	4063fa <__aeabi_dmul+0x206>
  4063e0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4063e4:	bf18      	it	ne
  4063e6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4063ea:	d1d1      	bne.n	406390 <__aeabi_dmul+0x19c>
  4063ec:	ea81 0103 	eor.w	r1, r1, r3
  4063f0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4063f4:	f04f 0000 	mov.w	r0, #0
  4063f8:	bd70      	pop	{r4, r5, r6, pc}
  4063fa:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4063fe:	bf06      	itte	eq
  406400:	4610      	moveq	r0, r2
  406402:	4619      	moveq	r1, r3
  406404:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  406408:	d019      	beq.n	40643e <__aeabi_dmul+0x24a>
  40640a:	ea94 0f0c 	teq	r4, ip
  40640e:	d102      	bne.n	406416 <__aeabi_dmul+0x222>
  406410:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  406414:	d113      	bne.n	40643e <__aeabi_dmul+0x24a>
  406416:	ea95 0f0c 	teq	r5, ip
  40641a:	d105      	bne.n	406428 <__aeabi_dmul+0x234>
  40641c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  406420:	bf1c      	itt	ne
  406422:	4610      	movne	r0, r2
  406424:	4619      	movne	r1, r3
  406426:	d10a      	bne.n	40643e <__aeabi_dmul+0x24a>
  406428:	ea81 0103 	eor.w	r1, r1, r3
  40642c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  406430:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  406434:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  406438:	f04f 0000 	mov.w	r0, #0
  40643c:	bd70      	pop	{r4, r5, r6, pc}
  40643e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  406442:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  406446:	bd70      	pop	{r4, r5, r6, pc}

00406448 <__aeabi_ddiv>:
  406448:	b570      	push	{r4, r5, r6, lr}
  40644a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40644e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  406452:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  406456:	bf1d      	ittte	ne
  406458:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40645c:	ea94 0f0c 	teqne	r4, ip
  406460:	ea95 0f0c 	teqne	r5, ip
  406464:	f000 f8a7 	bleq	4065b6 <__aeabi_ddiv+0x16e>
  406468:	eba4 0405 	sub.w	r4, r4, r5
  40646c:	ea81 0e03 	eor.w	lr, r1, r3
  406470:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  406474:	ea4f 3101 	mov.w	r1, r1, lsl #12
  406478:	f000 8088 	beq.w	40658c <__aeabi_ddiv+0x144>
  40647c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  406480:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  406484:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  406488:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  40648c:	ea4f 2202 	mov.w	r2, r2, lsl #8
  406490:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  406494:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  406498:	ea4f 2600 	mov.w	r6, r0, lsl #8
  40649c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  4064a0:	429d      	cmp	r5, r3
  4064a2:	bf08      	it	eq
  4064a4:	4296      	cmpeq	r6, r2
  4064a6:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  4064aa:	f504 7440 	add.w	r4, r4, #768	; 0x300
  4064ae:	d202      	bcs.n	4064b6 <__aeabi_ddiv+0x6e>
  4064b0:	085b      	lsrs	r3, r3, #1
  4064b2:	ea4f 0232 	mov.w	r2, r2, rrx
  4064b6:	1ab6      	subs	r6, r6, r2
  4064b8:	eb65 0503 	sbc.w	r5, r5, r3
  4064bc:	085b      	lsrs	r3, r3, #1
  4064be:	ea4f 0232 	mov.w	r2, r2, rrx
  4064c2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  4064c6:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  4064ca:	ebb6 0e02 	subs.w	lr, r6, r2
  4064ce:	eb75 0e03 	sbcs.w	lr, r5, r3
  4064d2:	bf22      	ittt	cs
  4064d4:	1ab6      	subcs	r6, r6, r2
  4064d6:	4675      	movcs	r5, lr
  4064d8:	ea40 000c 	orrcs.w	r0, r0, ip
  4064dc:	085b      	lsrs	r3, r3, #1
  4064de:	ea4f 0232 	mov.w	r2, r2, rrx
  4064e2:	ebb6 0e02 	subs.w	lr, r6, r2
  4064e6:	eb75 0e03 	sbcs.w	lr, r5, r3
  4064ea:	bf22      	ittt	cs
  4064ec:	1ab6      	subcs	r6, r6, r2
  4064ee:	4675      	movcs	r5, lr
  4064f0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  4064f4:	085b      	lsrs	r3, r3, #1
  4064f6:	ea4f 0232 	mov.w	r2, r2, rrx
  4064fa:	ebb6 0e02 	subs.w	lr, r6, r2
  4064fe:	eb75 0e03 	sbcs.w	lr, r5, r3
  406502:	bf22      	ittt	cs
  406504:	1ab6      	subcs	r6, r6, r2
  406506:	4675      	movcs	r5, lr
  406508:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  40650c:	085b      	lsrs	r3, r3, #1
  40650e:	ea4f 0232 	mov.w	r2, r2, rrx
  406512:	ebb6 0e02 	subs.w	lr, r6, r2
  406516:	eb75 0e03 	sbcs.w	lr, r5, r3
  40651a:	bf22      	ittt	cs
  40651c:	1ab6      	subcs	r6, r6, r2
  40651e:	4675      	movcs	r5, lr
  406520:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  406524:	ea55 0e06 	orrs.w	lr, r5, r6
  406528:	d018      	beq.n	40655c <__aeabi_ddiv+0x114>
  40652a:	ea4f 1505 	mov.w	r5, r5, lsl #4
  40652e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  406532:	ea4f 1606 	mov.w	r6, r6, lsl #4
  406536:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  40653a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  40653e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  406542:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  406546:	d1c0      	bne.n	4064ca <__aeabi_ddiv+0x82>
  406548:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40654c:	d10b      	bne.n	406566 <__aeabi_ddiv+0x11e>
  40654e:	ea41 0100 	orr.w	r1, r1, r0
  406552:	f04f 0000 	mov.w	r0, #0
  406556:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  40655a:	e7b6      	b.n	4064ca <__aeabi_ddiv+0x82>
  40655c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  406560:	bf04      	itt	eq
  406562:	4301      	orreq	r1, r0
  406564:	2000      	moveq	r0, #0
  406566:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40656a:	bf88      	it	hi
  40656c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  406570:	f63f aeaf 	bhi.w	4062d2 <__aeabi_dmul+0xde>
  406574:	ebb5 0c03 	subs.w	ip, r5, r3
  406578:	bf04      	itt	eq
  40657a:	ebb6 0c02 	subseq.w	ip, r6, r2
  40657e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  406582:	f150 0000 	adcs.w	r0, r0, #0
  406586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40658a:	bd70      	pop	{r4, r5, r6, pc}
  40658c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  406590:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  406594:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  406598:	bfc2      	ittt	gt
  40659a:	ebd4 050c 	rsbsgt	r5, r4, ip
  40659e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4065a2:	bd70      	popgt	{r4, r5, r6, pc}
  4065a4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4065a8:	f04f 0e00 	mov.w	lr, #0
  4065ac:	3c01      	subs	r4, #1
  4065ae:	e690      	b.n	4062d2 <__aeabi_dmul+0xde>
  4065b0:	ea45 0e06 	orr.w	lr, r5, r6
  4065b4:	e68d      	b.n	4062d2 <__aeabi_dmul+0xde>
  4065b6:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4065ba:	ea94 0f0c 	teq	r4, ip
  4065be:	bf08      	it	eq
  4065c0:	ea95 0f0c 	teqeq	r5, ip
  4065c4:	f43f af3b 	beq.w	40643e <__aeabi_dmul+0x24a>
  4065c8:	ea94 0f0c 	teq	r4, ip
  4065cc:	d10a      	bne.n	4065e4 <__aeabi_ddiv+0x19c>
  4065ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4065d2:	f47f af34 	bne.w	40643e <__aeabi_dmul+0x24a>
  4065d6:	ea95 0f0c 	teq	r5, ip
  4065da:	f47f af25 	bne.w	406428 <__aeabi_dmul+0x234>
  4065de:	4610      	mov	r0, r2
  4065e0:	4619      	mov	r1, r3
  4065e2:	e72c      	b.n	40643e <__aeabi_dmul+0x24a>
  4065e4:	ea95 0f0c 	teq	r5, ip
  4065e8:	d106      	bne.n	4065f8 <__aeabi_ddiv+0x1b0>
  4065ea:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4065ee:	f43f aefd 	beq.w	4063ec <__aeabi_dmul+0x1f8>
  4065f2:	4610      	mov	r0, r2
  4065f4:	4619      	mov	r1, r3
  4065f6:	e722      	b.n	40643e <__aeabi_dmul+0x24a>
  4065f8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4065fc:	bf18      	it	ne
  4065fe:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  406602:	f47f aec5 	bne.w	406390 <__aeabi_dmul+0x19c>
  406606:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  40660a:	f47f af0d 	bne.w	406428 <__aeabi_dmul+0x234>
  40660e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  406612:	f47f aeeb 	bne.w	4063ec <__aeabi_dmul+0x1f8>
  406616:	e712      	b.n	40643e <__aeabi_dmul+0x24a>

00406618 <__gedf2>:
  406618:	f04f 3cff 	mov.w	ip, #4294967295
  40661c:	e006      	b.n	40662c <__cmpdf2+0x4>
  40661e:	bf00      	nop

00406620 <__ledf2>:
  406620:	f04f 0c01 	mov.w	ip, #1
  406624:	e002      	b.n	40662c <__cmpdf2+0x4>
  406626:	bf00      	nop

00406628 <__cmpdf2>:
  406628:	f04f 0c01 	mov.w	ip, #1
  40662c:	f84d cd04 	str.w	ip, [sp, #-4]!
  406630:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  406634:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406638:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40663c:	bf18      	it	ne
  40663e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  406642:	d01b      	beq.n	40667c <__cmpdf2+0x54>
  406644:	b001      	add	sp, #4
  406646:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40664a:	bf0c      	ite	eq
  40664c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  406650:	ea91 0f03 	teqne	r1, r3
  406654:	bf02      	ittt	eq
  406656:	ea90 0f02 	teqeq	r0, r2
  40665a:	2000      	moveq	r0, #0
  40665c:	4770      	bxeq	lr
  40665e:	f110 0f00 	cmn.w	r0, #0
  406662:	ea91 0f03 	teq	r1, r3
  406666:	bf58      	it	pl
  406668:	4299      	cmppl	r1, r3
  40666a:	bf08      	it	eq
  40666c:	4290      	cmpeq	r0, r2
  40666e:	bf2c      	ite	cs
  406670:	17d8      	asrcs	r0, r3, #31
  406672:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  406676:	f040 0001 	orr.w	r0, r0, #1
  40667a:	4770      	bx	lr
  40667c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  406680:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406684:	d102      	bne.n	40668c <__cmpdf2+0x64>
  406686:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40668a:	d107      	bne.n	40669c <__cmpdf2+0x74>
  40668c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  406690:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406694:	d1d6      	bne.n	406644 <__cmpdf2+0x1c>
  406696:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40669a:	d0d3      	beq.n	406644 <__cmpdf2+0x1c>
  40669c:	f85d 0b04 	ldr.w	r0, [sp], #4
  4066a0:	4770      	bx	lr
  4066a2:	bf00      	nop

004066a4 <__aeabi_cdrcmple>:
  4066a4:	4684      	mov	ip, r0
  4066a6:	4610      	mov	r0, r2
  4066a8:	4662      	mov	r2, ip
  4066aa:	468c      	mov	ip, r1
  4066ac:	4619      	mov	r1, r3
  4066ae:	4663      	mov	r3, ip
  4066b0:	e000      	b.n	4066b4 <__aeabi_cdcmpeq>
  4066b2:	bf00      	nop

004066b4 <__aeabi_cdcmpeq>:
  4066b4:	b501      	push	{r0, lr}
  4066b6:	f7ff ffb7 	bl	406628 <__cmpdf2>
  4066ba:	2800      	cmp	r0, #0
  4066bc:	bf48      	it	mi
  4066be:	f110 0f00 	cmnmi.w	r0, #0
  4066c2:	bd01      	pop	{r0, pc}

004066c4 <__aeabi_dcmpeq>:
  4066c4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4066c8:	f7ff fff4 	bl	4066b4 <__aeabi_cdcmpeq>
  4066cc:	bf0c      	ite	eq
  4066ce:	2001      	moveq	r0, #1
  4066d0:	2000      	movne	r0, #0
  4066d2:	f85d fb08 	ldr.w	pc, [sp], #8
  4066d6:	bf00      	nop

004066d8 <__aeabi_dcmplt>:
  4066d8:	f84d ed08 	str.w	lr, [sp, #-8]!
  4066dc:	f7ff ffea 	bl	4066b4 <__aeabi_cdcmpeq>
  4066e0:	bf34      	ite	cc
  4066e2:	2001      	movcc	r0, #1
  4066e4:	2000      	movcs	r0, #0
  4066e6:	f85d fb08 	ldr.w	pc, [sp], #8
  4066ea:	bf00      	nop

004066ec <__aeabi_dcmple>:
  4066ec:	f84d ed08 	str.w	lr, [sp, #-8]!
  4066f0:	f7ff ffe0 	bl	4066b4 <__aeabi_cdcmpeq>
  4066f4:	bf94      	ite	ls
  4066f6:	2001      	movls	r0, #1
  4066f8:	2000      	movhi	r0, #0
  4066fa:	f85d fb08 	ldr.w	pc, [sp], #8
  4066fe:	bf00      	nop

00406700 <__aeabi_dcmpge>:
  406700:	f84d ed08 	str.w	lr, [sp, #-8]!
  406704:	f7ff ffce 	bl	4066a4 <__aeabi_cdrcmple>
  406708:	bf94      	ite	ls
  40670a:	2001      	movls	r0, #1
  40670c:	2000      	movhi	r0, #0
  40670e:	f85d fb08 	ldr.w	pc, [sp], #8
  406712:	bf00      	nop

00406714 <__aeabi_dcmpgt>:
  406714:	f84d ed08 	str.w	lr, [sp, #-8]!
  406718:	f7ff ffc4 	bl	4066a4 <__aeabi_cdrcmple>
  40671c:	bf34      	ite	cc
  40671e:	2001      	movcc	r0, #1
  406720:	2000      	movcs	r0, #0
  406722:	f85d fb08 	ldr.w	pc, [sp], #8
  406726:	bf00      	nop

00406728 <__aeabi_dcmpun>:
  406728:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40672c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406730:	d102      	bne.n	406738 <__aeabi_dcmpun+0x10>
  406732:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  406736:	d10a      	bne.n	40674e <__aeabi_dcmpun+0x26>
  406738:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40673c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406740:	d102      	bne.n	406748 <__aeabi_dcmpun+0x20>
  406742:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  406746:	d102      	bne.n	40674e <__aeabi_dcmpun+0x26>
  406748:	f04f 0000 	mov.w	r0, #0
  40674c:	4770      	bx	lr
  40674e:	f04f 0001 	mov.w	r0, #1
  406752:	4770      	bx	lr

00406754 <__aeabi_d2iz>:
  406754:	ea4f 0241 	mov.w	r2, r1, lsl #1
  406758:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  40675c:	d215      	bcs.n	40678a <__aeabi_d2iz+0x36>
  40675e:	d511      	bpl.n	406784 <__aeabi_d2iz+0x30>
  406760:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  406764:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  406768:	d912      	bls.n	406790 <__aeabi_d2iz+0x3c>
  40676a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40676e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  406772:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  406776:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40677a:	fa23 f002 	lsr.w	r0, r3, r2
  40677e:	bf18      	it	ne
  406780:	4240      	negne	r0, r0
  406782:	4770      	bx	lr
  406784:	f04f 0000 	mov.w	r0, #0
  406788:	4770      	bx	lr
  40678a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40678e:	d105      	bne.n	40679c <__aeabi_d2iz+0x48>
  406790:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  406794:	bf08      	it	eq
  406796:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40679a:	4770      	bx	lr
  40679c:	f04f 0000 	mov.w	r0, #0
  4067a0:	4770      	bx	lr
  4067a2:	bf00      	nop

004067a4 <sysfont_glyphs>:
	...
  4067c4:	0030 0030 0030 0030 0030 0030 0000 0030     0.0.0.0.0.0...0.
  4067d4:	0030 0000 0000 0000 0000 0000 006c 006c     0...........l.l.
  4067e4:	006c 006c 0000 0000 0000 0000 0000 0000     l.l.............
	...
  4067fc:	0000 0028 0028 007c 0028 0028 007c 0028     ..(.(.|.(.(.|.(.
  40680c:	0028 0000 0000 0000 0000 0000 0010 003c     (.............<.
  40681c:	0040 0020 0010 0008 0004 0078 0010 0000     @. .......x.....
	...
  406834:	0000 007c 00a4 00a8 0050 0028 0054 0094     ..|.....P.(.T...
  406844:	0088 0000 0000 0000 0000 0000 0060 0090     ............`...
  406854:	0090 0090 0060 0094 0088 0088 0070 0000     ....`.......p...
	...
  40686c:	0010 0010 0010 0000 0000 0000 0000 0000     ................
	...
  406888:	0008 0010 0020 0020 0020 0020 0020 0020     .... . . . . . .
  406898:	0010 0008 0000 0000 0000 0000 0020 0010     ............ ...
  4068a8:	0008 0008 0008 0008 0008 0008 0010 0020     .............. .
  4068b8:	0000 0000 0000 0028 0010 007c 0010 0028     ......(...|...(.
	...
  4068e0:	0010 0010 0010 00fe 0010 0010 0010 0000     ................
	...
  406908:	0010 0030 0020 0000 0000 0000 0000 0000     ..0. ...........
  406918:	0000 0000 0000 007c 0000 0000 0000 0000     ......|.........
	...
  40693c:	0000 0030 0030 0000 0000 0000 0000 0000     ..0.0...........
  40694c:	0000 0008 0008 0010 0010 0020 0020 0040     .......... . .@.
  40695c:	0040 0000 0000 0000 0000 0000 0000 0078     @.............x.
  40696c:	0084 008c 0094 00a4 00c4 0084 0078 0000     ............x...
	...
  406984:	0000 0010 0030 0050 0010 0010 0010 0010     ....0.P.........
  406994:	007c 0000 0000 0000 0000 0000 0000 0070     |.............p.
  4069a4:	0088 0008 0010 0020 0040 0080 00f8 0000     ...... .@.......
	...
  4069bc:	0000 0070 0088 0008 0030 0008 0008 0088     ..p.....0.......
  4069cc:	0070 0000 0000 0000 0000 0000 0000 0008     p...............
  4069dc:	0018 0028 0048 0088 00fc 0008 0008 0000     ..(.H...........
	...
  4069f4:	0000 0078 0080 0080 00f0 0008 0008 0008     ..x.............
  406a04:	00f0 0000 0000 0000 0000 0000 0000 0030     ..............0.
  406a14:	0040 0080 00f0 0088 0088 0088 0070 0000     @...........p...
	...
  406a2c:	0000 00f8 0008 0010 0010 0020 0020 0040     .......... . .@.
  406a3c:	0040 0000 0000 0000 0000 0000 0000 0070     @.............p.
  406a4c:	0088 0088 0070 0088 0088 0088 0070 0000     ....p.......p...
	...
  406a64:	0000 0070 0088 0088 0088 0078 0008 0010     ..p.......x.....
  406a74:	0060 0000 0000 0000 0000 0000 0000 0000     `...............
  406a84:	0000 0030 0030 0000 0000 0030 0030 0000     ..0.0.....0.0...
	...
  406aa0:	0000 0030 0030 0000 0000 0030 0030 0060     ..0.0.....0.0.`.
  406ab0:	0040 0000 0000 0000 0000 0000 0008 0010     @...............
  406ac0:	0020 0040 0020 0010 0008 0000 0000 0000      .@. ...........
	...
  406adc:	007c 0000 007c 0000 0000 0000 0000 0000     |...|...........
	...
  406af4:	0040 0020 0010 0008 0010 0020 0040 0000     @. ....... .@...
	...
  406b0c:	0000 0030 0048 0008 0010 0020 0000 0000     ..0.H..... .....
  406b1c:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
  406b2c:	003c 0042 009a 00aa 00aa 00be 0080 0078     <.B...........x.
	...
  406b44:	0000 0010 0028 0028 0044 007c 0044 0044     ....(.(.D.|.D.D.
  406b54:	0044 0000 0000 0000 0000 0000 0000 00f8     D...............
  406b64:	0084 0084 00f8 0084 0084 0084 00f8 0000     ................
	...
  406b7c:	0000 003c 0040 0080 0080 0080 0080 0040     ..<.@.........@.
  406b8c:	003c 0000 0000 0000 0000 0000 0000 00f0     <...............
  406b9c:	0088 0084 0084 0084 0084 0088 00f0 0000     ................
	...
  406bb4:	0000 00f8 0080 0080 00f0 0080 0080 0080     ................
  406bc4:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  406bd4:	0080 0080 00f8 0080 0080 0080 0080 0000     ................
	...
  406bec:	0000 003c 0040 0080 0080 009c 0084 0044     ..<.@.........D.
  406bfc:	0038 0000 0000 0000 0000 0000 0000 0088     8...............
  406c0c:	0088 0088 00f8 0088 0088 0088 0088 0000     ................
	...
  406c24:	0000 00f8 0020 0020 0020 0020 0020 0020     .... . . . . . .
  406c34:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  406c44:	0008 0008 0008 0008 0008 0008 00f0 0000     ................
	...
  406c5c:	0000 0084 0088 0090 00a0 00d0 0088 0084     ................
  406c6c:	0084 0000 0000 0000 0000 0000 0000 0080     ................
  406c7c:	0080 0080 0080 0080 0080 0080 00fc 0000     ................
	...
  406c94:	0000 0084 00cc 00cc 00b4 00b4 0084 0084     ................
  406ca4:	0084 0000 0000 0000 0000 0000 0000 0084     ................
  406cb4:	00c4 00c4 00a4 00a4 0094 0094 008c 0000     ................
	...
  406ccc:	0000 0078 0084 0084 0084 0084 0084 0084     ..x.............
  406cdc:	0078 0000 0000 0000 0000 0000 0000 00f8     x...............
  406cec:	0084 0084 0084 00f8 0080 0080 0080 0000     ................
	...
  406d04:	0000 0078 0084 0084 0084 0084 0084 0084     ..x.............
  406d14:	0078 0020 0018 0000 0000 0000 0000 00f8     x. .............
  406d24:	0084 0084 0084 00f8 0088 0084 0084 0000     ................
	...
  406d3c:	0000 007c 0080 0080 0060 0018 0004 0004     ..|.....`.......
  406d4c:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  406d5c:	0020 0020 0020 0020 0020 0020 0020 0000      . . . . . . ...
	...
  406d74:	0000 0084 0084 0084 0084 0084 0084 0084     ................
  406d84:	0078 0000 0000 0000 0000 0000 0000 0084     x...............
  406d94:	0084 0084 0048 0048 0048 0030 0030 0000     ....H.H.H.0.0...
	...
  406dac:	0000 0088 00a8 00a8 00a8 00a8 00a8 0050     ..............P.
  406dbc:	0050 0000 0000 0000 0000 0000 0000 0088     P...............
  406dcc:	0088 0050 0020 0020 0050 0088 0088 0000     ..P. . .P.......
	...
  406de4:	0000 0088 0088 0088 0050 0050 0020 0020     ........P.P. . .
  406df4:	0020 0000 0000 0000 0000 0000 0000 00fc      ...............
  406e04:	0004 0008 0010 0020 0040 0080 00fc 0000     ...... .@.......
	...
  406e1c:	0070 0040 0040 0040 0040 0040 0040 0040     p.@.@.@.@.@.@.@.
  406e2c:	0040 0040 0070 0000 0000 0000 0040 0040     @.@.p.......@.@.
  406e3c:	0020 0020 0020 0010 0010 0010 0008 0008      . . ...........
	...
  406e54:	0038 0008 0008 0008 0008 0008 0008 0008     8...............
  406e64:	0008 0008 0038 0000 0000 0000 0010 0028     ....8.........(.
  406e74:	0044 0000 0000 0000 0000 0000 0000 0000     D...............
	...
  406e9c:	0038 0000 0000 0000 0000 0000 0000 0020     8............. .
  406eac:	0010 0000 0000 0000 0000 0000 0000 0000     ................
	...
  406ec8:	0000 0070 0008 0008 0078 0088 007c 0000     ..p.....x...|...
	...
  406ee0:	0080 0080 0080 00f8 0084 0084 0084 0084     ................
  406ef0:	00f8 0000 0000 0000 0000 0000 0000 0000     ................
  406f00:	0000 0078 0080 0080 0080 0080 0078 0000     ..x.........x...
	...
  406f18:	0004 0004 0004 007c 0084 0084 0084 008c     ......|.........
  406f28:	0074 0000 0000 0000 0000 0000 0000 0000     t...............
  406f38:	0000 0078 0084 00fc 0080 0080 007c 0000     ..x.........|...
	...
  406f50:	001c 0020 0020 00fc 0020 0020 0020 0020     .. . ... . . . .
  406f60:	00fc 0000 0000 0000 0000 0000 0000 0000     ................
  406f70:	0000 007c 0084 0084 0084 0084 007c 0004     ..|.........|...
  406f80:	0078 0000 0000 0000 0080 0080 0080 00b8     x...............
  406f90:	00c4 0084 0084 0084 0084 0000 0000 0000     ................
  406fa0:	0000 0000 0000 0010 0000 0070 0010 0010     ..........p.....
  406fb0:	0010 0010 007c 0000 0000 0000 0000 0000     ....|...........
  406fc0:	0000 0008 0000 0078 0008 0008 0008 0008     ......x.........
  406fd0:	0008 0008 0008 0070 0000 0000 0080 0080     ......p.........
  406fe0:	0080 0088 0090 00a0 00d0 0088 0088 0000     ................
	...
  406ff8:	00e0 0020 0020 0020 0020 0020 0020 0020     .. . . . . . . .
  407008:	00f8 0000 0000 0000 0000 0000 0000 0000     ................
  407018:	0000 00a4 00fc 00a4 00a4 00a4 00a4 0000     ................
	...
  407034:	0000 00b8 00c4 0084 0084 0084 0084 0000     ................
	...
  407050:	0000 0078 0084 0084 0084 0084 0078 0000     ..x.........x...
	...
  40706c:	0000 00b8 00c4 0084 0084 0084 00f8 0080     ................
  40707c:	0080 0000 0000 0000 0000 0000 0000 007c     ..............|.
  40708c:	0084 0084 0084 0084 007c 0004 0004 0000     ........|.......
	...
  4070a4:	0000 00d8 0060 0040 0040 0040 00f0 0000     ....`.@.@.@.....
	...
  4070c0:	0000 0078 0080 0040 0030 0008 00f0 0000     ..x...@.0.......
	...
  4070dc:	0020 00fc 0020 0020 0020 0020 001c 0000      ... . . . .....
	...
  4070f8:	0000 0088 0088 0088 0088 0088 007c 0000     ............|...
	...
  407114:	0000 0084 0084 0084 0048 0048 0030 0000     ........H.H.0...
	...
  407130:	0000 0088 00a8 00a8 00a8 00a8 0050 0000     ............P...
	...
  40714c:	0000 0088 0050 0020 0020 0050 0088 0000     ....P. . .P.....
	...
  407168:	0000 0084 0084 0048 0048 0030 0010 0020     ......H.H.0... .
  407178:	0040 0000 0000 0000 0000 0000 0000 00f8     @...............
  407188:	0008 0010 0020 0040 00f8 0000 0000 0000     .... .@.........
  407198:	0000 0000 0010 0020 0020 0010 0020 0020     ...... . ... . .
  4071a8:	0010 0020 0020 0010 0000 0000 0000 0000     .. . ...........
  4071b8:	0010 0010 0010 0010 0000 0000 0010 0010     ................
  4071c8:	0010 0010 0000 0000 0000 0000 0020 0010     ............ ...
  4071d8:	0010 0020 0010 0010 0020 0010 0010 0020     .. ..... ..... .
  4071e8:	0000 0000 1779 0040 178d 0040 17a1 0040     ....y.@...@...@.
  4071f8:	000a 0000 000b 0000 000c 0000 0010 0000     ................
  407208:	2020 2020 2020 2020 0000 0000 6425 6425             ....%d%d
  407218:	253a 2564 3a64 6425 6425 0020               :%d%d:%d%d .

00407224 <_global_impure_ptr>:
  407224:	00b8 2040 4e49 0046 6e69 0066 414e 004e     ..@ INF.inf.NAN.
  407234:	616e 006e 3130 3332 3534 3736 3938 4241     nan.0123456789AB
  407244:	4443 4645 0000 0000 3130 3332 3534 3736     CDEF....01234567
  407254:	3938 6261 6463 6665 0000 0000 6e28 6c75     89abcdef....(nul
  407264:	296c 0000 0030 0000                         l)..0...

0040726c <blanks.7223>:
  40726c:	2020 2020 2020 2020 2020 2020 2020 2020                     

0040727c <zeroes.7224>:
  40727c:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  40728c:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.
  40729c:	0000 0000                                   ....

004072a0 <__mprec_bigtens>:
  4072a0:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  4072b0:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  4072c0:	bf3c 7f73 4fdd 7515                         <.s..O.u

004072c8 <__mprec_tens>:
  4072c8:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  4072d8:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  4072e8:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  4072f8:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  407308:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  407318:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  407328:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  407338:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  407348:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  407358:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  407368:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  407378:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  407388:	9db4 79d9 7843 44ea                         ...yCx.D

00407390 <p05.6055>:
  407390:	0005 0000 0019 0000 007d 0000 0043 0000     ........}...C...
  4073a0:	4f50 4953 0058 0000 002e 0000               POSIX.......

004073ac <_ctype_>:
  4073ac:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
  4073bc:	2020 2020 2020 2020 2020 2020 2020 2020                     
  4073cc:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
  4073dc:	0410 0404 0404 0404 0404 1004 1010 1010     ................
  4073ec:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
  4073fc:	0101 0101 0101 0101 0101 0101 1010 1010     ................
  40740c:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
  40741c:	0202 0202 0202 0202 0202 0202 1010 1010     ................
  40742c:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...

004074b0 <_init>:
  4074b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4074b2:	bf00      	nop
  4074b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4074b6:	bc08      	pop	{r3}
  4074b8:	469e      	mov	lr, r3
  4074ba:	4770      	bx	lr

004074bc <__init_array_start>:
  4074bc:	0040374d 	.word	0x0040374d

004074c0 <__frame_dummy_init_array_entry>:
  4074c0:	00400165                                e.@.

004074c4 <_fini>:
  4074c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4074c6:	bf00      	nop
  4074c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4074ca:	bc08      	pop	{r3}
  4074cc:	469e      	mov	lr, r3
  4074ce:	4770      	bx	lr

004074d0 <__fini_array_start>:
  4074d0:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
	...

2040000c <sysfont>:
2040000c:	0000 0000 67a4 0040 0e0a 7d20               .....g@... }

20400018 <g_interrupt_enabled>:
20400018:	0001 0000                                   ....

2040001c <SystemCoreClock>:
2040001c:	0900 003d                                   ..=.

20400020 <centerButton>:
20400020:	1200 400e 000c 0000 001f 0000 0000 8000     ...@............
20400030:	0000 0000 0050 0000                         ....P...

20400038 <lcdFlag>:
20400038:	0001 0000                                   ....

2040003c <led1>:
2040003c:	0e00 400e 000a 0000 0000 0000 0001 0000     ...@............
2040004c:	0000 3000 0000 0000                         ...0....

20400054 <led2>:
20400054:	1200 400e 000c 0000 001e 0000 0000 4000     ...@...........@
20400064:	0000 3800 0000 0000                         ...8....

2040006c <led3>:
2040006c:	1000 400e 000b 0000 0002 0000 0004 0000     ...@............
2040007c:	0000 3000 0000 0000                         ...0....

20400084 <leftButton>:
20400084:	1400 400e 0010 0000 001c 0000 0000 1000     ...@............
20400094:	0000 0000 0070 0000                         ....p...

2040009c <rightButton>:
2040009c:	0e00 400e 000a 0000 0013 0000 0000 0008     ...@............
204000ac:	0000 0000 0070 0000                         ....p...

204000b4 <_impure_ptr>:
204000b4:	00b8 2040                                   ..@ 

204000b8 <impure_data>:
204000b8:	0000 0000 03a4 2040 040c 2040 0474 2040     ......@ ..@ t.@ 
	...
20400160:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
20400170:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

204004e0 <__atexit_recursive_mutex>:
204004e0:	0d90 2040                                   ..@ 

204004e4 <__malloc_av_>:
	...
204004ec:	04e4 2040 04e4 2040 04ec 2040 04ec 2040     ..@ ..@ ..@ ..@ 
204004fc:	04f4 2040 04f4 2040 04fc 2040 04fc 2040     ..@ ..@ ..@ ..@ 
2040050c:	0504 2040 0504 2040 050c 2040 050c 2040     ..@ ..@ ..@ ..@ 
2040051c:	0514 2040 0514 2040 051c 2040 051c 2040     ..@ ..@ ..@ ..@ 
2040052c:	0524 2040 0524 2040 052c 2040 052c 2040     $.@ $.@ ,.@ ,.@ 
2040053c:	0534 2040 0534 2040 053c 2040 053c 2040     4.@ 4.@ <.@ <.@ 
2040054c:	0544 2040 0544 2040 054c 2040 054c 2040     D.@ D.@ L.@ L.@ 
2040055c:	0554 2040 0554 2040 055c 2040 055c 2040     T.@ T.@ \.@ \.@ 
2040056c:	0564 2040 0564 2040 056c 2040 056c 2040     d.@ d.@ l.@ l.@ 
2040057c:	0574 2040 0574 2040 057c 2040 057c 2040     t.@ t.@ |.@ |.@ 
2040058c:	0584 2040 0584 2040 058c 2040 058c 2040     ..@ ..@ ..@ ..@ 
2040059c:	0594 2040 0594 2040 059c 2040 059c 2040     ..@ ..@ ..@ ..@ 
204005ac:	05a4 2040 05a4 2040 05ac 2040 05ac 2040     ..@ ..@ ..@ ..@ 
204005bc:	05b4 2040 05b4 2040 05bc 2040 05bc 2040     ..@ ..@ ..@ ..@ 
204005cc:	05c4 2040 05c4 2040 05cc 2040 05cc 2040     ..@ ..@ ..@ ..@ 
204005dc:	05d4 2040 05d4 2040 05dc 2040 05dc 2040     ..@ ..@ ..@ ..@ 
204005ec:	05e4 2040 05e4 2040 05ec 2040 05ec 2040     ..@ ..@ ..@ ..@ 
204005fc:	05f4 2040 05f4 2040 05fc 2040 05fc 2040     ..@ ..@ ..@ ..@ 
2040060c:	0604 2040 0604 2040 060c 2040 060c 2040     ..@ ..@ ..@ ..@ 
2040061c:	0614 2040 0614 2040 061c 2040 061c 2040     ..@ ..@ ..@ ..@ 
2040062c:	0624 2040 0624 2040 062c 2040 062c 2040     $.@ $.@ ,.@ ,.@ 
2040063c:	0634 2040 0634 2040 063c 2040 063c 2040     4.@ 4.@ <.@ <.@ 
2040064c:	0644 2040 0644 2040 064c 2040 064c 2040     D.@ D.@ L.@ L.@ 
2040065c:	0654 2040 0654 2040 065c 2040 065c 2040     T.@ T.@ \.@ \.@ 
2040066c:	0664 2040 0664 2040 066c 2040 066c 2040     d.@ d.@ l.@ l.@ 
2040067c:	0674 2040 0674 2040 067c 2040 067c 2040     t.@ t.@ |.@ |.@ 
2040068c:	0684 2040 0684 2040 068c 2040 068c 2040     ..@ ..@ ..@ ..@ 
2040069c:	0694 2040 0694 2040 069c 2040 069c 2040     ..@ ..@ ..@ ..@ 
204006ac:	06a4 2040 06a4 2040 06ac 2040 06ac 2040     ..@ ..@ ..@ ..@ 
204006bc:	06b4 2040 06b4 2040 06bc 2040 06bc 2040     ..@ ..@ ..@ ..@ 
204006cc:	06c4 2040 06c4 2040 06cc 2040 06cc 2040     ..@ ..@ ..@ ..@ 
204006dc:	06d4 2040 06d4 2040 06dc 2040 06dc 2040     ..@ ..@ ..@ ..@ 
204006ec:	06e4 2040 06e4 2040 06ec 2040 06ec 2040     ..@ ..@ ..@ ..@ 
204006fc:	06f4 2040 06f4 2040 06fc 2040 06fc 2040     ..@ ..@ ..@ ..@ 
2040070c:	0704 2040 0704 2040 070c 2040 070c 2040     ..@ ..@ ..@ ..@ 
2040071c:	0714 2040 0714 2040 071c 2040 071c 2040     ..@ ..@ ..@ ..@ 
2040072c:	0724 2040 0724 2040 072c 2040 072c 2040     $.@ $.@ ,.@ ,.@ 
2040073c:	0734 2040 0734 2040 073c 2040 073c 2040     4.@ 4.@ <.@ <.@ 
2040074c:	0744 2040 0744 2040 074c 2040 074c 2040     D.@ D.@ L.@ L.@ 
2040075c:	0754 2040 0754 2040 075c 2040 075c 2040     T.@ T.@ \.@ \.@ 
2040076c:	0764 2040 0764 2040 076c 2040 076c 2040     d.@ d.@ l.@ l.@ 
2040077c:	0774 2040 0774 2040 077c 2040 077c 2040     t.@ t.@ |.@ |.@ 
2040078c:	0784 2040 0784 2040 078c 2040 078c 2040     ..@ ..@ ..@ ..@ 
2040079c:	0794 2040 0794 2040 079c 2040 079c 2040     ..@ ..@ ..@ ..@ 
204007ac:	07a4 2040 07a4 2040 07ac 2040 07ac 2040     ..@ ..@ ..@ ..@ 
204007bc:	07b4 2040 07b4 2040 07bc 2040 07bc 2040     ..@ ..@ ..@ ..@ 
204007cc:	07c4 2040 07c4 2040 07cc 2040 07cc 2040     ..@ ..@ ..@ ..@ 
204007dc:	07d4 2040 07d4 2040 07dc 2040 07dc 2040     ..@ ..@ ..@ ..@ 
204007ec:	07e4 2040 07e4 2040 07ec 2040 07ec 2040     ..@ ..@ ..@ ..@ 
204007fc:	07f4 2040 07f4 2040 07fc 2040 07fc 2040     ..@ ..@ ..@ ..@ 
2040080c:	0804 2040 0804 2040 080c 2040 080c 2040     ..@ ..@ ..@ ..@ 
2040081c:	0814 2040 0814 2040 081c 2040 081c 2040     ..@ ..@ ..@ ..@ 
2040082c:	0824 2040 0824 2040 082c 2040 082c 2040     $.@ $.@ ,.@ ,.@ 
2040083c:	0834 2040 0834 2040 083c 2040 083c 2040     4.@ 4.@ <.@ <.@ 
2040084c:	0844 2040 0844 2040 084c 2040 084c 2040     D.@ D.@ L.@ L.@ 
2040085c:	0854 2040 0854 2040 085c 2040 085c 2040     T.@ T.@ \.@ \.@ 
2040086c:	0864 2040 0864 2040 086c 2040 086c 2040     d.@ d.@ l.@ l.@ 
2040087c:	0874 2040 0874 2040 087c 2040 087c 2040     t.@ t.@ |.@ |.@ 
2040088c:	0884 2040 0884 2040 088c 2040 088c 2040     ..@ ..@ ..@ ..@ 
2040089c:	0894 2040 0894 2040 089c 2040 089c 2040     ..@ ..@ ..@ ..@ 
204008ac:	08a4 2040 08a4 2040 08ac 2040 08ac 2040     ..@ ..@ ..@ ..@ 
204008bc:	08b4 2040 08b4 2040 08bc 2040 08bc 2040     ..@ ..@ ..@ ..@ 
204008cc:	08c4 2040 08c4 2040 08cc 2040 08cc 2040     ..@ ..@ ..@ ..@ 
204008dc:	08d4 2040 08d4 2040 08dc 2040 08dc 2040     ..@ ..@ ..@ ..@ 

204008ec <__malloc_sbrk_base>:
204008ec:	ffff ffff                                   ....

204008f0 <__malloc_trim_threshold>:
204008f0:	0000 0002                                   ....

204008f4 <__global_locale>:
204008f4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400914:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400934:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400954:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400974:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400994:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204009b4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204009d4:	5e69 0040 5a29 0040 0000 0000 73ac 0040     i^@.)Z@......s@.
204009e4:	73a8 0040 7210 0040 7210 0040 7210 0040     .s@..r@..r@..r@.
204009f4:	7210 0040 7210 0040 7210 0040 7210 0040     .r@..r@..r@..r@.
20400a04:	7210 0040 7210 0040 ffff ffff ffff ffff     .r@..r@.........
20400a14:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
20400a3c:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...
