Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Mar 22 11:51:50 2024
| Host         : lapdune2 running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file ./output/post_route_timing.rpt
| Design       : DAPHNE2
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
gen_spy_afe[0].gen_spy_bit[2].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                               eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[10]
                                                              0.193         
gen_spy_afe[0].gen_spy_bit[3].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                               eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[2]
                                                              0.238         
gen_spy_afe[2].gen_spy_bit[0].spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                               eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[13]
                                                              0.279         
gen_spy_afe[3].gen_spy_bit[5].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                               eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[5]
                                                              0.281         
gen_spy_afe[3].gen_spy_bit[8].spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                               eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[14]
                                                              0.282         
gen_spy_afe[2].gen_spy_bit[1].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                               eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[4]
                                                              0.284         
rx_addr_reg_reg[24]/C          eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[12]
                                                              0.286         
gen_spy_afe[3].gen_spy_bit[4].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                               eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[6]
                                                              0.305         
gen_spy_afe[3].gen_spy_bit[5].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                               eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[11]
                                                              0.315         
gen_spy_afe[0].gen_spy_bit[5].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                               eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[1]
                                                              0.324         
gen_spy_afe[2].gen_spy_bit[1].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                               eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[3]
                                                              0.388         
gen_spy_afe[1].gen_spy_bit[3].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                               eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[8]
                                                              0.407         
core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[4].stc_inst/genfifo[1].fifo_inst/RDCLK
                               core_inst/st40_sender_inst/selc_reg[0]/D
                                                              0.410         
gen_spy_afe[3].gen_spy_bit[4].spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                               eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[15]
                                                              0.430         
gen_spy_afe[4].gen_spy_bit[7].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                               eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[7]
                                                              0.436         
gen_spy_afe[3].gen_spy_bit[0].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                               eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[9]
                                                              0.441         
gen_spy_afe[0].gen_spy_bit[3].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                               eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[0]
                                                              0.458         
ts_spy_gen[3].ts_spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                               eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[50]
                                                              0.464         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[62]/D
                                                              0.466         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[62]/D
                                                              0.466         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[8]_rep__0/C
                               gen_spy_afe[2].gen_spy_bit[3].spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[10]
                                                              0.498         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[10]_rep__0/C
                               gen_spy_afe[2].gen_spy_bit[0].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[12]
                                                              0.530         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[63]/D
                                                              0.531         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[63]/D
                                                              0.531         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[61]/D
                                                              0.550         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[61]/D
                                                              0.550         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[58]/D
                                                              0.565         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[58]/D
                                                              0.565         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[60]/D
                                                              0.570         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[60]/D
                                                              0.570         
core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[4].stc_inst/genfifo[1].fifo_inst/RDCLK
                               core_inst/st40_sender_inst/selc_reg[2]/D
                                                              0.580         
rx_addr_reg_reg[17]/C          eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[23]
                                                              0.584         
endpoint_inst/timestamp_reg_reg[52]/C
                               core_inst/gen_stream_sender[3].stream_sender_inst/timestamp_reg_reg[52]/D
                                                              0.588         
endpoint_inst/timestamp_reg_reg[52]/C
                               core_inst/gen_stream_sender[3].stream_sender_inst/timestamp_reg_reg[52]/D
                                                              0.588         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[8]_rep__0/C
                               gen_spy_afe[2].gen_spy_bit[6].spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[10]
                                                              0.610         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[59]/D
                                                              0.630         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[59]/D
                                                              0.630         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[8]_rep__0/C
                               gen_spy_afe[3].gen_spy_bit[7].spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[10]
                                                              0.630         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/FSM_onehot_Sreg0_reg[8]/C
                               eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[3]_rep__14/D
                                                              0.631         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[57]/D
                                                              0.649         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[57]/D
                                                              0.649         
core_inst/st40_sender_inst/sela_reg[2]/C
                               core_inst/st40_sender_inst/FSM_sequential_state_reg[1]/D
                                                              0.656         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[7]_rep__4/C
                               gen_spy_afe[2].gen_spy_bit[3].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[9]
                                                              0.659         
core_inst/st40_sender_inst/sela_reg[2]/C
                               core_inst/st40_sender_inst/dout_reg_reg[19]/D
                                                              0.662         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[54]/D
                                                              0.664         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[54]/D
                                                              0.664         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[56]/D
                                                              0.669         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[56]/D
                                                              0.669         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[8]_rep__0/C
                               gen_spy_afe[2].gen_spy_bit[7].spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[10]
                                                              0.672         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[8]_rep__1/C
                               gen_spy_afe[3].gen_spy_bit[0].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[10]
                                                              0.676         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[1]_rep/C
                               gen_spy_afe[3].gen_spy_bit[5].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[3]
                                                              0.680         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[61]/C
                               eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[3]_rep__15/CE
                                                              0.684         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[61]/C
                               eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[3]_rep__6/CE
                                                              0.684         
ts_spy_gen[2].ts_spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                               eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[33]
                                                              0.687         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[7]_rep__5/C
                               gen_spy_afe[3].gen_spy_bit[4].spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[9]
                                                              0.702         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[10]_rep__3/C
                               gen_spy_afe[2].gen_spy_bit[7].spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[12]
                                                              0.706         
core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[4].stc_inst/genfifo[1].fifo_inst/RDCLK
                               core_inst/st40_sender_inst/sela_reg[0]/D
                                                              0.708         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/FSM_onehot_Sreg0_reg[8]/C
                               eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[3]_rep__7/D
                                                              0.720         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[61]/C
                               core_inst/input_inst/gen_sender[0].gen_chan[3].select_reg_reg[0][3][1]/CE
                                                              0.721         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[61]/C
                               core_inst/input_inst/gen_sender[0].gen_chan[3].select_reg_reg[0][3][2]/CE
                                                              0.721         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[8]_rep__1/C
                               gen_spy_afe[2].gen_spy_bit[3].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[10]
                                                              0.723         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[55]/D
                                                              0.729         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[55]/D
                                                              0.729         
ts_spy_gen[3].ts_spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                               eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[58]
                                                              0.729         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[61]/C
                               eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[3]_rep__13/CE
                                                              0.730         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[61]/C
                               eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[6]_rep__14/CE
                                                              0.730         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[61]/C
                               eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[6]_rep__5/CE
                                                              0.730         
ts_spy_gen[3].ts_spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                               eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[52]
                                                              0.733         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[11]_rep__0/C
                               gen_spy_afe[2].gen_spy_bit[5].spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[13]
                                                              0.741         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[53]/D
                                                              0.748         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[53]/D
                                                              0.748         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/FSM_onehot_Sreg0_reg[8]/C
                               eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[6]_rep__14/D
                                                              0.751         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[1]_rep__4/C
                               gen_spy_afe[2].gen_spy_bit[2].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[3]
                                                              0.752         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[9]_rep/C
                               gen_spy_afe[2].gen_spy_bit[0].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[11]
                                                              0.753         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/FSM_onehot_Sreg0_reg[8]/C
                               eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[3]_rep__13/D
                                                              0.753         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[61]/C
                               core_inst/input_inst/gen_sender[1].gen_chan[2].select_reg_reg[1][2][0]/CE
                                                              0.758         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[61]/C
                               core_inst/input_inst/gen_sender[1].gen_chan[2].select_reg_reg[1][2][2]/CE
                                                              0.758         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[1]_rep__4/C
                               gen_spy_afe[2].gen_spy_bit[5].spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[3]
                                                              0.760         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[50]/D
                                                              0.763         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[50]/D
                                                              0.763         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[1]_rep/C
                               gen_spy_afe[2].gen_spy_bit[1].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[3]
                                                              0.765         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[52]/D
                                                              0.768         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[52]/D
                                                              0.768         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[10]_rep__3/C
                               gen_spy_afe[2].gen_spy_bit[6].spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[12]
                                                              0.776         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[61]/C
                               eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[0]_rep__0_replica/CE
                                                              0.776         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[61]/C
                               eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[2]_rep__0_replica/CE
                                                              0.776         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[10]_rep__0/C
                               gen_spy_afe[2].gen_spy_bit[4].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[12]
                                                              0.786         
rx_addr_reg_reg[17]/C          eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[27]
                                                              0.792         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[8]_rep__0/C
                               gen_spy_afe[3].gen_spy_bit[3].spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[10]
                                                              0.792         
endpoint_inst/timestamp_reg_reg[25]/C
                               core_inst/st40_sender_inst/gen_stc_a[2].gen_stc_c[1].stc_inst/ts_reg_reg[62]/D
                                                              0.793         
endpoint_inst/timestamp_reg_reg[25]/C
                               core_inst/st40_sender_inst/gen_stc_a[2].gen_stc_c[1].stc_inst/ts_reg_reg[62]/D
                                                              0.793         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[4]_rep__0/C
                               gen_spy_afe[3].gen_spy_bit[4].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[6]
                                                              0.799         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[61]/C
                               core_inst/input_inst/gen_sender[0].gen_chan[3].select_reg_reg[0][3][0]/CE
                                                              0.800         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[61]/C
                               core_inst/input_inst/gen_sender[0].gen_chan[3].select_reg_reg[0][3][3]/CE
                                                              0.800         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[61]/C
                               core_inst/input_inst/gen_sender[0].gen_chan[3].select_reg_reg[0][3][4]/CE
                                                              0.800         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[61]/C
                               core_inst/input_inst/gen_sender[0].gen_chan[3].select_reg_reg[0][3][5]/CE
                                                              0.800         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[4]_rep__0/C
                               gen_spy_afe[2].gen_spy_bit[6].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[6]
                                                              0.803         
core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[4].stc_inst/genfifo[1].fifo_inst/RDCLK
                               core_inst/st40_sender_inst/FSM_sequential_state_reg[0]/D
                                                              0.805         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[10]_rep__3/C
                               gen_spy_afe[1].gen_spy_bit[8].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[12]
                                                              0.807         
ts_spy_gen[3].ts_spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                               eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[60]
                                                              0.807         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[61]/C
                               eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[6]_rep__12/CE
                                                              0.809         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[8]_rep__0/C
                               gen_spy_afe[3].gen_spy_bit[4].spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[10]
                                                              0.811         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[9]_rep__1/C
                               gen_spy_afe[3].gen_spy_bit[3].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[11]
                                                              0.811         
core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[4].stc_inst/genfifo[1].fifo_inst/RDCLK
                               core_inst/st40_sender_inst/selc_reg[1]/D
                                                              0.813         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[9]_rep__1/C
                               gen_spy_afe[2].gen_spy_bit[0].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[11]
                                                              0.813         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[9]_rep__1/C
                               gen_spy_afe[2].gen_spy_bit[4].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[11]
                                                              0.813         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[10]_rep__2/C
                               gen_spy_afe[3].gen_spy_bit[0].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[12]
                                                              0.820         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[10]_rep__0/C
                               gen_spy_afe[2].gen_spy_bit[1].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[12]
                                                              0.820         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[10]_rep__0/C
                               gen_spy_afe[2].gen_spy_bit[2].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[12]
                                                              0.820         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[61]/C
                               eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[0]_rep__0/CE
                                                              0.821         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[8]_rep__0/C
                               gen_spy_afe[2].gen_spy_bit[5].spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[10]
                                                              0.822         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[61]/C
                               core_inst/input_inst/gen_sender[3].gen_chan[0].select_reg_reg[3][0][0]/CE
                                                              0.822         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[61]/C
                               core_inst/input_inst/gen_sender[3].gen_chan[0].select_reg_reg[3][0][1]/CE
                                                              0.822         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[61]/C
                               core_inst/input_inst/gen_sender[3].gen_chan[0].select_reg_reg[3][0][2]/CE
                                                              0.822         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[61]/C
                               core_inst/input_inst/gen_sender[3].gen_chan[0].select_reg_reg[3][0][3]/CE
                                                              0.822         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[10]_rep__3/C
                               gen_spy_afe[2].gen_spy_bit[3].spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[12]
                                                              0.824         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[61]/C
                               core_inst/input_inst/gen_sender[1].gen_chan[0].select_reg_reg[1][0][0]/CE
                                                              0.826         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[61]/C
                               core_inst/input_inst/gen_sender[1].gen_chan[0].select_reg_reg[1][0][4]/CE
                                                              0.826         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[51]/D
                                                              0.828         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[51]/D
                                                              0.828         
ts_spy_gen[2].ts_spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                               eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[34]
                                                              0.839         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/data_manager_blk/TX_DATA_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RST
                                                              0.842         
ts_spy_gen[2].ts_spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                               eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[35]
                                                              0.842         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[10]_rep__3/C
                               gen_spy_afe[2].gen_spy_bit[1].spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[12]
                                                              0.843         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[49]/D
                                                              0.847         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[49]/D
                                                              0.847         
BRAM0_inst/ramb_bl.ramb36_sin_bl.ram36_bl/CLKARDCLK
                               eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[21]
                                                              0.847         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[10]_rep__2/C
                               gen_spy_afe[2].gen_spy_bit[3].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[12]
                                                              0.851         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[61]/C
                               eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[0]_rep/CE
                                                              0.851         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[61]/C
                               eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[1]_rep__2_replica/CE
                                                              0.851         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[9]_rep__1/C
                               gen_spy_afe[3].gen_spy_bit[5].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[11]
                                                              0.852         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[61]/C
                               eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[3]_rep__5/CE
                                                              0.852         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[61]/C
                               eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[6]_rep__6/CE
                                                              0.852         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[4]_rep__0/C
                               gen_spy_afe[3].gen_spy_bit[5].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[6]
                                                              0.852         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[2]_rep__3/C
                               gen_spy_afe[3].gen_spy_bit[0].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[4]
                                                              0.858         
endpoint_inst/timestamp_reg_reg[25]/C
                               core_inst/st40_sender_inst/gen_stc_a[2].gen_stc_c[1].stc_inst/ts_reg_reg[63]/D
                                                              0.858         
endpoint_inst/timestamp_reg_reg[25]/C
                               core_inst/st40_sender_inst/gen_stc_a[2].gen_stc_c[1].stc_inst/ts_reg_reg[63]/D
                                                              0.858         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[9]_rep__2/C
                               gen_spy_afe[2].gen_spy_bit[7].spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[11]
                                                              0.858         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[46]/D
                                                              0.861         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[46]/D
                                                              0.861         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[8]_rep__0/C
                               gen_spy_afe[3].gen_spy_bit[2].spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[10]
                                                              0.862         
ts_spy_gen[1].ts_spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                               eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[26]
                                                              0.862         
rx_addr_reg_reg[17]/C          eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[25]
                                                              0.863         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[8]_rep__1/C
                               gen_spy_afe[2].gen_spy_bit[2].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[10]
                                                              0.866         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[48]/D
                                                              0.866         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[48]/D
                                                              0.866         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[61]/C
                               eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[3]_rep__14/CE
                                                              0.867         
eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[4]_rep__1/C
                               gen_spy_afe[2].gen_spy_bit[3].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[6]
                                                              0.869         
core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[4].stc_inst/genfifo[1].fifo_inst/RDCLK
                               core_inst/st40_sender_inst/sela_reg[1]/D
                                                              0.870         
endpoint_inst/timestamp_reg_reg[25]/C
                               core_inst/st40_sender_inst/gen_stc_a[2].gen_stc_c[1].stc_inst/ts_reg_reg[61]/D
                                                              0.877         
endpoint_inst/timestamp_reg_reg[25]/C
                               core_inst/st40_sender_inst/gen_stc_a[2].gen_stc_c[1].stc_inst/ts_reg_reg[61]/D
                                                              0.877         
endpoint_inst/timestamp_reg_reg[25]/C
                               core_inst/st40_sender_inst/gen_stc_a[2].gen_stc_c[1].stc_inst/ts_reg_reg[58]/D
                                                              0.891         
endpoint_inst/timestamp_reg_reg[25]/C
                               core_inst/st40_sender_inst/gen_stc_a[2].gen_stc_c[1].stc_inst/ts_reg_reg[58]/D
                                                              0.891         
endpoint_inst/timestamp_reg_reg[25]/C
                               core_inst/st40_sender_inst/gen_stc_a[2].gen_stc_c[1].stc_inst/ts_reg_reg[60]/D
                                                              0.896         
endpoint_inst/timestamp_reg_reg[25]/C
                               core_inst/st40_sender_inst/gen_stc_a[2].gen_stc_c[1].stc_inst/ts_reg_reg[60]/D
                                                              0.896         
core_inst/st40_sender_inst/sela_reg[2]/C
                               core_inst/st40_sender_inst/dout_reg_reg[8]/D
                                                              0.901         
core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[4].stc_inst/genfifo[1].fifo_inst/RDCLK
                               core_inst/st40_sender_inst/sela_reg[2]/D
                                                              0.903         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[7].stc_inst/ts_reg_reg[62]/D
                                                              0.924         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[7].stc_inst/ts_reg_reg[62]/D
                                                              0.924         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[47]/D
                                                              0.926         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[47]/D
                                                              0.926         
endpoint_inst/timestamp_reg_reg[23]/C
                               core_inst/st40_sender_inst/gen_stc_a[1].gen_stc_c[5].stc_inst/ts_reg_reg[62]/D
                                                              0.928         
endpoint_inst/timestamp_reg_reg[23]/C
                               core_inst/st40_sender_inst/gen_stc_a[1].gen_stc_c[5].stc_inst/ts_reg_reg[62]/D
                                                              0.928         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/tx/phy/wb_reg[0]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/q_reg/D
                                                              0.941         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[45]/D
                                                              0.945         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[45]/D
                                                              0.945         
endpoint_inst/timestamp_reg_reg[25]/C
                               core_inst/st40_sender_inst/gen_stc_a[2].gen_stc_c[1].stc_inst/ts_reg_reg[59]/D
                                                              0.956         
endpoint_inst/timestamp_reg_reg[25]/C
                               core_inst/st40_sender_inst/gen_stc_a[2].gen_stc_c[1].stc_inst/ts_reg_reg[59]/D
                                                              0.956         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[42]/D
                                                              0.960         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[42]/D
                                                              0.960         
core_inst/st40_sender_inst/sela_reg[2]/C
                               core_inst/st40_sender_inst/dout_reg_reg[18]/D
                                                              0.965         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[44]/D
                                                              0.965         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[44]/D
                                                              0.965         
endpoint_inst/timestamp_reg_reg[25]/C
                               core_inst/st40_sender_inst/gen_stc_a[2].gen_stc_c[1].stc_inst/ts_reg_reg[57]/D
                                                              0.975         
endpoint_inst/timestamp_reg_reg[25]/C
                               core_inst/st40_sender_inst/gen_stc_a[2].gen_stc_c[1].stc_inst/ts_reg_reg[57]/D
                                                              0.975         
endpoint_inst/timestamp_reg_reg[25]/C
                               core_inst/st40_sender_inst/gen_stc_a[2].gen_stc_c[1].stc_inst/ts_reg_reg[54]/D
                                                              0.988         
endpoint_inst/timestamp_reg_reg[25]/C
                               core_inst/st40_sender_inst/gen_stc_a[2].gen_stc_c[1].stc_inst/ts_reg_reg[54]/D
                                                              0.988         
core_inst/st40_sender_inst/sela_reg[2]/C
                               core_inst/st40_sender_inst/dout_reg_reg[16]/D
                                                              0.988         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[7].stc_inst/ts_reg_reg[63]/D
                                                              0.989         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[7].stc_inst/ts_reg_reg[63]/D
                                                              0.989         
endpoint_inst/timestamp_reg_reg[23]/C
                               core_inst/st40_sender_inst/gen_stc_a[1].gen_stc_c[5].stc_inst/ts_reg_reg[63]/D
                                                              0.993         
endpoint_inst/timestamp_reg_reg[23]/C
                               core_inst/st40_sender_inst/gen_stc_a[1].gen_stc_c[5].stc_inst/ts_reg_reg[63]/D
                                                              0.993         
endpoint_inst/timestamp_reg_reg[25]/C
                               core_inst/st40_sender_inst/gen_stc_a[2].gen_stc_c[1].stc_inst/ts_reg_reg[56]/D
                                                              0.993         
endpoint_inst/timestamp_reg_reg[25]/C
                               core_inst/st40_sender_inst/gen_stc_a[2].gen_stc_c[1].stc_inst/ts_reg_reg[56]/D
                                                              0.993         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[6].stc_inst/ts_reg_reg[62]/D
                                                              0.999         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[6].stc_inst/ts_reg_reg[62]/D
                                                              0.999         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[7].stc_inst/ts_reg_reg[61]/D
                                                              1.008         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[7].stc_inst/ts_reg_reg[61]/D
                                                              1.008         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/q_reg/D
                                                              1.009         
endpoint_inst/timestamp_reg_reg[23]/C
                               core_inst/st40_sender_inst/gen_stc_a[1].gen_stc_c[5].stc_inst/ts_reg_reg[61]/D
                                                              1.012         
endpoint_inst/timestamp_reg_reg[23]/C
                               core_inst/st40_sender_inst/gen_stc_a[1].gen_stc_c[5].stc_inst/ts_reg_reg[61]/D
                                                              1.012         
endpoint_inst/timestamp_reg_reg[10]/C
                               core_inst/st40_sender_inst/gen_stc_a[2].gen_stc_c[0].stc_inst/ts_reg_reg[62]/D
                                                              1.017         
endpoint_inst/timestamp_reg_reg[10]/C
                               core_inst/st40_sender_inst/gen_stc_a[2].gen_stc_c[0].stc_inst/ts_reg_reg[62]/D
                                                              1.017         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[7].stc_inst/ts_reg_reg[58]/D
                                                              1.023         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[7].stc_inst/ts_reg_reg[58]/D
                                                              1.023         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[43]/D
                                                              1.025         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[43]/D
                                                              1.025         
endpoint_inst/timestamp_reg_reg[23]/C
                               core_inst/st40_sender_inst/gen_stc_a[1].gen_stc_c[5].stc_inst/ts_reg_reg[58]/D
                                                              1.026         
endpoint_inst/timestamp_reg_reg[23]/C
                               core_inst/st40_sender_inst/gen_stc_a[1].gen_stc_c[5].stc_inst/ts_reg_reg[58]/D
                                                              1.026         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[7].stc_inst/ts_reg_reg[60]/D
                                                              1.028         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[7].stc_inst/ts_reg_reg[60]/D
                                                              1.028         
core_inst/st40_sender_inst/sela_reg[2]/C
                               core_inst/st40_sender_inst/dout_reg_reg[14]/D
                                                              1.030         
endpoint_inst/timestamp_reg_reg[23]/C
                               core_inst/st40_sender_inst/gen_stc_a[1].gen_stc_c[5].stc_inst/ts_reg_reg[60]/D
                                                              1.031         
endpoint_inst/timestamp_reg_reg[23]/C
                               core_inst/st40_sender_inst/gen_stc_a[1].gen_stc_c[5].stc_inst/ts_reg_reg[60]/D
                                                              1.031         
core_inst/st40_sender_inst/selc_reg[2]/C
                               core_inst/st40_sender_inst/dout_reg_reg[17]/D
                                                              1.033         
core_inst/st40_sender_inst/sela_reg[2]/C
                               core_inst/st40_sender_inst/dout_reg_reg[23]/D
                                                              1.037         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/cctr_reg[0]/S
                                                              1.039         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/cctr_reg[1]/S
                                                              1.039         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[41]/D
                                                              1.044         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[41]/D
                                                              1.044         
endpoint_inst/timestamp_reg_reg[25]/C
                               core_inst/st40_sender_inst/gen_stc_a[2].gen_stc_c[1].stc_inst/ts_reg_reg[55]/D
                                                              1.053         
endpoint_inst/timestamp_reg_reg[25]/C
                               core_inst/st40_sender_inst/gen_stc_a[2].gen_stc_c[1].stc_inst/ts_reg_reg[55]/D
                                                              1.053         
endpoint_inst/timestamp_reg_reg[33]/C
                               core_inst/gen_stream_sender[3].stream_sender_inst/timestamp_reg_reg[33]/D
                                                              1.054         
endpoint_inst/timestamp_reg_reg[33]/C
                               core_inst/gen_stream_sender[3].stream_sender_inst/timestamp_reg_reg[33]/D
                                                              1.054         
endpoint_inst/timestamp_reg_reg[18]/C
                               core_inst/st40_sender_inst/gen_stc_a[2].gen_stc_c[3].stc_inst/ts_reg_reg[62]/D
                                                              1.056         
endpoint_inst/timestamp_reg_reg[18]/C
                               core_inst/st40_sender_inst/gen_stc_a[2].gen_stc_c[3].stc_inst/ts_reg_reg[62]/D
                                                              1.056         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[38]/D
                                                              1.059         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[38]/D
                                                              1.059         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[40]/D
                                                              1.064         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[40]/D
                                                              1.064         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[6].stc_inst/ts_reg_reg[63]/D
                                                              1.064         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[6].stc_inst/ts_reg_reg[63]/D
                                                              1.064         
endpoint_inst/timestamp_reg_reg[25]/C
                               core_inst/st40_sender_inst/gen_stc_a[2].gen_stc_c[1].stc_inst/ts_reg_reg[53]/D
                                                              1.072         
endpoint_inst/timestamp_reg_reg[25]/C
                               core_inst/st40_sender_inst/gen_stc_a[2].gen_stc_c[1].stc_inst/ts_reg_reg[53]/D
                                                              1.072         
endpoint_inst/timestamp_reg_reg[10]/C
                               core_inst/st40_sender_inst/gen_stc_a[2].gen_stc_c[0].stc_inst/ts_reg_reg[63]/D
                                                              1.075         
endpoint_inst/timestamp_reg_reg[10]/C
                               core_inst/st40_sender_inst/gen_stc_a[2].gen_stc_c[0].stc_inst/ts_reg_reg[63]/D
                                                              1.075         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[6].stc_inst/ts_reg_reg[61]/D
                                                              1.083         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[6].stc_inst/ts_reg_reg[61]/D
                                                              1.083         
endpoint_inst/timestamp_reg_reg[25]/C
                               core_inst/st40_sender_inst/gen_stc_a[2].gen_stc_c[1].stc_inst/ts_reg_reg[50]/D
                                                              1.085         
endpoint_inst/timestamp_reg_reg[25]/C
                               core_inst/st40_sender_inst/gen_stc_a[2].gen_stc_c[1].stc_inst/ts_reg_reg[50]/D
                                                              1.085         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[7].stc_inst/ts_reg_reg[59]/D
                                                              1.088         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[7].stc_inst/ts_reg_reg[59]/D
                                                              1.088         
endpoint_inst/timestamp_reg_reg[25]/C
                               core_inst/st40_sender_inst/gen_stc_a[2].gen_stc_c[1].stc_inst/ts_reg_reg[52]/D
                                                              1.090         
endpoint_inst/timestamp_reg_reg[25]/C
                               core_inst/st40_sender_inst/gen_stc_a[2].gen_stc_c[1].stc_inst/ts_reg_reg[52]/D
                                                              1.090         
endpoint_inst/timestamp_reg_reg[23]/C
                               core_inst/st40_sender_inst/gen_stc_a[1].gen_stc_c[5].stc_inst/ts_reg_reg[59]/D
                                                              1.091         
endpoint_inst/timestamp_reg_reg[23]/C
                               core_inst/st40_sender_inst/gen_stc_a[1].gen_stc_c[5].stc_inst/ts_reg_reg[59]/D
                                                              1.091         
endpoint_inst/timestamp_reg_reg[10]/C
                               core_inst/st40_sender_inst/gen_stc_a[2].gen_stc_c[0].stc_inst/ts_reg_reg[61]/D
                                                              1.096         
endpoint_inst/timestamp_reg_reg[10]/C
                               core_inst/st40_sender_inst/gen_stc_a[2].gen_stc_c[0].stc_inst/ts_reg_reg[61]/D
                                                              1.096         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[6].stc_inst/ts_reg_reg[58]/D
                                                              1.098         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[6].stc_inst/ts_reg_reg[58]/D
                                                              1.098         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[6].stc_inst/ts_reg_reg[60]/D
                                                              1.103         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[6].stc_inst/ts_reg_reg[60]/D
                                                              1.103         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[7].stc_inst/ts_reg_reg[57]/D
                                                              1.107         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[7].stc_inst/ts_reg_reg[57]/D
                                                              1.107         
endpoint_inst/timestamp_reg_reg[23]/C
                               core_inst/st40_sender_inst/gen_stc_a[1].gen_stc_c[5].stc_inst/ts_reg_reg[57]/D
                                                              1.110         
endpoint_inst/timestamp_reg_reg[23]/C
                               core_inst/st40_sender_inst/gen_stc_a[1].gen_stc_c[5].stc_inst/ts_reg_reg[57]/D
                                                              1.110         
endpoint_inst/timestamp_reg_reg[10]/C
                               core_inst/st40_sender_inst/gen_stc_a[2].gen_stc_c[0].stc_inst/ts_reg_reg[60]/D
                                                              1.111         
endpoint_inst/timestamp_reg_reg[10]/C
                               core_inst/st40_sender_inst/gen_stc_a[2].gen_stc_c[0].stc_inst/ts_reg_reg[60]/D
                                                              1.111         
endpoint_inst/timestamp_reg_reg[10]/C
                               core_inst/st40_sender_inst/gen_stc_a[2].gen_stc_c[0].stc_inst/ts_reg_reg[58]/D
                                                              1.116         
endpoint_inst/timestamp_reg_reg[10]/C
                               core_inst/st40_sender_inst/gen_stc_a[2].gen_stc_c[0].stc_inst/ts_reg_reg[58]/D
                                                              1.116         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[6]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[0]/CE
                                                              1.117         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[6]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[1]/CE
                                                              1.117         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[6]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[2]/CE
                                                              1.117         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[6]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[3]/CE
                                                              1.117         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[7].stc_inst/ts_reg_reg[54]/D
                                                              1.121         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[7].stc_inst/ts_reg_reg[54]/D
                                                              1.121         
endpoint_inst/timestamp_reg_reg[18]/C
                               core_inst/st40_sender_inst/gen_stc_a[2].gen_stc_c[3].stc_inst/ts_reg_reg[63]/D
                                                              1.121         
endpoint_inst/timestamp_reg_reg[18]/C
                               core_inst/st40_sender_inst/gen_stc_a[2].gen_stc_c[3].stc_inst/ts_reg_reg[63]/D
                                                              1.121         
endpoint_inst/timestamp_reg_reg[23]/C
                               core_inst/st40_sender_inst/gen_stc_a[1].gen_stc_c[5].stc_inst/ts_reg_reg[54]/D
                                                              1.122         
endpoint_inst/timestamp_reg_reg[23]/C
                               core_inst/st40_sender_inst/gen_stc_a[1].gen_stc_c[5].stc_inst/ts_reg_reg[54]/D
                                                              1.122         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[39]/D
                                                              1.124         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[39]/D
                                                              1.124         
endpoint_inst/timestamp_reg_reg[52]/C
                               core_inst/gen_stream_sender[0].stream_sender_inst/timestamp_reg_reg[52]/D
                                                              1.125         
endpoint_inst/timestamp_reg_reg[52]/C
                               core_inst/gen_stream_sender[0].stream_sender_inst/timestamp_reg_reg[52]/D
                                                              1.125         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[7].stc_inst/ts_reg_reg[56]/D
                                                              1.126         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[7].stc_inst/ts_reg_reg[56]/D
                                                              1.126         
endpoint_inst/timestamp_reg_reg[23]/C
                               core_inst/st40_sender_inst/gen_stc_a[1].gen_stc_c[5].stc_inst/ts_reg_reg[56]/D
                                                              1.127         
endpoint_inst/timestamp_reg_reg[23]/C
                               core_inst/st40_sender_inst/gen_stc_a[1].gen_stc_c[5].stc_inst/ts_reg_reg[56]/D
                                                              1.127         
core_inst/st40_sender_inst/sela_reg[2]/C
                               core_inst/st40_sender_inst/dout_reg_reg[15]/D
                                                              1.135         
endpoint_inst/timestamp_reg_reg[18]/C
                               core_inst/st40_sender_inst/gen_stc_a[2].gen_stc_c[3].stc_inst/ts_reg_reg[61]/D
                                                              1.140         
endpoint_inst/timestamp_reg_reg[18]/C
                               core_inst/st40_sender_inst/gen_stc_a[2].gen_stc_c[3].stc_inst/ts_reg_reg[61]/D
                                                              1.140         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[37]/D
                                                              1.143         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[37]/D
                                                              1.143         
endpoint_inst/timestamp_reg_reg[25]/C
                               core_inst/st40_sender_inst/gen_stc_a[2].gen_stc_c[1].stc_inst/ts_reg_reg[51]/D
                                                              1.150         
endpoint_inst/timestamp_reg_reg[25]/C
                               core_inst/st40_sender_inst/gen_stc_a[2].gen_stc_c[1].stc_inst/ts_reg_reg[51]/D
                                                              1.150         
endpoint_inst/timestamp_reg_reg[18]/C
                               core_inst/st40_sender_inst/gen_stc_a[2].gen_stc_c[3].stc_inst/ts_reg_reg[58]/D
                                                              1.154         
endpoint_inst/timestamp_reg_reg[18]/C
                               core_inst/st40_sender_inst/gen_stc_a[2].gen_stc_c[3].stc_inst/ts_reg_reg[58]/D
                                                              1.154         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[34]/D
                                                              1.157         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[34]/D
                                                              1.157         
endpoint_inst/timestamp_reg_reg[18]/C
                               core_inst/st40_sender_inst/gen_stc_a[2].gen_stc_c[3].stc_inst/ts_reg_reg[60]/D
                                                              1.159         
endpoint_inst/timestamp_reg_reg[18]/C
                               core_inst/st40_sender_inst/gen_stc_a[2].gen_stc_c[3].stc_inst/ts_reg_reg[60]/D
                                                              1.159         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[36]/D
                                                              1.162         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[36]/D
                                                              1.162         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[6].stc_inst/ts_reg_reg[59]/D
                                                              1.163         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[6].stc_inst/ts_reg_reg[59]/D
                                                              1.163         
endpoint_inst/timestamp_reg_reg[25]/C
                               core_inst/st40_sender_inst/gen_stc_a[2].gen_stc_c[1].stc_inst/ts_reg_reg[49]/D
                                                              1.169         
endpoint_inst/timestamp_reg_reg[25]/C
                               core_inst/st40_sender_inst/gen_stc_a[2].gen_stc_c[1].stc_inst/ts_reg_reg[49]/D
                                                              1.169         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[2].stc_inst/ts_reg_reg[62]/D
                                                              1.171         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[2].stc_inst/ts_reg_reg[62]/D
                                                              1.171         
endpoint_inst/timestamp_reg_reg[10]/C
                               core_inst/st40_sender_inst/gen_stc_a[2].gen_stc_c[0].stc_inst/ts_reg_reg[59]/D
                                                              1.174         
endpoint_inst/timestamp_reg_reg[10]/C
                               core_inst/st40_sender_inst/gen_stc_a[2].gen_stc_c[0].stc_inst/ts_reg_reg[59]/D
                                                              1.174         
core_inst/st40_sender_inst/sela_reg[2]/C
                               core_inst/st40_sender_inst/dout_reg_reg[10]/D
                                                              1.174         
core_inst/st40_sender_inst/sela_reg[2]/C
                               core_inst/st40_sender_inst/dout_reg_reg[24]/D
                                                              1.174         
core_inst/st40_sender_inst/sela_reg[2]/C
                               core_inst/st40_sender_inst/dout_reg_reg[20]/D
                                                              1.182         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[6].stc_inst/ts_reg_reg[57]/D
                                                              1.182         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[6].stc_inst/ts_reg_reg[57]/D
                                                              1.182         
endpoint_inst/timestamp_reg_reg[25]/C
                               core_inst/st40_sender_inst/gen_stc_a[2].gen_stc_c[1].stc_inst/ts_reg_reg[46]/D
                                                              1.183         
endpoint_inst/timestamp_reg_reg[25]/C
                               core_inst/st40_sender_inst/gen_stc_a[2].gen_stc_c[1].stc_inst/ts_reg_reg[46]/D
                                                              1.183         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[7].stc_inst/ts_reg_reg[55]/D
                                                              1.186         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[7].stc_inst/ts_reg_reg[55]/D
                                                              1.186         
endpoint_inst/timestamp_reg_reg[23]/C
                               core_inst/st40_sender_inst/gen_stc_a[1].gen_stc_c[5].stc_inst/ts_reg_reg[55]/D
                                                              1.187         
endpoint_inst/timestamp_reg_reg[23]/C
                               core_inst/st40_sender_inst/gen_stc_a[1].gen_stc_c[5].stc_inst/ts_reg_reg[55]/D
                                                              1.187         
endpoint_inst/timestamp_reg_reg[25]/C
                               core_inst/st40_sender_inst/gen_stc_a[2].gen_stc_c[1].stc_inst/ts_reg_reg[48]/D
                                                              1.188         
endpoint_inst/timestamp_reg_reg[25]/C
                               core_inst/st40_sender_inst/gen_stc_a[2].gen_stc_c[1].stc_inst/ts_reg_reg[48]/D
                                                              1.188         
endpoint_inst/timestamp_reg_reg[10]/C
                               core_inst/st40_sender_inst/gen_stc_a[2].gen_stc_c[0].stc_inst/ts_reg_reg[57]/D
                                                              1.195         
endpoint_inst/timestamp_reg_reg[10]/C
                               core_inst/st40_sender_inst/gen_stc_a[2].gen_stc_c[0].stc_inst/ts_reg_reg[57]/D
                                                              1.195         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[6].stc_inst/ts_reg_reg[54]/D
                                                              1.197         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[6].stc_inst/ts_reg_reg[54]/D
                                                              1.197         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[6].stc_inst/ts_reg_reg[56]/D
                                                              1.202         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[6].stc_inst/ts_reg_reg[56]/D
                                                              1.202         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[0]/PRE
                                                              1.205         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[16]/PRE
                                                              1.205         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[17]/PRE
                                                              1.205         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[24]/PRE
                                                              1.205         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[25]/PRE
                                                              1.205         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[8]/PRE
                                                              1.205         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[7].stc_inst/ts_reg_reg[53]/D
                                                              1.205         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[7].stc_inst/ts_reg_reg[53]/D
                                                              1.205         
endpoint_inst/timestamp_reg_reg[23]/C
                               core_inst/st40_sender_inst/gen_stc_a[1].gen_stc_c[5].stc_inst/ts_reg_reg[53]/D
                                                              1.206         
endpoint_inst/timestamp_reg_reg[23]/C
                               core_inst/st40_sender_inst/gen_stc_a[1].gen_stc_c[5].stc_inst/ts_reg_reg[53]/D
                                                              1.206         
endpoint_inst/timestamp_reg_reg[10]/C
                               core_inst/st40_sender_inst/gen_stc_a[2].gen_stc_c[0].stc_inst/ts_reg_reg[56]/D
                                                              1.210         
endpoint_inst/timestamp_reg_reg[10]/C
                               core_inst/st40_sender_inst/gen_stc_a[2].gen_stc_c[0].stc_inst/ts_reg_reg[56]/D
                                                              1.210         
endpoint_inst/timestamp_reg_reg[10]/C
                               core_inst/st40_sender_inst/gen_stc_a[2].gen_stc_c[0].stc_inst/ts_reg_reg[54]/D
                                                              1.215         
endpoint_inst/timestamp_reg_reg[10]/C
                               core_inst/st40_sender_inst/gen_stc_a[2].gen_stc_c[0].stc_inst/ts_reg_reg[54]/D
                                                              1.215         
endpoint_inst/timestamp_reg_reg[23]/C
                               core_inst/st40_sender_inst/gen_stc_a[1].gen_stc_c[5].stc_inst/ts_reg_reg[50]/D
                                                              1.219         
endpoint_inst/timestamp_reg_reg[23]/C
                               core_inst/st40_sender_inst/gen_stc_a[1].gen_stc_c[5].stc_inst/ts_reg_reg[50]/D
                                                              1.219         
endpoint_inst/timestamp_reg_reg[18]/C
                               core_inst/st40_sender_inst/gen_stc_a[2].gen_stc_c[3].stc_inst/ts_reg_reg[59]/D
                                                              1.219         
endpoint_inst/timestamp_reg_reg[18]/C
                               core_inst/st40_sender_inst/gen_stc_a[2].gen_stc_c[3].stc_inst/ts_reg_reg[59]/D
                                                              1.219         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[7].stc_inst/ts_reg_reg[50]/D
                                                              1.220         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[7].stc_inst/ts_reg_reg[50]/D
                                                              1.220         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[35]/D
                                                              1.222         
endpoint_inst/timestamp_reg_reg[14]/C
                               core_inst/st40_sender_inst/gen_stc_a[4].gen_stc_c[5].stc_inst/ts_reg_reg[35]/D
                                                              1.222         
endpoint_inst/timestamp_reg_reg[23]/C
                               core_inst/st40_sender_inst/gen_stc_a[1].gen_stc_c[5].stc_inst/ts_reg_reg[52]/D
                                                              1.224         
endpoint_inst/timestamp_reg_reg[23]/C
                               core_inst/st40_sender_inst/gen_stc_a[1].gen_stc_c[5].stc_inst/ts_reg_reg[52]/D
                                                              1.224         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[0]/CE
                                                              1.226         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[1]/CE
                                                              1.226         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[2]/CE
                                                              1.226         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[3]/CE
                                                              1.226         
core_inst/st40_sender_inst/sela_reg[2]/C
                               core_inst/st40_sender_inst/dout_reg_reg[27]/D
                                                              1.226         
core_inst/st40_sender_inst/sela_reg[1]/C
                               core_inst/st40_sender_inst/dout_reg_reg[31]/D
                                                              1.227         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[6]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[4]/CE
                                                              1.228         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[6]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[5]/CE
                                                              1.228         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[6]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[6]/CE
                                                              1.228         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[6]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[7]/CE
                                                              1.228         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[6]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[10]/CE
                                                              1.242         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[6]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[11]/CE
                                                              1.242         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[6]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[8]/CE
                                                              1.242         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[6]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[9]/CE
                                                              1.242         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[4]/CE
                                                              1.256         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[5]/CE
                                                              1.256         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[6]/CE
                                                              1.256         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[7]/CE
                                                              1.256         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/dctr_reg[12]/CE
                                                              1.260         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/dctr_reg[13]/CE
                                                              1.260         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/dctr_reg[14]/CE
                                                              1.260         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/dctr_reg[15]/CE
                                                              1.260         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[12]/CE
                                                              1.265         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[13]/CE
                                                              1.265         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/CE
                                                              1.265         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[15]/CE
                                                              1.265         
core_inst/st40_sender_inst/sela_reg[2]/C
                               core_inst/st40_sender_inst/dout_reg_reg[13]/D
                                                              1.281         
core_inst/st40_sender_inst/sela_reg[2]/C
                               core_inst/st40_sender_inst/dout_reg_reg[29]/D
                                                              1.285         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[15]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[0]/CE
                                                              1.305         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[15]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[1]/CE
                                                              1.305         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[15]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[2]/CE
                                                              1.305         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[15]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[3]/CE
                                                              1.305         
core_inst/st40_sender_inst/sela_reg[2]/C
                               core_inst/st40_sender_inst/dout_reg_reg[11]/D
                                                              1.318         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[0]/R
                                                              1.322         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[1]/R
                                                              1.322         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[2]/R
                                                              1.322         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[3]/R
                                                              1.322         
core_inst/st40_sender_inst/sela_reg[2]/C
                               core_inst/st40_sender_inst/dout_reg_reg[30]/D
                                                              1.324         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[6]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[12]/CE
                                                              1.329         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[6]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[13]/CE
                                                              1.329         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[6]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[14]/CE
                                                              1.329         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[6]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[15]/CE
                                                              1.329         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[4]/R
                                                              1.329         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[5]/R
                                                              1.329         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/R
                                                              1.329         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[7]/R
                                                              1.329         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/R
                                                              1.333         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[11]/R
                                                              1.333         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[8]/R
                                                              1.333         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[9]/R
                                                              1.333         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[21]/PRE
                                                              1.336         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[29]/PRE
                                                              1.336         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[31]/PRE
                                                              1.336         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[4]/R
                                                              1.336         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[5]/R
                                                              1.336         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[6]/R
                                                              1.336         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[7]/R
                                                              1.336         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[10]/CE
                                                              1.344         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]/CE
                                                              1.344         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[8]/CE
                                                              1.344         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[9]/CE
                                                              1.344         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[10]/R
                                                              1.344         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[11]/R
                                                              1.344         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[8]/R
                                                              1.344         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[9]/R
                                                              1.344         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[1]/R
                                                              1.346         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[2]/R
                                                              1.346         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[3]/R
                                                              1.346         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[4]/R
                                                              1.346         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[5]/R
                                                              1.346         
core_inst/st40_sender_inst/sela_reg[2]/C
                               core_inst/st40_sender_inst/dout_reg_reg[12]/D
                                                              1.351         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]/R
                                                              1.357         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[1]/R
                                                              1.357         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[2]/R
                                                              1.357         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[3]/R
                                                              1.357         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[12]/PRE
                                                              1.360         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[14]/PRE
                                                              1.360         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[22]/PRE
                                                              1.360         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[28]/PRE
                                                              1.360         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[30]/PRE
                                                              1.360         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[14]/PRE
                                                              1.371         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[1]/PRE
                                                              1.371         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[22]/PRE
                                                              1.371         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[6]/PRE
                                                              1.371         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[0]/PRE
                                                              1.374         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[26]/PRE
                                                              1.374         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[4]/PRE
                                                              1.374         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[8]/PRE
                                                              1.374         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[11]/PRE
                                                              1.375         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[19]/PRE
                                                              1.375         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[3]/PRE
                                                              1.375         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[9]/PRE
                                                              1.375         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/dctr_reg[10]/CE
                                                              1.378         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/dctr_reg[11]/CE
                                                              1.378         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/dctr_reg[8]/CE
                                                              1.378         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/dctr_reg[9]/CE
                                                              1.378         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[15]/PRE
                                                              1.378         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[23]/PRE
                                                              1.378         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[6]/PRE
                                                              1.378         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[7]/PRE
                                                              1.378         
core_inst/st40_sender_inst/sela_reg[2]/C
                               core_inst/st40_sender_inst/kout_reg_reg[0]/D
                                                              1.379         
core_inst/st40_sender_inst/sela_reg[2]/C
                               core_inst/st40_sender_inst/dout_reg_reg[26]/D
                                                              1.386         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt_reg[0]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/CE
                                                              1.387         
core_inst/st40_sender_inst/dout_reg_reg[8]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXDATA[8]
                                                              1.392         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/sctr_reg[1]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/D
                                                              1.398         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt_reg[0]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/CE
                                                              1.399         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt_reg[0]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/CE
                                                              1.399         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[15]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[4]/CE
                                                              1.413         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[15]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[5]/CE
                                                              1.413         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[15]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[6]/CE
                                                              1.413         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[15]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[7]/CE
                                                              1.413         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[0]/R
                                                              1.417         
core_inst/st40_sender_inst/sela_reg[2]/C
                               core_inst/st40_sender_inst/dout_reg_reg[9]/D
                                                              1.417         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[15]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[10]/CE
                                                              1.422         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[15]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[11]/CE
                                                              1.422         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[15]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[8]/CE
                                                              1.422         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[15]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[9]/CE
                                                              1.422         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[0]/CE
                                                              1.432         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[1]/CE
                                                              1.432         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[2]/CE
                                                              1.432         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[3]/CE
                                                              1.432         
core_inst/st40_sender_inst/selc_reg[1]/C
                               core_inst/st40_sender_inst/dout_reg_reg[21]/D
                                                              1.440         
core_inst/st40_sender_inst/selc_reg[0]/C
                               core_inst/st40_sender_inst/dout_reg_reg[22]/D
                                                              1.458         
core_inst/st40_sender_inst/sela_reg[2]/C
                               core_inst/st40_sender_inst/dout_reg_reg[2]/D
                                                              1.459         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[10]/CE
                                                              1.490         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[11]/CE
                                                              1.490         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[8]/CE
                                                              1.490         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[9]/CE
                                                              1.490         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[13]/PRE
                                                              1.497         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[1]/PRE
                                                              1.497         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[5]/PRE
                                                              1.497         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[9]/PRE
                                                              1.497         
core_inst/st40_sender_inst/dout_reg_reg[11]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXDATA[11]
                                                              1.514         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[4]/CE
                                                              1.515         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[5]/CE
                                                              1.515         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[6]/CE
                                                              1.515         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[7]/CE
                                                              1.515         
core_inst/gen_stream_sender[3].stream_sender_inst/dout_reg_reg[29]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXDATA[29]
                                                              1.521         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/dctr_reg[4]/CE
                                                              1.522         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/dctr_reg[5]/CE
                                                              1.522         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/dctr_reg[6]/CE
                                                              1.522         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/dctr_reg[7]/CE
                                                              1.522         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[12]/CE
                                                              1.524         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[13]/CE
                                                              1.524         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[14]/CE
                                                              1.524         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[15]/CE
                                                              1.524         
core_inst/st40_sender_inst/dout_reg_reg[10]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXDATA[10]
                                                              1.527         
core_inst/st40_sender_inst/sela_reg[2]/C
                               core_inst/st40_sender_inst/dout_reg_reg[1]/D
                                                              1.528         
core_inst/st40_sender_inst/dout_reg_reg[11]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt1_daphne2_daq_txonly_i/gtpe2_i/TXDATA[11]
                                                              1.542         
core_inst/st40_sender_inst/dout_reg_reg[8]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt1_daphne2_daq_txonly_i/gtpe2_i/TXDATA[8]
                                                              1.549         
core_inst/st40_sender_inst/selc_reg[0]/C
                               core_inst/st40_sender_inst/dout_reg_reg[0]/D
                                                              1.552         
phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/RXUSERRDY_reg/R
                                                              1.553         
core_inst/st40_sender_inst/sela_reg[2]/C
                               core_inst/st40_sender_inst/dout_reg_reg[25]/D
                                                              1.555         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[15]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[12]/CE
                                                              1.561         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[15]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[13]/CE
                                                              1.561         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[15]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[14]/CE
                                                              1.561         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[15]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[15]/CE
                                                              1.561         
core_inst/st40_sender_inst/dout_reg_reg[5]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXDATA[5]
                                                              1.577         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt_reg[0]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/CE
                                                              1.579         
core_inst/st40_sender_inst/dout_reg_reg[9]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt2_daphne2_daq_txonly_i/gtpe2_i/TXDATA[9]
                                                              1.587         
core_inst/st40_sender_inst/dout_reg_reg[24]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt2_daphne2_daq_txonly_i/gtpe2_i/TXDATA[24]
                                                              1.587         
core_inst/st40_sender_inst/dout_reg_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXDATA[2]
                                                              1.587         
core_inst/st40_sender_inst/dout_reg_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXDATA[3]
                                                              1.588         
core_inst/st40_sender_inst/dout_reg_reg[0]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXDATA[0]
                                                              1.598         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[25]/PRE
                                                              1.608         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[27]/PRE
                                                              1.608         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[30]/PRE
                                                              1.614         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[31]/PRE
                                                              1.614         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[10]/PRE
                                                              1.615         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[16]/PRE
                                                              1.615         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[18]/PRE
                                                              1.615         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[2]/PRE
                                                              1.615         
core_inst/gen_stream_sender[3].stream_sender_inst/dout_reg_reg[31]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXDATA[31]
                                                              1.631         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/dctr_reg[0]/CE
                                                              1.642         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/dctr_reg[1]/CE
                                                              1.642         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/dctr_reg[2]/CE
                                                              1.642         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/dctr_reg[3]/CE
                                                              1.642         
core_inst/st40_sender_inst/dout_reg_reg[1]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXDATA[1]
                                                              1.652         
core_inst/st40_sender_inst/dout_reg_reg[14]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt1_daphne2_daq_txonly_i/gtpe2_i/TXDATA[14]
                                                              1.660         
core_inst/st40_sender_inst/sela_reg[2]/C
                               core_inst/st40_sender_inst/dout_reg_reg[28]/D
                                                              1.668         
core_inst/st40_sender_inst/dout_reg_reg[0]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXDATA[0]
                                                              1.671         
core_inst/gen_stream_sender[3].stream_sender_inst/dout_reg_reg[18]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXDATA[18]
                                                              1.675         
core_inst/st40_sender_inst/sela_reg[1]/C
                               core_inst/st40_sender_inst/dout_reg_reg[4]/D
                                                              1.681         
core_inst/gen_stream_sender[3].stream_sender_inst/dout_reg_reg[22]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXDATA[22]
                                                              1.686         
core_inst/gen_stream_sender[3].stream_sender_inst/dout_reg_reg[26]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXDATA[26]
                                                              1.688         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr_reg[0]/S
                                                              1.691         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr_reg[1]/R
                                                              1.691         
core_inst/st40_sender_inst/dout_reg_reg[13]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXDATA[13]
                                                              1.697         
core_inst/st40_sender_inst/dout_reg_reg[17]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt2_daphne2_daq_txonly_i/gtpe2_i/TXDATA[17]
                                                              1.697         
core_inst/st40_sender_inst/dout_reg_reg[6]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt2_daphne2_daq_txonly_i/gtpe2_i/TXDATA[6]
                                                              1.699         
core_inst/gen_stream_sender[3].stream_sender_inst/dout_reg_reg[20]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXDATA[20]
                                                              1.714         
core_inst/st40_sender_inst/dout_reg_reg[21]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt2_daphne2_daq_txonly_i/gtpe2_i/TXDATA[21]
                                                              1.725         
core_inst/st40_sender_inst/dout_reg_reg[7]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXDATA[7]
                                                              1.728         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[20]/PRE
                                                              1.745         
core_inst/st40_sender_inst/dout_reg_reg[4]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXDATA[4]
                                                              1.751         
core_inst/st40_sender_inst/selc_reg[0]/C
                               core_inst/st40_sender_inst/kout_reg_reg[3]/D
                                                              1.752         
core_inst/st40_sender_inst/dout_reg_reg[13]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt2_daphne2_daq_txonly_i/gtpe2_i/TXDATA[13]
                                                              1.771         
core_inst/st40_sender_inst/dout_reg_reg[14]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXDATA[14]
                                                              1.774         
core_inst/st40_sender_inst/dout_reg_reg[4]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXDATA[4]
                                                              1.776         
core_inst/st40_sender_inst/dout_reg_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt1_daphne2_daq_txonly_i/gtpe2_i/TXDATA[3]
                                                              1.799         
core_inst/st40_sender_inst/dout_reg_reg[5]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt1_daphne2_daq_txonly_i/gtpe2_i/TXDATA[5]
                                                              1.808         
core_inst/gen_stream_sender[3].stream_sender_inst/dout_reg_reg[17]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXDATA[17]
                                                              1.814         
core_inst/st40_sender_inst/dout_reg_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt2_daphne2_daq_txonly_i/gtpe2_i/TXDATA[3]
                                                              1.815         
core_inst/st40_sender_inst/dout_reg_reg[0]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt2_daphne2_daq_txonly_i/gtpe2_i/TXDATA[0]
                                                              1.818         
core_inst/gen_stream_sender[3].stream_sender_inst/kout_reg_reg[0]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXCHARISK[0]
                                                              1.824         
core_inst/st40_sender_inst/dout_reg_reg[27]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXDATA[27]
                                                              1.830         
core_inst/st40_sender_inst/dout_reg_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXDATA[2]
                                                              1.834         
core_inst/st40_sender_inst/dout_reg_reg[6]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXDATA[6]
                                                              1.836         
core_inst/st40_sender_inst/dout_reg_reg[6]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt1_daphne2_daq_txonly_i/gtpe2_i/TXDATA[6]
                                                              1.847         
core_inst/st40_sender_inst/sela_reg[2]/C
                               core_inst/st40_sender_inst/dout_reg_reg[3]/D
                                                              1.851         
phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/R
                                                              1.866         
phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/R
                                                              1.866         
core_inst/st40_sender_inst/dout_reg_reg[0]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt1_daphne2_daq_txonly_i/gtpe2_i/TXDATA[0]
                                                              1.879         
core_inst/gen_stream_sender[3].stream_sender_inst/dout_reg_reg[24]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXDATA[24]
                                                              1.880         
core_inst/st40_sender_inst/dout_reg_reg[28]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt1_daphne2_daq_txonly_i/gtpe2_i/TXDATA[28]
                                                              1.889         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[6]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/time_out_wait_bypass_reg/D
                                                              1.889         
core_inst/gen_stream_sender[2].stream_sender_inst/fifo_gen[6].fifo18e1_inst/RDCLK
                               core_inst/gen_stream_sender[2].stream_sender_inst/crc_inst/lfsr_c_reg[18]/D
                                                              1.893         
core_inst/st40_sender_inst/sela_reg[2]/C
                               core_inst/st40_sender_inst/dout_reg_reg[7]/D
                                                              1.895         
core_inst/st40_sender_inst/dout_reg_reg[5]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt2_daphne2_daq_txonly_i/gtpe2_i/TXDATA[5]
                                                              1.896         
core_inst/gen_stream_sender[2].stream_sender_inst/fifo_gen[6].fifo18e1_inst/RDCLK
                               core_inst/gen_stream_sender[2].stream_sender_inst/crc_inst/lfsr_c_reg[8]/D
                                                              1.901         
core_inst/st40_sender_inst/dout_reg_reg[18]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt1_daphne2_daq_txonly_i/gtpe2_i/TXDATA[18]
                                                              1.904         
core_inst/st40_sender_inst/FSM_sequential_state_reg[1]/C
                               core_inst/st40_sender_inst/kout_reg_reg[1]/D
                                                              1.908         
core_inst/st40_sender_inst/dout_reg_reg[12]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt1_daphne2_daq_txonly_i/gtpe2_i/TXDATA[12]
                                                              1.910         
count_reg_reg[23]/C            led0_reg_reg[1]/R              1.911         
core_inst/gen_stream_sender[3].stream_sender_inst/dout_reg_reg[19]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXDATA[19]
                                                              1.921         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[15]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_wait_bypass_reg/D
                                                              1.923         
phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/check_tlock_max_reg/R
                                                              1.925         
phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_reg/R
                                                              1.925         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[13]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[0]/CE
                                                              1.928         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[13]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[1]/CE
                                                              1.928         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[13]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[2]/CE
                                                              1.928         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[13]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[3]/CE
                                                              1.928         
core_inst/st40_sender_inst/dout_reg_reg[11]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt2_daphne2_daq_txonly_i/gtpe2_i/TXDATA[11]
                                                              1.929         
core_inst/st40_sender_inst/dout_reg_reg[9]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt1_daphne2_daq_txonly_i/gtpe2_i/TXDATA[9]
                                                              1.937         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[13]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[4]/CE
                                                              1.942         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[13]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[5]/CE
                                                              1.942         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[13]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[6]/CE
                                                              1.942         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[13]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[7]/CE
                                                              1.942         
count_reg_reg[23]/C            led0_reg_reg[2]/R              1.958         
core_inst/st40_sender_inst/dout_reg_reg[20]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXDATA[20]
                                                              1.959         
core_inst/gen_stream_sender[3].stream_sender_inst/dout_reg_reg[12]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXDATA[12]
                                                              1.962         
core_inst/st40_sender_inst/dout_reg_reg[12]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXDATA[12]
                                                              1.976         
core_inst/st40_sender_inst/dout_reg_reg[26]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt1_daphne2_daq_txonly_i/gtpe2_i/TXDATA[26]
                                                              1.978         
core_inst/gen_stream_sender[3].stream_sender_inst/dout_reg_reg[7]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXDATA[7]
                                                              1.980         
core_inst/st40_sender_inst/dout_reg_reg[22]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt1_daphne2_daq_txonly_i/gtpe2_i/TXDATA[22]
                                                              1.990         
core_inst/st40_sender_inst/dout_reg_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXDATA[3]
                                                              1.991         
core_inst/st40_sender_inst/dout_reg_reg[26]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt2_daphne2_daq_txonly_i/gtpe2_i/TXDATA[26]
                                                              1.992         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/data_manager_blk/RX_SRC_MAC_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
                                                              1.997         
phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/reset_time_out_reg/S
                                                              2.010         
core_inst/st40_sender_inst/dout_reg_reg[24]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXDATA[24]
                                                              2.013         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[8]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[0]/CE
                                                              2.022         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[8]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[1]/CE
                                                              2.022         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[8]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[2]/CE
                                                              2.022         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[8]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[3]/CE
                                                              2.022         
phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/gtrxreset_i_reg/R
                                                              2.034         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[8]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[12]/CE
                                                              2.034         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[8]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[13]/CE
                                                              2.034         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[8]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[14]/CE
                                                              2.034         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[8]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[15]/CE
                                                              2.034         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_reg/D
                                                              2.035         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[8]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[10]/CE
                                                              2.042         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[8]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[11]/CE
                                                              2.042         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[8]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[8]/CE
                                                              2.042         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[8]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[9]/CE
                                                              2.042         
phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/R
                                                              2.051         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[13]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[10]/CE
                                                              2.052         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[13]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[11]/CE
                                                              2.052         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[13]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[8]/CE
                                                              2.052         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[13]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[9]/CE
                                                              2.052         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/data_manager_blk/RX_SRC_ADDR_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
                                                              2.052         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_wait_bypass_reg/D
                                                              2.083         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[13]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[12]/CE
                                                              2.089         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[13]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[13]/CE
                                                              2.089         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[13]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[14]/CE
                                                              2.089         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[13]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[15]/CE
                                                              2.089         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[8]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[4]/CE
                                                              2.103         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[8]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[5]/CE
                                                              2.103         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[8]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[6]/CE
                                                              2.103         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[8]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[7]/CE
                                                              2.103         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[12]/R
                                                              2.104         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[13]/R
                                                              2.104         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[14]/R
                                                              2.104         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[15]/R
                                                              2.104         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[4]/R
                                                              2.109         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[5]/R
                                                              2.109         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[6]/R
                                                              2.109         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[7]/R
                                                              2.109         
phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/R
                                                              2.122         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[8]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_2ms_reg/D
                                                              2.151         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[10]/R
                                                              2.168         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]/R
                                                              2.168         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[8]/R
                                                              2.168         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[9]/R
                                                              2.168         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[13]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[28]/CE
                                                              2.169         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[13]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[29]/CE
                                                              2.169         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[13]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[30]/CE
                                                              2.169         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[13]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[31]/CE
                                                              2.169         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[13]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[24]/CE
                                                              2.178         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[13]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[25]/CE
                                                              2.178         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[13]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[26]/CE
                                                              2.178         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[13]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[27]/CE
                                                              2.178         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[13]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[16]/CE
                                                              2.183         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[13]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[17]/CE
                                                              2.183         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[13]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[18]/CE
                                                              2.183         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[13]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count_reg[19]/CE
                                                              2.183         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[0]/R
                                                              2.192         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[1]/R
                                                              2.192         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[2]/R
                                                              2.192         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[3]/R
                                                              2.192         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/mmcm_lock_reclocked_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]/CE
                                                              2.196         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/mmcm_lock_reclocked_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]/CE
                                                              2.196         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[12]/R
                                                              2.211         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[13]/R
                                                              2.211         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[14]/R
                                                              2.211         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[15]/R
                                                              2.211         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/mmcm_lock_reclocked_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]/CE
                                                              2.211         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
                                                              2.219         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[7]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[10]/CE
                                                              2.228         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[7]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[11]/CE
                                                              2.228         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[7]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[8]/CE
                                                              2.228         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[7]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[9]/CE
                                                              2.228         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[7]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]/CE
                                                              2.254         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[7]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[1]/CE
                                                              2.254         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[7]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[2]/CE
                                                              2.254         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[0]/R
                                                              2.266         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[1]/R
                                                              2.266         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[2]/R
                                                              2.266         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[3]/R
                                                              2.266         
phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg/CLR
                                                              2.280         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[4]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[13]/D
                                                              2.305         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[4]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[15]/D
                                                              2.310         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[1]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[15]/D
                                                              2.318         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[1]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[13]/D
                                                              2.323         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[4]/R
                                                              2.332         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[5]/R
                                                              2.332         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[6]/R
                                                              2.332         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[7]/R
                                                              2.332         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[11]/PRE
                                                              2.345         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[24]/PRE
                                                              2.345         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[3]/PRE
                                                              2.345         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[17]/PRE
                                                              2.472         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[19]/PRE
                                                              2.472         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/data_manager_blk/RX_DATA_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RST
                                                              2.511         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/cctr_reg[1]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/cctr_reg[1]/D
                                                              2.542         
phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg/CLR
                                                              2.742         
phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[0]/CLR
                                                              2.762         
phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]/CLR
                                                              2.762         
phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[3]/CLR
                                                              2.762         
phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[4]/CLR
                                                              2.762         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/data_manager_blk/TX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
                                                              2.772         
phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[2]/CLR
                                                              2.825         
phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[5]/CLR
                                                              2.825         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr_reg[1]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr_reg[1]/D
                                                              2.899         
phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]/CLR
                                                              2.952         
phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[6]/CLR
                                                              2.952         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/data_manager_blk/TX_CTRL_ADDR_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
                                                              2.962         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr_reg[0]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr_reg[0]/D
                                                              3.029         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/cctr_reg[0]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/cctr_reg[0]/D
                                                              3.039         
phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[6]/CLR
                                                              3.067         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/data_manager_blk/TX_CTRL_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RST
                                                              3.091         
phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[2]/CLR
                                                              3.176         
phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]/CLR
                                                              3.180         
phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[3]/CLR
                                                              3.180         
phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[4]/CLR
                                                              3.180         
phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[5]/CLR
                                                              3.180         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/data_manager_blk/TX_CTRL_MAC_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
                                                              3.230         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
                                                              3.414         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXPCOMMAALIGNEN
                                                              3.920         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXMCOMMAALIGNEN
                                                              4.063         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[10]/CE
                                                              4.816         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[11]/CE
                                                              4.816         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[12]/CE
                                                              4.816         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[13]/CE
                                                              4.816         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[6]/CE
                                                              4.816         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[7]/CE
                                                              4.816         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[8]/CE
                                                              4.816         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[9]/CE
                                                              4.816         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]/CE
                                                              4.937         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[1]/CE
                                                              4.937         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[2]/CE
                                                              4.937         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[3]/CE
                                                              4.937         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[4]/CE
                                                              4.937         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[5]/CE
                                                              4.937         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[14]/CE
                                                              5.050         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[15]/CE
                                                              5.050         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[6]/D
                                                              5.061         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[13]/PRE
                                                              5.068         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[21]/PRE
                                                              5.068         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[29]/PRE
                                                              5.068         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[5]/PRE
                                                              5.068         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[15]/PRE
                                                              5.071         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[23]/PRE
                                                              5.071         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[27]/PRE
                                                              5.071         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[7]/PRE
                                                              5.071         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[0]/CE
                                                              5.106         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[1]/CE
                                                              5.106         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[2]/CE
                                                              5.106         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[3]/CE
                                                              5.106         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[4]/CE
                                                              5.106         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[5]/CE
                                                              5.106         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[0]/D
                                                              5.158         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[7]/D
                                                              5.183         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[12]/D
                                                              5.259         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[4]/D
                                                              5.267         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[3]/D
                                                              5.292         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[14]/CE
                                                              5.336         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[15]/CE
                                                              5.336         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/drp_op_done_o_reg/D
                                                              5.353         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[10]/CE
                                                              5.357         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[11]/CE
                                                              5.357         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[12]/CE
                                                              5.357         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[13]/CE
                                                              5.357         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[6]/CE
                                                              5.357         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[7]/CE
                                                              5.357         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[8]/CE
                                                              5.357         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[9]/CE
                                                              5.357         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[2]/D
                                                              5.370         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[8]/D
                                                              5.381         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[10]/D
                                                              5.383         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[14]/D
                                                              5.394         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[15]/D
                                                              5.398         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[4]/D
                                                              5.410         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[12]/PRE
                                                              5.418         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[20]/PRE
                                                              5.422         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[28]/PRE
                                                              5.422         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[4]/PRE
                                                              5.422         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[1]/D
                                                              5.432         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[6]/D
                                                              5.437         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[5]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPDI[8]
                                                              5.447         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[5]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPDI[9]
                                                              5.491         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[5]/D
                                                              5.494         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[5]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPDI[10]
                                                              5.501         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[2]/D
                                                              5.506         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[1]/D
                                                              5.551         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[3]/D
                                                              5.555         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[9]/D
                                                              5.566         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]/D
                                                              5.575         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[8]/D
                                                              5.585         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[7]/D
                                                              5.595         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[5]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPDI[12]
                                                              5.606         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[1]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]/D
                                                              5.614         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[11]/D
                                                              5.615         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[13]/D
                                                              5.616         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[8]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]/D
                                                              5.618         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[11]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPDI[11]
                                                              5.623         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[15]/D
                                                              5.639         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[10]/PRE
                                                              5.641         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[18]/PRE
                                                              5.641         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[26]/PRE
                                                              5.641         
eth_int_inst/reset_mgr/reset_reg/C
                               eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[2]/PRE
                                                              5.641         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[14]/D
                                                              5.651         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[3]/D
                                                              5.651         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[13]/D
                                                              5.664         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[10]/D
                                                              5.665         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[1]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/D
                                                              5.666         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[13]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/D
                                                              5.668         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[0]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/D
                                                              5.670         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[12]/D
                                                              5.679         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[15]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/D
                                                              5.683         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[10]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/D
                                                              5.686         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[1]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/D
                                                              5.700         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[9]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/D
                                                              5.702         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[11]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]/D
                                                              5.709         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[5]/D
                                                              5.724         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[0]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]/D
                                                              5.724         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[12]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]/D
                                                              5.728         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[6]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/D
                                                              5.731         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/D
                                                              5.740         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPDI[15]
                                                              5.740         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/D
                                                              5.741         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[4]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/D
                                                              5.742         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[14]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/D
                                                              5.742         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[1]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]/D
                                                              5.744         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPDI[2]
                                                              5.749         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[0]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/D
                                                              5.750         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/txbuf/p_reg[0]/R
                                                              5.754         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/txbuf/p_reg[1]/R
                                                              5.754         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/txbuf/p_reg[2]/R
                                                              5.754         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/txbuf/p_reg[3]/R
                                                              5.754         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/txbuf/p_reg[4]/R
                                                              5.754         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[0]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]/D
                                                              5.760         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/drp_op_done_o_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPDI[13]
                                                              5.760         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[5]/D
                                                              5.767         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[6]/D
                                                              5.776         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[5]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/D
                                                              5.781         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/D
                                                              5.781         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[5]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPDI[4]
                                                              5.802         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPWE
                                                              5.812         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[5]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPDI[6]
                                                              5.812         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[0]/D
                                                              5.818         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[11]/D
                                                              5.820         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[1]/D
                                                              5.821         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPDI[3]
                                                              5.822         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[4]/D
                                                              5.832         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[9]/D
                                                              5.846         
phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
                               phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
                                                              5.850         
phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
                               phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
                                                              5.850         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/drp_op_done_o_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPEN
                                                              5.866         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[5]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPDI[5]
                                                              5.886         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[0]/CLR
                                                              5.927         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[1]/CLR
                                                              5.927         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[2]/CLR
                                                              5.927         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[3]/CLR
                                                              5.927         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[4]/CLR
                                                              5.927         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[5]/CLR
                                                              5.927         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/drp_op_done_o_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPDI[14]
                                                              5.946         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/state_reg[3]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr_reg[12]/R
                                                              5.968         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/state_reg[3]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr_reg[13]/R
                                                              5.968         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/state_reg[3]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr_reg[14]/R
                                                              5.968         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/state_reg[3]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr_reg[15]/R
                                                              5.968         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[14]/CLR
                                                              5.976         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[15]/CLR
                                                              5.976         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[5]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPDI[0]
                                                              5.989         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[5]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPDI[7]
                                                              5.997         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/state_reg[3]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr_reg[10]/R
                                                              6.076         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/state_reg[3]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr_reg[11]/R
                                                              6.076         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/state_reg[3]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr_reg[8]/R
                                                              6.076         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/state_reg[3]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr_reg[9]/R
                                                              6.076         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[56]/R
                                                              6.086         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[57]/R
                                                              6.086         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[58]/R
                                                              6.086         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[59]/R
                                                              6.086         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[60]/R
                                                              6.095         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[61]/R
                                                              6.095         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[62]/R
                                                              6.095         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[63]/R
                                                              6.095         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/txbuf/err_i_reg/D
                                                              6.108         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[5]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/flag_reg/D
                                                              6.187         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/state_reg[3]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr_reg[4]/R
                                                              6.192         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/state_reg[3]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr_reg[5]/R
                                                              6.192         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/state_reg[3]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr_reg[6]/R
                                                              6.192         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/state_reg[3]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr_reg[7]/R
                                                              6.192         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/trans/FSM_onehot_state_reg[0]/R
                                                              6.244         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/trans/FSM_onehot_state_reg[10]/R
                                                              6.244         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/trans/FSM_onehot_state_reg[3]/R
                                                              6.244         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/trans/FSM_onehot_state_reg[8]/R
                                                              6.244         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[1]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPDI[1]
                                                              6.248         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_time_cnt_reg[0]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/FSM_sequential_tx_state_reg[1]/CE
                                                              6.255         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_time_cnt_reg[5]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]/CE
                                                              6.272         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/state_reg[3]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr_reg[0]/R
                                                              6.308         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/state_reg[3]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr_reg[1]/R
                                                              6.308         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/state_reg[3]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr_reg[2]/R
                                                              6.308         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/state_reg[3]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr_reg[3]/R
                                                              6.308         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_time_cnt_reg[5]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]/CE
                                                              6.309         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_time_cnt_reg[5]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]/CE
                                                              6.309         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_time_cnt_reg[5]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]/CE
                                                              6.309         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[48]/R
                                                              6.309         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[49]/R
                                                              6.309         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[50]/R
                                                              6.309         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[51]/R
                                                              6.309         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[52]/R
                                                              6.320         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[53]/R
                                                              6.320         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[54]/R
                                                              6.320         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[55]/R
                                                              6.320         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_time_cnt_reg[0]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/FSM_sequential_tx_state_reg[3]/CE
                                                              6.325         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/drp_op_done_o_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPADDR[4]
                                                              6.343         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/drp_op_done_o_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPADDR[0]
                                                              6.351         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_time_cnt_reg[0]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/FSM_sequential_tx_state_reg[0]/CE
                                                              6.357         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_time_cnt_reg[0]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/FSM_sequential_tx_state_reg[2]/CE
                                                              6.357         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/txbuf/s_reg/D
                                                              6.388         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/trans/FSM_onehot_state_reg[11]/R
                                                              6.432         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/trans/FSM_onehot_state_reg[1]/R
                                                              6.432         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/trans/FSM_onehot_state_reg[2]/R
                                                              6.432         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/trans/FSM_onehot_state_reg[4]/R
                                                              6.432         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/trans/FSM_onehot_state_reg[5]/R
                                                              6.432         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/trans/FSM_onehot_state_reg[6]/S
                                                              6.432         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/trans/FSM_onehot_state_reg[7]/R
                                                              6.432         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/trans/FSM_onehot_state_reg[9]/R
                                                              6.432         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/rxbuf/s_reg/D
                                                              6.445         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[0]/CE
                                                              6.456         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[1]/CE
                                                              6.456         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/CE
                                                              6.456         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[3]/CE
                                                              6.456         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_o_reg/D
                                                              6.465         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[7]/D
                                                              6.468         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[0]/CE
                                                              6.501         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[1]/CE
                                                              6.501         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[2]/CE
                                                              6.501         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[3]/CE
                                                              6.501         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[4]/CE
                                                              6.537         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[5]/CE
                                                              6.537         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[6]/CE
                                                              6.537         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[7]/CE
                                                              6.537         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_time_cnt_reg[0]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/FSM_sequential_tx_state_reg[0]/CE
                                                              6.577         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_time_cnt_reg[0]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/FSM_sequential_tx_state_reg[1]/CE
                                                              6.577         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_time_cnt_reg[0]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/FSM_sequential_tx_state_reg[2]/CE
                                                              6.577         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_time_cnt_reg[0]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/FSM_sequential_tx_state_reg[3]/CE
                                                              6.577         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[4]/CE
                                                              6.584         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[5]/CE
                                                              6.584         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[6]/CE
                                                              6.584         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[7]/CE
                                                              6.584         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/FSM_sequential_tx_state_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/FSM_sequential_tx_state_reg[0]/CE
                                                              6.613         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[10]/CE
                                                              6.654         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[11]/CE
                                                              6.654         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[8]/CE
                                                              6.654         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[9]/CE
                                                              6.654         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/FSM_sequential_tx_state_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/FSM_sequential_tx_state_reg[1]/CE
                                                              6.669         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/FSM_sequential_tx_state_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/FSM_sequential_tx_state_reg[2]/CE
                                                              6.669         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/FSM_sequential_tx_state_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/FSM_sequential_tx_state_reg[3]/CE
                                                              6.669         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[10]/CE
                                                              6.680         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[11]/CE
                                                              6.680         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[8]/CE
                                                              6.680         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[9]/CE
                                                              6.680         
phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[94]_srl31/CLK
                               phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[95]/D
                                                              6.692         
phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[126]_srl31/CLK
                               phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[127]/D
                                                              6.692         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[44]/R
                                                              6.695         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[45]/R
                                                              6.695         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[46]/R
                                                              6.695         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[47]/R
                                                              6.695         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[12]/CE
                                                              6.697         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[13]/CE
                                                              6.697         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[14]/CE
                                                              6.697         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[15]/CE
                                                              6.697         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/D
                                                              6.698         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[16]/CE
                                                              6.716         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_counter_reg[17]/CE
                                                              6.716         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[10]/CE
                                                              6.733         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[11]/CE
                                                              6.733         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[8]/CE
                                                              6.733         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[9]/CE
                                                              6.733         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[16]/CE
                                                              6.745         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[17]/CE
                                                              6.745         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[12]/CE
                                                              6.771         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[13]/CE
                                                              6.771         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[14]/CE
                                                              6.771         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[15]/CE
                                                              6.771         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_time_cnt_reg[0]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_time_cnt_reg[2]/CE
                                                              6.812         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_time_cnt_reg[0]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_time_cnt_reg[3]/CE
                                                              6.812         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_time_cnt_reg[0]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_time_cnt_reg[4]/CE
                                                              6.812         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_time_cnt_reg[0]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_time_cnt_reg[5]/CE
                                                              6.812         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[40]/R
                                                              6.812         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[41]/R
                                                              6.812         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[42]/R
                                                              6.812         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[43]/R
                                                              6.812         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr_reg[2]/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/f_ok_reg/D
                                                              6.824         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/time_out_counter_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/time_out_counter_reg[16]/CE
                                                              6.923         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/time_out_counter_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/time_out_counter_reg[17]/CE
                                                              6.923         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync6/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_s_reg/D
                                                              6.925         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[0]/CE
                                                              6.934         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[1]/CE
                                                              6.934         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[2]/CE
                                                              6.934         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[3]/CE
                                                              6.934         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/FSM_sequential_tx_state_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_time_cnt_reg[2]/S
                                                              6.935         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/FSM_sequential_tx_state_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_time_cnt_reg[3]/R
                                                              6.935         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/FSM_sequential_tx_state_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_time_cnt_reg[4]/R
                                                              6.935         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/FSM_sequential_tx_state_reg[2]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_time_cnt_reg[5]/S
                                                              6.935         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[36]/R
                                                              6.938         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[37]/R
                                                              6.938         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[38]/R
                                                              6.938         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[39]/R
                                                              6.938         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_time_cnt_reg[0]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_time_cnt_reg[0]/CE
                                                              6.948         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_time_cnt_reg[0]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_time_cnt_reg[1]/CE
                                                              6.948         
phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[63]_srl32/CLK
                               phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[94]_srl31/D
                                                              6.971         
phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[95]_srl32/CLK
                               phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[126]_srl31/D
                                                              6.971         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_time_cnt_reg[0]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_time_cnt_reg[6]/CE
                                                              6.991         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[12]/CE
                                                              7.002         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[13]/CE
                                                              7.002         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[14]/CE
                                                              7.002         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[15]/CE
                                                              7.002         
core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/D
                                                              7.009         
core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/D
                                                              7.009         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/time_out_counter_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/time_out_counter_reg[10]/CE
                                                              7.010         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/time_out_counter_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/time_out_counter_reg[11]/CE
                                                              7.010         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/time_out_counter_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/time_out_counter_reg[8]/CE
                                                              7.010         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/time_out_counter_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/time_out_counter_reg[9]/CE
                                                              7.010         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[16]/CE
                                                              7.013         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[3]/C
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_counter_reg[17]/CE
                                                              7.013         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/lock_reg/D
                                                              7.023         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[32]/R
                                                              7.055         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[33]/R
                                                              7.055         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[34]/R
                                                              7.055         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[35]/R
                                                              7.055         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[28]/R
                                                              7.171         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[29]/R
                                                              7.171         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[30]/R
                                                              7.171         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[31]/R
                                                              7.171         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/regfile/tstamp_i_reg[59]/R
                                                              7.274         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[24]/R
                                                              7.287         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[25]/R
                                                              7.287         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[26]/R
                                                              7.287         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[27]/R
                                                              7.287         
core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/D
                                                              7.288         
core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/D
                                                              7.288         
core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/D
                                                              7.291         
core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/D
                                                              7.306         
core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
                               core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/D
                                                              7.306         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/ectr_reg[1]/R
                                                              7.333         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/ectr_reg[2]/R
                                                              7.333         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/ectr_reg[3]/R
                                                              7.333         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/ectr_reg[4]/R
                                                              7.333         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/ectr_reg[5]/R
                                                              7.333         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/regfile/tstamp_i_reg[45]/R
                                                              7.378         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/regfile/tstamp_i_reg[46]/R
                                                              7.378         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/regfile/tstamp_i_reg[48]/R
                                                              7.378         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/regfile/tstamp_i_reg[50]/R
                                                              7.378         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/regfile/tstamp_i_reg[52]/R
                                                              7.378         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/regfile/tstamp_i_reg[53]/R
                                                              7.378         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/regfile/tstamp_i_reg[54]/R
                                                              7.378         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/phy/ectr_reg[0]/R
                                                              7.404         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[20]/R
                                                              7.405         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[21]/R
                                                              7.405         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[22]/R
                                                              7.405         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[23]/R
                                                              7.405         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/rxbuf/p_reg[0]/R
                                                              7.405         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/rxbuf/p_reg[1]/R
                                                              7.405         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/pkt/FSM_onehot_state_reg[0]/R
                                                              7.465         
endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                               endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rx/pkt/FSM_onehot_state_reg[1]/R
                                                              7.465         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/CE
                                                              12.199        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[12]/CE
                                                              12.283        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[13]/CE
                                                              12.283        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]/CE
                                                              12.283        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[15]/CE
                                                              12.283        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[10]/CE
                                                              12.402        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]/CE
                                                              12.402        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[8]/CE
                                                              12.402        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[9]/CE
                                                              12.402        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]/CE
                                                              12.521        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[5]/CE
                                                              12.521        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[6]/CE
                                                              12.521        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]/CE
                                                              12.521        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[0]/CE
                                                              12.620        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[1]/CE
                                                              12.620        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[2]/CE
                                                              12.620        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/CE
                                                              12.620        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/CE
                                                              12.715        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/CE
                                                              12.825        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/CE
                                                              12.825        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[8]/CE
                                                              12.825        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/CE
                                                              12.825        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/CE
                                                              12.908        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[1]/CE
                                                              12.908        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/CE
                                                              12.908        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/CE
                                                              12.908        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/CE
                                                              12.934        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/CE
                                                              12.934        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/CE
                                                              12.934        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/CE
                                                              12.934        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_reg/D
                                                              13.067        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_reg/D
                                                              13.682        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg_reg[1]/D
                                                              13.763        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/R
                                                              13.766        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/R
                                                              13.769        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[1]/R
                                                              13.769        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/R
                                                              13.769        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/R
                                                              13.769        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg_reg[0]/D
                                                              13.792        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[0]/R
                                                              13.806        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[1]/R
                                                              13.806        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[2]/R
                                                              13.806        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/R
                                                              13.806        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[5]
                                                              13.826        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[14]/D
                                                              13.840        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/R
                                                              13.873        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/R
                                                              13.873        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[8]/R
                                                              13.873        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/R
                                                              13.873        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[12]/R
                                                              13.875        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[13]/R
                                                              13.875        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]/R
                                                              13.875        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[15]/R
                                                              13.875        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/R
                                                              13.908        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[3]
                                                              13.909        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[9]/D
                                                              13.938        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[1]/D
                                                              13.944        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/D
                                                              13.957        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[2]/D
                                                              13.965        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[0]/D
                                                              13.983        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[10]/R
                                                              13.984        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]/R
                                                              13.984        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[8]/R
                                                              13.984        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[9]/R
                                                              13.984        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[1]/D
                                                              13.990        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[1]/D
                                                              13.990        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/R
                                                              13.991        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/R
                                                              13.991        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/R
                                                              13.991        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/R
                                                              13.991        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/D
                                                              13.994        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[0]/D
                                                              14.002        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]/C
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[12]
                                                              14.005        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[1]/D
                                                              14.005        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[8]/D
                                                              14.006        
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
                               phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[10]/D
                                                              14.007        



