#-----------------------------------------------------------
# Vivado v2024.1.2 (64-bit)
# SW Build 5164865 on Thu Sep  5 14:37:11 MDT 2024
# IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
# SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
# Start of session at: Tue Oct 29 11:07:53 2024
# Process ID: 33372
# Current directory: C:/Xilinx/Vivado/EE415/projectTest2newTryGPIO
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17788 C:\Xilinx\Vivado\EE415\projectTest2newTryGPIO\projectTest2newTryGPIO.xpr
# Log file: C:/Xilinx/Vivado/EE415/projectTest2newTryGPIO/vivado.log
# Journal file: C:/Xilinx/Vivado/EE415/projectTest2newTryGPIO\vivado.jou
# Running On        :Marlofst
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :AMD Ryzen 9 5900HS with Radeon Graphics        
# CPU Frequency     :3294 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :16542 MB
# Swap memory       :36507 MB
# Total Virtual     :53049 MB
# Available Virtual :34115 MB
#-----------------------------------------------------------
start_gui
open_project C:/Xilinx/Vivado/EE415/projectTest2newTryGPIO/projectTest2newTryGPIO.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Xilinx/Vivado/EE415/projectTest2newTryGPIO/projectTest2newTryGPIO.srcs/sources_1/bd/design_1/design_1.bd}
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_axi_uartlite_0_0 design_1_axi_gpio_0_1 design_1_axi_timer_0_0 design_1_axi_gpio_1_0 design_1_axi_gpio_1_1 design_1_axi_gpio_0_2 design_1_axi_gpio_0_0 design_1_microblaze_riscv_0_axi_periph_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {design_1_axi_uartlite_0_0 design_1_axi_gpio_0_1 design_1_axi_timer_0_0 design_1_axi_gpio_1_0 design_1_axi_gpio_1_1 design_1_axi_gpio_0_2 design_1_axi_gpio_0_0 design_1_microblaze_riscv_0_axi_periph_0}] -no_script -sync -force -quiet
report_ip_status -name ip_status 
save_project_as projectTest7newAXI C:/Xilinx/Vivado/EE415/projectTest7newAXI -force
file mkdir C:/Xilinx/Vivado/EE415/projectTest7newAXI/projectTest7newAXI.srcs/sources_1/new
close [ open C:/Xilinx/Vivado/EE415/projectTest7newAXI/projectTest7newAXI.srcs/sources_1/new/newAXI.v w ]
add_files C:/Xilinx/Vivado/EE415/projectTest7newAXI/projectTest7newAXI.srcs/sources_1/new/newAXI.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Xilinx/Vivado/EE415/projectTest7newAXI/projectTest7newAXI.srcs/sources_1/new/newAXI.v] -no_script -reset -force -quiet
remove_files  C:/Xilinx/Vivado/EE415/projectTest7newAXI/projectTest7newAXI.srcs/sources_1/new/newAXI.v
import_files -norecurse C:/Xilinx/Vivado/EE415/easyaxil.v
update_compile_order -fileset sources_1
import_files -norecurse C:/Xilinx/Vivado/EE415/skidbuffer.v
update_compile_order -fileset sources_1
create_bd_cell -type module -reference easyaxil easyaxil_0
open_bd_design {C:/Xilinx/Vivado/EE415/projectTest7newAXI/projectTest7newAXI.srcs/sources_1/bd/design_1/design_1.bd}
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/mig_7series_0/ui_clk (83 MHz)} Clk_slave {Auto} Clk_xbar {/mig_7series_0/ui_clk (83 MHz)} Master {/microblaze_riscv_0 (Periph)} Slave {/easyaxil_0/S_AXI} ddr_seg {Auto} intc_ip {/microblaze_riscv_0_axi_periph} master_apm {0}}  [get_bd_intf_pins easyaxil_0/S_AXI]
save_bd_design
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
regenerate_bd_layout
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Xilinx/Vivado/EE415/projectTest7newAXI/design_1_wrapper.xsa
