Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: parking_lot_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "parking_lot_top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "parking_lot_top"
Output Format                      : NGC
Target Device                      : xc3s200-4-ft256

---- Source Options
Top Module Name                    : parking_lot_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "parking_lot_top.v" in library work
Module <parking_fee_calculator> compiled
Module <target_floor> compiled
Module <order_queue> compiled
Module <elevator_controller> compiled
Module <parking_lot_top> compiled
No errors in compilation
Analysis of file <"parking_lot_top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <parking_lot_top> in library <work>.

Analyzing hierarchy for module <parking_fee_calculator> in library <work>.

Analyzing hierarchy for module <target_floor> in library <work>.

Analyzing hierarchy for module <elevator_controller> in library <work>.

Analyzing hierarchy for module <order_queue> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <parking_lot_top>.
Module <parking_lot_top> is correct for synthesis.
 
Analyzing module <parking_fee_calculator> in library <work>.
Module <parking_fee_calculator> is correct for synthesis.
 
Analyzing module <target_floor> in library <work>.
WARNING:Xst:905 - "parking_lot_top.v" line 118: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <moving>, <closest_floor>, <license_plate>, <parked_1>, <parked_2>, <parked_3>, <parked_4>, <parked_5>, <parked_6>, <parked_7>, <leakage_floor>
Module <target_floor> is correct for synthesis.
 
Analyzing module <elevator_controller> in library <work>.
Module <elevator_controller> is correct for synthesis.
 
Analyzing module <order_queue> in library <work>.
Module <order_queue> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <current_floor> in unit <elevator_controller> has a constant value of 000 during circuit operation. The register is replaced by logic.

Synthesizing Unit <parking_fee_calculator>.
    Related source file is "parking_lot_top.v".
WARNING:Xst:647 - Input <license_plate<11:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <fee>.
    Found 32-bit up counter for signal <cycle_count>.
    Summary:
	inferred   1 Counter(s).
	inferred   8 D-type flip-flop(s).
Unit <parking_fee_calculator> synthesized.


Synthesizing Unit <target_floor>.
    Related source file is "parking_lot_top.v".
WARNING:Xst:646 - Signal <visit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <suv> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sedan> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <possible> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <n7> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <n6> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <n5> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <n4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <n3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <n2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <n1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <n0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <disabled> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 3-bit latch for signal <closest_floor>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 3-bit latch for signal <closest_floor>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <target_place>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <target_place>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 3-bit latch for signal <target_floor>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 8x21-bit ROM for signal <$old_visit_3>.
    Found 16-bit comparator equal for signal <old_closest_floor_18$cmp_eq0000> created at line 126.
    Found 16-bit comparator equal for signal <old_closest_floor_18$cmp_eq0001> created at line 126.
    Found 16-bit comparator equal for signal <old_closest_floor_18$cmp_eq0002> created at line 130.
    Found 16-bit comparator equal for signal <old_closest_floor_18$cmp_eq0003> created at line 130.
    Found 16-bit comparator equal for signal <old_closest_floor_18$cmp_eq0004> created at line 134.
    Found 16-bit comparator equal for signal <old_closest_floor_18$cmp_eq0005> created at line 134.
    Found 16-bit comparator equal for signal <old_closest_floor_18$cmp_eq0006> created at line 138.
    Found 16-bit comparator equal for signal <old_closest_floor_18$cmp_eq0007> created at line 138.
    Found 16-bit comparator equal for signal <old_closest_floor_18$cmp_eq0008> created at line 142.
    Found 16-bit comparator equal for signal <old_closest_floor_18$cmp_eq0009> created at line 142.
    Found 16-bit comparator equal for signal <old_closest_floor_18$cmp_eq0010> created at line 146.
    Found 16-bit comparator equal for signal <old_closest_floor_18$cmp_eq0011> created at line 146.
    Found 16-bit comparator equal for signal <old_closest_floor_18$cmp_eq0012> created at line 150.
    Found 16-bit comparator equal for signal <old_closest_floor_18$cmp_eq0013> created at line 150.
    Summary:
	inferred   1 ROM(s).
	inferred  14 Comparator(s).
	inferred   7 Multiplexer(s).
Unit <target_floor> synthesized.


Synthesizing Unit <elevator_controller>.
    Related source file is "parking_lot_top.v".
WARNING:Xst:647 - Input <leakage_floor> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <next_floor> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <STATE_RESET> is used but never assigned. This sourceless signal will be automatically connected to value 000.
WARNING:Xst:653 - Signal <STATE_NO_ORDER> is used but never assigned. This sourceless signal will be automatically connected to value 100.
WARNING:Xst:653 - Signal <STATE_CAR_REASSIGN> is used but never assigned. This sourceless signal will be automatically connected to value 101.
WARNING:Xst:653 - Signal <STATE_CAR_OUT_SEARCH> is used but never assigned. This sourceless signal will be automatically connected to value 010.
WARNING:Xst:653 - Signal <STATE_CAR_OUT_EXPORT> is used but never assigned. This sourceless signal will be automatically connected to value 011.
WARNING:Xst:653 - Signal <STATE_CAR_IN> is used but never assigned. This sourceless signal will be automatically connected to value 001.
    Register <newly_parked_spot<2>> equivalent to <newly_parked_spot<1>> has been removed
    Register <newly_parked_spot<3>> equivalent to <newly_parked_spot<1>> has been removed
INFO:Xst:1608 - Relative priorities of control signals on register <car_out_ready> differ from those commonly found in the selected device family. This will result in additional logic around the register.
WARNING:Xst:737 - Found 1-bit latch for signal <newly_parked>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <car_out_ready>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <plate_type>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <moving>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 16-bit latch for signal <newly_parked_license_plate>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <newly_parked_spot_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <newly_parked_spot_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 6-bit register for signal <current_state>.
    Found 1-bit xor2 for signal <next_state$xor0000> created at line 428.
    Found 1-bit xor2 for signal <next_state$xor0001> created at line 425.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <elevator_controller> synthesized.


Synthesizing Unit <order_queue>.
    Related source file is "parking_lot_top.v".
WARNING:Xst:2110 - Clock of register <license_plates_111> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_111> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_110> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_110> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_109> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_109> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_108> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_108> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_107> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_107> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_106> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_106> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_105> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_105> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_104> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_104> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_103> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_103> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_102> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_102> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_101> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_101> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_100> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_100> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_99> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_99> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_98> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_98> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_97> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_97> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_96> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_96> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_95> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_95> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_94> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_94> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_93> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_93> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_92> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_92> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_91> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_91> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_90> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_90> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_89> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_89> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_88> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_88> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_87> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_87> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_86> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_86> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_85> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_85> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_84> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_84> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_83> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_83> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_82> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_82> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_81> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_81> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_80> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_80> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_79> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_79> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_78> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_78> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_77> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_77> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_76> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_76> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_75> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_75> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_74> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_74> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_73> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_73> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_72> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_72> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_71> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_71> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_70> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_70> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_69> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_69> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_68> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_68> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_67> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_67> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_66> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_66> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_65> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_65> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_64> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_64> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_63> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_63> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_62> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_62> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_61> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_61> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_60> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_60> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_59> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_59> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_58> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_58> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_57> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_57> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_56> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_56> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_55> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_55> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_54> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_54> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_53> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_53> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_52> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_52> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_51> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_51> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_50> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_50> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_49> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_49> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_48> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_48> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_47> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_47> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_46> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_46> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_45> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_45> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_44> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_44> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_43> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_43> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_42> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_42> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_41> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_41> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_40> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_40> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_39> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_39> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_38> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_38> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_37> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_37> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_36> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_36> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_35> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_35> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_34> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_34> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_33> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_33> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_32> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_32> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_31> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_31> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_30> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_30> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_29> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_29> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_28> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_28> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_27> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_27> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_26> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_26> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_25> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_25> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_24> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_24> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_23> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_23> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_22> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_22> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_21> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_21> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_20> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_20> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_19> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_19> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_18> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_18> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_17> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_17> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_16> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_16> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_15> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_15> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_14> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_14> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_13> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_13> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_12> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_12> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_11> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_11> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_10> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_10> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_9> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_9> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_8> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_8> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_7> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_7> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_6> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_6> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_5> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_5> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_4> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_4> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_3> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_3> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_2> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_2> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_1> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_1> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_0> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <license_plates_0> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <orders_13> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <orders_13> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <orders_12> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <orders_12> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <orders_11> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <orders_11> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <orders_10> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <orders_10> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <orders_9> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <orders_9> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <orders_8> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <orders_8> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <orders_7> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <orders_7> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <orders_6> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <orders_6> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <orders_5> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <orders_5> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <orders_4> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <orders_4> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <orders_3> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <orders_3> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <orders_2> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <orders_2> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <orders_1> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <orders_1> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <orders_0> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <orders_0> seems to be also used in the data or control logic of that element.
WARNING:Xst:2111 - Clock of counter <tail> seems to be also used in the data or control logic of that element.
WARNING:Xst:2111 - Clock of counter <tail> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <order_license_plate> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <in_mode_internal> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <out_mode_internal> seems to be also used in the data or control logic of that element.
    Found 1-bit register for signal <out_mode_internal>.
    Found 16-bit register for signal <order_license_plate>.
    Found 1-bit register for signal <in_mode_internal>.
    Found 112-bit register for signal <license_plates>.
    Found 14-bit register for signal <orders>.
    Found 3-bit updown counter for signal <tail>.
    Summary:
	inferred   1 Counter(s).
	inferred 144 D-type flip-flop(s).
Unit <order_queue> synthesized.


Synthesizing Unit <parking_lot_top>.
    Related source file is "parking_lot_top.v".
WARNING:Xst:1306 - Output <plate_type> is never assigned.
WARNING:Xst:1780 - Signal <out_car_internal> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <in_car_internal> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <current_work_done> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_1_31>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_1_30>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_1_29>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_1_28>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_1_27>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_1_26>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_1_25>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_1_24>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_1_23>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_1_22>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_1_21>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_1_20>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_1_19>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_1_18>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_1_17>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_1_16>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_1_15>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_1_14>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_1_13>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_1_12>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_1_11>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_1_10>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_1_9>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_1_8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_1_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_1_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_1_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_1_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_1_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_1_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_1_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_1_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_2_31>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_2_30>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_2_29>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_2_28>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_2_27>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_2_26>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_2_25>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_2_24>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_2_23>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_2_22>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_2_21>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_2_20>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_2_19>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_2_18>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_2_17>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_2_16>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_2_15>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_2_14>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_2_13>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_2_12>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_2_11>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_2_10>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_2_9>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_2_8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_2_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_2_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_2_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_2_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_2_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_2_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_2_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_2_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_3_31>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_3_30>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_3_29>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_3_28>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_3_27>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_3_26>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_3_25>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_3_24>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_3_23>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_3_22>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_3_21>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_3_20>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_3_19>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_3_18>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_3_17>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_3_16>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_3_15>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_3_14>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_3_13>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_3_12>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_3_11>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_3_10>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_3_9>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_3_8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_3_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_3_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_3_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_3_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_3_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_3_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_3_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_3_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_4_31>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_4_30>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_4_29>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_4_28>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_4_27>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_4_26>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_4_25>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_4_24>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_4_23>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_4_22>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_4_21>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_4_20>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_4_19>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_4_18>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_4_17>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_4_16>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_4_15>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_4_14>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_4_13>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_4_12>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_4_11>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_4_10>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_4_9>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_4_8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_4_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_4_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_4_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_4_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_4_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_4_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_4_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_4_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_5_31>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_5_30>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_5_29>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_5_28>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_5_27>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_5_26>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_5_25>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_5_24>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_5_23>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_5_22>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_5_21>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_5_20>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_5_19>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_5_18>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_5_17>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_5_16>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_5_15>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_5_14>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_5_13>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_5_12>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_5_11>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_5_10>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_5_9>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_5_8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_5_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_5_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_5_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_5_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_5_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_5_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_5_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_5_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_6_31>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_6_30>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_6_29>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_6_28>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_6_27>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_6_26>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_6_25>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_6_24>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_6_23>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_6_22>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_6_21>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_6_20>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_6_19>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_6_18>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_6_17>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_6_16>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_6_15>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_6_14>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_6_13>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_6_12>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_6_11>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_6_10>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_6_9>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_6_8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_6_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_6_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_6_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_6_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_6_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_6_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_6_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_6_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_7_31>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_7_30>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_7_29>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_7_28>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_7_27>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_7_26>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_7_25>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_7_24>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_7_23>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_7_22>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_7_21>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_7_20>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_7_19>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_7_18>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_7_17>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_7_16>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_7_15>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_7_14>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_7_13>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_7_12>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_7_11>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_7_10>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_7_9>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_7_8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_7_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_7_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_7_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_7_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_7_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_7_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_7_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <parked_7_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 2-bit adder for signal <empty_sedan$add0000> created at line 549.
    Found 1-bit adder carry out for signal <empty_sedan$addsub0001> created at line 549.
    Found 16-bit comparator equal for signal <empty_sedan$cmp_eq0000> created at line 549.
    Found 16-bit comparator equal for signal <empty_sedan$cmp_eq0001> created at line 549.
    Found 2-bit adder for signal <empty_suv$addsub0001> created at line 548.
    Found 2-bit adder carry out for signal <empty_suv$addsub0002> created at line 548.
    Found 1-bit adder carry out for signal <empty_suv$addsub0003> created at line 548.
    Found 16-bit comparator equal for signal <empty_suv$cmp_eq0000> created at line 548.
    Found 16-bit comparator equal for signal <empty_suv$cmp_eq0001> created at line 548.
    Found 16-bit comparator equal for signal <empty_suv$cmp_eq0002> created at line 548.
    Found 1-bit 8-to-1 multiplexer for signal <leak_empty>.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred   5 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <parking_lot_top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 8x21-bit ROM                                          : 1
# Adders/Subtractors                                   : 5
 1-bit adder carry out                                 : 2
 2-bit adder                                           : 2
 2-bit adder carry out                                 : 1
# Counters                                             : 15
 3-bit updown counter                                  : 1
 32-bit up counter                                     : 14
# Registers                                            : 149
 1-bit register                                        : 134
 16-bit register                                       : 1
 8-bit register                                        : 14
# Latches                                              : 236
 1-bit latch                                           : 231
 16-bit latch                                          : 2
 3-bit latch                                           : 3
# Comparators                                          : 19
 16-bit comparator equal                               : 19
# Multiplexers                                         : 8
 1-bit 8-to-1 multiplexer                              : 8
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_5_20>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_5_19>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_5_18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_5_17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_5_16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_5_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_5_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_5_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_5_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_5_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_5_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_5_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_5_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_5_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_5_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_5_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_5_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_5_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_5_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_5_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_5_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_6_31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_6_30>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_6_29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_6_28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_6_27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_6_26>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_6_25>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_4_17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_4_16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_4_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_4_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_4_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_4_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_4_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_4_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_4_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_4_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_4_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_4_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_4_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_4_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_4_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_4_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_4_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_4_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_5_31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_5_30>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_5_29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_5_28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_5_27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_5_26>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_5_25>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_5_24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_5_23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_5_22>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_5_21>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_7_27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_7_26>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_7_25>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_7_24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_7_23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_7_22>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_7_21>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_7_20>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_7_19>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_7_18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_7_17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_7_16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_7_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_7_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_7_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_7_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_7_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_7_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_7_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_7_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_7_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_7_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_7_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_7_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_7_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_7_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_7_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_7_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_6_24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_6_23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_6_22>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_6_21>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_6_20>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_6_19>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_6_18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_6_17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_6_16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_6_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_6_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_6_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_6_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_6_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_6_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_6_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_6_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_6_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_6_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_6_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_6_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_6_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_6_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_6_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_6_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_7_31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_7_30>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_7_29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_7_28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <order_license_plate_11> (without init value) has a constant value of 0 in block <ORDERS>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <order_license_plate_12> (without init value) has a constant value of 0 in block <ORDERS>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <order_license_plate_13> (without init value) has a constant value of 0 in block <ORDERS>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <order_license_plate_14> (without init value) has a constant value of 0 in block <ORDERS>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <order_license_plate_15> (without init value) has a constant value of 0 in block <ORDERS>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <in_mode_internal> (without init value) has a constant value of 0 in block <ORDERS>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <out_mode_internal> (without init value) has a constant value of 0 in block <ORDERS>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_1_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_2_31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_2_30>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_2_29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_2_28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_2_27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_2_26>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_2_25>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_2_24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_2_23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_2_22>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_2_21>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_2_20>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_2_19>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_2_18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_2_17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_2_16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_2_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_2_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_2_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_2_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fee_0> (without init value) has a constant value of 0 in block <parked_2_left>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fee_0> (without init value) has a constant value of 0 in block <parked_3_left>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fee_0> (without init value) has a constant value of 0 in block <parked_4_left>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fee_0> (without init value) has a constant value of 0 in block <parked_5_left>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fee_0> (without init value) has a constant value of 0 in block <parked_6_left>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fee_0> (without init value) has a constant value of 0 in block <parked_7_left>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fee_0> (without init value) has a constant value of 0 in block <parked_2_right>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fee_0> (without init value) has a constant value of 0 in block <parked_3_right>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fee_0> (without init value) has a constant value of 0 in block <parked_4_right>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fee_0> (without init value) has a constant value of 0 in block <parked_5_right>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fee_0> (without init value) has a constant value of 0 in block <parked_6_right>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fee_0> (without init value) has a constant value of 0 in block <parked_7_right>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <target_place_ren>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <newly_parked_spot_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <newly_parked_spot_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <order_license_plate_0> (without init value) has a constant value of 0 in block <ORDERS>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <order_license_plate_1> (without init value) has a constant value of 0 in block <ORDERS>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <order_license_plate_2> (without init value) has a constant value of 0 in block <ORDERS>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <order_license_plate_3> (without init value) has a constant value of 0 in block <ORDERS>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <order_license_plate_4> (without init value) has a constant value of 0 in block <ORDERS>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <order_license_plate_5> (without init value) has a constant value of 0 in block <ORDERS>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <order_license_plate_6> (without init value) has a constant value of 0 in block <ORDERS>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <order_license_plate_7> (without init value) has a constant value of 0 in block <ORDERS>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <order_license_plate_8> (without init value) has a constant value of 0 in block <ORDERS>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <order_license_plate_9> (without init value) has a constant value of 0 in block <ORDERS>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <order_license_plate_10> (without init value) has a constant value of 0 in block <ORDERS>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_3_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_3_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_3_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_3_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_3_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_3_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_3_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_3_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_3_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_3_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_3_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_3_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_3_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_3_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_3_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_4_31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_4_30>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_4_29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_4_28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_4_27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_4_26>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_4_25>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_4_24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_4_23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_4_22>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_4_21>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_4_20>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_4_19>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_4_18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_2_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_2_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_2_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_2_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_2_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_2_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_2_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_2_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_2_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_2_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_2_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_2_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_3_31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_3_30>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_3_29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_3_28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_3_27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_3_26>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_3_25>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_3_24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_3_23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_3_22>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_3_21>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_3_20>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_3_19>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_3_18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_3_17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_3_16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_3_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_1_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_1_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_1_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_1_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_1_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_1_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_1_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_1_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_1_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_1_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_1_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_1_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_1_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_1_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <parked_1_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <fee_1> of sequential type is unconnected in block <parked_2_left>.
WARNING:Xst:2677 - Node <fee_2> of sequential type is unconnected in block <parked_2_left>.
WARNING:Xst:2677 - Node <fee_3> of sequential type is unconnected in block <parked_2_left>.
WARNING:Xst:2677 - Node <fee_4> of sequential type is unconnected in block <parked_2_left>.
WARNING:Xst:2677 - Node <fee_5> of sequential type is unconnected in block <parked_2_left>.
WARNING:Xst:2677 - Node <fee_6> of sequential type is unconnected in block <parked_2_left>.
WARNING:Xst:2677 - Node <fee_7> of sequential type is unconnected in block <parked_2_left>.
WARNING:Xst:2677 - Node <fee_1> of sequential type is unconnected in block <parked_3_left>.
WARNING:Xst:2677 - Node <fee_2> of sequential type is unconnected in block <parked_3_left>.
WARNING:Xst:2677 - Node <fee_3> of sequential type is unconnected in block <parked_3_left>.
WARNING:Xst:2677 - Node <fee_4> of sequential type is unconnected in block <parked_3_left>.
WARNING:Xst:2677 - Node <fee_5> of sequential type is unconnected in block <parked_3_left>.
WARNING:Xst:2677 - Node <fee_6> of sequential type is unconnected in block <parked_3_left>.
WARNING:Xst:2677 - Node <fee_7> of sequential type is unconnected in block <parked_3_left>.
WARNING:Xst:2677 - Node <fee_1> of sequential type is unconnected in block <parked_4_left>.
WARNING:Xst:2677 - Node <fee_2> of sequential type is unconnected in block <parked_4_left>.
WARNING:Xst:2677 - Node <fee_3> of sequential type is unconnected in block <parked_4_left>.
WARNING:Xst:2677 - Node <fee_4> of sequential type is unconnected in block <parked_4_left>.
WARNING:Xst:2677 - Node <fee_5> of sequential type is unconnected in block <parked_4_left>.
WARNING:Xst:2677 - Node <fee_6> of sequential type is unconnected in block <parked_4_left>.
WARNING:Xst:2677 - Node <fee_7> of sequential type is unconnected in block <parked_4_left>.
WARNING:Xst:2677 - Node <fee_1> of sequential type is unconnected in block <parked_5_left>.
WARNING:Xst:2677 - Node <fee_2> of sequential type is unconnected in block <parked_5_left>.
WARNING:Xst:2677 - Node <fee_3> of sequential type is unconnected in block <parked_5_left>.
WARNING:Xst:2677 - Node <fee_4> of sequential type is unconnected in block <parked_5_left>.
WARNING:Xst:2677 - Node <fee_5> of sequential type is unconnected in block <parked_5_left>.
WARNING:Xst:2677 - Node <fee_6> of sequential type is unconnected in block <parked_5_left>.
WARNING:Xst:2677 - Node <fee_7> of sequential type is unconnected in block <parked_5_left>.
WARNING:Xst:2677 - Node <fee_1> of sequential type is unconnected in block <parked_6_left>.
WARNING:Xst:2677 - Node <fee_2> of sequential type is unconnected in block <parked_6_left>.
WARNING:Xst:2677 - Node <fee_3> of sequential type is unconnected in block <parked_6_left>.
WARNING:Xst:2677 - Node <fee_4> of sequential type is unconnected in block <parked_6_left>.
WARNING:Xst:2677 - Node <fee_5> of sequential type is unconnected in block <parked_6_left>.
WARNING:Xst:2677 - Node <fee_6> of sequential type is unconnected in block <parked_6_left>.
WARNING:Xst:2677 - Node <fee_7> of sequential type is unconnected in block <parked_6_left>.
WARNING:Xst:2677 - Node <fee_1> of sequential type is unconnected in block <parked_7_left>.
WARNING:Xst:2677 - Node <fee_2> of sequential type is unconnected in block <parked_7_left>.
WARNING:Xst:2677 - Node <fee_3> of sequential type is unconnected in block <parked_7_left>.
WARNING:Xst:2677 - Node <fee_4> of sequential type is unconnected in block <parked_7_left>.
WARNING:Xst:2677 - Node <fee_5> of sequential type is unconnected in block <parked_7_left>.
WARNING:Xst:2677 - Node <fee_6> of sequential type is unconnected in block <parked_7_left>.
WARNING:Xst:2677 - Node <fee_7> of sequential type is unconnected in block <parked_7_left>.
WARNING:Xst:2677 - Node <fee_0> of sequential type is unconnected in block <parked_1_right>.
WARNING:Xst:2677 - Node <fee_1> of sequential type is unconnected in block <parked_1_right>.
WARNING:Xst:2677 - Node <fee_2> of sequential type is unconnected in block <parked_1_right>.
WARNING:Xst:2677 - Node <fee_3> of sequential type is unconnected in block <parked_1_right>.
WARNING:Xst:2677 - Node <fee_4> of sequential type is unconnected in block <parked_1_right>.
WARNING:Xst:2677 - Node <fee_5> of sequential type is unconnected in block <parked_1_right>.
WARNING:Xst:2677 - Node <fee_6> of sequential type is unconnected in block <parked_1_right>.
WARNING:Xst:2677 - Node <fee_7> of sequential type is unconnected in block <parked_1_right>.
WARNING:Xst:2677 - Node <fee_1> of sequential type is unconnected in block <parked_2_right>.
WARNING:Xst:2677 - Node <fee_2> of sequential type is unconnected in block <parked_2_right>.
WARNING:Xst:2677 - Node <fee_3> of sequential type is unconnected in block <parked_2_right>.
WARNING:Xst:2677 - Node <fee_4> of sequential type is unconnected in block <parked_2_right>.
WARNING:Xst:2677 - Node <fee_5> of sequential type is unconnected in block <parked_2_right>.
WARNING:Xst:2677 - Node <fee_6> of sequential type is unconnected in block <parked_2_right>.
WARNING:Xst:2677 - Node <fee_7> of sequential type is unconnected in block <parked_2_right>.
WARNING:Xst:2677 - Node <fee_1> of sequential type is unconnected in block <parked_3_right>.
WARNING:Xst:2677 - Node <fee_2> of sequential type is unconnected in block <parked_3_right>.
WARNING:Xst:2677 - Node <fee_3> of sequential type is unconnected in block <parked_3_right>.
WARNING:Xst:2677 - Node <fee_4> of sequential type is unconnected in block <parked_3_right>.
WARNING:Xst:2677 - Node <fee_5> of sequential type is unconnected in block <parked_3_right>.
WARNING:Xst:2677 - Node <fee_6> of sequential type is unconnected in block <parked_3_right>.
WARNING:Xst:2677 - Node <fee_7> of sequential type is unconnected in block <parked_3_right>.
WARNING:Xst:2677 - Node <fee_1> of sequential type is unconnected in block <parked_4_right>.
WARNING:Xst:2677 - Node <fee_2> of sequential type is unconnected in block <parked_4_right>.
WARNING:Xst:2677 - Node <fee_3> of sequential type is unconnected in block <parked_4_right>.
WARNING:Xst:2677 - Node <fee_4> of sequential type is unconnected in block <parked_4_right>.
WARNING:Xst:2677 - Node <fee_5> of sequential type is unconnected in block <parked_4_right>.
WARNING:Xst:2677 - Node <fee_6> of sequential type is unconnected in block <parked_4_right>.
WARNING:Xst:2677 - Node <fee_7> of sequential type is unconnected in block <parked_4_right>.
WARNING:Xst:2677 - Node <fee_1> of sequential type is unconnected in block <parked_5_right>.
WARNING:Xst:2677 - Node <fee_2> of sequential type is unconnected in block <parked_5_right>.
WARNING:Xst:2677 - Node <fee_3> of sequential type is unconnected in block <parked_5_right>.
WARNING:Xst:2677 - Node <fee_4> of sequential type is unconnected in block <parked_5_right>.
WARNING:Xst:2677 - Node <fee_5> of sequential type is unconnected in block <parked_5_right>.
WARNING:Xst:2677 - Node <fee_6> of sequential type is unconnected in block <parked_5_right>.
WARNING:Xst:2677 - Node <fee_7> of sequential type is unconnected in block <parked_5_right>.
WARNING:Xst:2677 - Node <fee_1> of sequential type is unconnected in block <parked_6_right>.
WARNING:Xst:2677 - Node <fee_2> of sequential type is unconnected in block <parked_6_right>.
WARNING:Xst:2677 - Node <fee_3> of sequential type is unconnected in block <parked_6_right>.
WARNING:Xst:2677 - Node <fee_4> of sequential type is unconnected in block <parked_6_right>.
WARNING:Xst:2677 - Node <fee_5> of sequential type is unconnected in block <parked_6_right>.
WARNING:Xst:2677 - Node <fee_6> of sequential type is unconnected in block <parked_6_right>.
WARNING:Xst:2677 - Node <fee_7> of sequential type is unconnected in block <parked_6_right>.
WARNING:Xst:2677 - Node <fee_1> of sequential type is unconnected in block <parked_7_right>.
WARNING:Xst:2677 - Node <fee_2> of sequential type is unconnected in block <parked_7_right>.
WARNING:Xst:2677 - Node <fee_3> of sequential type is unconnected in block <parked_7_right>.
WARNING:Xst:2677 - Node <fee_4> of sequential type is unconnected in block <parked_7_right>.
WARNING:Xst:2677 - Node <fee_5> of sequential type is unconnected in block <parked_7_right>.
WARNING:Xst:2677 - Node <fee_6> of sequential type is unconnected in block <parked_7_right>.
WARNING:Xst:2677 - Node <fee_7> of sequential type is unconnected in block <parked_7_right>.
WARNING:Xst:2677 - Node <license_plates_109> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_111> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_110> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_108> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_107> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_106> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_105> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_104> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_103> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_102> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_101> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_100> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_99> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_98> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_97> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_96> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_95> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_94> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_93> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_92> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_91> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_90> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_89> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_88> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_87> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_86> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_85> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_84> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_83> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_82> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_81> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_80> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_79> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_78> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_77> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_76> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_75> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_74> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_73> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_72> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_71> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_70> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_69> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_68> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_67> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_66> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_65> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_64> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_63> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_62> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_61> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_60> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_59> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_58> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_57> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_56> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_55> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_54> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_53> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_52> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_51> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_50> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_49> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_48> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_47> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_44> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_46> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_45> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_43> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_42> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_41> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_40> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_39> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_38> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_37> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_36> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_35> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_34> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_33> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_32> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_31> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_30> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_29> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_28> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_27> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_26> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_25> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_24> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_23> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_22> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_21> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_20> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_19> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_18> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_17> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_16> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_15> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_14> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_13> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_12> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_11> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_10> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_9> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_8> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_7> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_6> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_5> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_4> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_3> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_2> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_1> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <license_plates_0> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <orders_13> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <orders_12> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <orders_11> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <orders_10> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <orders_9> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <orders_8> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <orders_7> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <orders_6> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <orders_5> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <orders_4> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <orders_3> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <orders_2> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <orders_1> of sequential type is unconnected in block <ORDERS>.
WARNING:Xst:2677 - Node <orders_0> of sequential type is unconnected in block <ORDERS>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 8x21-bit ROM                                          : 1
# Adders/Subtractors                                   : 5
 1-bit adder carry out                                 : 2
 2-bit adder                                           : 2
 2-bit adder carry out                                 : 1
# Counters                                             : 15
 3-bit updown counter                                  : 1
 32-bit up counter                                     : 14
# Registers                                            : 262
 Flip-Flops                                            : 262
# Latches                                              : 236
 1-bit latch                                           : 231
 16-bit latch                                          : 2
 3-bit latch                                           : 3
# Comparators                                          : 19
 16-bit comparator equal                               : 19
# Multiplexers                                         : 8
 1-bit 8-to-1 multiplexer                              : 8
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

ERROR:Xst:528 - Multi-source in Unit <target_floor> on signal <target_place>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of LDCP instance <target_flr/target_place/0>
   Output signal of LDE instance <target_flr/target_place_ren/0>

ERROR:Xst:528 - Multi-source in Unit <target_floor> on signal <closest_floor<2>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of LDCP instance <target_flr/closest_floor/2/0>
   Output signal of LDE_1 instance <target_flr/closest_floor_ren/2/0>

ERROR:Xst:528 - Multi-source in Unit <target_floor> on signal <closest_floor<1>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of LDCP instance <target_flr/closest_floor/1/0>
   Output signal of LDE_1 instance <target_flr/closest_floor_ren/1/0>

ERROR:Xst:528 - Multi-source in Unit <target_floor> on signal <closest_floor<0>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of LDCP instance <target_flr/closest_floor/0/0>
   Output signal of LDE_1 instance <target_flr/closest_floor_ren/0/0>


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.21 secs
 
--> 


Total memory usage is 527656 kilobytes

Number of errors   :    4 (   0 filtered)
Number of warnings :  982 (   0 filtered)
Number of infos    :    6 (   0 filtered)

