// Seed: 137052761
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  assign module_1.id_1 = 0;
  inout wire id_1;
endmodule
module module_1 (
    output uwire   id_0,
    input  supply1 id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
endmodule
module module_2 #(
    parameter id_12 = 32'd58
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    _id_12,
    id_13,
    id_14
);
  inout wire id_14;
  output wire id_13;
  inout wire _id_12;
  inout wire id_11;
  input logic [7:0] id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output logic [7:0] id_2;
  output wire id_1;
  wire id_15;
  ;
  module_0 modCall_1 (
      id_7,
      id_11,
      id_6
  );
  assign id_2[""] = id_10[-1 : id_12];
endmodule
