/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/lmb_bram_if_cntlr_v4_0
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap lmb_bram_if_cntlr_v4_0 /home/feilong/Storages/fpga/000_vivado_sim_linux32/lmb_bram_if_cntlr_v4_0
/opt/intelFPGA/18.0/modelsim_ase/bin/vcom  -32 -93 -work lmb_bram_if_cntlr_v4_0 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/lmb_bram_if_cntlr_v4_0/.cxl.vhdl.lmb_bram_if_cntlr_v4_0.lmb_bram_if_cntlr_v4_0.lin64.cmf
