[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/NetLValue/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 114
LIB: work
FILE: ${SURELOG_DIR}/tests/NetLValue/dut.sv
n<> u<113> t<Top_level_rule> c<1> l<1:1> el<11:1>
  n<> u<1> t<Null_rule> p<113> s<112> l<1:1>
  n<> u<112> t<Source_text> p<113> c<111> l<1:1> el<10:10>
    n<> u<111> t<Description> p<112> c<110> l<1:1> el<10:10>
      n<> u<110> t<Module_declaration> p<111> c<4> l<1:1> el<10:10>
        n<> u<4> t<Module_ansi_header> p<110> c<2> s<22> l<1:1> el<1:10>
          n<module> u<2> t<Module_keyword> p<4> s<3> l<1:1> el<1:7>
          n<t> u<3> t<StringConst> p<4> l<1:8> el<1:9>
        n<> u<22> t<Non_port_module_item> p<110> c<21> s<44> l<2:4> el<2:32>
          n<> u<21> t<Module_or_generate_item> p<22> c<20> l<2:4> el<2:32>
            n<> u<20> t<Module_common_item> p<21> c<19> l<2:4> el<2:32>
              n<> u<19> t<Module_or_generate_item_declaration> p<20> c<18> l<2:4> el<2:32>
                n<> u<18> t<Package_or_generate_item_declaration> p<19> c<17> l<2:4> el<2:32>
                  n<> u<17> t<Data_declaration> p<18> c<16> l<2:4> el<2:32>
                    n<> u<16> t<Type_declaration> p<17> c<14> l<2:4> el<2:32>
                      n<> u<14> t<Data_type> p<16> c<6> s<15> l<2:12> el<2:29>
                        n<> u<6> t<Struct_union> p<14> c<5> s<13> l<2:12> el<2:18>
                          n<> u<5> t<Struct_keyword> p<6> l<2:12> el<2:18>
                        n<> u<13> t<Struct_union_member> p<14> c<9> l<2:21> el<2:27>
                          n<> u<9> t<Data_type_or_void> p<13> c<8> s<12> l<2:21> el<2:24>
                            n<> u<8> t<Data_type> p<9> c<7> l<2:21> el<2:24>
                              n<> u<7> t<IntegerAtomType_Int> p<8> l<2:21> el<2:24>
                          n<> u<12> t<List_of_variable_decl_assignments> p<13> c<11> l<2:25> el<2:26>
                            n<> u<11> t<Variable_decl_assignment> p<12> c<10> l<2:25> el<2:26>
                              n<x> u<10> t<StringConst> p<11> l<2:25> el<2:26>
                      n<S> u<15> t<StringConst> p<16> l<2:30> el<2:31>
        n<> u<44> t<Non_port_module_item> p<110> c<43> s<56> l<3:4> el<3:13>
          n<> u<43> t<Module_or_generate_item> p<44> c<42> l<3:4> el<3:13>
            n<> u<42> t<Module_common_item> p<43> c<41> l<3:4> el<3:13>
              n<> u<41> t<Module_or_generate_item_declaration> p<42> c<40> l<3:4> el<3:13>
                n<> u<40> t<Package_or_generate_item_declaration> p<41> c<39> l<3:4> el<3:13>
                  n<> u<39> t<Data_declaration> p<40> c<38> l<3:4> el<3:13>
                    n<> u<38> t<Variable_declaration> p<39> c<34> l<3:4> el<3:13>
                      n<S> u<34> t<Data_type> p<38> c<23> s<37> l<3:4> el<3:10>
                        n<S> u<23> t<StringConst> p<34> s<33> l<3:4> el<3:5>
                        n<> u<33> t<Packed_dimension> p<34> c<32> l<3:5> el<3:10>
                          n<> u<32> t<Constant_range> p<33> c<27> l<3:6> el<3:9>
                            n<> u<27> t<Constant_expression> p<32> c<26> s<31> l<3:6> el<3:7>
                              n<> u<26> t<Constant_primary> p<27> c<25> l<3:6> el<3:7>
                                n<> u<25> t<Primary_literal> p<26> c<24> l<3:6> el<3:7>
                                  n<1> u<24> t<IntConst> p<25> l<3:6> el<3:7>
                            n<> u<31> t<Constant_expression> p<32> c<30> l<3:8> el<3:9>
                              n<> u<30> t<Constant_primary> p<31> c<29> l<3:8> el<3:9>
                                n<> u<29> t<Primary_literal> p<30> c<28> l<3:8> el<3:9>
                                  n<0> u<28> t<IntConst> p<29> l<3:8> el<3:9>
                      n<> u<37> t<List_of_variable_decl_assignments> p<38> c<36> l<3:11> el<3:12>
                        n<> u<36> t<Variable_decl_assignment> p<37> c<35> l<3:11> el<3:12>
                          n<s> u<35> t<StringConst> p<36> l<3:11> el<3:12>
        n<> u<56> t<Non_port_module_item> p<110> c<55> s<108> l<4:4> el<4:10>
          n<> u<55> t<Module_or_generate_item> p<56> c<54> l<4:4> el<4:10>
            n<> u<54> t<Module_common_item> p<55> c<53> l<4:4> el<4:10>
              n<> u<53> t<Module_or_generate_item_declaration> p<54> c<52> l<4:4> el<4:10>
                n<> u<52> t<Package_or_generate_item_declaration> p<53> c<51> l<4:4> el<4:10>
                  n<> u<51> t<Data_declaration> p<52> c<50> l<4:4> el<4:10>
                    n<> u<50> t<Variable_declaration> p<51> c<46> l<4:4> el<4:10>
                      n<> u<46> t<Data_type> p<50> c<45> s<49> l<4:4> el<4:7>
                        n<> u<45> t<IntegerAtomType_Int> p<46> l<4:4> el<4:7>
                      n<> u<49> t<List_of_variable_decl_assignments> p<50> c<48> l<4:8> el<4:9>
                        n<> u<48> t<Variable_decl_assignment> p<49> c<47> l<4:8> el<4:9>
                          n<y> u<47> t<StringConst> p<48> l<4:8> el<4:9>
        n<> u<108> t<Non_port_module_item> p<110> c<107> s<109> l<6:4> el<9:7>
          n<> u<107> t<Module_or_generate_item> p<108> c<106> l<6:4> el<9:7>
            n<> u<106> t<Module_common_item> p<107> c<105> l<6:4> el<9:7>
              n<> u<105> t<Always_construct> p<106> c<57> l<6:4> el<9:7>
                n<> u<57> t<ALWAYS_COMB> p<105> s<104> l<6:4> el<6:15>
                n<> u<104> t<Statement> p<105> c<103> l<6:16> el<9:7>
                  n<> u<103> t<Statement_item> p<104> c<102> l<6:16> el<9:7>
                    n<> u<102> t<Seq_block> p<103> c<79> l<6:16> el<9:7>
                      n<> u<79> t<Statement_or_null> p<102> c<78> s<100> l<7:6> el<7:17>
                        n<> u<78> t<Statement> p<79> c<77> l<7:6> el<7:17>
                          n<> u<77> t<Statement_item> p<78> c<76> l<7:6> el<7:17>
                            n<> u<76> t<Blocking_assignment> p<77> c<75> l<7:6> el<7:16>
                              n<> u<75> t<Operator_assignment> p<76> c<62> l<7:6> el<7:16>
                                n<> u<62> t<Variable_lvalue> p<75> c<59> s<63> l<7:6> el<7:7>
                                  n<> u<59> t<Ps_or_hierarchical_identifier> p<62> c<58> s<61> l<7:6> el<7:7>
                                    n<y> u<58> t<StringConst> p<59> l<7:6> el<7:7>
                                  n<> u<61> t<Select> p<62> c<60> l<7:8> el<7:8>
                                    n<> u<60> t<Bit_select> p<61> l<7:8> el<7:8>
                                n<> u<63> t<AssignOp_Assign> p<75> s<74> l<7:8> el<7:9>
                                n<> u<74> t<Expression> p<75> c<73> l<7:10> el<7:16>
                                  n<> u<73> t<Primary> p<74> c<72> l<7:10> el<7:16>
                                    n<> u<72> t<Complex_func_call> p<73> c<64> l<7:10> el<7:16>
                                      n<s> u<64> t<StringConst> p<72> s<68> l<7:10> el<7:11>
                                      n<> u<68> t<Constant_expression> p<72> c<67> s<69> l<7:12> el<7:13>
                                        n<> u<67> t<Constant_primary> p<68> c<66> l<7:12> el<7:13>
                                          n<> u<66> t<Primary_literal> p<67> c<65> l<7:12> el<7:13>
                                            n<0> u<65> t<IntConst> p<66> l<7:12> el<7:13>
                                      n<x> u<69> t<StringConst> p<72> s<71> l<7:15> el<7:16>
                                      n<> u<71> t<Select> p<72> c<70> l<7:16> el<7:16>
                                        n<> u<70> t<Bit_select> p<71> l<7:16> el<7:16>
                      n<> u<100> t<Statement_or_null> p<102> c<99> s<101> l<8:6> el<8:17>
                        n<> u<99> t<Statement> p<100> c<98> l<8:6> el<8:17>
                          n<> u<98> t<Statement_item> p<99> c<97> l<8:6> el<8:17>
                            n<> u<97> t<Blocking_assignment> p<98> c<96> l<8:6> el<8:16>
                              n<> u<96> t<Operator_assignment> p<97> c<90> l<8:6> el<8:16>
                                n<> u<90> t<Variable_lvalue> p<96> c<87> s<91> l<8:6> el<8:12>
                                  n<> u<87> t<Ps_or_hierarchical_identifier> p<90> c<86> s<89> l<8:6> el<8:12>
                                    n<> u<86> t<Hierarchical_identifier> p<87> c<80> l<8:6> el<8:12>
                                      n<s> u<80> t<StringConst> p<86> s<84> l<8:6> el<8:7>
                                      n<> u<84> t<Constant_expression> p<86> c<83> s<85> l<8:8> el<8:9>
                                        n<> u<83> t<Constant_primary> p<84> c<82> l<8:8> el<8:9>
                                          n<> u<82> t<Primary_literal> p<83> c<81> l<8:8> el<8:9>
                                            n<1> u<81> t<IntConst> p<82> l<8:8> el<8:9>
                                      n<x> u<85> t<StringConst> p<86> l<8:11> el<8:12>
                                  n<> u<89> t<Select> p<90> c<88> l<8:13> el<8:13>
                                    n<> u<88> t<Bit_select> p<89> l<8:13> el<8:13>
                                n<> u<91> t<AssignOp_Assign> p<96> s<95> l<8:13> el<8:14>
                                n<> u<95> t<Expression> p<96> c<94> l<8:15> el<8:16>
                                  n<> u<94> t<Primary> p<95> c<93> l<8:15> el<8:16>
                                    n<> u<93> t<Primary_literal> p<94> c<92> l<8:15> el<8:16>
                                      n<0> u<92> t<IntConst> p<93> l<8:15> el<8:16>
                      n<> u<101> t<END> p<102> l<9:4> el<9:7>
        n<> u<109> t<ENDMODULE> p<110> l<10:1> el<10:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/NetLValue/dut.sv:1:1: No timescale set for "t".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/NetLValue/dut.sv:1:1: Compile module "work@t".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Always                                                 1
Assignment                                             2
Begin                                                  1
BitSelect                                              2
Constant                                               7
Design                                                 1
HierPath                                               2
IntTypespec                                            2
IntVar                                                 1
Module                                                 1
PackedArrayTypespec                                    1
PackedArrayVar                                         1
Range                                                  2
RefObj                                                 3
RefTypespec                                            4
StructTypespec                                         1
TypespecMember                                         1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/NetLValue/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@t (work@t), file:${SURELOG_DIR}/tests/NetLValue/dut.sv, line:1:1, endln:10:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@t
  |vpiVariables:
  \_PackedArrayVar: (work@t.s), line:3:11, endln:3:12
    |vpiParent:
    \_Module: work@t (work@t), file:${SURELOG_DIR}/tests/NetLValue/dut.sv, line:1:1, endln:10:10
    |vpiTypespec:
    \_RefTypespec: (work@t.s.S), line:3:4, endln:3:10
      |vpiParent:
      \_PackedArrayVar: (work@t.s), line:3:11, endln:3:12
      |vpiName:S
      |vpiFullName:work@t.s.S
      |vpiActual:
      \_PackedArrayTypespec: , line:3:5, endln:3:10
    |vpiName:s
    |vpiFullName:work@t.s
    |vpiVisibility:1
  |vpiVariables:
  \_IntVar: (work@t.y), line:4:8, endln:4:9
    |vpiParent:
    \_Module: work@t (work@t), file:${SURELOG_DIR}/tests/NetLValue/dut.sv, line:1:1, endln:10:10
    |vpiTypespec:
    \_RefTypespec: (work@t.y), line:4:4, endln:4:7
      |vpiParent:
      \_IntVar: (work@t.y), line:4:8, endln:4:9
      |vpiFullName:work@t.y
      |vpiActual:
      \_IntTypespec: , line:4:4, endln:4:7
    |vpiName:y
    |vpiFullName:work@t.y
    |vpiSigned:1
    |vpiVisibility:1
  |vpiTypedef:
  \_StructTypespec: (S), line:2:12, endln:2:29
    |vpiParent:
    \_Module: work@t (work@t), file:${SURELOG_DIR}/tests/NetLValue/dut.sv, line:1:1, endln:10:10
    |vpiName:S
    |vpiTypespecMember:
    \_TypespecMember: (x), line:2:25, endln:2:26
      |vpiParent:
      \_StructTypespec: (S), line:2:12, endln:2:29
      |vpiName:x
      |vpiTypespec:
      \_RefTypespec: (work@t.S.x), line:2:21, endln:2:24
        |vpiParent:
        \_TypespecMember: (x), line:2:25, endln:2:26
        |vpiFullName:work@t.S.x
        |vpiActual:
        \_IntTypespec: , line:2:21, endln:2:24
  |vpiTypedef:
  \_IntTypespec: , line:2:21, endln:2:24
    |vpiParent:
    \_Module: work@t (work@t), file:${SURELOG_DIR}/tests/NetLValue/dut.sv, line:1:1, endln:10:10
    |vpiSigned:1
  |vpiTypedef:
  \_PackedArrayTypespec: , line:3:5, endln:3:10
    |vpiParent:
    \_Module: work@t (work@t), file:${SURELOG_DIR}/tests/NetLValue/dut.sv, line:1:1, endln:10:10
    |vpiRange:
    \_Range: , line:3:5, endln:3:10
      |vpiParent:
      \_PackedArrayTypespec: , line:3:5, endln:3:10
      |vpiLeftRange:
      \_Constant: , line:3:6, endln:3:7
        |vpiParent:
        \_Range: , line:3:5, endln:3:10
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:3:8, endln:3:9
        |vpiParent:
        \_Range: , line:3:5, endln:3:10
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@t.S), line:3:4, endln:3:5
      |vpiParent:
      \_PackedArrayTypespec: , line:3:5, endln:3:10
      |vpiName:S
      |vpiFullName:work@t.S
      |vpiActual:
      \_StructTypespec: (S), line:2:12, endln:2:29
  |vpiTypedef:
  \_IntTypespec: , line:4:4, endln:4:7
    |vpiParent:
    \_Module: work@t (work@t), file:${SURELOG_DIR}/tests/NetLValue/dut.sv, line:1:1, endln:10:10
    |vpiSigned:1
  |vpiImportTypespec:
  \_StructTypespec: (S), line:2:12, endln:2:29
  |vpiImportTypespec:
  \_IntTypespec: , line:2:21, endln:2:24
  |vpiImportTypespec:
  \_PackedArrayTypespec: , line:3:5, endln:3:10
  |vpiImportTypespec:
  \_PackedArrayVar: (work@t.s), line:3:11, endln:3:12
  |vpiImportTypespec:
  \_IntTypespec: , line:4:4, endln:4:7
  |vpiImportTypespec:
  \_IntVar: (work@t.y), line:4:8, endln:4:9
  |vpiDefName:work@t
  |vpiProcess:
  \_Always: , line:6:4, endln:9:7
    |vpiParent:
    \_Module: work@t (work@t), file:${SURELOG_DIR}/tests/NetLValue/dut.sv, line:1:1, endln:10:10
    |vpiStmt:
    \_Begin: (work@t), line:6:16, endln:9:7
      |vpiParent:
      \_Always: , line:6:4, endln:9:7
      |vpiFullName:work@t
      |vpiImportTypespec:
      \_LogicNet: (work@t.x), line:7:15, endln:7:16
        |vpiParent:
        \_Begin: (work@t), line:6:16, endln:9:7
        |vpiName:x
        |vpiFullName:work@t.x
        |vpiNetType:1
      |vpiStmt:
      \_Assignment: , line:7:6, endln:7:16
        |vpiParent:
        \_Begin: (work@t), line:6:16, endln:9:7
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_HierPath: (s[0].x), line:7:10, endln:7:16
          |vpiParent:
          \_Assignment: , line:7:6, endln:7:16
          |vpiActual:
          \_BitSelect: (s[0]), line:7:10, endln:7:11
            |vpiParent:
            \_HierPath: (s[0].x), line:7:10, endln:7:16
            |vpiName:s
            |vpiFullName:s[0]
            |vpiActual:
            \_PackedArrayVar: (work@t.s), line:3:11, endln:3:12
            |vpiIndex:
            \_Constant: , line:7:12, endln:7:13
              |vpiParent:
              \_BitSelect: (s[0]), line:7:10, endln:7:11
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
          |vpiActual:
          \_RefObj: (work@t.x), line:7:15, endln:7:16
            |vpiParent:
            \_HierPath: (s[0].x), line:7:10, endln:7:16
            |vpiName:x
            |vpiFullName:work@t.x
            |vpiActual:
            \_LogicNet: (work@t.x), line:7:15, endln:7:16
          |vpiName:s[0].x
        |vpiLhs:
        \_RefObj: (work@t.y), line:7:6, endln:7:7
          |vpiParent:
          \_Assignment: , line:7:6, endln:7:16
          |vpiName:y
          |vpiFullName:work@t.y
          |vpiActual:
          \_IntVar: (work@t.y), line:4:8, endln:4:9
      |vpiStmt:
      \_Assignment: , line:8:6, endln:8:16
        |vpiParent:
        \_Begin: (work@t), line:6:16, endln:9:7
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_Constant: , line:8:15, endln:8:16
          |vpiParent:
          \_Assignment: , line:8:6, endln:8:16
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_HierPath: (s[1].x), line:8:6, endln:8:12
          |vpiParent:
          \_Assignment: , line:8:6, endln:8:16
          |vpiActual:
          \_BitSelect: (s[1]), line:8:6, endln:8:7
            |vpiParent:
            \_HierPath: (s[1].x), line:8:6, endln:8:12
            |vpiName:s
            |vpiFullName:s[1]
            |vpiActual:
            \_PackedArrayVar: (work@t.s), line:3:11, endln:3:12
            |vpiIndex:
            \_Constant: , line:8:8, endln:8:9
              |vpiParent:
              \_BitSelect: (s[1]), line:8:6, endln:8:7
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
          |vpiActual:
          \_RefObj: (s[1].x), line:8:11, endln:8:12
            |vpiParent:
            \_HierPath: (s[1].x), line:8:6, endln:8:12
            |vpiName:x
            |vpiFullName:s[1].x
            |vpiActual:
            \_LogicNet: (work@t.x), line:7:15, endln:7:16
          |vpiName:s[1].x
    |vpiAlwaysType:2
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
