Source Block: hdl/library/jesd204/jesd204_rx/jesd204_rx_lane.v@192:208@HdlStmProcess
  end else if (status_err_statistics_cnt[31:5] != 27'h7ffffff) begin
    status_err_statistics_cnt <= status_err_statistics_cnt + num_set_bits(phy_char_err);
  end
end

always @(posedge clk) begin
  if (ifs_reset == 1'b1) begin
    ifs_ready <= 1'b0;
  end else if (cgs_beat_is_cgs == 1'b0 && cgs_beat_has_error == 1'b0) begin
    ifs_ready <= 1'b1;
  end
end

always @(*) begin
  align_found = 1'b0;
  frame_align_int = 0;
  for(jj = 0; jj < DATA_PATH_WIDTH; jj=jj+1) begin

Diff Content:
- 197 always @(posedge clk) begin
- 198   if (ifs_reset == 1'b1) begin
- 199     ifs_ready <= 1'b0;
- 200   end else if (cgs_beat_is_cgs == 1'b0 && cgs_beat_has_error == 1'b0) begin
- 201     ifs_ready <= 1'b1;
- 202   end
- 203 end

Clone Blocks:
