{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1718200429312 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1718200429312 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 12 21:53:49 2024 " "Processing started: Wed Jun 12 21:53:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1718200429312 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1718200429312 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off paritice2 -c paritice2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off paritice2 -c paritice2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1718200429312 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1718200429592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "paritice2.vhd 4 2 " "Found 4 design units, including 2 entities, in source file paritice2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 paritice2-behavor " "Found design unit 1: paritice2-behavor" {  } { { "paritice2.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/finpartice/paritice2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718200429947 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 CLK_DIV-arch " "Found design unit 2: CLK_DIV-arch" {  } { { "paritice2.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/finpartice/paritice2.vhd" 105 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718200429947 ""} { "Info" "ISGN_ENTITY_NAME" "1 paritice2 " "Found entity 1: paritice2" {  } { { "paritice2.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/finpartice/paritice2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718200429947 ""} { "Info" "ISGN_ENTITY_NAME" "2 CLK_DIV " "Found entity 2: CLK_DIV" {  } { { "paritice2.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/finpartice/paritice2.vhd" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718200429947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718200429947 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "paritice2 " "Elaborating entity \"paritice2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1718200429999 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ps2_keyboard_to_ascii.vhd 2 1 " "Using design file ps2_keyboard_to_ascii.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_keyboard_to_ascii-behavior " "Found design unit 1: ps2_keyboard_to_ascii-behavior" {  } { { "ps2_keyboard_to_ascii.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/finpartice/ps2_keyboard_to_ascii.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718200430029 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard_to_ascii " "Found entity 1: ps2_keyboard_to_ascii" {  } { { "ps2_keyboard_to_ascii.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/finpartice/ps2_keyboard_to_ascii.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718200430029 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1718200430029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard_to_ascii ps2_keyboard_to_ascii:ps2_ACCLL " "Elaborating entity \"ps2_keyboard_to_ascii\" for hierarchy \"ps2_keyboard_to_ascii:ps2_ACCLL\"" {  } { { "paritice2.vhd" "ps2_ACCLL" { Text "D:/Users/USER/Desktop/code/Digital_Systems/finpartice/paritice2.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718200430029 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ps2_keyboard.vhd 2 1 " "Using design file ps2_keyboard.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_keyboard-logic " "Found design unit 1: ps2_keyboard-logic" {  } { { "ps2_keyboard.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/finpartice/ps2_keyboard.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718200430040 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard " "Found entity 1: ps2_keyboard" {  } { { "ps2_keyboard.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/finpartice/ps2_keyboard.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718200430040 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1718200430040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard ps2_keyboard_to_ascii:ps2_ACCLL\|ps2_keyboard:ps2_keyboard_0 " "Elaborating entity \"ps2_keyboard\" for hierarchy \"ps2_keyboard_to_ascii:ps2_ACCLL\|ps2_keyboard:ps2_keyboard_0\"" {  } { { "ps2_keyboard_to_ascii.vhd" "ps2_keyboard_0" { Text "D:/Users/USER/Desktop/code/Digital_Systems/finpartice/ps2_keyboard_to_ascii.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718200430044 ""}
{ "Warning" "WSGN_SEARCH_FILE" "debounce.vhd 2 1 " "Using design file debounce.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-logic " "Found design unit 1: debounce-logic" {  } { { "debounce.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/finpartice/debounce.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718200430052 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/finpartice/debounce.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718200430052 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1718200430052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce ps2_keyboard_to_ascii:ps2_ACCLL\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk " "Elaborating entity \"debounce\" for hierarchy \"ps2_keyboard_to_ascii:ps2_ACCLL\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\"" {  } { { "ps2_keyboard.vhd" "debounce_ps2_clk" { Text "D:/Users/USER/Desktop/code/Digital_Systems/finpartice/ps2_keyboard.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718200430052 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_sync.vhd 2 1 " "Using design file vga_sync.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_sync-arch " "Found design unit 1: VGA_sync-arch" {  } { { "vga_sync.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/finpartice/vga_sync.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718200430060 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_sync " "Found entity 1: VGA_sync" {  } { { "vga_sync.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/finpartice/vga_sync.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718200430060 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1718200430060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_sync VGA_sync:VGA_sync1 " "Elaborating entity \"VGA_sync\" for hierarchy \"VGA_sync:VGA_sync1\"" {  } { { "paritice2.vhd" "VGA_sync1" { Text "D:/Users/USER/Desktop/code/Digital_Systems/finpartice/paritice2.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718200430060 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dot_display.vhd 2 1 " "Using design file dot_display.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dot_display-arch " "Found design unit 1: dot_display-arch" {  } { { "dot_display.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/finpartice/dot_display.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718200430068 ""} { "Info" "ISGN_ENTITY_NAME" "1 dot_display " "Found entity 1: dot_display" {  } { { "dot_display.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/finpartice/dot_display.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718200430068 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1718200430068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dot_display dot_display:dot_display1 " "Elaborating entity \"dot_display\" for hierarchy \"dot_display:dot_display1\"" {  } { { "paritice2.vhd" "dot_display1" { Text "D:/Users/USER/Desktop/code/Digital_Systems/finpartice/paritice2.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718200430068 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cr dot_display.vhd(18) " "VHDL Process Statement warning at dot_display.vhd(18): signal \"cr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dot_display.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/finpartice/dot_display.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1718200430072 "|paritice2|dot_display:dot_display1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cg dot_display.vhd(18) " "VHDL Process Statement warning at dot_display.vhd(18): signal \"cg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dot_display.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/finpartice/dot_display.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1718200430072 "|paritice2|dot_display:dot_display1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cb dot_display.vhd(18) " "VHDL Process Statement warning at dot_display.vhd(18): signal \"cb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dot_display.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/finpartice/dot_display.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1718200430072 "|paritice2|dot_display:dot_display1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_DIV CLK_DIV:clock_div1 " "Elaborating entity \"CLK_DIV\" for hierarchy \"CLK_DIV:clock_div1\"" {  } { { "paritice2.vhd" "clock_div1" { Text "D:/Users/USER/Desktop/code/Digital_Systems/finpartice/paritice2.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718200430072 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLK_out paritice2.vhd(113) " "VHDL Process Statement warning at paritice2.vhd(113): signal \"CLK_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "paritice2.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/finpartice/paritice2.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1718200430072 "|paritice2|CLK_DIV:clock_div1"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "paritice2.vhd" "" { Text "D:/Users/USER/Desktop/code/Digital_Systems/finpartice/paritice2.vhd" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1718200431948 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1718200431948 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1718200432779 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1718200436153 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718200436153 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "846 " "Implemented 846 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1718200436253 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1718200436253 ""} { "Info" "ICUT_CUT_TM_LCELLS" "828 " "Implemented 828 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1718200436253 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1718200436253 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4694 " "Peak virtual memory: 4694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1718200436279 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 12 21:53:56 2024 " "Processing ended: Wed Jun 12 21:53:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1718200436279 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1718200436279 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1718200436279 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1718200436279 ""}
