
*** Running vivado
    with args -log ADC_BRIDGE.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ADC_BRIDGE.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source ADC_BRIDGE.tcl -notrace
Command: synth_design -top ADC_BRIDGE -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14600 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:29 . Memory (MB): peak = 283.961 ; gain = 73.730
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ADC_BRIDGE' [C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.srcs/sources_1/imports/Desktop/Michele Ricci materiale/fpga/test_comunicazione/transmit_from_fpga_test/mirror.vhd:62]
	Parameter fifo_port_w bound to: 8 - type: integer 
	Parameter fifo_port_r bound to: 8 - type: integer 
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.srcs/sources_1/imports/Desktop/Michele Ricci materiale/fpga/test_comunicazione/transmit_from_fpga_test/mirror.vhd:234]
INFO: [Synth 8-3491] module 'clock_generator' declared at 'C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.runs/synth_3/.Xil/Vivado-2280-DESKTOP-H3JQ5EJ/realtime/clock_generator_stub.vhdl:5' bound to instance 'MAIN_CLOCK' of component 'clock_generator' [C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.srcs/sources_1/imports/Desktop/Michele Ricci materiale/fpga/test_comunicazione/transmit_from_fpga_test/mirror.vhd:240]
INFO: [Synth 8-638] synthesizing module 'clock_generator' [C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.runs/synth_3/.Xil/Vivado-2280-DESKTOP-H3JQ5EJ/realtime/clock_generator_stub.vhdl:19]
INFO: [Synth 8-3491] module 'command_block' declared at 'C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.srcs/sources_1/new/command_block.vhd:11' bound to instance 'COMMAND' of component 'command_block' [C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.srcs/sources_1/imports/Desktop/Michele Ricci materiale/fpga/test_comunicazione/transmit_from_fpga_test/mirror.vhd:265]
INFO: [Synth 8-638] synthesizing module 'command_block' [C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.srcs/sources_1/new/command_block.vhd:33]
	Parameter port_width_transmit bound to: 8 - type: integer 
	Parameter port_width_receive bound to: 8 - type: integer 
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.srcs/sources_1/new/command_block.vhd:44]
INFO: [Synth 8-3491] module 'PIPO_shift' declared at 'C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.srcs/sources_1/new/PIPO_SHIFT.vhd:6' bound to instance 'pipo' of component 'PIPO_SHIFT' [C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.srcs/sources_1/new/command_block.vhd:72]
INFO: [Synth 8-638] synthesizing module 'PIPO_shift' [C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.srcs/sources_1/new/PIPO_SHIFT.vhd:35]
	Parameter OUTPUT_STRING_WIDTH bound to: 56 - type: integer 
	Parameter VECTOR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.srcs/sources_1/new/PIPO_SHIFT.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'PIPO_shift' (1#1) [C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.srcs/sources_1/new/PIPO_SHIFT.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'command_block' (2#1) [C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.srcs/sources_1/new/command_block.vhd:33]
	Parameter port_width_transmit bound to: 8 - type: integer 
	Parameter port_width_receive bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'usb_fpga_bridge' declared at 'C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.srcs/sources_1/imports/Desktop/Michele Ricci materiale/fpga/test_comunicazione/transmit_from_fpga_test/usb_fpga_bridge.vhd:6' bound to instance 'BRIDGE' of component 'usb_fpga_bridge' [C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.srcs/sources_1/imports/Desktop/Michele Ricci materiale/fpga/test_comunicazione/transmit_from_fpga_test/mirror.vhd:284]
INFO: [Synth 8-638] synthesizing module 'usb_fpga_bridge' [C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.srcs/sources_1/imports/Desktop/Michele Ricci materiale/fpga/test_comunicazione/transmit_from_fpga_test/usb_fpga_bridge.vhd:47]
	Parameter port_width_transmit bound to: 8 - type: integer 
	Parameter port_width_receive bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'utility' declared at 'C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.srcs/sources_1/imports/Desktop/Michele Ricci materiale/fpga/test_comunicazione/transmit_from_fpga_test/utility.vhd:6' bound to instance 'register_and_buffer' of component 'utility' [C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.srcs/sources_1/imports/Desktop/Michele Ricci materiale/fpga/test_comunicazione/transmit_from_fpga_test/usb_fpga_bridge.vhd:172]
INFO: [Synth 8-638] synthesizing module 'utility' [C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.srcs/sources_1/imports/Desktop/Michele Ricci materiale/fpga/test_comunicazione/transmit_from_fpga_test/utility.vhd:42]
INFO: [Synth 8-3491] module 'ftdi_clock_gen' declared at 'C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.runs/synth_3/.Xil/Vivado-2280-DESKTOP-H3JQ5EJ/realtime/ftdi_clock_gen_stub.vhdl:5' bound to instance 'ftdi_clock_generator' of component 'ftdi_clock_gen' [C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.srcs/sources_1/imports/Desktop/Michele Ricci materiale/fpga/test_comunicazione/transmit_from_fpga_test/utility.vhd:77]
INFO: [Synth 8-638] synthesizing module 'ftdi_clock_gen' [C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.runs/synth_3/.Xil/Vivado-2280-DESKTOP-H3JQ5EJ/realtime/ftdi_clock_gen_stub.vhdl:16]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'IBUF_rxfN' to cell 'IBUF' [C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.srcs/sources_1/imports/Desktop/Michele Ricci materiale/fpga/test_comunicazione/transmit_from_fpga_test/utility.vhd:90]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'IBUF_txeN' to cell 'IBUF' [C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.srcs/sources_1/imports/Desktop/Michele Ricci materiale/fpga/test_comunicazione/transmit_from_fpga_test/utility.vhd:98]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUF_oeN' to cell 'OBUF' [C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.srcs/sources_1/imports/Desktop/Michele Ricci materiale/fpga/test_comunicazione/transmit_from_fpga_test/utility.vhd:118]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUF_rdN' to cell 'OBUF' [C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.srcs/sources_1/imports/Desktop/Michele Ricci materiale/fpga/test_comunicazione/transmit_from_fpga_test/utility.vhd:128]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUF_wrN' to cell 'OBUF' [C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.srcs/sources_1/imports/Desktop/Michele Ricci materiale/fpga/test_comunicazione/transmit_from_fpga_test/utility.vhd:138]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: LVCMOS33 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'IOBUF_0' to cell 'IOBUF' [C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.srcs/sources_1/imports/Desktop/Michele Ricci materiale/fpga/test_comunicazione/transmit_from_fpga_test/utility.vhd:172]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: LVCMOS33 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'IOBUF_1' to cell 'IOBUF' [C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.srcs/sources_1/imports/Desktop/Michele Ricci materiale/fpga/test_comunicazione/transmit_from_fpga_test/utility.vhd:183]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: LVCMOS33 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'IOBUF_2' to cell 'IOBUF' [C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.srcs/sources_1/imports/Desktop/Michele Ricci materiale/fpga/test_comunicazione/transmit_from_fpga_test/utility.vhd:194]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: LVCMOS33 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'IOBUF_3' to cell 'IOBUF' [C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.srcs/sources_1/imports/Desktop/Michele Ricci materiale/fpga/test_comunicazione/transmit_from_fpga_test/utility.vhd:205]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: LVCMOS33 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'IOBUF_4' to cell 'IOBUF' [C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.srcs/sources_1/imports/Desktop/Michele Ricci materiale/fpga/test_comunicazione/transmit_from_fpga_test/utility.vhd:216]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: LVCMOS33 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'IOBUF_5' to cell 'IOBUF' [C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.srcs/sources_1/imports/Desktop/Michele Ricci materiale/fpga/test_comunicazione/transmit_from_fpga_test/utility.vhd:227]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: LVCMOS33 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'IOBUF_6' to cell 'IOBUF' [C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.srcs/sources_1/imports/Desktop/Michele Ricci materiale/fpga/test_comunicazione/transmit_from_fpga_test/utility.vhd:238]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: LVCMOS33 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'IOBUF_7' to cell 'IOBUF' [C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.srcs/sources_1/imports/Desktop/Michele Ricci materiale/fpga/test_comunicazione/transmit_from_fpga_test/utility.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'utility' (3#1) [C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.srcs/sources_1/imports/Desktop/Michele Ricci materiale/fpga/test_comunicazione/transmit_from_fpga_test/utility.vhd:42]
INFO: [Synth 8-3491] module 'transmitter_fsm' declared at 'C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.srcs/sources_1/imports/Desktop/Michele Ricci materiale/fpga/test_comunicazione/transmit_from_fpga_test/transmitter_fsm.vhd:8' bound to instance 'transmitter_machine' of component 'transmitter_fsm' [C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.srcs/sources_1/imports/Desktop/Michele Ricci materiale/fpga/test_comunicazione/transmit_from_fpga_test/usb_fpga_bridge.vhd:207]
INFO: [Synth 8-638] synthesizing module 'transmitter_fsm' [C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.srcs/sources_1/imports/Desktop/Michele Ricci materiale/fpga/test_comunicazione/transmit_from_fpga_test/transmitter_fsm.vhd:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.srcs/sources_1/imports/Desktop/Michele Ricci materiale/fpga/test_comunicazione/transmit_from_fpga_test/transmitter_fsm.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'transmitter_fsm' (4#1) [C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.srcs/sources_1/imports/Desktop/Michele Ricci materiale/fpga/test_comunicazione/transmit_from_fpga_test/transmitter_fsm.vhd:23]
INFO: [Synth 8-3491] module 'receiver_fsm' declared at 'C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.srcs/sources_1/imports/Desktop/Michele Ricci materiale/fpga/test_comunicazione/transmit_from_fpga_test/receiver_fsm.vhd:7' bound to instance 'receiver_machine' of component 'receiver_fsm' [C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.srcs/sources_1/imports/Desktop/Michele Ricci materiale/fpga/test_comunicazione/transmit_from_fpga_test/usb_fpga_bridge.vhd:224]
INFO: [Synth 8-638] synthesizing module 'receiver_fsm' [C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.srcs/sources_1/imports/Desktop/Michele Ricci materiale/fpga/test_comunicazione/transmit_from_fpga_test/receiver_fsm.vhd:21]
INFO: [Synth 8-226] default block is never used [C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.srcs/sources_1/imports/Desktop/Michele Ricci materiale/fpga/test_comunicazione/transmit_from_fpga_test/receiver_fsm.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'receiver_fsm' (5#1) [C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.srcs/sources_1/imports/Desktop/Michele Ricci materiale/fpga/test_comunicazione/transmit_from_fpga_test/receiver_fsm.vhd:21]
INFO: [Synth 8-3491] module 'arbiter' declared at 'C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.srcs/sources_1/imports/Desktop/Michele Ricci materiale/fpga/test_comunicazione/transmit_from_fpga_test/arbiter.vhd:9' bound to instance 'arb' of component 'arbiter' [C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.srcs/sources_1/imports/Desktop/Michele Ricci materiale/fpga/test_comunicazione/transmit_from_fpga_test/usb_fpga_bridge.vhd:239]
INFO: [Synth 8-638] synthesizing module 'arbiter' [C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.srcs/sources_1/imports/Desktop/Michele Ricci materiale/fpga/test_comunicazione/transmit_from_fpga_test/arbiter.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'arbiter' (6#1) [C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.srcs/sources_1/imports/Desktop/Michele Ricci materiale/fpga/test_comunicazione/transmit_from_fpga_test/arbiter.vhd:17]
INFO: [Synth 8-3491] module 'receiver_FIFO' declared at 'C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.runs/synth_3/.Xil/Vivado-2280-DESKTOP-H3JQ5EJ/realtime/receiver_FIFO_stub.vhdl:5' bound to instance 'receive_fifo' of component 'receiver_fifo' [C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.srcs/sources_1/imports/Desktop/Michele Ricci materiale/fpga/test_comunicazione/transmit_from_fpga_test/usb_fpga_bridge.vhd:251]
INFO: [Synth 8-638] synthesizing module 'receiver_FIFO' [C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.runs/synth_3/.Xil/Vivado-2280-DESKTOP-H3JQ5EJ/realtime/receiver_FIFO_stub.vhdl:21]
INFO: [Synth 8-3491] module 'transmitter_fifo' declared at 'C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.runs/synth_3/.Xil/Vivado-2280-DESKTOP-H3JQ5EJ/realtime/transmitter_fifo_stub.vhdl:5' bound to instance 'transmit_fifo' of component 'transmitter_fifo' [C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.srcs/sources_1/imports/Desktop/Michele Ricci materiale/fpga/test_comunicazione/transmit_from_fpga_test/usb_fpga_bridge.vhd:267]
INFO: [Synth 8-638] synthesizing module 'transmitter_fifo' [C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.runs/synth_3/.Xil/Vivado-2280-DESKTOP-H3JQ5EJ/realtime/transmitter_fifo_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'usb_fpga_bridge' (7#1) [C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.srcs/sources_1/imports/Desktop/Michele Ricci materiale/fpga/test_comunicazione/transmit_from_fpga_test/usb_fpga_bridge.vhd:47]
INFO: [Synth 8-3491] module 'axel_adc' declared at 'C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.srcs/sources_1/new/SINGLE_SHOT_ADC.vhd:5' bound to instance 'ADC' of component 'axel_adc' [C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.srcs/sources_1/imports/Desktop/Michele Ricci materiale/fpga/test_comunicazione/transmit_from_fpga_test/mirror.vhd:321]
INFO: [Synth 8-638] synthesizing module 'axel_adc' [C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.srcs/sources_1/new/SINGLE_SHOT_ADC.vhd:22]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.srcs/sources_1/new/SINGLE_SHOT_ADC.vhd:24]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.srcs/sources_1/new/SINGLE_SHOT_ADC.vhd:36]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.srcs/sources_1/new/SINGLE_SHOT_ADC.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'axel_adc' (8#1) [C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.srcs/sources_1/new/SINGLE_SHOT_ADC.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'ADC_BRIDGE' (9#1) [C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.srcs/sources_1/imports/Desktop/Michele Ricci materiale/fpga/test_comunicazione/transmit_from_fpga_test/mirror.vhd:62]
WARNING: [Synth 8-3917] design ADC_BRIDGE has port LED_2 driven by constant 0
WARNING: [Synth 8-3917] design ADC_BRIDGE has port i_read_pin driven by constant 1
WARNING: [Synth 8-3331] design PIPO_shift has unconnected port valid
WARNING: [Synth 8-3331] design command_block has unconnected port tx_ready
WARNING: [Synth 8-3331] design ADC_BRIDGE has unconnected port adc_trigger
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:31 . Memory (MB): peak = 321.383 ; gain = 111.152
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:32 . Memory (MB): peak = 321.383 ; gain = 111.152
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'clock_generator' instantiated as 'MAIN_CLOCK' [C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.srcs/sources_1/imports/Desktop/Michele Ricci materiale/fpga/test_comunicazione/transmit_from_fpga_test/mirror.vhd:240]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'ftdi_clock_gen' instantiated as 'BRIDGE/register_and_buffer/ftdi_clock_generator' [C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.srcs/sources_1/imports/Desktop/Michele Ricci materiale/fpga/test_comunicazione/transmit_from_fpga_test/utility.vhd:77]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'receiver_FIFO' instantiated as 'BRIDGE/receive_fifo' [C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.srcs/sources_1/imports/Desktop/Michele Ricci materiale/fpga/test_comunicazione/transmit_from_fpga_test/usb_fpga_bridge.vhd:251]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'transmitter_fifo' instantiated as 'BRIDGE/transmit_fifo' [C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.srcs/sources_1/imports/Desktop/Michele Ricci materiale/fpga/test_comunicazione/transmit_from_fpga_test/usb_fpga_bridge.vhd:267]
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.runs/synth_3/.Xil/Vivado-2280-DESKTOP-H3JQ5EJ/dcp/clock_generator_in_context.xdc] for cell 'MAIN_CLOCK'
Finished Parsing XDC File [C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.runs/synth_3/.Xil/Vivado-2280-DESKTOP-H3JQ5EJ/dcp/clock_generator_in_context.xdc] for cell 'MAIN_CLOCK'
Parsing XDC File [C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.runs/synth_3/.Xil/Vivado-2280-DESKTOP-H3JQ5EJ/dcp_2/ftdi_clock_gen_in_context.xdc] for cell 'BRIDGE/register_and_buffer/ftdi_clock_generator'
Finished Parsing XDC File [C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.runs/synth_3/.Xil/Vivado-2280-DESKTOP-H3JQ5EJ/dcp_2/ftdi_clock_gen_in_context.xdc] for cell 'BRIDGE/register_and_buffer/ftdi_clock_generator'
Parsing XDC File [C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.runs/synth_3/.Xil/Vivado-2280-DESKTOP-H3JQ5EJ/dcp_3/receiver_FIFO_in_context.xdc] for cell 'BRIDGE/receive_fifo'
Finished Parsing XDC File [C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.runs/synth_3/.Xil/Vivado-2280-DESKTOP-H3JQ5EJ/dcp_3/receiver_FIFO_in_context.xdc] for cell 'BRIDGE/receive_fifo'
Parsing XDC File [C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.runs/synth_3/.Xil/Vivado-2280-DESKTOP-H3JQ5EJ/dcp_4/transmitter_fifo_in_context.xdc] for cell 'BRIDGE/transmit_fifo'
Finished Parsing XDC File [C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.runs/synth_3/.Xil/Vivado-2280-DESKTOP-H3JQ5EJ/dcp_4/transmitter_fifo_in_context.xdc] for cell 'BRIDGE/transmit_fifo'
Parsing XDC File [C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.srcs/constrs_1/new/CONSTRAINTS_PROVA.xdc]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-reset_path' is not supported by synthesis. The constraint will not be passed to synthesis. [C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.srcs/constrs_1/new/CONSTRAINTS_PROVA.xdc:90]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-reset_path' is not supported by synthesis. The constraint will not be passed to synthesis. [C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.srcs/constrs_1/new/CONSTRAINTS_PROVA.xdc:92]
Finished Parsing XDC File [C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.srcs/constrs_1/new/CONSTRAINTS_PROVA.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.srcs/constrs_1/new/CONSTRAINTS_PROVA.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ADC_BRIDGE_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ADC_BRIDGE_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 634.613 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:56 . Memory (MB): peak = 634.613 ; gain = 424.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:56 . Memory (MB): peak = 634.613 ; gain = 424.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK_IN1_P. (constraint file  C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.runs/synth_3/.Xil/Vivado-2280-DESKTOP-H3JQ5EJ/dcp/clock_generator_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK_IN1_P. (constraint file  C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.runs/synth_3/.Xil/Vivado-2280-DESKTOP-H3JQ5EJ/dcp/clock_generator_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for ftdi_clk. (constraint file  C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.runs/synth_3/.Xil/Vivado-2280-DESKTOP-H3JQ5EJ/dcp_2/ftdi_clock_gen_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ftdi_clk. (constraint file  C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.runs/synth_3/.Xil/Vivado-2280-DESKTOP-H3JQ5EJ/dcp_2/ftdi_clock_gen_in_context.xdc, line 5).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:56 . Memory (MB): peak = 634.613 ; gain = 424.383
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "flag" won't be mapped to RAM because address size (56) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_adc_data_valid" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "conv_flag" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "debounce_flag" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_adc_data" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "LED_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tx_valid" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tx_valid" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tx_data" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:57 . Memory (MB): peak = 634.613 ; gain = 424.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 19    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  17 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ADC_BRIDGE 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PIPO_shift 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 14    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module command_block 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module utility 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module transmitter_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
Module receiver_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
Module arbiter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module axel_adc 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	  17 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "flag" won't be mapped to RAM because address size (56) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "debounce_flag" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "conv_flag" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_adc_data_valid" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "LED_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tx_valid" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tx_valid" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tx_data" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design ADC_BRIDGE has port LED_2 driven by constant 0
WARNING: [Synth 8-3917] design ADC_BRIDGE has port i_read_pin driven by constant 1
WARNING: [Synth 8-3331] design command_block has unconnected port tx_ready
WARNING: [Synth 8-3331] design ADC_BRIDGE has unconnected port adc_trigger
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:01:00 . Memory (MB): peak = 634.613 ; gain = 424.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'MAIN_CLOCK/CLK_OUT1' to pin 'MAIN_CLOCK/bbstub_CLK_OUT1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'MAIN_CLOCK/CLK_OUT2' to pin 'MAIN_CLOCK/bbstub_CLK_OUT2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'MAIN_CLOCK/CLK_OUT3' to pin 'MAIN_CLOCK/bbstub_CLK_OUT3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'MAIN_CLOCK/CLK_OUT4' to pin 'MAIN_CLOCK/bbstub_CLK_OUT4/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'MAIN_CLOCK/CLK_OUT5' to pin 'MAIN_CLOCK/bbstub_CLK_OUT5/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'BRIDGE/register_and_buffer/ftdi_clock_generator/CLK_OUT1' to pin 'BRIDGE/register_and_buffer/ftdi_clock_generator/bbstub_CLK_OUT1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'BRIDGE/register_and_buffer/ftdi_clock_generator/CLK_OUT2' to pin 'BRIDGE/register_and_buffer/ftdi_clock_generator/bbstub_CLK_OUT2/O'
WARNING: [Synth 8-565] redefining clock 'ftdi_clk'
WARNING: [Synth 8-565] redefining clock 'CLK_IN1_P'
INFO: [Synth 8-5819] Moved 7 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:01:11 . Memory (MB): peak = 634.613 ; gain = 424.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:01:12 . Memory (MB): peak = 634.613 ; gain = 424.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:01:12 . Memory (MB): peak = 634.613 ; gain = 424.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop BRIDGE/transmitter_machine/ftdi_dq_oe_reg is being inverted and renamed to BRIDGE/transmitter_machine/ftdi_dq_oe_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:01:13 . Memory (MB): peak = 634.613 ; gain = 424.383
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:01:13 . Memory (MB): peak = 634.613 ; gain = 424.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:01:13 . Memory (MB): peak = 634.613 ; gain = 424.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:01:13 . Memory (MB): peak = 634.613 ; gain = 424.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:01:13 . Memory (MB): peak = 634.613 ; gain = 424.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:01:13 . Memory (MB): peak = 634.613 ; gain = 424.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |clock_generator  |         1|
|2     |receiver_FIFO    |         1|
|3     |transmitter_fifo |         1|
|4     |ftdi_clock_gen   |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |clock_generator_bbox  |     1|
|2     |ftdi_clock_gen_bbox   |     1|
|3     |receiver_FIFO_bbox    |     1|
|4     |transmitter_fifo_bbox |     1|
|5     |CARRY4                |    68|
|6     |LUT1                  |   166|
|7     |LUT2                  |   177|
|8     |LUT3                  |     8|
|9     |LUT4                  |    23|
|10    |LUT5                  |    18|
|11    |LUT6                  |    48|
|12    |FDRE                  |   338|
|13    |FDSE                  |    11|
|14    |IBUF                  |     4|
|15    |IOBUF                 |     8|
|16    |OBUF                  |    11|
+------+----------------------+------+

Report Instance Areas: 
+------+------------------------+----------------+------+
|      |Instance                |Module          |Cells |
+------+------------------------+----------------+------+
|1     |top                     |                |   911|
|2     |  ADC                   |axel_adc        |   380|
|3     |  BRIDGE                |usb_fpga_bridge |    80|
|4     |    arb                 |arbiter         |     3|
|5     |    receiver_machine    |receiver_fsm    |     9|
|6     |    register_and_buffer |utility         |    37|
|7     |    transmitter_machine |transmitter_fsm |     9|
|8     |  COMMAND               |command_block   |   247|
|9     |    pipo                |PIPO_shift      |   125|
+------+------------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:01:13 . Memory (MB): peak = 634.613 ; gain = 424.383
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 634.613 ; gain = 110.734
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:01:13 . Memory (MB): peak = 634.613 ; gain = 424.383
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 80 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
98 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:54 . Memory (MB): peak = 634.613 ; gain = 424.383
INFO: [Common 17-1381] The checkpoint 'C:/Users/Valerio/Desktop/TESI_DIGITALE/king_adc/king_adc.runs/synth_3/ADC_BRIDGE.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 634.613 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Oct 02 19:10:29 2017...
