
F303RE_LEO_cube.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000115f4  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000880  08011798  08011798  00021798  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08012018  08012018  000301e4  2**0
                  CONTENTS
  4 .ARM          00000000  08012018  08012018  000301e4  2**0
                  CONTENTS
  5 .preinit_array 00000000  08012018  08012018  000301e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08012018  08012018  00022018  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801201c  0801201c  0002201c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  08012020  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000d248  200001e8  08012204  000301e8  2**3
                  ALLOC
 10 ._user_heap_stack 00000a00  2000d430  08012204  0003d430  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000301e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0004f161  00000000  00000000  00030214  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00008ec8  00000000  00000000  0007f375  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    000188e7  00000000  00000000  0008823d  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 00001c58  00000000  00000000  000a0b28  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 000045e0  00000000  00000000  000a2780  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00017e1e  00000000  00000000  000a6d60  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00009e72  00000000  00000000  000beb7e  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000c89f0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000697c  00000000  00000000  000c8a6c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e8 	.word	0x200001e8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0801177c 	.word	0x0801177c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001ec 	.word	0x200001ec
 80001dc:	0801177c 	.word	0x0801177c

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <__aeabi_drsub>:
 80001f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001f4:	e002      	b.n	80001fc <__adddf3>
 80001f6:	bf00      	nop

080001f8 <__aeabi_dsub>:
 80001f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001fc <__adddf3>:
 80001fc:	b530      	push	{r4, r5, lr}
 80001fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000202:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000206:	ea94 0f05 	teq	r4, r5
 800020a:	bf08      	it	eq
 800020c:	ea90 0f02 	teqeq	r0, r2
 8000210:	bf1f      	itttt	ne
 8000212:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000216:	ea55 0c02 	orrsne.w	ip, r5, r2
 800021a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800021e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000222:	f000 80e2 	beq.w	80003ea <__adddf3+0x1ee>
 8000226:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800022a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800022e:	bfb8      	it	lt
 8000230:	426d      	neglt	r5, r5
 8000232:	dd0c      	ble.n	800024e <__adddf3+0x52>
 8000234:	442c      	add	r4, r5
 8000236:	ea80 0202 	eor.w	r2, r0, r2
 800023a:	ea81 0303 	eor.w	r3, r1, r3
 800023e:	ea82 0000 	eor.w	r0, r2, r0
 8000242:	ea83 0101 	eor.w	r1, r3, r1
 8000246:	ea80 0202 	eor.w	r2, r0, r2
 800024a:	ea81 0303 	eor.w	r3, r1, r3
 800024e:	2d36      	cmp	r5, #54	; 0x36
 8000250:	bf88      	it	hi
 8000252:	bd30      	pophi	{r4, r5, pc}
 8000254:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000258:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800025c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000260:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000264:	d002      	beq.n	800026c <__adddf3+0x70>
 8000266:	4240      	negs	r0, r0
 8000268:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800026c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000270:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000274:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000278:	d002      	beq.n	8000280 <__adddf3+0x84>
 800027a:	4252      	negs	r2, r2
 800027c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000280:	ea94 0f05 	teq	r4, r5
 8000284:	f000 80a7 	beq.w	80003d6 <__adddf3+0x1da>
 8000288:	f1a4 0401 	sub.w	r4, r4, #1
 800028c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000290:	db0d      	blt.n	80002ae <__adddf3+0xb2>
 8000292:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000296:	fa22 f205 	lsr.w	r2, r2, r5
 800029a:	1880      	adds	r0, r0, r2
 800029c:	f141 0100 	adc.w	r1, r1, #0
 80002a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002a4:	1880      	adds	r0, r0, r2
 80002a6:	fa43 f305 	asr.w	r3, r3, r5
 80002aa:	4159      	adcs	r1, r3
 80002ac:	e00e      	b.n	80002cc <__adddf3+0xd0>
 80002ae:	f1a5 0520 	sub.w	r5, r5, #32
 80002b2:	f10e 0e20 	add.w	lr, lr, #32
 80002b6:	2a01      	cmp	r2, #1
 80002b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002bc:	bf28      	it	cs
 80002be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002c2:	fa43 f305 	asr.w	r3, r3, r5
 80002c6:	18c0      	adds	r0, r0, r3
 80002c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002d0:	d507      	bpl.n	80002e2 <__adddf3+0xe6>
 80002d2:	f04f 0e00 	mov.w	lr, #0
 80002d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002de:	eb6e 0101 	sbc.w	r1, lr, r1
 80002e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002e6:	d31b      	bcc.n	8000320 <__adddf3+0x124>
 80002e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002ec:	d30c      	bcc.n	8000308 <__adddf3+0x10c>
 80002ee:	0849      	lsrs	r1, r1, #1
 80002f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002f8:	f104 0401 	add.w	r4, r4, #1
 80002fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000300:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000304:	f080 809a 	bcs.w	800043c <__adddf3+0x240>
 8000308:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800030c:	bf08      	it	eq
 800030e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000312:	f150 0000 	adcs.w	r0, r0, #0
 8000316:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800031a:	ea41 0105 	orr.w	r1, r1, r5
 800031e:	bd30      	pop	{r4, r5, pc}
 8000320:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000324:	4140      	adcs	r0, r0
 8000326:	eb41 0101 	adc.w	r1, r1, r1
 800032a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800032e:	f1a4 0401 	sub.w	r4, r4, #1
 8000332:	d1e9      	bne.n	8000308 <__adddf3+0x10c>
 8000334:	f091 0f00 	teq	r1, #0
 8000338:	bf04      	itt	eq
 800033a:	4601      	moveq	r1, r0
 800033c:	2000      	moveq	r0, #0
 800033e:	fab1 f381 	clz	r3, r1
 8000342:	bf08      	it	eq
 8000344:	3320      	addeq	r3, #32
 8000346:	f1a3 030b 	sub.w	r3, r3, #11
 800034a:	f1b3 0220 	subs.w	r2, r3, #32
 800034e:	da0c      	bge.n	800036a <__adddf3+0x16e>
 8000350:	320c      	adds	r2, #12
 8000352:	dd08      	ble.n	8000366 <__adddf3+0x16a>
 8000354:	f102 0c14 	add.w	ip, r2, #20
 8000358:	f1c2 020c 	rsb	r2, r2, #12
 800035c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000360:	fa21 f102 	lsr.w	r1, r1, r2
 8000364:	e00c      	b.n	8000380 <__adddf3+0x184>
 8000366:	f102 0214 	add.w	r2, r2, #20
 800036a:	bfd8      	it	le
 800036c:	f1c2 0c20 	rsble	ip, r2, #32
 8000370:	fa01 f102 	lsl.w	r1, r1, r2
 8000374:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000378:	bfdc      	itt	le
 800037a:	ea41 010c 	orrle.w	r1, r1, ip
 800037e:	4090      	lslle	r0, r2
 8000380:	1ae4      	subs	r4, r4, r3
 8000382:	bfa2      	ittt	ge
 8000384:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000388:	4329      	orrge	r1, r5
 800038a:	bd30      	popge	{r4, r5, pc}
 800038c:	ea6f 0404 	mvn.w	r4, r4
 8000390:	3c1f      	subs	r4, #31
 8000392:	da1c      	bge.n	80003ce <__adddf3+0x1d2>
 8000394:	340c      	adds	r4, #12
 8000396:	dc0e      	bgt.n	80003b6 <__adddf3+0x1ba>
 8000398:	f104 0414 	add.w	r4, r4, #20
 800039c:	f1c4 0220 	rsb	r2, r4, #32
 80003a0:	fa20 f004 	lsr.w	r0, r0, r4
 80003a4:	fa01 f302 	lsl.w	r3, r1, r2
 80003a8:	ea40 0003 	orr.w	r0, r0, r3
 80003ac:	fa21 f304 	lsr.w	r3, r1, r4
 80003b0:	ea45 0103 	orr.w	r1, r5, r3
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f1c4 040c 	rsb	r4, r4, #12
 80003ba:	f1c4 0220 	rsb	r2, r4, #32
 80003be:	fa20 f002 	lsr.w	r0, r0, r2
 80003c2:	fa01 f304 	lsl.w	r3, r1, r4
 80003c6:	ea40 0003 	orr.w	r0, r0, r3
 80003ca:	4629      	mov	r1, r5
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	fa21 f004 	lsr.w	r0, r1, r4
 80003d2:	4629      	mov	r1, r5
 80003d4:	bd30      	pop	{r4, r5, pc}
 80003d6:	f094 0f00 	teq	r4, #0
 80003da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003de:	bf06      	itte	eq
 80003e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003e4:	3401      	addeq	r4, #1
 80003e6:	3d01      	subne	r5, #1
 80003e8:	e74e      	b.n	8000288 <__adddf3+0x8c>
 80003ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ee:	bf18      	it	ne
 80003f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003f4:	d029      	beq.n	800044a <__adddf3+0x24e>
 80003f6:	ea94 0f05 	teq	r4, r5
 80003fa:	bf08      	it	eq
 80003fc:	ea90 0f02 	teqeq	r0, r2
 8000400:	d005      	beq.n	800040e <__adddf3+0x212>
 8000402:	ea54 0c00 	orrs.w	ip, r4, r0
 8000406:	bf04      	itt	eq
 8000408:	4619      	moveq	r1, r3
 800040a:	4610      	moveq	r0, r2
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	ea91 0f03 	teq	r1, r3
 8000412:	bf1e      	ittt	ne
 8000414:	2100      	movne	r1, #0
 8000416:	2000      	movne	r0, #0
 8000418:	bd30      	popne	{r4, r5, pc}
 800041a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800041e:	d105      	bne.n	800042c <__adddf3+0x230>
 8000420:	0040      	lsls	r0, r0, #1
 8000422:	4149      	adcs	r1, r1
 8000424:	bf28      	it	cs
 8000426:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800042a:	bd30      	pop	{r4, r5, pc}
 800042c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000430:	bf3c      	itt	cc
 8000432:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000436:	bd30      	popcc	{r4, r5, pc}
 8000438:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800043c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000440:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000444:	f04f 0000 	mov.w	r0, #0
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800044e:	bf1a      	itte	ne
 8000450:	4619      	movne	r1, r3
 8000452:	4610      	movne	r0, r2
 8000454:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000458:	bf1c      	itt	ne
 800045a:	460b      	movne	r3, r1
 800045c:	4602      	movne	r2, r0
 800045e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000462:	bf06      	itte	eq
 8000464:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000468:	ea91 0f03 	teqeq	r1, r3
 800046c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	bf00      	nop

08000474 <__aeabi_ui2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000488:	f04f 0500 	mov.w	r5, #0
 800048c:	f04f 0100 	mov.w	r1, #0
 8000490:	e750      	b.n	8000334 <__adddf3+0x138>
 8000492:	bf00      	nop

08000494 <__aeabi_i2d>:
 8000494:	f090 0f00 	teq	r0, #0
 8000498:	bf04      	itt	eq
 800049a:	2100      	moveq	r1, #0
 800049c:	4770      	bxeq	lr
 800049e:	b530      	push	{r4, r5, lr}
 80004a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004ac:	bf48      	it	mi
 80004ae:	4240      	negmi	r0, r0
 80004b0:	f04f 0100 	mov.w	r1, #0
 80004b4:	e73e      	b.n	8000334 <__adddf3+0x138>
 80004b6:	bf00      	nop

080004b8 <__aeabi_f2d>:
 80004b8:	0042      	lsls	r2, r0, #1
 80004ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004be:	ea4f 0131 	mov.w	r1, r1, rrx
 80004c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004c6:	bf1f      	itttt	ne
 80004c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004d4:	4770      	bxne	lr
 80004d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004da:	bf08      	it	eq
 80004dc:	4770      	bxeq	lr
 80004de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004e2:	bf04      	itt	eq
 80004e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004e8:	4770      	bxeq	lr
 80004ea:	b530      	push	{r4, r5, lr}
 80004ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004f8:	e71c      	b.n	8000334 <__adddf3+0x138>
 80004fa:	bf00      	nop

080004fc <__aeabi_ul2d>:
 80004fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000500:	bf08      	it	eq
 8000502:	4770      	bxeq	lr
 8000504:	b530      	push	{r4, r5, lr}
 8000506:	f04f 0500 	mov.w	r5, #0
 800050a:	e00a      	b.n	8000522 <__aeabi_l2d+0x16>

0800050c <__aeabi_l2d>:
 800050c:	ea50 0201 	orrs.w	r2, r0, r1
 8000510:	bf08      	it	eq
 8000512:	4770      	bxeq	lr
 8000514:	b530      	push	{r4, r5, lr}
 8000516:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800051a:	d502      	bpl.n	8000522 <__aeabi_l2d+0x16>
 800051c:	4240      	negs	r0, r0
 800051e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000522:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000526:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800052a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800052e:	f43f aed8 	beq.w	80002e2 <__adddf3+0xe6>
 8000532:	f04f 0203 	mov.w	r2, #3
 8000536:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800053a:	bf18      	it	ne
 800053c:	3203      	addne	r2, #3
 800053e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000542:	bf18      	it	ne
 8000544:	3203      	addne	r2, #3
 8000546:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800054a:	f1c2 0320 	rsb	r3, r2, #32
 800054e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000552:	fa20 f002 	lsr.w	r0, r0, r2
 8000556:	fa01 fe03 	lsl.w	lr, r1, r3
 800055a:	ea40 000e 	orr.w	r0, r0, lr
 800055e:	fa21 f102 	lsr.w	r1, r1, r2
 8000562:	4414      	add	r4, r2
 8000564:	e6bd      	b.n	80002e2 <__adddf3+0xe6>
 8000566:	bf00      	nop

08000568 <__aeabi_dmul>:
 8000568:	b570      	push	{r4, r5, r6, lr}
 800056a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800056e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000572:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000576:	bf1d      	ittte	ne
 8000578:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800057c:	ea94 0f0c 	teqne	r4, ip
 8000580:	ea95 0f0c 	teqne	r5, ip
 8000584:	f000 f8de 	bleq	8000744 <__aeabi_dmul+0x1dc>
 8000588:	442c      	add	r4, r5
 800058a:	ea81 0603 	eor.w	r6, r1, r3
 800058e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000592:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000596:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800059a:	bf18      	it	ne
 800059c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005a8:	d038      	beq.n	800061c <__aeabi_dmul+0xb4>
 80005aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ae:	f04f 0500 	mov.w	r5, #0
 80005b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005b6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005be:	f04f 0600 	mov.w	r6, #0
 80005c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005c6:	f09c 0f00 	teq	ip, #0
 80005ca:	bf18      	it	ne
 80005cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80005d0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005d4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005d8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005dc:	d204      	bcs.n	80005e8 <__aeabi_dmul+0x80>
 80005de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005e2:	416d      	adcs	r5, r5
 80005e4:	eb46 0606 	adc.w	r6, r6, r6
 80005e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005fc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000600:	bf88      	it	hi
 8000602:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000606:	d81e      	bhi.n	8000646 <__aeabi_dmul+0xde>
 8000608:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800060c:	bf08      	it	eq
 800060e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000612:	f150 0000 	adcs.w	r0, r0, #0
 8000616:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800061a:	bd70      	pop	{r4, r5, r6, pc}
 800061c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000620:	ea46 0101 	orr.w	r1, r6, r1
 8000624:	ea40 0002 	orr.w	r0, r0, r2
 8000628:	ea81 0103 	eor.w	r1, r1, r3
 800062c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000630:	bfc2      	ittt	gt
 8000632:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000636:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800063a:	bd70      	popgt	{r4, r5, r6, pc}
 800063c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000640:	f04f 0e00 	mov.w	lr, #0
 8000644:	3c01      	subs	r4, #1
 8000646:	f300 80ab 	bgt.w	80007a0 <__aeabi_dmul+0x238>
 800064a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800064e:	bfde      	ittt	le
 8000650:	2000      	movle	r0, #0
 8000652:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000656:	bd70      	pople	{r4, r5, r6, pc}
 8000658:	f1c4 0400 	rsb	r4, r4, #0
 800065c:	3c20      	subs	r4, #32
 800065e:	da35      	bge.n	80006cc <__aeabi_dmul+0x164>
 8000660:	340c      	adds	r4, #12
 8000662:	dc1b      	bgt.n	800069c <__aeabi_dmul+0x134>
 8000664:	f104 0414 	add.w	r4, r4, #20
 8000668:	f1c4 0520 	rsb	r5, r4, #32
 800066c:	fa00 f305 	lsl.w	r3, r0, r5
 8000670:	fa20 f004 	lsr.w	r0, r0, r4
 8000674:	fa01 f205 	lsl.w	r2, r1, r5
 8000678:	ea40 0002 	orr.w	r0, r0, r2
 800067c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000680:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000684:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000688:	fa21 f604 	lsr.w	r6, r1, r4
 800068c:	eb42 0106 	adc.w	r1, r2, r6
 8000690:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000694:	bf08      	it	eq
 8000696:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f1c4 040c 	rsb	r4, r4, #12
 80006a0:	f1c4 0520 	rsb	r5, r4, #32
 80006a4:	fa00 f304 	lsl.w	r3, r0, r4
 80006a8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ac:	fa01 f204 	lsl.w	r2, r1, r4
 80006b0:	ea40 0002 	orr.w	r0, r0, r2
 80006b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006bc:	f141 0100 	adc.w	r1, r1, #0
 80006c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006c4:	bf08      	it	eq
 80006c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f1c4 0520 	rsb	r5, r4, #32
 80006d0:	fa00 f205 	lsl.w	r2, r0, r5
 80006d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006d8:	fa20 f304 	lsr.w	r3, r0, r4
 80006dc:	fa01 f205 	lsl.w	r2, r1, r5
 80006e0:	ea43 0302 	orr.w	r3, r3, r2
 80006e4:	fa21 f004 	lsr.w	r0, r1, r4
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006ec:	fa21 f204 	lsr.w	r2, r1, r4
 80006f0:	ea20 0002 	bic.w	r0, r0, r2
 80006f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006fc:	bf08      	it	eq
 80006fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000702:	bd70      	pop	{r4, r5, r6, pc}
 8000704:	f094 0f00 	teq	r4, #0
 8000708:	d10f      	bne.n	800072a <__aeabi_dmul+0x1c2>
 800070a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800070e:	0040      	lsls	r0, r0, #1
 8000710:	eb41 0101 	adc.w	r1, r1, r1
 8000714:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000718:	bf08      	it	eq
 800071a:	3c01      	subeq	r4, #1
 800071c:	d0f7      	beq.n	800070e <__aeabi_dmul+0x1a6>
 800071e:	ea41 0106 	orr.w	r1, r1, r6
 8000722:	f095 0f00 	teq	r5, #0
 8000726:	bf18      	it	ne
 8000728:	4770      	bxne	lr
 800072a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800072e:	0052      	lsls	r2, r2, #1
 8000730:	eb43 0303 	adc.w	r3, r3, r3
 8000734:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000738:	bf08      	it	eq
 800073a:	3d01      	subeq	r5, #1
 800073c:	d0f7      	beq.n	800072e <__aeabi_dmul+0x1c6>
 800073e:	ea43 0306 	orr.w	r3, r3, r6
 8000742:	4770      	bx	lr
 8000744:	ea94 0f0c 	teq	r4, ip
 8000748:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800074c:	bf18      	it	ne
 800074e:	ea95 0f0c 	teqne	r5, ip
 8000752:	d00c      	beq.n	800076e <__aeabi_dmul+0x206>
 8000754:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000758:	bf18      	it	ne
 800075a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075e:	d1d1      	bne.n	8000704 <__aeabi_dmul+0x19c>
 8000760:	ea81 0103 	eor.w	r1, r1, r3
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	f04f 0000 	mov.w	r0, #0
 800076c:	bd70      	pop	{r4, r5, r6, pc}
 800076e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000772:	bf06      	itte	eq
 8000774:	4610      	moveq	r0, r2
 8000776:	4619      	moveq	r1, r3
 8000778:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800077c:	d019      	beq.n	80007b2 <__aeabi_dmul+0x24a>
 800077e:	ea94 0f0c 	teq	r4, ip
 8000782:	d102      	bne.n	800078a <__aeabi_dmul+0x222>
 8000784:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000788:	d113      	bne.n	80007b2 <__aeabi_dmul+0x24a>
 800078a:	ea95 0f0c 	teq	r5, ip
 800078e:	d105      	bne.n	800079c <__aeabi_dmul+0x234>
 8000790:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000794:	bf1c      	itt	ne
 8000796:	4610      	movne	r0, r2
 8000798:	4619      	movne	r1, r3
 800079a:	d10a      	bne.n	80007b2 <__aeabi_dmul+0x24a>
 800079c:	ea81 0103 	eor.w	r1, r1, r3
 80007a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007a8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007ac:	f04f 0000 	mov.w	r0, #0
 80007b0:	bd70      	pop	{r4, r5, r6, pc}
 80007b2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007b6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007ba:	bd70      	pop	{r4, r5, r6, pc}

080007bc <__aeabi_ddiv>:
 80007bc:	b570      	push	{r4, r5, r6, lr}
 80007be:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007c2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007ca:	bf1d      	ittte	ne
 80007cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007d0:	ea94 0f0c 	teqne	r4, ip
 80007d4:	ea95 0f0c 	teqne	r5, ip
 80007d8:	f000 f8a7 	bleq	800092a <__aeabi_ddiv+0x16e>
 80007dc:	eba4 0405 	sub.w	r4, r4, r5
 80007e0:	ea81 0e03 	eor.w	lr, r1, r3
 80007e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007ec:	f000 8088 	beq.w	8000900 <__aeabi_ddiv+0x144>
 80007f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007f4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000800:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000804:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000808:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800080c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000810:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000814:	429d      	cmp	r5, r3
 8000816:	bf08      	it	eq
 8000818:	4296      	cmpeq	r6, r2
 800081a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800081e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000822:	d202      	bcs.n	800082a <__aeabi_ddiv+0x6e>
 8000824:	085b      	lsrs	r3, r3, #1
 8000826:	ea4f 0232 	mov.w	r2, r2, rrx
 800082a:	1ab6      	subs	r6, r6, r2
 800082c:	eb65 0503 	sbc.w	r5, r5, r3
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800083a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000898:	ea55 0e06 	orrs.w	lr, r5, r6
 800089c:	d018      	beq.n	80008d0 <__aeabi_ddiv+0x114>
 800089e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ba:	d1c0      	bne.n	800083e <__aeabi_ddiv+0x82>
 80008bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008c0:	d10b      	bne.n	80008da <__aeabi_ddiv+0x11e>
 80008c2:	ea41 0100 	orr.w	r1, r1, r0
 80008c6:	f04f 0000 	mov.w	r0, #0
 80008ca:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008ce:	e7b6      	b.n	800083e <__aeabi_ddiv+0x82>
 80008d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008d4:	bf04      	itt	eq
 80008d6:	4301      	orreq	r1, r0
 80008d8:	2000      	moveq	r0, #0
 80008da:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008de:	bf88      	it	hi
 80008e0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008e4:	f63f aeaf 	bhi.w	8000646 <__aeabi_dmul+0xde>
 80008e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008ec:	bf04      	itt	eq
 80008ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008f6:	f150 0000 	adcs.w	r0, r0, #0
 80008fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	pop	{r4, r5, r6, pc}
 8000900:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000904:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000908:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800090c:	bfc2      	ittt	gt
 800090e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000912:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000916:	bd70      	popgt	{r4, r5, r6, pc}
 8000918:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800091c:	f04f 0e00 	mov.w	lr, #0
 8000920:	3c01      	subs	r4, #1
 8000922:	e690      	b.n	8000646 <__aeabi_dmul+0xde>
 8000924:	ea45 0e06 	orr.w	lr, r5, r6
 8000928:	e68d      	b.n	8000646 <__aeabi_dmul+0xde>
 800092a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800092e:	ea94 0f0c 	teq	r4, ip
 8000932:	bf08      	it	eq
 8000934:	ea95 0f0c 	teqeq	r5, ip
 8000938:	f43f af3b 	beq.w	80007b2 <__aeabi_dmul+0x24a>
 800093c:	ea94 0f0c 	teq	r4, ip
 8000940:	d10a      	bne.n	8000958 <__aeabi_ddiv+0x19c>
 8000942:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000946:	f47f af34 	bne.w	80007b2 <__aeabi_dmul+0x24a>
 800094a:	ea95 0f0c 	teq	r5, ip
 800094e:	f47f af25 	bne.w	800079c <__aeabi_dmul+0x234>
 8000952:	4610      	mov	r0, r2
 8000954:	4619      	mov	r1, r3
 8000956:	e72c      	b.n	80007b2 <__aeabi_dmul+0x24a>
 8000958:	ea95 0f0c 	teq	r5, ip
 800095c:	d106      	bne.n	800096c <__aeabi_ddiv+0x1b0>
 800095e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000962:	f43f aefd 	beq.w	8000760 <__aeabi_dmul+0x1f8>
 8000966:	4610      	mov	r0, r2
 8000968:	4619      	mov	r1, r3
 800096a:	e722      	b.n	80007b2 <__aeabi_dmul+0x24a>
 800096c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000970:	bf18      	it	ne
 8000972:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000976:	f47f aec5 	bne.w	8000704 <__aeabi_dmul+0x19c>
 800097a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800097e:	f47f af0d 	bne.w	800079c <__aeabi_dmul+0x234>
 8000982:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000986:	f47f aeeb 	bne.w	8000760 <__aeabi_dmul+0x1f8>
 800098a:	e712      	b.n	80007b2 <__aeabi_dmul+0x24a>

0800098c <__gedf2>:
 800098c:	f04f 3cff 	mov.w	ip, #4294967295
 8000990:	e006      	b.n	80009a0 <__cmpdf2+0x4>
 8000992:	bf00      	nop

08000994 <__ledf2>:
 8000994:	f04f 0c01 	mov.w	ip, #1
 8000998:	e002      	b.n	80009a0 <__cmpdf2+0x4>
 800099a:	bf00      	nop

0800099c <__cmpdf2>:
 800099c:	f04f 0c01 	mov.w	ip, #1
 80009a0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009a4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009b6:	d01b      	beq.n	80009f0 <__cmpdf2+0x54>
 80009b8:	b001      	add	sp, #4
 80009ba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009be:	bf0c      	ite	eq
 80009c0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009c4:	ea91 0f03 	teqne	r1, r3
 80009c8:	bf02      	ittt	eq
 80009ca:	ea90 0f02 	teqeq	r0, r2
 80009ce:	2000      	moveq	r0, #0
 80009d0:	4770      	bxeq	lr
 80009d2:	f110 0f00 	cmn.w	r0, #0
 80009d6:	ea91 0f03 	teq	r1, r3
 80009da:	bf58      	it	pl
 80009dc:	4299      	cmppl	r1, r3
 80009de:	bf08      	it	eq
 80009e0:	4290      	cmpeq	r0, r2
 80009e2:	bf2c      	ite	cs
 80009e4:	17d8      	asrcs	r0, r3, #31
 80009e6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009ea:	f040 0001 	orr.w	r0, r0, #1
 80009ee:	4770      	bx	lr
 80009f0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f8:	d102      	bne.n	8000a00 <__cmpdf2+0x64>
 80009fa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009fe:	d107      	bne.n	8000a10 <__cmpdf2+0x74>
 8000a00:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a08:	d1d6      	bne.n	80009b8 <__cmpdf2+0x1c>
 8000a0a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a0e:	d0d3      	beq.n	80009b8 <__cmpdf2+0x1c>
 8000a10:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a14:	4770      	bx	lr
 8000a16:	bf00      	nop

08000a18 <__aeabi_cdrcmple>:
 8000a18:	4684      	mov	ip, r0
 8000a1a:	4610      	mov	r0, r2
 8000a1c:	4662      	mov	r2, ip
 8000a1e:	468c      	mov	ip, r1
 8000a20:	4619      	mov	r1, r3
 8000a22:	4663      	mov	r3, ip
 8000a24:	e000      	b.n	8000a28 <__aeabi_cdcmpeq>
 8000a26:	bf00      	nop

08000a28 <__aeabi_cdcmpeq>:
 8000a28:	b501      	push	{r0, lr}
 8000a2a:	f7ff ffb7 	bl	800099c <__cmpdf2>
 8000a2e:	2800      	cmp	r0, #0
 8000a30:	bf48      	it	mi
 8000a32:	f110 0f00 	cmnmi.w	r0, #0
 8000a36:	bd01      	pop	{r0, pc}

08000a38 <__aeabi_dcmpeq>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff fff4 	bl	8000a28 <__aeabi_cdcmpeq>
 8000a40:	bf0c      	ite	eq
 8000a42:	2001      	moveq	r0, #1
 8000a44:	2000      	movne	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmplt>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffea 	bl	8000a28 <__aeabi_cdcmpeq>
 8000a54:	bf34      	ite	cc
 8000a56:	2001      	movcc	r0, #1
 8000a58:	2000      	movcs	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmple>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffe0 	bl	8000a28 <__aeabi_cdcmpeq>
 8000a68:	bf94      	ite	ls
 8000a6a:	2001      	movls	r0, #1
 8000a6c:	2000      	movhi	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmpge>:
 8000a74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a78:	f7ff ffce 	bl	8000a18 <__aeabi_cdrcmple>
 8000a7c:	bf94      	ite	ls
 8000a7e:	2001      	movls	r0, #1
 8000a80:	2000      	movhi	r0, #0
 8000a82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a86:	bf00      	nop

08000a88 <__aeabi_dcmpgt>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff ffc4 	bl	8000a18 <__aeabi_cdrcmple>
 8000a90:	bf34      	ite	cc
 8000a92:	2001      	movcc	r0, #1
 8000a94:	2000      	movcs	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmpun>:
 8000a9c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa4:	d102      	bne.n	8000aac <__aeabi_dcmpun+0x10>
 8000aa6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aaa:	d10a      	bne.n	8000ac2 <__aeabi_dcmpun+0x26>
 8000aac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab4:	d102      	bne.n	8000abc <__aeabi_dcmpun+0x20>
 8000ab6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_dcmpun+0x26>
 8000abc:	f04f 0000 	mov.w	r0, #0
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0001 	mov.w	r0, #1
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2iz>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ad0:	d215      	bcs.n	8000afe <__aeabi_d2iz+0x36>
 8000ad2:	d511      	bpl.n	8000af8 <__aeabi_d2iz+0x30>
 8000ad4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ad8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000adc:	d912      	bls.n	8000b04 <__aeabi_d2iz+0x3c>
 8000ade:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ae2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ae6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aea:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000aee:	fa23 f002 	lsr.w	r0, r3, r2
 8000af2:	bf18      	it	ne
 8000af4:	4240      	negne	r0, r0
 8000af6:	4770      	bx	lr
 8000af8:	f04f 0000 	mov.w	r0, #0
 8000afc:	4770      	bx	lr
 8000afe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b02:	d105      	bne.n	8000b10 <__aeabi_d2iz+0x48>
 8000b04:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	bf08      	it	eq
 8000b0a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b0e:	4770      	bx	lr
 8000b10:	f04f 0000 	mov.w	r0, #0
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop

08000b18 <__aeabi_d2uiz>:
 8000b18:	004a      	lsls	r2, r1, #1
 8000b1a:	d211      	bcs.n	8000b40 <__aeabi_d2uiz+0x28>
 8000b1c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b20:	d211      	bcs.n	8000b46 <__aeabi_d2uiz+0x2e>
 8000b22:	d50d      	bpl.n	8000b40 <__aeabi_d2uiz+0x28>
 8000b24:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b28:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b2c:	d40e      	bmi.n	8000b4c <__aeabi_d2uiz+0x34>
 8000b2e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b32:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b36:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b3a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3e:	4770      	bx	lr
 8000b40:	f04f 0000 	mov.w	r0, #0
 8000b44:	4770      	bx	lr
 8000b46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_d2uiz+0x3a>
 8000b4c:	f04f 30ff 	mov.w	r0, #4294967295
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0000 	mov.w	r0, #0
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2f>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b60:	bf24      	itt	cs
 8000b62:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b66:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b6a:	d90d      	bls.n	8000b88 <__aeabi_d2f+0x30>
 8000b6c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b70:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b74:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b78:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b7c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b80:	bf08      	it	eq
 8000b82:	f020 0001 	biceq.w	r0, r0, #1
 8000b86:	4770      	bx	lr
 8000b88:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b8c:	d121      	bne.n	8000bd2 <__aeabi_d2f+0x7a>
 8000b8e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b92:	bfbc      	itt	lt
 8000b94:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	4770      	bxlt	lr
 8000b9a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b9e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ba2:	f1c2 0218 	rsb	r2, r2, #24
 8000ba6:	f1c2 0c20 	rsb	ip, r2, #32
 8000baa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bae:	fa20 f002 	lsr.w	r0, r0, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	f040 0001 	orrne.w	r0, r0, #1
 8000bb8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bbc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bc0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bc4:	ea40 000c 	orr.w	r0, r0, ip
 8000bc8:	fa23 f302 	lsr.w	r3, r3, r2
 8000bcc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bd0:	e7cc      	b.n	8000b6c <__aeabi_d2f+0x14>
 8000bd2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bd6:	d107      	bne.n	8000be8 <__aeabi_d2f+0x90>
 8000bd8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bdc:	bf1e      	ittt	ne
 8000bde:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000be2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000be6:	4770      	bxne	lr
 8000be8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bec:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bf0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <parseCounterCmd>:
 * @param  None
 * @retval Command ACK or ERR
 */
#ifdef USE_COUNTER
command parseCounterCmd(void)
{
 8000bf8:	b510      	push	{r4, lr}
 8000bfa:	b082      	sub	sp, #8
 * @param  None
 * @retval Command
 */
command giveNextCmd(void){
	uint8_t cmdNext[5];
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8000bfc:	4668      	mov	r0, sp
 8000bfe:	2105      	movs	r1, #5
 8000c00:	f001 fb9e 	bl	8002340 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8000c04:	2803      	cmp	r0, #3
 8000c06:	d802      	bhi.n	8000c0e <parseCounterCmd+0x16>
	cmdIn = (error > 0) ? error : CMD_END;
 8000c08:	48b3      	ldr	r0, [pc, #716]	; (8000ed8 <parseCounterCmd+0x2e0>)
}
 8000c0a:	b002      	add	sp, #8
 8000c0c:	bd10      	pop	{r4, pc}
 8000c0e:	9b00      	ldr	r3, [sp, #0]
	switch(cmdIn){
 8000c10:	4ab2      	ldr	r2, [pc, #712]	; (8000edc <parseCounterCmd+0x2e4>)
 8000c12:	4293      	cmp	r3, r2
 8000c14:	f000 8101 	beq.w	8000e1a <parseCounterCmd+0x222>
 8000c18:	d824      	bhi.n	8000c64 <parseCounterCmd+0x6c>
 8000c1a:	4ab1      	ldr	r2, [pc, #708]	; (8000ee0 <parseCounterCmd+0x2e8>)
 8000c1c:	4293      	cmp	r3, r2
 8000c1e:	d061      	beq.n	8000ce4 <parseCounterCmd+0xec>
 8000c20:	d872      	bhi.n	8000d08 <parseCounterCmd+0x110>
 8000c22:	f102 427f 	add.w	r2, r2, #4278190080	; 0xff000000
 8000c26:	4293      	cmp	r3, r2
 8000c28:	f000 810b 	beq.w	8000e42 <parseCounterCmd+0x24a>
 8000c2c:	4aad      	ldr	r2, [pc, #692]	; (8000ee4 <parseCounterCmd+0x2ec>)
 8000c2e:	4293      	cmp	r3, r2
 8000c30:	d03a      	beq.n	8000ca8 <parseCounterCmd+0xb0>
 8000c32:	f102 427f 	add.w	r2, r2, #4278190080	; 0xff000000
 8000c36:	4293      	cmp	r3, r2
 8000c38:	d1e6      	bne.n	8000c08 <parseCounterCmd+0x10>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8000c3a:	4668      	mov	r0, sp
 8000c3c:	2105      	movs	r1, #5
 8000c3e:	f001 fb7f 	bl	8002340 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8000c42:	2803      	cmp	r0, #3
 8000c44:	d937      	bls.n	8000cb6 <parseCounterCmd+0xbe>
 8000c46:	9a00      	ldr	r2, [sp, #0]
		if(isCounterIcPresc1(cmdIn)){
 8000c48:	4ba7      	ldr	r3, [pc, #668]	; (8000ee8 <parseCounterCmd+0x2f0>)
 8000c4a:	4413      	add	r3, r2
 8000c4c:	2b01      	cmp	r3, #1
 8000c4e:	f240 811b 	bls.w	8000e88 <parseCounterCmd+0x290>
 8000c52:	4ba6      	ldr	r3, [pc, #664]	; (8000eec <parseCounterCmd+0x2f4>)
 8000c54:	429a      	cmp	r2, r3
 8000c56:	f040 81ec 	bne.w	8001032 <parseCounterCmd+0x43a>
				counterSetIc1Prescaler(4);
 8000c5a:	2004      	movs	r0, #4
 8000c5c:	f002 fb8e 	bl	800337c <counterSetIc1Prescaler>
	cmdIn = (error > 0) ? error : CMD_END;
 8000c60:	489d      	ldr	r0, [pc, #628]	; (8000ed8 <parseCounterCmd+0x2e0>)
 8000c62:	e7d2      	b.n	8000c0a <parseCounterCmd+0x12>
	switch(cmdIn){
 8000c64:	4aa2      	ldr	r2, [pc, #648]	; (8000ef0 <parseCounterCmd+0x2f8>)
 8000c66:	4293      	cmp	r3, r2
 8000c68:	d028      	beq.n	8000cbc <parseCounterCmd+0xc4>
 8000c6a:	d87b      	bhi.n	8000d64 <parseCounterCmd+0x16c>
 8000c6c:	f102 427b 	add.w	r2, r2, #4211081216	; 0xfb000000
 8000c70:	f5a2 3286 	sub.w	r2, r2, #68608	; 0x10c00
 8000c74:	3af1      	subs	r2, #241	; 0xf1
 8000c76:	4293      	cmp	r3, r2
 8000c78:	f000 80bb 	beq.w	8000df2 <parseCounterCmd+0x1fa>
 8000c7c:	f102 7281 	add.w	r2, r2, #16908288	; 0x1020000
 8000c80:	f602 22ff 	addw	r2, r2, #2815	; 0xaff
 8000c84:	4293      	cmp	r3, r2
 8000c86:	d00b      	beq.n	8000ca0 <parseCounterCmd+0xa8>
 8000c88:	f1a2 7201 	sub.w	r2, r2, #33816576	; 0x2040000
 8000c8c:	f5a2 3203 	sub.w	r2, r2, #134144	; 0x20c00
 8000c90:	f2a2 320f 	subw	r2, r2, #783	; 0x30f
 8000c94:	4293      	cmp	r3, r2
 8000c96:	d1b7      	bne.n	8000c08 <parseCounterCmd+0x10>
		counterDeinit();
 8000c98:	f002 faf2 	bl	8003280 <counterDeinit>
	cmdIn = (error > 0) ? error : CMD_END;
 8000c9c:	488e      	ldr	r0, [pc, #568]	; (8000ed8 <parseCounterCmd+0x2e0>)
 8000c9e:	e7b4      	b.n	8000c0a <parseCounterCmd+0x12>
		counterSendStop();
 8000ca0:	f002 fadc 	bl	800325c <counterSendStop>
	cmdIn = (error > 0) ? error : CMD_END;
 8000ca4:	488c      	ldr	r0, [pc, #560]	; (8000ed8 <parseCounterCmd+0x2e0>)
 8000ca6:	e7b0      	b.n	8000c0a <parseCounterCmd+0x12>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8000ca8:	4668      	mov	r0, sp
 8000caa:	2105      	movs	r1, #5
 8000cac:	f001 fb48 	bl	8002340 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8000cb0:	2803      	cmp	r0, #3
 8000cb2:	f200 80db 	bhi.w	8000e6c <parseCounterCmd+0x274>
	cmdIn = (error > 0) ? error : CMD_END;
 8000cb6:	2096      	movs	r0, #150	; 0x96
}
 8000cb8:	b002      	add	sp, #8
 8000cba:	bd10      	pop	{r4, pc}
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8000cbc:	4668      	mov	r0, sp
 8000cbe:	2105      	movs	r1, #5
 8000cc0:	f001 fb3e 	bl	8002340 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8000cc4:	2803      	cmp	r0, #3
 8000cc6:	d9f6      	bls.n	8000cb6 <parseCounterCmd+0xbe>
 8000cc8:	9b00      	ldr	r3, [sp, #0]
		if(isCounterIcTiEvent(cmdIn)){
 8000cca:	4a8a      	ldr	r2, [pc, #552]	; (8000ef4 <parseCounterCmd+0x2fc>)
 8000ccc:	4293      	cmp	r3, r2
 8000cce:	f000 80ff 	beq.w	8000ed0 <parseCounterCmd+0x2d8>
 8000cd2:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
 8000cd6:	4293      	cmp	r3, r2
 8000cd8:	f040 8151 	bne.w	8000f7e <parseCounterCmd+0x386>
				counterSetIcTi2_RisingFalling();
 8000cdc:	f002 fbb4 	bl	8003448 <counterSetIcTi2_RisingFalling>
	cmdIn = (error > 0) ? error : CMD_END;
 8000ce0:	487d      	ldr	r0, [pc, #500]	; (8000ed8 <parseCounterCmd+0x2e0>)
 8000ce2:	e792      	b.n	8000c0a <parseCounterCmd+0x12>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8000ce4:	4668      	mov	r0, sp
 8000ce6:	2105      	movs	r1, #5
 8000ce8:	f001 fb2a 	bl	8002340 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8000cec:	2803      	cmp	r0, #3
 8000cee:	d9e2      	bls.n	8000cb6 <parseCounterCmd+0xbe>
 8000cf0:	9800      	ldr	r0, [sp, #0]
		if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 8000cf2:	4c79      	ldr	r4, [pc, #484]	; (8000ed8 <parseCounterCmd+0x2e0>)
 8000cf4:	42a0      	cmp	r0, r4
 8000cf6:	d0de      	beq.n	8000cb6 <parseCounterCmd+0xbe>
 8000cf8:	4b7f      	ldr	r3, [pc, #508]	; (8000ef8 <parseCounterCmd+0x300>)
 8000cfa:	4298      	cmp	r0, r3
 8000cfc:	d0db      	beq.n	8000cb6 <parseCounterCmd+0xbe>
			counterSetIc2SampleCount((uint16_t)cmdIn);
 8000cfe:	b280      	uxth	r0, r0
 8000d00:	f002 fb1e 	bl	8003340 <counterSetIc2SampleCount>
	cmdIn = (error > 0) ? error : CMD_END;
 8000d04:	4620      	mov	r0, r4
 8000d06:	e780      	b.n	8000c0a <parseCounterCmd+0x12>
	switch(cmdIn){
 8000d08:	4a7c      	ldr	r2, [pc, #496]	; (8000efc <parseCounterCmd+0x304>)
 8000d0a:	4293      	cmp	r3, r2
 8000d0c:	d05e      	beq.n	8000dcc <parseCounterCmd+0x1d4>
 8000d0e:	f502 0277 	add.w	r2, r2, #16187392	; 0xf70000
 8000d12:	f202 52f9 	addw	r2, r2, #1529	; 0x5f9
 8000d16:	4293      	cmp	r3, r2
 8000d18:	d010      	beq.n	8000d3c <parseCounterCmd+0x144>
 8000d1a:	4a79      	ldr	r2, [pc, #484]	; (8000f00 <parseCounterCmd+0x308>)
 8000d1c:	4293      	cmp	r3, r2
 8000d1e:	f47f af73 	bne.w	8000c08 <parseCounterCmd+0x10>
		xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8000d22:	4b78      	ldr	r3, [pc, #480]	; (8000f04 <parseCounterCmd+0x30c>)
 8000d24:	4669      	mov	r1, sp
 8000d26:	6818      	ldr	r0, [r3, #0]
		passMsg = MSG_CNT_CONFIG;
 8000d28:	2405      	movs	r4, #5
		xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	f04f 32ff 	mov.w	r2, #4294967295
		passMsg = MSG_CNT_CONFIG;
 8000d30:	f8ad 4000 	strh.w	r4, [sp]
		xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8000d34:	f008 fa28 	bl	8009188 <xQueueGenericSend>
	cmdIn = (error > 0) ? error : CMD_END;
 8000d38:	4867      	ldr	r0, [pc, #412]	; (8000ed8 <parseCounterCmd+0x2e0>)
 8000d3a:	e766      	b.n	8000c0a <parseCounterCmd+0x12>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8000d3c:	4668      	mov	r0, sp
 8000d3e:	2105      	movs	r1, #5
 8000d40:	f001 fafe 	bl	8002340 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8000d44:	2803      	cmp	r0, #3
 8000d46:	d9b6      	bls.n	8000cb6 <parseCounterCmd+0xbe>
 8000d48:	9b00      	ldr	r3, [sp, #0]
		if(isCounterMode(cmdIn)){
 8000d4a:	4a6f      	ldr	r2, [pc, #444]	; (8000f08 <parseCounterCmd+0x310>)
 8000d4c:	4293      	cmp	r3, r2
 8000d4e:	f000 80ad 	beq.w	8000eac <parseCounterCmd+0x2b4>
 8000d52:	4a6e      	ldr	r2, [pc, #440]	; (8000f0c <parseCounterCmd+0x314>)
 8000d54:	4293      	cmp	r3, r2
 8000d56:	f040 817e 	bne.w	8001056 <parseCounterCmd+0x45e>
				counterSetMode(IC);
 8000d5a:	2001      	movs	r0, #1
 8000d5c:	f002 fa44 	bl	80031e8 <counterSetMode>
	cmdIn = (error > 0) ? error : CMD_END;
 8000d60:	485d      	ldr	r0, [pc, #372]	; (8000ed8 <parseCounterCmd+0x2e0>)
 8000d62:	e752      	b.n	8000c0a <parseCounterCmd+0x12>
	switch(cmdIn){
 8000d64:	4a6a      	ldr	r2, [pc, #424]	; (8000f10 <parseCounterCmd+0x318>)
 8000d66:	4293      	cmp	r3, r2
 8000d68:	d01e      	beq.n	8000da8 <parseCounterCmd+0x1b0>
 8000d6a:	f102 62c0 	add.w	r2, r2, #100663296	; 0x6000000
 8000d6e:	f5a2 72f9 	sub.w	r2, r2, #498	; 0x1f2
 8000d72:	4293      	cmp	r3, r2
 8000d74:	d007      	beq.n	8000d86 <parseCounterCmd+0x18e>
 8000d76:	4a67      	ldr	r2, [pc, #412]	; (8000f14 <parseCounterCmd+0x31c>)
 8000d78:	4293      	cmp	r3, r2
 8000d7a:	f47f af45 	bne.w	8000c08 <parseCounterCmd+0x10>
		counterSendStart();
 8000d7e:	f002 fa55 	bl	800322c <counterSendStart>
	cmdIn = (error > 0) ? error : CMD_END;
 8000d82:	4855      	ldr	r0, [pc, #340]	; (8000ed8 <parseCounterCmd+0x2e0>)
 8000d84:	e741      	b.n	8000c0a <parseCounterCmd+0x12>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8000d86:	4668      	mov	r0, sp
 8000d88:	2105      	movs	r1, #5
 8000d8a:	f001 fad9 	bl	8002340 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8000d8e:	2803      	cmp	r0, #3
 8000d90:	d991      	bls.n	8000cb6 <parseCounterCmd+0xbe>
 8000d92:	9800      	ldr	r0, [sp, #0]
		if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 8000d94:	4b50      	ldr	r3, [pc, #320]	; (8000ed8 <parseCounterCmd+0x2e0>)
 8000d96:	4298      	cmp	r0, r3
 8000d98:	d08d      	beq.n	8000cb6 <parseCounterCmd+0xbe>
 8000d9a:	4b57      	ldr	r3, [pc, #348]	; (8000ef8 <parseCounterCmd+0x300>)
 8000d9c:	4298      	cmp	r0, r3
 8000d9e:	d08a      	beq.n	8000cb6 <parseCounterCmd+0xbe>
			counterSetRefSampleCount((uint32_t)cmdIn);
 8000da0:	f002 fa98 	bl	80032d4 <counterSetRefSampleCount>
	cmdIn = (error > 0) ? error : CMD_END;
 8000da4:	484c      	ldr	r0, [pc, #304]	; (8000ed8 <parseCounterCmd+0x2e0>)
 8000da6:	e730      	b.n	8000c0a <parseCounterCmd+0x12>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8000da8:	4668      	mov	r0, sp
 8000daa:	2105      	movs	r1, #5
 8000dac:	f001 fac8 	bl	8002340 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8000db0:	2803      	cmp	r0, #3
 8000db2:	d980      	bls.n	8000cb6 <parseCounterCmd+0xbe>
 8000db4:	9b00      	ldr	r3, [sp, #0]
		if(isCounterIcDutyCycle(cmdIn)){
 8000db6:	4a58      	ldr	r2, [pc, #352]	; (8000f18 <parseCounterCmd+0x320>)
 8000db8:	4293      	cmp	r3, r2
 8000dba:	d07c      	beq.n	8000eb6 <parseCounterCmd+0x2be>
 8000dbc:	4a57      	ldr	r2, [pc, #348]	; (8000f1c <parseCounterCmd+0x324>)
 8000dbe:	4293      	cmp	r3, r2
 8000dc0:	f040 8113 	bne.w	8000fea <parseCounterCmd+0x3f2>
				counterIc2DutyCycleInit();
 8000dc4:	f002 fb10 	bl	80033e8 <counterIc2DutyCycleInit>
	cmdIn = (error > 0) ? error : CMD_END;
 8000dc8:	4843      	ldr	r0, [pc, #268]	; (8000ed8 <parseCounterCmd+0x2e0>)
 8000dca:	e71e      	b.n	8000c0a <parseCounterCmd+0x12>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8000dcc:	4668      	mov	r0, sp
 8000dce:	2105      	movs	r1, #5
 8000dd0:	f001 fab6 	bl	8002340 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8000dd4:	2803      	cmp	r0, #3
 8000dd6:	f67f af6e 	bls.w	8000cb6 <parseCounterCmd+0xbe>
 8000dda:	9b00      	ldr	r3, [sp, #0]
		if(isCounterTiMode(cmdIn)){
 8000ddc:	4a50      	ldr	r2, [pc, #320]	; (8000f20 <parseCounterCmd+0x328>)
 8000dde:	4293      	cmp	r3, r2
 8000de0:	d06d      	beq.n	8000ebe <parseCounterCmd+0x2c6>
 8000de2:	4a50      	ldr	r2, [pc, #320]	; (8000f24 <parseCounterCmd+0x32c>)
 8000de4:	4293      	cmp	r3, r2
 8000de6:	f47f af66 	bne.w	8000cb6 <parseCounterCmd+0xbe>
				counterSetTiMode_Independent();
 8000dea:	f002 fb4b 	bl	8003484 <counterSetTiMode_Independent>
	cmdIn = (error > 0) ? error : CMD_END;
 8000dee:	483a      	ldr	r0, [pc, #232]	; (8000ed8 <parseCounterCmd+0x2e0>)
 8000df0:	e70b      	b.n	8000c0a <parseCounterCmd+0x12>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8000df2:	4668      	mov	r0, sp
 8000df4:	2105      	movs	r1, #5
 8000df6:	f001 faa3 	bl	8002340 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8000dfa:	2803      	cmp	r0, #3
 8000dfc:	f67f af5b 	bls.w	8000cb6 <parseCounterCmd+0xbe>
 8000e00:	9800      	ldr	r0, [sp, #0]
		if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 8000e02:	4c35      	ldr	r4, [pc, #212]	; (8000ed8 <parseCounterCmd+0x2e0>)
 8000e04:	42a0      	cmp	r0, r4
 8000e06:	f43f af56 	beq.w	8000cb6 <parseCounterCmd+0xbe>
 8000e0a:	4b3b      	ldr	r3, [pc, #236]	; (8000ef8 <parseCounterCmd+0x300>)
 8000e0c:	4298      	cmp	r0, r3
 8000e0e:	f43f af52 	beq.w	8000cb6 <parseCounterCmd+0xbe>
			counterSetTiTimeout((uint32_t)cmdIn);
 8000e12:	f002 fb47 	bl	80034a4 <counterSetTiTimeout>
	cmdIn = (error > 0) ? error : CMD_END;
 8000e16:	4620      	mov	r0, r4
 8000e18:	e6f7      	b.n	8000c0a <parseCounterCmd+0x12>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8000e1a:	4668      	mov	r0, sp
 8000e1c:	2105      	movs	r1, #5
 8000e1e:	f001 fa8f 	bl	8002340 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8000e22:	2803      	cmp	r0, #3
 8000e24:	f67f af47 	bls.w	8000cb6 <parseCounterCmd+0xbe>
 8000e28:	9b00      	ldr	r3, [sp, #0]
		if(isCounterEtrGate(cmdIn)){
 8000e2a:	4a3f      	ldr	r2, [pc, #252]	; (8000f28 <parseCounterCmd+0x330>)
 8000e2c:	4293      	cmp	r3, r2
 8000e2e:	d04a      	beq.n	8000ec6 <parseCounterCmd+0x2ce>
 8000e30:	4a3e      	ldr	r2, [pc, #248]	; (8000f2c <parseCounterCmd+0x334>)
 8000e32:	4293      	cmp	r3, r2
 8000e34:	d17e      	bne.n	8000f34 <parseCounterCmd+0x33c>
				counterSetEtrGate(500);
 8000e36:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000e3a:	f002 fa33 	bl	80032a4 <counterSetEtrGate>
	cmdIn = (error > 0) ? error : CMD_END;
 8000e3e:	4826      	ldr	r0, [pc, #152]	; (8000ed8 <parseCounterCmd+0x2e0>)
 8000e40:	e6e3      	b.n	8000c0a <parseCounterCmd+0x12>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8000e42:	4668      	mov	r0, sp
 8000e44:	2105      	movs	r1, #5
 8000e46:	f001 fa7b 	bl	8002340 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8000e4a:	2803      	cmp	r0, #3
 8000e4c:	f67f af33 	bls.w	8000cb6 <parseCounterCmd+0xbe>
 8000e50:	9800      	ldr	r0, [sp, #0]
		if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 8000e52:	4c21      	ldr	r4, [pc, #132]	; (8000ed8 <parseCounterCmd+0x2e0>)
 8000e54:	42a0      	cmp	r0, r4
 8000e56:	f43f af2e 	beq.w	8000cb6 <parseCounterCmd+0xbe>
 8000e5a:	4b27      	ldr	r3, [pc, #156]	; (8000ef8 <parseCounterCmd+0x300>)
 8000e5c:	4298      	cmp	r0, r3
 8000e5e:	f43f af2a 	beq.w	8000cb6 <parseCounterCmd+0xbe>
			counterSetIc1SampleCount((uint16_t)cmdIn);
 8000e62:	b280      	uxth	r0, r0
 8000e64:	f002 fa4e 	bl	8003304 <counterSetIc1SampleCount>
	cmdIn = (error > 0) ? error : CMD_END;
 8000e68:	4620      	mov	r0, r4
 8000e6a:	e6ce      	b.n	8000c0a <parseCounterCmd+0x12>
 8000e6c:	9a00      	ldr	r2, [sp, #0]
		if(isCounterIcPresc2(cmdIn)){
 8000e6e:	4b1e      	ldr	r3, [pc, #120]	; (8000ee8 <parseCounterCmd+0x2f0>)
 8000e70:	4413      	add	r3, r2
 8000e72:	2b01      	cmp	r3, #1
 8000e74:	d911      	bls.n	8000e9a <parseCounterCmd+0x2a2>
 8000e76:	4b1d      	ldr	r3, [pc, #116]	; (8000eec <parseCounterCmd+0x2f4>)
 8000e78:	429a      	cmp	r2, r3
 8000e7a:	f040 80e3 	bne.w	8001044 <parseCounterCmd+0x44c>
				counterSetIc2Prescaler(4);
 8000e7e:	2004      	movs	r0, #4
 8000e80:	f002 fa8e 	bl	80033a0 <counterSetIc2Prescaler>
	cmdIn = (error > 0) ? error : CMD_END;
 8000e84:	4814      	ldr	r0, [pc, #80]	; (8000ed8 <parseCounterCmd+0x2e0>)
 8000e86:	e6c0      	b.n	8000c0a <parseCounterCmd+0x12>
			if(cmdIn == CMD_PRESC1_1x){
 8000e88:	4b29      	ldr	r3, [pc, #164]	; (8000f30 <parseCounterCmd+0x338>)
 8000e8a:	429a      	cmp	r2, r3
				counterSetIc1Prescaler(1);
 8000e8c:	bf0c      	ite	eq
 8000e8e:	2001      	moveq	r0, #1
				counterSetIc1Prescaler(2);
 8000e90:	2002      	movne	r0, #2
 8000e92:	f002 fa73 	bl	800337c <counterSetIc1Prescaler>
	cmdIn = (error > 0) ? error : CMD_END;
 8000e96:	4810      	ldr	r0, [pc, #64]	; (8000ed8 <parseCounterCmd+0x2e0>)
 8000e98:	e6b7      	b.n	8000c0a <parseCounterCmd+0x12>
			if(cmdIn == CMD_PRESC2_1x){
 8000e9a:	4b25      	ldr	r3, [pc, #148]	; (8000f30 <parseCounterCmd+0x338>)
 8000e9c:	429a      	cmp	r2, r3
				counterSetIc2Prescaler(1);
 8000e9e:	bf0c      	ite	eq
 8000ea0:	2001      	moveq	r0, #1
				counterSetIc2Prescaler(2);
 8000ea2:	2002      	movne	r0, #2
 8000ea4:	f002 fa7c 	bl	80033a0 <counterSetIc2Prescaler>
	cmdIn = (error > 0) ? error : CMD_END;
 8000ea8:	480b      	ldr	r0, [pc, #44]	; (8000ed8 <parseCounterCmd+0x2e0>)
 8000eaa:	e6ae      	b.n	8000c0a <parseCounterCmd+0x12>
				counterSetMode(ETR);
 8000eac:	2000      	movs	r0, #0
 8000eae:	f002 f99b 	bl	80031e8 <counterSetMode>
	cmdIn = (error > 0) ? error : CMD_END;
 8000eb2:	4809      	ldr	r0, [pc, #36]	; (8000ed8 <parseCounterCmd+0x2e0>)
 8000eb4:	e6a9      	b.n	8000c0a <parseCounterCmd+0x12>
				counterIc1DutyCycleInit();
 8000eb6:	f002 fa85 	bl	80033c4 <counterIc1DutyCycleInit>
	cmdIn = (error > 0) ? error : CMD_END;
 8000eba:	4807      	ldr	r0, [pc, #28]	; (8000ed8 <parseCounterCmd+0x2e0>)
 8000ebc:	e6a5      	b.n	8000c0a <parseCounterCmd+0x12>
				counterSetTiMode_Dependent();
 8000ebe:	f002 fae9 	bl	8003494 <counterSetTiMode_Dependent>
	cmdIn = (error > 0) ? error : CMD_END;
 8000ec2:	4805      	ldr	r0, [pc, #20]	; (8000ed8 <parseCounterCmd+0x2e0>)
 8000ec4:	e6a1      	b.n	8000c0a <parseCounterCmd+0x12>
				counterSetEtrGate(100);
 8000ec6:	2064      	movs	r0, #100	; 0x64
 8000ec8:	f002 f9ec 	bl	80032a4 <counterSetEtrGate>
	cmdIn = (error > 0) ? error : CMD_END;
 8000ecc:	4802      	ldr	r0, [pc, #8]	; (8000ed8 <parseCounterCmd+0x2e0>)
 8000ece:	e69c      	b.n	8000c0a <parseCounterCmd+0x12>
				counterSetIcTi1_RisingFalling();
 8000ed0:	f002 faa0 	bl	8003414 <counterSetIcTi1_RisingFalling>
	cmdIn = (error > 0) ? error : CMD_END;
 8000ed4:	4800      	ldr	r0, [pc, #0]	; (8000ed8 <parseCounterCmd+0x2e0>)
 8000ed6:	e698      	b.n	8000c0a <parseCounterCmd+0x12>
 8000ed8:	5f444e45 	.word	0x5f444e45
 8000edc:	45544147 	.word	0x45544147
 8000ee0:	32465542 	.word	0x32465542
 8000ee4:	32455250 	.word	0x32455250
 8000ee8:	a0a087cf 	.word	0xa0a087cf
 8000eec:	5f5f7834 	.word	0x5f5f7834
 8000ef0:	544e5645 	.word	0x544e5645
 8000ef4:	5f314652 	.word	0x5f314652
 8000ef8:	5f525245 	.word	0x5f525245
 8000efc:	444d4954 	.word	0x444d4954
 8000f00:	3f474643 	.word	0x3f474643
 8000f04:	200047d4 	.word	0x200047d4
 8000f08:	5f525445 	.word	0x5f525445
 8000f0c:	5f5f4349 	.word	0x5f5f4349
 8000f10:	59435544 	.word	0x59435544
 8000f14:	54525453 	.word	0x54525453
 8000f18:	31494344 	.word	0x31494344
 8000f1c:	32494344 	.word	0x32494344
 8000f20:	44514553 	.word	0x44514553
 8000f24:	49514553 	.word	0x49514553
 8000f28:	6d303031 	.word	0x6d303031
 8000f2c:	6d303035 	.word	0x6d303035
 8000f30:	5f5f7831 	.word	0x5f5f7831
		if(isCounterEtrGate(cmdIn)){
 8000f34:	f102 4272 	add.w	r2, r2, #4060086272	; 0xf2000000
 8000f38:	f502 123d 	add.w	r2, r2, #3096576	; 0x2f4000
 8000f3c:	f502 723f 	add.w	r2, r2, #764	; 0x2fc
 8000f40:	4293      	cmp	r3, r2
 8000f42:	d010      	beq.n	8000f66 <parseCounterCmd+0x36e>
 8000f44:	3204      	adds	r2, #4
 8000f46:	4293      	cmp	r3, r2
 8000f48:	d013      	beq.n	8000f72 <parseCounterCmd+0x37a>
 8000f4a:	f502 129d 	add.w	r2, r2, #1286144	; 0x13a000
 8000f4e:	f502 52e7 	add.w	r2, r2, #7392	; 0x1ce0
 8000f52:	321c      	adds	r2, #28
 8000f54:	4293      	cmp	r3, r2
 8000f56:	f47f aeae 	bne.w	8000cb6 <parseCounterCmd+0xbe>
				counterSetEtrGate(10000);
 8000f5a:	f242 7010 	movw	r0, #10000	; 0x2710
 8000f5e:	f002 f9a1 	bl	80032a4 <counterSetEtrGate>
	cmdIn = (error > 0) ? error : CMD_END;
 8000f62:	4849      	ldr	r0, [pc, #292]	; (8001088 <parseCounterCmd+0x490>)
 8000f64:	e651      	b.n	8000c0a <parseCounterCmd+0x12>
				counterSetEtrGate(1000);
 8000f66:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000f6a:	f002 f99b 	bl	80032a4 <counterSetEtrGate>
	cmdIn = (error > 0) ? error : CMD_END;
 8000f6e:	4846      	ldr	r0, [pc, #280]	; (8001088 <parseCounterCmd+0x490>)
 8000f70:	e64b      	b.n	8000c0a <parseCounterCmd+0x12>
				counterSetEtrGate(5000);
 8000f72:	f241 3088 	movw	r0, #5000	; 0x1388
 8000f76:	f002 f995 	bl	80032a4 <counterSetEtrGate>
	cmdIn = (error > 0) ? error : CMD_END;
 8000f7a:	4843      	ldr	r0, [pc, #268]	; (8001088 <parseCounterCmd+0x490>)
 8000f7c:	e645      	b.n	8000c0a <parseCounterCmd+0x12>
		if(isCounterIcTiEvent(cmdIn)){
 8000f7e:	f5a2 4277 	sub.w	r2, r2, #63232	; 0xf700
 8000f82:	4293      	cmp	r3, r2
 8000f84:	d010      	beq.n	8000fa8 <parseCounterCmd+0x3b0>
 8000f86:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
 8000f8a:	4293      	cmp	r3, r2
 8000f8c:	d010      	beq.n	8000fb0 <parseCounterCmd+0x3b8>
 8000f8e:	f5a2 3280 	sub.w	r2, r2, #65536	; 0x10000
 8000f92:	3a0c      	subs	r2, #12
 8000f94:	4293      	cmp	r3, r2
 8000f96:	d00f      	beq.n	8000fb8 <parseCounterCmd+0x3c0>
 8000f98:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
 8000f9c:	4293      	cmp	r3, r2
 8000f9e:	d10f      	bne.n	8000fc0 <parseCounterCmd+0x3c8>
				counterSetIcTi2_Falling();
 8000fa0:	f002 fa64 	bl	800346c <counterSetIcTi2_Falling>
	cmdIn = (error > 0) ? error : CMD_END;
 8000fa4:	4838      	ldr	r0, [pc, #224]	; (8001088 <parseCounterCmd+0x490>)
 8000fa6:	e630      	b.n	8000c0a <parseCounterCmd+0x12>
				counterSetIcTi1_Rising();
 8000fa8:	f002 fa3e 	bl	8003428 <counterSetIcTi1_Rising>
	cmdIn = (error > 0) ? error : CMD_END;
 8000fac:	4836      	ldr	r0, [pc, #216]	; (8001088 <parseCounterCmd+0x490>)
 8000fae:	e62c      	b.n	8000c0a <parseCounterCmd+0x12>
				counterSetIcTi2_Rising();
 8000fb0:	f002 fa54 	bl	800345c <counterSetIcTi2_Rising>
	cmdIn = (error > 0) ? error : CMD_END;
 8000fb4:	4834      	ldr	r0, [pc, #208]	; (8001088 <parseCounterCmd+0x490>)
 8000fb6:	e628      	b.n	8000c0a <parseCounterCmd+0x12>
				counterSetIcTi1_Falling();
 8000fb8:	f002 fa3e 	bl	8003438 <counterSetIcTi1_Falling>
	cmdIn = (error > 0) ? error : CMD_END;
 8000fbc:	4832      	ldr	r0, [pc, #200]	; (8001088 <parseCounterCmd+0x490>)
 8000fbe:	e624      	b.n	8000c0a <parseCounterCmd+0x12>
		if(isCounterIcTiEvent(cmdIn)){
 8000fc0:	f102 4263 	add.w	r2, r2, #3808428032	; 0xe3000000
 8000fc4:	f502 2270 	add.w	r2, r2, #983040	; 0xf0000
 8000fc8:	f202 220d 	addw	r2, r2, #525	; 0x20d
 8000fcc:	4293      	cmp	r3, r2
 8000fce:	d008      	beq.n	8000fe2 <parseCounterCmd+0x3ea>
 8000fd0:	f5a2 027f 	sub.w	r2, r2, #16711680	; 0xff0000
 8000fd4:	4293      	cmp	r3, r2
 8000fd6:	f47f ae6e 	bne.w	8000cb6 <parseCounterCmd+0xbe>
				counterSetTiSequence_BA();
 8000fda:	f002 fa51 	bl	8003480 <counterSetTiSequence_BA>
	cmdIn = (error > 0) ? error : CMD_END;
 8000fde:	482a      	ldr	r0, [pc, #168]	; (8001088 <parseCounterCmd+0x490>)
 8000fe0:	e613      	b.n	8000c0a <parseCounterCmd+0x12>
				counterSetTiSequence_AB();
 8000fe2:	f002 fa4b 	bl	800347c <counterSetTiSequence_AB>
	cmdIn = (error > 0) ? error : CMD_END;
 8000fe6:	4828      	ldr	r0, [pc, #160]	; (8001088 <parseCounterCmd+0x490>)
 8000fe8:	e60f      	b.n	8000c0a <parseCounterCmd+0x12>
		if(isCounterIcDutyCycle(cmdIn)){
 8000fea:	f102 427e 	add.w	r2, r2, #4261412864	; 0xfe000000
 8000fee:	f502 027b 	add.w	r2, r2, #16449536	; 0xfb0000
 8000ff2:	4293      	cmp	r3, r2
 8000ff4:	d011      	beq.n	800101a <parseCounterCmd+0x422>
 8000ff6:	f102 7280 	add.w	r2, r2, #16777216	; 0x1000000
 8000ffa:	4293      	cmp	r3, r2
 8000ffc:	d011      	beq.n	8001022 <parseCounterCmd+0x42a>
 8000ffe:	f102 5234 	add.w	r2, r2, #754974720	; 0x2d000000
 8001002:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
 8001006:	4293      	cmp	r3, r2
 8001008:	d00f      	beq.n	800102a <parseCounterCmd+0x432>
 800100a:	f502 1298 	add.w	r2, r2, #1245184	; 0x130000
 800100e:	4293      	cmp	r3, r2
 8001010:	f47f ae51 	bne.w	8000cb6 <parseCounterCmd+0xbe>
				counterIcDutyCycleDisable();
 8001014:	f002 f9fc 	bl	8003410 <counterIcDutyCycleDisable>
 8001018:	e5f6      	b.n	8000c08 <parseCounterCmd+0x10>
				counterIc1DutyCycleDeinit();
 800101a:	f002 f9db 	bl	80033d4 <counterIc1DutyCycleDeinit>
	cmdIn = (error > 0) ? error : CMD_END;
 800101e:	481a      	ldr	r0, [pc, #104]	; (8001088 <parseCounterCmd+0x490>)
 8001020:	e5f3      	b.n	8000c0a <parseCounterCmd+0x12>
				counterIc2DutyCycleDeinit();
 8001022:	f002 f9e9 	bl	80033f8 <counterIc2DutyCycleDeinit>
	cmdIn = (error > 0) ? error : CMD_END;
 8001026:	4818      	ldr	r0, [pc, #96]	; (8001088 <parseCounterCmd+0x490>)
 8001028:	e5ef      	b.n	8000c0a <parseCounterCmd+0x12>
				counterIcDutyCycleEnable();
 800102a:	f002 f9ef 	bl	800340c <counterIcDutyCycleEnable>
	cmdIn = (error > 0) ? error : CMD_END;
 800102e:	4816      	ldr	r0, [pc, #88]	; (8001088 <parseCounterCmd+0x490>)
 8001030:	e5eb      	b.n	8000c0a <parseCounterCmd+0x12>
		if(isCounterIcPresc1(cmdIn)){
 8001032:	3304      	adds	r3, #4
 8001034:	429a      	cmp	r2, r3
 8001036:	f47f ae3e 	bne.w	8000cb6 <parseCounterCmd+0xbe>
				counterSetIc1Prescaler(8);
 800103a:	2008      	movs	r0, #8
 800103c:	f002 f99e 	bl	800337c <counterSetIc1Prescaler>
	cmdIn = (error > 0) ? error : CMD_END;
 8001040:	4811      	ldr	r0, [pc, #68]	; (8001088 <parseCounterCmd+0x490>)
 8001042:	e5e2      	b.n	8000c0a <parseCounterCmd+0x12>
		if(isCounterIcPresc2(cmdIn)){
 8001044:	3304      	adds	r3, #4
 8001046:	429a      	cmp	r2, r3
 8001048:	f47f ae35 	bne.w	8000cb6 <parseCounterCmd+0xbe>
				counterSetIc2Prescaler(8);
 800104c:	2008      	movs	r0, #8
 800104e:	f002 f9a7 	bl	80033a0 <counterSetIc2Prescaler>
	cmdIn = (error > 0) ? error : CMD_END;
 8001052:	480d      	ldr	r0, [pc, #52]	; (8001088 <parseCounterCmd+0x490>)
 8001054:	e5d9      	b.n	8000c0a <parseCounterCmd+0x12>
		if(isCounterMode(cmdIn)){
 8001056:	f102 427f 	add.w	r2, r2, #4278190080	; 0xff000000
 800105a:	f502 0267 	add.w	r2, r2, #15138816	; 0xe70000
 800105e:	f202 2209 	addw	r2, r2, #521	; 0x209
 8001062:	4293      	cmp	r3, r2
 8001064:	d104      	bne.n	8001070 <parseCounterCmd+0x478>
				counterSetMode(REF);
 8001066:	2003      	movs	r0, #3
 8001068:	f002 f8be 	bl	80031e8 <counterSetMode>
	cmdIn = (error > 0) ? error : CMD_END;
 800106c:	4806      	ldr	r0, [pc, #24]	; (8001088 <parseCounterCmd+0x490>)
 800106e:	e5cc      	b.n	8000c0a <parseCounterCmd+0x12>
		if(isCounterMode(cmdIn)){
 8001070:	f502 12c8 	add.w	r2, r2, #1638400	; 0x190000
 8001074:	f202 4202 	addw	r2, r2, #1026	; 0x402
 8001078:	4293      	cmp	r3, r2
 800107a:	f47f ae1c 	bne.w	8000cb6 <parseCounterCmd+0xbe>
				counterSetMode(TI);
 800107e:	2002      	movs	r0, #2
 8001080:	f002 f8b2 	bl	80031e8 <counterSetMode>
	cmdIn = (error > 0) ? error : CMD_END;
 8001084:	4800      	ldr	r0, [pc, #0]	; (8001088 <parseCounterCmd+0x490>)
 8001086:	e5c0      	b.n	8000c0a <parseCounterCmd+0x12>
 8001088:	5f444e45 	.word	0x5f444e45

0800108c <parseScopeCmd>:
command parseScopeCmd(void){
 800108c:	b510      	push	{r4, lr}
 800108e:	b082      	sub	sp, #8
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001090:	4668      	mov	r0, sp
 8001092:	2105      	movs	r1, #5
 8001094:	f001 f954 	bl	8002340 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001098:	2803      	cmp	r0, #3
 800109a:	d806      	bhi.n	80010aa <parseScopeCmd+0x1e>
		cmdIn=CMD_END;
 800109c:	4bc1      	ldr	r3, [pc, #772]	; (80013a4 <parseScopeCmd+0x318>)
		return BUILD_CMD(cmdNext);
	}else if(bytesRead == 0){
 800109e:	2800      	cmp	r0, #0
		cmdIn=CMD_END;
 80010a0:	bf14      	ite	ne
 80010a2:	2032      	movne	r0, #50	; 0x32
 80010a4:	4618      	moveq	r0, r3
}
 80010a6:	b002      	add	sp, #8
 80010a8:	bd10      	pop	{r4, pc}
 80010aa:	9800      	ldr	r0, [sp, #0]
	switch(cmdIn){
 80010ac:	4bbe      	ldr	r3, [pc, #760]	; (80013a8 <parseScopeCmd+0x31c>)
 80010ae:	4298      	cmp	r0, r3
 80010b0:	f000 80cf 	beq.w	8001252 <parseScopeCmd+0x1c6>
 80010b4:	d82c      	bhi.n	8001110 <parseScopeCmd+0x84>
 80010b6:	f1a3 733f 	sub.w	r3, r3, #50069504	; 0x2fc0000
 80010ba:	f6a3 630f 	subw	r3, r3, #3599	; 0xe0f
 80010be:	4298      	cmp	r0, r3
 80010c0:	d04d      	beq.n	800115e <parseScopeCmd+0xd2>
 80010c2:	f240 809b 	bls.w	80011fc <parseScopeCmd+0x170>
 80010c6:	4bb9      	ldr	r3, [pc, #740]	; (80013ac <parseScopeCmd+0x320>)
 80010c8:	4298      	cmp	r0, r3
 80010ca:	f000 80f4 	beq.w	80012b6 <parseScopeCmd+0x22a>
 80010ce:	f240 813a 	bls.w	8001346 <parseScopeCmd+0x2ba>
 80010d2:	4bb7      	ldr	r3, [pc, #732]	; (80013b0 <parseScopeCmd+0x324>)
 80010d4:	4298      	cmp	r0, r3
 80010d6:	d038      	beq.n	800114a <parseScopeCmd+0xbe>
 80010d8:	f503 239e 	add.w	r3, r3, #323584	; 0x4f000
 80010dc:	f503 733e 	add.w	r3, r3, #760	; 0x2f8
 80010e0:	4298      	cmp	r0, r3
 80010e2:	f040 8095 	bne.w	8001210 <parseScopeCmd+0x184>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 80010e6:	4668      	mov	r0, sp
 80010e8:	2105      	movs	r1, #5
 80010ea:	f001 f929 	bl	8002340 <commBufferReadNBytes>
	if(bytesRead >= 4){
 80010ee:	2803      	cmp	r0, #3
 80010f0:	d932      	bls.n	8001158 <parseScopeCmd+0xcc>
 80010f2:	9a00      	ldr	r2, [sp, #0]
		if(isScopeNumOfSamples(cmdIn)){
 80010f4:	4baf      	ldr	r3, [pc, #700]	; (80013b4 <parseScopeCmd+0x328>)
 80010f6:	4413      	add	r3, r2
 80010f8:	2b01      	cmp	r3, #1
 80010fa:	f240 8195 	bls.w	8001428 <parseScopeCmd+0x39c>
 80010fe:	4bae      	ldr	r3, [pc, #696]	; (80013b8 <parseScopeCmd+0x32c>)
 8001100:	429a      	cmp	r2, r3
 8001102:	f040 8222 	bne.w	800154a <parseScopeCmd+0x4be>
				error=scopeSetNumOfSamples(500);
 8001106:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800110a:	f003 fdcd 	bl	8004ca8 <scopeSetNumOfSamples>
 800110e:	e0d4      	b.n	80012ba <parseScopeCmd+0x22e>
	switch(cmdIn){
 8001110:	4baa      	ldr	r3, [pc, #680]	; (80013bc <parseScopeCmd+0x330>)
 8001112:	4298      	cmp	r0, r3
 8001114:	d036      	beq.n	8001184 <parseScopeCmd+0xf8>
 8001116:	d865      	bhi.n	80011e4 <parseScopeCmd+0x158>
 8001118:	f1a3 639d 	sub.w	r3, r3, #82313216	; 0x4e80000
 800111c:	f5a3 23e1 	sub.w	r3, r3, #460800	; 0x70800
 8001120:	f2a3 43fa 	subw	r3, r3, #1274	; 0x4fa
 8001124:	4298      	cmp	r0, r3
 8001126:	f000 80b1 	beq.w	800128c <parseScopeCmd+0x200>
 800112a:	f240 8114 	bls.w	8001356 <parseScopeCmd+0x2ca>
 800112e:	4ba4      	ldr	r3, [pc, #656]	; (80013c0 <parseScopeCmd+0x334>)
 8001130:	4298      	cmp	r0, r3
 8001132:	d03c      	beq.n	80011ae <parseScopeCmd+0x122>
 8001134:	f103 7303 	add.w	r3, r3, #34340864	; 0x20c0000
 8001138:	f503 3303 	add.w	r3, r3, #134144	; 0x20c00
 800113c:	3310      	adds	r3, #16
 800113e:	4298      	cmp	r0, r3
 8001140:	d166      	bne.n	8001210 <parseScopeCmd+0x184>
		scopeStop();
 8001142:	f003 ff51 	bl	8004fe8 <scopeStop>
		cmdIn=CMD_END;
 8001146:	4897      	ldr	r0, [pc, #604]	; (80013a4 <parseScopeCmd+0x318>)
 8001148:	e7ad      	b.n	80010a6 <parseScopeCmd+0x1a>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 800114a:	4668      	mov	r0, sp
 800114c:	2105      	movs	r1, #5
 800114e:	f001 f8f7 	bl	8002340 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001152:	2803      	cmp	r0, #3
 8001154:	f200 80d6 	bhi.w	8001304 <parseScopeCmd+0x278>
 8001158:	2036      	movs	r0, #54	; 0x36
}
 800115a:	b002      	add	sp, #8
 800115c:	bd10      	pop	{r4, pc}
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 800115e:	4668      	mov	r0, sp
 8001160:	2105      	movs	r1, #5
 8001162:	f001 f8ed 	bl	8002340 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001166:	2803      	cmp	r0, #3
 8001168:	d9f6      	bls.n	8001158 <parseScopeCmd+0xcc>
 800116a:	9b00      	ldr	r3, [sp, #0]
		if(isScopeTrigEdge(cmdIn)){
 800116c:	4a95      	ldr	r2, [pc, #596]	; (80013c4 <parseScopeCmd+0x338>)
 800116e:	4293      	cmp	r3, r2
 8001170:	f000 816b 	beq.w	800144a <parseScopeCmd+0x3be>
 8001174:	4a94      	ldr	r2, [pc, #592]	; (80013c8 <parseScopeCmd+0x33c>)
 8001176:	4293      	cmp	r3, r2
 8001178:	d1ee      	bne.n	8001158 <parseScopeCmd+0xcc>
				scopeSetTriggerEdge(EDGE_FALLING);
 800117a:	2001      	movs	r0, #1
 800117c:	f003 fcca 	bl	8004b14 <scopeSetTriggerEdge>
		cmdIn=CMD_END;
 8001180:	4888      	ldr	r0, [pc, #544]	; (80013a4 <parseScopeCmd+0x318>)
 8001182:	e790      	b.n	80010a6 <parseScopeCmd+0x1a>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001184:	4668      	mov	r0, sp
 8001186:	2105      	movs	r1, #5
 8001188:	f001 f8da 	bl	8002340 <commBufferReadNBytes>
	if(bytesRead >= 4){
 800118c:	2803      	cmp	r0, #3
 800118e:	f200 80c7 	bhi.w	8001320 <parseScopeCmd+0x294>
 8001192:	4a84      	ldr	r2, [pc, #528]	; (80013a4 <parseScopeCmd+0x318>)
 8001194:	4b8d      	ldr	r3, [pc, #564]	; (80013cc <parseScopeCmd+0x340>)
 8001196:	2800      	cmp	r0, #0
 8001198:	bf0c      	ite	eq
 800119a:	4610      	moveq	r0, r2
 800119c:	4618      	movne	r0, r3
		if(isScopeFreq(cmdIn)){
 800119e:	4b8c      	ldr	r3, [pc, #560]	; (80013d0 <parseScopeCmd+0x344>)
 80011a0:	4298      	cmp	r0, r3
 80011a2:	d1d9      	bne.n	8001158 <parseScopeCmd+0xcc>
				error=scopeSetSamplingFreq(UINT32_MAX);
 80011a4:	f04f 30ff 	mov.w	r0, #4294967295
 80011a8:	f003 fd28 	bl	8004bfc <scopeSetSamplingFreq>
 80011ac:	e085      	b.n	80012ba <parseScopeCmd+0x22e>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 80011ae:	4668      	mov	r0, sp
 80011b0:	2105      	movs	r1, #5
 80011b2:	f001 f8c5 	bl	8002340 <commBufferReadNBytes>
	if(bytesRead >= 4){
 80011b6:	2803      	cmp	r0, #3
 80011b8:	d9ce      	bls.n	8001158 <parseScopeCmd+0xcc>
 80011ba:	9a00      	ldr	r2, [sp, #0]
		if(isChannel(cmdIn)){
 80011bc:	4b85      	ldr	r3, [pc, #532]	; (80013d4 <parseScopeCmd+0x348>)
 80011be:	4413      	add	r3, r2
 80011c0:	2b03      	cmp	r3, #3
 80011c2:	d8c9      	bhi.n	8001158 <parseScopeCmd+0xcc>
			if(cmdIn == CMD_CHANNELS_1){
 80011c4:	4b84      	ldr	r3, [pc, #528]	; (80013d8 <parseScopeCmd+0x34c>)
 80011c6:	429a      	cmp	r2, r3
 80011c8:	f000 8152 	beq.w	8001470 <parseScopeCmd+0x3e4>
			}else if(cmdIn == CMD_CHANNELS_2){
 80011cc:	4b83      	ldr	r3, [pc, #524]	; (80013dc <parseScopeCmd+0x350>)
 80011ce:	429a      	cmp	r2, r3
 80011d0:	f000 8156 	beq.w	8001480 <parseScopeCmd+0x3f4>
			}else if(cmdIn == CMD_CHANNELS_3){
 80011d4:	4b82      	ldr	r3, [pc, #520]	; (80013e0 <parseScopeCmd+0x354>)
 80011d6:	429a      	cmp	r2, r3
 80011d8:	f040 80e0 	bne.w	800139c <parseScopeCmd+0x310>
				error=scopeSetNumOfChannels(3);
 80011dc:	2003      	movs	r0, #3
 80011de:	f003 fd8b 	bl	8004cf8 <scopeSetNumOfChannels>
 80011e2:	e06a      	b.n	80012ba <parseScopeCmd+0x22e>
	switch(cmdIn){
 80011e4:	4b7f      	ldr	r3, [pc, #508]	; (80013e4 <parseScopeCmd+0x358>)
 80011e6:	4298      	cmp	r0, r3
 80011e8:	d06d      	beq.n	80012c6 <parseScopeCmd+0x23a>
 80011ea:	d970      	bls.n	80012ce <parseScopeCmd+0x242>
 80011ec:	4b7e      	ldr	r3, [pc, #504]	; (80013e8 <parseScopeCmd+0x35c>)
 80011ee:	4298      	cmp	r0, r3
 80011f0:	f040 8130 	bne.w	8001454 <parseScopeCmd+0x3c8>
		scopeRestart();
 80011f4:	f003 fed4 	bl	8004fa0 <scopeRestart>
		cmdIn=CMD_END;
 80011f8:	486a      	ldr	r0, [pc, #424]	; (80013a4 <parseScopeCmd+0x318>)
 80011fa:	e754      	b.n	80010a6 <parseScopeCmd+0x1a>
	switch(cmdIn){
 80011fc:	4b7b      	ldr	r3, [pc, #492]	; (80013ec <parseScopeCmd+0x360>)
 80011fe:	4298      	cmp	r0, r3
 8001200:	d019      	beq.n	8001236 <parseScopeCmd+0x1aa>
 8001202:	4b7b      	ldr	r3, [pc, #492]	; (80013f0 <parseScopeCmd+0x364>)
 8001204:	4298      	cmp	r0, r3
 8001206:	d005      	beq.n	8001214 <parseScopeCmd+0x188>
 8001208:	4b7a      	ldr	r3, [pc, #488]	; (80013f4 <parseScopeCmd+0x368>)
 800120a:	4298      	cmp	r0, r3
 800120c:	f000 8096 	beq.w	800133c <parseScopeCmd+0x2b0>
 8001210:	2032      	movs	r0, #50	; 0x32
 8001212:	e748      	b.n	80010a6 <parseScopeCmd+0x1a>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001214:	4668      	mov	r0, sp
 8001216:	2105      	movs	r1, #5
 8001218:	f001 f892 	bl	8002340 <commBufferReadNBytes>
	if(bytesRead >= 4){
 800121c:	2803      	cmp	r0, #3
 800121e:	d99b      	bls.n	8001158 <parseScopeCmd+0xcc>
 8001220:	9b00      	ldr	r3, [sp, #0]
		if(isScopeDataDepth(cmdIn)){
 8001222:	4a75      	ldr	r2, [pc, #468]	; (80013f8 <parseScopeCmd+0x36c>)
 8001224:	4293      	cmp	r3, r2
 8001226:	f000 8107 	beq.w	8001438 <parseScopeCmd+0x3ac>
 800122a:	4a74      	ldr	r2, [pc, #464]	; (80013fc <parseScopeCmd+0x370>)
 800122c:	4293      	cmp	r3, r2
 800122e:	f040 812b 	bne.w	8001488 <parseScopeCmd+0x3fc>
 8001232:	2037      	movs	r0, #55	; 0x37
 8001234:	e737      	b.n	80010a6 <parseScopeCmd+0x1a>
		xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8001236:	4b72      	ldr	r3, [pc, #456]	; (8001400 <parseScopeCmd+0x374>)
 8001238:	6818      	ldr	r0, [r3, #0]
 800123a:	4669      	mov	r1, sp
		passMsg = MSG_SCOPE_INPUTS;
 800123c:	2410      	movs	r4, #16
		xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 800123e:	2300      	movs	r3, #0
 8001240:	f04f 32ff 	mov.w	r2, #4294967295
		passMsg = MSG_SCOPE_INPUTS;
 8001244:	f8ad 4000 	strh.w	r4, [sp]
		xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8001248:	f007 ff9e 	bl	8009188 <xQueueGenericSend>
		cmdIn=CMD_END;
 800124c:	4855      	ldr	r0, [pc, #340]	; (80013a4 <parseScopeCmd+0x318>)
}
 800124e:	b002      	add	sp, #8
 8001250:	bd10      	pop	{r4, pc}
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001252:	4668      	mov	r0, sp
 8001254:	2105      	movs	r1, #5
 8001256:	f001 f873 	bl	8002340 <commBufferReadNBytes>
	if(bytesRead >= 4){
 800125a:	2803      	cmp	r0, #3
 800125c:	f67f af7c 	bls.w	8001158 <parseScopeCmd+0xcc>
 8001260:	9a00      	ldr	r2, [sp, #0]
		if(isChannel(cmdIn)){
 8001262:	4b5c      	ldr	r3, [pc, #368]	; (80013d4 <parseScopeCmd+0x348>)
 8001264:	4413      	add	r3, r2
 8001266:	2b03      	cmp	r3, #3
 8001268:	f63f af76 	bhi.w	8001158 <parseScopeCmd+0xcc>
			if(cmdIn == CMD_CHANNELS_1){
 800126c:	4b5a      	ldr	r3, [pc, #360]	; (80013d8 <parseScopeCmd+0x34c>)
 800126e:	429a      	cmp	r2, r3
 8001270:	f000 80fa 	beq.w	8001468 <parseScopeCmd+0x3dc>
			}else if(cmdIn == CMD_CHANNELS_2){
 8001274:	4b59      	ldr	r3, [pc, #356]	; (80013dc <parseScopeCmd+0x350>)
 8001276:	429a      	cmp	r2, r3
 8001278:	f000 80fe 	beq.w	8001478 <parseScopeCmd+0x3ec>
			}else if(cmdIn == CMD_CHANNELS_3){
 800127c:	4b58      	ldr	r3, [pc, #352]	; (80013e0 <parseScopeCmd+0x354>)
 800127e:	429a      	cmp	r2, r3
 8001280:	f040 8088 	bne.w	8001394 <parseScopeCmd+0x308>
				error=scopeSetTrigChannel(3);
 8001284:	2003      	movs	r0, #3
 8001286:	f003 fdab 	bl	8004de0 <scopeSetTrigChannel>
 800128a:	e016      	b.n	80012ba <parseScopeCmd+0x22e>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 800128c:	4668      	mov	r0, sp
 800128e:	2105      	movs	r1, #5
 8001290:	f001 f856 	bl	8002340 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001294:	2803      	cmp	r0, #3
 8001296:	f67f af5f 	bls.w	8001158 <parseScopeCmd+0xcc>
 800129a:	9800      	ldr	r0, [sp, #0]
		if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 800129c:	4c41      	ldr	r4, [pc, #260]	; (80013a4 <parseScopeCmd+0x318>)
 800129e:	42a0      	cmp	r0, r4
 80012a0:	f43f af5a 	beq.w	8001158 <parseScopeCmd+0xcc>
 80012a4:	4b49      	ldr	r3, [pc, #292]	; (80013cc <parseScopeCmd+0x340>)
 80012a6:	4298      	cmp	r0, r3
 80012a8:	f43f af56 	beq.w	8001158 <parseScopeCmd+0xcc>
			scopeSetTrigLevel((uint16_t)cmdIn);
 80012ac:	b280      	uxth	r0, r0
 80012ae:	f003 fcd3 	bl	8004c58 <scopeSetTrigLevel>
		cmdIn=CMD_END;
 80012b2:	4620      	mov	r0, r4
 80012b4:	e6f7      	b.n	80010a6 <parseScopeCmd+0x1a>
		error=scopeSetADCInputChannelVref();
 80012b6:	f003 fe31 	bl	8004f1c <scopeSetADCInputChannelVref>
 80012ba:	4b3a      	ldr	r3, [pc, #232]	; (80013a4 <parseScopeCmd+0x318>)
 80012bc:	2800      	cmp	r0, #0
 80012be:	bf08      	it	eq
 80012c0:	4618      	moveq	r0, r3
}
 80012c2:	b002      	add	sp, #8
 80012c4:	bd10      	pop	{r4, pc}
		scopeStart();
 80012c6:	f003 fe7d 	bl	8004fc4 <scopeStart>
		cmdIn=CMD_END;
 80012ca:	4836      	ldr	r0, [pc, #216]	; (80013a4 <parseScopeCmd+0x318>)
 80012cc:	e6eb      	b.n	80010a6 <parseScopeCmd+0x1a>
	switch(cmdIn){
 80012ce:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 80012d2:	f2a3 2303 	subw	r3, r3, #515	; 0x203
 80012d6:	4298      	cmp	r0, r3
 80012d8:	d19a      	bne.n	8001210 <parseScopeCmd+0x184>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 80012da:	4668      	mov	r0, sp
 80012dc:	2105      	movs	r1, #5
 80012de:	f001 f82f 	bl	8002340 <commBufferReadNBytes>
	if(bytesRead >= 4){
 80012e2:	2803      	cmp	r0, #3
 80012e4:	f67f af38 	bls.w	8001158 <parseScopeCmd+0xcc>
 80012e8:	9800      	ldr	r0, [sp, #0]
		if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 80012ea:	4b2e      	ldr	r3, [pc, #184]	; (80013a4 <parseScopeCmd+0x318>)
 80012ec:	4298      	cmp	r0, r3
 80012ee:	f43f af33 	beq.w	8001158 <parseScopeCmd+0xcc>
 80012f2:	4b36      	ldr	r3, [pc, #216]	; (80013cc <parseScopeCmd+0x340>)
 80012f4:	4298      	cmp	r0, r3
 80012f6:	f43f af2f 	beq.w	8001158 <parseScopeCmd+0xcc>
			scopeSetPretrigger((uint16_t)cmdIn);
 80012fa:	b280      	uxth	r0, r0
 80012fc:	f003 fcc0 	bl	8004c80 <scopeSetPretrigger>
		cmdIn=CMD_END;
 8001300:	4828      	ldr	r0, [pc, #160]	; (80013a4 <parseScopeCmd+0x318>)
 8001302:	e6d0      	b.n	80010a6 <parseScopeCmd+0x1a>
 8001304:	9b00      	ldr	r3, [sp, #0]
		if(isScopeTrigMode(cmdIn)){
 8001306:	4a3f      	ldr	r2, [pc, #252]	; (8001404 <parseScopeCmd+0x378>)
 8001308:	4293      	cmp	r3, r2
 800130a:	f000 8099 	beq.w	8001440 <parseScopeCmd+0x3b4>
 800130e:	4a3e      	ldr	r2, [pc, #248]	; (8001408 <parseScopeCmd+0x37c>)
 8001310:	4293      	cmp	r3, r2
 8001312:	f040 80c9 	bne.w	80014a8 <parseScopeCmd+0x41c>
				scopeSetTriggerMode(TRIG_AUTO);
 8001316:	2001      	movs	r0, #1
 8001318:	f003 fbe8 	bl	8004aec <scopeSetTriggerMode>
		cmdIn=CMD_END;
 800131c:	4821      	ldr	r0, [pc, #132]	; (80013a4 <parseScopeCmd+0x318>)
 800131e:	e6c2      	b.n	80010a6 <parseScopeCmd+0x1a>
 8001320:	9800      	ldr	r0, [sp, #0]
		if(isScopeFreq(cmdIn)){
 8001322:	4b3a      	ldr	r3, [pc, #232]	; (800140c <parseScopeCmd+0x380>)
 8001324:	4403      	add	r3, r0
 8001326:	2b01      	cmp	r3, #1
 8001328:	d974      	bls.n	8001414 <parseScopeCmd+0x388>
 800132a:	4b39      	ldr	r3, [pc, #228]	; (8001410 <parseScopeCmd+0x384>)
 800132c:	4298      	cmp	r0, r3
 800132e:	f040 80c4 	bne.w	80014ba <parseScopeCmd+0x42e>
				error=scopeSetSamplingFreq(5000);
 8001332:	f241 3088 	movw	r0, #5000	; 0x1388
 8001336:	f003 fc61 	bl	8004bfc <scopeSetSamplingFreq>
 800133a:	e7be      	b.n	80012ba <parseScopeCmd+0x22e>
		xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 800133c:	4b30      	ldr	r3, [pc, #192]	; (8001400 <parseScopeCmd+0x374>)
 800133e:	4669      	mov	r1, sp
 8001340:	6818      	ldr	r0, [r3, #0]
		passMsg = MSG_SCOPE_CONFIG;
 8001342:	240f      	movs	r4, #15
 8001344:	e77b      	b.n	800123e <parseScopeCmd+0x1b2>
	switch(cmdIn){
 8001346:	f5a3 6360 	sub.w	r3, r3, #3584	; 0xe00
 800134a:	4298      	cmp	r0, r3
 800134c:	f47f af60 	bne.w	8001210 <parseScopeCmd+0x184>
		error=scopeSetADCInputChannelDefault();
 8001350:	f003 fda8 	bl	8004ea4 <scopeSetADCInputChannelDefault>
 8001354:	e7b1      	b.n	80012ba <parseScopeCmd+0x22e>
	switch(cmdIn){
 8001356:	f1a3 6382 	sub.w	r3, r3, #68157440	; 0x4100000
 800135a:	f5a3 3339 	sub.w	r3, r3, #189440	; 0x2e400
 800135e:	f2a3 230b 	subw	r3, r3, #523	; 0x20b
 8001362:	4298      	cmp	r0, r3
 8001364:	f47f af54 	bne.w	8001210 <parseScopeCmd+0x184>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001368:	4668      	mov	r0, sp
 800136a:	2105      	movs	r1, #5
 800136c:	f000 ffe8 	bl	8002340 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001370:	2803      	cmp	r0, #3
 8001372:	f67f aef1 	bls.w	8001158 <parseScopeCmd+0xcc>
 8001376:	9800      	ldr	r0, [sp, #0]
		if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 8001378:	4b0a      	ldr	r3, [pc, #40]	; (80013a4 <parseScopeCmd+0x318>)
 800137a:	4298      	cmp	r0, r3
 800137c:	f43f aeec 	beq.w	8001158 <parseScopeCmd+0xcc>
 8001380:	4b12      	ldr	r3, [pc, #72]	; (80013cc <parseScopeCmd+0x340>)
 8001382:	4298      	cmp	r0, r3
 8001384:	f43f aee8 	beq.w	8001158 <parseScopeCmd+0xcc>
			error=scopeSetADCInputChannel((uint8_t)(cmdIn>>8),(uint8_t)(cmdIn));
 8001388:	b2c1      	uxtb	r1, r0
 800138a:	f3c0 2007 	ubfx	r0, r0, #8, #8
 800138e:	f003 fd55 	bl	8004e3c <scopeSetADCInputChannel>
 8001392:	e792      	b.n	80012ba <parseScopeCmd+0x22e>
				error=scopeSetTrigChannel(4);
 8001394:	2004      	movs	r0, #4
 8001396:	f003 fd23 	bl	8004de0 <scopeSetTrigChannel>
 800139a:	e78e      	b.n	80012ba <parseScopeCmd+0x22e>
				error=scopeSetNumOfChannels(4);
 800139c:	2004      	movs	r0, #4
 800139e:	f003 fcab 	bl	8004cf8 <scopeSetNumOfChannels>
 80013a2:	e78a      	b.n	80012ba <parseScopeCmd+0x22e>
 80013a4:	5f444e45 	.word	0x5f444e45
 80013a8:	48435254 	.word	0x48435254
 80013ac:	46455241 	.word	0x46455241
 80013b0:	47495254 	.word	0x47495254
 80013b4:	a0cfcfcf 	.word	0xa0cfcfcf
 80013b8:	5f303035 	.word	0x5f303035
 80013bc:	51455246 	.word	0x51455246
 80013c0:	4e414843 	.word	0x4e414843
 80013c4:	45534952 	.word	0x45534952
 80013c8:	4c4c4146 	.word	0x4c4c4146
 80013cc:	5f525245 	.word	0x5f525245
 80013d0:	5f58414d 	.word	0x5f58414d
 80013d4:	a0b7bccf 	.word	0xa0b7bccf
 80013d8:	5f484331 	.word	0x5f484331
 80013dc:	5f484332 	.word	0x5f484332
 80013e0:	5f484333 	.word	0x5f484333
 80013e4:	54525453 	.word	0x54525453
 80013e8:	5458454e 	.word	0x5458454e
 80013ec:	3f504e49 	.word	0x3f504e49
 80013f0:	41544144 	.word	0x41544144
 80013f4:	3f474643 	.word	0x3f474643
 80013f8:	5f423231 	.word	0x5f423231
 80013fc:	5f423031 	.word	0x5f423031
 8001400:	200047d4 	.word	0x200047d4
 8001404:	4d524f4e 	.word	0x4d524f4e
 8001408:	4f545541 	.word	0x4f545541
 800140c:	a0a0b4cf 	.word	0xa0a0b4cf
 8001410:	5f5f4b35 	.word	0x5f5f4b35
			if(cmdIn == CMD_FREQ_1K){
 8001414:	4b7f      	ldr	r3, [pc, #508]	; (8001614 <parseScopeCmd+0x588>)
 8001416:	4298      	cmp	r0, r3
				error=scopeSetSamplingFreq(1000);
 8001418:	bf0c      	ite	eq
 800141a:	f44f 707a 	moveq.w	r0, #1000	; 0x3e8
				error=scopeSetSamplingFreq(2000);
 800141e:	f44f 60fa 	movne.w	r0, #2000	; 0x7d0
 8001422:	f003 fbeb 	bl	8004bfc <scopeSetSamplingFreq>
 8001426:	e748      	b.n	80012ba <parseScopeCmd+0x22e>
			if(cmdIn == CMD_SAMPLES_100){
 8001428:	4b7b      	ldr	r3, [pc, #492]	; (8001618 <parseScopeCmd+0x58c>)
 800142a:	429a      	cmp	r2, r3
				error=scopeSetNumOfSamples(100);
 800142c:	bf0c      	ite	eq
 800142e:	2064      	moveq	r0, #100	; 0x64
				error=scopeSetNumOfSamples(200);
 8001430:	20c8      	movne	r0, #200	; 0xc8
 8001432:	f003 fc39 	bl	8004ca8 <scopeSetNumOfSamples>
 8001436:	e740      	b.n	80012ba <parseScopeCmd+0x22e>
				error=scopeSetDataDepth(12);
 8001438:	200c      	movs	r0, #12
 800143a:	f003 fb8d 	bl	8004b58 <scopeSetDataDepth>
 800143e:	e73c      	b.n	80012ba <parseScopeCmd+0x22e>
				scopeSetTriggerMode(TRIG_NORMAL);
 8001440:	2000      	movs	r0, #0
 8001442:	f003 fb53 	bl	8004aec <scopeSetTriggerMode>
		cmdIn=CMD_END;
 8001446:	4875      	ldr	r0, [pc, #468]	; (800161c <parseScopeCmd+0x590>)
 8001448:	e62d      	b.n	80010a6 <parseScopeCmd+0x1a>
				scopeSetTriggerEdge(EDGE_RISING);
 800144a:	2000      	movs	r0, #0
 800144c:	f003 fb62 	bl	8004b14 <scopeSetTriggerEdge>
		cmdIn=CMD_END;
 8001450:	4872      	ldr	r0, [pc, #456]	; (800161c <parseScopeCmd+0x590>)
 8001452:	e628      	b.n	80010a6 <parseScopeCmd+0x1a>
	switch(cmdIn){
 8001454:	f103 632e 	add.w	r3, r3, #182452224	; 0xae00000
 8001458:	f503 2340 	add.w	r3, r3, #786432	; 0xc0000
 800145c:	f603 03f7 	addw	r3, r3, #2295	; 0x8f7
 8001460:	4298      	cmp	r0, r3
 8001462:	f43f ae20 	beq.w	80010a6 <parseScopeCmd+0x1a>
 8001466:	e6d3      	b.n	8001210 <parseScopeCmd+0x184>
				error=scopeSetTrigChannel(1);
 8001468:	2001      	movs	r0, #1
 800146a:	f003 fcb9 	bl	8004de0 <scopeSetTrigChannel>
 800146e:	e724      	b.n	80012ba <parseScopeCmd+0x22e>
				error=scopeSetNumOfChannels(1);
 8001470:	2001      	movs	r0, #1
 8001472:	f003 fc41 	bl	8004cf8 <scopeSetNumOfChannels>
 8001476:	e720      	b.n	80012ba <parseScopeCmd+0x22e>
				error=scopeSetTrigChannel(2);
 8001478:	2002      	movs	r0, #2
 800147a:	f003 fcb1 	bl	8004de0 <scopeSetTrigChannel>
 800147e:	e71c      	b.n	80012ba <parseScopeCmd+0x22e>
				error=scopeSetNumOfChannels(2);
 8001480:	2002      	movs	r0, #2
 8001482:	f003 fc39 	bl	8004cf8 <scopeSetNumOfChannels>
 8001486:	e718      	b.n	80012ba <parseScopeCmd+0x22e>
		if(isScopeDataDepth(cmdIn)){
 8001488:	f502 12e8 	add.w	r2, r2, #1900544	; 0x1d0000
 800148c:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
 8001490:	3207      	adds	r2, #7
 8001492:	4293      	cmp	r3, r2
 8001494:	d004      	beq.n	80014a0 <parseScopeCmd+0x414>
 8001496:	3a02      	subs	r2, #2
 8001498:	4293      	cmp	r3, r2
 800149a:	f43f aeca 	beq.w	8001232 <parseScopeCmd+0x1a6>
 800149e:	e65b      	b.n	8001158 <parseScopeCmd+0xcc>
				error=scopeSetDataDepth(8);
 80014a0:	2008      	movs	r0, #8
 80014a2:	f003 fb59 	bl	8004b58 <scopeSetDataDepth>
 80014a6:	e708      	b.n	80012ba <parseScopeCmd+0x22e>
		if(isScopeTrigMode(cmdIn)){
 80014a8:	4a5d      	ldr	r2, [pc, #372]	; (8001620 <parseScopeCmd+0x594>)
 80014aa:	4293      	cmp	r3, r2
 80014ac:	f040 8091 	bne.w	80015d2 <parseScopeCmd+0x546>
				scopeSetTriggerMode(TRIG_AUTO_FAST);
 80014b0:	2002      	movs	r0, #2
 80014b2:	f003 fb1b 	bl	8004aec <scopeSetTriggerMode>
		cmdIn=CMD_END;
 80014b6:	4859      	ldr	r0, [pc, #356]	; (800161c <parseScopeCmd+0x590>)
 80014b8:	e5f5      	b.n	80010a6 <parseScopeCmd+0x1a>
		if(isScopeFreq(cmdIn)){
 80014ba:	f5a3 13a0 	sub.w	r3, r3, #1310720	; 0x140000
 80014be:	f5a3 53d8 	sub.w	r3, r3, #6912	; 0x1b00
 80014c2:	3b04      	subs	r3, #4
 80014c4:	4298      	cmp	r0, r3
 80014c6:	d010      	beq.n	80014ea <parseScopeCmd+0x45e>
 80014c8:	3301      	adds	r3, #1
 80014ca:	4298      	cmp	r0, r3
 80014cc:	d012      	beq.n	80014f4 <parseScopeCmd+0x468>
 80014ce:	3303      	adds	r3, #3
 80014d0:	4298      	cmp	r0, r3
 80014d2:	d014      	beq.n	80014fe <parseScopeCmd+0x472>
 80014d4:	f103 436c 	add.w	r3, r3, #3959422976	; 0xec000000
 80014d8:	f5a3 13d8 	sub.w	r3, r3, #1769472	; 0x1b0000
 80014dc:	3b04      	subs	r3, #4
 80014de:	4298      	cmp	r0, r3
 80014e0:	d112      	bne.n	8001508 <parseScopeCmd+0x47c>
				error=scopeSetSamplingFreq(100000);
 80014e2:	4850      	ldr	r0, [pc, #320]	; (8001624 <parseScopeCmd+0x598>)
 80014e4:	f003 fb8a 	bl	8004bfc <scopeSetSamplingFreq>
 80014e8:	e6e7      	b.n	80012ba <parseScopeCmd+0x22e>
				error=scopeSetSamplingFreq(10000);
 80014ea:	f242 7010 	movw	r0, #10000	; 0x2710
 80014ee:	f003 fb85 	bl	8004bfc <scopeSetSamplingFreq>
 80014f2:	e6e2      	b.n	80012ba <parseScopeCmd+0x22e>
				error=scopeSetSamplingFreq(20000);
 80014f4:	f644 6020 	movw	r0, #20000	; 0x4e20
 80014f8:	f003 fb80 	bl	8004bfc <scopeSetSamplingFreq>
 80014fc:	e6dd      	b.n	80012ba <parseScopeCmd+0x22e>
				error=scopeSetSamplingFreq(50000);
 80014fe:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001502:	f003 fb7b 	bl	8004bfc <scopeSetSamplingFreq>
 8001506:	e6d8      	b.n	80012ba <parseScopeCmd+0x22e>
		if(isScopeFreq(cmdIn)){
 8001508:	3301      	adds	r3, #1
 800150a:	4298      	cmp	r0, r3
 800150c:	d00e      	beq.n	800152c <parseScopeCmd+0x4a0>
 800150e:	3303      	adds	r3, #3
 8001510:	4298      	cmp	r0, r3
 8001512:	d00f      	beq.n	8001534 <parseScopeCmd+0x4a8>
 8001514:	f103 53a1 	add.w	r3, r3, #337641472	; 0x14200000
 8001518:	f503 2371 	add.w	r3, r3, #987136	; 0xf1000
 800151c:	f603 43fc 	addw	r3, r3, #3324	; 0xcfc
 8001520:	4298      	cmp	r0, r3
 8001522:	d10b      	bne.n	800153c <parseScopeCmd+0x4b0>
				error=scopeSetSamplingFreq(1000000);
 8001524:	4840      	ldr	r0, [pc, #256]	; (8001628 <parseScopeCmd+0x59c>)
 8001526:	f003 fb69 	bl	8004bfc <scopeSetSamplingFreq>
 800152a:	e6c6      	b.n	80012ba <parseScopeCmd+0x22e>
				error=scopeSetSamplingFreq(200000);
 800152c:	483f      	ldr	r0, [pc, #252]	; (800162c <parseScopeCmd+0x5a0>)
 800152e:	f003 fb65 	bl	8004bfc <scopeSetSamplingFreq>
 8001532:	e6c2      	b.n	80012ba <parseScopeCmd+0x22e>
				error=scopeSetSamplingFreq(500000);
 8001534:	483e      	ldr	r0, [pc, #248]	; (8001630 <parseScopeCmd+0x5a4>)
 8001536:	f003 fb61 	bl	8004bfc <scopeSetSamplingFreq>
 800153a:	e6be      	b.n	80012ba <parseScopeCmd+0x22e>
		if(isScopeFreq(cmdIn)){
 800153c:	3301      	adds	r3, #1
 800153e:	4298      	cmp	r0, r3
 8001540:	d155      	bne.n	80015ee <parseScopeCmd+0x562>
				error=scopeSetSamplingFreq(2000000);
 8001542:	483c      	ldr	r0, [pc, #240]	; (8001634 <parseScopeCmd+0x5a8>)
 8001544:	f003 fb5a 	bl	8004bfc <scopeSetSamplingFreq>
 8001548:	e6b7      	b.n	80012ba <parseScopeCmd+0x22e>
		if(isScopeNumOfSamples(cmdIn)){
 800154a:	f503 133c 	add.w	r3, r3, #3080192	; 0x2f0000
 800154e:	f503 53d7 	add.w	r3, r3, #6880	; 0x1ae0
 8001552:	331c      	adds	r3, #28
 8001554:	429a      	cmp	r2, r3
 8001556:	d011      	beq.n	800157c <parseScopeCmd+0x4f0>
 8001558:	3301      	adds	r3, #1
 800155a:	429a      	cmp	r2, r3
 800155c:	d013      	beq.n	8001586 <parseScopeCmd+0x4fa>
 800155e:	3303      	adds	r3, #3
 8001560:	429a      	cmp	r2, r3
 8001562:	d015      	beq.n	8001590 <parseScopeCmd+0x504>
 8001564:	f5a3 13a0 	sub.w	r3, r3, #1310720	; 0x140000
 8001568:	f5a3 53d8 	sub.w	r3, r3, #6912	; 0x1b00
 800156c:	3b04      	subs	r3, #4
 800156e:	429a      	cmp	r2, r3
 8001570:	d113      	bne.n	800159a <parseScopeCmd+0x50e>
				error=scopeSetNumOfSamples(10000);
 8001572:	f242 7010 	movw	r0, #10000	; 0x2710
 8001576:	f003 fb97 	bl	8004ca8 <scopeSetNumOfSamples>
 800157a:	e69e      	b.n	80012ba <parseScopeCmd+0x22e>
				error=scopeSetNumOfSamples(1000);
 800157c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001580:	f003 fb92 	bl	8004ca8 <scopeSetNumOfSamples>
 8001584:	e699      	b.n	80012ba <parseScopeCmd+0x22e>
				error=scopeSetNumOfSamples(2000);
 8001586:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800158a:	f003 fb8d 	bl	8004ca8 <scopeSetNumOfSamples>
 800158e:	e694      	b.n	80012ba <parseScopeCmd+0x22e>
				error=scopeSetNumOfSamples(5000);
 8001590:	f241 3088 	movw	r0, #5000	; 0x1388
 8001594:	f003 fb88 	bl	8004ca8 <scopeSetNumOfSamples>
 8001598:	e68f      	b.n	80012ba <parseScopeCmd+0x22e>
		if(isScopeNumOfSamples(cmdIn)){
 800159a:	3301      	adds	r3, #1
 800159c:	429a      	cmp	r2, r3
 800159e:	d00e      	beq.n	80015be <parseScopeCmd+0x532>
 80015a0:	3303      	adds	r3, #3
 80015a2:	429a      	cmp	r2, r3
 80015a4:	d010      	beq.n	80015c8 <parseScopeCmd+0x53c>
 80015a6:	f103 436c 	add.w	r3, r3, #3959422976	; 0xec000000
 80015aa:	f5a3 13d8 	sub.w	r3, r3, #1769472	; 0x1b0000
 80015ae:	3b04      	subs	r3, #4
 80015b0:	429a      	cmp	r2, r3
 80015b2:	f47f add1 	bne.w	8001158 <parseScopeCmd+0xcc>
				error=scopeSetNumOfSamples(100000);
 80015b6:	481b      	ldr	r0, [pc, #108]	; (8001624 <parseScopeCmd+0x598>)
 80015b8:	f003 fb76 	bl	8004ca8 <scopeSetNumOfSamples>
 80015bc:	e67d      	b.n	80012ba <parseScopeCmd+0x22e>
				error=scopeSetNumOfSamples(20000);
 80015be:	f644 6020 	movw	r0, #20000	; 0x4e20
 80015c2:	f003 fb71 	bl	8004ca8 <scopeSetNumOfSamples>
 80015c6:	e678      	b.n	80012ba <parseScopeCmd+0x22e>
				error=scopeSetNumOfSamples(50000);
 80015c8:	f24c 3050 	movw	r0, #50000	; 0xc350
 80015cc:	f003 fb6c 	bl	8004ca8 <scopeSetNumOfSamples>
 80015d0:	e673      	b.n	80012ba <parseScopeCmd+0x22e>
		if(isScopeTrigMode(cmdIn)){
 80015d2:	f102 4268 	add.w	r2, r2, #3892314112	; 0xe8000000
 80015d6:	f502 224e 	add.w	r2, r2, #843776	; 0xce000
 80015da:	f602 220d 	addw	r2, r2, #2573	; 0xa0d
 80015de:	4293      	cmp	r3, r2
 80015e0:	f47f adba 	bne.w	8001158 <parseScopeCmd+0xcc>
				scopeSetTriggerMode(TRIG_SINGLE);
 80015e4:	2003      	movs	r0, #3
 80015e6:	f003 fa81 	bl	8004aec <scopeSetTriggerMode>
		cmdIn=CMD_END;
 80015ea:	480c      	ldr	r0, [pc, #48]	; (800161c <parseScopeCmd+0x590>)
 80015ec:	e55b      	b.n	80010a6 <parseScopeCmd+0x1a>
		if(isScopeFreq(cmdIn)){
 80015ee:	3303      	adds	r3, #3
 80015f0:	4298      	cmp	r0, r3
 80015f2:	d00b      	beq.n	800160c <parseScopeCmd+0x580>
 80015f4:	f5a3 1390 	sub.w	r3, r3, #1179648	; 0x120000
 80015f8:	f5a3 53e8 	sub.w	r3, r3, #7424	; 0x1d00
 80015fc:	3b04      	subs	r3, #4
 80015fe:	4298      	cmp	r0, r3
 8001600:	f47f adcd 	bne.w	800119e <parseScopeCmd+0x112>
				error=scopeSetSamplingFreq(10000000);
 8001604:	480c      	ldr	r0, [pc, #48]	; (8001638 <parseScopeCmd+0x5ac>)
 8001606:	f003 faf9 	bl	8004bfc <scopeSetSamplingFreq>
 800160a:	e656      	b.n	80012ba <parseScopeCmd+0x22e>
				error=scopeSetSamplingFreq(5000000);
 800160c:	480b      	ldr	r0, [pc, #44]	; (800163c <parseScopeCmd+0x5b0>)
 800160e:	f003 faf5 	bl	8004bfc <scopeSetSamplingFreq>
 8001612:	e652      	b.n	80012ba <parseScopeCmd+0x22e>
 8001614:	5f5f4b31 	.word	0x5f5f4b31
 8001618:	5f303031 	.word	0x5f303031
 800161c:	5f444e45 	.word	0x5f444e45
 8001620:	5f415f46 	.word	0x5f415f46
 8001624:	000186a0 	.word	0x000186a0
 8001628:	000f4240 	.word	0x000f4240
 800162c:	00030d40 	.word	0x00030d40
 8001630:	0007a120 	.word	0x0007a120
 8001634:	001e8480 	.word	0x001e8480
 8001638:	00989680 	.word	0x00989680
 800163c:	004c4b40 	.word	0x004c4b40

08001640 <parseSyncPwmCmd>:
command parseSyncPwmCmd(void){
 8001640:	b510      	push	{r4, lr}
 8001642:	b082      	sub	sp, #8
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001644:	4668      	mov	r0, sp
 8001646:	2105      	movs	r1, #5
 8001648:	f000 fe7a 	bl	8002340 <commBufferReadNBytes>
	if(bytesRead >= 4){
 800164c:	2803      	cmp	r0, #3
 800164e:	d806      	bhi.n	800165e <parseSyncPwmCmd+0x1e>
	cmdIn = (error > 0) ? error : CMD_END;	
 8001650:	4b69      	ldr	r3, [pc, #420]	; (80017f8 <parseSyncPwmCmd+0x1b8>)
	}else if(bytesRead == 0){
 8001652:	2800      	cmp	r0, #0
	cmdIn = (error > 0) ? error : CMD_END;	
 8001654:	bf14      	ite	ne
 8001656:	2097      	movne	r0, #151	; 0x97
 8001658:	4618      	moveq	r0, r3
}
 800165a:	b002      	add	sp, #8
 800165c:	bd10      	pop	{r4, pc}
 800165e:	9800      	ldr	r0, [sp, #0]
	switch(cmdIn){
 8001660:	4b66      	ldr	r3, [pc, #408]	; (80017fc <parseSyncPwmCmd+0x1bc>)
 8001662:	4298      	cmp	r0, r3
 8001664:	d067      	beq.n	8001736 <parseSyncPwmCmd+0xf6>
 8001666:	d922      	bls.n	80016ae <parseSyncPwmCmd+0x6e>
 8001668:	4b65      	ldr	r3, [pc, #404]	; (8001800 <parseSyncPwmCmd+0x1c0>)
 800166a:	4298      	cmp	r0, r3
 800166c:	d00d      	beq.n	800168a <parseSyncPwmCmd+0x4a>
 800166e:	d96b      	bls.n	8001748 <parseSyncPwmCmd+0x108>
 8001670:	4b64      	ldr	r3, [pc, #400]	; (8001804 <parseSyncPwmCmd+0x1c4>)
 8001672:	4298      	cmp	r0, r3
 8001674:	f040 80a4 	bne.w	80017c0 <parseSyncPwmCmd+0x180>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001678:	4668      	mov	r0, sp
 800167a:	2105      	movs	r1, #5
 800167c:	f000 fe60 	bl	8002340 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001680:	2803      	cmp	r0, #3
 8001682:	d87c      	bhi.n	800177e <parseSyncPwmCmd+0x13e>
	cmdIn = (error > 0) ? error : CMD_END;	
 8001684:	2097      	movs	r0, #151	; 0x97
}
 8001686:	b002      	add	sp, #8
 8001688:	bd10      	pop	{r4, pc}
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 800168a:	4668      	mov	r0, sp
 800168c:	2105      	movs	r1, #5
 800168e:	f000 fe57 	bl	8002340 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001692:	2803      	cmp	r0, #3
 8001694:	d9f6      	bls.n	8001684 <parseSyncPwmCmd+0x44>
 8001696:	9b00      	ldr	r3, [sp, #0]
		if(isSyncPwmStepMode(cmdIn)){
 8001698:	4a5b      	ldr	r2, [pc, #364]	; (8001808 <parseSyncPwmCmd+0x1c8>)
 800169a:	4293      	cmp	r3, r2
 800169c:	f000 8088 	beq.w	80017b0 <parseSyncPwmCmd+0x170>
 80016a0:	4a5a      	ldr	r2, [pc, #360]	; (800180c <parseSyncPwmCmd+0x1cc>)
 80016a2:	4293      	cmp	r3, r2
 80016a4:	d1ee      	bne.n	8001684 <parseSyncPwmCmd+0x44>
				syncPwmResetStepMode();
 80016a6:	f003 fd61 	bl	800516c <syncPwmResetStepMode>
	cmdIn = (error > 0) ? error : CMD_END;	
 80016aa:	4853      	ldr	r0, [pc, #332]	; (80017f8 <parseSyncPwmCmd+0x1b8>)
 80016ac:	e7d5      	b.n	800165a <parseSyncPwmCmd+0x1a>
	switch(cmdIn){
 80016ae:	f103 4373 	add.w	r3, r3, #4076863488	; 0xf3000000
 80016b2:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 80016b6:	f503 63a2 	add.w	r3, r3, #1296	; 0x510
 80016ba:	4298      	cmp	r0, r3
 80016bc:	d027      	beq.n	800170e <parseSyncPwmCmd+0xce>
 80016be:	f103 633f 	add.w	r3, r3, #200278016	; 0xbf00000
 80016c2:	f503 232f 	add.w	r3, r3, #716800	; 0xaf000
 80016c6:	4298      	cmp	r0, r3
 80016c8:	d010      	beq.n	80016ec <parseSyncPwmCmd+0xac>
 80016ca:	4b51      	ldr	r3, [pc, #324]	; (8001810 <parseSyncPwmCmd+0x1d0>)
 80016cc:	4298      	cmp	r0, r3
 80016ce:	d1d9      	bne.n	8001684 <parseSyncPwmCmd+0x44>
		xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 80016d0:	4b50      	ldr	r3, [pc, #320]	; (8001814 <parseSyncPwmCmd+0x1d4>)
 80016d2:	4669      	mov	r1, sp
 80016d4:	6818      	ldr	r0, [r3, #0]
		passMsg = MSG_SYNCPWM_CONFIG;
 80016d6:	242b      	movs	r4, #43	; 0x2b
		xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 80016d8:	2300      	movs	r3, #0
 80016da:	f04f 32ff 	mov.w	r2, #4294967295
		passMsg = MSG_SYNCPWM_CONFIG;
 80016de:	f8ad 4000 	strh.w	r4, [sp]
		xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 80016e2:	f007 fd51 	bl	8009188 <xQueueGenericSend>
	cmdIn = (error > 0) ? error : CMD_END;	
 80016e6:	4844      	ldr	r0, [pc, #272]	; (80017f8 <parseSyncPwmCmd+0x1b8>)
}
 80016e8:	b002      	add	sp, #8
 80016ea:	bd10      	pop	{r4, pc}
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 80016ec:	4668      	mov	r0, sp
 80016ee:	2105      	movs	r1, #5
 80016f0:	f000 fe26 	bl	8002340 <commBufferReadNBytes>
	if(bytesRead >= 4){
 80016f4:	2803      	cmp	r0, #3
 80016f6:	d9c5      	bls.n	8001684 <parseSyncPwmCmd+0x44>
 80016f8:	9b00      	ldr	r3, [sp, #0]
		if(isSyncPwm(cmdIn)){
 80016fa:	4a47      	ldr	r2, [pc, #284]	; (8001818 <parseSyncPwmCmd+0x1d8>)
 80016fc:	4293      	cmp	r3, r2
 80016fe:	d05b      	beq.n	80017b8 <parseSyncPwmCmd+0x178>
 8001700:	4a46      	ldr	r2, [pc, #280]	; (800181c <parseSyncPwmCmd+0x1dc>)
 8001702:	4293      	cmp	r3, r2
 8001704:	d166      	bne.n	80017d4 <parseSyncPwmCmd+0x194>
				syncPwmSendDeinit();
 8001706:	f003 fceb 	bl	80050e0 <syncPwmSendDeinit>
	cmdIn = (error > 0) ? error : CMD_END;	
 800170a:	483b      	ldr	r0, [pc, #236]	; (80017f8 <parseSyncPwmCmd+0x1b8>)
 800170c:	e7a5      	b.n	800165a <parseSyncPwmCmd+0x1a>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 800170e:	4668      	mov	r0, sp
 8001710:	2105      	movs	r1, #5
 8001712:	f000 fe15 	bl	8002340 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001716:	2803      	cmp	r0, #3
 8001718:	d9b4      	bls.n	8001684 <parseSyncPwmCmd+0x44>
 800171a:	9800      	ldr	r0, [sp, #0]
		if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 800171c:	4c36      	ldr	r4, [pc, #216]	; (80017f8 <parseSyncPwmCmd+0x1b8>)
 800171e:	42a0      	cmp	r0, r4
 8001720:	d0b0      	beq.n	8001684 <parseSyncPwmCmd+0x44>
 8001722:	4b3f      	ldr	r3, [pc, #252]	; (8001820 <parseSyncPwmCmd+0x1e0>)
 8001724:	4298      	cmp	r0, r3
 8001726:	d0ad      	beq.n	8001684 <parseSyncPwmCmd+0x44>
			syncPwmSetChannelState(((cmdIn)&0xff00)>>8,(uint8_t)(cmdIn));
 8001728:	b2c1      	uxtb	r1, r0
 800172a:	f3c0 2007 	ubfx	r0, r0, #8, #8
 800172e:	f003 fd19 	bl	8005164 <syncPwmSetChannelState>
	cmdIn = (error > 0) ? error : CMD_END;	
 8001732:	4620      	mov	r0, r4
 8001734:	e791      	b.n	800165a <parseSyncPwmCmd+0x1a>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001736:	4668      	mov	r0, sp
 8001738:	2105      	movs	r1, #5
 800173a:	f000 fe01 	bl	8002340 <commBufferReadNBytes>
	if(bytesRead >= 4){
 800173e:	2803      	cmp	r0, #3
 8001740:	d82a      	bhi.n	8001798 <parseSyncPwmCmd+0x158>
	cmdIn = (error > 0) ? error : CMD_END;	
 8001742:	482d      	ldr	r0, [pc, #180]	; (80017f8 <parseSyncPwmCmd+0x1b8>)
}
 8001744:	b002      	add	sp, #8
 8001746:	bd10      	pop	{r4, pc}
	switch(cmdIn){
 8001748:	f103 437e 	add.w	r3, r3, #4261412864	; 0xfe000000
 800174c:	f503 231e 	add.w	r3, r3, #647168	; 0x9e000
 8001750:	f503 636f 	add.w	r3, r3, #3824	; 0xef0
 8001754:	4298      	cmp	r0, r3
 8001756:	d195      	bne.n	8001684 <parseSyncPwmCmd+0x44>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001758:	4668      	mov	r0, sp
 800175a:	2105      	movs	r1, #5
 800175c:	f000 fdf0 	bl	8002340 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001760:	2803      	cmp	r0, #3
 8001762:	d9ee      	bls.n	8001742 <parseSyncPwmCmd+0x102>
 8001764:	9800      	ldr	r0, [sp, #0]
		if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 8001766:	4c24      	ldr	r4, [pc, #144]	; (80017f8 <parseSyncPwmCmd+0x1b8>)
 8001768:	42a0      	cmp	r0, r4
 800176a:	d0ea      	beq.n	8001742 <parseSyncPwmCmd+0x102>
 800176c:	4b2c      	ldr	r3, [pc, #176]	; (8001820 <parseSyncPwmCmd+0x1e0>)
 800176e:	4298      	cmp	r0, r3
 8001770:	d0e7      	beq.n	8001742 <parseSyncPwmCmd+0x102>
			syncPwmChannelConfig(((cmdIn)&0xffff0000)>>16,(uint16_t)(cmdIn));
 8001772:	b281      	uxth	r1, r0
 8001774:	0c00      	lsrs	r0, r0, #16
 8001776:	f003 fcef 	bl	8005158 <syncPwmChannelConfig>
	cmdIn = (error > 0) ? error : CMD_END;	
 800177a:	4620      	mov	r0, r4
 800177c:	e76d      	b.n	800165a <parseSyncPwmCmd+0x1a>
 800177e:	9800      	ldr	r0, [sp, #0]
		if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 8001780:	4c1d      	ldr	r4, [pc, #116]	; (80017f8 <parseSyncPwmCmd+0x1b8>)
 8001782:	42a0      	cmp	r0, r4
 8001784:	f43f af7e 	beq.w	8001684 <parseSyncPwmCmd+0x44>
 8001788:	4b25      	ldr	r3, [pc, #148]	; (8001820 <parseSyncPwmCmd+0x1e0>)
 800178a:	4298      	cmp	r0, r3
 800178c:	f43f af7a 	beq.w	8001684 <parseSyncPwmCmd+0x44>
			syncPwmFreqReconfig((uint32_t)(cmdIn));
 8001790:	f003 fce6 	bl	8005160 <syncPwmFreqReconfig>
	cmdIn = (error > 0) ? error : CMD_END;	
 8001794:	4620      	mov	r0, r4
 8001796:	e760      	b.n	800165a <parseSyncPwmCmd+0x1a>
 8001798:	9800      	ldr	r0, [sp, #0]
		if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 800179a:	4c17      	ldr	r4, [pc, #92]	; (80017f8 <parseSyncPwmCmd+0x1b8>)
 800179c:	42a0      	cmp	r0, r4
 800179e:	d0d0      	beq.n	8001742 <parseSyncPwmCmd+0x102>
 80017a0:	4b1f      	ldr	r3, [pc, #124]	; (8001820 <parseSyncPwmCmd+0x1e0>)
 80017a2:	4298      	cmp	r0, r3
 80017a4:	d0cd      	beq.n	8001742 <parseSyncPwmCmd+0x102>
			syncPwmChannelNumber((uint8_t)cmdIn);
 80017a6:	b2c0      	uxtb	r0, r0
 80017a8:	f003 fcd0 	bl	800514c <syncPwmChannelNumber>
	cmdIn = (error > 0) ? error : CMD_END;	
 80017ac:	4620      	mov	r0, r4
 80017ae:	e754      	b.n	800165a <parseSyncPwmCmd+0x1a>
				syncPwmSetStepMode();
 80017b0:	f003 fcda 	bl	8005168 <syncPwmSetStepMode>
	cmdIn = (error > 0) ? error : CMD_END;	
 80017b4:	4810      	ldr	r0, [pc, #64]	; (80017f8 <parseSyncPwmCmd+0x1b8>)
 80017b6:	e750      	b.n	800165a <parseSyncPwmCmd+0x1a>
				syncPwmSendInit();
 80017b8:	f003 fc80 	bl	80050bc <syncPwmSendInit>
	cmdIn = (error > 0) ? error : CMD_END;	
 80017bc:	480e      	ldr	r0, [pc, #56]	; (80017f8 <parseSyncPwmCmd+0x1b8>)
 80017be:	e74c      	b.n	800165a <parseSyncPwmCmd+0x1a>
	switch(cmdIn){
 80017c0:	f103 635f 	add.w	r3, r3, #233832448	; 0xdf00000
 80017c4:	f503 3301 	add.w	r3, r3, #132096	; 0x20400
 80017c8:	f203 33f2 	addw	r3, r3, #1010	; 0x3f2
 80017cc:	4298      	cmp	r0, r3
 80017ce:	f43f af44 	beq.w	800165a <parseSyncPwmCmd+0x1a>
 80017d2:	e757      	b.n	8001684 <parseSyncPwmCmd+0x44>
		if(isSyncPwm(cmdIn)){
 80017d4:	4a13      	ldr	r2, [pc, #76]	; (8001824 <parseSyncPwmCmd+0x1e4>)
 80017d6:	4293      	cmp	r3, r2
 80017d8:	d103      	bne.n	80017e2 <parseSyncPwmCmd+0x1a2>
				syncPwmSendStart();
 80017da:	f003 fc93 	bl	8005104 <syncPwmSendStart>
	cmdIn = (error > 0) ? error : CMD_END;	
 80017de:	4806      	ldr	r0, [pc, #24]	; (80017f8 <parseSyncPwmCmd+0x1b8>)
 80017e0:	e73b      	b.n	800165a <parseSyncPwmCmd+0x1a>
		if(isSyncPwm(cmdIn)){
 80017e2:	f102 427b 	add.w	r2, r2, #4211081216	; 0xfb000000
 80017e6:	f502 027d 	add.w	r2, r2, #16580608	; 0xfd0000
 80017ea:	4293      	cmp	r3, r2
 80017ec:	f47f af4a 	bne.w	8001684 <parseSyncPwmCmd+0x44>
				syncPwmSendStop();
 80017f0:	f003 fc9a 	bl	8005128 <syncPwmSendStop>
 80017f4:	e7a5      	b.n	8001742 <parseSyncPwmCmd+0x102>
 80017f6:	bf00      	nop
 80017f8:	5f444e45 	.word	0x5f444e45
 80017fc:	4d554e43 	.word	0x4d554e43
 8001800:	50455453 	.word	0x50455453
 8001804:	51524653 	.word	0x51524653
 8001808:	45455453 	.word	0x45455453
 800180c:	44455453 	.word	0x44455453
 8001810:	3f474643 	.word	0x3f474643
 8001814:	200047d4 	.word	0x200047d4
 8001818:	54494e49 	.word	0x54494e49
 800181c:	494e4944 	.word	0x494e4944
 8001820:	5f525245 	.word	0x5f525245
 8001824:	54525453 	.word	0x54525453

08001828 <parseLogAnlysCmd>:
command parseLogAnlysCmd(void){
 8001828:	b530      	push	{r4, r5, lr}
 800182a:	b083      	sub	sp, #12
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 800182c:	4668      	mov	r0, sp
 800182e:	2105      	movs	r1, #5
 8001830:	f000 fd86 	bl	8002340 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001834:	2803      	cmp	r0, #3
 8001836:	d855      	bhi.n	80018e4 <parseLogAnlysCmd+0xbc>
		return CMD_END;
 8001838:	4dae      	ldr	r5, [pc, #696]	; (8001af4 <parseLogAnlysCmd+0x2cc>)
 800183a:	4baf      	ldr	r3, [pc, #700]	; (8001af8 <parseLogAnlysCmd+0x2d0>)
 800183c:	2800      	cmp	r0, #0
 800183e:	bf08      	it	eq
 8001840:	461d      	moveq	r5, r3
 8001842:	4cae      	ldr	r4, [pc, #696]	; (8001afc <parseLogAnlysCmd+0x2d4>)
	while(logAnlys.state == LOGA_DATA_SENDING);
 8001844:	7ca3      	ldrb	r3, [r4, #18]
 8001846:	2b02      	cmp	r3, #2
 8001848:	d0fc      	beq.n	8001844 <parseLogAnlysCmd+0x1c>
	if((logAnlys.state == LOGA_SAMPLING) && (cmdIn != CMD_LOG_ANLYS_STOP)){
 800184a:	7ca3      	ldrb	r3, [r4, #18]
 800184c:	2b01      	cmp	r3, #1
 800184e:	d04b      	beq.n	80018e8 <parseLogAnlysCmd+0xc0>
	switch (cmdIn)
 8001850:	4bab      	ldr	r3, [pc, #684]	; (8001b00 <parseLogAnlysCmd+0x2d8>)
 8001852:	429d      	cmp	r5, r3
 8001854:	f000 8104 	beq.w	8001a60 <parseLogAnlysCmd+0x238>
 8001858:	d827      	bhi.n	80018aa <parseLogAnlysCmd+0x82>
 800185a:	f103 4376 	add.w	r3, r3, #4127195136	; 0xf6000000
 800185e:	f503 037e 	add.w	r3, r3, #16646144	; 0xfe0000
 8001862:	f503 6351 	add.w	r3, r3, #3344	; 0xd10
 8001866:	429d      	cmp	r5, r3
 8001868:	f000 80ef 	beq.w	8001a4a <parseLogAnlysCmd+0x222>
 800186c:	d94a      	bls.n	8001904 <parseLogAnlysCmd+0xdc>
 800186e:	4ba5      	ldr	r3, [pc, #660]	; (8001b04 <parseLogAnlysCmd+0x2dc>)
 8001870:	429d      	cmp	r5, r3
 8001872:	f000 80a1 	beq.w	80019b8 <parseLogAnlysCmd+0x190>
 8001876:	f103 63de 	add.w	r3, r3, #116391936	; 0x6f00000
 800187a:	f503 23e0 	add.w	r3, r3, #458752	; 0x70000
 800187e:	f203 5301 	addw	r3, r3, #1281	; 0x501
 8001882:	429d      	cmp	r5, r3
 8001884:	d126      	bne.n	80018d4 <parseLogAnlysCmd+0xac>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001886:	4668      	mov	r0, sp
 8001888:	2105      	movs	r1, #5
 800188a:	f000 fd59 	bl	8002340 <commBufferReadNBytes>
	if(bytesRead >= 4){
 800188e:	2803      	cmp	r0, #3
 8001890:	f200 80ed 	bhi.w	8001a6e <parseLogAnlysCmd+0x246>
	if((logAnlys.state == LOGA_WAIT_FOR_RESTART) 
 8001894:	7ca3      	ldrb	r3, [r4, #18]
	}else if(bytesRead == 0){
 8001896:	2800      	cmp	r0, #0
 8001898:	f000 80de 	beq.w	8001a58 <parseLogAnlysCmd+0x230>
	if((logAnlys.state == LOGA_WAIT_FOR_RESTART) 
 800189c:	2b04      	cmp	r3, #4
 800189e:	d12b      	bne.n	80018f8 <parseLogAnlysCmd+0xd0>
		logAnlysStart();
 80018a0:	f002 fcda 	bl	8004258 <logAnlysStart>
	cmdIn = (error > 0) ? error : CMD_END;
 80018a4:	4894      	ldr	r0, [pc, #592]	; (8001af8 <parseLogAnlysCmd+0x2d0>)
}
 80018a6:	b003      	add	sp, #12
 80018a8:	bd30      	pop	{r4, r5, pc}
	switch (cmdIn)
 80018aa:	4b97      	ldr	r3, [pc, #604]	; (8001b08 <parseLogAnlysCmd+0x2e0>)
 80018ac:	429d      	cmp	r5, r3
 80018ae:	f000 8094 	beq.w	80019da <parseLogAnlysCmd+0x1b2>
 80018b2:	d967      	bls.n	8001984 <parseLogAnlysCmd+0x15c>
 80018b4:	4b95      	ldr	r3, [pc, #596]	; (8001b0c <parseLogAnlysCmd+0x2e4>)
 80018b6:	429d      	cmp	r5, r3
 80018b8:	d058      	beq.n	800196c <parseLogAnlysCmd+0x144>
 80018ba:	f503 437a 	add.w	r3, r3, #64000	; 0xfa00
 80018be:	33fd      	adds	r3, #253	; 0xfd
 80018c0:	429d      	cmp	r5, r3
 80018c2:	f000 80ae 	beq.w	8001a22 <parseLogAnlysCmd+0x1fa>
 80018c6:	f5a3 2320 	sub.w	r3, r3, #655360	; 0xa0000
 80018ca:	f46f 7283 	mvn.w	r2, #262	; 0x106
 80018ce:	4413      	add	r3, r2
 80018d0:	429d      	cmp	r5, r3
 80018d2:	d051      	beq.n	8001978 <parseLogAnlysCmd+0x150>
	if((logAnlys.state == LOGA_WAIT_FOR_RESTART) 
 80018d4:	7ca3      	ldrb	r3, [r4, #18]
 80018d6:	2b04      	cmp	r3, #4
 80018d8:	d101      	bne.n	80018de <parseLogAnlysCmd+0xb6>
		logAnlysStart();
 80018da:	f002 fcbd 	bl	8004258 <logAnlysStart>
	cmdIn = (error > 0) ? error : CMD_END;
 80018de:	2098      	movs	r0, #152	; 0x98
}
 80018e0:	b003      	add	sp, #12
 80018e2:	bd30      	pop	{r4, r5, pc}
 80018e4:	9d00      	ldr	r5, [sp, #0]
 80018e6:	e7ac      	b.n	8001842 <parseLogAnlysCmd+0x1a>
	if((logAnlys.state == LOGA_SAMPLING) && (cmdIn != CMD_LOG_ANLYS_STOP)){
 80018e8:	4b89      	ldr	r3, [pc, #548]	; (8001b10 <parseLogAnlysCmd+0x2e8>)
 80018ea:	429d      	cmp	r5, r3
 80018ec:	d107      	bne.n	80018fe <parseLogAnlysCmd+0xd6>
		logAnlysSendStop();
 80018ee:	f002 fc8f 	bl	8004210 <logAnlysSendStop>
	if((logAnlys.state == LOGA_WAIT_FOR_RESTART) 
 80018f2:	7ca3      	ldrb	r3, [r4, #18]
 80018f4:	2b04      	cmp	r3, #4
 80018f6:	d036      	beq.n	8001966 <parseLogAnlysCmd+0x13e>
	cmdIn = (error > 0) ? error : CMD_END;
 80018f8:	487f      	ldr	r0, [pc, #508]	; (8001af8 <parseLogAnlysCmd+0x2d0>)
}
 80018fa:	b003      	add	sp, #12
 80018fc:	bd30      	pop	{r4, r5, pc}
		logAnlysStop(); 
 80018fe:	f002 fcc7 	bl	8004290 <logAnlysStop>
 8001902:	e7a5      	b.n	8001850 <parseLogAnlysCmd+0x28>
	switch (cmdIn)
 8001904:	f103 437a 	add.w	r3, r3, #4194304000	; 0xfa000000
 8001908:	f46f 6141 	mvn.w	r1, #3088	; 0xc10
 800190c:	440b      	add	r3, r1
 800190e:	429d      	cmp	r5, r3
 8001910:	d077      	beq.n	8001a02 <parseLogAnlysCmd+0x1da>
 8001912:	f103 6380 	add.w	r3, r3, #67108864	; 0x4000000
 8001916:	f603 4311 	addw	r3, r3, #3089	; 0xc11
 800191a:	429d      	cmp	r5, r3
 800191c:	d1da      	bne.n	80018d4 <parseLogAnlysCmd+0xac>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 800191e:	4668      	mov	r0, sp
 8001920:	2105      	movs	r1, #5
 8001922:	f000 fd0d 	bl	8002340 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001926:	2803      	cmp	r0, #3
 8001928:	d9d4      	bls.n	80018d4 <parseLogAnlysCmd+0xac>
 800192a:	9d00      	ldr	r5, [sp, #0]
		if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 800192c:	4b72      	ldr	r3, [pc, #456]	; (8001af8 <parseLogAnlysCmd+0x2d0>)
 800192e:	429d      	cmp	r5, r3
 8001930:	d0d0      	beq.n	80018d4 <parseLogAnlysCmd+0xac>
 8001932:	4b70      	ldr	r3, [pc, #448]	; (8001af4 <parseLogAnlysCmd+0x2cc>)
 8001934:	429d      	cmp	r5, r3
 8001936:	d0cd      	beq.n	80018d4 <parseLogAnlysCmd+0xac>
			logAnlysSetTriggerChannel((uint32_t)cmdIn);
 8001938:	4628      	mov	r0, r5
 800193a:	f002 fceb 	bl	8004314 <logAnlysSetTriggerChannel>
	if((logAnlys.state == LOGA_WAIT_FOR_RESTART) 
 800193e:	7ca3      	ldrb	r3, [r4, #18]
 8001940:	2b04      	cmp	r3, #4
 8001942:	d0ad      	beq.n	80018a0 <parseLogAnlysCmd+0x78>
			|| (cmdIn == CMD_LOG_ANLYS_POSTTRIG)
 8001944:	4b73      	ldr	r3, [pc, #460]	; (8001b14 <parseLogAnlysCmd+0x2ec>)
 8001946:	429d      	cmp	r5, r3
 8001948:	d0aa      	beq.n	80018a0 <parseLogAnlysCmd+0x78>
			|| (cmdIn == CMD_LOG_ANLYS_TRIGGER_EVENT)
 800194a:	f103 4370 	add.w	r3, r3, #4026531840	; 0xf0000000
 800194e:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8001952:	f503 7341 	add.w	r3, r3, #772	; 0x304
 8001956:	f025 6200 	bic.w	r2, r5, #134217728	; 0x8000000
 800195a:	429a      	cmp	r2, r3
 800195c:	d003      	beq.n	8001966 <parseLogAnlysCmd+0x13e>
			|| (cmdIn == CMD_LOG_ANLYS_TRIGGER_CHANNEL)
 800195e:	f103 437e 	add.w	r3, r3, #4261412864	; 0xfe000000
 8001962:	429d      	cmp	r5, r3
 8001964:	d1c8      	bne.n	80018f8 <parseLogAnlysCmd+0xd0>
		logAnlysStart();
 8001966:	f002 fc77 	bl	8004258 <logAnlysStart>
 800196a:	e7c5      	b.n	80018f8 <parseLogAnlysCmd+0xd0>
		logAnlysSendStart();
 800196c:	f002 fc3e 	bl	80041ec <logAnlysSendStart>
	if((logAnlys.state == LOGA_WAIT_FOR_RESTART) 
 8001970:	7ca3      	ldrb	r3, [r4, #18]
 8001972:	2b04      	cmp	r3, #4
 8001974:	d1c0      	bne.n	80018f8 <parseLogAnlysCmd+0xd0>
 8001976:	e7f6      	b.n	8001966 <parseLogAnlysCmd+0x13e>
		logAnlysSendInit();
 8001978:	f002 fc14 	bl	80041a4 <logAnlysSendInit>
	if((logAnlys.state == LOGA_WAIT_FOR_RESTART) 
 800197c:	7ca3      	ldrb	r3, [r4, #18]
 800197e:	2b04      	cmp	r3, #4
 8001980:	d1ba      	bne.n	80018f8 <parseLogAnlysCmd+0xd0>
 8001982:	e7f0      	b.n	8001966 <parseLogAnlysCmd+0x13e>
	switch (cmdIn)
 8001984:	f103 437a 	add.w	r3, r3, #4194304000	; 0xfa000000
 8001988:	f503 232f 	add.w	r3, r3, #716800	; 0xaf000
 800198c:	f603 3303 	addw	r3, r3, #2819	; 0xb03
 8001990:	429d      	cmp	r5, r3
 8001992:	f040 808f 	bne.w	8001ab4 <parseLogAnlysCmd+0x28c>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001996:	4668      	mov	r0, sp
 8001998:	2105      	movs	r1, #5
 800199a:	f000 fcd1 	bl	8002340 <commBufferReadNBytes>
	if(bytesRead >= 4){
 800199e:	2803      	cmp	r0, #3
 80019a0:	d998      	bls.n	80018d4 <parseLogAnlysCmd+0xac>
 80019a2:	9d00      	ldr	r5, [sp, #0]
		if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 80019a4:	4b54      	ldr	r3, [pc, #336]	; (8001af8 <parseLogAnlysCmd+0x2d0>)
 80019a6:	429d      	cmp	r5, r3
 80019a8:	d094      	beq.n	80018d4 <parseLogAnlysCmd+0xac>
 80019aa:	4b52      	ldr	r3, [pc, #328]	; (8001af4 <parseLogAnlysCmd+0x2cc>)
 80019ac:	429d      	cmp	r5, r3
 80019ae:	d091      	beq.n	80018d4 <parseLogAnlysCmd+0xac>
			logAnlysSetSamplesNum((uint16_t)cmdIn);
 80019b0:	b2a8      	uxth	r0, r5
 80019b2:	f002 fc8f 	bl	80042d4 <logAnlysSetSamplesNum>
 80019b6:	e7c2      	b.n	800193e <parseLogAnlysCmd+0x116>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 80019b8:	4668      	mov	r0, sp
 80019ba:	2105      	movs	r1, #5
 80019bc:	f000 fcc0 	bl	8002340 <commBufferReadNBytes>
	if(bytesRead >= 4){
 80019c0:	2803      	cmp	r0, #3
 80019c2:	d987      	bls.n	80018d4 <parseLogAnlysCmd+0xac>
 80019c4:	9d00      	ldr	r5, [sp, #0]
		if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 80019c6:	4b4c      	ldr	r3, [pc, #304]	; (8001af8 <parseLogAnlysCmd+0x2d0>)
 80019c8:	429d      	cmp	r5, r3
 80019ca:	d083      	beq.n	80018d4 <parseLogAnlysCmd+0xac>
 80019cc:	4b49      	ldr	r3, [pc, #292]	; (8001af4 <parseLogAnlysCmd+0x2cc>)
 80019ce:	429d      	cmp	r5, r3
 80019d0:	d080      	beq.n	80018d4 <parseLogAnlysCmd+0xac>
			logAnlysSetSamplingFreq((uint32_t)cmdIn);
 80019d2:	4628      	mov	r0, r5
 80019d4:	f002 fc66 	bl	80042a4 <logAnlysSetSamplingFreq>
 80019d8:	e7b1      	b.n	800193e <parseLogAnlysCmd+0x116>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 80019da:	4668      	mov	r0, sp
 80019dc:	2105      	movs	r1, #5
 80019de:	f000 fcaf 	bl	8002340 <commBufferReadNBytes>
	if(bytesRead >= 4){
 80019e2:	2803      	cmp	r0, #3
 80019e4:	f67f af76 	bls.w	80018d4 <parseLogAnlysCmd+0xac>
 80019e8:	9d00      	ldr	r5, [sp, #0]
		if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 80019ea:	4b43      	ldr	r3, [pc, #268]	; (8001af8 <parseLogAnlysCmd+0x2d0>)
 80019ec:	429d      	cmp	r5, r3
 80019ee:	f43f af71 	beq.w	80018d4 <parseLogAnlysCmd+0xac>
 80019f2:	4b40      	ldr	r3, [pc, #256]	; (8001af4 <parseLogAnlysCmd+0x2cc>)
 80019f4:	429d      	cmp	r5, r3
 80019f6:	f43f af6d 	beq.w	80018d4 <parseLogAnlysCmd+0xac>
			logAnlysSetPretrigger((uint32_t)cmdIn);
 80019fa:	4628      	mov	r0, r5
 80019fc:	f002 fc56 	bl	80042ac <logAnlysSetPretrigger>
 8001a00:	e79d      	b.n	800193e <parseLogAnlysCmd+0x116>
		xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8001a02:	4b45      	ldr	r3, [pc, #276]	; (8001b18 <parseLogAnlysCmd+0x2f0>)
 8001a04:	4669      	mov	r1, sp
 8001a06:	6818      	ldr	r0, [r3, #0]
		passMsg = MSG_LOGAN_CONFIG;
 8001a08:	2518      	movs	r5, #24
		xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	f04f 32ff 	mov.w	r2, #4294967295
		passMsg = MSG_LOGAN_CONFIG;
 8001a10:	f8ad 5000 	strh.w	r5, [sp]
		xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8001a14:	f007 fbb8 	bl	8009188 <xQueueGenericSend>
	if((logAnlys.state == LOGA_WAIT_FOR_RESTART) 
 8001a18:	7ca3      	ldrb	r3, [r4, #18]
 8001a1a:	2b04      	cmp	r3, #4
 8001a1c:	f47f af6c 	bne.w	80018f8 <parseLogAnlysCmd+0xd0>
 8001a20:	e7a1      	b.n	8001966 <parseLogAnlysCmd+0x13e>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001a22:	4668      	mov	r0, sp
 8001a24:	2105      	movs	r1, #5
 8001a26:	f000 fc8b 	bl	8002340 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001a2a:	2803      	cmp	r0, #3
 8001a2c:	f67f af52 	bls.w	80018d4 <parseLogAnlysCmd+0xac>
 8001a30:	9d00      	ldr	r5, [sp, #0]
		if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 8001a32:	4b31      	ldr	r3, [pc, #196]	; (8001af8 <parseLogAnlysCmd+0x2d0>)
 8001a34:	429d      	cmp	r5, r3
 8001a36:	f43f af4d 	beq.w	80018d4 <parseLogAnlysCmd+0xac>
 8001a3a:	4b2e      	ldr	r3, [pc, #184]	; (8001af4 <parseLogAnlysCmd+0x2cc>)
 8001a3c:	429d      	cmp	r5, r3
 8001a3e:	f43f af49 	beq.w	80018d4 <parseLogAnlysCmd+0xac>
			logAnlysSetPosttrigger((uint32_t)cmdIn);
 8001a42:	4628      	mov	r0, r5
 8001a44:	f002 fc30 	bl	80042a8 <logAnlysSetPosttrigger>
 8001a48:	e779      	b.n	800193e <parseLogAnlysCmd+0x116>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001a4a:	4668      	mov	r0, sp
 8001a4c:	2105      	movs	r1, #5
 8001a4e:	f000 fc77 	bl	8002340 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001a52:	2803      	cmp	r0, #3
 8001a54:	d819      	bhi.n	8001a8a <parseLogAnlysCmd+0x262>
	if((logAnlys.state == LOGA_WAIT_FOR_RESTART) 
 8001a56:	7ca3      	ldrb	r3, [r4, #18]
 8001a58:	2b04      	cmp	r3, #4
 8001a5a:	f47f af4d 	bne.w	80018f8 <parseLogAnlysCmd+0xd0>
 8001a5e:	e71f      	b.n	80018a0 <parseLogAnlysCmd+0x78>
		logAnlysSendDeinit();
 8001a60:	f002 fbb2 	bl	80041c8 <logAnlysSendDeinit>
	if((logAnlys.state == LOGA_WAIT_FOR_RESTART) 
 8001a64:	7ca3      	ldrb	r3, [r4, #18]
 8001a66:	2b04      	cmp	r3, #4
 8001a68:	f47f af46 	bne.w	80018f8 <parseLogAnlysCmd+0xd0>
 8001a6c:	e77b      	b.n	8001966 <parseLogAnlysCmd+0x13e>
 8001a6e:	9d00      	ldr	r5, [sp, #0]
		if(isLogAnlysTriggerMode(cmdIn)){
 8001a70:	4b2a      	ldr	r3, [pc, #168]	; (8001b1c <parseLogAnlysCmd+0x2f4>)
 8001a72:	429d      	cmp	r5, r3
 8001a74:	d01b      	beq.n	8001aae <parseLogAnlysCmd+0x286>
 8001a76:	4b2a      	ldr	r3, [pc, #168]	; (8001b20 <parseLogAnlysCmd+0x2f8>)
 8001a78:	429d      	cmp	r5, r3
 8001a7a:	d12a      	bne.n	8001ad2 <parseLogAnlysCmd+0x2aa>
				logAnlys.triggerMode = LOGA_MODE_NORMAL;
 8001a7c:	2301      	movs	r3, #1
 8001a7e:	7523      	strb	r3, [r4, #20]
	if((logAnlys.state == LOGA_WAIT_FOR_RESTART) 
 8001a80:	7ca3      	ldrb	r3, [r4, #18]
 8001a82:	2b04      	cmp	r3, #4
 8001a84:	f47f af38 	bne.w	80018f8 <parseLogAnlysCmd+0xd0>
 8001a88:	e70a      	b.n	80018a0 <parseLogAnlysCmd+0x78>
 8001a8a:	9b00      	ldr	r3, [sp, #0]
		if(isLogAnlysTriggerEvent(cmdIn)){
 8001a8c:	4a25      	ldr	r2, [pc, #148]	; (8001b24 <parseLogAnlysCmd+0x2fc>)
 8001a8e:	4293      	cmp	r3, r2
 8001a90:	d018      	beq.n	8001ac4 <parseLogAnlysCmd+0x29c>
 8001a92:	f102 62df 	add.w	r2, r2, #116916224	; 0x6f80000
 8001a96:	f502 4277 	add.w	r2, r2, #63232	; 0xf700
 8001a9a:	32f4      	adds	r2, #244	; 0xf4
 8001a9c:	4293      	cmp	r3, r2
 8001a9e:	d1da      	bne.n	8001a56 <parseLogAnlysCmd+0x22e>
				logAnlysSetTriggerFalling();
 8001aa0:	f002 fc32 	bl	8004308 <logAnlysSetTriggerFalling>
	if((logAnlys.state == LOGA_WAIT_FOR_RESTART) 
 8001aa4:	7ca3      	ldrb	r3, [r4, #18]
 8001aa6:	2b04      	cmp	r3, #4
 8001aa8:	f47f af26 	bne.w	80018f8 <parseLogAnlysCmd+0xd0>
 8001aac:	e6f8      	b.n	80018a0 <parseLogAnlysCmd+0x78>
				logAnlys.triggerMode = LOGA_MODE_AUTO;
 8001aae:	2300      	movs	r3, #0
 8001ab0:	7523      	strb	r3, [r4, #20]
 8001ab2:	e7d0      	b.n	8001a56 <parseLogAnlysCmd+0x22e>
	switch (cmdIn)
 8001ab4:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
 8001ab8:	f5a3 4379 	sub.w	r3, r3, #63744	; 0xf900
 8001abc:	429d      	cmp	r5, r3
 8001abe:	f47f af09 	bne.w	80018d4 <parseLogAnlysCmd+0xac>
 8001ac2:	e714      	b.n	80018ee <parseLogAnlysCmd+0xc6>
				logAnlysSetTriggerRising();
 8001ac4:	f002 fc1a 	bl	80042fc <logAnlysSetTriggerRising>
	if((logAnlys.state == LOGA_WAIT_FOR_RESTART) 
 8001ac8:	7ca3      	ldrb	r3, [r4, #18]
 8001aca:	2b04      	cmp	r3, #4
 8001acc:	f47f af14 	bne.w	80018f8 <parseLogAnlysCmd+0xd0>
 8001ad0:	e6e6      	b.n	80018a0 <parseLogAnlysCmd+0x78>
		if(isLogAnlysTriggerMode(cmdIn)){
 8001ad2:	f103 437a 	add.w	r3, r3, #4194304000	; 0xfa000000
 8001ad6:	f5a3 2380 	sub.w	r3, r3, #262144	; 0x40000
 8001ada:	f2a3 53fb 	subw	r3, r3, #1531	; 0x5fb
 8001ade:	429d      	cmp	r5, r3
 8001ae0:	f47f af2d 	bne.w	800193e <parseLogAnlysCmd+0x116>
				logAnlys.triggerMode = LOGA_MODE_SINGLE;  ////// myslim ze nestaci jenom zmenit mode ale musi se znova spustit vzorkovani nebo neco ne???????
 8001ae4:	2302      	movs	r3, #2
 8001ae6:	7523      	strb	r3, [r4, #20]
	if((logAnlys.state == LOGA_WAIT_FOR_RESTART) 
 8001ae8:	7ca3      	ldrb	r3, [r4, #18]
 8001aea:	2b04      	cmp	r3, #4
 8001aec:	f47f af04 	bne.w	80018f8 <parseLogAnlysCmd+0xd0>
 8001af0:	e6d6      	b.n	80018a0 <parseLogAnlysCmd+0x78>
 8001af2:	bf00      	nop
 8001af4:	5f525245 	.word	0x5f525245
 8001af8:	5f444e45 	.word	0x5f444e45
 8001afc:	20005440 	.word	0x20005440
 8001b00:	4e494544 	.word	0x4e494544
 8001b04:	46504d53 	.word	0x46504d53
 8001b08:	54455250 	.word	0x54455250
 8001b0c:	54525453 	.word	0x54525453
 8001b10:	504f5453 	.word	0x504f5453
 8001b14:	54534f50 	.word	0x54534f50
 8001b18:	200047d4 	.word	0x200047d4
 8001b1c:	4f545541 	.word	0x4f545541
 8001b20:	4d524f4e 	.word	0x4d524f4e
 8001b24:	45534952 	.word	0x45534952

08001b28 <parseGeneratorCmd>:
command parseGeneratorCmd(void){
 8001b28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001b2c:	b084      	sub	sp, #16
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001b2e:	ad02      	add	r5, sp, #8
 8001b30:	4628      	mov	r0, r5
 8001b32:	2105      	movs	r1, #5
 8001b34:	f000 fc04 	bl	8002340 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001b38:	2803      	cmp	r0, #3
 8001b3a:	d807      	bhi.n	8001b4c <parseGeneratorCmd+0x24>
		cmdIn=CMD_END;
 8001b3c:	4bbf      	ldr	r3, [pc, #764]	; (8001e3c <parseGeneratorCmd+0x314>)
 8001b3e:	2800      	cmp	r0, #0
 8001b40:	bf14      	ite	ne
 8001b42:	2064      	movne	r0, #100	; 0x64
 8001b44:	4618      	moveq	r0, r3
}
 8001b46:	b004      	add	sp, #16
 8001b48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001b4c:	9b02      	ldr	r3, [sp, #8]
	switch(cmdIn){
 8001b4e:	4abc      	ldr	r2, [pc, #752]	; (8001e40 <parseGeneratorCmd+0x318>)
 8001b50:	4293      	cmp	r3, r2
 8001b52:	f000 8142 	beq.w	8001dda <parseGeneratorCmd+0x2b2>
 8001b56:	d836      	bhi.n	8001bc6 <parseGeneratorCmd+0x9e>
 8001b58:	4aba      	ldr	r2, [pc, #744]	; (8001e44 <parseGeneratorCmd+0x31c>)
 8001b5a:	4293      	cmp	r3, r2
 8001b5c:	f000 8130 	beq.w	8001dc0 <parseGeneratorCmd+0x298>
 8001b60:	d84f      	bhi.n	8001c02 <parseGeneratorCmd+0xda>
 8001b62:	4ab9      	ldr	r2, [pc, #740]	; (8001e48 <parseGeneratorCmd+0x320>)
 8001b64:	4293      	cmp	r3, r2
 8001b66:	f000 8140 	beq.w	8001dea <parseGeneratorCmd+0x2c2>
 8001b6a:	f240 81ca 	bls.w	8001f02 <parseGeneratorCmd+0x3da>
 8001b6e:	4ab7      	ldr	r2, [pc, #732]	; (8001e4c <parseGeneratorCmd+0x324>)
 8001b70:	4293      	cmp	r3, r2
 8001b72:	f000 80b7 	beq.w	8001ce4 <parseGeneratorCmd+0x1bc>
 8001b76:	f502 2220 	add.w	r2, r2, #655360	; 0xa0000
 8001b7a:	f202 22fb 	addw	r2, r2, #763	; 0x2fb
 8001b7e:	4293      	cmp	r3, r2
 8001b80:	f040 820e 	bne.w	8001fa0 <parseGeneratorCmd+0x478>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001b84:	2105      	movs	r1, #5
 8001b86:	4628      	mov	r0, r5
 8001b88:	f000 fbda 	bl	8002340 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001b8c:	2803      	cmp	r0, #3
 8001b8e:	f240 8132 	bls.w	8001df6 <parseGeneratorCmd+0x2ce>
 8001b92:	9e02      	ldr	r6, [sp, #8]
		if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 8001b94:	4ca9      	ldr	r4, [pc, #676]	; (8001e3c <parseGeneratorCmd+0x314>)
		uint32_t secondHalf2 = commBufferReadUInt32();
 8001b96:	f000 fc1b 	bl	80023d0 <commBufferReadUInt32>
	}
}

double makeDoubleFromTwo32bit(uint32_t word1, uint32_t word2){
	uint32_t makeArray[2];
	makeArray[0] = word1;
 8001b9a:	e9cd 0602 	strd	r0, r6, [sp, #8]
	makeArray[1] = word2;

	double doubleVal;
	memcpy(&doubleVal, makeArray, sizeof(doubleVal));
 8001b9e:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001ba2:	466b      	mov	r3, sp
 8001ba4:	e883 0003 	stmia.w	r3, {r0, r1}
	return doubleVal;
 8001ba8:	ed9d 0b00 	vldr	d0, [sp]
		freq = makeDoubleFromTwo32bit(secondHalf2, cmdIn);
 8001bac:	4ba8      	ldr	r3, [pc, #672]	; (8001e50 <parseGeneratorCmd+0x328>)
		if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 8001bae:	42a6      	cmp	r6, r4
		freq = makeDoubleFromTwo32bit(secondHalf2, cmdIn);
 8001bb0:	ed83 0b00 	vstr	d0, [r3]
		if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 8001bb4:	d021      	beq.n	8001bfa <parseGeneratorCmd+0xd2>
 8001bb6:	4ba7      	ldr	r3, [pc, #668]	; (8001e54 <parseGeneratorCmd+0x32c>)
 8001bb8:	429e      	cmp	r6, r3
 8001bba:	d01e      	beq.n	8001bfa <parseGeneratorCmd+0xd2>
			genPwmSetFrequency(freq, 1);
 8001bbc:	2001      	movs	r0, #1
 8001bbe:	f002 f82d 	bl	8003c1c <genPwmSetFrequency>
		cmdIn=CMD_END;
 8001bc2:	4620      	mov	r0, r4
 8001bc4:	e7bf      	b.n	8001b46 <parseGeneratorCmd+0x1e>
	switch(cmdIn){
 8001bc6:	4aa4      	ldr	r2, [pc, #656]	; (8001e58 <parseGeneratorCmd+0x330>)
 8001bc8:	4293      	cmp	r3, r2
 8001bca:	d06f      	beq.n	8001cac <parseGeneratorCmd+0x184>
 8001bcc:	f200 809f 	bhi.w	8001d0e <parseGeneratorCmd+0x1e6>
 8001bd0:	f1a2 7241 	sub.w	r2, r2, #50593792	; 0x3040000
 8001bd4:	f6a2 2203 	subw	r2, r2, #2563	; 0xa03
 8001bd8:	4293      	cmp	r3, r2
 8001bda:	f000 80d1 	beq.w	8001d80 <parseGeneratorCmd+0x258>
 8001bde:	f240 8185 	bls.w	8001eec <parseGeneratorCmd+0x3c4>
 8001be2:	4a9e      	ldr	r2, [pc, #632]	; (8001e5c <parseGeneratorCmd+0x334>)
 8001be4:	4293      	cmp	r3, r2
 8001be6:	d079      	beq.n	8001cdc <parseGeneratorCmd+0x1b4>
 8001be8:	f102 7200 	add.w	r2, r2, #33554432	; 0x2000000
 8001bec:	f6a2 22ef 	subw	r2, r2, #2799	; 0xaef
 8001bf0:	4293      	cmp	r3, r2
 8001bf2:	f040 81d5 	bne.w	8001fa0 <parseGeneratorCmd+0x478>
		genStop();
 8001bf6:	f002 fa31 	bl	800405c <genStop>
		cmdIn=CMD_END;
 8001bfa:	4890      	ldr	r0, [pc, #576]	; (8001e3c <parseGeneratorCmd+0x314>)
}
 8001bfc:	b004      	add	sp, #16
 8001bfe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	switch(cmdIn){
 8001c02:	4a97      	ldr	r2, [pc, #604]	; (8001e60 <parseGeneratorCmd+0x338>)
 8001c04:	4293      	cmp	r3, r2
 8001c06:	f000 80ec 	beq.w	8001de2 <parseGeneratorCmd+0x2ba>
 8001c0a:	f240 8164 	bls.w	8001ed6 <parseGeneratorCmd+0x3ae>
 8001c0e:	4a95      	ldr	r2, [pc, #596]	; (8001e64 <parseGeneratorCmd+0x33c>)
 8001c10:	4293      	cmp	r3, r2
 8001c12:	d019      	beq.n	8001c48 <parseGeneratorCmd+0x120>
 8001c14:	f102 727c 	add.w	r2, r2, #66060288	; 0x3f00000
 8001c18:	f602 6209 	addw	r2, r2, #3593	; 0xe09
 8001c1c:	4293      	cmp	r3, r2
 8001c1e:	f040 81bf 	bne.w	8001fa0 <parseGeneratorCmd+0x478>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001c22:	4628      	mov	r0, r5
 8001c24:	2105      	movs	r1, #5
 8001c26:	f000 fb8b 	bl	8002340 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001c2a:	2803      	cmp	r0, #3
 8001c2c:	d9e5      	bls.n	8001bfa <parseGeneratorCmd+0xd2>
 8001c2e:	9b02      	ldr	r3, [sp, #8]
		if(isGeneratorMode(cmdIn)){
 8001c30:	4a8d      	ldr	r2, [pc, #564]	; (8001e68 <parseGeneratorCmd+0x340>)
 8001c32:	4293      	cmp	r3, r2
 8001c34:	f000 819d 	beq.w	8001f72 <parseGeneratorCmd+0x44a>
 8001c38:	4a8c      	ldr	r2, [pc, #560]	; (8001e6c <parseGeneratorCmd+0x344>)
 8001c3a:	4293      	cmp	r3, r2
 8001c3c:	d1dd      	bne.n	8001bfa <parseGeneratorCmd+0xd2>
				genSetMode(GEN_DAC);
 8001c3e:	2001      	movs	r0, #1
 8001c40:	f001 ffb8 	bl	8003bb4 <genSetMode>
		cmdIn=CMD_END;
 8001c44:	487d      	ldr	r0, [pc, #500]	; (8001e3c <parseGeneratorCmd+0x314>)
 8001c46:	e77e      	b.n	8001b46 <parseGeneratorCmd+0x1e>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001c48:	2105      	movs	r1, #5
 8001c4a:	4628      	mov	r0, r5
 8001c4c:	f000 fb78 	bl	8002340 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001c50:	2803      	cmp	r0, #3
 8001c52:	f200 8137 	bhi.w	8001ec4 <parseGeneratorCmd+0x39c>
	}else if(bytesRead == 0){
 8001c56:	2800      	cmp	r0, #0
 8001c58:	f244 534e 	movw	r3, #17742	; 0x454e
 8001c5c:	f244 5752 	movw	r7, #17746	; 0x4552
 8001c60:	bf13      	iteet	ne
 8001c62:	f04f 0852 	movne.w	r8, #82	; 0x52
 8001c66:	461f      	moveq	r7, r3
 8001c68:	f04f 0844 	moveq.w	r8, #68	; 0x44
 8001c6c:	26a4      	movne	r6, #164	; 0xa4
 8001c6e:	bf08      	it	eq
 8001c70:	2688      	moveq	r6, #136	; 0x88
 8001c72:	235f      	movs	r3, #95	; 0x5f
		chan=cmdIn>>24;
 8001c74:	f88d 3008 	strb.w	r3, [sp, #8]
 8001c78:	f241 3488 	movw	r4, #5000	; 0x1388
 8001c7c:	e004      	b.n	8001c88 <parseGeneratorCmd+0x160>
 8001c7e:	3c01      	subs	r4, #1
 8001c80:	b2a4      	uxth	r4, r4
			osDelay(1);
 8001c82:	f007 f9e7 	bl	8009054 <osDelay>
		while(watchDog>0 && getBytesAvailable()<length*2+1){
 8001c86:	b12c      	cbz	r4, 8001c94 <parseGeneratorCmd+0x16c>
 8001c88:	f000 fc52 	bl	8002530 <getBytesAvailable>
 8001c8c:	42b0      	cmp	r0, r6
			osDelay(1);
 8001c8e:	f04f 0001 	mov.w	r0, #1
		while(watchDog>0 && getBytesAvailable()<length*2+1){
 8001c92:	ddf4      	ble.n	8001c7e <parseGeneratorCmd+0x156>
		if(getBytesAvailable()<length*2+1){
 8001c94:	f000 fc4c 	bl	8002530 <getBytesAvailable>
 8001c98:	42b0      	cmp	r0, r6
 8001c9a:	f300 8150 	bgt.w	8001f3e <parseGeneratorCmd+0x416>
			while(commBufferReadByte(&chan)==0);
 8001c9e:	4628      	mov	r0, r5
 8001ca0:	f000 fb2c 	bl	80022fc <commBufferReadByte>
 8001ca4:	2800      	cmp	r0, #0
 8001ca6:	d0fa      	beq.n	8001c9e <parseGeneratorCmd+0x176>
 8001ca8:	2068      	movs	r0, #104	; 0x68
 8001caa:	e74c      	b.n	8001b46 <parseGeneratorCmd+0x1e>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001cac:	4628      	mov	r0, r5
 8001cae:	2105      	movs	r1, #5
 8001cb0:	f000 fb46 	bl	8002340 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001cb4:	2803      	cmp	r0, #3
 8001cb6:	d9a0      	bls.n	8001bfa <parseGeneratorCmd+0xd2>
 8001cb8:	9802      	ldr	r0, [sp, #8]
		if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 8001cba:	4b60      	ldr	r3, [pc, #384]	; (8001e3c <parseGeneratorCmd+0x314>)
 8001cbc:	4298      	cmp	r0, r3
 8001cbe:	d09c      	beq.n	8001bfa <parseGeneratorCmd+0xd2>
 8001cc0:	4b64      	ldr	r3, [pc, #400]	; (8001e54 <parseGeneratorCmd+0x32c>)
 8001cc2:	4298      	cmp	r0, r3
 8001cc4:	d099      	beq.n	8001bfa <parseGeneratorCmd+0xd2>
			error=genSetFrequency(((cmdIn)&0xffffff00)>>8,(uint8_t)(cmdIn));
 8001cc6:	b2c1      	uxtb	r1, r0
 8001cc8:	0a00      	lsrs	r0, r0, #8
 8001cca:	f002 f815 	bl	8003cf8 <genSetFrequency>
 8001cce:	4604      	mov	r4, r0
	if(error>0){
 8001cd0:	2c00      	cmp	r4, #0
 8001cd2:	d092      	beq.n	8001bfa <parseGeneratorCmd+0xd2>
 8001cd4:	4620      	mov	r0, r4
}
 8001cd6:	b004      	add	sp, #16
 8001cd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		genSetOutputBuffer();
 8001cdc:	f002 f8e0 	bl	8003ea0 <genSetOutputBuffer>
		cmdIn=CMD_END;
 8001ce0:	4856      	ldr	r0, [pc, #344]	; (8001e3c <parseGeneratorCmd+0x314>)
 8001ce2:	e730      	b.n	8001b46 <parseGeneratorCmd+0x1e>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001ce4:	4628      	mov	r0, r5
 8001ce6:	2105      	movs	r1, #5
 8001ce8:	f000 fb2a 	bl	8002340 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001cec:	2803      	cmp	r0, #3
 8001cee:	d984      	bls.n	8001bfa <parseGeneratorCmd+0xd2>
 8001cf0:	9802      	ldr	r0, [sp, #8]
		if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 8001cf2:	4b52      	ldr	r3, [pc, #328]	; (8001e3c <parseGeneratorCmd+0x314>)
 8001cf4:	4298      	cmp	r0, r3
 8001cf6:	d080      	beq.n	8001bfa <parseGeneratorCmd+0xd2>
 8001cf8:	4b56      	ldr	r3, [pc, #344]	; (8001e54 <parseGeneratorCmd+0x32c>)
 8001cfa:	4298      	cmp	r0, r3
 8001cfc:	f43f af7d 	beq.w	8001bfa <parseGeneratorCmd+0xd2>
			error=genSetLength(cmdIn, 2);
 8001d00:	2102      	movs	r1, #2
 8001d02:	f002 f855 	bl	8003db0 <genSetLength>
 8001d06:	4604      	mov	r4, r0
	if(error>0){
 8001d08:	2c00      	cmp	r4, #0
 8001d0a:	d1e3      	bne.n	8001cd4 <parseGeneratorCmd+0x1ac>
 8001d0c:	e775      	b.n	8001bfa <parseGeneratorCmd+0xd2>
	switch(cmdIn){
 8001d0e:	4a57      	ldr	r2, [pc, #348]	; (8001e6c <parseGeneratorCmd+0x344>)
 8001d10:	4293      	cmp	r3, r2
 8001d12:	d01a      	beq.n	8001d4a <parseGeneratorCmd+0x222>
 8001d14:	f200 8139 	bhi.w	8001f8a <parseGeneratorCmd+0x462>
 8001d18:	f102 4275 	add.w	r2, r2, #4110417920	; 0xf5000000
 8001d1c:	f502 3204 	add.w	r2, r2, #135168	; 0x21000
 8001d20:	f202 220e 	addw	r2, r2, #526	; 0x20e
 8001d24:	4293      	cmp	r3, r2
 8001d26:	d00c      	beq.n	8001d42 <parseGeneratorCmd+0x21a>
 8001d28:	f502 2250 	add.w	r2, r2, #851968	; 0xd0000
 8001d2c:	f202 1201 	addw	r2, r2, #257	; 0x101
 8001d30:	4293      	cmp	r3, r2
 8001d32:	f040 8135 	bne.w	8001fa0 <parseGeneratorCmd+0x478>
		genStart();
 8001d36:	f002 f97f 	bl	8004038 <genStart>
		genStatusOK();
 8001d3a:	f002 f81f 	bl	8003d7c <genStatusOK>
		cmdIn=CMD_END;
 8001d3e:	483f      	ldr	r0, [pc, #252]	; (8001e3c <parseGeneratorCmd+0x314>)
 8001d40:	e701      	b.n	8001b46 <parseGeneratorCmd+0x1e>
		genReset();
 8001d42:	f002 f99d 	bl	8004080 <genReset>
		cmdIn=CMD_END;
 8001d46:	483d      	ldr	r0, [pc, #244]	; (8001e3c <parseGeneratorCmd+0x314>)
 8001d48:	e6fd      	b.n	8001b46 <parseGeneratorCmd+0x1e>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001d4a:	4628      	mov	r0, r5
 8001d4c:	2105      	movs	r1, #5
 8001d4e:	f000 faf7 	bl	8002340 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001d52:	2803      	cmp	r0, #3
 8001d54:	f200 80b2 	bhi.w	8001ebc <parseGeneratorCmd+0x394>
	}else if(bytesRead == 0){
 8001d58:	2800      	cmp	r0, #0
 8001d5a:	f645 7244 	movw	r2, #24388	; 0x5f44
 8001d5e:	f644 6345 	movw	r3, #20037	; 0x4e45
 8001d62:	f645 7152 	movw	r1, #24402	; 0x5f52
 8001d66:	f245 2045 	movw	r0, #21061	; 0x5245
 8001d6a:	bf04      	itt	eq
 8001d6c:	4611      	moveq	r1, r2
 8001d6e:	4618      	moveq	r0, r3
		error=genSetDAC((uint16_t)(cmdIn),(uint16_t)(cmdIn>>16));
 8001d70:	f002 f89a 	bl	8003ea8 <genSetDAC>
 8001d74:	4604      	mov	r4, r0
		genStatusOK();
 8001d76:	f002 f801 	bl	8003d7c <genStatusOK>
	if(error>0){
 8001d7a:	2c00      	cmp	r4, #0
 8001d7c:	d1aa      	bne.n	8001cd4 <parseGeneratorCmd+0x1ac>
 8001d7e:	e73c      	b.n	8001bfa <parseGeneratorCmd+0xd2>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001d80:	4628      	mov	r0, r5
 8001d82:	2105      	movs	r1, #5
 8001d84:	f000 fadc 	bl	8002340 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001d88:	2803      	cmp	r0, #3
 8001d8a:	f67f af36 	bls.w	8001bfa <parseGeneratorCmd+0xd2>
 8001d8e:	9a02      	ldr	r2, [sp, #8]
		if(isChannel(cmdIn)){
 8001d90:	4b37      	ldr	r3, [pc, #220]	; (8001e70 <parseGeneratorCmd+0x348>)
 8001d92:	4413      	add	r3, r2
 8001d94:	2b03      	cmp	r3, #3
 8001d96:	f63f af30 	bhi.w	8001bfa <parseGeneratorCmd+0xd2>
			if(cmdIn == CMD_CHANNELS_1){
 8001d9a:	4b36      	ldr	r3, [pc, #216]	; (8001e74 <parseGeneratorCmd+0x34c>)
 8001d9c:	429a      	cmp	r2, r3
 8001d9e:	f000 80ec 	beq.w	8001f7a <parseGeneratorCmd+0x452>
			}else if(cmdIn == CMD_CHANNELS_2){
 8001da2:	4b35      	ldr	r3, [pc, #212]	; (8001e78 <parseGeneratorCmd+0x350>)
 8001da4:	429a      	cmp	r2, r3
 8001da6:	f000 80fd 	beq.w	8001fa4 <parseGeneratorCmd+0x47c>
			}else if(cmdIn == CMD_CHANNELS_3){
 8001daa:	4b34      	ldr	r3, [pc, #208]	; (8001e7c <parseGeneratorCmd+0x354>)
 8001dac:	429a      	cmp	r2, r3
 8001dae:	f040 80d8 	bne.w	8001f62 <parseGeneratorCmd+0x43a>
				error=genSetNumOfChannels(3);
 8001db2:	2003      	movs	r0, #3
 8001db4:	f002 f830 	bl	8003e18 <genSetNumOfChannels>
 8001db8:	4604      	mov	r4, r0
	if(error>0){
 8001dba:	2c00      	cmp	r4, #0
 8001dbc:	d18a      	bne.n	8001cd4 <parseGeneratorCmd+0x1ac>
 8001dbe:	e71c      	b.n	8001bfa <parseGeneratorCmd+0xd2>
		xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8001dc0:	4b2f      	ldr	r3, [pc, #188]	; (8001e80 <parseGeneratorCmd+0x358>)
 8001dc2:	6818      	ldr	r0, [r3, #0]
 8001dc4:	4629      	mov	r1, r5
		passMsg = MSG_GEN_PWM_CONFIG;
 8001dc6:	2420      	movs	r4, #32
		xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8001dc8:	2300      	movs	r3, #0
 8001dca:	f04f 32ff 	mov.w	r2, #4294967295
		passMsg = MSG_GEN_PWM_CONFIG;
 8001dce:	f8ad 4008 	strh.w	r4, [sp, #8]
		xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8001dd2:	f007 f9d9 	bl	8009188 <xQueueGenericSend>
		cmdIn=CMD_END;
 8001dd6:	4819      	ldr	r0, [pc, #100]	; (8001e3c <parseGeneratorCmd+0x314>)
 8001dd8:	e710      	b.n	8001bfc <parseGeneratorCmd+0xd4>
		genUnsetOutputBuffer();
 8001dda:	f002 f863 	bl	8003ea4 <genUnsetOutputBuffer>
		cmdIn=CMD_END;
 8001dde:	4817      	ldr	r0, [pc, #92]	; (8001e3c <parseGeneratorCmd+0x314>)
 8001de0:	e6b1      	b.n	8001b46 <parseGeneratorCmd+0x1e>
		genSendRealSamplingFreq();
 8001de2:	f001 ffa7 	bl	8003d34 <genSendRealSamplingFreq>
		cmdIn=CMD_END;
 8001de6:	4815      	ldr	r0, [pc, #84]	; (8001e3c <parseGeneratorCmd+0x314>)
 8001de8:	e6ad      	b.n	8001b46 <parseGeneratorCmd+0x1e>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001dea:	2105      	movs	r1, #5
 8001dec:	4628      	mov	r0, r5
 8001dee:	f000 faa7 	bl	8002340 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001df2:	2803      	cmp	r0, #3
 8001df4:	d846      	bhi.n	8001e84 <parseGeneratorCmd+0x35c>
	}else if(bytesRead == 0){
 8001df6:	b980      	cbnz	r0, 8001e1a <parseGeneratorCmd+0x2f2>
		uint32_t secondHalf2 = commBufferReadUInt32();
 8001df8:	f000 faea 	bl	80023d0 <commBufferReadUInt32>
	makeArray[1] = word2;
 8001dfc:	4b0f      	ldr	r3, [pc, #60]	; (8001e3c <parseGeneratorCmd+0x314>)
 8001dfe:	e9cd 0302 	strd	r0, r3, [sp, #8]
	memcpy(&doubleVal, makeArray, sizeof(doubleVal));
 8001e02:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001e06:	466a      	mov	r2, sp
 8001e08:	e882 0003 	stmia.w	r2, {r0, r1}
	return doubleVal;
 8001e0c:	e9dd 4500 	ldrd	r4, r5, [sp]
		freq = makeDoubleFromTwo32bit(secondHalf2, cmdIn);
 8001e10:	4a0f      	ldr	r2, [pc, #60]	; (8001e50 <parseGeneratorCmd+0x328>)
		cmdIn=CMD_END;
 8001e12:	4618      	mov	r0, r3
		freq = makeDoubleFromTwo32bit(secondHalf2, cmdIn);
 8001e14:	e9c2 4500 	strd	r4, r5, [r2]
 8001e18:	e695      	b.n	8001b46 <parseGeneratorCmd+0x1e>
		uint32_t secondHalf2 = commBufferReadUInt32();
 8001e1a:	f000 fad9 	bl	80023d0 <commBufferReadUInt32>
	makeArray[1] = word2;
 8001e1e:	4b0d      	ldr	r3, [pc, #52]	; (8001e54 <parseGeneratorCmd+0x32c>)
 8001e20:	e9cd 0302 	strd	r0, r3, [sp, #8]
	memcpy(&doubleVal, makeArray, sizeof(doubleVal));
 8001e24:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001e28:	466b      	mov	r3, sp
 8001e2a:	e883 0003 	stmia.w	r3, {r0, r1}
	return doubleVal;
 8001e2e:	e9dd 4500 	ldrd	r4, r5, [sp]
		freq = makeDoubleFromTwo32bit(secondHalf2, cmdIn);
 8001e32:	4b07      	ldr	r3, [pc, #28]	; (8001e50 <parseGeneratorCmd+0x328>)
		cmdIn=CMD_END;
 8001e34:	4801      	ldr	r0, [pc, #4]	; (8001e3c <parseGeneratorCmd+0x314>)
		freq = makeDoubleFromTwo32bit(secondHalf2, cmdIn);
 8001e36:	e9c3 4500 	strd	r4, r5, [r3]
 8001e3a:	e684      	b.n	8001b46 <parseGeneratorCmd+0x1e>
 8001e3c:	5f444e45 	.word	0x5f444e45
 8001e40:	464f5f42 	.word	0x464f5f42
 8001e44:	3f464350 	.word	0x3f464350
 8001e48:	31524647 	.word	0x31524647
 8001e4c:	3248434c 	.word	0x3248434c
 8001e50:	200047c8 	.word	0x200047c8
 8001e54:	5f525245 	.word	0x5f525245
 8001e58:	51455246 	.word	0x51455246
 8001e5c:	4e4f5f42 	.word	0x4e4f5f42
 8001e60:	3f515246 	.word	0x3f515246
 8001e64:	41544144 	.word	0x41544144
 8001e68:	5f4d5750 	.word	0x5f4d5750
 8001e6c:	5f434144 	.word	0x5f434144
 8001e70:	a0b7bccf 	.word	0xa0b7bccf
 8001e74:	5f484331 	.word	0x5f484331
 8001e78:	5f484332 	.word	0x5f484332
 8001e7c:	5f484333 	.word	0x5f484333
 8001e80:	200047d4 	.word	0x200047d4
 8001e84:	9e02      	ldr	r6, [sp, #8]
		if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 8001e86:	4c4d      	ldr	r4, [pc, #308]	; (8001fbc <parseGeneratorCmd+0x494>)
		uint32_t secondHalf1 = commBufferReadUInt32();
 8001e88:	f000 faa2 	bl	80023d0 <commBufferReadUInt32>
	makeArray[0] = word1;
 8001e8c:	e9cd 0602 	strd	r0, r6, [sp, #8]
	memcpy(&doubleVal, makeArray, sizeof(doubleVal));
 8001e90:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001e94:	466b      	mov	r3, sp
 8001e96:	e883 0003 	stmia.w	r3, {r0, r1}
	return doubleVal;
 8001e9a:	ed9d 0b00 	vldr	d0, [sp]
		freq = makeDoubleFromTwo32bit(secondHalf1, cmdIn);
 8001e9e:	4b48      	ldr	r3, [pc, #288]	; (8001fc0 <parseGeneratorCmd+0x498>)
		if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 8001ea0:	42a6      	cmp	r6, r4
		freq = makeDoubleFromTwo32bit(secondHalf1, cmdIn);
 8001ea2:	ed83 0b00 	vstr	d0, [r3]
		if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 8001ea6:	f43f aea8 	beq.w	8001bfa <parseGeneratorCmd+0xd2>
 8001eaa:	4b46      	ldr	r3, [pc, #280]	; (8001fc4 <parseGeneratorCmd+0x49c>)
 8001eac:	429e      	cmp	r6, r3
 8001eae:	f43f aea4 	beq.w	8001bfa <parseGeneratorCmd+0xd2>
			genPwmSetFrequency(freq, 0);
 8001eb2:	2000      	movs	r0, #0
 8001eb4:	f001 feb2 	bl	8003c1c <genPwmSetFrequency>
		cmdIn=CMD_END;
 8001eb8:	4620      	mov	r0, r4
 8001eba:	e644      	b.n	8001b46 <parseGeneratorCmd+0x1e>
 8001ebc:	9902      	ldr	r1, [sp, #8]
 8001ebe:	b288      	uxth	r0, r1
 8001ec0:	0c09      	lsrs	r1, r1, #16
 8001ec2:	e755      	b.n	8001d70 <parseGeneratorCmd+0x248>
 8001ec4:	9b02      	ldr	r3, [sp, #8]
 8001ec6:	f3c3 4107 	ubfx	r1, r3, #16, #8
 8001eca:	ba5f      	rev16	r7, r3
 8001ecc:	004e      	lsls	r6, r1, #1
 8001ece:	4688      	mov	r8, r1
 8001ed0:	b2bf      	uxth	r7, r7
 8001ed2:	0e1b      	lsrs	r3, r3, #24
 8001ed4:	e6ce      	b.n	8001c74 <parseGeneratorCmd+0x14c>
	switch(cmdIn){
 8001ed6:	f5a2 2220 	sub.w	r2, r2, #655360	; 0xa0000
 8001eda:	f6a2 4203 	subw	r2, r2, #3075	; 0xc03
 8001ede:	4293      	cmp	r3, r2
 8001ee0:	d15e      	bne.n	8001fa0 <parseGeneratorCmd+0x478>
		xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8001ee2:	4b39      	ldr	r3, [pc, #228]	; (8001fc8 <parseGeneratorCmd+0x4a0>)
 8001ee4:	4629      	mov	r1, r5
 8001ee6:	6818      	ldr	r0, [r3, #0]
		passMsg = MSG_GEN_CONFIG;
 8001ee8:	241f      	movs	r4, #31
 8001eea:	e76d      	b.n	8001dc8 <parseGeneratorCmd+0x2a0>
	switch(cmdIn){
 8001eec:	f102 427b 	add.w	r2, r2, #4211081216	; 0xfb000000
 8001ef0:	f502 3242 	add.w	r2, r2, #198656	; 0x30800
 8001ef4:	3204      	adds	r2, #4
 8001ef6:	4293      	cmp	r3, r2
 8001ef8:	d152      	bne.n	8001fa0 <parseGeneratorCmd+0x478>
		generator_deinit();
 8001efa:	f001 fe7f 	bl	8003bfc <generator_deinit>
		cmdIn=CMD_END;
 8001efe:	482f      	ldr	r0, [pc, #188]	; (8001fbc <parseGeneratorCmd+0x494>)
 8001f00:	e621      	b.n	8001b46 <parseGeneratorCmd+0x1e>
	switch(cmdIn){
 8001f02:	f5a2 2220 	sub.w	r2, r2, #655360	; 0xa0000
 8001f06:	f2a2 22fb 	subw	r2, r2, #763	; 0x2fb
 8001f0a:	4293      	cmp	r3, r2
 8001f0c:	d148      	bne.n	8001fa0 <parseGeneratorCmd+0x478>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 8001f0e:	4628      	mov	r0, r5
 8001f10:	2105      	movs	r1, #5
 8001f12:	f000 fa15 	bl	8002340 <commBufferReadNBytes>
	if(bytesRead >= 4){
 8001f16:	2803      	cmp	r0, #3
 8001f18:	f67f ae6f 	bls.w	8001bfa <parseGeneratorCmd+0xd2>
 8001f1c:	9802      	ldr	r0, [sp, #8]
		if(cmdIn != CMD_END && cmdIn != CMD_ERR){
 8001f1e:	4b27      	ldr	r3, [pc, #156]	; (8001fbc <parseGeneratorCmd+0x494>)
 8001f20:	4298      	cmp	r0, r3
 8001f22:	f43f ae6a 	beq.w	8001bfa <parseGeneratorCmd+0xd2>
 8001f26:	4b27      	ldr	r3, [pc, #156]	; (8001fc4 <parseGeneratorCmd+0x49c>)
 8001f28:	4298      	cmp	r0, r3
 8001f2a:	f43f ae66 	beq.w	8001bfa <parseGeneratorCmd+0xd2>
			error=genSetLength(cmdIn, 1);
 8001f2e:	2101      	movs	r1, #1
 8001f30:	f001 ff3e 	bl	8003db0 <genSetLength>
 8001f34:	4604      	mov	r4, r0
	if(error>0){
 8001f36:	2c00      	cmp	r4, #0
 8001f38:	f47f aecc 	bne.w	8001cd4 <parseGeneratorCmd+0x1ac>
 8001f3c:	e65d      	b.n	8001bfa <parseGeneratorCmd+0xd2>
			error=genSetData(index,length*2,chan);
 8001f3e:	ea4f 0148 	mov.w	r1, r8, lsl #1
 8001f42:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
 8001f46:	4638      	mov	r0, r7
 8001f48:	f89d 2008 	ldrb.w	r2, [sp, #8]
 8001f4c:	f001 fe8c 	bl	8003c68 <genSetData>
			if (error){
 8001f50:	4604      	mov	r4, r0
 8001f52:	b378      	cbz	r0, 8001fb4 <parseGeneratorCmd+0x48c>
				while(commBufferReadByte(&chan)==0);
 8001f54:	4628      	mov	r0, r5
 8001f56:	f000 f9d1 	bl	80022fc <commBufferReadByte>
 8001f5a:	2800      	cmp	r0, #0
 8001f5c:	d0fa      	beq.n	8001f54 <parseGeneratorCmd+0x42c>
 8001f5e:	4620      	mov	r0, r4
 8001f60:	e6b9      	b.n	8001cd6 <parseGeneratorCmd+0x1ae>
				error=genSetNumOfChannels(4);
 8001f62:	2004      	movs	r0, #4
 8001f64:	f001 ff58 	bl	8003e18 <genSetNumOfChannels>
 8001f68:	4604      	mov	r4, r0
	if(error>0){
 8001f6a:	2c00      	cmp	r4, #0
 8001f6c:	f47f aeb2 	bne.w	8001cd4 <parseGeneratorCmd+0x1ac>
 8001f70:	e643      	b.n	8001bfa <parseGeneratorCmd+0xd2>
				genSetMode(GEN_PWM);
 8001f72:	2000      	movs	r0, #0
 8001f74:	f001 fe1e 	bl	8003bb4 <genSetMode>
 8001f78:	e63f      	b.n	8001bfa <parseGeneratorCmd+0xd2>
				error=genSetNumOfChannels(1);
 8001f7a:	2001      	movs	r0, #1
 8001f7c:	f001 ff4c 	bl	8003e18 <genSetNumOfChannels>
 8001f80:	4604      	mov	r4, r0
	if(error>0){
 8001f82:	2c00      	cmp	r4, #0
 8001f84:	f47f aea6 	bne.w	8001cd4 <parseGeneratorCmd+0x1ac>
 8001f88:	e637      	b.n	8001bfa <parseGeneratorCmd+0xd2>
	switch(cmdIn){
 8001f8a:	4a0c      	ldr	r2, [pc, #48]	; (8001fbc <parseGeneratorCmd+0x494>)
 8001f8c:	4293      	cmp	r3, r2
 8001f8e:	f43f ae34 	beq.w	8001bfa <parseGeneratorCmd+0xd2>
 8001f92:	f502 221f 	add.w	r2, r2, #651264	; 0x9f000
 8001f96:	f202 7202 	addw	r2, r2, #1794	; 0x702
 8001f9a:	4293      	cmp	r3, r2
 8001f9c:	f43f ae2d 	beq.w	8001bfa <parseGeneratorCmd+0xd2>
 8001fa0:	2064      	movs	r0, #100	; 0x64
 8001fa2:	e5d0      	b.n	8001b46 <parseGeneratorCmd+0x1e>
				error=genSetNumOfChannels(2);
 8001fa4:	2002      	movs	r0, #2
 8001fa6:	f001 ff37 	bl	8003e18 <genSetNumOfChannels>
 8001faa:	4604      	mov	r4, r0
	if(error>0){
 8001fac:	2c00      	cmp	r4, #0
 8001fae:	f47f ae91 	bne.w	8001cd4 <parseGeneratorCmd+0x1ac>
 8001fb2:	e622      	b.n	8001bfa <parseGeneratorCmd+0xd2>
				genDataOKSendNext();
 8001fb4:	f001 fed0 	bl	8003d58 <genDataOKSendNext>
		cmdIn=CMD_END;
 8001fb8:	4800      	ldr	r0, [pc, #0]	; (8001fbc <parseGeneratorCmd+0x494>)
 8001fba:	e5c4      	b.n	8001b46 <parseGeneratorCmd+0x1e>
 8001fbc:	5f444e45 	.word	0x5f444e45
 8001fc0:	200047c8 	.word	0x200047c8
 8001fc4:	5f525245 	.word	0x5f525245
 8001fc8:	200047d4 	.word	0x200047d4

08001fcc <CmdParserTask>:
void CmdParserTask(void const *argument){
 8001fcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001fd0:	b085      	sub	sp, #20
	uint16_t message = 0xFFFF;
 8001fd2:	f10d 0910 	add.w	r9, sp, #16
 8001fd6:	f64f 73ff 	movw	r3, #65535	; 0xffff
	cmdParserMessageQueue = xQueueCreate(5, sizeof(message)/sizeof(uint8_t));
 8001fda:	2200      	movs	r2, #0
 8001fdc:	2102      	movs	r1, #2
 8001fde:	2005      	movs	r0, #5
	uint16_t message = 0xFFFF;
 8001fe0:	f829 3d0a 	strh.w	r3, [r9, #-10]!
	cmdParserMessageQueue = xQueueCreate(5, sizeof(message)/sizeof(uint8_t));
 8001fe4:	f007 f88c 	bl	8009100 <xQueueGenericCreate>
 8001fe8:	f8df a308 	ldr.w	sl, [pc, #776]	; 80022f4 <CmdParserTask+0x328>
				switch (BUILD_CMD(cmdIn)){
 8001fec:	f8df b308 	ldr.w	fp, [pc, #776]	; 80022f8 <CmdParserTask+0x32c>
	cmdParserMessageQueue = xQueueCreate(5, sizeof(message)/sizeof(uint8_t));
 8001ff0:	f8ca 0000 	str.w	r0, [sl]
 8001ff4:	e001      	b.n	8001ffa <CmdParserTask+0x2e>
 8001ff6:	f8da 0000 	ldr.w	r0, [sl]
		xQueueReceive(cmdParserMessageQueue, &message, portMAX_DELAY);
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	f04f 32ff 	mov.w	r2, #4294967295
 8002000:	4649      	mov	r1, r9
 8002002:	f007 fb69 	bl	80096d8 <xQueueGenericReceive>
		if(message == MSG_COMMS_TRY_PARSE){//parsing of command
 8002006:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 800200a:	2b30      	cmp	r3, #48	; 0x30
 800200c:	d1f3      	bne.n	8001ff6 <CmdParserTask+0x2a>
 800200e:	46a0      	mov	r8, r4
 8002010:	462c      	mov	r4, r5
 8002012:	4635      	mov	r5, r6
 8002014:	f89d 6005 	ldrb.w	r6, [sp, #5]
 8002018:	e003      	b.n	8002022 <CmdParserTask+0x56>
 800201a:	46a0      	mov	r8, r4
 800201c:	462c      	mov	r4, r5
 800201e:	4635      	mov	r5, r6
 8002020:	461e      	mov	r6, r3
				byteRead = commBufferReadByte(&chr);
 8002022:	f10d 0005 	add.w	r0, sp, #5
 8002026:	f000 f969 	bl	80022fc <commBufferReadByte>
			}while(byteRead==0 && chr != ':' && chr != ';');
 800202a:	2800      	cmp	r0, #0
 800202c:	d1e3      	bne.n	8001ff6 <CmdParserTask+0x2a>
 800202e:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8002032:	f1a3 023a 	sub.w	r2, r3, #58	; 0x3a
 8002036:	2a01      	cmp	r2, #1
 8002038:	d8ef      	bhi.n	800201a <CmdParserTask+0x4e>
				switch (BUILD_CMD(cmdIn)){
 800203a:	042b      	lsls	r3, r5, #16
 800203c:	ea43 6306 	orr.w	r3, r3, r6, lsl #24
 8002040:	ea43 0808 	orr.w	r8, r3, r8
 8002044:	ea48 2804 	orr.w	r8, r8, r4, lsl #8
 8002048:	45d8      	cmp	r8, fp
 800204a:	4607      	mov	r7, r0
 800204c:	f000 80be 	beq.w	80021cc <CmdParserTask+0x200>
 8002050:	dc17      	bgt.n	8002082 <CmdParserTask+0xb6>
 8002052:	4b9a      	ldr	r3, [pc, #616]	; (80022bc <CmdParserTask+0x2f0>)
 8002054:	4598      	cmp	r8, r3
 8002056:	f000 80f9 	beq.w	800224c <CmdParserTask+0x280>
 800205a:	dc3e      	bgt.n	80020da <CmdParserTask+0x10e>
 800205c:	4b98      	ldr	r3, [pc, #608]	; (80022c0 <CmdParserTask+0x2f4>)
 800205e:	4598      	cmp	r8, r3
 8002060:	f000 80f7 	beq.w	8002252 <CmdParserTask+0x286>
 8002064:	4b97      	ldr	r3, [pc, #604]	; (80022c4 <CmdParserTask+0x2f8>)
 8002066:	4598      	cmp	r8, r3
 8002068:	f040 80d0 	bne.w	800220c <CmdParserTask+0x240>
					xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 800206c:	463b      	mov	r3, r7
					xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 800206e:	4896      	ldr	r0, [pc, #600]	; (80022c8 <CmdParserTask+0x2fc>)
 8002070:	f04f 32ff 	mov.w	r2, #4294967295
 8002074:	a902      	add	r1, sp, #8
 8002076:	6800      	ldr	r0, [r0, #0]
					passMsg = MSG_SYSTEM_VERSION;
 8002078:	f8ad 7008 	strh.w	r7, [sp, #8]
					xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 800207c:	f007 f884 	bl	8009188 <xQueueGenericSend>
					break;
 8002080:	e7b9      	b.n	8001ff6 <CmdParserTask+0x2a>
				switch (BUILD_CMD(cmdIn)){
 8002082:	4b92      	ldr	r3, [pc, #584]	; (80022cc <CmdParserTask+0x300>)
 8002084:	4598      	cmp	r8, r3
 8002086:	f000 80a9 	beq.w	80021dc <CmdParserTask+0x210>
 800208a:	dc6c      	bgt.n	8002166 <CmdParserTask+0x19a>
 800208c:	f103 437b 	add.w	r3, r3, #4211081216	; 0xfb000000
 8002090:	f503 037b 	add.w	r3, r3, #16449536	; 0xfb0000
 8002094:	4598      	cmp	r8, r3
 8002096:	f000 8091 	beq.w	80021bc <CmdParserTask+0x1f0>
 800209a:	f103 733f 	add.w	r3, r3, #50069504	; 0x2fc0000
 800209e:	f503 333d 	add.w	r3, r3, #193536	; 0x2f400
 80020a2:	f503 73f8 	add.w	r3, r3, #496	; 0x1f0
 80020a6:	4598      	cmp	r8, r3
 80020a8:	f040 80b0 	bne.w	800220c <CmdParserTask+0x240>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 80020ac:	2105      	movs	r1, #5
 80020ae:	a802      	add	r0, sp, #8
 80020b0:	f000 f946 	bl	8002340 <commBufferReadNBytes>
	if(bytesRead >= 4){
 80020b4:	2803      	cmp	r0, #3
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 80020b6:	4603      	mov	r3, r0
	if(bytesRead >= 4){
 80020b8:	f200 80ed 	bhi.w	8002296 <CmdParserTask+0x2ca>
 80020bc:	4a82      	ldr	r2, [pc, #520]	; (80022c8 <CmdParserTask+0x2fc>)
 80020be:	6810      	ldr	r0, [r2, #0]
	}else if(bytesRead == 0){
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	f040 80d2 	bne.w	800226a <CmdParserTask+0x29e>
		uint16_t passMsg = MSG_ACK;
 80020c6:	2733      	movs	r7, #51	; 0x33
		xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 80020c8:	2300      	movs	r3, #0
 80020ca:	f04f 32ff 	mov.w	r2, #4294967295
 80020ce:	a902      	add	r1, sp, #8
		uint16_t passMsg = MSG_ACK;
 80020d0:	f8ad 7008 	strh.w	r7, [sp, #8]
		xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 80020d4:	f007 f858 	bl	8009188 <xQueueGenericSend>
 80020d8:	e78d      	b.n	8001ff6 <CmdParserTask+0x2a>
				switch (BUILD_CMD(cmdIn)){
 80020da:	4b7d      	ldr	r3, [pc, #500]	; (80022d0 <CmdParserTask+0x304>)
 80020dc:	4598      	cmp	r8, r3
 80020de:	f000 80aa 	beq.w	8002236 <CmdParserTask+0x26a>
 80020e2:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 80020e6:	f203 63f9 	addw	r3, r3, #1785	; 0x6f9
 80020ea:	4598      	cmp	r8, r3
 80020ec:	f040 808e 	bne.w	800220c <CmdParserTask+0x240>
					tempCmd = parseLogAnlysCmd();
 80020f0:	f7ff fb9a 	bl	8001828 <parseLogAnlysCmd>
	if(cmd == CMD_END){
 80020f4:	4b77      	ldr	r3, [pc, #476]	; (80022d4 <CmdParserTask+0x308>)
 80020f6:	4298      	cmp	r0, r3
 80020f8:	d065      	beq.n	80021c6 <CmdParserTask+0x1fa>
		err[1]=(cmd/100)%10+48;
 80020fa:	4a77      	ldr	r2, [pc, #476]	; (80022d8 <CmdParserTask+0x30c>)
 80020fc:	4977      	ldr	r1, [pc, #476]	; (80022dc <CmdParserTask+0x310>)
		err[4]=0;
 80020fe:	f88d 700c 	strb.w	r7, [sp, #12]
		err[1]=(cmd/100)%10+48;
 8002102:	fba1 3100 	umull	r3, r1, r1, r0
		err[2]=(cmd/10)%10+48;
 8002106:	fba2 c300 	umull	ip, r3, r2, r0
		err[1]=(cmd/100)%10+48;
 800210a:	0949      	lsrs	r1, r1, #5
		err[2]=(cmd/10)%10+48;
 800210c:	08db      	lsrs	r3, r3, #3
		err[1]=(cmd/100)%10+48;
 800210e:	fba2 ec01 	umull	lr, ip, r2, r1
		err[2]=(cmd/10)%10+48;
 8002112:	fba2 e203 	umull	lr, r2, r2, r3
		err[1]=(cmd/100)%10+48;
 8002116:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
		err[2]=(cmd/10)%10+48;
 800211a:	08d2      	lsrs	r2, r2, #3
 800211c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
		err[1]=(cmd/100)%10+48;
 8002120:	eb0c 0c8c 	add.w	ip, ip, ip, lsl #2
		err[3]=cmd%10+48;
 8002124:	eb03 0e83 	add.w	lr, r3, r3, lsl #2
		err[1]=(cmd/100)%10+48;
 8002128:	eba1 0c4c 	sub.w	ip, r1, ip, lsl #1
		err[2]=(cmd/10)%10+48;
 800212c:	eba3 0142 	sub.w	r1, r3, r2, lsl #1
		err[3]=cmd%10+48;
 8002130:	eba0 024e 	sub.w	r2, r0, lr, lsl #1
		err[2]=(cmd/10)%10+48;
 8002134:	f101 0030 	add.w	r0, r1, #48	; 0x30
 8002138:	f88d 000a 	strb.w	r0, [sp, #10]
		err[1]=(cmd/100)%10+48;
 800213c:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
		xQueueSendToBack(messageQueue, err, portMAX_DELAY);
 8002140:	4861      	ldr	r0, [pc, #388]	; (80022c8 <CmdParserTask+0x2fc>)
		err[1]=(cmd/100)%10+48;
 8002142:	f88d c009 	strb.w	ip, [sp, #9]
		xQueueSendToBack(messageQueue, err, portMAX_DELAY);
 8002146:	463b      	mov	r3, r7
		err[0]=ERROR_PREFIX;
 8002148:	f04f 0e45 	mov.w	lr, #69	; 0x45
		err[3]=cmd%10+48;
 800214c:	f102 0730 	add.w	r7, r2, #48	; 0x30
		xQueueSendToBack(messageQueue, err, portMAX_DELAY);
 8002150:	6800      	ldr	r0, [r0, #0]
		err[3]=cmd%10+48;
 8002152:	f88d 700b 	strb.w	r7, [sp, #11]
		xQueueSendToBack(messageQueue, err, portMAX_DELAY);
 8002156:	f04f 32ff 	mov.w	r2, #4294967295
 800215a:	a902      	add	r1, sp, #8
		err[0]=ERROR_PREFIX;
 800215c:	f88d e008 	strb.w	lr, [sp, #8]
		xQueueSendToBack(messageQueue, err, portMAX_DELAY);
 8002160:	f007 f812 	bl	8009188 <xQueueGenericSend>
 8002164:	e747      	b.n	8001ff6 <CmdParserTask+0x2a>
				switch (BUILD_CMD(cmdIn)){
 8002166:	4b5e      	ldr	r3, [pc, #376]	; (80022e0 <CmdParserTask+0x314>)
 8002168:	4598      	cmp	r8, r3
 800216a:	d067      	beq.n	800223c <CmdParserTask+0x270>
 800216c:	f503 23c1 	add.w	r3, r3, #395264	; 0x60800
 8002170:	33fc      	adds	r3, #252	; 0xfc
 8002172:	4598      	cmp	r8, r3
 8002174:	d14a      	bne.n	800220c <CmdParserTask+0x240>
					tempCmd = parseCounterCmd();
 8002176:	f7fe fd3f 	bl	8000bf8 <parseCounterCmd>
	if(cmd == CMD_END){
 800217a:	4b56      	ldr	r3, [pc, #344]	; (80022d4 <CmdParserTask+0x308>)
 800217c:	4298      	cmp	r0, r3
 800217e:	d022      	beq.n	80021c6 <CmdParserTask+0x1fa>
		err[1]=(cmd/100)%10+48;
 8002180:	4a56      	ldr	r2, [pc, #344]	; (80022dc <CmdParserTask+0x310>)
 8002182:	4b55      	ldr	r3, [pc, #340]	; (80022d8 <CmdParserTask+0x30c>)
		err[4]=0;
 8002184:	f88d 700c 	strb.w	r7, [sp, #12]
		err[1]=(cmd/100)%10+48;
 8002188:	fba2 1200 	umull	r1, r2, r2, r0
 800218c:	0952      	lsrs	r2, r2, #5
		err[2]=(cmd/10)%10+48;
 800218e:	fba3 c100 	umull	ip, r1, r3, r0
 8002192:	08c9      	lsrs	r1, r1, #3
		err[1]=(cmd/100)%10+48;
 8002194:	fba3 ec02 	umull	lr, ip, r3, r2
 8002198:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
		err[2]=(cmd/10)%10+48;
 800219c:	fba3 e301 	umull	lr, r3, r3, r1
 80021a0:	08db      	lsrs	r3, r3, #3
		err[1]=(cmd/100)%10+48;
 80021a2:	eb0c 0c8c 	add.w	ip, ip, ip, lsl #2
		err[2]=(cmd/10)%10+48;
 80021a6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
		err[1]=(cmd/100)%10+48;
 80021aa:	eba2 0c4c 	sub.w	ip, r2, ip, lsl #1
		err[3]=cmd%10+48;
 80021ae:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 80021b2:	eba0 0242 	sub.w	r2, r0, r2, lsl #1
		err[2]=(cmd/10)%10+48;
 80021b6:	eba1 0143 	sub.w	r1, r1, r3, lsl #1
 80021ba:	e7bb      	b.n	8002134 <CmdParserTask+0x168>
					tempCmd = parseSyncPwmCmd();
 80021bc:	f7ff fa40 	bl	8001640 <parseSyncPwmCmd>
	if(cmd == CMD_END){
 80021c0:	4b44      	ldr	r3, [pc, #272]	; (80022d4 <CmdParserTask+0x308>)
 80021c2:	4298      	cmp	r0, r3
 80021c4:	d1dc      	bne.n	8002180 <CmdParserTask+0x1b4>
		xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 80021c6:	463b      	mov	r3, r7
		uint16_t passMsg = MSG_ACK;
 80021c8:	2733      	movs	r7, #51	; 0x33
 80021ca:	e750      	b.n	800206e <CmdParserTask+0xa2>
					tempCmd = parseScopeCmd();
 80021cc:	f7fe ff5e 	bl	800108c <parseScopeCmd>
	if(cmd == CMD_END){
 80021d0:	4b40      	ldr	r3, [pc, #256]	; (80022d4 <CmdParserTask+0x308>)
 80021d2:	4298      	cmp	r0, r3
 80021d4:	d1d4      	bne.n	8002180 <CmdParserTask+0x1b4>
		xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 80021d6:	463b      	mov	r3, r7
		uint16_t passMsg = MSG_ACK;
 80021d8:	2733      	movs	r7, #51	; 0x33
 80021da:	e748      	b.n	800206e <CmdParserTask+0xa2>
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 80021dc:	2105      	movs	r1, #5
 80021de:	a802      	add	r0, sp, #8
 80021e0:	f000 f8ae 	bl	8002340 <commBufferReadNBytes>
	if(bytesRead >= 4){
 80021e4:	2803      	cmp	r0, #3
	uint8_t bytesRead = commBufferReadNBytes(cmdNext, 5);
 80021e6:	4603      	mov	r3, r0
	if(bytesRead >= 4){
 80021e8:	d843      	bhi.n	8002272 <CmdParserTask+0x2a6>
 80021ea:	4a37      	ldr	r2, [pc, #220]	; (80022c8 <CmdParserTask+0x2fc>)
 80021ec:	6810      	ldr	r0, [r2, #0]
	}else if(bytesRead == 0){
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	f43f af69 	beq.w	80020c6 <CmdParserTask+0xfa>
		err[4]=0;
 80021f4:	2200      	movs	r2, #0
		err[0]=ERROR_PREFIX;
 80021f6:	4f3b      	ldr	r7, [pc, #236]	; (80022e4 <CmdParserTask+0x318>)
		xQueueSendToBack(messageQueue, err, portMAX_DELAY);
 80021f8:	4613      	mov	r3, r2
		err[4]=0;
 80021fa:	f88d 200c 	strb.w	r2, [sp, #12]
		xQueueSendToBack(messageQueue, err, portMAX_DELAY);
 80021fe:	a902      	add	r1, sp, #8
 8002200:	f04f 32ff 	mov.w	r2, #4294967295
		err[0]=ERROR_PREFIX;
 8002204:	9702      	str	r7, [sp, #8]
		xQueueSendToBack(messageQueue, err, portMAX_DELAY);
 8002206:	f006 ffbf 	bl	8009188 <xQueueGenericSend>
 800220a:	e6f4      	b.n	8001ff6 <CmdParserTask+0x2a>
					xQueueSendToBack(messageQueue, UNSUPORTED_FUNCTION_ERR_STR, portMAX_DELAY);
 800220c:	482e      	ldr	r0, [pc, #184]	; (80022c8 <CmdParserTask+0x2fc>)
 800220e:	4936      	ldr	r1, [pc, #216]	; (80022e8 <CmdParserTask+0x31c>)
 8002210:	6800      	ldr	r0, [r0, #0]
 8002212:	2300      	movs	r3, #0
 8002214:	f04f 32ff 	mov.w	r2, #4294967295
 8002218:	f006 ffb6 	bl	8009188 <xQueueGenericSend>
					while(commBufferReadByte(&chr)==0 && chr!=';');
 800221c:	e004      	b.n	8002228 <CmdParserTask+0x25c>
 800221e:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8002222:	2b3b      	cmp	r3, #59	; 0x3b
 8002224:	f43f aee7 	beq.w	8001ff6 <CmdParserTask+0x2a>
 8002228:	f10d 0005 	add.w	r0, sp, #5
 800222c:	f000 f866 	bl	80022fc <commBufferReadByte>
 8002230:	2800      	cmp	r0, #0
 8002232:	d0f4      	beq.n	800221e <CmdParserTask+0x252>
 8002234:	e6df      	b.n	8001ff6 <CmdParserTask+0x2a>
					xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8002236:	463b      	mov	r3, r7
					passMsg = MSG_SHIELD_AVAIL;
 8002238:	2704      	movs	r7, #4
 800223a:	e718      	b.n	800206e <CmdParserTask+0xa2>
					tempCmd = parseGeneratorCmd();
 800223c:	f7ff fc74 	bl	8001b28 <parseGeneratorCmd>
	if(cmd == CMD_END){
 8002240:	4b24      	ldr	r3, [pc, #144]	; (80022d4 <CmdParserTask+0x308>)
 8002242:	4298      	cmp	r0, r3
 8002244:	d19c      	bne.n	8002180 <CmdParserTask+0x1b4>
		xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8002246:	463b      	mov	r3, r7
		uint16_t passMsg = MSG_ACK;
 8002248:	2733      	movs	r7, #51	; 0x33
 800224a:	e710      	b.n	800206e <CmdParserTask+0xa2>
					xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 800224c:	463b      	mov	r3, r7
					passMsg = MSG_SYSTEM_VERSION;
 800224e:	2701      	movs	r7, #1
 8002250:	e70d      	b.n	800206e <CmdParserTask+0xa2>
					resetDevice();
 8002252:	f009 fb87 	bl	800b964 <resetDevice>
					break;
 8002256:	e6ce      	b.n	8001ff6 <CmdParserTask+0x2a>
	switch(cmdIn){
 8002258:	f102 52ff 	add.w	r2, r2, #534773760	; 0x1fe00000
 800225c:	f502 12e8 	add.w	r2, r2, #1900544	; 0x1d0000
 8002260:	f602 0202 	addw	r2, r2, #2050	; 0x802
 8002264:	4293      	cmp	r3, r2
 8002266:	f43f af2e 	beq.w	80020c6 <CmdParserTask+0xfa>
		err[4]=0;
 800226a:	2200      	movs	r2, #0
		xQueueSendToBack(messageQueue, err, portMAX_DELAY);
 800226c:	4613      	mov	r3, r2
		err[0]=ERROR_PREFIX;
 800226e:	4f1f      	ldr	r7, [pc, #124]	; (80022ec <CmdParserTask+0x320>)
 8002270:	e7c3      	b.n	80021fa <CmdParserTask+0x22e>
 8002272:	9b02      	ldr	r3, [sp, #8]
	switch(cmdIn){
 8002274:	4a1e      	ldr	r2, [pc, #120]	; (80022f0 <CmdParserTask+0x324>)
 8002276:	4914      	ldr	r1, [pc, #80]	; (80022c8 <CmdParserTask+0x2fc>)
 8002278:	4293      	cmp	r3, r2
 800227a:	6808      	ldr	r0, [r1, #0]
 800227c:	d114      	bne.n	80022a8 <CmdParserTask+0x2dc>
		xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 800227e:	463b      	mov	r3, r7
		passMsg = MSG_SYSTEM_CONFIG;
 8002280:	2702      	movs	r7, #2
		xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8002282:	f04f 32ff 	mov.w	r2, #4294967295
 8002286:	a902      	add	r1, sp, #8
		passMsg = MSG_SYSTEM_CONFIG;
 8002288:	f8ad 7008 	strh.w	r7, [sp, #8]
		xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 800228c:	f006 ff7c 	bl	8009188 <xQueueGenericSend>
 8002290:	4b0d      	ldr	r3, [pc, #52]	; (80022c8 <CmdParserTask+0x2fc>)
 8002292:	6818      	ldr	r0, [r3, #0]
 8002294:	e717      	b.n	80020c6 <CmdParserTask+0xfa>
 8002296:	9b02      	ldr	r3, [sp, #8]
	switch(cmdIn){
 8002298:	4a15      	ldr	r2, [pc, #84]	; (80022f0 <CmdParserTask+0x324>)
 800229a:	490b      	ldr	r1, [pc, #44]	; (80022c8 <CmdParserTask+0x2fc>)
 800229c:	4293      	cmp	r3, r2
 800229e:	6808      	ldr	r0, [r1, #0]
 80022a0:	d1da      	bne.n	8002258 <CmdParserTask+0x28c>
		passMsg = MSG_SYSTEM_CONFIG;
 80022a2:	2702      	movs	r7, #2
		xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 80022a4:	2300      	movs	r3, #0
 80022a6:	e7ec      	b.n	8002282 <CmdParserTask+0x2b6>
	switch(cmdIn){
 80022a8:	f102 52ff 	add.w	r2, r2, #534773760	; 0x1fe00000
 80022ac:	f502 12e8 	add.w	r2, r2, #1900544	; 0x1d0000
 80022b0:	f602 0202 	addw	r2, r2, #2050	; 0x802
 80022b4:	4293      	cmp	r3, r2
 80022b6:	f43f af06 	beq.w	80020c6 <CmdParserTask+0xfa>
 80022ba:	e79b      	b.n	80021f4 <CmdParserTask+0x228>
 80022bc:	3f524556 	.word	0x3f524556
 80022c0:	21534552 	.word	0x21534552
 80022c4:	3f4e4449 	.word	0x3f4e4449
 80022c8:	200047d4 	.word	0x200047d4
 80022cc:	54535953 	.word	0x54535953
 80022d0:	3f5f4853 	.word	0x3f5f4853
 80022d4:	5f444e45 	.word	0x5f444e45
 80022d8:	cccccccd 	.word	0xcccccccd
 80022dc:	51eb851f 	.word	0x51eb851f
 80022e0:	5f4e4547 	.word	0x5f4e4547
 80022e4:	31303045 	.word	0x31303045
 80022e8:	08011888 	.word	0x08011888
 80022ec:	32303045 	.word	0x32303045
 80022f0:	3f474643 	.word	0x3f474643
 80022f4:	200047d0 	.word	0x200047d0
 80022f8:	5043534f 	.word	0x5043534f

080022fc <commBufferReadByte>:
 * @brief  Read byte from coms buffer
 * @param  pointer where byte will be written
 * @retval 0 success, 1 error - buffer empty
 */
uint8_t commBufferReadByte(uint8_t *ret){
	if(comm.state == BUFF_EMPTY){
 80022fc:	4b0f      	ldr	r3, [pc, #60]	; (800233c <commBufferReadByte+0x40>)
 80022fe:	7a9a      	ldrb	r2, [r3, #10]
 8002300:	b172      	cbz	r2, 8002320 <commBufferReadByte+0x24>
uint8_t commBufferReadByte(uint8_t *ret){
 8002302:	b430      	push	{r4, r5}
		return 1;
	}else{
		*ret = *(comm.memory + comm.readPointer);
 8002304:	891c      	ldrh	r4, [r3, #8]
 8002306:	681d      	ldr	r5, [r3, #0]
		comm.readPointer = (comm.readPointer + 1) % COMM_BUFFER_SIZE;
 8002308:	1c61      	adds	r1, r4, #1
 800230a:	b2c9      	uxtb	r1, r1
		*ret = *(comm.memory + comm.readPointer);
 800230c:	5d2c      	ldrb	r4, [r5, r4]
		comm.readPointer = (comm.readPointer + 1) % COMM_BUFFER_SIZE;
 800230e:	8119      	strh	r1, [r3, #8]
		if(comm.state == BUFF_FULL){
 8002310:	2a02      	cmp	r2, #2
		*ret = *(comm.memory + comm.readPointer);
 8002312:	7004      	strb	r4, [r0, #0]
		if(comm.state == BUFF_FULL){
 8002314:	d006      	beq.n	8002324 <commBufferReadByte+0x28>
			comm.state = BUFF_DATA;
		}else if(comm.state == BUFF_DATA && comm.writePointer == comm.readPointer){
 8002316:	2a01      	cmp	r2, #1
 8002318:	d009      	beq.n	800232e <commBufferReadByte+0x32>
			comm.state = BUFF_EMPTY;
		}
		return 0;
 800231a:	2000      	movs	r0, #0
	}
}
 800231c:	bc30      	pop	{r4, r5}
 800231e:	4770      	bx	lr
		return 1;
 8002320:	2001      	movs	r0, #1
}
 8002322:	4770      	bx	lr
			comm.state = BUFF_DATA;
 8002324:	2201      	movs	r2, #1
		return 0;
 8002326:	2000      	movs	r0, #0
			comm.state = BUFF_DATA;
 8002328:	729a      	strb	r2, [r3, #10]
}
 800232a:	bc30      	pop	{r4, r5}
 800232c:	4770      	bx	lr
		}else if(comm.state == BUFF_DATA && comm.writePointer == comm.readPointer){
 800232e:	88da      	ldrh	r2, [r3, #6]
 8002330:	428a      	cmp	r2, r1
			comm.state = BUFF_EMPTY;
 8002332:	f04f 0000 	mov.w	r0, #0
		}else if(comm.state == BUFF_DATA && comm.writePointer == comm.readPointer){
 8002336:	d1f1      	bne.n	800231c <commBufferReadByte+0x20>
			comm.state = BUFF_EMPTY;
 8002338:	7298      	strb	r0, [r3, #10]
 800233a:	e7ef      	b.n	800231c <commBufferReadByte+0x20>
 800233c:	20000204 	.word	0x20000204

08002340 <commBufferReadNBytes>:
 * @brief  Read N bytes from coms buffer
 * @param  pointer where bytes will be written and number of bytes to read
 * @retval Number of bytes read
 */
uint8_t commBufferReadNBytes(uint8_t *mem, uint16_t count){
	for(uint16_t i = 0; i < count; i++){
 8002340:	2900      	cmp	r1, #0
 8002342:	d03a      	beq.n	80023ba <commBufferReadNBytes+0x7a>
uint8_t commBufferReadNBytes(uint8_t *mem, uint16_t count){
 8002344:	b5f0      	push	{r4, r5, r6, r7, lr}
	if(comm.state == BUFF_EMPTY){
 8002346:	4e21      	ldr	r6, [pc, #132]	; (80023cc <commBufferReadNBytes+0x8c>)
 8002348:	7ab2      	ldrb	r2, [r6, #10]
 800234a:	b1e2      	cbz	r2, 8002386 <commBufferReadNBytes+0x46>
		}else if(comm.state == BUFF_DATA && comm.writePointer == comm.readPointer){
 800234c:	f04f 0c00 	mov.w	ip, #0
		*ret = *(comm.memory + comm.readPointer);
 8002350:	6837      	ldr	r7, [r6, #0]
 8002352:	8933      	ldrh	r3, [r6, #8]
		}else if(comm.state == BUFF_DATA && comm.writePointer == comm.readPointer){
 8002354:	f8b6 e006 	ldrh.w	lr, [r6, #6]
 8002358:	1e44      	subs	r4, r0, #1
	for(uint16_t i = 0; i < count; i++){
 800235a:	4660      	mov	r0, ip
		*ret = *(comm.memory + comm.readPointer);
 800235c:	5cfd      	ldrb	r5, [r7, r3]
 800235e:	f804 5f01 	strb.w	r5, [r4, #1]!
 8002362:	3001      	adds	r0, #1
		comm.readPointer = (comm.readPointer + 1) % COMM_BUFFER_SIZE;
 8002364:	3301      	adds	r3, #1
		if(comm.state == BUFF_FULL){
 8002366:	2a02      	cmp	r2, #2
 8002368:	b280      	uxth	r0, r0
		comm.readPointer = (comm.readPointer + 1) % COMM_BUFFER_SIZE;
 800236a:	b2db      	uxtb	r3, r3
		if(comm.state == BUFF_FULL){
 800236c:	d00d      	beq.n	800238a <commBufferReadNBytes+0x4a>
		}else if(comm.state == BUFF_DATA && comm.writePointer == comm.readPointer){
 800236e:	2a01      	cmp	r2, #1
 8002370:	d011      	beq.n	8002396 <commBufferReadNBytes+0x56>
	for(uint16_t i = 0; i < count; i++){
 8002372:	4281      	cmp	r1, r0
 8002374:	d913      	bls.n	800239e <commBufferReadNBytes+0x5e>
	if(comm.state == BUFF_EMPTY){
 8002376:	2a00      	cmp	r2, #0
 8002378:	d1f0      	bne.n	800235c <commBufferReadNBytes+0x1c>
 800237a:	8133      	strh	r3, [r6, #8]
 800237c:	f1bc 0f00 	cmp.w	ip, #0
 8002380:	d11d      	bne.n	80023be <commBufferReadNBytes+0x7e>
 8002382:	b2c0      	uxtb	r0, r0
		if(commBufferReadByte(mem++) == 1){
			return i;
		}
	}
	return count;
}
 8002384:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(comm.state == BUFF_EMPTY){
 8002386:	4610      	mov	r0, r2
}
 8002388:	bdf0      	pop	{r4, r5, r6, r7, pc}
	for(uint16_t i = 0; i < count; i++){
 800238a:	4281      	cmp	r1, r0
 800238c:	d919      	bls.n	80023c2 <commBufferReadNBytes+0x82>
 800238e:	f04f 0c01 	mov.w	ip, #1
	if(comm.state == BUFF_EMPTY){
 8002392:	4662      	mov	r2, ip
 8002394:	e7e2      	b.n	800235c <commBufferReadNBytes+0x1c>
		}else if(comm.state == BUFF_DATA && comm.writePointer == comm.readPointer){
 8002396:	4573      	cmp	r3, lr
 8002398:	d008      	beq.n	80023ac <commBufferReadNBytes+0x6c>
	for(uint16_t i = 0; i < count; i++){
 800239a:	4281      	cmp	r1, r0
 800239c:	d8de      	bhi.n	800235c <commBufferReadNBytes+0x1c>
 800239e:	8133      	strh	r3, [r6, #8]
 80023a0:	f1bc 0f00 	cmp.w	ip, #0
 80023a4:	d000      	beq.n	80023a8 <commBufferReadNBytes+0x68>
 80023a6:	72b2      	strb	r2, [r6, #10]
	return count;
 80023a8:	b2c8      	uxtb	r0, r1
}
 80023aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
			comm.state = BUFF_EMPTY;
 80023ac:	2200      	movs	r2, #0
	for(uint16_t i = 0; i < count; i++){
 80023ae:	4281      	cmp	r1, r0
 80023b0:	8133      	strh	r3, [r6, #8]
			comm.state = BUFF_EMPTY;
 80023b2:	72b2      	strb	r2, [r6, #10]
	for(uint16_t i = 0; i < count; i++){
 80023b4:	d9f8      	bls.n	80023a8 <commBufferReadNBytes+0x68>
 80023b6:	b2c0      	uxtb	r0, r0
 80023b8:	e7e4      	b.n	8002384 <commBufferReadNBytes+0x44>
	return count;
 80023ba:	b2c8      	uxtb	r0, r1
}
 80023bc:	4770      	bx	lr
 80023be:	72b2      	strb	r2, [r6, #10]
 80023c0:	e7df      	b.n	8002382 <commBufferReadNBytes+0x42>
 80023c2:	2201      	movs	r2, #1
 80023c4:	8133      	strh	r3, [r6, #8]
 80023c6:	72b2      	strb	r2, [r6, #10]
 80023c8:	e7ee      	b.n	80023a8 <commBufferReadNBytes+0x68>
 80023ca:	bf00      	nop
 80023cc:	20000204 	.word	0x20000204

080023d0 <commBufferReadUInt32>:

uint32_t commBufferReadUInt32(void){
 80023d0:	b470      	push	{r4, r5, r6}
		*ret = *(comm.memory + comm.readPointer);
 80023d2:	4a2d      	ldr	r2, [pc, #180]	; (8002488 <commBufferReadUInt32+0xb8>)
 80023d4:	7a91      	ldrb	r1, [r2, #10]
 80023d6:	6814      	ldr	r4, [r2, #0]
 80023d8:	8910      	ldrh	r0, [r2, #8]
		}else if(comm.state == BUFF_DATA && comm.writePointer == comm.readPointer){
 80023da:	88d5      	ldrh	r5, [r2, #6]
uint32_t commBufferReadUInt32(void){
 80023dc:	b083      	sub	sp, #12
	if(comm.state == BUFF_EMPTY){
 80023de:	b181      	cbz	r1, 8002402 <commBufferReadUInt32+0x32>
		comm.readPointer = (comm.readPointer + 1) % COMM_BUFFER_SIZE;
 80023e0:	1c43      	adds	r3, r0, #1
 80023e2:	b2db      	uxtb	r3, r3
		*ret = *(comm.memory + comm.readPointer);
 80023e4:	5c20      	ldrb	r0, [r4, r0]
 80023e6:	f88d 0004 	strb.w	r0, [sp, #4]
		if(comm.state == BUFF_FULL){
 80023ea:	2902      	cmp	r1, #2
		comm.readPointer = (comm.readPointer + 1) % COMM_BUFFER_SIZE;
 80023ec:	b298      	uxth	r0, r3
		if(comm.state == BUFF_FULL){
 80023ee:	d030      	beq.n	8002452 <commBufferReadUInt32+0x82>
		}else if(comm.state == BUFF_DATA && comm.writePointer == comm.readPointer){
 80023f0:	2901      	cmp	r1, #1
 80023f2:	d038      	beq.n	8002466 <commBufferReadUInt32+0x96>
		*ret = *(comm.memory + comm.readPointer);
 80023f4:	5ce0      	ldrb	r0, [r4, r3]
 80023f6:	f88d 0005 	strb.w	r0, [sp, #5]
		comm.readPointer = (comm.readPointer + 1) % COMM_BUFFER_SIZE;
 80023fa:	3301      	adds	r3, #1
 80023fc:	b2db      	uxtb	r3, r3
	if(comm.state == BUFF_EMPTY){
 80023fe:	b921      	cbnz	r1, 800240a <commBufferReadUInt32+0x3a>
 8002400:	8113      	strh	r3, [r2, #8]
	uint8_t array[4];
	commBufferReadNBytes(array, sizeof(array)/sizeof(array[0]));
	uint32_t finalVal = array[0] & 0xFF;
	finalVal |= (0xFF & array[1]) << 8;
	finalVal |= (0xFF & array[2]) << 16;
	finalVal |= (0xFF & array[3]) << 24;
 8002402:	9801      	ldr	r0, [sp, #4]
	return finalVal;
}
 8002404:	b003      	add	sp, #12
 8002406:	bc70      	pop	{r4, r5, r6}
 8002408:	4770      	bx	lr
	if(comm.state == BUFF_EMPTY){
 800240a:	2600      	movs	r6, #0
		comm.readPointer = (comm.readPointer + 1) % COMM_BUFFER_SIZE;
 800240c:	1c58      	adds	r0, r3, #1
 800240e:	b2c0      	uxtb	r0, r0
		*ret = *(comm.memory + comm.readPointer);
 8002410:	5ce3      	ldrb	r3, [r4, r3]
 8002412:	f88d 3006 	strb.w	r3, [sp, #6]
		}else if(comm.state == BUFF_DATA && comm.writePointer == comm.readPointer){
 8002416:	2901      	cmp	r1, #1
		comm.readPointer = (comm.readPointer + 1) % COMM_BUFFER_SIZE;
 8002418:	b283      	uxth	r3, r0
		}else if(comm.state == BUFF_DATA && comm.writePointer == comm.readPointer){
 800241a:	d00a      	beq.n	8002432 <commBufferReadUInt32+0x62>
		*ret = *(comm.memory + comm.readPointer);
 800241c:	5c23      	ldrb	r3, [r4, r0]
 800241e:	f88d 3007 	strb.w	r3, [sp, #7]
		comm.readPointer = (comm.readPointer + 1) % COMM_BUFFER_SIZE;
 8002422:	3001      	adds	r0, #1
		if(comm.state == BUFF_FULL){
 8002424:	2902      	cmp	r1, #2
		comm.readPointer = (comm.readPointer + 1) % COMM_BUFFER_SIZE;
 8002426:	b2c0      	uxtb	r0, r0
		if(comm.state == BUFF_FULL){
 8002428:	d10c      	bne.n	8002444 <commBufferReadUInt32+0x74>
 800242a:	8110      	strh	r0, [r2, #8]
			comm.state = BUFF_DATA;
 800242c:	2101      	movs	r1, #1
 800242e:	7291      	strb	r1, [r2, #10]
 8002430:	e7e7      	b.n	8002402 <commBufferReadUInt32+0x32>
		}else if(comm.state == BUFF_DATA && comm.writePointer == comm.readPointer){
 8002432:	429d      	cmp	r5, r3
 8002434:	d020      	beq.n	8002478 <commBufferReadUInt32+0xa8>
		comm.readPointer = (comm.readPointer + 1) % COMM_BUFFER_SIZE;
 8002436:	1c43      	adds	r3, r0, #1
		*ret = *(comm.memory + comm.readPointer);
 8002438:	5c20      	ldrb	r0, [r4, r0]
 800243a:	f88d 0007 	strb.w	r0, [sp, #7]
		comm.readPointer = (comm.readPointer + 1) % COMM_BUFFER_SIZE;
 800243e:	b2d8      	uxtb	r0, r3
		}else if(comm.state == BUFF_DATA && comm.writePointer == comm.readPointer){
 8002440:	4285      	cmp	r5, r0
 8002442:	d01d      	beq.n	8002480 <commBufferReadUInt32+0xb0>
 8002444:	8110      	strh	r0, [r2, #8]
 8002446:	2e00      	cmp	r6, #0
 8002448:	d1f1      	bne.n	800242e <commBufferReadUInt32+0x5e>
	finalVal |= (0xFF & array[3]) << 24;
 800244a:	9801      	ldr	r0, [sp, #4]
}
 800244c:	b003      	add	sp, #12
 800244e:	bc70      	pop	{r4, r5, r6}
 8002450:	4770      	bx	lr
		*ret = *(comm.memory + comm.readPointer);
 8002452:	5ce1      	ldrb	r1, [r4, r3]
 8002454:	f88d 1005 	strb.w	r1, [sp, #5]
		comm.readPointer = (comm.readPointer + 1) % COMM_BUFFER_SIZE;
 8002458:	3301      	adds	r3, #1
 800245a:	b2db      	uxtb	r3, r3
 800245c:	2601      	movs	r6, #1
		}else if(comm.state == BUFF_DATA && comm.writePointer == comm.readPointer){
 800245e:	429d      	cmp	r5, r3
 8002460:	d00a      	beq.n	8002478 <commBufferReadUInt32+0xa8>
 8002462:	2101      	movs	r1, #1
 8002464:	e7d2      	b.n	800240c <commBufferReadUInt32+0x3c>
 8002466:	4285      	cmp	r5, r0
 8002468:	d006      	beq.n	8002478 <commBufferReadUInt32+0xa8>
		*ret = *(comm.memory + comm.readPointer);
 800246a:	5ce1      	ldrb	r1, [r4, r3]
 800246c:	f88d 1005 	strb.w	r1, [sp, #5]
		comm.readPointer = (comm.readPointer + 1) % COMM_BUFFER_SIZE;
 8002470:	3301      	adds	r3, #1
 8002472:	b2db      	uxtb	r3, r3
 8002474:	2600      	movs	r6, #0
 8002476:	e7f2      	b.n	800245e <commBufferReadUInt32+0x8e>
 8002478:	2300      	movs	r3, #0
 800247a:	8115      	strh	r5, [r2, #8]
 800247c:	7293      	strb	r3, [r2, #10]
 800247e:	e7c0      	b.n	8002402 <commBufferReadUInt32+0x32>
 8002480:	8115      	strh	r5, [r2, #8]
			comm.state = BUFF_EMPTY;
 8002482:	2100      	movs	r1, #0
 8002484:	e7d3      	b.n	800242e <commBufferReadUInt32+0x5e>
 8002486:	bf00      	nop
 8002488:	20000204 	.word	0x20000204

0800248c <commInputByte>:
/**
 * @brief  Processing of incoming byte
 * @param  incomming byte
 * @retval 0 success, 1 error - buffer full
 */
uint8_t commInputByte(uint8_t chr){
 800248c:	b530      	push	{r4, r5, lr}
 800248e:	4a26      	ldr	r2, [pc, #152]	; (8002528 <commInputByte+0x9c>)
	portBASE_TYPE xHigherPriorityTaskWoken;
	uint8_t result=0;	
	if (chr==';'){
 8002490:	283b      	cmp	r0, #59	; 0x3b
uint8_t commInputByte(uint8_t chr){
 8002492:	b083      	sub	sp, #12
 8002494:	7a93      	ldrb	r3, [r2, #10]
	if (chr==';'){
 8002496:	d012      	beq.n	80024be <commInputByte+0x32>
	if(comm.state == BUFF_FULL){
 8002498:	2b02      	cmp	r3, #2
 800249a:	d00c      	beq.n	80024b6 <commInputByte+0x2a>
		*(comm.memory + comm.writePointer) = chr;
 800249c:	88d4      	ldrh	r4, [r2, #6]
 800249e:	6815      	ldr	r5, [r2, #0]
		comm.writePointer = (comm.writePointer + 1) % COMM_BUFFER_SIZE;
 80024a0:	1c61      	adds	r1, r4, #1
 80024a2:	b2c9      	uxtb	r1, r1
		*(comm.memory + comm.writePointer) = chr;
 80024a4:	5528      	strb	r0, [r5, r4]
		comm.writePointer = (comm.writePointer + 1) % COMM_BUFFER_SIZE;
 80024a6:	80d1      	strh	r1, [r2, #6]
		if(comm.state == BUFF_EMPTY){
 80024a8:	b31b      	cbz	r3, 80024f2 <commInputByte+0x66>
		}else if(comm.state == BUFF_DATA && comm.writePointer == comm.readPointer){
 80024aa:	2b01      	cmp	r3, #1
 80024ac:	d027      	beq.n	80024fe <commInputByte+0x72>
		return 0;
 80024ae:	2400      	movs	r4, #0
		xQueueSendToBackFromISR(cmdParserMessageQueue, &passMsg, &xHigherPriorityTaskWoken);
		return result;
	}else{
		return commBufferStoreByte(chr);
	}
}
 80024b0:	4620      	mov	r0, r4
 80024b2:	b003      	add	sp, #12
 80024b4:	bd30      	pop	{r4, r5, pc}
		return 1;
 80024b6:	2401      	movs	r4, #1
}
 80024b8:	4620      	mov	r0, r4
 80024ba:	b003      	add	sp, #12
 80024bc:	bd30      	pop	{r4, r5, pc}
	if(comm.state == BUFF_FULL){
 80024be:	2b02      	cmp	r3, #2
 80024c0:	d028      	beq.n	8002514 <commInputByte+0x88>
		*(comm.memory + comm.writePointer) = chr;
 80024c2:	88d4      	ldrh	r4, [r2, #6]
 80024c4:	6815      	ldr	r5, [r2, #0]
		comm.writePointer = (comm.writePointer + 1) % COMM_BUFFER_SIZE;
 80024c6:	1c61      	adds	r1, r4, #1
 80024c8:	b2c9      	uxtb	r1, r1
		*(comm.memory + comm.writePointer) = chr;
 80024ca:	5528      	strb	r0, [r5, r4]
		comm.writePointer = (comm.writePointer + 1) % COMM_BUFFER_SIZE;
 80024cc:	80d1      	strh	r1, [r2, #6]
		if(comm.state == BUFF_EMPTY){
 80024ce:	b1eb      	cbz	r3, 800250c <commInputByte+0x80>
		}else if(comm.state == BUFF_DATA && comm.writePointer == comm.readPointer){
 80024d0:	2b01      	cmp	r3, #1
 80024d2:	d021      	beq.n	8002518 <commInputByte+0x8c>
		return 0;
 80024d4:	2400      	movs	r4, #0
		xQueueSendToBackFromISR(cmdParserMessageQueue, &passMsg, &xHigherPriorityTaskWoken);
 80024d6:	4a15      	ldr	r2, [pc, #84]	; (800252c <commInputByte+0xa0>)
		uint16_t passMsg = MSG_COMMS_TRY_PARSE;
 80024d8:	2330      	movs	r3, #48	; 0x30
 80024da:	f8ad 3002 	strh.w	r3, [sp, #2]
		xQueueSendToBackFromISR(cmdParserMessageQueue, &passMsg, &xHigherPriorityTaskWoken);
 80024de:	6810      	ldr	r0, [r2, #0]
 80024e0:	2300      	movs	r3, #0
 80024e2:	aa01      	add	r2, sp, #4
 80024e4:	f10d 0102 	add.w	r1, sp, #2
 80024e8:	f007 f860 	bl	80095ac <xQueueGenericSendFromISR>
}
 80024ec:	4620      	mov	r0, r4
 80024ee:	b003      	add	sp, #12
 80024f0:	bd30      	pop	{r4, r5, pc}
		return 0;
 80024f2:	461c      	mov	r4, r3
			comm.state = BUFF_DATA;
 80024f4:	2101      	movs	r1, #1
}
 80024f6:	4620      	mov	r0, r4
			comm.state = BUFF_DATA;
 80024f8:	7291      	strb	r1, [r2, #10]
}
 80024fa:	b003      	add	sp, #12
 80024fc:	bd30      	pop	{r4, r5, pc}
		}else if(comm.state == BUFF_DATA && comm.writePointer == comm.readPointer){
 80024fe:	8913      	ldrh	r3, [r2, #8]
 8002500:	428b      	cmp	r3, r1
 8002502:	d1d4      	bne.n	80024ae <commInputByte+0x22>
			comm.state = BUFF_FULL;
 8002504:	2302      	movs	r3, #2
 8002506:	7293      	strb	r3, [r2, #10]
		return 0;
 8002508:	2400      	movs	r4, #0
 800250a:	e7d5      	b.n	80024b8 <commInputByte+0x2c>
			comm.state = BUFF_DATA;
 800250c:	2101      	movs	r1, #1
		return 0;
 800250e:	461c      	mov	r4, r3
			comm.state = BUFF_DATA;
 8002510:	7291      	strb	r1, [r2, #10]
 8002512:	e7e0      	b.n	80024d6 <commInputByte+0x4a>
		return 1;
 8002514:	2401      	movs	r4, #1
 8002516:	e7de      	b.n	80024d6 <commInputByte+0x4a>
		}else if(comm.state == BUFF_DATA && comm.writePointer == comm.readPointer){
 8002518:	8913      	ldrh	r3, [r2, #8]
 800251a:	428b      	cmp	r3, r1
 800251c:	d1da      	bne.n	80024d4 <commInputByte+0x48>
			comm.state = BUFF_FULL;
 800251e:	2302      	movs	r3, #2
 8002520:	7293      	strb	r3, [r2, #10]
		return 0;
 8002522:	2400      	movs	r4, #0
 8002524:	e7d7      	b.n	80024d6 <commInputByte+0x4a>
 8002526:	bf00      	nop
 8002528:	20000204 	.word	0x20000204
 800252c:	200047d0 	.word	0x200047d0

08002530 <getBytesAvailable>:

uint16_t getBytesAvailable(){
	uint16_t result; 
	if(comm.state==BUFF_FULL){
 8002530:	4b09      	ldr	r3, [pc, #36]	; (8002558 <getBytesAvailable+0x28>)
 8002532:	7a98      	ldrb	r0, [r3, #10]
 8002534:	2802      	cmp	r0, #2
 8002536:	d00c      	beq.n	8002552 <getBytesAvailable+0x22>
		return COMM_BUFFER_SIZE;
	}else if(comm.state==BUFF_EMPTY){
 8002538:	b168      	cbz	r0, 8002556 <getBytesAvailable+0x26>
		return 0;
	}else{
		result = (comm.writePointer+COMM_BUFFER_SIZE-comm.readPointer)%COMM_BUFFER_SIZE;
 800253a:	88d8      	ldrh	r0, [r3, #6]
 800253c:	891b      	ldrh	r3, [r3, #8]
 800253e:	f500 7080 	add.w	r0, r0, #256	; 0x100
 8002542:	1ac0      	subs	r0, r0, r3
 8002544:	4243      	negs	r3, r0
 8002546:	b2db      	uxtb	r3, r3
 8002548:	b2c0      	uxtb	r0, r0
 800254a:	bf58      	it	pl
 800254c:	4258      	negpl	r0, r3
 800254e:	b280      	uxth	r0, r0
		return result;
 8002550:	4770      	bx	lr
		return COMM_BUFFER_SIZE;
 8002552:	f44f 7080 	mov.w	r0, #256	; 0x100
	}
}
 8002556:	4770      	bx	lr
 8002558:	20000204 	.word	0x20000204

0800255c <sendScopeConf>:
/**
 * @brief  Send Scope configuration.
 * @param  None
 * @retval None
 */
void sendScopeConf(){
 800255c:	b570      	push	{r4, r5, r6, lr}
	uint8_t i;
	commsSendString("OSCP");
 800255e:	4821      	ldr	r0, [pc, #132]	; (80025e4 <sendScopeConf+0x88>)
			break;
		case 1:
			commsSendString(SCOPE_CH2_PIN_STR);
			break;
		case 2:
			commsSendString(SCOPE_CH3_PIN_STR);
 8002560:	4e21      	ldr	r6, [pc, #132]	; (80025e8 <sendScopeConf+0x8c>)
			break;
		case 3:
			commsSendString(SCOPE_CH4_PIN_STR);
 8002562:	4d22      	ldr	r5, [pc, #136]	; (80025ec <sendScopeConf+0x90>)
			commsSendString(SCOPE_CH2_PIN_STR);
 8002564:	4c22      	ldr	r4, [pc, #136]	; (80025f0 <sendScopeConf+0x94>)
void sendScopeConf(){
 8002566:	b082      	sub	sp, #8
	commsSendString("OSCP");
 8002568:	f009 fa2a 	bl	800b9c0 <commsSendString>
	commsSendUint32(MAX_SAMPLING_FREQ_12B);
 800256c:	4821      	ldr	r0, [pc, #132]	; (80025f4 <sendScopeConf+0x98>)
 800256e:	f009 fa03 	bl	800b978 <commsSendUint32>
	commsSendUint32(MAX_SCOPE_BUFF_SIZE);
 8002572:	f247 5030 	movw	r0, #30000	; 0x7530
 8002576:	f009 f9ff 	bl	800b978 <commsSendUint32>
	commsSendUint32(MAX_ADC_CHANNELS);
 800257a:	2004      	movs	r0, #4
 800257c:	f009 f9fc 	bl	800b978 <commsSendUint32>
	for (i=0;i<MAX_ADC_CHANNELS;i++){
 8002580:	2300      	movs	r3, #0
 8002582:	f88d 3007 	strb.w	r3, [sp, #7]
 8002586:	e00e      	b.n	80025a6 <sendScopeConf+0x4a>
		switch(i){
 8002588:	2b03      	cmp	r3, #3
			commsSendString(SCOPE_CH1_PIN_STR);
 800258a:	481b      	ldr	r0, [pc, #108]	; (80025f8 <sendScopeConf+0x9c>)
		switch(i){
 800258c:	d015      	beq.n	80025ba <sendScopeConf+0x5e>
 800258e:	2b01      	cmp	r3, #1
 8002590:	d00f      	beq.n	80025b2 <sendScopeConf+0x56>
			commsSendString(SCOPE_CH4_PIN_STR);
 8002592:	f009 fa15 	bl	800b9c0 <commsSendString>
	for (i=0;i<MAX_ADC_CHANNELS;i++){
 8002596:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800259a:	3301      	adds	r3, #1
 800259c:	b2db      	uxtb	r3, r3
 800259e:	2b03      	cmp	r3, #3
 80025a0:	f88d 3007 	strb.w	r3, [sp, #7]
 80025a4:	d80b      	bhi.n	80025be <sendScopeConf+0x62>
		switch(i){
 80025a6:	2b02      	cmp	r3, #2
 80025a8:	d1ee      	bne.n	8002588 <sendScopeConf+0x2c>
			commsSendString(SCOPE_CH3_PIN_STR);
 80025aa:	4630      	mov	r0, r6
 80025ac:	f009 fa08 	bl	800b9c0 <commsSendString>
			break;
 80025b0:	e7f1      	b.n	8002596 <sendScopeConf+0x3a>
			commsSendString(SCOPE_CH2_PIN_STR);
 80025b2:	4620      	mov	r0, r4
 80025b4:	f009 fa04 	bl	800b9c0 <commsSendString>
			break;
 80025b8:	e7ed      	b.n	8002596 <sendScopeConf+0x3a>
			commsSendString(SCOPE_CH4_PIN_STR);
 80025ba:	4628      	mov	r0, r5
 80025bc:	e7e9      	b.n	8002592 <sendScopeConf+0x36>
			break;
		}
	}
	commsSendUint32(SCOPE_VREF);
 80025be:	f640 40e4 	movw	r0, #3300	; 0xce4
 80025c2:	f009 f9d9 	bl	800b978 <commsSendUint32>
	commsSendUint32(SCOPE_VREF_INT);
 80025c6:	4b0d      	ldr	r3, [pc, #52]	; (80025fc <sendScopeConf+0xa0>)
 80025c8:	8818      	ldrh	r0, [r3, #0]
 80025ca:	f009 f9d5 	bl	800b978 <commsSendUint32>
	commsSendBuff((uint8_t*)scopeGetRanges(&i),i);
 80025ce:	f10d 0007 	add.w	r0, sp, #7
 80025d2:	f002 fcdf 	bl	8004f94 <scopeGetRanges>
 80025d6:	f89d 1007 	ldrb.w	r1, [sp, #7]
 80025da:	f009 f9e7 	bl	800b9ac <commsSendBuff>
}
 80025de:	b002      	add	sp, #8
 80025e0:	bd70      	pop	{r4, r5, r6, pc}
 80025e2:	bf00      	nop
 80025e4:	08011a6c 	.word	0x08011a6c
 80025e8:	08011a84 	.word	0x08011a84
 80025ec:	08011a8c 	.word	0x08011a8c
 80025f0:	08011a7c 	.word	0x08011a7c
 80025f4:	003d0900 	.word	0x003d0900
 80025f8:	08011a74 	.word	0x08011a74
 80025fc:	1ffff7ba 	.word	0x1ffff7ba

08002600 <sendScopeInputs>:
/**
 * @brief  Send Scope input channels.
 * @param  None
 * @retval None
 */
void sendScopeInputs(){
 8002600:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	uint8_t i,j;
	commsSendString("INP_");
 8002604:	482b      	ldr	r0, [pc, #172]	; (80026b4 <sendScopeInputs+0xb4>)
 8002606:	4f2c      	ldr	r7, [pc, #176]	; (80026b8 <sendScopeInputs+0xb8>)
	if(MAX_ADC_CHANNELS>=4){
		commsSend(ANALOG_DEFAULT_INPUTS[3]);
	}

	for (i=0;i<MAX_ADC_CHANNELS;i++){
		commsSendString("/");
 8002608:	f8df b0b8 	ldr.w	fp, [pc, #184]	; 80026c4 <sendScopeInputs+0xc4>
				break;
			case 1:
				commsSendString((char *)ANALOG_CHANN_ADC2_NAME[j]);
				break;
			case 2:
				commsSendString((char *)ANALOG_CHANN_ADC3_NAME[j]);
 800260c:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 80026cc <sendScopeInputs+0xcc>
				break;
			case 3:
				commsSendString((char *)ANALOG_CHANN_ADC4_NAME[j]);
 8002610:	f8df 90bc 	ldr.w	r9, [pc, #188]	; 80026d0 <sendScopeInputs+0xd0>
				commsSendString((char *)ANALOG_CHANN_ADC2_NAME[j]);
 8002614:	f8df 80bc 	ldr.w	r8, [pc, #188]	; 80026d4 <sendScopeInputs+0xd4>
	commsSendString("INP_");
 8002618:	f009 f9d2 	bl	800b9c0 <commsSendString>
		commsSend(ANALOG_DEFAULT_INPUTS[0]);
 800261c:	2002      	movs	r0, #2
 800261e:	f009 f9a9 	bl	800b974 <commsSend>
		commsSend(ANALOG_DEFAULT_INPUTS[1]);
 8002622:	2004      	movs	r0, #4
 8002624:	f009 f9a6 	bl	800b974 <commsSend>
		commsSend(ANALOG_DEFAULT_INPUTS[2]);
 8002628:	2002      	movs	r0, #2
 800262a:	f009 f9a3 	bl	800b974 <commsSend>
		commsSend(ANALOG_DEFAULT_INPUTS[3]);
 800262e:	2001      	movs	r0, #1
 8002630:	f009 f9a0 	bl	800b974 <commsSend>
	for (i=0;i<MAX_ADC_CHANNELS;i++){
 8002634:	2500      	movs	r5, #0
		commsSendString("/");
 8002636:	4658      	mov	r0, fp
 8002638:	f009 f9c2 	bl	800b9c0 <commsSendString>
		for (j=0;j<NUM_OF_ANALOG_INPUTS[i];j++){
 800263c:	f817 6b01 	ldrb.w	r6, [r7], #1
 8002640:	b316      	cbz	r6, 8002688 <sendScopeInputs+0x88>
 8002642:	2400      	movs	r4, #0
 8002644:	1c63      	adds	r3, r4, #1
			switch(i){
 8002646:	2d02      	cmp	r5, #2
 8002648:	4622      	mov	r2, r4
 800264a:	b2dc      	uxtb	r4, r3
 800264c:	d016      	beq.n	800267c <sendScopeInputs+0x7c>
 800264e:	2d03      	cmp	r5, #3
				commsSendString((char *)ANALOG_CHANN_ADC1_NAME[j]);
 8002650:	4b1a      	ldr	r3, [pc, #104]	; (80026bc <sendScopeInputs+0xbc>)
			switch(i){
 8002652:	d025      	beq.n	80026a0 <sendScopeInputs+0xa0>
 8002654:	2d01      	cmp	r5, #1
				commsSendString((char *)ANALOG_CHANN_ADC1_NAME[j]);
 8002656:	bf14      	ite	ne
 8002658:	f853 0022 	ldrne.w	r0, [r3, r2, lsl #2]
				commsSendString((char *)ANALOG_CHANN_ADC2_NAME[j]);
 800265c:	f858 0022 	ldreq.w	r0, [r8, r2, lsl #2]
 8002660:	f009 f9ae 	bl	800b9c0 <commsSendString>
		for (j=0;j<NUM_OF_ANALOG_INPUTS[i];j++){
 8002664:	42a6      	cmp	r6, r4
 8002666:	d90f      	bls.n	8002688 <sendScopeInputs+0x88>
			if(j>0){
 8002668:	2c00      	cmp	r4, #0
 800266a:	d0eb      	beq.n	8002644 <sendScopeInputs+0x44>
				commsSendString(":");
 800266c:	4814      	ldr	r0, [pc, #80]	; (80026c0 <sendScopeInputs+0xc0>)
 800266e:	f009 f9a7 	bl	800b9c0 <commsSendString>
 8002672:	1c63      	adds	r3, r4, #1
			switch(i){
 8002674:	2d02      	cmp	r5, #2
 8002676:	4622      	mov	r2, r4
 8002678:	b2dc      	uxtb	r4, r3
 800267a:	d1e8      	bne.n	800264e <sendScopeInputs+0x4e>
				commsSendString((char *)ANALOG_CHANN_ADC3_NAME[j]);
 800267c:	f85a 0022 	ldr.w	r0, [sl, r2, lsl #2]
 8002680:	f009 f99e 	bl	800b9c0 <commsSendString>
		for (j=0;j<NUM_OF_ANALOG_INPUTS[i];j++){
 8002684:	42a6      	cmp	r6, r4
 8002686:	d8ef      	bhi.n	8002668 <sendScopeInputs+0x68>
	for (i=0;i<MAX_ADC_CHANNELS;i++){
 8002688:	3501      	adds	r5, #1
 800268a:	b2ed      	uxtb	r5, r5
 800268c:	2d04      	cmp	r5, #4
 800268e:	d1d2      	bne.n	8002636 <sendScopeInputs+0x36>
				break;
			}
		}
	}
	commsSendString("/");
 8002690:	480c      	ldr	r0, [pc, #48]	; (80026c4 <sendScopeInputs+0xc4>)
 8002692:	f009 f995 	bl	800b9c0 <commsSendString>
	commsSendString(";");
 8002696:	480c      	ldr	r0, [pc, #48]	; (80026c8 <sendScopeInputs+0xc8>)
}
 8002698:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	commsSendString(";");
 800269c:	f009 b990 	b.w	800b9c0 <commsSendString>
				commsSendString((char *)ANALOG_CHANN_ADC4_NAME[j]);
 80026a0:	f859 0022 	ldr.w	r0, [r9, r2, lsl #2]
 80026a4:	f009 f98c 	bl	800b9c0 <commsSendString>
		for (j=0;j<NUM_OF_ANALOG_INPUTS[i];j++){
 80026a8:	42a6      	cmp	r6, r4
 80026aa:	d9f1      	bls.n	8002690 <sendScopeInputs+0x90>
			if(j>0){
 80026ac:	2c00      	cmp	r4, #0
 80026ae:	d0c9      	beq.n	8002644 <sendScopeInputs+0x44>
 80026b0:	e7dc      	b.n	800266c <sendScopeInputs+0x6c>
 80026b2:	bf00      	nop
 80026b4:	08011a94 	.word	0x08011a94
 80026b8:	080119b8 	.word	0x080119b8
 80026bc:	08011890 	.word	0x08011890
 80026c0:	08011aa0 	.word	0x08011aa0
 80026c4:	08011a9c 	.word	0x08011a9c
 80026c8:	08011aa4 	.word	0x08011aa4
 80026cc:	080118dc 	.word	0x080118dc
 80026d0:	080118ec 	.word	0x080118ec
 80026d4:	080118b4 	.word	0x080118b4

080026d8 <sendLogAnlysConf>:
}
#endif //USE_SYNC_PWM

#ifdef USE_LOG_ANLYS
void sendLogAnlysConf(void)
{
 80026d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint8_t i;
	commsSendString("LOGA");
 80026dc:	4823      	ldr	r0, [pc, #140]	; (800276c <sendLogAnlysConf+0x94>)
			break;
		case 5:
			commsSendString(LOG_ANLYS_PIN_CH6);
			break;
		case 6:
			commsSendString(LOG_ANLYS_PIN_CH7);
 80026de:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 8002798 <sendLogAnlysConf+0xc0>
			commsSendString(LOG_ANLYS_PIN_CH6);
 80026e2:	4f23      	ldr	r7, [pc, #140]	; (8002770 <sendLogAnlysConf+0x98>)
			commsSendString(LOG_ANLYS_PIN_CH5);
 80026e4:	4e23      	ldr	r6, [pc, #140]	; (8002774 <sendLogAnlysConf+0x9c>)
	commsSendString("LOGA");
 80026e6:	f009 f96b 	bl	800b9c0 <commsSendString>
	commsSendUint32(LOG_ANLYS_POSTTRIG_PERIPH_CLOCK);
 80026ea:	4823      	ldr	r0, [pc, #140]	; (8002778 <sendLogAnlysConf+0xa0>)
 80026ec:	f009 f944 	bl	800b978 <commsSendUint32>
	commsSendUint32(LOG_ANLYS_TIMEBASE_PERIPH_CLOCK);
 80026f0:	4822      	ldr	r0, [pc, #136]	; (800277c <sendLogAnlysConf+0xa4>)
 80026f2:	f009 f941 	bl	800b978 <commsSendUint32>
	commsSendUint32(LOG_ANLYS_SAMPLING_FREQ);
 80026f6:	4822      	ldr	r0, [pc, #136]	; (8002780 <sendLogAnlysConf+0xa8>)
 80026f8:	f009 f93e 	bl	800b978 <commsSendUint32>
	commsSendUint32(LOG_ANLYS_BUFFER_LENGTH);
 80026fc:	f644 6020 	movw	r0, #20000	; 0x4e20
 8002700:	f009 f93a 	bl	800b978 <commsSendUint32>
	commsSendUint32(LOG_ANLYS_CHANNELS_NUM);
 8002704:	2008      	movs	r0, #8
 8002706:	f009 f937 	bl	800b978 <commsSendUint32>
 800270a:	2400      	movs	r4, #0
 800270c:	b2e5      	uxtb	r5, r4
		switch(i){
 800270e:	1e6b      	subs	r3, r5, #1
 8002710:	2b06      	cmp	r3, #6
 8002712:	d805      	bhi.n	8002720 <sendLogAnlysConf+0x48>
 8002714:	e8df f003 	tbb	[pc, r3]
 8002718:	13171b1f 	.word	0x13171b1f
 800271c:	0b0f      	.short	0x0b0f
 800271e:	23          	.byte	0x23
 800271f:	00          	.byte	0x00
			commsSendString(LOG_ANLYS_PIN_CH1);
 8002720:	4818      	ldr	r0, [pc, #96]	; (8002784 <sendLogAnlysConf+0xac>)
 8002722:	f009 f94d 	bl	800b9c0 <commsSendString>
	for (i=0;i<LOG_ANLYS_CHANNELS_NUM;i++){
 8002726:	2d07      	cmp	r5, #7
 8002728:	d01e      	beq.n	8002768 <sendLogAnlysConf+0x90>
 800272a:	3401      	adds	r4, #1
 800272c:	e7ee      	b.n	800270c <sendLogAnlysConf+0x34>
			commsSendString(LOG_ANLYS_PIN_CH7);
 800272e:	4640      	mov	r0, r8
 8002730:	f009 f946 	bl	800b9c0 <commsSendString>
			break;
 8002734:	e7f9      	b.n	800272a <sendLogAnlysConf+0x52>
			commsSendString(LOG_ANLYS_PIN_CH6);
 8002736:	4638      	mov	r0, r7
 8002738:	f009 f942 	bl	800b9c0 <commsSendString>
			break;
 800273c:	e7f5      	b.n	800272a <sendLogAnlysConf+0x52>
			commsSendString(LOG_ANLYS_PIN_CH5);
 800273e:	4630      	mov	r0, r6
 8002740:	f009 f93e 	bl	800b9c0 <commsSendString>
			break;
 8002744:	e7f1      	b.n	800272a <sendLogAnlysConf+0x52>
			commsSendString(LOG_ANLYS_PIN_CH4);
 8002746:	4810      	ldr	r0, [pc, #64]	; (8002788 <sendLogAnlysConf+0xb0>)
 8002748:	f009 f93a 	bl	800b9c0 <commsSendString>
			break;
 800274c:	e7ed      	b.n	800272a <sendLogAnlysConf+0x52>
			commsSendString(LOG_ANLYS_PIN_CH3);
 800274e:	480f      	ldr	r0, [pc, #60]	; (800278c <sendLogAnlysConf+0xb4>)
 8002750:	f009 f936 	bl	800b9c0 <commsSendString>
			break;
 8002754:	e7e9      	b.n	800272a <sendLogAnlysConf+0x52>
			commsSendString(LOG_ANLYS_PIN_CH2);
 8002756:	480e      	ldr	r0, [pc, #56]	; (8002790 <sendLogAnlysConf+0xb8>)
 8002758:	f009 f932 	bl	800b9c0 <commsSendString>
			break;
 800275c:	e7e5      	b.n	800272a <sendLogAnlysConf+0x52>
		case 7:
			commsSendString(LOG_ANLYS_PIN_CH8);
 800275e:	480d      	ldr	r0, [pc, #52]	; (8002794 <sendLogAnlysConf+0xbc>)
			break;
		}
	}	
}
 8002760:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
			commsSendString(LOG_ANLYS_PIN_CH8);
 8002764:	f009 b92c 	b.w	800b9c0 <commsSendString>
}
 8002768:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800276c:	08011a24 	.word	0x08011a24
 8002770:	08011a54 	.word	0x08011a54
 8002774:	08011a4c 	.word	0x08011a4c
 8002778:	044aa200 	.word	0x044aa200
 800277c:	08954400 	.word	0x08954400
 8002780:	02255100 	.word	0x02255100
 8002784:	08011a2c 	.word	0x08011a2c
 8002788:	08011a44 	.word	0x08011a44
 800278c:	08011a3c 	.word	0x08011a3c
 8002790:	08011a34 	.word	0x08011a34
 8002794:	08011a64 	.word	0x08011a64
 8002798:	08011a5c 	.word	0x08011a5c

0800279c <CommTask>:
void CommTask(void const *argument){
 800279c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80027a0:	b08f      	sub	sp, #60	; 0x3c
	uint16_t message = 0xFFFF;
 80027a2:	f64f 73ff 	movw	r3, #65535	; 0xffff
	messageQueue = xQueueCreate(5, sizeof(message)/sizeof(uint8_t));
 80027a6:	2200      	movs	r2, #0
 80027a8:	2102      	movs	r1, #2
 80027aa:	2005      	movs	r0, #5
	uint16_t message = 0xFFFF;
 80027ac:	f8ad 3018 	strh.w	r3, [sp, #24]
	messageQueue = xQueueCreate(5, sizeof(message)/sizeof(uint8_t));
 80027b0:	f006 fca6 	bl	8009100 <xQueueGenericCreate>
 80027b4:	4eae      	ldr	r6, [pc, #696]	; (8002a70 <CommTask+0x2d4>)
	commsMutex = xSemaphoreCreateRecursiveMutex();
 80027b6:	4faf      	ldr	r7, [pc, #700]	; (8002a74 <CommTask+0x2d8>)
	messageQueue = xQueueCreate(5, sizeof(message)/sizeof(uint8_t));
 80027b8:	6030      	str	r0, [r6, #0]
	commsMutex = xSemaphoreCreateRecursiveMutex();
 80027ba:	2004      	movs	r0, #4
 80027bc:	f006 fea2 	bl	8009504 <xQueueCreateMutex>
	xSemaphoreTakeRecursive(commsMutex, portMAX_DELAY);
 80027c0:	f04f 31ff 	mov.w	r1, #4294967295
	commsMutex = xSemaphoreCreateRecursiveMutex();
 80027c4:	6038      	str	r0, [r7, #0]
	xSemaphoreTakeRecursive(commsMutex, portMAX_DELAY);
 80027c6:	f007 f90f 	bl	80099e8 <xQueueTakeMutexRecursive>
	MX_USART2_UART_Init();
 80027ca:	f00c f8f3 	bl	800e9b4 <MX_USART2_UART_Init>
	comm.memory = commBuffMem;
 80027ce:	4baa      	ldr	r3, [pc, #680]	; (8002a78 <CommTask+0x2dc>)
 80027d0:	4aaa      	ldr	r2, [pc, #680]	; (8002a7c <CommTask+0x2e0>)
	uint8_t header[16]="OSC_yyyyxxxxCH0x";
 80027d2:	4cab      	ldr	r4, [pc, #684]	; (8002a80 <CommTask+0x2e4>)
	comm.memory = commBuffMem;
 80027d4:	601a      	str	r2, [r3, #0]
	comm.bufferSize = COMM_BUFFER_SIZE;
 80027d6:	f44f 7180 	mov.w	r1, #256	; 0x100
	comm.readPointer = 0;
 80027da:	2200      	movs	r2, #0
	comm.bufferSize = COMM_BUFFER_SIZE;
 80027dc:	6059      	str	r1, [r3, #4]
	xSemaphoreGiveRecursive(commsMutex);
 80027de:	6838      	ldr	r0, [r7, #0]
	comm.readPointer = 0;
 80027e0:	811a      	strh	r2, [r3, #8]
	comm.state = BUFF_EMPTY;
 80027e2:	729a      	strb	r2, [r3, #10]
	xSemaphoreGiveRecursive(commsMutex);
 80027e4:	f006 fec2 	bl	800956c <xQueueGiveMutexRecursive>
	uint8_t header[16]="OSC_yyyyxxxxCH0x";
 80027e8:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80027ec:	ad0a      	add	r5, sp, #40	; 0x28
	uint8_t header_gen[12]="GEN_xCH_Fxxx";
 80027ee:	3414      	adds	r4, #20
	uint8_t header[16]="OSC_yyyyxxxxCH0x";
 80027f0:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
	uint8_t header_gen[12]="GEN_xCH_Fxxx";
 80027f4:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80027f8:	ab07      	add	r3, sp, #28
 80027fa:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80027fe:	f8df a2e4 	ldr.w	sl, [pc, #740]	; 8002ae4 <CommTask+0x348>
 8002802:	f8df b2e4 	ldr.w	fp, [pc, #740]	; 8002ae8 <CommTask+0x34c>
 8002806:	f8df 82e4 	ldr.w	r8, [pc, #740]	; 8002aec <CommTask+0x350>
		xQueueReceive (messageQueue, &message, portMAX_DELAY);
 800280a:	6830      	ldr	r0, [r6, #0]
 800280c:	2300      	movs	r3, #0
 800280e:	f04f 32ff 	mov.w	r2, #4294967295
 8002812:	a906      	add	r1, sp, #24
 8002814:	f006 ff60 	bl	80096d8 <xQueueGenericReceive>
		xSemaphoreTakeRecursive(commsMutex, portMAX_DELAY);
 8002818:	f04f 31ff 	mov.w	r1, #4294967295
 800281c:	6838      	ldr	r0, [r7, #0]
 800281e:	f007 f8e3 	bl	80099e8 <xQueueTakeMutexRecursive>
		switch(message){
 8002822:	f8bd 3018 	ldrh.w	r3, [sp, #24]
 8002826:	2b33      	cmp	r3, #51	; 0x33
 8002828:	f200 82e8 	bhi.w	8002dfc <CommTask+0x660>
 800282c:	e8df f013 	tbh	[pc, r3, lsl #1]
 8002830:	019b00de 	.word	0x019b00de
 8002834:	010b0189 	.word	0x010b0189
 8002838:	02bb0059 	.word	0x02bb0059
 800283c:	02e602e6 	.word	0x02e602e6
 8002840:	02e602e6 	.word	0x02e602e6
 8002844:	02e602e6 	.word	0x02e602e6
 8002848:	02e602e6 	.word	0x02e602e6
 800284c:	02e00034 	.word	0x02e00034
 8002850:	02e602b5 	.word	0x02e602b5
 8002854:	02e602e6 	.word	0x02e602e6
 8002858:	01e602e6 	.word	0x01e602e6
 800285c:	01d801df 	.word	0x01d801df
 8002860:	02e601d2 	.word	0x02e601d2
 8002864:	02e602e6 	.word	0x02e602e6
 8002868:	02e602e6 	.word	0x02e602e6
 800286c:	009c0160 	.word	0x009c0160
 8002870:	02e6008c 	.word	0x02e6008c
 8002874:	008102e6 	.word	0x008102e6
 8002878:	02e600c5 	.word	0x02e600c5
 800287c:	02e602e6 	.word	0x02e602e6
 8002880:	00d7005d 	.word	0x00d7005d
 8002884:	00ef00d0 	.word	0x00ef00d0
 8002888:	02e602e6 	.word	0x02e602e6
 800288c:	02e602e6 	.word	0x02e602e6
 8002890:	005902e6 	.word	0x005902e6
 8002894:	00e802e6 	.word	0x00e802e6
			if(counter.state==COUNTER_ETR){
 8002898:	f89b 33b8 	ldrb.w	r3, [fp, #952]	; 0x3b8
 800289c:	2b01      	cmp	r3, #1
 800289e:	f000 8300 	beq.w	8002ea2 <CommTask+0x706>
			}else if(counter.state==COUNTER_REF){
 80028a2:	f89b 33b8 	ldrb.w	r3, [fp, #952]	; 0x3b8
 80028a6:	2b04      	cmp	r3, #4
 80028a8:	f000 82ec 	beq.w	8002e84 <CommTask+0x6e8>
			}else if(counter.state==COUNTER_IC){
 80028ac:	f89b 33b8 	ldrb.w	r3, [fp, #952]	; 0x3b8
 80028b0:	2b02      	cmp	r3, #2
 80028b2:	f000 8301 	beq.w	8002eb8 <CommTask+0x71c>
			}else if(counter.state==COUNTER_TI){						
 80028b6:	f89b 33b8 	ldrb.w	r3, [fp, #952]	; 0x3b8
 80028ba:	2b03      	cmp	r3, #3
 80028bc:	d111      	bne.n	80028e2 <CommTask+0x146>
				switch(counter.tiState){
 80028be:	f89b 33c9 	ldrb.w	r3, [fp, #969]	; 0x3c9
 80028c2:	b2db      	uxtb	r3, r3
 80028c4:	2b01      	cmp	r3, #1
 80028c6:	f000 8359 	beq.w	8002f7c <CommTask+0x7e0>
 80028ca:	2b02      	cmp	r3, #2
 80028cc:	d106      	bne.n	80028dc <CommTask+0x140>
					commsSendString(STR_CNT_TI_DATA);
 80028ce:	486d      	ldr	r0, [pc, #436]	; (8002a84 <CommTask+0x2e8>)
 80028d0:	f009 f876 	bl	800b9c0 <commsSendString>
					commsSendDouble(counter.counterIc.ic1freq);
 80028d4:	ed9b 0be0 	vldr	d0, [fp, #896]	; 0x380
 80028d8:	f009 f88c 	bl	800b9f4 <commsSendDouble>
				counter.tiState = CLEAR;
 80028dc:	2300      	movs	r3, #0
 80028de:	f88b 33c9 	strb.w	r3, [fp, #969]	; 0x3c9
		xSemaphoreGiveRecursive(commsMutex);
 80028e2:	6838      	ldr	r0, [r7, #0]
 80028e4:	f006 fe42 	bl	800956c <xQueueGiveMutexRecursive>
		xQueueReceive (messageQueue, &message, portMAX_DELAY);
 80028e8:	e78f      	b.n	800280a <CommTask+0x6e>
				header_gen[4]=i+1+48;
 80028ea:	2331      	movs	r3, #49	; 0x31
				j=genGetRealSmplFreq(i+1);
 80028ec:	2001      	movs	r0, #1
				header_gen[4]=i+1+48;
 80028ee:	f88d 3020 	strb.w	r3, [sp, #32]
				j=genGetRealSmplFreq(i+1);
 80028f2:	f001 fa55 	bl	8003da0 <genGetRealSmplFreq>
				commsSendBuff(header_gen,12);
 80028f6:	210c      	movs	r1, #12
				header_gen[9]=(uint8_t)(j>>16);
 80028f8:	0c02      	lsrs	r2, r0, #16
				header_gen[10]=(uint8_t)(j>>8);
 80028fa:	0a03      	lsrs	r3, r0, #8
				header_gen[11]=(uint8_t)(j);
 80028fc:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
				commsSendBuff(header_gen,12);
 8002900:	a807      	add	r0, sp, #28
				header_gen[9]=(uint8_t)(j>>16);
 8002902:	f88d 2025 	strb.w	r2, [sp, #37]	; 0x25
				header_gen[10]=(uint8_t)(j>>8);
 8002906:	f88d 3026 	strb.w	r3, [sp, #38]	; 0x26
				commsSendBuff(header_gen,12);
 800290a:	f009 f84f 	bl	800b9ac <commsSendBuff>
				header_gen[4]=i+1+48;
 800290e:	2332      	movs	r3, #50	; 0x32
				j=genGetRealSmplFreq(i+1);
 8002910:	2002      	movs	r0, #2
				header_gen[4]=i+1+48;
 8002912:	f88d 3020 	strb.w	r3, [sp, #32]
				j=genGetRealSmplFreq(i+1);
 8002916:	f001 fa43 	bl	8003da0 <genGetRealSmplFreq>
				commsSendBuff(header_gen,12);
 800291a:	210c      	movs	r1, #12
				header_gen[9]=(uint8_t)(j>>16);
 800291c:	0c02      	lsrs	r2, r0, #16
				header_gen[10]=(uint8_t)(j>>8);
 800291e:	0a03      	lsrs	r3, r0, #8
				header_gen[11]=(uint8_t)(j);
 8002920:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
				commsSendBuff(header_gen,12);
 8002924:	a807      	add	r0, sp, #28
				header_gen[9]=(uint8_t)(j>>16);
 8002926:	f88d 2025 	strb.w	r2, [sp, #37]	; 0x25
				header_gen[10]=(uint8_t)(j>>8);
 800292a:	f88d 3026 	strb.w	r3, [sp, #38]	; 0x26
				commsSendBuff(header_gen,12);
 800292e:	f009 f83d 	bl	800b9ac <commsSendBuff>
			commsSendString(STR_GEN_PWM_REAL_FREQ_CH1);
 8002932:	4855      	ldr	r0, [pc, #340]	; (8002a88 <CommTask+0x2ec>)
 8002934:	f009 f844 	bl	800b9c0 <commsSendString>
			commsSendDouble(generator.realPwmFreqCh1);
 8002938:	ed9a 0b06 	vldr	d0, [sl, #24]
 800293c:	f009 f85a 	bl	800b9f4 <commsSendDouble>
		xSemaphoreGiveRecursive(commsMutex);
 8002940:	6838      	ldr	r0, [r7, #0]
 8002942:	f006 fe13 	bl	800956c <xQueueGiveMutexRecursive>
 8002946:	e760      	b.n	800280a <CommTask+0x6e>
	commsSendString("GENP");		
 8002948:	4850      	ldr	r0, [pc, #320]	; (8002a8c <CommTask+0x2f0>)
 800294a:	f009 f839 	bl	800b9c0 <commsSendString>
	commsSendUint32(MAX_GEN_PWM_CHANNELS);
 800294e:	2002      	movs	r0, #2
 8002950:	f009 f812 	bl	800b978 <commsSendUint32>
			commsSendString(GEN_PWM_CH1_PIN);
 8002954:	484e      	ldr	r0, [pc, #312]	; (8002a90 <CommTask+0x2f4>)
 8002956:	f009 f833 	bl	800b9c0 <commsSendString>
			commsSendString(GEN_PWM_CH2_PIN);
 800295a:	484e      	ldr	r0, [pc, #312]	; (8002a94 <CommTask+0x2f8>)
 800295c:	f009 f830 	bl	800b9c0 <commsSendString>
		xSemaphoreGiveRecursive(commsMutex);
 8002960:	6838      	ldr	r0, [r7, #0]
 8002962:	f006 fe03 	bl	800956c <xQueueGiveMutexRecursive>
 8002966:	e750      	b.n	800280a <CommTask+0x6e>
	commsSendString("GEN_");
 8002968:	484b      	ldr	r0, [pc, #300]	; (8002a98 <CommTask+0x2fc>)
 800296a:	f009 f829 	bl	800b9c0 <commsSendString>
	commsSendUint32(MAX_GENERATING_FREQ);
 800296e:	484b      	ldr	r0, [pc, #300]	; (8002a9c <CommTask+0x300>)
 8002970:	f009 f802 	bl	800b978 <commsSendUint32>
	commsSendUint32(MAX_GENERATOR_BUFF_SIZE);
 8002974:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8002978:	f008 fffe 	bl	800b978 <commsSendUint32>
	commsSendUint32(DAC_DATA_DEPTH);
 800297c:	200c      	movs	r0, #12
 800297e:	f008 fffb 	bl	800b978 <commsSendUint32>
	commsSendUint32(MAX_DAC_CHANNELS);
 8002982:	2002      	movs	r0, #2
 8002984:	f008 fff8 	bl	800b978 <commsSendUint32>
			commsSendString(GEN_CH1_PIN_STR);
 8002988:	4845      	ldr	r0, [pc, #276]	; (8002aa0 <CommTask+0x304>)
 800298a:	f009 f819 	bl	800b9c0 <commsSendString>
			commsSendString(GEN_CH2_PIN_STR);
 800298e:	4845      	ldr	r0, [pc, #276]	; (8002aa4 <CommTask+0x308>)
 8002990:	f009 f816 	bl	800b9c0 <commsSendString>
	commsSendUint32(0);
 8002994:	2000      	movs	r0, #0
 8002996:	f008 ffef 	bl	800b978 <commsSendUint32>
	commsSendUint32(GEN_VREF);
 800299a:	f640 40e4 	movw	r0, #3300	; 0xce4
 800299e:	f008 ffeb 	bl	800b978 <commsSendUint32>
	commsSendUint32(GEN_VDDA);
 80029a2:	f640 40e4 	movw	r0, #3300	; 0xce4
 80029a6:	f008 ffe7 	bl	800b978 <commsSendUint32>
	commsSendUint32(GEN_VREF_INT);
 80029aa:	f240 40ba 	movw	r0, #1210	; 0x4ba
 80029ae:	f008 ffe3 	bl	800b978 <commsSendUint32>
		xSemaphoreGiveRecursive(commsMutex);
 80029b2:	6838      	ldr	r0, [r7, #0]
 80029b4:	f006 fdda 	bl	800956c <xQueueGiveMutexRecursive>
 80029b8:	e727      	b.n	800280a <CommTask+0x6e>
			commsSendString(STR_GEN_PWM_REAL_FREQ_CH2);
 80029ba:	483b      	ldr	r0, [pc, #236]	; (8002aa8 <CommTask+0x30c>)
 80029bc:	f009 f800 	bl	800b9c0 <commsSendString>
			commsSendDouble(generator.realPwmFreqCh2);
 80029c0:	ed9a 0b08 	vldr	d0, [sl, #32]
 80029c4:	f009 f816 	bl	800b9f4 <commsSendDouble>
		xSemaphoreGiveRecursive(commsMutex);
 80029c8:	6838      	ldr	r0, [r7, #0]
 80029ca:	f006 fdcf 	bl	800956c <xQueueGiveMutexRecursive>
 80029ce:	e71c      	b.n	800280a <CommTask+0x6e>
			commsSendString(STR_GEN_OK);
 80029d0:	4836      	ldr	r0, [pc, #216]	; (8002aac <CommTask+0x310>)
 80029d2:	f008 fff5 	bl	800b9c0 <commsSendString>
		xSemaphoreGiveRecursive(commsMutex);
 80029d6:	6838      	ldr	r0, [r7, #0]
 80029d8:	f006 fdc8 	bl	800956c <xQueueGiveMutexRecursive>
 80029dc:	e715      	b.n	800280a <CommTask+0x6e>
			commsSendString(STR_GEN_NEXT);
 80029de:	4834      	ldr	r0, [pc, #208]	; (8002ab0 <CommTask+0x314>)
 80029e0:	f008 ffee 	bl	800b9c0 <commsSendString>
		xSemaphoreGiveRecursive(commsMutex);
 80029e4:	6838      	ldr	r0, [r7, #0]
 80029e6:	f006 fdc1 	bl	800956c <xQueueGiveMutexRecursive>
 80029ea:	e70e      	b.n	800280a <CommTask+0x6e>
			commsSendString(STR_ACK);
 80029ec:	4831      	ldr	r0, [pc, #196]	; (8002ab4 <CommTask+0x318>)
 80029ee:	f008 ffe7 	bl	800b9c0 <commsSendString>
			commsSendString(IDN_STRING);
 80029f2:	4831      	ldr	r0, [pc, #196]	; (8002ab8 <CommTask+0x31c>)
 80029f4:	f008 ffe4 	bl	800b9c0 <commsSendString>
		xSemaphoreGiveRecursive(commsMutex);
 80029f8:	6838      	ldr	r0, [r7, #0]
 80029fa:	f006 fdb7 	bl	800956c <xQueueGiveMutexRecursive>
 80029fe:	e704      	b.n	800280a <CommTask+0x6e>
			commsSendString(STR_ACK);
 8002a00:	482c      	ldr	r0, [pc, #176]	; (8002ab4 <CommTask+0x318>)
 8002a02:	f008 ffdd 	bl	800b9c0 <commsSendString>
		xSemaphoreGiveRecursive(commsMutex);
 8002a06:	6838      	ldr	r0, [r7, #0]
 8002a08:	f006 fdb0 	bl	800956c <xQueueGiveMutexRecursive>
 8002a0c:	e6fd      	b.n	800280a <CommTask+0x6e>
	commsSendString("SYNP");		
 8002a0e:	482b      	ldr	r0, [pc, #172]	; (8002abc <CommTask+0x320>)
 8002a10:	f008 ffd6 	bl	800b9c0 <commsSendString>
	commsSendUint32(SYNC_PWM_TIM_PERIPH_CLOCK);
 8002a14:	482a      	ldr	r0, [pc, #168]	; (8002ac0 <CommTask+0x324>)
 8002a16:	f008 ffaf 	bl	800b978 <commsSendUint32>
	commsSendUint32(MAX_SYNC_PWM_FREQ);
 8002a1a:	482a      	ldr	r0, [pc, #168]	; (8002ac4 <CommTask+0x328>)
 8002a1c:	f008 ffac 	bl	800b978 <commsSendUint32>
	commsSendUint32(MAX_SYNC_PWM_CHANNELS);
 8002a20:	2004      	movs	r0, #4
 8002a22:	f008 ffa9 	bl	800b978 <commsSendUint32>
			commsSendString(SYNC_PWM_CH1_PIN);
 8002a26:	4828      	ldr	r0, [pc, #160]	; (8002ac8 <CommTask+0x32c>)
 8002a28:	f008 ffca 	bl	800b9c0 <commsSendString>
			commsSendString(SYNC_PWM_CH2_PIN);
 8002a2c:	4827      	ldr	r0, [pc, #156]	; (8002acc <CommTask+0x330>)
 8002a2e:	f008 ffc7 	bl	800b9c0 <commsSendString>
			commsSendString(SYNC_PWM_CH3_PIN);
 8002a32:	4827      	ldr	r0, [pc, #156]	; (8002ad0 <CommTask+0x334>)
 8002a34:	f008 ffc4 	bl	800b9c0 <commsSendString>
			commsSendString(SYNC_PWM_CH4_PIN);
 8002a38:	4826      	ldr	r0, [pc, #152]	; (8002ad4 <CommTask+0x338>)
 8002a3a:	f008 ffc1 	bl	800b9c0 <commsSendString>
		xSemaphoreGiveRecursive(commsMutex);
 8002a3e:	6838      	ldr	r0, [r7, #0]
 8002a40:	f006 fd94 	bl	800956c <xQueueGiveMutexRecursive>
 8002a44:	e6e1      	b.n	800280a <CommTask+0x6e>
	commsSendString("COMM");
 8002a46:	4824      	ldr	r0, [pc, #144]	; (8002ad8 <CommTask+0x33c>)
 8002a48:	f008 ffba 	bl	800b9c0 <commsSendString>
	commsSendUint32(COMM_BUFFER_SIZE);
 8002a4c:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002a50:	f008 ff92 	bl	800b978 <commsSendUint32>
	commsSendUint32(UART_SPEED);
 8002a54:	f44f 20e1 	mov.w	r0, #460800	; 0x70800
 8002a58:	f008 ff8e 	bl	800b978 <commsSendUint32>
	commsSendString(USART_TX_PIN_STR);
 8002a5c:	481f      	ldr	r0, [pc, #124]	; (8002adc <CommTask+0x340>)
 8002a5e:	f008 ffaf 	bl	800b9c0 <commsSendString>
	commsSendString(USART_RX_PIN_STR);
 8002a62:	481f      	ldr	r0, [pc, #124]	; (8002ae0 <CommTask+0x344>)
 8002a64:	f008 ffac 	bl	800b9c0 <commsSendString>
		xSemaphoreGiveRecursive(commsMutex);
 8002a68:	6838      	ldr	r0, [r7, #0]
 8002a6a:	f006 fd7f 	bl	800956c <xQueueGiveMutexRecursive>
 8002a6e:	e6cc      	b.n	800280a <CommTask+0x6e>
 8002a70:	200047d4 	.word	0x200047d4
 8002a74:	20000310 	.word	0x20000310
 8002a78:	20000204 	.word	0x20000204
 8002a7c:	20000210 	.word	0x20000210
 8002a80:	08011798 	.word	0x08011798
 8002a84:	08011970 	.word	0x08011970
 8002a88:	08011920 	.word	0x08011920
 8002a8c:	08011a0c 	.word	0x08011a0c
 8002a90:	08011a14 	.word	0x08011a14
 8002a94:	08011a1c 	.word	0x08011a1c
 8002a98:	080119f4 	.word	0x080119f4
 8002a9c:	001e8480 	.word	0x001e8480
 8002aa0:	080119fc 	.word	0x080119fc
 8002aa4:	08011a04 	.word	0x08011a04
 8002aa8:	08011928 	.word	0x08011928
 8002aac:	08011998 	.word	0x08011998
 8002ab0:	08011990 	.word	0x08011990
 8002ab4:	080118fc 	.word	0x080118fc
 8002ab8:	08011904 	.word	0x08011904
 8002abc:	08011aa8 	.word	0x08011aa8
 8002ac0:	044aa200 	.word	0x044aa200
 8002ac4:	000186a0 	.word	0x000186a0
 8002ac8:	08011ab0 	.word	0x08011ab0
 8002acc:	08011ab8 	.word	0x08011ab8
 8002ad0:	08011ac0 	.word	0x08011ac0
 8002ad4:	08011ac8 	.word	0x08011ac8
 8002ad8:	080119bc 	.word	0x080119bc
 8002adc:	080119c4 	.word	0x080119c4
 8002ae0:	080119cc 	.word	0x080119cc
 8002ae4:	20004c28 	.word	0x20004c28
 8002ae8:	20004850 	.word	0x20004850
 8002aec:	20005440 	.word	0x20005440
			logAnlys.state = LOGA_DATA_SENDING;
 8002af0:	2302      	movs	r3, #2
 8002af2:	f888 3012 	strb.w	r3, [r8, #18]
			if(logAnlys.trigOccur == TRIG_OCCURRED){
 8002af6:	f898 3017 	ldrb.w	r3, [r8, #23]
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	f000 8185 	beq.w	8002e0a <CommTask+0x66e>
			commsSendString(STR_LOG_ANLYS_DATA_LENGTH);				
 8002b00:	48c7      	ldr	r0, [pc, #796]	; (8002e20 <CommTask+0x684>)
 8002b02:	f008 ff5d 	bl	800b9c0 <commsSendString>
			commsSendUint32(logAnlys.samplesNumber * 2 + SCOPE_BUFFER_MARGIN * MAX_ADC_CHANNELS * 2);				
 8002b06:	f8b8 0010 	ldrh.w	r0, [r8, #16]
 8002b0a:	f500 70c8 	add.w	r0, r0, #400	; 0x190
 8002b0e:	0040      	lsls	r0, r0, #1
 8002b10:	f008 ff32 	bl	800b978 <commsSendUint32>
			commsSendString(STR_LOG_ANLYS_DATA);
 8002b14:	48c3      	ldr	r0, [pc, #780]	; (8002e24 <CommTask+0x688>)
 8002b16:	f008 ff53 	bl	800b9c0 <commsSendString>
			HAL_UART_Transmit(&huart2, (uint8_t *)logAnlys.bufferMemory, logAnlys.samplesNumber * 2 + SCOPE_BUFFER_MARGIN * MAX_ADC_CHANNELS * 2, 10000);			
 8002b1a:	f8d8 100c 	ldr.w	r1, [r8, #12]
 8002b1e:	f8b8 2010 	ldrh.w	r2, [r8, #16]
 8002b22:	48c1      	ldr	r0, [pc, #772]	; (8002e28 <CommTask+0x68c>)
 8002b24:	f502 72c8 	add.w	r2, r2, #400	; 0x190
 8002b28:	0052      	lsls	r2, r2, #1
 8002b2a:	b292      	uxth	r2, r2
 8002b2c:	f242 7310 	movw	r3, #10000	; 0x2710
 8002b30:	f006 f812 	bl	8008b58 <HAL_UART_Transmit>
			logAnlys.state = LOGA_DATA_SENT;
 8002b34:	2303      	movs	r3, #3
		xSemaphoreGiveRecursive(commsMutex);
 8002b36:	6838      	ldr	r0, [r7, #0]
			logAnlys.state = LOGA_DATA_SENT;
 8002b38:	f888 3012 	strb.w	r3, [r8, #18]
		xSemaphoreGiveRecursive(commsMutex);
 8002b3c:	f006 fd16 	bl	800956c <xQueueGiveMutexRecursive>
 8002b40:	e663      	b.n	800280a <CommTask+0x6e>
	commsSendString("SYST");
 8002b42:	48ba      	ldr	r0, [pc, #744]	; (8002e2c <CommTask+0x690>)
 8002b44:	f008 ff3c 	bl	800b9c0 <commsSendString>
	commsSendUint32(HAL_RCC_GetHCLKFreq());  //CCLK
 8002b48:	f004 fb4a 	bl	80071e0 <HAL_RCC_GetHCLKFreq>
 8002b4c:	f008 ff14 	bl	800b978 <commsSendUint32>
	commsSendUint32(HAL_RCC_GetPCLK2Freq()); //PCLK
 8002b50:	f004 fb64 	bl	800721c <HAL_RCC_GetPCLK2Freq>
 8002b54:	f008 ff10 	bl	800b978 <commsSendUint32>
	commsSendString(MCU);
 8002b58:	48b5      	ldr	r0, [pc, #724]	; (8002e30 <CommTask+0x694>)
 8002b5a:	f008 ff31 	bl	800b9c0 <commsSendString>
		xSemaphoreGiveRecursive(commsMutex);
 8002b5e:	6838      	ldr	r0, [r7, #0]
 8002b60:	f006 fd04 	bl	800956c <xQueueGiveMutexRecursive>
 8002b64:	e651      	b.n	800280a <CommTask+0x6e>
	commsSendString("VER_");
 8002b66:	48b3      	ldr	r0, [pc, #716]	; (8002e34 <CommTask+0x698>)
 8002b68:	f008 ff2a 	bl	800b9c0 <commsSendString>
	commsSendString("Instrulab FW"); 	//12
 8002b6c:	48b2      	ldr	r0, [pc, #712]	; (8002e38 <CommTask+0x69c>)
 8002b6e:	f008 ff27 	bl	800b9c0 <commsSendString>
	commsSendString(FW_VERSION); 			//4
 8002b72:	48b2      	ldr	r0, [pc, #712]	; (8002e3c <CommTask+0x6a0>)
 8002b74:	f008 ff24 	bl	800b9c0 <commsSendString>
	commsSendString(BUILD);						//4
 8002b78:	48b1      	ldr	r0, [pc, #708]	; (8002e40 <CommTask+0x6a4>)
 8002b7a:	f008 ff21 	bl	800b9c0 <commsSendString>
	commsSendString("FreeRTOS");			//8	
 8002b7e:	48b1      	ldr	r0, [pc, #708]	; (8002e44 <CommTask+0x6a8>)
 8002b80:	f008 ff1e 	bl	800b9c0 <commsSendString>
	commsSendString(tskKERNEL_VERSION_NUMBER);//6
 8002b84:	48b0      	ldr	r0, [pc, #704]	; (8002e48 <CommTask+0x6ac>)
 8002b86:	f008 ff1b 	bl	800b9c0 <commsSendString>
	commsSendString("ST HAL");				//6
 8002b8a:	48b0      	ldr	r0, [pc, #704]	; (8002e4c <CommTask+0x6b0>)
 8002b8c:	f008 ff18 	bl	800b9c0 <commsSendString>
	commsSend('V');
 8002b90:	2056      	movs	r0, #86	; 0x56
 8002b92:	f008 feef 	bl	800b974 <commsSend>
	commsSend((HAL_GetHalVersion()>>24)+48);
 8002b96:	f002 fb19 	bl	80051cc <HAL_GetHalVersion>
 8002b9a:	0e00      	lsrs	r0, r0, #24
 8002b9c:	3030      	adds	r0, #48	; 0x30
 8002b9e:	b2c0      	uxtb	r0, r0
 8002ba0:	f008 fee8 	bl	800b974 <commsSend>
	commsSend('.');
 8002ba4:	202e      	movs	r0, #46	; 0x2e
 8002ba6:	f008 fee5 	bl	800b974 <commsSend>
	commsSend((HAL_GetHalVersion()>>16)+48);
 8002baa:	f002 fb0f 	bl	80051cc <HAL_GetHalVersion>
 8002bae:	0c00      	lsrs	r0, r0, #16
 8002bb0:	3030      	adds	r0, #48	; 0x30
 8002bb2:	b2c0      	uxtb	r0, r0
 8002bb4:	f008 fede 	bl	800b974 <commsSend>
	commsSend('.');
 8002bb8:	202e      	movs	r0, #46	; 0x2e
 8002bba:	f008 fedb 	bl	800b974 <commsSend>
	commsSend((HAL_GetHalVersion()>>8)+48); //6
 8002bbe:	f002 fb05 	bl	80051cc <HAL_GetHalVersion>
 8002bc2:	0a00      	lsrs	r0, r0, #8
 8002bc4:	3030      	adds	r0, #48	; 0x30
 8002bc6:	b2c0      	uxtb	r0, r0
 8002bc8:	f008 fed4 	bl	800b974 <commsSend>
		xSemaphoreGiveRecursive(commsMutex);
 8002bcc:	6838      	ldr	r0, [r7, #0]
 8002bce:	f006 fccd 	bl	800956c <xQueueGiveMutexRecursive>
 8002bd2:	e61a      	b.n	800280a <CommTask+0x6e>
			sendLogAnlysConf();
 8002bd4:	f7ff fd80 	bl	80026d8 <sendLogAnlysConf>
		xSemaphoreGiveRecursive(commsMutex);
 8002bd8:	6838      	ldr	r0, [r7, #0]
 8002bda:	f006 fcc7 	bl	800956c <xQueueGiveMutexRecursive>
 8002bde:	e614      	b.n	800280a <CommTask+0x6e>
			commsSendString(STR_SCOPE_SMPL);
 8002be0:	489b      	ldr	r0, [pc, #620]	; (8002e50 <CommTask+0x6b4>)
 8002be2:	f008 feed 	bl	800b9c0 <commsSendString>
		xSemaphoreGiveRecursive(commsMutex);
 8002be6:	6838      	ldr	r0, [r7, #0]
 8002be8:	f006 fcc0 	bl	800956c <xQueueGiveMutexRecursive>
 8002bec:	e60d      	b.n	800280a <CommTask+0x6e>
			commsSendString(STR_SCOPE_TRIG);
 8002bee:	4899      	ldr	r0, [pc, #612]	; (8002e54 <CommTask+0x6b8>)
 8002bf0:	f008 fee6 	bl	800b9c0 <commsSendString>
		xSemaphoreGiveRecursive(commsMutex);
 8002bf4:	6838      	ldr	r0, [r7, #0]
 8002bf6:	f006 fcb9 	bl	800956c <xQueueGiveMutexRecursive>
 8002bfa:	e606      	b.n	800280a <CommTask+0x6e>
			if(getScopeState() == SCOPE_DATA_SENDING){
 8002bfc:	f001 ff70 	bl	8004ae0 <getScopeState>
 8002c00:	2804      	cmp	r0, #4
 8002c02:	f47f ae6e 	bne.w	80028e2 <CommTask+0x146>
				oneChanMemSize=getOneChanMemSize();
 8002c06:	f001 ff4d 	bl	8004aa4 <getOneChanMemSize>
 8002c0a:	4605      	mov	r5, r0
				dataLength = getSamples();
 8002c0c:	f001 ff56 	bl	8004abc <getSamples>
 8002c10:	9001      	str	r0, [sp, #4]
				adcRes = getADCRes();
 8002c12:	f001 ff59 	bl	8004ac8 <getADCRes>
 8002c16:	4604      	mov	r4, r0
				channels=GetNumOfChannels();
 8002c18:	f001 ff36 	bl	8004a88 <GetNumOfChannels>
 8002c1c:	9003      	str	r0, [sp, #12]
				j=scopeGetRealSmplFreq();
 8002c1e:	f002 f907 	bl	8004e30 <scopeGetRealSmplFreq>
				if(adcRes>8){
 8002c22:	2c08      	cmp	r4, #8
				header[4]=(uint8_t)(j>>24);
 8002c24:	ea4f 6210 	mov.w	r2, r0, lsr #24
				header[5]=(uint8_t)(j>>16);
 8002c28:	ea4f 4310 	mov.w	r3, r0, lsr #16
				header[7]=(uint8_t)(j);
 8002c2c:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
				header[6]=(uint8_t)(j>>8);
 8002c30:	ea4f 2010 	mov.w	r0, r0, lsr #8
				header[4]=(uint8_t)(j>>24);
 8002c34:	f88d 202c 	strb.w	r2, [sp, #44]	; 0x2c
				header[5]=(uint8_t)(j>>16);
 8002c38:	f88d 302d 	strb.w	r3, [sp, #45]	; 0x2d
				header[6]=(uint8_t)(j>>8);
 8002c3c:	f88d 002e 	strb.w	r0, [sp, #46]	; 0x2e
				if(adcRes>8){
 8002c40:	f240 817c 	bls.w	8002f3c <CommTask+0x7a0>
					j = ((getTriggerIndex() - ((getSamples() * getPretrigger()) >> 16 ))*2+oneChanMemSize)%oneChanMemSize;
 8002c44:	f001 ff34 	bl	8004ab0 <getTriggerIndex>
 8002c48:	4681      	mov	r9, r0
 8002c4a:	f001 ff37 	bl	8004abc <getSamples>
 8002c4e:	9000      	str	r0, [sp, #0]
 8002c50:	f001 ff40 	bl	8004ad4 <getPretrigger>
 8002c54:	9b00      	ldr	r3, [sp, #0]
					dataLength*=2;
 8002c56:	9a01      	ldr	r2, [sp, #4]
					j = ((getTriggerIndex() - ((getSamples() * getPretrigger()) >> 16 ))*2+oneChanMemSize)%oneChanMemSize;
 8002c58:	fb03 f300 	mul.w	r3, r3, r0
 8002c5c:	eba9 4313 	sub.w	r3, r9, r3, lsr #16
 8002c60:	eb05 0343 	add.w	r3, r5, r3, lsl #1
					dataLength*=2;
 8002c64:	0052      	lsls	r2, r2, #1
 8002c66:	9201      	str	r2, [sp, #4]
					j = ((getTriggerIndex() - ((getSamples() * getPretrigger()) >> 16 ))*2+oneChanMemSize)%oneChanMemSize;
 8002c68:	fbb3 f2f5 	udiv	r2, r3, r5
 8002c6c:	fb05 3312 	mls	r3, r5, r2, r3
 8002c70:	9300      	str	r3, [sp, #0]
				header[9]=(uint8_t)(dataLength >> 16);
 8002c72:	9901      	ldr	r1, [sp, #4]
				header[15]=channels;
 8002c74:	9803      	ldr	r0, [sp, #12]
 8002c76:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
				if(j+dataLength>oneChanMemSize){
 8002c7a:	9800      	ldr	r0, [sp, #0]
				header[8]=(uint8_t)adcRes;	
 8002c7c:	f88d 4030 	strb.w	r4, [sp, #48]	; 0x30
				header[9]=(uint8_t)(dataLength >> 16);
 8002c80:	0c0b      	lsrs	r3, r1, #16
 8002c82:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
				if(j+dataLength>oneChanMemSize){
 8002c86:	180b      	adds	r3, r1, r0
				header[10]=(uint8_t)(dataLength >> 8);
 8002c88:	0a0a      	lsrs	r2, r1, #8
				if(j+dataLength>oneChanMemSize){
 8002c8a:	42ab      	cmp	r3, r5
				header[11]=(uint8_t)dataLength;
 8002c8c:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
				header[10]=(uint8_t)(dataLength >> 8);
 8002c90:	f88d 2032 	strb.w	r2, [sp, #50]	; 0x32
				if(j+dataLength>oneChanMemSize){
 8002c94:	f240 814f 	bls.w	8002f36 <CommTask+0x79a>
					dataLenFirst=oneChanMemSize-j;
 8002c98:	1a2d      	subs	r5, r5, r0
					dataLenSecond=dataLength-dataLenFirst;
 8002c9a:	1b4b      	subs	r3, r1, r5
					dataLenFirst=oneChanMemSize-j;
 8002c9c:	e9cd 5301 	strd	r5, r3, [sp, #4]
				for(i=0;i<channels;i++){
 8002ca0:	9b03      	ldr	r3, [sp, #12]
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d066      	beq.n	8002d74 <CommTask+0x5d8>
						commsSendBuff(pointer + j, dataLenFirst);
 8002ca6:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 8002caa:	9305      	str	r3, [sp, #20]
				for(i=0;i<channels;i++){
 8002cac:	2400      	movs	r4, #0
 8002cae:	e00b      	b.n	8002cc8 <CommTask+0x52c>
					}else if(dataLenFirst>0){
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	f040 8121 	bne.w	8002ef8 <CommTask+0x75c>
					if(dataLenSecond>COMMS_BULK_SIZE ){
 8002cb6:	9b02      	ldr	r3, [sp, #8]
 8002cb8:	2bc8      	cmp	r3, #200	; 0xc8
 8002cba:	d839      	bhi.n	8002d30 <CommTask+0x594>
					}else if(dataLenSecond>0){
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	f040 8115 	bne.w	8002eec <CommTask+0x750>
				for(i=0;i<channels;i++){
 8002cc2:	9b03      	ldr	r3, [sp, #12]
 8002cc4:	42a3      	cmp	r3, r4
 8002cc6:	d055      	beq.n	8002d74 <CommTask+0x5d8>
					pointer = (uint8_t*)getDataPointer(i);
 8002cc8:	4620      	mov	r0, r4
 8002cca:	f001 fee3 	bl	8004a94 <getDataPointer>
					header[14]=(i+1);
 8002cce:	3401      	adds	r4, #1
					pointer = (uint8_t*)getDataPointer(i);
 8002cd0:	4605      	mov	r5, r0
					header[14]=(i+1);
 8002cd2:	b2e4      	uxtb	r4, r4
					commsSendBuff(header,16);
 8002cd4:	2110      	movs	r1, #16
 8002cd6:	a80a      	add	r0, sp, #40	; 0x28
					header[14]=(i+1);
 8002cd8:	f88d 4036 	strb.w	r4, [sp, #54]	; 0x36
					commsSendBuff(header,16);
 8002cdc:	f008 fe66 	bl	800b9ac <commsSendBuff>
					if(dataLenFirst>COMMS_BULK_SIZE ){
 8002ce0:	9b01      	ldr	r3, [sp, #4]
 8002ce2:	2bc8      	cmp	r3, #200	; 0xc8
 8002ce4:	d9e4      	bls.n	8002cb0 <CommTask+0x514>
 8002ce6:	4699      	mov	r9, r3
						k=0;
 8002ce8:	2300      	movs	r3, #0
							commsSendBuff(pointer + j+k*COMMS_BULK_SIZE, COMMS_BULK_SIZE);
 8002cea:	9404      	str	r4, [sp, #16]
 8002cec:	464c      	mov	r4, r9
 8002cee:	4699      	mov	r9, r3
 8002cf0:	23c8      	movs	r3, #200	; 0xc8
 8002cf2:	461a      	mov	r2, r3
 8002cf4:	9b00      	ldr	r3, [sp, #0]
 8002cf6:	fb12 3009 	smlabb	r0, r2, r9, r3
 8002cfa:	21c8      	movs	r1, #200	; 0xc8
 8002cfc:	4428      	add	r0, r5
							tmpToSend-=COMMS_BULK_SIZE;
 8002cfe:	3cc8      	subs	r4, #200	; 0xc8
							commsSendBuff(pointer + j+k*COMMS_BULK_SIZE, COMMS_BULK_SIZE);
 8002d00:	f008 fe54 	bl	800b9ac <commsSendBuff>
							k++;
 8002d04:	f109 0301 	add.w	r3, r9, #1
						while(tmpToSend>COMMS_BULK_SIZE){
 8002d08:	2cc8      	cmp	r4, #200	; 0xc8
							k++;
 8002d0a:	fa5f f983 	uxtb.w	r9, r3
							commsSendBuff(pointer + j+k*COMMS_BULK_SIZE, COMMS_BULK_SIZE);
 8002d0e:	f04f 01c8 	mov.w	r1, #200	; 0xc8
						while(tmpToSend>COMMS_BULK_SIZE){
 8002d12:	d8ed      	bhi.n	8002cf0 <CommTask+0x554>
							commsSendBuff(pointer + j+k*COMMS_BULK_SIZE, tmpToSend);
 8002d14:	9a00      	ldr	r2, [sp, #0]
 8002d16:	464b      	mov	r3, r9
 8002d18:	fb11 2303 	smlabb	r3, r1, r3, r2
 8002d1c:	46a1      	mov	r9, r4
 8002d1e:	18e8      	adds	r0, r5, r3
 8002d20:	fa1f f189 	uxth.w	r1, r9
 8002d24:	9c04      	ldr	r4, [sp, #16]
 8002d26:	f008 fe41 	bl	800b9ac <commsSendBuff>
					if(dataLenSecond>COMMS_BULK_SIZE ){
 8002d2a:	9b02      	ldr	r3, [sp, #8]
 8002d2c:	2bc8      	cmp	r3, #200	; 0xc8
 8002d2e:	d9c5      	bls.n	8002cbc <CommTask+0x520>
						k=0;
 8002d30:	9404      	str	r4, [sp, #16]
 8002d32:	f04f 0900 	mov.w	r9, #0
 8002d36:	461c      	mov	r4, r3
							commsSendBuff(pointer+k*COMMS_BULK_SIZE, COMMS_BULK_SIZE);
 8002d38:	eb09 0089 	add.w	r0, r9, r9, lsl #2
 8002d3c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002d40:	eb05 00c0 	add.w	r0, r5, r0, lsl #3
 8002d44:	21c8      	movs	r1, #200	; 0xc8
							tmpToSend-=COMMS_BULK_SIZE;
 8002d46:	3cc8      	subs	r4, #200	; 0xc8
							commsSendBuff(pointer+k*COMMS_BULK_SIZE, COMMS_BULK_SIZE);
 8002d48:	f008 fe30 	bl	800b9ac <commsSendBuff>
							k++;
 8002d4c:	f109 0901 	add.w	r9, r9, #1
						while(tmpToSend>COMMS_BULK_SIZE){
 8002d50:	2cc8      	cmp	r4, #200	; 0xc8
							k++;
 8002d52:	fa5f f989 	uxtb.w	r9, r9
						while(tmpToSend>COMMS_BULK_SIZE){
 8002d56:	d8ef      	bhi.n	8002d38 <CommTask+0x59c>
							commsSendBuff(pointer+k*COMMS_BULK_SIZE, tmpToSend);
 8002d58:	eb09 0989 	add.w	r9, r9, r9, lsl #2
 8002d5c:	4623      	mov	r3, r4
 8002d5e:	eb09 0989 	add.w	r9, r9, r9, lsl #2
 8002d62:	b299      	uxth	r1, r3
 8002d64:	eb05 00c9 	add.w	r0, r5, r9, lsl #3
 8002d68:	9c04      	ldr	r4, [sp, #16]
 8002d6a:	f008 fe1f 	bl	800b9ac <commsSendBuff>
				for(i=0;i<channels;i++){
 8002d6e:	9b03      	ldr	r3, [sp, #12]
 8002d70:	42a3      	cmp	r3, r4
 8002d72:	d1a9      	bne.n	8002cc8 <CommTask+0x52c>
				commsSendString(STR_SCOPE_OK);
 8002d74:	4838      	ldr	r0, [pc, #224]	; (8002e58 <CommTask+0x6bc>)
 8002d76:	f008 fe23 	bl	800b9c0 <commsSendString>
				xQueueSendToBack(scopeMessageQueue, &passMsg, portMAX_DELAY);
 8002d7a:	4838      	ldr	r0, [pc, #224]	; (8002e5c <CommTask+0x6c0>)
				uint16_t passMsg = MSG_SCOPE_DATA_SENT;
 8002d7c:	2414      	movs	r4, #20
				xQueueSendToBack(scopeMessageQueue, &passMsg, portMAX_DELAY);
 8002d7e:	2300      	movs	r3, #0
 8002d80:	f04f 32ff 	mov.w	r2, #4294967295
 8002d84:	f10d 011a 	add.w	r1, sp, #26
 8002d88:	6800      	ldr	r0, [r0, #0]
				uint16_t passMsg = MSG_SCOPE_DATA_SENT;
 8002d8a:	f8ad 401a 	strh.w	r4, [sp, #26]
				xQueueSendToBack(scopeMessageQueue, &passMsg, portMAX_DELAY);
 8002d8e:	f006 f9fb 	bl	8009188 <xQueueGenericSend>
		xSemaphoreGiveRecursive(commsMutex);
 8002d92:	6838      	ldr	r0, [r7, #0]
 8002d94:	f006 fbea 	bl	800956c <xQueueGiveMutexRecursive>
 8002d98:	e537      	b.n	800280a <CommTask+0x6e>
			sendScopeInputs();
 8002d9a:	f7ff fc31 	bl	8002600 <sendScopeInputs>
		xSemaphoreGiveRecursive(commsMutex);
 8002d9e:	6838      	ldr	r0, [r7, #0]
 8002da0:	f006 fbe4 	bl	800956c <xQueueGiveMutexRecursive>
 8002da4:	e531      	b.n	800280a <CommTask+0x6e>
	commsSendString("CNT_");
 8002da6:	482e      	ldr	r0, [pc, #184]	; (8002e60 <CommTask+0x6c4>)
 8002da8:	f008 fe0a 	bl	800b9c0 <commsSendString>
	commsSendUint32(CNT_COUNTER_PERIPH_CLOCK);
 8002dac:	482d      	ldr	r0, [pc, #180]	; (8002e64 <CommTask+0x6c8>)
 8002dae:	f008 fde3 	bl	800b978 <commsSendUint32>
	commsSendUint32(CNT_GATE_PERIPH_CLOCK);
 8002db2:	482d      	ldr	r0, [pc, #180]	; (8002e68 <CommTask+0x6cc>)
 8002db4:	f008 fde0 	bl	800b978 <commsSendUint32>
	commsSendString(COUNTER_MODES);
 8002db8:	482c      	ldr	r0, [pc, #176]	; (8002e6c <CommTask+0x6d0>)
 8002dba:	f008 fe01 	bl	800b9c0 <commsSendString>
	commsSendString(CNT_ETR_PIN);
 8002dbe:	482c      	ldr	r0, [pc, #176]	; (8002e70 <CommTask+0x6d4>)
 8002dc0:	f008 fdfe 	bl	800b9c0 <commsSendString>
	commsSendString(CNT_IC_CH1_PIN);
 8002dc4:	482a      	ldr	r0, [pc, #168]	; (8002e70 <CommTask+0x6d4>)
 8002dc6:	f008 fdfb 	bl	800b9c0 <commsSendString>
	commsSendString(CNT_IC_CH2_PIN);
 8002dca:	482a      	ldr	r0, [pc, #168]	; (8002e74 <CommTask+0x6d8>)
 8002dcc:	f008 fdf8 	bl	800b9c0 <commsSendString>
	commsSendString(CNT_REF1_PIN);
 8002dd0:	4829      	ldr	r0, [pc, #164]	; (8002e78 <CommTask+0x6dc>)
 8002dd2:	f008 fdf5 	bl	800b9c0 <commsSendString>
	commsSendString(CNT_REF2_PIN);
 8002dd6:	4826      	ldr	r0, [pc, #152]	; (8002e70 <CommTask+0x6d4>)
 8002dd8:	f008 fdf2 	bl	800b9c0 <commsSendString>
	commsSendString(CNT_IC_CH1_PIN);
 8002ddc:	4824      	ldr	r0, [pc, #144]	; (8002e70 <CommTask+0x6d4>)
 8002dde:	f008 fdef 	bl	800b9c0 <commsSendString>
	commsSendString(CNT_IC_CH2_PIN);
 8002de2:	4824      	ldr	r0, [pc, #144]	; (8002e74 <CommTask+0x6d8>)
 8002de4:	f008 fdec 	bl	800b9c0 <commsSendString>
		xSemaphoreGiveRecursive(commsMutex);
 8002de8:	6838      	ldr	r0, [r7, #0]
 8002dea:	f006 fbbf 	bl	800956c <xQueueGiveMutexRecursive>
 8002dee:	e50c      	b.n	800280a <CommTask+0x6e>
			sendScopeConf();
 8002df0:	f7ff fbb4 	bl	800255c <sendScopeConf>
		xSemaphoreGiveRecursive(commsMutex);
 8002df4:	6838      	ldr	r0, [r7, #0]
 8002df6:	f006 fbb9 	bl	800956c <xQueueGiveMutexRecursive>
 8002dfa:	e506      	b.n	800280a <CommTask+0x6e>
			commsSendString(STR_UNKNOWN_MSG);
 8002dfc:	481f      	ldr	r0, [pc, #124]	; (8002e7c <CommTask+0x6e0>)
 8002dfe:	f008 fddf 	bl	800b9c0 <commsSendString>
		xSemaphoreGiveRecursive(commsMutex);
 8002e02:	6838      	ldr	r0, [r7, #0]
 8002e04:	f006 fbb2 	bl	800956c <xQueueGiveMutexRecursive>
 8002e08:	e4ff      	b.n	800280a <CommTask+0x6e>
				commsSendString(STR_LOG_ANLYS_TRIGGER_POINTER);	
 8002e0a:	481d      	ldr	r0, [pc, #116]	; (8002e80 <CommTask+0x6e4>)
 8002e0c:	f008 fdd8 	bl	800b9c0 <commsSendString>
				commsSendUint32(logAnlys.triggerPointer);
 8002e10:	f8d8 0000 	ldr.w	r0, [r8]
 8002e14:	f008 fdb0 	bl	800b978 <commsSendUint32>
				logAnlys.trigOccur = TRIG_NOT_OCCURRED;
 8002e18:	2301      	movs	r3, #1
 8002e1a:	f888 3017 	strb.w	r3, [r8, #23]
 8002e1e:	e66f      	b.n	8002b00 <CommTask+0x364>
 8002e20:	08011980 	.word	0x08011980
 8002e24:	08011988 	.word	0x08011988
 8002e28:	2000d3bc 	.word	0x2000d3bc
 8002e2c:	08011ad0 	.word	0x08011ad0
 8002e30:	08011ad8 	.word	0x08011ad8
 8002e34:	08011ae4 	.word	0x08011ae4
 8002e38:	08011aec 	.word	0x08011aec
 8002e3c:	08011afc 	.word	0x08011afc
 8002e40:	08011b04 	.word	0x08011b04
 8002e44:	08011b0c 	.word	0x08011b0c
 8002e48:	08011b18 	.word	0x08011b18
 8002e4c:	08011b20 	.word	0x08011b20
 8002e50:	080119a8 	.word	0x080119a8
 8002e54:	080119a0 	.word	0x080119a0
 8002e58:	08011918 	.word	0x08011918
 8002e5c:	20005460 	.word	0x20005460
 8002e60:	080119d4 	.word	0x080119d4
 8002e64:	08954400 	.word	0x08954400
 8002e68:	044aa200 	.word	0x044aa200
 8002e6c:	080119dc 	.word	0x080119dc
 8002e70:	080119e8 	.word	0x080119e8
 8002e74:	080119ec 	.word	0x080119ec
 8002e78:	080119f0 	.word	0x080119f0
 8002e7c:	080119b0 	.word	0x080119b0
 8002e80:	08011978 	.word	0x08011978
				if(counter.refWarning == COUNTER_REF_SEND_DATA){
 8002e84:	f89b 33c5 	ldrb.w	r3, [fp, #965]	; 0x3c5
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d13b      	bne.n	8002f04 <CommTask+0x768>
					commsSendString(STR_CNT_REF_DATA);
 8002e8c:	483d      	ldr	r0, [pc, #244]	; (8002f84 <CommTask+0x7e8>)
 8002e8e:	f008 fd97 	bl	800b9c0 <commsSendString>
					commsSendDouble(counter.counterEtr.freq);
 8002e92:	ed9b 0bec 	vldr	d0, [fp, #944]	; 0x3b0
 8002e96:	f008 fdad 	bl	800b9f4 <commsSendDouble>
		xSemaphoreGiveRecursive(commsMutex);
 8002e9a:	6838      	ldr	r0, [r7, #0]
 8002e9c:	f006 fb66 	bl	800956c <xQueueGiveMutexRecursive>
 8002ea0:	e4b3      	b.n	800280a <CommTask+0x6e>
				commsSendString(STR_CNT_ETR_DATA);
 8002ea2:	4839      	ldr	r0, [pc, #228]	; (8002f88 <CommTask+0x7ec>)
 8002ea4:	f008 fd8c 	bl	800b9c0 <commsSendString>
				commsSendDouble(counter.counterEtr.freq);
 8002ea8:	ed9b 0bec 	vldr	d0, [fp, #944]	; 0x3b0
 8002eac:	f008 fda2 	bl	800b9f4 <commsSendDouble>
		xSemaphoreGiveRecursive(commsMutex);
 8002eb0:	6838      	ldr	r0, [r7, #0]
 8002eb2:	f006 fb5b 	bl	800956c <xQueueGiveMutexRecursive>
 8002eb6:	e4a8      	b.n	800280a <CommTask+0x6e>
				if(counter.icDutyCycle==DUTY_CYCLE_DISABLED){
 8002eb8:	f89b 33c8 	ldrb.w	r3, [fp, #968]	; 0x3c8
 8002ebc:	bb4b      	cbnz	r3, 8002f12 <CommTask+0x776>
					if(counter.icChannel1==COUNTER_IRQ_IC){												
 8002ebe:	f89b 33c6 	ldrb.w	r3, [fp, #966]	; 0x3c6
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d04f      	beq.n	8002f66 <CommTask+0x7ca>
					if(counter.icChannel2==COUNTER_IRQ_IC){							
 8002ec6:	f89b 33c7 	ldrb.w	r3, [fp, #967]	; 0x3c7
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	f47f ad09 	bne.w	80028e2 <CommTask+0x146>
						commsSendString(STR_CNT_IC2_DATA);	
 8002ed0:	482e      	ldr	r0, [pc, #184]	; (8002f8c <CommTask+0x7f0>)
 8002ed2:	f008 fd75 	bl	800b9c0 <commsSendString>
						commsSendDouble(counter.counterIc.ic2freq);
 8002ed6:	ed9b 0be2 	vldr	d0, [fp, #904]	; 0x388
 8002eda:	f008 fd8b 	bl	800b9f4 <commsSendDouble>
						counter.icChannel2=COUNTER_IRQ_IC_PASS;
 8002ede:	2301      	movs	r3, #1
		xSemaphoreGiveRecursive(commsMutex);
 8002ee0:	6838      	ldr	r0, [r7, #0]
						counter.icChannel2=COUNTER_IRQ_IC_PASS;
 8002ee2:	f88b 33c7 	strb.w	r3, [fp, #967]	; 0x3c7
		xSemaphoreGiveRecursive(commsMutex);
 8002ee6:	f006 fb41 	bl	800956c <xQueueGiveMutexRecursive>
 8002eea:	e48e      	b.n	800280a <CommTask+0x6e>
						commsSendBuff(pointer, dataLenSecond);
 8002eec:	4628      	mov	r0, r5
 8002eee:	f8bd 1008 	ldrh.w	r1, [sp, #8]
 8002ef2:	f008 fd5b 	bl	800b9ac <commsSendBuff>
 8002ef6:	e6e4      	b.n	8002cc2 <CommTask+0x526>
						commsSendBuff(pointer + j, dataLenFirst);
 8002ef8:	9b00      	ldr	r3, [sp, #0]
 8002efa:	9905      	ldr	r1, [sp, #20]
 8002efc:	18e8      	adds	r0, r5, r3
 8002efe:	f008 fd55 	bl	800b9ac <commsSendBuff>
 8002f02:	e6d8      	b.n	8002cb6 <CommTask+0x51a>
					commsSendString(STR_CNT_REF_WARN);
 8002f04:	4822      	ldr	r0, [pc, #136]	; (8002f90 <CommTask+0x7f4>)
 8002f06:	f008 fd5b 	bl	800b9c0 <commsSendString>
		xSemaphoreGiveRecursive(commsMutex);
 8002f0a:	6838      	ldr	r0, [r7, #0]
 8002f0c:	f006 fb2e 	bl	800956c <xQueueGiveMutexRecursive>
 8002f10:	e47b      	b.n	800280a <CommTask+0x6e>
					commsSendString(STR_CNT_DUTY_CYCLE);
 8002f12:	4820      	ldr	r0, [pc, #128]	; (8002f94 <CommTask+0x7f8>)
 8002f14:	f008 fd54 	bl	800b9c0 <commsSendString>
					commsSendDouble(counter.counterIc.ic1freq);
 8002f18:	ed9b 0be0 	vldr	d0, [fp, #896]	; 0x380
 8002f1c:	f008 fd6a 	bl	800b9f4 <commsSendDouble>
					commsSendString(STR_CNT_PULSE_WIDTH);
 8002f20:	481d      	ldr	r0, [pc, #116]	; (8002f98 <CommTask+0x7fc>)
 8002f22:	f008 fd4d 	bl	800b9c0 <commsSendString>
					commsSendDouble(counter.counterIc.ic2freq);
 8002f26:	ed9b 0be2 	vldr	d0, [fp, #904]	; 0x388
 8002f2a:	f008 fd63 	bl	800b9f4 <commsSendDouble>
		xSemaphoreGiveRecursive(commsMutex);
 8002f2e:	6838      	ldr	r0, [r7, #0]
 8002f30:	f006 fb1c 	bl	800956c <xQueueGiveMutexRecursive>
 8002f34:	e469      	b.n	800280a <CommTask+0x6e>
					dataLenSecond=0;
 8002f36:	2300      	movs	r3, #0
 8002f38:	9302      	str	r3, [sp, #8]
 8002f3a:	e6b1      	b.n	8002ca0 <CommTask+0x504>
					j = ((getTriggerIndex() - ((getSamples() * getPretrigger()) >> 16 ))+oneChanMemSize)%oneChanMemSize;
 8002f3c:	f001 fdb8 	bl	8004ab0 <getTriggerIndex>
 8002f40:	4681      	mov	r9, r0
 8002f42:	f001 fdbb 	bl	8004abc <getSamples>
 8002f46:	9000      	str	r0, [sp, #0]
 8002f48:	f001 fdc4 	bl	8004ad4 <getPretrigger>
 8002f4c:	9a00      	ldr	r2, [sp, #0]
 8002f4e:	eb09 0305 	add.w	r3, r9, r5
 8002f52:	fb02 f200 	mul.w	r2, r2, r0
 8002f56:	eba3 4312 	sub.w	r3, r3, r2, lsr #16
 8002f5a:	fbb3 f2f5 	udiv	r2, r3, r5
 8002f5e:	fb05 3312 	mls	r3, r5, r2, r3
 8002f62:	9300      	str	r3, [sp, #0]
 8002f64:	e685      	b.n	8002c72 <CommTask+0x4d6>
						commsSendString(STR_CNT_IC1_DATA);
 8002f66:	480d      	ldr	r0, [pc, #52]	; (8002f9c <CommTask+0x800>)
 8002f68:	f008 fd2a 	bl	800b9c0 <commsSendString>
						commsSendDouble(counter.counterIc.ic1freq);
 8002f6c:	ed9b 0be0 	vldr	d0, [fp, #896]	; 0x380
 8002f70:	f008 fd40 	bl	800b9f4 <commsSendDouble>
						counter.icChannel1=COUNTER_IRQ_IC_PASS;
 8002f74:	2301      	movs	r3, #1
 8002f76:	f88b 33c6 	strb.w	r3, [fp, #966]	; 0x3c6
 8002f7a:	e7a4      	b.n	8002ec6 <CommTask+0x72a>
					commsSendString(STR_CNT_TI_TIMEOUT);
 8002f7c:	4808      	ldr	r0, [pc, #32]	; (8002fa0 <CommTask+0x804>)
 8002f7e:	f008 fd1f 	bl	800b9c0 <commsSendString>
					break;
 8002f82:	e4ab      	b.n	80028dc <CommTask+0x140>
 8002f84:	08011938 	.word	0x08011938
 8002f88:	08011930 	.word	0x08011930
 8002f8c:	08011950 	.word	0x08011950
 8002f90:	08011940 	.word	0x08011940
 8002f94:	08011958 	.word	0x08011958
 8002f98:	08011960 	.word	0x08011960
 8002f9c:	08011948 	.word	0x08011948
 8002fa0:	08011968 	.word	0x08011968

08002fa4 <CounterTask>:
 * 				Task is getting messages from other tasks and takes care about counter functions.
 * @param  Task handler, parameters pointer
 * @retval None
 */
void CounterTask(void const *argument)
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b082      	sub	sp, #8
	uint16_t message = 0xFFFF;
 8002fa8:	f64f 73ff 	movw	r3, #65535	; 0xffff
	counterMessageQueue = xQueueCreate(5, sizeof(message)/sizeof(uint8_t));
 8002fac:	2200      	movs	r2, #0
 8002fae:	2102      	movs	r1, #2
 8002fb0:	2005      	movs	r0, #5
	uint16_t message = 0xFFFF;
 8002fb2:	f8ad 3006 	strh.w	r3, [sp, #6]
	counterMessageQueue = xQueueCreate(5, sizeof(message)/sizeof(uint8_t));
 8002fb6:	f006 f8a3 	bl	8009100 <xQueueGenericCreate>
 8002fba:	4e88      	ldr	r6, [pc, #544]	; (80031dc <CounterTask+0x238>)
	counterMutex = xSemaphoreCreateRecursiveMutex();
 8002fbc:	4c88      	ldr	r4, [pc, #544]	; (80031e0 <CounterTask+0x23c>)
	counterMessageQueue = xQueueCreate(5, sizeof(message)/sizeof(uint8_t));
 8002fbe:	6030      	str	r0, [r6, #0]
	counterMutex = xSemaphoreCreateRecursiveMutex();
 8002fc0:	2004      	movs	r0, #4
 8002fc2:	f006 fa9f 	bl	8009504 <xQueueCreateMutex>

	if(counterMessageQueue == 0){
 8002fc6:	6833      	ldr	r3, [r6, #0]
	counterMutex = xSemaphoreCreateRecursiveMutex();
 8002fc8:	6020      	str	r0, [r4, #0]
	if(counterMessageQueue == 0){
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	f000 8105 	beq.w	80031da <CounterTask+0x236>
 8002fd0:	4d84      	ldr	r5, [pc, #528]	; (80031e4 <CounterTask+0x240>)
	case 500: 													/* ----	gate time 00.50 second */
		counter.counterEtr.psc = 5999;
		counter.counterEtr.arr = 5999;
		break;
	case 1000: 													/* ----	gate time 01.00 second */
		counter.counterEtr.psc = 7199;
 8002fd2:	f641 471f 	movw	r7, #7199	; 0x1c1f
		xQueueReceive(counterMessageQueue, &message, portMAX_DELAY);
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	f04f 32ff 	mov.w	r2, #4294967295
 8002fdc:	2300      	movs	r3, #0
 8002fde:	f10d 0106 	add.w	r1, sp, #6
 8002fe2:	f006 fb79 	bl	80096d8 <xQueueGenericReceive>
		xSemaphoreTakeRecursive(counterMutex, portMAX_DELAY);
 8002fe6:	f04f 31ff 	mov.w	r1, #4294967295
 8002fea:	6820      	ldr	r0, [r4, #0]
 8002fec:	f006 fcfc 	bl	80099e8 <xQueueTakeMutexRecursive>
		switch(message){
 8002ff0:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8002ff4:	3b06      	subs	r3, #6
 8002ff6:	2b07      	cmp	r3, #7
 8002ff8:	d820      	bhi.n	800303c <CounterTask+0x98>
 8002ffa:	e8df f003 	tbb	[pc, r3]
 8002ffe:	3f51      	.short	0x3f51
 8003000:	2d36485a 	.word	0x2d36485a
 8003004:	0424      	.short	0x0424
			counterGateConfig(counter.counterEtr.gateTime);
 8003006:	f8b5 33ac 	ldrh.w	r3, [r5, #940]	; 0x3ac
 800300a:	b29b      	uxth	r3, r3
	switch(gateTime){
 800300c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003010:	f000 80dc 	beq.w	80031cc <CounterTask+0x228>
 8003014:	f200 80b8 	bhi.w	8003188 <CounterTask+0x1e4>
 8003018:	2b64      	cmp	r3, #100	; 0x64
 800301a:	f000 80c7 	beq.w	80031ac <CounterTask+0x208>
 800301e:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8003022:	d105      	bne.n	8003030 <CounterTask+0x8c>
		counter.counterEtr.psc = 5999;
 8003024:	f241 736f 	movw	r3, #5999	; 0x176f
 8003028:	f8a5 339a 	strh.w	r3, [r5, #922]	; 0x39a
		counter.counterEtr.arr = 5999;
 800302c:	f8a5 3398 	strh.w	r3, [r5, #920]	; 0x398
		break;
	default:
		break;
	}

	TIM_ARR_PSC_Config(counter.counterEtr.arr, counter.counterEtr.psc);
 8003030:	f8b5 0398 	ldrh.w	r0, [r5, #920]	; 0x398
 8003034:	f8b5 139a 	ldrh.w	r1, [r5, #922]	; 0x39a
 8003038:	f00a fb20 	bl	800d67c <TIM_ARR_PSC_Config>
		xSemaphoreGiveRecursive(counterMutex);
 800303c:	6820      	ldr	r0, [r4, #0]
 800303e:	f006 fa95 	bl	800956c <xQueueGiveMutexRecursive>
 8003042:	6833      	ldr	r3, [r6, #0]
		xQueueReceive(counterMessageQueue, &message, portMAX_DELAY);
 8003044:	e7c7      	b.n	8002fd6 <CounterTask+0x32>
	switch(counter.state){
 8003046:	f895 33b8 	ldrb.w	r3, [r5, #952]	; 0x3b8
 800304a:	3b01      	subs	r3, #1
 800304c:	2b03      	cmp	r3, #3
 800304e:	d8f5      	bhi.n	800303c <CounterTask+0x98>
 8003050:	e8df f003 	tbb	[pc, r3]
 8003054:	857c7f82 	.word	0x857c7f82
	switch(counter.state){
 8003058:	f895 33b8 	ldrb.w	r3, [r5, #952]	; 0x3b8
 800305c:	3b01      	subs	r3, #1
 800305e:	2b03      	cmp	r3, #3
 8003060:	d8ec      	bhi.n	800303c <CounterTask+0x98>
 8003062:	e8df f003 	tbb	[pc, r3]
 8003066:	3532      	.short	0x3532
 8003068:	3238      	.short	0x3238
	switch(counter.state){
 800306a:	f895 33b8 	ldrb.w	r3, [r5, #952]	; 0x3b8
 800306e:	3b01      	subs	r3, #1
 8003070:	2b03      	cmp	r3, #3
 8003072:	d8e3      	bhi.n	800303c <CounterTask+0x98>
 8003074:	e8df f003 	tbb	[pc, r3]
 8003078:	26564b26 	.word	0x26564b26
	switch(counter.state){
 800307c:	f895 33b8 	ldrb.w	r3, [r5, #952]	; 0x3b8
 8003080:	3b01      	subs	r3, #1
 8003082:	2b03      	cmp	r3, #3
 8003084:	d82c      	bhi.n	80030e0 <CounterTask+0x13c>
 8003086:	e8df f003 	tbb	[pc, r3]
 800308a:	6d73      	.short	0x6d73
 800308c:	7029      	.short	0x7029
 800308e:	f895 33b8 	ldrb.w	r3, [r5, #952]	; 0x3b8
 8003092:	3b01      	subs	r3, #1
 8003094:	2b03      	cmp	r3, #3
 8003096:	d83f      	bhi.n	8003118 <CounterTask+0x174>
 8003098:	e8df f003 	tbb	[pc, r3]
 800309c:	703c6d73 	.word	0x703c6d73
 80030a0:	f895 33b8 	ldrb.w	r3, [r5, #952]	; 0x3b8
 80030a4:	3b01      	subs	r3, #1
 80030a6:	2b03      	cmp	r3, #3
 80030a8:	d822      	bhi.n	80030f0 <CounterTask+0x14c>
 80030aa:	e8df f003 	tbb	[pc, r3]
 80030ae:	272d      	.short	0x272d
 80030b0:	2a1f      	.short	0x2a1f
 80030b2:	f895 33b8 	ldrb.w	r3, [r5, #952]	; 0x3b8
 80030b6:	3b01      	subs	r3, #1
 80030b8:	2b03      	cmp	r3, #3
 80030ba:	d838      	bhi.n	800312e <CounterTask+0x18a>
 80030bc:	e8df f003 	tbb	[pc, r3]
 80030c0:	40353d43 	.word	0x40353d43
		TIM_ETR_Start();
 80030c4:	f009 fec0 	bl	800ce48 <TIM_ETR_Start>
 80030c8:	e7b8      	b.n	800303c <CounterTask+0x98>
		TIM_ETR_Stop();
 80030ca:	f009 fee9 	bl	800cea0 <TIM_ETR_Stop>
 80030ce:	e7b5      	b.n	800303c <CounterTask+0x98>
		TIM_IC_Stop();
 80030d0:	f009 ff34 	bl	800cf3c <TIM_IC_Stop>
 80030d4:	e7b2      	b.n	800303c <CounterTask+0x98>
		TIM_TI_Stop();
 80030d6:	f00a f841 	bl	800d15c <TIM_TI_Stop>
 80030da:	e7af      	b.n	800303c <CounterTask+0x98>
		TIM_ti_deinit();
 80030dc:	f009 fe8c 	bl	800cdf8 <TIM_ti_deinit>
	counter.state = COUNTER_IC;
 80030e0:	2302      	movs	r3, #2
 80030e2:	f885 33b8 	strb.w	r3, [r5, #952]	; 0x3b8
	TIM_counter_ic_init();
 80030e6:	f009 fd0f 	bl	800cb08 <TIM_counter_ic_init>
 80030ea:	e7a7      	b.n	800303c <CounterTask+0x98>
		TIM_ti_deinit();
 80030ec:	f009 fe84 	bl	800cdf8 <TIM_ti_deinit>
	counter.state = COUNTER_ETR;
 80030f0:	2301      	movs	r3, #1
 80030f2:	f885 33b8 	strb.w	r3, [r5, #952]	; 0x3b8
	TIM_counter_etr_init();
 80030f6:	f009 fc45 	bl	800c984 <TIM_counter_etr_init>
 80030fa:	e79f      	b.n	800303c <CounterTask+0x98>
		TIM_ic_deinit();
 80030fc:	f009 fe6e 	bl	800cddc <TIM_ic_deinit>
 8003100:	e7f6      	b.n	80030f0 <CounterTask+0x14c>
		TIM_ref_deinit();
 8003102:	f009 fe5d 	bl	800cdc0 <TIM_ref_deinit>
 8003106:	e7f3      	b.n	80030f0 <CounterTask+0x14c>
		TIM_etr_deinit();
 8003108:	f009 fe4c 	bl	800cda4 <TIM_etr_deinit>
 800310c:	e7f0      	b.n	80030f0 <CounterTask+0x14c>
		TIM_IC_Start();
 800310e:	f009 fedf 	bl	800ced0 <TIM_IC_Start>
 8003112:	e793      	b.n	800303c <CounterTask+0x98>
		TIM_ti_deinit();
 8003114:	f009 fe70 	bl	800cdf8 <TIM_ti_deinit>
	counter.state = COUNTER_TI;
 8003118:	2303      	movs	r3, #3
 800311a:	f885 33b8 	strb.w	r3, [r5, #952]	; 0x3b8
	TIM_counter_ti_init();
 800311e:	f009 fd5b 	bl	800cbd8 <TIM_counter_ti_init>
 8003122:	e78b      	b.n	800303c <CounterTask+0x98>
		TIM_TI_Start();
 8003124:	f009 ff36 	bl	800cf94 <TIM_TI_Start>
 8003128:	e788      	b.n	800303c <CounterTask+0x98>
		TIM_ti_deinit();
 800312a:	f009 fe65 	bl	800cdf8 <TIM_ti_deinit>
	counter.state = COUNTER_REF;
 800312e:	2304      	movs	r3, #4
 8003130:	f885 33b8 	strb.w	r3, [r5, #952]	; 0x3b8
	TIM_counter_ref_init();
 8003134:	f009 fc92 	bl	800ca5c <TIM_counter_ref_init>
 8003138:	e780      	b.n	800303c <CounterTask+0x98>
		TIM_ic_deinit();
 800313a:	f009 fe4f 	bl	800cddc <TIM_ic_deinit>
 800313e:	e7f6      	b.n	800312e <CounterTask+0x18a>
		TIM_ref_deinit();
 8003140:	f009 fe3e 	bl	800cdc0 <TIM_ref_deinit>
 8003144:	e7f3      	b.n	800312e <CounterTask+0x18a>
		TIM_etr_deinit();
 8003146:	f009 fe2d 	bl	800cda4 <TIM_etr_deinit>
 800314a:	e7f0      	b.n	800312e <CounterTask+0x18a>
		TIM_ti_deinit();
 800314c:	f009 fe54 	bl	800cdf8 <TIM_ti_deinit>
 8003150:	e774      	b.n	800303c <CounterTask+0x98>
		TIM_ic_deinit();
 8003152:	f009 fe43 	bl	800cddc <TIM_ic_deinit>
 8003156:	e771      	b.n	800303c <CounterTask+0x98>
		TIM_etr_deinit();
 8003158:	f009 fe24 	bl	800cda4 <TIM_etr_deinit>
 800315c:	e76e      	b.n	800303c <CounterTask+0x98>
		TIM_ref_deinit();
 800315e:	f009 fe2f 	bl	800cdc0 <TIM_ref_deinit>
 8003162:	e76b      	b.n	800303c <CounterTask+0x98>
		TIM_ic_deinit();
 8003164:	f009 fe3a 	bl	800cddc <TIM_ic_deinit>
 8003168:	e7ba      	b.n	80030e0 <CounterTask+0x13c>
		TIM_ref_deinit();
 800316a:	f009 fe29 	bl	800cdc0 <TIM_ref_deinit>
 800316e:	e7b7      	b.n	80030e0 <CounterTask+0x13c>
		TIM_etr_deinit();
 8003170:	f009 fe18 	bl	800cda4 <TIM_etr_deinit>
 8003174:	e7b4      	b.n	80030e0 <CounterTask+0x13c>
		TIM_ic_deinit();
 8003176:	f009 fe31 	bl	800cddc <TIM_ic_deinit>
 800317a:	e7cd      	b.n	8003118 <CounterTask+0x174>
		TIM_ref_deinit();
 800317c:	f009 fe20 	bl	800cdc0 <TIM_ref_deinit>
 8003180:	e7ca      	b.n	8003118 <CounterTask+0x174>
		TIM_etr_deinit();
 8003182:	f009 fe0f 	bl	800cda4 <TIM_etr_deinit>
 8003186:	e7c7      	b.n	8003118 <CounterTask+0x174>
	switch(gateTime){
 8003188:	f241 3288 	movw	r2, #5000	; 0x1388
 800318c:	4293      	cmp	r3, r2
 800318e:	d014      	beq.n	80031ba <CounterTask+0x216>
 8003190:	f242 7210 	movw	r2, #10000	; 0x2710
 8003194:	4293      	cmp	r3, r2
 8003196:	f47f af4b 	bne.w	8003030 <CounterTask+0x8c>
		counter.counterEtr.psc = 35999;
 800319a:	f648 429f 	movw	r2, #35999	; 0x8c9f
		counter.counterEtr.arr = 19999;
 800319e:	f644 631f 	movw	r3, #19999	; 0x4e1f
		counter.counterEtr.psc = 35999;
 80031a2:	f8a5 239a 	strh.w	r2, [r5, #922]	; 0x39a
		counter.counterEtr.arr = 19999;
 80031a6:	f8a5 3398 	strh.w	r3, [r5, #920]	; 0x398
 80031aa:	e741      	b.n	8003030 <CounterTask+0x8c>
		counter.counterEtr.arr = 999;
 80031ac:	f240 33e7 	movw	r3, #999	; 0x3e7
		counter.counterEtr.psc = 7199;
 80031b0:	f8a5 739a 	strh.w	r7, [r5, #922]	; 0x39a
		counter.counterEtr.arr = 999;
 80031b4:	f8a5 3398 	strh.w	r3, [r5, #920]	; 0x398
 80031b8:	e73a      	b.n	8003030 <CounterTask+0x8c>
		counter.counterEtr.psc = 59999;
 80031ba:	f64e 225f 	movw	r2, #59999	; 0xea5f
		counter.counterEtr.arr = 5999;
 80031be:	f241 736f 	movw	r3, #5999	; 0x176f
		counter.counterEtr.psc = 59999;
 80031c2:	f8a5 239a 	strh.w	r2, [r5, #922]	; 0x39a
		counter.counterEtr.arr = 5999;
 80031c6:	f8a5 3398 	strh.w	r3, [r5, #920]	; 0x398
 80031ca:	e731      	b.n	8003030 <CounterTask+0x8c>
		counter.counterEtr.arr = 9999;
 80031cc:	f242 730f 	movw	r3, #9999	; 0x270f
		counter.counterEtr.psc = 7199;
 80031d0:	f8a5 739a 	strh.w	r7, [r5, #922]	; 0x39a
		counter.counterEtr.arr = 9999;
 80031d4:	f8a5 3398 	strh.w	r3, [r5, #920]	; 0x398
 80031d8:	e72a      	b.n	8003030 <CounterTask+0x8c>
 80031da:	e7fe      	b.n	80031da <CounterTask+0x236>
 80031dc:	2000484c 	.word	0x2000484c
 80031e0:	20004c20 	.word	0x20004c20
 80031e4:	20004850 	.word	0x20004850

080031e8 <counterSetMode>:
void counterSetMode(uint8_t mode){
 80031e8:	b500      	push	{lr}
 80031ea:	b083      	sub	sp, #12
	switch(mode){
 80031ec:	2803      	cmp	r0, #3
 80031ee:	d80e      	bhi.n	800320e <counterSetMode+0x26>
 80031f0:	e8df f000 	tbb	[pc, r0]
 80031f4:	02101316 	.word	0x02101316
		passMsg = MSG_CNT_SET_REFERENCE_MODE;
 80031f8:	a902      	add	r1, sp, #8
 80031fa:	2308      	movs	r3, #8
		passMsg = MSG_CNT_SET_INTERVAL_MODE;
 80031fc:	f821 3d02 	strh.w	r3, [r1, #-2]!
		xQueueSendToBack(counterMessageQueue, &passMsg, portMAX_DELAY);
 8003200:	4b09      	ldr	r3, [pc, #36]	; (8003228 <counterSetMode+0x40>)
 8003202:	f04f 32ff 	mov.w	r2, #4294967295
 8003206:	6818      	ldr	r0, [r3, #0]
 8003208:	2300      	movs	r3, #0
 800320a:	f005 ffbd 	bl	8009188 <xQueueGenericSend>
}
 800320e:	b003      	add	sp, #12
 8003210:	f85d fb04 	ldr.w	pc, [sp], #4
		passMsg = MSG_CNT_SET_INTERVAL_MODE;
 8003214:	a902      	add	r1, sp, #8
 8003216:	2309      	movs	r3, #9
 8003218:	e7f0      	b.n	80031fc <counterSetMode+0x14>
		passMsg = MSG_CNT_SET_RECIPROCAL_MODE;
 800321a:	a902      	add	r1, sp, #8
 800321c:	2307      	movs	r3, #7
 800321e:	e7ed      	b.n	80031fc <counterSetMode+0x14>
		passMsg = MSG_CNT_SET_DIRECT_MODE;
 8003220:	a902      	add	r1, sp, #8
 8003222:	2306      	movs	r3, #6
 8003224:	e7ea      	b.n	80031fc <counterSetMode+0x14>
 8003226:	bf00      	nop
 8003228:	2000484c 	.word	0x2000484c

0800322c <counterSendStart>:
void counterSendStart(void){	
 800322c:	b530      	push	{r4, r5, lr}
 800322e:	b083      	sub	sp, #12
	uint16_t passMsg = MSG_CNT_START;
 8003230:	a902      	add	r1, sp, #8
 8003232:	230a      	movs	r3, #10
 8003234:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(counterMessageQueue, &passMsg, portMAX_DELAY);
 8003238:	4b06      	ldr	r3, [pc, #24]	; (8003254 <counterSendStart+0x28>)
	counter.sampleCntChange = SAMPLE_COUNT_CHANGED;
 800323a:	4d07      	ldr	r5, [pc, #28]	; (8003258 <counterSendStart+0x2c>)
	xQueueSendToBack(counterMessageQueue, &passMsg, portMAX_DELAY);
 800323c:	6818      	ldr	r0, [r3, #0]
	counter.sampleCntChange = SAMPLE_COUNT_CHANGED;
 800323e:	2400      	movs	r4, #0
	xQueueSendToBack(counterMessageQueue, &passMsg, portMAX_DELAY);
 8003240:	4623      	mov	r3, r4
 8003242:	f04f 32ff 	mov.w	r2, #4294967295
	counter.sampleCntChange = SAMPLE_COUNT_CHANGED;
 8003246:	f885 43c4 	strb.w	r4, [r5, #964]	; 0x3c4
	xQueueSendToBack(counterMessageQueue, &passMsg, portMAX_DELAY);
 800324a:	f005 ff9d 	bl	8009188 <xQueueGenericSend>
}
 800324e:	b003      	add	sp, #12
 8003250:	bd30      	pop	{r4, r5, pc}
 8003252:	bf00      	nop
 8003254:	2000484c 	.word	0x2000484c
 8003258:	20004850 	.word	0x20004850

0800325c <counterSendStop>:
void counterSendStop(void){	
 800325c:	b500      	push	{lr}
 800325e:	b083      	sub	sp, #12
	uint16_t passMsg = MSG_CNT_STOP;
 8003260:	a902      	add	r1, sp, #8
 8003262:	230b      	movs	r3, #11
 8003264:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(counterMessageQueue, &passMsg, portMAX_DELAY);
 8003268:	4b04      	ldr	r3, [pc, #16]	; (800327c <counterSendStop+0x20>)
 800326a:	f04f 32ff 	mov.w	r2, #4294967295
 800326e:	6818      	ldr	r0, [r3, #0]
 8003270:	2300      	movs	r3, #0
 8003272:	f005 ff89 	bl	8009188 <xQueueGenericSend>
}
 8003276:	b003      	add	sp, #12
 8003278:	f85d fb04 	ldr.w	pc, [sp], #4
 800327c:	2000484c 	.word	0x2000484c

08003280 <counterDeinit>:
void counterDeinit(void){
 8003280:	b500      	push	{lr}
 8003282:	b083      	sub	sp, #12
	uint16_t passMsg = MSG_CNT_DEINIT;
 8003284:	a902      	add	r1, sp, #8
 8003286:	230c      	movs	r3, #12
 8003288:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(counterMessageQueue, &passMsg, portMAX_DELAY);
 800328c:	4b04      	ldr	r3, [pc, #16]	; (80032a0 <counterDeinit+0x20>)
 800328e:	f04f 32ff 	mov.w	r2, #4294967295
 8003292:	6818      	ldr	r0, [r3, #0]
 8003294:	2300      	movs	r3, #0
 8003296:	f005 ff77 	bl	8009188 <xQueueGenericSend>
}
 800329a:	b003      	add	sp, #12
 800329c:	f85d fb04 	ldr.w	pc, [sp], #4
 80032a0:	2000484c 	.word	0x2000484c

080032a4 <counterSetEtrGate>:
void counterSetEtrGate(uint16_t gateTime){
 80032a4:	b510      	push	{r4, lr}
 80032a6:	b082      	sub	sp, #8
	uint16_t passMsg = MSG_CNT_SET_GATE_TIME;
 80032a8:	a902      	add	r1, sp, #8
 80032aa:	230d      	movs	r3, #13
 80032ac:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(counterMessageQueue, &passMsg, portMAX_DELAY);
 80032b0:	4c06      	ldr	r4, [pc, #24]	; (80032cc <counterSetEtrGate+0x28>)
	counter.counterEtr.gateTime = gateTime;
 80032b2:	4b07      	ldr	r3, [pc, #28]	; (80032d0 <counterSetEtrGate+0x2c>)
void counterSetEtrGate(uint16_t gateTime){
 80032b4:	4602      	mov	r2, r0
	counter.counterEtr.gateTime = gateTime;
 80032b6:	f8a3 23ac 	strh.w	r2, [r3, #940]	; 0x3ac
	xQueueSendToBack(counterMessageQueue, &passMsg, portMAX_DELAY);
 80032ba:	6820      	ldr	r0, [r4, #0]
 80032bc:	2300      	movs	r3, #0
 80032be:	f04f 32ff 	mov.w	r2, #4294967295
 80032c2:	f005 ff61 	bl	8009188 <xQueueGenericSend>
}
 80032c6:	b002      	add	sp, #8
 80032c8:	bd10      	pop	{r4, pc}
 80032ca:	bf00      	nop
 80032cc:	2000484c 	.word	0x2000484c
 80032d0:	20004850 	.word	0x20004850

080032d4 <counterSetRefSampleCount>:
void counterSetRefSampleCount(uint32_t sampleCount){
 80032d4:	b538      	push	{r3, r4, r5, lr}
	xSemaphoreTakeRecursive(counterMutex, portMAX_DELAY);
 80032d6:	4d09      	ldr	r5, [pc, #36]	; (80032fc <counterSetRefSampleCount+0x28>)
void counterSetRefSampleCount(uint32_t sampleCount){
 80032d8:	4604      	mov	r4, r0
	xSemaphoreTakeRecursive(counterMutex, portMAX_DELAY);
 80032da:	f04f 31ff 	mov.w	r1, #4294967295
 80032de:	6828      	ldr	r0, [r5, #0]
 80032e0:	f006 fb82 	bl	80099e8 <xQueueTakeMutexRecursive>
	counter.counterEtr.refBuffer = sampleCount;
 80032e4:	4b06      	ldr	r3, [pc, #24]	; (8003300 <counterSetRefSampleCount+0x2c>)
	xSemaphoreGiveRecursive(counterMutex);
 80032e6:	6828      	ldr	r0, [r5, #0]
	counter.counterEtr.refBuffer = sampleCount;
 80032e8:	f8c3 43a8 	str.w	r4, [r3, #936]	; 0x3a8
	xSemaphoreGiveRecursive(counterMutex);
 80032ec:	f006 f93e 	bl	800956c <xQueueGiveMutexRecursive>
	TIM_REF_Reconfig_cnt(sampleCount);
 80032f0:	4620      	mov	r0, r4
}
 80032f2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	TIM_REF_Reconfig_cnt(sampleCount);
 80032f6:	f00a b9f7 	b.w	800d6e8 <TIM_REF_Reconfig_cnt>
 80032fa:	bf00      	nop
 80032fc:	20004c20 	.word	0x20004c20
 8003300:	20004850 	.word	0x20004850

08003304 <counterSetIc1SampleCount>:
void counterSetIc1SampleCount(uint16_t buffer){
 8003304:	b538      	push	{r3, r4, r5, lr}
	xSemaphoreTakeRecursive(counterMutex, portMAX_DELAY);
 8003306:	4d0b      	ldr	r5, [pc, #44]	; (8003334 <counterSetIc1SampleCount+0x30>)
void counterSetIc1SampleCount(uint16_t buffer){
 8003308:	4604      	mov	r4, r0
	xSemaphoreTakeRecursive(counterMutex, portMAX_DELAY);
 800330a:	f04f 31ff 	mov.w	r1, #4294967295
 800330e:	6828      	ldr	r0, [r5, #0]
 8003310:	f006 fb6a 	bl	80099e8 <xQueueTakeMutexRecursive>
	counter.counterIc.ic1BufferSize = buffer + 1;						 // PC app sends number of samples but IC needs the number of edges, therefore "buffer + 1";
 8003314:	3401      	adds	r4, #1
 8003316:	4b08      	ldr	r3, [pc, #32]	; (8003338 <counterSetIc1SampleCount+0x34>)
	DMA_Restart(&hdma_tim2_ch1);	
 8003318:	4808      	ldr	r0, [pc, #32]	; (800333c <counterSetIc1SampleCount+0x38>)
	counter.counterIc.ic1BufferSize = buffer + 1;						 // PC app sends number of samples but IC needs the number of edges, therefore "buffer + 1";
 800331a:	b2a4      	uxth	r4, r4
	counter.sampleCntChange = SAMPLE_COUNT_CHANGED;
 800331c:	2200      	movs	r2, #0
	counter.counterIc.ic1BufferSize = buffer + 1;						 // PC app sends number of samples but IC needs the number of edges, therefore "buffer + 1";
 800331e:	80dc      	strh	r4, [r3, #6]
	counter.sampleCntChange = SAMPLE_COUNT_CHANGED;
 8003320:	f883 23c4 	strb.w	r2, [r3, #964]	; 0x3c4
	DMA_Restart(&hdma_tim2_ch1);	
 8003324:	f00a fa44 	bl	800d7b0 <DMA_Restart>
	xSemaphoreGiveRecursive(counterMutex);
 8003328:	6828      	ldr	r0, [r5, #0]
}
 800332a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	xSemaphoreGiveRecursive(counterMutex);
 800332e:	f006 b91d 	b.w	800956c <xQueueGiveMutexRecursive>
 8003332:	bf00      	nop
 8003334:	20004c20 	.word	0x20004c20
 8003338:	20004850 	.word	0x20004850
 800333c:	2000ce48 	.word	0x2000ce48

08003340 <counterSetIc2SampleCount>:
void counterSetIc2SampleCount(uint16_t buffer){
 8003340:	b538      	push	{r3, r4, r5, lr}
	xSemaphoreTakeRecursive(counterMutex, portMAX_DELAY);
 8003342:	4d0b      	ldr	r5, [pc, #44]	; (8003370 <counterSetIc2SampleCount+0x30>)
void counterSetIc2SampleCount(uint16_t buffer){
 8003344:	4604      	mov	r4, r0
	xSemaphoreTakeRecursive(counterMutex, portMAX_DELAY);
 8003346:	f04f 31ff 	mov.w	r1, #4294967295
 800334a:	6828      	ldr	r0, [r5, #0]
 800334c:	f006 fb4c 	bl	80099e8 <xQueueTakeMutexRecursive>
	counter.counterIc.ic2BufferSize = buffer + 1;	
 8003350:	3401      	adds	r4, #1
 8003352:	4b08      	ldr	r3, [pc, #32]	; (8003374 <counterSetIc2SampleCount+0x34>)
	DMA_Restart(&hdma_tim2_ch2_ch4);	
 8003354:	4808      	ldr	r0, [pc, #32]	; (8003378 <counterSetIc2SampleCount+0x38>)
	counter.counterIc.ic2BufferSize = buffer + 1;	
 8003356:	b2a4      	uxth	r4, r4
	counter.sampleCntChange = SAMPLE_COUNT_CHANGED;
 8003358:	2200      	movs	r2, #0
	counter.counterIc.ic2BufferSize = buffer + 1;	
 800335a:	811c      	strh	r4, [r3, #8]
	counter.sampleCntChange = SAMPLE_COUNT_CHANGED;
 800335c:	f883 23c4 	strb.w	r2, [r3, #964]	; 0x3c4
	DMA_Restart(&hdma_tim2_ch2_ch4);	
 8003360:	f00a fa26 	bl	800d7b0 <DMA_Restart>
	xSemaphoreGiveRecursive(counterMutex);
 8003364:	6828      	ldr	r0, [r5, #0]
}
 8003366:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	xSemaphoreGiveRecursive(counterMutex);
 800336a:	f006 b8ff 	b.w	800956c <xQueueGiveMutexRecursive>
 800336e:	bf00      	nop
 8003370:	20004c20 	.word	0x20004c20
 8003374:	20004850 	.word	0x20004850
 8003378:	2000cf10 	.word	0x2000cf10

0800337c <counterSetIc1Prescaler>:
void counterSetIc1Prescaler(uint16_t presc){
 800337c:	b508      	push	{r3, lr}
	counter.sampleCntChange = SAMPLE_COUNT_CHANGED;
 800337e:	4b06      	ldr	r3, [pc, #24]	; (8003398 <counterSetIc1Prescaler+0x1c>)
	TIM_IC1_PSC_Config(presc);
 8003380:	b2c0      	uxtb	r0, r0
	counter.sampleCntChange = SAMPLE_COUNT_CHANGED;
 8003382:	2200      	movs	r2, #0
 8003384:	f883 23c4 	strb.w	r2, [r3, #964]	; 0x3c4
	TIM_IC1_PSC_Config(presc);
 8003388:	f00a f8cc 	bl	800d524 <TIM_IC1_PSC_Config>
	DMA_Restart(&hdma_tim2_ch1);
 800338c:	4803      	ldr	r0, [pc, #12]	; (800339c <counterSetIc1Prescaler+0x20>)
}
 800338e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	DMA_Restart(&hdma_tim2_ch1);
 8003392:	f00a ba0d 	b.w	800d7b0 <DMA_Restart>
 8003396:	bf00      	nop
 8003398:	20004850 	.word	0x20004850
 800339c:	2000ce48 	.word	0x2000ce48

080033a0 <counterSetIc2Prescaler>:
void counterSetIc2Prescaler(uint16_t presc){		
 80033a0:	b508      	push	{r3, lr}
	counter.sampleCntChange = SAMPLE_COUNT_CHANGED;
 80033a2:	4b06      	ldr	r3, [pc, #24]	; (80033bc <counterSetIc2Prescaler+0x1c>)
	TIM_IC2_PSC_Config(presc);	
 80033a4:	b2c0      	uxtb	r0, r0
	counter.sampleCntChange = SAMPLE_COUNT_CHANGED;
 80033a6:	2200      	movs	r2, #0
 80033a8:	f883 23c4 	strb.w	r2, [r3, #964]	; 0x3c4
	TIM_IC2_PSC_Config(presc);	
 80033ac:	f00a f8d8 	bl	800d560 <TIM_IC2_PSC_Config>
	DMA_Restart(&hdma_tim2_ch2_ch4);	
 80033b0:	4803      	ldr	r0, [pc, #12]	; (80033c0 <counterSetIc2Prescaler+0x20>)
}
 80033b2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	DMA_Restart(&hdma_tim2_ch2_ch4);	
 80033b6:	f00a b9fb 	b.w	800d7b0 <DMA_Restart>
 80033ba:	bf00      	nop
 80033bc:	20004850 	.word	0x20004850
 80033c0:	2000cf10 	.word	0x2000cf10

080033c4 <counterIc1DutyCycleInit>:
	counter.icDutyCycle = DUTY_CYCLE_CH1_ENABLED;
 80033c4:	4b02      	ldr	r3, [pc, #8]	; (80033d0 <counterIc1DutyCycleInit+0xc>)
 80033c6:	2201      	movs	r2, #1
 80033c8:	f883 23c8 	strb.w	r2, [r3, #968]	; 0x3c8
	TIM_IC_DutyCycle_Init();	
 80033cc:	f009 bf14 	b.w	800d1f8 <TIM_IC_DutyCycle_Init>
 80033d0:	20004850 	.word	0x20004850

080033d4 <counterIc1DutyCycleDeinit>:
void counterIc1DutyCycleDeinit(void){	
 80033d4:	b508      	push	{r3, lr}
	TIM_IC_DutyCycle_Deinit();		
 80033d6:	f009 ff83 	bl	800d2e0 <TIM_IC_DutyCycle_Deinit>
	counter.icDutyCycle = DUTY_CYCLE_DISABLED;
 80033da:	4b02      	ldr	r3, [pc, #8]	; (80033e4 <counterIc1DutyCycleDeinit+0x10>)
 80033dc:	2200      	movs	r2, #0
 80033de:	f883 23c8 	strb.w	r2, [r3, #968]	; 0x3c8
}
 80033e2:	bd08      	pop	{r3, pc}
 80033e4:	20004850 	.word	0x20004850

080033e8 <counterIc2DutyCycleInit>:
	counter.icDutyCycle = DUTY_CYCLE_CH2_ENABLED;
 80033e8:	4b02      	ldr	r3, [pc, #8]	; (80033f4 <counterIc2DutyCycleInit+0xc>)
 80033ea:	2202      	movs	r2, #2
 80033ec:	f883 23c8 	strb.w	r2, [r3, #968]	; 0x3c8
	TIM_IC_DutyCycle_Init();	
 80033f0:	f009 bf02 	b.w	800d1f8 <TIM_IC_DutyCycle_Init>
 80033f4:	20004850 	.word	0x20004850

080033f8 <counterIc2DutyCycleDeinit>:
 80033f8:	b508      	push	{r3, lr}
 80033fa:	f009 ff71 	bl	800d2e0 <TIM_IC_DutyCycle_Deinit>
 80033fe:	4b02      	ldr	r3, [pc, #8]	; (8003408 <counterIc2DutyCycleDeinit+0x10>)
 8003400:	2200      	movs	r2, #0
 8003402:	f883 23c8 	strb.w	r2, [r3, #968]	; 0x3c8
 8003406:	bd08      	pop	{r3, pc}
 8003408:	20004850 	.word	0x20004850

0800340c <counterIcDutyCycleEnable>:
	TIM_IC_DutyCycle_Start();
 800340c:	f009 bfbc 	b.w	800d388 <TIM_IC_DutyCycle_Start>

08003410 <counterIcDutyCycleDisable>:
	TIM_IC_DutyCycle_Stop();
 8003410:	f009 bff6 	b.w	800d400 <TIM_IC_DutyCycle_Stop>

08003414 <counterSetIcTi1_RisingFalling>:
void counterSetIcTi1_RisingFalling(void){	
 8003414:	b508      	push	{r3, lr}
	TIM_IC1_RisingFalling();	
 8003416:	f00a f8c1 	bl	800d59c <TIM_IC1_RisingFalling>
	DMA_Restart(&hdma_tim2_ch1);
 800341a:	4802      	ldr	r0, [pc, #8]	; (8003424 <counterSetIcTi1_RisingFalling+0x10>)
}	
 800341c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	DMA_Restart(&hdma_tim2_ch1);
 8003420:	f00a b9c6 	b.w	800d7b0 <DMA_Restart>
 8003424:	2000ce48 	.word	0x2000ce48

08003428 <counterSetIcTi1_Rising>:
	counter.eventChan1 = EVENT_RISING;
 8003428:	4b02      	ldr	r3, [pc, #8]	; (8003434 <counterSetIcTi1_Rising+0xc>)
 800342a:	2200      	movs	r2, #0
 800342c:	f883 23cb 	strb.w	r2, [r3, #971]	; 0x3cb
	TIM_IC1_RisingOnly();	
 8003430:	f00a b8bc 	b.w	800d5ac <TIM_IC1_RisingOnly>
 8003434:	20004850 	.word	0x20004850

08003438 <counterSetIcTi1_Falling>:
	counter.eventChan1 = EVENT_FALLING;
 8003438:	4b02      	ldr	r3, [pc, #8]	; (8003444 <counterSetIcTi1_Falling+0xc>)
 800343a:	2201      	movs	r2, #1
 800343c:	f883 23cb 	strb.w	r2, [r3, #971]	; 0x3cb
	TIM_IC1_FallingOnly();	
 8003440:	f00a b8bc 	b.w	800d5bc <TIM_IC1_FallingOnly>
 8003444:	20004850 	.word	0x20004850

08003448 <counterSetIcTi2_RisingFalling>:
void counterSetIcTi2_RisingFalling(void){
 8003448:	b508      	push	{r3, lr}
	TIM_IC2_RisingFalling();
 800344a:	f00a f8c3 	bl	800d5d4 <TIM_IC2_RisingFalling>
	DMA_Restart(&hdma_tim2_ch2_ch4);	
 800344e:	4802      	ldr	r0, [pc, #8]	; (8003458 <counterSetIcTi2_RisingFalling+0x10>)
}	
 8003450:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	DMA_Restart(&hdma_tim2_ch2_ch4);	
 8003454:	f00a b9ac 	b.w	800d7b0 <DMA_Restart>
 8003458:	2000cf10 	.word	0x2000cf10

0800345c <counterSetIcTi2_Rising>:
	counter.eventChan2 = EVENT_RISING;
 800345c:	4b02      	ldr	r3, [pc, #8]	; (8003468 <counterSetIcTi2_Rising+0xc>)
 800345e:	2200      	movs	r2, #0
 8003460:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc
	TIM_IC2_RisingOnly();	
 8003464:	f00a b8be 	b.w	800d5e4 <TIM_IC2_RisingOnly>
 8003468:	20004850 	.word	0x20004850

0800346c <counterSetIcTi2_Falling>:
	counter.eventChan2 = EVENT_FALLING;
 800346c:	4b02      	ldr	r3, [pc, #8]	; (8003478 <counterSetIcTi2_Falling+0xc>)
 800346e:	2201      	movs	r2, #1
 8003470:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc
	TIM_IC2_FallingOnly();	
 8003474:	f00a b8be 	b.w	800d5f4 <TIM_IC2_FallingOnly>
 8003478:	20004850 	.word	0x20004850

0800347c <counterSetTiSequence_AB>:
	TIM_TI_Sequence_AB();
 800347c:	f00a b8c6 	b.w	800d60c <TIM_TI_Sequence_AB>

08003480 <counterSetTiSequence_BA>:
	TIM_TI_Sequence_BA();
 8003480:	f00a b8e0 	b.w	800d644 <TIM_TI_Sequence_BA>

08003484 <counterSetTiMode_Independent>:
	counter.tiMode = TI_MODE_EVENT_SEQUENCE_INDEP;
 8003484:	4b02      	ldr	r3, [pc, #8]	; (8003490 <counterSetTiMode_Independent+0xc>)
 8003486:	2200      	movs	r2, #0
 8003488:	f883 23ca 	strb.w	r2, [r3, #970]	; 0x3ca
}
 800348c:	4770      	bx	lr
 800348e:	bf00      	nop
 8003490:	20004850 	.word	0x20004850

08003494 <counterSetTiMode_Dependent>:
	counter.tiMode = TI_MODE_FAST_EVENT_SEQUENCE_DEP;
 8003494:	4b02      	ldr	r3, [pc, #8]	; (80034a0 <counterSetTiMode_Dependent+0xc>)
 8003496:	2201      	movs	r2, #1
 8003498:	f883 23ca 	strb.w	r2, [r3, #970]	; 0x3ca
} 
 800349c:	4770      	bx	lr
 800349e:	bf00      	nop
 80034a0:	20004850 	.word	0x20004850

080034a4 <counterSetTiTimeout>:
	counter.counterIc.tiTimeout = timeout;				
 80034a4:	4b01      	ldr	r3, [pc, #4]	; (80034ac <counterSetTiTimeout+0x8>)
 80034a6:	f8c3 0394 	str.w	r0, [r3, #916]	; 0x394
}
 80034aa:	4770      	bx	lr
 80034ac:	20004850 	.word	0x20004850

080034b0 <COUNTER_ETR_DMA_CpltCallback>:
{			
 80034b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if(counter.state == COUNTER_ETR){
 80034b4:	4c54      	ldr	r4, [pc, #336]	; (8003608 <COUNTER_ETR_DMA_CpltCallback+0x158>)
 80034b6:	f894 53b8 	ldrb.w	r5, [r4, #952]	; 0x3b8
{			
 80034ba:	b083      	sub	sp, #12
	if(counter.state == COUNTER_ETR){
 80034bc:	b2ed      	uxtb	r5, r5
	uint16_t passMsg = MSG_CNT_SEND_DATA;
 80034be:	230e      	movs	r3, #14
	if(counter.state == COUNTER_ETR){
 80034c0:	2d01      	cmp	r5, #1
	uint16_t passMsg = MSG_CNT_SEND_DATA;
 80034c2:	f8ad 3002 	strh.w	r3, [sp, #2]
	if(counter.state == COUNTER_ETR){
 80034c6:	d017      	beq.n	80034f8 <COUNTER_ETR_DMA_CpltCallback+0x48>
	}else if(counter.state == COUNTER_REF){		
 80034c8:	f894 33b8 	ldrb.w	r3, [r4, #952]	; 0x3b8
 80034cc:	2b04      	cmp	r3, #4
 80034ce:	d002      	beq.n	80034d6 <COUNTER_ETR_DMA_CpltCallback+0x26>
}
 80034d0:	b003      	add	sp, #12
 80034d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if((counter.sampleCntChange != SAMPLE_COUNT_CHANGED) && (xTaskGetTickCount() - xStartTime) < 100){
 80034d6:	f894 33c4 	ldrb.w	r3, [r4, #964]	; 0x3c4
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d160      	bne.n	80035a0 <COUNTER_ETR_DMA_CpltCallback+0xf0>
		}else if(counter.sampleCntChange != SAMPLE_COUNT_CHANGED && counter.counterEtr.buffer!=0){
 80034de:	f894 33c4 	ldrb.w	r3, [r4, #964]	; 0x3c4
 80034e2:	b11b      	cbz	r3, 80034ec <COUNTER_ETR_DMA_CpltCallback+0x3c>
 80034e4:	f8d4 33a4 	ldr.w	r3, [r4, #932]	; 0x3a4
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d16e      	bne.n	80035ca <COUNTER_ETR_DMA_CpltCallback+0x11a>
			counter.sampleCntChange = SAMPLE_COUNT_NOT_CHANGED;
 80034ec:	2301      	movs	r3, #1
 80034ee:	f884 33c4 	strb.w	r3, [r4, #964]	; 0x3c4
}
 80034f2:	b003      	add	sp, #12
 80034f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		counter.counterEtr.etrp = TIM_ETPS_GetPrescaler();
 80034f8:	f00a f91a 	bl	800d730 <TIM_ETPS_GetPrescaler>
 80034fc:	f884 03a0 	strb.w	r0, [r4, #928]	; 0x3a0
		float gateFreq = ((double)counter.tim4PrphClk / (double)((counter.counterEtr.arr + 1) * (counter.counterEtr.psc + 1)));			/* TIM4 gating frequency */
 8003500:	f8d4 03bc 	ldr.w	r0, [r4, #956]	; 0x3bc
 8003504:	f8b4 b398 	ldrh.w	fp, [r4, #920]	; 0x398
 8003508:	f8b4 a39a 	ldrh.w	sl, [r4, #922]	; 0x39a
		counter.counterEtr.freq = ((double)counter.counterEtr.buffer * gateFreq * counter.counterEtr.etrp);								/* Sampled frequency */
 800350c:	f8d4 73a4 	ldr.w	r7, [r4, #932]	; 0x3a4
 8003510:	f894 63a0 	ldrb.w	r6, [r4, #928]	; 0x3a0
		float gateFreq = ((double)counter.tim4PrphClk / (double)((counter.counterEtr.arr + 1) * (counter.counterEtr.psc + 1)));			/* TIM4 gating frequency */
 8003514:	f7fc ffae 	bl	8000474 <__aeabi_ui2d>
 8003518:	fa1f fa8a 	uxth.w	sl, sl
 800351c:	4680      	mov	r8, r0
 800351e:	fa1f fb8b 	uxth.w	fp, fp
 8003522:	f10a 0001 	add.w	r0, sl, #1
 8003526:	fb0b 0000 	mla	r0, fp, r0, r0
 800352a:	4689      	mov	r9, r1
 800352c:	f7fc ffb2 	bl	8000494 <__aeabi_i2d>
 8003530:	4602      	mov	r2, r0
 8003532:	460b      	mov	r3, r1
 8003534:	4640      	mov	r0, r8
 8003536:	4649      	mov	r1, r9
 8003538:	f7fd f940 	bl	80007bc <__aeabi_ddiv>
 800353c:	f7fd fb0c 	bl	8000b58 <__aeabi_d2f>
		counter.counterEtr.freq = ((double)counter.counterEtr.buffer * gateFreq * counter.counterEtr.etrp);								/* Sampled frequency */
 8003540:	f7fc ffba 	bl	80004b8 <__aeabi_f2d>
 8003544:	4680      	mov	r8, r0
 8003546:	4638      	mov	r0, r7
 8003548:	4689      	mov	r9, r1
 800354a:	f7fc ff93 	bl	8000474 <__aeabi_ui2d>
 800354e:	4602      	mov	r2, r0
 8003550:	460b      	mov	r3, r1
 8003552:	4640      	mov	r0, r8
 8003554:	4649      	mov	r1, r9
 8003556:	f7fd f807 	bl	8000568 <__aeabi_dmul>
 800355a:	b2f6      	uxtb	r6, r6
 800355c:	4680      	mov	r8, r0
 800355e:	4630      	mov	r0, r6
 8003560:	4689      	mov	r9, r1
 8003562:	f7fc ff97 	bl	8000494 <__aeabi_i2d>
 8003566:	460b      	mov	r3, r1
 8003568:	4602      	mov	r2, r0
 800356a:	4649      	mov	r1, r9
 800356c:	4640      	mov	r0, r8
 800356e:	f7fc fffb 	bl	8000568 <__aeabi_dmul>
 8003572:	e9c4 01ec 	strd	r0, r1, [r4, #944]	; 0x3b0
		TIM_ETRP_Config(counter.counterEtr.freq);	
 8003576:	ed94 0bec 	vldr	d0, [r4, #944]	; 0x3b0
 800357a:	f009 ff63 	bl	800d444 <TIM_ETRP_Config>
		if(counter.sampleCntChange != SAMPLE_COUNT_CHANGED){
 800357e:	f894 33c4 	ldrb.w	r3, [r4, #964]	; 0x3c4
 8003582:	b923      	cbnz	r3, 800358e <COUNTER_ETR_DMA_CpltCallback+0xde>
			counter.sampleCntChange = SAMPLE_COUNT_NOT_CHANGED;
 8003584:	f884 53c4 	strb.w	r5, [r4, #964]	; 0x3c4
}
 8003588:	b003      	add	sp, #12
 800358a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			xQueueSendToBackFromISR(messageQueue, &passMsg, &xHigherPriorityTaskWoken);
 800358e:	4a1f      	ldr	r2, [pc, #124]	; (800360c <COUNTER_ETR_DMA_CpltCallback+0x15c>)
 8003590:	2300      	movs	r3, #0
 8003592:	6810      	ldr	r0, [r2, #0]
 8003594:	f10d 0102 	add.w	r1, sp, #2
 8003598:	aa01      	add	r2, sp, #4
 800359a:	f006 f807 	bl	80095ac <xQueueGenericSendFromISR>
 800359e:	e797      	b.n	80034d0 <COUNTER_ETR_DMA_CpltCallback+0x20>
		if((counter.sampleCntChange != SAMPLE_COUNT_CHANGED) && (xTaskGetTickCount() - xStartTime) < 100){
 80035a0:	f006 fce0 	bl	8009f64 <xTaskGetTickCount>
 80035a4:	4b1a      	ldr	r3, [pc, #104]	; (8003610 <COUNTER_ETR_DMA_CpltCallback+0x160>)
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	1ac0      	subs	r0, r0, r3
 80035aa:	2863      	cmp	r0, #99	; 0x63
 80035ac:	d897      	bhi.n	80034de <COUNTER_ETR_DMA_CpltCallback+0x2e>
			xQueueSendToBackFromISR(messageQueue, &passMsg, &xHigherPriorityTaskWoken);
 80035ae:	4a17      	ldr	r2, [pc, #92]	; (800360c <COUNTER_ETR_DMA_CpltCallback+0x15c>)
 80035b0:	2300      	movs	r3, #0
 80035b2:	6810      	ldr	r0, [r2, #0]
 80035b4:	f10d 0102 	add.w	r1, sp, #2
 80035b8:	aa01      	add	r2, sp, #4
 80035ba:	f005 fff7 	bl	80095ac <xQueueGenericSendFromISR>
			TIM_REF_SecondInputDisable();
 80035be:	f00a f87f 	bl	800d6c0 <TIM_REF_SecondInputDisable>
			counter.refWarning = COUNTER_WARNING_FIRED;
 80035c2:	2301      	movs	r3, #1
 80035c4:	f884 33c5 	strb.w	r3, [r4, #965]	; 0x3c5
 80035c8:	e782      	b.n	80034d0 <COUNTER_ETR_DMA_CpltCallback+0x20>
			counter.counterEtr.freq = counter.counterEtr.refBuffer / (double)counter.counterEtr.buffer;
 80035ca:	f8d4 03a8 	ldr.w	r0, [r4, #936]	; 0x3a8
 80035ce:	f8d4 53a4 	ldr.w	r5, [r4, #932]	; 0x3a4
 80035d2:	f7fc ff4f 	bl	8000474 <__aeabi_ui2d>
 80035d6:	4606      	mov	r6, r0
 80035d8:	4628      	mov	r0, r5
 80035da:	460f      	mov	r7, r1
 80035dc:	f7fc ff4a 	bl	8000474 <__aeabi_ui2d>
 80035e0:	4602      	mov	r2, r0
 80035e2:	460b      	mov	r3, r1
 80035e4:	4630      	mov	r0, r6
 80035e6:	4639      	mov	r1, r7
 80035e8:	f7fd f8e8 	bl	80007bc <__aeabi_ddiv>
			xQueueSendToBackFromISR(messageQueue, &passMsg, &xHigherPriorityTaskWoken);
 80035ec:	4a07      	ldr	r2, [pc, #28]	; (800360c <COUNTER_ETR_DMA_CpltCallback+0x15c>)
			counter.counterEtr.freq = counter.counterEtr.refBuffer / (double)counter.counterEtr.buffer;
 80035ee:	e9c4 01ec 	strd	r0, r1, [r4, #944]	; 0x3b0
			xQueueSendToBackFromISR(messageQueue, &passMsg, &xHigherPriorityTaskWoken);
 80035f2:	2300      	movs	r3, #0
 80035f4:	6810      	ldr	r0, [r2, #0]
 80035f6:	f10d 0102 	add.w	r1, sp, #2
 80035fa:	aa01      	add	r2, sp, #4
 80035fc:	f005 ffd6 	bl	80095ac <xQueueGenericSendFromISR>
			counter.refWarning = COUNTER_REF_SEND_DATA;
 8003600:	2300      	movs	r3, #0
 8003602:	f884 33c5 	strb.w	r3, [r4, #965]	; 0x3c5
 8003606:	e763      	b.n	80034d0 <COUNTER_ETR_DMA_CpltCallback+0x20>
 8003608:	20004850 	.word	0x20004850
 800360c:	200047d4 	.word	0x200047d4
 8003610:	20004848 	.word	0x20004848

08003614 <counterIcProcess>:
{	
 8003614:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if(counter.bin != BIN0){
 8003618:	4c4f      	ldr	r4, [pc, #316]	; (8003758 <counterIcProcess+0x144>)
{	
 800361a:	b085      	sub	sp, #20
	if(counter.bin != BIN0){
 800361c:	f894 33cd 	ldrb.w	r3, [r4, #973]	; 0x3cd
	uint16_t passMsg = MSG_CNT_SEND_DATA;
 8003620:	220e      	movs	r2, #14
 8003622:	f8ad 200a 	strh.w	r2, [sp, #10]
	if(counter.bin != BIN0){
 8003626:	b983      	cbnz	r3, 800364a <counterIcProcess+0x36>
 8003628:	f003 05ff 	and.w	r5, r3, #255	; 0xff
	}else if(counter.bin != BIN1){
 800362c:	f894 33cd 	ldrb.w	r3, [r4, #973]	; 0x3cd
 8003630:	2b01      	cmp	r3, #1
 8003632:	d007      	beq.n	8003644 <counterIcProcess+0x30>
		counter.bin = BIN1;
 8003634:	2301      	movs	r3, #1
		if(DMA_TransferComplete(&hdma_tim2_ch2_ch4)){
 8003636:	4849      	ldr	r0, [pc, #292]	; (800375c <counterIcProcess+0x148>)
		counter.bin = BIN1;
 8003638:	f884 33cd 	strb.w	r3, [r4, #973]	; 0x3cd
		if(DMA_TransferComplete(&hdma_tim2_ch2_ch4)){
 800363c:	f00a f8ae 	bl	800d79c <DMA_TransferComplete>
 8003640:	2800      	cmp	r0, #0
 8003642:	d145      	bne.n	80036d0 <counterIcProcess+0xbc>
}
 8003644:	b005      	add	sp, #20
 8003646:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		counter.bin = BIN0;
 800364a:	2500      	movs	r5, #0
		if(DMA_TransferComplete(&hdma_tim2_ch1)){				
 800364c:	4844      	ldr	r0, [pc, #272]	; (8003760 <counterIcProcess+0x14c>)
		counter.bin = BIN0;
 800364e:	f884 53cd 	strb.w	r5, [r4, #973]	; 0x3cd
		if(DMA_TransferComplete(&hdma_tim2_ch1)){				
 8003652:	f00a f8a3 	bl	800d79c <DMA_TransferComplete>
 8003656:	2800      	cmp	r0, #0
 8003658:	d0f4      	beq.n	8003644 <counterIcProcess+0x30>
			counter.counterIc.ic1psc = TIM_IC1PSC_GetPrescaler();			
 800365a:	f00a f87b 	bl	800d754 <TIM_IC1PSC_GetPrescaler>
 800365e:	f884 0390 	strb.w	r0, [r4, #912]	; 0x390
			uint32_t capture1 = counter.counterIc.ic1buffer[counter.counterIc.ic1BufferSize-1] - counter.counterIc.ic1buffer[0];
 8003662:	88e3      	ldrh	r3, [r4, #6]
 8003664:	3303      	adds	r3, #3
 8003666:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 800366a:	f8d4 b010 	ldr.w	fp, [r4, #16]
			counter.counterIc.ic1freq = (double)(counter.tim2PrphClk*(counter.counterIc.psc+1)*counter.counterIc.ic1psc)*((double)(counter.counterIc.ic1BufferSize-1)/(double)capture1);
 800366e:	f8d4 63c0 	ldr.w	r6, [r4, #960]	; 0x3c0
 8003672:	88a7      	ldrh	r7, [r4, #4]
 8003674:	f894 a390 	ldrb.w	sl, [r4, #912]	; 0x390
 8003678:	88e0      	ldrh	r0, [r4, #6]
			uint32_t capture1 = counter.counterIc.ic1buffer[counter.counterIc.ic1BufferSize-1] - counter.counterIc.ic1buffer[0];
 800367a:	9301      	str	r3, [sp, #4]
			counter.counterIc.ic1freq = (double)(counter.tim2PrphClk*(counter.counterIc.psc+1)*counter.counterIc.ic1psc)*((double)(counter.counterIc.ic1BufferSize-1)/(double)capture1);
 800367c:	3801      	subs	r0, #1
 800367e:	f7fc ff09 	bl	8000494 <__aeabi_i2d>
 8003682:	9b01      	ldr	r3, [sp, #4]
 8003684:	4680      	mov	r8, r0
 8003686:	eba3 000b 	sub.w	r0, r3, fp
 800368a:	4689      	mov	r9, r1
 800368c:	f7fc fef2 	bl	8000474 <__aeabi_ui2d>
 8003690:	4602      	mov	r2, r0
 8003692:	460b      	mov	r3, r1
 8003694:	4640      	mov	r0, r8
 8003696:	4649      	mov	r1, r9
 8003698:	f7fd f890 	bl	80007bc <__aeabi_ddiv>
 800369c:	fa5f fa8a 	uxtb.w	sl, sl
 80036a0:	4680      	mov	r8, r0
 80036a2:	b2bf      	uxth	r7, r7
 80036a4:	fb06 f00a 	mul.w	r0, r6, sl
 80036a8:	fb07 0000 	mla	r0, r7, r0, r0
 80036ac:	4689      	mov	r9, r1
 80036ae:	f7fc fee1 	bl	8000474 <__aeabi_ui2d>
 80036b2:	4602      	mov	r2, r0
 80036b4:	460b      	mov	r3, r1
 80036b6:	4640      	mov	r0, r8
 80036b8:	4649      	mov	r1, r9
 80036ba:	f7fc ff55 	bl	8000568 <__aeabi_dmul>
 80036be:	e9c4 01e0 	strd	r0, r1, [r4, #896]	; 0x380
			DMA_Restart(&hdma_tim2_ch1);
 80036c2:	4827      	ldr	r0, [pc, #156]	; (8003760 <counterIcProcess+0x14c>)
 80036c4:	f00a f874 	bl	800d7b0 <DMA_Restart>
			xQueueSendToBackFromISR(messageQueue, &passMsg, &xHigherPriorityTaskWoken);
 80036c8:	4a26      	ldr	r2, [pc, #152]	; (8003764 <counterIcProcess+0x150>)
			counter.icChannel1 = COUNTER_IRQ_IC;
 80036ca:	f884 53c6 	strb.w	r5, [r4, #966]	; 0x3c6
 80036ce:	e039      	b.n	8003744 <counterIcProcess+0x130>
			counter.counterIc.ic2psc = TIM_IC2PSC_GetPrescaler();				
 80036d0:	f00a f852 	bl	800d778 <TIM_IC2PSC_GetPrescaler>
 80036d4:	f884 0391 	strb.w	r0, [r4, #913]	; 0x391
			uint32_t capture2 = counter.counterIc.ic2buffer[counter.counterIc.ic2BufferSize-1] - counter.counterIc.ic2buffer[0];
 80036d8:	8923      	ldrh	r3, [r4, #8]
 80036da:	3371      	adds	r3, #113	; 0x71
 80036dc:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 80036e0:	f8d4 b1c8 	ldr.w	fp, [r4, #456]	; 0x1c8
			counter.counterIc.ic2freq = (double)(counter.tim2PrphClk*(counter.counterIc.psc+1)*counter.counterIc.ic2psc)*((double)(counter.counterIc.ic2BufferSize-1)/(double)capture2);
 80036e4:	f8d4 63c0 	ldr.w	r6, [r4, #960]	; 0x3c0
 80036e8:	88a7      	ldrh	r7, [r4, #4]
 80036ea:	f894 a391 	ldrb.w	sl, [r4, #913]	; 0x391
 80036ee:	8920      	ldrh	r0, [r4, #8]
			uint32_t capture2 = counter.counterIc.ic2buffer[counter.counterIc.ic2BufferSize-1] - counter.counterIc.ic2buffer[0];
 80036f0:	9301      	str	r3, [sp, #4]
			counter.counterIc.ic2freq = (double)(counter.tim2PrphClk*(counter.counterIc.psc+1)*counter.counterIc.ic2psc)*((double)(counter.counterIc.ic2BufferSize-1)/(double)capture2);
 80036f2:	3801      	subs	r0, #1
 80036f4:	f7fc fece 	bl	8000494 <__aeabi_i2d>
 80036f8:	9b01      	ldr	r3, [sp, #4]
 80036fa:	4680      	mov	r8, r0
 80036fc:	eba3 000b 	sub.w	r0, r3, fp
 8003700:	4689      	mov	r9, r1
 8003702:	f7fc feb7 	bl	8000474 <__aeabi_ui2d>
 8003706:	4602      	mov	r2, r0
 8003708:	460b      	mov	r3, r1
 800370a:	4640      	mov	r0, r8
 800370c:	4649      	mov	r1, r9
 800370e:	f7fd f855 	bl	80007bc <__aeabi_ddiv>
 8003712:	fa5f fa8a 	uxtb.w	sl, sl
 8003716:	4680      	mov	r8, r0
 8003718:	b2bf      	uxth	r7, r7
 800371a:	fb06 f00a 	mul.w	r0, r6, sl
 800371e:	fb07 0000 	mla	r0, r7, r0, r0
 8003722:	4689      	mov	r9, r1
 8003724:	f7fc fea6 	bl	8000474 <__aeabi_ui2d>
 8003728:	4602      	mov	r2, r0
 800372a:	460b      	mov	r3, r1
 800372c:	4640      	mov	r0, r8
 800372e:	4649      	mov	r1, r9
 8003730:	f7fc ff1a 	bl	8000568 <__aeabi_dmul>
 8003734:	e9c4 01e2 	strd	r0, r1, [r4, #904]	; 0x388
			DMA_Restart(&hdma_tim2_ch2_ch4);		
 8003738:	4808      	ldr	r0, [pc, #32]	; (800375c <counterIcProcess+0x148>)
 800373a:	f00a f839 	bl	800d7b0 <DMA_Restart>
			xQueueSendToBackFromISR(messageQueue, &passMsg, &xHigherPriorityTaskWoken);
 800373e:	4a09      	ldr	r2, [pc, #36]	; (8003764 <counterIcProcess+0x150>)
			counter.icChannel2 = COUNTER_IRQ_IC;
 8003740:	f884 53c7 	strb.w	r5, [r4, #967]	; 0x3c7
			xQueueSendToBackFromISR(messageQueue, &passMsg, &xHigherPriorityTaskWoken);
 8003744:	462b      	mov	r3, r5
 8003746:	6810      	ldr	r0, [r2, #0]
 8003748:	f10d 010a 	add.w	r1, sp, #10
 800374c:	aa03      	add	r2, sp, #12
 800374e:	f005 ff2d 	bl	80095ac <xQueueGenericSendFromISR>
}
 8003752:	b005      	add	sp, #20
 8003754:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003758:	20004850 	.word	0x20004850
 800375c:	2000cf10 	.word	0x2000cf10
 8003760:	2000ce48 	.word	0x2000ce48
 8003764:	200047d4 	.word	0x200047d4

08003768 <counterPeriodElapsedCallback>:
{
 8003768:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	if(counter.icDutyCycle == DUTY_CYCLE_DISABLED){
 800376c:	4c7b      	ldr	r4, [pc, #492]	; (800395c <counterPeriodElapsedCallback+0x1f4>)
 800376e:	f894 33c8 	ldrb.w	r3, [r4, #968]	; 0x3c8
{
 8003772:	b083      	sub	sp, #12
	if(counter.icDutyCycle == DUTY_CYCLE_DISABLED){
 8003774:	2b00      	cmp	r3, #0
 8003776:	d142      	bne.n	80037fe <counterPeriodElapsedCallback+0x96>
 8003778:	f003 05ff 	and.w	r5, r3, #255	; 0xff
		if(counter.state == COUNTER_IC){
 800377c:	f894 33b8 	ldrb.w	r3, [r4, #952]	; 0x3b8
 8003780:	2b02      	cmp	r3, #2
 8003782:	d037      	beq.n	80037f4 <counterPeriodElapsedCallback+0x8c>
	uint16_t passMsg = MSG_CNT_SEND_DATA;
 8003784:	230e      	movs	r3, #14
 8003786:	f8ad 3002 	strh.w	r3, [sp, #2]
	if((xTaskGetTickCountFromISR() - xStartTime) <= counter.counterIc.tiTimeout){
 800378a:	f006 fbf1 	bl	8009f70 <xTaskGetTickCountFromISR>
 800378e:	4b74      	ldr	r3, [pc, #464]	; (8003960 <counterPeriodElapsedCallback+0x1f8>)
 8003790:	f8d4 2394 	ldr.w	r2, [r4, #916]	; 0x394
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	1ac0      	subs	r0, r0, r3
 8003798:	4290      	cmp	r0, r2
 800379a:	f200 808f 	bhi.w	80038bc <counterPeriodElapsedCallback+0x154>
		if(counter.abba == BIN0){			
 800379e:	f894 33ce 	ldrb.w	r3, [r4, #974]	; 0x3ce
 80037a2:	f003 06ff 	and.w	r6, r3, #255	; 0xff
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d16c      	bne.n	8003884 <counterPeriodElapsedCallback+0x11c>
			if(DMA_TransferComplete(&hdma_tim2_ch2_ch4)){					
 80037aa:	486e      	ldr	r0, [pc, #440]	; (8003964 <counterPeriodElapsedCallback+0x1fc>)
 80037ac:	f009 fff6 	bl	800d79c <DMA_TransferComplete>
 80037b0:	b310      	cbz	r0, 80037f8 <counterPeriodElapsedCallback+0x90>
				counter.counterIc.ic1freq = counter.counterIc.ic2buffer[0] / (double)counter.tim2PrphClk;
 80037b2:	f8d4 01c8 	ldr.w	r0, [r4, #456]	; 0x1c8
 80037b6:	f8d4 53c0 	ldr.w	r5, [r4, #960]	; 0x3c0
 80037ba:	f7fc fe5b 	bl	8000474 <__aeabi_ui2d>
 80037be:	4680      	mov	r8, r0
 80037c0:	4628      	mov	r0, r5
 80037c2:	4689      	mov	r9, r1
 80037c4:	f7fc fe56 	bl	8000474 <__aeabi_ui2d>
 80037c8:	4602      	mov	r2, r0
 80037ca:	460b      	mov	r3, r1
 80037cc:	4640      	mov	r0, r8
 80037ce:	4649      	mov	r1, r9
 80037d0:	f7fc fff4 	bl	80007bc <__aeabi_ddiv>
 80037d4:	e9c4 01e0 	strd	r0, r1, [r4, #896]	; 0x380
				TIM_TI_Stop();		
 80037d8:	f009 fcc0 	bl	800d15c <TIM_TI_Stop>
				xQueueSendToBackFromISR(messageQueue, &passMsg, &xHigherPriorityTaskWoken);
 80037dc:	4a62      	ldr	r2, [pc, #392]	; (8003968 <counterPeriodElapsedCallback+0x200>)
 80037de:	4633      	mov	r3, r6
				counter.tiState = SEND_TI_DATA;						
 80037e0:	2502      	movs	r5, #2
				xQueueSendToBackFromISR(messageQueue, &passMsg, &xHigherPriorityTaskWoken);
 80037e2:	6810      	ldr	r0, [r2, #0]
				counter.tiState = SEND_TI_DATA;						
 80037e4:	f884 53c9 	strb.w	r5, [r4, #969]	; 0x3c9
				xQueueSendToBackFromISR(messageQueue, &passMsg, &xHigherPriorityTaskWoken);
 80037e8:	aa01      	add	r2, sp, #4
 80037ea:	eb0d 0105 	add.w	r1, sp, r5
 80037ee:	f005 fedd 	bl	80095ac <xQueueGenericSendFromISR>
 80037f2:	e001      	b.n	80037f8 <counterPeriodElapsedCallback+0x90>
			counterIcProcess();
 80037f4:	f7ff ff0e 	bl	8003614 <counterIcProcess>
}
 80037f8:	b003      	add	sp, #12
 80037fa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	if(counter.icDutyCycle == DUTY_CYCLE_CH1_ENABLED){	
 80037fe:	f894 53c8 	ldrb.w	r5, [r4, #968]	; 0x3c8
 8003802:	b2ed      	uxtb	r5, r5
	uint16_t passMsg = MSG_CNT_SEND_DATA;
 8003804:	230e      	movs	r3, #14
	if(counter.icDutyCycle == DUTY_CYCLE_CH1_ENABLED){	
 8003806:	2d01      	cmp	r5, #1
	uint16_t passMsg = MSG_CNT_SEND_DATA;
 8003808:	f8ad 3002 	strh.w	r3, [sp, #2]
	if(counter.icDutyCycle == DUTY_CYCLE_CH1_ENABLED){	
 800380c:	d066      	beq.n	80038dc <counterPeriodElapsedCallback+0x174>
	}else if(counter.icDutyCycle == DUTY_CYCLE_CH2_ENABLED){
 800380e:	f894 33c8 	ldrb.w	r3, [r4, #968]	; 0x3c8
 8003812:	2b02      	cmp	r3, #2
 8003814:	d1f0      	bne.n	80037f8 <counterPeriodElapsedCallback+0x90>
		if(DMA_TransferComplete(&hdma_tim2_ch2_ch4)){			
 8003816:	4853      	ldr	r0, [pc, #332]	; (8003964 <counterPeriodElapsedCallback+0x1fc>)
 8003818:	f009 ffc0 	bl	800d79c <DMA_TransferComplete>
 800381c:	2800      	cmp	r0, #0
 800381e:	d0eb      	beq.n	80037f8 <counterPeriodElapsedCallback+0x90>
			counter.counterIc.ic1freq = (counter.counterIc.ic1buffer[0] / (double)counter.counterIc.ic2buffer[0]) * 100;
 8003820:	6920      	ldr	r0, [r4, #16]
 8003822:	f8d4 51c8 	ldr.w	r5, [r4, #456]	; 0x1c8
 8003826:	f7fc fe25 	bl	8000474 <__aeabi_ui2d>
 800382a:	4606      	mov	r6, r0
 800382c:	4628      	mov	r0, r5
 800382e:	460f      	mov	r7, r1
 8003830:	f7fc fe20 	bl	8000474 <__aeabi_ui2d>
 8003834:	4602      	mov	r2, r0
 8003836:	460b      	mov	r3, r1
 8003838:	4630      	mov	r0, r6
 800383a:	4639      	mov	r1, r7
 800383c:	f7fc ffbe 	bl	80007bc <__aeabi_ddiv>
 8003840:	2200      	movs	r2, #0
 8003842:	4b4a      	ldr	r3, [pc, #296]	; (800396c <counterPeriodElapsedCallback+0x204>)
 8003844:	f7fc fe90 	bl	8000568 <__aeabi_dmul>
 8003848:	e9c4 01e0 	strd	r0, r1, [r4, #896]	; 0x380
			counter.counterIc.ic2freq = counter.counterIc.ic1buffer[0] / (double)counter.tim2PrphClk;
 800384c:	6920      	ldr	r0, [r4, #16]
 800384e:	f8d4 53c0 	ldr.w	r5, [r4, #960]	; 0x3c0
 8003852:	f7fc fe0f 	bl	8000474 <__aeabi_ui2d>
 8003856:	4606      	mov	r6, r0
 8003858:	4628      	mov	r0, r5
 800385a:	460f      	mov	r7, r1
 800385c:	f7fc fe0a 	bl	8000474 <__aeabi_ui2d>
 8003860:	460b      	mov	r3, r1
 8003862:	4602      	mov	r2, r0
 8003864:	4639      	mov	r1, r7
 8003866:	4630      	mov	r0, r6
 8003868:	f7fc ffa8 	bl	80007bc <__aeabi_ddiv>
 800386c:	e9c4 01e2 	strd	r0, r1, [r4, #904]	; 0x388
			TIM_IC_DutyCycleDmaRestart();			
 8003870:	f009 fc9e 	bl	800d1b0 <TIM_IC_DutyCycleDmaRestart>
			if(counter.bin == BIN0){
 8003874:	f894 33cd 	ldrb.w	r3, [r4, #973]	; 0x3cd
 8003878:	2b00      	cmp	r3, #0
 800387a:	d166      	bne.n	800394a <counterPeriodElapsedCallback+0x1e2>
				counter.bin = BIN1;
 800387c:	2301      	movs	r3, #1
 800387e:	f884 33cd 	strb.w	r3, [r4, #973]	; 0x3cd
 8003882:	e7b9      	b.n	80037f8 <counterPeriodElapsedCallback+0x90>
			if(DMA_TransferComplete(&hdma_tim2_ch1)){					
 8003884:	483a      	ldr	r0, [pc, #232]	; (8003970 <counterPeriodElapsedCallback+0x208>)
 8003886:	f009 ff89 	bl	800d79c <DMA_TransferComplete>
 800388a:	2800      	cmp	r0, #0
 800388c:	d0b4      	beq.n	80037f8 <counterPeriodElapsedCallback+0x90>
				counter.counterIc.ic1freq = counter.counterIc.ic1buffer[0] / (double)counter.tim2PrphClk;
 800388e:	6920      	ldr	r0, [r4, #16]
 8003890:	f8d4 83c0 	ldr.w	r8, [r4, #960]	; 0x3c0
 8003894:	f7fc fdee 	bl	8000474 <__aeabi_ui2d>
 8003898:	4606      	mov	r6, r0
 800389a:	4640      	mov	r0, r8
 800389c:	460f      	mov	r7, r1
 800389e:	f7fc fde9 	bl	8000474 <__aeabi_ui2d>
 80038a2:	4602      	mov	r2, r0
 80038a4:	460b      	mov	r3, r1
 80038a6:	4630      	mov	r0, r6
 80038a8:	4639      	mov	r1, r7
 80038aa:	f7fc ff87 	bl	80007bc <__aeabi_ddiv>
 80038ae:	e9c4 01e0 	strd	r0, r1, [r4, #896]	; 0x380
				TIM_TI_Stop();					
 80038b2:	f009 fc53 	bl	800d15c <TIM_TI_Stop>
				xQueueSendToBackFromISR(messageQueue, &passMsg, &xHigherPriorityTaskWoken);
 80038b6:	4a2c      	ldr	r2, [pc, #176]	; (8003968 <counterPeriodElapsedCallback+0x200>)
 80038b8:	462b      	mov	r3, r5
 80038ba:	e791      	b.n	80037e0 <counterPeriodElapsedCallback+0x78>
		TIM_TI_Stop();					
 80038bc:	f009 fc4e 	bl	800d15c <TIM_TI_Stop>
		xQueueSendToBackFromISR(messageQueue, &passMsg, &xHigherPriorityTaskWoken);
 80038c0:	4a29      	ldr	r2, [pc, #164]	; (8003968 <counterPeriodElapsedCallback+0x200>)
 80038c2:	462b      	mov	r3, r5
 80038c4:	6810      	ldr	r0, [r2, #0]
		counter.tiState = TIMEOUT;	
 80038c6:	2501      	movs	r5, #1
		xQueueSendToBackFromISR(messageQueue, &passMsg, &xHigherPriorityTaskWoken);
 80038c8:	aa01      	add	r2, sp, #4
 80038ca:	f10d 0102 	add.w	r1, sp, #2
		counter.tiState = TIMEOUT;	
 80038ce:	f884 53c9 	strb.w	r5, [r4, #969]	; 0x3c9
		xQueueSendToBackFromISR(messageQueue, &passMsg, &xHigherPriorityTaskWoken);
 80038d2:	f005 fe6b 	bl	80095ac <xQueueGenericSendFromISR>
}
 80038d6:	b003      	add	sp, #12
 80038d8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		if(DMA_TransferComplete(&hdma_tim2_ch1)){
 80038dc:	4824      	ldr	r0, [pc, #144]	; (8003970 <counterPeriodElapsedCallback+0x208>)
 80038de:	f009 ff5d 	bl	800d79c <DMA_TransferComplete>
 80038e2:	2800      	cmp	r0, #0
 80038e4:	d088      	beq.n	80037f8 <counterPeriodElapsedCallback+0x90>
			counter.counterIc.ic1freq = (counter.counterIc.ic2buffer[0] / (double)counter.counterIc.ic1buffer[0]) * 100;
 80038e6:	f8d4 01c8 	ldr.w	r0, [r4, #456]	; 0x1c8
 80038ea:	f8d4 8010 	ldr.w	r8, [r4, #16]
 80038ee:	f7fc fdc1 	bl	8000474 <__aeabi_ui2d>
 80038f2:	4606      	mov	r6, r0
 80038f4:	4640      	mov	r0, r8
 80038f6:	460f      	mov	r7, r1
 80038f8:	f7fc fdbc 	bl	8000474 <__aeabi_ui2d>
 80038fc:	4602      	mov	r2, r0
 80038fe:	460b      	mov	r3, r1
 8003900:	4630      	mov	r0, r6
 8003902:	4639      	mov	r1, r7
 8003904:	f7fc ff5a 	bl	80007bc <__aeabi_ddiv>
 8003908:	2200      	movs	r2, #0
 800390a:	4b18      	ldr	r3, [pc, #96]	; (800396c <counterPeriodElapsedCallback+0x204>)
 800390c:	f7fc fe2c 	bl	8000568 <__aeabi_dmul>
 8003910:	e9c4 01e0 	strd	r0, r1, [r4, #896]	; 0x380
			counter.counterIc.ic2freq = counter.counterIc.ic2buffer[0] / (double)counter.tim2PrphClk;
 8003914:	f8d4 01c8 	ldr.w	r0, [r4, #456]	; 0x1c8
 8003918:	f8d4 83c0 	ldr.w	r8, [r4, #960]	; 0x3c0
 800391c:	f7fc fdaa 	bl	8000474 <__aeabi_ui2d>
 8003920:	4606      	mov	r6, r0
 8003922:	4640      	mov	r0, r8
 8003924:	460f      	mov	r7, r1
 8003926:	f7fc fda5 	bl	8000474 <__aeabi_ui2d>
 800392a:	460b      	mov	r3, r1
 800392c:	4602      	mov	r2, r0
 800392e:	4639      	mov	r1, r7
 8003930:	4630      	mov	r0, r6
 8003932:	f7fc ff43 	bl	80007bc <__aeabi_ddiv>
 8003936:	e9c4 01e2 	strd	r0, r1, [r4, #904]	; 0x388
			TIM_IC_DutyCycleDmaRestart();		
 800393a:	f009 fc39 	bl	800d1b0 <TIM_IC_DutyCycleDmaRestart>
			if(counter.bin == BIN0){
 800393e:	f894 33cd 	ldrb.w	r3, [r4, #973]	; 0x3cd
 8003942:	b913      	cbnz	r3, 800394a <counterPeriodElapsedCallback+0x1e2>
				counter.bin = BIN1;
 8003944:	f884 53cd 	strb.w	r5, [r4, #973]	; 0x3cd
 8003948:	e756      	b.n	80037f8 <counterPeriodElapsedCallback+0x90>
				xQueueSendToBackFromISR(messageQueue, &passMsg, &xHigherPriorityTaskWoken);
 800394a:	4a07      	ldr	r2, [pc, #28]	; (8003968 <counterPeriodElapsedCallback+0x200>)
 800394c:	2300      	movs	r3, #0
 800394e:	6810      	ldr	r0, [r2, #0]
 8003950:	f10d 0102 	add.w	r1, sp, #2
 8003954:	aa01      	add	r2, sp, #4
 8003956:	f005 fe29 	bl	80095ac <xQueueGenericSendFromISR>
}
 800395a:	e74d      	b.n	80037f8 <counterPeriodElapsedCallback+0x90>
 800395c:	20004850 	.word	0x20004850
 8003960:	20004848 	.word	0x20004848
 8003964:	2000cf10 	.word	0x2000cf10
 8003968:	200047d4 	.word	0x200047d4
 800396c:	40590000 	.word	0x40590000
 8003970:	2000ce48 	.word	0x2000ce48

08003974 <counterEtrRefSetDefault>:
 * @retval None
 * @state 	USED
 */
void counterEtrRefSetDefault(void)
{
	if(counter.state==COUNTER_ETR){
 8003974:	4b14      	ldr	r3, [pc, #80]	; (80039c8 <counterEtrRefSetDefault+0x54>)
 8003976:	f893 23b8 	ldrb.w	r2, [r3, #952]	; 0x3b8
 800397a:	2a01      	cmp	r2, #1
 800397c:	d017      	beq.n	80039ae <counterEtrRefSetDefault+0x3a>
		counter.counterEtr.psc = TIM4_PSC;	
		counter.counterEtr.arr = TIM4_ARR;
		counter.counterEtr.gateTime = 100;				/* 100 ms */												
	}else{
		counter.counterEtr.psc = 59999;	
 800397e:	f64e 225f 	movw	r2, #59999	; 0xea5f
 8003982:	f8a3 239a 	strh.w	r2, [r3, #922]	; 0x39a
		counter.counterEtr.arr = 59999;
 8003986:	f8a3 2398 	strh.w	r2, [r3, #920]	; 0x398
		counter.counterEtr.refBuffer = (counter.counterEtr.psc+1) * (counter.counterEtr.arr+1);
 800398a:	f8b3 139a 	ldrh.w	r1, [r3, #922]	; 0x39a
 800398e:	f8b3 2398 	ldrh.w	r2, [r3, #920]	; 0x398
 8003992:	3201      	adds	r2, #1
 8003994:	fb02 2201 	mla	r2, r2, r1, r2
 8003998:	f8c3 23a8 	str.w	r2, [r3, #936]	; 0x3a8
	}
	counter.counterEtr.etrp = 1;
	counter.counterEtr.buffer = 0;
 800399c:	2200      	movs	r2, #0
	counter.counterEtr.etrp = 1;
 800399e:	2101      	movs	r1, #1
 80039a0:	f883 13a0 	strb.w	r1, [r3, #928]	; 0x3a0
	counter.counterEtr.buffer = 0;
 80039a4:	f8c3 23a4 	str.w	r2, [r3, #932]	; 0x3a4
	counter.sampleCntChange = SAMPLE_COUNT_CHANGED;			
 80039a8:	f883 23c4 	strb.w	r2, [r3, #964]	; 0x3c4
}
 80039ac:	4770      	bx	lr
		counter.counterEtr.psc = TIM4_PSC;	
 80039ae:	f641 401f 	movw	r0, #7199	; 0x1c1f
		counter.counterEtr.arr = TIM4_ARR;
 80039b2:	f240 31e7 	movw	r1, #999	; 0x3e7
		counter.counterEtr.gateTime = 100;				/* 100 ms */												
 80039b6:	2264      	movs	r2, #100	; 0x64
		counter.counterEtr.psc = TIM4_PSC;	
 80039b8:	f8a3 039a 	strh.w	r0, [r3, #922]	; 0x39a
		counter.counterEtr.arr = TIM4_ARR;
 80039bc:	f8a3 1398 	strh.w	r1, [r3, #920]	; 0x398
		counter.counterEtr.gateTime = 100;				/* 100 ms */												
 80039c0:	f8a3 23ac 	strh.w	r2, [r3, #940]	; 0x3ac
 80039c4:	e7ea      	b.n	800399c <counterEtrRefSetDefault+0x28>
 80039c6:	bf00      	nop
 80039c8:	20004850 	.word	0x20004850

080039cc <counterIcTiSetDefault>:

void counterIcTiSetDefault(void)
{
 80039cc:	b538      	push	{r3, r4, r5, lr}
	if(counter.state == COUNTER_IC){
 80039ce:	4c15      	ldr	r4, [pc, #84]	; (8003a24 <counterIcTiSetDefault+0x58>)
 80039d0:	f894 33b8 	ldrb.w	r3, [r4, #952]	; 0x3b8
 80039d4:	b2db      	uxtb	r3, r3
 80039d6:	2b02      	cmp	r3, #2
		counter.counterIc.ic1BufferSize = 2;			/* the lowest value of icxBufferSize is 2! - 1 sample for IC frequency measuring */
		counter.counterIc.ic2BufferSize = 2;
		counter.icChannel1 = COUNTER_IRQ_IC_PASS;
 80039d8:	f04f 0201 	mov.w	r2, #1
	if(counter.state == COUNTER_IC){
 80039dc:	d01b      	beq.n	8003a16 <counterIcTiSetDefault+0x4a>
		counter.icChannel2 = COUNTER_IRQ_IC_PASS;				
	}else{
		counter.counterIc.ic1BufferSize = 1;			/* only 1 sample for one event that occurs on one single channel */
		counter.counterIc.ic2BufferSize = 1;
		counter.counterIc.tiTimeout = 10000;
		counter.eventChan1 = EVENT_RISING;
 80039de:	2300      	movs	r3, #0
		counter.counterIc.tiTimeout = 10000;
 80039e0:	f242 7110 	movw	r1, #10000	; 0x2710
		counter.counterIc.ic1BufferSize = 1;			/* only 1 sample for one event that occurs on one single channel */
 80039e4:	80e2      	strh	r2, [r4, #6]
		counter.counterIc.ic2BufferSize = 1;
 80039e6:	8122      	strh	r2, [r4, #8]
		counter.counterIc.tiTimeout = 10000;
 80039e8:	f8c4 1394 	str.w	r1, [r4, #916]	; 0x394
		counter.eventChan1 = EVENT_RISING;
 80039ec:	f884 33cb 	strb.w	r3, [r4, #971]	; 0x3cb
		counter.eventChan2 = EVENT_RISING;
 80039f0:	f884 33cc 	strb.w	r3, [r4, #972]	; 0x3cc
	}
	counter.counterIc.ic1psc = 1;
 80039f4:	2501      	movs	r5, #1
	counter.counterIc.ic2psc = 1;
	TIM_IC1_PSC_Config(1);
 80039f6:	4628      	mov	r0, r5
	counter.counterIc.ic1psc = 1;
 80039f8:	f884 5390 	strb.w	r5, [r4, #912]	; 0x390
	counter.counterIc.ic2psc = 1;
 80039fc:	f884 5391 	strb.w	r5, [r4, #913]	; 0x391
	TIM_IC1_PSC_Config(1);
 8003a00:	f009 fd90 	bl	800d524 <TIM_IC1_PSC_Config>
	TIM_IC2_PSC_Config(1);	
 8003a04:	4628      	mov	r0, r5
 8003a06:	f009 fdab 	bl	800d560 <TIM_IC2_PSC_Config>
	counter.counterIc.psc = 0;		
 8003a0a:	2200      	movs	r2, #0
	counter.counterIc.arr = 0xFFFFFFFF;
 8003a0c:	f04f 33ff 	mov.w	r3, #4294967295
	counter.counterIc.psc = 0;		
 8003a10:	80a2      	strh	r2, [r4, #4]
	counter.counterIc.arr = 0xFFFFFFFF;
 8003a12:	6023      	str	r3, [r4, #0]
}
 8003a14:	bd38      	pop	{r3, r4, r5, pc}
		counter.counterIc.ic1BufferSize = 2;			/* the lowest value of icxBufferSize is 2! - 1 sample for IC frequency measuring */
 8003a16:	80e3      	strh	r3, [r4, #6]
		counter.counterIc.ic2BufferSize = 2;
 8003a18:	8123      	strh	r3, [r4, #8]
		counter.icChannel1 = COUNTER_IRQ_IC_PASS;
 8003a1a:	f884 23c6 	strb.w	r2, [r4, #966]	; 0x3c6
		counter.icChannel2 = COUNTER_IRQ_IC_PASS;				
 8003a1e:	f884 23c7 	strb.w	r2, [r4, #967]	; 0x3c7
 8003a22:	e7e7      	b.n	80039f4 <counterIcTiSetDefault+0x28>
 8003a24:	20004850 	.word	0x20004850

08003a28 <GeneratorTask>:
 * task is getting messages from other tasks and takes care about generator functions
 * @param  Task handler, parameters pointer
 * @retval None
 */
//portTASK_FUNCTION(vScopeTask, pvParameters){	
void GeneratorTask(void const *argument){
 8003a28:	b580      	push	{r7, lr}
 8003a2a:	b082      	sub	sp, #8

	//Build error on lines below? Lenght of Pin strings must be 4 chars long!!!
	CASSERT(sizeof(GEN_CH1_PIN_STR)==5);
	CASSERT(sizeof(GEN_CH2_PIN_STR)==5);

	uint16_t message = 0xFFFF;
 8003a2c:	ae02      	add	r6, sp, #8
 8003a2e:	f64f 73ff 	movw	r3, #65535	; 0xffff
	generatorMessageQueue = xQueueCreate(5, sizeof(message)/sizeof(uint8_t));
 8003a32:	2200      	movs	r2, #0
 8003a34:	2102      	movs	r1, #2
 8003a36:	2005      	movs	r0, #5
 * @param  None
 * @retval None
 */
void generatorSetDefault(void)
{
	generator.bufferMemory=generatorBuffer;
 8003a38:	4c5b      	ldr	r4, [pc, #364]	; (8003ba8 <GeneratorTask+0x180>)
	uint16_t message = 0xFFFF;
 8003a3a:	f826 3d02 	strh.w	r3, [r6, #-2]!
	generatorMessageQueue = xQueueCreate(5, sizeof(message)/sizeof(uint8_t));
 8003a3e:	f005 fb5f 	bl	8009100 <xQueueGenericCreate>
 8003a42:	4d5a      	ldr	r5, [pc, #360]	; (8003bac <GeneratorTask+0x184>)
	generator.bufferMemory=generatorBuffer;
 8003a44:	4a5a      	ldr	r2, [pc, #360]	; (8003bb0 <GeneratorTask+0x188>)
 8003a46:	6022      	str	r2, [r4, #0]
	for(uint8_t i = 0;i<MAX_DAC_CHANNELS;i++){
		generator.generatingFrequency[i]=DEFAULT_GENERATING_FREQ;
 8003a48:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
		generator.realGenFrequency[i]=DEFAULT_GENERATING_FREQ;
	}

	generator.numOfChannles=1;
 8003a4c:	2701      	movs	r7, #1
		generator.generatingFrequency[i]=DEFAULT_GENERATING_FREQ;
 8003a4e:	6063      	str	r3, [r4, #4]
	generator.maxOneChanSamples=MAX_GENERATOR_BUFF_SIZE/2;
	generator.oneChanSamples[0]=MAX_GENERATOR_BUFF_SIZE/2;
	generator.pChanMem[0]=generatorBuffer;
	generator.state=GENERATOR_IDLE;
 8003a50:	f04f 0800 	mov.w	r8, #0
		generator.realGenFrequency[i]=DEFAULT_GENERATING_FREQ;
 8003a54:	60e3      	str	r3, [r4, #12]
		generator.generatingFrequency[i]=DEFAULT_GENERATING_FREQ;
 8003a56:	60a3      	str	r3, [r4, #8]
		generator.realGenFrequency[i]=DEFAULT_GENERATING_FREQ;
 8003a58:	6123      	str	r3, [r4, #16]
	generator.numOfChannles=1;
 8003a5a:	f884 702a 	strb.w	r7, [r4, #42]	; 0x2a
	generator.maxOneChanSamples=MAX_GENERATOR_BUFF_SIZE/2;
 8003a5e:	63a3      	str	r3, [r4, #56]	; 0x38
	generator.oneChanSamples[0]=MAX_GENERATOR_BUFF_SIZE/2;
 8003a60:	86a3      	strh	r3, [r4, #52]	; 0x34
	generator.DAC_res=DAC_DATA_DEPTH;
 8003a62:	230c      	movs	r3, #12
	generator.pChanMem[0]=generatorBuffer;
 8003a64:	62e2      	str	r2, [r4, #44]	; 0x2c
	generatorMessageQueue = xQueueCreate(5, sizeof(message)/sizeof(uint8_t));
 8003a66:	6028      	str	r0, [r5, #0]
	generator.state=GENERATOR_IDLE;
 8003a68:	f884 8028 	strb.w	r8, [r4, #40]	; 0x28
	generator.DAC_res=DAC_DATA_DEPTH;
 8003a6c:	87a3      	strh	r3, [r4, #60]	; 0x3c
		xQueueReceive(generatorMessageQueue, &message, portMAX_DELAY);
 8003a6e:	2300      	movs	r3, #0
 8003a70:	f04f 32ff 	mov.w	r2, #4294967295
 8003a74:	4631      	mov	r1, r6
 8003a76:	f005 fe2f 	bl	80096d8 <xQueueGenericReceive>
		switch(message){
 8003a7a:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8003a7e:	3b21      	subs	r3, #33	; 0x21
 8003a80:	2b11      	cmp	r3, #17
 8003a82:	d80c      	bhi.n	8003a9e <GeneratorTask+0x76>
 8003a84:	e8df f003 	tbb	[pc, r3]
 8003a88:	0b0b3e39 	.word	0x0b0b3e39
 8003a8c:	0b0d1827 	.word	0x0b0d1827
 8003a90:	0b0b0b0b 	.word	0x0b0b0b0b
 8003a94:	0b0b0b0b 	.word	0x0b0b0b0b
 8003a98:	090b      	.short	0x090b
			if(generator.state==GENERATOR_IDLE){}
 8003a9a:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 8003a9e:	6828      	ldr	r0, [r5, #0]
 8003aa0:	e7e5      	b.n	8003a6e <GeneratorTask+0x46>
			if(generator.modeState==GENERATOR_DAC){				
 8003aa2:	f894 3029 	ldrb.w	r3, [r4, #41]	; 0x29
 8003aa6:	2b01      	cmp	r3, #1
 8003aa8:	d058      	beq.n	8003b5c <GeneratorTask+0x134>
			}else if(generator.modeState==GENERATOR_PWM){
 8003aaa:	f894 3029 	ldrb.w	r3, [r4, #41]	; 0x29
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d1f5      	bne.n	8003a9e <GeneratorTask+0x76>
				TIMGenPwmDeinit();
 8003ab2:	f00a f9f9 	bl	800dea8 <TIMGenPwmDeinit>
 8003ab6:	e7f2      	b.n	8003a9e <GeneratorTask+0x76>
			if(generator.state==GENERATOR_RUN){
 8003ab8:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 8003abc:	2b01      	cmp	r3, #1
 8003abe:	d1ee      	bne.n	8003a9e <GeneratorTask+0x76>
				if(generator.modeState==GENERATOR_DAC){
 8003ac0:	f894 3029 	ldrb.w	r3, [r4, #41]	; 0x29
 8003ac4:	2b01      	cmp	r3, #1
 8003ac6:	d063      	beq.n	8003b90 <GeneratorTask+0x168>
				}else if(generator.modeState==GENERATOR_PWM){
 8003ac8:	f894 3029 	ldrb.w	r3, [r4, #41]	; 0x29
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d05c      	beq.n	8003b8a <GeneratorTask+0x162>
				generator.state=GENERATOR_IDLE;
 8003ad0:	f884 8028 	strb.w	r8, [r4, #40]	; 0x28
 8003ad4:	e7e3      	b.n	8003a9e <GeneratorTask+0x76>
			if(generator.state==GENERATOR_IDLE){
 8003ad6:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 8003ada:	f003 09ff 	and.w	r9, r3, #255	; 0xff
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d1dd      	bne.n	8003a9e <GeneratorTask+0x76>
				if(generator.modeState==GENERATOR_DAC){
 8003ae2:	f894 3029 	ldrb.w	r3, [r4, #41]	; 0x29
 8003ae6:	2b01      	cmp	r3, #1
 8003ae8:	d013      	beq.n	8003b12 <GeneratorTask+0xea>
				}else if(generator.modeState==GENERATOR_PWM){
 8003aea:	f894 3029 	ldrb.w	r3, [r4, #41]	; 0x29
 8003aee:	f003 09ff 	and.w	r9, r3, #255	; 0xff
 8003af2:	b3b3      	cbz	r3, 8003b62 <GeneratorTask+0x13a>
				generator.state=GENERATOR_RUN;
 8003af4:	f884 7028 	strb.w	r7, [r4, #40]	; 0x28
 8003af8:	e7d1      	b.n	8003a9e <GeneratorTask+0x76>
	generator.modeState = GENERATOR_DAC;
 8003afa:	f884 7029 	strb.w	r7, [r4, #41]	; 0x29
			TIMGenInit();
 8003afe:	f00a f82b 	bl	800db58 <TIMGenInit>
			break;
 8003b02:	e7cc      	b.n	8003a9e <GeneratorTask+0x76>
	generator.modeState = GENERATOR_PWM;
 8003b04:	f884 8029 	strb.w	r8, [r4, #41]	; 0x29
			TIMGenPwmInit();
 8003b08:	f00a f914 	bl	800dd34 <TIMGenPwmInit>
			break;
 8003b0c:	e7c7      	b.n	8003a9e <GeneratorTask+0x76>
 * @param  None
 * @retval None
 */
void genInit(void)
{	
	for(uint8_t i = 0;i<MAX_DAC_CHANNELS;i++){
 8003b0e:	f04f 0901 	mov.w	r9, #1
		TIM_Reconfig_gen(generator.generatingFrequency[i],i,0);
 8003b12:	eb04 0389 	add.w	r3, r4, r9, lsl #2
 8003b16:	fa5f fa89 	uxtb.w	sl, r9
 8003b1a:	6858      	ldr	r0, [r3, #4]
 8003b1c:	4651      	mov	r1, sl
 8003b1e:	2200      	movs	r2, #0
 8003b20:	f009 ffa6 	bl	800da70 <TIM_Reconfig_gen>
		if(generator.numOfChannles>i){
 8003b24:	f894 102a 	ldrb.w	r1, [r4, #42]	; 0x2a
			DAC_DMA_Reconfig(i,(uint32_t *)generator.pChanMem[i], generator.oneChanSamples[i]);
 8003b28:	f109 020a 	add.w	r2, r9, #10
 8003b2c:	f109 0318 	add.w	r3, r9, #24
 8003b30:	eb04 0c82 	add.w	ip, r4, r2, lsl #2
 8003b34:	eb04 0343 	add.w	r3, r4, r3, lsl #1
		if(generator.numOfChannles>i){
 8003b38:	458a      	cmp	sl, r1
		}else{
			DAC_DMA_Reconfig(i,NULL,0);
 8003b3a:	f04f 0200 	mov.w	r2, #0
 8003b3e:	4611      	mov	r1, r2
			DAC_DMA_Reconfig(i,(uint32_t *)generator.pChanMem[i], generator.oneChanSamples[i]);
 8003b40:	4650      	mov	r0, sl
 8003b42:	bf3a      	itte	cc
 8003b44:	f8dc 1004 	ldrcc.w	r1, [ip, #4]
 8003b48:	889a      	ldrhcc	r2, [r3, #4]
			DAC_DMA_Reconfig(i,NULL,0);
 8003b4a:	4650      	movcs	r0, sl
 8003b4c:	f008 f81e 	bl	800bb8c <DAC_DMA_Reconfig>
	for(uint8_t i = 0;i<MAX_DAC_CHANNELS;i++){
 8003b50:	f1b9 0f00 	cmp.w	r9, #0
 8003b54:	d0db      	beq.n	8003b0e <GeneratorTask+0xe6>
					GeneratingEnable();
 8003b56:	f008 f83d 	bl	800bbd4 <GeneratingEnable>
 8003b5a:	e7cb      	b.n	8003af4 <GeneratorTask+0xcc>
				TIMGenDacDeinit();
 8003b5c:	f00a f832 	bl	800dbc4 <TIMGenDacDeinit>
 8003b60:	e79d      	b.n	8003a9e <GeneratorTask+0x76>
 * @retval None
 */
void genPwmInit(void)
{	
	for(uint8_t i = 0;i<MAX_DAC_CHANNELS;i++){
		TIM_Reconfig_gen(generator.generatingFrequency[i],i,0);
 8003b62:	6860      	ldr	r0, [r4, #4]
 8003b64:	464a      	mov	r2, r9
 8003b66:	4649      	mov	r1, r9
 8003b68:	f009 ff82 	bl	800da70 <TIM_Reconfig_gen>
		if(generator.numOfChannles>i){
 8003b6c:	f894 302a 	ldrb.w	r3, [r4, #42]	; 0x2a
 8003b70:	b9ab      	cbnz	r3, 8003b9e <GeneratorTask+0x176>
		TIM_Reconfig_gen(generator.generatingFrequency[i],i,0);
 8003b72:	68a0      	ldr	r0, [r4, #8]
 8003b74:	2200      	movs	r2, #0
 8003b76:	2101      	movs	r1, #1
 8003b78:	f009 ff7a 	bl	800da70 <TIM_Reconfig_gen>
		if(generator.numOfChannles>i){
 8003b7c:	f894 302a 	ldrb.w	r3, [r4, #42]	; 0x2a
 8003b80:	2b01      	cmp	r3, #1
 8003b82:	d808      	bhi.n	8003b96 <GeneratorTask+0x16e>
					PWMGeneratingEnable();
 8003b84:	f00a f866 	bl	800dc54 <PWMGeneratingEnable>
 8003b88:	e7b4      	b.n	8003af4 <GeneratorTask+0xcc>
					PWMGeneratingDisable();
 8003b8a:	f00a f8a5 	bl	800dcd8 <PWMGeneratingDisable>
 8003b8e:	e79f      	b.n	8003ad0 <GeneratorTask+0xa8>
					GeneratingDisable();
 8003b90:	f008 f84e 	bl	800bc30 <GeneratingDisable>
 8003b94:	e79c      	b.n	8003ad0 <GeneratorTask+0xa8>
			TIM_DMA_Reconfig(i);			
 8003b96:	2001      	movs	r0, #1
 8003b98:	f00a f830 	bl	800dbfc <TIM_DMA_Reconfig>
 8003b9c:	e7f2      	b.n	8003b84 <GeneratorTask+0x15c>
 8003b9e:	4648      	mov	r0, r9
 8003ba0:	f00a f82c 	bl	800dbfc <TIM_DMA_Reconfig>
 8003ba4:	e7e5      	b.n	8003b72 <GeneratorTask+0x14a>
 8003ba6:	bf00      	nop
 8003ba8:	20004c28 	.word	0x20004c28
 8003bac:	20004c68 	.word	0x20004c68
 8003bb0:	20004c6c 	.word	0x20004c6c

08003bb4 <genSetMode>:
{
 8003bb4:	b500      	push	{lr}
 8003bb6:	b083      	sub	sp, #12
	switch(mode){
 8003bb8:	b178      	cbz	r0, 8003bda <genSetMode+0x26>
 8003bba:	2801      	cmp	r0, #1
 8003bbc:	d10a      	bne.n	8003bd4 <genSetMode+0x20>
		passMsg = MSG_GEN_DAC_MODE;
 8003bbe:	a902      	add	r1, sp, #8
 8003bc0:	2321      	movs	r3, #33	; 0x21
 8003bc2:	f821 3d02 	strh.w	r3, [r1, #-2]!
		xQueueSendToBack(generatorMessageQueue, &passMsg, portMAX_DELAY);
 8003bc6:	4b0c      	ldr	r3, [pc, #48]	; (8003bf8 <genSetMode+0x44>)
 8003bc8:	f04f 32ff 	mov.w	r2, #4294967295
 8003bcc:	6818      	ldr	r0, [r3, #0]
 8003bce:	2300      	movs	r3, #0
 8003bd0:	f005 fada 	bl	8009188 <xQueueGenericSend>
}
 8003bd4:	b003      	add	sp, #12
 8003bd6:	f85d fb04 	ldr.w	pc, [sp], #4
		passMsg = MSG_GEN_PWM_MODE;
 8003bda:	a902      	add	r1, sp, #8
		xQueueSendToBack(generatorMessageQueue, &passMsg, portMAX_DELAY);
 8003bdc:	4a06      	ldr	r2, [pc, #24]	; (8003bf8 <genSetMode+0x44>)
		passMsg = MSG_GEN_PWM_MODE;
 8003bde:	2322      	movs	r3, #34	; 0x22
 8003be0:	f821 3d02 	strh.w	r3, [r1, #-2]!
		xQueueSendToBack(generatorMessageQueue, &passMsg, portMAX_DELAY);
 8003be4:	4603      	mov	r3, r0
 8003be6:	6810      	ldr	r0, [r2, #0]
 8003be8:	f04f 32ff 	mov.w	r2, #4294967295
 8003bec:	f005 facc 	bl	8009188 <xQueueGenericSend>
}
 8003bf0:	b003      	add	sp, #12
 8003bf2:	f85d fb04 	ldr.w	pc, [sp], #4
 8003bf6:	bf00      	nop
 8003bf8:	20004c68 	.word	0x20004c68

08003bfc <generator_deinit>:
	switch(generator.modeState){
 8003bfc:	4b06      	ldr	r3, [pc, #24]	; (8003c18 <generator_deinit+0x1c>)
 8003bfe:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8003c02:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003c06:	b123      	cbz	r3, 8003c12 <generator_deinit+0x16>
 8003c08:	2a01      	cmp	r2, #1
 8003c0a:	d101      	bne.n	8003c10 <generator_deinit+0x14>
		TIMGenDacDeinit();
 8003c0c:	f009 bfda 	b.w	800dbc4 <TIMGenDacDeinit>
 8003c10:	4770      	bx	lr
		TIMGenPwmDeinit();
 8003c12:	f00a b949 	b.w	800dea8 <TIMGenPwmDeinit>
 8003c16:	bf00      	nop
 8003c18:	20004c28 	.word	0x20004c28

08003c1c <genPwmSetFrequency>:
		}
	}
}

void genPwmSetFrequency(double freq, uint8_t channel){
 8003c1c:	b510      	push	{r4, lr}
 8003c1e:	4604      	mov	r4, r0
 8003c20:	b082      	sub	sp, #8
	double realPwmFrq;
	realPwmFrq = TIM_Reconfig_genPwm(freq, channel);
 8003c22:	f009 ff49 	bl	800dab8 <TIM_Reconfig_genPwm>

	uint16_t passMsg;
	if(channel == 0){
 8003c26:	b19c      	cbz	r4, 8003c50 <genPwmSetFrequency+0x34>
		passMsg = MSG_GEN_PWM_REAL_FREQ_CH1;
		generator.realPwmFreqCh1 = realPwmFrq;
	}else if(channel == 1){
 8003c28:	2c01      	cmp	r4, #1
 8003c2a:	d00a      	beq.n	8003c42 <genPwmSetFrequency+0x26>
		passMsg = MSG_GEN_PWM_REAL_FREQ_CH2;
		generator.realPwmFreqCh2 = realPwmFrq;
	}
	xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8003c2c:	4a0c      	ldr	r2, [pc, #48]	; (8003c60 <genPwmSetFrequency+0x44>)
 8003c2e:	2300      	movs	r3, #0
 8003c30:	6810      	ldr	r0, [r2, #0]
 8003c32:	f10d 0106 	add.w	r1, sp, #6
 8003c36:	f04f 32ff 	mov.w	r2, #4294967295
 8003c3a:	f005 faa5 	bl	8009188 <xQueueGenericSend>
}
 8003c3e:	b002      	add	sp, #8
 8003c40:	bd10      	pop	{r4, pc}
		generator.realPwmFreqCh2 = realPwmFrq;
 8003c42:	4b08      	ldr	r3, [pc, #32]	; (8003c64 <genPwmSetFrequency+0x48>)
 8003c44:	ed83 0b08 	vstr	d0, [r3, #32]
		passMsg = MSG_GEN_PWM_REAL_FREQ_CH2;
 8003c48:	2324      	movs	r3, #36	; 0x24
 8003c4a:	f8ad 3006 	strh.w	r3, [sp, #6]
 8003c4e:	e7ed      	b.n	8003c2c <genPwmSetFrequency+0x10>
		generator.realPwmFreqCh1 = realPwmFrq;
 8003c50:	4a04      	ldr	r2, [pc, #16]	; (8003c64 <genPwmSetFrequency+0x48>)
		passMsg = MSG_GEN_PWM_REAL_FREQ_CH1;
 8003c52:	2323      	movs	r3, #35	; 0x23
		generator.realPwmFreqCh1 = realPwmFrq;
 8003c54:	ed82 0b06 	vstr	d0, [r2, #24]
		passMsg = MSG_GEN_PWM_REAL_FREQ_CH1;
 8003c58:	f8ad 3006 	strh.w	r3, [sp, #6]
 8003c5c:	e7e6      	b.n	8003c2c <genPwmSetFrequency+0x10>
 8003c5e:	bf00      	nop
 8003c60:	200047d4 	.word	0x200047d4
 8003c64:	20004c28 	.word	0x20004c28

08003c68 <genSetData>:
/**
 * @brief  Common Generator set data length function.
 * @param
 * @retval None
 */
uint8_t genSetData(uint16_t index,uint8_t length,uint8_t chan){
 8003c68:	b530      	push	{r4, r5, lr}
	uint8_t result = GEN_INVALID_STATE;
	if(generator.state==GENERATOR_IDLE ){
 8003c6a:	4c21      	ldr	r4, [pc, #132]	; (8003cf0 <genSetData+0x88>)
uint8_t genSetData(uint16_t index,uint8_t length,uint8_t chan){
 8003c6c:	b083      	sub	sp, #12
	if(generator.state==GENERATOR_IDLE ){
 8003c6e:	f894 5028 	ldrb.w	r5, [r4, #40]	; 0x28
	uint8_t result = GEN_INVALID_STATE;
 8003c72:	2365      	movs	r3, #101	; 0x65
 8003c74:	f88d 3005 	strb.w	r3, [sp, #5]
	if(generator.state==GENERATOR_IDLE ){
 8003c78:	b9e5      	cbnz	r5, 8003cb4 <genSetData+0x4c>
		if ((index*2+length)/2<=generator.oneChanSamples[chan-1] && generator.numOfChannles>=chan){
 8003c7a:	f102 0317 	add.w	r3, r2, #23
 8003c7e:	eb04 0343 	add.w	r3, r4, r3, lsl #1
 8003c82:	0040      	lsls	r0, r0, #1
 8003c84:	889b      	ldrh	r3, [r3, #4]
 8003c86:	180d      	adds	r5, r1, r0
 8003c88:	ebb3 0f55 	cmp.w	r3, r5, lsr #1
 8003c8c:	da02      	bge.n	8003c94 <genSetData+0x2c>
 8003c8e:	2066      	movs	r0, #102	; 0x66
		}else{
			result = GEN_OUT_OF_MEMORY;
		}
	}
	return result;
}
 8003c90:	b003      	add	sp, #12
 8003c92:	bd30      	pop	{r4, r5, pc}
		if ((index*2+length)/2<=generator.oneChanSamples[chan-1] && generator.numOfChannles>=chan){
 8003c94:	f894 302a 	ldrb.w	r3, [r4, #42]	; 0x2a
 8003c98:	4293      	cmp	r3, r2
 8003c9a:	d3f8      	bcc.n	8003c8e <genSetData+0x26>
			if(commBufferReadNBytes((uint8_t *)generator.pChanMem[chan-1]+index*2,length)==length && commBufferReadByte(&result)==0 && result==';'){
 8003c9c:	3209      	adds	r2, #9
 8003c9e:	eb04 0482 	add.w	r4, r4, r2, lsl #2
 8003ca2:	460d      	mov	r5, r1
 8003ca4:	6863      	ldr	r3, [r4, #4]
 8003ca6:	4418      	add	r0, r3
 8003ca8:	f7fe fb4a 	bl	8002340 <commBufferReadNBytes>
 8003cac:	42a8      	cmp	r0, r5
 8003cae:	d004      	beq.n	8003cba <genSetData+0x52>
 8003cb0:	206d      	movs	r0, #109	; 0x6d
 8003cb2:	e7ed      	b.n	8003c90 <genSetData+0x28>
 8003cb4:	4618      	mov	r0, r3
}
 8003cb6:	b003      	add	sp, #12
 8003cb8:	bd30      	pop	{r4, r5, pc}
			if(commBufferReadNBytes((uint8_t *)generator.pChanMem[chan-1]+index*2,length)==length && commBufferReadByte(&result)==0 && result==';'){
 8003cba:	f10d 0005 	add.w	r0, sp, #5
 8003cbe:	f7fe fb1d 	bl	80022fc <commBufferReadByte>
 8003cc2:	2800      	cmp	r0, #0
 8003cc4:	d1f4      	bne.n	8003cb0 <genSetData+0x48>
 8003cc6:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8003cca:	2b3b      	cmp	r3, #59	; 0x3b
 8003ccc:	d1f0      	bne.n	8003cb0 <genSetData+0x48>
				uint16_t passMsg = MSG_INVALIDATE;
 8003cce:	a902      	add	r1, sp, #8
				xQueueSendToBack(generatorMessageQueue, &passMsg, portMAX_DELAY);
 8003cd0:	4a08      	ldr	r2, [pc, #32]	; (8003cf4 <genSetData+0x8c>)
				result = 0;
 8003cd2:	f88d 0005 	strb.w	r0, [sp, #5]
				uint16_t passMsg = MSG_INVALIDATE;
 8003cd6:	2332      	movs	r3, #50	; 0x32
 8003cd8:	f821 3d02 	strh.w	r3, [r1, #-2]!
				xQueueSendToBack(generatorMessageQueue, &passMsg, portMAX_DELAY);
 8003cdc:	4603      	mov	r3, r0
 8003cde:	6810      	ldr	r0, [r2, #0]
 8003ce0:	f04f 32ff 	mov.w	r2, #4294967295
 8003ce4:	f005 fa50 	bl	8009188 <xQueueGenericSend>
 8003ce8:	f89d 0005 	ldrb.w	r0, [sp, #5]
			if(commBufferReadNBytes((uint8_t *)generator.pChanMem[chan-1]+index*2,length)==length && commBufferReadByte(&result)==0 && result==';'){
 8003cec:	e7d0      	b.n	8003c90 <genSetData+0x28>
 8003cee:	bf00      	nop
 8003cf0:	20004c28 	.word	0x20004c28
 8003cf4:	20004c68 	.word	0x20004c68

08003cf8 <genSetFrequency>:
 * @retval None
 */
uint8_t genSetFrequency(uint32_t freq,uint8_t chan){
	uint8_t result = GEN_TO_HIGH_FREQ;
	uint32_t realFreq;
	if(freq<=MAX_GENERATING_FREQ){
 8003cf8:	4b0c      	ldr	r3, [pc, #48]	; (8003d2c <genSetFrequency+0x34>)
 8003cfa:	4298      	cmp	r0, r3
 8003cfc:	d813      	bhi.n	8003d26 <genSetFrequency+0x2e>
uint8_t genSetFrequency(uint32_t freq,uint8_t chan){
 8003cfe:	b530      	push	{r4, r5, lr}
		generator.generatingFrequency[chan-1] = freq;
 8003d00:	4d0b      	ldr	r5, [pc, #44]	; (8003d30 <genSetFrequency+0x38>)
 8003d02:	460c      	mov	r4, r1
 8003d04:	3901      	subs	r1, #1
 8003d06:	eb05 0381 	add.w	r3, r5, r1, lsl #2
uint8_t genSetFrequency(uint32_t freq,uint8_t chan){
 8003d0a:	b083      	sub	sp, #12
		generator.generatingFrequency[chan-1] = freq;
 8003d0c:	6058      	str	r0, [r3, #4]
		result = TIM_Reconfig_gen(generator.generatingFrequency[chan-1],chan-1,&realFreq);
 8003d0e:	b2c9      	uxtb	r1, r1
 8003d10:	6858      	ldr	r0, [r3, #4]
 8003d12:	aa01      	add	r2, sp, #4
 8003d14:	f009 feac 	bl	800da70 <TIM_Reconfig_gen>
		generator.realGenFrequency[chan-1] = realFreq;
 8003d18:	3401      	adds	r4, #1
 8003d1a:	eb05 0484 	add.w	r4, r5, r4, lsl #2
 8003d1e:	9b01      	ldr	r3, [sp, #4]
 8003d20:	6063      	str	r3, [r4, #4]
	}
	return result;
}
 8003d22:	b003      	add	sp, #12
 8003d24:	bd30      	pop	{r4, r5, pc}
	uint8_t result = GEN_TO_HIGH_FREQ;
 8003d26:	2069      	movs	r0, #105	; 0x69
}
 8003d28:	4770      	bx	lr
 8003d2a:	bf00      	nop
 8003d2c:	001e8480 	.word	0x001e8480
 8003d30:	20004c28 	.word	0x20004c28

08003d34 <genSendRealSamplingFreq>:
/**
 * @brief  Common function for sending real sampling frequency.
 * @param  None
 * @retval None
 */
void genSendRealSamplingFreq(void){
 8003d34:	b500      	push	{lr}
 8003d36:	b083      	sub	sp, #12
	uint16_t passMsg = MSG_GEN_SEND_FREQ;
 8003d38:	a902      	add	r1, sp, #8
 8003d3a:	2328      	movs	r3, #40	; 0x28
 8003d3c:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8003d40:	4b04      	ldr	r3, [pc, #16]	; (8003d54 <genSendRealSamplingFreq+0x20>)
 8003d42:	f04f 32ff 	mov.w	r2, #4294967295
 8003d46:	6818      	ldr	r0, [r3, #0]
 8003d48:	2300      	movs	r3, #0
 8003d4a:	f005 fa1d 	bl	8009188 <xQueueGenericSend>
}
 8003d4e:	b003      	add	sp, #12
 8003d50:	f85d fb04 	ldr.w	pc, [sp], #4
 8003d54:	200047d4 	.word	0x200047d4

08003d58 <genDataOKSendNext>:

void genDataOKSendNext(void){
 8003d58:	b500      	push	{lr}
 8003d5a:	b083      	sub	sp, #12
	uint16_t passMsg = MSG_GEN_NEXT;
 8003d5c:	a902      	add	r1, sp, #8
 8003d5e:	2329      	movs	r3, #41	; 0x29
 8003d60:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8003d64:	4b04      	ldr	r3, [pc, #16]	; (8003d78 <genDataOKSendNext+0x20>)
 8003d66:	f04f 32ff 	mov.w	r2, #4294967295
 8003d6a:	6818      	ldr	r0, [r3, #0]
 8003d6c:	2300      	movs	r3, #0
 8003d6e:	f005 fa0b 	bl	8009188 <xQueueGenericSend>
}
 8003d72:	b003      	add	sp, #12
 8003d74:	f85d fb04 	ldr.w	pc, [sp], #4
 8003d78:	200047d4 	.word	0x200047d4

08003d7c <genStatusOK>:

void genStatusOK(void){
 8003d7c:	b500      	push	{lr}
 8003d7e:	b083      	sub	sp, #12
	uint16_t passMsg = MSG_GEN_OK;
 8003d80:	a902      	add	r1, sp, #8
 8003d82:	232a      	movs	r3, #42	; 0x2a
 8003d84:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8003d88:	4b04      	ldr	r3, [pc, #16]	; (8003d9c <genStatusOK+0x20>)
 8003d8a:	f04f 32ff 	mov.w	r2, #4294967295
 8003d8e:	6818      	ldr	r0, [r3, #0]
 8003d90:	2300      	movs	r3, #0
 8003d92:	f005 f9f9 	bl	8009188 <xQueueGenericSend>
}
 8003d96:	b003      	add	sp, #12
 8003d98:	f85d fb04 	ldr.w	pc, [sp], #4
 8003d9c:	200047d4 	.word	0x200047d4

08003da0 <genGetRealSmplFreq>:

uint32_t genGetRealSmplFreq(uint8_t chan){
	return generator.realGenFrequency[chan-1];
 8003da0:	4b02      	ldr	r3, [pc, #8]	; (8003dac <genGetRealSmplFreq+0xc>)
 8003da2:	3001      	adds	r0, #1
 8003da4:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8003da8:	6858      	ldr	r0, [r3, #4]
}
 8003daa:	4770      	bx	lr
 8003dac:	20004c28 	.word	0x20004c28

08003db0 <genSetLength>:

uint8_t genSetLength(uint32_t length,uint8_t chan){
 8003db0:	b530      	push	{r4, r5, lr}
	uint8_t result=GEN_INVALID_STATE;
	if(generator.state==GENERATOR_IDLE){
 8003db2:	4b16      	ldr	r3, [pc, #88]	; (8003e0c <genSetLength+0x5c>)
 8003db4:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
uint8_t genSetLength(uint32_t length,uint8_t chan){
 8003db8:	b083      	sub	sp, #12
	if(generator.state==GENERATOR_IDLE){
 8003dba:	bb12      	cbnz	r2, 8003e02 <genSetLength+0x52>
 8003dbc:	f002 05ff 	and.w	r5, r2, #255	; 0xff
		uint32_t smpTmp=generator.maxOneChanSamples;
 8003dc0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
		if(length<=generator.maxOneChanSamples){
 8003dc2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003dc4:	4290      	cmp	r0, r2
 8003dc6:	d90e      	bls.n	8003de6 <genSetLength+0x36>
			generator.oneChanSamples[chan-1]=length;
			clearGenBuffer();
			result=0;
		}else{
			result = GEN_BUFFER_SIZE_ERR;
 8003dc8:	2467      	movs	r4, #103	; 0x67
		}
		uint16_t passMsg = MSG_INVALIDATE;
 8003dca:	a902      	add	r1, sp, #8
 8003dcc:	2332      	movs	r3, #50	; 0x32
 8003dce:	f821 3d02 	strh.w	r3, [r1, #-2]!
		xQueueSendToBack(generatorMessageQueue, &passMsg, portMAX_DELAY);
 8003dd2:	4b0f      	ldr	r3, [pc, #60]	; (8003e10 <genSetLength+0x60>)
 8003dd4:	f04f 32ff 	mov.w	r2, #4294967295
 8003dd8:	6818      	ldr	r0, [r3, #0]
 8003dda:	2300      	movs	r3, #0
 8003ddc:	f005 f9d4 	bl	8009188 <xQueueGenericSend>
	}
	return result;
}
 8003de0:	4620      	mov	r0, r4
 8003de2:	b003      	add	sp, #12
 8003de4:	bd30      	pop	{r4, r5, pc}
			generator.oneChanSamples[chan-1]=length;
 8003de6:	f101 0217 	add.w	r2, r1, #23
 8003dea:	eb03 0342 	add.w	r3, r3, r2, lsl #1
 8003dee:	b284      	uxth	r4, r0
 8003df0:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8003df4:	4629      	mov	r1, r5
 8003df6:	4807      	ldr	r0, [pc, #28]	; (8003e14 <genSetLength+0x64>)
 8003df8:	809c      	strh	r4, [r3, #4]
			result=0;
 8003dfa:	462c      	mov	r4, r5
 8003dfc:	f00a fe8d 	bl	800eb1a <memset>
 8003e00:	e7e3      	b.n	8003dca <genSetLength+0x1a>
	uint8_t result=GEN_INVALID_STATE;
 8003e02:	2465      	movs	r4, #101	; 0x65
}
 8003e04:	4620      	mov	r0, r4
 8003e06:	b003      	add	sp, #12
 8003e08:	bd30      	pop	{r4, r5, pc}
 8003e0a:	bf00      	nop
 8003e0c:	20004c28 	.word	0x20004c28
 8003e10:	20004c68 	.word	0x20004c68
 8003e14:	20004c6c 	.word	0x20004c6c

08003e18 <genSetNumOfChannels>:



uint8_t genSetNumOfChannels(uint8_t chan){
	uint8_t result=GEN_INVALID_STATE;
	uint8_t chanTmp=generator.numOfChannles;
 8003e18:	491e      	ldr	r1, [pc, #120]	; (8003e94 <genSetNumOfChannels+0x7c>)
 8003e1a:	f891 302a 	ldrb.w	r3, [r1, #42]	; 0x2a
	if(generator.state==GENERATOR_IDLE){
 8003e1e:	f891 2028 	ldrb.w	r2, [r1, #40]	; 0x28
 8003e22:	b9ca      	cbnz	r2, 8003e58 <genSetNumOfChannels+0x40>
		if(chan<=MAX_DAC_CHANNELS){
 8003e24:	2802      	cmp	r0, #2
 8003e26:	d817      	bhi.n	8003e58 <genSetNumOfChannels+0x40>
uint8_t genSetNumOfChannels(uint8_t chan){
 8003e28:	b510      	push	{r4, lr}
 8003e2a:	b2db      	uxtb	r3, r3
 8003e2c:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
 8003e30:	b082      	sub	sp, #8
 8003e32:	fb94 f4f0 	sdiv	r4, r4, r0
			while(chanTmp>0){
 8003e36:	b18b      	cbz	r3, 8003e5c <genSetNumOfChannels+0x44>
				if(generator.oneChanSamples[--chanTmp]>MAX_GENERATOR_BUFF_SIZE/2/chan){
 8003e38:	3b01      	subs	r3, #1
 8003e3a:	b2db      	uxtb	r3, r3
 8003e3c:	e002      	b.n	8003e44 <genSetNumOfChannels+0x2c>
 8003e3e:	1e5a      	subs	r2, r3, #1
			while(chanTmp>0){
 8003e40:	b163      	cbz	r3, 8003e5c <genSetNumOfChannels+0x44>
				if(generator.oneChanSamples[--chanTmp]>MAX_GENERATOR_BUFF_SIZE/2/chan){
 8003e42:	b2d3      	uxtb	r3, r2
 8003e44:	f103 0218 	add.w	r2, r3, #24
 8003e48:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 8003e4c:	8892      	ldrh	r2, [r2, #4]
 8003e4e:	4294      	cmp	r4, r2
 8003e50:	daf5      	bge.n	8003e3e <genSetNumOfChannels+0x26>
					return GEN_BUFFER_SIZE_ERR;
 8003e52:	2067      	movs	r0, #103	; 0x67
			uint16_t passMsg = MSG_INVALIDATE;
			xQueueSendToBack(generatorMessageQueue, &passMsg, portMAX_DELAY);
		}
	}
	return result;
}
 8003e54:	b002      	add	sp, #8
 8003e56:	bd10      	pop	{r4, pc}
	uint8_t result=GEN_INVALID_STATE;
 8003e58:	2065      	movs	r0, #101	; 0x65
}
 8003e5a:	4770      	bx	lr
			generator.numOfChannles=chan;
 8003e5c:	f881 002a 	strb.w	r0, [r1, #42]	; 0x2a
			generator.maxOneChanSamples=MAX_GENERATOR_BUFF_SIZE/2/chan;
 8003e60:	638c      	str	r4, [r1, #56]	; 0x38
			for(uint8_t i=0;i<chan;i++){
 8003e62:	b140      	cbz	r0, 8003e76 <genSetNumOfChannels+0x5e>
				generator.pChanMem[i]=(uint16_t *)&generatorBuffer[i*generator.maxOneChanSamples];
 8003e64:	4b0c      	ldr	r3, [pc, #48]	; (8003e98 <genSetNumOfChannels+0x80>)
 8003e66:	6b8a      	ldr	r2, [r1, #56]	; 0x38
 8003e68:	62cb      	str	r3, [r1, #44]	; 0x2c
			for(uint8_t i=0;i<chan;i++){
 8003e6a:	2802      	cmp	r0, #2
 8003e6c:	d103      	bne.n	8003e76 <genSetNumOfChannels+0x5e>
				generator.pChanMem[i]=(uint16_t *)&generatorBuffer[i*generator.maxOneChanSamples];
 8003e6e:	6b8a      	ldr	r2, [r1, #56]	; 0x38
 8003e70:	eb03 0342 	add.w	r3, r3, r2, lsl #1
 8003e74:	630b      	str	r3, [r1, #48]	; 0x30
			uint16_t passMsg = MSG_INVALIDATE;
 8003e76:	a902      	add	r1, sp, #8
 8003e78:	2332      	movs	r3, #50	; 0x32
 8003e7a:	f821 3d02 	strh.w	r3, [r1, #-2]!
			xQueueSendToBack(generatorMessageQueue, &passMsg, portMAX_DELAY);
 8003e7e:	4b07      	ldr	r3, [pc, #28]	; (8003e9c <genSetNumOfChannels+0x84>)
 8003e80:	f04f 32ff 	mov.w	r2, #4294967295
 8003e84:	6818      	ldr	r0, [r3, #0]
 8003e86:	2300      	movs	r3, #0
 8003e88:	f005 f97e 	bl	8009188 <xQueueGenericSend>
 8003e8c:	2000      	movs	r0, #0
}
 8003e8e:	b002      	add	sp, #8
 8003e90:	bd10      	pop	{r4, pc}
 8003e92:	bf00      	nop
 8003e94:	20004c28 	.word	0x20004c28
 8003e98:	20004c6c 	.word	0x20004c6c
 8003e9c:	20004c68 	.word	0x20004c68

08003ea0 <genSetOutputBuffer>:
		generatorBuffer[i]=0;
	}
}

void genSetOutputBuffer(void){
	DACSetOutputBuffer();
 8003ea0:	f007 be8c 	b.w	800bbbc <DACSetOutputBuffer>

08003ea4 <genUnsetOutputBuffer>:
}

void genUnsetOutputBuffer(void){
	DACUnsetOutputBuffer();
 8003ea4:	f007 be90 	b.w	800bbc8 <DACUnsetOutputBuffer>

08003ea8 <genSetDAC>:
}

uint8_t genSetDAC(uint16_t chann1,uint16_t chann2){
 8003ea8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint8_t result=0;
	if(generator.state==GENERATOR_IDLE){
 8003eac:	4c5f      	ldr	r4, [pc, #380]	; (800402c <genSetDAC+0x184>)
 8003eae:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
uint8_t genSetDAC(uint16_t chann1,uint16_t chann2){
 8003eb2:	b082      	sub	sp, #8
 8003eb4:	4681      	mov	r9, r0
 8003eb6:	4688      	mov	r8, r1
	if(generator.state==GENERATOR_IDLE){
 8003eb8:	bb5b      	cbnz	r3, 8003f12 <genSetDAC+0x6a>
	if(generator.state==GENERATOR_IDLE){
 8003eba:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 8003ebe:	f003 01ff 	and.w	r1, r3, #255	; 0xff
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d055      	beq.n	8003f72 <genSetDAC+0xca>
 8003ec6:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 8003eca:	4f59      	ldr	r7, [pc, #356]	; (8004030 <genSetDAC+0x188>)
 8003ecc:	2565      	movs	r5, #101	; 0x65
 8003ece:	ae01      	add	r6, sp, #4
 8003ed0:	f003 01ff 	and.w	r1, r3, #255	; 0xff
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d063      	beq.n	8003fa0 <genSetDAC+0xf8>
	uint8_t chanTmp=generator.numOfChannles;
 8003ed8:	f894 302a 	ldrb.w	r3, [r4, #42]	; 0x2a
	if(generator.state==GENERATOR_IDLE){
 8003edc:	f894 2028 	ldrb.w	r2, [r4, #40]	; 0x28
 8003ee0:	3565      	adds	r5, #101	; 0x65
 8003ee2:	b2ed      	uxtb	r5, r5
	uint8_t chanTmp=generator.numOfChannles;
 8003ee4:	b2db      	uxtb	r3, r3
	if(generator.state==GENERATOR_IDLE){
 8003ee6:	2a00      	cmp	r2, #0
 8003ee8:	d177      	bne.n	8003fda <genSetDAC+0x132>
			while(chanTmp>0){
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d078      	beq.n	8003fe0 <genSetDAC+0x138>
				if(generator.oneChanSamples[--chanTmp]>MAX_GENERATOR_BUFF_SIZE/2/chan){
 8003eee:	3b01      	subs	r3, #1
 8003ef0:	b2db      	uxtb	r3, r3
 8003ef2:	e003      	b.n	8003efc <genSetDAC+0x54>
 8003ef4:	1e5a      	subs	r2, r3, #1
			while(chanTmp>0){
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d072      	beq.n	8003fe0 <genSetDAC+0x138>
				if(generator.oneChanSamples[--chanTmp]>MAX_GENERATOR_BUFF_SIZE/2/chan){
 8003efa:	b2d3      	uxtb	r3, r2
 8003efc:	f103 0218 	add.w	r2, r3, #24
 8003f00:	eb04 0242 	add.w	r2, r4, r2, lsl #1
 8003f04:	8892      	ldrh	r2, [r2, #4]
 8003f06:	f5b2 7ffa 	cmp.w	r2, #500	; 0x1f4
 8003f0a:	d9f3      	bls.n	8003ef4 <genSetDAC+0x4c>
 8003f0c:	3567      	adds	r5, #103	; 0x67
 8003f0e:	b2ed      	uxtb	r5, r5
 8003f10:	e002      	b.n	8003f18 <genSetDAC+0x70>
 8003f12:	4f47      	ldr	r7, [pc, #284]	; (8004030 <genSetDAC+0x188>)
	uint8_t result=0;
 8003f14:	2500      	movs	r5, #0
 8003f16:	ae01      	add	r6, sp, #4
			result+=genSetLength(1,i+1);
		}
		result+=genSetNumOfChannels(MAX_DAC_CHANNELS);
	}
	if(MAX_DAC_CHANNELS>0){
		*generator.pChanMem[0]=chann1;
 8003f18:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
		generator.generatingFrequency[chan-1] = freq;
 8003f1a:	f04f 0a64 	mov.w	sl, #100	; 0x64
		*generator.pChanMem[0]=chann1;
 8003f1e:	f8a3 9000 	strh.w	r9, [r3]
		generator.generatingFrequency[chan-1] = freq;
 8003f22:	f8c4 a004 	str.w	sl, [r4, #4]
		result = TIM_Reconfig_gen(generator.generatingFrequency[chan-1],chan-1,&realFreq);
 8003f26:	4632      	mov	r2, r6
 8003f28:	6860      	ldr	r0, [r4, #4]
 8003f2a:	2100      	movs	r1, #0
 8003f2c:	f009 fda0 	bl	800da70 <TIM_Reconfig_gen>
		generator.realGenFrequency[chan-1] = realFreq;
 8003f30:	9b01      	ldr	r3, [sp, #4]
 8003f32:	60e3      	str	r3, [r4, #12]
		result+=genSetFrequency(100,1);
	}
	if(MAX_DAC_CHANNELS>1){
		*generator.pChanMem[1]=chann2;
 8003f34:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8003f36:	f8a3 8000 	strh.w	r8, [r3]
		generator.generatingFrequency[chan-1] = freq;
 8003f3a:	f8c4 a008 	str.w	sl, [r4, #8]
		result = TIM_Reconfig_gen(generator.generatingFrequency[chan-1],chan-1,&realFreq);
 8003f3e:	68a3      	ldr	r3, [r4, #8]
 8003f40:	4632      	mov	r2, r6
		result+=genSetFrequency(100,1);
 8003f42:	4405      	add	r5, r0
		result = TIM_Reconfig_gen(generator.generatingFrequency[chan-1],chan-1,&realFreq);
 8003f44:	2101      	movs	r1, #1
 8003f46:	4618      	mov	r0, r3
 8003f48:	f009 fd92 	bl	800da70 <TIM_Reconfig_gen>
		result+=genSetFrequency(100,1);
 8003f4c:	b2ed      	uxtb	r5, r5
		generator.realGenFrequency[chan-1] = realFreq;
 8003f4e:	9b01      	ldr	r3, [sp, #4]
 8003f50:	6123      	str	r3, [r4, #16]
		result+=genSetFrequency(100,2);
 8003f52:	4405      	add	r5, r0
 * @param  None
 * @retval None
 */
void genStart(void){
	uint16_t passMsg = MSG_GEN_START;
	xQueueSendToBack(generatorMessageQueue, &passMsg, portMAX_DELAY);
 8003f54:	4631      	mov	r1, r6
 8003f56:	6838      	ldr	r0, [r7, #0]
	uint16_t passMsg = MSG_GEN_START;
 8003f58:	2425      	movs	r4, #37	; 0x25
	xQueueSendToBack(generatorMessageQueue, &passMsg, portMAX_DELAY);
 8003f5a:	2300      	movs	r3, #0
 8003f5c:	f04f 32ff 	mov.w	r2, #4294967295
	uint16_t passMsg = MSG_GEN_START;
 8003f60:	f8ad 4004 	strh.w	r4, [sp, #4]
	xQueueSendToBack(generatorMessageQueue, &passMsg, portMAX_DELAY);
 8003f64:	f005 f910 	bl	8009188 <xQueueGenericSend>
		result+=genSetFrequency(100,2);
 8003f68:	b2ed      	uxtb	r5, r5
}
 8003f6a:	4628      	mov	r0, r5
 8003f6c:	b002      	add	sp, #8
 8003f6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		uint32_t smpTmp=generator.maxOneChanSamples;
 8003f72:	6ba3      	ldr	r3, [r4, #56]	; 0x38
		if(length<=generator.maxOneChanSamples){
 8003f74:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d14b      	bne.n	8004012 <genSetDAC+0x16a>
 8003f7a:	2567      	movs	r5, #103	; 0x67
		uint16_t passMsg = MSG_INVALIDATE;
 8003f7c:	ae02      	add	r6, sp, #8
 8003f7e:	2332      	movs	r3, #50	; 0x32
 8003f80:	f826 3d04 	strh.w	r3, [r6, #-4]!
		xQueueSendToBack(generatorMessageQueue, &passMsg, portMAX_DELAY);
 8003f84:	4f2a      	ldr	r7, [pc, #168]	; (8004030 <genSetDAC+0x188>)
 8003f86:	4631      	mov	r1, r6
 8003f88:	2300      	movs	r3, #0
 8003f8a:	6838      	ldr	r0, [r7, #0]
 8003f8c:	f04f 32ff 	mov.w	r2, #4294967295
 8003f90:	f005 f8fa 	bl	8009188 <xQueueGenericSend>
	if(generator.state==GENERATOR_IDLE){
 8003f94:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 8003f98:	f003 01ff 	and.w	r1, r3, #255	; 0xff
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d19b      	bne.n	8003ed8 <genSetDAC+0x30>
		uint32_t smpTmp=generator.maxOneChanSamples;
 8003fa0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
		if(length<=generator.maxOneChanSamples){
 8003fa2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d03d      	beq.n	8004024 <genSetDAC+0x17c>
			generator.oneChanSamples[chan-1]=length;
 8003fa8:	2301      	movs	r3, #1
 8003faa:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8003fae:	4821      	ldr	r0, [pc, #132]	; (8004034 <genSetDAC+0x18c>)
 8003fb0:	86e3      	strh	r3, [r4, #54]	; 0x36
 8003fb2:	f00a fdb2 	bl	800eb1a <memset>
		uint16_t passMsg = MSG_INVALIDATE;
 8003fb6:	f04f 0c32 	mov.w	ip, #50	; 0x32
		xQueueSendToBack(generatorMessageQueue, &passMsg, portMAX_DELAY);
 8003fba:	2300      	movs	r3, #0
 8003fbc:	f04f 32ff 	mov.w	r2, #4294967295
 8003fc0:	4631      	mov	r1, r6
 8003fc2:	6838      	ldr	r0, [r7, #0]
		uint16_t passMsg = MSG_INVALIDATE;
 8003fc4:	f8ad c004 	strh.w	ip, [sp, #4]
		xQueueSendToBack(generatorMessageQueue, &passMsg, portMAX_DELAY);
 8003fc8:	f005 f8de 	bl	8009188 <xQueueGenericSend>
	uint8_t chanTmp=generator.numOfChannles;
 8003fcc:	f894 302a 	ldrb.w	r3, [r4, #42]	; 0x2a
	if(generator.state==GENERATOR_IDLE){
 8003fd0:	f894 2028 	ldrb.w	r2, [r4, #40]	; 0x28
	uint8_t chanTmp=generator.numOfChannles;
 8003fd4:	b2db      	uxtb	r3, r3
	if(generator.state==GENERATOR_IDLE){
 8003fd6:	2a00      	cmp	r2, #0
 8003fd8:	d087      	beq.n	8003eea <genSetDAC+0x42>
 8003fda:	3565      	adds	r5, #101	; 0x65
 8003fdc:	b2ed      	uxtb	r5, r5
 8003fde:	e79b      	b.n	8003f18 <genSetDAC+0x70>
			generator.numOfChannles=chan;
 8003fe0:	2302      	movs	r3, #2
			generator.maxOneChanSamples=MAX_GENERATOR_BUFF_SIZE/2/chan;
 8003fe2:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
			generator.numOfChannles=chan;
 8003fe6:	f884 302a 	strb.w	r3, [r4, #42]	; 0x2a
			generator.maxOneChanSamples=MAX_GENERATOR_BUFF_SIZE/2/chan;
 8003fea:	63a2      	str	r2, [r4, #56]	; 0x38
				generator.pChanMem[i]=(uint16_t *)&generatorBuffer[i*generator.maxOneChanSamples];
 8003fec:	4b11      	ldr	r3, [pc, #68]	; (8004034 <genSetDAC+0x18c>)
 8003fee:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8003ff0:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003ff2:	6ba1      	ldr	r1, [r4, #56]	; 0x38
			xQueueSendToBack(generatorMessageQueue, &passMsg, portMAX_DELAY);
 8003ff4:	6838      	ldr	r0, [r7, #0]
				generator.pChanMem[i]=(uint16_t *)&generatorBuffer[i*generator.maxOneChanSamples];
 8003ff6:	eb03 0141 	add.w	r1, r3, r1, lsl #1
			uint16_t passMsg = MSG_INVALIDATE;
 8003ffa:	f04f 0c32 	mov.w	ip, #50	; 0x32
				generator.pChanMem[i]=(uint16_t *)&generatorBuffer[i*generator.maxOneChanSamples];
 8003ffe:	6321      	str	r1, [r4, #48]	; 0x30
			xQueueSendToBack(generatorMessageQueue, &passMsg, portMAX_DELAY);
 8004000:	2300      	movs	r3, #0
 8004002:	f04f 32ff 	mov.w	r2, #4294967295
 8004006:	4631      	mov	r1, r6
			uint16_t passMsg = MSG_INVALIDATE;
 8004008:	f8ad c004 	strh.w	ip, [sp, #4]
			xQueueSendToBack(generatorMessageQueue, &passMsg, portMAX_DELAY);
 800400c:	f005 f8bc 	bl	8009188 <xQueueGenericSend>
 8004010:	e782      	b.n	8003f18 <genSetDAC+0x70>
			generator.oneChanSamples[chan-1]=length;
 8004012:	2301      	movs	r3, #1
 8004014:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8004018:	4806      	ldr	r0, [pc, #24]	; (8004034 <genSetDAC+0x18c>)
 800401a:	86a3      	strh	r3, [r4, #52]	; 0x34
	uint8_t result=0;
 800401c:	460d      	mov	r5, r1
 800401e:	f00a fd7c 	bl	800eb1a <memset>
 8004022:	e7ab      	b.n	8003f7c <genSetDAC+0xd4>
 8004024:	3567      	adds	r5, #103	; 0x67
 8004026:	b2ed      	uxtb	r5, r5
 8004028:	e7c5      	b.n	8003fb6 <genSetDAC+0x10e>
 800402a:	bf00      	nop
 800402c:	20004c28 	.word	0x20004c28
 8004030:	20004c68 	.word	0x20004c68
 8004034:	20004c6c 	.word	0x20004c6c

08004038 <genStart>:
void genStart(void){
 8004038:	b500      	push	{lr}
 800403a:	b083      	sub	sp, #12
	uint16_t passMsg = MSG_GEN_START;
 800403c:	a902      	add	r1, sp, #8
 800403e:	2325      	movs	r3, #37	; 0x25
 8004040:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(generatorMessageQueue, &passMsg, portMAX_DELAY);
 8004044:	4b04      	ldr	r3, [pc, #16]	; (8004058 <genStart+0x20>)
 8004046:	f04f 32ff 	mov.w	r2, #4294967295
 800404a:	6818      	ldr	r0, [r3, #0]
 800404c:	2300      	movs	r3, #0
 800404e:	f005 f89b 	bl	8009188 <xQueueGenericSend>
}
 8004052:	b003      	add	sp, #12
 8004054:	f85d fb04 	ldr.w	pc, [sp], #4
 8004058:	20004c68 	.word	0x20004c68

0800405c <genStop>:
/**
 * @brief  Stop generator
 * @param  None
 * @retval None
 */
void genStop(void){
 800405c:	b500      	push	{lr}
 800405e:	b083      	sub	sp, #12
	uint16_t passMsg = MSG_GEN_STOP;
 8004060:	a902      	add	r1, sp, #8
 8004062:	2326      	movs	r3, #38	; 0x26
 8004064:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(generatorMessageQueue, &passMsg, portMAX_DELAY);
 8004068:	4b04      	ldr	r3, [pc, #16]	; (800407c <genStop+0x20>)
 800406a:	f04f 32ff 	mov.w	r2, #4294967295
 800406e:	6818      	ldr	r0, [r3, #0]
 8004070:	2300      	movs	r3, #0
 8004072:	f005 f889 	bl	8009188 <xQueueGenericSend>
}
 8004076:	b003      	add	sp, #12
 8004078:	f85d fb04 	ldr.w	pc, [sp], #4
 800407c:	20004c68 	.word	0x20004c68

08004080 <genReset>:
/**
 * @brief  Disable peripheral by reseting it.
 * @param  None
 * @retval None
 */
void genReset(void){
 8004080:	b500      	push	{lr}
 8004082:	b083      	sub	sp, #12
	uint16_t passMsg = MSG_GEN_DEINIT;
 8004084:	a902      	add	r1, sp, #8
 8004086:	2327      	movs	r3, #39	; 0x27
 8004088:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(generatorMessageQueue, &passMsg, portMAX_DELAY);
 800408c:	4b04      	ldr	r3, [pc, #16]	; (80040a0 <genReset+0x20>)
 800408e:	f04f 32ff 	mov.w	r2, #4294967295
 8004092:	6818      	ldr	r0, [r3, #0]
 8004094:	2300      	movs	r3, #0
 8004096:	f005 f877 	bl	8009188 <xQueueGenericSend>
}
 800409a:	b003      	add	sp, #12
 800409c:	f85d fb04 	ldr.w	pc, [sp], #4
 80040a0:	20004c68 	.word	0x20004c68

080040a4 <LogAnlysTask>:
	*					to communication (comms) and takes care of logic analyzer functions.
  * @param  Task handler, parameters pointer
  * @retval None
  */
void LogAnlysTask(void const *argument)
{	
 80040a4:	b580      	push	{r7, lr}
 80040a6:	b082      	sub	sp, #8
	uint16_t message = 0xFFFF;
 80040a8:	ae02      	add	r6, sp, #8
 80040aa:	f64f 73ff 	movw	r3, #65535	; 0xffff
	logAnlysMessageQueue = xQueueCreate(5, sizeof(message/sizeof(uint8_t)));
 80040ae:	2200      	movs	r2, #0
 80040b0:	2104      	movs	r1, #4
 80040b2:	2005      	movs	r0, #5
	uint16_t message = 0xFFFF;
 80040b4:	f826 3d04 	strh.w	r3, [r6, #-4]!
	logAnlysMessageQueue = xQueueCreate(5, sizeof(message/sizeof(uint8_t)));
 80040b8:	f005 f822 	bl	8009100 <xQueueGenericCreate>
 80040bc:	4f33      	ldr	r7, [pc, #204]	; (800418c <LogAnlysTask+0xe8>)
  */
void logAnlysSetDefault(void){
/* By default: dataLength = 1 Ksamples, samplingFreq = 10 Ksmpls / s, trigger = 50 %
	 Therefore, 100 ms * 50 % = 50 ms. It applies that postTrigger is set with period 
	 50 ms as well as in One Pulse mode. */
	logAnlys.preTriggerTime = 50;
 80040be:	4d34      	ldr	r5, [pc, #208]	; (8004190 <LogAnlysTask+0xec>)
	logAnlysMessageQueue = xQueueCreate(5, sizeof(message/sizeof(uint8_t)));
 80040c0:	6038      	str	r0, [r7, #0]
	logAnlysMutex = xSemaphoreCreateRecursiveMutex();	
 80040c2:	2004      	movs	r0, #4
 80040c4:	f005 fa1e 	bl	8009504 <xQueueCreateMutex>
 80040c8:	4c32      	ldr	r4, [pc, #200]	; (8004194 <LogAnlysTask+0xf0>)
	logAnlys.samplesNumber = 1000;
	logAnlys.trigConfig = TRIG_CHAN1;
	logAnlys.trigEdge = TRIG_EDGE_RISING;
	logAnlys.triggerMode = LOGA_MODE_AUTO;
	logAnlys.trigOccur = TRIG_NOT_OCCURRED;
	logAnlys.bufferMemory = (uint16_t *)scopeBuffer;
 80040ca:	4b33      	ldr	r3, [pc, #204]	; (8004198 <LogAnlysTask+0xf4>)
 80040cc:	f8df a0cc 	ldr.w	sl, [pc, #204]	; 800419c <LogAnlysTask+0xf8>
	__HAL_GPIO_EXTI_CLEAR_IT(0x3fc0);
 80040d0:	f8df 90cc 	ldr.w	r9, [pc, #204]	; 80041a0 <LogAnlysTask+0xfc>
	logAnlysMutex = xSemaphoreCreateRecursiveMutex();	
 80040d4:	6020      	str	r0, [r4, #0]
	logAnlys.samplesNumber = 1000;
 80040d6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
	logAnlys.preTriggerTime = 50;
 80040da:	2132      	movs	r1, #50	; 0x32
 80040dc:	8129      	strh	r1, [r5, #8]
	logAnlys.trigConfig = TRIG_CHAN1;
 80040de:	f04f 0800 	mov.w	r8, #0
	logAnlys.samplesNumber = 1000;
 80040e2:	822a      	strh	r2, [r5, #16]
	logAnlys.trigOccur = TRIG_NOT_OCCURRED;
 80040e4:	2201      	movs	r2, #1
	logAnlys.trigConfig = TRIG_CHAN1;
 80040e6:	f885 8015 	strb.w	r8, [r5, #21]
	logAnlys.trigEdge = TRIG_EDGE_RISING;
 80040ea:	f885 8016 	strb.w	r8, [r5, #22]
	logAnlys.triggerMode = LOGA_MODE_AUTO;
 80040ee:	f885 8014 	strb.w	r8, [r5, #20]
	logAnlys.trigOccur = TRIG_NOT_OCCURRED;
 80040f2:	75ea      	strb	r2, [r5, #23]
	logAnlys.bufferMemory = (uint16_t *)scopeBuffer;
 80040f4:	60eb      	str	r3, [r5, #12]
		xQueueReceive(logAnlysMessageQueue, &message, portMAX_DELAY);
 80040f6:	2300      	movs	r3, #0
 80040f8:	f04f 32ff 	mov.w	r2, #4294967295
 80040fc:	4631      	mov	r1, r6
 80040fe:	6838      	ldr	r0, [r7, #0]
 8004100:	f005 faea 	bl	80096d8 <xQueueGenericReceive>
		xSemaphoreTakeRecursive(logAnlysMutex, portMAX_DELAY);
 8004104:	f04f 31ff 	mov.w	r1, #4294967295
 8004108:	6820      	ldr	r0, [r4, #0]
 800410a:	f005 fc6d 	bl	80099e8 <xQueueTakeMutexRecursive>
		switch(message){
 800410e:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 8004112:	3b19      	subs	r3, #25
 8004114:	2b04      	cmp	r3, #4
 8004116:	d811      	bhi.n	800413c <LogAnlysTask+0x98>
 8004118:	e8df f003 	tbb	[pc, r3]
 800411c:	1419322d 	.word	0x1419322d
 8004120:	03          	.byte	0x03
 8004121:	00          	.byte	0x00
			passMsg = MSG_LOGAN_SEND_DATA;
 8004122:	f04f 0c1e 	mov.w	ip, #30
			xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8004126:	2300      	movs	r3, #0
 8004128:	f04f 32ff 	mov.w	r2, #4294967295
 800412c:	f10d 0106 	add.w	r1, sp, #6
 8004130:	f8da 0000 	ldr.w	r0, [sl]
			passMsg = MSG_LOGAN_SEND_DATA;
 8004134:	f8ad c006 	strh.w	ip, [sp, #6]
			xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8004138:	f005 f826 	bl	8009188 <xQueueGenericSend>
		xSemaphoreGiveRecursive(logAnlysMutex);
 800413c:	6820      	ldr	r0, [r4, #0]
 800413e:	f005 fa15 	bl	800956c <xQueueGiveMutexRecursive>
		xQueueReceive(logAnlysMessageQueue, &message, portMAX_DELAY);
 8004142:	e7d8      	b.n	80040f6 <LogAnlysTask+0x52>
	TIM_LogAnlys_Stop();
 8004144:	f00a f82c 	bl	800e1a0 <TIM_LogAnlys_Stop>
	logAnlys.state = LOGA_WAIT_FOR_RESTART;
 8004148:	2304      	movs	r3, #4
 800414a:	74ab      	strb	r3, [r5, #18]
 800414c:	e7f6      	b.n	800413c <LogAnlysTask+0x98>
	TIM_LogAnlys_Start();		
 800414e:	f00a f80f 	bl	800e170 <TIM_LogAnlys_Start>
	logAnlys.state = LOGA_SAMPLING;			
 8004152:	2301      	movs	r3, #1
 8004154:	74ab      	strb	r3, [r5, #18]
	vTaskDelay(logAnlys.preTriggerTime/portTICK_RATE_MS);	
 8004156:	8928      	ldrh	r0, [r5, #8]
 8004158:	f006 f848 	bl	800a1ec <vTaskDelay>
	__HAL_GPIO_EXTI_CLEAR_IT(0x3fc0);
 800415c:	f44f 537f 	mov.w	r3, #16320	; 0x3fc0
 8004160:	f8c9 3014 	str.w	r3, [r9, #20]
	if(logAnlys.triggerMode == LOGA_MODE_AUTO){
 8004164:	7d2b      	ldrb	r3, [r5, #20]
 8004166:	b91b      	cbnz	r3, 8004170 <LogAnlysTask+0xcc>
		LOG_ANLYS_TriggerEventOccured();		
 8004168:	f009 ff76 	bl	800e058 <LOG_ANLYS_TriggerEventOccured>
		TIM_PostTrigger_SoftwareStart();	
 800416c:	f00a f86a 	bl	800e244 <TIM_PostTrigger_SoftwareStart>
	GPIO_EnableTrigger();	
 8004170:	f00a f876 	bl	800e260 <GPIO_EnableTrigger>
 8004174:	e7e2      	b.n	800413c <LogAnlysTask+0x98>
	logAnlys.enable = LOGA_ENABLED;
 8004176:	2301      	movs	r3, #1
 8004178:	74eb      	strb	r3, [r5, #19]
	TIM_LogAnlys_Init();
 800417a:	f009 ff79 	bl	800e070 <TIM_LogAnlys_Init>
 800417e:	e7dd      	b.n	800413c <LogAnlysTask+0x98>
	TIM_LogAnlys_Deinit();
 8004180:	f009 ffd0 	bl	800e124 <TIM_LogAnlys_Deinit>
	logAnlys.enable = LOGA_DISABLED;
 8004184:	f885 8013 	strb.w	r8, [r5, #19]
 8004188:	e7d8      	b.n	800413c <LogAnlysTask+0x98>
 800418a:	bf00      	nop
 800418c:	2000543c 	.word	0x2000543c
 8004190:	20005440 	.word	0x20005440
 8004194:	20005458 	.word	0x20005458
 8004198:	20005464 	.word	0x20005464
 800419c:	200047d4 	.word	0x200047d4
 80041a0:	40010400 	.word	0x40010400

080041a4 <logAnlysSendInit>:
void logAnlysSendInit(void){
 80041a4:	b500      	push	{lr}
 80041a6:	b083      	sub	sp, #12
	uint16_t passMsg = MSG_LOGAN_INIT;
 80041a8:	a902      	add	r1, sp, #8
 80041aa:	2319      	movs	r3, #25
 80041ac:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(logAnlysMessageQueue, &passMsg, portMAX_DELAY);
 80041b0:	4b04      	ldr	r3, [pc, #16]	; (80041c4 <logAnlysSendInit+0x20>)
 80041b2:	f04f 32ff 	mov.w	r2, #4294967295
 80041b6:	6818      	ldr	r0, [r3, #0]
 80041b8:	2300      	movs	r3, #0
 80041ba:	f004 ffe5 	bl	8009188 <xQueueGenericSend>
}
 80041be:	b003      	add	sp, #12
 80041c0:	f85d fb04 	ldr.w	pc, [sp], #4
 80041c4:	2000543c 	.word	0x2000543c

080041c8 <logAnlysSendDeinit>:
void logAnlysSendDeinit(void){
 80041c8:	b500      	push	{lr}
 80041ca:	b083      	sub	sp, #12
	uint16_t passMsg = MSG_LOGAN_DEINIT;
 80041cc:	a902      	add	r1, sp, #8
 80041ce:	231a      	movs	r3, #26
 80041d0:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(logAnlysMessageQueue, &passMsg, portMAX_DELAY);
 80041d4:	4b04      	ldr	r3, [pc, #16]	; (80041e8 <logAnlysSendDeinit+0x20>)
 80041d6:	f04f 32ff 	mov.w	r2, #4294967295
 80041da:	6818      	ldr	r0, [r3, #0]
 80041dc:	2300      	movs	r3, #0
 80041de:	f004 ffd3 	bl	8009188 <xQueueGenericSend>
}
 80041e2:	b003      	add	sp, #12
 80041e4:	f85d fb04 	ldr.w	pc, [sp], #4
 80041e8:	2000543c 	.word	0x2000543c

080041ec <logAnlysSendStart>:
void logAnlysSendStart(void){
 80041ec:	b500      	push	{lr}
 80041ee:	b083      	sub	sp, #12
	uint16_t passMsg = MSG_LOGAN_START;
 80041f0:	a902      	add	r1, sp, #8
 80041f2:	231b      	movs	r3, #27
 80041f4:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(logAnlysMessageQueue, &passMsg, portMAX_DELAY);
 80041f8:	4b04      	ldr	r3, [pc, #16]	; (800420c <logAnlysSendStart+0x20>)
 80041fa:	f04f 32ff 	mov.w	r2, #4294967295
 80041fe:	6818      	ldr	r0, [r3, #0]
 8004200:	2300      	movs	r3, #0
 8004202:	f004 ffc1 	bl	8009188 <xQueueGenericSend>
}
 8004206:	b003      	add	sp, #12
 8004208:	f85d fb04 	ldr.w	pc, [sp], #4
 800420c:	2000543c 	.word	0x2000543c

08004210 <logAnlysSendStop>:
void logAnlysSendStop(void){
 8004210:	b500      	push	{lr}
 8004212:	b083      	sub	sp, #12
	uint16_t passMsg = MSG_LOGAN_STOP;
 8004214:	a902      	add	r1, sp, #8
 8004216:	231c      	movs	r3, #28
 8004218:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(logAnlysMessageQueue, &passMsg, portMAX_DELAY);
 800421c:	4b04      	ldr	r3, [pc, #16]	; (8004230 <logAnlysSendStop+0x20>)
 800421e:	f04f 32ff 	mov.w	r2, #4294967295
 8004222:	6818      	ldr	r0, [r3, #0]
 8004224:	2300      	movs	r3, #0
 8004226:	f004 ffaf 	bl	8009188 <xQueueGenericSend>
}
 800422a:	b003      	add	sp, #12
 800422c:	f85d fb04 	ldr.w	pc, [sp], #4
 8004230:	2000543c 	.word	0x2000543c

08004234 <logAnlysPeriodElapsedCallback>:
void logAnlysPeriodElapsedCallback(void){
 8004234:	b500      	push	{lr}
	xQueueSendToBackFromISR(logAnlysMessageQueue, &passMsg, &xHigherPriorityTaskWoken);
 8004236:	4a07      	ldr	r2, [pc, #28]	; (8004254 <logAnlysPeriodElapsedCallback+0x20>)
void logAnlysPeriodElapsedCallback(void){
 8004238:	b083      	sub	sp, #12
	uint16_t passMsg = MSG_LOGAN_SAMPLING_END;
 800423a:	231d      	movs	r3, #29
 800423c:	f8ad 3002 	strh.w	r3, [sp, #2]
	xQueueSendToBackFromISR(logAnlysMessageQueue, &passMsg, &xHigherPriorityTaskWoken);
 8004240:	6810      	ldr	r0, [r2, #0]
 8004242:	2300      	movs	r3, #0
 8004244:	aa01      	add	r2, sp, #4
 8004246:	f10d 0102 	add.w	r1, sp, #2
 800424a:	f005 f9af 	bl	80095ac <xQueueGenericSendFromISR>
}
 800424e:	b003      	add	sp, #12
 8004250:	f85d fb04 	ldr.w	pc, [sp], #4
 8004254:	2000543c 	.word	0x2000543c

08004258 <logAnlysStart>:
void logAnlysStart(void){
 8004258:	b510      	push	{r4, lr}
	logAnlys.state = LOGA_SAMPLING;			
 800425a:	4c0b      	ldr	r4, [pc, #44]	; (8004288 <logAnlysStart+0x30>)
	TIM_LogAnlys_Start();		
 800425c:	f009 ff88 	bl	800e170 <TIM_LogAnlys_Start>
	logAnlys.state = LOGA_SAMPLING;			
 8004260:	2301      	movs	r3, #1
 8004262:	74a3      	strb	r3, [r4, #18]
	vTaskDelay(logAnlys.preTriggerTime/portTICK_RATE_MS);	
 8004264:	8920      	ldrh	r0, [r4, #8]
 8004266:	f005 ffc1 	bl	800a1ec <vTaskDelay>
	__HAL_GPIO_EXTI_CLEAR_IT(0x3fc0);
 800426a:	4b08      	ldr	r3, [pc, #32]	; (800428c <logAnlysStart+0x34>)
 800426c:	f44f 527f 	mov.w	r2, #16320	; 0x3fc0
 8004270:	615a      	str	r2, [r3, #20]
	if(logAnlys.triggerMode == LOGA_MODE_AUTO){
 8004272:	7d23      	ldrb	r3, [r4, #20]
 8004274:	b91b      	cbnz	r3, 800427e <logAnlysStart+0x26>
		LOG_ANLYS_TriggerEventOccured();		
 8004276:	f009 feef 	bl	800e058 <LOG_ANLYS_TriggerEventOccured>
		TIM_PostTrigger_SoftwareStart();	
 800427a:	f009 ffe3 	bl	800e244 <TIM_PostTrigger_SoftwareStart>
}	
 800427e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	GPIO_EnableTrigger();	
 8004282:	f009 bfed 	b.w	800e260 <GPIO_EnableTrigger>
 8004286:	bf00      	nop
 8004288:	20005440 	.word	0x20005440
 800428c:	40010400 	.word	0x40010400

08004290 <logAnlysStop>:
void logAnlysStop(void){
 8004290:	b508      	push	{r3, lr}
	TIM_LogAnlys_Stop();
 8004292:	f009 ff85 	bl	800e1a0 <TIM_LogAnlys_Stop>
	logAnlys.state = LOGA_WAIT_FOR_RESTART;
 8004296:	4b02      	ldr	r3, [pc, #8]	; (80042a0 <logAnlysStop+0x10>)
 8004298:	2204      	movs	r2, #4
 800429a:	749a      	strb	r2, [r3, #18]
}
 800429c:	bd08      	pop	{r3, pc}
 800429e:	bf00      	nop
 80042a0:	20005440 	.word	0x20005440

080042a4 <logAnlysSetSamplingFreq>:
	TIM_SamplingFreq_ARR_PSC_Reconfig(arrPsc);
 80042a4:	f009 bfb6 	b.w	800e214 <TIM_SamplingFreq_ARR_PSC_Reconfig>

080042a8 <logAnlysSetPosttrigger>:
	TIM_PostTrigger_ARR_PSC_Reconfig(arrPsc);
 80042a8:	f009 bfa0 	b.w	800e1ec <TIM_PostTrigger_ARR_PSC_Reconfig>

080042ac <logAnlysSetPretrigger>:
void logAnlysSetPretrigger(uint32_t timeInMilliseconds){
 80042ac:	b538      	push	{r3, r4, r5, lr}
	xSemaphoreTakeRecursive(logAnlysMutex, portMAX_DELAY);
 80042ae:	4d07      	ldr	r5, [pc, #28]	; (80042cc <logAnlysSetPretrigger+0x20>)
void logAnlysSetPretrigger(uint32_t timeInMilliseconds){
 80042b0:	4604      	mov	r4, r0
	xSemaphoreTakeRecursive(logAnlysMutex, portMAX_DELAY);
 80042b2:	f04f 31ff 	mov.w	r1, #4294967295
 80042b6:	6828      	ldr	r0, [r5, #0]
 80042b8:	f005 fb96 	bl	80099e8 <xQueueTakeMutexRecursive>
	logAnlys.preTriggerTime = timeInMilliseconds;
 80042bc:	4b04      	ldr	r3, [pc, #16]	; (80042d0 <logAnlysSetPretrigger+0x24>)
	xSemaphoreGiveRecursive(logAnlysMutex);
 80042be:	6828      	ldr	r0, [r5, #0]
	logAnlys.preTriggerTime = timeInMilliseconds;
 80042c0:	b2a4      	uxth	r4, r4
 80042c2:	811c      	strh	r4, [r3, #8]
}
 80042c4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	xSemaphoreGiveRecursive(logAnlysMutex);
 80042c8:	f005 b950 	b.w	800956c <xQueueGiveMutexRecursive>
 80042cc:	20005458 	.word	0x20005458
 80042d0:	20005440 	.word	0x20005440

080042d4 <logAnlysSetSamplesNum>:
void logAnlysSetSamplesNum(uint16_t samplesNum){	
 80042d4:	b538      	push	{r3, r4, r5, lr}
	xSemaphoreTakeRecursive(logAnlysMutex, portMAX_DELAY);
 80042d6:	4c07      	ldr	r4, [pc, #28]	; (80042f4 <logAnlysSetSamplesNum+0x20>)
void logAnlysSetSamplesNum(uint16_t samplesNum){	
 80042d8:	4605      	mov	r5, r0
	xSemaphoreTakeRecursive(logAnlysMutex, portMAX_DELAY);
 80042da:	f04f 31ff 	mov.w	r1, #4294967295
 80042de:	6820      	ldr	r0, [r4, #0]
 80042e0:	f005 fb82 	bl	80099e8 <xQueueTakeMutexRecursive>
	logAnlys.samplesNumber = samplesNum;
 80042e4:	4b04      	ldr	r3, [pc, #16]	; (80042f8 <logAnlysSetSamplesNum+0x24>)
	xSemaphoreGiveRecursive(logAnlysMutex);
 80042e6:	6820      	ldr	r0, [r4, #0]
	logAnlys.samplesNumber = samplesNum;
 80042e8:	821d      	strh	r5, [r3, #16]
}
 80042ea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	xSemaphoreGiveRecursive(logAnlysMutex);
 80042ee:	f005 b93d 	b.w	800956c <xQueueGiveMutexRecursive>
 80042f2:	bf00      	nop
 80042f4:	20005458 	.word	0x20005458
 80042f8:	20005440 	.word	0x20005440

080042fc <logAnlysSetTriggerRising>:
	logAnlys.trigEdge = TRIG_EDGE_RISING;
 80042fc:	4b01      	ldr	r3, [pc, #4]	; (8004304 <logAnlysSetTriggerRising+0x8>)
 80042fe:	2200      	movs	r2, #0
 8004300:	759a      	strb	r2, [r3, #22]
}
 8004302:	4770      	bx	lr
 8004304:	20005440 	.word	0x20005440

08004308 <logAnlysSetTriggerFalling>:
	logAnlys.trigEdge = TRIG_EDGE_FALLING;
 8004308:	4b01      	ldr	r3, [pc, #4]	; (8004310 <logAnlysSetTriggerFalling+0x8>)
 800430a:	2201      	movs	r2, #1
 800430c:	759a      	strb	r2, [r3, #22]
}
 800430e:	4770      	bx	lr
 8004310:	20005440 	.word	0x20005440

08004314 <logAnlysSetTriggerChannel>:
	switch(chan){
 8004314:	3801      	subs	r0, #1
 8004316:	2807      	cmp	r0, #7
 8004318:	d808      	bhi.n	800432c <logAnlysSetTriggerChannel+0x18>
 800431a:	e8df f000 	tbb	[pc, r0]
 800431e:	0c08      	.short	0x0c08
 8004320:	1c181410 	.word	0x1c181410
 8004324:	0420      	.short	0x0420
			logAnlys.trigConfig = TRIG_CHAN8;
 8004326:	4b10      	ldr	r3, [pc, #64]	; (8004368 <logAnlysSetTriggerChannel+0x54>)
 8004328:	2207      	movs	r2, #7
 800432a:	755a      	strb	r2, [r3, #21]
}
 800432c:	4770      	bx	lr
			logAnlys.trigConfig = TRIG_CHAN1;
 800432e:	4b0e      	ldr	r3, [pc, #56]	; (8004368 <logAnlysSetTriggerChannel+0x54>)
 8004330:	2200      	movs	r2, #0
 8004332:	755a      	strb	r2, [r3, #21]
			break;
 8004334:	4770      	bx	lr
			logAnlys.trigConfig = TRIG_CHAN2;
 8004336:	4b0c      	ldr	r3, [pc, #48]	; (8004368 <logAnlysSetTriggerChannel+0x54>)
 8004338:	2201      	movs	r2, #1
 800433a:	755a      	strb	r2, [r3, #21]
			break;
 800433c:	4770      	bx	lr
			logAnlys.trigConfig = TRIG_CHAN3;
 800433e:	4b0a      	ldr	r3, [pc, #40]	; (8004368 <logAnlysSetTriggerChannel+0x54>)
 8004340:	2202      	movs	r2, #2
 8004342:	755a      	strb	r2, [r3, #21]
			break;
 8004344:	4770      	bx	lr
			logAnlys.trigConfig = TRIG_CHAN4;
 8004346:	4b08      	ldr	r3, [pc, #32]	; (8004368 <logAnlysSetTriggerChannel+0x54>)
 8004348:	2203      	movs	r2, #3
 800434a:	755a      	strb	r2, [r3, #21]
			break;
 800434c:	4770      	bx	lr
			logAnlys.trigConfig = TRIG_CHAN5;
 800434e:	4b06      	ldr	r3, [pc, #24]	; (8004368 <logAnlysSetTriggerChannel+0x54>)
 8004350:	2204      	movs	r2, #4
 8004352:	755a      	strb	r2, [r3, #21]
			break;
 8004354:	4770      	bx	lr
			logAnlys.trigConfig = TRIG_CHAN6;
 8004356:	4b04      	ldr	r3, [pc, #16]	; (8004368 <logAnlysSetTriggerChannel+0x54>)
 8004358:	2205      	movs	r2, #5
 800435a:	755a      	strb	r2, [r3, #21]
			break;
 800435c:	4770      	bx	lr
			logAnlys.trigConfig = TRIG_CHAN7;
 800435e:	4b02      	ldr	r3, [pc, #8]	; (8004368 <logAnlysSetTriggerChannel+0x54>)
 8004360:	2206      	movs	r2, #6
 8004362:	755a      	strb	r2, [r3, #21]
			break;
 8004364:	4770      	bx	lr
 8004366:	bf00      	nop
 8004368:	20005440 	.word	0x20005440

0800436c <ScopeTriggerTask>:
 * 				Task is finding trigger edge when osciloscope is sampling.
 * @param  Task handler, parameters pointer
 * @retval None
 */
//portTASK_FUNCTION(vScopeTriggerTask, pvParameters) {
void ScopeTriggerTask(void const *argument) {
 800436c:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 8004370:	4cc2      	ldr	r4, [pc, #776]	; (800467c <ScopeTriggerTask+0x310>)
 8004372:	4ec3      	ldr	r6, [pc, #780]	; (8004680 <ScopeTriggerTask+0x314>)
 8004374:	4dc3      	ldr	r5, [pc, #780]	; (8004684 <ScopeTriggerTask+0x318>)
 8004376:	f8df 9334 	ldr.w	r9, [pc, #820]	; 80046ac <ScopeTriggerTask+0x340>
 800437a:	f8df b334 	ldr.w	fp, [pc, #820]	; 80046b0 <ScopeTriggerTask+0x344>
 800437e:	f8df 8334 	ldr.w	r8, [pc, #820]	; 80046b4 <ScopeTriggerTask+0x348>
 8004382:	b085      	sub	sp, #20

	while(1){
		if(scope.state==SCOPE_SAMPLING_WAITING || scope.state==SCOPE_SAMPLING_TRIGGER_WAIT || scope.state==SCOPE_SAMPLING){
 8004384:	f894 3020 	ldrb.w	r3, [r4, #32]
 8004388:	2b01      	cmp	r3, #1
 800438a:	d013      	beq.n	80043b4 <ScopeTriggerTask+0x48>
 800438c:	f894 3020 	ldrb.w	r3, [r4, #32]
 8004390:	2b02      	cmp	r3, #2
 8004392:	d00f      	beq.n	80043b4 <ScopeTriggerTask+0x48>
 8004394:	f894 3020 	ldrb.w	r3, [r4, #32]
 8004398:	2b03      	cmp	r3, #3
 800439a:	d00b      	beq.n	80043b4 <ScopeTriggerTask+0x48>
					xQueueSendToBack (messageQueue, &passMsg, portMAX_DELAY);
				}
			}
			xSemaphoreGiveRecursive(scopeMutex);
		}else{
			taskYIELD();
 800439c:	4aba      	ldr	r2, [pc, #744]	; (8004688 <ScopeTriggerTask+0x31c>)
 800439e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80043a2:	6013      	str	r3, [r2, #0]
 80043a4:	f3bf 8f4f 	dsb	sy
 80043a8:	f3bf 8f6f 	isb	sy
		if(scope.state==SCOPE_SAMPLING_WAITING || scope.state==SCOPE_SAMPLING_TRIGGER_WAIT || scope.state==SCOPE_SAMPLING){
 80043ac:	f894 3020 	ldrb.w	r3, [r4, #32]
 80043b0:	2b01      	cmp	r3, #1
 80043b2:	d1eb      	bne.n	800438c <ScopeTriggerTask+0x20>
			xSemaphoreTakeRecursive ( scopeMutex , portMAX_DELAY );
 80043b4:	f04f 31ff 	mov.w	r1, #4294967295
 80043b8:	6830      	ldr	r0, [r6, #0]
 80043ba:	f005 fb15 	bl	80099e8 <xQueueTakeMutexRecursive>
			lastWritingIndex = writingIndex;
 80043be:	4ab3      	ldr	r2, [pc, #716]	; (800468c <ScopeTriggerTask+0x320>)
			writingIndex = scope.oneChanSamples - DMA_GetCurrDataCounter(scope.triggerChannel);
 80043c0:	f8d4 a03c 	ldr.w	sl, [r4, #60]	; 0x3c
			lastWritingIndex = writingIndex;
 80043c4:	682b      	ldr	r3, [r5, #0]
			writingIndex = scope.oneChanSamples - DMA_GetCurrDataCounter(scope.triggerChannel);
 80043c6:	f894 0040 	ldrb.w	r0, [r4, #64]	; 0x40
			lastWritingIndex = writingIndex;
 80043ca:	6013      	str	r3, [r2, #0]
			writingIndex = scope.oneChanSamples - DMA_GetCurrDataCounter(scope.triggerChannel);
 80043cc:	f006 fea4 	bl	800b118 <DMA_GetCurrDataCounter>
			actualIndex = (scope.oneChanSamples + writingIndex - 1) % scope.oneChanSamples;
 80043d0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80043d2:	6be2      	ldr	r2, [r4, #60]	; 0x3c
			if(scope.state == SCOPE_SAMPLING_WAITING){ 
 80043d4:	f894 1020 	ldrb.w	r1, [r4, #32]
			writingIndex = scope.oneChanSamples - DMA_GetCurrDataCounter(scope.triggerChannel);
 80043d8:	ebaa 0000 	sub.w	r0, sl, r0
			actualIndex = (scope.oneChanSamples + writingIndex - 1) % scope.oneChanSamples;
 80043dc:	3b01      	subs	r3, #1
 80043de:	4403      	add	r3, r0
			if(scope.state == SCOPE_SAMPLING_WAITING){ 
 80043e0:	2901      	cmp	r1, #1
			actualIndex = (scope.oneChanSamples + writingIndex - 1) % scope.oneChanSamples;
 80043e2:	fbb3 fcf2 	udiv	ip, r3, r2
 80043e6:	fb02 321c 	mls	r2, r2, ip, r3
			writingIndex = scope.oneChanSamples - DMA_GetCurrDataCounter(scope.triggerChannel);
 80043ea:	6028      	str	r0, [r5, #0]
			actualIndex = (scope.oneChanSamples + writingIndex - 1) % scope.oneChanSamples;
 80043ec:	f8c9 2000 	str.w	r2, [r9]
			if(scope.state == SCOPE_SAMPLING_WAITING){ 
 80043f0:	d00c      	beq.n	800440c <ScopeTriggerTask+0xa0>
			}else if(scope.state == SCOPE_SAMPLING_TRIGGER_WAIT){
 80043f2:	f894 3020 	ldrb.w	r3, [r4, #32]
 80043f6:	2b02      	cmp	r3, #2
 80043f8:	d065      	beq.n	80044c6 <ScopeTriggerTask+0x15a>
			}else if(scope.state == SCOPE_SAMPLING){
 80043fa:	f894 3020 	ldrb.w	r3, [r4, #32]
 80043fe:	2b03      	cmp	r3, #3
 8004400:	f000 80c8 	beq.w	8004594 <ScopeTriggerTask+0x228>
			xSemaphoreGiveRecursive(scopeMutex);
 8004404:	6830      	ldr	r0, [r6, #0]
 8004406:	f005 f8b1 	bl	800956c <xQueueGiveMutexRecursive>
		if(scope.state==SCOPE_SAMPLING_WAITING || scope.state==SCOPE_SAMPLING_TRIGGER_WAIT || scope.state==SCOPE_SAMPLING){
 800440a:	e7bb      	b.n	8004384 <ScopeTriggerTask+0x18>
				if(scope.settings.adcRes<=8){
 800440c:	8b63      	ldrh	r3, [r4, #26]
 800440e:	2b08      	cmp	r3, #8
					data=*(scope.pChanMem[scope.triggerChannel-1]+actualIndex/2);
 8004410:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 8004414:	f103 0307 	add.w	r3, r3, #7
 8004418:	eb04 0383 	add.w	r3, r4, r3, lsl #2
				if(scope.settings.adcRes<=8){
 800441c:	f200 80a5 	bhi.w	800456a <ScopeTriggerTask+0x1fe>
					data=*(scope.pChanMem[scope.triggerChannel-1]+actualIndex/2);
 8004420:	f022 0201 	bic.w	r2, r2, #1
 8004424:	685b      	ldr	r3, [r3, #4]
					data = data & 0x00ff;
 8004426:	f813 c002 	ldrb.w	ip, [r3, r2]
 *					Ccan be changed on the fly
 * @param  None
 * @retval None
 */
void updateTrigger(void){
	triggerLevel = (scope.settings.triggerLevel * scope.settings.adcLevels) >> 16;
 800442a:	8ae1      	ldrh	r1, [r4, #22]
 800442c:	f8b4 a01c 	ldrh.w	sl, [r4, #28]
	samplesToStop = ((scope.settings.samplesToSend * (UINT16_MAX - scope.settings.pretrigger)) >> 16)+1;
 8004430:	6922      	ldr	r2, [r4, #16]
 8004432:	8b23      	ldrh	r3, [r4, #24]
 8004434:	4f96      	ldr	r7, [pc, #600]	; (8004690 <ScopeTriggerTask+0x324>)
	samplesToStart = (scope.settings.samplesToSend * (scope.settings.pretrigger)) >> 16;
 8004436:	f8d4 e010 	ldr.w	lr, [r4, #16]
 800443a:	f8a7 c000 	strh.w	ip, [r7]
	samplesToStop = ((scope.settings.samplesToSend * (UINT16_MAX - scope.settings.pretrigger)) >> 16)+1;
 800443e:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 8004442:	33ff      	adds	r3, #255	; 0xff
 8004444:	fb02 f303 	mul.w	r3, r2, r3
				samplesTaken += samplesPassed(writingIndex,lastWritingIndex);	
 8004448:	4f90      	ldr	r7, [pc, #576]	; (800468c <ScopeTriggerTask+0x320>)
	samplesToStart = (scope.settings.samplesToSend * (scope.settings.pretrigger)) >> 16;
 800444a:	8b22      	ldrh	r2, [r4, #24]
	triggerLevel = (scope.settings.triggerLevel * scope.settings.adcLevels) >> 16;
 800444c:	fb0a f101 	mul.w	r1, sl, r1
	samplesToStart = (scope.settings.samplesToSend * (scope.settings.pretrigger)) >> 16;
 8004450:	fb0e f202 	mul.w	r2, lr, r2
				samplesTaken += samplesPassed(writingIndex,lastWritingIndex);	
 8004454:	f8b7 a000 	ldrh.w	sl, [r7]
	samplesToStart = (scope.settings.samplesToSend * (scope.settings.pretrigger)) >> 16;
 8004458:	4f8e      	ldr	r7, [pc, #568]	; (8004694 <ScopeTriggerTask+0x328>)
 800445a:	0c12      	lsrs	r2, r2, #16
	samplesToStop = ((scope.settings.samplesToSend * (UINT16_MAX - scope.settings.pretrigger)) >> 16)+1;
 800445c:	0c1b      	lsrs	r3, r3, #16
				samplesTaken += samplesPassed(writingIndex,lastWritingIndex);	
 800445e:	b280      	uxth	r0, r0
	samplesToStop = ((scope.settings.samplesToSend * (UINT16_MAX - scope.settings.pretrigger)) >> 16)+1;
 8004460:	3301      	adds	r3, #1
	samplesToStart = (scope.settings.samplesToSend * (scope.settings.pretrigger)) >> 16;
 8004462:	603a      	str	r2, [r7, #0]
	triggerLevel = (scope.settings.triggerLevel * scope.settings.adcLevels) >> 16;
 8004464:	4f8c      	ldr	r7, [pc, #560]	; (8004698 <ScopeTriggerTask+0x32c>)
	samplesToStop = ((scope.settings.samplesToSend * (UINT16_MAX - scope.settings.pretrigger)) >> 16)+1;
 8004466:	f8cb 3000 	str.w	r3, [fp]
	if(index < lastIndex){
 800446a:	4550      	cmp	r0, sl
	triggerLevel = (scope.settings.triggerLevel * scope.settings.adcLevels) >> 16;
 800446c:	ea4f 4321 	mov.w	r3, r1, asr #16
 8004470:	803b      	strh	r3, [r7, #0]
		result= index + scope.oneChanSamples - lastIndex;
 8004472:	bf3d      	ittte	cc
 8004474:	6be3      	ldrcc	r3, [r4, #60]	; 0x3c
 8004476:	eba3 030a 	subcc.w	r3, r3, sl
 800447a:	18c0      	addcc	r0, r0, r3
		result= index - lastIndex;
 800447c:	eba0 000a 	subcs.w	r0, r0, sl
 8004480:	b283      	uxth	r3, r0
				samplesTaken += samplesPassed(writingIndex,lastWritingIndex);	
 8004482:	f8d8 0000 	ldr.w	r0, [r8]
 8004486:	4403      	add	r3, r0
				if (samplesTaken > samplesToStart)    
 8004488:	4293      	cmp	r3, r2
				samplesTaken += samplesPassed(writingIndex,lastWritingIndex);	
 800448a:	f8c8 3000 	str.w	r3, [r8]
				if (samplesTaken > samplesToStart)    
 800448e:	d9b9      	bls.n	8004404 <ScopeTriggerTask+0x98>
					if((scope.settings.triggerEdge == EDGE_RISING && data + NOISE_REDUCTION < triggerLevel) 
 8004490:	7d22      	ldrb	r2, [r4, #20]
 8004492:	2a00      	cmp	r2, #0
 8004494:	f040 8110 	bne.w	80046b8 <ScopeTriggerTask+0x34c>
 8004498:	f10c 0210 	add.w	r2, ip, #16
 800449c:	ebb2 4f11 	cmp.w	r2, r1, lsr #16
 80044a0:	f280 810a 	bge.w	80046b8 <ScopeTriggerTask+0x34c>
						scope.state = SCOPE_SAMPLING_TRIGGER_WAIT;
 80044a4:	2002      	movs	r0, #2
						passMsg = MSG_SCOPE_SMPL_STARTED;
 80044a6:	f04f 0c17 	mov.w	ip, #23
						xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 80044aa:	2300      	movs	r3, #0
 80044ac:	f04f 32ff 	mov.w	r2, #4294967295
					scope.state = SCOPE_SAMPLING;
 80044b0:	f884 0020 	strb.w	r0, [r4, #32]
					xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 80044b4:	4879      	ldr	r0, [pc, #484]	; (800469c <ScopeTriggerTask+0x330>)
					passMsg = MSG_SCOPE_TRIGGER;
 80044b6:	f8ad c00e 	strh.w	ip, [sp, #14]
					xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 80044ba:	f10d 010e 	add.w	r1, sp, #14
 80044be:	6800      	ldr	r0, [r0, #0]
 80044c0:	f004 fe62 	bl	8009188 <xQueueGenericSend>
 80044c4:	e79e      	b.n	8004404 <ScopeTriggerTask+0x98>
				samplesTaken += samplesPassed(writingIndex,lastWritingIndex);	
 80044c6:	4b71      	ldr	r3, [pc, #452]	; (800468c <ScopeTriggerTask+0x320>)
 80044c8:	881b      	ldrh	r3, [r3, #0]
 80044ca:	b280      	uxth	r0, r0
	if(index < lastIndex){
 80044cc:	4298      	cmp	r0, r3
		result= index + scope.oneChanSamples - lastIndex;
 80044ce:	bf3d      	ittte	cc
 80044d0:	6be1      	ldrcc	r1, [r4, #60]	; 0x3c
 80044d2:	1acb      	subcc	r3, r1, r3
 80044d4:	18c0      	addcc	r0, r0, r3
		result= index - lastIndex;
 80044d6:	1ac0      	subcs	r0, r0, r3
				if(scope.settings.adcRes<=8){
 80044d8:	8b63      	ldrh	r3, [r4, #26]
				samplesTaken += samplesPassed(writingIndex,lastWritingIndex);	
 80044da:	f8d8 1000 	ldr.w	r1, [r8]
				if(scope.settings.adcRes<=8){
 80044de:	2b08      	cmp	r3, #8
					data=*(scope.pChanMem[scope.triggerChannel-1]+actualIndex/2);
 80044e0:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
		result= index - lastIndex;
 80044e4:	b280      	uxth	r0, r0
				samplesTaken += samplesPassed(writingIndex,lastWritingIndex);	
 80044e6:	eb00 0a01 	add.w	sl, r0, r1
					data=*(scope.pChanMem[scope.triggerChannel-1]+actualIndex/2);
 80044ea:	f103 0307 	add.w	r3, r3, #7
				samplesTaken += samplesPassed(writingIndex,lastWritingIndex);	
 80044ee:	f8c8 a000 	str.w	sl, [r8]
					data=*(scope.pChanMem[scope.triggerChannel-1]+actualIndex/2);
 80044f2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
				if(scope.settings.adcRes<=8){
 80044f6:	f200 80ee 	bhi.w	80046d6 <ScopeTriggerTask+0x36a>
					data=*(scope.pChanMem[scope.triggerChannel-1]+actualIndex/2);
 80044fa:	f022 0101 	bic.w	r1, r2, #1
 80044fe:	6858      	ldr	r0, [r3, #4]
					data = data & 0x00ff;
 8004500:	f810 c001 	ldrb.w	ip, [r0, r1]
	triggerLevel = (scope.settings.triggerLevel * scope.settings.adcLevels) >> 16;
 8004504:	8ae1      	ldrh	r1, [r4, #22]
 8004506:	f8b4 e01c 	ldrh.w	lr, [r4, #28]
	samplesToStop = ((scope.settings.samplesToSend * (UINT16_MAX - scope.settings.pretrigger)) >> 16)+1;
 800450a:	6920      	ldr	r0, [r4, #16]
 800450c:	8b23      	ldrh	r3, [r4, #24]
 800450e:	4f60      	ldr	r7, [pc, #384]	; (8004690 <ScopeTriggerTask+0x324>)
 8004510:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 8004514:	33ff      	adds	r3, #255	; 0xff
 8004516:	fb00 f303 	mul.w	r3, r0, r3
 800451a:	f8a7 c000 	strh.w	ip, [r7]
 800451e:	0c1b      	lsrs	r3, r3, #16
	samplesToStart = (scope.settings.samplesToSend * (scope.settings.pretrigger)) >> 16;
 8004520:	6927      	ldr	r7, [r4, #16]
 8004522:	8b20      	ldrh	r0, [r4, #24]
	samplesToStop = ((scope.settings.samplesToSend * (UINT16_MAX - scope.settings.pretrigger)) >> 16)+1;
 8004524:	3301      	adds	r3, #1
	triggerLevel = (scope.settings.triggerLevel * scope.settings.adcLevels) >> 16;
 8004526:	fb0e f101 	mul.w	r1, lr, r1
	samplesToStart = (scope.settings.samplesToSend * (scope.settings.pretrigger)) >> 16;
 800452a:	fb07 f000 	mul.w	r0, r7, r0
	samplesToStop = ((scope.settings.samplesToSend * (UINT16_MAX - scope.settings.pretrigger)) >> 16)+1;
 800452e:	f8cb 3000 	str.w	r3, [fp]
	triggerLevel = (scope.settings.triggerLevel * scope.settings.adcLevels) >> 16;
 8004532:	4f59      	ldr	r7, [pc, #356]	; (8004698 <ScopeTriggerTask+0x32c>)
	samplesToStart = (scope.settings.samplesToSend * (scope.settings.pretrigger)) >> 16;
 8004534:	4b57      	ldr	r3, [pc, #348]	; (8004694 <ScopeTriggerTask+0x328>)
				if((scope.settings.triggerEdge == EDGE_RISING && data > triggerLevel) 
 8004536:	f894 e014 	ldrb.w	lr, [r4, #20]
	triggerLevel = (scope.settings.triggerLevel * scope.settings.adcLevels) >> 16;
 800453a:	0c09      	lsrs	r1, r1, #16
	samplesToStart = (scope.settings.samplesToSend * (scope.settings.pretrigger)) >> 16;
 800453c:	0c00      	lsrs	r0, r0, #16
	triggerLevel = (scope.settings.triggerLevel * scope.settings.adcLevels) >> 16;
 800453e:	8039      	strh	r1, [r7, #0]
	samplesToStart = (scope.settings.samplesToSend * (scope.settings.pretrigger)) >> 16;
 8004540:	6018      	str	r0, [r3, #0]
				if((scope.settings.triggerEdge == EDGE_RISING && data > triggerLevel) 
 8004542:	f1be 0f00 	cmp.w	lr, #0
 8004546:	d114      	bne.n	8004572 <ScopeTriggerTask+0x206>
 8004548:	4561      	cmp	r1, ip
 800454a:	d212      	bcs.n	8004572 <ScopeTriggerTask+0x206>
					totalSmpTaken = samplesTaken;
 800454c:	4f54      	ldr	r7, [pc, #336]	; (80046a0 <ScopeTriggerTask+0x334>)
 800454e:	f8c7 a000 	str.w	sl, [r7]
					triggerIndex = actualIndex;
 8004552:	4f54      	ldr	r7, [pc, #336]	; (80046a4 <ScopeTriggerTask+0x338>)
					samplesTaken = 0;
 8004554:	2100      	movs	r1, #0
					triggerIndex = actualIndex;
 8004556:	603a      	str	r2, [r7, #0]
					xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8004558:	460b      	mov	r3, r1
					scope.state = SCOPE_SAMPLING;
 800455a:	2003      	movs	r0, #3
					passMsg = MSG_SCOPE_TRIGGER;
 800455c:	f04f 0c16 	mov.w	ip, #22
					xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8004560:	f04f 32ff 	mov.w	r2, #4294967295
					samplesTaken = 0;
 8004564:	f8c8 1000 	str.w	r1, [r8]
 8004568:	e7a2      	b.n	80044b0 <ScopeTriggerTask+0x144>
					data=*(scope.pChanMem[scope.triggerChannel-1]+actualIndex);
 800456a:	685b      	ldr	r3, [r3, #4]
 800456c:	f833 c012 	ldrh.w	ip, [r3, r2, lsl #1]
 8004570:	e75b      	b.n	800442a <ScopeTriggerTask+0xbe>
						|| (scope.settings.triggerEdge == EDGE_FALLING && data < triggerLevel)
 8004572:	7d23      	ldrb	r3, [r4, #20]
 8004574:	2b01      	cmp	r3, #1
 8004576:	f000 80b2 	beq.w	80046de <ScopeTriggerTask+0x372>
						|| (scope.settings.triggerMode == TRIG_AUTO && samplesTaken > (scope.settings.samplesToSend * AUTO_TRIG_WAIT_NORMAL))
 800457a:	7d63      	ldrb	r3, [r4, #21]
 800457c:	2b01      	cmp	r3, #1
 800457e:	f000 80b5 	beq.w	80046ec <ScopeTriggerTask+0x380>
						|| (scope.settings.triggerMode == TRIG_AUTO_FAST && samplesTaken > (scope.settings.samplesToSend * AUTO_TRIG_WAIT_FAST))  ){
 8004582:	7d63      	ldrb	r3, [r4, #21]
 8004584:	2b02      	cmp	r3, #2
 8004586:	f47f af3d 	bne.w	8004404 <ScopeTriggerTask+0x98>
 800458a:	6923      	ldr	r3, [r4, #16]
 800458c:	459a      	cmp	sl, r3
 800458e:	f67f af39 	bls.w	8004404 <ScopeTriggerTask+0x98>
 8004592:	e7db      	b.n	800454c <ScopeTriggerTask+0x1e0>
				samplesTaken += samplesPassed(writingIndex, lastWritingIndex);	
 8004594:	4b3d      	ldr	r3, [pc, #244]	; (800468c <ScopeTriggerTask+0x320>)
 8004596:	881b      	ldrh	r3, [r3, #0]
 8004598:	b280      	uxth	r0, r0
	if(index < lastIndex){
 800459a:	4298      	cmp	r0, r3
		result= index + scope.oneChanSamples - lastIndex;
 800459c:	bf3d      	ittte	cc
 800459e:	6be2      	ldrcc	r2, [r4, #60]	; 0x3c
 80045a0:	1ad3      	subcc	r3, r2, r3
 80045a2:	18c0      	addcc	r0, r0, r3
		result= index - lastIndex;
 80045a4:	1ac0      	subcs	r0, r0, r3
				samplesTaken += samplesPassed(writingIndex, lastWritingIndex);	
 80045a6:	f8d8 2000 	ldr.w	r2, [r8]
				if(scope.state == SCOPE_SAMPLING && samplesTaken >= samplesToStop){
 80045aa:	f894 3020 	ldrb.w	r3, [r4, #32]
		result= index - lastIndex;
 80045ae:	b280      	uxth	r0, r0
				samplesTaken += samplesPassed(writingIndex, lastWritingIndex);	
 80045b0:	4410      	add	r0, r2
				if(scope.state == SCOPE_SAMPLING && samplesTaken >= samplesToStop){
 80045b2:	2b03      	cmp	r3, #3
				samplesTaken += samplesPassed(writingIndex, lastWritingIndex);	
 80045b4:	f8c8 0000 	str.w	r0, [r8]
				if(scope.state == SCOPE_SAMPLING && samplesTaken >= samplesToStop){
 80045b8:	f47f af24 	bne.w	8004404 <ScopeTriggerTask+0x98>
 80045bc:	f8db 3000 	ldr.w	r3, [fp]
 80045c0:	4298      	cmp	r0, r3
 80045c2:	f4ff af1f 	bcc.w	8004404 <ScopeTriggerTask+0x98>
					samplingDisable();
 80045c6:	f006 ff0b 	bl	800b3e0 <samplingDisable>
					if (scope.settings.triggerMode != TRIG_AUTO && scope.settings.triggerMode != TRIG_AUTO_FAST){	
 80045ca:	7d63      	ldrb	r3, [r4, #21]
 80045cc:	2b01      	cmp	r3, #1
 80045ce:	f000 80a2 	beq.w	8004716 <ScopeTriggerTask+0x3aa>
 80045d2:	7d63      	ldrb	r3, [r4, #21]
 80045d4:	4a33      	ldr	r2, [pc, #204]	; (80046a4 <ScopeTriggerTask+0x338>)
 80045d6:	2b02      	cmp	r3, #2
 80045d8:	6812      	ldr	r2, [r2, #0]
 80045da:	d02a      	beq.n	8004632 <ScopeTriggerTask+0x2c6>
						if(scope.settings.adcRes>8){
 80045dc:	8b63      	ldrh	r3, [r4, #26]
 80045de:	492e      	ldr	r1, [pc, #184]	; (8004698 <ScopeTriggerTask+0x32c>)
 80045e0:	2b08      	cmp	r3, #8
 80045e2:	8809      	ldrh	r1, [r1, #0]
 80045e4:	f240 809a 	bls.w	800471c <ScopeTriggerTask+0x3b0>
							if(scope.settings.triggerEdge == EDGE_RISING){
 80045e8:	7d20      	ldrb	r0, [r4, #20]
								while(*(scope.pChanMem[scope.triggerChannel-1]+triggerIndex) > triggerLevel){
 80045ea:	f894 c040 	ldrb.w	ip, [r4, #64]	; 0x40
 80045ee:	f10c 0c07 	add.w	ip, ip, #7
 80045f2:	0053      	lsls	r3, r2, #1
 80045f4:	eb04 0c8c 	add.w	ip, r4, ip, lsl #2
							if(scope.settings.triggerEdge == EDGE_RISING){
 80045f8:	2800      	cmp	r0, #0
 80045fa:	f000 80a9 	beq.w	8004750 <ScopeTriggerTask+0x3e4>
								while(*(scope.pChanMem[scope.triggerChannel-1]+triggerIndex) < triggerLevel){
 80045fe:	f8dc 0004 	ldr.w	r0, [ip, #4]
 8004602:	f830 0012 	ldrh.w	r0, [r0, r2, lsl #1]
 8004606:	4288      	cmp	r0, r1
 8004608:	d210      	bcs.n	800462c <ScopeTriggerTask+0x2c0>
 800460a:	3a01      	subs	r2, #1
 800460c:	3b02      	subs	r3, #2
 800460e:	e000      	b.n	8004612 <ScopeTriggerTask+0x2a6>
 8004610:	4662      	mov	r2, ip
 8004612:	f894 0040 	ldrb.w	r0, [r4, #64]	; 0x40
 8004616:	3007      	adds	r0, #7
 8004618:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 800461c:	f102 3cff 	add.w	ip, r2, #4294967295
 8004620:	6840      	ldr	r0, [r0, #4]
 8004622:	5ac0      	ldrh	r0, [r0, r3]
 8004624:	4288      	cmp	r0, r1
 8004626:	f1a3 0302 	sub.w	r3, r3, #2
 800462a:	d3f1      	bcc.n	8004610 <ScopeTriggerTask+0x2a4>
						triggerIndex++;
 800462c:	4b1d      	ldr	r3, [pc, #116]	; (80046a4 <ScopeTriggerTask+0x338>)
 800462e:	3201      	adds	r2, #1
 8004630:	601a      	str	r2, [r3, #0]
					SmpBeforeTrig = totalSmpTaken;
 8004632:	4f1b      	ldr	r7, [pc, #108]	; (80046a0 <ScopeTriggerTask+0x334>)
					SmpAfterTrig=samplesTaken;
 8004634:	f8d8 0000 	ldr.w	r0, [r8]
 8004638:	9001      	str	r0, [sp, #4]
					SmpBeforeTrig = totalSmpTaken;
 800463a:	f240 3c18 	movw	ip, #792	; 0x318
 800463e:	f2c2 0c00 	movt	ip, #8192	; 0x2000
 8004642:	6838      	ldr	r0, [r7, #0]
 8004644:	f8cc 0000 	str.w	r0, [ip]
					SmpAfterTrig=samplesTaken;
 8004648:	4817      	ldr	r0, [pc, #92]	; (80046a8 <ScopeTriggerTask+0x33c>)
					scope.triggerIndex = triggerIndex;
 800464a:	6062      	str	r2, [r4, #4]
					SmpAfterTrig=samplesTaken;
 800464c:	9a01      	ldr	r2, [sp, #4]
 800464e:	6002      	str	r2, [r0, #0]
					xQueueSendToBack (messageQueue, &passMsg, portMAX_DELAY);
 8004650:	4812      	ldr	r0, [pc, #72]	; (800469c <ScopeTriggerTask+0x330>)
					samplesTaken = 0;
 8004652:	2100      	movs	r1, #0
					xQueueSendToBack (messageQueue, &passMsg, portMAX_DELAY);
 8004654:	460b      	mov	r3, r1
					passMsg = MSG_SCOPE_DATA_READY;
 8004656:	f04f 0e15 	mov.w	lr, #21
					scope.state = SCOPE_DATA_SENDING;
 800465a:	f04f 0c04 	mov.w	ip, #4
					samplesTaken = 0;
 800465e:	f8c8 1000 	str.w	r1, [r8]
					totalSmpTaken = 0;
 8004662:	6039      	str	r1, [r7, #0]
					xQueueSendToBack (messageQueue, &passMsg, portMAX_DELAY);
 8004664:	f04f 32ff 	mov.w	r2, #4294967295
 8004668:	f10d 010e 	add.w	r1, sp, #14
 800466c:	6800      	ldr	r0, [r0, #0]
					scope.state = SCOPE_DATA_SENDING;
 800466e:	f884 c020 	strb.w	ip, [r4, #32]
					passMsg = MSG_SCOPE_DATA_READY;
 8004672:	f8ad e00e 	strh.w	lr, [sp, #14]
					xQueueSendToBack (messageQueue, &passMsg, portMAX_DELAY);
 8004676:	f004 fd87 	bl	8009188 <xQueueGenericSend>
 800467a:	e6c3      	b.n	8004404 <ScopeTriggerTask+0x98>
 800467c:	20000334 	.word	0x20000334
 8004680:	20000378 	.word	0x20000378
 8004684:	20000388 	.word	0x20000388
 8004688:	e000ed04 	.word	0xe000ed04
 800468c:	20000324 	.word	0x20000324
 8004690:	20000320 	.word	0x20000320
 8004694:	2000032c 	.word	0x2000032c
 8004698:	20000384 	.word	0x20000384
 800469c:	200047d4 	.word	0x200047d4
 80046a0:	2000037c 	.word	0x2000037c
 80046a4:	20000380 	.word	0x20000380
 80046a8:	20000314 	.word	0x20000314
 80046ac:	2000031c 	.word	0x2000031c
 80046b0:	20000330 	.word	0x20000330
 80046b4:	20000328 	.word	0x20000328
							|| (scope.settings.triggerEdge == EDGE_FALLING && data - NOISE_REDUCTION > triggerLevel)
 80046b8:	7d22      	ldrb	r2, [r4, #20]
 80046ba:	2a01      	cmp	r2, #1
 80046bc:	d01c      	beq.n	80046f8 <ScopeTriggerTask+0x38c>
							|| (scope.settings.triggerMode == TRIG_AUTO && samplesTaken > (scope.settings.samplesToSend * AUTO_TRIG_WAIT_NORMAL))
 80046be:	7d62      	ldrb	r2, [r4, #21]
 80046c0:	2a01      	cmp	r2, #1
 80046c2:	d022      	beq.n	800470a <ScopeTriggerTask+0x39e>
							|| (scope.settings.triggerMode == TRIG_AUTO_FAST && samplesTaken > (scope.settings.samplesToSend * AUTO_TRIG_WAIT_FAST))  ){ //skip waiting for trigger in case of TRIG_AUTO
 80046c4:	7d62      	ldrb	r2, [r4, #21]
 80046c6:	2a02      	cmp	r2, #2
 80046c8:	f47f ae9c 	bne.w	8004404 <ScopeTriggerTask+0x98>
 80046cc:	6922      	ldr	r2, [r4, #16]
 80046ce:	4293      	cmp	r3, r2
 80046d0:	f67f ae98 	bls.w	8004404 <ScopeTriggerTask+0x98>
 80046d4:	e6e6      	b.n	80044a4 <ScopeTriggerTask+0x138>
					data=*(scope.pChanMem[scope.triggerChannel-1]+actualIndex);
 80046d6:	685b      	ldr	r3, [r3, #4]
 80046d8:	f833 c012 	ldrh.w	ip, [r3, r2, lsl #1]
 80046dc:	e712      	b.n	8004504 <ScopeTriggerTask+0x198>
						|| (scope.settings.triggerEdge == EDGE_FALLING && data < triggerLevel)
 80046de:	4561      	cmp	r1, ip
 80046e0:	f63f af34 	bhi.w	800454c <ScopeTriggerTask+0x1e0>
						|| (scope.settings.triggerMode == TRIG_AUTO && samplesTaken > (scope.settings.samplesToSend * AUTO_TRIG_WAIT_NORMAL))
 80046e4:	7d63      	ldrb	r3, [r4, #21]
 80046e6:	2b01      	cmp	r3, #1
 80046e8:	f47f af4b 	bne.w	8004582 <ScopeTriggerTask+0x216>
 80046ec:	6923      	ldr	r3, [r4, #16]
 80046ee:	ebba 0f83 	cmp.w	sl, r3, lsl #2
 80046f2:	f63f af2b 	bhi.w	800454c <ScopeTriggerTask+0x1e0>
 80046f6:	e744      	b.n	8004582 <ScopeTriggerTask+0x216>
							|| (scope.settings.triggerEdge == EDGE_FALLING && data - NOISE_REDUCTION > triggerLevel)
 80046f8:	f1ac 0c10 	sub.w	ip, ip, #16
 80046fc:	ebbc 4f11 	cmp.w	ip, r1, lsr #16
 8004700:	f73f aed0 	bgt.w	80044a4 <ScopeTriggerTask+0x138>
							|| (scope.settings.triggerMode == TRIG_AUTO && samplesTaken > (scope.settings.samplesToSend * AUTO_TRIG_WAIT_NORMAL))
 8004704:	7d62      	ldrb	r2, [r4, #21]
 8004706:	2a01      	cmp	r2, #1
 8004708:	d1dc      	bne.n	80046c4 <ScopeTriggerTask+0x358>
 800470a:	6922      	ldr	r2, [r4, #16]
 800470c:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8004710:	f63f aec8 	bhi.w	80044a4 <ScopeTriggerTask+0x138>
 8004714:	e7d6      	b.n	80046c4 <ScopeTriggerTask+0x358>
 8004716:	4b27      	ldr	r3, [pc, #156]	; (80047b4 <ScopeTriggerTask+0x448>)
 8004718:	681a      	ldr	r2, [r3, #0]
 800471a:	e78a      	b.n	8004632 <ScopeTriggerTask+0x2c6>
							if(scope.settings.triggerEdge == EDGE_RISING){
 800471c:	7d23      	ldrb	r3, [r4, #20]
 800471e:	b383      	cbz	r3, 8004782 <ScopeTriggerTask+0x416>
								while(*((uint8_t *)scope.pChanMem[scope.triggerChannel-1]+triggerIndex) < triggerLevel){
 8004720:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 8004724:	3307      	adds	r3, #7
 8004726:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800472a:	685b      	ldr	r3, [r3, #4]
 800472c:	5c9b      	ldrb	r3, [r3, r2]
 800472e:	428b      	cmp	r3, r1
 8004730:	f4bf af7c 	bcs.w	800462c <ScopeTriggerTask+0x2c0>
 8004734:	3a01      	subs	r2, #1
 8004736:	e000      	b.n	800473a <ScopeTriggerTask+0x3ce>
 8004738:	4602      	mov	r2, r0
 800473a:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 800473e:	3307      	adds	r3, #7
 8004740:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004744:	1e50      	subs	r0, r2, #1
 8004746:	685b      	ldr	r3, [r3, #4]
 8004748:	5c9b      	ldrb	r3, [r3, r2]
 800474a:	428b      	cmp	r3, r1
 800474c:	d3f4      	bcc.n	8004738 <ScopeTriggerTask+0x3cc>
 800474e:	e76d      	b.n	800462c <ScopeTriggerTask+0x2c0>
								while(*(scope.pChanMem[scope.triggerChannel-1]+triggerIndex) > triggerLevel){
 8004750:	f8dc 0004 	ldr.w	r0, [ip, #4]
 8004754:	f830 0012 	ldrh.w	r0, [r0, r2, lsl #1]
 8004758:	4288      	cmp	r0, r1
 800475a:	f67f af67 	bls.w	800462c <ScopeTriggerTask+0x2c0>
 800475e:	3a01      	subs	r2, #1
 8004760:	1e98      	subs	r0, r3, #2
 8004762:	e000      	b.n	8004766 <ScopeTriggerTask+0x3fa>
 8004764:	4662      	mov	r2, ip
 8004766:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 800476a:	3307      	adds	r3, #7
 800476c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004770:	f102 3cff 	add.w	ip, r2, #4294967295
 8004774:	685b      	ldr	r3, [r3, #4]
 8004776:	5a1b      	ldrh	r3, [r3, r0]
 8004778:	428b      	cmp	r3, r1
 800477a:	f1a0 0002 	sub.w	r0, r0, #2
 800477e:	d8f1      	bhi.n	8004764 <ScopeTriggerTask+0x3f8>
 8004780:	e754      	b.n	800462c <ScopeTriggerTask+0x2c0>
								while(*((uint8_t *)scope.pChanMem[scope.triggerChannel-1]+triggerIndex) > triggerLevel){
 8004782:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 8004786:	3307      	adds	r3, #7
 8004788:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800478c:	685b      	ldr	r3, [r3, #4]
 800478e:	5c9b      	ldrb	r3, [r3, r2]
 8004790:	428b      	cmp	r3, r1
 8004792:	f67f af4b 	bls.w	800462c <ScopeTriggerTask+0x2c0>
 8004796:	3a01      	subs	r2, #1
 8004798:	e000      	b.n	800479c <ScopeTriggerTask+0x430>
 800479a:	4602      	mov	r2, r0
 800479c:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 80047a0:	3307      	adds	r3, #7
 80047a2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80047a6:	1e50      	subs	r0, r2, #1
 80047a8:	685b      	ldr	r3, [r3, #4]
 80047aa:	5c9b      	ldrb	r3, [r3, r2]
 80047ac:	428b      	cmp	r3, r1
 80047ae:	d8f4      	bhi.n	800479a <ScopeTriggerTask+0x42e>
 80047b0:	e73c      	b.n	800462c <ScopeTriggerTask+0x2c0>
 80047b2:	bf00      	nop
 80047b4:	20000380 	.word	0x20000380

080047b8 <scopeSetDefault>:
/**
 * @brief  Oscilloscope set Default values
 * @param  None
 * @retval None
 */
void scopeSetDefault(void){
 80047b8:	b5f0      	push	{r4, r5, r6, r7, lr}
	scope.bufferMemory = scopeBuffer;
 80047ba:	4c2a      	ldr	r4, [pc, #168]	; (8004864 <scopeSetDefault+0xac>)
 80047bc:	4b2a      	ldr	r3, [pc, #168]	; (8004868 <scopeSetDefault+0xb0>)
 80047be:	6023      	str	r3, [r4, #0]
	scope.settings.samplingFrequency = SCOPE_DEFAULT_SAMPLING_FREQ;
	scope.settings.triggerEdge = SCOPE_DEFAULT_TRIG_EDGE;
	scope.settings.triggerMode = SCOPE_DEFAULT_TRIGGER;
	scope.settings.triggerLevel = SCOPE_DEFAULT_TRIGGER_LEVEL;
 80047c0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
	scope.settings.samplingFrequency = SCOPE_DEFAULT_SAMPLING_FREQ;
 80047c4:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
	scope.settings.triggerEdge = SCOPE_DEFAULT_TRIG_EDGE;
 80047c8:	2000      	movs	r0, #0
	scope.settings.triggerMode = SCOPE_DEFAULT_TRIGGER;
 80047ca:	2101      	movs	r1, #1
	scope.settings.samplingFrequency = SCOPE_DEFAULT_SAMPLING_FREQ;
 80047cc:	60a5      	str	r5, [r4, #8]
	scope.settings.triggerEdge = SCOPE_DEFAULT_TRIG_EDGE;
 80047ce:	7520      	strb	r0, [r4, #20]
	scope.settings.pretrigger = SCOPE_DEFAULT_PRETRIGGER;
	scope.settings.adcRes = SCOPE_DEFAULT_ADC_RES;
 80047d0:	250c      	movs	r5, #12
	scope.settings.triggerMode = SCOPE_DEFAULT_TRIGGER;
 80047d2:	7561      	strb	r1, [r4, #21]
	scope.settings.adcLevels=pow(2,SCOPE_DEFAULT_ADC_RES);
 80047d4:	f44f 5080 	mov.w	r0, #4096	; 0x1000
	scope.settings.triggerLevel = SCOPE_DEFAULT_TRIGGER_LEVEL;
 80047d8:	82e2      	strh	r2, [r4, #22]
	scope.settings.samplesToSend = SCOPE_DEFAULT_DATA_LEN;
 80047da:	2164      	movs	r1, #100	; 0x64
	scope.settings.pretrigger = SCOPE_DEFAULT_PRETRIGGER;
 80047dc:	8322      	strh	r2, [r4, #24]
	scope.pChanMem[0] = (uint16_t*)scopeBuffer;
	scope.oneChanMemSize = MAX_SCOPE_BUFF_SIZE+SCOPE_BUFFER_MARGIN;
 80047de:	f247 5294 	movw	r2, #30100	; 0x7594
	scope.settings.adcRes = SCOPE_DEFAULT_ADC_RES;
 80047e2:	8365      	strh	r5, [r4, #26]
	scope.settings.adcLevels=pow(2,SCOPE_DEFAULT_ADC_RES);
 80047e4:	83a0      	strh	r0, [r4, #28]
	scope.settings.samplesToSend = SCOPE_DEFAULT_DATA_LEN;
 80047e6:	6121      	str	r1, [r4, #16]
	scope.pChanMem[0] = (uint16_t*)scopeBuffer;
 80047e8:	6263      	str	r3, [r4, #36]	; 0x24
	scope.oneChanMemSize = MAX_SCOPE_BUFF_SIZE+SCOPE_BUFFER_MARGIN;
 80047ea:	63a2      	str	r2, [r4, #56]	; 0x38
	if(scope.settings.adcRes>8){
 80047ec:	8b63      	ldrh	r3, [r4, #26]
 * @param  ADC number, Channel number
 * @retval success=0/error
 */
uint8_t scopeSetADCInputChannelDefault(){
	uint8_t result = SCOPE_INVALID_ADC_CHANNEL;
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 80047ee:	4f1f      	ldr	r7, [pc, #124]	; (800486c <scopeSetDefault+0xb4>)
	if(scope.settings.adcRes>8){
 80047f0:	2b08      	cmp	r3, #8
		scope.oneChanSamples = scope.oneChanMemSize/2;
 80047f2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 80047f4:	6838      	ldr	r0, [r7, #0]
void scopeSetDefault(void){
 80047f6:	b083      	sub	sp, #12
		scope.oneChanSamples = scope.oneChanMemSize/2;
 80047f8:	bf88      	it	hi
 80047fa:	085b      	lsrhi	r3, r3, #1
	scope.numOfChannles = 1;
 80047fc:	2501      	movs	r5, #1
	for(uint8_t i = 0;i<MAX_ADC_CHANNELS;i++){
		scope.adcChannel[i] = ANALOG_DEFAULT_INPUTS[i];
 80047fe:	2602      	movs	r6, #2
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004800:	f04f 31ff 	mov.w	r1, #4294967295
		scope.oneChanSamples = scope.oneChanMemSize;
 8004804:	63e3      	str	r3, [r4, #60]	; 0x3c
	scope.numOfChannles = 1;
 8004806:	f884 5021 	strb.w	r5, [r4, #33]	; 0x21
	scope.triggerChannel = 1;
 800480a:	f884 5040 	strb.w	r5, [r4, #64]	; 0x40
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 800480e:	f005 f8eb 	bl	80099e8 <xQueueTakeMutexRecursive>
		adcSetInputChannel(i, ANALOG_DEFAULT_INPUTS[i]);
 8004812:	4631      	mov	r1, r6
 8004814:	2000      	movs	r0, #0
		scope.adcChannel[i] = ANALOG_DEFAULT_INPUTS[i];
 8004816:	f884 6034 	strb.w	r6, [r4, #52]	; 0x34
		adcSetInputChannel(i, ANALOG_DEFAULT_INPUTS[i]);
 800481a:	f006 fde3 	bl	800b3e4 <adcSetInputChannel>
		scope.adcChannel[i] = ANALOG_DEFAULT_INPUTS[i];
 800481e:	2304      	movs	r3, #4
		adcSetInputChannel(i, ANALOG_DEFAULT_INPUTS[i]);
 8004820:	4619      	mov	r1, r3
 8004822:	4628      	mov	r0, r5
		scope.adcChannel[i] = ANALOG_DEFAULT_INPUTS[i];
 8004824:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
		adcSetInputChannel(i, ANALOG_DEFAULT_INPUTS[i]);
 8004828:	f006 fddc 	bl	800b3e4 <adcSetInputChannel>
 800482c:	4631      	mov	r1, r6
 800482e:	4630      	mov	r0, r6
		scope.adcChannel[i] = ANALOG_DEFAULT_INPUTS[i];
 8004830:	f884 6036 	strb.w	r6, [r4, #54]	; 0x36
		adcSetInputChannel(i, ANALOG_DEFAULT_INPUTS[i]);
 8004834:	f006 fdd6 	bl	800b3e4 <adcSetInputChannel>
 8004838:	4629      	mov	r1, r5
 800483a:	2003      	movs	r0, #3
		scope.adcChannel[i] = ANALOG_DEFAULT_INPUTS[i];
 800483c:	f884 5037 	strb.w	r5, [r4, #55]	; 0x37
		adcSetInputChannel(i, ANALOG_DEFAULT_INPUTS[i]);
 8004840:	f006 fdd0 	bl	800b3e4 <adcSetInputChannel>
		result = 0;
	}
	xSemaphoreGiveRecursive(scopeMutex);
 8004844:	6838      	ldr	r0, [r7, #0]
 8004846:	f004 fe91 	bl	800956c <xQueueGiveMutexRecursive>
	uint16_t passMsg = MSG_INVALIDATE;
 800484a:	a902      	add	r1, sp, #8
 800484c:	2332      	movs	r3, #50	; 0x32
 800484e:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(scopeMessageQueue, &passMsg, portMAX_DELAY);
 8004852:	4b07      	ldr	r3, [pc, #28]	; (8004870 <scopeSetDefault+0xb8>)
 8004854:	f04f 32ff 	mov.w	r2, #4294967295
 8004858:	6818      	ldr	r0, [r3, #0]
 800485a:	2300      	movs	r3, #0
 800485c:	f004 fc94 	bl	8009188 <xQueueGenericSend>
}
 8004860:	b003      	add	sp, #12
 8004862:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004864:	20000334 	.word	0x20000334
 8004868:	20005464 	.word	0x20005464
 800486c:	20000378 	.word	0x20000378
 8004870:	20005460 	.word	0x20005460

08004874 <ScopeTask>:
void ScopeTask(void const *argument){
 8004874:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 8004878:	b083      	sub	sp, #12
	uint16_t message = 0xFFFF;
 800487a:	ae02      	add	r6, sp, #8
 800487c:	f64f 73ff 	movw	r3, #65535	; 0xffff
	scopeMessageQueue = xQueueCreate(5, sizeof(message)/sizeof(uint8_t));
 8004880:	2200      	movs	r2, #0
 8004882:	2102      	movs	r1, #2
 8004884:	2005      	movs	r0, #5
	uint16_t message = 0xFFFF;
 8004886:	f826 3d06 	strh.w	r3, [r6, #-6]!
	scopeMessageQueue = xQueueCreate(5, sizeof(message)/sizeof(uint8_t));
 800488a:	f004 fc39 	bl	8009100 <xQueueGenericCreate>
 800488e:	4f78      	ldr	r7, [pc, #480]	; (8004a70 <ScopeTask+0x1fc>)
	scopeMutex = xSemaphoreCreateRecursiveMutex();
 8004890:	4d78      	ldr	r5, [pc, #480]	; (8004a74 <ScopeTask+0x200>)
	scopeMessageQueue = xQueueCreate(5, sizeof(message)/sizeof(uint8_t));
 8004892:	6038      	str	r0, [r7, #0]
	scopeMutex = xSemaphoreCreateRecursiveMutex();
 8004894:	2004      	movs	r0, #4
 8004896:	f004 fe35 	bl	8009504 <xQueueCreateMutex>
 800489a:	4c77      	ldr	r4, [pc, #476]	; (8004a78 <ScopeTask+0x204>)
 800489c:	6028      	str	r0, [r5, #0]
 800489e:	f8df 91e0 	ldr.w	r9, [pc, #480]	; 8004a80 <ScopeTask+0x20c>
 80048a2:	f8df b1e0 	ldr.w	fp, [pc, #480]	; 8004a84 <ScopeTask+0x210>
	scopeSetDefault();
 80048a6:	f7ff ff87 	bl	80047b8 <scopeSetDefault>
		xQueueReceive(scopeMessageQueue, &message, portMAX_DELAY);
 80048aa:	f04f 0800 	mov.w	r8, #0
			scope.state=SCOPE_SAMPLING_WAITING;
 80048ae:	f04f 0a01 	mov.w	sl, #1
 80048b2:	e04a      	b.n	800494a <ScopeTask+0xd6>
		}else if(message == MSG_INVALIDATE){  //Settings has been changed
 80048b4:	2b32      	cmp	r3, #50	; 0x32
 80048b6:	d060      	beq.n	800497a <ScopeTask+0x106>
		}else if (message == MSG_SCOPE_START && scope.state != SCOPE_SAMPLING_WAITING && scope.state != SCOPE_SAMPLING_TRIGGER_WAIT && scope.state != SCOPE_SAMPLING && scope.state != SCOPE_DATA_SENDING){ //Enable sampling
 80048b8:	2b12      	cmp	r3, #18
 80048ba:	f040 8097 	bne.w	80049ec <ScopeTask+0x178>
 80048be:	f894 3020 	ldrb.w	r3, [r4, #32]
 80048c2:	2b01      	cmp	r3, #1
 80048c4:	d03e      	beq.n	8004944 <ScopeTask+0xd0>
 80048c6:	f894 3020 	ldrb.w	r3, [r4, #32]
 80048ca:	2b02      	cmp	r3, #2
 80048cc:	d03a      	beq.n	8004944 <ScopeTask+0xd0>
 80048ce:	f894 3020 	ldrb.w	r3, [r4, #32]
 80048d2:	2b03      	cmp	r3, #3
 80048d4:	d036      	beq.n	8004944 <ScopeTask+0xd0>
 80048d6:	f894 3020 	ldrb.w	r3, [r4, #32]
 80048da:	2b04      	cmp	r3, #4
 80048dc:	d032      	beq.n	8004944 <ScopeTask+0xd0>
	writingIndex = 0;
 80048de:	f8c9 8000 	str.w	r8, [r9]
	uint32_t realfreq=0;
 80048e2:	f8cd 8004 	str.w	r8, [sp, #4]
	ADC_DMA_Stop();
 80048e6:	f006 fbeb 	bl	800b0c0 <ADC_DMA_Stop>
	TIM_Reconfig_scope(scope.settings.samplingFrequency,&realfreq);
 80048ea:	a901      	add	r1, sp, #4
 80048ec:	68a0      	ldr	r0, [r4, #8]
 80048ee:	f009 fd61 	bl	800e3b4 <TIM_Reconfig_scope>
	ADC_set_sampling_time(realfreq);	
 80048f2:	9801      	ldr	r0, [sp, #4]
 80048f4:	f006 fc40 	bl	800b178 <ADC_set_sampling_time>
		if(scope.numOfChannles>i){
 80048f8:	f894 3021 	ldrb.w	r3, [r4, #33]	; 0x21
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	f040 80b1 	bne.w	8004a64 <ScopeTask+0x1f0>
 8004902:	f894 3021 	ldrb.w	r3, [r4, #33]	; 0x21
 8004906:	2b01      	cmp	r3, #1
 8004908:	f200 80a6 	bhi.w	8004a58 <ScopeTask+0x1e4>
 800490c:	f894 3021 	ldrb.w	r3, [r4, #33]	; 0x21
 8004910:	2b02      	cmp	r3, #2
 8004912:	f200 809b 	bhi.w	8004a4c <ScopeTask+0x1d8>
 8004916:	f894 3021 	ldrb.w	r3, [r4, #33]	; 0x21
 800491a:	2b03      	cmp	r3, #3
 800491c:	f200 8090 	bhi.w	8004a40 <ScopeTask+0x1cc>
	scope.settings.realSamplingFreq=realfreq;
 8004920:	9b01      	ldr	r3, [sp, #4]
 8004922:	60e3      	str	r3, [r4, #12]
			scope.state=SCOPE_SAMPLING_WAITING;
 8004924:	f884 a020 	strb.w	sl, [r4, #32]
			samplingEnable();
 8004928:	f006 fd58 	bl	800b3dc <samplingEnable>
			uint16_t passMsg = MSG_SCOPE_SMPL_STARTED;
 800492c:	f04f 0c17 	mov.w	ip, #23
			xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8004930:	2300      	movs	r3, #0
 8004932:	f04f 32ff 	mov.w	r2, #4294967295
 8004936:	a901      	add	r1, sp, #4
 8004938:	f8db 0000 	ldr.w	r0, [fp]
			uint16_t passMsg = MSG_SCOPE_SMPL_STARTED;
 800493c:	f8ad c004 	strh.w	ip, [sp, #4]
			xQueueSendToBack(messageQueue, &passMsg, portMAX_DELAY);
 8004940:	f004 fc22 	bl	8009188 <xQueueGenericSend>
		xSemaphoreGiveRecursive(scopeMutex);
 8004944:	6828      	ldr	r0, [r5, #0]
 8004946:	f004 fe11 	bl	800956c <xQueueGiveMutexRecursive>
		xQueueReceive(scopeMessageQueue, &message, portMAX_DELAY);
 800494a:	2300      	movs	r3, #0
 800494c:	f04f 32ff 	mov.w	r2, #4294967295
 8004950:	4631      	mov	r1, r6
 8004952:	6838      	ldr	r0, [r7, #0]
 8004954:	f004 fec0 	bl	80096d8 <xQueueGenericReceive>
		xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004958:	f04f 31ff 	mov.w	r1, #4294967295
 800495c:	6828      	ldr	r0, [r5, #0]
 800495e:	f005 f843 	bl	80099e8 <xQueueTakeMutexRecursive>
		if(message == MSG_SCOPE_DATA_SENT && scope.state != SCOPE_IDLE){ //Data was sent. Actualisation of scope sxtate and/or rerun
 8004962:	f8bd 3002 	ldrh.w	r3, [sp, #2]
 8004966:	2b14      	cmp	r3, #20
 8004968:	d1a4      	bne.n	80048b4 <ScopeTask+0x40>
 800496a:	f894 3020 	ldrb.w	r3, [r4, #32]
 800496e:	2b00      	cmp	r3, #0
 8004970:	d0e8      	beq.n	8004944 <ScopeTask+0xd0>
			scope.state = SCOPE_WAIT_FOR_RESTART;
 8004972:	2306      	movs	r3, #6
 8004974:	f884 3020 	strb.w	r3, [r4, #32]
 8004978:	e7e4      	b.n	8004944 <ScopeTask+0xd0>
			if(scope.state == SCOPE_DONE || scope.state == SCOPE_IDLE){
 800497a:	f894 3020 	ldrb.w	r3, [r4, #32]
 800497e:	2b05      	cmp	r3, #5
 8004980:	d0e0      	beq.n	8004944 <ScopeTask+0xd0>
 8004982:	f894 3020 	ldrb.w	r3, [r4, #32]
 8004986:	2b00      	cmp	r3, #0
 8004988:	d0dc      	beq.n	8004944 <ScopeTask+0xd0>
				samplingDisable();
 800498a:	f006 fd29 	bl	800b3e0 <samplingDisable>
	writingIndex = 0;
 800498e:	f8c9 8000 	str.w	r8, [r9]
	uint32_t realfreq=0;
 8004992:	f8cd 8004 	str.w	r8, [sp, #4]
	ADC_DMA_Stop();
 8004996:	f006 fb93 	bl	800b0c0 <ADC_DMA_Stop>
	TIM_Reconfig_scope(scope.settings.samplingFrequency,&realfreq);
 800499a:	a901      	add	r1, sp, #4
 800499c:	68a0      	ldr	r0, [r4, #8]
 800499e:	f009 fd09 	bl	800e3b4 <TIM_Reconfig_scope>
	ADC_set_sampling_time(realfreq);	
 80049a2:	9801      	ldr	r0, [sp, #4]
 80049a4:	f006 fbe8 	bl	800b178 <ADC_set_sampling_time>
		if(scope.numOfChannles>i){
 80049a8:	f894 3021 	ldrb.w	r3, [r4, #33]	; 0x21
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d141      	bne.n	8004a34 <ScopeTask+0x1c0>
 80049b0:	f894 3021 	ldrb.w	r3, [r4, #33]	; 0x21
 80049b4:	2b01      	cmp	r3, #1
 80049b6:	d837      	bhi.n	8004a28 <ScopeTask+0x1b4>
 80049b8:	f894 3021 	ldrb.w	r3, [r4, #33]	; 0x21
 80049bc:	2b02      	cmp	r3, #2
 80049be:	d82d      	bhi.n	8004a1c <ScopeTask+0x1a8>
 80049c0:	f894 3021 	ldrb.w	r3, [r4, #33]	; 0x21
 80049c4:	2b03      	cmp	r3, #3
 80049c6:	d823      	bhi.n	8004a10 <ScopeTask+0x19c>
	scope.settings.realSamplingFreq=realfreq;
 80049c8:	9b01      	ldr	r3, [sp, #4]
 80049ca:	60e3      	str	r3, [r4, #12]
				if(scope.state!=SCOPE_WAIT_FOR_RESTART && scope.state!=SCOPE_DATA_SENDING){
 80049cc:	f894 3020 	ldrb.w	r3, [r4, #32]
 80049d0:	2b06      	cmp	r3, #6
 80049d2:	d0b7      	beq.n	8004944 <ScopeTask+0xd0>
 80049d4:	f894 3020 	ldrb.w	r3, [r4, #32]
 80049d8:	2b04      	cmp	r3, #4
 80049da:	d0b3      	beq.n	8004944 <ScopeTask+0xd0>
					samplesTaken=0;
 80049dc:	4b27      	ldr	r3, [pc, #156]	; (8004a7c <ScopeTask+0x208>)
					scope.state=SCOPE_SAMPLING_WAITING;
 80049de:	f884 a020 	strb.w	sl, [r4, #32]
					samplesTaken=0;
 80049e2:	f8c3 8000 	str.w	r8, [r3]
					samplingEnable();
 80049e6:	f006 fcf9 	bl	800b3dc <samplingEnable>
 80049ea:	e7ab      	b.n	8004944 <ScopeTask+0xd0>
		}else if (message == MSG_SCOPE_STOP){//Disable sampling
 80049ec:	2b13      	cmp	r3, #19
 80049ee:	d104      	bne.n	80049fa <ScopeTask+0x186>
			samplingDisable();
 80049f0:	f006 fcf6 	bl	800b3e0 <samplingDisable>
			scope.state = SCOPE_IDLE;
 80049f4:	f884 8020 	strb.w	r8, [r4, #32]
 80049f8:	e7a4      	b.n	8004944 <ScopeTask+0xd0>
		}else if (message == MSG_SCOPE_RESTART && scope.state==SCOPE_WAIT_FOR_RESTART ){ //Rerun sampling
 80049fa:	2b11      	cmp	r3, #17
 80049fc:	d1a2      	bne.n	8004944 <ScopeTask+0xd0>
 80049fe:	f894 3020 	ldrb.w	r3, [r4, #32]
 8004a02:	2b06      	cmp	r3, #6
 8004a04:	d19e      	bne.n	8004944 <ScopeTask+0xd0>
			samplingEnable();
 8004a06:	f006 fce9 	bl	800b3dc <samplingEnable>
			scope.state=SCOPE_SAMPLING_WAITING;
 8004a0a:	f884 a020 	strb.w	sl, [r4, #32]
 8004a0e:	e799      	b.n	8004944 <ScopeTask+0xd0>
			ADC_DMA_Reconfig(i,(uint32_t *)scope.pChanMem[i], scope.oneChanSamples);
 8004a10:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8004a12:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8004a14:	2003      	movs	r0, #3
 8004a16:	f006 fb1f 	bl	800b058 <ADC_DMA_Reconfig>
 8004a1a:	e7d5      	b.n	80049c8 <ScopeTask+0x154>
 8004a1c:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8004a1e:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8004a20:	2002      	movs	r0, #2
 8004a22:	f006 fb19 	bl	800b058 <ADC_DMA_Reconfig>
 8004a26:	e7cb      	b.n	80049c0 <ScopeTask+0x14c>
 8004a28:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8004a2a:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8004a2c:	2001      	movs	r0, #1
 8004a2e:	f006 fb13 	bl	800b058 <ADC_DMA_Reconfig>
 8004a32:	e7c1      	b.n	80049b8 <ScopeTask+0x144>
 8004a34:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8004a36:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8004a38:	2000      	movs	r0, #0
 8004a3a:	f006 fb0d 	bl	800b058 <ADC_DMA_Reconfig>
 8004a3e:	e7b7      	b.n	80049b0 <ScopeTask+0x13c>
 8004a40:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8004a42:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8004a44:	2003      	movs	r0, #3
 8004a46:	f006 fb07 	bl	800b058 <ADC_DMA_Reconfig>
 8004a4a:	e769      	b.n	8004920 <ScopeTask+0xac>
 8004a4c:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8004a4e:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8004a50:	2002      	movs	r0, #2
 8004a52:	f006 fb01 	bl	800b058 <ADC_DMA_Reconfig>
 8004a56:	e75e      	b.n	8004916 <ScopeTask+0xa2>
 8004a58:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8004a5a:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8004a5c:	2001      	movs	r0, #1
 8004a5e:	f006 fafb 	bl	800b058 <ADC_DMA_Reconfig>
 8004a62:	e753      	b.n	800490c <ScopeTask+0x98>
 8004a64:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8004a66:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8004a68:	2000      	movs	r0, #0
 8004a6a:	f006 faf5 	bl	800b058 <ADC_DMA_Reconfig>
 8004a6e:	e748      	b.n	8004902 <ScopeTask+0x8e>
 8004a70:	20005460 	.word	0x20005460
 8004a74:	20000378 	.word	0x20000378
 8004a78:	20000334 	.word	0x20000334
 8004a7c:	20000328 	.word	0x20000328
 8004a80:	20000388 	.word	0x20000388
 8004a84:	200047d4 	.word	0x200047d4

08004a88 <GetNumOfChannels>:
	return scope.numOfChannles;
 8004a88:	4b01      	ldr	r3, [pc, #4]	; (8004a90 <GetNumOfChannels+0x8>)
 8004a8a:	f893 0021 	ldrb.w	r0, [r3, #33]	; 0x21
}
 8004a8e:	4770      	bx	lr
 8004a90:	20000334 	.word	0x20000334

08004a94 <getDataPointer>:
	return scope.pChanMem[chan];
 8004a94:	4b02      	ldr	r3, [pc, #8]	; (8004aa0 <getDataPointer+0xc>)
 8004a96:	3008      	adds	r0, #8
 8004a98:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8004a9c:	6858      	ldr	r0, [r3, #4]
}
 8004a9e:	4770      	bx	lr
 8004aa0:	20000334 	.word	0x20000334

08004aa4 <getOneChanMemSize>:
	return scope.oneChanMemSize;
 8004aa4:	4b01      	ldr	r3, [pc, #4]	; (8004aac <getOneChanMemSize+0x8>)
 8004aa6:	6b98      	ldr	r0, [r3, #56]	; 0x38
}
 8004aa8:	4770      	bx	lr
 8004aaa:	bf00      	nop
 8004aac:	20000334 	.word	0x20000334

08004ab0 <getTriggerIndex>:
	return triggerIndex;
 8004ab0:	4b01      	ldr	r3, [pc, #4]	; (8004ab8 <getTriggerIndex+0x8>)
}
 8004ab2:	6818      	ldr	r0, [r3, #0]
 8004ab4:	4770      	bx	lr
 8004ab6:	bf00      	nop
 8004ab8:	20000380 	.word	0x20000380

08004abc <getSamples>:
	return scope.settings.samplesToSend;
 8004abc:	4b01      	ldr	r3, [pc, #4]	; (8004ac4 <getSamples+0x8>)
 8004abe:	6918      	ldr	r0, [r3, #16]
}
 8004ac0:	4770      	bx	lr
 8004ac2:	bf00      	nop
 8004ac4:	20000334 	.word	0x20000334

08004ac8 <getADCRes>:
	return scope.settings.adcRes;
 8004ac8:	4b01      	ldr	r3, [pc, #4]	; (8004ad0 <getADCRes+0x8>)
 8004aca:	8b58      	ldrh	r0, [r3, #26]
}
 8004acc:	4770      	bx	lr
 8004ace:	bf00      	nop
 8004ad0:	20000334 	.word	0x20000334

08004ad4 <getPretrigger>:
	return scope.settings.pretrigger;
 8004ad4:	4b01      	ldr	r3, [pc, #4]	; (8004adc <getPretrigger+0x8>)
 8004ad6:	8b18      	ldrh	r0, [r3, #24]
}
 8004ad8:	4770      	bx	lr
 8004ada:	bf00      	nop
 8004adc:	20000334 	.word	0x20000334

08004ae0 <getScopeState>:
	return scope.state;
 8004ae0:	4b01      	ldr	r3, [pc, #4]	; (8004ae8 <getScopeState+0x8>)
 8004ae2:	f893 0020 	ldrb.w	r0, [r3, #32]
}
 8004ae6:	4770      	bx	lr
 8004ae8:	20000334 	.word	0x20000334

08004aec <scopeSetTriggerMode>:
void scopeSetTriggerMode(scopeTriggerMode mode){
 8004aec:	b538      	push	{r3, r4, r5, lr}
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004aee:	4c07      	ldr	r4, [pc, #28]	; (8004b0c <scopeSetTriggerMode+0x20>)
void scopeSetTriggerMode(scopeTriggerMode mode){
 8004af0:	4605      	mov	r5, r0
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004af2:	f04f 31ff 	mov.w	r1, #4294967295
 8004af6:	6820      	ldr	r0, [r4, #0]
 8004af8:	f004 ff76 	bl	80099e8 <xQueueTakeMutexRecursive>
	scope.settings.triggerMode = mode;
 8004afc:	4b04      	ldr	r3, [pc, #16]	; (8004b10 <scopeSetTriggerMode+0x24>)
	xSemaphoreGiveRecursive(scopeMutex);
 8004afe:	6820      	ldr	r0, [r4, #0]
	scope.settings.triggerMode = mode;
 8004b00:	755d      	strb	r5, [r3, #21]
}
 8004b02:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	xSemaphoreGiveRecursive(scopeMutex);
 8004b06:	f004 bd31 	b.w	800956c <xQueueGiveMutexRecursive>
 8004b0a:	bf00      	nop
 8004b0c:	20000378 	.word	0x20000378
 8004b10:	20000334 	.word	0x20000334

08004b14 <scopeSetTriggerEdge>:
void scopeSetTriggerEdge(scopeTriggerEdge edge){
 8004b14:	b530      	push	{r4, r5, lr}
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004b16:	4c0d      	ldr	r4, [pc, #52]	; (8004b4c <scopeSetTriggerEdge+0x38>)
void scopeSetTriggerEdge(scopeTriggerEdge edge){
 8004b18:	b083      	sub	sp, #12
 8004b1a:	4605      	mov	r5, r0
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004b1c:	f04f 31ff 	mov.w	r1, #4294967295
 8004b20:	6820      	ldr	r0, [r4, #0]
 8004b22:	f004 ff61 	bl	80099e8 <xQueueTakeMutexRecursive>
	scope.settings.triggerEdge = edge;
 8004b26:	4b0a      	ldr	r3, [pc, #40]	; (8004b50 <scopeSetTriggerEdge+0x3c>)
	xSemaphoreGiveRecursive(scopeMutex);
 8004b28:	6820      	ldr	r0, [r4, #0]
	scope.settings.triggerEdge = edge;
 8004b2a:	751d      	strb	r5, [r3, #20]
	xSemaphoreGiveRecursive(scopeMutex);
 8004b2c:	f004 fd1e 	bl	800956c <xQueueGiveMutexRecursive>
	uint16_t passMsg = MSG_INVALIDATE;
 8004b30:	a902      	add	r1, sp, #8
 8004b32:	2332      	movs	r3, #50	; 0x32
 8004b34:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(scopeMessageQueue, &passMsg, portMAX_DELAY); //cannot change this property on the on the fly (scope must re-init)
 8004b38:	4b06      	ldr	r3, [pc, #24]	; (8004b54 <scopeSetTriggerEdge+0x40>)
 8004b3a:	f04f 32ff 	mov.w	r2, #4294967295
 8004b3e:	6818      	ldr	r0, [r3, #0]
 8004b40:	2300      	movs	r3, #0
 8004b42:	f004 fb21 	bl	8009188 <xQueueGenericSend>
}
 8004b46:	b003      	add	sp, #12
 8004b48:	bd30      	pop	{r4, r5, pc}
 8004b4a:	bf00      	nop
 8004b4c:	20000378 	.word	0x20000378
 8004b50:	20000334 	.word	0x20000334
 8004b54:	20005460 	.word	0x20005460

08004b58 <scopeSetDataDepth>:
uint8_t scopeSetDataDepth(uint16_t res){
 8004b58:	b570      	push	{r4, r5, r6, lr}
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004b5a:	4e25      	ldr	r6, [pc, #148]	; (8004bf0 <scopeSetDataDepth+0x98>)
	scope.settings.adcRes = res;
 8004b5c:	4c25      	ldr	r4, [pc, #148]	; (8004bf4 <scopeSetDataDepth+0x9c>)
uint8_t scopeSetDataDepth(uint16_t res){
 8004b5e:	4605      	mov	r5, r0
 8004b60:	b082      	sub	sp, #8
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004b62:	f04f 31ff 	mov.w	r1, #4294967295
 8004b66:	6830      	ldr	r0, [r6, #0]
 8004b68:	f004 ff3e 	bl	80099e8 <xQueueTakeMutexRecursive>
	scope.settings.adcRes = res;
 8004b6c:	8365      	strh	r5, [r4, #26]
	uint32_t data_len=scope.settings.samplesToSend;
 8004b6e:	6923      	ldr	r3, [r4, #16]
	if(scope.settings.adcRes>8){
 8004b70:	8b62      	ldrh	r2, [r4, #26]
 8004b72:	2a08      	cmp	r2, #8
	data_len=data_len*scope.numOfChannles;
 8004b74:	f894 2021 	ldrb.w	r2, [r4, #33]	; 0x21
		data_len=data_len*2;
 8004b78:	bf88      	it	hi
 8004b7a:	005b      	lslhi	r3, r3, #1
	data_len=data_len*scope.numOfChannles;
 8004b7c:	fb03 f302 	mul.w	r3, r3, r2
	if(data_len<=MAX_SCOPE_BUFF_SIZE){
 8004b80:	f247 5230 	movw	r2, #30000	; 0x7530
 8004b84:	4293      	cmp	r3, r2
 8004b86:	d829      	bhi.n	8004bdc <scopeSetDataDepth+0x84>
		scope.settings.adcLevels=pow(2,scope.settings.adcRes);
 8004b88:	8b60      	ldrh	r0, [r4, #26]
 8004b8a:	f7fb fc73 	bl	8000474 <__aeabi_ui2d>
 8004b8e:	ed9f 0b16 	vldr	d0, [pc, #88]	; 8004be8 <scopeSetDataDepth+0x90>
 8004b92:	ec41 0b11 	vmov	d1, r0, r1
 8004b96:	f00b fd9b 	bl	80106d0 <pow>
 8004b9a:	ec51 0b10 	vmov	r0, r1, d0
 8004b9e:	f7fb ffbb 	bl	8000b18 <__aeabi_d2uiz>
 8004ba2:	b280      	uxth	r0, r0
 8004ba4:	83a0      	strh	r0, [r4, #28]
		if(scope.settings.adcRes>8){
 8004ba6:	8b63      	ldrh	r3, [r4, #26]
 8004ba8:	2b08      	cmp	r3, #8
			scope.oneChanSamples=scope.oneChanMemSize/2;
 8004baa:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004bac:	bf88      	it	hi
 8004bae:	085b      	lsrhi	r3, r3, #1
			scope.oneChanSamples=scope.oneChanMemSize;
 8004bb0:	63e3      	str	r3, [r4, #60]	; 0x3c
		adcSetResolution(res);
 8004bb2:	b2e8      	uxtb	r0, r5
 8004bb4:	f006 fd42 	bl	800b63c <adcSetResolution>
		result=0;
 8004bb8:	2400      	movs	r4, #0
	xSemaphoreGiveRecursive(scopeMutex);
 8004bba:	6830      	ldr	r0, [r6, #0]
 8004bbc:	f004 fcd6 	bl	800956c <xQueueGiveMutexRecursive>
	uint16_t passMsg = MSG_INVALIDATE;
 8004bc0:	a902      	add	r1, sp, #8
 8004bc2:	2332      	movs	r3, #50	; 0x32
 8004bc4:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(scopeMessageQueue, &passMsg, portMAX_DELAY);
 8004bc8:	4b0b      	ldr	r3, [pc, #44]	; (8004bf8 <scopeSetDataDepth+0xa0>)
 8004bca:	f04f 32ff 	mov.w	r2, #4294967295
 8004bce:	6818      	ldr	r0, [r3, #0]
 8004bd0:	2300      	movs	r3, #0
 8004bd2:	f004 fad9 	bl	8009188 <xQueueGenericSend>
}
 8004bd6:	4620      	mov	r0, r4
 8004bd8:	b002      	add	sp, #8
 8004bda:	bd70      	pop	{r4, r5, r6, pc}
 8004bdc:	b2ed      	uxtb	r5, r5
		scope.settings.adcRes = resTmp;
 8004bde:	8365      	strh	r5, [r4, #26]
	uint8_t result=BUFFER_SIZE_ERR;
 8004be0:	243a      	movs	r4, #58	; 0x3a
 8004be2:	e7ea      	b.n	8004bba <scopeSetDataDepth+0x62>
 8004be4:	f3af 8000 	nop.w
 8004be8:	00000000 	.word	0x00000000
 8004bec:	40000000 	.word	0x40000000
 8004bf0:	20000378 	.word	0x20000378
 8004bf4:	20000334 	.word	0x20000334
 8004bf8:	20005460 	.word	0x20005460

08004bfc <scopeSetSamplingFreq>:
uint8_t scopeSetSamplingFreq(uint32_t freq){
 8004bfc:	b530      	push	{r4, r5, lr}
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004bfe:	4c12      	ldr	r4, [pc, #72]	; (8004c48 <scopeSetSamplingFreq+0x4c>)
uint8_t scopeSetSamplingFreq(uint32_t freq){
 8004c00:	4605      	mov	r5, r0
 8004c02:	b083      	sub	sp, #12
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004c04:	f04f 31ff 	mov.w	r1, #4294967295
 8004c08:	6820      	ldr	r0, [r4, #0]
 8004c0a:	f004 feed 	bl	80099e8 <xQueueTakeMutexRecursive>
	if (freq<=MAX_SAMPLING_FREQ_12B){
 8004c0e:	4b0f      	ldr	r3, [pc, #60]	; (8004c4c <scopeSetSamplingFreq+0x50>)
 8004c10:	429d      	cmp	r5, r3
 8004c12:	d812      	bhi.n	8004c3a <scopeSetSamplingFreq+0x3e>
		scope.settings.samplingFrequency = freq;
 8004c14:	4b0e      	ldr	r3, [pc, #56]	; (8004c50 <scopeSetSamplingFreq+0x54>)
 8004c16:	609d      	str	r5, [r3, #8]
	xSemaphoreGiveRecursive(scopeMutex);
 8004c18:	6820      	ldr	r0, [r4, #0]
 8004c1a:	f004 fca7 	bl	800956c <xQueueGiveMutexRecursive>
	uint16_t passMsg = MSG_INVALIDATE;
 8004c1e:	a902      	add	r1, sp, #8
 8004c20:	2332      	movs	r3, #50	; 0x32
 8004c22:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(scopeMessageQueue, &passMsg, portMAX_DELAY);
 8004c26:	4b0b      	ldr	r3, [pc, #44]	; (8004c54 <scopeSetSamplingFreq+0x58>)
 8004c28:	f04f 32ff 	mov.w	r2, #4294967295
 8004c2c:	6818      	ldr	r0, [r3, #0]
 8004c2e:	2300      	movs	r3, #0
 8004c30:	f004 faaa 	bl	8009188 <xQueueGenericSend>
}
 8004c34:	2000      	movs	r0, #0
 8004c36:	b003      	add	sp, #12
 8004c38:	bd30      	pop	{r4, r5, pc}
		scope.settings.samplingFrequency=getMaxScopeSamplingFreq(scope.settings.adcRes);
 8004c3a:	4d05      	ldr	r5, [pc, #20]	; (8004c50 <scopeSetSamplingFreq+0x54>)
 8004c3c:	8b68      	ldrh	r0, [r5, #26]
 8004c3e:	b2c0      	uxtb	r0, r0
 8004c40:	f009 fbca 	bl	800e3d8 <getMaxScopeSamplingFreq>
 8004c44:	60a8      	str	r0, [r5, #8]
 8004c46:	e7e7      	b.n	8004c18 <scopeSetSamplingFreq+0x1c>
 8004c48:	20000378 	.word	0x20000378
 8004c4c:	003d0900 	.word	0x003d0900
 8004c50:	20000334 	.word	0x20000334
 8004c54:	20005460 	.word	0x20005460

08004c58 <scopeSetTrigLevel>:
void scopeSetTrigLevel(uint16_t level){
 8004c58:	b538      	push	{r3, r4, r5, lr}
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004c5a:	4c07      	ldr	r4, [pc, #28]	; (8004c78 <scopeSetTrigLevel+0x20>)
void scopeSetTrigLevel(uint16_t level){
 8004c5c:	4605      	mov	r5, r0
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004c5e:	f04f 31ff 	mov.w	r1, #4294967295
 8004c62:	6820      	ldr	r0, [r4, #0]
 8004c64:	f004 fec0 	bl	80099e8 <xQueueTakeMutexRecursive>
	scope.settings.triggerLevel = level;
 8004c68:	4b04      	ldr	r3, [pc, #16]	; (8004c7c <scopeSetTrigLevel+0x24>)
	xSemaphoreGiveRecursive(scopeMutex);
 8004c6a:	6820      	ldr	r0, [r4, #0]
	scope.settings.triggerLevel = level;
 8004c6c:	82dd      	strh	r5, [r3, #22]
}
 8004c6e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	xSemaphoreGiveRecursive(scopeMutex);
 8004c72:	f004 bc7b 	b.w	800956c <xQueueGiveMutexRecursive>
 8004c76:	bf00      	nop
 8004c78:	20000378 	.word	0x20000378
 8004c7c:	20000334 	.word	0x20000334

08004c80 <scopeSetPretrigger>:
void scopeSetPretrigger(uint16_t pretrig){
 8004c80:	b538      	push	{r3, r4, r5, lr}
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004c82:	4c07      	ldr	r4, [pc, #28]	; (8004ca0 <scopeSetPretrigger+0x20>)
void scopeSetPretrigger(uint16_t pretrig){
 8004c84:	4605      	mov	r5, r0
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004c86:	f04f 31ff 	mov.w	r1, #4294967295
 8004c8a:	6820      	ldr	r0, [r4, #0]
 8004c8c:	f004 feac 	bl	80099e8 <xQueueTakeMutexRecursive>
	scope.settings.pretrigger = pretrig;
 8004c90:	4b04      	ldr	r3, [pc, #16]	; (8004ca4 <scopeSetPretrigger+0x24>)
	xSemaphoreGiveRecursive(scopeMutex);
 8004c92:	6820      	ldr	r0, [r4, #0]
	scope.settings.pretrigger = pretrig;
 8004c94:	831d      	strh	r5, [r3, #24]
}
 8004c96:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	xSemaphoreGiveRecursive(scopeMutex);
 8004c9a:	f004 bc67 	b.w	800956c <xQueueGiveMutexRecursive>
 8004c9e:	bf00      	nop
 8004ca0:	20000378 	.word	0x20000378
 8004ca4:	20000334 	.word	0x20000334

08004ca8 <scopeSetNumOfSamples>:
uint8_t scopeSetNumOfSamples(uint32_t smp){
 8004ca8:	b570      	push	{r4, r5, r6, lr}
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004caa:	4d10      	ldr	r5, [pc, #64]	; (8004cec <scopeSetNumOfSamples+0x44>)
	uint32_t smpTmp=scope.settings.samplesToSend;
 8004cac:	4c10      	ldr	r4, [pc, #64]	; (8004cf0 <scopeSetNumOfSamples+0x48>)
uint8_t scopeSetNumOfSamples(uint32_t smp){
 8004cae:	b082      	sub	sp, #8
 8004cb0:	4606      	mov	r6, r0
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004cb2:	f04f 31ff 	mov.w	r1, #4294967295
 8004cb6:	6828      	ldr	r0, [r5, #0]
	uint32_t smpTmp=scope.settings.samplesToSend;
 8004cb8:	6923      	ldr	r3, [r4, #16]
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004cba:	f004 fe95 	bl	80099e8 <xQueueTakeMutexRecursive>
	if(smp<scope.oneChanSamples){
 8004cbe:	6be3      	ldr	r3, [r4, #60]	; 0x3c
	xSemaphoreGiveRecursive(scopeMutex);
 8004cc0:	6828      	ldr	r0, [r5, #0]
	if(smp<scope.oneChanSamples){
 8004cc2:	42b3      	cmp	r3, r6
		scope.settings.samplesToSend = smp;
 8004cc4:	bf8a      	itet	hi
 8004cc6:	6126      	strhi	r6, [r4, #16]
	uint8_t result=BUFFER_SIZE_ERR;
 8004cc8:	243a      	movls	r4, #58	; 0x3a
		result=0;
 8004cca:	2400      	movhi	r4, #0
	xSemaphoreGiveRecursive(scopeMutex);
 8004ccc:	f004 fc4e 	bl	800956c <xQueueGiveMutexRecursive>
	uint16_t passMsg = MSG_INVALIDATE;
 8004cd0:	a902      	add	r1, sp, #8
 8004cd2:	2332      	movs	r3, #50	; 0x32
 8004cd4:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(scopeMessageQueue, &passMsg, portMAX_DELAY);
 8004cd8:	4b06      	ldr	r3, [pc, #24]	; (8004cf4 <scopeSetNumOfSamples+0x4c>)
 8004cda:	f04f 32ff 	mov.w	r2, #4294967295
 8004cde:	6818      	ldr	r0, [r3, #0]
 8004ce0:	2300      	movs	r3, #0
 8004ce2:	f004 fa51 	bl	8009188 <xQueueGenericSend>
}
 8004ce6:	4620      	mov	r0, r4
 8004ce8:	b002      	add	sp, #8
 8004cea:	bd70      	pop	{r4, r5, r6, pc}
 8004cec:	20000378 	.word	0x20000378
 8004cf0:	20000334 	.word	0x20000334
 8004cf4:	20005460 	.word	0x20005460

08004cf8 <scopeSetNumOfChannels>:
uint8_t scopeSetNumOfChannels(uint8_t chan){
 8004cf8:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint8_t chanTmp=scope.numOfChannles;
 8004cfa:	4c35      	ldr	r4, [pc, #212]	; (8004dd0 <scopeSetNumOfChannels+0xd8>)
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004cfc:	4e35      	ldr	r6, [pc, #212]	; (8004dd4 <scopeSetNumOfChannels+0xdc>)
	uint8_t chanTmp=scope.numOfChannles;
 8004cfe:	f894 3021 	ldrb.w	r3, [r4, #33]	; 0x21
uint8_t scopeSetNumOfChannels(uint8_t chan){
 8004d02:	4605      	mov	r5, r0
 8004d04:	b083      	sub	sp, #12
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004d06:	f04f 31ff 	mov.w	r1, #4294967295
 8004d0a:	6830      	ldr	r0, [r6, #0]
	uint8_t chanTmp=scope.numOfChannles;
 8004d0c:	b2df      	uxtb	r7, r3
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004d0e:	f004 fe6b 	bl	80099e8 <xQueueTakeMutexRecursive>
	if(chan<=MAX_ADC_CHANNELS){
 8004d12:	2d04      	cmp	r5, #4
 8004d14:	d858      	bhi.n	8004dc8 <scopeSetNumOfChannels+0xd0>
		scope.numOfChannles=chan;
 8004d16:	f884 5021 	strb.w	r5, [r4, #33]	; 0x21
	uint32_t data_len=scope.settings.samplesToSend;
 8004d1a:	6923      	ldr	r3, [r4, #16]
	if(scope.settings.adcRes>8){
 8004d1c:	8b62      	ldrh	r2, [r4, #26]
 8004d1e:	2a08      	cmp	r2, #8
	data_len=data_len*scope.numOfChannles;
 8004d20:	f894 2021 	ldrb.w	r2, [r4, #33]	; 0x21
		data_len=data_len*2;
 8004d24:	bf88      	it	hi
 8004d26:	005b      	lslhi	r3, r3, #1
	data_len=data_len*scope.numOfChannles;
 8004d28:	fb03 f202 	mul.w	r2, r3, r2
	if(data_len<=MAX_SCOPE_BUFF_SIZE){
 8004d2c:	f247 5330 	movw	r3, #30000	; 0x7530
 8004d30:	429a      	cmp	r2, r3
 8004d32:	d835      	bhi.n	8004da0 <scopeSetNumOfChannels+0xa8>
			scope.oneChanMemSize=MAX_SCOPE_BUFF_SIZE/chan+SCOPE_BUFFER_MARGIN-(MAX_SCOPE_BUFF_SIZE/chan+SCOPE_BUFFER_MARGIN)%2;
 8004d34:	fb93 f3f5 	sdiv	r3, r3, r5
 8004d38:	3364      	adds	r3, #100	; 0x64
 8004d3a:	f023 0301 	bic.w	r3, r3, #1
 8004d3e:	63a3      	str	r3, [r4, #56]	; 0x38
			if(scope.settings.adcRes>8){
 8004d40:	8b63      	ldrh	r3, [r4, #26]
 8004d42:	2b08      	cmp	r3, #8
				scope.oneChanSamples=scope.oneChanMemSize/2;
 8004d44:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004d46:	bf88      	it	hi
 8004d48:	085b      	lsrhi	r3, r3, #1
 8004d4a:	63e3      	str	r3, [r4, #60]	; 0x3c
			for(uint8_t i=0;i<chan;i++){
 8004d4c:	b335      	cbz	r5, 8004d9c <scopeSetNumOfChannels+0xa4>
				scope.pChanMem[i]=(uint16_t *)(&scopeBuffer[i*scope.oneChanMemSize]+(uint32_t)(&scopeBuffer[i*scope.oneChanMemSize])%2);
 8004d4e:	4a22      	ldr	r2, [pc, #136]	; (8004dd8 <scopeSetNumOfChannels+0xe0>)
 8004d50:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004d52:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004d54:	f002 0301 	and.w	r3, r2, #1
 8004d58:	4413      	add	r3, r2
			for(uint8_t i=0;i<chan;i++){
 8004d5a:	2d01      	cmp	r5, #1
				scope.pChanMem[i]=(uint16_t *)(&scopeBuffer[i*scope.oneChanMemSize]+(uint32_t)(&scopeBuffer[i*scope.oneChanMemSize])%2);
 8004d5c:	6263      	str	r3, [r4, #36]	; 0x24
			for(uint8_t i=0;i<chan;i++){
 8004d5e:	d01d      	beq.n	8004d9c <scopeSetNumOfChannels+0xa4>
				scope.pChanMem[i]=(uint16_t *)(&scopeBuffer[i*scope.oneChanMemSize]+(uint32_t)(&scopeBuffer[i*scope.oneChanMemSize])%2);
 8004d60:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8004d62:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004d64:	4413      	add	r3, r2
 8004d66:	f003 0301 	and.w	r3, r3, #1
 8004d6a:	440b      	add	r3, r1
 8004d6c:	4413      	add	r3, r2
			for(uint8_t i=0;i<chan;i++){
 8004d6e:	2d02      	cmp	r5, #2
				scope.pChanMem[i]=(uint16_t *)(&scopeBuffer[i*scope.oneChanMemSize]+(uint32_t)(&scopeBuffer[i*scope.oneChanMemSize])%2);
 8004d70:	62a3      	str	r3, [r4, #40]	; 0x28
			for(uint8_t i=0;i<chan;i++){
 8004d72:	d013      	beq.n	8004d9c <scopeSetNumOfChannels+0xa4>
				scope.pChanMem[i]=(uint16_t *)(&scopeBuffer[i*scope.oneChanMemSize]+(uint32_t)(&scopeBuffer[i*scope.oneChanMemSize])%2);
 8004d74:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8004d76:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004d78:	f002 0301 	and.w	r3, r2, #1
 8004d7c:	eb03 0341 	add.w	r3, r3, r1, lsl #1
 8004d80:	4413      	add	r3, r2
			for(uint8_t i=0;i<chan;i++){
 8004d82:	2d04      	cmp	r5, #4
				scope.pChanMem[i]=(uint16_t *)(&scopeBuffer[i*scope.oneChanMemSize]+(uint32_t)(&scopeBuffer[i*scope.oneChanMemSize])%2);
 8004d84:	62e3      	str	r3, [r4, #44]	; 0x2c
			for(uint8_t i=0;i<chan;i++){
 8004d86:	d109      	bne.n	8004d9c <scopeSetNumOfChannels+0xa4>
				scope.pChanMem[i]=(uint16_t *)(&scopeBuffer[i*scope.oneChanMemSize]+(uint32_t)(&scopeBuffer[i*scope.oneChanMemSize])%2);
 8004d88:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8004d8a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004d8c:	4413      	add	r3, r2
 8004d8e:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8004d92:	f003 0301 	and.w	r3, r3, #1
 8004d96:	440b      	add	r3, r1
 8004d98:	441a      	add	r2, r3
 8004d9a:	6322      	str	r2, [r4, #48]	; 0x30
			result=0;
 8004d9c:	2400      	movs	r4, #0
 8004d9e:	e002      	b.n	8004da6 <scopeSetNumOfChannels+0xae>
			scope.numOfChannles = chanTmp;
 8004da0:	f884 7021 	strb.w	r7, [r4, #33]	; 0x21
	uint8_t result=BUFFER_SIZE_ERR;
 8004da4:	243a      	movs	r4, #58	; 0x3a
		xSemaphoreGiveRecursive(scopeMutex);
 8004da6:	6830      	ldr	r0, [r6, #0]
 8004da8:	f004 fbe0 	bl	800956c <xQueueGiveMutexRecursive>
		uint16_t passMsg = MSG_INVALIDATE;
 8004dac:	a902      	add	r1, sp, #8
 8004dae:	2332      	movs	r3, #50	; 0x32
 8004db0:	f821 3d02 	strh.w	r3, [r1, #-2]!
		xQueueSendToBack(scopeMessageQueue, &passMsg, portMAX_DELAY);
 8004db4:	4b09      	ldr	r3, [pc, #36]	; (8004ddc <scopeSetNumOfChannels+0xe4>)
 8004db6:	f04f 32ff 	mov.w	r2, #4294967295
 8004dba:	6818      	ldr	r0, [r3, #0]
 8004dbc:	2300      	movs	r3, #0
 8004dbe:	f004 f9e3 	bl	8009188 <xQueueGenericSend>
}
 8004dc2:	4620      	mov	r0, r4
 8004dc4:	b003      	add	sp, #12
 8004dc6:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint8_t result=BUFFER_SIZE_ERR;
 8004dc8:	243a      	movs	r4, #58	; 0x3a
}
 8004dca:	4620      	mov	r0, r4
 8004dcc:	b003      	add	sp, #12
 8004dce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004dd0:	20000334 	.word	0x20000334
 8004dd4:	20000378 	.word	0x20000378
 8004dd8:	20005464 	.word	0x20005464
 8004ddc:	20005460 	.word	0x20005460

08004de0 <scopeSetTrigChannel>:
	if(chan<=MAX_ADC_CHANNELS){
 8004de0:	2804      	cmp	r0, #4
 8004de2:	d81c      	bhi.n	8004e1e <scopeSetTrigChannel+0x3e>
uint8_t scopeSetTrigChannel(uint8_t chan){
 8004de4:	b530      	push	{r4, r5, lr}
		xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004de6:	4d0f      	ldr	r5, [pc, #60]	; (8004e24 <scopeSetTrigChannel+0x44>)
uint8_t scopeSetTrigChannel(uint8_t chan){
 8004de8:	b083      	sub	sp, #12
 8004dea:	4604      	mov	r4, r0
		xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004dec:	f04f 31ff 	mov.w	r1, #4294967295
 8004df0:	6828      	ldr	r0, [r5, #0]
 8004df2:	f004 fdf9 	bl	80099e8 <xQueueTakeMutexRecursive>
		scope.triggerChannel=chan;
 8004df6:	4b0c      	ldr	r3, [pc, #48]	; (8004e28 <scopeSetTrigChannel+0x48>)
		xSemaphoreGiveRecursive(scopeMutex);
 8004df8:	6828      	ldr	r0, [r5, #0]
		scope.triggerChannel=chan;
 8004dfa:	f883 4040 	strb.w	r4, [r3, #64]	; 0x40
		xSemaphoreGiveRecursive(scopeMutex);
 8004dfe:	f004 fbb5 	bl	800956c <xQueueGiveMutexRecursive>
		uint16_t passMsg = MSG_INVALIDATE;
 8004e02:	a902      	add	r1, sp, #8
 8004e04:	2332      	movs	r3, #50	; 0x32
 8004e06:	f821 3d02 	strh.w	r3, [r1, #-2]!
		xQueueSendToBack(scopeMessageQueue, &passMsg, portMAX_DELAY);
 8004e0a:	4b08      	ldr	r3, [pc, #32]	; (8004e2c <scopeSetTrigChannel+0x4c>)
 8004e0c:	f04f 32ff 	mov.w	r2, #4294967295
 8004e10:	6818      	ldr	r0, [r3, #0]
 8004e12:	2300      	movs	r3, #0
 8004e14:	f004 f9b8 	bl	8009188 <xQueueGenericSend>
		result=0;
 8004e18:	2000      	movs	r0, #0
}
 8004e1a:	b003      	add	sp, #12
 8004e1c:	bd30      	pop	{r4, r5, pc}
	uint8_t result=SCOPE_INVALID_TRIGGER_CHANNEL;
 8004e1e:	2038      	movs	r0, #56	; 0x38
}
 8004e20:	4770      	bx	lr
 8004e22:	bf00      	nop
 8004e24:	20000378 	.word	0x20000378
 8004e28:	20000334 	.word	0x20000334
 8004e2c:	20005460 	.word	0x20005460

08004e30 <scopeGetRealSmplFreq>:
	return scope.settings.realSamplingFreq;
 8004e30:	4b01      	ldr	r3, [pc, #4]	; (8004e38 <scopeGetRealSmplFreq+0x8>)
 8004e32:	68d8      	ldr	r0, [r3, #12]
}
 8004e34:	4770      	bx	lr
 8004e36:	bf00      	nop
 8004e38:	20000334 	.word	0x20000334

08004e3c <scopeSetADCInputChannel>:
	if(adc < MAX_ADC_CHANNELS && chann < NUM_OF_ANALOG_INPUTS[adc]){
 8004e3c:	2803      	cmp	r0, #3
 8004e3e:	d826      	bhi.n	8004e8e <scopeSetADCInputChannel+0x52>
 8004e40:	4b14      	ldr	r3, [pc, #80]	; (8004e94 <scopeSetADCInputChannel+0x58>)
 8004e42:	5c1b      	ldrb	r3, [r3, r0]
 8004e44:	428b      	cmp	r3, r1
 8004e46:	d922      	bls.n	8004e8e <scopeSetADCInputChannel+0x52>
uint8_t scopeSetADCInputChannel(uint8_t adc, uint8_t chann){
 8004e48:	b570      	push	{r4, r5, r6, lr}
		xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004e4a:	4e13      	ldr	r6, [pc, #76]	; (8004e98 <scopeSetADCInputChannel+0x5c>)
uint8_t scopeSetADCInputChannel(uint8_t adc, uint8_t chann){
 8004e4c:	b082      	sub	sp, #8
 8004e4e:	460d      	mov	r5, r1
 8004e50:	4604      	mov	r4, r0
		xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004e52:	f04f 31ff 	mov.w	r1, #4294967295
 8004e56:	6830      	ldr	r0, [r6, #0]
 8004e58:	f004 fdc6 	bl	80099e8 <xQueueTakeMutexRecursive>
		scope.adcChannel[adc] = chann;
 8004e5c:	4b0f      	ldr	r3, [pc, #60]	; (8004e9c <scopeSetADCInputChannel+0x60>)
 8004e5e:	4423      	add	r3, r4
		adcSetInputChannel(adc, chann);
 8004e60:	4629      	mov	r1, r5
 8004e62:	4620      	mov	r0, r4
		scope.adcChannel[adc] = chann;
 8004e64:	f883 5034 	strb.w	r5, [r3, #52]	; 0x34
		adcSetInputChannel(adc, chann);
 8004e68:	f006 fabc 	bl	800b3e4 <adcSetInputChannel>
		xSemaphoreGiveRecursive(scopeMutex);
 8004e6c:	6830      	ldr	r0, [r6, #0]
 8004e6e:	f004 fb7d 	bl	800956c <xQueueGiveMutexRecursive>
		uint16_t passMsg = MSG_INVALIDATE;
 8004e72:	a902      	add	r1, sp, #8
 8004e74:	2332      	movs	r3, #50	; 0x32
 8004e76:	f821 3d02 	strh.w	r3, [r1, #-2]!
		xQueueSendToBack(scopeMessageQueue, &passMsg, portMAX_DELAY);
 8004e7a:	4b09      	ldr	r3, [pc, #36]	; (8004ea0 <scopeSetADCInputChannel+0x64>)
 8004e7c:	f04f 32ff 	mov.w	r2, #4294967295
 8004e80:	6818      	ldr	r0, [r3, #0]
 8004e82:	2300      	movs	r3, #0
 8004e84:	f004 f980 	bl	8009188 <xQueueGenericSend>
		result = 0;
 8004e88:	2000      	movs	r0, #0
}
 8004e8a:	b002      	add	sp, #8
 8004e8c:	bd70      	pop	{r4, r5, r6, pc}
	uint8_t result = SCOPE_INVALID_ADC_CHANNEL;
 8004e8e:	203d      	movs	r0, #61	; 0x3d
}
 8004e90:	4770      	bx	lr
 8004e92:	bf00      	nop
 8004e94:	08011b74 	.word	0x08011b74
 8004e98:	20000378 	.word	0x20000378
 8004e9c:	20000334 	.word	0x20000334
 8004ea0:	20005460 	.word	0x20005460

08004ea4 <scopeSetADCInputChannelDefault>:
uint8_t scopeSetADCInputChannelDefault(){
 8004ea4:	b570      	push	{r4, r5, r6, lr}
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004ea6:	4e1a      	ldr	r6, [pc, #104]	; (8004f10 <scopeSetADCInputChannelDefault+0x6c>)
		scope.adcChannel[i] = ANALOG_DEFAULT_INPUTS[i];
 8004ea8:	4c1a      	ldr	r4, [pc, #104]	; (8004f14 <scopeSetADCInputChannelDefault+0x70>)
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004eaa:	6830      	ldr	r0, [r6, #0]
uint8_t scopeSetADCInputChannelDefault(){
 8004eac:	b082      	sub	sp, #8
		scope.adcChannel[i] = ANALOG_DEFAULT_INPUTS[i];
 8004eae:	2502      	movs	r5, #2
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004eb0:	f04f 31ff 	mov.w	r1, #4294967295
 8004eb4:	f004 fd98 	bl	80099e8 <xQueueTakeMutexRecursive>
		adcSetInputChannel(i, ANALOG_DEFAULT_INPUTS[i]);
 8004eb8:	4629      	mov	r1, r5
 8004eba:	2000      	movs	r0, #0
		scope.adcChannel[i] = ANALOG_DEFAULT_INPUTS[i];
 8004ebc:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
		adcSetInputChannel(i, ANALOG_DEFAULT_INPUTS[i]);
 8004ec0:	f006 fa90 	bl	800b3e4 <adcSetInputChannel>
		scope.adcChannel[i] = ANALOG_DEFAULT_INPUTS[i];
 8004ec4:	2304      	movs	r3, #4
		adcSetInputChannel(i, ANALOG_DEFAULT_INPUTS[i]);
 8004ec6:	4619      	mov	r1, r3
 8004ec8:	2001      	movs	r0, #1
		scope.adcChannel[i] = ANALOG_DEFAULT_INPUTS[i];
 8004eca:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
		adcSetInputChannel(i, ANALOG_DEFAULT_INPUTS[i]);
 8004ece:	f006 fa89 	bl	800b3e4 <adcSetInputChannel>
 8004ed2:	4629      	mov	r1, r5
 8004ed4:	4628      	mov	r0, r5
		scope.adcChannel[i] = ANALOG_DEFAULT_INPUTS[i];
 8004ed6:	f884 5036 	strb.w	r5, [r4, #54]	; 0x36
		adcSetInputChannel(i, ANALOG_DEFAULT_INPUTS[i]);
 8004eda:	f006 fa83 	bl	800b3e4 <adcSetInputChannel>
		scope.adcChannel[i] = ANALOG_DEFAULT_INPUTS[i];
 8004ede:	2301      	movs	r3, #1
		adcSetInputChannel(i, ANALOG_DEFAULT_INPUTS[i]);
 8004ee0:	4619      	mov	r1, r3
 8004ee2:	2003      	movs	r0, #3
		scope.adcChannel[i] = ANALOG_DEFAULT_INPUTS[i];
 8004ee4:	f884 3037 	strb.w	r3, [r4, #55]	; 0x37
		adcSetInputChannel(i, ANALOG_DEFAULT_INPUTS[i]);
 8004ee8:	f006 fa7c 	bl	800b3e4 <adcSetInputChannel>
	xSemaphoreGiveRecursive(scopeMutex);
 8004eec:	6830      	ldr	r0, [r6, #0]
 8004eee:	f004 fb3d 	bl	800956c <xQueueGiveMutexRecursive>
	uint16_t passMsg = MSG_INVALIDATE;
 8004ef2:	a902      	add	r1, sp, #8
 8004ef4:	2332      	movs	r3, #50	; 0x32
 8004ef6:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(scopeMessageQueue, &passMsg, portMAX_DELAY);
 8004efa:	4b07      	ldr	r3, [pc, #28]	; (8004f18 <scopeSetADCInputChannelDefault+0x74>)
 8004efc:	f04f 32ff 	mov.w	r2, #4294967295
 8004f00:	6818      	ldr	r0, [r3, #0]
 8004f02:	2300      	movs	r3, #0
 8004f04:	f004 f940 	bl	8009188 <xQueueGenericSend>
	return result;
}
 8004f08:	2000      	movs	r0, #0
 8004f0a:	b002      	add	sp, #8
 8004f0c:	bd70      	pop	{r4, r5, r6, pc}
 8004f0e:	bf00      	nop
 8004f10:	20000378 	.word	0x20000378
 8004f14:	20000334 	.word	0x20000334
 8004f18:	20005460 	.word	0x20005460

08004f1c <scopeSetADCInputChannelVref>:
/**
 * @brief  Set all ADC channels to sense intenral Vref value
 * @param  None
 * @retval success=0/error
 */
uint8_t scopeSetADCInputChannelVref(){
 8004f1c:	b570      	push	{r4, r5, r6, lr}
	uint8_t result = SCOPE_INVALID_ADC_CHANNEL;
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004f1e:	4e1a      	ldr	r6, [pc, #104]	; (8004f88 <scopeSetADCInputChannelVref+0x6c>)
	for(uint8_t i = 0;i<MAX_ADC_CHANNELS;i++){
		scope.adcChannel[i] = ANALOG_VREF_INPUTS[i];
 8004f20:	4c1a      	ldr	r4, [pc, #104]	; (8004f8c <scopeSetADCInputChannelVref+0x70>)
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004f22:	6830      	ldr	r0, [r6, #0]
uint8_t scopeSetADCInputChannelVref(){
 8004f24:	b082      	sub	sp, #8
	xSemaphoreTakeRecursive(scopeMutex, portMAX_DELAY);
 8004f26:	f04f 31ff 	mov.w	r1, #4294967295
 8004f2a:	f004 fd5d 	bl	80099e8 <xQueueTakeMutexRecursive>
		scope.adcChannel[i] = ANALOG_VREF_INPUTS[i];
 8004f2e:	2308      	movs	r3, #8
		adcSetInputChannel(i, ANALOG_VREF_INPUTS[i]);
 8004f30:	4619      	mov	r1, r3
 8004f32:	2000      	movs	r0, #0
		scope.adcChannel[i] = ANALOG_VREF_INPUTS[i];
 8004f34:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
		adcSetInputChannel(i, ANALOG_VREF_INPUTS[i]);
 8004f38:	f006 fa54 	bl	800b3e4 <adcSetInputChannel>
		scope.adcChannel[i] = ANALOG_VREF_INPUTS[i];
 8004f3c:	2309      	movs	r3, #9
		adcSetInputChannel(i, ANALOG_VREF_INPUTS[i]);
 8004f3e:	4619      	mov	r1, r3
		scope.adcChannel[i] = ANALOG_VREF_INPUTS[i];
 8004f40:	2503      	movs	r5, #3
		adcSetInputChannel(i, ANALOG_VREF_INPUTS[i]);
 8004f42:	2001      	movs	r0, #1
		scope.adcChannel[i] = ANALOG_VREF_INPUTS[i];
 8004f44:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
		adcSetInputChannel(i, ANALOG_VREF_INPUTS[i]);
 8004f48:	f006 fa4c 	bl	800b3e4 <adcSetInputChannel>
 8004f4c:	4629      	mov	r1, r5
 8004f4e:	2002      	movs	r0, #2
		scope.adcChannel[i] = ANALOG_VREF_INPUTS[i];
 8004f50:	f884 5036 	strb.w	r5, [r4, #54]	; 0x36
		adcSetInputChannel(i, ANALOG_VREF_INPUTS[i]);
 8004f54:	f006 fa46 	bl	800b3e4 <adcSetInputChannel>
 8004f58:	4629      	mov	r1, r5
 8004f5a:	4628      	mov	r0, r5
		scope.adcChannel[i] = ANALOG_VREF_INPUTS[i];
 8004f5c:	f884 5037 	strb.w	r5, [r4, #55]	; 0x37
		adcSetInputChannel(i, ANALOG_VREF_INPUTS[i]);
 8004f60:	f006 fa40 	bl	800b3e4 <adcSetInputChannel>
		result = 0;
	}
	xSemaphoreGiveRecursive(scopeMutex);
 8004f64:	6830      	ldr	r0, [r6, #0]
 8004f66:	f004 fb01 	bl	800956c <xQueueGiveMutexRecursive>
	uint16_t passMsg = MSG_INVALIDATE;
 8004f6a:	a902      	add	r1, sp, #8
 8004f6c:	2332      	movs	r3, #50	; 0x32
 8004f6e:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(scopeMessageQueue, &passMsg, portMAX_DELAY);
 8004f72:	4b07      	ldr	r3, [pc, #28]	; (8004f90 <scopeSetADCInputChannelVref+0x74>)
 8004f74:	f04f 32ff 	mov.w	r2, #4294967295
 8004f78:	6818      	ldr	r0, [r3, #0]
 8004f7a:	2300      	movs	r3, #0
 8004f7c:	f004 f904 	bl	8009188 <xQueueGenericSend>
	return result;
}
 8004f80:	2000      	movs	r0, #0
 8004f82:	b002      	add	sp, #8
 8004f84:	bd70      	pop	{r4, r5, r6, pc}
 8004f86:	bf00      	nop
 8004f88:	20000378 	.word	0x20000378
 8004f8c:	20000334 	.word	0x20000334
 8004f90:	20005460 	.word	0x20005460

08004f94 <scopeGetRanges>:
	}else{
		*len=sizeof(RANGES);
		return RANGES;
	}
#else
	*len=sizeof(RANGES);
 8004f94:	2310      	movs	r3, #16
 8004f96:	7003      	strb	r3, [r0, #0]
	return RANGES;	
#endif


}
 8004f98:	4800      	ldr	r0, [pc, #0]	; (8004f9c <scopeGetRanges+0x8>)
 8004f9a:	4770      	bx	lr
 8004f9c:	08011b78 	.word	0x08011b78

08004fa0 <scopeRestart>:
/**
 * @brief  Restart scope sampling
 * @param  None
 * @retval None
 */
void scopeRestart(void){
 8004fa0:	b500      	push	{lr}
 8004fa2:	b083      	sub	sp, #12
	uint16_t passMsg = MSG_SCOPE_RESTART;
 8004fa4:	a902      	add	r1, sp, #8
 8004fa6:	2311      	movs	r3, #17
 8004fa8:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(scopeMessageQueue, &passMsg, portMAX_DELAY);
 8004fac:	4b04      	ldr	r3, [pc, #16]	; (8004fc0 <scopeRestart+0x20>)
 8004fae:	f04f 32ff 	mov.w	r2, #4294967295
 8004fb2:	6818      	ldr	r0, [r3, #0]
 8004fb4:	2300      	movs	r3, #0
 8004fb6:	f004 f8e7 	bl	8009188 <xQueueGenericSend>
}
 8004fba:	b003      	add	sp, #12
 8004fbc:	f85d fb04 	ldr.w	pc, [sp], #4
 8004fc0:	20005460 	.word	0x20005460

08004fc4 <scopeStart>:
/**
 * @brief  Start scope sampling
 * @param  None
 * @retval None
 */
void scopeStart(void){
 8004fc4:	b500      	push	{lr}
 8004fc6:	b083      	sub	sp, #12
	uint16_t passMsg = MSG_SCOPE_START;
 8004fc8:	a902      	add	r1, sp, #8
 8004fca:	2312      	movs	r3, #18
 8004fcc:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(scopeMessageQueue, &passMsg, portMAX_DELAY);
 8004fd0:	4b04      	ldr	r3, [pc, #16]	; (8004fe4 <scopeStart+0x20>)
 8004fd2:	f04f 32ff 	mov.w	r2, #4294967295
 8004fd6:	6818      	ldr	r0, [r3, #0]
 8004fd8:	2300      	movs	r3, #0
 8004fda:	f004 f8d5 	bl	8009188 <xQueueGenericSend>
}
 8004fde:	b003      	add	sp, #12
 8004fe0:	f85d fb04 	ldr.w	pc, [sp], #4
 8004fe4:	20005460 	.word	0x20005460

08004fe8 <scopeStop>:
/**
 * @brief  Stop scope sampling
 * @param  None
 * @retval None
 */
void scopeStop(void){
 8004fe8:	b500      	push	{lr}
 8004fea:	b083      	sub	sp, #12
	uint16_t passMsg = MSG_SCOPE_STOP;
 8004fec:	a902      	add	r1, sp, #8
 8004fee:	2313      	movs	r3, #19
 8004ff0:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(scopeMessageQueue, &passMsg, portMAX_DELAY);
 8004ff4:	4b04      	ldr	r3, [pc, #16]	; (8005008 <scopeStop+0x20>)
 8004ff6:	f04f 32ff 	mov.w	r2, #4294967295
 8004ffa:	6818      	ldr	r0, [r3, #0]
 8004ffc:	2300      	movs	r3, #0
 8004ffe:	f004 f8c3 	bl	8009188 <xQueueGenericSend>
}
 8005002:	b003      	add	sp, #12
 8005004:	f85d fb04 	ldr.w	pc, [sp], #4
 8005008:	20005460 	.word	0x20005460

0800500c <SyncPwmTask>:
 * task is getting messages from other tasks and takes care about counter functions
 * @param  Task handler, parameters pointer
 * @retval None
 */
void SyncPwmTask(void const *argument)
{
 800500c:	b580      	push	{r7, lr}
 800500e:	b082      	sub	sp, #8
	uint16_t message = 0xFFFF;
 8005010:	f64f 73ff 	movw	r3, #65535	; 0xffff
	syncPwmMessageQueue = xQueueCreate(5, sizeof(message)/sizeof(uint8_t));
 8005014:	2200      	movs	r2, #0
 8005016:	2102      	movs	r1, #2
 8005018:	2005      	movs	r0, #5
	uint16_t message = 0xFFFF;
 800501a:	f8ad 3006 	strh.w	r3, [sp, #6]
	syncPwmMessageQueue = xQueueCreate(5, sizeof(message)/sizeof(uint8_t));
 800501e:	f004 f86f 	bl	8009100 <xQueueGenericCreate>
 8005022:	4d23      	ldr	r5, [pc, #140]	; (80050b0 <SyncPwmTask+0xa4>)
	syncPwmMutex = xSemaphoreCreateRecursiveMutex();	
 8005024:	4c23      	ldr	r4, [pc, #140]	; (80050b4 <SyncPwmTask+0xa8>)
	syncPwmMessageQueue = xQueueCreate(5, sizeof(message)/sizeof(uint8_t));
 8005026:	6028      	str	r0, [r5, #0]
	syncPwmMutex = xSemaphoreCreateRecursiveMutex();	
 8005028:	2004      	movs	r0, #4
 800502a:	f004 fa6b 	bl	8009504 <xQueueCreateMutex>

	if(syncPwmMessageQueue == 0){
 800502e:	682b      	ldr	r3, [r5, #0]
	syncPwmMutex = xSemaphoreCreateRecursiveMutex();	
 8005030:	6020      	str	r0, [r4, #0]
	if(syncPwmMessageQueue == 0){
 8005032:	b363      	cbz	r3, 800508e <SyncPwmTask+0x82>
}

void syncPwmSetDefault(void)
{
	/* Four channels to generate by default. */
	syncPwm.chan1 = CHAN_ENABLE;
 8005034:	4a20      	ldr	r2, [pc, #128]	; (80050b8 <SyncPwmTask+0xac>)
 8005036:	2101      	movs	r1, #1
	syncPwm.chan2 = CHAN_ENABLE;
	syncPwm.chan3 = CHAN_ENABLE;
	syncPwm.chan4 = CHAN_ENABLE;

	/* Default 4 channels equidistant 90� and 25% duty cycle settings. */
	syncPwm.dataEdgeChan1[0] = 3600;
 8005038:	f44f 6661 	mov.w	r6, #3600	; 0xe10
	syncPwm.dataEdgeChan1[1] = 0;
	syncPwm.dataEdgeChan2[0] = 7200;
 800503c:	f44f 50e1 	mov.w	r0, #7200	; 0x1c20
	syncPwm.dataEdgeChan1[1] = 0;
 8005040:	2700      	movs	r7, #0
	syncPwm.chan1 = CHAN_ENABLE;
 8005042:	7551      	strb	r1, [r2, #21]
	syncPwm.chan2 = CHAN_ENABLE;
 8005044:	7591      	strb	r1, [r2, #22]
	syncPwm.chan3 = CHAN_ENABLE;
 8005046:	75d1      	strb	r1, [r2, #23]
	syncPwm.chan4 = CHAN_ENABLE;
 8005048:	7611      	strb	r1, [r2, #24]
	syncPwm.dataEdgeChan1[0] = 3600;
 800504a:	8016      	strh	r6, [r2, #0]
	syncPwm.dataEdgeChan2[1] = 3600;			
	syncPwm.dataEdgeChan3[0] = 10400;
 800504c:	f642 01a0 	movw	r1, #10400	; 0x28a0
	syncPwm.dataEdgeChan1[1] = 0;
 8005050:	8057      	strh	r7, [r2, #2]
	syncPwm.dataEdgeChan2[0] = 7200;
 8005052:	8090      	strh	r0, [r2, #4]
	syncPwm.dataEdgeChan2[1] = 3600;			
 8005054:	80d6      	strh	r6, [r2, #6]
	syncPwm.dataEdgeChan3[1] = 7200;			
	syncPwm.dataEdgeChan4[0] = 14000;
 8005056:	f243 66b0 	movw	r6, #14000	; 0x36b0
	syncPwm.dataEdgeChan3[0] = 10400;
 800505a:	8111      	strh	r1, [r2, #8]
	syncPwm.dataEdgeChan3[1] = 7200;			
 800505c:	8150      	strh	r0, [r2, #10]
	syncPwm.dataEdgeChan4[0] = 14000;
 800505e:	8196      	strh	r6, [r2, #12]
	syncPwm.dataEdgeChan4[1] = 10400;		
 8005060:	81d1      	strh	r1, [r2, #14]
		xQueueReceive(syncPwmMessageQueue, &message, portMAX_DELAY);
 8005062:	4618      	mov	r0, r3
 8005064:	f04f 32ff 	mov.w	r2, #4294967295
 8005068:	2300      	movs	r3, #0
 800506a:	f10d 0106 	add.w	r1, sp, #6
 800506e:	f004 fb33 	bl	80096d8 <xQueueGenericReceive>
		xSemaphoreTakeRecursive(syncPwmMutex, portMAX_DELAY);
 8005072:	f04f 31ff 	mov.w	r1, #4294967295
 8005076:	6820      	ldr	r0, [r4, #0]
 8005078:	f004 fcb6 	bl	80099e8 <xQueueTakeMutexRecursive>
		switch(message){
 800507c:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8005080:	3b2c      	subs	r3, #44	; 0x2c
 8005082:	2b03      	cmp	r3, #3
 8005084:	d806      	bhi.n	8005094 <SyncPwmTask+0x88>
 8005086:	e8df f003 	tbb	[pc, r3]
 800508a:	100d      	.short	0x100d
 800508c:	030a      	.short	0x030a
 800508e:	e7fe      	b.n	800508e <SyncPwmTask+0x82>
	TIM_SYNC_PWM_Stop();
 8005090:	f009 fbae 	bl	800e7f0 <TIM_SYNC_PWM_Stop>
		xSemaphoreGiveRecursive(syncPwmMutex);
 8005094:	6820      	ldr	r0, [r4, #0]
 8005096:	f004 fa69 	bl	800956c <xQueueGiveMutexRecursive>
 800509a:	682b      	ldr	r3, [r5, #0]
		xQueueReceive(syncPwmMessageQueue, &message, portMAX_DELAY);
 800509c:	e7e1      	b.n	8005062 <SyncPwmTask+0x56>
	TIM_SYNC_PWM_Start();
 800509e:	f009 fb19 	bl	800e6d4 <TIM_SYNC_PWM_Start>
 80050a2:	e7f7      	b.n	8005094 <SyncPwmTask+0x88>
	TIM_SYNC_PWM_Init();
 80050a4:	f009 fad8 	bl	800e658 <TIM_SYNC_PWM_Init>
 80050a8:	e7f4      	b.n	8005094 <SyncPwmTask+0x88>
	TIM_SYNC_PWM_Deinit();
 80050aa:	f009 fad7 	bl	800e65c <TIM_SYNC_PWM_Deinit>
 80050ae:	e7f1      	b.n	8005094 <SyncPwmTask+0x88>
 80050b0:	2000cb40 	.word	0x2000cb40
 80050b4:	2000cb44 	.word	0x2000cb44
 80050b8:	2000cb24 	.word	0x2000cb24

080050bc <syncPwmSendInit>:
void syncPwmSendInit(void){
 80050bc:	b500      	push	{lr}
 80050be:	b083      	sub	sp, #12
	uint16_t passMsg = MSG_SYNCPWM_INIT;
 80050c0:	a902      	add	r1, sp, #8
 80050c2:	232c      	movs	r3, #44	; 0x2c
 80050c4:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(syncPwmMessageQueue, &passMsg, portMAX_DELAY);
 80050c8:	4b04      	ldr	r3, [pc, #16]	; (80050dc <syncPwmSendInit+0x20>)
 80050ca:	f04f 32ff 	mov.w	r2, #4294967295
 80050ce:	6818      	ldr	r0, [r3, #0]
 80050d0:	2300      	movs	r3, #0
 80050d2:	f004 f859 	bl	8009188 <xQueueGenericSend>
}
 80050d6:	b003      	add	sp, #12
 80050d8:	f85d fb04 	ldr.w	pc, [sp], #4
 80050dc:	2000cb40 	.word	0x2000cb40

080050e0 <syncPwmSendDeinit>:
void syncPwmSendDeinit(void){
 80050e0:	b500      	push	{lr}
 80050e2:	b083      	sub	sp, #12
	uint16_t passMsg = MSG_SYNCPWM_DEINIT;
 80050e4:	a902      	add	r1, sp, #8
 80050e6:	232d      	movs	r3, #45	; 0x2d
 80050e8:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(syncPwmMessageQueue, &passMsg, portMAX_DELAY);
 80050ec:	4b04      	ldr	r3, [pc, #16]	; (8005100 <syncPwmSendDeinit+0x20>)
 80050ee:	f04f 32ff 	mov.w	r2, #4294967295
 80050f2:	6818      	ldr	r0, [r3, #0]
 80050f4:	2300      	movs	r3, #0
 80050f6:	f004 f847 	bl	8009188 <xQueueGenericSend>
}
 80050fa:	b003      	add	sp, #12
 80050fc:	f85d fb04 	ldr.w	pc, [sp], #4
 8005100:	2000cb40 	.word	0x2000cb40

08005104 <syncPwmSendStart>:
void syncPwmSendStart(void){
 8005104:	b500      	push	{lr}
 8005106:	b083      	sub	sp, #12
	uint16_t passMsg = MSG_SYNCPWM_START;
 8005108:	a902      	add	r1, sp, #8
 800510a:	232e      	movs	r3, #46	; 0x2e
 800510c:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(syncPwmMessageQueue, &passMsg, portMAX_DELAY);
 8005110:	4b04      	ldr	r3, [pc, #16]	; (8005124 <syncPwmSendStart+0x20>)
 8005112:	f04f 32ff 	mov.w	r2, #4294967295
 8005116:	6818      	ldr	r0, [r3, #0]
 8005118:	2300      	movs	r3, #0
 800511a:	f004 f835 	bl	8009188 <xQueueGenericSend>
}
 800511e:	b003      	add	sp, #12
 8005120:	f85d fb04 	ldr.w	pc, [sp], #4
 8005124:	2000cb40 	.word	0x2000cb40

08005128 <syncPwmSendStop>:
void syncPwmSendStop(void){
 8005128:	b500      	push	{lr}
 800512a:	b083      	sub	sp, #12
	uint16_t passMsg = MSG_SYNCPWM_STOP;
 800512c:	a902      	add	r1, sp, #8
 800512e:	232f      	movs	r3, #47	; 0x2f
 8005130:	f821 3d02 	strh.w	r3, [r1, #-2]!
	xQueueSendToBack(syncPwmMessageQueue, &passMsg, portMAX_DELAY);
 8005134:	4b04      	ldr	r3, [pc, #16]	; (8005148 <syncPwmSendStop+0x20>)
 8005136:	f04f 32ff 	mov.w	r2, #4294967295
 800513a:	6818      	ldr	r0, [r3, #0]
 800513c:	2300      	movs	r3, #0
 800513e:	f004 f823 	bl	8009188 <xQueueGenericSend>
}
 8005142:	b003      	add	sp, #12
 8005144:	f85d fb04 	ldr.w	pc, [sp], #4
 8005148:	2000cb40 	.word	0x2000cb40

0800514c <syncPwmChannelNumber>:
	syncPwm.channelToConfig = (syncPwmChannelTypeDef)chanNum;
 800514c:	4b01      	ldr	r3, [pc, #4]	; (8005154 <syncPwmChannelNumber+0x8>)
 800514e:	7518      	strb	r0, [r3, #20]
}
 8005150:	4770      	bx	lr
 8005152:	bf00      	nop
 8005154:	2000cb24 	.word	0x2000cb24

08005158 <syncPwmChannelConfig>:
	TIM_SYNC_PWM_DMA_ChanConfig(ccr1st, ccr2nd);
 8005158:	b280      	uxth	r0, r0
 800515a:	f009 bbed 	b.w	800e938 <TIM_SYNC_PWM_DMA_ChanConfig>
 800515e:	bf00      	nop

08005160 <syncPwmFreqReconfig>:
	TIM_ARR_PSC_Reconfig(arrPsc);
 8005160:	f009 bc1e 	b.w	800e9a0 <TIM_ARR_PSC_Reconfig>

08005164 <syncPwmSetChannelState>:
	TIM_SYNC_PWM_ChannelState(channel, state);
 8005164:	f009 ba8c 	b.w	800e680 <TIM_SYNC_PWM_ChannelState>

08005168 <syncPwmSetStepMode>:
	TIM_SYNC_PWM_StepMode_Enable();
 8005168:	f009 bbfe 	b.w	800e968 <TIM_SYNC_PWM_StepMode_Enable>

0800516c <syncPwmResetStepMode>:
	TIM_SYNC_PWM_StepMode_Disable();
 800516c:	f009 bc0a 	b.w	800e984 <TIM_SYNC_PWM_StepMode_Disable>

08005170 <HAL_InitTick>:
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock / 1000U);
 8005170:	4b08      	ldr	r3, [pc, #32]	; (8005194 <HAL_InitTick+0x24>)
 8005172:	4a09      	ldr	r2, [pc, #36]	; (8005198 <HAL_InitTick+0x28>)
 8005174:	681b      	ldr	r3, [r3, #0]
{
 8005176:	b510      	push	{r4, lr}
  HAL_SYSTICK_Config(SystemCoreClock / 1000U);
 8005178:	fba2 2303 	umull	r2, r3, r2, r3
{
 800517c:	4604      	mov	r4, r0
  HAL_SYSTICK_Config(SystemCoreClock / 1000U);
 800517e:	0998      	lsrs	r0, r3, #6
 8005180:	f000 ff70 	bl	8006064 <HAL_SYSTICK_Config>
 
  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 8005184:	4621      	mov	r1, r4
 8005186:	2200      	movs	r2, #0
 8005188:	f04f 30ff 	mov.w	r0, #4294967295
 800518c:	f000 ff1a 	bl	8005fc4 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
}
 8005190:	2000      	movs	r0, #0
 8005192:	bd10      	pop	{r4, pc}
 8005194:	20000004 	.word	0x20000004
 8005198:	10624dd3 	.word	0x10624dd3

0800519c <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800519c:	4a07      	ldr	r2, [pc, #28]	; (80051bc <HAL_Init+0x20>)
{
 800519e:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80051a0:	6813      	ldr	r3, [r2, #0]
 80051a2:	f043 0310 	orr.w	r3, r3, #16
 80051a6:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80051a8:	2003      	movs	r0, #3
 80051aa:	f000 fef9 	bl	8005fa0 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80051ae:	200f      	movs	r0, #15
 80051b0:	f7ff ffde 	bl	8005170 <HAL_InitTick>
  HAL_MspInit();
 80051b4:	f006 fe72 	bl	800be9c <HAL_MspInit>
}
 80051b8:	2000      	movs	r0, #0
 80051ba:	bd08      	pop	{r3, pc}
 80051bc:	40022000 	.word	0x40022000

080051c0 <HAL_GetTick>:
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;  
 80051c0:	4b01      	ldr	r3, [pc, #4]	; (80051c8 <HAL_GetTick+0x8>)
 80051c2:	6818      	ldr	r0, [r3, #0]
}
 80051c4:	4770      	bx	lr
 80051c6:	bf00      	nop
 80051c8:	2000cb48 	.word	0x2000cb48

080051cc <HAL_GetHalVersion>:
  * @retval version : 0xXYZR (8bits for each decimal, R for RC)
  */
uint32_t HAL_GetHalVersion(void)
{
 return __STM32F3xx_HAL_VERSION;
}
 80051cc:	f04f 7082 	mov.w	r0, #17039360	; 0x1040000
 80051d0:	4770      	bx	lr
 80051d2:	bf00      	nop

080051d4 <HAL_ADC_MspDeInit>:
 80051d4:	4770      	bx	lr
 80051d6:	bf00      	nop

080051d8 <HAL_ADC_ConvCpltCallback>:
 80051d8:	4770      	bx	lr
 80051da:	bf00      	nop

080051dc <HAL_ADC_ConvHalfCpltCallback>:
 80051dc:	4770      	bx	lr
 80051de:	bf00      	nop

080051e0 <HAL_ADC_ErrorCallback>:
 80051e0:	4770      	bx	lr
 80051e2:	bf00      	nop

080051e4 <ADC_DMAError>:
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80051e4:	6a40      	ldr	r0, [r0, #36]	; 0x24
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80051e6:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80051e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80051ec:	6443      	str	r3, [r0, #68]	; 0x44
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80051ee:	6c83      	ldr	r3, [r0, #72]	; 0x48
 80051f0:	f043 0304 	orr.w	r3, r3, #4
 80051f4:	6483      	str	r3, [r0, #72]	; 0x48
  
  /* Error callback */
  HAL_ADC_ErrorCallback(hadc); 
 80051f6:	f7ff bff3 	b.w	80051e0 <HAL_ADC_ErrorCallback>
 80051fa:	bf00      	nop

080051fc <ADC_DMAHalfConvCplt>:
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 80051fc:	6a40      	ldr	r0, [r0, #36]	; 0x24
 80051fe:	f7ff bfed 	b.w	80051dc <HAL_ADC_ConvHalfCpltCallback>
 8005202:	bf00      	nop

08005204 <ADC_DMAConvCplt>:
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005204:	6a43      	ldr	r3, [r0, #36]	; 0x24
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8005206:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005208:	f012 0f50 	tst.w	r2, #80	; 0x50
 800520c:	d002      	beq.n	8005214 <ADC_DMAConvCplt+0x10>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 800520e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005210:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005212:	4718      	bx	r3
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005214:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8005216:	6819      	ldr	r1, [r3, #0]
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005218:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800521c:	645a      	str	r2, [r3, #68]	; 0x44
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800521e:	68ca      	ldr	r2, [r1, #12]
 8005220:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 8005224:	d10c      	bne.n	8005240 <ADC_DMAConvCplt+0x3c>
 8005226:	69da      	ldr	r2, [r3, #28]
 8005228:	b952      	cbnz	r2, 8005240 <ADC_DMAConvCplt+0x3c>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800522a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800522c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005230:	645a      	str	r2, [r3, #68]	; 0x44
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005232:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005234:	04d2      	lsls	r2, r2, #19
 8005236:	d403      	bmi.n	8005240 <ADC_DMAConvCplt+0x3c>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005238:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800523a:	f042 0201 	orr.w	r2, r2, #1
 800523e:	645a      	str	r2, [r3, #68]	; 0x44
    HAL_ADC_ConvCpltCallback(hadc); 
 8005240:	4618      	mov	r0, r3
 8005242:	f7ff bfc9 	b.w	80051d8 <HAL_ADC_ConvCpltCallback>
 8005246:	bf00      	nop

08005248 <HAL_ADC_Init>:
{
 8005248:	b570      	push	{r4, r5, r6, lr}
 800524a:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0U;
 800524c:	2300      	movs	r3, #0
 800524e:	9301      	str	r3, [sp, #4]
  if(hadc == NULL)
 8005250:	2800      	cmp	r0, #0
 8005252:	f000 809b 	beq.w	800538c <HAL_ADC_Init+0x144>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8005256:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8005258:	f013 0310 	ands.w	r3, r3, #16
 800525c:	4604      	mov	r4, r0
 800525e:	d118      	bne.n	8005292 <HAL_ADC_Init+0x4a>
    if (hadc->State == HAL_ADC_STATE_RESET)
 8005260:	6c45      	ldr	r5, [r0, #68]	; 0x44
 8005262:	2d00      	cmp	r5, #0
 8005264:	f000 8095 	beq.w	8005392 <HAL_ADC_Init+0x14a>
 8005268:	6801      	ldr	r1, [r0, #0]
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 800526a:	688a      	ldr	r2, [r1, #8]
 800526c:	00d2      	lsls	r2, r2, #3
 800526e:	f140 8081 	bpl.w	8005374 <HAL_ADC_Init+0x12c>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8005272:	688a      	ldr	r2, [r1, #8]
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8005274:	0096      	lsls	r6, r2, #2
 8005276:	d47d      	bmi.n	8005374 <HAL_ADC_Init+0x12c>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8005278:	6c62      	ldr	r2, [r4, #68]	; 0x44
 800527a:	06d0      	lsls	r0, r2, #27
 800527c:	f140 8097 	bpl.w	80053ae <HAL_ADC_Init+0x166>
    ADC_STATE_CLR_SET(hadc->State,
 8005280:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005282:	f023 0312 	bic.w	r3, r3, #18
 8005286:	f043 0310 	orr.w	r3, r3, #16
 800528a:	6463      	str	r3, [r4, #68]	; 0x44
    tmp_hal_status = HAL_ERROR; 
 800528c:	2001      	movs	r0, #1
}
 800528e:	b002      	add	sp, #8
 8005290:	bd70      	pop	{r4, r5, r6, pc}
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8005292:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8005294:	06dd      	lsls	r5, r3, #27
 8005296:	d4f3      	bmi.n	8005280 <HAL_ADC_Init+0x38>
 8005298:	6801      	ldr	r1, [r0, #0]
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 800529a:	688b      	ldr	r3, [r1, #8]
      (tmp_hal_status == HAL_OK)                                &&
 800529c:	f013 0304 	ands.w	r3, r3, #4
 80052a0:	d1ee      	bne.n	8005280 <HAL_ADC_Init+0x38>
    ADC_STATE_CLR_SET(hadc->State,
 80052a2:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80052a4:	f422 7281 	bic.w	r2, r2, #258	; 0x102
 80052a8:	f042 0202 	orr.w	r2, r2, #2
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80052ac:	f1b1 4fa0 	cmp.w	r1, #1342177280	; 0x50000000
    ADC_STATE_CLR_SET(hadc->State,
 80052b0:	6462      	str	r2, [r4, #68]	; 0x44
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80052b2:	f000 80e8 	beq.w	8005486 <HAL_ADC_Init+0x23e>
 80052b6:	4aa4      	ldr	r2, [pc, #656]	; (8005548 <HAL_ADC_Init+0x300>)
 80052b8:	4291      	cmp	r1, r2
 80052ba:	d07c      	beq.n	80053b6 <HAL_ADC_Init+0x16e>
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80052bc:	48a3      	ldr	r0, [pc, #652]	; (800554c <HAL_ADC_Init+0x304>)
 80052be:	4281      	cmp	r1, r0
 80052c0:	f000 80e4 	beq.w	800548c <HAL_ADC_Init+0x244>
 80052c4:	4aa2      	ldr	r2, [pc, #648]	; (8005550 <HAL_ADC_Init+0x308>)
 80052c6:	4291      	cmp	r1, r2
 80052c8:	f000 80e1 	beq.w	800548e <HAL_ADC_Init+0x246>
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80052cc:	688a      	ldr	r2, [r1, #8]
 80052ce:	f002 0203 	and.w	r2, r2, #3
 80052d2:	2a01      	cmp	r2, #1
 80052d4:	f000 8132 	beq.w	800553c <HAL_ADC_Init+0x2f4>
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80052d8:	4d9e      	ldr	r5, [pc, #632]	; (8005554 <HAL_ADC_Init+0x30c>)
      MODIFY_REG(tmpADC_Common->CCR       ,
 80052da:	68aa      	ldr	r2, [r5, #8]
 80052dc:	6860      	ldr	r0, [r4, #4]
 80052de:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 80052e2:	4302      	orrs	r2, r0
 80052e4:	60aa      	str	r2, [r5, #8]
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS(hadc->Init.ContinuousConvMode) |
 80052e6:	e9d4 5202 	ldrd	r5, r2, [r4, #8]
 80052ea:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 80052ec:	69e0      	ldr	r0, [r4, #28]
 80052ee:	432a      	orrs	r2, r5
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80052f0:	6a65      	ldr	r5, [r4, #36]	; 0x24
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS(hadc->Init.ContinuousConvMode) |
 80052f2:	2e01      	cmp	r6, #1
 80052f4:	bf18      	it	ne
 80052f6:	f44f 5380 	movne.w	r3, #4096	; 0x1000
 80052fa:	ea42 3240 	orr.w	r2, r2, r0, lsl #13
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80052fe:	2d01      	cmp	r5, #1
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS(hadc->Init.ContinuousConvMode) |
 8005300:	ea43 0302 	orr.w	r3, r3, r2
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8005304:	f000 8095 	beq.w	8005432 <HAL_ADC_Init+0x1ea>
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005308:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800530a:	2a01      	cmp	r2, #1
 800530c:	d00d      	beq.n	800532a <HAL_ADC_Init+0xe2>
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 800530e:	488f      	ldr	r0, [pc, #572]	; (800554c <HAL_ADC_Init+0x304>)
 8005310:	4281      	cmp	r1, r0
 8005312:	f000 80a3 	beq.w	800545c <HAL_ADC_Init+0x214>
 8005316:	f500 7080 	add.w	r0, r0, #256	; 0x100
 800531a:	4281      	cmp	r1, r0
 800531c:	f000 809e 	beq.w	800545c <HAL_ADC_Init+0x214>
 8005320:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005324:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8005326:	4303      	orrs	r3, r0
 8005328:	4313      	orrs	r3, r2
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 800532a:	688a      	ldr	r2, [r1, #8]
 800532c:	f012 0f0c 	tst.w	r2, #12
 8005330:	d10b      	bne.n	800534a <HAL_ADC_Init+0x102>
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8005332:	68c8      	ldr	r0, [r1, #12]
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT(hadc->Init.LowPowerAutoWait)       |
 8005334:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8005336:	69a5      	ldr	r5, [r4, #24]
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8005338:	f420 4080 	bic.w	r0, r0, #16384	; 0x4000
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT(hadc->Init.LowPowerAutoWait)       |
 800533c:	0052      	lsls	r2, r2, #1
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 800533e:	f020 0002 	bic.w	r0, r0, #2
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT(hadc->Init.LowPowerAutoWait)       |
 8005342:	ea42 3285 	orr.w	r2, r2, r5, lsl #14
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8005346:	60c8      	str	r0, [r1, #12]
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT(hadc->Init.LowPowerAutoWait)       |
 8005348:	4313      	orrs	r3, r2
    MODIFY_REG(hadc->Instance->CFGR,
 800534a:	68cd      	ldr	r5, [r1, #12]
 800534c:	4a82      	ldr	r2, [pc, #520]	; (8005558 <HAL_ADC_Init+0x310>)
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800534e:	6920      	ldr	r0, [r4, #16]
    MODIFY_REG(hadc->Instance->CFGR,
 8005350:	402a      	ands	r2, r5
 8005352:	4313      	orrs	r3, r2
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8005354:	2801      	cmp	r0, #1
    MODIFY_REG(hadc->Instance->CFGR,
 8005356:	60cb      	str	r3, [r1, #12]
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8005358:	d073      	beq.n	8005442 <HAL_ADC_Init+0x1fa>
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800535a:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 800535c:	f023 030f 	bic.w	r3, r3, #15
 8005360:	630b      	str	r3, [r1, #48]	; 0x30
    ADC_CLEAR_ERRORCODE(hadc);
 8005362:	2000      	movs	r0, #0
 8005364:	64a0      	str	r0, [r4, #72]	; 0x48
    ADC_STATE_CLR_SET(hadc->State,
 8005366:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005368:	f023 0303 	bic.w	r3, r3, #3
 800536c:	f043 0301 	orr.w	r3, r3, #1
 8005370:	6463      	str	r3, [r4, #68]	; 0x44
 8005372:	e78c      	b.n	800528e <HAL_ADC_Init+0x46>
      ADC_STATE_CLR_SET(hadc->State,
 8005374:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005376:	f023 0312 	bic.w	r3, r3, #18
 800537a:	f043 0310 	orr.w	r3, r3, #16
 800537e:	6463      	str	r3, [r4, #68]	; 0x44
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005380:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8005382:	f043 0301 	orr.w	r3, r3, #1
 8005386:	64a3      	str	r3, [r4, #72]	; 0x48
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8005388:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800538a:	e779      	b.n	8005280 <HAL_ADC_Init+0x38>
    return HAL_ERROR;
 800538c:	2001      	movs	r0, #1
}
 800538e:	b002      	add	sp, #8
 8005390:	bd70      	pop	{r4, r5, r6, pc}
      ADC_CLEAR_ERRORCODE(hadc);
 8005392:	6485      	str	r5, [r0, #72]	; 0x48
      hadc->InjectionConfig.ContextQueue = 0U;
 8005394:	e9c0 5513 	strd	r5, r5, [r0, #76]	; 0x4c
      hadc->Lock = HAL_UNLOCKED;
 8005398:	f880 5040 	strb.w	r5, [r0, #64]	; 0x40
      HAL_ADC_MspInit(hadc);
 800539c:	f005 fd0e 	bl	800adbc <HAL_ADC_MspInit>
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 80053a0:	6821      	ldr	r1, [r4, #0]
 80053a2:	688a      	ldr	r2, [r1, #8]
 80053a4:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 80053a8:	d016      	beq.n	80053d8 <HAL_ADC_Init+0x190>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80053aa:	462b      	mov	r3, r5
 80053ac:	e75d      	b.n	800526a <HAL_ADC_Init+0x22>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	f47f af66 	bne.w	8005280 <HAL_ADC_Init+0x38>
 80053b4:	e771      	b.n	800529a <HAL_ADC_Init+0x52>
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80053b6:	4d69      	ldr	r5, [pc, #420]	; (800555c <HAL_ADC_Init+0x314>)
 80053b8:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80053bc:	688a      	ldr	r2, [r1, #8]
 80053be:	f002 0203 	and.w	r2, r2, #3
 80053c2:	2a01      	cmp	r2, #1
 80053c4:	d045      	beq.n	8005452 <HAL_ADC_Init+0x20a>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80053c6:	6882      	ldr	r2, [r0, #8]
 80053c8:	f002 0203 	and.w	r2, r2, #3
 80053cc:	2a01      	cmp	r2, #1
 80053ce:	d184      	bne.n	80052da <HAL_ADC_Init+0x92>
 80053d0:	6802      	ldr	r2, [r0, #0]
 80053d2:	07d2      	lsls	r2, r2, #31
 80053d4:	d487      	bmi.n	80052e6 <HAL_ADC_Init+0x9e>
 80053d6:	e780      	b.n	80052da <HAL_ADC_Init+0x92>
  uint32_t tickstart = 0U;
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 80053d8:	6888      	ldr	r0, [r1, #8]
 80053da:	f000 0003 	and.w	r0, r0, #3
 80053de:	2801      	cmp	r0, #1
 80053e0:	d062      	beq.n	80054a8 <HAL_ADC_Init+0x260>
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80053e2:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80053e4:	06dd      	lsls	r5, r3, #27
 80053e6:	d473      	bmi.n	80054d0 <HAL_ADC_Init+0x288>
          ADC_STATE_CLR_SET(hadc->State,
 80053e8:	6c62      	ldr	r2, [r4, #68]	; 0x44
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80053ea:	4b5d      	ldr	r3, [pc, #372]	; (8005560 <HAL_ADC_Init+0x318>)
 80053ec:	485d      	ldr	r0, [pc, #372]	; (8005564 <HAL_ADC_Init+0x31c>)
 80053ee:	681b      	ldr	r3, [r3, #0]
          ADC_STATE_CLR_SET(hadc->State,
 80053f0:	f422 5288 	bic.w	r2, r2, #4352	; 0x1100
 80053f4:	f022 0202 	bic.w	r2, r2, #2
 80053f8:	f042 0202 	orr.w	r2, r2, #2
 80053fc:	6462      	str	r2, [r4, #68]	; 0x44
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 80053fe:	688a      	ldr	r2, [r1, #8]
 8005400:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005404:	608a      	str	r2, [r1, #8]
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8005406:	fba0 2303 	umull	r2, r3, r0, r3
 800540a:	0c9b      	lsrs	r3, r3, #18
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 800540c:	688a      	ldr	r2, [r1, #8]
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800540e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8005412:	005b      	lsls	r3, r3, #1
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8005414:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8005418:	608a      	str	r2, [r1, #8]
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800541a:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 800541c:	9b01      	ldr	r3, [sp, #4]
 800541e:	2b00      	cmp	r3, #0
 8005420:	f43f af23 	beq.w	800526a <HAL_ADC_Init+0x22>
            wait_loop_index--;
 8005424:	9b01      	ldr	r3, [sp, #4]
 8005426:	3b01      	subs	r3, #1
 8005428:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 800542a:	9b01      	ldr	r3, [sp, #4]
 800542c:	2b00      	cmp	r3, #0
 800542e:	d1f9      	bne.n	8005424 <HAL_ADC_Init+0x1dc>
 8005430:	e71b      	b.n	800526a <HAL_ADC_Init+0x22>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8005432:	bb70      	cbnz	r0, 8005492 <HAL_ADC_Init+0x24a>
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8005434:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8005436:	3a01      	subs	r2, #1
 8005438:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 800543c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005440:	e762      	b.n	8005308 <HAL_ADC_Init+0xc0>
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8005442:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8005444:	6a23      	ldr	r3, [r4, #32]
 8005446:	f022 020f 	bic.w	r2, r2, #15
 800544a:	3b01      	subs	r3, #1
 800544c:	4313      	orrs	r3, r2
 800544e:	630b      	str	r3, [r1, #48]	; 0x30
 8005450:	e787      	b.n	8005362 <HAL_ADC_Init+0x11a>
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8005452:	680a      	ldr	r2, [r1, #0]
 8005454:	07d6      	lsls	r6, r2, #31
 8005456:	f53f af46 	bmi.w	80052e6 <HAL_ADC_Init+0x9e>
 800545a:	e7b4      	b.n	80053c6 <HAL_ADC_Init+0x17e>
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 800545c:	f5b2 7f30 	cmp.w	r2, #704	; 0x2c0
 8005460:	d038      	beq.n	80054d4 <HAL_ADC_Init+0x28c>
 8005462:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 8005466:	d051      	beq.n	800550c <HAL_ADC_Init+0x2c4>
 8005468:	f5b2 7fe0 	cmp.w	r2, #448	; 0x1c0
 800546c:	d051      	beq.n	8005512 <HAL_ADC_Init+0x2ca>
 800546e:	f5b2 5f8a 	cmp.w	r2, #4416	; 0x1140
 8005472:	d051      	beq.n	8005518 <HAL_ADC_Init+0x2d0>
 8005474:	f5b2 5f84 	cmp.w	r2, #4224	; 0x1080
 8005478:	d051      	beq.n	800551e <HAL_ADC_Init+0x2d6>
 800547a:	f5b2 5f86 	cmp.w	r2, #4288	; 0x10c0
 800547e:	bf08      	it	eq
 8005480:	f44f 72c0 	moveq.w	r2, #384	; 0x180
 8005484:	e74e      	b.n	8005324 <HAL_ADC_Init+0xdc>
 8005486:	4830      	ldr	r0, [pc, #192]	; (8005548 <HAL_ADC_Init+0x300>)
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005488:	4d34      	ldr	r5, [pc, #208]	; (800555c <HAL_ADC_Init+0x314>)
 800548a:	e797      	b.n	80053bc <HAL_ADC_Init+0x174>
 800548c:	4830      	ldr	r0, [pc, #192]	; (8005550 <HAL_ADC_Init+0x308>)
 800548e:	4d31      	ldr	r5, [pc, #196]	; (8005554 <HAL_ADC_Init+0x30c>)
 8005490:	e794      	b.n	80053bc <HAL_ADC_Init+0x174>
        ADC_STATE_CLR_SET(hadc->State,
 8005492:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8005494:	f022 0222 	bic.w	r2, r2, #34	; 0x22
 8005498:	f042 0220 	orr.w	r2, r2, #32
 800549c:	6462      	str	r2, [r4, #68]	; 0x44
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800549e:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 80054a0:	f042 0201 	orr.w	r2, r2, #1
 80054a4:	64a2      	str	r2, [r4, #72]	; 0x48
 80054a6:	e72f      	b.n	8005308 <HAL_ADC_Init+0xc0>
  if (ADC_IS_ENABLE(hadc) != RESET )
 80054a8:	680b      	ldr	r3, [r1, #0]
 80054aa:	f013 0301 	ands.w	r3, r3, #1
 80054ae:	d028      	beq.n	8005502 <HAL_ADC_Init+0x2ba>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 80054b0:	688b      	ldr	r3, [r1, #8]
 80054b2:	f003 030d 	and.w	r3, r3, #13
 80054b6:	2b01      	cmp	r3, #1
 80054b8:	d00f      	beq.n	80054da <HAL_ADC_Init+0x292>
      __HAL_ADC_DISABLE(hadc);
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80054ba:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80054bc:	f043 0310 	orr.w	r3, r3, #16
 80054c0:	6463      	str	r3, [r4, #68]	; 0x44
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80054c2:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80054c4:	f043 0301 	orr.w	r3, r3, #1
 80054c8:	64a3      	str	r3, [r4, #72]	; 0x48
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80054ca:	6c62      	ldr	r2, [r4, #68]	; 0x44
      
      return HAL_ERROR;
 80054cc:	4603      	mov	r3, r0
 80054ce:	e6cc      	b.n	800526a <HAL_ADC_Init+0x22>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80054d0:	4613      	mov	r3, r2
 80054d2:	e6ca      	b.n	800526a <HAL_ADC_Init+0x22>
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 80054d4:	f44f 72e0 	mov.w	r2, #448	; 0x1c0
 80054d8:	e724      	b.n	8005324 <HAL_ADC_Init+0xdc>
      __HAL_ADC_DISABLE(hadc);
 80054da:	688b      	ldr	r3, [r1, #8]
 80054dc:	2203      	movs	r2, #3
 80054de:	f043 0302 	orr.w	r3, r3, #2
 80054e2:	608b      	str	r3, [r1, #8]
 80054e4:	600a      	str	r2, [r1, #0]
    tickstart = HAL_GetTick();
 80054e6:	f7ff fe6b 	bl	80051c0 <HAL_GetTick>
 80054ea:	4605      	mov	r5, r0
 80054ec:	e004      	b.n	80054f8 <HAL_ADC_Init+0x2b0>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80054ee:	f7ff fe67 	bl	80051c0 <HAL_GetTick>
 80054f2:	1b40      	subs	r0, r0, r5
 80054f4:	2802      	cmp	r0, #2
 80054f6:	d815      	bhi.n	8005524 <HAL_ADC_Init+0x2dc>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80054f8:	6821      	ldr	r1, [r4, #0]
 80054fa:	688b      	ldr	r3, [r1, #8]
 80054fc:	f013 0301 	ands.w	r3, r3, #1
 8005500:	d1f5      	bne.n	80054ee <HAL_ADC_Init+0x2a6>
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8005502:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8005504:	06d0      	lsls	r0, r2, #27
 8005506:	f53f aeb0 	bmi.w	800526a <HAL_ADC_Init+0x22>
 800550a:	e76d      	b.n	80053e8 <HAL_ADC_Init+0x1a0>
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 800550c:	f44f 7230 	mov.w	r2, #704	; 0x2c0
 8005510:	e708      	b.n	8005324 <HAL_ADC_Init+0xdc>
 8005512:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005516:	e705      	b.n	8005324 <HAL_ADC_Init+0xdc>
 8005518:	f44f 7270 	mov.w	r2, #960	; 0x3c0
 800551c:	e702      	b.n	8005324 <HAL_ADC_Init+0xdc>
 800551e:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8005522:	e6ff      	b.n	8005324 <HAL_ADC_Init+0xdc>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005524:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005526:	6821      	ldr	r1, [r4, #0]
 8005528:	f043 0310 	orr.w	r3, r3, #16
 800552c:	6463      	str	r3, [r4, #68]	; 0x44
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800552e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8005530:	f043 0301 	orr.w	r3, r3, #1
 8005534:	64a3      	str	r3, [r4, #72]	; 0x48
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8005536:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005538:	2301      	movs	r3, #1
 800553a:	e696      	b.n	800526a <HAL_ADC_Init+0x22>
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 800553c:	680a      	ldr	r2, [r1, #0]
 800553e:	07d2      	lsls	r2, r2, #31
 8005540:	f53f aed1 	bmi.w	80052e6 <HAL_ADC_Init+0x9e>
 8005544:	e6c8      	b.n	80052d8 <HAL_ADC_Init+0x90>
 8005546:	bf00      	nop
 8005548:	50000100 	.word	0x50000100
 800554c:	50000400 	.word	0x50000400
 8005550:	50000500 	.word	0x50000500
 8005554:	50000700 	.word	0x50000700
 8005558:	fff0c007 	.word	0xfff0c007
 800555c:	50000300 	.word	0x50000300
 8005560:	20000004 	.word	0x20000004
 8005564:	431bde83 	.word	0x431bde83

08005568 <HAL_ADC_DeInit>:
  if(hadc == NULL)
 8005568:	2800      	cmp	r0, #0
 800556a:	f000 80b7 	beq.w	80056dc <HAL_ADC_DeInit+0x174>
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 800556e:	6c42      	ldr	r2, [r0, #68]	; 0x44
{
 8005570:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 8005572:	f042 0202 	orr.w	r2, r2, #2
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));
    
  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc))
 8005576:	6803      	ldr	r3, [r0, #0]
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 8005578:	6442      	str	r2, [r0, #68]	; 0x44
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc))
 800557a:	689a      	ldr	r2, [r3, #8]
 800557c:	f012 0f0c 	tst.w	r2, #12
 8005580:	4604      	mov	r4, r0
 8005582:	d020      	beq.n	80055c6 <HAL_ADC_DeInit+0x5e>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1U, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if ((HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_JAUTO)) &&
 8005584:	68da      	ldr	r2, [r3, #12]
 8005586:	0191      	lsls	r1, r2, #6
 8005588:	d506      	bpl.n	8005598 <HAL_ADC_DeInit+0x30>
 800558a:	69c2      	ldr	r2, [r0, #28]
 800558c:	2a01      	cmp	r2, #1
 800558e:	d103      	bne.n	8005598 <HAL_ADC_DeInit+0x30>
         (hadc->Init.ContinuousConvMode==ENABLE)               &&
 8005590:	6982      	ldr	r2, [r0, #24]
 8005592:	2a01      	cmp	r2, #1
 8005594:	f000 8103 	beq.w	800579e <HAL_ADC_DeInit+0x236>
    
    /* Stop potential conversion on going on regular group */
    if (ConversionGroup != ADC_INJECTED_GROUP)
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0U */
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8005598:	689a      	ldr	r2, [r3, #8]
 800559a:	0750      	lsls	r0, r2, #29
 800559c:	f100 80a0 	bmi.w	80056e0 <HAL_ADC_DeInit+0x178>

    /* Stop potential conversion on going on injected group */
    if (ConversionGroup != ADC_REGULAR_GROUP)
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0U */
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 80055a0:	689a      	ldr	r2, [r3, #8]
 80055a2:	0715      	lsls	r5, r2, #28
 80055a4:	f100 80a5 	bmi.w	80056f2 <HAL_ADC_DeInit+0x18a>

    /* Selection of start and stop bits in function of regular or injected group */
    switch(ConversionGroup)
    {
    case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 80055a8:	250c      	movs	r5, #12
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
        break;
    }
    
    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 80055aa:	f7ff fe09 	bl	80051c0 <HAL_GetTick>
 80055ae:	4606      	mov	r6, r0
 80055b0:	e005      	b.n	80055be <HAL_ADC_DeInit+0x56>
      
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
    {
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80055b2:	f7ff fe05 	bl	80051c0 <HAL_GetTick>
 80055b6:	1b80      	subs	r0, r0, r6
 80055b8:	280b      	cmp	r0, #11
 80055ba:	f200 80b6 	bhi.w	800572a <HAL_ADC_DeInit+0x1c2>
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 80055be:	6823      	ldr	r3, [r4, #0]
 80055c0:	689a      	ldr	r2, [r3, #8]
 80055c2:	422a      	tst	r2, r5
 80055c4:	d1f5      	bne.n	80055b2 <HAL_ADC_DeInit+0x4a>
    SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JQM);
 80055c6:	68da      	ldr	r2, [r3, #12]
 80055c8:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 80055cc:	60da      	str	r2, [r3, #12]
  if (ADC_IS_ENABLE(hadc) != RESET )
 80055ce:	6898      	ldr	r0, [r3, #8]
 80055d0:	f000 0003 	and.w	r0, r0, #3
 80055d4:	2801      	cmp	r0, #1
 80055d6:	f000 80c9 	beq.w	800576c <HAL_ADC_DeInit+0x204>
      hadc->State = HAL_ADC_STATE_READY;
 80055da:	2201      	movs	r2, #1
 80055dc:	6462      	str	r2, [r4, #68]	; 0x44
    __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_AWD3  | ADC_IT_AWD2 | ADC_IT_AWD1 |
 80055de:	685a      	ldr	r2, [r3, #4]
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AWD1CH  | ADC_CFGR_JAUTO   | ADC_CFGR_JAWD1EN |   
 80055e0:	497e      	ldr	r1, [pc, #504]	; (80057dc <HAL_ADC_DeInit+0x274>)
    CLEAR_BIT(hadc->Instance->SMPR1, ADC_SMPR1_SMP9 | ADC_SMPR1_SMP8 | ADC_SMPR1_SMP7 | 
 80055e2:	4f7f      	ldr	r7, [pc, #508]	; (80057e0 <HAL_ADC_DeInit+0x278>)
    CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_SQ4 | ADC_SQR1_SQ3 | ADC_SQR1_SQ2 | 
 80055e4:	487f      	ldr	r0, [pc, #508]	; (80057e4 <HAL_ADC_DeInit+0x27c>)
    CLEAR_BIT(hadc->Instance->SQR2, ADC_SQR2_SQ9 | ADC_SQR2_SQ8 | ADC_SQR2_SQ7 | 
 80055e6:	4e80      	ldr	r6, [pc, #512]	; (80057e8 <HAL_ADC_DeInit+0x280>)
    __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_AWD3  | ADC_IT_AWD2 | ADC_IT_AWD1 |
 80055e8:	f422 62ff 	bic.w	r2, r2, #2040	; 0x7f8
 80055ec:	f022 0207 	bic.w	r2, r2, #7
 80055f0:	605a      	str	r2, [r3, #4]
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_AWD3  | ADC_FLAG_AWD2 | ADC_FLAG_AWD1 |
 80055f2:	f240 72ff 	movw	r2, #2047	; 0x7ff
 80055f6:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0 | ADC_CR_ADCALDIF);
 80055f8:	689d      	ldr	r5, [r3, #8]
 80055fa:	f025 45e0 	bic.w	r5, r5, #1879048192	; 0x70000000
 80055fe:	609d      	str	r5, [r3, #8]
    SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_1);
 8005600:	689d      	ldr	r5, [r3, #8]
 8005602:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8005606:	609d      	str	r5, [r3, #8]
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AWD1CH  | ADC_CFGR_JAUTO   | ADC_CFGR_JAWD1EN |   
 8005608:	68da      	ldr	r2, [r3, #12]
 800560a:	4011      	ands	r1, r2
 800560c:	60d9      	str	r1, [r3, #12]
    CLEAR_BIT(hadc->Instance->SMPR1, ADC_SMPR1_SMP9 | ADC_SMPR1_SMP8 | ADC_SMPR1_SMP7 | 
 800560e:	695a      	ldr	r2, [r3, #20]
    CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1);
 8005610:	4976      	ldr	r1, [pc, #472]	; (80057ec <HAL_ADC_DeInit+0x284>)
    CLEAR_BIT(hadc->Instance->SMPR1, ADC_SMPR1_SMP9 | ADC_SMPR1_SMP8 | ADC_SMPR1_SMP7 | 
 8005612:	403a      	ands	r2, r7
 8005614:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hadc->Instance->SMPR2, ADC_SMPR2_SMP18 | ADC_SMPR2_SMP17 | ADC_SMPR2_SMP16 | 
 8005616:	699a      	ldr	r2, [r3, #24]
 8005618:	f002 4278 	and.w	r2, r2, #4160749568	; 0xf8000000
 800561c:	619a      	str	r2, [r3, #24]
    CLEAR_BIT(hadc->Instance->TR1, ADC_TR1_HT1 | ADC_TR1_LT1);
 800561e:	6a1d      	ldr	r5, [r3, #32]
 8005620:	f005 25f0 	and.w	r5, r5, #4026593280	; 0xf000f000
 8005624:	621d      	str	r5, [r3, #32]
    CLEAR_BIT(hadc->Instance->TR2, ADC_TR2_HT2 | ADC_TR2_LT2);
 8005626:	6a5d      	ldr	r5, [r3, #36]	; 0x24
 8005628:	f005 25ff 	and.w	r5, r5, #4278255360	; 0xff00ff00
 800562c:	625d      	str	r5, [r3, #36]	; 0x24
    CLEAR_BIT(hadc->Instance->TR3, ADC_TR3_HT3 | ADC_TR3_LT3);
 800562e:	6a9d      	ldr	r5, [r3, #40]	; 0x28
 8005630:	f005 25ff 	and.w	r5, r5, #4278255360	; 0xff00ff00
 8005634:	629d      	str	r5, [r3, #40]	; 0x28
    CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_SQ4 | ADC_SQR1_SQ3 | ADC_SQR1_SQ2 | 
 8005636:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005638:	4010      	ands	r0, r2
 800563a:	6318      	str	r0, [r3, #48]	; 0x30
    CLEAR_BIT(hadc->Instance->SQR2, ADC_SQR2_SQ9 | ADC_SQR2_SQ8 | ADC_SQR2_SQ7 | 
 800563c:	6b5d      	ldr	r5, [r3, #52]	; 0x34
    CLEAR_BIT(hadc->Instance->AWD2CR, ADC_AWD2CR_AWD2CH);
 800563e:	486c      	ldr	r0, [pc, #432]	; (80057f0 <HAL_ADC_DeInit+0x288>)
    CLEAR_BIT(hadc->Instance->SQR2, ADC_SQR2_SQ9 | ADC_SQR2_SQ8 | ADC_SQR2_SQ7 | 
 8005640:	4035      	ands	r5, r6
 8005642:	635d      	str	r5, [r3, #52]	; 0x34
    CLEAR_BIT(hadc->Instance->SQR3, ADC_SQR3_SQ14 | ADC_SQR3_SQ13 | ADC_SQR3_SQ12 | 
 8005644:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005646:	4032      	ands	r2, r6
 8005648:	639a      	str	r2, [r3, #56]	; 0x38
    CLEAR_BIT(hadc->Instance->SQR4, ADC_SQR4_SQ16 | ADC_SQR4_SQ15);
 800564a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800564c:	f422 62fb 	bic.w	r2, r2, #2008	; 0x7d8
 8005650:	f022 0207 	bic.w	r2, r2, #7
 8005654:	63da      	str	r2, [r3, #60]	; 0x3c
    CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1);
 8005656:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005658:	400a      	ands	r2, r1
 800565a:	661a      	str	r2, [r3, #96]	; 0x60
    CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN | ADC_OFR2_OFFSET2_CH | ADC_OFR2_OFFSET2);
 800565c:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800565e:	400a      	ands	r2, r1
 8005660:	665a      	str	r2, [r3, #100]	; 0x64
    CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN | ADC_OFR3_OFFSET3_CH | ADC_OFR3_OFFSET3);
 8005662:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8005664:	400a      	ands	r2, r1
 8005666:	669a      	str	r2, [r3, #104]	; 0x68
    CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN | ADC_OFR4_OFFSET4_CH | ADC_OFR4_OFFSET4);
 8005668:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800566a:	4011      	ands	r1, r2
 800566c:	66d9      	str	r1, [r3, #108]	; 0x6c
    CLEAR_BIT(hadc->Instance->AWD2CR, ADC_AWD2CR_AWD2CH);
 800566e:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8005672:	4002      	ands	r2, r0
 8005674:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    CLEAR_BIT(hadc->Instance->AWD3CR, ADC_AWD3CR_AWD3CH);
 8005678:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 800567c:	4002      	ands	r2, r0
 800567e:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
    CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_DIFSEL);
 8005682:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8005686:	4002      	ands	r2, r0
 8005688:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
    CLEAR_BIT(hadc->Instance->CALFACT, ADC_CALFACT_CALFACT_D | ADC_CALFACT_CALFACT_S);
 800568c:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005690:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
    CLEAR_BIT(hadc->Instance->CALFACT, ADC_CALFACT_CALFACT_D | ADC_CALFACT_CALFACT_S);
 8005694:	f022 127f 	bic.w	r2, r2, #8323199	; 0x7f007f
 8005698:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800569c:	d052      	beq.n	8005744 <HAL_ADC_DeInit+0x1dc>
 800569e:	4a55      	ldr	r2, [pc, #340]	; (80057f4 <HAL_ADC_DeInit+0x28c>)
 80056a0:	4293      	cmp	r3, r2
 80056a2:	d078      	beq.n	8005796 <HAL_ADC_DeInit+0x22e>
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80056a4:	4954      	ldr	r1, [pc, #336]	; (80057f8 <HAL_ADC_DeInit+0x290>)
 80056a6:	428b      	cmp	r3, r1
 80056a8:	d072      	beq.n	8005790 <HAL_ADC_DeInit+0x228>
 80056aa:	4a54      	ldr	r2, [pc, #336]	; (80057fc <HAL_ADC_DeInit+0x294>)
 80056ac:	4293      	cmp	r3, r2
 80056ae:	d070      	beq.n	8005792 <HAL_ADC_DeInit+0x22a>
    if ((ADC_IS_ENABLE(hadc) == RESET)                                  &&
 80056b0:	689a      	ldr	r2, [r3, #8]
 80056b2:	f002 0203 	and.w	r2, r2, #3
 80056b6:	2a01      	cmp	r2, #1
 80056b8:	f000 808a 	beq.w	80057d0 <HAL_ADC_DeInit+0x268>
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80056bc:	4850      	ldr	r0, [pc, #320]	; (8005800 <HAL_ADC_DeInit+0x298>)
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_CKMODE |
 80056be:	6882      	ldr	r2, [r0, #8]
 80056c0:	4b50      	ldr	r3, [pc, #320]	; (8005804 <HAL_ADC_DeInit+0x29c>)
 80056c2:	4013      	ands	r3, r2
 80056c4:	6083      	str	r3, [r0, #8]
    HAL_ADC_MspDeInit(hadc);
 80056c6:	4620      	mov	r0, r4
 80056c8:	f7ff fd84 	bl	80051d4 <HAL_ADC_MspDeInit>
    ADC_CLEAR_ERRORCODE(hadc);
 80056cc:	2300      	movs	r3, #0
 80056ce:	64a3      	str	r3, [r4, #72]	; 0x48
    hadc->State = HAL_ADC_STATE_RESET;
 80056d0:	4618      	mov	r0, r3
 80056d2:	6463      	str	r3, [r4, #68]	; 0x44
  __HAL_UNLOCK(hadc);
 80056d4:	2300      	movs	r3, #0
 80056d6:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
}
 80056da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     return HAL_ERROR;
 80056dc:	2001      	movs	r0, #1
}
 80056de:	4770      	bx	lr
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)     )
 80056e0:	689a      	ldr	r2, [r3, #8]
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 80056e2:	0792      	lsls	r2, r2, #30
 80056e4:	f53f af5c 	bmi.w	80055a0 <HAL_ADC_DeInit+0x38>
        hadc->Instance->CR |= ADC_CR_ADSTP;
 80056e8:	689a      	ldr	r2, [r3, #8]
 80056ea:	f042 0210 	orr.w	r2, r2, #16
 80056ee:	609a      	str	r2, [r3, #8]
 80056f0:	e756      	b.n	80055a0 <HAL_ADC_DeInit+0x38>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)      )
 80056f2:	689a      	ldr	r2, [r3, #8]
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 80056f4:	0790      	lsls	r0, r2, #30
 80056f6:	f53f af57 	bmi.w	80055a8 <HAL_ADC_DeInit+0x40>
        hadc->Instance->CR |= ADC_CR_JADSTP;
 80056fa:	689a      	ldr	r2, [r3, #8]
 80056fc:	f042 0220 	orr.w	r2, r2, #32
 8005700:	609a      	str	r2, [r3, #8]
 8005702:	e751      	b.n	80055a8 <HAL_ADC_DeInit+0x40>
      __HAL_ADC_DISABLE(hadc);
 8005704:	689a      	ldr	r2, [r3, #8]
 8005706:	2103      	movs	r1, #3
 8005708:	f042 0202 	orr.w	r2, r2, #2
 800570c:	609a      	str	r2, [r3, #8]
 800570e:	6019      	str	r1, [r3, #0]
    tickstart = HAL_GetTick();
 8005710:	f7ff fd56 	bl	80051c0 <HAL_GetTick>
 8005714:	4605      	mov	r5, r0
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8005716:	6823      	ldr	r3, [r4, #0]
 8005718:	689a      	ldr	r2, [r3, #8]
 800571a:	07d2      	lsls	r2, r2, #31
 800571c:	f57f af5d 	bpl.w	80055da <HAL_ADC_DeInit+0x72>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8005720:	f7ff fd4e 	bl	80051c0 <HAL_GetTick>
 8005724:	1b40      	subs	r0, r0, r5
 8005726:	2802      	cmp	r0, #2
 8005728:	d9f5      	bls.n	8005716 <HAL_ADC_DeInit+0x1ae>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800572a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800572c:	f043 0310 	orr.w	r3, r3, #16
 8005730:	6463      	str	r3, [r4, #68]	; 0x44
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005732:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8005734:	f043 0301 	orr.w	r3, r3, #1
 8005738:	64a3      	str	r3, [r4, #72]	; 0x48
  __HAL_UNLOCK(hadc);
 800573a:	2300      	movs	r3, #0
      tmp_hal_status = HAL_ERROR;
 800573c:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 800573e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
}
 8005742:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005744:	492b      	ldr	r1, [pc, #172]	; (80057f4 <HAL_ADC_DeInit+0x28c>)
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005746:	4830      	ldr	r0, [pc, #192]	; (8005808 <HAL_ADC_DeInit+0x2a0>)
    if ((ADC_IS_ENABLE(hadc) == RESET)                                  &&
 8005748:	689a      	ldr	r2, [r3, #8]
 800574a:	f002 0203 	and.w	r2, r2, #3
 800574e:	2a01      	cmp	r2, #1
 8005750:	d008      	beq.n	8005764 <HAL_ADC_DeInit+0x1fc>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET) )   )
 8005752:	688b      	ldr	r3, [r1, #8]
 8005754:	f003 0303 	and.w	r3, r3, #3
 8005758:	2b01      	cmp	r3, #1
 800575a:	d1b0      	bne.n	80056be <HAL_ADC_DeInit+0x156>
 800575c:	680b      	ldr	r3, [r1, #0]
 800575e:	07dd      	lsls	r5, r3, #31
 8005760:	d4b1      	bmi.n	80056c6 <HAL_ADC_DeInit+0x15e>
 8005762:	e7ac      	b.n	80056be <HAL_ADC_DeInit+0x156>
    if ((ADC_IS_ENABLE(hadc) == RESET)                                  &&
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	07de      	lsls	r6, r3, #31
 8005768:	d4ad      	bmi.n	80056c6 <HAL_ADC_DeInit+0x15e>
 800576a:	e7f2      	b.n	8005752 <HAL_ADC_DeInit+0x1ea>
  if (ADC_IS_ENABLE(hadc) != RESET )
 800576c:	681a      	ldr	r2, [r3, #0]
 800576e:	07d1      	lsls	r1, r2, #31
 8005770:	f57f af33 	bpl.w	80055da <HAL_ADC_DeInit+0x72>
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8005774:	689a      	ldr	r2, [r3, #8]
 8005776:	f002 020d 	and.w	r2, r2, #13
 800577a:	2a01      	cmp	r2, #1
 800577c:	d0c2      	beq.n	8005704 <HAL_ADC_DeInit+0x19c>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800577e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005780:	f043 0310 	orr.w	r3, r3, #16
 8005784:	6463      	str	r3, [r4, #68]	; 0x44
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005786:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8005788:	f043 0301 	orr.w	r3, r3, #1
 800578c:	64a3      	str	r3, [r4, #72]	; 0x48
 800578e:	e7a1      	b.n	80056d4 <HAL_ADC_DeInit+0x16c>
 8005790:	491a      	ldr	r1, [pc, #104]	; (80057fc <HAL_ADC_DeInit+0x294>)
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005792:	481b      	ldr	r0, [pc, #108]	; (8005800 <HAL_ADC_DeInit+0x298>)
 8005794:	e7d8      	b.n	8005748 <HAL_ADC_DeInit+0x1e0>
 8005796:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
 800579a:	481b      	ldr	r0, [pc, #108]	; (8005808 <HAL_ADC_DeInit+0x2a0>)
 800579c:	e7d4      	b.n	8005748 <HAL_ADC_DeInit+0x1e0>
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 800579e:	681a      	ldr	r2, [r3, #0]
 80057a0:	0652      	lsls	r2, r2, #25
 80057a2:	d406      	bmi.n	80057b2 <HAL_ADC_DeInit+0x24a>
 80057a4:	4a19      	ldr	r2, [pc, #100]	; (800580c <HAL_ADC_DeInit+0x2a4>)
 80057a6:	e001      	b.n	80057ac <HAL_ADC_DeInit+0x244>
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES *4U))
 80057a8:	3a01      	subs	r2, #1
 80057aa:	d0be      	beq.n	800572a <HAL_ADC_DeInit+0x1c2>
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 80057ac:	6819      	ldr	r1, [r3, #0]
 80057ae:	064f      	lsls	r7, r1, #25
 80057b0:	d5fa      	bpl.n	80057a8 <HAL_ADC_DeInit+0x240>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 80057b2:	2240      	movs	r2, #64	; 0x40
 80057b4:	601a      	str	r2, [r3, #0]
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 80057b6:	689a      	ldr	r2, [r3, #8]
 80057b8:	0756      	lsls	r6, r2, #29
 80057ba:	d502      	bpl.n	80057c2 <HAL_ADC_DeInit+0x25a>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)     )
 80057bc:	689a      	ldr	r2, [r3, #8]
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 80057be:	0791      	lsls	r1, r2, #30
 80057c0:	d501      	bpl.n	80057c6 <HAL_ADC_DeInit+0x25e>
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 80057c2:	2504      	movs	r5, #4
 80057c4:	e6f1      	b.n	80055aa <HAL_ADC_DeInit+0x42>
        hadc->Instance->CR |= ADC_CR_ADSTP;
 80057c6:	689a      	ldr	r2, [r3, #8]
 80057c8:	f042 0210 	orr.w	r2, r2, #16
 80057cc:	609a      	str	r2, [r3, #8]
 80057ce:	e7f8      	b.n	80057c2 <HAL_ADC_DeInit+0x25a>
    if ((ADC_IS_ENABLE(hadc) == RESET)                                  &&
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	07df      	lsls	r7, r3, #31
 80057d4:	f53f af77 	bmi.w	80056c6 <HAL_ADC_DeInit+0x15e>
 80057d8:	e770      	b.n	80056bc <HAL_ADC_DeInit+0x154>
 80057da:	bf00      	nop
 80057dc:	80008004 	.word	0x80008004
 80057e0:	c0000007 	.word	0xc0000007
 80057e4:	e0820830 	.word	0xe0820830
 80057e8:	e0820820 	.word	0xe0820820
 80057ec:	03fff000 	.word	0x03fff000
 80057f0:	fff80000 	.word	0xfff80000
 80057f4:	50000100 	.word	0x50000100
 80057f8:	50000400 	.word	0x50000400
 80057fc:	50000500 	.word	0x50000500
 8005800:	50000700 	.word	0x50000700
 8005804:	fe3c10e0 	.word	0xfe3c10e0
 8005808:	50000300 	.word	0x50000300
 800580c:	00099400 	.word	0x00099400

08005810 <HAL_ADC_Start_DMA>:
{
 8005810:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8005814:	6805      	ldr	r5, [r0, #0]
 8005816:	68ac      	ldr	r4, [r5, #8]
 8005818:	0767      	lsls	r7, r4, #29
 800581a:	d43b      	bmi.n	8005894 <HAL_ADC_Start_DMA+0x84>
    __HAL_LOCK(hadc);
 800581c:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8005820:	2b01      	cmp	r3, #1
 8005822:	d037      	beq.n	8005894 <HAL_ADC_Start_DMA+0x84>
 8005824:	2301      	movs	r3, #1
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 8005826:	f1b5 4fa0 	cmp.w	r5, #1342177280	; 0x50000000
    __HAL_LOCK(hadc);
 800582a:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 800582e:	d013      	beq.n	8005858 <HAL_ADC_Start_DMA+0x48>
 8005830:	4b57      	ldr	r3, [pc, #348]	; (8005990 <HAL_ADC_Start_DMA+0x180>)
 8005832:	429d      	cmp	r5, r3
 8005834:	d010      	beq.n	8005858 <HAL_ADC_Start_DMA+0x48>
 8005836:	4b57      	ldr	r3, [pc, #348]	; (8005994 <HAL_ADC_Start_DMA+0x184>)
 8005838:	689b      	ldr	r3, [r3, #8]
 800583a:	f013 0f1f 	tst.w	r3, #31
 800583e:	bf0c      	ite	eq
 8005840:	2301      	moveq	r3, #1
 8005842:	2300      	movne	r3, #0
 8005844:	4690      	mov	r8, r2
 8005846:	460f      	mov	r7, r1
 8005848:	4604      	mov	r4, r0
 800584a:	b98b      	cbnz	r3, 8005870 <HAL_ADC_Start_DMA+0x60>
        __HAL_UNLOCK(hadc);
 800584c:	2300      	movs	r3, #0
 800584e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8005852:	2001      	movs	r0, #1
}
 8005854:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 8005858:	4b4f      	ldr	r3, [pc, #316]	; (8005998 <HAL_ADC_Start_DMA+0x188>)
 800585a:	689b      	ldr	r3, [r3, #8]
 800585c:	f013 0f1f 	tst.w	r3, #31
 8005860:	bf0c      	ite	eq
 8005862:	2301      	moveq	r3, #1
 8005864:	2300      	movne	r3, #0
 8005866:	4690      	mov	r8, r2
 8005868:	460f      	mov	r7, r1
 800586a:	4604      	mov	r4, r0
 800586c:	2b00      	cmp	r3, #0
 800586e:	d0ed      	beq.n	800584c <HAL_ADC_Start_DMA+0x3c>
  if (ADC_IS_ENABLE(hadc) == RESET)
 8005870:	68ab      	ldr	r3, [r5, #8]
 8005872:	f003 0303 	and.w	r3, r3, #3
 8005876:	2b01      	cmp	r3, #1
 8005878:	d00f      	beq.n	800589a <HAL_ADC_Start_DMA+0x8a>
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 800587a:	68aa      	ldr	r2, [r5, #8]
 800587c:	4b47      	ldr	r3, [pc, #284]	; (800599c <HAL_ADC_Start_DMA+0x18c>)
 800587e:	421a      	tst	r2, r3
 8005880:	d05a      	beq.n	8005938 <HAL_ADC_Start_DMA+0x128>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005882:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005884:	f043 0310 	orr.w	r3, r3, #16
 8005888:	6463      	str	r3, [r4, #68]	; 0x44
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800588a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800588c:	f043 0301 	orr.w	r3, r3, #1
 8005890:	64a3      	str	r3, [r4, #72]	; 0x48
 8005892:	e7db      	b.n	800584c <HAL_ADC_Start_DMA+0x3c>
    tmp_hal_status = HAL_BUSY;
 8005894:	2002      	movs	r0, #2
}
 8005896:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (ADC_IS_ENABLE(hadc) == RESET)
 800589a:	682b      	ldr	r3, [r5, #0]
 800589c:	07de      	lsls	r6, r3, #31
 800589e:	d5ec      	bpl.n	800587a <HAL_ADC_Start_DMA+0x6a>
        ADC_STATE_CLR_SET(hadc->State,
 80058a0:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80058a2:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80058a6:	f023 0301 	bic.w	r3, r3, #1
 80058aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80058ae:	f1b5 4fa0 	cmp.w	r5, #1342177280	; 0x50000000
        ADC_STATE_CLR_SET(hadc->State,
 80058b2:	6463      	str	r3, [r4, #68]	; 0x44
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80058b4:	d061      	beq.n	800597a <HAL_ADC_Start_DMA+0x16a>
 80058b6:	4b36      	ldr	r3, [pc, #216]	; (8005990 <HAL_ADC_Start_DMA+0x180>)
 80058b8:	429d      	cmp	r5, r3
 80058ba:	d04f      	beq.n	800595c <HAL_ADC_Start_DMA+0x14c>
 80058bc:	4b35      	ldr	r3, [pc, #212]	; (8005994 <HAL_ADC_Start_DMA+0x184>)
 80058be:	689b      	ldr	r3, [r3, #8]
 80058c0:	06da      	lsls	r2, r3, #27
 80058c2:	d05c      	beq.n	800597e <HAL_ADC_Start_DMA+0x16e>
 80058c4:	4a36      	ldr	r2, [pc, #216]	; (80059a0 <HAL_ADC_Start_DMA+0x190>)
 80058c6:	4295      	cmp	r5, r2
 80058c8:	d059      	beq.n	800597e <HAL_ADC_Start_DMA+0x16e>
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80058ca:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80058cc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80058d0:	6463      	str	r3, [r4, #68]	; 0x44
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80058d2:	68d3      	ldr	r3, [r2, #12]
 80058d4:	f3c3 6340 	ubfx	r3, r3, #25, #1
 80058d8:	b12b      	cbz	r3, 80058e6 <HAL_ADC_Start_DMA+0xd6>
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80058da:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80058dc:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80058e0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80058e4:	6463      	str	r3, [r4, #68]	; 0x44
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80058e6:	6c63      	ldr	r3, [r4, #68]	; 0x44
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80058e8:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 80058ea:	492e      	ldr	r1, [pc, #184]	; (80059a4 <HAL_ADC_Start_DMA+0x194>)
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80058ec:	4a2e      	ldr	r2, [pc, #184]	; (80059a8 <HAL_ADC_Start_DMA+0x198>)
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80058ee:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80058f2:	bf1c      	itt	ne
 80058f4:	6ca3      	ldrne	r3, [r4, #72]	; 0x48
 80058f6:	f023 0306 	bicne.w	r3, r3, #6
          ADC_CLEAR_ERRORCODE(hadc);
 80058fa:	64a3      	str	r3, [r4, #72]	; 0x48
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80058fc:	4b2b      	ldr	r3, [pc, #172]	; (80059ac <HAL_ADC_Start_DMA+0x19c>)
        __HAL_UNLOCK(hadc);
 80058fe:	2600      	movs	r6, #0
 8005900:	f884 6040 	strb.w	r6, [r4, #64]	; 0x40
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8005904:	e9c0 130a 	strd	r1, r3, [r0, #40]	; 0x28
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8005908:	231c      	movs	r3, #28
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800590a:	6302      	str	r2, [r0, #48]	; 0x30
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800590c:	602b      	str	r3, [r5, #0]
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800590e:	686b      	ldr	r3, [r5, #4]
 8005910:	f043 0310 	orr.w	r3, r3, #16
 8005914:	606b      	str	r3, [r5, #4]
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8005916:	68e9      	ldr	r1, [r5, #12]
 8005918:	f041 0101 	orr.w	r1, r1, #1
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800591c:	4643      	mov	r3, r8
 800591e:	463a      	mov	r2, r7
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8005920:	60e9      	str	r1, [r5, #12]
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8005922:	f105 0140 	add.w	r1, r5, #64	; 0x40
 8005926:	f000 fdb3 	bl	8006490 <HAL_DMA_Start_IT>
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 800592a:	6822      	ldr	r2, [r4, #0]
 800592c:	6893      	ldr	r3, [r2, #8]
 800592e:	f043 0304 	orr.w	r3, r3, #4
      tmp_hal_status = ADC_Enable(hadc);
 8005932:	4630      	mov	r0, r6
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8005934:	6093      	str	r3, [r2, #8]
 8005936:	e78d      	b.n	8005854 <HAL_ADC_Start_DMA+0x44>
    __HAL_ADC_ENABLE(hadc);
 8005938:	68ab      	ldr	r3, [r5, #8]
 800593a:	f043 0301 	orr.w	r3, r3, #1
 800593e:	60ab      	str	r3, [r5, #8]
    tickstart = HAL_GetTick();  
 8005940:	f7ff fc3e 	bl	80051c0 <HAL_GetTick>
 8005944:	4606      	mov	r6, r0
 8005946:	e004      	b.n	8005952 <HAL_ADC_Start_DMA+0x142>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005948:	f7ff fc3a 	bl	80051c0 <HAL_GetTick>
 800594c:	1b80      	subs	r0, r0, r6
 800594e:	2802      	cmp	r0, #2
 8005950:	d897      	bhi.n	8005882 <HAL_ADC_Start_DMA+0x72>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8005952:	6825      	ldr	r5, [r4, #0]
 8005954:	682b      	ldr	r3, [r5, #0]
 8005956:	07d8      	lsls	r0, r3, #31
 8005958:	d5f6      	bpl.n	8005948 <HAL_ADC_Start_DMA+0x138>
 800595a:	e7a1      	b.n	80058a0 <HAL_ADC_Start_DMA+0x90>
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800595c:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8005960:	689b      	ldr	r3, [r3, #8]
 8005962:	06d9      	lsls	r1, r3, #27
 8005964:	d00b      	beq.n	800597e <HAL_ADC_Start_DMA+0x16e>
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005966:	6c63      	ldr	r3, [r4, #68]	; 0x44
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8005968:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800596c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005970:	6463      	str	r3, [r4, #68]	; 0x44
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8005972:	68d3      	ldr	r3, [r2, #12]
 8005974:	f3c3 6340 	ubfx	r3, r3, #25, #1
 8005978:	e7ae      	b.n	80058d8 <HAL_ADC_Start_DMA+0xc8>
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800597a:	4b07      	ldr	r3, [pc, #28]	; (8005998 <HAL_ADC_Start_DMA+0x188>)
 800597c:	689b      	ldr	r3, [r3, #8]
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800597e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005980:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8005984:	6463      	str	r3, [r4, #68]	; 0x44
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8005986:	68eb      	ldr	r3, [r5, #12]
 8005988:	019b      	lsls	r3, r3, #6
 800598a:	d5ac      	bpl.n	80058e6 <HAL_ADC_Start_DMA+0xd6>
 800598c:	e7a5      	b.n	80058da <HAL_ADC_Start_DMA+0xca>
 800598e:	bf00      	nop
 8005990:	50000100 	.word	0x50000100
 8005994:	50000700 	.word	0x50000700
 8005998:	50000300 	.word	0x50000300
 800599c:	8000003f 	.word	0x8000003f
 80059a0:	50000400 	.word	0x50000400
 80059a4:	08005205 	.word	0x08005205
 80059a8:	080051e5 	.word	0x080051e5
 80059ac:	080051fd 	.word	0x080051fd

080059b0 <HAL_ADC_Stop_DMA>:
  __HAL_LOCK(hadc);
 80059b0:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80059b4:	2b01      	cmp	r3, #1
{  
 80059b6:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hadc);
 80059b8:	d04d      	beq.n	8005a56 <HAL_ADC_Stop_DMA+0xa6>
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc))
 80059ba:	6803      	ldr	r3, [r0, #0]
 80059bc:	689a      	ldr	r2, [r3, #8]
  __HAL_LOCK(hadc);
 80059be:	2101      	movs	r1, #1
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc))
 80059c0:	f012 0f0c 	tst.w	r2, #12
 80059c4:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 80059c6:	f880 1040 	strb.w	r1, [r0, #64]	; 0x40
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc))
 80059ca:	d024      	beq.n	8005a16 <HAL_ADC_Stop_DMA+0x66>
    if ((HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_JAUTO)) &&
 80059cc:	68da      	ldr	r2, [r3, #12]
 80059ce:	0195      	lsls	r5, r2, #6
 80059d0:	d506      	bpl.n	80059e0 <HAL_ADC_Stop_DMA+0x30>
 80059d2:	69c2      	ldr	r2, [r0, #28]
 80059d4:	428a      	cmp	r2, r1
 80059d6:	d103      	bne.n	80059e0 <HAL_ADC_Stop_DMA+0x30>
         (hadc->Init.ContinuousConvMode==ENABLE)               &&
 80059d8:	6982      	ldr	r2, [r0, #24]
 80059da:	428a      	cmp	r2, r1
 80059dc:	f000 8081 	beq.w	8005ae2 <HAL_ADC_Stop_DMA+0x132>
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 80059e0:	689a      	ldr	r2, [r3, #8]
 80059e2:	0750      	lsls	r0, r2, #29
 80059e4:	d506      	bpl.n	80059f4 <HAL_ADC_Stop_DMA+0x44>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)     )
 80059e6:	689a      	ldr	r2, [r3, #8]
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 80059e8:	0792      	lsls	r2, r2, #30
 80059ea:	d403      	bmi.n	80059f4 <HAL_ADC_Stop_DMA+0x44>
        hadc->Instance->CR |= ADC_CR_ADSTP;
 80059ec:	689a      	ldr	r2, [r3, #8]
 80059ee:	f042 0210 	orr.w	r2, r2, #16
 80059f2:	609a      	str	r2, [r3, #8]
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 80059f4:	689a      	ldr	r2, [r3, #8]
 80059f6:	0716      	lsls	r6, r2, #28
 80059f8:	d430      	bmi.n	8005a5c <HAL_ADC_Stop_DMA+0xac>
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 80059fa:	250c      	movs	r5, #12
    tickstart = HAL_GetTick();
 80059fc:	f7ff fbe0 	bl	80051c0 <HAL_GetTick>
 8005a00:	4606      	mov	r6, r0
 8005a02:	e004      	b.n	8005a0e <HAL_ADC_Stop_DMA+0x5e>
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8005a04:	f7ff fbdc 	bl	80051c0 <HAL_GetTick>
 8005a08:	1b80      	subs	r0, r0, r6
 8005a0a:	280b      	cmp	r0, #11
 8005a0c:	d85f      	bhi.n	8005ace <HAL_ADC_Stop_DMA+0x11e>
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 8005a0e:	6823      	ldr	r3, [r4, #0]
 8005a10:	689a      	ldr	r2, [r3, #8]
 8005a12:	422a      	tst	r2, r5
 8005a14:	d1f6      	bne.n	8005a04 <HAL_ADC_Stop_DMA+0x54>
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8005a16:	68da      	ldr	r2, [r3, #12]
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);   
 8005a18:	6be0      	ldr	r0, [r4, #60]	; 0x3c
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8005a1a:	f022 0201 	bic.w	r2, r2, #1
 8005a1e:	60da      	str	r2, [r3, #12]
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);   
 8005a20:	f000 fd76 	bl	8006510 <HAL_DMA_Abort>
    if (tmp_hal_status != HAL_OK)
 8005a24:	4605      	mov	r5, r0
 8005a26:	bb08      	cbnz	r0, 8005a6c <HAL_ADC_Stop_DMA+0xbc>
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8005a28:	6823      	ldr	r3, [r4, #0]
 8005a2a:	685a      	ldr	r2, [r3, #4]
 8005a2c:	f022 0210 	bic.w	r2, r2, #16
 8005a30:	605a      	str	r2, [r3, #4]
  if (ADC_IS_ENABLE(hadc) != RESET )
 8005a32:	689a      	ldr	r2, [r3, #8]
 8005a34:	f002 0203 	and.w	r2, r2, #3
 8005a38:	2a01      	cmp	r2, #1
 8005a3a:	d063      	beq.n	8005b04 <HAL_ADC_Stop_DMA+0x154>
      ADC_STATE_CLR_SET(hadc->State,
 8005a3c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005a3e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8005a42:	f023 0301 	bic.w	r3, r3, #1
 8005a46:	f043 0301 	orr.w	r3, r3, #1
 8005a4a:	6463      	str	r3, [r4, #68]	; 0x44
  __HAL_UNLOCK(hadc);
 8005a4c:	2300      	movs	r3, #0
 8005a4e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
}
 8005a52:	4628      	mov	r0, r5
 8005a54:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(hadc);
 8005a56:	2502      	movs	r5, #2
}
 8005a58:	4628      	mov	r0, r5
 8005a5a:	bd70      	pop	{r4, r5, r6, pc}
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)      )
 8005a5c:	689a      	ldr	r2, [r3, #8]
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 8005a5e:	0795      	lsls	r5, r2, #30
 8005a60:	d4cb      	bmi.n	80059fa <HAL_ADC_Stop_DMA+0x4a>
        hadc->Instance->CR |= ADC_CR_JADSTP;
 8005a62:	689a      	ldr	r2, [r3, #8]
 8005a64:	f042 0220 	orr.w	r2, r2, #32
 8005a68:	609a      	str	r2, [r3, #8]
 8005a6a:	e7c6      	b.n	80059fa <HAL_ADC_Stop_DMA+0x4a>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);     
 8005a6c:	6c62      	ldr	r2, [r4, #68]	; 0x44
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8005a6e:	6823      	ldr	r3, [r4, #0]
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);     
 8005a70:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005a74:	6462      	str	r2, [r4, #68]	; 0x44
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8005a76:	685a      	ldr	r2, [r3, #4]
 8005a78:	f022 0210 	bic.w	r2, r2, #16
 8005a7c:	605a      	str	r2, [r3, #4]
  if (ADC_IS_ENABLE(hadc) != RESET )
 8005a7e:	689a      	ldr	r2, [r3, #8]
 8005a80:	f002 0203 	and.w	r2, r2, #3
 8005a84:	2a01      	cmp	r2, #1
 8005a86:	d1e1      	bne.n	8005a4c <HAL_ADC_Stop_DMA+0x9c>
 8005a88:	681a      	ldr	r2, [r3, #0]
 8005a8a:	07d2      	lsls	r2, r2, #31
 8005a8c:	d5de      	bpl.n	8005a4c <HAL_ADC_Stop_DMA+0x9c>
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8005a8e:	689a      	ldr	r2, [r3, #8]
 8005a90:	f002 020d 	and.w	r2, r2, #13
 8005a94:	2a01      	cmp	r2, #1
 8005a96:	d047      	beq.n	8005b28 <HAL_ADC_Stop_DMA+0x178>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005a98:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005a9a:	f043 0310 	orr.w	r3, r3, #16
 8005a9e:	6463      	str	r3, [r4, #68]	; 0x44
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005aa0:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8005aa2:	f043 0301 	orr.w	r3, r3, #1
 8005aa6:	64a3      	str	r3, [r4, #72]	; 0x48
 8005aa8:	e7d0      	b.n	8005a4c <HAL_ADC_Stop_DMA+0x9c>
      __HAL_ADC_DISABLE(hadc);
 8005aaa:	689a      	ldr	r2, [r3, #8]
 8005aac:	2103      	movs	r1, #3
 8005aae:	f042 0202 	orr.w	r2, r2, #2
 8005ab2:	609a      	str	r2, [r3, #8]
 8005ab4:	6019      	str	r1, [r3, #0]
    tickstart = HAL_GetTick();
 8005ab6:	f7ff fb83 	bl	80051c0 <HAL_GetTick>
 8005aba:	4606      	mov	r6, r0
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8005abc:	6823      	ldr	r3, [r4, #0]
 8005abe:	689b      	ldr	r3, [r3, #8]
 8005ac0:	07d9      	lsls	r1, r3, #31
 8005ac2:	d5bb      	bpl.n	8005a3c <HAL_ADC_Stop_DMA+0x8c>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8005ac4:	f7ff fb7c 	bl	80051c0 <HAL_GetTick>
 8005ac8:	1b80      	subs	r0, r0, r6
 8005aca:	2802      	cmp	r0, #2
 8005acc:	d9f6      	bls.n	8005abc <HAL_ADC_Stop_DMA+0x10c>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005ace:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005ad0:	f043 0310 	orr.w	r3, r3, #16
 8005ad4:	6463      	str	r3, [r4, #68]	; 0x44
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005ad6:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8005ad8:	f043 0301 	orr.w	r3, r3, #1
 8005adc:	64a3      	str	r3, [r4, #72]	; 0x48
 8005ade:	2501      	movs	r5, #1
 8005ae0:	e7b4      	b.n	8005a4c <HAL_ADC_Stop_DMA+0x9c>
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 8005ae2:	681a      	ldr	r2, [r3, #0]
 8005ae4:	0650      	lsls	r0, r2, #25
 8005ae6:	d406      	bmi.n	8005af6 <HAL_ADC_Stop_DMA+0x146>
 8005ae8:	4a1d      	ldr	r2, [pc, #116]	; (8005b60 <HAL_ADC_Stop_DMA+0x1b0>)
 8005aea:	e001      	b.n	8005af0 <HAL_ADC_Stop_DMA+0x140>
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES *4U))
 8005aec:	3a01      	subs	r2, #1
 8005aee:	d0ee      	beq.n	8005ace <HAL_ADC_Stop_DMA+0x11e>
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 8005af0:	6819      	ldr	r1, [r3, #0]
 8005af2:	0649      	lsls	r1, r1, #25
 8005af4:	d5fa      	bpl.n	8005aec <HAL_ADC_Stop_DMA+0x13c>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8005af6:	2240      	movs	r2, #64	; 0x40
 8005af8:	601a      	str	r2, [r3, #0]
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8005afa:	689a      	ldr	r2, [r3, #8]
 8005afc:	0752      	lsls	r2, r2, #29
 8005afe:	d427      	bmi.n	8005b50 <HAL_ADC_Stop_DMA+0x1a0>
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8005b00:	2504      	movs	r5, #4
 8005b02:	e77b      	b.n	80059fc <HAL_ADC_Stop_DMA+0x4c>
  if (ADC_IS_ENABLE(hadc) != RESET )
 8005b04:	6819      	ldr	r1, [r3, #0]
 8005b06:	07c8      	lsls	r0, r1, #31
 8005b08:	d598      	bpl.n	8005a3c <HAL_ADC_Stop_DMA+0x8c>
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8005b0a:	6899      	ldr	r1, [r3, #8]
 8005b0c:	f001 010d 	and.w	r1, r1, #13
 8005b10:	2901      	cmp	r1, #1
 8005b12:	d0ca      	beq.n	8005aaa <HAL_ADC_Stop_DMA+0xfa>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005b14:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005b16:	f043 0310 	orr.w	r3, r3, #16
 8005b1a:	6463      	str	r3, [r4, #68]	; 0x44
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005b1c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8005b1e:	f043 0301 	orr.w	r3, r3, #1
      return HAL_ERROR;
 8005b22:	4615      	mov	r5, r2
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005b24:	64a3      	str	r3, [r4, #72]	; 0x48
 8005b26:	e791      	b.n	8005a4c <HAL_ADC_Stop_DMA+0x9c>
      __HAL_ADC_DISABLE(hadc);
 8005b28:	689a      	ldr	r2, [r3, #8]
 8005b2a:	2103      	movs	r1, #3
 8005b2c:	f042 0202 	orr.w	r2, r2, #2
 8005b30:	609a      	str	r2, [r3, #8]
 8005b32:	6019      	str	r1, [r3, #0]
    tickstart = HAL_GetTick();
 8005b34:	f7ff fb44 	bl	80051c0 <HAL_GetTick>
 8005b38:	4606      	mov	r6, r0
 8005b3a:	e004      	b.n	8005b46 <HAL_ADC_Stop_DMA+0x196>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8005b3c:	f7ff fb40 	bl	80051c0 <HAL_GetTick>
 8005b40:	1b80      	subs	r0, r0, r6
 8005b42:	2802      	cmp	r0, #2
 8005b44:	d8a8      	bhi.n	8005a98 <HAL_ADC_Stop_DMA+0xe8>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8005b46:	6823      	ldr	r3, [r4, #0]
 8005b48:	689b      	ldr	r3, [r3, #8]
 8005b4a:	07db      	lsls	r3, r3, #31
 8005b4c:	d4f6      	bmi.n	8005b3c <HAL_ADC_Stop_DMA+0x18c>
 8005b4e:	e77d      	b.n	8005a4c <HAL_ADC_Stop_DMA+0x9c>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)     )
 8005b50:	689a      	ldr	r2, [r3, #8]
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8005b52:	0791      	lsls	r1, r2, #30
 8005b54:	d4d4      	bmi.n	8005b00 <HAL_ADC_Stop_DMA+0x150>
        hadc->Instance->CR |= ADC_CR_ADSTP;
 8005b56:	689a      	ldr	r2, [r3, #8]
 8005b58:	f042 0210 	orr.w	r2, r2, #16
 8005b5c:	609a      	str	r2, [r3, #8]
 8005b5e:	e7cf      	b.n	8005b00 <HAL_ADC_Stop_DMA+0x150>
 8005b60:	00099400 	.word	0x00099400

08005b64 <HAL_ADCEx_Calibration_Start>:
  __HAL_LOCK(hadc);
 8005b64:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8005b68:	2b01      	cmp	r3, #1
 8005b6a:	d044      	beq.n	8005bf6 <HAL_ADCEx_Calibration_Start+0x92>
  if (ADC_IS_ENABLE(hadc) != RESET )
 8005b6c:	6803      	ldr	r3, [r0, #0]
{
 8005b6e:	b570      	push	{r4, r5, r6, lr}
 8005b70:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) != RESET )
 8005b72:	6898      	ldr	r0, [r3, #8]
  __HAL_LOCK(hadc);
 8005b74:	2201      	movs	r2, #1
  if (ADC_IS_ENABLE(hadc) != RESET )
 8005b76:	f000 0003 	and.w	r0, r0, #3
 8005b7a:	4290      	cmp	r0, r2
 8005b7c:	460d      	mov	r5, r1
  __HAL_LOCK(hadc);
 8005b7e:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
  if (ADC_IS_ENABLE(hadc) != RESET )
 8005b82:	d027      	beq.n	8005bd4 <HAL_ADCEx_Calibration_Start+0x70>
    hadc->State = HAL_ADC_STATE_READY;
 8005b84:	2201      	movs	r2, #1
 8005b86:	6462      	str	r2, [r4, #68]	; 0x44
    hadc->Instance->CR &= (~ADC_CR_ADCALDIF);
 8005b88:	689a      	ldr	r2, [r3, #8]
    if (SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8005b8a:	2d01      	cmp	r5, #1
    hadc->Instance->CR &= (~ADC_CR_ADCALDIF);
 8005b8c:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
 8005b90:	609a      	str	r2, [r3, #8]
    if (SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8005b92:	d103      	bne.n	8005b9c <HAL_ADCEx_Calibration_Start+0x38>
      hadc->Instance->CR |= ADC_CR_ADCALDIF;
 8005b94:	689a      	ldr	r2, [r3, #8]
 8005b96:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8005b9a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR |= ADC_CR_ADCAL;
 8005b9c:	689a      	ldr	r2, [r3, #8]
 8005b9e:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8005ba2:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();  
 8005ba4:	f7ff fb0c 	bl	80051c0 <HAL_GetTick>
 8005ba8:	4605      	mov	r5, r0
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8005baa:	e004      	b.n	8005bb6 <HAL_ADCEx_Calibration_Start+0x52>
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8005bac:	f7ff fb08 	bl	80051c0 <HAL_GetTick>
 8005bb0:	1b40      	subs	r0, r0, r5
 8005bb2:	280a      	cmp	r0, #10
 8005bb4:	d821      	bhi.n	8005bfa <HAL_ADCEx_Calibration_Start+0x96>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8005bb6:	6823      	ldr	r3, [r4, #0]
 8005bb8:	689b      	ldr	r3, [r3, #8]
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	dbf6      	blt.n	8005bac <HAL_ADCEx_Calibration_Start+0x48>
    ADC_STATE_CLR_SET(hadc->State,
 8005bbe:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005bc0:	f023 0303 	bic.w	r3, r3, #3
 8005bc4:	f043 0301 	orr.w	r3, r3, #1
 8005bc8:	6463      	str	r3, [r4, #68]	; 0x44
  tmp_hal_status = ADC_Disable(hadc);
 8005bca:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 8005bcc:	2300      	movs	r3, #0
 8005bce:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
}
 8005bd2:	bd70      	pop	{r4, r5, r6, pc}
  if (ADC_IS_ENABLE(hadc) != RESET )
 8005bd4:	681a      	ldr	r2, [r3, #0]
 8005bd6:	07d1      	lsls	r1, r2, #31
 8005bd8:	d5d4      	bpl.n	8005b84 <HAL_ADCEx_Calibration_Start+0x20>
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8005bda:	689a      	ldr	r2, [r3, #8]
 8005bdc:	f002 020d 	and.w	r2, r2, #13
 8005be0:	2a01      	cmp	r2, #1
 8005be2:	d015      	beq.n	8005c10 <HAL_ADCEx_Calibration_Start+0xac>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005be4:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005be6:	f043 0310 	orr.w	r3, r3, #16
 8005bea:	6463      	str	r3, [r4, #68]	; 0x44
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005bec:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8005bee:	f043 0301 	orr.w	r3, r3, #1
 8005bf2:	64a3      	str	r3, [r4, #72]	; 0x48
 8005bf4:	e7ea      	b.n	8005bcc <HAL_ADCEx_Calibration_Start+0x68>
  __HAL_LOCK(hadc);
 8005bf6:	2002      	movs	r0, #2
}
 8005bf8:	4770      	bx	lr
        ADC_STATE_CLR_SET(hadc->State,
 8005bfa:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005bfc:	f023 0312 	bic.w	r3, r3, #18
 8005c00:	f043 0310 	orr.w	r3, r3, #16
        __HAL_UNLOCK(hadc);
 8005c04:	2200      	movs	r2, #0
        ADC_STATE_CLR_SET(hadc->State,
 8005c06:	6463      	str	r3, [r4, #68]	; 0x44
        __HAL_UNLOCK(hadc);
 8005c08:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
        return HAL_ERROR;
 8005c0c:	2001      	movs	r0, #1
}
 8005c0e:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_ADC_DISABLE(hadc);
 8005c10:	689a      	ldr	r2, [r3, #8]
 8005c12:	2103      	movs	r1, #3
 8005c14:	f042 0202 	orr.w	r2, r2, #2
 8005c18:	609a      	str	r2, [r3, #8]
 8005c1a:	6019      	str	r1, [r3, #0]
    tickstart = HAL_GetTick();
 8005c1c:	f7ff fad0 	bl	80051c0 <HAL_GetTick>
 8005c20:	4606      	mov	r6, r0
 8005c22:	e004      	b.n	8005c2e <HAL_ADCEx_Calibration_Start+0xca>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8005c24:	f7ff facc 	bl	80051c0 <HAL_GetTick>
 8005c28:	1b80      	subs	r0, r0, r6
 8005c2a:	2802      	cmp	r0, #2
 8005c2c:	d804      	bhi.n	8005c38 <HAL_ADCEx_Calibration_Start+0xd4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8005c2e:	6823      	ldr	r3, [r4, #0]
 8005c30:	689a      	ldr	r2, [r3, #8]
 8005c32:	07d2      	lsls	r2, r2, #31
 8005c34:	d4f6      	bmi.n	8005c24 <HAL_ADCEx_Calibration_Start+0xc0>
 8005c36:	e7a5      	b.n	8005b84 <HAL_ADCEx_Calibration_Start+0x20>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005c38:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005c3a:	f043 0310 	orr.w	r3, r3, #16
 8005c3e:	6463      	str	r3, [r4, #68]	; 0x44
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005c40:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8005c42:	f043 0301 	orr.w	r3, r3, #1
 8005c46:	64a3      	str	r3, [r4, #72]	; 0x48
    tmp_hal_status = HAL_ERROR;
 8005c48:	2001      	movs	r0, #1
 8005c4a:	e7bf      	b.n	8005bcc <HAL_ADCEx_Calibration_Start+0x68>

08005c4c <HAL_ADC_ConfigChannel>:
{
 8005c4c:	b4f0      	push	{r4, r5, r6, r7}
 8005c4e:	4602      	mov	r2, r0
 8005c50:	b082      	sub	sp, #8
  __HAL_LOCK(hadc);
 8005c52:	f892 3040 	ldrb.w	r3, [r2, #64]	; 0x40
  __IO uint32_t wait_loop_index = 0U;
 8005c56:	2000      	movs	r0, #0
  __HAL_LOCK(hadc);
 8005c58:	2b01      	cmp	r3, #1
  __IO uint32_t wait_loop_index = 0U;
 8005c5a:	9001      	str	r0, [sp, #4]
  __HAL_LOCK(hadc);
 8005c5c:	f000 80de 	beq.w	8005e1c <HAL_ADC_ConfigChannel+0x1d0>
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8005c60:	6813      	ldr	r3, [r2, #0]
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8005c62:	68cc      	ldr	r4, [r1, #12]
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8005c64:	689d      	ldr	r5, [r3, #8]
  __HAL_LOCK(hadc);
 8005c66:	2001      	movs	r0, #1
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8005c68:	076d      	lsls	r5, r5, #29
  __HAL_LOCK(hadc);
 8005c6a:	f882 0040 	strb.w	r0, [r2, #64]	; 0x40
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8005c6e:	d437      	bmi.n	8005ce0 <HAL_ADC_ConfigChannel+0x94>
 8005c70:	e9d1 5600 	ldrd	r5, r6, [r1]
 8005c74:	eb06 0046 	add.w	r0, r6, r6, lsl #1
    if (sConfig->Rank < 5U)
 8005c78:	2e04      	cmp	r6, #4
 8005c7a:	ea4f 0040 	mov.w	r0, r0, lsl #1
 8005c7e:	f200 80a3 	bhi.w	8005dc8 <HAL_ADC_ConfigChannel+0x17c>
      MODIFY_REG(hadc->Instance->SQR1,
 8005c82:	6b1e      	ldr	r6, [r3, #48]	; 0x30
 8005c84:	271f      	movs	r7, #31
 8005c86:	4087      	lsls	r7, r0
 8005c88:	ea26 0607 	bic.w	r6, r6, r7
 8005c8c:	fa05 f000 	lsl.w	r0, r5, r0
 8005c90:	4330      	orrs	r0, r6
 8005c92:	6318      	str	r0, [r3, #48]	; 0x30
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8005c94:	6898      	ldr	r0, [r3, #8]
 8005c96:	f010 0f0c 	tst.w	r0, #12
 8005c9a:	d14f      	bne.n	8005d3c <HAL_ADC_ConfigChannel+0xf0>
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8005c9c:	2d09      	cmp	r5, #9
 8005c9e:	eb05 0645 	add.w	r6, r5, r5, lsl #1
 8005ca2:	6888      	ldr	r0, [r1, #8]
 8005ca4:	f200 809f 	bhi.w	8005de6 <HAL_ADC_ConfigChannel+0x19a>
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8005ca8:	695f      	ldr	r7, [r3, #20]
 8005caa:	f04f 0c07 	mov.w	ip, #7
 8005cae:	fa0c fc06 	lsl.w	ip, ip, r6
 8005cb2:	40b0      	lsls	r0, r6
 8005cb4:	ea27 060c 	bic.w	r6, r7, ip
 8005cb8:	4330      	orrs	r0, r6
 8005cba:	6158      	str	r0, [r3, #20]
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8005cbc:	e9d1 6704 	ldrd	r6, r7, [r1, #16]
 8005cc0:	68d8      	ldr	r0, [r3, #12]
 8005cc2:	f3c0 00c1 	ubfx	r0, r0, #3, #2
 8005cc6:	0040      	lsls	r0, r0, #1
    switch (sConfig->OffsetNumber)
 8005cc8:	3e01      	subs	r6, #1
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8005cca:	fa07 f000 	lsl.w	r0, r7, r0
 8005cce:	06af      	lsls	r7, r5, #26
    switch (sConfig->OffsetNumber)
 8005cd0:	2e03      	cmp	r6, #3
 8005cd2:	d80f      	bhi.n	8005cf4 <HAL_ADC_ConfigChannel+0xa8>
 8005cd4:	e8df f016 	tbh	[pc, r6, lsl #1]
 8005cd8:	00f200fd 	.word	0x00f200fd
 8005cdc:	00dc00e7 	.word	0x00dc00e7
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005ce0:	6c53      	ldr	r3, [r2, #68]	; 0x44
 8005ce2:	f043 0320 	orr.w	r3, r3, #32
 8005ce6:	6453      	str	r3, [r2, #68]	; 0x44
  __HAL_UNLOCK(hadc);
 8005ce8:	2300      	movs	r3, #0
 8005cea:	f882 3040 	strb.w	r3, [r2, #64]	; 0x40
}
 8005cee:	b002      	add	sp, #8
 8005cf0:	bcf0      	pop	{r4, r5, r6, r7}
 8005cf2:	4770      	bx	lr
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8005cf4:	6e18      	ldr	r0, [r3, #96]	; 0x60
 8005cf6:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8005cfa:	42b8      	cmp	r0, r7
 8005cfc:	d103      	bne.n	8005d06 <HAL_ADC_ConfigChannel+0xba>
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8005cfe:	6e18      	ldr	r0, [r3, #96]	; 0x60
 8005d00:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8005d04:	6618      	str	r0, [r3, #96]	; 0x60
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8005d06:	6e58      	ldr	r0, [r3, #100]	; 0x64
 8005d08:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8005d0c:	42b8      	cmp	r0, r7
 8005d0e:	d103      	bne.n	8005d18 <HAL_ADC_ConfigChannel+0xcc>
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8005d10:	6e58      	ldr	r0, [r3, #100]	; 0x64
 8005d12:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8005d16:	6658      	str	r0, [r3, #100]	; 0x64
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8005d18:	6e98      	ldr	r0, [r3, #104]	; 0x68
 8005d1a:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8005d1e:	42b8      	cmp	r0, r7
 8005d20:	d103      	bne.n	8005d2a <HAL_ADC_ConfigChannel+0xde>
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8005d22:	6e98      	ldr	r0, [r3, #104]	; 0x68
 8005d24:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8005d28:	6698      	str	r0, [r3, #104]	; 0x68
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8005d2a:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 8005d2c:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8005d30:	42b8      	cmp	r0, r7
 8005d32:	d103      	bne.n	8005d3c <HAL_ADC_ConfigChannel+0xf0>
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8005d34:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 8005d36:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8005d3a:	66d8      	str	r0, [r3, #108]	; 0x6c
  if (ADC_IS_ENABLE(hadc) == RESET)
 8005d3c:	6898      	ldr	r0, [r3, #8]
 8005d3e:	f000 0003 	and.w	r0, r0, #3
 8005d42:	2801      	cmp	r0, #1
 8005d44:	d06e      	beq.n	8005e24 <HAL_ADC_ConfigChannel+0x1d8>
 8005d46:	2001      	movs	r0, #1
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8005d48:	2c01      	cmp	r4, #1
 8005d4a:	fa00 f005 	lsl.w	r0, r0, r5
 8005d4e:	d06d      	beq.n	8005e2c <HAL_ADC_ConfigChannel+0x1e0>
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8005d50:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8005d54:	ea21 0000 	bic.w	r0, r1, r0
 8005d58:	f8c3 00b0 	str.w	r0, [r3, #176]	; 0xb0
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005d5c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005d60:	d07d      	beq.n	8005e5e <HAL_ADC_ConfigChannel+0x212>
 8005d62:	4c87      	ldr	r4, [pc, #540]	; (8005f80 <HAL_ADC_ConfigChannel+0x334>)
 8005d64:	4987      	ldr	r1, [pc, #540]	; (8005f84 <HAL_ADC_ConfigChannel+0x338>)
 8005d66:	4888      	ldr	r0, [pc, #544]	; (8005f88 <HAL_ADC_ConfigChannel+0x33c>)
 8005d68:	42a3      	cmp	r3, r4
 8005d6a:	bf08      	it	eq
 8005d6c:	4601      	moveq	r1, r0
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8005d6e:	2d10      	cmp	r5, #16
 8005d70:	d071      	beq.n	8005e56 <HAL_ADC_ConfigChannel+0x20a>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8005d72:	2d11      	cmp	r5, #17
 8005d74:	d04e      	beq.n	8005e14 <HAL_ADC_ConfigChannel+0x1c8>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8005d76:	2d12      	cmp	r5, #18
 8005d78:	d124      	bne.n	8005dc4 <HAL_ADC_ConfigChannel+0x178>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8005d7a:	6888      	ldr	r0, [r1, #8]
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8005d7c:	0240      	lsls	r0, r0, #9
 8005d7e:	d421      	bmi.n	8005dc4 <HAL_ADC_ConfigChannel+0x178>
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8005d80:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005d84:	f000 80e4 	beq.w	8005f50 <HAL_ADC_ConfigChannel+0x304>
 8005d88:	487d      	ldr	r0, [pc, #500]	; (8005f80 <HAL_ADC_ConfigChannel+0x334>)
 8005d8a:	4283      	cmp	r3, r0
 8005d8c:	f000 80ec 	beq.w	8005f68 <HAL_ADC_ConfigChannel+0x31c>
 8005d90:	4c7e      	ldr	r4, [pc, #504]	; (8005f8c <HAL_ADC_ConfigChannel+0x340>)
 8005d92:	42a3      	cmp	r3, r4
 8005d94:	f000 80a8 	beq.w	8005ee8 <HAL_ADC_ConfigChannel+0x29c>
 8005d98:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 8005d9c:	4283      	cmp	r3, r0
 8005d9e:	f000 80a4 	beq.w	8005eea <HAL_ADC_ConfigChannel+0x29e>
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8005da2:	6898      	ldr	r0, [r3, #8]
 8005da4:	f000 0003 	and.w	r0, r0, #3
 8005da8:	2801      	cmp	r0, #1
 8005daa:	f000 80e4 	beq.w	8005f76 <HAL_ADC_ConfigChannel+0x32a>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8005dae:	2d10      	cmp	r5, #16
 8005db0:	d008      	beq.n	8005dc4 <HAL_ADC_ConfigChannel+0x178>
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8005db2:	2d11      	cmp	r5, #17
 8005db4:	f000 80ce 	beq.w	8005f54 <HAL_ADC_ConfigChannel+0x308>
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8005db8:	2d12      	cmp	r5, #18
 8005dba:	d103      	bne.n	8005dc4 <HAL_ADC_ConfigChannel+0x178>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8005dbc:	688b      	ldr	r3, [r1, #8]
 8005dbe:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8005dc2:	608b      	str	r3, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005dc4:	2000      	movs	r0, #0
 8005dc6:	e78f      	b.n	8005ce8 <HAL_ADC_ConfigChannel+0x9c>
    else if (sConfig->Rank < 10U)
 8005dc8:	2e09      	cmp	r6, #9
 8005dca:	d918      	bls.n	8005dfe <HAL_ADC_ConfigChannel+0x1b2>
    else if (sConfig->Rank < 15U)
 8005dcc:	2e0e      	cmp	r6, #14
 8005dce:	d854      	bhi.n	8005e7a <HAL_ADC_ConfigChannel+0x22e>
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8005dd0:	383c      	subs	r0, #60	; 0x3c
 8005dd2:	6b9e      	ldr	r6, [r3, #56]	; 0x38
 8005dd4:	271f      	movs	r7, #31
 8005dd6:	4087      	lsls	r7, r0
 8005dd8:	ea26 0607 	bic.w	r6, r6, r7
 8005ddc:	fa05 f000 	lsl.w	r0, r5, r0
 8005de0:	4330      	orrs	r0, r6
 8005de2:	6398      	str	r0, [r3, #56]	; 0x38
 8005de4:	e756      	b.n	8005c94 <HAL_ADC_ConfigChannel+0x48>
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8005de6:	3e1e      	subs	r6, #30
 8005de8:	699f      	ldr	r7, [r3, #24]
 8005dea:	f04f 0c07 	mov.w	ip, #7
 8005dee:	fa0c fc06 	lsl.w	ip, ip, r6
 8005df2:	40b0      	lsls	r0, r6
 8005df4:	ea27 060c 	bic.w	r6, r7, ip
 8005df8:	4330      	orrs	r0, r6
 8005dfa:	6198      	str	r0, [r3, #24]
 8005dfc:	e75e      	b.n	8005cbc <HAL_ADC_ConfigChannel+0x70>
      MODIFY_REG(hadc->Instance->SQR2,
 8005dfe:	381e      	subs	r0, #30
 8005e00:	6b5e      	ldr	r6, [r3, #52]	; 0x34
 8005e02:	271f      	movs	r7, #31
 8005e04:	4087      	lsls	r7, r0
 8005e06:	ea26 0607 	bic.w	r6, r6, r7
 8005e0a:	fa05 f000 	lsl.w	r0, r5, r0
 8005e0e:	4330      	orrs	r0, r6
 8005e10:	6358      	str	r0, [r3, #52]	; 0x34
 8005e12:	e73f      	b.n	8005c94 <HAL_ADC_ConfigChannel+0x48>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8005e14:	6888      	ldr	r0, [r1, #8]
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8005e16:	01c4      	lsls	r4, r0, #7
 8005e18:	d5b2      	bpl.n	8005d80 <HAL_ADC_ConfigChannel+0x134>
 8005e1a:	e7d3      	b.n	8005dc4 <HAL_ADC_ConfigChannel+0x178>
  __HAL_LOCK(hadc);
 8005e1c:	2002      	movs	r0, #2
}
 8005e1e:	b002      	add	sp, #8
 8005e20:	bcf0      	pop	{r4, r5, r6, r7}
 8005e22:	4770      	bx	lr
  if (ADC_IS_ENABLE(hadc) == RESET)
 8005e24:	6818      	ldr	r0, [r3, #0]
 8005e26:	07c7      	lsls	r7, r0, #31
 8005e28:	d58d      	bpl.n	8005d46 <HAL_ADC_ConfigChannel+0xfa>
 8005e2a:	e7cb      	b.n	8005dc4 <HAL_ADC_ConfigChannel+0x178>
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8005e2c:	f8d3 40b0 	ldr.w	r4, [r3, #176]	; 0xb0
 8005e30:	688e      	ldr	r6, [r1, #8]
 8005e32:	4320      	orrs	r0, r4
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8005e34:	2d09      	cmp	r5, #9
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8005e36:	f8c3 00b0 	str.w	r0, [r3, #176]	; 0xb0
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8005e3a:	d912      	bls.n	8005e62 <HAL_ADC_ConfigChannel+0x216>
        MODIFY_REG(hadc->Instance->SMPR2,
 8005e3c:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 8005e40:	391b      	subs	r1, #27
 8005e42:	6998      	ldr	r0, [r3, #24]
 8005e44:	2407      	movs	r4, #7
 8005e46:	408c      	lsls	r4, r1
 8005e48:	ea20 0004 	bic.w	r0, r0, r4
 8005e4c:	fa06 f101 	lsl.w	r1, r6, r1
 8005e50:	4301      	orrs	r1, r0
 8005e52:	6199      	str	r1, [r3, #24]
 8005e54:	e782      	b.n	8005d5c <HAL_ADC_ConfigChannel+0x110>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8005e56:	6888      	ldr	r0, [r1, #8]
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8005e58:	0206      	lsls	r6, r0, #8
 8005e5a:	d591      	bpl.n	8005d80 <HAL_ADC_ConfigChannel+0x134>
 8005e5c:	e7b2      	b.n	8005dc4 <HAL_ADC_ConfigChannel+0x178>
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005e5e:	494a      	ldr	r1, [pc, #296]	; (8005f88 <HAL_ADC_ConfigChannel+0x33c>)
 8005e60:	e785      	b.n	8005d6e <HAL_ADC_ConfigChannel+0x122>
        MODIFY_REG(hadc->Instance->SMPR1,
 8005e62:	1c68      	adds	r0, r5, #1
 8005e64:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8005e68:	6959      	ldr	r1, [r3, #20]
 8005e6a:	2407      	movs	r4, #7
 8005e6c:	4084      	lsls	r4, r0
 8005e6e:	4086      	lsls	r6, r0
 8005e70:	ea21 0104 	bic.w	r1, r1, r4
 8005e74:	4331      	orrs	r1, r6
 8005e76:	6159      	str	r1, [r3, #20]
 8005e78:	e770      	b.n	8005d5c <HAL_ADC_ConfigChannel+0x110>
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8005e7a:	385a      	subs	r0, #90	; 0x5a
 8005e7c:	6bde      	ldr	r6, [r3, #60]	; 0x3c
 8005e7e:	271f      	movs	r7, #31
 8005e80:	4087      	lsls	r7, r0
 8005e82:	ea26 0607 	bic.w	r6, r6, r7
 8005e86:	fa05 f000 	lsl.w	r0, r5, r0
 8005e8a:	4330      	orrs	r0, r6
 8005e8c:	63d8      	str	r0, [r3, #60]	; 0x3c
 8005e8e:	e701      	b.n	8005c94 <HAL_ADC_ConfigChannel+0x48>
      MODIFY_REG(hadc->Instance->OFR4               ,
 8005e90:	f8d3 c06c 	ldr.w	ip, [r3, #108]	; 0x6c
 8005e94:	4e3e      	ldr	r6, [pc, #248]	; (8005f90 <HAL_ADC_ConfigChannel+0x344>)
 8005e96:	ea0c 0606 	and.w	r6, ip, r6
 8005e9a:	4337      	orrs	r7, r6
 8005e9c:	f047 4700 	orr.w	r7, r7, #2147483648	; 0x80000000
 8005ea0:	4338      	orrs	r0, r7
 8005ea2:	66d8      	str	r0, [r3, #108]	; 0x6c
      break;
 8005ea4:	e74a      	b.n	8005d3c <HAL_ADC_ConfigChannel+0xf0>
      MODIFY_REG(hadc->Instance->OFR3               ,
 8005ea6:	f8d3 c068 	ldr.w	ip, [r3, #104]	; 0x68
 8005eaa:	4e39      	ldr	r6, [pc, #228]	; (8005f90 <HAL_ADC_ConfigChannel+0x344>)
 8005eac:	ea0c 0606 	and.w	r6, ip, r6
 8005eb0:	4337      	orrs	r7, r6
 8005eb2:	f047 4700 	orr.w	r7, r7, #2147483648	; 0x80000000
 8005eb6:	4338      	orrs	r0, r7
 8005eb8:	6698      	str	r0, [r3, #104]	; 0x68
      break;
 8005eba:	e73f      	b.n	8005d3c <HAL_ADC_ConfigChannel+0xf0>
      MODIFY_REG(hadc->Instance->OFR2               ,
 8005ebc:	f8d3 c064 	ldr.w	ip, [r3, #100]	; 0x64
 8005ec0:	4e33      	ldr	r6, [pc, #204]	; (8005f90 <HAL_ADC_ConfigChannel+0x344>)
 8005ec2:	ea0c 0606 	and.w	r6, ip, r6
 8005ec6:	4337      	orrs	r7, r6
 8005ec8:	f047 4700 	orr.w	r7, r7, #2147483648	; 0x80000000
 8005ecc:	4338      	orrs	r0, r7
 8005ece:	6658      	str	r0, [r3, #100]	; 0x64
      break;
 8005ed0:	e734      	b.n	8005d3c <HAL_ADC_ConfigChannel+0xf0>
      MODIFY_REG(hadc->Instance->OFR1               ,
 8005ed2:	f8d3 c060 	ldr.w	ip, [r3, #96]	; 0x60
 8005ed6:	4e2e      	ldr	r6, [pc, #184]	; (8005f90 <HAL_ADC_ConfigChannel+0x344>)
 8005ed8:	ea0c 0606 	and.w	r6, ip, r6
 8005edc:	4337      	orrs	r7, r6
 8005ede:	f047 4700 	orr.w	r7, r7, #2147483648	; 0x80000000
 8005ee2:	4338      	orrs	r0, r7
 8005ee4:	6618      	str	r0, [r3, #96]	; 0x60
      break;
 8005ee6:	e729      	b.n	8005d3c <HAL_ADC_ConfigChannel+0xf0>
 8005ee8:	4c2a      	ldr	r4, [pc, #168]	; (8005f94 <HAL_ADC_ConfigChannel+0x348>)
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8005eea:	6898      	ldr	r0, [r3, #8]
 8005eec:	f000 0003 	and.w	r0, r0, #3
 8005ef0:	2801      	cmp	r0, #1
 8005ef2:	d024      	beq.n	8005f3e <HAL_ADC_ConfigChannel+0x2f2>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8005ef4:	68a0      	ldr	r0, [r4, #8]
 8005ef6:	f000 0003 	and.w	r0, r0, #3
 8005efa:	2801      	cmp	r0, #1
 8005efc:	d037      	beq.n	8005f6e <HAL_ADC_ConfigChannel+0x322>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8005efe:	2d10      	cmp	r5, #16
 8005f00:	f47f af57 	bne.w	8005db2 <HAL_ADC_ConfigChannel+0x166>
 8005f04:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005f08:	f47f af5c 	bne.w	8005dc4 <HAL_ADC_ConfigChannel+0x178>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8005f0c:	4b22      	ldr	r3, [pc, #136]	; (8005f98 <HAL_ADC_ConfigChannel+0x34c>)
 8005f0e:	4c23      	ldr	r4, [pc, #140]	; (8005f9c <HAL_ADC_ConfigChannel+0x350>)
 8005f10:	681b      	ldr	r3, [r3, #0]
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8005f12:	6888      	ldr	r0, [r1, #8]
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8005f14:	fba4 4303 	umull	r4, r3, r4, r3
 8005f18:	0c9b      	lsrs	r3, r3, #18
 8005f1a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8005f1e:	005b      	lsls	r3, r3, #1
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8005f20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8005f24:	6088      	str	r0, [r1, #8]
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8005f26:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8005f28:	9b01      	ldr	r3, [sp, #4]
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	f43f af4a 	beq.w	8005dc4 <HAL_ADC_ConfigChannel+0x178>
            wait_loop_index--;
 8005f30:	9b01      	ldr	r3, [sp, #4]
 8005f32:	3b01      	subs	r3, #1
 8005f34:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8005f36:	9b01      	ldr	r3, [sp, #4]
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d1f9      	bne.n	8005f30 <HAL_ADC_ConfigChannel+0x2e4>
 8005f3c:	e742      	b.n	8005dc4 <HAL_ADC_ConfigChannel+0x178>
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8005f3e:	6818      	ldr	r0, [r3, #0]
 8005f40:	07c6      	lsls	r6, r0, #31
 8005f42:	d5d7      	bpl.n	8005ef4 <HAL_ADC_ConfigChannel+0x2a8>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005f44:	6c53      	ldr	r3, [r2, #68]	; 0x44
 8005f46:	f043 0320 	orr.w	r3, r3, #32
 8005f4a:	6453      	str	r3, [r2, #68]	; 0x44
        tmp_hal_status = HAL_ERROR;
 8005f4c:	2001      	movs	r0, #1
 8005f4e:	e6cb      	b.n	8005ce8 <HAL_ADC_ConfigChannel+0x9c>
 8005f50:	4c0b      	ldr	r4, [pc, #44]	; (8005f80 <HAL_ADC_ConfigChannel+0x334>)
 8005f52:	e7ca      	b.n	8005eea <HAL_ADC_ConfigChannel+0x29e>
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8005f54:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005f58:	f47f af34 	bne.w	8005dc4 <HAL_ADC_ConfigChannel+0x178>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8005f5c:	688b      	ldr	r3, [r1, #8]
 8005f5e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005f62:	608b      	str	r3, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005f64:	2000      	movs	r0, #0
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8005f66:	e6bf      	b.n	8005ce8 <HAL_ADC_ConfigChannel+0x9c>
 8005f68:	f04f 44a0 	mov.w	r4, #1342177280	; 0x50000000
 8005f6c:	e7bd      	b.n	8005eea <HAL_ADC_ConfigChannel+0x29e>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8005f6e:	6820      	ldr	r0, [r4, #0]
 8005f70:	07c0      	lsls	r0, r0, #31
 8005f72:	d4e7      	bmi.n	8005f44 <HAL_ADC_ConfigChannel+0x2f8>
 8005f74:	e7c3      	b.n	8005efe <HAL_ADC_ConfigChannel+0x2b2>
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8005f76:	6818      	ldr	r0, [r3, #0]
 8005f78:	07c7      	lsls	r7, r0, #31
 8005f7a:	d4e3      	bmi.n	8005f44 <HAL_ADC_ConfigChannel+0x2f8>
 8005f7c:	e717      	b.n	8005dae <HAL_ADC_ConfigChannel+0x162>
 8005f7e:	bf00      	nop
 8005f80:	50000100 	.word	0x50000100
 8005f84:	50000700 	.word	0x50000700
 8005f88:	50000300 	.word	0x50000300
 8005f8c:	50000400 	.word	0x50000400
 8005f90:	83fff000 	.word	0x83fff000
 8005f94:	50000500 	.word	0x50000500
 8005f98:	20000004 	.word	0x20000004
 8005f9c:	431bde83 	.word	0x431bde83

08005fa0 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005fa0:	4a07      	ldr	r2, [pc, #28]	; (8005fc0 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8005fa2:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005fa4:	f64f 01ff 	movw	r1, #63743	; 0xf8ff
 8005fa8:	400b      	ands	r3, r1
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8005faa:	0200      	lsls	r0, r0, #8
 8005fac:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005fb0:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
 8005fb4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 8005fb8:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8005fba:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8005fbc:	4770      	bx	lr
 8005fbe:	bf00      	nop
 8005fc0:	e000ed00 	.word	0xe000ed00

08005fc4 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005fc4:	4b18      	ldr	r3, [pc, #96]	; (8006028 <HAL_NVIC_SetPriority+0x64>)
 8005fc6:	68db      	ldr	r3, [r3, #12]
 8005fc8:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005fcc:	b430      	push	{r4, r5}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005fce:	f1c3 0507 	rsb	r5, r3, #7
 8005fd2:	2d04      	cmp	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005fd4:	f103 0404 	add.w	r4, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005fd8:	bf28      	it	cs
 8005fda:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005fdc:	2c06      	cmp	r4, #6
 8005fde:	d919      	bls.n	8006014 <HAL_NVIC_SetPriority+0x50>
 8005fe0:	3b03      	subs	r3, #3
 8005fe2:	f04f 34ff 	mov.w	r4, #4294967295
 8005fe6:	409c      	lsls	r4, r3
 8005fe8:	ea22 0404 	bic.w	r4, r2, r4

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005fec:	f04f 32ff 	mov.w	r2, #4294967295
 8005ff0:	40aa      	lsls	r2, r5
 8005ff2:	ea21 0102 	bic.w	r1, r1, r2
 8005ff6:	fa01 f203 	lsl.w	r2, r1, r3
 8005ffa:	4322      	orrs	r2, r4
 8005ffc:	0112      	lsls	r2, r2, #4
  if ((int32_t)(IRQn) < 0)
 8005ffe:	2800      	cmp	r0, #0
 8006000:	b2d2      	uxtb	r2, r2
 8006002:	db0a      	blt.n	800601a <HAL_NVIC_SetPriority+0x56>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006004:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8006008:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 800600c:	f880 2300 	strb.w	r2, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8006010:	bc30      	pop	{r4, r5}
 8006012:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006014:	2400      	movs	r4, #0
 8006016:	4623      	mov	r3, r4
 8006018:	e7e8      	b.n	8005fec <HAL_NVIC_SetPriority+0x28>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800601a:	4b04      	ldr	r3, [pc, #16]	; (800602c <HAL_NVIC_SetPriority+0x68>)
 800601c:	f000 000f 	and.w	r0, r0, #15
 8006020:	4403      	add	r3, r0
 8006022:	761a      	strb	r2, [r3, #24]
 8006024:	bc30      	pop	{r4, r5}
 8006026:	4770      	bx	lr
 8006028:	e000ed00 	.word	0xe000ed00
 800602c:	e000ecfc 	.word	0xe000ecfc

08006030 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8006030:	f000 011f 	and.w	r1, r0, #31
 8006034:	2301      	movs	r3, #1
 8006036:	0940      	lsrs	r0, r0, #5
 8006038:	4a02      	ldr	r2, [pc, #8]	; (8006044 <HAL_NVIC_EnableIRQ+0x14>)
 800603a:	408b      	lsls	r3, r1
 800603c:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8006040:	4770      	bx	lr
 8006042:	bf00      	nop
 8006044:	e000e100 	.word	0xe000e100

08006048 <HAL_NVIC_DisableIRQ>:
  NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8006048:	0943      	lsrs	r3, r0, #5
 800604a:	3320      	adds	r3, #32
 800604c:	f000 001f 	and.w	r0, r0, #31
 8006050:	2201      	movs	r2, #1
 8006052:	4903      	ldr	r1, [pc, #12]	; (8006060 <HAL_NVIC_DisableIRQ+0x18>)
 8006054:	fa02 f000 	lsl.w	r0, r2, r0
 8006058:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
}
 800605c:	4770      	bx	lr
 800605e:	bf00      	nop
 8006060:	e000e100 	.word	0xe000e100

08006064 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006064:	3801      	subs	r0, #1
 8006066:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800606a:	d20e      	bcs.n	800608a <HAL_SYSTICK_Config+0x26>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800606c:	4b08      	ldr	r3, [pc, #32]	; (8006090 <HAL_SYSTICK_Config+0x2c>)
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800606e:	b410      	push	{r4}
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006070:	4c08      	ldr	r4, [pc, #32]	; (8006094 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006072:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006074:	20f0      	movs	r0, #240	; 0xf0
 8006076:	f884 0023 	strb.w	r0, [r4, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800607a:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800607c:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800607e:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006080:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006082:	6019      	str	r1, [r3, #0]
   return SysTick_Config(TicksNumb);
}
 8006084:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006088:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800608a:	2001      	movs	r0, #1
 800608c:	4770      	bx	lr
 800608e:	bf00      	nop
 8006090:	e000e010 	.word	0xe000e010
 8006094:	e000ed00 	.word	0xe000ed00

08006098 <HAL_NVIC_ClearPendingIRQ>:
  NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8006098:	0943      	lsrs	r3, r0, #5
 800609a:	3360      	adds	r3, #96	; 0x60
 800609c:	f000 001f 	and.w	r0, r0, #31
 80060a0:	2201      	movs	r2, #1
 80060a2:	4903      	ldr	r1, [pc, #12]	; (80060b0 <HAL_NVIC_ClearPendingIRQ+0x18>)
 80060a4:	fa02 f000 	lsl.w	r0, r2, r0
 80060a8:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
}
 80060ac:	4770      	bx	lr
 80060ae:	bf00      	nop
 80060b0:	e000e100 	.word	0xe000e100

080060b4 <HAL_SYSTICK_CLKSourceConfig>:
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80060b4:	4a04      	ldr	r2, [pc, #16]	; (80060c8 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 80060b6:	6813      	ldr	r3, [r2, #0]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 80060b8:	2804      	cmp	r0, #4
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80060ba:	bf0c      	ite	eq
 80060bc:	f043 0304 	orreq.w	r3, r3, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80060c0:	f023 0304 	bicne.w	r3, r3, #4
 80060c4:	6013      	str	r3, [r2, #0]
  }
}
 80060c6:	4770      	bx	lr
 80060c8:	e000e010 	.word	0xe000e010

080060cc <HAL_DAC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
  /* Check DAC handle */
  if(hdac == NULL)
 80060cc:	b188      	cbz	r0, 80060f2 <HAL_DAC_Init+0x26>
     return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 80060ce:	7903      	ldrb	r3, [r0, #4]
{ 
 80060d0:	b510      	push	{r4, lr}
  if(hdac->State == HAL_DAC_STATE_RESET)
 80060d2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80060d6:	4604      	mov	r4, r0
 80060d8:	b13b      	cbz	r3, 80060ea <HAL_DAC_Init+0x1e>
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
       
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80060da:	2300      	movs	r3, #0
  hdac->State = HAL_DAC_STATE_BUSY;
 80060dc:	2102      	movs	r1, #2
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80060de:	2201      	movs	r2, #1
  hdac->State = HAL_DAC_STATE_BUSY;
 80060e0:	7121      	strb	r1, [r4, #4]
  
  /* Return function status */
  return HAL_OK;
 80060e2:	4618      	mov	r0, r3
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80060e4:	6123      	str	r3, [r4, #16]
  hdac->State = HAL_DAC_STATE_READY;
 80060e6:	7122      	strb	r2, [r4, #4]
}
 80060e8:	bd10      	pop	{r4, pc}
    hdac->Lock = HAL_UNLOCKED;
 80060ea:	7142      	strb	r2, [r0, #5]
    HAL_DAC_MspInit(hdac);
 80060ec:	f005 fce0 	bl	800bab0 <HAL_DAC_MspInit>
 80060f0:	e7f3      	b.n	80060da <HAL_DAC_Init+0xe>
     return HAL_ERROR;
 80060f2:	2001      	movs	r0, #1
}
 80060f4:	4770      	bx	lr
 80060f6:	bf00      	nop

080060f8 <HAL_DAC_Stop>:
  *            @arg DAC_CHANNEL_2: DAC1 Channel2 selected  
  *            @arg DAC_CHANNEL_1: DAC2 Channel1 selected  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
 80060f8:	4602      	mov	r2, r0
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL_INSTANCE(hdac->Instance, Channel));
  
  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 80060fa:	6800      	ldr	r0, [r0, #0]
{
 80060fc:	b410      	push	{r4}
  __HAL_DAC_DISABLE(hdac, Channel);
 80060fe:	6803      	ldr	r3, [r0, #0]
 8006100:	2401      	movs	r4, #1
 8006102:	fa04 f101 	lsl.w	r1, r4, r1
 8006106:	ea23 0301 	bic.w	r3, r3, r1
 800610a:	6003      	str	r3, [r0, #0]
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
  
  /* Return function status */
  return HAL_OK;
}
 800610c:	2000      	movs	r0, #0
  hdac->State = HAL_DAC_STATE_READY;
 800610e:	7114      	strb	r4, [r2, #4]
}
 8006110:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006114:	4770      	bx	lr
 8006116:	bf00      	nop

08006118 <HAL_DAC_Stop_DMA>:
    
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL_INSTANCE(hdac->Instance, Channel));
  
  /* Disable the selected DAC channel DMA request */
    hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << Channel);
 8006118:	6803      	ldr	r3, [r0, #0]
{
 800611a:	b510      	push	{r4, lr}
    hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << Channel);
 800611c:	681a      	ldr	r2, [r3, #0]
{
 800611e:	4604      	mov	r4, r0
    hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << Channel);
 8006120:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8006124:	4088      	lsls	r0, r1
 8006126:	ea22 0200 	bic.w	r2, r2, r0
 800612a:	601a      	str	r2, [r3, #0]
    
  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 800612c:	681a      	ldr	r2, [r3, #0]
 800612e:	2001      	movs	r0, #1
 8006130:	4088      	lsls	r0, r1
 8006132:	ea22 0200 	bic.w	r2, r2, r0
 8006136:	601a      	str	r2, [r3, #0]
  
  /* Disable the DMA channel */
  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 8006138:	b959      	cbnz	r1, 8006152 <HAL_DAC_Stop_DMA+0x3a>
  {
    /* Disable the DMA channel */
    status = HAL_DMA_Abort(hdac->DMA_Handle1);   
 800613a:	68a0      	ldr	r0, [r4, #8]
 800613c:	f000 f9e8 	bl	8006510 <HAL_DMA_Abort>
    
    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 8006140:	6822      	ldr	r2, [r4, #0]
 8006142:	6813      	ldr	r3, [r2, #0]
 8006144:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006148:	6013      	str	r3, [r2, #0]
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
  }
#endif
    
  /* Check if DMA Channel effectively disabled */
  if (status != HAL_OK)
 800614a:	b960      	cbnz	r0, 8006166 <HAL_DAC_Stop_DMA+0x4e>
    hdac->State = HAL_DAC_STATE_ERROR;      
  }
  else
  {
    /* Change DAC state */
    hdac->State = HAL_DAC_STATE_READY;
 800614c:	2301      	movs	r3, #1
 800614e:	7123      	strb	r3, [r4, #4]
  }
  
  /* Return function status */
  return status;
}
 8006150:	bd10      	pop	{r4, pc}
    status = HAL_DMA_Abort(hdac->DMA_Handle2);   
 8006152:	68e0      	ldr	r0, [r4, #12]
 8006154:	f000 f9dc 	bl	8006510 <HAL_DMA_Abort>
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 8006158:	6822      	ldr	r2, [r4, #0]
 800615a:	6813      	ldr	r3, [r2, #0]
 800615c:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8006160:	6013      	str	r3, [r2, #0]
  if (status != HAL_OK)
 8006162:	2800      	cmp	r0, #0
 8006164:	d0f2      	beq.n	800614c <HAL_DAC_Stop_DMA+0x34>
    hdac->State = HAL_DAC_STATE_ERROR;      
 8006166:	2304      	movs	r3, #4
 8006168:	7123      	strb	r3, [r4, #4]
}
 800616a:	bd10      	pop	{r4, pc}

0800616c <HAL_DAC_ConvCpltCallbackCh1>:
 800616c:	4770      	bx	lr
 800616e:	bf00      	nop

08006170 <HAL_DAC_ConvHalfCpltCallbackCh1>:
 8006170:	4770      	bx	lr
 8006172:	bf00      	nop

08006174 <HAL_DAC_ErrorCallbackCh1>:
 8006174:	4770      	bx	lr
 8006176:	bf00      	nop

08006178 <DAC_DMAErrorCh1>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
static void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)   
{
 8006178:	b510      	push	{r4, lr}
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800617a:	6a44      	ldr	r4, [r0, #36]	; 0x24
    
  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800617c:	6923      	ldr	r3, [r4, #16]
 800617e:	f043 0304 	orr.w	r3, r3, #4
 8006182:	6123      	str	r3, [r4, #16]
    
  HAL_DAC_ErrorCallbackCh1(hdac); 
 8006184:	4620      	mov	r0, r4
 8006186:	f7ff fff5 	bl	8006174 <HAL_DAC_ErrorCallbackCh1>
    
  hdac->State= HAL_DAC_STATE_READY;
 800618a:	2301      	movs	r3, #1
 800618c:	7123      	strb	r3, [r4, #4]
}
 800618e:	bd10      	pop	{r4, pc}

08006190 <DAC_DMAHalfConvCpltCh1>:
    HAL_DAC_ConvHalfCpltCallbackCh1(hdac); 
 8006190:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8006192:	f7ff bfed 	b.w	8006170 <HAL_DAC_ConvHalfCpltCallbackCh1>
 8006196:	bf00      	nop

08006198 <DAC_DMAConvCpltCh1>:
{
 8006198:	b510      	push	{r4, lr}
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800619a:	6a44      	ldr	r4, [r0, #36]	; 0x24
  HAL_DAC_ConvCpltCallbackCh1(hdac); 
 800619c:	4620      	mov	r0, r4
 800619e:	f7ff ffe5 	bl	800616c <HAL_DAC_ConvCpltCallbackCh1>
  hdac->State= HAL_DAC_STATE_READY;
 80061a2:	2301      	movs	r3, #1
 80061a4:	7123      	strb	r3, [r4, #4]
}
 80061a6:	bd10      	pop	{r4, pc}

080061a8 <HAL_DAC_Start_DMA>:
{
 80061a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(hdac);
 80061aa:	7944      	ldrb	r4, [r0, #5]
{
 80061ac:	f8dd c018 	ldr.w	ip, [sp, #24]
  __HAL_LOCK(hdac);
 80061b0:	2c01      	cmp	r4, #1
 80061b2:	d054      	beq.n	800625e <HAL_DAC_Start_DMA+0xb6>
 80061b4:	4617      	mov	r7, r2
 80061b6:	6805      	ldr	r5, [r0, #0]
  hdac->State = HAL_DAC_STATE_BUSY;
 80061b8:	2202      	movs	r2, #2
 80061ba:	460e      	mov	r6, r1
 80061bc:	7102      	strb	r2, [r0, #4]
  __HAL_LOCK(hdac);
 80061be:	2101      	movs	r1, #1
 80061c0:	4604      	mov	r4, r0
 80061c2:	7141      	strb	r1, [r0, #5]
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);   
 80061c4:	682a      	ldr	r2, [r5, #0]
  if(Channel == DAC_CHANNEL_1)
 80061c6:	b9ee      	cbnz	r6, 8006204 <HAL_DAC_Start_DMA+0x5c>
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 80061c8:	6880      	ldr	r0, [r0, #8]
 80061ca:	492c      	ldr	r1, [pc, #176]	; (800627c <HAL_DAC_Start_DMA+0xd4>)
 80061cc:	6281      	str	r1, [r0, #40]	; 0x28
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 80061ce:	f8df e0bc 	ldr.w	lr, [pc, #188]	; 800628c <HAL_DAC_Start_DMA+0xe4>
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 80061d2:	492b      	ldr	r1, [pc, #172]	; (8006280 <HAL_DAC_Start_DMA+0xd8>)
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);   
 80061d4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
    switch(Alignment)
 80061d8:	f1bc 0f04 	cmp.w	ip, #4
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 80061dc:	e9c0 e10b 	strd	lr, r1, [r0, #44]	; 0x2c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);   
 80061e0:	602a      	str	r2, [r5, #0]
    switch(Alignment)
 80061e2:	d047      	beq.n	8006274 <HAL_DAC_Start_DMA+0xcc>
 80061e4:	f1bc 0f08 	cmp.w	ip, #8
 80061e8:	d041      	beq.n	800626e <HAL_DAC_Start_DMA+0xc6>
 80061ea:	f1bc 0f00 	cmp.w	ip, #0
 80061ee:	d030      	beq.n	8006252 <HAL_DAC_Start_DMA+0xaa>
  if(Channel == DAC_CHANNEL_1)
 80061f0:	2200      	movs	r2, #0
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 80061f2:	6829      	ldr	r1, [r5, #0]
 80061f4:	f441 5c00 	orr.w	ip, r1, #8192	; 0x2000
 80061f8:	f8c5 c000 	str.w	ip, [r5]
    HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 80061fc:	4639      	mov	r1, r7
 80061fe:	f000 f947 	bl	8006490 <HAL_DMA_Start_IT>
 8006202:	e01c      	b.n	800623e <HAL_DAC_Start_DMA+0x96>
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8006204:	68c0      	ldr	r0, [r0, #12]
 8006206:	491f      	ldr	r1, [pc, #124]	; (8006284 <HAL_DAC_Start_DMA+0xdc>)
 8006208:	6281      	str	r1, [r0, #40]	; 0x28
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 800620a:	f8df e084 	ldr.w	lr, [pc, #132]	; 8006290 <HAL_DAC_Start_DMA+0xe8>
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 800620e:	491e      	ldr	r1, [pc, #120]	; (8006288 <HAL_DAC_Start_DMA+0xe0>)
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2); 
 8006210:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
    switch(Alignment)
 8006214:	f1bc 0f04 	cmp.w	ip, #4
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8006218:	e9c0 e10b 	strd	lr, r1, [r0, #44]	; 0x2c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2); 
 800621c:	602a      	str	r2, [r5, #0]
    switch(Alignment)
 800621e:	d023      	beq.n	8006268 <HAL_DAC_Start_DMA+0xc0>
 8006220:	f1bc 0f08 	cmp.w	ip, #8
 8006224:	d01d      	beq.n	8006262 <HAL_DAC_Start_DMA+0xba>
 8006226:	f1bc 0f00 	cmp.w	ip, #0
 800622a:	d015      	beq.n	8006258 <HAL_DAC_Start_DMA+0xb0>
  if(Channel == DAC_CHANNEL_1)
 800622c:	2200      	movs	r2, #0
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 800622e:	6829      	ldr	r1, [r5, #0]
 8006230:	f041 5c00 	orr.w	ip, r1, #536870912	; 0x20000000
 8006234:	f8c5 c000 	str.w	ip, [r5]
    HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8006238:	4639      	mov	r1, r7
 800623a:	f000 f929 	bl	8006490 <HAL_DMA_Start_IT>
  __HAL_DAC_ENABLE(hdac, Channel);
 800623e:	6822      	ldr	r2, [r4, #0]
 8006240:	2301      	movs	r3, #1
 8006242:	6810      	ldr	r0, [r2, #0]
 8006244:	fa03 f106 	lsl.w	r1, r3, r6
 8006248:	4301      	orrs	r1, r0
  __HAL_UNLOCK(hdac);
 800624a:	2000      	movs	r0, #0
 800624c:	7160      	strb	r0, [r4, #5]
  __HAL_DAC_ENABLE(hdac, Channel);
 800624e:	6011      	str	r1, [r2, #0]
}
 8006250:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8006252:	f105 0208 	add.w	r2, r5, #8
        break;
 8006256:	e7cc      	b.n	80061f2 <HAL_DAC_Start_DMA+0x4a>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8006258:	f105 0214 	add.w	r2, r5, #20
        break;
 800625c:	e7e7      	b.n	800622e <HAL_DAC_Start_DMA+0x86>
  __HAL_LOCK(hdac);
 800625e:	2002      	movs	r0, #2
}
 8006260:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8006262:	f105 021c 	add.w	r2, r5, #28
        break;
 8006266:	e7e2      	b.n	800622e <HAL_DAC_Start_DMA+0x86>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8006268:	f105 0218 	add.w	r2, r5, #24
        break;
 800626c:	e7df      	b.n	800622e <HAL_DAC_Start_DMA+0x86>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 800626e:	f105 0210 	add.w	r2, r5, #16
        break;
 8006272:	e7be      	b.n	80061f2 <HAL_DAC_Start_DMA+0x4a>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8006274:	f105 020c 	add.w	r2, r5, #12
        break;
 8006278:	e7bb      	b.n	80061f2 <HAL_DAC_Start_DMA+0x4a>
 800627a:	bf00      	nop
 800627c:	08006199 	.word	0x08006199
 8006280:	08006179 	.word	0x08006179
 8006284:	080062e1 	.word	0x080062e1
 8006288:	08006305 	.word	0x08006305
 800628c:	08006191 	.word	0x08006191
 8006290:	080062f5 	.word	0x080062f5

08006294 <HAL_DAC_ConfigChannel>:
  __HAL_LOCK(hdac);
 8006294:	7943      	ldrb	r3, [r0, #5]
 8006296:	2b01      	cmp	r3, #1
 8006298:	d01d      	beq.n	80062d6 <HAL_DAC_ConfigChannel+0x42>
  hdac->State = HAL_DAC_STATE_BUSY;
 800629a:	2302      	movs	r3, #2
{
 800629c:	b470      	push	{r4, r5, r6}
  hdac->State = HAL_DAC_STATE_BUSY;
 800629e:	7103      	strb	r3, [r0, #4]
  tmpreg1 = hdac->Instance->CR;
 80062a0:	6804      	ldr	r4, [r0, #0]
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 80062a2:	e9d1 3600 	ldrd	r3, r6, [r1]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 80062a6:	f640 75fe 	movw	r5, #4094	; 0xffe
  tmpreg1 = hdac->Instance->CR;
 80062aa:	6821      	ldr	r1, [r4, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 80062ac:	4095      	lsls	r5, r2
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 80062ae:	4333      	orrs	r3, r6
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 80062b0:	ea21 0105 	bic.w	r1, r1, r5
  tmpreg1 |= tmpreg2 << Channel;
 80062b4:	4093      	lsls	r3, r2
 80062b6:	430b      	orrs	r3, r1
  hdac->Instance->CR = tmpreg1;
 80062b8:	6023      	str	r3, [r4, #0]
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 80062ba:	6823      	ldr	r3, [r4, #0]
 80062bc:	21c0      	movs	r1, #192	; 0xc0
 80062be:	fa01 f202 	lsl.w	r2, r1, r2
 80062c2:	ea23 0202 	bic.w	r2, r3, r2
  hdac->State = HAL_DAC_STATE_READY;
 80062c6:	2101      	movs	r1, #1
  __HAL_UNLOCK(hdac);
 80062c8:	2300      	movs	r3, #0
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 80062ca:	6022      	str	r2, [r4, #0]
  hdac->State = HAL_DAC_STATE_READY;
 80062cc:	7101      	strb	r1, [r0, #4]
  __HAL_UNLOCK(hdac);
 80062ce:	7143      	strb	r3, [r0, #5]
}
 80062d0:	bc70      	pop	{r4, r5, r6}
 80062d2:	4618      	mov	r0, r3
 80062d4:	4770      	bx	lr
  __HAL_LOCK(hdac);
 80062d6:	2202      	movs	r2, #2
}
 80062d8:	4610      	mov	r0, r2
 80062da:	4770      	bx	lr

080062dc <HAL_DACEx_ConvCpltCallbackCh2>:
}
 80062dc:	4770      	bx	lr
 80062de:	bf00      	nop

080062e0 <DAC_DMAConvCpltCh2>:
  * @brief  DMA conversion complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
static void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)   
{
 80062e0:	b510      	push	{r4, lr}
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80062e2:	6a44      	ldr	r4, [r0, #36]	; 0x24
  
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 80062e4:	4620      	mov	r0, r4
 80062e6:	f7ff fff9 	bl	80062dc <HAL_DACEx_ConvCpltCallbackCh2>
  
  hdac->State= HAL_DAC_STATE_READY;
 80062ea:	2301      	movs	r3, #1
 80062ec:	7123      	strb	r3, [r4, #4]
}
 80062ee:	bd10      	pop	{r4, pc}

080062f0 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
 80062f0:	4770      	bx	lr
 80062f2:	bf00      	nop

080062f4 <DAC_DMAHalfConvCpltCh2>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
static void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)   
{
 80062f4:	b508      	push	{r3, lr}
    DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
    /* Conversion complete callback */
    HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 80062f6:	6a40      	ldr	r0, [r0, #36]	; 0x24
 80062f8:	f7ff fffa 	bl	80062f0 <HAL_DACEx_ConvHalfCpltCallbackCh2>
}
 80062fc:	bd08      	pop	{r3, pc}
 80062fe:	bf00      	nop

08006300 <HAL_DACEx_ErrorCallbackCh2>:
 8006300:	4770      	bx	lr
 8006302:	bf00      	nop

08006304 <DAC_DMAErrorCh2>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
static void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)   
{
 8006304:	b510      	push	{r4, lr}
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006306:	6a44      	ldr	r4, [r0, #36]	; 0x24
    
  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8006308:	6923      	ldr	r3, [r4, #16]
 800630a:	f043 0304 	orr.w	r3, r3, #4
 800630e:	6123      	str	r3, [r4, #16]
    
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8006310:	4620      	mov	r0, r4
 8006312:	f7ff fff5 	bl	8006300 <HAL_DACEx_ErrorCallbackCh2>
    
  hdac->State= HAL_DAC_STATE_READY;
 8006316:	2301      	movs	r3, #1
 8006318:	7123      	strb	r3, [r4, #4]
}
 800631a:	bd10      	pop	{r4, pc}

0800631c <HAL_DMA_Init>:
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
  uint32_t tmp = 0U;
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 800631c:	2800      	cmp	r0, #0
 800631e:	d03a      	beq.n	8006396 <HAL_DMA_Init+0x7a>
{ 
 8006320:	b430      	push	{r4, r5}
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8006322:	e9d0 2501 	ldrd	r2, r5, [r0, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006326:	e9d0 4103 	ldrd	r4, r1, [r0, #12]
 800632a:	4603      	mov	r3, r0
  tmp |=  hdma->Init.Direction        |
 800632c:	432a      	orrs	r2, r5
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800632e:	4322      	orrs	r2, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006330:	e9d3 4505 	ldrd	r4, r5, [r3, #20]
  tmp = hdma->Instance->CCR;
 8006334:	6800      	ldr	r0, [r0, #0]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006336:	430a      	orrs	r2, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006338:	4322      	orrs	r2, r4
  tmp = hdma->Instance->CCR;
 800633a:	6801      	ldr	r1, [r0, #0]
          hdma->Init.Mode                | hdma->Init.Priority;
 800633c:	69dc      	ldr	r4, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800633e:	432a      	orrs	r2, r5
          hdma->Init.Mode                | hdma->Init.Priority;
 8006340:	4322      	orrs	r2, r4
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8006342:	f421 517f 	bic.w	r1, r1, #16320	; 0x3fc0
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8006346:	4c15      	ldr	r4, [pc, #84]	; (800639c <HAL_DMA_Init+0x80>)
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8006348:	f021 0130 	bic.w	r1, r1, #48	; 0x30
  tmp |=  hdma->Init.Direction        |
 800634c:	430a      	orrs	r2, r1
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800634e:	42a0      	cmp	r0, r4
  hdma->Instance->CCR = tmp;  
 8006350:	6002      	str	r2, [r0, #0]
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8006352:	d916      	bls.n	8006382 <HAL_DMA_Init+0x66>
    hdma->DmaBaseAddress = DMA1;
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8006354:	4a12      	ldr	r2, [pc, #72]	; (80063a0 <HAL_DMA_Init+0x84>)
 8006356:	4913      	ldr	r1, [pc, #76]	; (80063a4 <HAL_DMA_Init+0x88>)
    hdma->DmaBaseAddress = DMA2;
 8006358:	4c13      	ldr	r4, [pc, #76]	; (80063a8 <HAL_DMA_Init+0x8c>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800635a:	4402      	add	r2, r0
 800635c:	fba1 1202 	umull	r1, r2, r1, r2
 8006360:	0912      	lsrs	r2, r2, #4
 8006362:	0092      	lsls	r2, r2, #2
  hdma->XferCpltCallback = NULL;
 8006364:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8006366:	2101      	movs	r1, #1
 8006368:	e9c3 420f 	strd	r4, r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 800636c:	e9c3 000a 	strd	r0, r0, [r3, #40]	; 0x28
  hdma->XferAbortCallback = NULL;
 8006370:	e9c3 000c 	strd	r0, r0, [r3, #48]	; 0x30
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006374:	6398      	str	r0, [r3, #56]	; 0x38
  hdma->Lock = HAL_UNLOCKED;
 8006376:	f883 0020 	strb.w	r0, [r3, #32]
  hdma->State = HAL_DMA_STATE_READY;
 800637a:	f883 1021 	strb.w	r1, [r3, #33]	; 0x21
}  
 800637e:	bc30      	pop	{r4, r5}
 8006380:	4770      	bx	lr
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8006382:	4a0a      	ldr	r2, [pc, #40]	; (80063ac <HAL_DMA_Init+0x90>)
 8006384:	4907      	ldr	r1, [pc, #28]	; (80063a4 <HAL_DMA_Init+0x88>)
 8006386:	4402      	add	r2, r0
 8006388:	fba1 1202 	umull	r1, r2, r1, r2
 800638c:	0912      	lsrs	r2, r2, #4
    hdma->DmaBaseAddress = DMA1;
 800638e:	f2a4 4407 	subw	r4, r4, #1031	; 0x407
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8006392:	0092      	lsls	r2, r2, #2
 8006394:	e7e6      	b.n	8006364 <HAL_DMA_Init+0x48>
    return HAL_ERROR;
 8006396:	2001      	movs	r0, #1
}  
 8006398:	4770      	bx	lr
 800639a:	bf00      	nop
 800639c:	40020407 	.word	0x40020407
 80063a0:	bffdfbf8 	.word	0xbffdfbf8
 80063a4:	cccccccd 	.word	0xcccccccd
 80063a8:	40020400 	.word	0x40020400
 80063ac:	bffdfff8 	.word	0xbffdfff8

080063b0 <HAL_DMA_DeInit>:
  if(NULL == hdma)
 80063b0:	b368      	cbz	r0, 800640e <HAL_DMA_DeInit+0x5e>
  hdma->Instance->CCR &= ~DMA_CCR_EN;
 80063b2:	6802      	ldr	r2, [r0, #0]
{
 80063b4:	b430      	push	{r4, r5}
 80063b6:	4601      	mov	r1, r0
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80063b8:	4c16      	ldr	r4, [pc, #88]	; (8006414 <HAL_DMA_DeInit+0x64>)
  hdma->Instance->CCR &= ~DMA_CCR_EN;
 80063ba:	6810      	ldr	r0, [r2, #0]
  hdma->Instance->CCR  = 0U;
 80063bc:	2300      	movs	r3, #0
  hdma->Instance->CCR &= ~DMA_CCR_EN;
 80063be:	f020 0001 	bic.w	r0, r0, #1
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80063c2:	42a2      	cmp	r2, r4
  hdma->Instance->CCR &= ~DMA_CCR_EN;
 80063c4:	6010      	str	r0, [r2, #0]
  hdma->Instance->CCR  = 0U;
 80063c6:	6013      	str	r3, [r2, #0]
  hdma->Instance->CNDTR = 0U;
 80063c8:	6053      	str	r3, [r2, #4]
  hdma->Instance->CPAR  = 0U;
 80063ca:	6093      	str	r3, [r2, #8]
  hdma->Instance->CMAR = 0U;
 80063cc:	60d3      	str	r3, [r2, #12]
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80063ce:	d915      	bls.n	80063fc <HAL_DMA_DeInit+0x4c>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80063d0:	4b11      	ldr	r3, [pc, #68]	; (8006418 <HAL_DMA_DeInit+0x68>)
 80063d2:	4812      	ldr	r0, [pc, #72]	; (800641c <HAL_DMA_DeInit+0x6c>)
    hdma->DmaBaseAddress = DMA2;
 80063d4:	4d12      	ldr	r5, [pc, #72]	; (8006420 <HAL_DMA_DeInit+0x70>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80063d6:	4413      	add	r3, r2
 80063d8:	fba0 2303 	umull	r2, r3, r0, r3
 80063dc:	091b      	lsrs	r3, r3, #4
 80063de:	009b      	lsls	r3, r3, #2
  hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80063e0:	2401      	movs	r4, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80063e2:	2200      	movs	r2, #0
  hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80063e4:	409c      	lsls	r4, r3
 80063e6:	e9c1 530f 	strd	r5, r3, [r1, #60]	; 0x3c
  return HAL_OK;
 80063ea:	4610      	mov	r0, r2
  hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80063ec:	606c      	str	r4, [r5, #4]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80063ee:	638a      	str	r2, [r1, #56]	; 0x38
  hdma->State = HAL_DMA_STATE_RESET;
 80063f0:	f881 2021 	strb.w	r2, [r1, #33]	; 0x21
  __HAL_UNLOCK(hdma);
 80063f4:	f881 2020 	strb.w	r2, [r1, #32]
}
 80063f8:	bc30      	pop	{r4, r5}
 80063fa:	4770      	bx	lr
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80063fc:	4b09      	ldr	r3, [pc, #36]	; (8006424 <HAL_DMA_DeInit+0x74>)
 80063fe:	4807      	ldr	r0, [pc, #28]	; (800641c <HAL_DMA_DeInit+0x6c>)
    hdma->DmaBaseAddress = DMA1;
 8006400:	4d09      	ldr	r5, [pc, #36]	; (8006428 <HAL_DMA_DeInit+0x78>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8006402:	4413      	add	r3, r2
 8006404:	fba0 2303 	umull	r2, r3, r0, r3
 8006408:	091b      	lsrs	r3, r3, #4
 800640a:	009b      	lsls	r3, r3, #2
 800640c:	e7e8      	b.n	80063e0 <HAL_DMA_DeInit+0x30>
    return HAL_ERROR;
 800640e:	2001      	movs	r0, #1
}
 8006410:	4770      	bx	lr
 8006412:	bf00      	nop
 8006414:	40020407 	.word	0x40020407
 8006418:	bffdfbf8 	.word	0xbffdfbf8
 800641c:	cccccccd 	.word	0xcccccccd
 8006420:	40020400 	.word	0x40020400
 8006424:	bffdfff8 	.word	0xbffdfff8
 8006428:	40020000 	.word	0x40020000

0800642c <HAL_DMA_Start>:
{
 800642c:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(hdma);
 800642e:	f890 4020 	ldrb.w	r4, [r0, #32]
 8006432:	2c01      	cmp	r4, #1
 8006434:	d02a      	beq.n	800648c <HAL_DMA_Start+0x60>
  if(HAL_DMA_STATE_READY == hdma->State)
 8006436:	f890 5021 	ldrb.w	r5, [r0, #33]	; 0x21
  __HAL_LOCK(hdma);
 800643a:	2401      	movs	r4, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 800643c:	42a5      	cmp	r5, r4
  __HAL_LOCK(hdma);
 800643e:	f880 4020 	strb.w	r4, [r0, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 8006442:	d11e      	bne.n	8006482 <HAL_DMA_Start+0x56>
  	hdma->Instance->CCR &= ~DMA_CCR_EN;  
 8006444:	6804      	ldr	r4, [r0, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8006446:	6bc7      	ldr	r7, [r0, #60]	; 0x3c
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006448:	2600      	movs	r6, #0
 800644a:	6386      	str	r6, [r0, #56]	; 0x38
  	hdma->Instance->CCR &= ~DMA_CCR_EN;  
 800644c:	6826      	ldr	r6, [r4, #0]
  	hdma->State = HAL_DMA_STATE_BUSY;
 800644e:	f04f 0e02 	mov.w	lr, #2
 8006452:	f880 e021 	strb.w	lr, [r0, #33]	; 0x21
  	hdma->Instance->CCR &= ~DMA_CCR_EN;  
 8006456:	f026 0c01 	bic.w	ip, r6, #1
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800645a:	6c06      	ldr	r6, [r0, #64]	; 0x40
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800645c:	6840      	ldr	r0, [r0, #4]
  	hdma->Instance->CCR &= ~DMA_CCR_EN;  
 800645e:	f8c4 c000 	str.w	ip, [r4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006462:	2810      	cmp	r0, #16
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8006464:	fa05 f506 	lsl.w	r5, r5, r6
 8006468:	607d      	str	r5, [r7, #4]
  hdma->Instance->CNDTR = DataLength;
 800646a:	6063      	str	r3, [r4, #4]
    hdma->Instance->CPAR = DstAddress;
 800646c:	bf0b      	itete	eq
 800646e:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->CPAR = SrcAddress;
 8006470:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8006472:	60e1      	streq	r1, [r4, #12]
    hdma->Instance->CMAR = DstAddress;
 8006474:	60e2      	strne	r2, [r4, #12]
  	hdma->Instance->CCR |= DMA_CCR_EN;  
 8006476:	6823      	ldr	r3, [r4, #0]
 8006478:	f043 0301 	orr.w	r3, r3, #1
 800647c:	6023      	str	r3, [r4, #0]
	HAL_StatusTypeDef status = HAL_OK;
 800647e:	2000      	movs	r0, #0
} 
 8006480:	bdf0      	pop	{r4, r5, r6, r7, pc}
  	__HAL_UNLOCK(hdma);
 8006482:	2300      	movs	r3, #0
 8006484:	f880 3020 	strb.w	r3, [r0, #32]
  	status = HAL_BUSY;
 8006488:	2002      	movs	r0, #2
} 
 800648a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  __HAL_LOCK(hdma);
 800648c:	2002      	movs	r0, #2
} 
 800648e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006490 <HAL_DMA_Start_IT>:
{
 8006490:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(hdma);
 8006492:	f890 4020 	ldrb.w	r4, [r0, #32]
 8006496:	2c01      	cmp	r4, #1
 8006498:	d02f      	beq.n	80064fa <HAL_DMA_Start_IT+0x6a>
  if(HAL_DMA_STATE_READY == hdma->State)
 800649a:	f890 5021 	ldrb.w	r5, [r0, #33]	; 0x21
  __HAL_LOCK(hdma);
 800649e:	2401      	movs	r4, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 80064a0:	42a5      	cmp	r5, r4
  __HAL_LOCK(hdma);
 80064a2:	f880 4020 	strb.w	r4, [r0, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 80064a6:	d123      	bne.n	80064f0 <HAL_DMA_Start_IT+0x60>
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 80064a8:	6804      	ldr	r4, [r0, #0]
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80064aa:	2600      	movs	r6, #0
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80064ac:	e9d0 c70f 	ldrd	ip, r7, [r0, #60]	; 0x3c
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80064b0:	6386      	str	r6, [r0, #56]	; 0x38
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 80064b2:	6826      	ldr	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80064b4:	40bd      	lsls	r5, r7
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 80064b6:	f026 0601 	bic.w	r6, r6, #1
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80064ba:	6847      	ldr	r7, [r0, #4]
  	hdma->State = HAL_DMA_STATE_BUSY;
 80064bc:	f04f 0e02 	mov.w	lr, #2
 80064c0:	f880 e021 	strb.w	lr, [r0, #33]	; 0x21
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 80064c4:	6026      	str	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80064c6:	f8cc 5004 	str.w	r5, [ip, #4]
  hdma->Instance->CNDTR = DataLength;
 80064ca:	6063      	str	r3, [r4, #4]
    if(NULL != hdma->XferHalfCpltCallback )
 80064cc:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80064ce:	2f10      	cmp	r7, #16
    hdma->Instance->CPAR = DstAddress;
 80064d0:	bf0b      	itete	eq
 80064d2:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->CPAR = SrcAddress;
 80064d4:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 80064d6:	60e1      	streq	r1, [r4, #12]
    hdma->Instance->CMAR = DstAddress;
 80064d8:	60e2      	strne	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback )
 80064da:	b183      	cbz	r3, 80064fe <HAL_DMA_Start_IT+0x6e>
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80064dc:	6823      	ldr	r3, [r4, #0]
 80064de:	f043 030e 	orr.w	r3, r3, #14
 80064e2:	6023      	str	r3, [r4, #0]
  	hdma->Instance->CCR |= DMA_CCR_EN;
 80064e4:	6823      	ldr	r3, [r4, #0]
 80064e6:	f043 0301 	orr.w	r3, r3, #1
 80064ea:	6023      	str	r3, [r4, #0]
	HAL_StatusTypeDef status = HAL_OK;
 80064ec:	2000      	movs	r0, #0
} 
 80064ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_UNLOCK(hdma); 
 80064f0:	2300      	movs	r3, #0
 80064f2:	f880 3020 	strb.w	r3, [r0, #32]
    status = HAL_BUSY;
 80064f6:	2002      	movs	r0, #2
} 
 80064f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  __HAL_LOCK(hdma);
 80064fa:	2002      	movs	r0, #2
} 
 80064fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 80064fe:	6823      	ldr	r3, [r4, #0]
 8006500:	f043 030a 	orr.w	r3, r3, #10
 8006504:	6023      	str	r3, [r4, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8006506:	6823      	ldr	r3, [r4, #0]
 8006508:	f023 0304 	bic.w	r3, r3, #4
 800650c:	6023      	str	r3, [r4, #0]
 800650e:	e7e9      	b.n	80064e4 <HAL_DMA_Start_IT+0x54>

08006510 <HAL_DMA_Abort>:
	 hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8006510:	6802      	ldr	r2, [r0, #0]
	hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8006512:	6c01      	ldr	r1, [r0, #64]	; 0x40
{
 8006514:	4603      	mov	r3, r0
	 hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8006516:	6810      	ldr	r0, [r2, #0]
 8006518:	f020 000e 	bic.w	r0, r0, #14
{
 800651c:	b430      	push	{r4, r5}
	hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800651e:	6bdd      	ldr	r5, [r3, #60]	; 0x3c
	 hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8006520:	6010      	str	r0, [r2, #0]
	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8006522:	6810      	ldr	r0, [r2, #0]
	hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8006524:	2401      	movs	r4, #1
	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8006526:	f020 0001 	bic.w	r0, r0, #1
 800652a:	6010      	str	r0, [r2, #0]
	hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800652c:	fa04 f101 	lsl.w	r1, r4, r1
	__HAL_UNLOCK(hdma);
 8006530:	2200      	movs	r2, #0
	hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8006532:	6069      	str	r1, [r5, #4]
}
 8006534:	4610      	mov	r0, r2
	hdma->State = HAL_DMA_STATE_READY; 
 8006536:	f883 4021 	strb.w	r4, [r3, #33]	; 0x21
	__HAL_UNLOCK(hdma);
 800653a:	f883 2020 	strb.w	r2, [r3, #32]
}
 800653e:	bc30      	pop	{r4, r5}
 8006540:	4770      	bx	lr
 8006542:	bf00      	nop

08006544 <HAL_DMA_Abort_IT>:
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8006544:	f890 2021 	ldrb.w	r2, [r0, #33]	; 0x21
 8006548:	2a02      	cmp	r2, #2
{  
 800654a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800654c:	d003      	beq.n	8006556 <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800654e:	2204      	movs	r2, #4
 8006550:	6382      	str	r2, [r0, #56]	; 0x38
    status = HAL_ERROR;
 8006552:	2001      	movs	r0, #1
}
 8006554:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8006556:	6802      	ldr	r2, [r0, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8006558:	6c01      	ldr	r1, [r0, #64]	; 0x40
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800655a:	6814      	ldr	r4, [r2, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800655c:	6bc7      	ldr	r7, [r0, #60]	; 0x3c
    if(hdma->XferAbortCallback != NULL)
 800655e:	6b45      	ldr	r5, [r0, #52]	; 0x34
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8006560:	f024 040e 	bic.w	r4, r4, #14
 8006564:	6014      	str	r4, [r2, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8006566:	6814      	ldr	r4, [r2, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8006568:	2601      	movs	r6, #1
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800656a:	f024 0401 	bic.w	r4, r4, #1
 800656e:	6014      	str	r4, [r2, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8006570:	fa06 f101 	lsl.w	r1, r6, r1
    __HAL_UNLOCK(hdma);
 8006574:	2400      	movs	r4, #0
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8006576:	6079      	str	r1, [r7, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8006578:	f880 6021 	strb.w	r6, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 800657c:	f880 4020 	strb.w	r4, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 8006580:	b115      	cbz	r5, 8006588 <HAL_DMA_Abort_IT+0x44>
      hdma->XferAbortCallback(hdma);
 8006582:	47a8      	blx	r5
  HAL_StatusTypeDef status = HAL_OK;
 8006584:	4620      	mov	r0, r4
}
 8006586:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  HAL_StatusTypeDef status = HAL_OK;
 8006588:	4628      	mov	r0, r5
}
 800658a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800658c <HAL_DMA_IRQHandler>:
{
 800658c:	b470      	push	{r4, r5, r6}
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 800658e:	e9d0 520f 	ldrd	r5, r2, [r0, #60]	; 0x3c
 8006592:	2304      	movs	r3, #4
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8006594:	6829      	ldr	r1, [r5, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8006596:	6804      	ldr	r4, [r0, #0]
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8006598:	4093      	lsls	r3, r2
 800659a:	420b      	tst	r3, r1
  uint32_t source_it = hdma->Instance->CCR;
 800659c:	6826      	ldr	r6, [r4, #0]
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 800659e:	d00a      	beq.n	80065b6 <HAL_DMA_IRQHandler+0x2a>
 80065a0:	f016 0f04 	tst.w	r6, #4
 80065a4:	d007      	beq.n	80065b6 <HAL_DMA_IRQHandler+0x2a>
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80065a6:	6822      	ldr	r2, [r4, #0]
 80065a8:	0692      	lsls	r2, r2, #26
 80065aa:	d537      	bpl.n	800661c <HAL_DMA_IRQHandler+0x90>
  	if(hdma->XferHalfCpltCallback != NULL)
 80065ac:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 80065ae:	606b      	str	r3, [r5, #4]
  	if(hdma->XferHalfCpltCallback != NULL)
 80065b0:	b1ca      	cbz	r2, 80065e6 <HAL_DMA_IRQHandler+0x5a>
}  
 80065b2:	bc70      	pop	{r4, r5, r6}
  		hdma->XferCpltCallback(hdma);
 80065b4:	4710      	bx	r2
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 80065b6:	2302      	movs	r3, #2
 80065b8:	4093      	lsls	r3, r2
 80065ba:	420b      	tst	r3, r1
 80065bc:	d015      	beq.n	80065ea <HAL_DMA_IRQHandler+0x5e>
 80065be:	f016 0f02 	tst.w	r6, #2
 80065c2:	d012      	beq.n	80065ea <HAL_DMA_IRQHandler+0x5e>
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80065c4:	6822      	ldr	r2, [r4, #0]
 80065c6:	0692      	lsls	r2, r2, #26
 80065c8:	d406      	bmi.n	80065d8 <HAL_DMA_IRQHandler+0x4c>
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80065ca:	6822      	ldr	r2, [r4, #0]
  		hdma->State = HAL_DMA_STATE_READY;
 80065cc:	2101      	movs	r1, #1
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80065ce:	f022 020a 	bic.w	r2, r2, #10
 80065d2:	6022      	str	r2, [r4, #0]
  		hdma->State = HAL_DMA_STATE_READY;
 80065d4:	f880 1021 	strb.w	r1, [r0, #33]	; 0x21
  	if(hdma->XferCpltCallback != NULL)
 80065d8:	6a82      	ldr	r2, [r0, #40]	; 0x28
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 80065da:	606b      	str	r3, [r5, #4]
  	__HAL_UNLOCK(hdma);
 80065dc:	2300      	movs	r3, #0
 80065de:	f880 3020 	strb.w	r3, [r0, #32]
  	if(hdma->XferCpltCallback != NULL)
 80065e2:	2a00      	cmp	r2, #0
 80065e4:	d1e5      	bne.n	80065b2 <HAL_DMA_IRQHandler+0x26>
}  
 80065e6:	bc70      	pop	{r4, r5, r6}
 80065e8:	4770      	bx	lr
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80065ea:	2308      	movs	r3, #8
 80065ec:	4093      	lsls	r3, r2
 80065ee:	420b      	tst	r3, r1
 80065f0:	d0f9      	beq.n	80065e6 <HAL_DMA_IRQHandler+0x5a>
 80065f2:	0733      	lsls	r3, r6, #28
 80065f4:	d5f7      	bpl.n	80065e6 <HAL_DMA_IRQHandler+0x5a>
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80065f6:	6823      	ldr	r3, [r4, #0]
    if(hdma->XferErrorCallback != NULL)
 80065f8:	6b01      	ldr	r1, [r0, #48]	; 0x30
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80065fa:	f023 030e 	bic.w	r3, r3, #14
 80065fe:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8006600:	2301      	movs	r3, #1
 8006602:	fa03 f202 	lsl.w	r2, r3, r2
    __HAL_UNLOCK(hdma); 
 8006606:	2400      	movs	r4, #0
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8006608:	606a      	str	r2, [r5, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800660a:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;    
 800660c:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma); 
 8006610:	f880 4020 	strb.w	r4, [r0, #32]
    if(hdma->XferErrorCallback != NULL)
 8006614:	2900      	cmp	r1, #0
 8006616:	d0e6      	beq.n	80065e6 <HAL_DMA_IRQHandler+0x5a>
}  
 8006618:	bc70      	pop	{r4, r5, r6}
    	hdma->XferErrorCallback(hdma);
 800661a:	4708      	bx	r1
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 800661c:	6822      	ldr	r2, [r4, #0]
 800661e:	f022 0204 	bic.w	r2, r2, #4
 8006622:	6022      	str	r2, [r4, #0]
 8006624:	e7c2      	b.n	80065ac <HAL_DMA_IRQHandler+0x20>
 8006626:	bf00      	nop

08006628 <HAL_DMA_RegisterCallback>:
{
 8006628:	4603      	mov	r3, r0
  __HAL_LOCK(hdma);
 800662a:	f890 0020 	ldrb.w	r0, [r0, #32]
 800662e:	2801      	cmp	r0, #1
 8006630:	d01f      	beq.n	8006672 <HAL_DMA_RegisterCallback+0x4a>
{
 8006632:	b410      	push	{r4}
  if(HAL_DMA_STATE_READY == hdma->State)
 8006634:	f893 4021 	ldrb.w	r4, [r3, #33]	; 0x21
  __HAL_LOCK(hdma);
 8006638:	2001      	movs	r0, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 800663a:	4284      	cmp	r4, r0
  __HAL_LOCK(hdma);
 800663c:	f883 0020 	strb.w	r0, [r3, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 8006640:	d005      	beq.n	800664e <HAL_DMA_RegisterCallback+0x26>
  __HAL_UNLOCK(hdma);
 8006642:	2200      	movs	r2, #0
 8006644:	f883 2020 	strb.w	r2, [r3, #32]
}
 8006648:	f85d 4b04 	ldr.w	r4, [sp], #4
 800664c:	4770      	bx	lr
    switch (CallbackID)
 800664e:	2903      	cmp	r1, #3
 8006650:	d811      	bhi.n	8006676 <HAL_DMA_RegisterCallback+0x4e>
 8006652:	e8df f001 	tbb	[pc, r1]
 8006656:	080b      	.short	0x080b
 8006658:	0205      	.short	0x0205
           hdma->XferAbortCallback = pCallback;
 800665a:	635a      	str	r2, [r3, #52]	; 0x34
  HAL_StatusTypeDef status = HAL_OK;
 800665c:	2000      	movs	r0, #0
           break; 
 800665e:	e7f0      	b.n	8006642 <HAL_DMA_RegisterCallback+0x1a>
           hdma->XferErrorCallback = pCallback;
 8006660:	631a      	str	r2, [r3, #48]	; 0x30
  HAL_StatusTypeDef status = HAL_OK;
 8006662:	2000      	movs	r0, #0
           break;         
 8006664:	e7ed      	b.n	8006642 <HAL_DMA_RegisterCallback+0x1a>
           hdma->XferHalfCpltCallback = pCallback;
 8006666:	62da      	str	r2, [r3, #44]	; 0x2c
  HAL_StatusTypeDef status = HAL_OK;
 8006668:	2000      	movs	r0, #0
           break;         
 800666a:	e7ea      	b.n	8006642 <HAL_DMA_RegisterCallback+0x1a>
           hdma->XferCpltCallback = pCallback;
 800666c:	629a      	str	r2, [r3, #40]	; 0x28
  HAL_StatusTypeDef status = HAL_OK;
 800666e:	2000      	movs	r0, #0
           break;
 8006670:	e7e7      	b.n	8006642 <HAL_DMA_RegisterCallback+0x1a>
  __HAL_LOCK(hdma);
 8006672:	2002      	movs	r0, #2
}
 8006674:	4770      	bx	lr
           status = HAL_ERROR;
 8006676:	2001      	movs	r0, #1
 8006678:	e7e3      	b.n	8006642 <HAL_DMA_RegisterCallback+0x1a>
 800667a:	bf00      	nop

0800667c <HAL_DMA_UnRegisterCallback>:
  __HAL_LOCK(hdma);
 800667c:	f890 3020 	ldrb.w	r3, [r0, #32]
 8006680:	2b01      	cmp	r3, #1
 8006682:	d012      	beq.n	80066aa <HAL_DMA_UnRegisterCallback+0x2e>
  if(HAL_DMA_STATE_READY == hdma->State)
 8006684:	f890 2021 	ldrb.w	r2, [r0, #33]	; 0x21
  __HAL_LOCK(hdma);
 8006688:	2301      	movs	r3, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 800668a:	429a      	cmp	r2, r3
  __HAL_LOCK(hdma);
 800668c:	f880 3020 	strb.w	r3, [r0, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 8006690:	d004      	beq.n	800669c <HAL_DMA_UnRegisterCallback+0x20>
  __HAL_UNLOCK(hdma);
 8006692:	2200      	movs	r2, #0
 8006694:	f880 2020 	strb.w	r2, [r0, #32]
}
 8006698:	4618      	mov	r0, r3
 800669a:	4770      	bx	lr
    switch (CallbackID)
 800669c:	2904      	cmp	r1, #4
 800669e:	d819      	bhi.n	80066d4 <HAL_DMA_UnRegisterCallback+0x58>
 80066a0:	e8df f001 	tbb	[pc, r1]
 80066a4:	15120f0c 	.word	0x15120f0c
 80066a8:	06          	.byte	0x06
 80066a9:	00          	.byte	0x00
  __HAL_LOCK(hdma);
 80066aa:	2302      	movs	r3, #2
}
 80066ac:	4618      	mov	r0, r3
 80066ae:	4770      	bx	lr
           hdma->XferCpltCallback = NULL;
 80066b0:	2300      	movs	r3, #0
           hdma->XferHalfCpltCallback = NULL;
 80066b2:	e9c0 330a 	strd	r3, r3, [r0, #40]	; 0x28
           hdma->XferAbortCallback = NULL;
 80066b6:	e9c0 330c 	strd	r3, r3, [r0, #48]	; 0x30
           break; 
 80066ba:	e7ea      	b.n	8006692 <HAL_DMA_UnRegisterCallback+0x16>
           hdma->XferCpltCallback = NULL;
 80066bc:	2300      	movs	r3, #0
 80066be:	6283      	str	r3, [r0, #40]	; 0x28
           break;
 80066c0:	e7e7      	b.n	8006692 <HAL_DMA_UnRegisterCallback+0x16>
           hdma->XferHalfCpltCallback = NULL;
 80066c2:	2300      	movs	r3, #0
 80066c4:	62c3      	str	r3, [r0, #44]	; 0x2c
           break;         
 80066c6:	e7e4      	b.n	8006692 <HAL_DMA_UnRegisterCallback+0x16>
           hdma->XferErrorCallback = NULL;
 80066c8:	2300      	movs	r3, #0
 80066ca:	6303      	str	r3, [r0, #48]	; 0x30
           break;         
 80066cc:	e7e1      	b.n	8006692 <HAL_DMA_UnRegisterCallback+0x16>
           hdma->XferAbortCallback = NULL;
 80066ce:	2300      	movs	r3, #0
 80066d0:	6343      	str	r3, [r0, #52]	; 0x34
           break; 
 80066d2:	e7de      	b.n	8006692 <HAL_DMA_UnRegisterCallback+0x16>
           status = HAL_ERROR;
 80066d4:	2301      	movs	r3, #1
 80066d6:	e7dc      	b.n	8006692 <HAL_DMA_UnRegisterCallback+0x16>

080066d8 <HAL_GPIO_Init>:
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 80066d8:	f8d1 c000 	ldr.w	ip, [r1]
 80066dc:	f1bc 0f00 	cmp.w	ip, #0
 80066e0:	f000 80d0 	beq.w	8006884 <HAL_GPIO_Init+0x1ac>
{
 80066e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80066e8:	f8df e1cc 	ldr.w	lr, [pc, #460]	; 80068b8 <HAL_GPIO_Init+0x1e0>
{
 80066ec:	b083      	sub	sp, #12
 80066ee:	4688      	mov	r8, r1
  uint32_t position = 0x00U;
 80066f0:	2500      	movs	r5, #0
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80066f2:	f04f 0901 	mov.w	r9, #1
 80066f6:	fa09 f205 	lsl.w	r2, r9, r5
    if(iocurrent)
 80066fa:	ea12 060c 	ands.w	r6, r2, ip
 80066fe:	d077      	beq.n	80067f0 <HAL_GPIO_Init+0x118>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006700:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006704:	f021 0a10 	bic.w	sl, r1, #16
 8006708:	f1ba 0f02 	cmp.w	sl, #2
 800670c:	d078      	beq.n	8006800 <HAL_GPIO_Init+0x128>
 800670e:	006f      	lsls	r7, r5, #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8006710:	2303      	movs	r3, #3
      temp = GPIOx->MODER;
 8006712:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8006716:	40bb      	lsls	r3, r7
 8006718:	43db      	mvns	r3, r3
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800671a:	f001 0403 	and.w	r4, r1, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800671e:	ea03 0b0b 	and.w	fp, r3, fp
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006722:	40bc      	lsls	r4, r7
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006724:	f10a 3aff 	add.w	sl, sl, #4294967295
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006728:	ea44 040b 	orr.w	r4, r4, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800672c:	f1ba 0f01 	cmp.w	sl, #1
      GPIOx->MODER = temp;
 8006730:	6004      	str	r4, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006732:	f240 8086 	bls.w	8006842 <HAL_GPIO_Init+0x16a>
      temp = GPIOx->PUPDR;
 8006736:	68c4      	ldr	r4, [r0, #12]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006738:	f8d8 2008 	ldr.w	r2, [r8, #8]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800673c:	4023      	ands	r3, r4
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800673e:	40ba      	lsls	r2, r7
 8006740:	431a      	orrs	r2, r3
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8006742:	00cf      	lsls	r7, r1, #3
      GPIOx->PUPDR = temp;
 8006744:	60c2      	str	r2, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8006746:	d553      	bpl.n	80067f0 <HAL_GPIO_Init+0x118>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006748:	4a54      	ldr	r2, [pc, #336]	; (800689c <HAL_GPIO_Init+0x1c4>)
 800674a:	6993      	ldr	r3, [r2, #24]
 800674c:	f043 0301 	orr.w	r3, r3, #1
 8006750:	6193      	str	r3, [r2, #24]
 8006752:	6993      	ldr	r3, [r2, #24]
 8006754:	f025 0403 	bic.w	r4, r5, #3
 8006758:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
 800675c:	f003 0301 	and.w	r3, r3, #1
 8006760:	f504 3480 	add.w	r4, r4, #65536	; 0x10000
 8006764:	9301      	str	r3, [sp, #4]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8006766:	f005 0203 	and.w	r2, r5, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800676a:	9b01      	ldr	r3, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2];
 800676c:	68a7      	ldr	r7, [r4, #8]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 800676e:	0092      	lsls	r2, r2, #2
 8006770:	230f      	movs	r3, #15
 8006772:	4093      	lsls	r3, r2
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006774:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8006778:	ea27 0303 	bic.w	r3, r7, r3
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800677c:	d016      	beq.n	80067ac <HAL_GPIO_Init+0xd4>
 800677e:	4f48      	ldr	r7, [pc, #288]	; (80068a0 <HAL_GPIO_Init+0x1c8>)
 8006780:	42b8      	cmp	r0, r7
 8006782:	d076      	beq.n	8006872 <HAL_GPIO_Init+0x19a>
 8006784:	4f47      	ldr	r7, [pc, #284]	; (80068a4 <HAL_GPIO_Init+0x1cc>)
 8006786:	42b8      	cmp	r0, r7
 8006788:	d06e      	beq.n	8006868 <HAL_GPIO_Init+0x190>
 800678a:	4f47      	ldr	r7, [pc, #284]	; (80068a8 <HAL_GPIO_Init+0x1d0>)
 800678c:	42b8      	cmp	r0, r7
 800678e:	d07a      	beq.n	8006886 <HAL_GPIO_Init+0x1ae>
 8006790:	4f46      	ldr	r7, [pc, #280]	; (80068ac <HAL_GPIO_Init+0x1d4>)
 8006792:	42b8      	cmp	r0, r7
 8006794:	d07c      	beq.n	8006890 <HAL_GPIO_Init+0x1b8>
 8006796:	4f46      	ldr	r7, [pc, #280]	; (80068b0 <HAL_GPIO_Init+0x1d8>)
 8006798:	42b8      	cmp	r0, r7
 800679a:	d06e      	beq.n	800687a <HAL_GPIO_Init+0x1a2>
 800679c:	4f45      	ldr	r7, [pc, #276]	; (80068b4 <HAL_GPIO_Init+0x1dc>)
 800679e:	42b8      	cmp	r0, r7
 80067a0:	bf0c      	ite	eq
 80067a2:	2706      	moveq	r7, #6
 80067a4:	2707      	movne	r7, #7
 80067a6:	fa07 f202 	lsl.w	r2, r7, r2
 80067aa:	4313      	orrs	r3, r2
        SYSCFG->EXTICR[position >> 2] = temp;
 80067ac:	60a3      	str	r3, [r4, #8]
        temp = EXTI->IMR;
 80067ae:	f8de 3000 	ldr.w	r3, [lr]
        temp &= ~((uint32_t)iocurrent);
 80067b2:	43f2      	mvns	r2, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80067b4:	03cc      	lsls	r4, r1, #15
        temp &= ~((uint32_t)iocurrent);
 80067b6:	bf54      	ite	pl
 80067b8:	4013      	andpl	r3, r2
        {
          temp |= iocurrent;
 80067ba:	4333      	orrmi	r3, r6
        }
        EXTI->IMR = temp;
 80067bc:	f8ce 3000 	str.w	r3, [lr]

        temp = EXTI->EMR;
 80067c0:	f8de 3004 	ldr.w	r3, [lr, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80067c4:	038f      	lsls	r7, r1, #14
        temp &= ~((uint32_t)iocurrent);
 80067c6:	bf54      	ite	pl
 80067c8:	4013      	andpl	r3, r2
        {
          temp |= iocurrent;
 80067ca:	4333      	orrmi	r3, r6
        }
        EXTI->EMR = temp;
 80067cc:	f8ce 3004 	str.w	r3, [lr, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80067d0:	f8de 3008 	ldr.w	r3, [lr, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80067d4:	02cc      	lsls	r4, r1, #11
        temp &= ~((uint32_t)iocurrent);
 80067d6:	bf54      	ite	pl
 80067d8:	4013      	andpl	r3, r2
        {
          temp |= iocurrent;
 80067da:	4333      	orrmi	r3, r6
        }
        EXTI->RTSR = temp;
 80067dc:	f8ce 3008 	str.w	r3, [lr, #8]

        temp = EXTI->FTSR;
 80067e0:	f8de 300c 	ldr.w	r3, [lr, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80067e4:	0289      	lsls	r1, r1, #10
        temp &= ~((uint32_t)iocurrent);
 80067e6:	bf54      	ite	pl
 80067e8:	4013      	andpl	r3, r2
        {
          temp |= iocurrent;
 80067ea:	4333      	orrmi	r3, r6
        }
        EXTI->FTSR = temp;
 80067ec:	f8ce 300c 	str.w	r3, [lr, #12]
      }
    }
    
    position++;
 80067f0:	3501      	adds	r5, #1
  while (((GPIO_Init->Pin) >> position) != RESET)
 80067f2:	fa3c f305 	lsrs.w	r3, ip, r5
 80067f6:	f47f af7e 	bne.w	80066f6 <HAL_GPIO_Init+0x1e>
  }
}
 80067fa:	b003      	add	sp, #12
 80067fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->AFR[position >> 3];
 8006800:	08ef      	lsrs	r7, r5, #3
 8006802:	eb00 0787 	add.w	r7, r0, r7, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006806:	f005 0407 	and.w	r4, r5, #7
        temp = GPIOx->AFR[position >> 3];
 800680a:	6a3b      	ldr	r3, [r7, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800680c:	00a4      	lsls	r4, r4, #2
 800680e:	f04f 0b0f 	mov.w	fp, #15
 8006812:	fa0b fb04 	lsl.w	fp, fp, r4
 8006816:	ea23 0a0b 	bic.w	sl, r3, fp
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800681a:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800681e:	40a3      	lsls	r3, r4
 8006820:	ea43 030a 	orr.w	r3, r3, sl
        GPIOx->AFR[position >> 3] = temp;
 8006824:	623b      	str	r3, [r7, #32]
 8006826:	006f      	lsls	r7, r5, #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8006828:	2303      	movs	r3, #3
      temp = GPIOx->MODER;
 800682a:	f8d0 a000 	ldr.w	sl, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800682e:	40bb      	lsls	r3, r7
 8006830:	43db      	mvns	r3, r3
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006832:	f001 0403 	and.w	r4, r1, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8006836:	ea03 0a0a 	and.w	sl, r3, sl
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800683a:	40bc      	lsls	r4, r7
 800683c:	ea44 040a 	orr.w	r4, r4, sl
      GPIOx->MODER = temp;
 8006840:	6004      	str	r4, [r0, #0]
        temp = GPIOx->OSPEEDR;
 8006842:	6884      	ldr	r4, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006844:	ea03 0a04 	and.w	sl, r3, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006848:	f8d8 400c 	ldr.w	r4, [r8, #12]
 800684c:	40bc      	lsls	r4, r7
 800684e:	ea44 040a 	orr.w	r4, r4, sl
        GPIOx->OSPEEDR = temp;
 8006852:	6084      	str	r4, [r0, #8]
        temp = GPIOx->OTYPER;
 8006854:	f8d0 a004 	ldr.w	sl, [r0, #4]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8006858:	f3c1 1400 	ubfx	r4, r1, #4, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800685c:	ea2a 0202 	bic.w	r2, sl, r2
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8006860:	40ac      	lsls	r4, r5
 8006862:	4314      	orrs	r4, r2
        GPIOx->OTYPER = temp;
 8006864:	6044      	str	r4, [r0, #4]
 8006866:	e766      	b.n	8006736 <HAL_GPIO_Init+0x5e>
 8006868:	2702      	movs	r7, #2
 800686a:	fa07 f202 	lsl.w	r2, r7, r2
 800686e:	4313      	orrs	r3, r2
 8006870:	e79c      	b.n	80067ac <HAL_GPIO_Init+0xd4>
 8006872:	fa09 f202 	lsl.w	r2, r9, r2
 8006876:	4313      	orrs	r3, r2
 8006878:	e798      	b.n	80067ac <HAL_GPIO_Init+0xd4>
 800687a:	2705      	movs	r7, #5
 800687c:	fa07 f202 	lsl.w	r2, r7, r2
 8006880:	4313      	orrs	r3, r2
 8006882:	e793      	b.n	80067ac <HAL_GPIO_Init+0xd4>
 8006884:	4770      	bx	lr
 8006886:	2703      	movs	r7, #3
 8006888:	fa07 f202 	lsl.w	r2, r7, r2
 800688c:	4313      	orrs	r3, r2
 800688e:	e78d      	b.n	80067ac <HAL_GPIO_Init+0xd4>
 8006890:	2704      	movs	r7, #4
 8006892:	fa07 f202 	lsl.w	r2, r7, r2
 8006896:	4313      	orrs	r3, r2
 8006898:	e788      	b.n	80067ac <HAL_GPIO_Init+0xd4>
 800689a:	bf00      	nop
 800689c:	40021000 	.word	0x40021000
 80068a0:	48000400 	.word	0x48000400
 80068a4:	48000800 	.word	0x48000800
 80068a8:	48000c00 	.word	0x48000c00
 80068ac:	48001000 	.word	0x48001000
 80068b0:	48001400 	.word	0x48001400
 80068b4:	48001800 	.word	0x48001800
 80068b8:	40010400 	.word	0x40010400

080068bc <HAL_GPIO_DeInit>:
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != RESET)
 80068bc:	2900      	cmp	r1, #0
 80068be:	f000 8090 	beq.w	80069e2 <HAL_GPIO_DeInit+0x126>
{
 80068c2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
      {
        tmp = (0x0FU) << (4U * (position & 0x03U));
        SYSCFG->EXTICR[position >> 2] &= ~tmp;

        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80068c6:	f8df 8138 	ldr.w	r8, [pc, #312]	; 8006a00 <HAL_GPIO_DeInit+0x144>
      if(tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 80068ca:	f8df b138 	ldr.w	fp, [pc, #312]	; 8006a04 <HAL_GPIO_DeInit+0x148>
  uint32_t position = 0x00U;
 80068ce:	2300      	movs	r3, #0
    iocurrent = GPIO_Pin & (1U << position);
 80068d0:	f04f 0901 	mov.w	r9, #1
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80068d4:	f04f 0a03 	mov.w	sl, #3
    iocurrent = GPIO_Pin & (1U << position);
 80068d8:	fa09 f503 	lsl.w	r5, r9, r3
    if (iocurrent)
 80068dc:	ea15 0c01 	ands.w	ip, r5, r1
 80068e0:	d045      	beq.n	800696e <HAL_GPIO_DeInit+0xb2>
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80068e2:	005a      	lsls	r2, r3, #1
 80068e4:	6804      	ldr	r4, [r0, #0]
 80068e6:	fa0a f202 	lsl.w	r2, sl, r2
 80068ea:	43d2      	mvns	r2, r2
      GPIOx->AFR[position >> 3] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80068ec:	08de      	lsrs	r6, r3, #3
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80068ee:	4014      	ands	r4, r2
 80068f0:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 80068f4:	6004      	str	r4, [r0, #0]
      GPIOx->AFR[position >> 3] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80068f6:	f003 0407 	and.w	r4, r3, #7
 80068fa:	f8d6 e020 	ldr.w	lr, [r6, #32]
 80068fe:	270f      	movs	r7, #15
 8006900:	00a4      	lsls	r4, r4, #2
 8006902:	fa07 f404 	lsl.w	r4, r7, r4
 8006906:	ea2e 0404 	bic.w	r4, lr, r4
 800690a:	6234      	str	r4, [r6, #32]
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800690c:	6884      	ldr	r4, [r0, #8]
 800690e:	4014      	ands	r4, r2
 8006910:	6084      	str	r4, [r0, #8]
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006912:	6844      	ldr	r4, [r0, #4]
 8006914:	ea24 0505 	bic.w	r5, r4, r5
 8006918:	6045      	str	r5, [r0, #4]
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800691a:	68c5      	ldr	r5, [r0, #12]
 800691c:	f023 0403 	bic.w	r4, r3, #3
 8006920:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
 8006924:	402a      	ands	r2, r5
 8006926:	f504 3480 	add.w	r4, r4, #65536	; 0x10000
 800692a:	60c2      	str	r2, [r0, #12]
      tmp &= ((0x0FU) << (4U * (position & 0x03U)));
 800692c:	f003 0203 	and.w	r2, r3, #3
      tmp = SYSCFG->EXTICR[position >> 2];
 8006930:	68a5      	ldr	r5, [r4, #8]
      tmp &= ((0x0FU) << (4U * (position & 0x03U)));
 8006932:	0092      	lsls	r2, r2, #2
 8006934:	4097      	lsls	r7, r2
      if(tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8006936:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
      tmp &= ((0x0FU) << (4U * (position & 0x03U)));
 800693a:	ea05 0507 	and.w	r5, r5, r7
      if(tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 800693e:	d01c      	beq.n	800697a <HAL_GPIO_DeInit+0xbe>
 8006940:	4558      	cmp	r0, fp
 8006942:	d040      	beq.n	80069c6 <HAL_GPIO_DeInit+0x10a>
 8006944:	4e29      	ldr	r6, [pc, #164]	; (80069ec <HAL_GPIO_DeInit+0x130>)
 8006946:	42b0      	cmp	r0, r6
 8006948:	d044      	beq.n	80069d4 <HAL_GPIO_DeInit+0x118>
 800694a:	4e29      	ldr	r6, [pc, #164]	; (80069f0 <HAL_GPIO_DeInit+0x134>)
 800694c:	42b0      	cmp	r0, r6
 800694e:	d045      	beq.n	80069dc <HAL_GPIO_DeInit+0x120>
 8006950:	4e28      	ldr	r6, [pc, #160]	; (80069f4 <HAL_GPIO_DeInit+0x138>)
 8006952:	42b0      	cmp	r0, r6
 8006954:	d03a      	beq.n	80069cc <HAL_GPIO_DeInit+0x110>
 8006956:	4e28      	ldr	r6, [pc, #160]	; (80069f8 <HAL_GPIO_DeInit+0x13c>)
 8006958:	42b0      	cmp	r0, r6
 800695a:	d043      	beq.n	80069e4 <HAL_GPIO_DeInit+0x128>
 800695c:	4e27      	ldr	r6, [pc, #156]	; (80069fc <HAL_GPIO_DeInit+0x140>)
 800695e:	42b0      	cmp	r0, r6
 8006960:	bf0c      	ite	eq
 8006962:	2606      	moveq	r6, #6
 8006964:	2607      	movne	r6, #7
 8006966:	fa06 f202 	lsl.w	r2, r6, r2
 800696a:	4295      	cmp	r5, r2
 800696c:	d008      	beq.n	8006980 <HAL_GPIO_DeInit+0xc4>
        EXTI->RTSR &= ~((uint32_t)iocurrent);
        EXTI->FTSR &= ~((uint32_t)iocurrent);
      }
    }
    
    position++;
 800696e:	3301      	adds	r3, #1
  while ((GPIO_Pin >> position) != RESET)
 8006970:	fa31 f203 	lsrs.w	r2, r1, r3
 8006974:	d1b0      	bne.n	80068d8 <HAL_GPIO_DeInit+0x1c>
  }
}
 8006976:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800697a:	2200      	movs	r2, #0
      if(tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 800697c:	4295      	cmp	r5, r2
 800697e:	d1f6      	bne.n	800696e <HAL_GPIO_DeInit+0xb2>
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 8006980:	68a2      	ldr	r2, [r4, #8]
 8006982:	ea22 0707 	bic.w	r7, r2, r7
 8006986:	60a7      	str	r7, [r4, #8]
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8006988:	f8d8 2000 	ldr.w	r2, [r8]
 800698c:	ea6f 0c0c 	mvn.w	ip, ip
 8006990:	ea02 020c 	and.w	r2, r2, ip
 8006994:	f8c8 2000 	str.w	r2, [r8]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8006998:	f8d8 2004 	ldr.w	r2, [r8, #4]
 800699c:	ea0c 0202 	and.w	r2, ip, r2
 80069a0:	f8c8 2004 	str.w	r2, [r8, #4]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80069a4:	f8d8 2008 	ldr.w	r2, [r8, #8]
 80069a8:	ea0c 0202 	and.w	r2, ip, r2
 80069ac:	f8c8 2008 	str.w	r2, [r8, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 80069b0:	f8d8 200c 	ldr.w	r2, [r8, #12]
    position++;
 80069b4:	3301      	adds	r3, #1
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 80069b6:	ea0c 0202 	and.w	r2, ip, r2
 80069ba:	f8c8 200c 	str.w	r2, [r8, #12]
  while ((GPIO_Pin >> position) != RESET)
 80069be:	fa31 f203 	lsrs.w	r2, r1, r3
 80069c2:	d189      	bne.n	80068d8 <HAL_GPIO_DeInit+0x1c>
 80069c4:	e7d7      	b.n	8006976 <HAL_GPIO_DeInit+0xba>
 80069c6:	fa09 f202 	lsl.w	r2, r9, r2
 80069ca:	e7d7      	b.n	800697c <HAL_GPIO_DeInit+0xc0>
 80069cc:	2604      	movs	r6, #4
 80069ce:	fa06 f202 	lsl.w	r2, r6, r2
 80069d2:	e7d3      	b.n	800697c <HAL_GPIO_DeInit+0xc0>
 80069d4:	2602      	movs	r6, #2
 80069d6:	fa06 f202 	lsl.w	r2, r6, r2
 80069da:	e7cf      	b.n	800697c <HAL_GPIO_DeInit+0xc0>
 80069dc:	fa0a f202 	lsl.w	r2, sl, r2
 80069e0:	e7cc      	b.n	800697c <HAL_GPIO_DeInit+0xc0>
 80069e2:	4770      	bx	lr
 80069e4:	2605      	movs	r6, #5
 80069e6:	fa06 f202 	lsl.w	r2, r6, r2
 80069ea:	e7c7      	b.n	800697c <HAL_GPIO_DeInit+0xc0>
 80069ec:	48000800 	.word	0x48000800
 80069f0:	48000c00 	.word	0x48000c00
 80069f4:	48001000 	.word	0x48001000
 80069f8:	48001400 	.word	0x48001400
 80069fc:	48001800 	.word	0x48001800
 8006a00:	40010400 	.word	0x40010400
 8006a04:	48000400 	.word	0x48000400

08006a08 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006a08:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006a0c:	6803      	ldr	r3, [r0, #0]
 8006a0e:	07df      	lsls	r7, r3, #31
{
 8006a10:	b083      	sub	sp, #12
 8006a12:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006a14:	d53d      	bpl.n	8006a92 <HAL_RCC_OscConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8006a16:	49be      	ldr	r1, [pc, #760]	; (8006d10 <HAL_RCC_OscConfig+0x308>)
 8006a18:	684a      	ldr	r2, [r1, #4]
 8006a1a:	f002 020c 	and.w	r2, r2, #12
 8006a1e:	2a04      	cmp	r2, #4
 8006a20:	f000 810d 	beq.w	8006c3e <HAL_RCC_OscConfig+0x236>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8006a24:	684a      	ldr	r2, [r1, #4]
 8006a26:	f002 020c 	and.w	r2, r2, #12
 8006a2a:	2a08      	cmp	r2, #8
 8006a2c:	f000 8100 	beq.w	8006c30 <HAL_RCC_OscConfig+0x228>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006a30:	6863      	ldr	r3, [r4, #4]
 8006a32:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006a36:	f000 8182 	beq.w	8006d3e <HAL_RCC_OscConfig+0x336>
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	f000 8199 	beq.w	8006d72 <HAL_RCC_OscConfig+0x36a>
 8006a40:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006a44:	f000 82a1 	beq.w	8006f8a <HAL_RCC_OscConfig+0x582>
 8006a48:	4bb1      	ldr	r3, [pc, #708]	; (8006d10 <HAL_RCC_OscConfig+0x308>)
 8006a4a:	681a      	ldr	r2, [r3, #0]
 8006a4c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8006a50:	601a      	str	r2, [r3, #0]
 8006a52:	681a      	ldr	r2, [r3, #0]
 8006a54:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006a58:	601a      	str	r2, [r3, #0]

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a5a:	f7fe fbb1 	bl	80051c0 <HAL_GetTick>
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006a5e:	f44f 3800 	mov.w	r8, #131072	; 0x20000
 8006a62:	4607      	mov	r7, r0
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006a64:	4eaa      	ldr	r6, [pc, #680]	; (8006d10 <HAL_RCC_OscConfig+0x308>)
 8006a66:	2501      	movs	r5, #1
 8006a68:	e005      	b.n	8006a76 <HAL_RCC_OscConfig+0x6e>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006a6a:	f7fe fba9 	bl	80051c0 <HAL_GetTick>
 8006a6e:	1bc0      	subs	r0, r0, r7
 8006a70:	2864      	cmp	r0, #100	; 0x64
 8006a72:	f200 817a 	bhi.w	8006d6a <HAL_RCC_OscConfig+0x362>
 8006a76:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006a7a:	6832      	ldr	r2, [r6, #0]
 8006a7c:	fa98 f3a8 	rbit	r3, r8
 8006a80:	fab3 f383 	clz	r3, r3
 8006a84:	f003 031f 	and.w	r3, r3, #31
 8006a88:	fa05 f303 	lsl.w	r3, r5, r3
 8006a8c:	4213      	tst	r3, r2
 8006a8e:	d0ec      	beq.n	8006a6a <HAL_RCC_OscConfig+0x62>
 8006a90:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006a92:	079e      	lsls	r6, r3, #30
 8006a94:	d542      	bpl.n	8006b1c <HAL_RCC_OscConfig+0x114>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8006a96:	4a9e      	ldr	r2, [pc, #632]	; (8006d10 <HAL_RCC_OscConfig+0x308>)
 8006a98:	6851      	ldr	r1, [r2, #4]
 8006a9a:	f011 0f0c 	tst.w	r1, #12
 8006a9e:	f000 80ec 	beq.w	8006c7a <HAL_RCC_OscConfig+0x272>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8006aa2:	6851      	ldr	r1, [r2, #4]
 8006aa4:	f001 010c 	and.w	r1, r1, #12
 8006aa8:	2908      	cmp	r1, #8
 8006aaa:	f000 80df 	beq.w	8006c6c <HAL_RCC_OscConfig+0x264>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006aae:	68e2      	ldr	r2, [r4, #12]
 8006ab0:	2a00      	cmp	r2, #0
 8006ab2:	f000 81b7 	beq.w	8006e24 <HAL_RCC_OscConfig+0x41c>
 8006ab6:	2201      	movs	r2, #1
 8006ab8:	fa92 f3a2 	rbit	r3, r2
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006abc:	fab3 f383 	clz	r3, r3
 8006ac0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8006ac4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8006ac8:	009b      	lsls	r3, r3, #2
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006aca:	4616      	mov	r6, r2
        __HAL_RCC_HSI_ENABLE();
 8006acc:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8006ace:	f7fe fb77 	bl	80051c0 <HAL_GetTick>
 8006ad2:	f04f 0802 	mov.w	r8, #2
 8006ad6:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006ad8:	4d8d      	ldr	r5, [pc, #564]	; (8006d10 <HAL_RCC_OscConfig+0x308>)
 8006ada:	e005      	b.n	8006ae8 <HAL_RCC_OscConfig+0xe0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006adc:	f7fe fb70 	bl	80051c0 <HAL_GetTick>
 8006ae0:	1bc0      	subs	r0, r0, r7
 8006ae2:	2802      	cmp	r0, #2
 8006ae4:	f200 8141 	bhi.w	8006d6a <HAL_RCC_OscConfig+0x362>
 8006ae8:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006aec:	682a      	ldr	r2, [r5, #0]
 8006aee:	fa98 f3a8 	rbit	r3, r8
 8006af2:	fab3 f383 	clz	r3, r3
 8006af6:	f003 031f 	and.w	r3, r3, #31
 8006afa:	fa06 f303 	lsl.w	r3, r6, r3
 8006afe:	4213      	tst	r3, r2
 8006b00:	d0ec      	beq.n	8006adc <HAL_RCC_OscConfig+0xd4>
            return HAL_TIMEOUT;
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006b02:	6829      	ldr	r1, [r5, #0]
 8006b04:	22f8      	movs	r2, #248	; 0xf8
 8006b06:	fa92 f2a2 	rbit	r2, r2
 8006b0a:	6923      	ldr	r3, [r4, #16]
 8006b0c:	fab2 f282 	clz	r2, r2
 8006b10:	f021 01f8 	bic.w	r1, r1, #248	; 0xf8
 8006b14:	4093      	lsls	r3, r2
 8006b16:	430b      	orrs	r3, r1
 8006b18:	602b      	str	r3, [r5, #0]
 8006b1a:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006b1c:	071d      	lsls	r5, r3, #28
 8006b1e:	d421      	bmi.n	8006b64 <HAL_RCC_OscConfig+0x15c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006b20:	0758      	lsls	r0, r3, #29
 8006b22:	d54e      	bpl.n	8006bc2 <HAL_RCC_OscConfig+0x1ba>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006b24:	4b7a      	ldr	r3, [pc, #488]	; (8006d10 <HAL_RCC_OscConfig+0x308>)
 8006b26:	69da      	ldr	r2, [r3, #28]
 8006b28:	00d1      	lsls	r1, r2, #3
 8006b2a:	f140 80e4 	bpl.w	8006cf6 <HAL_RCC_OscConfig+0x2ee>
    FlagStatus       pwrclkchanged = RESET;
 8006b2e:	f04f 0800 	mov.w	r8, #0
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006b32:	4d78      	ldr	r5, [pc, #480]	; (8006d14 <HAL_RCC_OscConfig+0x30c>)
 8006b34:	682a      	ldr	r2, [r5, #0]
 8006b36:	05d2      	lsls	r2, r2, #23
 8006b38:	f140 8107 	bpl.w	8006d4a <HAL_RCC_OscConfig+0x342>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006b3c:	68a3      	ldr	r3, [r4, #8]
 8006b3e:	2b01      	cmp	r3, #1
 8006b40:	f000 8196 	beq.w	8006e70 <HAL_RCC_OscConfig+0x468>
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	f000 8137 	beq.w	8006db8 <HAL_RCC_OscConfig+0x3b0>
 8006b4a:	2b05      	cmp	r3, #5
 8006b4c:	4b70      	ldr	r3, [pc, #448]	; (8006d10 <HAL_RCC_OscConfig+0x308>)
 8006b4e:	6a1a      	ldr	r2, [r3, #32]
 8006b50:	f000 81b8 	beq.w	8006ec4 <HAL_RCC_OscConfig+0x4bc>
 8006b54:	f022 0201 	bic.w	r2, r2, #1
 8006b58:	621a      	str	r2, [r3, #32]
 8006b5a:	6a1a      	ldr	r2, [r3, #32]
 8006b5c:	f022 0204 	bic.w	r2, r2, #4
 8006b60:	621a      	str	r2, [r3, #32]
 8006b62:	e18a      	b.n	8006e7a <HAL_RCC_OscConfig+0x472>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006b64:	6962      	ldr	r2, [r4, #20]
 8006b66:	2a00      	cmp	r2, #0
 8006b68:	f000 809e 	beq.w	8006ca8 <HAL_RCC_OscConfig+0x2a0>
 8006b6c:	2201      	movs	r2, #1
 8006b6e:	fa92 f1a2 	rbit	r1, r2
      __HAL_RCC_LSI_ENABLE();
 8006b72:	4b69      	ldr	r3, [pc, #420]	; (8006d18 <HAL_RCC_OscConfig+0x310>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006b74:	4e66      	ldr	r6, [pc, #408]	; (8006d10 <HAL_RCC_OscConfig+0x308>)
      __HAL_RCC_LSI_ENABLE();
 8006b76:	fab1 f181 	clz	r1, r1
 8006b7a:	440b      	add	r3, r1
 8006b7c:	009b      	lsls	r3, r3, #2
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006b7e:	4615      	mov	r5, r2
      __HAL_RCC_LSI_ENABLE();
 8006b80:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8006b82:	f7fe fb1d 	bl	80051c0 <HAL_GetTick>
 8006b86:	f04f 0802 	mov.w	r8, #2
 8006b8a:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006b8c:	e005      	b.n	8006b9a <HAL_RCC_OscConfig+0x192>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006b8e:	f7fe fb17 	bl	80051c0 <HAL_GetTick>
 8006b92:	1bc0      	subs	r0, r0, r7
 8006b94:	2802      	cmp	r0, #2
 8006b96:	f200 80e8 	bhi.w	8006d6a <HAL_RCC_OscConfig+0x362>
 8006b9a:	fa98 f3a8 	rbit	r3, r8
 8006b9e:	fa98 f3a8 	rbit	r3, r8
 8006ba2:	fa98 f3a8 	rbit	r3, r8
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006ba6:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8006ba8:	fa98 f3a8 	rbit	r3, r8
 8006bac:	fab3 f383 	clz	r3, r3
 8006bb0:	f003 031f 	and.w	r3, r3, #31
 8006bb4:	fa05 f303 	lsl.w	r3, r5, r3
 8006bb8:	4213      	tst	r3, r2
 8006bba:	d0e8      	beq.n	8006b8e <HAL_RCC_OscConfig+0x186>
 8006bbc:	6823      	ldr	r3, [r4, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006bbe:	0758      	lsls	r0, r3, #29
 8006bc0:	d4b0      	bmi.n	8006b24 <HAL_RCC_OscConfig+0x11c>
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006bc2:	69a3      	ldr	r3, [r4, #24]
 8006bc4:	b383      	cbz	r3, 8006c28 <HAL_RCC_OscConfig+0x220>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006bc6:	4d52      	ldr	r5, [pc, #328]	; (8006d10 <HAL_RCC_OscConfig+0x308>)
 8006bc8:	686a      	ldr	r2, [r5, #4]
 8006bca:	f002 020c 	and.w	r2, r2, #12
 8006bce:	2a08      	cmp	r2, #8
 8006bd0:	d066      	beq.n	8006ca0 <HAL_RCC_OscConfig+0x298>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006bd2:	2b02      	cmp	r3, #2
 8006bd4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006bd8:	f000 817c 	beq.w	8006ed4 <HAL_RCC_OscConfig+0x4cc>
 8006bdc:	fa93 f3a3 	rbit	r3, r3
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006be0:	fab3 f383 	clz	r3, r3
 8006be4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8006be8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8006bec:	009b      	lsls	r3, r3, #2
 8006bee:	2200      	movs	r2, #0
 8006bf0:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006bf2:	f7fe fae5 	bl	80051c0 <HAL_GetTick>
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006bf6:	462c      	mov	r4, r5
        tickstart = HAL_GetTick();
 8006bf8:	4607      	mov	r7, r0
 8006bfa:	f04f 7500 	mov.w	r5, #33554432	; 0x2000000
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006bfe:	2601      	movs	r6, #1
 8006c00:	e005      	b.n	8006c0e <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006c02:	f7fe fadd 	bl	80051c0 <HAL_GetTick>
 8006c06:	1bc0      	subs	r0, r0, r7
 8006c08:	2802      	cmp	r0, #2
 8006c0a:	f200 80ae 	bhi.w	8006d6a <HAL_RCC_OscConfig+0x362>
 8006c0e:	fa95 f3a5 	rbit	r3, r5
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006c12:	6822      	ldr	r2, [r4, #0]
 8006c14:	fa95 f3a5 	rbit	r3, r5
 8006c18:	fab3 f383 	clz	r3, r3
 8006c1c:	f003 031f 	and.w	r3, r3, #31
 8006c20:	fa06 f303 	lsl.w	r3, r6, r3
 8006c24:	4213      	tst	r3, r2
 8006c26:	d1ec      	bne.n	8006c02 <HAL_RCC_OscConfig+0x1fa>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8006c28:	2000      	movs	r0, #0
}
 8006c2a:	b003      	add	sp, #12
 8006c2c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8006c30:	684a      	ldr	r2, [r1, #4]
 8006c32:	f402 32c0 	and.w	r2, r2, #98304	; 0x18000
 8006c36:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8006c3a:	f47f aef9 	bne.w	8006a30 <HAL_RCC_OscConfig+0x28>
 8006c3e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8006c42:	fa92 f1a2 	rbit	r1, r2
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006c46:	4932      	ldr	r1, [pc, #200]	; (8006d10 <HAL_RCC_OscConfig+0x308>)
 8006c48:	6808      	ldr	r0, [r1, #0]
 8006c4a:	fa92 f2a2 	rbit	r2, r2
 8006c4e:	fab2 f282 	clz	r2, r2
 8006c52:	f002 021f 	and.w	r2, r2, #31
 8006c56:	2101      	movs	r1, #1
 8006c58:	fa01 f202 	lsl.w	r2, r1, r2
 8006c5c:	4202      	tst	r2, r0
 8006c5e:	f43f af18 	beq.w	8006a92 <HAL_RCC_OscConfig+0x8a>
 8006c62:	6862      	ldr	r2, [r4, #4]
 8006c64:	2a00      	cmp	r2, #0
 8006c66:	f47f af14 	bne.w	8006a92 <HAL_RCC_OscConfig+0x8a>
 8006c6a:	e019      	b.n	8006ca0 <HAL_RCC_OscConfig+0x298>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8006c6c:	6852      	ldr	r2, [r2, #4]
 8006c6e:	f402 32c0 	and.w	r2, r2, #98304	; 0x18000
 8006c72:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8006c76:	f47f af1a 	bne.w	8006aae <HAL_RCC_OscConfig+0xa6>
 8006c7a:	2202      	movs	r2, #2
 8006c7c:	fa92 f1a2 	rbit	r1, r2
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006c80:	4923      	ldr	r1, [pc, #140]	; (8006d10 <HAL_RCC_OscConfig+0x308>)
 8006c82:	6808      	ldr	r0, [r1, #0]
 8006c84:	fa92 f2a2 	rbit	r2, r2
 8006c88:	fab2 f282 	clz	r2, r2
 8006c8c:	f002 021f 	and.w	r2, r2, #31
 8006c90:	2101      	movs	r1, #1
 8006c92:	fa01 f202 	lsl.w	r2, r1, r2
 8006c96:	4202      	tst	r2, r0
 8006c98:	d040      	beq.n	8006d1c <HAL_RCC_OscConfig+0x314>
 8006c9a:	68e2      	ldr	r2, [r4, #12]
 8006c9c:	428a      	cmp	r2, r1
 8006c9e:	d03d      	beq.n	8006d1c <HAL_RCC_OscConfig+0x314>
        return HAL_ERROR;
 8006ca0:	2001      	movs	r0, #1
}
 8006ca2:	b003      	add	sp, #12
 8006ca4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006ca8:	2501      	movs	r5, #1
 8006caa:	fa95 f1a5 	rbit	r1, r5
      __HAL_RCC_LSI_DISABLE();
 8006cae:	4b1a      	ldr	r3, [pc, #104]	; (8006d18 <HAL_RCC_OscConfig+0x310>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006cb0:	4e17      	ldr	r6, [pc, #92]	; (8006d10 <HAL_RCC_OscConfig+0x308>)
      __HAL_RCC_LSI_DISABLE();
 8006cb2:	fab1 f181 	clz	r1, r1
 8006cb6:	440b      	add	r3, r1
 8006cb8:	009b      	lsls	r3, r3, #2
 8006cba:	f04f 0802 	mov.w	r8, #2
 8006cbe:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8006cc0:	f7fe fa7e 	bl	80051c0 <HAL_GetTick>
 8006cc4:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006cc6:	e004      	b.n	8006cd2 <HAL_RCC_OscConfig+0x2ca>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006cc8:	f7fe fa7a 	bl	80051c0 <HAL_GetTick>
 8006ccc:	1bc0      	subs	r0, r0, r7
 8006cce:	2802      	cmp	r0, #2
 8006cd0:	d84b      	bhi.n	8006d6a <HAL_RCC_OscConfig+0x362>
 8006cd2:	fa98 f3a8 	rbit	r3, r8
 8006cd6:	fa98 f3a8 	rbit	r3, r8
 8006cda:	fa98 f3a8 	rbit	r3, r8
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006cde:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8006ce0:	fa98 f3a8 	rbit	r3, r8
 8006ce4:	fab3 f383 	clz	r3, r3
 8006ce8:	f003 031f 	and.w	r3, r3, #31
 8006cec:	fa05 f303 	lsl.w	r3, r5, r3
 8006cf0:	4213      	tst	r3, r2
 8006cf2:	d1e9      	bne.n	8006cc8 <HAL_RCC_OscConfig+0x2c0>
 8006cf4:	e762      	b.n	8006bbc <HAL_RCC_OscConfig+0x1b4>
      __HAL_RCC_PWR_CLK_ENABLE();
 8006cf6:	69da      	ldr	r2, [r3, #28]
 8006cf8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8006cfc:	61da      	str	r2, [r3, #28]
 8006cfe:	69db      	ldr	r3, [r3, #28]
 8006d00:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006d04:	9301      	str	r3, [sp, #4]
 8006d06:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8006d08:	f04f 0801 	mov.w	r8, #1
 8006d0c:	e711      	b.n	8006b32 <HAL_RCC_OscConfig+0x12a>
 8006d0e:	bf00      	nop
 8006d10:	40021000 	.word	0x40021000
 8006d14:	40007000 	.word	0x40007000
 8006d18:	10908120 	.word	0x10908120
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006d1c:	4da1      	ldr	r5, [pc, #644]	; (8006fa4 <HAL_RCC_OscConfig+0x59c>)
 8006d1e:	21f8      	movs	r1, #248	; 0xf8
 8006d20:	6828      	ldr	r0, [r5, #0]
 8006d22:	fa91 f1a1 	rbit	r1, r1
 8006d26:	6922      	ldr	r2, [r4, #16]
 8006d28:	fab1 f181 	clz	r1, r1
 8006d2c:	f020 00f8 	bic.w	r0, r0, #248	; 0xf8
 8006d30:	408a      	lsls	r2, r1
 8006d32:	4302      	orrs	r2, r0
 8006d34:	602a      	str	r2, [r5, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006d36:	071d      	lsls	r5, r3, #28
 8006d38:	f57f aef2 	bpl.w	8006b20 <HAL_RCC_OscConfig+0x118>
 8006d3c:	e712      	b.n	8006b64 <HAL_RCC_OscConfig+0x15c>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006d3e:	4a99      	ldr	r2, [pc, #612]	; (8006fa4 <HAL_RCC_OscConfig+0x59c>)
 8006d40:	6813      	ldr	r3, [r2, #0]
 8006d42:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006d46:	6013      	str	r3, [r2, #0]
 8006d48:	e687      	b.n	8006a5a <HAL_RCC_OscConfig+0x52>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006d4a:	682a      	ldr	r2, [r5, #0]
 8006d4c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006d50:	602a      	str	r2, [r5, #0]
      tickstart = HAL_GetTick();
 8006d52:	f7fe fa35 	bl	80051c0 <HAL_GetTick>
 8006d56:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006d58:	682b      	ldr	r3, [r5, #0]
 8006d5a:	05db      	lsls	r3, r3, #23
 8006d5c:	f53f aeee 	bmi.w	8006b3c <HAL_RCC_OscConfig+0x134>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006d60:	f7fe fa2e 	bl	80051c0 <HAL_GetTick>
 8006d64:	1b80      	subs	r0, r0, r6
 8006d66:	2864      	cmp	r0, #100	; 0x64
 8006d68:	d9f6      	bls.n	8006d58 <HAL_RCC_OscConfig+0x350>
            return HAL_TIMEOUT;
 8006d6a:	2003      	movs	r0, #3
}
 8006d6c:	b003      	add	sp, #12
 8006d6e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006d72:	4d8c      	ldr	r5, [pc, #560]	; (8006fa4 <HAL_RCC_OscConfig+0x59c>)
 8006d74:	682b      	ldr	r3, [r5, #0]
 8006d76:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006d7a:	602b      	str	r3, [r5, #0]
 8006d7c:	682b      	ldr	r3, [r5, #0]
 8006d7e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006d82:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8006d84:	f7fe fa1c 	bl	80051c0 <HAL_GetTick>
 8006d88:	f44f 3800 	mov.w	r8, #131072	; 0x20000
 8006d8c:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006d8e:	2601      	movs	r6, #1
 8006d90:	e004      	b.n	8006d9c <HAL_RCC_OscConfig+0x394>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006d92:	f7fe fa15 	bl	80051c0 <HAL_GetTick>
 8006d96:	1bc0      	subs	r0, r0, r7
 8006d98:	2864      	cmp	r0, #100	; 0x64
 8006d9a:	d8e6      	bhi.n	8006d6a <HAL_RCC_OscConfig+0x362>
 8006d9c:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006da0:	682a      	ldr	r2, [r5, #0]
 8006da2:	fa98 f3a8 	rbit	r3, r8
 8006da6:	fab3 f383 	clz	r3, r3
 8006daa:	f003 031f 	and.w	r3, r3, #31
 8006dae:	fa06 f303 	lsl.w	r3, r6, r3
 8006db2:	4213      	tst	r3, r2
 8006db4:	d1ed      	bne.n	8006d92 <HAL_RCC_OscConfig+0x38a>
 8006db6:	e66b      	b.n	8006a90 <HAL_RCC_OscConfig+0x88>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006db8:	4d7a      	ldr	r5, [pc, #488]	; (8006fa4 <HAL_RCC_OscConfig+0x59c>)
 8006dba:	6a2b      	ldr	r3, [r5, #32]
 8006dbc:	f023 0301 	bic.w	r3, r3, #1
 8006dc0:	622b      	str	r3, [r5, #32]
 8006dc2:	6a2b      	ldr	r3, [r5, #32]
 8006dc4:	f023 0304 	bic.w	r3, r3, #4
 8006dc8:	622b      	str	r3, [r5, #32]
      tickstart = HAL_GetTick();
 8006dca:	f7fe f9f9 	bl	80051c0 <HAL_GetTick>
 8006dce:	f04f 0902 	mov.w	r9, #2
 8006dd2:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006dd4:	2601      	movs	r6, #1
 8006dd6:	e013      	b.n	8006e00 <HAL_RCC_OscConfig+0x3f8>
 8006dd8:	fa99 f3a9 	rbit	r3, r9
 8006ddc:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8006dde:	fa99 f3a9 	rbit	r3, r9
 8006de2:	fab3 f383 	clz	r3, r3
 8006de6:	f003 031f 	and.w	r3, r3, #31
 8006dea:	fa06 f303 	lsl.w	r3, r6, r3
 8006dee:	4213      	tst	r3, r2
 8006df0:	d00e      	beq.n	8006e10 <HAL_RCC_OscConfig+0x408>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006df2:	f7fe f9e5 	bl	80051c0 <HAL_GetTick>
 8006df6:	f241 3388 	movw	r3, #5000	; 0x1388
 8006dfa:	1bc0      	subs	r0, r0, r7
 8006dfc:	4298      	cmp	r0, r3
 8006dfe:	d8b4      	bhi.n	8006d6a <HAL_RCC_OscConfig+0x362>
 8006e00:	fa99 f3a9 	rbit	r3, r9
 8006e04:	fa99 f3a9 	rbit	r3, r9
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d0e5      	beq.n	8006dd8 <HAL_RCC_OscConfig+0x3d0>
 8006e0c:	6a2a      	ldr	r2, [r5, #32]
 8006e0e:	e7e6      	b.n	8006dde <HAL_RCC_OscConfig+0x3d6>
    if(pwrclkchanged == SET)
 8006e10:	f1b8 0f00 	cmp.w	r8, #0
 8006e14:	f43f aed5 	beq.w	8006bc2 <HAL_RCC_OscConfig+0x1ba>
      __HAL_RCC_PWR_CLK_DISABLE();
 8006e18:	4a62      	ldr	r2, [pc, #392]	; (8006fa4 <HAL_RCC_OscConfig+0x59c>)
 8006e1a:	69d3      	ldr	r3, [r2, #28]
 8006e1c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006e20:	61d3      	str	r3, [r2, #28]
 8006e22:	e6ce      	b.n	8006bc2 <HAL_RCC_OscConfig+0x1ba>
 8006e24:	2501      	movs	r5, #1
 8006e26:	fa95 f3a5 	rbit	r3, r5
        __HAL_RCC_HSI_DISABLE();
 8006e2a:	fab3 f383 	clz	r3, r3
 8006e2e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8006e32:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8006e36:	009b      	lsls	r3, r3, #2
 8006e38:	f04f 0802 	mov.w	r8, #2
 8006e3c:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8006e3e:	f7fe f9bf 	bl	80051c0 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006e42:	4e58      	ldr	r6, [pc, #352]	; (8006fa4 <HAL_RCC_OscConfig+0x59c>)
        tickstart = HAL_GetTick();
 8006e44:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006e46:	e004      	b.n	8006e52 <HAL_RCC_OscConfig+0x44a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006e48:	f7fe f9ba 	bl	80051c0 <HAL_GetTick>
 8006e4c:	1bc0      	subs	r0, r0, r7
 8006e4e:	2802      	cmp	r0, #2
 8006e50:	d88b      	bhi.n	8006d6a <HAL_RCC_OscConfig+0x362>
 8006e52:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006e56:	6832      	ldr	r2, [r6, #0]
 8006e58:	fa98 f3a8 	rbit	r3, r8
 8006e5c:	fab3 f383 	clz	r3, r3
 8006e60:	f003 031f 	and.w	r3, r3, #31
 8006e64:	fa05 f303 	lsl.w	r3, r5, r3
 8006e68:	4213      	tst	r3, r2
 8006e6a:	d1ed      	bne.n	8006e48 <HAL_RCC_OscConfig+0x440>
 8006e6c:	6823      	ldr	r3, [r4, #0]
 8006e6e:	e655      	b.n	8006b1c <HAL_RCC_OscConfig+0x114>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006e70:	4a4c      	ldr	r2, [pc, #304]	; (8006fa4 <HAL_RCC_OscConfig+0x59c>)
 8006e72:	6a13      	ldr	r3, [r2, #32]
 8006e74:	f043 0301 	orr.w	r3, r3, #1
 8006e78:	6213      	str	r3, [r2, #32]
      tickstart = HAL_GetTick();
 8006e7a:	f7fe f9a1 	bl	80051c0 <HAL_GetTick>
 8006e7e:	f04f 0902 	mov.w	r9, #2
 8006e82:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006e84:	4e47      	ldr	r6, [pc, #284]	; (8006fa4 <HAL_RCC_OscConfig+0x59c>)
 8006e86:	2501      	movs	r5, #1
 8006e88:	e014      	b.n	8006eb4 <HAL_RCC_OscConfig+0x4ac>
 8006e8a:	fa99 f3a9 	rbit	r3, r9
 8006e8e:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8006e90:	fa99 f3a9 	rbit	r3, r9
 8006e94:	fab3 f383 	clz	r3, r3
 8006e98:	f003 031f 	and.w	r3, r3, #31
 8006e9c:	fa05 f303 	lsl.w	r3, r5, r3
 8006ea0:	4213      	tst	r3, r2
 8006ea2:	d1b5      	bne.n	8006e10 <HAL_RCC_OscConfig+0x408>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006ea4:	f7fe f98c 	bl	80051c0 <HAL_GetTick>
 8006ea8:	f241 3388 	movw	r3, #5000	; 0x1388
 8006eac:	1bc0      	subs	r0, r0, r7
 8006eae:	4298      	cmp	r0, r3
 8006eb0:	f63f af5b 	bhi.w	8006d6a <HAL_RCC_OscConfig+0x362>
 8006eb4:	fa99 f3a9 	rbit	r3, r9
 8006eb8:	fa99 f3a9 	rbit	r3, r9
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d0e4      	beq.n	8006e8a <HAL_RCC_OscConfig+0x482>
 8006ec0:	6a32      	ldr	r2, [r6, #32]
 8006ec2:	e7e5      	b.n	8006e90 <HAL_RCC_OscConfig+0x488>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006ec4:	f042 0204 	orr.w	r2, r2, #4
 8006ec8:	621a      	str	r2, [r3, #32]
 8006eca:	6a1a      	ldr	r2, [r3, #32]
 8006ecc:	f042 0201 	orr.w	r2, r2, #1
 8006ed0:	621a      	str	r2, [r3, #32]
 8006ed2:	e7d2      	b.n	8006e7a <HAL_RCC_OscConfig+0x472>
 8006ed4:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 8006ed8:	fab3 f383 	clz	r3, r3
 8006edc:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8006ee0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8006ee4:	009b      	lsls	r3, r3, #2
 8006ee6:	2200      	movs	r2, #0
 8006ee8:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8006eea:	f7fe f969 	bl	80051c0 <HAL_GetTick>
 8006eee:	f04f 7800 	mov.w	r8, #33554432	; 0x2000000
 8006ef2:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006ef4:	2601      	movs	r6, #1
 8006ef6:	e005      	b.n	8006f04 <HAL_RCC_OscConfig+0x4fc>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006ef8:	f7fe f962 	bl	80051c0 <HAL_GetTick>
 8006efc:	1bc0      	subs	r0, r0, r7
 8006efe:	2802      	cmp	r0, #2
 8006f00:	f63f af33 	bhi.w	8006d6a <HAL_RCC_OscConfig+0x362>
 8006f04:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006f08:	682a      	ldr	r2, [r5, #0]
 8006f0a:	fa98 f3a8 	rbit	r3, r8
 8006f0e:	fab3 f383 	clz	r3, r3
 8006f12:	f003 031f 	and.w	r3, r3, #31
 8006f16:	fa06 f303 	lsl.w	r3, r6, r3
 8006f1a:	4213      	tst	r3, r2
 8006f1c:	d1ec      	bne.n	8006ef8 <HAL_RCC_OscConfig+0x4f0>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006f1e:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8006f20:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8006f22:	f023 030f 	bic.w	r3, r3, #15
 8006f26:	4313      	orrs	r3, r2
 8006f28:	62eb      	str	r3, [r5, #44]	; 0x2c
 8006f2a:	e9d4 1307 	ldrd	r1, r3, [r4, #28]
 8006f2e:	686a      	ldr	r2, [r5, #4]
 8006f30:	430b      	orrs	r3, r1
 8006f32:	f422 1276 	bic.w	r2, r2, #4030464	; 0x3d8000
 8006f36:	4313      	orrs	r3, r2
 8006f38:	606b      	str	r3, [r5, #4]
 8006f3a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006f3e:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_ENABLE();
 8006f42:	fab3 f383 	clz	r3, r3
 8006f46:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8006f4a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8006f4e:	009b      	lsls	r3, r3, #2
 8006f50:	f04f 7400 	mov.w	r4, #33554432	; 0x2000000
 8006f54:	601e      	str	r6, [r3, #0]
        tickstart = HAL_GetTick();
 8006f56:	f7fe f933 	bl	80051c0 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006f5a:	4e12      	ldr	r6, [pc, #72]	; (8006fa4 <HAL_RCC_OscConfig+0x59c>)
        tickstart = HAL_GetTick();
 8006f5c:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006f5e:	2501      	movs	r5, #1
 8006f60:	e005      	b.n	8006f6e <HAL_RCC_OscConfig+0x566>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006f62:	f7fe f92d 	bl	80051c0 <HAL_GetTick>
 8006f66:	1bc0      	subs	r0, r0, r7
 8006f68:	2802      	cmp	r0, #2
 8006f6a:	f63f aefe 	bhi.w	8006d6a <HAL_RCC_OscConfig+0x362>
 8006f6e:	fa94 f3a4 	rbit	r3, r4
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006f72:	6832      	ldr	r2, [r6, #0]
 8006f74:	fa94 f3a4 	rbit	r3, r4
 8006f78:	fab3 f383 	clz	r3, r3
 8006f7c:	f003 031f 	and.w	r3, r3, #31
 8006f80:	fa05 f303 	lsl.w	r3, r5, r3
 8006f84:	4213      	tst	r3, r2
 8006f86:	d0ec      	beq.n	8006f62 <HAL_RCC_OscConfig+0x55a>
 8006f88:	e64e      	b.n	8006c28 <HAL_RCC_OscConfig+0x220>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006f8a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006f8e:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 8006f92:	681a      	ldr	r2, [r3, #0]
 8006f94:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8006f98:	601a      	str	r2, [r3, #0]
 8006f9a:	681a      	ldr	r2, [r3, #0]
 8006f9c:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8006fa0:	601a      	str	r2, [r3, #0]
 8006fa2:	e55a      	b.n	8006a5a <HAL_RCC_OscConfig+0x52>
 8006fa4:	40021000 	.word	0x40021000

08006fa8 <HAL_RCC_ClockConfig>:
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8006fa8:	4a6f      	ldr	r2, [pc, #444]	; (8007168 <HAL_RCC_ClockConfig+0x1c0>)
 8006faa:	6813      	ldr	r3, [r2, #0]
 8006fac:	f003 0307 	and.w	r3, r3, #7
 8006fb0:	428b      	cmp	r3, r1
 8006fb2:	d20b      	bcs.n	8006fcc <HAL_RCC_ClockConfig+0x24>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006fb4:	6813      	ldr	r3, [r2, #0]
 8006fb6:	f023 0307 	bic.w	r3, r3, #7
 8006fba:	430b      	orrs	r3, r1
 8006fbc:	6013      	str	r3, [r2, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8006fbe:	6813      	ldr	r3, [r2, #0]
 8006fc0:	f003 0307 	and.w	r3, r3, #7
 8006fc4:	428b      	cmp	r3, r1
 8006fc6:	d001      	beq.n	8006fcc <HAL_RCC_ClockConfig+0x24>
    {
      return HAL_ERROR;
 8006fc8:	2001      	movs	r0, #1

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
  
  return HAL_OK;
}
 8006fca:	4770      	bx	lr
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006fcc:	6803      	ldr	r3, [r0, #0]
{
 8006fce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006fd2:	079c      	lsls	r4, r3, #30
 8006fd4:	d506      	bpl.n	8006fe4 <HAL_RCC_ClockConfig+0x3c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006fd6:	4c65      	ldr	r4, [pc, #404]	; (800716c <HAL_RCC_ClockConfig+0x1c4>)
 8006fd8:	6885      	ldr	r5, [r0, #8]
 8006fda:	6862      	ldr	r2, [r4, #4]
 8006fdc:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8006fe0:	432a      	orrs	r2, r5
 8006fe2:	6062      	str	r2, [r4, #4]
 8006fe4:	460e      	mov	r6, r1
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006fe6:	07d9      	lsls	r1, r3, #31
 8006fe8:	4604      	mov	r4, r0
 8006fea:	d532      	bpl.n	8007052 <HAL_RCC_ClockConfig+0xaa>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006fec:	6842      	ldr	r2, [r0, #4]
 8006fee:	2a01      	cmp	r2, #1
 8006ff0:	f000 80a5 	beq.w	800713e <HAL_RCC_ClockConfig+0x196>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006ff4:	2a02      	cmp	r2, #2
 8006ff6:	bf0c      	ite	eq
 8006ff8:	f04f 7300 	moveq.w	r3, #33554432	; 0x2000000
 8006ffc:	2302      	movne	r3, #2
 8006ffe:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007002:	495a      	ldr	r1, [pc, #360]	; (800716c <HAL_RCC_ClockConfig+0x1c4>)
 8007004:	6808      	ldr	r0, [r1, #0]
 8007006:	fa93 f3a3 	rbit	r3, r3
 800700a:	fab3 f383 	clz	r3, r3
 800700e:	f003 031f 	and.w	r3, r3, #31
 8007012:	2101      	movs	r1, #1
 8007014:	fa01 f303 	lsl.w	r3, r1, r3
 8007018:	4203      	tst	r3, r0
 800701a:	d02a      	beq.n	8007072 <HAL_RCC_ClockConfig+0xca>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800701c:	4d53      	ldr	r5, [pc, #332]	; (800716c <HAL_RCC_ClockConfig+0x1c4>)
 800701e:	686b      	ldr	r3, [r5, #4]
 8007020:	f023 0303 	bic.w	r3, r3, #3
 8007024:	431a      	orrs	r2, r3
 8007026:	606a      	str	r2, [r5, #4]
    tickstart = HAL_GetTick();
 8007028:	f7fe f8ca 	bl	80051c0 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800702c:	6863      	ldr	r3, [r4, #4]
 800702e:	2b01      	cmp	r3, #1
    tickstart = HAL_GetTick();
 8007030:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007032:	f241 3888 	movw	r8, #5000	; 0x1388
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007036:	d071      	beq.n	800711c <HAL_RCC_ClockConfig+0x174>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007038:	2b02      	cmp	r3, #2
 800703a:	d106      	bne.n	800704a <HAL_RCC_ClockConfig+0xa2>
 800703c:	e079      	b.n	8007132 <HAL_RCC_ClockConfig+0x18a>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800703e:	f7fe f8bf 	bl	80051c0 <HAL_GetTick>
 8007042:	1bc0      	subs	r0, r0, r7
 8007044:	4540      	cmp	r0, r8
 8007046:	f200 808c 	bhi.w	8007162 <HAL_RCC_ClockConfig+0x1ba>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800704a:	686b      	ldr	r3, [r5, #4]
 800704c:	f013 0f0c 	tst.w	r3, #12
 8007050:	d1f5      	bne.n	800703e <HAL_RCC_ClockConfig+0x96>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8007052:	4a45      	ldr	r2, [pc, #276]	; (8007168 <HAL_RCC_ClockConfig+0x1c0>)
 8007054:	6813      	ldr	r3, [r2, #0]
 8007056:	f003 0307 	and.w	r3, r3, #7
 800705a:	42b3      	cmp	r3, r6
 800705c:	d90c      	bls.n	8007078 <HAL_RCC_ClockConfig+0xd0>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800705e:	6813      	ldr	r3, [r2, #0]
 8007060:	f023 0307 	bic.w	r3, r3, #7
 8007064:	4333      	orrs	r3, r6
 8007066:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8007068:	6813      	ldr	r3, [r2, #0]
 800706a:	f003 0307 	and.w	r3, r3, #7
 800706e:	42b3      	cmp	r3, r6
 8007070:	d002      	beq.n	8007078 <HAL_RCC_ClockConfig+0xd0>
      return HAL_ERROR;
 8007072:	2001      	movs	r0, #1
}
 8007074:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007078:	6823      	ldr	r3, [r4, #0]
 800707a:	075a      	lsls	r2, r3, #29
 800707c:	d506      	bpl.n	800708c <HAL_RCC_ClockConfig+0xe4>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800707e:	493b      	ldr	r1, [pc, #236]	; (800716c <HAL_RCC_ClockConfig+0x1c4>)
 8007080:	68e0      	ldr	r0, [r4, #12]
 8007082:	684a      	ldr	r2, [r1, #4]
 8007084:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007088:	4302      	orrs	r2, r0
 800708a:	604a      	str	r2, [r1, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800708c:	071b      	lsls	r3, r3, #28
 800708e:	d507      	bpl.n	80070a0 <HAL_RCC_ClockConfig+0xf8>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007090:	4a36      	ldr	r2, [pc, #216]	; (800716c <HAL_RCC_ClockConfig+0x1c4>)
 8007092:	6921      	ldr	r1, [r4, #16]
 8007094:	6853      	ldr	r3, [r2, #4]
 8007096:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 800709a:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800709e:	6053      	str	r3, [r2, #4]
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
 80070a0:	4a32      	ldr	r2, [pc, #200]	; (800716c <HAL_RCC_ClockConfig+0x1c4>)
 80070a2:	6853      	ldr	r3, [r2, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80070a4:	f003 010c 	and.w	r1, r3, #12
 80070a8:	2908      	cmp	r1, #8
 80070aa:	d130      	bne.n	800710e <HAL_RCC_ClockConfig+0x166>
 80070ac:	f44f 1170 	mov.w	r1, #3932160	; 0x3c0000
 80070b0:	fa91 f1a1 	rbit	r1, r1
 80070b4:	200f      	movs	r0, #15
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80070b6:	fab1 f181 	clz	r1, r1
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80070ba:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80070bc:	fa90 f0a0 	rbit	r0, r0
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80070c0:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80070c4:	40cb      	lsrs	r3, r1
 80070c6:	492a      	ldr	r1, [pc, #168]	; (8007170 <HAL_RCC_ClockConfig+0x1c8>)
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80070c8:	4c2a      	ldr	r4, [pc, #168]	; (8007174 <HAL_RCC_ClockConfig+0x1cc>)
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80070ca:	5ccb      	ldrb	r3, [r1, r3]
        pllclk = (HSE_VALUE / prediv) * pllmul;
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
 80070cc:	492a      	ldr	r1, [pc, #168]	; (8007178 <HAL_RCC_ClockConfig+0x1d0>)
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80070ce:	fab0 f080 	clz	r0, r0
 80070d2:	f002 020f 	and.w	r2, r2, #15
 80070d6:	40c2      	lsrs	r2, r0
 80070d8:	5ca2      	ldrb	r2, [r4, r2]
        pllclk = (HSI_VALUE / prediv) * pllmul;
 80070da:	fbb1 f1f2 	udiv	r1, r1, r2
 80070de:	fb03 f101 	mul.w	r1, r3, r1
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80070e2:	4b22      	ldr	r3, [pc, #136]	; (800716c <HAL_RCC_ClockConfig+0x1c4>)
 80070e4:	22f0      	movs	r2, #240	; 0xf0
 80070e6:	685b      	ldr	r3, [r3, #4]
 80070e8:	fa92 f2a2 	rbit	r2, r2
 80070ec:	fab2 f282 	clz	r2, r2
 80070f0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80070f4:	40d3      	lsrs	r3, r2
 80070f6:	4821      	ldr	r0, [pc, #132]	; (800717c <HAL_RCC_ClockConfig+0x1d4>)
 80070f8:	4a21      	ldr	r2, [pc, #132]	; (8007180 <HAL_RCC_ClockConfig+0x1d8>)
 80070fa:	5cc3      	ldrb	r3, [r0, r3]
  HAL_InitTick (TICK_INT_PRIORITY);
 80070fc:	200f      	movs	r0, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80070fe:	fa21 f303 	lsr.w	r3, r1, r3
 8007102:	6013      	str	r3, [r2, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8007104:	f7fe f834 	bl	8005170 <HAL_InitTick>
  return HAL_OK;
 8007108:	2000      	movs	r0, #0
}
 800710a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      sysclockfreq = HSE_VALUE;
 800710e:	491a      	ldr	r1, [pc, #104]	; (8007178 <HAL_RCC_ClockConfig+0x1d0>)
 8007110:	e7e7      	b.n	80070e2 <HAL_RCC_ClockConfig+0x13a>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007112:	f7fe f855 	bl	80051c0 <HAL_GetTick>
 8007116:	1bc0      	subs	r0, r0, r7
 8007118:	4540      	cmp	r0, r8
 800711a:	d822      	bhi.n	8007162 <HAL_RCC_ClockConfig+0x1ba>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800711c:	686b      	ldr	r3, [r5, #4]
 800711e:	f003 030c 	and.w	r3, r3, #12
 8007122:	2b04      	cmp	r3, #4
 8007124:	d1f5      	bne.n	8007112 <HAL_RCC_ClockConfig+0x16a>
 8007126:	e794      	b.n	8007052 <HAL_RCC_ClockConfig+0xaa>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007128:	f7fe f84a 	bl	80051c0 <HAL_GetTick>
 800712c:	1bc0      	subs	r0, r0, r7
 800712e:	4540      	cmp	r0, r8
 8007130:	d817      	bhi.n	8007162 <HAL_RCC_ClockConfig+0x1ba>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007132:	686b      	ldr	r3, [r5, #4]
 8007134:	f003 030c 	and.w	r3, r3, #12
 8007138:	2b08      	cmp	r3, #8
 800713a:	d1f5      	bne.n	8007128 <HAL_RCC_ClockConfig+0x180>
 800713c:	e789      	b.n	8007052 <HAL_RCC_ClockConfig+0xaa>
 800713e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8007142:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007146:	4909      	ldr	r1, [pc, #36]	; (800716c <HAL_RCC_ClockConfig+0x1c4>)
 8007148:	6809      	ldr	r1, [r1, #0]
 800714a:	fa93 f3a3 	rbit	r3, r3
 800714e:	fab3 f383 	clz	r3, r3
 8007152:	f003 031f 	and.w	r3, r3, #31
 8007156:	fa02 f303 	lsl.w	r3, r2, r3
 800715a:	420b      	tst	r3, r1
 800715c:	f47f af5e 	bne.w	800701c <HAL_RCC_ClockConfig+0x74>
 8007160:	e787      	b.n	8007072 <HAL_RCC_ClockConfig+0xca>
          return HAL_TIMEOUT;
 8007162:	2003      	movs	r0, #3
 8007164:	e786      	b.n	8007074 <HAL_RCC_ClockConfig+0xcc>
 8007166:	bf00      	nop
 8007168:	40022000 	.word	0x40022000
 800716c:	40021000 	.word	0x40021000
 8007170:	08011b88 	.word	0x08011b88
 8007174:	08011b98 	.word	0x08011b98
 8007178:	007a1200 	.word	0x007a1200
 800717c:	08011d30 	.word	0x08011d30
 8007180:	20000004 	.word	0x20000004

08007184 <HAL_RCC_GetSysClockFreq>:
  tmpreg = RCC->CFGR;
 8007184:	4a12      	ldr	r2, [pc, #72]	; (80071d0 <HAL_RCC_GetSysClockFreq+0x4c>)
 8007186:	6853      	ldr	r3, [r2, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8007188:	f003 010c 	and.w	r1, r3, #12
 800718c:	2908      	cmp	r1, #8
 800718e:	d001      	beq.n	8007194 <HAL_RCC_GetSysClockFreq+0x10>
      sysclockfreq = HSE_VALUE;
 8007190:	4810      	ldr	r0, [pc, #64]	; (80071d4 <HAL_RCC_GetSysClockFreq+0x50>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8007192:	4770      	bx	lr
{
 8007194:	b430      	push	{r4, r5}
 8007196:	f44f 1070 	mov.w	r0, #3932160	; 0x3c0000
 800719a:	fa90 f0a0 	rbit	r0, r0
 800719e:	210f      	movs	r1, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80071a0:	fab0 f080 	clz	r0, r0
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80071a4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80071a6:	fa91 f1a1 	rbit	r1, r1
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80071aa:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80071ae:	40c3      	lsrs	r3, r0
 80071b0:	4809      	ldr	r0, [pc, #36]	; (80071d8 <HAL_RCC_GetSysClockFreq+0x54>)
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80071b2:	4d0a      	ldr	r5, [pc, #40]	; (80071dc <HAL_RCC_GetSysClockFreq+0x58>)
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80071b4:	5cc0      	ldrb	r0, [r0, r3]
        pllclk = (HSI_VALUE / prediv) * pllmul;
 80071b6:	4c07      	ldr	r4, [pc, #28]	; (80071d4 <HAL_RCC_GetSysClockFreq+0x50>)
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80071b8:	fab1 f181 	clz	r1, r1
 80071bc:	f002 030f 	and.w	r3, r2, #15
 80071c0:	40cb      	lsrs	r3, r1
 80071c2:	5ceb      	ldrb	r3, [r5, r3]
        pllclk = (HSI_VALUE / prediv) * pllmul;
 80071c4:	fbb4 f3f3 	udiv	r3, r4, r3
}
 80071c8:	bc30      	pop	{r4, r5}
        pllclk = (HSI_VALUE / prediv) * pllmul;
 80071ca:	fb00 f003 	mul.w	r0, r0, r3
}
 80071ce:	4770      	bx	lr
 80071d0:	40021000 	.word	0x40021000
 80071d4:	007a1200 	.word	0x007a1200
 80071d8:	08011b88 	.word	0x08011b88
 80071dc:	08011b98 	.word	0x08011b98

080071e0 <HAL_RCC_GetHCLKFreq>:
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 80071e0:	4b01      	ldr	r3, [pc, #4]	; (80071e8 <HAL_RCC_GetHCLKFreq+0x8>)
}
 80071e2:	6818      	ldr	r0, [r3, #0]
 80071e4:	4770      	bx	lr
 80071e6:	bf00      	nop
 80071e8:	20000004 	.word	0x20000004

080071ec <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80071ec:	4b08      	ldr	r3, [pc, #32]	; (8007210 <HAL_RCC_GetPCLK1Freq+0x24>)
 80071ee:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80071f2:	685b      	ldr	r3, [r3, #4]
 80071f4:	fa92 f2a2 	rbit	r2, r2
 80071f8:	fab2 f282 	clz	r2, r2
 80071fc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007200:	40d3      	lsrs	r3, r2
 8007202:	4904      	ldr	r1, [pc, #16]	; (8007214 <HAL_RCC_GetPCLK1Freq+0x28>)
  return SystemCoreClock;
 8007204:	4a04      	ldr	r2, [pc, #16]	; (8007218 <HAL_RCC_GetPCLK1Freq+0x2c>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8007206:	5ccb      	ldrb	r3, [r1, r3]
 8007208:	6810      	ldr	r0, [r2, #0]
}    
 800720a:	40d8      	lsrs	r0, r3
 800720c:	4770      	bx	lr
 800720e:	bf00      	nop
 8007210:	40021000 	.word	0x40021000
 8007214:	08011d40 	.word	0x08011d40
 8007218:	20000004 	.word	0x20000004

0800721c <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 800721c:	4b08      	ldr	r3, [pc, #32]	; (8007240 <HAL_RCC_GetPCLK2Freq+0x24>)
 800721e:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8007222:	685b      	ldr	r3, [r3, #4]
 8007224:	fa92 f2a2 	rbit	r2, r2
 8007228:	fab2 f282 	clz	r2, r2
 800722c:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8007230:	40d3      	lsrs	r3, r2
 8007232:	4904      	ldr	r1, [pc, #16]	; (8007244 <HAL_RCC_GetPCLK2Freq+0x28>)
  return SystemCoreClock;
 8007234:	4a04      	ldr	r2, [pc, #16]	; (8007248 <HAL_RCC_GetPCLK2Freq+0x2c>)
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8007236:	5ccb      	ldrb	r3, [r1, r3]
 8007238:	6810      	ldr	r0, [r2, #0]
} 
 800723a:	40d8      	lsrs	r0, r3
 800723c:	4770      	bx	lr
 800723e:	bf00      	nop
 8007240:	40021000 	.word	0x40021000
 8007244:	08011d40 	.word	0x08011d40
 8007248:	20000004 	.word	0x20000004

0800724c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800724c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007250:	4604      	mov	r4, r0
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007252:	6800      	ldr	r0, [r0, #0]
 8007254:	03c6      	lsls	r6, r0, #15
{
 8007256:	b083      	sub	sp, #12
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007258:	d53e      	bpl.n	80072d8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800725a:	4ba0      	ldr	r3, [pc, #640]	; (80074dc <HAL_RCCEx_PeriphCLKConfig+0x290>)
 800725c:	69da      	ldr	r2, [r3, #28]
 800725e:	00d5      	lsls	r5, r2, #3
 8007260:	f140 80f3 	bpl.w	800744a <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007264:	4d9e      	ldr	r5, [pc, #632]	; (80074e0 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8007266:	682a      	ldr	r2, [r5, #0]
 8007268:	05d0      	lsls	r0, r2, #23
    FlagStatus       pwrclkchanged = RESET;
 800726a:	f04f 0600 	mov.w	r6, #0
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800726e:	f140 80fc 	bpl.w	800746a <HAL_RCCEx_PeriphCLKConfig+0x21e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007272:	4d9a      	ldr	r5, [pc, #616]	; (80074dc <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8007274:	6861      	ldr	r1, [r4, #4]
 8007276:	6a2a      	ldr	r2, [r5, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007278:	f412 7240 	ands.w	r2, r2, #768	; 0x300
 800727c:	d020      	beq.n	80072c0 <HAL_RCCEx_PeriphCLKConfig+0x74>
 800727e:	f401 7340 	and.w	r3, r1, #768	; 0x300
 8007282:	4293      	cmp	r3, r2
 8007284:	d01c      	beq.n	80072c0 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007286:	6a29      	ldr	r1, [r5, #32]
 8007288:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800728c:	f421 7040 	bic.w	r0, r1, #768	; 0x300
 8007290:	fa93 f2a3 	rbit	r2, r3
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007294:	4f93      	ldr	r7, [pc, #588]	; (80074e4 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8007296:	fab2 f282 	clz	r2, r2
 800729a:	443a      	add	r2, r7
 800729c:	0092      	lsls	r2, r2, #2
 800729e:	f04f 0c01 	mov.w	ip, #1
 80072a2:	f8c2 c000 	str.w	ip, [r2]
 80072a6:	fa93 f3a3 	rbit	r3, r3
      __HAL_RCC_BACKUPRESET_RELEASE();
 80072aa:	fab3 f383 	clz	r3, r3
 80072ae:	443b      	add	r3, r7
 80072b0:	009b      	lsls	r3, r3, #2
 80072b2:	2200      	movs	r2, #0
 80072b4:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80072b6:	07ca      	lsls	r2, r1, #31
      RCC->BDCR = temp_reg;
 80072b8:	6228      	str	r0, [r5, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80072ba:	f100 80ea 	bmi.w	8007492 <HAL_RCCEx_PeriphCLKConfig+0x246>
 80072be:	6861      	ldr	r1, [r4, #4]
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80072c0:	4a86      	ldr	r2, [pc, #536]	; (80074dc <HAL_RCCEx_PeriphCLKConfig+0x290>)
 80072c2:	6a13      	ldr	r3, [r2, #32]
 80072c4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80072c8:	430b      	orrs	r3, r1
 80072ca:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80072cc:	b11e      	cbz	r6, 80072d6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80072ce:	69d3      	ldr	r3, [r2, #28]
 80072d0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80072d4:	61d3      	str	r3, [r2, #28]
 80072d6:	6820      	ldr	r0, [r4, #0]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80072d8:	07c3      	lsls	r3, r0, #31
 80072da:	d506      	bpl.n	80072ea <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80072dc:	4a7f      	ldr	r2, [pc, #508]	; (80074dc <HAL_RCCEx_PeriphCLKConfig+0x290>)
 80072de:	68a1      	ldr	r1, [r4, #8]
 80072e0:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80072e2:	f023 0303 	bic.w	r3, r3, #3
 80072e6:	430b      	orrs	r3, r1
 80072e8:	6313      	str	r3, [r2, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80072ea:	0787      	lsls	r7, r0, #30
 80072ec:	d506      	bpl.n	80072fc <HAL_RCCEx_PeriphCLKConfig+0xb0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80072ee:	4a7b      	ldr	r2, [pc, #492]	; (80074dc <HAL_RCCEx_PeriphCLKConfig+0x290>)
 80072f0:	68e1      	ldr	r1, [r4, #12]
 80072f2:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80072f4:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80072f8:	430b      	orrs	r3, r1
 80072fa:	6313      	str	r3, [r2, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80072fc:	0746      	lsls	r6, r0, #29
 80072fe:	d506      	bpl.n	800730e <HAL_RCCEx_PeriphCLKConfig+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007300:	4a76      	ldr	r2, [pc, #472]	; (80074dc <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8007302:	6921      	ldr	r1, [r4, #16]
 8007304:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8007306:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 800730a:	430b      	orrs	r3, r1
 800730c:	6313      	str	r3, [r2, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800730e:	0685      	lsls	r5, r0, #26
 8007310:	d506      	bpl.n	8007320 <HAL_RCCEx_PeriphCLKConfig+0xd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007312:	4a72      	ldr	r2, [pc, #456]	; (80074dc <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8007314:	69e1      	ldr	r1, [r4, #28]
 8007316:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8007318:	f023 0310 	bic.w	r3, r3, #16
 800731c:	430b      	orrs	r3, r1
 800731e:	6313      	str	r3, [r2, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007320:	0381      	lsls	r1, r0, #14
 8007322:	d506      	bpl.n	8007332 <HAL_RCCEx_PeriphCLKConfig+0xe6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8007324:	4a6d      	ldr	r2, [pc, #436]	; (80074dc <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8007326:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8007328:	6853      	ldr	r3, [r2, #4]
 800732a:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 800732e:	430b      	orrs	r3, r1
 8007330:	6053      	str	r3, [r2, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007332:	0642      	lsls	r2, r0, #25
 8007334:	d506      	bpl.n	8007344 <HAL_RCCEx_PeriphCLKConfig+0xf8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007336:	4a69      	ldr	r2, [pc, #420]	; (80074dc <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8007338:	6a21      	ldr	r1, [r4, #32]
 800733a:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800733c:	f023 0320 	bic.w	r3, r3, #32
 8007340:	430b      	orrs	r3, r1
 8007342:	6313      	str	r3, [r2, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007344:	0343      	lsls	r3, r0, #13
 8007346:	d506      	bpl.n	8007356 <HAL_RCCEx_PeriphCLKConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007348:	4a64      	ldr	r2, [pc, #400]	; (80074dc <HAL_RCCEx_PeriphCLKConfig+0x290>)
 800734a:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800734c:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800734e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007352:	430b      	orrs	r3, r1
 8007354:	6313      	str	r3, [r2, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007356:	0707      	lsls	r7, r0, #28
 8007358:	d506      	bpl.n	8007368 <HAL_RCCEx_PeriphCLKConfig+0x11c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800735a:	4a60      	ldr	r2, [pc, #384]	; (80074dc <HAL_RCCEx_PeriphCLKConfig+0x290>)
 800735c:	6961      	ldr	r1, [r4, #20]
 800735e:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8007360:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8007364:	430b      	orrs	r3, r1
 8007366:	6313      	str	r3, [r2, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007368:	06c6      	lsls	r6, r0, #27
 800736a:	d506      	bpl.n	800737a <HAL_RCCEx_PeriphCLKConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800736c:	4a5b      	ldr	r2, [pc, #364]	; (80074dc <HAL_RCCEx_PeriphCLKConfig+0x290>)
 800736e:	69a1      	ldr	r1, [r4, #24]
 8007370:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8007372:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8007376:	430b      	orrs	r3, r1
 8007378:	6313      	str	r3, [r2, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800737a:	0585      	lsls	r5, r0, #22
 800737c:	d506      	bpl.n	800738c <HAL_RCCEx_PeriphCLKConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800737e:	4a57      	ldr	r2, [pc, #348]	; (80074dc <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8007380:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8007382:	6853      	ldr	r3, [r2, #4]
 8007384:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8007388:	430b      	orrs	r3, r1
 800738a:	6053      	str	r3, [r2, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800738c:	0601      	lsls	r1, r0, #24
 800738e:	d506      	bpl.n	800739e <HAL_RCCEx_PeriphCLKConfig+0x152>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8007390:	4a52      	ldr	r2, [pc, #328]	; (80074dc <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8007392:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8007394:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8007396:	f423 73f8 	bic.w	r3, r3, #496	; 0x1f0
 800739a:	430b      	orrs	r3, r1
 800739c:	62d3      	str	r3, [r2, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 800739e:	05c2      	lsls	r2, r0, #23
 80073a0:	d506      	bpl.n	80073b0 <HAL_RCCEx_PeriphCLKConfig+0x164>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 80073a2:	4a4e      	ldr	r2, [pc, #312]	; (80074dc <HAL_RCCEx_PeriphCLKConfig+0x290>)
 80073a4:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80073a6:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80073a8:	f423 5378 	bic.w	r3, r3, #15872	; 0x3e00
 80073ac:	430b      	orrs	r3, r1
 80073ae:	62d3      	str	r3, [r2, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80073b0:	04c3      	lsls	r3, r0, #19
 80073b2:	d506      	bpl.n	80073c2 <HAL_RCCEx_PeriphCLKConfig+0x176>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80073b4:	4a49      	ldr	r2, [pc, #292]	; (80074dc <HAL_RCCEx_PeriphCLKConfig+0x290>)
 80073b6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80073b8:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80073ba:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80073be:	430b      	orrs	r3, r1
 80073c0:	6313      	str	r3, [r2, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 80073c2:	0487      	lsls	r7, r0, #18
 80073c4:	d506      	bpl.n	80073d4 <HAL_RCCEx_PeriphCLKConfig+0x188>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 80073c6:	4a45      	ldr	r2, [pc, #276]	; (80074dc <HAL_RCCEx_PeriphCLKConfig+0x290>)
 80073c8:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80073ca:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80073cc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80073d0:	430b      	orrs	r3, r1
 80073d2:	6313      	str	r3, [r2, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 80073d4:	02c6      	lsls	r6, r0, #11
 80073d6:	d506      	bpl.n	80073e6 <HAL_RCCEx_PeriphCLKConfig+0x19a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 80073d8:	4a40      	ldr	r2, [pc, #256]	; (80074dc <HAL_RCCEx_PeriphCLKConfig+0x290>)
 80073da:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80073dc:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80073de:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80073e2:	430b      	orrs	r3, r1
 80073e4:	6313      	str	r3, [r2, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 80073e6:	0285      	lsls	r5, r0, #10
 80073e8:	d506      	bpl.n	80073f8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 80073ea:	4a3c      	ldr	r2, [pc, #240]	; (80074dc <HAL_RCCEx_PeriphCLKConfig+0x290>)
 80073ec:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80073ee:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80073f0:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80073f4:	430b      	orrs	r3, r1
 80073f6:	6313      	str	r3, [r2, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80073f8:	0241      	lsls	r1, r0, #9
 80073fa:	d506      	bpl.n	800740a <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 80073fc:	4a37      	ldr	r2, [pc, #220]	; (80074dc <HAL_RCCEx_PeriphCLKConfig+0x290>)
 80073fe:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8007400:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8007402:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007406:	430b      	orrs	r3, r1
 8007408:	6313      	str	r3, [r2, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 800740a:	0202      	lsls	r2, r0, #8
 800740c:	d506      	bpl.n	800741c <HAL_RCCEx_PeriphCLKConfig+0x1d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 800740e:	4a33      	ldr	r2, [pc, #204]	; (80074dc <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8007410:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8007412:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8007414:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007418:	430b      	orrs	r3, r1
 800741a:	6313      	str	r3, [r2, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 800741c:	01c3      	lsls	r3, r0, #7
 800741e:	d506      	bpl.n	800742e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8007420:	4a2e      	ldr	r2, [pc, #184]	; (80074dc <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8007422:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8007424:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8007426:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800742a:	430b      	orrs	r3, r1
 800742c:	6313      	str	r3, [r2, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 800742e:	f010 7000 	ands.w	r0, r0, #33554432	; 0x2000000
 8007432:	d007      	beq.n	8007444 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8007434:	4a29      	ldr	r2, [pc, #164]	; (80074dc <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8007436:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8007438:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800743a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800743e:	430b      	orrs	r3, r1
 8007440:	6313      	str	r3, [r2, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8007442:	2000      	movs	r0, #0
}
 8007444:	b003      	add	sp, #12
 8007446:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      __HAL_RCC_PWR_CLK_ENABLE();
 800744a:	69da      	ldr	r2, [r3, #28]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800744c:	4d24      	ldr	r5, [pc, #144]	; (80074e0 <HAL_RCCEx_PeriphCLKConfig+0x294>)
      __HAL_RCC_PWR_CLK_ENABLE();
 800744e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8007452:	61da      	str	r2, [r3, #28]
 8007454:	69db      	ldr	r3, [r3, #28]
 8007456:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800745a:	9301      	str	r3, [sp, #4]
 800745c:	9b01      	ldr	r3, [sp, #4]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800745e:	682a      	ldr	r2, [r5, #0]
 8007460:	05d0      	lsls	r0, r2, #23
      pwrclkchanged = SET;
 8007462:	f04f 0601 	mov.w	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007466:	f53f af04 	bmi.w	8007272 <HAL_RCCEx_PeriphCLKConfig+0x26>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800746a:	682a      	ldr	r2, [r5, #0]
 800746c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007470:	602a      	str	r2, [r5, #0]
      tickstart = HAL_GetTick();
 8007472:	f7fd fea5 	bl	80051c0 <HAL_GetTick>
 8007476:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007478:	682b      	ldr	r3, [r5, #0]
 800747a:	05d9      	lsls	r1, r3, #23
 800747c:	f53f aef9 	bmi.w	8007272 <HAL_RCCEx_PeriphCLKConfig+0x26>
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007480:	f7fd fe9e 	bl	80051c0 <HAL_GetTick>
 8007484:	1bc0      	subs	r0, r0, r7
 8007486:	2864      	cmp	r0, #100	; 0x64
 8007488:	d9f6      	bls.n	8007478 <HAL_RCCEx_PeriphCLKConfig+0x22c>
          return HAL_TIMEOUT;
 800748a:	2003      	movs	r0, #3
}
 800748c:	b003      	add	sp, #12
 800748e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007492:	4667      	mov	r7, ip
        tickstart = HAL_GetTick();
 8007494:	f7fd fe94 	bl	80051c0 <HAL_GetTick>
 8007498:	f04f 0902 	mov.w	r9, #2
 800749c:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800749e:	e015      	b.n	80074cc <HAL_RCCEx_PeriphCLKConfig+0x280>
 80074a0:	fa99 f3a9 	rbit	r3, r9
 80074a4:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 80074a6:	fa99 f3a9 	rbit	r3, r9
 80074aa:	fab3 f383 	clz	r3, r3
 80074ae:	f003 031f 	and.w	r3, r3, #31
 80074b2:	fa07 f303 	lsl.w	r3, r7, r3
 80074b6:	4213      	tst	r3, r2
 80074b8:	f47f af01 	bne.w	80072be <HAL_RCCEx_PeriphCLKConfig+0x72>
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80074bc:	f7fd fe80 	bl	80051c0 <HAL_GetTick>
 80074c0:	f241 3388 	movw	r3, #5000	; 0x1388
 80074c4:	eba0 0008 	sub.w	r0, r0, r8
 80074c8:	4298      	cmp	r0, r3
 80074ca:	d8de      	bhi.n	800748a <HAL_RCCEx_PeriphCLKConfig+0x23e>
 80074cc:	fa99 f3a9 	rbit	r3, r9
 80074d0:	fa99 f3a9 	rbit	r3, r9
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d0e3      	beq.n	80074a0 <HAL_RCCEx_PeriphCLKConfig+0x254>
 80074d8:	6a2a      	ldr	r2, [r5, #32]
 80074da:	e7e4      	b.n	80074a6 <HAL_RCCEx_PeriphCLKConfig+0x25a>
 80074dc:	40021000 	.word	0x40021000
 80074e0:	40007000 	.word	0x40007000
 80074e4:	10908100 	.word	0x10908100

080074e8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_TIM34   TIM34 peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80074e8:	b470      	push	{r4, r5, r6}
  uint32_t frequency = 0U;
  uint32_t srcclk = 0U;
#if defined(RCC_CFGR2_ADC1PRES) || defined(RCC_CFGR2_ADCPRE12) || defined(RCC_CFGR2_ADCPRE34)
  uint16_t adc_pll_prediv_table[12] = { 1U,  2U,  4U,  6U, 8U, 10U, 12U, 16U, 32U, 64U, 128U, 256U};
 80074ea:	4db5      	ldr	r5, [pc, #724]	; (80077c0 <HAL_RCCEx_GetPeriphCLKFreq+0x2d8>)
{
 80074ec:	4606      	mov	r6, r0
  uint16_t adc_pll_prediv_table[12] = { 1U,  2U,  4U,  6U, 8U, 10U, 12U, 16U, 32U, 64U, 128U, 256U};
 80074ee:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
{
 80074f0:	b087      	sub	sp, #28
  uint16_t adc_pll_prediv_table[12] = { 1U,  2U,  4U,  6U, 8U, 10U, 12U, 16U, 32U, 64U, 128U, 256U};
 80074f2:	466c      	mov	r4, sp
 80074f4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80074f6:	e895 0003 	ldmia.w	r5, {r0, r1}
#endif /* RCC_CFGR_SDPRE */

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));
  
  switch (PeriphClk)
 80074fa:	f5b6 5f80 	cmp.w	r6, #4096	; 0x1000
  uint16_t adc_pll_prediv_table[12] = { 1U,  2U,  4U,  6U, 8U, 10U, 12U, 16U, 32U, 64U, 128U, 256U};
 80074fe:	e884 0003 	stmia.w	r4, {r0, r1}
  switch (PeriphClk)
 8007502:	f000 810d 	beq.w	8007720 <HAL_RCCEx_GetPeriphCLKFreq+0x238>
 8007506:	d816      	bhi.n	8007536 <HAL_RCCEx_GetPeriphCLKFreq+0x4e>
 8007508:	2e10      	cmp	r6, #16
 800750a:	f000 810e 	beq.w	800772a <HAL_RCCEx_GetPeriphCLKFreq+0x242>
 800750e:	d93e      	bls.n	800758e <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
 8007510:	2e80      	cmp	r6, #128	; 0x80
 8007512:	f000 80d3 	beq.w	80076bc <HAL_RCCEx_GetPeriphCLKFreq+0x1d4>
 8007516:	f200 8089 	bhi.w	800762c <HAL_RCCEx_GetPeriphCLKFreq+0x144>
 800751a:	2e20      	cmp	r6, #32
 800751c:	f000 8122 	beq.w	8007764 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
 8007520:	2e40      	cmp	r6, #64	; 0x40
 8007522:	d130      	bne.n	8007586 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
    }
#if defined(RCC_CFGR3_I2C2SW)
  case RCC_PERIPHCLK_I2C2:
    {
      /* Get the current I2C2 source */
      srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8007524:	4ba7      	ldr	r3, [pc, #668]	; (80077c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 8007526:	6b18      	ldr	r0, [r3, #48]	; 0x30

      /* Check if HSI is ready and if I2C2 clock selection is HSI */
      if ((srcclk == RCC_I2C2CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8007528:	f010 0020 	ands.w	r0, r0, #32
 800752c:	d059      	beq.n	80075e2 <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
    {
      break;
    }
  }
  return(frequency);
}
 800752e:	b007      	add	sp, #28
 8007530:	bc70      	pop	{r4, r5, r6}
        frequency = HAL_RCC_GetSysClockFreq();
 8007532:	f7ff be27 	b.w	8007184 <HAL_RCC_GetSysClockFreq>
  switch (PeriphClk)
 8007536:	f5b6 1f80 	cmp.w	r6, #1048576	; 0x100000
 800753a:	f000 810e 	beq.w	800775a <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 800753e:	d93f      	bls.n	80075c0 <HAL_RCCEx_GetPeriphCLKFreq+0xd8>
 8007540:	f5b6 0f00 	cmp.w	r6, #8388608	; 0x800000
 8007544:	f000 80b1 	beq.w	80076aa <HAL_RCCEx_GetPeriphCLKFreq+0x1c2>
 8007548:	d852      	bhi.n	80075f0 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800754a:	f5b6 1f00 	cmp.w	r6, #2097152	; 0x200000
 800754e:	f000 80e2 	beq.w	8007716 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 8007552:	f5b6 0f80 	cmp.w	r6, #4194304	; 0x400000
 8007556:	d116      	bne.n	8007586 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      srcclk = __HAL_RCC_GET_TIM15_SOURCE();
 8007558:	4b9a      	ldr	r3, [pc, #616]	; (80077c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 800755a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
      if ((srcclk == RCC_TIM15CLK_PLLCLK) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY)))
 800755c:	0556      	lsls	r6, r2, #21
 800755e:	f140 80a8 	bpl.w	80076b2 <HAL_RCCEx_GetPeriphCLKFreq+0x1ca>
 8007562:	e050      	b.n	8007606 <HAL_RCCEx_GetPeriphCLKFreq+0x11e>
      srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8007564:	4a97      	ldr	r2, [pc, #604]	; (80077c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 8007566:	6b13      	ldr	r3, [r2, #48]	; 0x30
      if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 8007568:	f413 2340 	ands.w	r3, r3, #786432	; 0xc0000
 800756c:	f000 80cf 	beq.w	800770e <HAL_RCCEx_GetPeriphCLKFreq+0x226>
      else if ((srcclk == RCC_USART3CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8007570:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8007574:	f000 8161 	beq.w	800783a <HAL_RCCEx_GetPeriphCLKFreq+0x352>
      else if (srcclk == RCC_USART3CLKSOURCE_SYSCLK)
 8007578:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800757c:	d0d7      	beq.n	800752e <HAL_RCCEx_GetPeriphCLKFreq+0x46>
      else if ((srcclk == RCC_USART3CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 800757e:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8007582:	f000 8089 	beq.w	8007698 <HAL_RCCEx_GetPeriphCLKFreq+0x1b0>
        frequency = 0U;
 8007586:	2000      	movs	r0, #0
}
 8007588:	b007      	add	sp, #28
 800758a:	bc70      	pop	{r4, r5, r6}
 800758c:	4770      	bx	lr
  switch (PeriphClk)
 800758e:	2e02      	cmp	r6, #2
 8007590:	f000 80ef 	beq.w	8007772 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8007594:	d972      	bls.n	800767c <HAL_RCCEx_GetPeriphCLKFreq+0x194>
 8007596:	2e04      	cmp	r6, #4
 8007598:	d0e4      	beq.n	8007564 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
 800759a:	2e08      	cmp	r6, #8
 800759c:	d1f3      	bne.n	8007586 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      srcclk = __HAL_RCC_GET_UART4_SOURCE();
 800759e:	4b89      	ldr	r3, [pc, #548]	; (80077c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 80075a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 80075a2:	f413 1340 	ands.w	r3, r3, #3145728	; 0x300000
 80075a6:	f000 80b2 	beq.w	800770e <HAL_RCCEx_GetPeriphCLKFreq+0x226>
      else if ((srcclk == RCC_UART4CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 80075aa:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80075ae:	f000 8157 	beq.w	8007860 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
      else if (srcclk == RCC_UART4CLKSOURCE_SYSCLK)
 80075b2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80075b6:	d0ba      	beq.n	800752e <HAL_RCCEx_GetPeriphCLKFreq+0x46>
      else if ((srcclk == RCC_UART4CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 80075b8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80075bc:	d06c      	beq.n	8007698 <HAL_RCCEx_GetPeriphCLKFreq+0x1b0>
 80075be:	e7e2      	b.n	8007586 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  switch (PeriphClk)
 80075c0:	f5b6 3f80 	cmp.w	r6, #65536	; 0x10000
 80075c4:	f000 8124 	beq.w	8007810 <HAL_RCCEx_GetPeriphCLKFreq+0x328>
 80075c8:	d93e      	bls.n	8007648 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 80075ca:	f5b6 3f00 	cmp.w	r6, #131072	; 0x20000
 80075ce:	f000 8101 	beq.w	80077d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>
 80075d2:	f5b6 2f80 	cmp.w	r6, #262144	; 0x40000
 80075d6:	d1d6      	bne.n	8007586 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 80075d8:	4b7a      	ldr	r3, [pc, #488]	; (80077c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 80075da:	6b18      	ldr	r0, [r3, #48]	; 0x30
      if ((srcclk == RCC_I2C3CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 80075dc:	f010 0040 	ands.w	r0, r0, #64	; 0x40
 80075e0:	d1a5      	bne.n	800752e <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 80075e2:	681a      	ldr	r2, [r3, #0]
        frequency = HSI_VALUE;
 80075e4:	4b78      	ldr	r3, [pc, #480]	; (80077c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80075e6:	f012 0f02 	tst.w	r2, #2
 80075ea:	bf18      	it	ne
 80075ec:	4618      	movne	r0, r3
 80075ee:	e7cb      	b.n	8007588 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
  switch (PeriphClk)
 80075f0:	f1b6 7f80 	cmp.w	r6, #16777216	; 0x1000000
 80075f4:	f000 80dd 	beq.w	80077b2 <HAL_RCCEx_GetPeriphCLKFreq+0x2ca>
 80075f8:	f1b6 7f00 	cmp.w	r6, #33554432	; 0x2000000
 80075fc:	d1c3      	bne.n	8007586 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      srcclk = __HAL_RCC_GET_TIM20_SOURCE();
 80075fe:	4b71      	ldr	r3, [pc, #452]	; (80077c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 8007600:	6b1a      	ldr	r2, [r3, #48]	; 0x30
      if ((srcclk == RCC_TIM20CLK_PLLCLK) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY)))
 8007602:	0410      	lsls	r0, r2, #16
 8007604:	d555      	bpl.n	80076b2 <HAL_RCCEx_GetPeriphCLKFreq+0x1ca>
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	0199      	lsls	r1, r3, #6
 800760a:	d5bc      	bpl.n	8007586 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  */
static uint32_t RCC_GetPLLCLKFreq(void)
{
  uint32_t pllmul = 0U, pllsource = 0U, prediv = 0U, pllclk = 0U;

  pllmul = RCC->CFGR & RCC_CFGR_PLLMUL;
 800760c:	4a6d      	ldr	r2, [pc, #436]	; (80077c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
    pllclk = (HSE_VALUE/prediv) * pllmul;
  }
  else
  {
    /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
    pllclk = (HSI_VALUE/prediv) * pllmul;
 800760e:	486e      	ldr	r0, [pc, #440]	; (80077c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
  pllmul = RCC->CFGR & RCC_CFGR_PLLMUL;
 8007610:	6853      	ldr	r3, [r2, #4]
  pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8007612:	6851      	ldr	r1, [r2, #4]
  prediv = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1U;
 8007614:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
  pllmul = ( pllmul >> 18U) + 2U;
 8007616:	f3c3 4383 	ubfx	r3, r3, #18, #4
  prediv = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1U;
 800761a:	f002 020f 	and.w	r2, r2, #15
  pllmul = ( pllmul >> 18U) + 2U;
 800761e:	3302      	adds	r3, #2
  prediv = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1U;
 8007620:	3201      	adds	r2, #1
    pllclk = (HSI_VALUE/prediv) * pllmul;
 8007622:	fbb0 f0f2 	udiv	r0, r0, r2
 8007626:	fb00 f003 	mul.w	r0, r0, r3
 800762a:	e7ad      	b.n	8007588 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
  switch (PeriphClk)
 800762c:	f5b6 7f80 	cmp.w	r6, #256	; 0x100
 8007630:	f000 80af 	beq.w	8007792 <HAL_RCCEx_GetPeriphCLKFreq+0x2aa>
 8007634:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8007638:	d1a5      	bne.n	8007586 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 800763a:	4b62      	ldr	r3, [pc, #392]	; (80077c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 800763c:	685b      	ldr	r3, [r3, #4]
      if (srcclk == RCC_I2SCLKSOURCE_EXT)
 800763e:	021c      	lsls	r4, r3, #8
 8007640:	f57f af75 	bpl.w	800752e <HAL_RCCEx_GetPeriphCLKFreq+0x46>
        frequency = 0xDEADDEADU;
 8007644:	4861      	ldr	r0, [pc, #388]	; (80077cc <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>)
 8007646:	e79f      	b.n	8007588 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
  switch (PeriphClk)
 8007648:	f5b6 5f00 	cmp.w	r6, #8192	; 0x2000
 800764c:	d19b      	bne.n	8007586 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      srcclk = __HAL_RCC_GET_TIM8_SOURCE();
 800764e:	4b5d      	ldr	r3, [pc, #372]	; (80077c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 8007650:	6b1a      	ldr	r2, [r3, #48]	; 0x30
      if ((srcclk == RCC_TIM8CLK_PLLCLK) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY)))
 8007652:	0592      	lsls	r2, r2, #22
 8007654:	d52d      	bpl.n	80076b2 <HAL_RCCEx_GetPeriphCLKFreq+0x1ca>
      if ((srcclk == RCC_TIM34CLK_PLLCLK) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY)))
 8007656:	6818      	ldr	r0, [r3, #0]
 8007658:	f010 7000 	ands.w	r0, r0, #33554432	; 0x2000000
 800765c:	d094      	beq.n	8007588 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
  pllmul = RCC->CFGR & RCC_CFGR_PLLMUL;
 800765e:	685a      	ldr	r2, [r3, #4]
  pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8007660:	6859      	ldr	r1, [r3, #4]
  prediv = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1U;
 8007662:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
    pllclk = (HSI_VALUE/prediv) * pllmul;
 8007664:	4858      	ldr	r0, [pc, #352]	; (80077c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
  pllmul = ( pllmul >> 18U) + 2U;
 8007666:	f3c2 4383 	ubfx	r3, r2, #18, #4
 800766a:	3302      	adds	r3, #2
  prediv = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1U;
 800766c:	f001 020f 	and.w	r2, r1, #15
 8007670:	3201      	adds	r2, #1
    pllclk = (HSI_VALUE/prediv) * pllmul;
 8007672:	fbb0 f0f2 	udiv	r0, r0, r2
 8007676:	fb00 f003 	mul.w	r0, r0, r3
 800767a:	e785      	b.n	8007588 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
  switch (PeriphClk)
 800767c:	2e01      	cmp	r6, #1
 800767e:	d182      	bne.n	8007586 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8007680:	4a50      	ldr	r2, [pc, #320]	; (80077c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 8007682:	6b13      	ldr	r3, [r2, #48]	; 0x30
      if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 8007684:	f013 0303 	ands.w	r3, r3, #3
 8007688:	f000 80e6 	beq.w	8007858 <HAL_RCCEx_GetPeriphCLKFreq+0x370>
      else if ((srcclk == RCC_USART1CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 800768c:	2b03      	cmp	r3, #3
 800768e:	f000 80d4 	beq.w	800783a <HAL_RCCEx_GetPeriphCLKFreq+0x352>
      else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)
 8007692:	2b01      	cmp	r3, #1
 8007694:	f43f af4b 	beq.w	800752e <HAL_RCCEx_GetPeriphCLKFreq+0x46>
      else if ((srcclk == RCC_UART4CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 8007698:	4b4a      	ldr	r3, [pc, #296]	; (80077c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 800769a:	6a1b      	ldr	r3, [r3, #32]
        frequency = LSE_VALUE;
 800769c:	f013 0f02 	tst.w	r3, #2
 80076a0:	bf0c      	ite	eq
 80076a2:	2000      	moveq	r0, #0
 80076a4:	f44f 4000 	movne.w	r0, #32768	; 0x8000
 80076a8:	e76e      	b.n	8007588 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
      srcclk = __HAL_RCC_GET_TIM16_SOURCE();
 80076aa:	4b46      	ldr	r3, [pc, #280]	; (80077c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 80076ac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
      if ((srcclk == RCC_TIM16CLK_PLLCLK) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY)))
 80076ae:	0515      	lsls	r5, r2, #20
 80076b0:	d4d1      	bmi.n	8007656 <HAL_RCCEx_GetPeriphCLKFreq+0x16e>
          frequency = SystemCoreClock;
 80076b2:	4b47      	ldr	r3, [pc, #284]	; (80077d0 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 80076b4:	6818      	ldr	r0, [r3, #0]
}
 80076b6:	b007      	add	sp, #28
 80076b8:	bc70      	pop	{r4, r5, r6}
 80076ba:	4770      	bx	lr
      srcclk = __HAL_RCC_GET_ADC12_SOURCE();
 80076bc:	4a41      	ldr	r2, [pc, #260]	; (80077c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 80076be:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
      if (srcclk == RCC_ADC12PLLCLK_OFF)
 80076c0:	f413 73f8 	ands.w	r3, r3, #496	; 0x1f0
 80076c4:	d0f5      	beq.n	80076b2 <HAL_RCCEx_GetPeriphCLKFreq+0x1ca>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 80076c6:	6810      	ldr	r0, [r2, #0]
 80076c8:	f010 7000 	ands.w	r0, r0, #33554432	; 0x2000000
 80076cc:	f43f af5c 	beq.w	8007588 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
  pllmul = RCC->CFGR & RCC_CFGR_PLLMUL;
 80076d0:	6851      	ldr	r1, [r2, #4]
  pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 80076d2:	6850      	ldr	r0, [r2, #4]
  prediv = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1U;
 80076d4:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
 80076d6:	f44f 72f8 	mov.w	r2, #496	; 0x1f0
 80076da:	fa92 f2a2 	rbit	r2, r2
          frequency = RCC_GetPLLCLKFreq() / adc_pll_prediv_table[(srcclk >> POSITION_VAL(RCC_CFGR2_ADCPRE34)) & 0xF];
 80076de:	fab2 f282 	clz	r2, r2
 80076e2:	40d3      	lsrs	r3, r2
 80076e4:	f003 030f 	and.w	r3, r3, #15
 80076e8:	aa06      	add	r2, sp, #24
 80076ea:	eb02 0343 	add.w	r3, r2, r3, lsl #1
  pllmul = ( pllmul >> 18U) + 2U;
 80076ee:	f3c1 4283 	ubfx	r2, r1, #18, #4
 80076f2:	3202      	adds	r2, #2
  prediv = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1U;
 80076f4:	f000 010f 	and.w	r1, r0, #15
          frequency = RCC_GetPLLCLKFreq() / adc_pll_prediv_table[(srcclk >> POSITION_VAL(RCC_CFGR2_ADCPRE34)) & 0xF];
 80076f8:	f833 4c18 	ldrh.w	r4, [r3, #-24]
    pllclk = (HSI_VALUE/prediv) * pllmul;
 80076fc:	4832      	ldr	r0, [pc, #200]	; (80077c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
  prediv = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1U;
 80076fe:	1c4b      	adds	r3, r1, #1
    pllclk = (HSI_VALUE/prediv) * pllmul;
 8007700:	fbb0 f0f3 	udiv	r0, r0, r3
 8007704:	fb00 f002 	mul.w	r0, r0, r2
          frequency = RCC_GetPLLCLKFreq() / adc_pll_prediv_table[(srcclk >> POSITION_VAL(RCC_CFGR2_ADCPRE34)) & 0xF];
 8007708:	fbb0 f0f4 	udiv	r0, r0, r4
 800770c:	e73c      	b.n	8007588 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
}
 800770e:	b007      	add	sp, #28
 8007710:	bc70      	pop	{r4, r5, r6}
        frequency = HAL_RCC_GetPCLK1Freq();
 8007712:	f7ff bd6b 	b.w	80071ec <HAL_RCC_GetPCLK1Freq>
      srcclk = __HAL_RCC_GET_TIM34_SOURCE();
 8007716:	4b2b      	ldr	r3, [pc, #172]	; (80077c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 8007718:	6b1a      	ldr	r2, [r3, #48]	; 0x30
      if ((srcclk == RCC_TIM34CLK_PLLCLK) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY)))
 800771a:	0192      	lsls	r2, r2, #6
 800771c:	d5c9      	bpl.n	80076b2 <HAL_RCCEx_GetPeriphCLKFreq+0x1ca>
 800771e:	e79a      	b.n	8007656 <HAL_RCCEx_GetPeriphCLKFreq+0x16e>
      srcclk = __HAL_RCC_GET_TIM1_SOURCE();
 8007720:	4b28      	ldr	r3, [pc, #160]	; (80077c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 8007722:	6b1a      	ldr	r2, [r3, #48]	; 0x30
      if ((srcclk == RCC_TIM1CLK_PLLCLK) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY)))
 8007724:	05d0      	lsls	r0, r2, #23
 8007726:	d5c4      	bpl.n	80076b2 <HAL_RCCEx_GetPeriphCLKFreq+0x1ca>
 8007728:	e795      	b.n	8007656 <HAL_RCCEx_GetPeriphCLKFreq+0x16e>
      srcclk = __HAL_RCC_GET_UART5_SOURCE();
 800772a:	4a26      	ldr	r2, [pc, #152]	; (80077c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 800772c:	6b13      	ldr	r3, [r2, #48]	; 0x30
      if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 800772e:	f413 0340 	ands.w	r3, r3, #12582912	; 0xc00000
 8007732:	d0ec      	beq.n	800770e <HAL_RCCEx_GetPeriphCLKFreq+0x226>
      else if ((srcclk == RCC_UART5CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8007734:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8007738:	d07f      	beq.n	800783a <HAL_RCCEx_GetPeriphCLKFreq+0x352>
      else if (srcclk == RCC_UART5CLKSOURCE_SYSCLK)
 800773a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800773e:	f43f aef6 	beq.w	800752e <HAL_RCCEx_GetPeriphCLKFreq+0x46>
      else if ((srcclk == RCC_UART5CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 8007742:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007746:	f47f af1e 	bne.w	8007586 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
 800774a:	6a13      	ldr	r3, [r2, #32]
        frequency = LSE_VALUE;
 800774c:	f013 0f02 	tst.w	r3, #2
 8007750:	bf0c      	ite	eq
 8007752:	2000      	moveq	r0, #0
 8007754:	f44f 4000 	movne.w	r0, #32768	; 0x8000
 8007758:	e716      	b.n	8007588 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
      srcclk = __HAL_RCC_GET_TIM2_SOURCE();
 800775a:	4b1a      	ldr	r3, [pc, #104]	; (80077c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 800775c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
      if ((srcclk == RCC_TIM2CLK_PLLCLK) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY)))
 800775e:	01d1      	lsls	r1, r2, #7
 8007760:	d5a7      	bpl.n	80076b2 <HAL_RCCEx_GetPeriphCLKFreq+0x1ca>
 8007762:	e778      	b.n	8007656 <HAL_RCCEx_GetPeriphCLKFreq+0x16e>
      srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8007764:	4b17      	ldr	r3, [pc, #92]	; (80077c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 8007766:	6b18      	ldr	r0, [r3, #48]	; 0x30
      if ((srcclk == RCC_I2C1CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8007768:	f010 0010 	ands.w	r0, r0, #16
 800776c:	f47f aedf 	bne.w	800752e <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 8007770:	e737      	b.n	80075e2 <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
      srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8007772:	4a14      	ldr	r2, [pc, #80]	; (80077c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 8007774:	6b13      	ldr	r3, [r2, #48]	; 0x30
      if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 8007776:	f413 3340 	ands.w	r3, r3, #196608	; 0x30000
 800777a:	d0c8      	beq.n	800770e <HAL_RCCEx_GetPeriphCLKFreq+0x226>
      else if ((srcclk == RCC_USART2CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 800777c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8007780:	d05b      	beq.n	800783a <HAL_RCCEx_GetPeriphCLKFreq+0x352>
      else if (srcclk == RCC_USART2CLKSOURCE_SYSCLK)
 8007782:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007786:	f43f aed2 	beq.w	800752e <HAL_RCCEx_GetPeriphCLKFreq+0x46>
      else if ((srcclk == RCC_USART2CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 800778a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800778e:	d0dc      	beq.n	800774a <HAL_RCCEx_GetPeriphCLKFreq+0x262>
 8007790:	e6f9      	b.n	8007586 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      srcclk = __HAL_RCC_GET_ADC34_SOURCE();
 8007792:	4a0c      	ldr	r2, [pc, #48]	; (80077c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 8007794:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
      if (srcclk == RCC_ADC34PLLCLK_OFF)
 8007796:	f413 5378 	ands.w	r3, r3, #15872	; 0x3e00
 800779a:	d08a      	beq.n	80076b2 <HAL_RCCEx_GetPeriphCLKFreq+0x1ca>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 800779c:	6810      	ldr	r0, [r2, #0]
 800779e:	f010 7000 	ands.w	r0, r0, #33554432	; 0x2000000
 80077a2:	f43f aef1 	beq.w	8007588 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
  pllmul = RCC->CFGR & RCC_CFGR_PLLMUL;
 80077a6:	6851      	ldr	r1, [r2, #4]
  pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 80077a8:	6850      	ldr	r0, [r2, #4]
  prediv = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1U;
 80077aa:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
 80077ac:	f44f 5278 	mov.w	r2, #15872	; 0x3e00
 80077b0:	e793      	b.n	80076da <HAL_RCCEx_GetPeriphCLKFreq+0x1f2>
      srcclk = __HAL_RCC_GET_TIM17_SOURCE();
 80077b2:	4b04      	ldr	r3, [pc, #16]	; (80077c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 80077b4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
      if ((srcclk == RCC_TIM17CLK_PLLCLK) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY)))
 80077b6:	0494      	lsls	r4, r2, #18
 80077b8:	f57f af7b 	bpl.w	80076b2 <HAL_RCCEx_GetPeriphCLKFreq+0x1ca>
 80077bc:	e74b      	b.n	8007656 <HAL_RCCEx_GetPeriphCLKFreq+0x16e>
 80077be:	bf00      	nop
 80077c0:	080117bc 	.word	0x080117bc
 80077c4:	40021000 	.word	0x40021000
 80077c8:	007a1200 	.word	0x007a1200
 80077cc:	deaddead 	.word	0xdeaddead
 80077d0:	20000004 	.word	0x20000004
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 80077d4:	4b26      	ldr	r3, [pc, #152]	; (8007870 <HAL_RCCEx_GetPeriphCLKFreq+0x388>)
 80077d6:	6818      	ldr	r0, [r3, #0]
 80077d8:	f010 7000 	ands.w	r0, r0, #33554432	; 0x2000000
 80077dc:	f43f aed4 	beq.w	8007588 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 80077e0:	685a      	ldr	r2, [r3, #4]
    pllclk = (HSI_VALUE/prediv) * pllmul;
 80077e2:	4824      	ldr	r0, [pc, #144]	; (8007874 <HAL_RCCEx_GetPeriphCLKFreq+0x38c>)
        if (srcclk == RCC_USBCLKSOURCE_PLL)
 80077e4:	f412 0f80 	tst.w	r2, #4194304	; 0x400000
  pllmul = RCC->CFGR & RCC_CFGR_PLLMUL;
 80077e8:	685a      	ldr	r2, [r3, #4]
  pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 80077ea:	6859      	ldr	r1, [r3, #4]
  prediv = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1U;
 80077ec:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
  pllmul = ( pllmul >> 18U) + 2U;
 80077ee:	f3c2 4383 	ubfx	r3, r2, #18, #4
 80077f2:	f103 0302 	add.w	r3, r3, #2
  prediv = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1U;
 80077f6:	f001 020f 	and.w	r2, r1, #15
 80077fa:	f102 0201 	add.w	r2, r2, #1
    pllclk = (HSI_VALUE/prediv) * pllmul;
 80077fe:	fbb0 f0f2 	udiv	r0, r0, r2
 8007802:	fb00 f003 	mul.w	r0, r0, r3
          frequency = (RCC_GetPLLCLKFreq() * 3U) / 2U;
 8007806:	bf04      	itt	eq
 8007808:	eb00 0040 	addeq.w	r0, r0, r0, lsl #1
 800780c:	0840      	lsreq	r0, r0, #1
 800780e:	e6bb      	b.n	8007588 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
      srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8007810:	4a17      	ldr	r2, [pc, #92]	; (8007870 <HAL_RCCEx_GetPeriphCLKFreq+0x388>)
 8007812:	6a13      	ldr	r3, [r2, #32]
 8007814:	f403 7340 	and.w	r3, r3, #768	; 0x300
      if ((srcclk == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 8007818:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800781c:	d095      	beq.n	800774a <HAL_RCCEx_GetPeriphCLKFreq+0x262>
      else if ((srcclk == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 800781e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007822:	d011      	beq.n	8007848 <HAL_RCCEx_GetPeriphCLKFreq+0x360>
      else if ((srcclk == RCC_RTCCLKSOURCE_HSE_DIV32) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8007824:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007828:	f47f aead 	bne.w	8007586 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
 800782c:	6813      	ldr	r3, [r2, #0]
        frequency = HSE_VALUE / 32U;
 800782e:	4812      	ldr	r0, [pc, #72]	; (8007878 <HAL_RCCEx_GetPeriphCLKFreq+0x390>)
 8007830:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8007834:	bf08      	it	eq
 8007836:	2000      	moveq	r0, #0
 8007838:	e6a6      	b.n	8007588 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
      else if ((srcclk == RCC_UART5CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 800783a:	6813      	ldr	r3, [r2, #0]
        frequency = HSI_VALUE;
 800783c:	480d      	ldr	r0, [pc, #52]	; (8007874 <HAL_RCCEx_GetPeriphCLKFreq+0x38c>)
 800783e:	f013 0f02 	tst.w	r3, #2
 8007842:	bf08      	it	eq
 8007844:	2000      	moveq	r0, #0
 8007846:	e69f      	b.n	8007588 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
      else if ((srcclk == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8007848:	6a53      	ldr	r3, [r2, #36]	; 0x24
        frequency = LSI_VALUE;
 800784a:	f013 0f02 	tst.w	r3, #2
 800784e:	f649 4040 	movw	r0, #40000	; 0x9c40
 8007852:	bf08      	it	eq
 8007854:	2000      	moveq	r0, #0
 8007856:	e697      	b.n	8007588 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
}
 8007858:	b007      	add	sp, #28
 800785a:	bc70      	pop	{r4, r5, r6}
        frequency = HAL_RCC_GetPCLK2Freq();
 800785c:	f7ff bcde 	b.w	800721c <HAL_RCC_GetPCLK2Freq>
      else if ((srcclk == RCC_UART4CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8007860:	4b03      	ldr	r3, [pc, #12]	; (8007870 <HAL_RCCEx_GetPeriphCLKFreq+0x388>)
        frequency = HSI_VALUE;
 8007862:	4804      	ldr	r0, [pc, #16]	; (8007874 <HAL_RCCEx_GetPeriphCLKFreq+0x38c>)
      else if ((srcclk == RCC_UART4CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8007864:	681b      	ldr	r3, [r3, #0]
        frequency = HSI_VALUE;
 8007866:	f013 0f02 	tst.w	r3, #2
 800786a:	bf08      	it	eq
 800786c:	2000      	moveq	r0, #0
 800786e:	e68b      	b.n	8007588 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
 8007870:	40021000 	.word	0x40021000
 8007874:	007a1200 	.word	0x007a1200
 8007878:	0003d090 	.word	0x0003d090

0800787c <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
  /* Check the TIM handle allocation */
  if(htim == NULL)
 800787c:	2800      	cmp	r0, #0
 800787e:	d076      	beq.n	800796e <HAL_TIM_Base_Init+0xf2>
{ 
 8007880:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance)); 
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
  
  if(htim->State == HAL_TIM_STATE_RESET)
 8007882:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8007886:	4604      	mov	r4, r0
 8007888:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800788c:	b39b      	cbz	r3, 80078f6 <HAL_TIM_Base_Init+0x7a>
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
  
  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 800788e:	6822      	ldr	r2, [r4, #0]
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007890:	4e43      	ldr	r6, [pc, #268]	; (80079a0 <HAL_TIM_Base_Init+0x124>)
 8007892:	69a5      	ldr	r5, [r4, #24]
 8007894:	68e0      	ldr	r0, [r4, #12]
 8007896:	6861      	ldr	r1, [r4, #4]
  htim->State= HAL_TIM_STATE_BUSY;
 8007898:	2302      	movs	r3, #2
 800789a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800789e:	42b2      	cmp	r2, r6
  tmpcr1 = TIMx->CR1;
 80078a0:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80078a2:	d066      	beq.n	8007972 <HAL_TIM_Base_Init+0xf6>
 80078a4:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 80078a8:	d043      	beq.n	8007932 <HAL_TIM_Base_Init+0xb6>
 80078aa:	f5a6 3694 	sub.w	r6, r6, #75776	; 0x12800
 80078ae:	42b2      	cmp	r2, r6
 80078b0:	d026      	beq.n	8007900 <HAL_TIM_Base_Init+0x84>
 80078b2:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80078b6:	42b2      	cmp	r2, r6
 80078b8:	d022      	beq.n	8007900 <HAL_TIM_Base_Init+0x84>
 80078ba:	f506 3696 	add.w	r6, r6, #76800	; 0x12c00
 80078be:	42b2      	cmp	r2, r6
 80078c0:	d01e      	beq.n	8007900 <HAL_TIM_Base_Init+0x84>
 80078c2:	f506 56e0 	add.w	r6, r6, #7168	; 0x1c00
 80078c6:	42b2      	cmp	r2, r6
 80078c8:	d064      	beq.n	8007994 <HAL_TIM_Base_Init+0x118>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }
 
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80078ca:	f5a6 5680 	sub.w	r6, r6, #4096	; 0x1000
 80078ce:	42b2      	cmp	r2, r6
 80078d0:	d05e      	beq.n	8007990 <HAL_TIM_Base_Init+0x114>
 80078d2:	4e34      	ldr	r6, [pc, #208]	; (80079a4 <HAL_TIM_Base_Init+0x128>)
 80078d4:	42b2      	cmp	r2, r6
 80078d6:	d05b      	beq.n	8007990 <HAL_TIM_Base_Init+0x114>
 80078d8:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80078dc:	42b2      	cmp	r2, r6
 80078de:	d057      	beq.n	8007990 <HAL_TIM_Base_Init+0x114>
 80078e0:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 80078e4:	42b2      	cmp	r2, r6
 80078e6:	d053      	beq.n	8007990 <HAL_TIM_Base_Init+0x114>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80078e8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80078ec:	432b      	orrs	r3, r5

  TIMx->CR1 = tmpcr1;
 80078ee:	6013      	str	r3, [r2, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80078f0:	62d0      	str	r0, [r2, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80078f2:	6291      	str	r1, [r2, #40]	; 0x28
 80078f4:	e017      	b.n	8007926 <HAL_TIM_Base_Init+0xaa>
    htim->Lock = HAL_UNLOCKED;
 80078f6:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 80078fa:	f004 fc99 	bl	800c230 <HAL_TIM_Base_MspInit>
 80078fe:	e7c6      	b.n	800788e <HAL_TIM_Base_Init+0x12>
    tmpcr1 |= Structure->CounterMode;
 8007900:	68a6      	ldr	r6, [r4, #8]
    
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8007902:	4f29      	ldr	r7, [pc, #164]	; (80079a8 <HAL_TIM_Base_Init+0x12c>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007904:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8007908:	4333      	orrs	r3, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800790a:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 800790c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007910:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007912:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007916:	432b      	orrs	r3, r5
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8007918:	42ba      	cmp	r2, r7
  TIMx->CR1 = tmpcr1;
 800791a:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800791c:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800791e:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8007920:	d115      	bne.n	800794e <HAL_TIM_Base_Init+0xd2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007922:	6963      	ldr	r3, [r4, #20]
 8007924:	6313      	str	r3, [r2, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 8007926:	2301      	movs	r3, #1
 8007928:	6153      	str	r3, [r2, #20]
  return HAL_OK;
 800792a:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 800792c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8007930:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmpcr1 |= Structure->CounterMode;
 8007932:	68a7      	ldr	r7, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007934:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007936:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800793a:	433b      	orrs	r3, r7
    tmpcr1 &= ~TIM_CR1_CKD;
 800793c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007940:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007942:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007946:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8007948:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800794a:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800794c:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 800794e:	4b17      	ldr	r3, [pc, #92]	; (80079ac <HAL_TIM_Base_Init+0x130>)
 8007950:	429a      	cmp	r2, r3
 8007952:	d0e6      	beq.n	8007922 <HAL_TIM_Base_Init+0xa6>
 8007954:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007958:	429a      	cmp	r2, r3
 800795a:	d0e2      	beq.n	8007922 <HAL_TIM_Base_Init+0xa6>
 800795c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007960:	429a      	cmp	r2, r3
 8007962:	d0de      	beq.n	8007922 <HAL_TIM_Base_Init+0xa6>
 8007964:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007968:	429a      	cmp	r2, r3
 800796a:	d1dc      	bne.n	8007926 <HAL_TIM_Base_Init+0xaa>
 800796c:	e7d9      	b.n	8007922 <HAL_TIM_Base_Init+0xa6>
    return HAL_ERROR;
 800796e:	2001      	movs	r0, #1
}
 8007970:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 8007972:	68a7      	ldr	r7, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007974:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007976:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800797a:	433b      	orrs	r3, r7
    tmpcr1 &= ~TIM_CR1_CKD;
 800797c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007980:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007982:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007986:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8007988:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800798a:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800798c:	6291      	str	r1, [r2, #40]	; 0x28
 800798e:	e7c8      	b.n	8007922 <HAL_TIM_Base_Init+0xa6>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007990:	6926      	ldr	r6, [r4, #16]
 8007992:	e7f3      	b.n	800797c <HAL_TIM_Base_Init+0x100>
    tmpcr1 |= Structure->CounterMode;
 8007994:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007996:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800799a:	4333      	orrs	r3, r6
 800799c:	e799      	b.n	80078d2 <HAL_TIM_Base_Init+0x56>
 800799e:	bf00      	nop
 80079a0:	40012c00 	.word	0x40012c00
 80079a4:	40014400 	.word	0x40014400
 80079a8:	40013400 	.word	0x40013400
 80079ac:	40014000 	.word	0x40014000

080079b0 <HAL_TIM_Base_DeInit>:
  htim->State = HAL_TIM_STATE_BUSY;
 80079b0:	2202      	movs	r2, #2
  __HAL_TIM_DISABLE(htim);
 80079b2:	6803      	ldr	r3, [r0, #0]
{
 80079b4:	b510      	push	{r4, lr}
  htim->State = HAL_TIM_STATE_BUSY;
 80079b6:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_TIM_DISABLE(htim);
 80079ba:	6a19      	ldr	r1, [r3, #32]
 80079bc:	f241 1211 	movw	r2, #4369	; 0x1111
 80079c0:	4211      	tst	r1, r2
{
 80079c2:	4604      	mov	r4, r0
  __HAL_TIM_DISABLE(htim);
 80079c4:	d108      	bne.n	80079d8 <HAL_TIM_Base_DeInit+0x28>
 80079c6:	6a19      	ldr	r1, [r3, #32]
 80079c8:	f240 4244 	movw	r2, #1092	; 0x444
 80079cc:	4211      	tst	r1, r2
 80079ce:	d103      	bne.n	80079d8 <HAL_TIM_Base_DeInit+0x28>
 80079d0:	681a      	ldr	r2, [r3, #0]
 80079d2:	f022 0201 	bic.w	r2, r2, #1
 80079d6:	601a      	str	r2, [r3, #0]
  HAL_TIM_Base_MspDeInit(htim);
 80079d8:	4620      	mov	r0, r4
 80079da:	f004 fccd 	bl	800c378 <HAL_TIM_Base_MspDeInit>
  htim->State = HAL_TIM_STATE_RESET; 
 80079de:	2000      	movs	r0, #0
 80079e0:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80079e4:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 80079e8:	bd10      	pop	{r4, pc}
 80079ea:	bf00      	nop

080079ec <HAL_TIM_Base_Start>:
  __HAL_TIM_ENABLE(htim);
 80079ec:	6801      	ldr	r1, [r0, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 80079ee:	2202      	movs	r2, #2
{
 80079f0:	b410      	push	{r4}
  htim->State= HAL_TIM_STATE_BUSY;
 80079f2:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_TIM_ENABLE(htim);
 80079f6:	680a      	ldr	r2, [r1, #0]
  htim->State= HAL_TIM_STATE_READY;
 80079f8:	2401      	movs	r4, #1
{
 80079fa:	4603      	mov	r3, r0
  __HAL_TIM_ENABLE(htim);
 80079fc:	4322      	orrs	r2, r4
 80079fe:	600a      	str	r2, [r1, #0]
}
 8007a00:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8007a02:	f883 403d 	strb.w	r4, [r3, #61]	; 0x3d
}
 8007a06:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007a0a:	4770      	bx	lr

08007a0c <HAL_TIM_Base_Stop>:
  htim->State= HAL_TIM_STATE_BUSY;
 8007a0c:	2202      	movs	r2, #2
  __HAL_TIM_DISABLE(htim);
 8007a0e:	6803      	ldr	r3, [r0, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8007a10:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_TIM_DISABLE(htim);
 8007a14:	6a19      	ldr	r1, [r3, #32]
 8007a16:	f241 1211 	movw	r2, #4369	; 0x1111
 8007a1a:	4211      	tst	r1, r2
 8007a1c:	d108      	bne.n	8007a30 <HAL_TIM_Base_Stop+0x24>
 8007a1e:	6a19      	ldr	r1, [r3, #32]
 8007a20:	f240 4244 	movw	r2, #1092	; 0x444
 8007a24:	4211      	tst	r1, r2
 8007a26:	d103      	bne.n	8007a30 <HAL_TIM_Base_Stop+0x24>
 8007a28:	681a      	ldr	r2, [r3, #0]
 8007a2a:	f022 0201 	bic.w	r2, r2, #1
 8007a2e:	601a      	str	r2, [r3, #0]
  htim->State= HAL_TIM_STATE_READY;
 8007a30:	2301      	movs	r3, #1
 8007a32:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
}
 8007a36:	2000      	movs	r0, #0
 8007a38:	4770      	bx	lr
 8007a3a:	bf00      	nop

08007a3c <HAL_TIM_Base_Start_IT>:
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007a3c:	6803      	ldr	r3, [r0, #0]
 8007a3e:	68da      	ldr	r2, [r3, #12]
 8007a40:	f042 0201 	orr.w	r2, r2, #1
 8007a44:	60da      	str	r2, [r3, #12]
  __HAL_TIM_ENABLE(htim);
 8007a46:	681a      	ldr	r2, [r3, #0]
 8007a48:	f042 0201 	orr.w	r2, r2, #1
 8007a4c:	601a      	str	r2, [r3, #0]
}
 8007a4e:	2000      	movs	r0, #0
 8007a50:	4770      	bx	lr
 8007a52:	bf00      	nop

08007a54 <HAL_TIM_Base_Stop_IT>:
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8007a54:	6803      	ldr	r3, [r0, #0]
 8007a56:	68da      	ldr	r2, [r3, #12]
 8007a58:	f022 0201 	bic.w	r2, r2, #1
 8007a5c:	60da      	str	r2, [r3, #12]
  __HAL_TIM_DISABLE(htim);
 8007a5e:	6a19      	ldr	r1, [r3, #32]
 8007a60:	f241 1211 	movw	r2, #4369	; 0x1111
 8007a64:	4211      	tst	r1, r2
 8007a66:	d108      	bne.n	8007a7a <HAL_TIM_Base_Stop_IT+0x26>
 8007a68:	6a19      	ldr	r1, [r3, #32]
 8007a6a:	f240 4244 	movw	r2, #1092	; 0x444
 8007a6e:	4211      	tst	r1, r2
 8007a70:	d103      	bne.n	8007a7a <HAL_TIM_Base_Stop_IT+0x26>
 8007a72:	681a      	ldr	r2, [r3, #0]
 8007a74:	f022 0201 	bic.w	r2, r2, #1
 8007a78:	601a      	str	r2, [r3, #0]
}
 8007a7a:	2000      	movs	r0, #0
 8007a7c:	4770      	bx	lr
 8007a7e:	bf00      	nop

08007a80 <HAL_TIM_OC_MspInit>:
 8007a80:	4770      	bx	lr
 8007a82:	bf00      	nop

08007a84 <HAL_TIM_OC_Init>:
  if(htim == NULL)
 8007a84:	2800      	cmp	r0, #0
 8007a86:	d076      	beq.n	8007b76 <HAL_TIM_OC_Init+0xf2>
{
 8007a88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(htim->State == HAL_TIM_STATE_RESET)
 8007a8a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8007a8e:	4604      	mov	r4, r0
 8007a90:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8007a94:	b39b      	cbz	r3, 8007afe <HAL_TIM_OC_Init+0x7a>
  TIM_Base_SetConfig(htim->Instance,  &htim->Init); 
 8007a96:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007a98:	4e43      	ldr	r6, [pc, #268]	; (8007ba8 <HAL_TIM_OC_Init+0x124>)
 8007a9a:	69a5      	ldr	r5, [r4, #24]
 8007a9c:	68e0      	ldr	r0, [r4, #12]
 8007a9e:	6861      	ldr	r1, [r4, #4]
  htim->State= HAL_TIM_STATE_BUSY;
 8007aa0:	2302      	movs	r3, #2
 8007aa2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007aa6:	42b2      	cmp	r2, r6
  tmpcr1 = TIMx->CR1;
 8007aa8:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007aaa:	d066      	beq.n	8007b7a <HAL_TIM_OC_Init+0xf6>
 8007aac:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8007ab0:	d043      	beq.n	8007b3a <HAL_TIM_OC_Init+0xb6>
 8007ab2:	f5a6 3694 	sub.w	r6, r6, #75776	; 0x12800
 8007ab6:	42b2      	cmp	r2, r6
 8007ab8:	d026      	beq.n	8007b08 <HAL_TIM_OC_Init+0x84>
 8007aba:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8007abe:	42b2      	cmp	r2, r6
 8007ac0:	d022      	beq.n	8007b08 <HAL_TIM_OC_Init+0x84>
 8007ac2:	f506 3696 	add.w	r6, r6, #76800	; 0x12c00
 8007ac6:	42b2      	cmp	r2, r6
 8007ac8:	d01e      	beq.n	8007b08 <HAL_TIM_OC_Init+0x84>
 8007aca:	f506 56e0 	add.w	r6, r6, #7168	; 0x1c00
 8007ace:	42b2      	cmp	r2, r6
 8007ad0:	d064      	beq.n	8007b9c <HAL_TIM_OC_Init+0x118>
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007ad2:	f5a6 5680 	sub.w	r6, r6, #4096	; 0x1000
 8007ad6:	42b2      	cmp	r2, r6
 8007ad8:	d05e      	beq.n	8007b98 <HAL_TIM_OC_Init+0x114>
 8007ada:	4e34      	ldr	r6, [pc, #208]	; (8007bac <HAL_TIM_OC_Init+0x128>)
 8007adc:	42b2      	cmp	r2, r6
 8007ade:	d05b      	beq.n	8007b98 <HAL_TIM_OC_Init+0x114>
 8007ae0:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8007ae4:	42b2      	cmp	r2, r6
 8007ae6:	d057      	beq.n	8007b98 <HAL_TIM_OC_Init+0x114>
 8007ae8:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8007aec:	42b2      	cmp	r2, r6
 8007aee:	d053      	beq.n	8007b98 <HAL_TIM_OC_Init+0x114>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007af0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007af4:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8007af6:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007af8:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8007afa:	6291      	str	r1, [r2, #40]	; 0x28
 8007afc:	e017      	b.n	8007b2e <HAL_TIM_OC_Init+0xaa>
    htim->Lock = HAL_UNLOCKED;
 8007afe:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_OC_MspInit(htim);
 8007b02:	f7ff ffbd 	bl	8007a80 <HAL_TIM_OC_MspInit>
 8007b06:	e7c6      	b.n	8007a96 <HAL_TIM_OC_Init+0x12>
    tmpcr1 |= Structure->CounterMode;
 8007b08:	68a6      	ldr	r6, [r4, #8]
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8007b0a:	4f29      	ldr	r7, [pc, #164]	; (8007bb0 <HAL_TIM_OC_Init+0x12c>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007b0c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8007b10:	4333      	orrs	r3, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007b12:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8007b14:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007b18:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007b1a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007b1e:	432b      	orrs	r3, r5
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8007b20:	42ba      	cmp	r2, r7
  TIMx->CR1 = tmpcr1;
 8007b22:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007b24:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8007b26:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8007b28:	d115      	bne.n	8007b56 <HAL_TIM_OC_Init+0xd2>
    TIMx->RCR = Structure->RepetitionCounter;
 8007b2a:	6963      	ldr	r3, [r4, #20]
 8007b2c:	6313      	str	r3, [r2, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8007b2e:	2301      	movs	r3, #1
 8007b30:	6153      	str	r3, [r2, #20]
  return HAL_OK;
 8007b32:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8007b34:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8007b38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmpcr1 |= Structure->CounterMode;
 8007b3a:	68a7      	ldr	r7, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007b3c:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007b3e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8007b42:	433b      	orrs	r3, r7
    tmpcr1 &= ~TIM_CR1_CKD;
 8007b44:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007b48:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007b4a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007b4e:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8007b50:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007b52:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8007b54:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8007b56:	4b17      	ldr	r3, [pc, #92]	; (8007bb4 <HAL_TIM_OC_Init+0x130>)
 8007b58:	429a      	cmp	r2, r3
 8007b5a:	d0e6      	beq.n	8007b2a <HAL_TIM_OC_Init+0xa6>
 8007b5c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007b60:	429a      	cmp	r2, r3
 8007b62:	d0e2      	beq.n	8007b2a <HAL_TIM_OC_Init+0xa6>
 8007b64:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007b68:	429a      	cmp	r2, r3
 8007b6a:	d0de      	beq.n	8007b2a <HAL_TIM_OC_Init+0xa6>
 8007b6c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007b70:	429a      	cmp	r2, r3
 8007b72:	d1dc      	bne.n	8007b2e <HAL_TIM_OC_Init+0xaa>
 8007b74:	e7d9      	b.n	8007b2a <HAL_TIM_OC_Init+0xa6>
    return HAL_ERROR;
 8007b76:	2001      	movs	r0, #1
}
 8007b78:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 8007b7a:	68a7      	ldr	r7, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007b7c:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007b7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8007b82:	433b      	orrs	r3, r7
    tmpcr1 &= ~TIM_CR1_CKD;
 8007b84:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007b88:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007b8a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007b8e:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8007b90:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007b92:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8007b94:	6291      	str	r1, [r2, #40]	; 0x28
 8007b96:	e7c8      	b.n	8007b2a <HAL_TIM_OC_Init+0xa6>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007b98:	6926      	ldr	r6, [r4, #16]
 8007b9a:	e7f3      	b.n	8007b84 <HAL_TIM_OC_Init+0x100>
    tmpcr1 |= Structure->CounterMode;
 8007b9c:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007b9e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8007ba2:	4333      	orrs	r3, r6
 8007ba4:	e799      	b.n	8007ada <HAL_TIM_OC_Init+0x56>
 8007ba6:	bf00      	nop
 8007ba8:	40012c00 	.word	0x40012c00
 8007bac:	40014400 	.word	0x40014400
 8007bb0:	40013400 	.word	0x40013400
 8007bb4:	40014000 	.word	0x40014000

08007bb8 <HAL_TIM_PWM_MspInit>:
 8007bb8:	4770      	bx	lr
 8007bba:	bf00      	nop

08007bbc <HAL_TIM_PWM_Init>:
  if(htim == NULL)
 8007bbc:	2800      	cmp	r0, #0
 8007bbe:	d076      	beq.n	8007cae <HAL_TIM_PWM_Init+0xf2>
{
 8007bc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(htim->State == HAL_TIM_STATE_RESET)
 8007bc2:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8007bc6:	4604      	mov	r4, r0
 8007bc8:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8007bcc:	b39b      	cbz	r3, 8007c36 <HAL_TIM_PWM_Init+0x7a>
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8007bce:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007bd0:	4e43      	ldr	r6, [pc, #268]	; (8007ce0 <HAL_TIM_PWM_Init+0x124>)
 8007bd2:	69a5      	ldr	r5, [r4, #24]
 8007bd4:	68e0      	ldr	r0, [r4, #12]
 8007bd6:	6861      	ldr	r1, [r4, #4]
  htim->State= HAL_TIM_STATE_BUSY;
 8007bd8:	2302      	movs	r3, #2
 8007bda:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007bde:	42b2      	cmp	r2, r6
  tmpcr1 = TIMx->CR1;
 8007be0:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007be2:	d066      	beq.n	8007cb2 <HAL_TIM_PWM_Init+0xf6>
 8007be4:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8007be8:	d043      	beq.n	8007c72 <HAL_TIM_PWM_Init+0xb6>
 8007bea:	f5a6 3694 	sub.w	r6, r6, #75776	; 0x12800
 8007bee:	42b2      	cmp	r2, r6
 8007bf0:	d026      	beq.n	8007c40 <HAL_TIM_PWM_Init+0x84>
 8007bf2:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8007bf6:	42b2      	cmp	r2, r6
 8007bf8:	d022      	beq.n	8007c40 <HAL_TIM_PWM_Init+0x84>
 8007bfa:	f506 3696 	add.w	r6, r6, #76800	; 0x12c00
 8007bfe:	42b2      	cmp	r2, r6
 8007c00:	d01e      	beq.n	8007c40 <HAL_TIM_PWM_Init+0x84>
 8007c02:	f506 56e0 	add.w	r6, r6, #7168	; 0x1c00
 8007c06:	42b2      	cmp	r2, r6
 8007c08:	d064      	beq.n	8007cd4 <HAL_TIM_PWM_Init+0x118>
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007c0a:	f5a6 5680 	sub.w	r6, r6, #4096	; 0x1000
 8007c0e:	42b2      	cmp	r2, r6
 8007c10:	d05e      	beq.n	8007cd0 <HAL_TIM_PWM_Init+0x114>
 8007c12:	4e34      	ldr	r6, [pc, #208]	; (8007ce4 <HAL_TIM_PWM_Init+0x128>)
 8007c14:	42b2      	cmp	r2, r6
 8007c16:	d05b      	beq.n	8007cd0 <HAL_TIM_PWM_Init+0x114>
 8007c18:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8007c1c:	42b2      	cmp	r2, r6
 8007c1e:	d057      	beq.n	8007cd0 <HAL_TIM_PWM_Init+0x114>
 8007c20:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8007c24:	42b2      	cmp	r2, r6
 8007c26:	d053      	beq.n	8007cd0 <HAL_TIM_PWM_Init+0x114>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007c28:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007c2c:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8007c2e:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007c30:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8007c32:	6291      	str	r1, [r2, #40]	; 0x28
 8007c34:	e017      	b.n	8007c66 <HAL_TIM_PWM_Init+0xaa>
    htim->Lock = HAL_UNLOCKED;
 8007c36:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8007c3a:	f7ff ffbd 	bl	8007bb8 <HAL_TIM_PWM_MspInit>
 8007c3e:	e7c6      	b.n	8007bce <HAL_TIM_PWM_Init+0x12>
    tmpcr1 |= Structure->CounterMode;
 8007c40:	68a6      	ldr	r6, [r4, #8]
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8007c42:	4f29      	ldr	r7, [pc, #164]	; (8007ce8 <HAL_TIM_PWM_Init+0x12c>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007c44:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8007c48:	4333      	orrs	r3, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007c4a:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8007c4c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007c50:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007c52:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007c56:	432b      	orrs	r3, r5
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8007c58:	42ba      	cmp	r2, r7
  TIMx->CR1 = tmpcr1;
 8007c5a:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007c5c:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8007c5e:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8007c60:	d115      	bne.n	8007c8e <HAL_TIM_PWM_Init+0xd2>
    TIMx->RCR = Structure->RepetitionCounter;
 8007c62:	6963      	ldr	r3, [r4, #20]
 8007c64:	6313      	str	r3, [r2, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8007c66:	2301      	movs	r3, #1
 8007c68:	6153      	str	r3, [r2, #20]
  return HAL_OK;
 8007c6a:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8007c6c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8007c70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmpcr1 |= Structure->CounterMode;
 8007c72:	68a7      	ldr	r7, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007c74:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007c76:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8007c7a:	433b      	orrs	r3, r7
    tmpcr1 &= ~TIM_CR1_CKD;
 8007c7c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007c80:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007c82:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007c86:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8007c88:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007c8a:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8007c8c:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8007c8e:	4b17      	ldr	r3, [pc, #92]	; (8007cec <HAL_TIM_PWM_Init+0x130>)
 8007c90:	429a      	cmp	r2, r3
 8007c92:	d0e6      	beq.n	8007c62 <HAL_TIM_PWM_Init+0xa6>
 8007c94:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007c98:	429a      	cmp	r2, r3
 8007c9a:	d0e2      	beq.n	8007c62 <HAL_TIM_PWM_Init+0xa6>
 8007c9c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007ca0:	429a      	cmp	r2, r3
 8007ca2:	d0de      	beq.n	8007c62 <HAL_TIM_PWM_Init+0xa6>
 8007ca4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007ca8:	429a      	cmp	r2, r3
 8007caa:	d1dc      	bne.n	8007c66 <HAL_TIM_PWM_Init+0xaa>
 8007cac:	e7d9      	b.n	8007c62 <HAL_TIM_PWM_Init+0xa6>
    return HAL_ERROR;
 8007cae:	2001      	movs	r0, #1
}
 8007cb0:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 8007cb2:	68a7      	ldr	r7, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007cb4:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007cb6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8007cba:	433b      	orrs	r3, r7
    tmpcr1 &= ~TIM_CR1_CKD;
 8007cbc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007cc0:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007cc2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007cc6:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8007cc8:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007cca:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8007ccc:	6291      	str	r1, [r2, #40]	; 0x28
 8007cce:	e7c8      	b.n	8007c62 <HAL_TIM_PWM_Init+0xa6>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007cd0:	6926      	ldr	r6, [r4, #16]
 8007cd2:	e7f3      	b.n	8007cbc <HAL_TIM_PWM_Init+0x100>
    tmpcr1 |= Structure->CounterMode;
 8007cd4:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007cd6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8007cda:	4333      	orrs	r3, r6
 8007cdc:	e799      	b.n	8007c12 <HAL_TIM_PWM_Init+0x56>
 8007cde:	bf00      	nop
 8007ce0:	40012c00 	.word	0x40012c00
 8007ce4:	40014400 	.word	0x40014400
 8007ce8:	40013400 	.word	0x40013400
 8007cec:	40014000 	.word	0x40014000

08007cf0 <HAL_TIM_PWM_Start>:
 8007cf0:	6803      	ldr	r3, [r0, #0]
 8007cf2:	2201      	movs	r2, #1
 8007cf4:	6a18      	ldr	r0, [r3, #32]
 8007cf6:	fa02 f101 	lsl.w	r1, r2, r1
 8007cfa:	ea20 0001 	bic.w	r0, r0, r1
 8007cfe:	b410      	push	{r4}
 8007d00:	6218      	str	r0, [r3, #32]
 8007d02:	6a1a      	ldr	r2, [r3, #32]
 8007d04:	4c11      	ldr	r4, [pc, #68]	; (8007d4c <HAL_TIM_PWM_Start+0x5c>)
 8007d06:	4311      	orrs	r1, r2
 8007d08:	42a3      	cmp	r3, r4
 8007d0a:	6219      	str	r1, [r3, #32]
 8007d0c:	d012      	beq.n	8007d34 <HAL_TIM_PWM_Start+0x44>
 8007d0e:	4a10      	ldr	r2, [pc, #64]	; (8007d50 <HAL_TIM_PWM_Start+0x60>)
 8007d10:	4293      	cmp	r3, r2
 8007d12:	d00f      	beq.n	8007d34 <HAL_TIM_PWM_Start+0x44>
 8007d14:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8007d18:	4293      	cmp	r3, r2
 8007d1a:	d00b      	beq.n	8007d34 <HAL_TIM_PWM_Start+0x44>
 8007d1c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007d20:	4293      	cmp	r3, r2
 8007d22:	d007      	beq.n	8007d34 <HAL_TIM_PWM_Start+0x44>
 8007d24:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007d28:	4293      	cmp	r3, r2
 8007d2a:	d003      	beq.n	8007d34 <HAL_TIM_PWM_Start+0x44>
 8007d2c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007d30:	4293      	cmp	r3, r2
 8007d32:	d103      	bne.n	8007d3c <HAL_TIM_PWM_Start+0x4c>
 8007d34:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007d36:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007d3a:	645a      	str	r2, [r3, #68]	; 0x44
 8007d3c:	681a      	ldr	r2, [r3, #0]
 8007d3e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007d42:	f042 0201 	orr.w	r2, r2, #1
 8007d46:	2000      	movs	r0, #0
 8007d48:	601a      	str	r2, [r3, #0]
 8007d4a:	4770      	bx	lr
 8007d4c:	40012c00 	.word	0x40012c00
 8007d50:	40013400 	.word	0x40013400

08007d54 <HAL_TIM_PWM_Stop>:
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8007d54:	6803      	ldr	r3, [r0, #0]
{   
 8007d56:	b430      	push	{r4, r5}
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007d58:	6a1a      	ldr	r2, [r3, #32]
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)  
 8007d5a:	4d20      	ldr	r5, [pc, #128]	; (8007ddc <HAL_TIM_PWM_Stop+0x88>)
  tmp = TIM_CCER_CC1E << Channel;
 8007d5c:	2401      	movs	r4, #1
 8007d5e:	fa04 f101 	lsl.w	r1, r4, r1
  TIMx->CCER &= ~tmp;
 8007d62:	ea22 0201 	bic.w	r2, r2, r1
 8007d66:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 8007d68:	6a1a      	ldr	r2, [r3, #32]
 8007d6a:	621a      	str	r2, [r3, #32]
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)  
 8007d6c:	42ab      	cmp	r3, r5
 8007d6e:	d026      	beq.n	8007dbe <HAL_TIM_PWM_Stop+0x6a>
 8007d70:	4a1b      	ldr	r2, [pc, #108]	; (8007de0 <HAL_TIM_PWM_Stop+0x8c>)
 8007d72:	4293      	cmp	r3, r2
 8007d74:	d023      	beq.n	8007dbe <HAL_TIM_PWM_Stop+0x6a>
 8007d76:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8007d7a:	4293      	cmp	r3, r2
 8007d7c:	d01f      	beq.n	8007dbe <HAL_TIM_PWM_Stop+0x6a>
 8007d7e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007d82:	4293      	cmp	r3, r2
 8007d84:	d01b      	beq.n	8007dbe <HAL_TIM_PWM_Stop+0x6a>
 8007d86:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007d8a:	4293      	cmp	r3, r2
 8007d8c:	d017      	beq.n	8007dbe <HAL_TIM_PWM_Stop+0x6a>
 8007d8e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007d92:	4293      	cmp	r3, r2
 8007d94:	d013      	beq.n	8007dbe <HAL_TIM_PWM_Stop+0x6a>
  __HAL_TIM_DISABLE(htim);
 8007d96:	6a19      	ldr	r1, [r3, #32]
 8007d98:	f241 1211 	movw	r2, #4369	; 0x1111
 8007d9c:	4211      	tst	r1, r2
 8007d9e:	d108      	bne.n	8007db2 <HAL_TIM_PWM_Stop+0x5e>
 8007da0:	6a19      	ldr	r1, [r3, #32]
 8007da2:	f240 4244 	movw	r2, #1092	; 0x444
 8007da6:	4211      	tst	r1, r2
 8007da8:	d103      	bne.n	8007db2 <HAL_TIM_PWM_Stop+0x5e>
 8007daa:	681a      	ldr	r2, [r3, #0]
 8007dac:	f022 0201 	bic.w	r2, r2, #1
 8007db0:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 8007db2:	2301      	movs	r3, #1
 8007db4:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
} 
 8007db8:	bc30      	pop	{r4, r5}
 8007dba:	2000      	movs	r0, #0
 8007dbc:	4770      	bx	lr
    __HAL_TIM_MOE_DISABLE(htim);
 8007dbe:	6a19      	ldr	r1, [r3, #32]
 8007dc0:	f241 1211 	movw	r2, #4369	; 0x1111
 8007dc4:	4211      	tst	r1, r2
 8007dc6:	d1e6      	bne.n	8007d96 <HAL_TIM_PWM_Stop+0x42>
 8007dc8:	6a19      	ldr	r1, [r3, #32]
 8007dca:	f240 4244 	movw	r2, #1092	; 0x444
 8007dce:	4211      	tst	r1, r2
 8007dd0:	d1e1      	bne.n	8007d96 <HAL_TIM_PWM_Stop+0x42>
 8007dd2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007dd4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007dd8:	645a      	str	r2, [r3, #68]	; 0x44
 8007dda:	e7dc      	b.n	8007d96 <HAL_TIM_PWM_Stop+0x42>
 8007ddc:	40012c00 	.word	0x40012c00
 8007de0:	40013400 	.word	0x40013400

08007de4 <HAL_TIM_IC_MspInit>:
 8007de4:	4770      	bx	lr
 8007de6:	bf00      	nop

08007de8 <HAL_TIM_IC_Init>:
  if(htim == NULL)
 8007de8:	2800      	cmp	r0, #0
 8007dea:	d076      	beq.n	8007eda <HAL_TIM_IC_Init+0xf2>
{
 8007dec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(htim->State == HAL_TIM_STATE_RESET)
 8007dee:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8007df2:	4604      	mov	r4, r0
 8007df4:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8007df8:	b39b      	cbz	r3, 8007e62 <HAL_TIM_IC_Init+0x7a>
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8007dfa:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007dfc:	4e43      	ldr	r6, [pc, #268]	; (8007f0c <HAL_TIM_IC_Init+0x124>)
 8007dfe:	69a5      	ldr	r5, [r4, #24]
 8007e00:	68e0      	ldr	r0, [r4, #12]
 8007e02:	6861      	ldr	r1, [r4, #4]
  htim->State= HAL_TIM_STATE_BUSY; 
 8007e04:	2302      	movs	r3, #2
 8007e06:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007e0a:	42b2      	cmp	r2, r6
  tmpcr1 = TIMx->CR1;
 8007e0c:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007e0e:	d066      	beq.n	8007ede <HAL_TIM_IC_Init+0xf6>
 8007e10:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8007e14:	d043      	beq.n	8007e9e <HAL_TIM_IC_Init+0xb6>
 8007e16:	f5a6 3694 	sub.w	r6, r6, #75776	; 0x12800
 8007e1a:	42b2      	cmp	r2, r6
 8007e1c:	d026      	beq.n	8007e6c <HAL_TIM_IC_Init+0x84>
 8007e1e:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8007e22:	42b2      	cmp	r2, r6
 8007e24:	d022      	beq.n	8007e6c <HAL_TIM_IC_Init+0x84>
 8007e26:	f506 3696 	add.w	r6, r6, #76800	; 0x12c00
 8007e2a:	42b2      	cmp	r2, r6
 8007e2c:	d01e      	beq.n	8007e6c <HAL_TIM_IC_Init+0x84>
 8007e2e:	f506 56e0 	add.w	r6, r6, #7168	; 0x1c00
 8007e32:	42b2      	cmp	r2, r6
 8007e34:	d064      	beq.n	8007f00 <HAL_TIM_IC_Init+0x118>
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007e36:	f5a6 5680 	sub.w	r6, r6, #4096	; 0x1000
 8007e3a:	42b2      	cmp	r2, r6
 8007e3c:	d05e      	beq.n	8007efc <HAL_TIM_IC_Init+0x114>
 8007e3e:	4e34      	ldr	r6, [pc, #208]	; (8007f10 <HAL_TIM_IC_Init+0x128>)
 8007e40:	42b2      	cmp	r2, r6
 8007e42:	d05b      	beq.n	8007efc <HAL_TIM_IC_Init+0x114>
 8007e44:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8007e48:	42b2      	cmp	r2, r6
 8007e4a:	d057      	beq.n	8007efc <HAL_TIM_IC_Init+0x114>
 8007e4c:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8007e50:	42b2      	cmp	r2, r6
 8007e52:	d053      	beq.n	8007efc <HAL_TIM_IC_Init+0x114>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007e54:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007e58:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8007e5a:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007e5c:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8007e5e:	6291      	str	r1, [r2, #40]	; 0x28
 8007e60:	e017      	b.n	8007e92 <HAL_TIM_IC_Init+0xaa>
    htim->Lock = HAL_UNLOCKED;
 8007e62:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_IC_MspInit(htim);
 8007e66:	f7ff ffbd 	bl	8007de4 <HAL_TIM_IC_MspInit>
 8007e6a:	e7c6      	b.n	8007dfa <HAL_TIM_IC_Init+0x12>
    tmpcr1 |= Structure->CounterMode;
 8007e6c:	68a6      	ldr	r6, [r4, #8]
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8007e6e:	4f29      	ldr	r7, [pc, #164]	; (8007f14 <HAL_TIM_IC_Init+0x12c>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007e70:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8007e74:	4333      	orrs	r3, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007e76:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8007e78:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007e7c:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007e7e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007e82:	432b      	orrs	r3, r5
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8007e84:	42ba      	cmp	r2, r7
  TIMx->CR1 = tmpcr1;
 8007e86:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007e88:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8007e8a:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8007e8c:	d115      	bne.n	8007eba <HAL_TIM_IC_Init+0xd2>
    TIMx->RCR = Structure->RepetitionCounter;
 8007e8e:	6963      	ldr	r3, [r4, #20]
 8007e90:	6313      	str	r3, [r2, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8007e92:	2301      	movs	r3, #1
 8007e94:	6153      	str	r3, [r2, #20]
  return HAL_OK;
 8007e96:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8007e98:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8007e9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmpcr1 |= Structure->CounterMode;
 8007e9e:	68a7      	ldr	r7, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007ea0:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007ea2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8007ea6:	433b      	orrs	r3, r7
    tmpcr1 &= ~TIM_CR1_CKD;
 8007ea8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007eac:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007eae:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007eb2:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8007eb4:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007eb6:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8007eb8:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8007eba:	4b17      	ldr	r3, [pc, #92]	; (8007f18 <HAL_TIM_IC_Init+0x130>)
 8007ebc:	429a      	cmp	r2, r3
 8007ebe:	d0e6      	beq.n	8007e8e <HAL_TIM_IC_Init+0xa6>
 8007ec0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007ec4:	429a      	cmp	r2, r3
 8007ec6:	d0e2      	beq.n	8007e8e <HAL_TIM_IC_Init+0xa6>
 8007ec8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007ecc:	429a      	cmp	r2, r3
 8007ece:	d0de      	beq.n	8007e8e <HAL_TIM_IC_Init+0xa6>
 8007ed0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007ed4:	429a      	cmp	r2, r3
 8007ed6:	d1dc      	bne.n	8007e92 <HAL_TIM_IC_Init+0xaa>
 8007ed8:	e7d9      	b.n	8007e8e <HAL_TIM_IC_Init+0xa6>
    return HAL_ERROR;
 8007eda:	2001      	movs	r0, #1
}
 8007edc:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 8007ede:	68a7      	ldr	r7, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007ee0:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007ee2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8007ee6:	433b      	orrs	r3, r7
    tmpcr1 &= ~TIM_CR1_CKD;
 8007ee8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007eec:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007eee:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007ef2:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8007ef4:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007ef6:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8007ef8:	6291      	str	r1, [r2, #40]	; 0x28
 8007efa:	e7c8      	b.n	8007e8e <HAL_TIM_IC_Init+0xa6>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007efc:	6926      	ldr	r6, [r4, #16]
 8007efe:	e7f3      	b.n	8007ee8 <HAL_TIM_IC_Init+0x100>
    tmpcr1 |= Structure->CounterMode;
 8007f00:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007f02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8007f06:	4333      	orrs	r3, r6
 8007f08:	e799      	b.n	8007e3e <HAL_TIM_IC_Init+0x56>
 8007f0a:	bf00      	nop
 8007f0c:	40012c00 	.word	0x40012c00
 8007f10:	40014400 	.word	0x40014400
 8007f14:	40013400 	.word	0x40013400
 8007f18:	40014000 	.word	0x40014000

08007f1c <HAL_TIM_OnePulse_MspInit>:
 8007f1c:	4770      	bx	lr
 8007f1e:	bf00      	nop

08007f20 <HAL_TIM_OnePulse_Init>:
  if(htim == NULL)
 8007f20:	2800      	cmp	r0, #0
 8007f22:	f000 8084 	beq.w	800802e <HAL_TIM_OnePulse_Init+0x10e>
{
 8007f26:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(htim->State == HAL_TIM_STATE_RESET)
 8007f28:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8007f2c:	4604      	mov	r4, r0
 8007f2e:	460d      	mov	r5, r1
 8007f30:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8007f34:	2b00      	cmp	r3, #0
 8007f36:	d035      	beq.n	8007fa4 <HAL_TIM_OnePulse_Init+0x84>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007f38:	6823      	ldr	r3, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007f3a:	4e49      	ldr	r6, [pc, #292]	; (8008060 <HAL_TIM_OnePulse_Init+0x140>)
 8007f3c:	f8d4 c018 	ldr.w	ip, [r4, #24]
 8007f40:	68e0      	ldr	r0, [r4, #12]
 8007f42:	6861      	ldr	r1, [r4, #4]
  htim->State= HAL_TIM_STATE_BUSY;
 8007f44:	2202      	movs	r2, #2
 8007f46:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007f4a:	42b3      	cmp	r3, r6
  tmpcr1 = TIMx->CR1;
 8007f4c:	681a      	ldr	r2, [r3, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007f4e:	d070      	beq.n	8008032 <HAL_TIM_OnePulse_Init+0x112>
 8007f50:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007f54:	d04c      	beq.n	8007ff0 <HAL_TIM_OnePulse_Init+0xd0>
 8007f56:	f5a6 3694 	sub.w	r6, r6, #75776	; 0x12800
 8007f5a:	42b3      	cmp	r3, r6
 8007f5c:	d027      	beq.n	8007fae <HAL_TIM_OnePulse_Init+0x8e>
 8007f5e:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8007f62:	42b3      	cmp	r3, r6
 8007f64:	d023      	beq.n	8007fae <HAL_TIM_OnePulse_Init+0x8e>
 8007f66:	f506 3696 	add.w	r6, r6, #76800	; 0x12c00
 8007f6a:	42b3      	cmp	r3, r6
 8007f6c:	d01f      	beq.n	8007fae <HAL_TIM_OnePulse_Init+0x8e>
 8007f6e:	f506 56e0 	add.w	r6, r6, #7168	; 0x1c00
 8007f72:	42b3      	cmp	r3, r6
 8007f74:	d06f      	beq.n	8008056 <HAL_TIM_OnePulse_Init+0x136>
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007f76:	f5a6 5680 	sub.w	r6, r6, #4096	; 0x1000
 8007f7a:	42b3      	cmp	r3, r6
 8007f7c:	d069      	beq.n	8008052 <HAL_TIM_OnePulse_Init+0x132>
 8007f7e:	4e39      	ldr	r6, [pc, #228]	; (8008064 <HAL_TIM_OnePulse_Init+0x144>)
 8007f80:	42b3      	cmp	r3, r6
 8007f82:	d066      	beq.n	8008052 <HAL_TIM_OnePulse_Init+0x132>
 8007f84:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8007f88:	42b3      	cmp	r3, r6
 8007f8a:	d062      	beq.n	8008052 <HAL_TIM_OnePulse_Init+0x132>
 8007f8c:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8007f90:	42b3      	cmp	r3, r6
 8007f92:	d05e      	beq.n	8008052 <HAL_TIM_OnePulse_Init+0x132>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007f94:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007f98:	ea42 020c 	orr.w	r2, r2, ip
  TIMx->CR1 = tmpcr1;
 8007f9c:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007f9e:	62d8      	str	r0, [r3, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8007fa0:	6299      	str	r1, [r3, #40]	; 0x28
 8007fa2:	e018      	b.n	8007fd6 <HAL_TIM_OnePulse_Init+0xb6>
    htim->Lock = HAL_UNLOCKED;
 8007fa4:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_OnePulse_MspInit(htim);
 8007fa8:	f7ff ffb8 	bl	8007f1c <HAL_TIM_OnePulse_MspInit>
 8007fac:	e7c4      	b.n	8007f38 <HAL_TIM_OnePulse_Init+0x18>
    tmpcr1 |= Structure->CounterMode;
 8007fae:	68a6      	ldr	r6, [r4, #8]
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8007fb0:	4f2d      	ldr	r7, [pc, #180]	; (8008068 <HAL_TIM_OnePulse_Init+0x148>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007fb2:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8007fb6:	4332      	orrs	r2, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007fb8:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8007fba:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007fbe:	4332      	orrs	r2, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007fc0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007fc4:	ea42 020c 	orr.w	r2, r2, ip
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8007fc8:	42bb      	cmp	r3, r7
  TIMx->CR1 = tmpcr1;
 8007fca:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007fcc:	62d8      	str	r0, [r3, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8007fce:	6299      	str	r1, [r3, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8007fd0:	d11d      	bne.n	800800e <HAL_TIM_OnePulse_Init+0xee>
    TIMx->RCR = Structure->RepetitionCounter;
 8007fd2:	6962      	ldr	r2, [r4, #20]
 8007fd4:	631a      	str	r2, [r3, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8007fd6:	2601      	movs	r6, #1
 8007fd8:	615e      	str	r6, [r3, #20]
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 8007fda:	681a      	ldr	r2, [r3, #0]
 8007fdc:	f022 0208 	bic.w	r2, r2, #8
 8007fe0:	601a      	str	r2, [r3, #0]
  htim->Instance->CR1 |= OnePulseMode;
 8007fe2:	681a      	ldr	r2, [r3, #0]
 8007fe4:	432a      	orrs	r2, r5
 8007fe6:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8007fe8:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8007fea:	f884 603d 	strb.w	r6, [r4, #61]	; 0x3d
}
 8007fee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmpcr1 |= Structure->CounterMode;
 8007ff0:	68a7      	ldr	r7, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007ff2:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007ff4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8007ff8:	433a      	orrs	r2, r7
    tmpcr1 &= ~TIM_CR1_CKD;
 8007ffa:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007ffe:	4332      	orrs	r2, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008000:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008004:	ea4c 0202 	orr.w	r2, ip, r2
  TIMx->CR1 = tmpcr1;
 8008008:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800800a:	62d8      	str	r0, [r3, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800800c:	6299      	str	r1, [r3, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 800800e:	4a17      	ldr	r2, [pc, #92]	; (800806c <HAL_TIM_OnePulse_Init+0x14c>)
 8008010:	4293      	cmp	r3, r2
 8008012:	d0de      	beq.n	8007fd2 <HAL_TIM_OnePulse_Init+0xb2>
 8008014:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8008018:	4293      	cmp	r3, r2
 800801a:	d0da      	beq.n	8007fd2 <HAL_TIM_OnePulse_Init+0xb2>
 800801c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8008020:	4293      	cmp	r3, r2
 8008022:	d0d6      	beq.n	8007fd2 <HAL_TIM_OnePulse_Init+0xb2>
 8008024:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008028:	4293      	cmp	r3, r2
 800802a:	d1d4      	bne.n	8007fd6 <HAL_TIM_OnePulse_Init+0xb6>
 800802c:	e7d1      	b.n	8007fd2 <HAL_TIM_OnePulse_Init+0xb2>
    return HAL_ERROR;
 800802e:	2001      	movs	r0, #1
}
 8008030:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 8008032:	68a7      	ldr	r7, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008034:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008036:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800803a:	433a      	orrs	r2, r7
    tmpcr1 &= ~TIM_CR1_CKD;
 800803c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008040:	4332      	orrs	r2, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008042:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008046:	ea4c 0202 	orr.w	r2, ip, r2
  TIMx->CR1 = tmpcr1;
 800804a:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800804c:	62d8      	str	r0, [r3, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800804e:	6299      	str	r1, [r3, #40]	; 0x28
 8008050:	e7bf      	b.n	8007fd2 <HAL_TIM_OnePulse_Init+0xb2>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008052:	6926      	ldr	r6, [r4, #16]
 8008054:	e7f2      	b.n	800803c <HAL_TIM_OnePulse_Init+0x11c>
    tmpcr1 |= Structure->CounterMode;
 8008056:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008058:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800805c:	4332      	orrs	r2, r6
 800805e:	e78e      	b.n	8007f7e <HAL_TIM_OnePulse_Init+0x5e>
 8008060:	40012c00 	.word	0x40012c00
 8008064:	40014400 	.word	0x40014400
 8008068:	40013400 	.word	0x40013400
 800806c:	40014000 	.word	0x40014000

08008070 <HAL_TIM_IC_ConfigChannel>:
  __HAL_LOCK(htim);
 8008070:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8008074:	2b01      	cmp	r3, #1
 8008076:	f000 8099 	beq.w	80081ac <HAL_TIM_IC_ConfigChannel+0x13c>
{
 800807a:	b4f0      	push	{r4, r5, r6, r7}
  htim->State = HAL_TIM_STATE_BUSY;
 800807c:	2302      	movs	r3, #2
  __HAL_LOCK(htim);
 800807e:	2401      	movs	r4, #1
 8008080:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8008084:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
 8008088:	e9d1 5700 	ldrd	r5, r7, [r1]
 800808c:	6803      	ldr	r3, [r0, #0]
 800808e:	e9d1 6402 	ldrd	r6, r4, [r1, #8]
  if (Channel == TIM_CHANNEL_1)
 8008092:	b372      	cbz	r2, 80080f2 <HAL_TIM_IC_ConfigChannel+0x82>
  else if (Channel == TIM_CHANNEL_2)
 8008094:	2a04      	cmp	r2, #4
 8008096:	d067      	beq.n	8008168 <HAL_TIM_IC_ConfigChannel+0xf8>
  else if (Channel == TIM_CHANNEL_3)
 8008098:	2a08      	cmp	r2, #8
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800809a:	6a1a      	ldr	r2, [r3, #32]
  else if (Channel == TIM_CHANNEL_3)
 800809c:	f000 8088 	beq.w	80081b0 <HAL_TIM_IC_ConfigChannel+0x140>
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80080a0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80080a4:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80080a6:	69d9      	ldr	r1, [r3, #28]
  tmpccer = TIMx->CCER;
 80080a8:	f8d3 c020 	ldr.w	ip, [r3, #32]
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80080ac:	f421 7140 	bic.w	r1, r1, #768	; 0x300
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80080b0:	0324      	lsls	r4, r4, #12
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80080b2:	032a      	lsls	r2, r5, #12
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80080b4:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80080b8:	b2a4      	uxth	r4, r4
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80080ba:	f402 4220 	and.w	r2, r2, #40960	; 0xa000
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80080be:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80080c2:	f42c 4c20 	bic.w	ip, ip, #40960	; 0xa000
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80080c6:	ea42 020c 	orr.w	r2, r2, ip
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80080ca:	430c      	orrs	r4, r1
  TIMx->CCMR2 = tmpccmr2;
 80080cc:	61dc      	str	r4, [r3, #28]
  TIMx->CCER = tmpccer ;
 80080ce:	621a      	str	r2, [r3, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80080d0:	69da      	ldr	r2, [r3, #28]
 80080d2:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80080d6:	61da      	str	r2, [r3, #28]
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80080d8:	69da      	ldr	r2, [r3, #28]
 80080da:	ea42 2606 	orr.w	r6, r2, r6, lsl #8
 80080de:	61de      	str	r6, [r3, #28]
  __HAL_UNLOCK(htim);
 80080e0:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 80080e2:	2201      	movs	r2, #1
 80080e4:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80080e8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
}
 80080ec:	bcf0      	pop	{r4, r5, r6, r7}
  return HAL_OK; 
 80080ee:	4618      	mov	r0, r3
}
 80080f0:	4770      	bx	lr
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80080f2:	6a1a      	ldr	r2, [r3, #32]
  if(IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80080f4:	f8df c0f8 	ldr.w	ip, [pc, #248]	; 80081f0 <HAL_TIM_IC_ConfigChannel+0x180>
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80080f8:	f022 0201 	bic.w	r2, r2, #1
 80080fc:	621a      	str	r2, [r3, #32]
  if(IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80080fe:	4563      	cmp	r3, ip
  tmpccmr1 = TIMx->CCMR1;
 8008100:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 8008102:	6a1a      	ldr	r2, [r3, #32]
  if(IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8008104:	d019      	beq.n	800813a <HAL_TIM_IC_ConfigChannel+0xca>
 8008106:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800810a:	d016      	beq.n	800813a <HAL_TIM_IC_ConfigChannel+0xca>
 800810c:	f5ac 3c94 	sub.w	ip, ip, #75776	; 0x12800
 8008110:	4563      	cmp	r3, ip
 8008112:	d012      	beq.n	800813a <HAL_TIM_IC_ConfigChannel+0xca>
 8008114:	f50c 6c80 	add.w	ip, ip, #1024	; 0x400
 8008118:	4563      	cmp	r3, ip
 800811a:	d00e      	beq.n	800813a <HAL_TIM_IC_ConfigChannel+0xca>
 800811c:	f50c 3c96 	add.w	ip, ip, #76800	; 0x12c00
 8008120:	4563      	cmp	r3, ip
 8008122:	d00a      	beq.n	800813a <HAL_TIM_IC_ConfigChannel+0xca>
 8008124:	f50c 6c40 	add.w	ip, ip, #3072	; 0xc00
 8008128:	4563      	cmp	r3, ip
 800812a:	d006      	beq.n	800813a <HAL_TIM_IC_ConfigChannel+0xca>
 800812c:	f50c 5c80 	add.w	ip, ip, #4096	; 0x1000
 8008130:	4563      	cmp	r3, ip
 8008132:	d002      	beq.n	800813a <HAL_TIM_IC_ConfigChannel+0xca>
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8008134:	f041 0101 	orr.w	r1, r1, #1
 8008138:	e002      	b.n	8008140 <HAL_TIM_IC_ConfigChannel+0xd0>
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800813a:	f021 0103 	bic.w	r1, r1, #3
    tmpccmr1 |= TIM_ICSelection;
 800813e:	4339      	orrs	r1, r7
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8008140:	0124      	lsls	r4, r4, #4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008142:	f022 070a 	bic.w	r7, r2, #10
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8008146:	b2e4      	uxtb	r4, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008148:	f021 01f0 	bic.w	r1, r1, #240	; 0xf0
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800814c:	f005 020a 	and.w	r2, r5, #10
 8008150:	433a      	orrs	r2, r7
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8008152:	4321      	orrs	r1, r4
  TIMx->CCMR1 = tmpccmr1;
 8008154:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 8008156:	621a      	str	r2, [r3, #32]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8008158:	699a      	ldr	r2, [r3, #24]
 800815a:	f022 020c 	bic.w	r2, r2, #12
 800815e:	619a      	str	r2, [r3, #24]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8008160:	699a      	ldr	r2, [r3, #24]
 8008162:	4316      	orrs	r6, r2
 8008164:	619e      	str	r6, [r3, #24]
 8008166:	e7bb      	b.n	80080e0 <HAL_TIM_IC_ConfigChannel+0x70>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008168:	6a1a      	ldr	r2, [r3, #32]
 800816a:	f022 0210 	bic.w	r2, r2, #16
 800816e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008170:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 8008172:	f8d3 c020 	ldr.w	ip, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8008176:	f421 7140 	bic.w	r1, r1, #768	; 0x300
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800817a:	0324      	lsls	r4, r4, #12
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800817c:	012a      	lsls	r2, r5, #4
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800817e:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8008182:	b2a4      	uxth	r4, r4
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8008184:	f002 02a0 	and.w	r2, r2, #160	; 0xa0
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008188:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800818c:	f02c 0ca0 	bic.w	ip, ip, #160	; 0xa0
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8008190:	ea42 020c 	orr.w	r2, r2, ip
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8008194:	4321      	orrs	r1, r4
  TIMx->CCMR1 = tmpccmr1 ;
 8008196:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 8008198:	621a      	str	r2, [r3, #32]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800819a:	699a      	ldr	r2, [r3, #24]
 800819c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80081a0:	619a      	str	r2, [r3, #24]
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80081a2:	699a      	ldr	r2, [r3, #24]
 80081a4:	ea42 2606 	orr.w	r6, r2, r6, lsl #8
 80081a8:	619e      	str	r6, [r3, #24]
 80081aa:	e799      	b.n	80080e0 <HAL_TIM_IC_ConfigChannel+0x70>
  __HAL_LOCK(htim);
 80081ac:	2002      	movs	r0, #2
}
 80081ae:	4770      	bx	lr
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80081b0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80081b4:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80081b6:	69d9      	ldr	r1, [r3, #28]
  tmpccer = TIMx->CCER;
 80081b8:	f8d3 c020 	ldr.w	ip, [r3, #32]
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80081bc:	f021 0103 	bic.w	r1, r1, #3
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80081c0:	0124      	lsls	r4, r4, #4
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80081c2:	022a      	lsls	r2, r5, #8
  tmpccmr2 |= TIM_ICSelection;
 80081c4:	4339      	orrs	r1, r7
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80081c6:	b2e4      	uxtb	r4, r4
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80081c8:	f402 6220 	and.w	r2, r2, #2560	; 0xa00
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80081cc:	f021 01f0 	bic.w	r1, r1, #240	; 0xf0
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80081d0:	f42c 6c20 	bic.w	ip, ip, #2560	; 0xa00
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80081d4:	ea42 020c 	orr.w	r2, r2, ip
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80081d8:	4321      	orrs	r1, r4
  TIMx->CCMR2 = tmpccmr2;
 80081da:	61d9      	str	r1, [r3, #28]
  TIMx->CCER = tmpccer;
 80081dc:	621a      	str	r2, [r3, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80081de:	69da      	ldr	r2, [r3, #28]
 80081e0:	f022 020c 	bic.w	r2, r2, #12
 80081e4:	61da      	str	r2, [r3, #28]
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80081e6:	69da      	ldr	r2, [r3, #28]
 80081e8:	4316      	orrs	r6, r2
 80081ea:	61de      	str	r6, [r3, #28]
 80081ec:	e778      	b.n	80080e0 <HAL_TIM_IC_ConfigChannel+0x70>
 80081ee:	bf00      	nop
 80081f0:	40012c00 	.word	0x40012c00

080081f4 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 80081f4:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80081f8:	2b01      	cmp	r3, #1
 80081fa:	d068      	beq.n	80082ce <HAL_TIM_ConfigClockSource+0xda>
  htim->State = HAL_TIM_STATE_BUSY;
 80081fc:	2202      	movs	r2, #2
  tmpsmcr = htim->Instance->SMCR;
 80081fe:	6803      	ldr	r3, [r0, #0]
{
 8008200:	b4f0      	push	{r4, r5, r6, r7}
  htim->State = HAL_TIM_STATE_BUSY;
 8008202:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8008206:	689d      	ldr	r5, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 8008208:	680c      	ldr	r4, [r1, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800820a:	4a5e      	ldr	r2, [pc, #376]	; (8008384 <HAL_TIM_ConfigClockSource+0x190>)
  switch (sClockSourceConfig->ClockSource)
 800820c:	2c40      	cmp	r4, #64	; 0x40
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800820e:	ea02 0205 	and.w	r2, r2, r5
  __HAL_LOCK(htim);
 8008212:	f04f 0501 	mov.w	r5, #1
 8008216:	f880 503c 	strb.w	r5, [r0, #60]	; 0x3c
  htim->Instance->SMCR = tmpsmcr;
 800821a:	609a      	str	r2, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 800821c:	f000 809a 	beq.w	8008354 <HAL_TIM_ConfigClockSource+0x160>
 8008220:	d919      	bls.n	8008256 <HAL_TIM_ConfigClockSource+0x62>
 8008222:	2c70      	cmp	r4, #112	; 0x70
 8008224:	f000 8082 	beq.w	800832c <HAL_TIM_ConfigClockSource+0x138>
 8008228:	d92b      	bls.n	8008282 <HAL_TIM_ConfigClockSource+0x8e>
 800822a:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
 800822e:	d076      	beq.n	800831e <HAL_TIM_ConfigClockSource+0x12a>
 8008230:	f5b4 5f00 	cmp.w	r4, #8192	; 0x2000
 8008234:	d11c      	bne.n	8008270 <HAL_TIM_ConfigClockSource+0x7c>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008236:	e9d1 5201 	ldrd	r5, r2, [r1, #4]
 800823a:	68cc      	ldr	r4, [r1, #12]
  tmpsmcr = TIMx->SMCR;
 800823c:	6899      	ldr	r1, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800823e:	432a      	orrs	r2, r5
 8008240:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008244:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008248:	430a      	orrs	r2, r1
  TIMx->SMCR = tmpsmcr;
 800824a:	609a      	str	r2, [r3, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800824c:	689a      	ldr	r2, [r3, #8]
 800824e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008252:	609a      	str	r2, [r3, #8]
    break;
 8008254:	e00c      	b.n	8008270 <HAL_TIM_ConfigClockSource+0x7c>
  switch (sClockSourceConfig->ClockSource)
 8008256:	2c10      	cmp	r4, #16
 8008258:	d042      	beq.n	80082e0 <HAL_TIM_ConfigClockSource+0xec>
 800825a:	d92f      	bls.n	80082bc <HAL_TIM_ConfigClockSource+0xc8>
 800825c:	2c20      	cmp	r4, #32
 800825e:	d038      	beq.n	80082d2 <HAL_TIM_ConfigClockSource+0xde>
 8008260:	2c30      	cmp	r4, #48	; 0x30
 8008262:	d105      	bne.n	8008270 <HAL_TIM_ConfigClockSource+0x7c>
   tmpsmcr = TIMx->SMCR;
 8008264:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8008266:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800826a:	f042 0237 	orr.w	r2, r2, #55	; 0x37
   TIMx->SMCR = tmpsmcr;
 800826e:	609a      	str	r2, [r3, #8]
  __HAL_UNLOCK(htim);
 8008270:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 8008272:	2201      	movs	r2, #1
 8008274:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8008278:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
}
 800827c:	bcf0      	pop	{r4, r5, r6, r7}
  return HAL_OK;
 800827e:	4618      	mov	r0, r3
}
 8008280:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 8008282:	2c50      	cmp	r4, #80	; 0x50
 8008284:	d033      	beq.n	80082ee <HAL_TIM_ConfigClockSource+0xfa>
 8008286:	2c60      	cmp	r4, #96	; 0x60
 8008288:	d1f2      	bne.n	8008270 <HAL_TIM_ConfigClockSource+0x7c>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800828a:	6a1c      	ldr	r4, [r3, #32]
      TIM_TI2_ConfigInputStage(htim->Instance, 
 800828c:	684d      	ldr	r5, [r1, #4]
 800828e:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008290:	f024 0410 	bic.w	r4, r4, #16
 8008294:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008296:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 8008298:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800829a:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800829e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 80082a2:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80082a6:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 80082aa:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 80082ac:	621a      	str	r2, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 80082ae:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80082b0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80082b4:	f042 0267 	orr.w	r2, r2, #103	; 0x67
   TIMx->SMCR = tmpsmcr;
 80082b8:	609a      	str	r2, [r3, #8]
 80082ba:	e7d9      	b.n	8008270 <HAL_TIM_ConfigClockSource+0x7c>
  switch (sClockSourceConfig->ClockSource)
 80082bc:	2c00      	cmp	r4, #0
 80082be:	d1d7      	bne.n	8008270 <HAL_TIM_ConfigClockSource+0x7c>
   tmpsmcr = TIMx->SMCR;
 80082c0:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80082c2:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80082c6:	f042 0207 	orr.w	r2, r2, #7
   TIMx->SMCR = tmpsmcr;
 80082ca:	609a      	str	r2, [r3, #8]
 80082cc:	e7d0      	b.n	8008270 <HAL_TIM_ConfigClockSource+0x7c>
  __HAL_LOCK(htim);
 80082ce:	2002      	movs	r0, #2
}
 80082d0:	4770      	bx	lr
   tmpsmcr = TIMx->SMCR;
 80082d2:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80082d4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80082d8:	f042 0227 	orr.w	r2, r2, #39	; 0x27
   TIMx->SMCR = tmpsmcr;
 80082dc:	609a      	str	r2, [r3, #8]
 80082de:	e7c7      	b.n	8008270 <HAL_TIM_ConfigClockSource+0x7c>
   tmpsmcr = TIMx->SMCR;
 80082e0:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80082e2:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80082e6:	f042 0217 	orr.w	r2, r2, #23
   TIMx->SMCR = tmpsmcr;
 80082ea:	609a      	str	r2, [r3, #8]
 80082ec:	e7c0      	b.n	8008270 <HAL_TIM_ConfigClockSource+0x7c>
  tmpccer = TIMx->CCER;
 80082ee:	6a1d      	ldr	r5, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80082f0:	6a1e      	ldr	r6, [r3, #32]
      TIM_TI1_ConfigInputStage(htim->Instance, 
 80082f2:	684c      	ldr	r4, [r1, #4]
 80082f4:	68cf      	ldr	r7, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80082f6:	f026 0601 	bic.w	r6, r6, #1
 80082fa:	621e      	str	r6, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 80082fc:	699a      	ldr	r2, [r3, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80082fe:	f025 010a 	bic.w	r1, r5, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008302:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008306:	ea42 1207 	orr.w	r2, r2, r7, lsl #4
  tmpccer |= TIM_ICPolarity;
 800830a:	4321      	orrs	r1, r4
  TIMx->CCMR1 = tmpccmr1;
 800830c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800830e:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8008310:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8008312:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8008316:	f042 0257 	orr.w	r2, r2, #87	; 0x57
   TIMx->SMCR = tmpsmcr;
 800831a:	609a      	str	r2, [r3, #8]
 800831c:	e7a8      	b.n	8008270 <HAL_TIM_ConfigClockSource+0x7c>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 800831e:	689a      	ldr	r2, [r3, #8]
 8008320:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8008324:	f022 0207 	bic.w	r2, r2, #7
 8008328:	609a      	str	r2, [r3, #8]
    break;
 800832a:	e7a1      	b.n	8008270 <HAL_TIM_ConfigClockSource+0x7c>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800832c:	e9d1 5201 	ldrd	r5, r2, [r1, #4]
 8008330:	68cc      	ldr	r4, [r1, #12]
  tmpsmcr = TIMx->SMCR;
 8008332:	6899      	ldr	r1, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008334:	432a      	orrs	r2, r5
 8008336:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800833a:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800833e:	430a      	orrs	r2, r1
  TIMx->SMCR = tmpsmcr;
 8008340:	609a      	str	r2, [r3, #8]
      tmpsmcr = htim->Instance->SMCR;
 8008342:	689a      	ldr	r2, [r3, #8]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008344:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8008348:	f022 0277 	bic.w	r2, r2, #119	; 0x77
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800834c:	f042 0277 	orr.w	r2, r2, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 8008350:	609a      	str	r2, [r3, #8]
    break;
 8008352:	e78d      	b.n	8008270 <HAL_TIM_ConfigClockSource+0x7c>
  tmpccer = TIMx->CCER;
 8008354:	6a1d      	ldr	r5, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008356:	6a1e      	ldr	r6, [r3, #32]
      TIM_TI1_ConfigInputStage(htim->Instance, 
 8008358:	684c      	ldr	r4, [r1, #4]
 800835a:	68cf      	ldr	r7, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800835c:	f026 0601 	bic.w	r6, r6, #1
 8008360:	621e      	str	r6, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 8008362:	699a      	ldr	r2, [r3, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008364:	f025 010a 	bic.w	r1, r5, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008368:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800836c:	ea42 1207 	orr.w	r2, r2, r7, lsl #4
  tmpccer |= TIM_ICPolarity;
 8008370:	4321      	orrs	r1, r4
  TIMx->CCMR1 = tmpccmr1;
 8008372:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008374:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8008376:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8008378:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800837c:	f042 0247 	orr.w	r2, r2, #71	; 0x47
   TIMx->SMCR = tmpsmcr;
 8008380:	609a      	str	r2, [r3, #8]
 8008382:	e775      	b.n	8008270 <HAL_TIM_ConfigClockSource+0x7c>
 8008384:	fffe0088 	.word	0xfffe0088

08008388 <HAL_TIM_SlaveConfigSynchronization>:
  __HAL_LOCK(htim);
 8008388:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800838c:	2b01      	cmp	r3, #1
 800838e:	d047      	beq.n	8008420 <HAL_TIM_SlaveConfigSynchronization+0x98>
  htim->State = HAL_TIM_STATE_BUSY;
 8008390:	2302      	movs	r3, #2
  tmpsmcr = htim->Instance->SMCR;
 8008392:	6802      	ldr	r2, [r0, #0]
{
 8008394:	b4f0      	push	{r4, r5, r6, r7}
  htim->State = HAL_TIM_STATE_BUSY;
 8008396:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800839a:	e9d1 4500 	ldrd	r4, r5, [r1]
  tmpsmcr = htim->Instance->SMCR;
 800839e:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80083a0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= sSlaveConfig->InputTrigger;
 80083a4:	432b      	orrs	r3, r5
  tmpsmcr &= ~TIM_SMCR_SMS;
 80083a6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80083aa:	f023 0307 	bic.w	r3, r3, #7
  tmpsmcr |= sSlaveConfig->SlaveMode;
 80083ae:	4323      	orrs	r3, r4
  switch (sSlaveConfig->InputTrigger)
 80083b0:	2d50      	cmp	r5, #80	; 0x50
  __HAL_LOCK(htim);
 80083b2:	f04f 0401 	mov.w	r4, #1
 80083b6:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
  htim->Instance->SMCR = tmpsmcr;
 80083ba:	6093      	str	r3, [r2, #8]
  switch (sSlaveConfig->InputTrigger)
 80083bc:	d046      	beq.n	800844c <HAL_TIM_SlaveConfigSynchronization+0xc4>
 80083be:	d91f      	bls.n	8008400 <HAL_TIM_SlaveConfigSynchronization+0x78>
 80083c0:	2d60      	cmp	r5, #96	; 0x60
 80083c2:	d030      	beq.n	8008426 <HAL_TIM_SlaveConfigSynchronization+0x9e>
 80083c4:	2d70      	cmp	r5, #112	; 0x70
 80083c6:	d10a      	bne.n	80083de <HAL_TIM_SlaveConfigSynchronization+0x56>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80083c8:	e9d1 5302 	ldrd	r5, r3, [r1, #8]
 80083cc:	690c      	ldr	r4, [r1, #16]
  tmpsmcr = TIMx->SMCR;
 80083ce:	6891      	ldr	r1, [r2, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80083d0:	432b      	orrs	r3, r5
 80083d2:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80083d6:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80083da:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 80083dc:	6093      	str	r3, [r2, #8]
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80083de:	68d3      	ldr	r3, [r2, #12]
 80083e0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80083e4:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80083e6:	68d3      	ldr	r3, [r2, #12]
  htim->State = HAL_TIM_STATE_READY;
 80083e8:	2401      	movs	r4, #1
  __HAL_UNLOCK(htim);  
 80083ea:	2100      	movs	r1, #0
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80083ec:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80083f0:	60d3      	str	r3, [r2, #12]
  htim->State = HAL_TIM_STATE_READY;
 80083f2:	f880 403d 	strb.w	r4, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);  
 80083f6:	f880 103c 	strb.w	r1, [r0, #60]	; 0x3c
} 
 80083fa:	bcf0      	pop	{r4, r5, r6, r7}
 80083fc:	4608      	mov	r0, r1
 80083fe:	4770      	bx	lr
  switch (sSlaveConfig->InputTrigger)
 8008400:	2d40      	cmp	r5, #64	; 0x40
 8008402:	d1ec      	bne.n	80083de <HAL_TIM_SlaveConfigSynchronization+0x56>
      tmpccer = htim->Instance->CCER;
 8008404:	6a15      	ldr	r5, [r2, #32]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8008406:	6a14      	ldr	r4, [r2, #32]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8008408:	690e      	ldr	r6, [r1, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800840a:	f024 0401 	bic.w	r4, r4, #1
 800840e:	6214      	str	r4, [r2, #32]
      tmpccmr1 = htim->Instance->CCMR1;    
 8008410:	6993      	ldr	r3, [r2, #24]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008412:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8008416:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
      htim->Instance->CCMR1 = tmpccmr1;
 800841a:	6193      	str	r3, [r2, #24]
      htim->Instance->CCER = tmpccer;                               
 800841c:	6215      	str	r5, [r2, #32]
 800841e:	e7de      	b.n	80083de <HAL_TIM_SlaveConfigSynchronization+0x56>
  __HAL_LOCK(htim);
 8008420:	2302      	movs	r3, #2
} 
 8008422:	4618      	mov	r0, r3
 8008424:	4770      	bx	lr
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008426:	6a14      	ldr	r4, [r2, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008428:	688d      	ldr	r5, [r1, #8]
 800842a:	690e      	ldr	r6, [r1, #16]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800842c:	f024 0410 	bic.w	r4, r4, #16
 8008430:	6214      	str	r4, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008432:	6991      	ldr	r1, [r2, #24]
  tmpccer = TIMx->CCER;
 8008434:	6a13      	ldr	r3, [r2, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008436:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800843a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800843e:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  tmpccer |= (TIM_ICPolarity << 4U);
 8008442:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  TIMx->CCMR1 = tmpccmr1 ;
 8008446:	6191      	str	r1, [r2, #24]
  TIMx->CCER = tmpccer;
 8008448:	6213      	str	r3, [r2, #32]
 800844a:	e7c8      	b.n	80083de <HAL_TIM_SlaveConfigSynchronization+0x56>
  tmpccer = TIMx->CCER;
 800844c:	6a15      	ldr	r5, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800844e:	6a16      	ldr	r6, [r2, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008450:	688c      	ldr	r4, [r1, #8]
 8008452:	690f      	ldr	r7, [r1, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008454:	f026 0601 	bic.w	r6, r6, #1
 8008458:	6216      	str	r6, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;    
 800845a:	6993      	ldr	r3, [r2, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800845c:	f025 010a 	bic.w	r1, r5, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008460:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccer |= TIM_ICPolarity;
 8008464:	4321      	orrs	r1, r4
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008466:	ea43 1307 	orr.w	r3, r3, r7, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800846a:	6193      	str	r3, [r2, #24]
  TIMx->CCER = tmpccer;
 800846c:	6211      	str	r1, [r2, #32]
 800846e:	e7b6      	b.n	80083de <HAL_TIM_SlaveConfigSynchronization+0x56>

08008470 <TIM_OC1_SetConfig>:
{
 8008470:	b4f0      	push	{r4, r5, r6, r7}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008472:	6a04      	ldr	r4, [r0, #32]
  tmpccer |= OC_Config->OCPolarity;
 8008474:	688f      	ldr	r7, [r1, #8]
  tmpccmrx |= OC_Config->OCMode;
 8008476:	680e      	ldr	r6, [r1, #0]
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008478:	4d1c      	ldr	r5, [pc, #112]	; (80084ec <TIM_OC1_SetConfig+0x7c>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800847a:	f024 0401 	bic.w	r4, r4, #1
 800847e:	6204      	str	r4, [r0, #32]
  tmpccer = TIMx->CCER;
 8008480:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2; 
 8008482:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8008484:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008486:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
  tmpccer &= ~TIM_CCER_CC1P;
 800848a:	f023 0302 	bic.w	r3, r3, #2
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800848e:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008492:	42a8      	cmp	r0, r5
  tmpccer |= OC_Config->OCPolarity;
 8008494:	ea43 0307 	orr.w	r3, r3, r7
  tmpccmrx |= OC_Config->OCMode;
 8008498:	ea42 0206 	orr.w	r2, r2, r6
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800849c:	d013      	beq.n	80084c6 <TIM_OC1_SetConfig+0x56>
 800849e:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80084a2:	42a8      	cmp	r0, r5
 80084a4:	d00f      	beq.n	80084c6 <TIM_OC1_SetConfig+0x56>
 80084a6:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 80084aa:	42a8      	cmp	r0, r5
 80084ac:	d00b      	beq.n	80084c6 <TIM_OC1_SetConfig+0x56>
 80084ae:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80084b2:	42a8      	cmp	r0, r5
 80084b4:	d007      	beq.n	80084c6 <TIM_OC1_SetConfig+0x56>
 80084b6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80084ba:	42a8      	cmp	r0, r5
 80084bc:	d003      	beq.n	80084c6 <TIM_OC1_SetConfig+0x56>
 80084be:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80084c2:	42a8      	cmp	r0, r5
 80084c4:	d10b      	bne.n	80084de <TIM_OC1_SetConfig+0x6e>
    tmpccer |= OC_Config->OCNPolarity;
 80084c6:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 80084c8:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 80084cc:	432b      	orrs	r3, r5
    tmpcr2 |= OC_Config->OCNIdleState;
 80084ce:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80084d2:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 80084d6:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 80084d8:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 80084dc:	432c      	orrs	r4, r5
  TIMx->CCR1 = OC_Config->Pulse;
 80084de:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 80084e0:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 80084e2:	6182      	str	r2, [r0, #24]
} 
 80084e4:	bcf0      	pop	{r4, r5, r6, r7}
  TIMx->CCR1 = OC_Config->Pulse;
 80084e6:	6341      	str	r1, [r0, #52]	; 0x34
  TIMx->CCER = tmpccer;  
 80084e8:	6203      	str	r3, [r0, #32]
} 
 80084ea:	4770      	bx	lr
 80084ec:	40012c00 	.word	0x40012c00

080084f0 <TIM_OC2_SetConfig>:
{
 80084f0:	b4f0      	push	{r4, r5, r6, r7}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80084f2:	6a04      	ldr	r4, [r0, #32]
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80084f4:	688f      	ldr	r7, [r1, #8]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80084f6:	680e      	ldr	r6, [r1, #0]
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80084f8:	4d23      	ldr	r5, [pc, #140]	; (8008588 <TIM_OC2_SetConfig+0x98>)
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80084fa:	f024 0410 	bic.w	r4, r4, #16
 80084fe:	6204      	str	r4, [r0, #32]
  tmpccer = TIMx->CCER;
 8008500:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2; 
 8008502:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8008504:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008506:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
  tmpccer &= ~TIM_CCER_CC2P;
 800850a:	f023 0320 	bic.w	r3, r3, #32
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800850e:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008512:	42a8      	cmp	r0, r5
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008514:	ea43 1307 	orr.w	r3, r3, r7, lsl #4
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008518:	ea42 2206 	orr.w	r2, r2, r6, lsl #8
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800851c:	d017      	beq.n	800854e <TIM_OC2_SetConfig+0x5e>
 800851e:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8008522:	42a8      	cmp	r0, r5
 8008524:	d013      	beq.n	800854e <TIM_OC2_SetConfig+0x5e>
 8008526:	f505 55e0 	add.w	r5, r5, #7168	; 0x1c00
 800852a:	42a8      	cmp	r0, r5
 800852c:	d024      	beq.n	8008578 <TIM_OC2_SetConfig+0x88>
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800852e:	f5a5 5580 	sub.w	r5, r5, #4096	; 0x1000
 8008532:	42a8      	cmp	r0, r5
 8008534:	d012      	beq.n	800855c <TIM_OC2_SetConfig+0x6c>
 8008536:	4d15      	ldr	r5, [pc, #84]	; (800858c <TIM_OC2_SetConfig+0x9c>)
 8008538:	42a8      	cmp	r0, r5
 800853a:	d00f      	beq.n	800855c <TIM_OC2_SetConfig+0x6c>
 800853c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8008540:	42a8      	cmp	r0, r5
 8008542:	d00b      	beq.n	800855c <TIM_OC2_SetConfig+0x6c>
 8008544:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8008548:	42a8      	cmp	r0, r5
 800854a:	d10e      	bne.n	800856a <TIM_OC2_SetConfig+0x7a>
 800854c:	e006      	b.n	800855c <TIM_OC2_SetConfig+0x6c>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800854e:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8008550:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008554:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8008558:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800855c:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008560:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008564:	4335      	orrs	r5, r6
 8008566:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CCR2 = OC_Config->Pulse;
 800856a:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 800856c:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 800856e:	6182      	str	r2, [r0, #24]
}
 8008570:	bcf0      	pop	{r4, r5, r6, r7}
  TIMx->CCR2 = OC_Config->Pulse;
 8008572:	6381      	str	r1, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;  
 8008574:	6203      	str	r3, [r0, #32]
}
 8008576:	4770      	bx	lr
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008578:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 800857a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800857e:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8008582:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008586:	e7d6      	b.n	8008536 <TIM_OC2_SetConfig+0x46>
 8008588:	40012c00 	.word	0x40012c00
 800858c:	40014400 	.word	0x40014400

08008590 <TIM_OC3_SetConfig>:
{
 8008590:	b4f0      	push	{r4, r5, r6, r7}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008592:	6a04      	ldr	r4, [r0, #32]
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008594:	688f      	ldr	r7, [r1, #8]
  tmpccmrx |= OC_Config->OCMode;
 8008596:	680e      	ldr	r6, [r1, #0]
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008598:	4d23      	ldr	r5, [pc, #140]	; (8008628 <TIM_OC3_SetConfig+0x98>)
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800859a:	f424 7480 	bic.w	r4, r4, #256	; 0x100
 800859e:	6204      	str	r4, [r0, #32]
  tmpccer = TIMx->CCER;
 80085a0:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2; 
 80085a2:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 80085a4:	69c2      	ldr	r2, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 80085a6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
  tmpccer &= ~TIM_CCER_CC3P;
 80085aa:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 80085ae:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80085b2:	42a8      	cmp	r0, r5
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80085b4:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
  tmpccmrx |= OC_Config->OCMode;
 80085b8:	ea42 0206 	orr.w	r2, r2, r6
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80085bc:	d017      	beq.n	80085ee <TIM_OC3_SetConfig+0x5e>
 80085be:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80085c2:	42a8      	cmp	r0, r5
 80085c4:	d013      	beq.n	80085ee <TIM_OC3_SetConfig+0x5e>
 80085c6:	f505 55e0 	add.w	r5, r5, #7168	; 0x1c00
 80085ca:	42a8      	cmp	r0, r5
 80085cc:	d024      	beq.n	8008618 <TIM_OC3_SetConfig+0x88>
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80085ce:	f5a5 5580 	sub.w	r5, r5, #4096	; 0x1000
 80085d2:	42a8      	cmp	r0, r5
 80085d4:	d012      	beq.n	80085fc <TIM_OC3_SetConfig+0x6c>
 80085d6:	4d15      	ldr	r5, [pc, #84]	; (800862c <TIM_OC3_SetConfig+0x9c>)
 80085d8:	42a8      	cmp	r0, r5
 80085da:	d00f      	beq.n	80085fc <TIM_OC3_SetConfig+0x6c>
 80085dc:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80085e0:	42a8      	cmp	r0, r5
 80085e2:	d00b      	beq.n	80085fc <TIM_OC3_SetConfig+0x6c>
 80085e4:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80085e8:	42a8      	cmp	r0, r5
 80085ea:	d10e      	bne.n	800860a <TIM_OC3_SetConfig+0x7a>
 80085ec:	e006      	b.n	80085fc <TIM_OC3_SetConfig+0x6c>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80085ee:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 80085f0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80085f4:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 80085f8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80085fc:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008600:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008604:	4335      	orrs	r5, r6
 8008606:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  TIMx->CCR3 = OC_Config->Pulse;
 800860a:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 800860c:	6044      	str	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 800860e:	61c2      	str	r2, [r0, #28]
}
 8008610:	bcf0      	pop	{r4, r5, r6, r7}
  TIMx->CCR3 = OC_Config->Pulse;
 8008612:	63c1      	str	r1, [r0, #60]	; 0x3c
  TIMx->CCER = tmpccer;  
 8008614:	6203      	str	r3, [r0, #32]
}
 8008616:	4770      	bx	lr
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008618:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 800861a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800861e:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 8008622:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008626:	e7d6      	b.n	80085d6 <TIM_OC3_SetConfig+0x46>
 8008628:	40012c00 	.word	0x40012c00
 800862c:	40014400 	.word	0x40014400

08008630 <TIM_OC4_SetConfig>:
{
 8008630:	b4f0      	push	{r4, r5, r6, r7}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008632:	6a04      	ldr	r4, [r0, #32]
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008634:	688f      	ldr	r7, [r1, #8]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008636:	680e      	ldr	r6, [r1, #0]
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8008638:	4d19      	ldr	r5, [pc, #100]	; (80086a0 <TIM_OC4_SetConfig+0x70>)
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800863a:	f424 5480 	bic.w	r4, r4, #4096	; 0x1000
 800863e:	6204      	str	r4, [r0, #32]
  tmpccer = TIMx->CCER;
 8008640:	6a02      	ldr	r2, [r0, #32]
  tmpcr2 =  TIMx->CR2; 
 8008642:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 8008644:	69c3      	ldr	r3, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008646:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
  tmpccer &= ~TIM_CCER_CC4P;
 800864a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800864e:	f423 43e6 	bic.w	r3, r3, #29440	; 0x7300
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8008652:	42a8      	cmp	r0, r5
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008654:	ea42 3207 	orr.w	r2, r2, r7, lsl #12
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008658:	ea43 2306 	orr.w	r3, r3, r6, lsl #8
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800865c:	d013      	beq.n	8008686 <TIM_OC4_SetConfig+0x56>
 800865e:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8008662:	42a8      	cmp	r0, r5
 8008664:	d00f      	beq.n	8008686 <TIM_OC4_SetConfig+0x56>
 8008666:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 800866a:	42a8      	cmp	r0, r5
 800866c:	d00b      	beq.n	8008686 <TIM_OC4_SetConfig+0x56>
 800866e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8008672:	42a8      	cmp	r0, r5
 8008674:	d007      	beq.n	8008686 <TIM_OC4_SetConfig+0x56>
 8008676:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800867a:	42a8      	cmp	r0, r5
 800867c:	d003      	beq.n	8008686 <TIM_OC4_SetConfig+0x56>
 800867e:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8008682:	42a8      	cmp	r0, r5
 8008684:	d104      	bne.n	8008690 <TIM_OC4_SetConfig+0x60>
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008686:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008688:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800868c:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  TIMx->CCR4 = OC_Config->Pulse;
 8008690:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8008692:	6044      	str	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 8008694:	61c3      	str	r3, [r0, #28]
}
 8008696:	bcf0      	pop	{r4, r5, r6, r7}
  TIMx->CCR4 = OC_Config->Pulse;
 8008698:	6401      	str	r1, [r0, #64]	; 0x40
  TIMx->CCER = tmpccer;  
 800869a:	6202      	str	r2, [r0, #32]
}
 800869c:	4770      	bx	lr
 800869e:	bf00      	nop
 80086a0:	40012c00 	.word	0x40012c00

080086a4 <TIM_CCxChannelCmd>:
  TIMx->CCER &= ~tmp;
 80086a4:	6a03      	ldr	r3, [r0, #32]
{
 80086a6:	b410      	push	{r4}
  tmp = TIM_CCER_CC1E << Channel;
 80086a8:	2401      	movs	r4, #1
 80086aa:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 80086ac:	ea23 0304 	bic.w	r3, r3, r4
 80086b0:	6203      	str	r3, [r0, #32]
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 80086b2:	6a03      	ldr	r3, [r0, #32]
}
 80086b4:	f85d 4b04 	ldr.w	r4, [sp], #4
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 80086b8:	408a      	lsls	r2, r1
 80086ba:	431a      	orrs	r2, r3
 80086bc:	6202      	str	r2, [r0, #32]
}
 80086be:	4770      	bx	lr

080086c0 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef* sConfig,
                                           uint32_t Channel)
{  
 80086c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_TIM_CHANNELS(Channel)); 
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  
  /* Check input state */
  __HAL_LOCK(htim); 
 80086c2:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80086c6:	2b01      	cmp	r3, #1
 80086c8:	f000 80b8 	beq.w	800883c <HAL_TIM_OC_ConfigChannel+0x17c>
 80086cc:	4604      	mov	r4, r0
  
  htim->State = HAL_TIM_STATE_BUSY;
 80086ce:	2302      	movs	r3, #2
  __HAL_LOCK(htim); 
 80086d0:	2001      	movs	r0, #1
 80086d2:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 80086d6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  
  switch (Channel)
 80086da:	2a14      	cmp	r2, #20
 80086dc:	d842      	bhi.n	8008764 <HAL_TIM_OC_ConfigChannel+0xa4>
 80086de:	e8df f002 	tbb	[pc, r2]
 80086e2:	4148      	.short	0x4148
 80086e4:	41524141 	.word	0x41524141
 80086e8:	415c4141 	.word	0x415c4141
 80086ec:	41664141 	.word	0x41664141
 80086f0:	41704141 	.word	0x41704141
 80086f4:	4141      	.short	0x4141
 80086f6:	0b          	.byte	0x0b
 80086f7:	00          	.byte	0x00
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance)); 
      
       /* Configure the TIM Channel 6 in Output Compare */
       TIM_OC6_SetConfig(htim->Instance, sConfig);
 80086f8:	6823      	ldr	r3, [r4, #0]
  tmpccmrx |= (OC_Config->OCMode << 8U);
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80086fa:	f8d1 c008 	ldr.w	ip, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80086fe:	6a1d      	ldr	r5, [r3, #32]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008700:	680f      	ldr	r7, [r1, #0]

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8008702:	4e4f      	ldr	r6, [pc, #316]	; (8008840 <HAL_TIM_OC_ConfigChannel+0x180>)
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8008704:	f425 1580 	bic.w	r5, r5, #1048576	; 0x100000
 8008708:	621d      	str	r5, [r3, #32]
  tmpccer = TIMx->CCER;
 800870a:	6a18      	ldr	r0, [r3, #32]
  tmpcr2 =  TIMx->CR2; 
 800870c:	685d      	ldr	r5, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 800870e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8008710:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8008714:	f420 1000 	bic.w	r0, r0, #2097152	; 0x200000
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8008718:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800871c:	42b3      	cmp	r3, r6
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800871e:	ea40 500c 	orr.w	r0, r0, ip, lsl #20
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008722:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8008726:	d013      	beq.n	8008750 <HAL_TIM_OC_ConfigChannel+0x90>
 8008728:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 800872c:	42b3      	cmp	r3, r6
 800872e:	d00f      	beq.n	8008750 <HAL_TIM_OC_ConfigChannel+0x90>
 8008730:	f506 6640 	add.w	r6, r6, #3072	; 0xc00
 8008734:	42b3      	cmp	r3, r6
 8008736:	d00b      	beq.n	8008750 <HAL_TIM_OC_ConfigChannel+0x90>
 8008738:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800873c:	42b3      	cmp	r3, r6
 800873e:	d007      	beq.n	8008750 <HAL_TIM_OC_ConfigChannel+0x90>
 8008740:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8008744:	42b3      	cmp	r3, r6
 8008746:	d003      	beq.n	8008750 <HAL_TIM_OC_ConfigChannel+0x90>
 8008748:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 800874c:	42b3      	cmp	r3, r6
 800874e:	d104      	bne.n	800875a <HAL_TIM_OC_ConfigChannel+0x9a>
  {   
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8008750:	694e      	ldr	r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS6;
 8008752:	f425 2580 	bic.w	r5, r5, #262144	; 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8008756:	ea45 2586 	orr.w	r5, r5, r6, lsl #10
  
  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800875a:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 800875c:	605d      	str	r5, [r3, #4]
  TIMx->CCMR3 = tmpccmrx;
 800875e:	655a      	str	r2, [r3, #84]	; 0x54
  TIMx->CCR6 = OC_Config->Pulse;
 8008760:	65d9      	str	r1, [r3, #92]	; 0x5c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8008762:	6218      	str	r0, [r3, #32]
  htim->State = HAL_TIM_STATE_READY;
 8008764:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim); 
 8008766:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8008768:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim); 
 800876c:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8008770:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008772:	6820      	ldr	r0, [r4, #0]
 8008774:	f7ff fe7c 	bl	8008470 <TIM_OC1_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8008778:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim); 
 800877a:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800877c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim); 
 8008780:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
 8008784:	e7f4      	b.n	8008770 <HAL_TIM_OC_ConfigChannel+0xb0>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008786:	6820      	ldr	r0, [r4, #0]
 8008788:	f7ff feb2 	bl	80084f0 <TIM_OC2_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 800878c:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim); 
 800878e:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8008790:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim); 
 8008794:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
 8008798:	e7ea      	b.n	8008770 <HAL_TIM_OC_ConfigChannel+0xb0>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800879a:	6820      	ldr	r0, [r4, #0]
 800879c:	f7ff fef8 	bl	8008590 <TIM_OC3_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 80087a0:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim); 
 80087a2:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80087a4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim); 
 80087a8:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
 80087ac:	e7e0      	b.n	8008770 <HAL_TIM_OC_ConfigChannel+0xb0>
       TIM_OC4_SetConfig(htim->Instance, sConfig);
 80087ae:	6820      	ldr	r0, [r4, #0]
 80087b0:	f7ff ff3e 	bl	8008630 <TIM_OC4_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 80087b4:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim); 
 80087b6:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80087b8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim); 
 80087bc:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
 80087c0:	e7d6      	b.n	8008770 <HAL_TIM_OC_ConfigChannel+0xb0>
       TIM_OC5_SetConfig(htim->Instance, sConfig);
 80087c2:	6823      	ldr	r3, [r4, #0]
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80087c4:	f8d1 c008 	ldr.w	ip, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80087c8:	6a1d      	ldr	r5, [r3, #32]
  tmpccmrx |= OC_Config->OCMode;
 80087ca:	680f      	ldr	r7, [r1, #0]
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80087cc:	4e1c      	ldr	r6, [pc, #112]	; (8008840 <HAL_TIM_OC_ConfigChannel+0x180>)
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80087ce:	f425 3580 	bic.w	r5, r5, #65536	; 0x10000
 80087d2:	621d      	str	r5, [r3, #32]
  tmpccer = TIMx->CCER;
 80087d4:	6a18      	ldr	r0, [r3, #32]
  tmpcr2 =  TIMx->CR2; 
 80087d6:	685d      	ldr	r5, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 80087d8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80087da:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
  tmpccer &= ~TIM_CCER_CC5P;
 80087de:	f420 3000 	bic.w	r0, r0, #131072	; 0x20000
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80087e2:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80087e6:	42b3      	cmp	r3, r6
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80087e8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
  tmpccmrx |= OC_Config->OCMode;
 80087ec:	ea42 0207 	orr.w	r2, r2, r7
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80087f0:	d013      	beq.n	800881a <HAL_TIM_OC_ConfigChannel+0x15a>
 80087f2:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 80087f6:	42b3      	cmp	r3, r6
 80087f8:	d00f      	beq.n	800881a <HAL_TIM_OC_ConfigChannel+0x15a>
 80087fa:	f506 6640 	add.w	r6, r6, #3072	; 0xc00
 80087fe:	42b3      	cmp	r3, r6
 8008800:	d00b      	beq.n	800881a <HAL_TIM_OC_ConfigChannel+0x15a>
 8008802:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8008806:	42b3      	cmp	r3, r6
 8008808:	d007      	beq.n	800881a <HAL_TIM_OC_ConfigChannel+0x15a>
 800880a:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800880e:	42b3      	cmp	r3, r6
 8008810:	d003      	beq.n	800881a <HAL_TIM_OC_ConfigChannel+0x15a>
 8008812:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8008816:	42b3      	cmp	r3, r6
 8008818:	d104      	bne.n	8008824 <HAL_TIM_OC_ConfigChannel+0x164>
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800881a:	694e      	ldr	r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS5;
 800881c:	f425 3580 	bic.w	r5, r5, #65536	; 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8008820:	ea45 2506 	orr.w	r5, r5, r6, lsl #8
  TIMx->CCR5 = OC_Config->Pulse;
 8008824:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8008826:	605d      	str	r5, [r3, #4]
  TIMx->CCMR3 = tmpccmrx;
 8008828:	655a      	str	r2, [r3, #84]	; 0x54
  TIMx->CCR5 = OC_Config->Pulse;
 800882a:	6599      	str	r1, [r3, #88]	; 0x58
  TIMx->CCER = tmpccer;  
 800882c:	6218      	str	r0, [r3, #32]
  htim->State = HAL_TIM_STATE_READY;
 800882e:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim); 
 8008830:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8008832:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim); 
 8008836:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
 800883a:	e799      	b.n	8008770 <HAL_TIM_OC_ConfigChannel+0xb0>
  __HAL_LOCK(htim); 
 800883c:	2002      	movs	r0, #2
}
 800883e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008840:	40012c00 	.word	0x40012c00

08008844 <HAL_TIM_PWM_ConfigChannel>:
{
 8008844:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8008846:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800884a:	2b01      	cmp	r3, #1
 800884c:	f000 810c 	beq.w	8008a68 <HAL_TIM_PWM_ConfigChannel+0x224>
 8008850:	460d      	mov	r5, r1
  htim->State = HAL_TIM_STATE_BUSY;
 8008852:	2302      	movs	r3, #2
  __HAL_LOCK(htim);
 8008854:	2101      	movs	r1, #1
 8008856:	4604      	mov	r4, r0
 8008858:	f880 103c 	strb.w	r1, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 800885c:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  switch (Channel)
 8008860:	2a14      	cmp	r2, #20
 8008862:	d84f      	bhi.n	8008904 <HAL_TIM_PWM_ConfigChannel+0xc0>
 8008864:	e8df f002 	tbb	[pc, r2]
 8008868:	4e4e4e55 	.word	0x4e4e4e55
 800886c:	4e4e4e6d 	.word	0x4e4e4e6d
 8008870:	4e4e4e86 	.word	0x4e4e4e86
 8008874:	4e4e4e9e 	.word	0x4e4e4e9e
 8008878:	4e4e4eb7 	.word	0x4e4e4eb7
 800887c:	0b          	.byte	0x0b
 800887d:	00          	.byte	0x00
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800887e:	6803      	ldr	r3, [r0, #0]
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8008880:	f8d5 c008 	ldr.w	ip, [r5, #8]
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8008884:	6a18      	ldr	r0, [r3, #32]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008886:	682f      	ldr	r7, [r5, #0]
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8008888:	4e78      	ldr	r6, [pc, #480]	; (8008a6c <HAL_TIM_PWM_ConfigChannel+0x228>)
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800888a:	f420 1080 	bic.w	r0, r0, #1048576	; 0x100000
 800888e:	6218      	str	r0, [r3, #32]
  tmpccer = TIMx->CCER;
 8008890:	6a19      	ldr	r1, [r3, #32]
  tmpcr2 =  TIMx->CR2; 
 8008892:	6858      	ldr	r0, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 8008894:	6d5a      	ldr	r2, [r3, #84]	; 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8008896:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800889a:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800889e:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80088a2:	42b3      	cmp	r3, r6
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80088a4:	ea41 510c 	orr.w	r1, r1, ip, lsl #20
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80088a8:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80088ac:	d013      	beq.n	80088d6 <HAL_TIM_PWM_ConfigChannel+0x92>
 80088ae:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 80088b2:	42b3      	cmp	r3, r6
 80088b4:	d00f      	beq.n	80088d6 <HAL_TIM_PWM_ConfigChannel+0x92>
 80088b6:	f506 6640 	add.w	r6, r6, #3072	; 0xc00
 80088ba:	42b3      	cmp	r3, r6
 80088bc:	d00b      	beq.n	80088d6 <HAL_TIM_PWM_ConfigChannel+0x92>
 80088be:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80088c2:	42b3      	cmp	r3, r6
 80088c4:	d007      	beq.n	80088d6 <HAL_TIM_PWM_ConfigChannel+0x92>
 80088c6:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80088ca:	42b3      	cmp	r3, r6
 80088cc:	d003      	beq.n	80088d6 <HAL_TIM_PWM_ConfigChannel+0x92>
 80088ce:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 80088d2:	42b3      	cmp	r3, r6
 80088d4:	d104      	bne.n	80088e0 <HAL_TIM_PWM_ConfigChannel+0x9c>
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80088d6:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS6;
 80088d8:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80088dc:	ea40 2086 	orr.w	r0, r0, r6, lsl #10
  TIMx->CCR6 = OC_Config->Pulse;
 80088e0:	686e      	ldr	r6, [r5, #4]
  TIMx->CR2 = tmpcr2;
 80088e2:	6058      	str	r0, [r3, #4]
  TIMx->CCMR3 = tmpccmrx;
 80088e4:	655a      	str	r2, [r3, #84]	; 0x54
  TIMx->CCR6 = OC_Config->Pulse;
 80088e6:	65de      	str	r6, [r3, #92]	; 0x5c
  TIMx->CCER = tmpccer;  
 80088e8:	6219      	str	r1, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80088ea:	6d59      	ldr	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;  
 80088ec:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80088ee:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 80088f2:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80088f4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80088f6:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 80088fa:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;  
 80088fc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80088fe:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8008902:	655a      	str	r2, [r3, #84]	; 0x54
  htim->State = HAL_TIM_STATE_READY;
 8008904:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8008906:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8008908:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800890c:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8008910:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008912:	4629      	mov	r1, r5
 8008914:	6800      	ldr	r0, [r0, #0]
 8008916:	f7ff fdab 	bl	8008470 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800891a:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800891c:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800891e:	6999      	ldr	r1, [r3, #24]
 8008920:	f041 0108 	orr.w	r1, r1, #8
 8008924:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008926:	6999      	ldr	r1, [r3, #24]
 8008928:	f021 0104 	bic.w	r1, r1, #4
 800892c:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800892e:	699a      	ldr	r2, [r3, #24]
 8008930:	4302      	orrs	r2, r0
 8008932:	619a      	str	r2, [r3, #24]
  __HAL_UNLOCK(htim);
 8008934:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8008936:	2301      	movs	r3, #1
 8008938:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800893c:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
 8008940:	e7e6      	b.n	8008910 <HAL_TIM_PWM_ConfigChannel+0xcc>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008942:	4629      	mov	r1, r5
 8008944:	6800      	ldr	r0, [r0, #0]
 8008946:	f7ff fdd3 	bl	80084f0 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800894a:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800894c:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800894e:	6999      	ldr	r1, [r3, #24]
 8008950:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 8008954:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008956:	6999      	ldr	r1, [r3, #24]
 8008958:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 800895c:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800895e:	699a      	ldr	r2, [r3, #24]
 8008960:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8008964:	619a      	str	r2, [r3, #24]
  __HAL_UNLOCK(htim);
 8008966:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8008968:	2301      	movs	r3, #1
 800896a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800896e:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
 8008972:	e7cd      	b.n	8008910 <HAL_TIM_PWM_ConfigChannel+0xcc>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008974:	4629      	mov	r1, r5
 8008976:	6800      	ldr	r0, [r0, #0]
 8008978:	f7ff fe0a 	bl	8008590 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800897c:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 800897e:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008980:	69d9      	ldr	r1, [r3, #28]
 8008982:	f041 0108 	orr.w	r1, r1, #8
 8008986:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008988:	69d9      	ldr	r1, [r3, #28]
 800898a:	f021 0104 	bic.w	r1, r1, #4
 800898e:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 8008990:	69da      	ldr	r2, [r3, #28]
 8008992:	4302      	orrs	r2, r0
 8008994:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(htim);
 8008996:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8008998:	2301      	movs	r3, #1
 800899a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800899e:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
 80089a2:	e7b5      	b.n	8008910 <HAL_TIM_PWM_ConfigChannel+0xcc>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80089a4:	4629      	mov	r1, r5
 80089a6:	6800      	ldr	r0, [r0, #0]
 80089a8:	f7ff fe42 	bl	8008630 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80089ac:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 80089ae:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80089b0:	69d9      	ldr	r1, [r3, #28]
 80089b2:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 80089b6:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80089b8:	69d9      	ldr	r1, [r3, #28]
 80089ba:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 80089be:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 80089c0:	69da      	ldr	r2, [r3, #28]
 80089c2:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 80089c6:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(htim);
 80089c8:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80089ca:	2301      	movs	r3, #1
 80089cc:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80089d0:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
 80089d4:	e79c      	b.n	8008910 <HAL_TIM_PWM_ConfigChannel+0xcc>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80089d6:	6803      	ldr	r3, [r0, #0]
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80089d8:	f8d5 c008 	ldr.w	ip, [r5, #8]
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80089dc:	6a18      	ldr	r0, [r3, #32]
  tmpccmrx |= OC_Config->OCMode;
 80089de:	682f      	ldr	r7, [r5, #0]
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80089e0:	4e22      	ldr	r6, [pc, #136]	; (8008a6c <HAL_TIM_PWM_ConfigChannel+0x228>)
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80089e2:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
 80089e6:	6218      	str	r0, [r3, #32]
  tmpccer = TIMx->CCER;
 80089e8:	6a19      	ldr	r1, [r3, #32]
  tmpcr2 =  TIMx->CR2; 
 80089ea:	6858      	ldr	r0, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 80089ec:	6d5a      	ldr	r2, [r3, #84]	; 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80089ee:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
  tmpccer &= ~TIM_CCER_CC5P;
 80089f2:	f421 3100 	bic.w	r1, r1, #131072	; 0x20000
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80089f6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80089fa:	42b3      	cmp	r3, r6
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80089fc:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
  tmpccmrx |= OC_Config->OCMode;
 8008a00:	ea42 0207 	orr.w	r2, r2, r7
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8008a04:	d013      	beq.n	8008a2e <HAL_TIM_PWM_ConfigChannel+0x1ea>
 8008a06:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8008a0a:	42b3      	cmp	r3, r6
 8008a0c:	d00f      	beq.n	8008a2e <HAL_TIM_PWM_ConfigChannel+0x1ea>
 8008a0e:	f506 6640 	add.w	r6, r6, #3072	; 0xc00
 8008a12:	42b3      	cmp	r3, r6
 8008a14:	d00b      	beq.n	8008a2e <HAL_TIM_PWM_ConfigChannel+0x1ea>
 8008a16:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8008a1a:	42b3      	cmp	r3, r6
 8008a1c:	d007      	beq.n	8008a2e <HAL_TIM_PWM_ConfigChannel+0x1ea>
 8008a1e:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8008a22:	42b3      	cmp	r3, r6
 8008a24:	d003      	beq.n	8008a2e <HAL_TIM_PWM_ConfigChannel+0x1ea>
 8008a26:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8008a2a:	42b3      	cmp	r3, r6
 8008a2c:	d104      	bne.n	8008a38 <HAL_TIM_PWM_ConfigChannel+0x1f4>
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8008a2e:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS5;
 8008a30:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8008a34:	ea40 2006 	orr.w	r0, r0, r6, lsl #8
  TIMx->CCR5 = OC_Config->Pulse;
 8008a38:	686e      	ldr	r6, [r5, #4]
  TIMx->CR2 = tmpcr2;
 8008a3a:	6058      	str	r0, [r3, #4]
  TIMx->CCMR3 = tmpccmrx;
 8008a3c:	655a      	str	r2, [r3, #84]	; 0x54
  TIMx->CCR5 = OC_Config->Pulse;
 8008a3e:	659e      	str	r6, [r3, #88]	; 0x58
  TIMx->CCER = tmpccer;  
 8008a40:	6219      	str	r1, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008a42:	6d59      	ldr	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;  
 8008a44:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008a46:	f041 0108 	orr.w	r1, r1, #8
 8008a4a:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8008a4c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8008a4e:	f021 0104 	bic.w	r1, r1, #4
 8008a52:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;  
 8008a54:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008a56:	4302      	orrs	r2, r0
 8008a58:	655a      	str	r2, [r3, #84]	; 0x54
  __HAL_UNLOCK(htim);
 8008a5a:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8008a5c:	2301      	movs	r3, #1
 8008a5e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8008a62:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
 8008a66:	e753      	b.n	8008910 <HAL_TIM_PWM_ConfigChannel+0xcc>
  __HAL_LOCK(htim);
 8008a68:	2002      	movs	r0, #2
}
 8008a6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008a6c:	40012c00 	.word	0x40012c00

08008a70 <HAL_TIMEx_MasterConfigSynchronization>:
  __HAL_LOCK(htim);
 8008a70:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8008a74:	2b01      	cmp	r3, #1
 8008a76:	d022      	beq.n	8008abe <HAL_TIMEx_MasterConfigSynchronization+0x4e>
  tmpcr2 = htim->Instance->CR2;
 8008a78:	6802      	ldr	r2, [r0, #0]
{
 8008a7a:	b470      	push	{r4, r5, r6}
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008a7c:	4d11      	ldr	r5, [pc, #68]	; (8008ac4 <HAL_TIMEx_MasterConfigSynchronization+0x54>)
  tmpcr2 = htim->Instance->CR2;
 8008a7e:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 8008a80:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008a82:	42aa      	cmp	r2, r5
 8008a84:	d007      	beq.n	8008a96 <HAL_TIMEx_MasterConfigSynchronization+0x26>
 8008a86:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8008a8a:	42aa      	cmp	r2, r5
 8008a8c:	d003      	beq.n	8008a96 <HAL_TIMEx_MasterConfigSynchronization+0x26>
 8008a8e:	f505 55e0 	add.w	r5, r5, #7168	; 0x1c00
 8008a92:	42aa      	cmp	r2, r5
 8008a94:	d103      	bne.n	8008a9e <HAL_TIMEx_MasterConfigSynchronization+0x2e>
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008a96:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008a98:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008a9c:	432b      	orrs	r3, r5
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008a9e:	680e      	ldr	r6, [r1, #0]
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008aa0:	688d      	ldr	r5, [r1, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 8008aa2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr &= ~TIM_SMCR_MSM;
 8008aa6:	f024 0180 	bic.w	r1, r4, #128	; 0x80
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008aaa:	4333      	orrs	r3, r6
  __HAL_UNLOCK(htim);
 8008aac:	2400      	movs	r4, #0
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008aae:	4329      	orrs	r1, r5
  htim->Instance->CR2 = tmpcr2;
 8008ab0:	6053      	str	r3, [r2, #4]
  htim->Instance->SMCR = tmpsmcr;
 8008ab2:	6091      	str	r1, [r2, #8]
  __HAL_UNLOCK(htim);
 8008ab4:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
} 
 8008ab8:	4620      	mov	r0, r4
 8008aba:	bc70      	pop	{r4, r5, r6}
 8008abc:	4770      	bx	lr
  __HAL_LOCK(htim);
 8008abe:	2302      	movs	r3, #2
} 
 8008ac0:	4618      	mov	r0, r3
 8008ac2:	4770      	bx	lr
 8008ac4:	40012c00 	.word	0x40012c00

08008ac8 <HAL_TIMEx_ConfigBreakDeadTime>:
  __HAL_LOCK(htim);
 8008ac8:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8008acc:	2b01      	cmp	r3, #1
 8008ace:	d03f      	beq.n	8008b50 <HAL_TIMEx_ConfigBreakDeadTime+0x88>
{
 8008ad0:	b430      	push	{r4, r5}
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008ad2:	e9d1 5302 	ldrd	r5, r3, [r1, #8]
 8008ad6:	4602      	mov	r2, r0
 8008ad8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008adc:	e9d1 0400 	ldrd	r0, r4, [r1]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008ae0:	432b      	orrs	r3, r5
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008ae2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008ae6:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008ae8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008aec:	e9d1 5404 	ldrd	r5, r4, [r1, #16]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008af0:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008af2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008af6:	432b      	orrs	r3, r5
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008af8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008afc:	6a88      	ldr	r0, [r1, #40]	; 0x28
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << BDTR_BKF_SHIFT));
 8008afe:	698d      	ldr	r5, [r1, #24]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008b00:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008b02:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8008b06:	4303      	orrs	r3, r0
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8008b08:	4c12      	ldr	r4, [pc, #72]	; (8008b54 <HAL_TIMEx_ConfigBreakDeadTime+0x8c>)
 8008b0a:	6810      	ldr	r0, [r2, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << BDTR_BKF_SHIFT));
 8008b0c:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8008b10:	42a0      	cmp	r0, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << BDTR_BKF_SHIFT));
 8008b12:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8008b16:	d007      	beq.n	8008b28 <HAL_TIMEx_ConfigBreakDeadTime+0x60>
 8008b18:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 8008b1c:	42a0      	cmp	r0, r4
 8008b1e:	d003      	beq.n	8008b28 <HAL_TIMEx_ConfigBreakDeadTime+0x60>
 8008b20:	f504 54e0 	add.w	r4, r4, #7168	; 0x1c00
 8008b24:	42a0      	cmp	r0, r4
 8008b26:	d10c      	bne.n	8008b42 <HAL_TIMEx_ConfigBreakDeadTime+0x7a>
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << BDTR_BK2F_SHIFT));
 8008b28:	6a4d      	ldr	r5, [r1, #36]	; 0x24
 8008b2a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8008b2e:	e9d1 4107 	ldrd	r4, r1, [r1, #28]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << BDTR_BK2F_SHIFT));
 8008b32:	ea43 5305 	orr.w	r3, r3, r5, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8008b36:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008b3a:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8008b3c:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8008b40:	430b      	orrs	r3, r1
  __HAL_UNLOCK(htim);
 8008b42:	2100      	movs	r1, #0
  htim->Instance->BDTR = tmpbdtr;
 8008b44:	6443      	str	r3, [r0, #68]	; 0x44
}
 8008b46:	bc30      	pop	{r4, r5}
  return HAL_OK;
 8008b48:	4608      	mov	r0, r1
  __HAL_UNLOCK(htim);
 8008b4a:	f882 103c 	strb.w	r1, [r2, #60]	; 0x3c
}
 8008b4e:	4770      	bx	lr
  __HAL_LOCK(htim);
 8008b50:	2002      	movs	r0, #2
}
 8008b52:	4770      	bx	lr
 8008b54:	40012c00 	.word	0x40012c00

08008b58 <HAL_UART_Transmit>:
  * @param Size: Amount of data to be sent.
  * @param Timeout: Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008b58:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008b5a:	460f      	mov	r7, r1
  uint16_t* tmp;
  uint32_t tickstart = 0U;

  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8008b5c:	f890 1069 	ldrb.w	r1, [r0, #105]	; 0x69
 8008b60:	2920      	cmp	r1, #32
{
 8008b62:	b083      	sub	sp, #12
  if(huart->gState == HAL_UART_STATE_READY)
 8008b64:	d130      	bne.n	8008bc8 <HAL_UART_Transmit+0x70>
  {
    if((pData == NULL ) || (Size == 0U))
 8008b66:	b397      	cbz	r7, 8008bce <HAL_UART_Transmit+0x76>
 8008b68:	9201      	str	r2, [sp, #4]
 8008b6a:	b382      	cbz	r2, 8008bce <HAL_UART_Transmit+0x76>
 8008b6c:	461d      	mov	r5, r3
    {
      return  HAL_ERROR;
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008b6e:	f890 3068 	ldrb.w	r3, [r0, #104]	; 0x68
 8008b72:	2b01      	cmp	r3, #1
 8008b74:	4604      	mov	r4, r0
 8008b76:	d027      	beq.n	8008bc8 <HAL_UART_Transmit+0x70>

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008b78:	2300      	movs	r3, #0
 8008b7a:	66c3      	str	r3, [r0, #108]	; 0x6c
    __HAL_LOCK(huart);
 8008b7c:	2101      	movs	r1, #1
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008b7e:	2321      	movs	r3, #33	; 0x21
    __HAL_LOCK(huart);
 8008b80:	f880 1068 	strb.w	r1, [r0, #104]	; 0x68
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008b84:	f880 3069 	strb.w	r3, [r0, #105]	; 0x69

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8008b88:	f7fc fb1a 	bl	80051c0 <HAL_GetTick>

    huart->TxXferSize = Size;
 8008b8c:	9a01      	ldr	r2, [sp, #4]
 8008b8e:	f8a4 2050 	strh.w	r2, [r4, #80]	; 0x50
    tickstart = HAL_GetTick();
 8008b92:	4606      	mov	r6, r0
 8008b94:	6820      	ldr	r0, [r4, #0]
    huart->TxXferCount = Size;
 8008b96:	f8a4 2052 	strh.w	r2, [r4, #82]	; 0x52
    while(huart->TxXferCount > 0U)
 8008b9a:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
 8008b9e:	b29b      	uxth	r3, r3
 8008ba0:	b313      	cbz	r3, 8008be8 <HAL_UART_Transmit+0x90>
    {
      huart->TxXferCount--;
 8008ba2:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
 8008ba6:	3a01      	subs	r2, #1
 8008ba8:	b292      	uxth	r2, r2
 8008baa:	f8a4 2052 	strh.w	r2, [r4, #82]	; 0x52
 8008bae:	1c69      	adds	r1, r5, #1
 8008bb0:	d126      	bne.n	8008c00 <HAL_UART_Transmit+0xa8>
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008bb2:	69c2      	ldr	r2, [r0, #28]
 8008bb4:	0612      	lsls	r2, r2, #24
 8008bb6:	d5fc      	bpl.n	8008bb2 <HAL_UART_Transmit+0x5a>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008bb8:	68a3      	ldr	r3, [r4, #8]
 8008bba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008bbe:	d03b      	beq.n	8008c38 <HAL_UART_Transmit+0xe0>
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 8008bc0:	783b      	ldrb	r3, [r7, #0]
 8008bc2:	8503      	strh	r3, [r0, #40]	; 0x28
 8008bc4:	3701      	adds	r7, #1
 8008bc6:	e7e8      	b.n	8008b9a <HAL_UART_Transmit+0x42>
    return HAL_BUSY;
 8008bc8:	2002      	movs	r0, #2
}
 8008bca:	b003      	add	sp, #12
 8008bcc:	bdf0      	pop	{r4, r5, r6, r7, pc}
      return  HAL_ERROR;
 8008bce:	2001      	movs	r0, #1
}
 8008bd0:	b003      	add	sp, #12
 8008bd2:	bdf0      	pop	{r4, r5, r6, r7, pc}
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008bd4:	69c3      	ldr	r3, [r0, #28]
 8008bd6:	065b      	lsls	r3, r3, #25
 8008bd8:	d40b      	bmi.n	8008bf2 <HAL_UART_Transmit+0x9a>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8008bda:	b1dd      	cbz	r5, 8008c14 <HAL_UART_Transmit+0xbc>
 8008bdc:	f7fc faf0 	bl	80051c0 <HAL_GetTick>
 8008be0:	1b80      	subs	r0, r0, r6
 8008be2:	4285      	cmp	r5, r0
 8008be4:	6820      	ldr	r0, [r4, #0]
 8008be6:	d315      	bcc.n	8008c14 <HAL_UART_Transmit+0xbc>
 8008be8:	1c69      	adds	r1, r5, #1
 8008bea:	d1f3      	bne.n	8008bd4 <HAL_UART_Transmit+0x7c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008bec:	69c3      	ldr	r3, [r0, #28]
 8008bee:	065a      	lsls	r2, r3, #25
 8008bf0:	d5fc      	bpl.n	8008bec <HAL_UART_Transmit+0x94>
    huart->gState = HAL_UART_STATE_READY;
 8008bf2:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 8008bf4:	2000      	movs	r0, #0
    huart->gState = HAL_UART_STATE_READY;
 8008bf6:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
    __HAL_UNLOCK(huart);
 8008bfa:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68
    return HAL_OK;
 8008bfe:	e7e4      	b.n	8008bca <HAL_UART_Transmit+0x72>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008c00:	69c3      	ldr	r3, [r0, #28]
 8008c02:	061b      	lsls	r3, r3, #24
 8008c04:	d4d8      	bmi.n	8008bb8 <HAL_UART_Transmit+0x60>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8008c06:	b12d      	cbz	r5, 8008c14 <HAL_UART_Transmit+0xbc>
 8008c08:	f7fc fada 	bl	80051c0 <HAL_GetTick>
 8008c0c:	1b80      	subs	r0, r0, r6
 8008c0e:	4285      	cmp	r5, r0
 8008c10:	6820      	ldr	r0, [r4, #0]
 8008c12:	d2cc      	bcs.n	8008bae <HAL_UART_Transmit+0x56>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008c14:	6803      	ldr	r3, [r0, #0]
 8008c16:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008c1a:	6003      	str	r3, [r0, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008c1c:	6883      	ldr	r3, [r0, #8]

        huart->gState  = HAL_UART_STATE_READY;
 8008c1e:	2220      	movs	r2, #32
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008c20:	f023 0301 	bic.w	r3, r3, #1
        huart->RxState = HAL_UART_STATE_READY;

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8008c24:	2100      	movs	r1, #0
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008c26:	6083      	str	r3, [r0, #8]
        huart->gState  = HAL_UART_STATE_READY;
 8008c28:	f884 2069 	strb.w	r2, [r4, #105]	; 0x69
      return HAL_TIMEOUT;
 8008c2c:	2003      	movs	r0, #3
        __HAL_UNLOCK(huart);
 8008c2e:	f884 1068 	strb.w	r1, [r4, #104]	; 0x68
        huart->RxState = HAL_UART_STATE_READY;
 8008c32:	f884 206a 	strb.w	r2, [r4, #106]	; 0x6a
 8008c36:	e7c8      	b.n	8008bca <HAL_UART_Transmit+0x72>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008c38:	6923      	ldr	r3, [r4, #16]
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	d1c0      	bne.n	8008bc0 <HAL_UART_Transmit+0x68>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8008c3e:	f837 3b02 	ldrh.w	r3, [r7], #2
 8008c42:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008c46:	8503      	strh	r3, [r0, #40]	; 0x28
        pData += 2U;
 8008c48:	e7a7      	b.n	8008b9a <HAL_UART_Transmit+0x42>
 8008c4a:	bf00      	nop

08008c4c <UART_AdvFeatureConfig>:
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008c4c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8008c4e:	07da      	lsls	r2, r3, #31
{
 8008c50:	b410      	push	{r4}
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008c52:	d506      	bpl.n	8008c62 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008c54:	6801      	ldr	r1, [r0, #0]
 8008c56:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8008c58:	684a      	ldr	r2, [r1, #4]
 8008c5a:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8008c5e:	4322      	orrs	r2, r4
 8008c60:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008c62:	079c      	lsls	r4, r3, #30
 8008c64:	d506      	bpl.n	8008c74 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008c66:	6801      	ldr	r1, [r0, #0]
 8008c68:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8008c6a:	684a      	ldr	r2, [r1, #4]
 8008c6c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8008c70:	4322      	orrs	r2, r4
 8008c72:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008c74:	0759      	lsls	r1, r3, #29
 8008c76:	d506      	bpl.n	8008c86 <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008c78:	6801      	ldr	r1, [r0, #0]
 8008c7a:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8008c7c:	684a      	ldr	r2, [r1, #4]
 8008c7e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8008c82:	4322      	orrs	r2, r4
 8008c84:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008c86:	071a      	lsls	r2, r3, #28
 8008c88:	d506      	bpl.n	8008c98 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008c8a:	6801      	ldr	r1, [r0, #0]
 8008c8c:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8008c8e:	684a      	ldr	r2, [r1, #4]
 8008c90:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008c94:	4322      	orrs	r2, r4
 8008c96:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008c98:	06dc      	lsls	r4, r3, #27
 8008c9a:	d506      	bpl.n	8008caa <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008c9c:	6801      	ldr	r1, [r0, #0]
 8008c9e:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8008ca0:	688a      	ldr	r2, [r1, #8]
 8008ca2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8008ca6:	4322      	orrs	r2, r4
 8008ca8:	608a      	str	r2, [r1, #8]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008caa:	0699      	lsls	r1, r3, #26
 8008cac:	d506      	bpl.n	8008cbc <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008cae:	6801      	ldr	r1, [r0, #0]
 8008cb0:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8008cb2:	688a      	ldr	r2, [r1, #8]
 8008cb4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008cb8:	4322      	orrs	r2, r4
 8008cba:	608a      	str	r2, [r1, #8]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008cbc:	065a      	lsls	r2, r3, #25
 8008cbe:	d509      	bpl.n	8008cd4 <UART_AdvFeatureConfig+0x88>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008cc0:	6801      	ldr	r1, [r0, #0]
 8008cc2:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8008cc4:	684a      	ldr	r2, [r1, #4]
 8008cc6:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8008cca:	4322      	orrs	r2, r4
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008ccc:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008cd0:	604a      	str	r2, [r1, #4]
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008cd2:	d00b      	beq.n	8008cec <UART_AdvFeatureConfig+0xa0>
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008cd4:	061b      	lsls	r3, r3, #24
 8008cd6:	d506      	bpl.n	8008ce6 <UART_AdvFeatureConfig+0x9a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008cd8:	6802      	ldr	r2, [r0, #0]
 8008cda:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8008cdc:	6853      	ldr	r3, [r2, #4]
 8008cde:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8008ce2:	430b      	orrs	r3, r1
 8008ce4:	6053      	str	r3, [r2, #4]
}
 8008ce6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008cea:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008cec:	684a      	ldr	r2, [r1, #4]
 8008cee:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8008cf0:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8008cf4:	4322      	orrs	r2, r4
 8008cf6:	604a      	str	r2, [r1, #4]
 8008cf8:	e7ec      	b.n	8008cd4 <UART_AdvFeatureConfig+0x88>
 8008cfa:	bf00      	nop

08008cfc <HAL_UART_Init>:
  if(huart == NULL)
 8008cfc:	2800      	cmp	r0, #0
 8008cfe:	f000 8134 	beq.w	8008f6a <HAL_UART_Init+0x26e>
{
 8008d02:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(huart->gState == HAL_UART_STATE_RESET)
 8008d04:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 8008d08:	4604      	mov	r4, r0
 8008d0a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	d038      	beq.n	8008d84 <HAL_UART_Init+0x88>
  __HAL_UART_DISABLE(huart);
 8008d12:	6823      	ldr	r3, [r4, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008d14:	6927      	ldr	r7, [r4, #16]
 8008d16:	6966      	ldr	r6, [r4, #20]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8008d18:	49b7      	ldr	r1, [pc, #732]	; (8008ff8 <HAL_UART_Init+0x2fc>)
  huart->gState = HAL_UART_STATE_BUSY;
 8008d1a:	2224      	movs	r2, #36	; 0x24
 8008d1c:	f884 2069 	strb.w	r2, [r4, #105]	; 0x69
  __HAL_UART_DISABLE(huart);
 8008d20:	6818      	ldr	r0, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008d22:	68a2      	ldr	r2, [r4, #8]
  __HAL_UART_DISABLE(huart);
 8008d24:	f020 0001 	bic.w	r0, r0, #1
 8008d28:	6018      	str	r0, [r3, #0]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8008d2a:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008d2c:	69e0      	ldr	r0, [r4, #28]
 8008d2e:	433a      	orrs	r2, r7
 8008d30:	4332      	orrs	r2, r6
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8008d32:	4029      	ands	r1, r5
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008d34:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8008d36:	430a      	orrs	r2, r1
 8008d38:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008d3a:	6859      	ldr	r1, [r3, #4]
 8008d3c:	68e5      	ldr	r5, [r4, #12]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8008d3e:	69a2      	ldr	r2, [r4, #24]
 8008d40:	6a26      	ldr	r6, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008d42:	f421 5140 	bic.w	r1, r1, #12288	; 0x3000
 8008d46:	4329      	orrs	r1, r5
 8008d48:	6059      	str	r1, [r3, #4]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8008d4a:	6899      	ldr	r1, [r3, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008d4c:	4dab      	ldr	r5, [pc, #684]	; (8008ffc <HAL_UART_Init+0x300>)
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8008d4e:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8008d52:	4332      	orrs	r2, r6
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8008d54:	430a      	orrs	r2, r1
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008d56:	42ab      	cmp	r3, r5
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8008d58:	609a      	str	r2, [r3, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008d5a:	d018      	beq.n	8008d8e <HAL_UART_Init+0x92>
 8008d5c:	4aa8      	ldr	r2, [pc, #672]	; (8009000 <HAL_UART_Init+0x304>)
 8008d5e:	4293      	cmp	r3, r2
 8008d60:	d036      	beq.n	8008dd0 <HAL_UART_Init+0xd4>
 8008d62:	4aa8      	ldr	r2, [pc, #672]	; (8009004 <HAL_UART_Init+0x308>)
 8008d64:	4293      	cmp	r3, r2
 8008d66:	f000 80c1 	beq.w	8008eec <HAL_UART_Init+0x1f0>
 8008d6a:	4aa7      	ldr	r2, [pc, #668]	; (8009008 <HAL_UART_Init+0x30c>)
 8008d6c:	4293      	cmp	r3, r2
 8008d6e:	d055      	beq.n	8008e1c <HAL_UART_Init+0x120>
 8008d70:	4aa6      	ldr	r2, [pc, #664]	; (800900c <HAL_UART_Init+0x310>)
 8008d72:	4293      	cmp	r3, r2
 8008d74:	f000 80db 	beq.w	8008f2e <HAL_UART_Init+0x232>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008d78:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8008d7c:	f000 8138 	beq.w	8008ff0 <HAL_UART_Init+0x2f4>
    return HAL_ERROR;
 8008d80:	2001      	movs	r0, #1
}
 8008d82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    huart->Lock = HAL_UNLOCKED;
 8008d84:	f880 2068 	strb.w	r2, [r0, #104]	; 0x68
    HAL_UART_MspInit(huart);
 8008d88:	f005 fe2c 	bl	800e9e4 <HAL_UART_MspInit>
 8008d8c:	e7c1      	b.n	8008d12 <HAL_UART_Init+0x16>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008d8e:	4aa0      	ldr	r2, [pc, #640]	; (8009010 <HAL_UART_Init+0x314>)
 8008d90:	49a0      	ldr	r1, [pc, #640]	; (8009014 <HAL_UART_Init+0x318>)
 8008d92:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8008d94:	f002 0203 	and.w	r2, r2, #3
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008d98:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8008d9c:	5c8a      	ldrb	r2, [r1, r2]
 8008d9e:	f000 80e6 	beq.w	8008f6e <HAL_UART_Init+0x272>
    switch (clocksource)
 8008da2:	2a08      	cmp	r2, #8
 8008da4:	d8ec      	bhi.n	8008d80 <HAL_UART_Init+0x84>
 8008da6:	a101      	add	r1, pc, #4	; (adr r1, 8008dac <HAL_UART_Init+0xb0>)
 8008da8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8008dac:	08008f29 	.word	0x08008f29
 8008db0:	08008e3f 	.word	0x08008e3f
 8008db4:	08008f4b 	.word	0x08008f4b
 8008db8:	08008d81 	.word	0x08008d81
 8008dbc:	08008f45 	.word	0x08008f45
 8008dc0:	08008d81 	.word	0x08008d81
 8008dc4:	08008d81 	.word	0x08008d81
 8008dc8:	08008d81 	.word	0x08008d81
 8008dcc:	08008f0b 	.word	0x08008f0b
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008dd0:	f502 32e6 	add.w	r2, r2, #117760	; 0x1cc00
 8008dd4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8008dd6:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
 8008dda:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8008dde:	f000 80ae 	beq.w	8008f3e <HAL_UART_Init+0x242>
 8008de2:	f240 809b 	bls.w	8008f1c <HAL_UART_Init+0x220>
 8008de6:	f5b2 3f00 	cmp.w	r2, #131072	; 0x20000
 8008dea:	f000 808b 	beq.w	8008f04 <HAL_UART_Init+0x208>
 8008dee:	f5b2 3f40 	cmp.w	r2, #196608	; 0x30000
 8008df2:	d1c1      	bne.n	8008d78 <HAL_UART_Init+0x7c>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008df4:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8008df8:	f040 80a7 	bne.w	8008f4a <HAL_UART_Init+0x24e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8008dfc:	6861      	ldr	r1, [r4, #4]
 8008dfe:	084a      	lsrs	r2, r1, #1
 8008e00:	f502 0274 	add.w	r2, r2, #15990784	; 0xf40000
 8008e04:	f502 5210 	add.w	r2, r2, #9216	; 0x2400
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8008e08:	fbb2 f2f1 	udiv	r2, r2, r1
    brrtemp = usartdiv & 0xFFF0U;
 8008e0c:	f022 010f 	bic.w	r1, r2, #15
 8008e10:	b289      	uxth	r1, r1
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008e12:	f3c2 0242 	ubfx	r2, r2, #1, #3
    huart->Instance->BRR = brrtemp;
 8008e16:	430a      	orrs	r2, r1
 8008e18:	60da      	str	r2, [r3, #12]
 8008e1a:	e01a      	b.n	8008e52 <HAL_UART_Init+0x156>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008e1c:	f502 32e2 	add.w	r2, r2, #115712	; 0x1c400
 8008e20:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8008e22:	f402 1240 	and.w	r2, r2, #3145728	; 0x300000
 8008e26:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 8008e2a:	f000 8088 	beq.w	8008f3e <HAL_UART_Init+0x242>
 8008e2e:	d975      	bls.n	8008f1c <HAL_UART_Init+0x220>
 8008e30:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 8008e34:	d066      	beq.n	8008f04 <HAL_UART_Init+0x208>
 8008e36:	f5b2 1f40 	cmp.w	r2, #3145728	; 0x300000
 8008e3a:	d0db      	beq.n	8008df4 <HAL_UART_Init+0xf8>
 8008e3c:	e79c      	b.n	8008d78 <HAL_UART_Init+0x7c>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8008e3e:	f7fe f9ed 	bl	800721c <HAL_RCC_GetPCLK2Freq>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8008e42:	e9d4 3100 	ldrd	r3, r1, [r4]
 8008e46:	eb00 0251 	add.w	r2, r0, r1, lsr #1
 8008e4a:	fbb2 f2f1 	udiv	r2, r2, r1
 8008e4e:	b292      	uxth	r2, r2
 8008e50:	60da      	str	r2, [r3, #12]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008e52:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8008e54:	2a00      	cmp	r2, #0
 8008e56:	f040 8083 	bne.w	8008f60 <HAL_UART_Init+0x264>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008e5a:	685a      	ldr	r2, [r3, #4]
 8008e5c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008e60:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008e62:	689a      	ldr	r2, [r3, #8]
 8008e64:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008e68:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8008e6a:	681a      	ldr	r2, [r3, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008e6c:	2100      	movs	r1, #0
  __HAL_UART_ENABLE(huart);
 8008e6e:	f042 0201 	orr.w	r2, r2, #1
 8008e72:	601a      	str	r2, [r3, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008e74:	66e1      	str	r1, [r4, #108]	; 0x6c
  tickstart = HAL_GetTick();
 8008e76:	f7fc f9a3 	bl	80051c0 <HAL_GetTick>
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008e7a:	6823      	ldr	r3, [r4, #0]
 8008e7c:	681a      	ldr	r2, [r3, #0]
 8008e7e:	0711      	lsls	r1, r2, #28
  tickstart = HAL_GetTick();
 8008e80:	4606      	mov	r6, r0
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008e82:	d40b      	bmi.n	8008e9c <HAL_UART_Init+0x1a0>
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008e84:	681a      	ldr	r2, [r3, #0]
 8008e86:	0752      	lsls	r2, r2, #29
 8008e88:	d424      	bmi.n	8008ed4 <HAL_UART_Init+0x1d8>
  huart->gState  = HAL_UART_STATE_READY;
 8008e8a:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 8008e8c:	2000      	movs	r0, #0
  huart->gState  = HAL_UART_STATE_READY;
 8008e8e:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  __HAL_UNLOCK(huart);
 8008e92:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68
  huart->RxState = HAL_UART_STATE_READY;
 8008e96:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a
}
 8008e9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008e9c:	69dd      	ldr	r5, [r3, #28]
 8008e9e:	f415 1500 	ands.w	r5, r5, #2097152	; 0x200000
 8008ea2:	d1ef      	bne.n	8008e84 <HAL_UART_Init+0x188>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8008ea4:	f7fc f98c 	bl	80051c0 <HAL_GetTick>
 8008ea8:	1b80      	subs	r0, r0, r6
 8008eaa:	f1b0 7f00 	cmp.w	r0, #33554432	; 0x2000000
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008eae:	6823      	ldr	r3, [r4, #0]
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8008eb0:	d3f4      	bcc.n	8008e9c <HAL_UART_Init+0x1a0>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008eb2:	681a      	ldr	r2, [r3, #0]
 8008eb4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008eb8:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008eba:	689a      	ldr	r2, [r3, #8]
        huart->gState  = HAL_UART_STATE_READY;
 8008ebc:	2120      	movs	r1, #32
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ebe:	f022 0201 	bic.w	r2, r2, #1
 8008ec2:	609a      	str	r2, [r3, #8]
      return HAL_TIMEOUT;
 8008ec4:	2003      	movs	r0, #3
        huart->gState  = HAL_UART_STATE_READY;
 8008ec6:	f884 1069 	strb.w	r1, [r4, #105]	; 0x69
        __HAL_UNLOCK(huart);
 8008eca:	f884 5068 	strb.w	r5, [r4, #104]	; 0x68
        huart->RxState = HAL_UART_STATE_READY;
 8008ece:	f884 106a 	strb.w	r1, [r4, #106]	; 0x6a
}
 8008ed2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008ed4:	69dd      	ldr	r5, [r3, #28]
 8008ed6:	f415 0580 	ands.w	r5, r5, #4194304	; 0x400000
 8008eda:	d1d6      	bne.n	8008e8a <HAL_UART_Init+0x18e>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8008edc:	f7fc f970 	bl	80051c0 <HAL_GetTick>
 8008ee0:	1b80      	subs	r0, r0, r6
 8008ee2:	f1b0 7f00 	cmp.w	r0, #33554432	; 0x2000000
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008ee6:	6823      	ldr	r3, [r4, #0]
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8008ee8:	d3f4      	bcc.n	8008ed4 <HAL_UART_Init+0x1d8>
 8008eea:	e7e2      	b.n	8008eb2 <HAL_UART_Init+0x1b6>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008eec:	f502 32e4 	add.w	r2, r2, #116736	; 0x1c800
 8008ef0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8008ef2:	f402 2240 	and.w	r2, r2, #786432	; 0xc0000
 8008ef6:	f5b2 2f80 	cmp.w	r2, #262144	; 0x40000
 8008efa:	d020      	beq.n	8008f3e <HAL_UART_Init+0x242>
 8008efc:	d90e      	bls.n	8008f1c <HAL_UART_Init+0x220>
 8008efe:	f5b2 2f00 	cmp.w	r2, #524288	; 0x80000
 8008f02:	d154      	bne.n	8008fae <HAL_UART_Init+0x2b2>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008f04:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8008f08:	d06a      	beq.n	8008fe0 <HAL_UART_Init+0x2e4>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8008f0a:	6861      	ldr	r1, [r4, #4]
 8008f0c:	084a      	lsrs	r2, r1, #1
 8008f0e:	f502 4200 	add.w	r2, r2, #32768	; 0x8000
 8008f12:	fbb2 f2f1 	udiv	r2, r2, r1
 8008f16:	b292      	uxth	r2, r2
 8008f18:	60da      	str	r2, [r3, #12]
 8008f1a:	e79a      	b.n	8008e52 <HAL_UART_Init+0x156>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008f1c:	2a00      	cmp	r2, #0
 8008f1e:	f47f af2b 	bne.w	8008d78 <HAL_UART_Init+0x7c>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008f22:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8008f26:	d060      	beq.n	8008fea <HAL_UART_Init+0x2ee>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8008f28:	f7fe f960 	bl	80071ec <HAL_RCC_GetPCLK1Freq>
 8008f2c:	e789      	b.n	8008e42 <HAL_UART_Init+0x146>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008f2e:	f502 32e0 	add.w	r2, r2, #114688	; 0x1c000
 8008f32:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8008f34:	f402 0240 	and.w	r2, r2, #12582912	; 0xc00000
 8008f38:	f5b2 0f80 	cmp.w	r2, #4194304	; 0x400000
 8008f3c:	d12e      	bne.n	8008f9c <HAL_UART_Init+0x2a0>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008f3e:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8008f42:	d039      	beq.n	8008fb8 <HAL_UART_Init+0x2bc>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8008f44:	f7fe f91e 	bl	8007184 <HAL_RCC_GetSysClockFreq>
 8008f48:	e77b      	b.n	8008e42 <HAL_UART_Init+0x146>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8008f4a:	6861      	ldr	r1, [r4, #4]
 8008f4c:	084a      	lsrs	r2, r1, #1
 8008f4e:	f502 02f4 	add.w	r2, r2, #7995392	; 0x7a0000
 8008f52:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
 8008f56:	fbb2 f2f1 	udiv	r2, r2, r1
 8008f5a:	b292      	uxth	r2, r2
 8008f5c:	60da      	str	r2, [r3, #12]
 8008f5e:	e778      	b.n	8008e52 <HAL_UART_Init+0x156>
    UART_AdvFeatureConfig(huart);
 8008f60:	4620      	mov	r0, r4
 8008f62:	f7ff fe73 	bl	8008c4c <UART_AdvFeatureConfig>
 8008f66:	6823      	ldr	r3, [r4, #0]
 8008f68:	e777      	b.n	8008e5a <HAL_UART_Init+0x15e>
    return HAL_ERROR;
 8008f6a:	2001      	movs	r0, #1
}
 8008f6c:	4770      	bx	lr
    switch (clocksource)
 8008f6e:	2a08      	cmp	r2, #8
 8008f70:	d83e      	bhi.n	8008ff0 <HAL_UART_Init+0x2f4>
 8008f72:	a101      	add	r1, pc, #4	; (adr r1, 8008f78 <HAL_UART_Init+0x27c>)
 8008f74:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8008f78:	08008feb 	.word	0x08008feb
 8008f7c:	08008fdb 	.word	0x08008fdb
 8008f80:	08008dfd 	.word	0x08008dfd
 8008f84:	08008ff1 	.word	0x08008ff1
 8008f88:	08008fb9 	.word	0x08008fb9
 8008f8c:	08008ff1 	.word	0x08008ff1
 8008f90:	08008ff1 	.word	0x08008ff1
 8008f94:	08008ff1 	.word	0x08008ff1
 8008f98:	08008fe1 	.word	0x08008fe1
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008f9c:	d9be      	bls.n	8008f1c <HAL_UART_Init+0x220>
 8008f9e:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
 8008fa2:	d0af      	beq.n	8008f04 <HAL_UART_Init+0x208>
 8008fa4:	f5b2 0f40 	cmp.w	r2, #12582912	; 0xc00000
 8008fa8:	f43f af24 	beq.w	8008df4 <HAL_UART_Init+0xf8>
 8008fac:	e6e4      	b.n	8008d78 <HAL_UART_Init+0x7c>
 8008fae:	f5b2 2f40 	cmp.w	r2, #786432	; 0xc0000
 8008fb2:	f43f af1f 	beq.w	8008df4 <HAL_UART_Init+0xf8>
 8008fb6:	e6df      	b.n	8008d78 <HAL_UART_Init+0x7c>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8008fb8:	f7fe f8e4 	bl	8007184 <HAL_RCC_GetSysClockFreq>
    huart->Instance->BRR = brrtemp;
 8008fbc:	e9d4 3100 	ldrd	r3, r1, [r4]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8008fc0:	084a      	lsrs	r2, r1, #1
 8008fc2:	eb02 0040 	add.w	r0, r2, r0, lsl #1
 8008fc6:	fbb0 f0f1 	udiv	r0, r0, r1
    brrtemp = usartdiv & 0xFFF0U;
 8008fca:	f020 020f 	bic.w	r2, r0, #15
 8008fce:	b292      	uxth	r2, r2
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008fd0:	f3c0 0042 	ubfx	r0, r0, #1, #3
    huart->Instance->BRR = brrtemp;
 8008fd4:	4310      	orrs	r0, r2
 8008fd6:	60d8      	str	r0, [r3, #12]
 8008fd8:	e73b      	b.n	8008e52 <HAL_UART_Init+0x156>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8008fda:	f7fe f91f 	bl	800721c <HAL_RCC_GetPCLK2Freq>
 8008fde:	e7ed      	b.n	8008fbc <HAL_UART_Init+0x2c0>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8008fe0:	6861      	ldr	r1, [r4, #4]
 8008fe2:	084a      	lsrs	r2, r1, #1
 8008fe4:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
 8008fe8:	e70e      	b.n	8008e08 <HAL_UART_Init+0x10c>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8008fea:	f7fe f8ff 	bl	80071ec <HAL_RCC_GetPCLK1Freq>
 8008fee:	e7e5      	b.n	8008fbc <HAL_UART_Init+0x2c0>
    huart->Instance->BRR = brrtemp;
 8008ff0:	2200      	movs	r2, #0
 8008ff2:	60da      	str	r2, [r3, #12]
    return HAL_ERROR;
 8008ff4:	2001      	movs	r0, #1
}
 8008ff6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008ff8:	efff69f3 	.word	0xefff69f3
 8008ffc:	40013800 	.word	0x40013800
 8009000:	40004400 	.word	0x40004400
 8009004:	40004800 	.word	0x40004800
 8009008:	40004c00 	.word	0x40004c00
 800900c:	40005000 	.word	0x40005000
 8009010:	40021000 	.word	0x40021000
 8009014:	08011ba8 	.word	0x08011ba8

08009018 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8009018:	b508      	push	{r3, lr}
  vTaskStartScheduler();
 800901a:	f000 fe8f 	bl	8009d3c <vTaskStartScheduler>
  
  return osOK;
}
 800901e:	2000      	movs	r0, #0
 8009020:	bd08      	pop	{r3, pc}
 8009022:	bf00      	nop

08009024 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8009024:	b530      	push	{r4, r5, lr}

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009026:	f9b0 4008 	ldrsh.w	r4, [r0, #8]
{
 800902a:	b085      	sub	sp, #20
  if (priority != osPriorityError) {
 800902c:	2c84      	cmp	r4, #132	; 0x84
{
 800902e:	4602      	mov	r2, r0
    fpriority += (priority - osPriorityIdle);
 8009030:	bf14      	ite	ne
 8009032:	3403      	addne	r4, #3
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8009034:	2400      	moveq	r4, #0
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009036:	ad03      	add	r5, sp, #12
{
 8009038:	460b      	mov	r3, r1
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800903a:	6840      	ldr	r0, [r0, #4]
 800903c:	6811      	ldr	r1, [r2, #0]
 800903e:	8a12      	ldrh	r2, [r2, #16]
 8009040:	e9cd 4500 	strd	r4, r5, [sp]
 8009044:	f000 fd38 	bl	8009ab8 <xTaskCreate>
 8009048:	2801      	cmp	r0, #1
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800904a:	bf0c      	ite	eq
 800904c:	9803      	ldreq	r0, [sp, #12]
    return NULL;
 800904e:	2000      	movne	r0, #0
}
 8009050:	b005      	add	sp, #20
 8009052:	bd30      	pop	{r4, r5, pc}

08009054 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8009054:	b508      	push	{r3, lr}
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8009056:	2800      	cmp	r0, #0
 8009058:	bf08      	it	eq
 800905a:	2001      	moveq	r0, #1
 800905c:	f001 f8c6 	bl	800a1ec <vTaskDelay>
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8009060:	2000      	movs	r0, #0
 8009062:	bd08      	pop	{r3, pc}

08009064 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009064:	f100 0308 	add.w	r3, r0, #8

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8009068:	f04f 31ff 	mov.w	r1, #4294967295
	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800906c:	2200      	movs	r2, #0
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800906e:	6081      	str	r1, [r0, #8]
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009070:	e9c0 2300 	strd	r2, r3, [r0]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009074:	e9c0 3303 	strd	r3, r3, [r0, #12]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8009078:	4770      	bx	lr
 800907a:	bf00      	nop

0800907c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800907c:	2300      	movs	r3, #0
 800907e:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8009080:	4770      	bx	lr
 8009082:	bf00      	nop

08009084 <vListInsertEnd>:
	pxIndex->pxPrevious = pxNewListItem;

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 8009084:	e9d0 2300 	ldrd	r2, r3, [r0]
{
 8009088:	b410      	push	{r4}
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800908a:	689c      	ldr	r4, [r3, #8]
 800908c:	608c      	str	r4, [r1, #8]
	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800908e:	689c      	ldr	r4, [r3, #8]
	pxNewListItem->pxNext = pxIndex;
 8009090:	604b      	str	r3, [r1, #4]
	( pxList->uxNumberOfItems )++;
 8009092:	3201      	adds	r2, #1
	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8009094:	6061      	str	r1, [r4, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009096:	6099      	str	r1, [r3, #8]
}
 8009098:	f85d 4b04 	ldr.w	r4, [sp], #4
	pxNewListItem->pvContainer = ( void * ) pxList;
 800909c:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 800909e:	6002      	str	r2, [r0, #0]
}
 80090a0:	4770      	bx	lr
 80090a2:	bf00      	nop

080090a4 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80090a4:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80090a6:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80090a8:	1c6b      	adds	r3, r5, #1
 80090aa:	d011      	beq.n	80090d0 <vListInsert+0x2c>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80090ac:	f100 0208 	add.w	r2, r0, #8
 80090b0:	e000      	b.n	80090b4 <vListInsert+0x10>
 80090b2:	461a      	mov	r2, r3
 80090b4:	6853      	ldr	r3, [r2, #4]
 80090b6:	681c      	ldr	r4, [r3, #0]
 80090b8:	42ac      	cmp	r4, r5
 80090ba:	d9fa      	bls.n	80090b2 <vListInsert+0xe>

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 80090bc:	6804      	ldr	r4, [r0, #0]
	pxNewListItem->pxNext = pxIterator->pxNext;
 80090be:	604b      	str	r3, [r1, #4]
	( pxList->uxNumberOfItems )++;
 80090c0:	3401      	adds	r4, #1
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80090c2:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80090c4:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 80090c6:	6051      	str	r1, [r2, #4]
	pxNewListItem->pvContainer = ( void * ) pxList;
 80090c8:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 80090ca:	6004      	str	r4, [r0, #0]
}
 80090cc:	bc30      	pop	{r4, r5}
 80090ce:	4770      	bx	lr
		pxIterator = pxList->xListEnd.pxPrevious;
 80090d0:	6902      	ldr	r2, [r0, #16]
 80090d2:	6853      	ldr	r3, [r2, #4]
 80090d4:	e7f2      	b.n	80090bc <vListInsert+0x18>
 80090d6:	bf00      	nop

080090d8 <uxListRemove>:
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80090d8:	6843      	ldr	r3, [r0, #4]
 80090da:	6881      	ldr	r1, [r0, #8]
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 80090dc:	6902      	ldr	r2, [r0, #16]
{
 80090de:	b410      	push	{r4}
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80090e0:	6099      	str	r1, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80090e2:	6881      	ldr	r1, [r0, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80090e4:	6854      	ldr	r4, [r2, #4]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80090e6:	604b      	str	r3, [r1, #4]
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
	( pxList->uxNumberOfItems )--;
 80090e8:	6813      	ldr	r3, [r2, #0]
	if( pxList->pxIndex == pxItemToRemove )
 80090ea:	4284      	cmp	r4, r0
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80090ec:	bf08      	it	eq
 80090ee:	6051      	streq	r1, [r2, #4]
	( pxList->uxNumberOfItems )--;
 80090f0:	3b01      	subs	r3, #1
	pxItemToRemove->pvContainer = NULL;
 80090f2:	2100      	movs	r1, #0
 80090f4:	6101      	str	r1, [r0, #16]

	return pxList->uxNumberOfItems;
}
 80090f6:	f85d 4b04 	ldr.w	r4, [sp], #4
	( pxList->uxNumberOfItems )--;
 80090fa:	6013      	str	r3, [r2, #0]
}
 80090fc:	4618      	mov	r0, r3
 80090fe:	4770      	bx	lr

08009100 <xQueueGenericCreate>:
	{
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009100:	b940      	cbnz	r0, 8009114 <xQueueGenericCreate+0x14>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009102:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009106:	f383 8811 	msr	BASEPRI, r3
 800910a:	f3bf 8f6f 	isb	sy
 800910e:	f3bf 8f4f 	dsb	sy
 8009112:	e7fe      	b.n	8009112 <xQueueGenericCreate+0x12>
	{
 8009114:	b570      	push	{r4, r5, r6, lr}
 8009116:	4606      	mov	r6, r0
 8009118:	460d      	mov	r5, r1

		if( uxItemSize == ( UBaseType_t ) 0 )
 800911a:	b151      	cbz	r1, 8009132 <xQueueGenericCreate+0x32>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800911c:	fb01 f000 	mul.w	r0, r1, r0
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8009120:	3048      	adds	r0, #72	; 0x48
 8009122:	f001 fc89 	bl	800aa38 <pvPortMalloc>

		if( pxNewQueue != NULL )
 8009126:	4604      	mov	r4, r0
 8009128:	b358      	cbz	r0, 8009182 <xQueueGenericCreate+0x82>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 800912a:	f100 0348 	add.w	r3, r0, #72	; 0x48
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800912e:	6003      	str	r3, [r0, #0]
 8009130:	e005      	b.n	800913e <xQueueGenericCreate+0x3e>
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8009132:	2048      	movs	r0, #72	; 0x48
 8009134:	f001 fc80 	bl	800aa38 <pvPortMalloc>
		if( pxNewQueue != NULL )
 8009138:	4604      	mov	r4, r0
 800913a:	b310      	cbz	r0, 8009182 <xQueueGenericCreate+0x82>
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800913c:	6024      	str	r4, [r4, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
	pxNewQueue->uxItemSize = uxItemSize;
 800913e:	e9c4 650f 	strd	r6, r5, [r4, #60]	; 0x3c
	taskENTER_CRITICAL();
 8009142:	f001 fb17 	bl	800a774 <vPortEnterCritical>
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8009146:	e9d4 130f 	ldrd	r1, r3, [r4, #60]	; 0x3c
 800914a:	6822      	ldr	r2, [r4, #0]
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800914c:	60a2      	str	r2, [r4, #8]
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800914e:	fb01 f103 	mul.w	r1, r1, r3
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8009152:	1acb      	subs	r3, r1, r3
 8009154:	4413      	add	r3, r2
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8009156:	2000      	movs	r0, #0
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8009158:	440a      	add	r2, r1
		pxQueue->cRxLock = queueUNLOCKED;
 800915a:	21ff      	movs	r1, #255	; 0xff
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800915c:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 800915e:	60e3      	str	r3, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8009160:	f884 1044 	strb.w	r1, [r4, #68]	; 0x44
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8009164:	6062      	str	r2, [r4, #4]
		pxQueue->cTxLock = queueUNLOCKED;
 8009166:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800916a:	f104 0010 	add.w	r0, r4, #16
 800916e:	f7ff ff79 	bl	8009064 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8009172:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8009176:	f7ff ff75 	bl	8009064 <vListInitialise>
	taskEXIT_CRITICAL();
 800917a:	f001 fb1d 	bl	800a7b8 <vPortExitCritical>
	}
 800917e:	4620      	mov	r0, r4
 8009180:	bd70      	pop	{r4, r5, r6, pc}
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8009182:	2400      	movs	r4, #0
	}
 8009184:	4620      	mov	r0, r4
 8009186:	bd70      	pop	{r4, r5, r6, pc}

08009188 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8009188:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800918c:	b085      	sub	sp, #20
 800918e:	9201      	str	r2, [sp, #4]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	configASSERT( pxQueue );
 8009190:	2800      	cmp	r0, #0
 8009192:	f000 8122 	beq.w	80093da <xQueueGenericSend+0x252>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009196:	2900      	cmp	r1, #0
 8009198:	f000 8112 	beq.w	80093c0 <xQueueGenericSend+0x238>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800919c:	2b02      	cmp	r3, #2
 800919e:	d10b      	bne.n	80091b8 <xQueueGenericSend+0x30>
 80091a0:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 80091a2:	2a01      	cmp	r2, #1
 80091a4:	d008      	beq.n	80091b8 <xQueueGenericSend+0x30>
 80091a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091aa:	f383 8811 	msr	BASEPRI, r3
 80091ae:	f3bf 8f6f 	isb	sy
 80091b2:	f3bf 8f4f 	dsb	sy
 80091b6:	e7fe      	b.n	80091b6 <xQueueGenericSend+0x2e>
 80091b8:	4604      	mov	r4, r0
 80091ba:	461e      	mov	r6, r3
 80091bc:	460f      	mov	r7, r1
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80091be:	f001 f9bf 	bl	800a540 <xTaskGetSchedulerState>
 80091c2:	2800      	cmp	r0, #0
 80091c4:	f040 80f9 	bne.w	80093ba <xQueueGenericSend+0x232>
 80091c8:	9b01      	ldr	r3, [sp, #4]
 80091ca:	b143      	cbz	r3, 80091de <xQueueGenericSend+0x56>
 80091cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091d0:	f383 8811 	msr	BASEPRI, r3
 80091d4:	f3bf 8f6f 	isb	sy
 80091d8:	f3bf 8f4f 	dsb	sy
 80091dc:	e7fe      	b.n	80091dc <xQueueGenericSend+0x54>
 80091de:	469a      	mov	sl, r3
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80091e0:	f001 fac8 	bl	800a774 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80091e4:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80091e6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
				{
					portYIELD_WITHIN_API();
 80091e8:	f8df 9314 	ldr.w	r9, [pc, #788]	; 8009500 <xQueueGenericSend+0x378>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80091ec:	429a      	cmp	r2, r3
		prvLockQueue( pxQueue );
 80091ee:	f04f 0800 	mov.w	r8, #0
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80091f2:	d375      	bcc.n	80092e0 <xQueueGenericSend+0x158>
 80091f4:	2e02      	cmp	r6, #2
 80091f6:	f000 80f9 	beq.w	80093ec <xQueueGenericSend+0x264>
				if( xTicksToWait == ( TickType_t ) 0 )
 80091fa:	9d01      	ldr	r5, [sp, #4]
 80091fc:	2d00      	cmp	r5, #0
 80091fe:	f000 814c 	beq.w	800949a <xQueueGenericSend+0x312>
				else if( xEntryTimeSet == pdFALSE )
 8009202:	f1ba 0f00 	cmp.w	sl, #0
 8009206:	d102      	bne.n	800920e <xQueueGenericSend+0x86>
					vTaskSetTimeOutState( &xTimeOut );
 8009208:	a802      	add	r0, sp, #8
 800920a:	f001 f937 	bl	800a47c <vTaskSetTimeOutState>
		taskEXIT_CRITICAL();
 800920e:	f001 fad3 	bl	800a7b8 <vPortExitCritical>
		vTaskSuspendAll();
 8009212:	f000 fe9f 	bl	8009f54 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009216:	f001 faad 	bl	800a774 <vPortEnterCritical>
 800921a:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800921e:	2bff      	cmp	r3, #255	; 0xff
 8009220:	bf08      	it	eq
 8009222:	f884 8044 	strbeq.w	r8, [r4, #68]	; 0x44
 8009226:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800922a:	2bff      	cmp	r3, #255	; 0xff
 800922c:	bf08      	it	eq
 800922e:	f884 8045 	strbeq.w	r8, [r4, #69]	; 0x45
 8009232:	f001 fac1 	bl	800a7b8 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009236:	a901      	add	r1, sp, #4
 8009238:	a802      	add	r0, sp, #8
 800923a:	f001 f935 	bl	800a4a8 <xTaskCheckForTimeOut>
 800923e:	2800      	cmp	r0, #0
 8009240:	f040 8111 	bne.w	8009466 <xQueueGenericSend+0x2de>

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009244:	f001 fa96 	bl	800a774 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8009248:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800924a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800924c:	429a      	cmp	r2, r3
 800924e:	d067      	beq.n	8009320 <xQueueGenericSend+0x198>
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 8009250:	f001 fab2 	bl	800a7b8 <vPortExitCritical>
	taskENTER_CRITICAL();
 8009254:	f001 fa8e 	bl	800a774 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8009258:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
 800925c:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800925e:	2d00      	cmp	r5, #0
 8009260:	dd11      	ble.n	8009286 <xQueueGenericSend+0xfe>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009262:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009264:	b17b      	cbz	r3, 8009286 <xQueueGenericSend+0xfe>
 8009266:	f104 0a24 	add.w	sl, r4, #36	; 0x24
 800926a:	e001      	b.n	8009270 <xQueueGenericSend+0xe8>
 800926c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800926e:	b153      	cbz	r3, 8009286 <xQueueGenericSend+0xfe>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009270:	4650      	mov	r0, sl
 8009272:	f001 f8bf 	bl	800a3f4 <xTaskRemoveFromEventList>
 8009276:	b108      	cbz	r0, 800927c <xQueueGenericSend+0xf4>
						vTaskMissedYield();
 8009278:	f001 f956 	bl	800a528 <vTaskMissedYield>
 800927c:	3d01      	subs	r5, #1
 800927e:	b2eb      	uxtb	r3, r5
 8009280:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009282:	2b00      	cmp	r3, #0
 8009284:	d1f2      	bne.n	800926c <xQueueGenericSend+0xe4>
		pxQueue->cTxLock = queueUNLOCKED;
 8009286:	23ff      	movs	r3, #255	; 0xff
 8009288:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	taskEXIT_CRITICAL();
 800928c:	f001 fa94 	bl	800a7b8 <vPortExitCritical>
	taskENTER_CRITICAL();
 8009290:	f001 fa70 	bl	800a774 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 8009294:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
 8009298:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800929a:	2d00      	cmp	r5, #0
 800929c:	dd11      	ble.n	80092c2 <xQueueGenericSend+0x13a>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800929e:	6923      	ldr	r3, [r4, #16]
 80092a0:	b17b      	cbz	r3, 80092c2 <xQueueGenericSend+0x13a>
 80092a2:	f104 0a10 	add.w	sl, r4, #16
 80092a6:	e001      	b.n	80092ac <xQueueGenericSend+0x124>
 80092a8:	6923      	ldr	r3, [r4, #16]
 80092aa:	b153      	cbz	r3, 80092c2 <xQueueGenericSend+0x13a>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80092ac:	4650      	mov	r0, sl
 80092ae:	f001 f8a1 	bl	800a3f4 <xTaskRemoveFromEventList>
 80092b2:	b108      	cbz	r0, 80092b8 <xQueueGenericSend+0x130>
					vTaskMissedYield();
 80092b4:	f001 f938 	bl	800a528 <vTaskMissedYield>
 80092b8:	3d01      	subs	r5, #1
 80092ba:	b2eb      	uxtb	r3, r5
 80092bc:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d1f2      	bne.n	80092a8 <xQueueGenericSend+0x120>
		pxQueue->cRxLock = queueUNLOCKED;
 80092c2:	23ff      	movs	r3, #255	; 0xff
 80092c4:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
 80092c8:	f001 fa76 	bl	800a7b8 <vPortExitCritical>
				( void ) xTaskResumeAll();
 80092cc:	f000 ff04 	bl	800a0d8 <xTaskResumeAll>
		taskENTER_CRITICAL();
 80092d0:	f001 fa50 	bl	800a774 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80092d4:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80092d6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80092d8:	429a      	cmp	r2, r3
 80092da:	f04f 0a01 	mov.w	sl, #1
 80092de:	d289      	bcs.n	80091f4 <xQueueGenericSend+0x6c>
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80092e0:	6c22      	ldr	r2, [r4, #64]	; 0x40
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80092e2:	6ba5      	ldr	r5, [r4, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80092e4:	2a00      	cmp	r2, #0
 80092e6:	f000 8086 	beq.w	80093f6 <xQueueGenericSend+0x26e>
	else if( xPosition == queueSEND_TO_BACK )
 80092ea:	2e00      	cmp	r6, #0
 80092ec:	f000 80a1 	beq.w	8009432 <xQueueGenericSend+0x2aa>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80092f0:	4639      	mov	r1, r7
 80092f2:	68e0      	ldr	r0, [r4, #12]
 80092f4:	f005 fc06 	bl	800eb04 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 80092f8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80092fa:	68e2      	ldr	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80092fc:	6821      	ldr	r1, [r4, #0]
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 80092fe:	425b      	negs	r3, r3
 8009300:	441a      	add	r2, r3
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009302:	428a      	cmp	r2, r1
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8009304:	60e2      	str	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009306:	d202      	bcs.n	800930e <xQueueGenericSend+0x186>
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8009308:	6862      	ldr	r2, [r4, #4]
 800930a:	4413      	add	r3, r2
 800930c:	60e3      	str	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 800930e:	2e02      	cmp	r6, #2
 8009310:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009312:	f000 80c6 	beq.w	80094a2 <xQueueGenericSend+0x31a>
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 8009316:	3501      	adds	r5, #1
 8009318:	63a5      	str	r5, [r4, #56]	; 0x38
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800931a:	2b00      	cmp	r3, #0
 800931c:	d071      	beq.n	8009402 <xQueueGenericSend+0x27a>
 800931e:	e09b      	b.n	8009458 <xQueueGenericSend+0x2d0>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8009320:	f104 0a10 	add.w	sl, r4, #16
	taskEXIT_CRITICAL();
 8009324:	f001 fa48 	bl	800a7b8 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8009328:	4650      	mov	r0, sl
 800932a:	9901      	ldr	r1, [sp, #4]
 800932c:	f001 f812 	bl	800a354 <vTaskPlaceOnEventList>
	taskENTER_CRITICAL();
 8009330:	f001 fa20 	bl	800a774 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8009334:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
 8009338:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800933a:	2d00      	cmp	r5, #0
 800933c:	dd11      	ble.n	8009362 <xQueueGenericSend+0x1da>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800933e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009340:	b17b      	cbz	r3, 8009362 <xQueueGenericSend+0x1da>
 8009342:	f104 0b24 	add.w	fp, r4, #36	; 0x24
 8009346:	e001      	b.n	800934c <xQueueGenericSend+0x1c4>
 8009348:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800934a:	b153      	cbz	r3, 8009362 <xQueueGenericSend+0x1da>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800934c:	4658      	mov	r0, fp
 800934e:	f001 f851 	bl	800a3f4 <xTaskRemoveFromEventList>
 8009352:	b108      	cbz	r0, 8009358 <xQueueGenericSend+0x1d0>
						vTaskMissedYield();
 8009354:	f001 f8e8 	bl	800a528 <vTaskMissedYield>
 8009358:	3d01      	subs	r5, #1
 800935a:	b2eb      	uxtb	r3, r5
 800935c:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800935e:	2b00      	cmp	r3, #0
 8009360:	d1f2      	bne.n	8009348 <xQueueGenericSend+0x1c0>
		pxQueue->cTxLock = queueUNLOCKED;
 8009362:	23ff      	movs	r3, #255	; 0xff
 8009364:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	taskEXIT_CRITICAL();
 8009368:	f001 fa26 	bl	800a7b8 <vPortExitCritical>
	taskENTER_CRITICAL();
 800936c:	f001 fa02 	bl	800a774 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 8009370:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
 8009374:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009376:	2d00      	cmp	r5, #0
 8009378:	dc0a      	bgt.n	8009390 <xQueueGenericSend+0x208>
 800937a:	e00c      	b.n	8009396 <xQueueGenericSend+0x20e>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800937c:	4650      	mov	r0, sl
 800937e:	f001 f839 	bl	800a3f4 <xTaskRemoveFromEventList>
 8009382:	b108      	cbz	r0, 8009388 <xQueueGenericSend+0x200>
					vTaskMissedYield();
 8009384:	f001 f8d0 	bl	800a528 <vTaskMissedYield>
 8009388:	3d01      	subs	r5, #1
 800938a:	b2eb      	uxtb	r3, r5
 800938c:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800938e:	b113      	cbz	r3, 8009396 <xQueueGenericSend+0x20e>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009390:	6923      	ldr	r3, [r4, #16]
 8009392:	2b00      	cmp	r3, #0
 8009394:	d1f2      	bne.n	800937c <xQueueGenericSend+0x1f4>
		pxQueue->cRxLock = queueUNLOCKED;
 8009396:	23ff      	movs	r3, #255	; 0xff
 8009398:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
 800939c:	f001 fa0c 	bl	800a7b8 <vPortExitCritical>
				if( xTaskResumeAll() == pdFALSE )
 80093a0:	f000 fe9a 	bl	800a0d8 <xTaskResumeAll>
 80093a4:	2800      	cmp	r0, #0
 80093a6:	d193      	bne.n	80092d0 <xQueueGenericSend+0x148>
					portYIELD_WITHIN_API();
 80093a8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80093ac:	f8c9 3000 	str.w	r3, [r9]
 80093b0:	f3bf 8f4f 	dsb	sy
 80093b4:	f3bf 8f6f 	isb	sy
 80093b8:	e78a      	b.n	80092d0 <xQueueGenericSend+0x148>
 80093ba:	f04f 0a00 	mov.w	sl, #0
 80093be:	e70f      	b.n	80091e0 <xQueueGenericSend+0x58>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80093c0:	6c02      	ldr	r2, [r0, #64]	; 0x40
 80093c2:	2a00      	cmp	r2, #0
 80093c4:	f43f aeea 	beq.w	800919c <xQueueGenericSend+0x14>
 80093c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093cc:	f383 8811 	msr	BASEPRI, r3
 80093d0:	f3bf 8f6f 	isb	sy
 80093d4:	f3bf 8f4f 	dsb	sy
 80093d8:	e7fe      	b.n	80093d8 <xQueueGenericSend+0x250>
 80093da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093de:	f383 8811 	msr	BASEPRI, r3
 80093e2:	f3bf 8f6f 	isb	sy
 80093e6:	f3bf 8f4f 	dsb	sy
 80093ea:	e7fe      	b.n	80093ea <xQueueGenericSend+0x262>
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80093ec:	6c22      	ldr	r2, [r4, #64]	; 0x40
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80093ee:	6ba5      	ldr	r5, [r4, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80093f0:	2a00      	cmp	r2, #0
 80093f2:	f47f af7d 	bne.w	80092f0 <xQueueGenericSend+0x168>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80093f6:	6826      	ldr	r6, [r4, #0]
 80093f8:	3501      	adds	r5, #1
 80093fa:	b146      	cbz	r6, 800940e <xQueueGenericSend+0x286>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80093fc:	6a63      	ldr	r3, [r4, #36]	; 0x24
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 80093fe:	63a5      	str	r5, [r4, #56]	; 0x38
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009400:	bb53      	cbnz	r3, 8009458 <xQueueGenericSend+0x2d0>
				taskEXIT_CRITICAL();
 8009402:	f001 f9d9 	bl	800a7b8 <vPortExitCritical>
				return pdPASS;
 8009406:	2001      	movs	r0, #1
}
 8009408:	b005      	add	sp, #20
 800940a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 800940e:	6860      	ldr	r0, [r4, #4]
 8009410:	f001 f8f0 	bl	800a5f4 <xTaskPriorityDisinherit>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009414:	6a63      	ldr	r3, [r4, #36]	; 0x24
				pxQueue->pxMutexHolder = NULL;
 8009416:	6066      	str	r6, [r4, #4]
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 8009418:	63a5      	str	r5, [r4, #56]	; 0x38
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800941a:	b9eb      	cbnz	r3, 8009458 <xQueueGenericSend+0x2d0>
					else if( xYieldRequired != pdFALSE )
 800941c:	2800      	cmp	r0, #0
 800941e:	d0f0      	beq.n	8009402 <xQueueGenericSend+0x27a>
						queueYIELD_IF_USING_PREEMPTION();
 8009420:	4b37      	ldr	r3, [pc, #220]	; (8009500 <xQueueGenericSend+0x378>)
 8009422:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009426:	601a      	str	r2, [r3, #0]
 8009428:	f3bf 8f4f 	dsb	sy
 800942c:	f3bf 8f6f 	isb	sy
 8009430:	e7e7      	b.n	8009402 <xQueueGenericSend+0x27a>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8009432:	4639      	mov	r1, r7
 8009434:	68a0      	ldr	r0, [r4, #8]
 8009436:	f005 fb65 	bl	800eb04 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800943a:	68a3      	ldr	r3, [r4, #8]
 800943c:	6c21      	ldr	r1, [r4, #64]	; 0x40
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800943e:	6862      	ldr	r2, [r4, #4]
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8009440:	440b      	add	r3, r1
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009442:	4293      	cmp	r3, r2
 8009444:	f105 0501 	add.w	r5, r5, #1
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8009448:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800944a:	d3d7      	bcc.n	80093fc <xQueueGenericSend+0x274>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800944c:	6a63      	ldr	r3, [r4, #36]	; 0x24
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800944e:	6822      	ldr	r2, [r4, #0]
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 8009450:	63a5      	str	r5, [r4, #56]	; 0x38
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8009452:	60a2      	str	r2, [r4, #8]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009454:	2b00      	cmp	r3, #0
 8009456:	d0d4      	beq.n	8009402 <xQueueGenericSend+0x27a>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009458:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800945c:	f000 ffca 	bl	800a3f4 <xTaskRemoveFromEventList>
 8009460:	2800      	cmp	r0, #0
 8009462:	d1dd      	bne.n	8009420 <xQueueGenericSend+0x298>
 8009464:	e7cd      	b.n	8009402 <xQueueGenericSend+0x27a>
	taskENTER_CRITICAL();
 8009466:	f001 f985 	bl	800a774 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 800946a:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
 800946e:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009470:	2d00      	cmp	r5, #0
 8009472:	dd1d      	ble.n	80094b0 <xQueueGenericSend+0x328>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009474:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009476:	b1db      	cbz	r3, 80094b0 <xQueueGenericSend+0x328>
 8009478:	f104 0624 	add.w	r6, r4, #36	; 0x24
 800947c:	e005      	b.n	800948a <xQueueGenericSend+0x302>
 800947e:	3d01      	subs	r5, #1
 8009480:	b2eb      	uxtb	r3, r5
 8009482:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009484:	b1a3      	cbz	r3, 80094b0 <xQueueGenericSend+0x328>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009486:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009488:	b193      	cbz	r3, 80094b0 <xQueueGenericSend+0x328>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800948a:	4630      	mov	r0, r6
 800948c:	f000 ffb2 	bl	800a3f4 <xTaskRemoveFromEventList>
 8009490:	2800      	cmp	r0, #0
 8009492:	d0f4      	beq.n	800947e <xQueueGenericSend+0x2f6>
						vTaskMissedYield();
 8009494:	f001 f848 	bl	800a528 <vTaskMissedYield>
 8009498:	e7f1      	b.n	800947e <xQueueGenericSend+0x2f6>
					taskEXIT_CRITICAL();
 800949a:	f001 f98d 	bl	800a7b8 <vPortExitCritical>
					return errQUEUE_FULL;
 800949e:	4628      	mov	r0, r5
 80094a0:	e7b2      	b.n	8009408 <xQueueGenericSend+0x280>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80094a2:	2d00      	cmp	r5, #0
 80094a4:	d1ab      	bne.n	80093fe <xQueueGenericSend+0x276>
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 80094a6:	2201      	movs	r2, #1
 80094a8:	63a2      	str	r2, [r4, #56]	; 0x38
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80094aa:	2b00      	cmp	r3, #0
 80094ac:	d0a9      	beq.n	8009402 <xQueueGenericSend+0x27a>
 80094ae:	e7d3      	b.n	8009458 <xQueueGenericSend+0x2d0>
		pxQueue->cTxLock = queueUNLOCKED;
 80094b0:	23ff      	movs	r3, #255	; 0xff
 80094b2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	taskEXIT_CRITICAL();
 80094b6:	f001 f97f 	bl	800a7b8 <vPortExitCritical>
	taskENTER_CRITICAL();
 80094ba:	f001 f95b 	bl	800a774 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 80094be:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
 80094c2:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80094c4:	2d00      	cmp	r5, #0
 80094c6:	dd12      	ble.n	80094ee <xQueueGenericSend+0x366>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80094c8:	6923      	ldr	r3, [r4, #16]
 80094ca:	b183      	cbz	r3, 80094ee <xQueueGenericSend+0x366>
 80094cc:	f104 0610 	add.w	r6, r4, #16
 80094d0:	e005      	b.n	80094de <xQueueGenericSend+0x356>
 80094d2:	3d01      	subs	r5, #1
 80094d4:	b2eb      	uxtb	r3, r5
 80094d6:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80094d8:	b14b      	cbz	r3, 80094ee <xQueueGenericSend+0x366>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80094da:	6923      	ldr	r3, [r4, #16]
 80094dc:	b13b      	cbz	r3, 80094ee <xQueueGenericSend+0x366>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80094de:	4630      	mov	r0, r6
 80094e0:	f000 ff88 	bl	800a3f4 <xTaskRemoveFromEventList>
 80094e4:	2800      	cmp	r0, #0
 80094e6:	d0f4      	beq.n	80094d2 <xQueueGenericSend+0x34a>
					vTaskMissedYield();
 80094e8:	f001 f81e 	bl	800a528 <vTaskMissedYield>
 80094ec:	e7f1      	b.n	80094d2 <xQueueGenericSend+0x34a>
		pxQueue->cRxLock = queueUNLOCKED;
 80094ee:	23ff      	movs	r3, #255	; 0xff
 80094f0:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
 80094f4:	f001 f960 	bl	800a7b8 <vPortExitCritical>
			( void ) xTaskResumeAll();
 80094f8:	f000 fdee 	bl	800a0d8 <xTaskResumeAll>
			return errQUEUE_FULL;
 80094fc:	2000      	movs	r0, #0
 80094fe:	e783      	b.n	8009408 <xQueueGenericSend+0x280>
 8009500:	e000ed04 	.word	0xe000ed04

08009504 <xQueueCreateMutex>:
	{
 8009504:	b570      	push	{r4, r5, r6, lr}
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8009506:	2048      	movs	r0, #72	; 0x48
 8009508:	f001 fa96 	bl	800aa38 <pvPortMalloc>
		if( pxNewQueue != NULL )
 800950c:	4604      	mov	r4, r0
 800950e:	b350      	cbz	r0, 8009566 <xQueueCreateMutex+0x62>
	pxNewQueue->uxItemSize = uxItemSize;
 8009510:	2500      	movs	r5, #0
	pxNewQueue->uxLength = uxQueueLength;
 8009512:	2301      	movs	r3, #1
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8009514:	6020      	str	r0, [r4, #0]
	pxNewQueue->uxItemSize = uxItemSize;
 8009516:	e9c0 350f 	strd	r3, r5, [r0, #60]	; 0x3c
	taskENTER_CRITICAL();
 800951a:	f001 f92b 	bl	800a774 <vPortEnterCritical>
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800951e:	e9d4 320f 	ldrd	r3, r2, [r4, #60]	; 0x3c
 8009522:	6821      	ldr	r1, [r4, #0]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8009524:	63a5      	str	r5, [r4, #56]	; 0x38
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8009526:	fb03 f302 	mul.w	r3, r3, r2
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 800952a:	1a9a      	subs	r2, r3, r2
 800952c:	440a      	add	r2, r1
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800952e:	440b      	add	r3, r1
		pxQueue->cRxLock = queueUNLOCKED;
 8009530:	26ff      	movs	r6, #255	; 0xff
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8009532:	e9c4 3101 	strd	r3, r1, [r4, #4]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8009536:	60e2      	str	r2, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8009538:	f884 6044 	strb.w	r6, [r4, #68]	; 0x44
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800953c:	f104 0010 	add.w	r0, r4, #16
		pxQueue->cTxLock = queueUNLOCKED;
 8009540:	f884 6045 	strb.w	r6, [r4, #69]	; 0x45
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8009544:	f7ff fd8e 	bl	8009064 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8009548:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800954c:	f7ff fd8a 	bl	8009064 <vListInitialise>
	taskEXIT_CRITICAL();
 8009550:	f001 f932 	bl	800a7b8 <vPortExitCritical>
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8009554:	e9c4 5500 	strd	r5, r5, [r4]
			pxNewQueue->u.uxRecursiveCallCount = 0;
 8009558:	60e5      	str	r5, [r4, #12]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800955a:	462b      	mov	r3, r5
 800955c:	462a      	mov	r2, r5
 800955e:	4629      	mov	r1, r5
 8009560:	4620      	mov	r0, r4
 8009562:	f7ff fe11 	bl	8009188 <xQueueGenericSend>
	}
 8009566:	4620      	mov	r0, r4
 8009568:	bd70      	pop	{r4, r5, r6, pc}
 800956a:	bf00      	nop

0800956c <xQueueGiveMutexRecursive>:
	{
 800956c:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxMutex );
 800956e:	b138      	cbz	r0, 8009580 <xQueueGiveMutexRecursive+0x14>
		if( pxMutex->pxMutexHolder == ( void * ) xTaskGetCurrentTaskHandle() ) /*lint !e961 Not a redundant cast as TaskHandle_t is a typedef. */
 8009570:	6845      	ldr	r5, [r0, #4]
 8009572:	4604      	mov	r4, r0
 8009574:	f000 ffde 	bl	800a534 <xTaskGetCurrentTaskHandle>
 8009578:	4285      	cmp	r5, r0
 800957a:	d00a      	beq.n	8009592 <xQueueGiveMutexRecursive+0x26>
			xReturn = pdFAIL;
 800957c:	2000      	movs	r0, #0
	}
 800957e:	bd38      	pop	{r3, r4, r5, pc}
 8009580:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009584:	f383 8811 	msr	BASEPRI, r3
 8009588:	f3bf 8f6f 	isb	sy
 800958c:	f3bf 8f4f 	dsb	sy
 8009590:	e7fe      	b.n	8009590 <xQueueGiveMutexRecursive+0x24>
			( pxMutex->u.uxRecursiveCallCount )--;
 8009592:	68e3      	ldr	r3, [r4, #12]
 8009594:	3b01      	subs	r3, #1
 8009596:	60e3      	str	r3, [r4, #12]
			if( pxMutex->u.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8009598:	b10b      	cbz	r3, 800959e <xQueueGiveMutexRecursive+0x32>
			xReturn = pdPASS;
 800959a:	2001      	movs	r0, #1
	}
 800959c:	bd38      	pop	{r3, r4, r5, pc}
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 800959e:	4620      	mov	r0, r4
 80095a0:	461a      	mov	r2, r3
 80095a2:	4619      	mov	r1, r3
 80095a4:	f7ff fdf0 	bl	8009188 <xQueueGenericSend>
			xReturn = pdPASS;
 80095a8:	2001      	movs	r0, #1
	}
 80095aa:	bd38      	pop	{r3, r4, r5, pc}

080095ac <xQueueGenericSendFromISR>:
	configASSERT( pxQueue );
 80095ac:	2800      	cmp	r0, #0
 80095ae:	d037      	beq.n	8009620 <xQueueGenericSendFromISR+0x74>
{
 80095b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80095b4:	b341      	cbz	r1, 8009608 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80095b6:	2b02      	cmp	r3, #2
 80095b8:	d10b      	bne.n	80095d2 <xQueueGenericSendFromISR+0x26>
 80095ba:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 80095bc:	2c01      	cmp	r4, #1
 80095be:	d008      	beq.n	80095d2 <xQueueGenericSendFromISR+0x26>
 80095c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80095c4:	f383 8811 	msr	BASEPRI, r3
 80095c8:	f3bf 8f6f 	isb	sy
 80095cc:	f3bf 8f4f 	dsb	sy
 80095d0:	e7fe      	b.n	80095d0 <xQueueGenericSendFromISR+0x24>
 80095d2:	4604      	mov	r4, r0
 80095d4:	461f      	mov	r7, r3
 80095d6:	4691      	mov	r9, r2
 80095d8:	468a      	mov	sl, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80095da:	f001 f9d7 	bl	800a98c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80095de:	f3ef 8811 	mrs	r8, BASEPRI
 80095e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80095e6:	f383 8811 	msr	BASEPRI, r3
 80095ea:	f3bf 8f6f 	isb	sy
 80095ee:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80095f2:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80095f4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80095f6:	429a      	cmp	r2, r3
 80095f8:	d31b      	bcc.n	8009632 <xQueueGenericSendFromISR+0x86>
 80095fa:	2f02      	cmp	r7, #2
 80095fc:	d034      	beq.n	8009668 <xQueueGenericSendFromISR+0xbc>
			xReturn = errQUEUE_FULL;
 80095fe:	2000      	movs	r0, #0
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009600:	f388 8811 	msr	BASEPRI, r8
}
 8009604:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009608:	6c04      	ldr	r4, [r0, #64]	; 0x40
 800960a:	2c00      	cmp	r4, #0
 800960c:	d0d3      	beq.n	80095b6 <xQueueGenericSendFromISR+0xa>
	__asm volatile
 800960e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009612:	f383 8811 	msr	BASEPRI, r3
 8009616:	f3bf 8f6f 	isb	sy
 800961a:	f3bf 8f4f 	dsb	sy
 800961e:	e7fe      	b.n	800961e <xQueueGenericSendFromISR+0x72>
 8009620:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009624:	f383 8811 	msr	BASEPRI, r3
 8009628:	f3bf 8f6f 	isb	sy
 800962c:	f3bf 8f4f 	dsb	sy
 8009630:	e7fe      	b.n	8009630 <xQueueGenericSendFromISR+0x84>
			const int8_t cTxLock = pxQueue->cTxLock;
 8009632:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8009636:	6c22      	ldr	r2, [r4, #64]	; 0x40
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009638:	6ba6      	ldr	r6, [r4, #56]	; 0x38
			const int8_t cTxLock = pxQueue->cTxLock;
 800963a:	b26d      	sxtb	r5, r5
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800963c:	b1da      	cbz	r2, 8009676 <xQueueGenericSendFromISR+0xca>
	else if( xPosition == queueSEND_TO_BACK )
 800963e:	b36f      	cbz	r7, 800969c <xQueueGenericSendFromISR+0xf0>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009640:	4651      	mov	r1, sl
 8009642:	68e0      	ldr	r0, [r4, #12]
 8009644:	f005 fa5e 	bl	800eb04 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8009648:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800964a:	68e2      	ldr	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800964c:	6821      	ldr	r1, [r4, #0]
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800964e:	425b      	negs	r3, r3
 8009650:	441a      	add	r2, r3
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009652:	428a      	cmp	r2, r1
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8009654:	60e2      	str	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009656:	d202      	bcs.n	800965e <xQueueGenericSendFromISR+0xb2>
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8009658:	6862      	ldr	r2, [r4, #4]
 800965a:	4413      	add	r3, r2
 800965c:	60e3      	str	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 800965e:	2f02      	cmp	r7, #2
 8009660:	d10f      	bne.n	8009682 <xQueueGenericSendFromISR+0xd6>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009662:	b176      	cbz	r6, 8009682 <xQueueGenericSendFromISR+0xd6>
				--uxMessagesWaiting;
 8009664:	3e01      	subs	r6, #1
 8009666:	e00c      	b.n	8009682 <xQueueGenericSendFromISR+0xd6>
			const int8_t cTxLock = pxQueue->cTxLock;
 8009668:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800966c:	6c22      	ldr	r2, [r4, #64]	; 0x40
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800966e:	6ba6      	ldr	r6, [r4, #56]	; 0x38
			const int8_t cTxLock = pxQueue->cTxLock;
 8009670:	b26d      	sxtb	r5, r5
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8009672:	2a00      	cmp	r2, #0
 8009674:	d1e4      	bne.n	8009640 <xQueueGenericSendFromISR+0x94>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009676:	6827      	ldr	r7, [r4, #0]
 8009678:	b91f      	cbnz	r7, 8009682 <xQueueGenericSendFromISR+0xd6>
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 800967a:	6860      	ldr	r0, [r4, #4]
 800967c:	f000 ffba 	bl	800a5f4 <xTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
 8009680:	6067      	str	r7, [r4, #4]
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 8009682:	3601      	adds	r6, #1
			if( cTxLock == queueUNLOCKED )
 8009684:	1c6b      	adds	r3, r5, #1
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 8009686:	63a6      	str	r6, [r4, #56]	; 0x38
			if( cTxLock == queueUNLOCKED )
 8009688:	d016      	beq.n	80096b8 <xQueueGenericSendFromISR+0x10c>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800968a:	1c6b      	adds	r3, r5, #1
 800968c:	b25b      	sxtb	r3, r3
 800968e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
			xReturn = pdPASS;
 8009692:	2001      	movs	r0, #1
	__asm volatile
 8009694:	f388 8811 	msr	BASEPRI, r8
}
 8009698:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 800969c:	4651      	mov	r1, sl
 800969e:	68a0      	ldr	r0, [r4, #8]
 80096a0:	f005 fa30 	bl	800eb04 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 80096a4:	68a3      	ldr	r3, [r4, #8]
 80096a6:	6c21      	ldr	r1, [r4, #64]	; 0x40
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80096a8:	6862      	ldr	r2, [r4, #4]
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 80096aa:	440b      	add	r3, r1
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80096ac:	4293      	cmp	r3, r2
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 80096ae:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80096b0:	d3e7      	bcc.n	8009682 <xQueueGenericSendFromISR+0xd6>
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80096b2:	6823      	ldr	r3, [r4, #0]
 80096b4:	60a3      	str	r3, [r4, #8]
 80096b6:	e7e4      	b.n	8009682 <xQueueGenericSendFromISR+0xd6>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80096b8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	d0e9      	beq.n	8009692 <xQueueGenericSendFromISR+0xe6>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80096be:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80096c2:	f000 fe97 	bl	800a3f4 <xTaskRemoveFromEventList>
 80096c6:	2800      	cmp	r0, #0
 80096c8:	d0e3      	beq.n	8009692 <xQueueGenericSendFromISR+0xe6>
							if( pxHigherPriorityTaskWoken != NULL )
 80096ca:	f1b9 0f00 	cmp.w	r9, #0
 80096ce:	d0e0      	beq.n	8009692 <xQueueGenericSendFromISR+0xe6>
								*pxHigherPriorityTaskWoken = pdTRUE;
 80096d0:	2001      	movs	r0, #1
 80096d2:	f8c9 0000 	str.w	r0, [r9]
 80096d6:	e793      	b.n	8009600 <xQueueGenericSendFromISR+0x54>

080096d8 <xQueueGenericReceive>:
{
 80096d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096dc:	b085      	sub	sp, #20
 80096de:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
 80096e0:	2800      	cmp	r0, #0
 80096e2:	f000 8158 	beq.w	8009996 <xQueueGenericReceive+0x2be>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80096e6:	2900      	cmp	r1, #0
 80096e8:	f000 8148 	beq.w	800997c <xQueueGenericReceive+0x2a4>
 80096ec:	4604      	mov	r4, r0
 80096ee:	4698      	mov	r8, r3
 80096f0:	460f      	mov	r7, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80096f2:	f000 ff25 	bl	800a540 <xTaskGetSchedulerState>
 80096f6:	b950      	cbnz	r0, 800970e <xQueueGenericReceive+0x36>
 80096f8:	9b01      	ldr	r3, [sp, #4]
 80096fa:	b143      	cbz	r3, 800970e <xQueueGenericReceive+0x36>
	__asm volatile
 80096fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009700:	f383 8811 	msr	BASEPRI, r3
 8009704:	f3bf 8f6f 	isb	sy
 8009708:	f3bf 8f4f 	dsb	sy
 800970c:	e7fe      	b.n	800970c <xQueueGenericReceive+0x34>
		taskENTER_CRITICAL();
 800970e:	f001 f831 	bl	800a774 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009712:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009714:	2d00      	cmp	r5, #0
 8009716:	f040 80ba 	bne.w	800988e <xQueueGenericReceive+0x1b6>
				if( xTicksToWait == ( TickType_t ) 0 )
 800971a:	9b01      	ldr	r3, [sp, #4]
 800971c:	2b00      	cmp	r3, #0
 800971e:	d06a      	beq.n	80097f6 <xQueueGenericReceive+0x11e>
					vTaskSetTimeOutState( &xTimeOut );
 8009720:	a802      	add	r0, sp, #8
 8009722:	f000 feab 	bl	800a47c <vTaskSetTimeOutState>
					portYIELD_WITHIN_API();
 8009726:	f8df b2bc 	ldr.w	fp, [pc, #700]	; 80099e4 <xQueueGenericReceive+0x30c>
		prvLockQueue( pxQueue );
 800972a:	46aa      	mov	sl, r5
 800972c:	f104 0624 	add.w	r6, r4, #36	; 0x24
		taskEXIT_CRITICAL();
 8009730:	f001 f842 	bl	800a7b8 <vPortExitCritical>
		vTaskSuspendAll();
 8009734:	f000 fc0e 	bl	8009f54 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009738:	f001 f81c 	bl	800a774 <vPortEnterCritical>
 800973c:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8009740:	2bff      	cmp	r3, #255	; 0xff
 8009742:	bf08      	it	eq
 8009744:	f884 a044 	strbeq.w	sl, [r4, #68]	; 0x44
 8009748:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800974c:	2bff      	cmp	r3, #255	; 0xff
 800974e:	bf08      	it	eq
 8009750:	f884 a045 	strbeq.w	sl, [r4, #69]	; 0x45
 8009754:	f001 f830 	bl	800a7b8 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009758:	a901      	add	r1, sp, #4
 800975a:	a802      	add	r0, sp, #8
 800975c:	f000 fea4 	bl	800a4a8 <xTaskCheckForTimeOut>
 8009760:	2800      	cmp	r0, #0
 8009762:	d14e      	bne.n	8009802 <xQueueGenericReceive+0x12a>
	taskENTER_CRITICAL();
 8009764:	f001 f806 	bl	800a774 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8009768:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800976a:	2b00      	cmp	r3, #0
 800976c:	f000 80b9 	beq.w	80098e2 <xQueueGenericReceive+0x20a>
	taskEXIT_CRITICAL();
 8009770:	f001 f822 	bl	800a7b8 <vPortExitCritical>
	taskENTER_CRITICAL();
 8009774:	f000 fffe 	bl	800a774 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8009778:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
 800977c:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800977e:	2d00      	cmp	r5, #0
 8009780:	dc0a      	bgt.n	8009798 <xQueueGenericReceive+0xc0>
 8009782:	e00c      	b.n	800979e <xQueueGenericReceive+0xc6>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009784:	4630      	mov	r0, r6
 8009786:	f000 fe35 	bl	800a3f4 <xTaskRemoveFromEventList>
 800978a:	b108      	cbz	r0, 8009790 <xQueueGenericReceive+0xb8>
						vTaskMissedYield();
 800978c:	f000 fecc 	bl	800a528 <vTaskMissedYield>
 8009790:	3d01      	subs	r5, #1
 8009792:	b2eb      	uxtb	r3, r5
 8009794:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009796:	b113      	cbz	r3, 800979e <xQueueGenericReceive+0xc6>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009798:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800979a:	2b00      	cmp	r3, #0
 800979c:	d1f2      	bne.n	8009784 <xQueueGenericReceive+0xac>
		pxQueue->cTxLock = queueUNLOCKED;
 800979e:	23ff      	movs	r3, #255	; 0xff
 80097a0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	taskEXIT_CRITICAL();
 80097a4:	f001 f808 	bl	800a7b8 <vPortExitCritical>
	taskENTER_CRITICAL();
 80097a8:	f000 ffe4 	bl	800a774 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 80097ac:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
 80097b0:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80097b2:	2d00      	cmp	r5, #0
 80097b4:	dd10      	ble.n	80097d8 <xQueueGenericReceive+0x100>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80097b6:	6923      	ldr	r3, [r4, #16]
 80097b8:	b173      	cbz	r3, 80097d8 <xQueueGenericReceive+0x100>
 80097ba:	f104 0910 	add.w	r9, r4, #16
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80097be:	4648      	mov	r0, r9
 80097c0:	f000 fe18 	bl	800a3f4 <xTaskRemoveFromEventList>
 80097c4:	b108      	cbz	r0, 80097ca <xQueueGenericReceive+0xf2>
					vTaskMissedYield();
 80097c6:	f000 feaf 	bl	800a528 <vTaskMissedYield>
 80097ca:	3d01      	subs	r5, #1
 80097cc:	b2eb      	uxtb	r3, r5
 80097ce:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80097d0:	b113      	cbz	r3, 80097d8 <xQueueGenericReceive+0x100>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80097d2:	6923      	ldr	r3, [r4, #16]
 80097d4:	2b00      	cmp	r3, #0
 80097d6:	d1f2      	bne.n	80097be <xQueueGenericReceive+0xe6>
		pxQueue->cRxLock = queueUNLOCKED;
 80097d8:	23ff      	movs	r3, #255	; 0xff
 80097da:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
 80097de:	f000 ffeb 	bl	800a7b8 <vPortExitCritical>
				( void ) xTaskResumeAll();
 80097e2:	f000 fc79 	bl	800a0d8 <xTaskResumeAll>
		taskENTER_CRITICAL();
 80097e6:	f000 ffc5 	bl	800a774 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80097ea:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80097ec:	2d00      	cmp	r5, #0
 80097ee:	d14e      	bne.n	800988e <xQueueGenericReceive+0x1b6>
				if( xTicksToWait == ( TickType_t ) 0 )
 80097f0:	9b01      	ldr	r3, [sp, #4]
 80097f2:	2b00      	cmp	r3, #0
 80097f4:	d19c      	bne.n	8009730 <xQueueGenericReceive+0x58>
					taskEXIT_CRITICAL();
 80097f6:	f000 ffdf 	bl	800a7b8 <vPortExitCritical>
					return errQUEUE_EMPTY;
 80097fa:	2000      	movs	r0, #0
}
 80097fc:	b005      	add	sp, #20
 80097fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	taskENTER_CRITICAL();
 8009802:	f000 ffb7 	bl	800a774 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8009806:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
 800980a:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800980c:	2d00      	cmp	r5, #0
 800980e:	dc0a      	bgt.n	8009826 <xQueueGenericReceive+0x14e>
 8009810:	e00c      	b.n	800982c <xQueueGenericReceive+0x154>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009812:	4630      	mov	r0, r6
 8009814:	f000 fdee 	bl	800a3f4 <xTaskRemoveFromEventList>
 8009818:	b108      	cbz	r0, 800981e <xQueueGenericReceive+0x146>
						vTaskMissedYield();
 800981a:	f000 fe85 	bl	800a528 <vTaskMissedYield>
 800981e:	3d01      	subs	r5, #1
 8009820:	b2eb      	uxtb	r3, r5
 8009822:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009824:	b113      	cbz	r3, 800982c <xQueueGenericReceive+0x154>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009826:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009828:	2b00      	cmp	r3, #0
 800982a:	d1f2      	bne.n	8009812 <xQueueGenericReceive+0x13a>
		pxQueue->cTxLock = queueUNLOCKED;
 800982c:	23ff      	movs	r3, #255	; 0xff
 800982e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	taskEXIT_CRITICAL();
 8009832:	f000 ffc1 	bl	800a7b8 <vPortExitCritical>
	taskENTER_CRITICAL();
 8009836:	f000 ff9d 	bl	800a774 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 800983a:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
 800983e:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009840:	2d00      	cmp	r5, #0
 8009842:	dd11      	ble.n	8009868 <xQueueGenericReceive+0x190>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009844:	6923      	ldr	r3, [r4, #16]
 8009846:	b17b      	cbz	r3, 8009868 <xQueueGenericReceive+0x190>
 8009848:	f104 0910 	add.w	r9, r4, #16
 800984c:	e001      	b.n	8009852 <xQueueGenericReceive+0x17a>
 800984e:	6923      	ldr	r3, [r4, #16]
 8009850:	b153      	cbz	r3, 8009868 <xQueueGenericReceive+0x190>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009852:	4648      	mov	r0, r9
 8009854:	f000 fdce 	bl	800a3f4 <xTaskRemoveFromEventList>
 8009858:	b108      	cbz	r0, 800985e <xQueueGenericReceive+0x186>
					vTaskMissedYield();
 800985a:	f000 fe65 	bl	800a528 <vTaskMissedYield>
 800985e:	3d01      	subs	r5, #1
 8009860:	b2eb      	uxtb	r3, r5
 8009862:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009864:	2b00      	cmp	r3, #0
 8009866:	d1f2      	bne.n	800984e <xQueueGenericReceive+0x176>
		pxQueue->cRxLock = queueUNLOCKED;
 8009868:	23ff      	movs	r3, #255	; 0xff
 800986a:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
 800986e:	f000 ffa3 	bl	800a7b8 <vPortExitCritical>
			( void ) xTaskResumeAll();
 8009872:	f000 fc31 	bl	800a0d8 <xTaskResumeAll>
	taskENTER_CRITICAL();
 8009876:	f000 ff7d 	bl	800a774 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800987a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800987c:	2b00      	cmp	r3, #0
 800987e:	d0ba      	beq.n	80097f6 <xQueueGenericReceive+0x11e>
	taskEXIT_CRITICAL();
 8009880:	f000 ff9a 	bl	800a7b8 <vPortExitCritical>
		taskENTER_CRITICAL();
 8009884:	f000 ff76 	bl	800a774 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009888:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800988a:	2d00      	cmp	r5, #0
 800988c:	d0b0      	beq.n	80097f0 <xQueueGenericReceive+0x118>
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800988e:	6c22      	ldr	r2, [r4, #64]	; 0x40
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
 8009890:	68e6      	ldr	r6, [r4, #12]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8009892:	b152      	cbz	r2, 80098aa <xQueueGenericReceive+0x1d2>
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8009894:	6861      	ldr	r1, [r4, #4]
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8009896:	18b3      	adds	r3, r6, r2
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8009898:	428b      	cmp	r3, r1
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 800989a:	60e3      	str	r3, [r4, #12]
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 800989c:	bf24      	itt	cs
 800989e:	6823      	ldrcs	r3, [r4, #0]
 80098a0:	60e3      	strcs	r3, [r4, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 80098a2:	4638      	mov	r0, r7
 80098a4:	68e1      	ldr	r1, [r4, #12]
 80098a6:	f005 f92d 	bl	800eb04 <memcpy>
				if( xJustPeeking == pdFALSE )
 80098aa:	f1b8 0f00 	cmp.w	r8, #0
 80098ae:	f040 8083 	bne.w	80099b8 <xQueueGenericReceive+0x2e0>
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80098b2:	6823      	ldr	r3, [r4, #0]
					pxQueue->uxMessagesWaiting = uxMessagesWaiting - 1;
 80098b4:	3d01      	subs	r5, #1
 80098b6:	63a5      	str	r5, [r4, #56]	; 0x38
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	f000 8086 	beq.w	80099ca <xQueueGenericReceive+0x2f2>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80098be:	6923      	ldr	r3, [r4, #16]
 80098c0:	2b00      	cmp	r3, #0
 80098c2:	d07c      	beq.n	80099be <xQueueGenericReceive+0x2e6>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80098c4:	f104 0010 	add.w	r0, r4, #16
 80098c8:	f000 fd94 	bl	800a3f4 <xTaskRemoveFromEventList>
 80098cc:	2800      	cmp	r0, #0
 80098ce:	d076      	beq.n	80099be <xQueueGenericReceive+0x2e6>
							queueYIELD_IF_USING_PREEMPTION();
 80098d0:	4b44      	ldr	r3, [pc, #272]	; (80099e4 <xQueueGenericReceive+0x30c>)
 80098d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80098d6:	601a      	str	r2, [r3, #0]
 80098d8:	f3bf 8f4f 	dsb	sy
 80098dc:	f3bf 8f6f 	isb	sy
 80098e0:	e06d      	b.n	80099be <xQueueGenericReceive+0x2e6>
	taskEXIT_CRITICAL();
 80098e2:	f000 ff69 	bl	800a7b8 <vPortExitCritical>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80098e6:	6823      	ldr	r3, [r4, #0]
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	d05d      	beq.n	80099a8 <xQueueGenericReceive+0x2d0>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80098ec:	9901      	ldr	r1, [sp, #4]
 80098ee:	4630      	mov	r0, r6
 80098f0:	f000 fd30 	bl	800a354 <vTaskPlaceOnEventList>
	taskENTER_CRITICAL();
 80098f4:	f000 ff3e 	bl	800a774 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 80098f8:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
 80098fc:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80098fe:	2d00      	cmp	r5, #0
 8009900:	dc0a      	bgt.n	8009918 <xQueueGenericReceive+0x240>
 8009902:	e00c      	b.n	800991e <xQueueGenericReceive+0x246>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009904:	4630      	mov	r0, r6
 8009906:	f000 fd75 	bl	800a3f4 <xTaskRemoveFromEventList>
 800990a:	b108      	cbz	r0, 8009910 <xQueueGenericReceive+0x238>
						vTaskMissedYield();
 800990c:	f000 fe0c 	bl	800a528 <vTaskMissedYield>
 8009910:	3d01      	subs	r5, #1
 8009912:	b2eb      	uxtb	r3, r5
 8009914:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009916:	b113      	cbz	r3, 800991e <xQueueGenericReceive+0x246>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009918:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800991a:	2b00      	cmp	r3, #0
 800991c:	d1f2      	bne.n	8009904 <xQueueGenericReceive+0x22c>
		pxQueue->cTxLock = queueUNLOCKED;
 800991e:	23ff      	movs	r3, #255	; 0xff
 8009920:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	taskEXIT_CRITICAL();
 8009924:	f000 ff48 	bl	800a7b8 <vPortExitCritical>
	taskENTER_CRITICAL();
 8009928:	f000 ff24 	bl	800a774 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 800992c:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
 8009930:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009932:	2d00      	cmp	r5, #0
 8009934:	dd10      	ble.n	8009958 <xQueueGenericReceive+0x280>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009936:	6923      	ldr	r3, [r4, #16]
 8009938:	b173      	cbz	r3, 8009958 <xQueueGenericReceive+0x280>
 800993a:	f104 0910 	add.w	r9, r4, #16
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800993e:	4648      	mov	r0, r9
 8009940:	f000 fd58 	bl	800a3f4 <xTaskRemoveFromEventList>
 8009944:	b108      	cbz	r0, 800994a <xQueueGenericReceive+0x272>
					vTaskMissedYield();
 8009946:	f000 fdef 	bl	800a528 <vTaskMissedYield>
 800994a:	3d01      	subs	r5, #1
 800994c:	b2eb      	uxtb	r3, r5
 800994e:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009950:	b113      	cbz	r3, 8009958 <xQueueGenericReceive+0x280>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009952:	6923      	ldr	r3, [r4, #16]
 8009954:	2b00      	cmp	r3, #0
 8009956:	d1f2      	bne.n	800993e <xQueueGenericReceive+0x266>
		pxQueue->cRxLock = queueUNLOCKED;
 8009958:	23ff      	movs	r3, #255	; 0xff
 800995a:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
 800995e:	f000 ff2b 	bl	800a7b8 <vPortExitCritical>
				if( xTaskResumeAll() == pdFALSE )
 8009962:	f000 fbb9 	bl	800a0d8 <xTaskResumeAll>
 8009966:	2800      	cmp	r0, #0
 8009968:	d18c      	bne.n	8009884 <xQueueGenericReceive+0x1ac>
					portYIELD_WITHIN_API();
 800996a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800996e:	f8cb 3000 	str.w	r3, [fp]
 8009972:	f3bf 8f4f 	dsb	sy
 8009976:	f3bf 8f6f 	isb	sy
 800997a:	e783      	b.n	8009884 <xQueueGenericReceive+0x1ac>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800997c:	6c02      	ldr	r2, [r0, #64]	; 0x40
 800997e:	2a00      	cmp	r2, #0
 8009980:	f43f aeb4 	beq.w	80096ec <xQueueGenericReceive+0x14>
 8009984:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009988:	f383 8811 	msr	BASEPRI, r3
 800998c:	f3bf 8f6f 	isb	sy
 8009990:	f3bf 8f4f 	dsb	sy
 8009994:	e7fe      	b.n	8009994 <xQueueGenericReceive+0x2bc>
 8009996:	f04f 0350 	mov.w	r3, #80	; 0x50
 800999a:	f383 8811 	msr	BASEPRI, r3
 800999e:	f3bf 8f6f 	isb	sy
 80099a2:	f3bf 8f4f 	dsb	sy
 80099a6:	e7fe      	b.n	80099a6 <xQueueGenericReceive+0x2ce>
						taskENTER_CRITICAL();
 80099a8:	f000 fee4 	bl	800a774 <vPortEnterCritical>
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 80099ac:	6860      	ldr	r0, [r4, #4]
 80099ae:	f000 fdd7 	bl	800a560 <vTaskPriorityInherit>
						taskEXIT_CRITICAL();
 80099b2:	f000 ff01 	bl	800a7b8 <vPortExitCritical>
 80099b6:	e799      	b.n	80098ec <xQueueGenericReceive+0x214>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80099b8:	6a63      	ldr	r3, [r4, #36]	; 0x24
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
 80099ba:	60e6      	str	r6, [r4, #12]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80099bc:	b94b      	cbnz	r3, 80099d2 <xQueueGenericReceive+0x2fa>
				taskEXIT_CRITICAL();
 80099be:	f000 fefb 	bl	800a7b8 <vPortExitCritical>
				return pdPASS;
 80099c2:	2001      	movs	r0, #1
}
 80099c4:	b005      	add	sp, #20
 80099c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 80099ca:	f000 fe6b 	bl	800a6a4 <pvTaskIncrementMutexHeldCount>
 80099ce:	6060      	str	r0, [r4, #4]
 80099d0:	e775      	b.n	80098be <xQueueGenericReceive+0x1e6>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80099d2:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80099d6:	f000 fd0d 	bl	800a3f4 <xTaskRemoveFromEventList>
 80099da:	2800      	cmp	r0, #0
 80099dc:	f47f af78 	bne.w	80098d0 <xQueueGenericReceive+0x1f8>
 80099e0:	e7ed      	b.n	80099be <xQueueGenericReceive+0x2e6>
 80099e2:	bf00      	nop
 80099e4:	e000ed04 	.word	0xe000ed04

080099e8 <xQueueTakeMutexRecursive>:
		configASSERT( pxMutex );
 80099e8:	b190      	cbz	r0, 8009a10 <xQueueTakeMutexRecursive+0x28>
	{
 80099ea:	b570      	push	{r4, r5, r6, lr}
		if( pxMutex->pxMutexHolder == ( void * ) xTaskGetCurrentTaskHandle() ) /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 80099ec:	6846      	ldr	r6, [r0, #4]
 80099ee:	4604      	mov	r4, r0
 80099f0:	460d      	mov	r5, r1
 80099f2:	f000 fd9f 	bl	800a534 <xTaskGetCurrentTaskHandle>
 80099f6:	4286      	cmp	r6, r0
 80099f8:	d013      	beq.n	8009a22 <xQueueTakeMutexRecursive+0x3a>
			xReturn = xQueueGenericReceive( pxMutex, NULL, xTicksToWait, pdFALSE );
 80099fa:	2300      	movs	r3, #0
 80099fc:	462a      	mov	r2, r5
 80099fe:	4619      	mov	r1, r3
 8009a00:	4620      	mov	r0, r4
 8009a02:	f7ff fe69 	bl	80096d8 <xQueueGenericReceive>
			if( xReturn != pdFAIL )
 8009a06:	b110      	cbz	r0, 8009a0e <xQueueTakeMutexRecursive+0x26>
				( pxMutex->u.uxRecursiveCallCount )++;
 8009a08:	68e3      	ldr	r3, [r4, #12]
 8009a0a:	3301      	adds	r3, #1
 8009a0c:	60e3      	str	r3, [r4, #12]
	}
 8009a0e:	bd70      	pop	{r4, r5, r6, pc}
 8009a10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a14:	f383 8811 	msr	BASEPRI, r3
 8009a18:	f3bf 8f6f 	isb	sy
 8009a1c:	f3bf 8f4f 	dsb	sy
 8009a20:	e7fe      	b.n	8009a20 <xQueueTakeMutexRecursive+0x38>
			( pxMutex->u.uxRecursiveCallCount )++;
 8009a22:	68e3      	ldr	r3, [r4, #12]
 8009a24:	3301      	adds	r3, #1
 8009a26:	60e3      	str	r3, [r4, #12]
			xReturn = pdPASS;
 8009a28:	2001      	movs	r0, #1
	}
 8009a2a:	bd70      	pop	{r4, r5, r6, pc}

08009a2c <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009a2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009a2e:	4b1b      	ldr	r3, [pc, #108]	; (8009a9c <prvAddCurrentTaskToDelayedList+0x70>)
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009a30:	4e1b      	ldr	r6, [pc, #108]	; (8009aa0 <prvAddCurrentTaskToDelayedList+0x74>)
const TickType_t xConstTickCount = xTickCount;
 8009a32:	681c      	ldr	r4, [r3, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009a34:	6833      	ldr	r3, [r6, #0]
{
 8009a36:	4605      	mov	r5, r0
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009a38:	1d18      	adds	r0, r3, #4
{
 8009a3a:	460f      	mov	r7, r1
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009a3c:	f7ff fb4c 	bl	80090d8 <uxListRemove>
 8009a40:	b940      	cbnz	r0, 8009a54 <prvAddCurrentTaskToDelayedList+0x28>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8009a42:	6833      	ldr	r3, [r6, #0]
 8009a44:	4917      	ldr	r1, [pc, #92]	; (8009aa4 <prvAddCurrentTaskToDelayedList+0x78>)
 8009a46:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8009a48:	680b      	ldr	r3, [r1, #0]
 8009a4a:	2201      	movs	r2, #1
 8009a4c:	4082      	lsls	r2, r0
 8009a4e:	ea23 0302 	bic.w	r3, r3, r2
 8009a52:	600b      	str	r3, [r1, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009a54:	1c6b      	adds	r3, r5, #1
 8009a56:	d017      	beq.n	8009a88 <prvAddCurrentTaskToDelayedList+0x5c>
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009a58:	6833      	ldr	r3, [r6, #0]
 8009a5a:	1964      	adds	r4, r4, r5
 8009a5c:	605c      	str	r4, [r3, #4]

			if( xTimeToWake < xConstTickCount )
 8009a5e:	d20b      	bcs.n	8009a78 <prvAddCurrentTaskToDelayedList+0x4c>
			}
			else
			{
				/* The wake time has not overflowed, so the current block list
				is used. */
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009a60:	4b11      	ldr	r3, [pc, #68]	; (8009aa8 <prvAddCurrentTaskToDelayedList+0x7c>)
 8009a62:	6818      	ldr	r0, [r3, #0]
 8009a64:	6831      	ldr	r1, [r6, #0]
 8009a66:	3104      	adds	r1, #4
 8009a68:	f7ff fb1c 	bl	80090a4 <vListInsert>

				/* If the task entering the blocked state was placed at the
				head of the list of blocked tasks then xNextTaskUnblockTime
				needs to be updated too. */
				if( xTimeToWake < xNextTaskUnblockTime )
 8009a6c:	4b0f      	ldr	r3, [pc, #60]	; (8009aac <prvAddCurrentTaskToDelayedList+0x80>)
 8009a6e:	681a      	ldr	r2, [r3, #0]
 8009a70:	42a2      	cmp	r2, r4
				{
					xNextTaskUnblockTime = xTimeToWake;
 8009a72:	bf88      	it	hi
 8009a74:	601c      	strhi	r4, [r3, #0]

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009a76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009a78:	4b0d      	ldr	r3, [pc, #52]	; (8009ab0 <prvAddCurrentTaskToDelayedList+0x84>)
 8009a7a:	6818      	ldr	r0, [r3, #0]
 8009a7c:	6831      	ldr	r1, [r6, #0]
}
 8009a7e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009a82:	3104      	adds	r1, #4
 8009a84:	f7ff bb0e 	b.w	80090a4 <vListInsert>
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009a88:	2f00      	cmp	r7, #0
 8009a8a:	d0e5      	beq.n	8009a58 <prvAddCurrentTaskToDelayedList+0x2c>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009a8c:	6831      	ldr	r1, [r6, #0]
 8009a8e:	4809      	ldr	r0, [pc, #36]	; (8009ab4 <prvAddCurrentTaskToDelayedList+0x88>)
 8009a90:	3104      	adds	r1, #4
}
 8009a92:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009a96:	f7ff baf5 	b.w	8009084 <vListInsertEnd>
 8009a9a:	bf00      	nop
 8009a9c:	200004b0 	.word	0x200004b0
 8009aa0:	2000038c 	.word	0x2000038c
 8009aa4:	20000438 	.word	0x20000438
 8009aa8:	20000390 	.word	0x20000390
 8009aac:	20000468 	.word	0x20000468
 8009ab0:	20000394 	.word	0x20000394
 8009ab4:	20000488 	.word	0x20000488

08009ab8 <xTaskCreate>:
	{
 8009ab8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009abc:	ea4f 0a82 	mov.w	sl, r2, lsl #2
	{
 8009ac0:	4680      	mov	r8, r0
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009ac2:	4650      	mov	r0, sl
	{
 8009ac4:	460d      	mov	r5, r1
 8009ac6:	4699      	mov	r9, r3
 8009ac8:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009aca:	f000 ffb5 	bl	800aa38 <pvPortMalloc>
			if( pxStack != NULL )
 8009ace:	2800      	cmp	r0, #0
 8009ad0:	f000 810e 	beq.w	8009cf0 <xTaskCreate+0x238>
 8009ad4:	4606      	mov	r6, r0
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8009ad6:	20b4      	movs	r0, #180	; 0xb4
 8009ad8:	f000 ffae 	bl	800aa38 <pvPortMalloc>
				if( pxNewTCB != NULL )
 8009adc:	4604      	mov	r4, r0
 8009ade:	2800      	cmp	r0, #0
 8009ae0:	f000 80da 	beq.w	8009c98 <xTaskCreate+0x1e0>
					pxNewTCB->pxStack = pxStack;
 8009ae4:	6306      	str	r6, [r0, #48]	; 0x30
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009ae6:	782b      	ldrb	r3, [r5, #0]
 8009ae8:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8009aec:	f1aa 0a04 	sub.w	sl, sl, #4
		if( pcName[ x ] == 0x00 )
 8009af0:	782b      	ldrb	r3, [r5, #0]
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8009af2:	4456      	add	r6, sl
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8009af4:	f026 0607 	bic.w	r6, r6, #7
		if( pcName[ x ] == 0x00 )
 8009af8:	2b00      	cmp	r3, #0
 8009afa:	d04d      	beq.n	8009b98 <xTaskCreate+0xe0>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009afc:	786b      	ldrb	r3, [r5, #1]
 8009afe:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
		if( pcName[ x ] == 0x00 )
 8009b02:	786b      	ldrb	r3, [r5, #1]
 8009b04:	2b00      	cmp	r3, #0
 8009b06:	d047      	beq.n	8009b98 <xTaskCreate+0xe0>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009b08:	78ab      	ldrb	r3, [r5, #2]
 8009b0a:	f880 3036 	strb.w	r3, [r0, #54]	; 0x36
		if( pcName[ x ] == 0x00 )
 8009b0e:	78ab      	ldrb	r3, [r5, #2]
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	d041      	beq.n	8009b98 <xTaskCreate+0xe0>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009b14:	78eb      	ldrb	r3, [r5, #3]
 8009b16:	f880 3037 	strb.w	r3, [r0, #55]	; 0x37
		if( pcName[ x ] == 0x00 )
 8009b1a:	78eb      	ldrb	r3, [r5, #3]
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	d03b      	beq.n	8009b98 <xTaskCreate+0xe0>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009b20:	792b      	ldrb	r3, [r5, #4]
 8009b22:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
		if( pcName[ x ] == 0x00 )
 8009b26:	792b      	ldrb	r3, [r5, #4]
 8009b28:	2b00      	cmp	r3, #0
 8009b2a:	d035      	beq.n	8009b98 <xTaskCreate+0xe0>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009b2c:	796b      	ldrb	r3, [r5, #5]
 8009b2e:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
		if( pcName[ x ] == 0x00 )
 8009b32:	796b      	ldrb	r3, [r5, #5]
 8009b34:	2b00      	cmp	r3, #0
 8009b36:	d02f      	beq.n	8009b98 <xTaskCreate+0xe0>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009b38:	79ab      	ldrb	r3, [r5, #6]
 8009b3a:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
		if( pcName[ x ] == 0x00 )
 8009b3e:	79ab      	ldrb	r3, [r5, #6]
 8009b40:	b353      	cbz	r3, 8009b98 <xTaskCreate+0xe0>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009b42:	79eb      	ldrb	r3, [r5, #7]
 8009b44:	f880 303b 	strb.w	r3, [r0, #59]	; 0x3b
		if( pcName[ x ] == 0x00 )
 8009b48:	79eb      	ldrb	r3, [r5, #7]
 8009b4a:	b32b      	cbz	r3, 8009b98 <xTaskCreate+0xe0>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009b4c:	7a2b      	ldrb	r3, [r5, #8]
 8009b4e:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
		if( pcName[ x ] == 0x00 )
 8009b52:	7a2b      	ldrb	r3, [r5, #8]
 8009b54:	b303      	cbz	r3, 8009b98 <xTaskCreate+0xe0>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009b56:	7a6b      	ldrb	r3, [r5, #9]
 8009b58:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
		if( pcName[ x ] == 0x00 )
 8009b5c:	7a6b      	ldrb	r3, [r5, #9]
 8009b5e:	b1db      	cbz	r3, 8009b98 <xTaskCreate+0xe0>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009b60:	7aab      	ldrb	r3, [r5, #10]
 8009b62:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
		if( pcName[ x ] == 0x00 )
 8009b66:	7aab      	ldrb	r3, [r5, #10]
 8009b68:	b1b3      	cbz	r3, 8009b98 <xTaskCreate+0xe0>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009b6a:	7aeb      	ldrb	r3, [r5, #11]
 8009b6c:	f880 303f 	strb.w	r3, [r0, #63]	; 0x3f
		if( pcName[ x ] == 0x00 )
 8009b70:	7aeb      	ldrb	r3, [r5, #11]
 8009b72:	b18b      	cbz	r3, 8009b98 <xTaskCreate+0xe0>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009b74:	7b2b      	ldrb	r3, [r5, #12]
 8009b76:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
		if( pcName[ x ] == 0x00 )
 8009b7a:	7b2b      	ldrb	r3, [r5, #12]
 8009b7c:	b163      	cbz	r3, 8009b98 <xTaskCreate+0xe0>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009b7e:	7b6b      	ldrb	r3, [r5, #13]
 8009b80:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
		if( pcName[ x ] == 0x00 )
 8009b84:	7b6b      	ldrb	r3, [r5, #13]
 8009b86:	b13b      	cbz	r3, 8009b98 <xTaskCreate+0xe0>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009b88:	7bab      	ldrb	r3, [r5, #14]
 8009b8a:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
		if( pcName[ x ] == 0x00 )
 8009b8e:	7bab      	ldrb	r3, [r5, #14]
 8009b90:	b113      	cbz	r3, 8009b98 <xTaskCreate+0xe0>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009b92:	7beb      	ldrb	r3, [r5, #15]
 8009b94:	f880 3043 	strb.w	r3, [r0, #67]	; 0x43
 8009b98:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8009b9a:	2d06      	cmp	r5, #6
 8009b9c:	bf28      	it	cs
 8009b9e:	2506      	movcs	r5, #6
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009ba0:	f04f 0b00 	mov.w	fp, #0
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009ba4:	f104 0a04 	add.w	sl, r4, #4
	pxNewTCB->uxPriority = uxPriority;
 8009ba8:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 8009baa:	6465      	str	r5, [r4, #68]	; 0x44
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009bac:	4650      	mov	r0, sl
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009bae:	f884 b043 	strb.w	fp, [r4, #67]	; 0x43
		pxNewTCB->uxMutexesHeld = 0;
 8009bb2:	f8c4 b048 	str.w	fp, [r4, #72]	; 0x48
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009bb6:	f7ff fa61 	bl	800907c <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009bba:	f1c5 0507 	rsb	r5, r5, #7
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009bbe:	f104 0018 	add.w	r0, r4, #24
 8009bc2:	f7ff fa5b 	bl	800907c <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009bc6:	61a5      	str	r5, [r4, #24]
		pxNewTCB->ulNotifiedValue = 0;
 8009bc8:	f8c4 b0ac 	str.w	fp, [r4, #172]	; 0xac
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8009bcc:	4659      	mov	r1, fp
 8009bce:	2260      	movs	r2, #96	; 0x60
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009bd0:	f884 b0b0 	strb.w	fp, [r4, #176]	; 0xb0
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009bd4:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009bd6:	6264      	str	r4, [r4, #36]	; 0x24
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8009bd8:	f104 004c 	add.w	r0, r4, #76	; 0x4c
 8009bdc:	f004 ff9d 	bl	800eb1a <memset>
 8009be0:	4d45      	ldr	r5, [pc, #276]	; (8009cf8 <xTaskCreate+0x240>)
 8009be2:	4b46      	ldr	r3, [pc, #280]	; (8009cfc <xTaskCreate+0x244>)
 8009be4:	4a46      	ldr	r2, [pc, #280]	; (8009d00 <xTaskCreate+0x248>)
 8009be6:	6522      	str	r2, [r4, #80]	; 0x50
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009be8:	4641      	mov	r1, r8
 8009bea:	464a      	mov	r2, r9
 8009bec:	4630      	mov	r0, r6
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8009bee:	e9c4 5315 	strd	r5, r3, [r4, #84]	; 0x54
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009bf2:	f000 fd95 	bl	800a720 <pxPortInitialiseStack>
 8009bf6:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
 8009bf8:	b107      	cbz	r7, 8009bfc <xTaskCreate+0x144>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009bfa:	603c      	str	r4, [r7, #0]
	taskENTER_CRITICAL();
 8009bfc:	f000 fdba 	bl	800a774 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 8009c00:	4a40      	ldr	r2, [pc, #256]	; (8009d04 <xTaskCreate+0x24c>)
		if( pxCurrentTCB == NULL )
 8009c02:	4e41      	ldr	r6, [pc, #260]	; (8009d08 <xTaskCreate+0x250>)
		uxCurrentNumberOfTasks++;
 8009c04:	6813      	ldr	r3, [r2, #0]
 8009c06:	3301      	adds	r3, #1
 8009c08:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8009c0a:	6833      	ldr	r3, [r6, #0]
 8009c0c:	2b00      	cmp	r3, #0
 8009c0e:	d03a      	beq.n	8009c86 <xTaskCreate+0x1ce>
			if( xSchedulerRunning == pdFALSE )
 8009c10:	4f3e      	ldr	r7, [pc, #248]	; (8009d0c <xTaskCreate+0x254>)
 8009c12:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8009c14:	683a      	ldr	r2, [r7, #0]
 8009c16:	b35a      	cbz	r2, 8009c70 <xTaskCreate+0x1b8>
 8009c18:	f8df 8114 	ldr.w	r8, [pc, #276]	; 8009d30 <xTaskCreate+0x278>
		uxTaskNumber++;
 8009c1c:	4a3c      	ldr	r2, [pc, #240]	; (8009d10 <xTaskCreate+0x258>)
		prvAddTaskToReadyList( pxNewTCB );
 8009c1e:	f8df c114 	ldr.w	ip, [pc, #276]	; 8009d34 <xTaskCreate+0x27c>
		uxTaskNumber++;
 8009c22:	6810      	ldr	r0, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8009c24:	f8dc e000 	ldr.w	lr, [ip]
 8009c28:	2501      	movs	r5, #1
		uxTaskNumber++;
 8009c2a:	4428      	add	r0, r5
 8009c2c:	6010      	str	r0, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8009c2e:	fa05 f203 	lsl.w	r2, r5, r3
 8009c32:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8009c36:	ea42 020e 	orr.w	r2, r2, lr
 8009c3a:	eb08 0083 	add.w	r0, r8, r3, lsl #2
 8009c3e:	4651      	mov	r1, sl
 8009c40:	f8cc 2000 	str.w	r2, [ip]
 8009c44:	f7ff fa1e 	bl	8009084 <vListInsertEnd>
	taskEXIT_CRITICAL();
 8009c48:	f000 fdb6 	bl	800a7b8 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 8009c4c:	683b      	ldr	r3, [r7, #0]
 8009c4e:	b1bb      	cbz	r3, 8009c80 <xTaskCreate+0x1c8>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009c50:	6832      	ldr	r2, [r6, #0]
 8009c52:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8009c54:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8009c56:	429a      	cmp	r2, r3
 8009c58:	d212      	bcs.n	8009c80 <xTaskCreate+0x1c8>
			taskYIELD_IF_USING_PREEMPTION();
 8009c5a:	4b2e      	ldr	r3, [pc, #184]	; (8009d14 <xTaskCreate+0x25c>)
 8009c5c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009c60:	601a      	str	r2, [r3, #0]
 8009c62:	f3bf 8f4f 	dsb	sy
 8009c66:	f3bf 8f6f 	isb	sy
			xReturn = pdPASS;
 8009c6a:	4628      	mov	r0, r5
	}
 8009c6c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009c70:	6832      	ldr	r2, [r6, #0]
 8009c72:	f8df 80bc 	ldr.w	r8, [pc, #188]	; 8009d30 <xTaskCreate+0x278>
 8009c76:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8009c78:	429a      	cmp	r2, r3
					pxCurrentTCB = pxNewTCB;
 8009c7a:	bf98      	it	ls
 8009c7c:	6034      	strls	r4, [r6, #0]
 8009c7e:	e7cd      	b.n	8009c1c <xTaskCreate+0x164>
			xReturn = pdPASS;
 8009c80:	4628      	mov	r0, r5
	}
 8009c82:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
			pxCurrentTCB = pxNewTCB;
 8009c86:	6034      	str	r4, [r6, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009c88:	6813      	ldr	r3, [r2, #0]
 8009c8a:	2b01      	cmp	r3, #1
 8009c8c:	d00b      	beq.n	8009ca6 <xTaskCreate+0x1ee>
 8009c8e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8009c90:	f8df 809c 	ldr.w	r8, [pc, #156]	; 8009d30 <xTaskCreate+0x278>
 8009c94:	4f1d      	ldr	r7, [pc, #116]	; (8009d0c <xTaskCreate+0x254>)
 8009c96:	e7c1      	b.n	8009c1c <xTaskCreate+0x164>
					vPortFree( pxStack );
 8009c98:	4630      	mov	r0, r6
 8009c9a:	f000 ff59 	bl	800ab50 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009c9e:	f04f 30ff 	mov.w	r0, #4294967295
	}
 8009ca2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ca6:	f8df 8088 	ldr.w	r8, [pc, #136]	; 8009d30 <xTaskCreate+0x278>
 8009caa:	4645      	mov	r5, r8
 8009cac:	f108 078c 	add.w	r7, r8, #140	; 0x8c
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009cb0:	4628      	mov	r0, r5
 8009cb2:	3514      	adds	r5, #20
 8009cb4:	f7ff f9d6 	bl	8009064 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009cb8:	42bd      	cmp	r5, r7
 8009cba:	d1f9      	bne.n	8009cb0 <xTaskCreate+0x1f8>
	vListInitialise( &xDelayedTaskList1 );
 8009cbc:	f8df 9078 	ldr.w	r9, [pc, #120]	; 8009d38 <xTaskCreate+0x280>
	vListInitialise( &xDelayedTaskList2 );
 8009cc0:	4d15      	ldr	r5, [pc, #84]	; (8009d18 <xTaskCreate+0x260>)
 8009cc2:	4f12      	ldr	r7, [pc, #72]	; (8009d0c <xTaskCreate+0x254>)
	vListInitialise( &xDelayedTaskList1 );
 8009cc4:	4648      	mov	r0, r9
 8009cc6:	f7ff f9cd 	bl	8009064 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009cca:	4628      	mov	r0, r5
 8009ccc:	f7ff f9ca 	bl	8009064 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009cd0:	4812      	ldr	r0, [pc, #72]	; (8009d1c <xTaskCreate+0x264>)
 8009cd2:	f7ff f9c7 	bl	8009064 <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 8009cd6:	4812      	ldr	r0, [pc, #72]	; (8009d20 <xTaskCreate+0x268>)
 8009cd8:	f7ff f9c4 	bl	8009064 <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 8009cdc:	4811      	ldr	r0, [pc, #68]	; (8009d24 <xTaskCreate+0x26c>)
 8009cde:	f7ff f9c1 	bl	8009064 <vListInitialise>
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009ce2:	4b11      	ldr	r3, [pc, #68]	; (8009d28 <xTaskCreate+0x270>)
	pxDelayedTaskList = &xDelayedTaskList1;
 8009ce4:	4a11      	ldr	r2, [pc, #68]	; (8009d2c <xTaskCreate+0x274>)
 8009ce6:	f8c2 9000 	str.w	r9, [r2]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009cea:	601d      	str	r5, [r3, #0]
 8009cec:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8009cee:	e795      	b.n	8009c1c <xTaskCreate+0x164>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009cf0:	f04f 30ff 	mov.w	r0, #4294967295
 8009cf4:	e7ba      	b.n	8009c6c <xTaskCreate+0x1b4>
 8009cf6:	bf00      	nop
 8009cf8:	08011d88 	.word	0x08011d88
 8009cfc:	08011d48 	.word	0x08011d48
 8009d00:	08011d68 	.word	0x08011d68
 8009d04:	20000424 	.word	0x20000424
 8009d08:	2000038c 	.word	0x2000038c
 8009d0c:	20000484 	.word	0x20000484
 8009d10:	20000434 	.word	0x20000434
 8009d14:	e000ed04 	.word	0xe000ed04
 8009d18:	20000450 	.word	0x20000450
 8009d1c:	20000470 	.word	0x20000470
 8009d20:	2000049c 	.word	0x2000049c
 8009d24:	20000488 	.word	0x20000488
 8009d28:	20000394 	.word	0x20000394
 8009d2c:	20000390 	.word	0x20000390
 8009d30:	20000398 	.word	0x20000398
 8009d34:	20000438 	.word	0x20000438
 8009d38:	2000043c 	.word	0x2000043c

08009d3c <vTaskStartScheduler>:
{
 8009d3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009d40:	f44f 7000 	mov.w	r0, #512	; 0x200
 8009d44:	f000 fe78 	bl	800aa38 <pvPortMalloc>
			if( pxStack != NULL )
 8009d48:	2800      	cmp	r0, #0
 8009d4a:	f000 80a4 	beq.w	8009e96 <vTaskStartScheduler+0x15a>
 8009d4e:	4606      	mov	r6, r0
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8009d50:	20b4      	movs	r0, #180	; 0xb4
 8009d52:	f000 fe71 	bl	800aa38 <pvPortMalloc>
				if( pxNewTCB != NULL )
 8009d56:	4604      	mov	r4, r0
 8009d58:	2800      	cmp	r0, #0
 8009d5a:	f000 8099 	beq.w	8009e90 <vTaskStartScheduler+0x154>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009d5e:	2500      	movs	r5, #0
 8009d60:	4b65      	ldr	r3, [pc, #404]	; (8009ef8 <vTaskStartScheduler+0x1bc>)
 8009d62:	6343      	str	r3, [r0, #52]	; 0x34
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009d64:	1d07      	adds	r7, r0, #4
					pxNewTCB->pxStack = pxStack;
 8009d66:	6306      	str	r6, [r0, #48]	; 0x30
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009d68:	f880 5038 	strb.w	r5, [r0, #56]	; 0x38
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009d6c:	f880 5043 	strb.w	r5, [r0, #67]	; 0x43
	pxNewTCB->uxPriority = uxPriority;
 8009d70:	62c5      	str	r5, [r0, #44]	; 0x2c
		pxNewTCB->uxMutexesHeld = 0;
 8009d72:	e9c0 5511 	strd	r5, r5, [r0, #68]	; 0x44
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009d76:	4638      	mov	r0, r7
 8009d78:	f7ff f980 	bl	800907c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009d7c:	f104 0018 	add.w	r0, r4, #24
 8009d80:	f7ff f97c 	bl	800907c <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009d84:	2307      	movs	r3, #7
		pxNewTCB->ulNotifiedValue = 0;
 8009d86:	f8c4 50ac 	str.w	r5, [r4, #172]	; 0xac
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8009d8a:	4629      	mov	r1, r5
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009d8c:	61a3      	str	r3, [r4, #24]
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8009d8e:	2260      	movs	r2, #96	; 0x60
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009d90:	6124      	str	r4, [r4, #16]
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009d92:	f884 50b0 	strb.w	r5, [r4, #176]	; 0xb0
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009d96:	6264      	str	r4, [r4, #36]	; 0x24
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8009d98:	f104 004c 	add.w	r0, r4, #76	; 0x4c
 8009d9c:	f004 febd 	bl	800eb1a <memset>
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8009da0:	f506 76fe 	add.w	r6, r6, #508	; 0x1fc
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8009da4:	4b55      	ldr	r3, [pc, #340]	; (8009efc <vTaskStartScheduler+0x1c0>)
 8009da6:	4956      	ldr	r1, [pc, #344]	; (8009f00 <vTaskStartScheduler+0x1c4>)
 8009da8:	4a56      	ldr	r2, [pc, #344]	; (8009f04 <vTaskStartScheduler+0x1c8>)
 8009daa:	6522      	str	r2, [r4, #80]	; 0x50
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8009dac:	f026 0607 	bic.w	r6, r6, #7
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009db0:	462a      	mov	r2, r5
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8009db2:	e9c4 1315 	strd	r1, r3, [r4, #84]	; 0x54
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009db6:	4630      	mov	r0, r6
 8009db8:	4953      	ldr	r1, [pc, #332]	; (8009f08 <vTaskStartScheduler+0x1cc>)
		if( pxCurrentTCB == NULL )
 8009dba:	4e54      	ldr	r6, [pc, #336]	; (8009f0c <vTaskStartScheduler+0x1d0>)
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009dbc:	f000 fcb0 	bl	800a720 <pxPortInitialiseStack>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009dc0:	4b53      	ldr	r3, [pc, #332]	; (8009f10 <vTaskStartScheduler+0x1d4>)
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009dc2:	6020      	str	r0, [r4, #0]
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009dc4:	601c      	str	r4, [r3, #0]
	taskENTER_CRITICAL();
 8009dc6:	f000 fcd5 	bl	800a774 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 8009dca:	4b52      	ldr	r3, [pc, #328]	; (8009f14 <vTaskStartScheduler+0x1d8>)
 8009dcc:	681a      	ldr	r2, [r3, #0]
 8009dce:	3201      	adds	r2, #1
 8009dd0:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 8009dd2:	6832      	ldr	r2, [r6, #0]
 8009dd4:	2a00      	cmp	r2, #0
 8009dd6:	d052      	beq.n	8009e7e <vTaskStartScheduler+0x142>
			if( xSchedulerRunning == pdFALSE )
 8009dd8:	f8df 8164 	ldr.w	r8, [pc, #356]	; 8009f40 <vTaskStartScheduler+0x204>
 8009ddc:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8009dde:	f8d8 3000 	ldr.w	r3, [r8]
 8009de2:	2b00      	cmp	r3, #0
 8009de4:	d044      	beq.n	8009e70 <vTaskStartScheduler+0x134>
 8009de6:	4d4c      	ldr	r5, [pc, #304]	; (8009f18 <vTaskStartScheduler+0x1dc>)
		uxTaskNumber++;
 8009de8:	f8df e158 	ldr.w	lr, [pc, #344]	; 8009f44 <vTaskStartScheduler+0x208>
		prvAddTaskToReadyList( pxNewTCB );
 8009dec:	f8df c158 	ldr.w	ip, [pc, #344]	; 8009f48 <vTaskStartScheduler+0x20c>
		uxTaskNumber++;
 8009df0:	f8de 3000 	ldr.w	r3, [lr]
		prvAddTaskToReadyList( pxNewTCB );
 8009df4:	f8dc 9000 	ldr.w	r9, [ip]
 8009df8:	2201      	movs	r2, #1
 8009dfa:	4082      	lsls	r2, r0
 8009dfc:	eb00 0080 	add.w	r0, r0, r0, lsl #2
		uxTaskNumber++;
 8009e00:	3301      	adds	r3, #1
		prvAddTaskToReadyList( pxNewTCB );
 8009e02:	ea42 0209 	orr.w	r2, r2, r9
 8009e06:	4639      	mov	r1, r7
 8009e08:	eb05 0080 	add.w	r0, r5, r0, lsl #2
		uxTaskNumber++;
 8009e0c:	f8ce 3000 	str.w	r3, [lr]
		prvAddTaskToReadyList( pxNewTCB );
 8009e10:	f8cc 2000 	str.w	r2, [ip]
 8009e14:	f7ff f936 	bl	8009084 <vListInsertEnd>
	taskEXIT_CRITICAL();
 8009e18:	f000 fcce 	bl	800a7b8 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 8009e1c:	f8d8 3000 	ldr.w	r3, [r8]
 8009e20:	b163      	cbz	r3, 8009e3c <vTaskStartScheduler+0x100>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009e22:	6832      	ldr	r2, [r6, #0]
 8009e24:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8009e26:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8009e28:	429a      	cmp	r2, r3
 8009e2a:	d207      	bcs.n	8009e3c <vTaskStartScheduler+0x100>
			taskYIELD_IF_USING_PREEMPTION();
 8009e2c:	4b3b      	ldr	r3, [pc, #236]	; (8009f1c <vTaskStartScheduler+0x1e0>)
 8009e2e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009e32:	601a      	str	r2, [r3, #0]
 8009e34:	f3bf 8f4f 	dsb	sy
 8009e38:	f3bf 8f6f 	isb	sy
 8009e3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e40:	f383 8811 	msr	BASEPRI, r3
 8009e44:	f3bf 8f6f 	isb	sy
 8009e48:	f3bf 8f4f 	dsb	sy
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009e4c:	6833      	ldr	r3, [r6, #0]
 8009e4e:	4934      	ldr	r1, [pc, #208]	; (8009f20 <vTaskStartScheduler+0x1e4>)
		xNextTaskUnblockTime = portMAX_DELAY;
 8009e50:	4834      	ldr	r0, [pc, #208]	; (8009f24 <vTaskStartScheduler+0x1e8>)
		xTickCount = ( TickType_t ) 0U;
 8009e52:	4a35      	ldr	r2, [pc, #212]	; (8009f28 <vTaskStartScheduler+0x1ec>)
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009e54:	334c      	adds	r3, #76	; 0x4c
		xNextTaskUnblockTime = portMAX_DELAY;
 8009e56:	f04f 34ff 	mov.w	r4, #4294967295
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009e5a:	600b      	str	r3, [r1, #0]
		xSchedulerRunning = pdTRUE;
 8009e5c:	2101      	movs	r1, #1
		xNextTaskUnblockTime = portMAX_DELAY;
 8009e5e:	6004      	str	r4, [r0, #0]
		xTickCount = ( TickType_t ) 0U;
 8009e60:	2300      	movs	r3, #0
		xSchedulerRunning = pdTRUE;
 8009e62:	f8c8 1000 	str.w	r1, [r8]
}
 8009e66:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
		xTickCount = ( TickType_t ) 0U;
 8009e6a:	6013      	str	r3, [r2, #0]
		if( xPortStartScheduler() != pdFALSE )
 8009e6c:	f000 bd16 	b.w	800a89c <xPortStartScheduler>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009e70:	6833      	ldr	r3, [r6, #0]
 8009e72:	4d29      	ldr	r5, [pc, #164]	; (8009f18 <vTaskStartScheduler+0x1dc>)
 8009e74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e76:	4283      	cmp	r3, r0
					pxCurrentTCB = pxNewTCB;
 8009e78:	bf98      	it	ls
 8009e7a:	6034      	strls	r4, [r6, #0]
 8009e7c:	e7b4      	b.n	8009de8 <vTaskStartScheduler+0xac>
			pxCurrentTCB = pxNewTCB;
 8009e7e:	6034      	str	r4, [r6, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009e80:	681b      	ldr	r3, [r3, #0]
 8009e82:	2b01      	cmp	r3, #1
 8009e84:	d010      	beq.n	8009ea8 <vTaskStartScheduler+0x16c>
 8009e86:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8009e88:	4d23      	ldr	r5, [pc, #140]	; (8009f18 <vTaskStartScheduler+0x1dc>)
 8009e8a:	f8df 80b4 	ldr.w	r8, [pc, #180]	; 8009f40 <vTaskStartScheduler+0x204>
 8009e8e:	e7ab      	b.n	8009de8 <vTaskStartScheduler+0xac>
					vPortFree( pxStack );
 8009e90:	4630      	mov	r0, r6
 8009e92:	f000 fe5d 	bl	800ab50 <vPortFree>
 8009e96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e9a:	f383 8811 	msr	BASEPRI, r3
 8009e9e:	f3bf 8f6f 	isb	sy
 8009ea2:	f3bf 8f4f 	dsb	sy
 8009ea6:	e7fe      	b.n	8009ea6 <vTaskStartScheduler+0x16a>
 8009ea8:	4d1b      	ldr	r5, [pc, #108]	; (8009f18 <vTaskStartScheduler+0x1dc>)
 8009eaa:	46a8      	mov	r8, r5
 8009eac:	f105 098c 	add.w	r9, r5, #140	; 0x8c
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009eb0:	4640      	mov	r0, r8
 8009eb2:	f108 0814 	add.w	r8, r8, #20
 8009eb6:	f7ff f8d5 	bl	8009064 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009eba:	45c1      	cmp	r9, r8
 8009ebc:	d1f8      	bne.n	8009eb0 <vTaskStartScheduler+0x174>
	vListInitialise( &xDelayedTaskList1 );
 8009ebe:	f8df a08c 	ldr.w	sl, [pc, #140]	; 8009f4c <vTaskStartScheduler+0x210>
	vListInitialise( &xDelayedTaskList2 );
 8009ec2:	f8df 908c 	ldr.w	r9, [pc, #140]	; 8009f50 <vTaskStartScheduler+0x214>
 8009ec6:	f8df 8078 	ldr.w	r8, [pc, #120]	; 8009f40 <vTaskStartScheduler+0x204>
	vListInitialise( &xDelayedTaskList1 );
 8009eca:	4650      	mov	r0, sl
 8009ecc:	f7ff f8ca 	bl	8009064 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009ed0:	4648      	mov	r0, r9
 8009ed2:	f7ff f8c7 	bl	8009064 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009ed6:	4815      	ldr	r0, [pc, #84]	; (8009f2c <vTaskStartScheduler+0x1f0>)
 8009ed8:	f7ff f8c4 	bl	8009064 <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 8009edc:	4814      	ldr	r0, [pc, #80]	; (8009f30 <vTaskStartScheduler+0x1f4>)
 8009ede:	f7ff f8c1 	bl	8009064 <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 8009ee2:	4814      	ldr	r0, [pc, #80]	; (8009f34 <vTaskStartScheduler+0x1f8>)
 8009ee4:	f7ff f8be 	bl	8009064 <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
 8009ee8:	4a13      	ldr	r2, [pc, #76]	; (8009f38 <vTaskStartScheduler+0x1fc>)
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009eea:	4b14      	ldr	r3, [pc, #80]	; (8009f3c <vTaskStartScheduler+0x200>)
	pxDelayedTaskList = &xDelayedTaskList1;
 8009eec:	f8c2 a000 	str.w	sl, [r2]
 8009ef0:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009ef2:	f8c3 9000 	str.w	r9, [r3]
 8009ef6:	e777      	b.n	8009de8 <vTaskStartScheduler+0xac>
 8009ef8:	454c4449 	.word	0x454c4449
 8009efc:	08011d48 	.word	0x08011d48
 8009f00:	08011d88 	.word	0x08011d88
 8009f04:	08011d68 	.word	0x08011d68
 8009f08:	0800a235 	.word	0x0800a235
 8009f0c:	2000038c 	.word	0x2000038c
 8009f10:	20000464 	.word	0x20000464
 8009f14:	20000424 	.word	0x20000424
 8009f18:	20000398 	.word	0x20000398
 8009f1c:	e000ed04 	.word	0xe000ed04
 8009f20:	20000010 	.word	0x20000010
 8009f24:	20000468 	.word	0x20000468
 8009f28:	200004b0 	.word	0x200004b0
 8009f2c:	20000470 	.word	0x20000470
 8009f30:	2000049c 	.word	0x2000049c
 8009f34:	20000488 	.word	0x20000488
 8009f38:	20000390 	.word	0x20000390
 8009f3c:	20000394 	.word	0x20000394
 8009f40:	20000484 	.word	0x20000484
 8009f44:	20000434 	.word	0x20000434
 8009f48:	20000438 	.word	0x20000438
 8009f4c:	2000043c 	.word	0x2000043c
 8009f50:	20000450 	.word	0x20000450

08009f54 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 8009f54:	4a02      	ldr	r2, [pc, #8]	; (8009f60 <vTaskSuspendAll+0xc>)
 8009f56:	6813      	ldr	r3, [r2, #0]
 8009f58:	3301      	adds	r3, #1
 8009f5a:	6013      	str	r3, [r2, #0]
}
 8009f5c:	4770      	bx	lr
 8009f5e:	bf00      	nop
 8009f60:	20000430 	.word	0x20000430

08009f64 <xTaskGetTickCount>:
		xTicks = xTickCount;
 8009f64:	4b01      	ldr	r3, [pc, #4]	; (8009f6c <xTaskGetTickCount+0x8>)
 8009f66:	6818      	ldr	r0, [r3, #0]
}
 8009f68:	4770      	bx	lr
 8009f6a:	bf00      	nop
 8009f6c:	200004b0 	.word	0x200004b0

08009f70 <xTaskGetTickCountFromISR>:
{
 8009f70:	b508      	push	{r3, lr}
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009f72:	f000 fd0b 	bl	800a98c <vPortValidateInterruptPriority>
		xReturn = xTickCount;
 8009f76:	4b01      	ldr	r3, [pc, #4]	; (8009f7c <xTaskGetTickCountFromISR+0xc>)
 8009f78:	6818      	ldr	r0, [r3, #0]
}
 8009f7a:	bd08      	pop	{r3, pc}
 8009f7c:	200004b0 	.word	0x200004b0

08009f80 <xTaskIncrementTick>:
{
 8009f80:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009f84:	4b49      	ldr	r3, [pc, #292]	; (800a0ac <xTaskIncrementTick+0x12c>)
 8009f86:	681b      	ldr	r3, [r3, #0]
 8009f88:	b9cb      	cbnz	r3, 8009fbe <xTaskIncrementTick+0x3e>
		const TickType_t xConstTickCount = xTickCount + 1;
 8009f8a:	4b49      	ldr	r3, [pc, #292]	; (800a0b0 <xTaskIncrementTick+0x130>)
 8009f8c:	681e      	ldr	r6, [r3, #0]
 8009f8e:	3601      	adds	r6, #1
		xTickCount = xConstTickCount;
 8009f90:	601e      	str	r6, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U )
 8009f92:	b30e      	cbz	r6, 8009fd8 <xTaskIncrementTick+0x58>
 8009f94:	f8df b138 	ldr.w	fp, [pc, #312]	; 800a0d0 <xTaskIncrementTick+0x150>
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009f98:	f8db 2000 	ldr.w	r2, [fp]
 8009f9c:	42b2      	cmp	r2, r6
 8009f9e:	d929      	bls.n	8009ff4 <xTaskIncrementTick+0x74>
 8009fa0:	4f44      	ldr	r7, [pc, #272]	; (800a0b4 <xTaskIncrementTick+0x134>)
 8009fa2:	f8df 8130 	ldr.w	r8, [pc, #304]	; 800a0d4 <xTaskIncrementTick+0x154>
BaseType_t xSwitchRequired = pdFALSE;
 8009fa6:	2500      	movs	r5, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009fa8:	f8d8 3000 	ldr.w	r3, [r8]
 8009fac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009fae:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8009fb2:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
				xSwitchRequired = pdTRUE;
 8009fb6:	2b02      	cmp	r3, #2
 8009fb8:	bf28      	it	cs
 8009fba:	2501      	movcs	r5, #1
 8009fbc:	e004      	b.n	8009fc8 <xTaskIncrementTick+0x48>
		++uxPendedTicks;
 8009fbe:	4a3e      	ldr	r2, [pc, #248]	; (800a0b8 <xTaskIncrementTick+0x138>)
 8009fc0:	6813      	ldr	r3, [r2, #0]
 8009fc2:	3301      	adds	r3, #1
 8009fc4:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
 8009fc6:	2500      	movs	r5, #0
		if( xYieldPending != pdFALSE )
 8009fc8:	4b3c      	ldr	r3, [pc, #240]	; (800a0bc <xTaskIncrementTick+0x13c>)
 8009fca:	681b      	ldr	r3, [r3, #0]
			xSwitchRequired = pdTRUE;
 8009fcc:	2b00      	cmp	r3, #0
}
 8009fce:	bf0c      	ite	eq
 8009fd0:	4628      	moveq	r0, r5
 8009fd2:	2001      	movne	r0, #1
 8009fd4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
			taskSWITCH_DELAYED_LISTS();
 8009fd8:	4c39      	ldr	r4, [pc, #228]	; (800a0c0 <xTaskIncrementTick+0x140>)
 8009fda:	6823      	ldr	r3, [r4, #0]
 8009fdc:	681b      	ldr	r3, [r3, #0]
 8009fde:	2b00      	cmp	r3, #0
 8009fe0:	d048      	beq.n	800a074 <xTaskIncrementTick+0xf4>
 8009fe2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009fe6:	f383 8811 	msr	BASEPRI, r3
 8009fea:	f3bf 8f6f 	isb	sy
 8009fee:	f3bf 8f4f 	dsb	sy
 8009ff2:	e7fe      	b.n	8009ff2 <xTaskIncrementTick+0x72>
 8009ff4:	4c32      	ldr	r4, [pc, #200]	; (800a0c0 <xTaskIncrementTick+0x140>)
 8009ff6:	4f2f      	ldr	r7, [pc, #188]	; (800a0b4 <xTaskIncrementTick+0x134>)
 8009ff8:	f8df 80d8 	ldr.w	r8, [pc, #216]	; 800a0d4 <xTaskIncrementTick+0x154>
BaseType_t xSwitchRequired = pdFALSE;
 8009ffc:	2500      	movs	r5, #0
 8009ffe:	e02d      	b.n	800a05c <xTaskIncrementTick+0xdc>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800a000:	6822      	ldr	r2, [r4, #0]
 800a002:	68d2      	ldr	r2, [r2, #12]
 800a004:	f8d2 900c 	ldr.w	r9, [r2, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a008:	f8d9 1004 	ldr.w	r1, [r9, #4]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a00c:	f109 0a04 	add.w	sl, r9, #4
					if( xConstTickCount < xItemValue )
 800a010:	428e      	cmp	r6, r1
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a012:	4650      	mov	r0, sl
					if( xConstTickCount < xItemValue )
 800a014:	d32b      	bcc.n	800a06e <xTaskIncrementTick+0xee>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a016:	f7ff f85f 	bl	80090d8 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a01a:	f8d9 1028 	ldr.w	r1, [r9, #40]	; 0x28
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a01e:	f109 0018 	add.w	r0, r9, #24
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a022:	b109      	cbz	r1, 800a028 <xTaskIncrementTick+0xa8>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a024:	f7ff f858 	bl	80090d8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a028:	4a26      	ldr	r2, [pc, #152]	; (800a0c4 <xTaskIncrementTick+0x144>)
 800a02a:	f8d9 002c 	ldr.w	r0, [r9, #44]	; 0x2c
 800a02e:	6813      	ldr	r3, [r2, #0]
 800a030:	2101      	movs	r1, #1
 800a032:	fa01 fc00 	lsl.w	ip, r1, r0
 800a036:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800a03a:	4651      	mov	r1, sl
 800a03c:	eb07 0080 	add.w	r0, r7, r0, lsl #2
 800a040:	ea4c 0c03 	orr.w	ip, ip, r3
 800a044:	f8c2 c000 	str.w	ip, [r2]
 800a048:	f7ff f81c 	bl	8009084 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a04c:	f8d8 0000 	ldr.w	r0, [r8]
 800a050:	f8d9 102c 	ldr.w	r1, [r9, #44]	; 0x2c
 800a054:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
							xSwitchRequired = pdTRUE;
 800a056:	4291      	cmp	r1, r2
 800a058:	bf28      	it	cs
 800a05a:	2501      	movcs	r5, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a05c:	6822      	ldr	r2, [r4, #0]
 800a05e:	6812      	ldr	r2, [r2, #0]
 800a060:	2a00      	cmp	r2, #0
 800a062:	d1cd      	bne.n	800a000 <xTaskIncrementTick+0x80>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a064:	f04f 32ff 	mov.w	r2, #4294967295
 800a068:	f8cb 2000 	str.w	r2, [fp]
					break;
 800a06c:	e79c      	b.n	8009fa8 <xTaskIncrementTick+0x28>
						xNextTaskUnblockTime = xItemValue;
 800a06e:	f8cb 1000 	str.w	r1, [fp]
						break;
 800a072:	e799      	b.n	8009fa8 <xTaskIncrementTick+0x28>
			taskSWITCH_DELAYED_LISTS();
 800a074:	4b14      	ldr	r3, [pc, #80]	; (800a0c8 <xTaskIncrementTick+0x148>)
 800a076:	6821      	ldr	r1, [r4, #0]
 800a078:	4a14      	ldr	r2, [pc, #80]	; (800a0cc <xTaskIncrementTick+0x14c>)
 800a07a:	6818      	ldr	r0, [r3, #0]
 800a07c:	6020      	str	r0, [r4, #0]
 800a07e:	6019      	str	r1, [r3, #0]
 800a080:	6813      	ldr	r3, [r2, #0]
 800a082:	3301      	adds	r3, #1
 800a084:	6013      	str	r3, [r2, #0]
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a086:	6823      	ldr	r3, [r4, #0]
 800a088:	681b      	ldr	r3, [r3, #0]
 800a08a:	b933      	cbnz	r3, 800a09a <xTaskIncrementTick+0x11a>
		xNextTaskUnblockTime = portMAX_DELAY;
 800a08c:	f8df b040 	ldr.w	fp, [pc, #64]	; 800a0d0 <xTaskIncrementTick+0x150>
 800a090:	f04f 32ff 	mov.w	r2, #4294967295
 800a094:	f8cb 2000 	str.w	r2, [fp]
 800a098:	e77e      	b.n	8009f98 <xTaskIncrementTick+0x18>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800a09a:	6822      	ldr	r2, [r4, #0]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a09c:	f8df b030 	ldr.w	fp, [pc, #48]	; 800a0d0 <xTaskIncrementTick+0x150>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800a0a0:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a0a2:	68d2      	ldr	r2, [r2, #12]
 800a0a4:	6852      	ldr	r2, [r2, #4]
 800a0a6:	f8cb 2000 	str.w	r2, [fp]
 800a0aa:	e775      	b.n	8009f98 <xTaskIncrementTick+0x18>
 800a0ac:	20000430 	.word	0x20000430
 800a0b0:	200004b0 	.word	0x200004b0
 800a0b4:	20000398 	.word	0x20000398
 800a0b8:	2000042c 	.word	0x2000042c
 800a0bc:	200004b4 	.word	0x200004b4
 800a0c0:	20000390 	.word	0x20000390
 800a0c4:	20000438 	.word	0x20000438
 800a0c8:	20000394 	.word	0x20000394
 800a0cc:	2000046c 	.word	0x2000046c
 800a0d0:	20000468 	.word	0x20000468
 800a0d4:	2000038c 	.word	0x2000038c

0800a0d8 <xTaskResumeAll>:
{
 800a0d8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	configASSERT( uxSchedulerSuspended );
 800a0dc:	4c38      	ldr	r4, [pc, #224]	; (800a1c0 <xTaskResumeAll+0xe8>)
 800a0de:	6823      	ldr	r3, [r4, #0]
 800a0e0:	b943      	cbnz	r3, 800a0f4 <xTaskResumeAll+0x1c>
 800a0e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0e6:	f383 8811 	msr	BASEPRI, r3
 800a0ea:	f3bf 8f6f 	isb	sy
 800a0ee:	f3bf 8f4f 	dsb	sy
 800a0f2:	e7fe      	b.n	800a0f2 <xTaskResumeAll+0x1a>
	taskENTER_CRITICAL();
 800a0f4:	f000 fb3e 	bl	800a774 <vPortEnterCritical>
		--uxSchedulerSuspended;
 800a0f8:	6823      	ldr	r3, [r4, #0]
 800a0fa:	3b01      	subs	r3, #1
 800a0fc:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a0fe:	6824      	ldr	r4, [r4, #0]
 800a100:	bb7c      	cbnz	r4, 800a162 <xTaskResumeAll+0x8a>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800a102:	4b30      	ldr	r3, [pc, #192]	; (800a1c4 <xTaskResumeAll+0xec>)
 800a104:	681b      	ldr	r3, [r3, #0]
 800a106:	b363      	cbz	r3, 800a162 <xTaskResumeAll+0x8a>
 800a108:	4d2f      	ldr	r5, [pc, #188]	; (800a1c8 <xTaskResumeAll+0xf0>)
 800a10a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800a1e0 <xTaskResumeAll+0x108>
					prvAddTaskToReadyList( pxTCB );
 800a10e:	4e2f      	ldr	r6, [pc, #188]	; (800a1cc <xTaskResumeAll+0xf4>)
 800a110:	f8df 90d0 	ldr.w	r9, [pc, #208]	; 800a1e4 <xTaskResumeAll+0x10c>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a114:	f8df b0d0 	ldr.w	fp, [pc, #208]	; 800a1e8 <xTaskResumeAll+0x110>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a118:	f8da 3000 	ldr.w	r3, [sl]
					prvAddTaskToReadyList( pxTCB );
 800a11c:	2701      	movs	r7, #1
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a11e:	b333      	cbz	r3, 800a16e <xTaskResumeAll+0x96>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800a120:	f8da 300c 	ldr.w	r3, [sl, #12]
 800a124:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a126:	f104 0804 	add.w	r8, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a12a:	f104 0018 	add.w	r0, r4, #24
 800a12e:	f7fe ffd3 	bl	80090d8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a132:	4640      	mov	r0, r8
 800a134:	f7fe ffd0 	bl	80090d8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a138:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 800a13a:	6832      	ldr	r2, [r6, #0]
 800a13c:	fa07 f300 	lsl.w	r3, r7, r0
 800a140:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800a144:	4313      	orrs	r3, r2
 800a146:	4641      	mov	r1, r8
 800a148:	eb09 0080 	add.w	r0, r9, r0, lsl #2
 800a14c:	6033      	str	r3, [r6, #0]
 800a14e:	f7fe ff99 	bl	8009084 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a152:	f8db 3000 	ldr.w	r3, [fp]
 800a156:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800a158:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a15a:	429a      	cmp	r2, r3
 800a15c:	d3dc      	bcc.n	800a118 <xTaskResumeAll+0x40>
						xYieldPending = pdTRUE;
 800a15e:	602f      	str	r7, [r5, #0]
 800a160:	e7da      	b.n	800a118 <xTaskResumeAll+0x40>
BaseType_t xAlreadyYielded = pdFALSE;
 800a162:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 800a164:	f000 fb28 	bl	800a7b8 <vPortExitCritical>
}
 800a168:	4620      	mov	r0, r4
 800a16a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if( pxTCB != NULL )
 800a16e:	b13c      	cbz	r4, 800a180 <xTaskResumeAll+0xa8>
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a170:	4b17      	ldr	r3, [pc, #92]	; (800a1d0 <xTaskResumeAll+0xf8>)
 800a172:	681a      	ldr	r2, [r3, #0]
 800a174:	6812      	ldr	r2, [r2, #0]
 800a176:	b9da      	cbnz	r2, 800a1b0 <xTaskResumeAll+0xd8>
		xNextTaskUnblockTime = portMAX_DELAY;
 800a178:	4b16      	ldr	r3, [pc, #88]	; (800a1d4 <xTaskResumeAll+0xfc>)
 800a17a:	f04f 32ff 	mov.w	r2, #4294967295
 800a17e:	601a      	str	r2, [r3, #0]
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800a180:	4e15      	ldr	r6, [pc, #84]	; (800a1d8 <xTaskResumeAll+0x100>)
 800a182:	6834      	ldr	r4, [r6, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800a184:	b13c      	cbz	r4, 800a196 <xTaskResumeAll+0xbe>
								xYieldPending = pdTRUE;
 800a186:	2701      	movs	r7, #1
							if( xTaskIncrementTick() != pdFALSE )
 800a188:	f7ff fefa 	bl	8009f80 <xTaskIncrementTick>
 800a18c:	b100      	cbz	r0, 800a190 <xTaskResumeAll+0xb8>
								xYieldPending = pdTRUE;
 800a18e:	602f      	str	r7, [r5, #0]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800a190:	3c01      	subs	r4, #1
 800a192:	d1f9      	bne.n	800a188 <xTaskResumeAll+0xb0>
						uxPendedTicks = 0;
 800a194:	6034      	str	r4, [r6, #0]
				if( xYieldPending != pdFALSE )
 800a196:	682b      	ldr	r3, [r5, #0]
 800a198:	2b00      	cmp	r3, #0
 800a19a:	d0e2      	beq.n	800a162 <xTaskResumeAll+0x8a>
					taskYIELD_IF_USING_PREEMPTION();
 800a19c:	4b0f      	ldr	r3, [pc, #60]	; (800a1dc <xTaskResumeAll+0x104>)
 800a19e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a1a2:	601a      	str	r2, [r3, #0]
 800a1a4:	f3bf 8f4f 	dsb	sy
 800a1a8:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 800a1ac:	2401      	movs	r4, #1
 800a1ae:	e7d9      	b.n	800a164 <xTaskResumeAll+0x8c>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800a1b0:	681a      	ldr	r2, [r3, #0]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a1b2:	4b08      	ldr	r3, [pc, #32]	; (800a1d4 <xTaskResumeAll+0xfc>)
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800a1b4:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a1b6:	68d2      	ldr	r2, [r2, #12]
 800a1b8:	6852      	ldr	r2, [r2, #4]
 800a1ba:	601a      	str	r2, [r3, #0]
 800a1bc:	e7e0      	b.n	800a180 <xTaskResumeAll+0xa8>
 800a1be:	bf00      	nop
 800a1c0:	20000430 	.word	0x20000430
 800a1c4:	20000424 	.word	0x20000424
 800a1c8:	200004b4 	.word	0x200004b4
 800a1cc:	20000438 	.word	0x20000438
 800a1d0:	20000390 	.word	0x20000390
 800a1d4:	20000468 	.word	0x20000468
 800a1d8:	2000042c 	.word	0x2000042c
 800a1dc:	e000ed04 	.word	0xe000ed04
 800a1e0:	20000470 	.word	0x20000470
 800a1e4:	20000398 	.word	0x20000398
 800a1e8:	2000038c 	.word	0x2000038c

0800a1ec <vTaskDelay>:
	{
 800a1ec:	b508      	push	{r3, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 800a1ee:	b198      	cbz	r0, 800a218 <vTaskDelay+0x2c>
			configASSERT( uxSchedulerSuspended == 0 );
 800a1f0:	4b0e      	ldr	r3, [pc, #56]	; (800a22c <vTaskDelay+0x40>)
 800a1f2:	6819      	ldr	r1, [r3, #0]
 800a1f4:	b141      	cbz	r1, 800a208 <vTaskDelay+0x1c>
 800a1f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1fa:	f383 8811 	msr	BASEPRI, r3
 800a1fe:	f3bf 8f6f 	isb	sy
 800a202:	f3bf 8f4f 	dsb	sy
 800a206:	e7fe      	b.n	800a206 <vTaskDelay+0x1a>
	++uxSchedulerSuspended;
 800a208:	681a      	ldr	r2, [r3, #0]
 800a20a:	3201      	adds	r2, #1
 800a20c:	601a      	str	r2, [r3, #0]
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800a20e:	f7ff fc0d 	bl	8009a2c <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 800a212:	f7ff ff61 	bl	800a0d8 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 800a216:	b938      	cbnz	r0, 800a228 <vTaskDelay+0x3c>
			portYIELD_WITHIN_API();
 800a218:	4b05      	ldr	r3, [pc, #20]	; (800a230 <vTaskDelay+0x44>)
 800a21a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a21e:	601a      	str	r2, [r3, #0]
 800a220:	f3bf 8f4f 	dsb	sy
 800a224:	f3bf 8f6f 	isb	sy
	}
 800a228:	bd08      	pop	{r3, pc}
 800a22a:	bf00      	nop
 800a22c:	20000430 	.word	0x20000430
 800a230:	e000ed04 	.word	0xe000ed04

0800a234 <prvIdleTask>:
{
 800a234:	e92d 4888 	stmdb	sp!, {r3, r7, fp, lr}
 800a238:	4c1e      	ldr	r4, [pc, #120]	; (800a2b4 <prvIdleTask+0x80>)
 800a23a:	4e1f      	ldr	r6, [pc, #124]	; (800a2b8 <prvIdleTask+0x84>)
 800a23c:	4d1f      	ldr	r5, [pc, #124]	; (800a2bc <prvIdleTask+0x88>)
 800a23e:	f8df 8084 	ldr.w	r8, [pc, #132]	; 800a2c4 <prvIdleTask+0x90>
				taskYIELD();
 800a242:	f8df a084 	ldr.w	sl, [pc, #132]	; 800a2c8 <prvIdleTask+0x94>
 800a246:	f04f 5980 	mov.w	r9, #268435456	; 0x10000000
 800a24a:	e006      	b.n	800a25a <prvIdleTask+0x26>
	++uxSchedulerSuspended;
 800a24c:	6823      	ldr	r3, [r4, #0]
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 800a24e:	6837      	ldr	r7, [r6, #0]
	++uxSchedulerSuspended;
 800a250:	3301      	adds	r3, #1
 800a252:	6023      	str	r3, [r4, #0]
			( void ) xTaskResumeAll();
 800a254:	f7ff ff40 	bl	800a0d8 <xTaskResumeAll>
			if( xListIsEmpty == pdFALSE )
 800a258:	b96f      	cbnz	r7, 800a276 <prvIdleTask+0x42>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a25a:	682b      	ldr	r3, [r5, #0]
 800a25c:	2b00      	cmp	r3, #0
 800a25e:	d1f5      	bne.n	800a24c <prvIdleTask+0x18>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a260:	f8d8 3000 	ldr.w	r3, [r8]
 800a264:	2b01      	cmp	r3, #1
 800a266:	d9f8      	bls.n	800a25a <prvIdleTask+0x26>
				taskYIELD();
 800a268:	f8ca 9000 	str.w	r9, [sl]
 800a26c:	f3bf 8f4f 	dsb	sy
 800a270:	f3bf 8f6f 	isb	sy
 800a274:	e7f1      	b.n	800a25a <prvIdleTask+0x26>
				taskENTER_CRITICAL();
 800a276:	f000 fa7d 	bl	800a774 <vPortEnterCritical>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800a27a:	68f3      	ldr	r3, [r6, #12]
 800a27c:	f8d3 b00c 	ldr.w	fp, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a280:	f10b 0004 	add.w	r0, fp, #4
 800a284:	f7fe ff28 	bl	80090d8 <uxListRemove>
					--uxCurrentNumberOfTasks;
 800a288:	4a0d      	ldr	r2, [pc, #52]	; (800a2c0 <prvIdleTask+0x8c>)
 800a28a:	6813      	ldr	r3, [r2, #0]
 800a28c:	3b01      	subs	r3, #1
 800a28e:	6013      	str	r3, [r2, #0]
					--uxDeletedTasksWaitingCleanUp;
 800a290:	682b      	ldr	r3, [r5, #0]
 800a292:	3b01      	subs	r3, #1
 800a294:	602b      	str	r3, [r5, #0]
				taskEXIT_CRITICAL();
 800a296:	f000 fa8f 	bl	800a7b8 <vPortExitCritical>
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800a29a:	f10b 004c 	add.w	r0, fp, #76	; 0x4c
 800a29e:	f004 fff5 	bl	800f28c <_reclaim_reent>
			vPortFree( pxTCB->pxStack );
 800a2a2:	f8db 0030 	ldr.w	r0, [fp, #48]	; 0x30
 800a2a6:	f000 fc53 	bl	800ab50 <vPortFree>
			vPortFree( pxTCB );
 800a2aa:	4658      	mov	r0, fp
 800a2ac:	f000 fc50 	bl	800ab50 <vPortFree>
 800a2b0:	e7d3      	b.n	800a25a <prvIdleTask+0x26>
 800a2b2:	bf00      	nop
 800a2b4:	20000430 	.word	0x20000430
 800a2b8:	2000049c 	.word	0x2000049c
 800a2bc:	20000428 	.word	0x20000428
 800a2c0:	20000424 	.word	0x20000424
 800a2c4:	20000398 	.word	0x20000398
 800a2c8:	e000ed04 	.word	0xe000ed04

0800a2cc <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800a2cc:	4b1b      	ldr	r3, [pc, #108]	; (800a33c <vTaskSwitchContext+0x70>)
 800a2ce:	681b      	ldr	r3, [r3, #0]
 800a2d0:	bb0b      	cbnz	r3, 800a316 <vTaskSwitchContext+0x4a>
		xYieldPending = pdFALSE;
 800a2d2:	491b      	ldr	r1, [pc, #108]	; (800a340 <vTaskSwitchContext+0x74>)
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800a2d4:	4a1b      	ldr	r2, [pc, #108]	; (800a344 <vTaskSwitchContext+0x78>)
{
 800a2d6:	b410      	push	{r4}
		xYieldPending = pdFALSE;
 800a2d8:	600b      	str	r3, [r1, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800a2da:	6813      	ldr	r3, [r2, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 800a2dc:	fab3 f383 	clz	r3, r3
 800a2e0:	b2db      	uxtb	r3, r3
 800a2e2:	f1c3 031f 	rsb	r3, r3, #31
 800a2e6:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 800a2ea:	0092      	lsls	r2, r2, #2
 800a2ec:	4816      	ldr	r0, [pc, #88]	; (800a348 <vTaskSwitchContext+0x7c>)
 800a2ee:	5881      	ldr	r1, [r0, r2]
 800a2f0:	1884      	adds	r4, r0, r2
 800a2f2:	b1a1      	cbz	r1, 800a31e <vTaskSwitchContext+0x52>
 800a2f4:	6861      	ldr	r1, [r4, #4]
 800a2f6:	3208      	adds	r2, #8
 800a2f8:	6849      	ldr	r1, [r1, #4]
 800a2fa:	6061      	str	r1, [r4, #4]
 800a2fc:	4402      	add	r2, r0
 800a2fe:	4291      	cmp	r1, r2
 800a300:	d016      	beq.n	800a330 <vTaskSwitchContext+0x64>
 800a302:	4b12      	ldr	r3, [pc, #72]	; (800a34c <vTaskSwitchContext+0x80>)
 800a304:	68ca      	ldr	r2, [r1, #12]
 800a306:	601a      	str	r2, [r3, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800a308:	681b      	ldr	r3, [r3, #0]
 800a30a:	4a11      	ldr	r2, [pc, #68]	; (800a350 <vTaskSwitchContext+0x84>)
}
 800a30c:	f85d 4b04 	ldr.w	r4, [sp], #4
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800a310:	334c      	adds	r3, #76	; 0x4c
 800a312:	6013      	str	r3, [r2, #0]
}
 800a314:	4770      	bx	lr
		xYieldPending = pdTRUE;
 800a316:	4b0a      	ldr	r3, [pc, #40]	; (800a340 <vTaskSwitchContext+0x74>)
 800a318:	2201      	movs	r2, #1
 800a31a:	601a      	str	r2, [r3, #0]
 800a31c:	4770      	bx	lr
	__asm volatile
 800a31e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a322:	f383 8811 	msr	BASEPRI, r3
 800a326:	f3bf 8f6f 	isb	sy
 800a32a:	f3bf 8f4f 	dsb	sy
 800a32e:	e7fe      	b.n	800a32e <vTaskSwitchContext+0x62>
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800a330:	2214      	movs	r2, #20
 800a332:	fb02 0303 	mla	r3, r2, r3, r0
 800a336:	6849      	ldr	r1, [r1, #4]
 800a338:	6059      	str	r1, [r3, #4]
 800a33a:	e7e2      	b.n	800a302 <vTaskSwitchContext+0x36>
 800a33c:	20000430 	.word	0x20000430
 800a340:	200004b4 	.word	0x200004b4
 800a344:	20000438 	.word	0x20000438
 800a348:	20000398 	.word	0x20000398
 800a34c:	2000038c 	.word	0x2000038c
 800a350:	20000010 	.word	0x20000010

0800a354 <vTaskPlaceOnEventList>:
	configASSERT( pxEventList );
 800a354:	b940      	cbnz	r0, 800a368 <vTaskPlaceOnEventList+0x14>
 800a356:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a35a:	f383 8811 	msr	BASEPRI, r3
 800a35e:	f3bf 8f6f 	isb	sy
 800a362:	f3bf 8f4f 	dsb	sy
 800a366:	e7fe      	b.n	800a366 <vTaskPlaceOnEventList+0x12>
{
 800a368:	b570      	push	{r4, r5, r6, lr}
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a36a:	4d1b      	ldr	r5, [pc, #108]	; (800a3d8 <vTaskPlaceOnEventList+0x84>)
 800a36c:	460c      	mov	r4, r1
 800a36e:	6829      	ldr	r1, [r5, #0]
 800a370:	3118      	adds	r1, #24
 800a372:	f7fe fe97 	bl	80090a4 <vListInsert>
const TickType_t xConstTickCount = xTickCount;
 800a376:	4b19      	ldr	r3, [pc, #100]	; (800a3dc <vTaskPlaceOnEventList+0x88>)
 800a378:	681e      	ldr	r6, [r3, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a37a:	6828      	ldr	r0, [r5, #0]
 800a37c:	3004      	adds	r0, #4
 800a37e:	f7fe feab 	bl	80090d8 <uxListRemove>
 800a382:	b940      	cbnz	r0, 800a396 <vTaskPlaceOnEventList+0x42>
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800a384:	682b      	ldr	r3, [r5, #0]
 800a386:	4916      	ldr	r1, [pc, #88]	; (800a3e0 <vTaskPlaceOnEventList+0x8c>)
 800a388:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800a38a:	680b      	ldr	r3, [r1, #0]
 800a38c:	2201      	movs	r2, #1
 800a38e:	4082      	lsls	r2, r0
 800a390:	ea23 0302 	bic.w	r3, r3, r2
 800a394:	600b      	str	r3, [r1, #0]
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a396:	1c63      	adds	r3, r4, #1
 800a398:	d00f      	beq.n	800a3ba <vTaskPlaceOnEventList+0x66>
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a39a:	682b      	ldr	r3, [r5, #0]
 800a39c:	19a4      	adds	r4, r4, r6
 800a39e:	605c      	str	r4, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a3a0:	d212      	bcs.n	800a3c8 <vTaskPlaceOnEventList+0x74>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a3a2:	4b10      	ldr	r3, [pc, #64]	; (800a3e4 <vTaskPlaceOnEventList+0x90>)
 800a3a4:	6818      	ldr	r0, [r3, #0]
 800a3a6:	6829      	ldr	r1, [r5, #0]
 800a3a8:	3104      	adds	r1, #4
 800a3aa:	f7fe fe7b 	bl	80090a4 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a3ae:	4b0e      	ldr	r3, [pc, #56]	; (800a3e8 <vTaskPlaceOnEventList+0x94>)
 800a3b0:	681a      	ldr	r2, [r3, #0]
 800a3b2:	4294      	cmp	r4, r2
					xNextTaskUnblockTime = xTimeToWake;
 800a3b4:	bf38      	it	cc
 800a3b6:	601c      	strcc	r4, [r3, #0]
}
 800a3b8:	bd70      	pop	{r4, r5, r6, pc}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a3ba:	6829      	ldr	r1, [r5, #0]
 800a3bc:	480b      	ldr	r0, [pc, #44]	; (800a3ec <vTaskPlaceOnEventList+0x98>)
 800a3be:	3104      	adds	r1, #4
}
 800a3c0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a3c4:	f7fe be5e 	b.w	8009084 <vListInsertEnd>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a3c8:	4b09      	ldr	r3, [pc, #36]	; (800a3f0 <vTaskPlaceOnEventList+0x9c>)
 800a3ca:	6818      	ldr	r0, [r3, #0]
 800a3cc:	6829      	ldr	r1, [r5, #0]
}
 800a3ce:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a3d2:	3104      	adds	r1, #4
 800a3d4:	f7fe be66 	b.w	80090a4 <vListInsert>
 800a3d8:	2000038c 	.word	0x2000038c
 800a3dc:	200004b0 	.word	0x200004b0
 800a3e0:	20000438 	.word	0x20000438
 800a3e4:	20000390 	.word	0x20000390
 800a3e8:	20000468 	.word	0x20000468
 800a3ec:	20000488 	.word	0x20000488
 800a3f0:	20000394 	.word	0x20000394

0800a3f4 <xTaskRemoveFromEventList>:
{
 800a3f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 800a3f6:	68c3      	ldr	r3, [r0, #12]
 800a3f8:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 800a3fa:	b32c      	cbz	r4, 800a448 <xTaskRemoveFromEventList+0x54>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800a3fc:	f104 0518 	add.w	r5, r4, #24
 800a400:	4628      	mov	r0, r5
 800a402:	f7fe fe69 	bl	80090d8 <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a406:	4b17      	ldr	r3, [pc, #92]	; (800a464 <xTaskRemoveFromEventList+0x70>)
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	bb33      	cbnz	r3, 800a45a <xTaskRemoveFromEventList+0x66>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800a40c:	1d26      	adds	r6, r4, #4
		prvAddTaskToReadyList( pxUnblockedTCB );
 800a40e:	4d16      	ldr	r5, [pc, #88]	; (800a468 <xTaskRemoveFromEventList+0x74>)
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800a410:	4630      	mov	r0, r6
 800a412:	f7fe fe61 	bl	80090d8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800a416:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800a418:	682f      	ldr	r7, [r5, #0]
 800a41a:	4814      	ldr	r0, [pc, #80]	; (800a46c <xTaskRemoveFromEventList+0x78>)
 800a41c:	2301      	movs	r3, #1
 800a41e:	4093      	lsls	r3, r2
 800a420:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800a424:	433b      	orrs	r3, r7
 800a426:	4631      	mov	r1, r6
 800a428:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 800a42c:	602b      	str	r3, [r5, #0]
 800a42e:	f7fe fe29 	bl	8009084 <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a432:	4b0f      	ldr	r3, [pc, #60]	; (800a470 <xTaskRemoveFromEventList+0x7c>)
 800a434:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800a436:	681b      	ldr	r3, [r3, #0]
 800a438:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a43a:	429a      	cmp	r2, r3
		xYieldPending = pdTRUE;
 800a43c:	bf83      	ittte	hi
 800a43e:	4b0d      	ldrhi	r3, [pc, #52]	; (800a474 <xTaskRemoveFromEventList+0x80>)
 800a440:	2001      	movhi	r0, #1
 800a442:	6018      	strhi	r0, [r3, #0]
		xReturn = pdFALSE;
 800a444:	2000      	movls	r0, #0
}
 800a446:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a448:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a44c:	f383 8811 	msr	BASEPRI, r3
 800a450:	f3bf 8f6f 	isb	sy
 800a454:	f3bf 8f4f 	dsb	sy
 800a458:	e7fe      	b.n	800a458 <xTaskRemoveFromEventList+0x64>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800a45a:	4629      	mov	r1, r5
 800a45c:	4806      	ldr	r0, [pc, #24]	; (800a478 <xTaskRemoveFromEventList+0x84>)
 800a45e:	f7fe fe11 	bl	8009084 <vListInsertEnd>
 800a462:	e7e6      	b.n	800a432 <xTaskRemoveFromEventList+0x3e>
 800a464:	20000430 	.word	0x20000430
 800a468:	20000438 	.word	0x20000438
 800a46c:	20000398 	.word	0x20000398
 800a470:	2000038c 	.word	0x2000038c
 800a474:	200004b4 	.word	0x200004b4
 800a478:	20000470 	.word	0x20000470

0800a47c <vTaskSetTimeOutState>:
	configASSERT( pxTimeOut );
 800a47c:	b130      	cbz	r0, 800a48c <vTaskSetTimeOutState+0x10>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a47e:	4a08      	ldr	r2, [pc, #32]	; (800a4a0 <vTaskSetTimeOutState+0x24>)
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a480:	4b08      	ldr	r3, [pc, #32]	; (800a4a4 <vTaskSetTimeOutState+0x28>)
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a482:	6812      	ldr	r2, [r2, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a484:	681b      	ldr	r3, [r3, #0]
 800a486:	e9c0 2300 	strd	r2, r3, [r0]
}
 800a48a:	4770      	bx	lr
 800a48c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a490:	f383 8811 	msr	BASEPRI, r3
 800a494:	f3bf 8f6f 	isb	sy
 800a498:	f3bf 8f4f 	dsb	sy
 800a49c:	e7fe      	b.n	800a49c <vTaskSetTimeOutState+0x20>
 800a49e:	bf00      	nop
 800a4a0:	2000046c 	.word	0x2000046c
 800a4a4:	200004b0 	.word	0x200004b0

0800a4a8 <xTaskCheckForTimeOut>:
{
 800a4a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( pxTimeOut );
 800a4aa:	b360      	cbz	r0, 800a506 <xTaskCheckForTimeOut+0x5e>
	configASSERT( pxTicksToWait );
 800a4ac:	b311      	cbz	r1, 800a4f4 <xTaskCheckForTimeOut+0x4c>
 800a4ae:	460d      	mov	r5, r1
 800a4b0:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 800a4b2:	f000 f95f 	bl	800a774 <vPortEnterCritical>
			if( *pxTicksToWait == portMAX_DELAY )
 800a4b6:	682b      	ldr	r3, [r5, #0]
		const TickType_t xConstTickCount = xTickCount;
 800a4b8:	f8df c068 	ldr.w	ip, [pc, #104]	; 800a524 <xTaskCheckForTimeOut+0x7c>
			if( *pxTicksToWait == portMAX_DELAY )
 800a4bc:	1c5a      	adds	r2, r3, #1
		const TickType_t xConstTickCount = xTickCount;
 800a4be:	f8dc 1000 	ldr.w	r1, [ip]
			if( *pxTicksToWait == portMAX_DELAY )
 800a4c2:	d029      	beq.n	800a518 <xTaskCheckForTimeOut+0x70>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800a4c4:	4e16      	ldr	r6, [pc, #88]	; (800a520 <xTaskCheckForTimeOut+0x78>)
 800a4c6:	e9d4 0200 	ldrd	r0, r2, [r4]
 800a4ca:	6837      	ldr	r7, [r6, #0]
 800a4cc:	42b8      	cmp	r0, r7
 800a4ce:	d001      	beq.n	800a4d4 <xTaskCheckForTimeOut+0x2c>
 800a4d0:	4291      	cmp	r1, r2
 800a4d2:	d223      	bcs.n	800a51c <xTaskCheckForTimeOut+0x74>
		else if( ( ( TickType_t ) ( xConstTickCount - pxTimeOut->xTimeOnEntering ) ) < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800a4d4:	1a8f      	subs	r7, r1, r2
 800a4d6:	42bb      	cmp	r3, r7
 800a4d8:	d920      	bls.n	800a51c <xTaskCheckForTimeOut+0x74>
			*pxTicksToWait -= ( xConstTickCount - pxTimeOut->xTimeOnEntering );
 800a4da:	1a5b      	subs	r3, r3, r1
 800a4dc:	4413      	add	r3, r2
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a4de:	6831      	ldr	r1, [r6, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a4e0:	f8dc 2000 	ldr.w	r2, [ip]
			*pxTicksToWait -= ( xConstTickCount - pxTimeOut->xTimeOnEntering );
 800a4e4:	602b      	str	r3, [r5, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a4e6:	e9c4 1200 	strd	r1, r2, [r4]
			xReturn = pdFALSE;
 800a4ea:	2500      	movs	r5, #0
	taskEXIT_CRITICAL();
 800a4ec:	f000 f964 	bl	800a7b8 <vPortExitCritical>
}
 800a4f0:	4628      	mov	r0, r5
 800a4f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a4f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4f8:	f383 8811 	msr	BASEPRI, r3
 800a4fc:	f3bf 8f6f 	isb	sy
 800a500:	f3bf 8f4f 	dsb	sy
 800a504:	e7fe      	b.n	800a504 <xTaskCheckForTimeOut+0x5c>
 800a506:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a50a:	f383 8811 	msr	BASEPRI, r3
 800a50e:	f3bf 8f6f 	isb	sy
 800a512:	f3bf 8f4f 	dsb	sy
 800a516:	e7fe      	b.n	800a516 <xTaskCheckForTimeOut+0x6e>
				xReturn = pdFALSE;
 800a518:	2500      	movs	r5, #0
 800a51a:	e7e7      	b.n	800a4ec <xTaskCheckForTimeOut+0x44>
			xReturn = pdTRUE;
 800a51c:	2501      	movs	r5, #1
 800a51e:	e7e5      	b.n	800a4ec <xTaskCheckForTimeOut+0x44>
 800a520:	2000046c 	.word	0x2000046c
 800a524:	200004b0 	.word	0x200004b0

0800a528 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 800a528:	4b01      	ldr	r3, [pc, #4]	; (800a530 <vTaskMissedYield+0x8>)
 800a52a:	2201      	movs	r2, #1
 800a52c:	601a      	str	r2, [r3, #0]
}
 800a52e:	4770      	bx	lr
 800a530:	200004b4 	.word	0x200004b4

0800a534 <xTaskGetCurrentTaskHandle>:
		xReturn = pxCurrentTCB;
 800a534:	4b01      	ldr	r3, [pc, #4]	; (800a53c <xTaskGetCurrentTaskHandle+0x8>)
 800a536:	6818      	ldr	r0, [r3, #0]
	}
 800a538:	4770      	bx	lr
 800a53a:	bf00      	nop
 800a53c:	2000038c 	.word	0x2000038c

0800a540 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 800a540:	4b05      	ldr	r3, [pc, #20]	; (800a558 <xTaskGetSchedulerState+0x18>)
 800a542:	681b      	ldr	r3, [r3, #0]
 800a544:	b133      	cbz	r3, 800a554 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a546:	4b05      	ldr	r3, [pc, #20]	; (800a55c <xTaskGetSchedulerState+0x1c>)
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	2b00      	cmp	r3, #0
				xReturn = taskSCHEDULER_SUSPENDED;
 800a54c:	bf0c      	ite	eq
 800a54e:	2002      	moveq	r0, #2
 800a550:	2000      	movne	r0, #0
 800a552:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a554:	2001      	movs	r0, #1
	}
 800a556:	4770      	bx	lr
 800a558:	20000484 	.word	0x20000484
 800a55c:	20000430 	.word	0x20000430

0800a560 <vTaskPriorityInherit>:
		if( pxMutexHolder != NULL )
 800a560:	b1d0      	cbz	r0, 800a598 <vTaskPriorityInherit+0x38>
	{
 800a562:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
 800a564:	4c20      	ldr	r4, [pc, #128]	; (800a5e8 <vTaskPriorityInherit+0x88>)
 800a566:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800a568:	6822      	ldr	r2, [r4, #0]
 800a56a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800a56c:	4293      	cmp	r3, r2
 800a56e:	d212      	bcs.n	800a596 <vTaskPriorityInherit+0x36>
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800a570:	6982      	ldr	r2, [r0, #24]
 800a572:	2a00      	cmp	r2, #0
 800a574:	db04      	blt.n	800a580 <vTaskPriorityInherit+0x20>
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a576:	6822      	ldr	r2, [r4, #0]
 800a578:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800a57a:	f1c2 0207 	rsb	r2, r2, #7
 800a57e:	6182      	str	r2, [r0, #24]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800a580:	4d1a      	ldr	r5, [pc, #104]	; (800a5ec <vTaskPriorityInherit+0x8c>)
 800a582:	6942      	ldr	r2, [r0, #20]
 800a584:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800a588:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800a58c:	429a      	cmp	r2, r3
 800a58e:	d004      	beq.n	800a59a <vTaskPriorityInherit+0x3a>
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a590:	6823      	ldr	r3, [r4, #0]
 800a592:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a594:	62c3      	str	r3, [r0, #44]	; 0x2c
	}
 800a596:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a598:	4770      	bx	lr
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a59a:	1d07      	adds	r7, r0, #4
 800a59c:	4606      	mov	r6, r0
 800a59e:	4638      	mov	r0, r7
 800a5a0:	f7fe fd9a 	bl	80090d8 <uxListRemove>
 800a5a4:	b970      	cbnz	r0, 800a5c4 <vTaskPriorityInherit+0x64>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800a5a6:	6af3      	ldr	r3, [r6, #44]	; 0x2c
 800a5a8:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 800a5ac:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 800a5b0:	b942      	cbnz	r2, 800a5c4 <vTaskPriorityInherit+0x64>
 800a5b2:	4a0f      	ldr	r2, [pc, #60]	; (800a5f0 <vTaskPriorityInherit+0x90>)
 800a5b4:	2001      	movs	r0, #1
 800a5b6:	6811      	ldr	r1, [r2, #0]
 800a5b8:	fa00 f303 	lsl.w	r3, r0, r3
 800a5bc:	ea21 0303 	bic.w	r3, r1, r3
 800a5c0:	6013      	str	r3, [r2, #0]
 800a5c2:	e000      	b.n	800a5c6 <vTaskPriorityInherit+0x66>
 800a5c4:	4a0a      	ldr	r2, [pc, #40]	; (800a5f0 <vTaskPriorityInherit+0x90>)
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a5c6:	6823      	ldr	r3, [r4, #0]
					prvAddTaskToReadyList( pxTCB );
 800a5c8:	6814      	ldr	r4, [r2, #0]
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a5ca:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800a5cc:	62f0      	str	r0, [r6, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 800a5ce:	2301      	movs	r3, #1
 800a5d0:	4083      	lsls	r3, r0
 800a5d2:	4323      	orrs	r3, r4
 800a5d4:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800a5d8:	4639      	mov	r1, r7
 800a5da:	eb05 0080 	add.w	r0, r5, r0, lsl #2
 800a5de:	6013      	str	r3, [r2, #0]
	}
 800a5e0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
					prvAddTaskToReadyList( pxTCB );
 800a5e4:	f7fe bd4e 	b.w	8009084 <vListInsertEnd>
 800a5e8:	2000038c 	.word	0x2000038c
 800a5ec:	20000398 	.word	0x20000398
 800a5f0:	20000438 	.word	0x20000438

0800a5f4 <xTaskPriorityDisinherit>:
		if( pxMutexHolder != NULL )
 800a5f4:	b168      	cbz	r0, 800a612 <xTaskPriorityDisinherit+0x1e>
	{
 800a5f6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
			configASSERT( pxTCB == pxCurrentTCB );
 800a5f8:	4b27      	ldr	r3, [pc, #156]	; (800a698 <xTaskPriorityDisinherit+0xa4>)
 800a5fa:	681b      	ldr	r3, [r3, #0]
 800a5fc:	4283      	cmp	r3, r0
 800a5fe:	d00a      	beq.n	800a616 <xTaskPriorityDisinherit+0x22>
 800a600:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a604:	f383 8811 	msr	BASEPRI, r3
 800a608:	f3bf 8f6f 	isb	sy
 800a60c:	f3bf 8f4f 	dsb	sy
 800a610:	e7fe      	b.n	800a610 <xTaskPriorityDisinherit+0x1c>
	BaseType_t xReturn = pdFALSE;
 800a612:	2000      	movs	r0, #0
	}
 800a614:	4770      	bx	lr
			configASSERT( pxTCB->uxMutexesHeld );
 800a616:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a618:	b943      	cbnz	r3, 800a62c <xTaskPriorityDisinherit+0x38>
 800a61a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a61e:	f383 8811 	msr	BASEPRI, r3
 800a622:	f3bf 8f6f 	isb	sy
 800a626:	f3bf 8f4f 	dsb	sy
 800a62a:	e7fe      	b.n	800a62a <xTaskPriorityDisinherit+0x36>
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a62c:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800a62e:	6c42      	ldr	r2, [r0, #68]	; 0x44
			( pxTCB->uxMutexesHeld )--;
 800a630:	3b01      	subs	r3, #1
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a632:	4291      	cmp	r1, r2
			( pxTCB->uxMutexesHeld )--;
 800a634:	6483      	str	r3, [r0, #72]	; 0x48
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a636:	d000      	beq.n	800a63a <xTaskPriorityDisinherit+0x46>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a638:	b10b      	cbz	r3, 800a63e <xTaskPriorityDisinherit+0x4a>
	BaseType_t xReturn = pdFALSE;
 800a63a:	2000      	movs	r0, #0
	}
 800a63c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a63e:	1d06      	adds	r6, r0, #4
 800a640:	4604      	mov	r4, r0
 800a642:	4630      	mov	r0, r6
 800a644:	f7fe fd48 	bl	80090d8 <uxListRemove>
 800a648:	b1a8      	cbz	r0, 800a676 <xTaskPriorityDisinherit+0x82>
 800a64a:	4814      	ldr	r0, [pc, #80]	; (800a69c <xTaskPriorityDisinherit+0xa8>)
 800a64c:	4b14      	ldr	r3, [pc, #80]	; (800a6a0 <xTaskPriorityDisinherit+0xac>)
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a64e:	6c62      	ldr	r2, [r4, #68]	; 0x44
					prvAddTaskToReadyList( pxTCB );
 800a650:	681f      	ldr	r7, [r3, #0]
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a652:	62e2      	str	r2, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 800a654:	2501      	movs	r5, #1
 800a656:	f04f 0c14 	mov.w	ip, #20
 800a65a:	fb0c 0002 	mla	r0, ip, r2, r0
 800a65e:	4631      	mov	r1, r6
 800a660:	fa05 f602 	lsl.w	r6, r5, r2
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a664:	f1c2 0207 	rsb	r2, r2, #7
 800a668:	61a2      	str	r2, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 800a66a:	433e      	orrs	r6, r7
 800a66c:	601e      	str	r6, [r3, #0]
 800a66e:	f7fe fd09 	bl	8009084 <vListInsertEnd>
					xReturn = pdTRUE;
 800a672:	4628      	mov	r0, r5
	}
 800a674:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800a676:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800a678:	4808      	ldr	r0, [pc, #32]	; (800a69c <xTaskPriorityDisinherit+0xa8>)
 800a67a:	2314      	movs	r3, #20
 800a67c:	fb03 f301 	mul.w	r3, r3, r1
 800a680:	58c3      	ldr	r3, [r0, r3]
 800a682:	b10b      	cbz	r3, 800a688 <xTaskPriorityDisinherit+0x94>
 800a684:	4b06      	ldr	r3, [pc, #24]	; (800a6a0 <xTaskPriorityDisinherit+0xac>)
 800a686:	e7e2      	b.n	800a64e <xTaskPriorityDisinherit+0x5a>
 800a688:	4b05      	ldr	r3, [pc, #20]	; (800a6a0 <xTaskPriorityDisinherit+0xac>)
 800a68a:	2501      	movs	r5, #1
 800a68c:	681a      	ldr	r2, [r3, #0]
 800a68e:	408d      	lsls	r5, r1
 800a690:	ea22 0205 	bic.w	r2, r2, r5
 800a694:	601a      	str	r2, [r3, #0]
 800a696:	e7da      	b.n	800a64e <xTaskPriorityDisinherit+0x5a>
 800a698:	2000038c 	.word	0x2000038c
 800a69c:	20000398 	.word	0x20000398
 800a6a0:	20000438 	.word	0x20000438

0800a6a4 <pvTaskIncrementMutexHeldCount>:
		if( pxCurrentTCB != NULL )
 800a6a4:	4b04      	ldr	r3, [pc, #16]	; (800a6b8 <pvTaskIncrementMutexHeldCount+0x14>)
 800a6a6:	681a      	ldr	r2, [r3, #0]
 800a6a8:	b11a      	cbz	r2, 800a6b2 <pvTaskIncrementMutexHeldCount+0xe>
			( pxCurrentTCB->uxMutexesHeld )++;
 800a6aa:	6819      	ldr	r1, [r3, #0]
 800a6ac:	6c8a      	ldr	r2, [r1, #72]	; 0x48
 800a6ae:	3201      	adds	r2, #1
 800a6b0:	648a      	str	r2, [r1, #72]	; 0x48
		return pxCurrentTCB;
 800a6b2:	6818      	ldr	r0, [r3, #0]
	}
 800a6b4:	4770      	bx	lr
 800a6b6:	bf00      	nop
 800a6b8:	2000038c 	.word	0x2000038c

0800a6bc <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a6bc:	4b0a      	ldr	r3, [pc, #40]	; (800a6e8 <prvTaskExitError+0x2c>)
 800a6be:	681b      	ldr	r3, [r3, #0]
 800a6c0:	3301      	adds	r3, #1
 800a6c2:	d008      	beq.n	800a6d6 <prvTaskExitError+0x1a>
 800a6c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6c8:	f383 8811 	msr	BASEPRI, r3
 800a6cc:	f3bf 8f6f 	isb	sy
 800a6d0:	f3bf 8f4f 	dsb	sy
 800a6d4:	e7fe      	b.n	800a6d4 <prvTaskExitError+0x18>
 800a6d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6da:	f383 8811 	msr	BASEPRI, r3
 800a6de:	f3bf 8f6f 	isb	sy
 800a6e2:	f3bf 8f4f 	dsb	sy
 800a6e6:	e7fe      	b.n	800a6e6 <prvTaskExitError+0x2a>
 800a6e8:	20000000 	.word	0x20000000

0800a6ec <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 800a6ec:	4806      	ldr	r0, [pc, #24]	; (800a708 <prvPortStartFirstTask+0x1c>)
 800a6ee:	6800      	ldr	r0, [r0, #0]
 800a6f0:	6800      	ldr	r0, [r0, #0]
 800a6f2:	f380 8808 	msr	MSP, r0
 800a6f6:	b662      	cpsie	i
 800a6f8:	b661      	cpsie	f
 800a6fa:	f3bf 8f4f 	dsb	sy
 800a6fe:	f3bf 8f6f 	isb	sy
 800a702:	df00      	svc	0
 800a704:	bf00      	nop
 800a706:	0000      	.short	0x0000
 800a708:	e000ed08 	.word	0xe000ed08

0800a70c <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a70c:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800a71c <vPortEnableVFP+0x10>
 800a710:	6801      	ldr	r1, [r0, #0]
 800a712:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800a716:	6001      	str	r1, [r0, #0]
 800a718:	4770      	bx	lr
 800a71a:	0000      	.short	0x0000
 800a71c:	e000ed88 	.word	0xe000ed88

0800a720 <pxPortInitialiseStack>:
{
 800a720:	b430      	push	{r4, r5}
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a722:	f021 0101 	bic.w	r1, r1, #1
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a726:	f04f 7580 	mov.w	r5, #16777216	; 0x1000000
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a72a:	4c07      	ldr	r4, [pc, #28]	; (800a748 <pxPortInitialiseStack+0x28>)
 800a72c:	f840 4c0c 	str.w	r4, [r0, #-12]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 800a730:	f06f 0302 	mvn.w	r3, #2
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a734:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a738:	e940 1502 	strd	r1, r5, [r0, #-8]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 800a73c:	f840 3c24 	str.w	r3, [r0, #-36]
}
 800a740:	bc30      	pop	{r4, r5}
 800a742:	3844      	subs	r0, #68	; 0x44
 800a744:	4770      	bx	lr
 800a746:	bf00      	nop
 800a748:	0800a6bd 	.word	0x0800a6bd
 800a74c:	00000000 	.word	0x00000000

0800a750 <SVC_Handler>:
	__asm volatile (
 800a750:	4b07      	ldr	r3, [pc, #28]	; (800a770 <pxCurrentTCBConst2>)
 800a752:	6819      	ldr	r1, [r3, #0]
 800a754:	6808      	ldr	r0, [r1, #0]
 800a756:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a75a:	f380 8809 	msr	PSP, r0
 800a75e:	f3bf 8f6f 	isb	sy
 800a762:	f04f 0000 	mov.w	r0, #0
 800a766:	f380 8811 	msr	BASEPRI, r0
 800a76a:	4770      	bx	lr
 800a76c:	f3af 8000 	nop.w

0800a770 <pxCurrentTCBConst2>:
 800a770:	2000038c 	.word	0x2000038c

0800a774 <vPortEnterCritical>:
 800a774:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a778:	f383 8811 	msr	BASEPRI, r3
 800a77c:	f3bf 8f6f 	isb	sy
 800a780:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
 800a784:	4a0a      	ldr	r2, [pc, #40]	; (800a7b0 <vPortEnterCritical+0x3c>)
 800a786:	6813      	ldr	r3, [r2, #0]
 800a788:	3301      	adds	r3, #1
	if( uxCriticalNesting == 1 )
 800a78a:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 800a78c:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 800a78e:	d000      	beq.n	800a792 <vPortEnterCritical+0x1e>
}
 800a790:	4770      	bx	lr
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a792:	4b08      	ldr	r3, [pc, #32]	; (800a7b4 <vPortEnterCritical+0x40>)
 800a794:	681b      	ldr	r3, [r3, #0]
 800a796:	f013 0fff 	tst.w	r3, #255	; 0xff
 800a79a:	d0f9      	beq.n	800a790 <vPortEnterCritical+0x1c>
 800a79c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7a0:	f383 8811 	msr	BASEPRI, r3
 800a7a4:	f3bf 8f6f 	isb	sy
 800a7a8:	f3bf 8f4f 	dsb	sy
 800a7ac:	e7fe      	b.n	800a7ac <vPortEnterCritical+0x38>
 800a7ae:	bf00      	nop
 800a7b0:	20000000 	.word	0x20000000
 800a7b4:	e000ed04 	.word	0xe000ed04

0800a7b8 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 800a7b8:	4a08      	ldr	r2, [pc, #32]	; (800a7dc <vPortExitCritical+0x24>)
 800a7ba:	6813      	ldr	r3, [r2, #0]
 800a7bc:	b943      	cbnz	r3, 800a7d0 <vPortExitCritical+0x18>
 800a7be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7c2:	f383 8811 	msr	BASEPRI, r3
 800a7c6:	f3bf 8f6f 	isb	sy
 800a7ca:	f3bf 8f4f 	dsb	sy
 800a7ce:	e7fe      	b.n	800a7ce <vPortExitCritical+0x16>
	uxCriticalNesting--;
 800a7d0:	3b01      	subs	r3, #1
 800a7d2:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a7d4:	b90b      	cbnz	r3, 800a7da <vPortExitCritical+0x22>
	__asm volatile
 800a7d6:	f383 8811 	msr	BASEPRI, r3
}
 800a7da:	4770      	bx	lr
 800a7dc:	20000000 	.word	0x20000000

0800a7e0 <PendSV_Handler>:
	__asm volatile
 800a7e0:	f3ef 8009 	mrs	r0, PSP
 800a7e4:	f3bf 8f6f 	isb	sy
 800a7e8:	4b15      	ldr	r3, [pc, #84]	; (800a840 <pxCurrentTCBConst>)
 800a7ea:	681a      	ldr	r2, [r3, #0]
 800a7ec:	f01e 0f10 	tst.w	lr, #16
 800a7f0:	bf08      	it	eq
 800a7f2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a7f6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7fa:	6010      	str	r0, [r2, #0]
 800a7fc:	f84d 3d04 	str.w	r3, [sp, #-4]!
 800a800:	f04f 0050 	mov.w	r0, #80	; 0x50
 800a804:	f380 8811 	msr	BASEPRI, r0
 800a808:	f3bf 8f4f 	dsb	sy
 800a80c:	f3bf 8f6f 	isb	sy
 800a810:	f7ff fd5c 	bl	800a2cc <vTaskSwitchContext>
 800a814:	f04f 0000 	mov.w	r0, #0
 800a818:	f380 8811 	msr	BASEPRI, r0
 800a81c:	bc08      	pop	{r3}
 800a81e:	6819      	ldr	r1, [r3, #0]
 800a820:	6808      	ldr	r0, [r1, #0]
 800a822:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a826:	f01e 0f10 	tst.w	lr, #16
 800a82a:	bf08      	it	eq
 800a82c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a830:	f380 8809 	msr	PSP, r0
 800a834:	f3bf 8f6f 	isb	sy
 800a838:	4770      	bx	lr
 800a83a:	bf00      	nop
 800a83c:	f3af 8000 	nop.w

0800a840 <pxCurrentTCBConst>:
 800a840:	2000038c 	.word	0x2000038c

0800a844 <SysTick_Handler>:
{
 800a844:	b508      	push	{r3, lr}
	__asm volatile
 800a846:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a84a:	f383 8811 	msr	BASEPRI, r3
 800a84e:	f3bf 8f6f 	isb	sy
 800a852:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
 800a856:	f7ff fb93 	bl	8009f80 <xTaskIncrementTick>
 800a85a:	b118      	cbz	r0, 800a864 <SysTick_Handler+0x20>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a85c:	4b03      	ldr	r3, [pc, #12]	; (800a86c <SysTick_Handler+0x28>)
 800a85e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a862:	601a      	str	r2, [r3, #0]
	__asm volatile
 800a864:	2300      	movs	r3, #0
 800a866:	f383 8811 	msr	BASEPRI, r3
}
 800a86a:	bd08      	pop	{r3, pc}
 800a86c:	e000ed04 	.word	0xe000ed04

0800a870 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a870:	4b06      	ldr	r3, [pc, #24]	; (800a88c <vPortSetupTimerInterrupt+0x1c>)
 800a872:	4907      	ldr	r1, [pc, #28]	; (800a890 <vPortSetupTimerInterrupt+0x20>)
 800a874:	681b      	ldr	r3, [r3, #0]
 800a876:	4807      	ldr	r0, [pc, #28]	; (800a894 <vPortSetupTimerInterrupt+0x24>)
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a878:	4a07      	ldr	r2, [pc, #28]	; (800a898 <vPortSetupTimerInterrupt+0x28>)
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a87a:	fba1 1303 	umull	r1, r3, r1, r3
 800a87e:	099b      	lsrs	r3, r3, #6
 800a880:	3b01      	subs	r3, #1
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a882:	2107      	movs	r1, #7
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a884:	6003      	str	r3, [r0, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a886:	6011      	str	r1, [r2, #0]
}
 800a888:	4770      	bx	lr
 800a88a:	bf00      	nop
 800a88c:	20000004 	.word	0x20000004
 800a890:	10624dd3 	.word	0x10624dd3
 800a894:	e000e014 	.word	0xe000e014
 800a898:	e000e010 	.word	0xe000e010

0800a89c <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a89c:	4b32      	ldr	r3, [pc, #200]	; (800a968 <xPortStartScheduler+0xcc>)
 800a89e:	4a33      	ldr	r2, [pc, #204]	; (800a96c <xPortStartScheduler+0xd0>)
 800a8a0:	6819      	ldr	r1, [r3, #0]
 800a8a2:	4291      	cmp	r1, r2
 800a8a4:	d04e      	beq.n	800a944 <xPortStartScheduler+0xa8>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a8a6:	681a      	ldr	r2, [r3, #0]
 800a8a8:	4b31      	ldr	r3, [pc, #196]	; (800a970 <xPortStartScheduler+0xd4>)
 800a8aa:	429a      	cmp	r2, r3
 800a8ac:	d053      	beq.n	800a956 <xPortStartScheduler+0xba>
{
 800a8ae:	b510      	push	{r4, lr}
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a8b0:	4b30      	ldr	r3, [pc, #192]	; (800a974 <xPortStartScheduler+0xd8>)
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a8b2:	4c31      	ldr	r4, [pc, #196]	; (800a978 <xPortStartScheduler+0xdc>)
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a8b4:	781a      	ldrb	r2, [r3, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a8b6:	4931      	ldr	r1, [pc, #196]	; (800a97c <xPortStartScheduler+0xe0>)
{
 800a8b8:	b082      	sub	sp, #8
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a8ba:	b2d2      	uxtb	r2, r2
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a8bc:	20ff      	movs	r0, #255	; 0xff
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a8be:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a8c0:	7018      	strb	r0, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a8c2:	781b      	ldrb	r3, [r3, #0]
 800a8c4:	b2db      	uxtb	r3, r3
 800a8c6:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a8ca:	f89d 3003 	ldrb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a8ce:	f89d 2003 	ldrb.w	r2, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a8d2:	f003 0350 	and.w	r3, r3, #80	; 0x50
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a8d6:	2007      	movs	r0, #7
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a8d8:	0612      	lsls	r2, r2, #24
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a8da:	7023      	strb	r3, [r4, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a8dc:	6008      	str	r0, [r1, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a8de:	d50f      	bpl.n	800a900 <xPortStartScheduler+0x64>
 800a8e0:	2206      	movs	r2, #6
 800a8e2:	e000      	b.n	800a8e6 <xPortStartScheduler+0x4a>
 800a8e4:	4602      	mov	r2, r0
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a8e6:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800a8ea:	005b      	lsls	r3, r3, #1
 800a8ec:	b2db      	uxtb	r3, r3
 800a8ee:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a8f2:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800a8f6:	061b      	lsls	r3, r3, #24
 800a8f8:	f102 30ff 	add.w	r0, r2, #4294967295
 800a8fc:	d4f2      	bmi.n	800a8e4 <xPortStartScheduler+0x48>
 800a8fe:	600a      	str	r2, [r1, #0]
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a900:	680b      	ldr	r3, [r1, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a902:	9801      	ldr	r0, [sp, #4]
 800a904:	4c1b      	ldr	r4, [pc, #108]	; (800a974 <xPortStartScheduler+0xd8>)
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a906:	4a1e      	ldr	r2, [pc, #120]	; (800a980 <xPortStartScheduler+0xe4>)
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a908:	021b      	lsls	r3, r3, #8
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a90a:	b2c0      	uxtb	r0, r0
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a90c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a910:	600b      	str	r3, [r1, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a912:	7020      	strb	r0, [r4, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a914:	6813      	ldr	r3, [r2, #0]
 800a916:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800a91a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a91c:	6813      	ldr	r3, [r2, #0]
 800a91e:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800a922:	6013      	str	r3, [r2, #0]
	vPortSetupTimerInterrupt();
 800a924:	f7ff ffa4 	bl	800a870 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 800a928:	4b16      	ldr	r3, [pc, #88]	; (800a984 <xPortStartScheduler+0xe8>)
 800a92a:	2200      	movs	r2, #0
 800a92c:	601a      	str	r2, [r3, #0]
	vPortEnableVFP();
 800a92e:	f7ff feed 	bl	800a70c <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a932:	4a15      	ldr	r2, [pc, #84]	; (800a988 <xPortStartScheduler+0xec>)
 800a934:	6813      	ldr	r3, [r2, #0]
 800a936:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800a93a:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
 800a93c:	f7ff fed6 	bl	800a6ec <prvPortStartFirstTask>
	prvTaskExitError();
 800a940:	f7ff febc 	bl	800a6bc <prvTaskExitError>
	__asm volatile
 800a944:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a948:	f383 8811 	msr	BASEPRI, r3
 800a94c:	f3bf 8f6f 	isb	sy
 800a950:	f3bf 8f4f 	dsb	sy
 800a954:	e7fe      	b.n	800a954 <xPortStartScheduler+0xb8>
 800a956:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a95a:	f383 8811 	msr	BASEPRI, r3
 800a95e:	f3bf 8f6f 	isb	sy
 800a962:	f3bf 8f4f 	dsb	sy
 800a966:	e7fe      	b.n	800a966 <xPortStartScheduler+0xca>
 800a968:	e000ed00 	.word	0xe000ed00
 800a96c:	410fc271 	.word	0x410fc271
 800a970:	410fc270 	.word	0x410fc270
 800a974:	e000e400 	.word	0xe000e400
 800a978:	200004b8 	.word	0x200004b8
 800a97c:	200004bc 	.word	0x200004bc
 800a980:	e000ed20 	.word	0xe000ed20
 800a984:	20000000 	.word	0x20000000
 800a988:	e000ef34 	.word	0xe000ef34

0800a98c <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
 800a98c:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a990:	2b0f      	cmp	r3, #15
 800a992:	d90e      	bls.n	800a9b2 <vPortValidateInterruptPriority+0x26>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a994:	4910      	ldr	r1, [pc, #64]	; (800a9d8 <vPortValidateInterruptPriority+0x4c>)
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a996:	4a11      	ldr	r2, [pc, #68]	; (800a9dc <vPortValidateInterruptPriority+0x50>)
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a998:	5c5b      	ldrb	r3, [r3, r1]
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a99a:	7812      	ldrb	r2, [r2, #0]
 800a99c:	429a      	cmp	r2, r3
 800a99e:	d908      	bls.n	800a9b2 <vPortValidateInterruptPriority+0x26>
 800a9a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9a4:	f383 8811 	msr	BASEPRI, r3
 800a9a8:	f3bf 8f6f 	isb	sy
 800a9ac:	f3bf 8f4f 	dsb	sy
 800a9b0:	e7fe      	b.n	800a9b0 <vPortValidateInterruptPriority+0x24>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a9b2:	4b0b      	ldr	r3, [pc, #44]	; (800a9e0 <vPortValidateInterruptPriority+0x54>)
 800a9b4:	4a0b      	ldr	r2, [pc, #44]	; (800a9e4 <vPortValidateInterruptPriority+0x58>)
 800a9b6:	681b      	ldr	r3, [r3, #0]
 800a9b8:	6812      	ldr	r2, [r2, #0]
 800a9ba:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a9be:	4293      	cmp	r3, r2
 800a9c0:	d908      	bls.n	800a9d4 <vPortValidateInterruptPriority+0x48>
 800a9c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9c6:	f383 8811 	msr	BASEPRI, r3
 800a9ca:	f3bf 8f6f 	isb	sy
 800a9ce:	f3bf 8f4f 	dsb	sy
 800a9d2:	e7fe      	b.n	800a9d2 <vPortValidateInterruptPriority+0x46>
	}
 800a9d4:	4770      	bx	lr
 800a9d6:	bf00      	nop
 800a9d8:	e000e3f0 	.word	0xe000e3f0
 800a9dc:	200004b8 	.word	0x200004b8
 800a9e0:	e000ed0c 	.word	0xe000ed0c
 800a9e4:	200004bc 	.word	0x200004bc

0800a9e8 <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a9e8:	b410      	push	{r4}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a9ea:	4b11      	ldr	r3, [pc, #68]	; (800aa30 <prvInsertBlockIntoFreeList+0x48>)
 800a9ec:	681a      	ldr	r2, [r3, #0]
 800a9ee:	4282      	cmp	r2, r0
 800a9f0:	d201      	bcs.n	800a9f6 <prvInsertBlockIntoFreeList+0xe>
 800a9f2:	4613      	mov	r3, r2
 800a9f4:	e7fa      	b.n	800a9ec <prvInsertBlockIntoFreeList+0x4>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a9f6:	685c      	ldr	r4, [r3, #4]
 800a9f8:	1919      	adds	r1, r3, r4
 800a9fa:	4288      	cmp	r0, r1
 800a9fc:	d103      	bne.n	800aa06 <prvInsertBlockIntoFreeList+0x1e>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a9fe:	6841      	ldr	r1, [r0, #4]
 800aa00:	4421      	add	r1, r4
 800aa02:	6059      	str	r1, [r3, #4]
 800aa04:	4618      	mov	r0, r3
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800aa06:	6844      	ldr	r4, [r0, #4]
 800aa08:	1901      	adds	r1, r0, r4
 800aa0a:	428a      	cmp	r2, r1
 800aa0c:	d109      	bne.n	800aa22 <prvInsertBlockIntoFreeList+0x3a>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800aa0e:	4909      	ldr	r1, [pc, #36]	; (800aa34 <prvInsertBlockIntoFreeList+0x4c>)
 800aa10:	6809      	ldr	r1, [r1, #0]
 800aa12:	428a      	cmp	r2, r1
 800aa14:	d005      	beq.n	800aa22 <prvInsertBlockIntoFreeList+0x3a>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800aa16:	e9d2 2100 	ldrd	r2, r1, [r2]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800aa1a:	4421      	add	r1, r4
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800aa1c:	6002      	str	r2, [r0, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800aa1e:	6041      	str	r1, [r0, #4]
 800aa20:	e000      	b.n	800aa24 <prvInsertBlockIntoFreeList+0x3c>
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800aa22:	6002      	str	r2, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800aa24:	4298      	cmp	r0, r3
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800aa26:	bf18      	it	ne
 800aa28:	6018      	strne	r0, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800aa2a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800aa2e:	4770      	bx	lr
 800aa30:	2000479c 	.word	0x2000479c
 800aa34:	200004c0 	.word	0x200004c0

0800aa38 <pvPortMalloc>:
{
 800aa38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		if( pxEnd == NULL )
 800aa3a:	4d3e      	ldr	r5, [pc, #248]	; (800ab34 <pvPortMalloc+0xfc>)
{
 800aa3c:	4604      	mov	r4, r0
	vTaskSuspendAll();
 800aa3e:	f7ff fa89 	bl	8009f54 <vTaskSuspendAll>
		if( pxEnd == NULL )
 800aa42:	682a      	ldr	r2, [r5, #0]
 800aa44:	2a00      	cmp	r2, #0
 800aa46:	d056      	beq.n	800aaf6 <pvPortMalloc+0xbe>
 800aa48:	4b3b      	ldr	r3, [pc, #236]	; (800ab38 <pvPortMalloc+0x100>)
 800aa4a:	681d      	ldr	r5, [r3, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800aa4c:	422c      	tst	r4, r5
 800aa4e:	d14d      	bne.n	800aaec <pvPortMalloc+0xb4>
			if( xWantedSize > 0 )
 800aa50:	2c00      	cmp	r4, #0
 800aa52:	d04b      	beq.n	800aaec <pvPortMalloc+0xb4>
				xWantedSize += xHeapStructSize;
 800aa54:	f104 0308 	add.w	r3, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800aa58:	0758      	lsls	r0, r3, #29
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800aa5a:	bf1c      	itt	ne
 800aa5c:	f023 0307 	bicne.w	r3, r3, #7
 800aa60:	3308      	addne	r3, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	d042      	beq.n	800aaec <pvPortMalloc+0xb4>
 800aa66:	4f35      	ldr	r7, [pc, #212]	; (800ab3c <pvPortMalloc+0x104>)
 800aa68:	683e      	ldr	r6, [r7, #0]
 800aa6a:	429e      	cmp	r6, r3
 800aa6c:	d33e      	bcc.n	800aaec <pvPortMalloc+0xb4>
				pxBlock = xStart.pxNextFreeBlock;
 800aa6e:	4834      	ldr	r0, [pc, #208]	; (800ab40 <pvPortMalloc+0x108>)
 800aa70:	6804      	ldr	r4, [r0, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800aa72:	e006      	b.n	800aa82 <pvPortMalloc+0x4a>
 800aa74:	f8d4 c000 	ldr.w	ip, [r4]
 800aa78:	f1bc 0f00 	cmp.w	ip, #0
 800aa7c:	d004      	beq.n	800aa88 <pvPortMalloc+0x50>
 800aa7e:	4620      	mov	r0, r4
 800aa80:	4664      	mov	r4, ip
 800aa82:	6861      	ldr	r1, [r4, #4]
 800aa84:	4299      	cmp	r1, r3
 800aa86:	d3f5      	bcc.n	800aa74 <pvPortMalloc+0x3c>
				if( pxBlock != pxEnd )
 800aa88:	4294      	cmp	r4, r2
 800aa8a:	d02f      	beq.n	800aaec <pvPortMalloc+0xb4>
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800aa8c:	6822      	ldr	r2, [r4, #0]
 800aa8e:	6002      	str	r2, [r0, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800aa90:	1aca      	subs	r2, r1, r3
 800aa92:	2a10      	cmp	r2, #16
 800aa94:	d910      	bls.n	800aab8 <pvPortMalloc+0x80>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800aa96:	18e0      	adds	r0, r4, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800aa98:	0741      	lsls	r1, r0, #29
 800aa9a:	d008      	beq.n	800aaae <pvPortMalloc+0x76>
 800aa9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aaa0:	f383 8811 	msr	BASEPRI, r3
 800aaa4:	f3bf 8f6f 	isb	sy
 800aaa8:	f3bf 8f4f 	dsb	sy
 800aaac:	e7fe      	b.n	800aaac <pvPortMalloc+0x74>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800aaae:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 800aab0:	6063      	str	r3, [r4, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800aab2:	f7ff ff99 	bl	800a9e8 <prvInsertBlockIntoFreeList>
 800aab6:	6861      	ldr	r1, [r4, #4]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800aab8:	4a22      	ldr	r2, [pc, #136]	; (800ab44 <pvPortMalloc+0x10c>)
 800aaba:	6810      	ldr	r0, [r2, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800aabc:	1a76      	subs	r6, r6, r1
					pxBlock->pxNextFreeBlock = NULL;
 800aabe:	2300      	movs	r3, #0
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800aac0:	4329      	orrs	r1, r5
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800aac2:	4286      	cmp	r6, r0
					pxBlock->pxNextFreeBlock = NULL;
 800aac4:	e9c4 3100 	strd	r3, r1, [r4]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800aac8:	f104 0408 	add.w	r4, r4, #8
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800aacc:	bf38      	it	cc
 800aace:	6016      	strcc	r6, [r2, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800aad0:	603e      	str	r6, [r7, #0]
	( void ) xTaskResumeAll();
 800aad2:	f7ff fb01 	bl	800a0d8 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800aad6:	0763      	lsls	r3, r4, #29
 800aad8:	d00b      	beq.n	800aaf2 <pvPortMalloc+0xba>
 800aada:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aade:	f383 8811 	msr	BASEPRI, r3
 800aae2:	f3bf 8f6f 	isb	sy
 800aae6:	f3bf 8f4f 	dsb	sy
 800aaea:	e7fe      	b.n	800aaea <pvPortMalloc+0xb2>
	( void ) xTaskResumeAll();
 800aaec:	f7ff faf4 	bl	800a0d8 <xTaskResumeAll>
 800aaf0:	2400      	movs	r4, #0
}
 800aaf2:	4620      	mov	r0, r4
 800aaf4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	uxAddress = ( size_t ) ucHeap;
 800aaf6:	4b14      	ldr	r3, [pc, #80]	; (800ab48 <pvPortMalloc+0x110>)
	uxAddress -= xHeapStructSize;
 800aaf8:	4a14      	ldr	r2, [pc, #80]	; (800ab4c <pvPortMalloc+0x114>)
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800aafa:	4911      	ldr	r1, [pc, #68]	; (800ab40 <pvPortMalloc+0x108>)
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800aafc:	4f11      	ldr	r7, [pc, #68]	; (800ab44 <pvPortMalloc+0x10c>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800aafe:	075e      	lsls	r6, r3, #29
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800ab00:	bf18      	it	ne
 800ab02:	3307      	addne	r3, #7
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ab04:	f022 0207 	bic.w	r2, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ab08:	bf18      	it	ne
 800ab0a:	f023 0307 	bicne.w	r3, r3, #7
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ab0e:	4e0b      	ldr	r6, [pc, #44]	; (800ab3c <pvPortMalloc+0x104>)
	pxEnd = ( void * ) uxAddress;
 800ab10:	602a      	str	r2, [r5, #0]
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800ab12:	4618      	mov	r0, r3
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800ab14:	1ad3      	subs	r3, r2, r3
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800ab16:	4d08      	ldr	r5, [pc, #32]	; (800ab38 <pvPortMalloc+0x100>)
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ab18:	6033      	str	r3, [r6, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800ab1a:	2600      	movs	r6, #0
 800ab1c:	e9c1 0600 	strd	r0, r6, [r1]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800ab20:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
	pxEnd->pxNextFreeBlock = NULL;
 800ab24:	e9c2 6600 	strd	r6, r6, [r2]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800ab28:	6029      	str	r1, [r5, #0]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ab2a:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800ab2c:	e9c0 2300 	strd	r2, r3, [r0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800ab30:	460d      	mov	r5, r1
 800ab32:	e78b      	b.n	800aa4c <pvPortMalloc+0x14>
 800ab34:	200004c0 	.word	0x200004c0
 800ab38:	20004790 	.word	0x20004790
 800ab3c:	20004794 	.word	0x20004794
 800ab40:	2000479c 	.word	0x2000479c
 800ab44:	20004798 	.word	0x20004798
 800ab48:	200004c4 	.word	0x200004c4
 800ab4c:	20004788 	.word	0x20004788

0800ab50 <vPortFree>:
	if( pv != NULL )
 800ab50:	b1d0      	cbz	r0, 800ab88 <vPortFree+0x38>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800ab52:	4a19      	ldr	r2, [pc, #100]	; (800abb8 <vPortFree+0x68>)
 800ab54:	f850 3c04 	ldr.w	r3, [r0, #-4]
 800ab58:	6812      	ldr	r2, [r2, #0]
 800ab5a:	4213      	tst	r3, r2
 800ab5c:	d108      	bne.n	800ab70 <vPortFree+0x20>
 800ab5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab62:	f383 8811 	msr	BASEPRI, r3
 800ab66:	f3bf 8f6f 	isb	sy
 800ab6a:	f3bf 8f4f 	dsb	sy
 800ab6e:	e7fe      	b.n	800ab6e <vPortFree+0x1e>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800ab70:	f850 1c08 	ldr.w	r1, [r0, #-8]
 800ab74:	b149      	cbz	r1, 800ab8a <vPortFree+0x3a>
 800ab76:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab7a:	f383 8811 	msr	BASEPRI, r3
 800ab7e:	f3bf 8f6f 	isb	sy
 800ab82:	f3bf 8f4f 	dsb	sy
 800ab86:	e7fe      	b.n	800ab86 <vPortFree+0x36>
 800ab88:	4770      	bx	lr
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800ab8a:	ea23 0302 	bic.w	r3, r3, r2
{
 800ab8e:	b510      	push	{r4, lr}
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800ab90:	f840 3c04 	str.w	r3, [r0, #-4]
 800ab94:	4604      	mov	r4, r0
				vTaskSuspendAll();
 800ab96:	f7ff f9dd 	bl	8009f54 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 800ab9a:	4a08      	ldr	r2, [pc, #32]	; (800abbc <vPortFree+0x6c>)
 800ab9c:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800aba0:	6811      	ldr	r1, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800aba2:	f1a4 0008 	sub.w	r0, r4, #8
					xFreeBytesRemaining += pxLink->xBlockSize;
 800aba6:	440b      	add	r3, r1
 800aba8:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800abaa:	f7ff ff1d 	bl	800a9e8 <prvInsertBlockIntoFreeList>
}
 800abae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				( void ) xTaskResumeAll();
 800abb2:	f7ff ba91 	b.w	800a0d8 <xTaskResumeAll>
 800abb6:	bf00      	nop
 800abb8:	20004790 	.word	0x20004790
 800abbc:	20004794 	.word	0x20004794

0800abc0 <MX_ADC1_Init>:
uint32_t ADCSamplingTime=ADC_SAMPLETIME_1CYCLE_5;
uint8_t ADCChannel[MAX_ADC_CHANNELS]={0};

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800abc0:	b570      	push	{r4, r5, r6, lr}

    /**Common config 
    */
  hadc1.Instance = ADC1;
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
  hadc1.Init.Resolution = ADCResolution;
 800abc2:	4b19      	ldr	r3, [pc, #100]	; (800ac28 <MX_ADC1_Init+0x68>)
  hadc1.Instance = ADC1;
 800abc4:	4c19      	ldr	r4, [pc, #100]	; (800ac2c <MX_ADC1_Init+0x6c>)
  hadc1.Init.Resolution = ADCResolution;
 800abc6:	681b      	ldr	r3, [r3, #0]
 800abc8:	60a3      	str	r3, [r4, #8]
  hadc1.Instance = ADC1;
 800abca:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800abce:	f44f 3580 	mov.w	r5, #65536	; 0x10000
{
 800abd2:	b086      	sub	sp, #24
  hadc1.Init.ContinuousConvMode = DISABLE;
  hadc1.Init.DiscontinuousConvMode = DISABLE;
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc1.Init.NbrOfConversion = 1;
 800abd4:	2601      	movs	r6, #1
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800abd6:	f44f 6180 	mov.w	r1, #1024	; 0x400
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800abda:	f44f 7260 	mov.w	r2, #896	; 0x380
  hadc1.Init.DMAContinuousRequests = ENABLE;
  hadc1.Init.EOCSelection = EOC_SINGLE_CONV;
 800abde:	2304      	movs	r3, #4
  hadc1.Instance = ADC1;
 800abe0:	6020      	str	r0, [r4, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800abe2:	6065      	str	r5, [r4, #4]
  hadc1.Init.LowPowerAutoWait = DISABLE;
  hadc1.Init.Overrun = OVR_DATA_OVERWRITTEN;
  HAL_ADC_Init(&hadc1);
 800abe4:	4620      	mov	r0, r4
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800abe6:	2500      	movs	r5, #0
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800abe8:	6321      	str	r1, [r4, #48]	; 0x30
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800abea:	62e2      	str	r2, [r4, #44]	; 0x2c
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800abec:	e9c4 5304 	strd	r5, r3, [r4, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800abf0:	61e5      	str	r5, [r4, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800abf2:	6265      	str	r5, [r4, #36]	; 0x24
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800abf4:	60e5      	str	r5, [r4, #12]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800abf6:	61a5      	str	r5, [r4, #24]
  hadc1.Init.Overrun = OVR_DATA_OVERWRITTEN;
 800abf8:	63a5      	str	r5, [r4, #56]	; 0x38
  hadc1.Init.NbrOfConversion = 1;
 800abfa:	6226      	str	r6, [r4, #32]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800abfc:	6366      	str	r6, [r4, #52]	; 0x34
  HAL_ADC_Init(&hadc1);
 800abfe:	f7fa fb23 	bl	8005248 <HAL_ADC_Init>

    /**Configure Regular Channel 
    */
  sConfig.Channel = ANALOG_CHANNEL_ADC1[ADCChannel[0]];
 800ac02:	4b0b      	ldr	r3, [pc, #44]	; (800ac30 <MX_ADC1_Init+0x70>)
 800ac04:	4a0b      	ldr	r2, [pc, #44]	; (800ac34 <MX_ADC1_Init+0x74>)
 800ac06:	7819      	ldrb	r1, [r3, #0]
  sConfig.Rank = 1;
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
  sConfig.SamplingTime = ADCSamplingTime;
 800ac08:	4b0b      	ldr	r3, [pc, #44]	; (800ac38 <MX_ADC1_Init+0x78>)
  sConfig.Channel = ANALOG_CHANNEL_ADC1[ADCChannel[0]];
 800ac0a:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  sConfig.SamplingTime = ADCSamplingTime;
 800ac0e:	681b      	ldr	r3, [r3, #0]
  sConfig.Rank = 1;
 800ac10:	9601      	str	r6, [sp, #4]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
  sConfig.Offset = 0;
  HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 800ac12:	4620      	mov	r0, r4
 800ac14:	4669      	mov	r1, sp
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800ac16:	e9cd 5503 	strd	r5, r5, [sp, #12]
  sConfig.Offset = 0;
 800ac1a:	9505      	str	r5, [sp, #20]
  sConfig.Channel = ANALOG_CHANNEL_ADC1[ADCChannel[0]];
 800ac1c:	9200      	str	r2, [sp, #0]
  sConfig.SamplingTime = ADCSamplingTime;
 800ac1e:	9302      	str	r3, [sp, #8]
  HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 800ac20:	f7fb f814 	bl	8005c4c <HAL_ADC_ConfigChannel>

}
 800ac24:	b006      	add	sp, #24
 800ac26:	bd70      	pop	{r4, r5, r6, pc}
 800ac28:	200047b0 	.word	0x200047b0
 800ac2c:	2000cc28 	.word	0x2000cc28
 800ac30:	200047ac 	.word	0x200047ac
 800ac34:	08011bac 	.word	0x08011bac
 800ac38:	200047b4 	.word	0x200047b4

0800ac3c <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 800ac3c:	b570      	push	{r4, r5, r6, lr}

    /**Common config 
    */
  hadc2.Instance = ADC2;
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
  hadc2.Init.Resolution = ADCResolution;
 800ac3e:	4b19      	ldr	r3, [pc, #100]	; (800aca4 <MX_ADC2_Init+0x68>)
  hadc2.Instance = ADC2;
 800ac40:	4c19      	ldr	r4, [pc, #100]	; (800aca8 <MX_ADC2_Init+0x6c>)
  hadc2.Init.Resolution = ADCResolution;
 800ac42:	681b      	ldr	r3, [r3, #0]
  hadc2.Instance = ADC2;
 800ac44:	4819      	ldr	r0, [pc, #100]	; (800acac <MX_ADC2_Init+0x70>)
  hadc2.Init.Resolution = ADCResolution;
 800ac46:	60a3      	str	r3, [r4, #8]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800ac48:	f44f 3580 	mov.w	r5, #65536	; 0x10000
{
 800ac4c:	b086      	sub	sp, #24
  hadc2.Init.ContinuousConvMode = DISABLE;
  hadc2.Init.DiscontinuousConvMode = DISABLE;
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc2.Init.NbrOfConversion = 1;
 800ac4e:	2601      	movs	r6, #1
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800ac50:	f44f 6180 	mov.w	r1, #1024	; 0x400
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800ac54:	f44f 7260 	mov.w	r2, #896	; 0x380
  hadc2.Init.DMAContinuousRequests = ENABLE;
  hadc2.Init.EOCSelection = EOC_SINGLE_CONV;
 800ac58:	2304      	movs	r3, #4
  hadc2.Instance = ADC2;
 800ac5a:	6020      	str	r0, [r4, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800ac5c:	6065      	str	r5, [r4, #4]
  hadc2.Init.LowPowerAutoWait = DISABLE;
  hadc2.Init.Overrun = OVR_DATA_OVERWRITTEN;
  HAL_ADC_Init(&hadc2);
 800ac5e:	4620      	mov	r0, r4
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800ac60:	2500      	movs	r5, #0
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800ac62:	6321      	str	r1, [r4, #48]	; 0x30
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800ac64:	62e2      	str	r2, [r4, #44]	; 0x2c
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800ac66:	e9c4 5304 	strd	r5, r3, [r4, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 800ac6a:	61e5      	str	r5, [r4, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800ac6c:	6265      	str	r5, [r4, #36]	; 0x24
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800ac6e:	60e5      	str	r5, [r4, #12]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800ac70:	61a5      	str	r5, [r4, #24]
  hadc2.Init.Overrun = OVR_DATA_OVERWRITTEN;
 800ac72:	63a5      	str	r5, [r4, #56]	; 0x38
  hadc2.Init.NbrOfConversion = 1;
 800ac74:	6226      	str	r6, [r4, #32]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 800ac76:	6366      	str	r6, [r4, #52]	; 0x34
  HAL_ADC_Init(&hadc2);
 800ac78:	f7fa fae6 	bl	8005248 <HAL_ADC_Init>
	
	

    /**Configure Regular Channel 
    */
  sConfig.Channel = ANALOG_CHANNEL_ADC2[ADCChannel[1]];
 800ac7c:	4b0c      	ldr	r3, [pc, #48]	; (800acb0 <MX_ADC2_Init+0x74>)
 800ac7e:	4a0d      	ldr	r2, [pc, #52]	; (800acb4 <MX_ADC2_Init+0x78>)
 800ac80:	7859      	ldrb	r1, [r3, #1]
  sConfig.Rank = 1;
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
  sConfig.SamplingTime = ADCSamplingTime;
 800ac82:	4b0d      	ldr	r3, [pc, #52]	; (800acb8 <MX_ADC2_Init+0x7c>)
  sConfig.Channel = ANALOG_CHANNEL_ADC2[ADCChannel[1]];
 800ac84:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  sConfig.SamplingTime = ADCSamplingTime;
 800ac88:	681b      	ldr	r3, [r3, #0]
  sConfig.Rank = 1;
 800ac8a:	9601      	str	r6, [sp, #4]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
  sConfig.Offset = 0;
  HAL_ADC_ConfigChannel(&hadc2, &sConfig);
 800ac8c:	4620      	mov	r0, r4
 800ac8e:	4669      	mov	r1, sp
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800ac90:	e9cd 5503 	strd	r5, r5, [sp, #12]
  sConfig.Offset = 0;
 800ac94:	9505      	str	r5, [sp, #20]
  sConfig.Channel = ANALOG_CHANNEL_ADC2[ADCChannel[1]];
 800ac96:	9200      	str	r2, [sp, #0]
  sConfig.SamplingTime = ADCSamplingTime;
 800ac98:	9302      	str	r3, [sp, #8]
  HAL_ADC_ConfigChannel(&hadc2, &sConfig);
 800ac9a:	f7fa ffd7 	bl	8005c4c <HAL_ADC_ConfigChannel>

}
 800ac9e:	b006      	add	sp, #24
 800aca0:	bd70      	pop	{r4, r5, r6, pc}
 800aca2:	bf00      	nop
 800aca4:	200047b0 	.word	0x200047b0
 800aca8:	2000cb90 	.word	0x2000cb90
 800acac:	50000100 	.word	0x50000100
 800acb0:	200047ac 	.word	0x200047ac
 800acb4:	08011bd0 	.word	0x08011bd0
 800acb8:	200047b4 	.word	0x200047b4

0800acbc <MX_ADC3_Init>:

/* ADC3 init function */
void MX_ADC3_Init(void)
{
 800acbc:	b570      	push	{r4, r5, r6, lr}

    /**Common config 
    */
  hadc3.Instance = ADC3;
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
  hadc3.Init.Resolution = ADCResolution;
 800acbe:	4b19      	ldr	r3, [pc, #100]	; (800ad24 <MX_ADC3_Init+0x68>)
  hadc3.Instance = ADC3;
 800acc0:	4c19      	ldr	r4, [pc, #100]	; (800ad28 <MX_ADC3_Init+0x6c>)
  hadc3.Init.Resolution = ADCResolution;
 800acc2:	681b      	ldr	r3, [r3, #0]
  hadc3.Instance = ADC3;
 800acc4:	4819      	ldr	r0, [pc, #100]	; (800ad2c <MX_ADC3_Init+0x70>)
  hadc3.Init.Resolution = ADCResolution;
 800acc6:	60a3      	str	r3, [r4, #8]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800acc8:	f44f 3580 	mov.w	r5, #65536	; 0x10000
{
 800accc:	b086      	sub	sp, #24
  hadc3.Init.ContinuousConvMode = DISABLE;
  hadc3.Init.DiscontinuousConvMode = DISABLE;
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
  hadc3.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc3.Init.NbrOfConversion = 1;
 800acce:	2601      	movs	r6, #1
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800acd0:	f44f 6180 	mov.w	r1, #1024	; 0x400
  hadc3.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800acd4:	f44f 7260 	mov.w	r2, #896	; 0x380
  hadc3.Init.DMAContinuousRequests = ENABLE;
  hadc3.Init.EOCSelection = EOC_SINGLE_CONV;
 800acd8:	2304      	movs	r3, #4
  hadc3.Instance = ADC3;
 800acda:	6020      	str	r0, [r4, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800acdc:	6065      	str	r5, [r4, #4]
  hadc3.Init.LowPowerAutoWait = DISABLE;
  hadc3.Init.Overrun = OVR_DATA_OVERWRITTEN;
  HAL_ADC_Init(&hadc3);
 800acde:	4620      	mov	r0, r4
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800ace0:	2500      	movs	r5, #0
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800ace2:	6321      	str	r1, [r4, #48]	; 0x30
  hadc3.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800ace4:	62e2      	str	r2, [r4, #44]	; 0x2c
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800ace6:	e9c4 5304 	strd	r5, r3, [r4, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 800acea:	61e5      	str	r5, [r4, #28]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 800acec:	6265      	str	r5, [r4, #36]	; 0x24
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800acee:	60e5      	str	r5, [r4, #12]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 800acf0:	61a5      	str	r5, [r4, #24]
  hadc3.Init.Overrun = OVR_DATA_OVERWRITTEN;
 800acf2:	63a5      	str	r5, [r4, #56]	; 0x38
  hadc3.Init.NbrOfConversion = 1;
 800acf4:	6226      	str	r6, [r4, #32]
  hadc3.Init.DMAContinuousRequests = ENABLE;
 800acf6:	6366      	str	r6, [r4, #52]	; 0x34
  HAL_ADC_Init(&hadc3);
 800acf8:	f7fa faa6 	bl	8005248 <HAL_ADC_Init>

    /**Configure Regular Channel 
    */
  sConfig.Channel = ANALOG_CHANNEL_ADC3[ADCChannel[2]];
 800acfc:	4b0c      	ldr	r3, [pc, #48]	; (800ad30 <MX_ADC3_Init+0x74>)
 800acfe:	4a0d      	ldr	r2, [pc, #52]	; (800ad34 <MX_ADC3_Init+0x78>)
 800ad00:	7899      	ldrb	r1, [r3, #2]
  sConfig.Rank = 1;
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
  sConfig.SamplingTime = ADCSamplingTime;
 800ad02:	4b0d      	ldr	r3, [pc, #52]	; (800ad38 <MX_ADC3_Init+0x7c>)
  sConfig.Channel = ANALOG_CHANNEL_ADC3[ADCChannel[2]];
 800ad04:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  sConfig.SamplingTime = ADCSamplingTime;
 800ad08:	681b      	ldr	r3, [r3, #0]
  sConfig.Rank = 1;
 800ad0a:	9601      	str	r6, [sp, #4]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
  sConfig.Offset = 0;
  HAL_ADC_ConfigChannel(&hadc3, &sConfig);
 800ad0c:	4620      	mov	r0, r4
 800ad0e:	4669      	mov	r1, sp
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800ad10:	e9cd 5503 	strd	r5, r5, [sp, #12]
  sConfig.Offset = 0;
 800ad14:	9505      	str	r5, [sp, #20]
  sConfig.Channel = ANALOG_CHANNEL_ADC3[ADCChannel[2]];
 800ad16:	9200      	str	r2, [sp, #0]
  sConfig.SamplingTime = ADCSamplingTime;
 800ad18:	9302      	str	r3, [sp, #8]
  HAL_ADC_ConfigChannel(&hadc3, &sConfig);
 800ad1a:	f7fa ff97 	bl	8005c4c <HAL_ADC_ConfigChannel>

}
 800ad1e:	b006      	add	sp, #24
 800ad20:	bd70      	pop	{r4, r5, r6, pc}
 800ad22:	bf00      	nop
 800ad24:	200047b0 	.word	0x200047b0
 800ad28:	2000cc7c 	.word	0x2000cc7c
 800ad2c:	50000400 	.word	0x50000400
 800ad30:	200047ac 	.word	0x200047ac
 800ad34:	08011bf8 	.word	0x08011bf8
 800ad38:	200047b4 	.word	0x200047b4

0800ad3c <MX_ADC4_Init>:

/* ADC4 init function */
void MX_ADC4_Init(void)
{
 800ad3c:	b570      	push	{r4, r5, r6, lr}

    /**Common config 
    */
  hadc4.Instance = ADC4;
  hadc4.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
  hadc4.Init.Resolution = ADCResolution;
 800ad3e:	4b19      	ldr	r3, [pc, #100]	; (800ada4 <MX_ADC4_Init+0x68>)
  hadc4.Instance = ADC4;
 800ad40:	4c19      	ldr	r4, [pc, #100]	; (800ada8 <MX_ADC4_Init+0x6c>)
  hadc4.Init.Resolution = ADCResolution;
 800ad42:	681b      	ldr	r3, [r3, #0]
  hadc4.Instance = ADC4;
 800ad44:	4819      	ldr	r0, [pc, #100]	; (800adac <MX_ADC4_Init+0x70>)
  hadc4.Init.Resolution = ADCResolution;
 800ad46:	60a3      	str	r3, [r4, #8]
  hadc4.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800ad48:	f44f 3580 	mov.w	r5, #65536	; 0x10000
{
 800ad4c:	b086      	sub	sp, #24
  hadc4.Init.ContinuousConvMode = DISABLE;
  hadc4.Init.DiscontinuousConvMode = DISABLE;
  hadc4.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
  hadc4.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
  hadc4.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc4.Init.NbrOfConversion = 1;
 800ad4e:	2601      	movs	r6, #1
  hadc4.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800ad50:	f44f 6180 	mov.w	r1, #1024	; 0x400
  hadc4.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800ad54:	f44f 7260 	mov.w	r2, #896	; 0x380
  hadc4.Init.DMAContinuousRequests = ENABLE;
  hadc4.Init.EOCSelection = EOC_SINGLE_CONV;
 800ad58:	2304      	movs	r3, #4
  hadc4.Instance = ADC4;
 800ad5a:	6020      	str	r0, [r4, #0]
  hadc4.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800ad5c:	6065      	str	r5, [r4, #4]
  hadc4.Init.LowPowerAutoWait = DISABLE;
  hadc4.Init.Overrun = OVR_DATA_OVERWRITTEN;
  HAL_ADC_Init(&hadc4);
 800ad5e:	4620      	mov	r0, r4
  hadc4.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800ad60:	2500      	movs	r5, #0
  hadc4.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800ad62:	6321      	str	r1, [r4, #48]	; 0x30
  hadc4.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800ad64:	62e2      	str	r2, [r4, #44]	; 0x2c
  hadc4.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800ad66:	e9c4 5304 	strd	r5, r3, [r4, #16]
  hadc4.Init.ContinuousConvMode = DISABLE;
 800ad6a:	61e5      	str	r5, [r4, #28]
  hadc4.Init.DiscontinuousConvMode = DISABLE;
 800ad6c:	6265      	str	r5, [r4, #36]	; 0x24
  hadc4.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800ad6e:	60e5      	str	r5, [r4, #12]
  hadc4.Init.LowPowerAutoWait = DISABLE;
 800ad70:	61a5      	str	r5, [r4, #24]
  hadc4.Init.Overrun = OVR_DATA_OVERWRITTEN;
 800ad72:	63a5      	str	r5, [r4, #56]	; 0x38
  hadc4.Init.NbrOfConversion = 1;
 800ad74:	6226      	str	r6, [r4, #32]
  hadc4.Init.DMAContinuousRequests = ENABLE;
 800ad76:	6366      	str	r6, [r4, #52]	; 0x34
  HAL_ADC_Init(&hadc4);
 800ad78:	f7fa fa66 	bl	8005248 <HAL_ADC_Init>

    /**Configure Regular Channel 
    */
  sConfig.Channel = ANALOG_CHANNEL_ADC4[ADCChannel[3]];
 800ad7c:	4b0c      	ldr	r3, [pc, #48]	; (800adb0 <MX_ADC4_Init+0x74>)
 800ad7e:	4a0d      	ldr	r2, [pc, #52]	; (800adb4 <MX_ADC4_Init+0x78>)
 800ad80:	78d9      	ldrb	r1, [r3, #3]
  sConfig.Rank = 1;
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
  sConfig.SamplingTime = ADCSamplingTime;
 800ad82:	4b0d      	ldr	r3, [pc, #52]	; (800adb8 <MX_ADC4_Init+0x7c>)
  sConfig.Channel = ANALOG_CHANNEL_ADC4[ADCChannel[3]];
 800ad84:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  sConfig.SamplingTime = ADCSamplingTime;
 800ad88:	681b      	ldr	r3, [r3, #0]
  sConfig.Rank = 1;
 800ad8a:	9601      	str	r6, [sp, #4]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
  sConfig.Offset = 0;
  HAL_ADC_ConfigChannel(&hadc4, &sConfig);
 800ad8c:	4620      	mov	r0, r4
 800ad8e:	4669      	mov	r1, sp
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800ad90:	e9cd 5503 	strd	r5, r5, [sp, #12]
  sConfig.Offset = 0;
 800ad94:	9505      	str	r5, [sp, #20]
  sConfig.Channel = ANALOG_CHANNEL_ADC4[ADCChannel[3]];
 800ad96:	9200      	str	r2, [sp, #0]
  sConfig.SamplingTime = ADCSamplingTime;
 800ad98:	9302      	str	r3, [sp, #8]
  HAL_ADC_ConfigChannel(&hadc4, &sConfig);
 800ad9a:	f7fa ff57 	bl	8005c4c <HAL_ADC_ConfigChannel>

}
 800ad9e:	b006      	add	sp, #24
 800ada0:	bd70      	pop	{r4, r5, r6, pc}
 800ada2:	bf00      	nop
 800ada4:	200047b0 	.word	0x200047b0
 800ada8:	2000cd14 	.word	0x2000cd14
 800adac:	50000500 	.word	0x50000500
 800adb0:	200047ac 	.word	0x200047ac
 800adb4:	08011c08 	.word	0x08011c08
 800adb8:	200047b4 	.word	0x200047b4

0800adbc <HAL_ADC_MspInit>:
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800adbc:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hadc->Instance==ADC1)
 800adbe:	6803      	ldr	r3, [r0, #0]
 800adc0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
{
 800adc4:	b08a      	sub	sp, #40	; 0x28
 800adc6:	4604      	mov	r4, r0
  if(hadc->Instance==ADC1)
 800adc8:	d044      	beq.n	800ae54 <HAL_ADC_MspInit+0x98>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(hadc->Instance==ADC2)
 800adca:	4a8b      	ldr	r2, [pc, #556]	; (800aff8 <HAL_ADC_MspInit+0x23c>)
 800adcc:	4293      	cmp	r3, r2
 800adce:	d009      	beq.n	800ade4 <HAL_ADC_MspInit+0x28>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
  else if(hadc->Instance==ADC3)
 800add0:	4a8a      	ldr	r2, [pc, #552]	; (800affc <HAL_ADC_MspInit+0x240>)
 800add2:	4293      	cmp	r3, r2
 800add4:	f000 8090 	beq.w	800aef8 <HAL_ADC_MspInit+0x13c>

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
  else if(hadc->Instance==ADC4)
 800add8:	4a89      	ldr	r2, [pc, #548]	; (800b000 <HAL_ADC_MspInit+0x244>)
 800adda:	4293      	cmp	r3, r2
 800addc:	f000 80cc 	beq.w	800af78 <HAL_ADC_MspInit+0x1bc>
  /* USER CODE BEGIN ADC4_MspInit 1 */

  /* USER CODE END ADC4_MspInit 1 */
  }

}
 800ade0:	b00a      	add	sp, #40	; 0x28
 800ade2:	bd70      	pop	{r4, r5, r6, pc}
    ADC12_CLK_ENABLED++;
 800ade4:	4a87      	ldr	r2, [pc, #540]	; (800b004 <HAL_ADC_MspInit+0x248>)
 800ade6:	6813      	ldr	r3, [r2, #0]
 800ade8:	3301      	adds	r3, #1
    if(ADC12_CLK_ENABLED==1){
 800adea:	2b01      	cmp	r3, #1
    ADC12_CLK_ENABLED++;
 800adec:	6013      	str	r3, [r2, #0]
    if(ADC12_CLK_ENABLED==1){
 800adee:	d072      	beq.n	800aed6 <HAL_ADC_MspInit+0x11a>
    GPIO_InitStruct.Pin = ANALOG_PIN_ADC2[ADCChannel[1]];
 800adf0:	4b85      	ldr	r3, [pc, #532]	; (800b008 <HAL_ADC_MspInit+0x24c>)
    HAL_GPIO_Init(ANALOG_GPIO_ADC2[ADCChannel[1]], &GPIO_InitStruct);
 800adf2:	4986      	ldr	r1, [pc, #536]	; (800b00c <HAL_ADC_MspInit+0x250>)
    GPIO_InitStruct.Pin = ANALOG_PIN_ADC2[ADCChannel[1]];
 800adf4:	785b      	ldrb	r3, [r3, #1]
 800adf6:	4a86      	ldr	r2, [pc, #536]	; (800b010 <HAL_ADC_MspInit+0x254>)
    HAL_GPIO_Init(ANALOG_GPIO_ADC2[ADCChannel[1]], &GPIO_InitStruct);
 800adf8:	f851 0023 	ldr.w	r0, [r1, r3, lsl #2]
    GPIO_InitStruct.Pin = ANALOG_PIN_ADC2[ADCChannel[1]];
 800adfc:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800ae00:	9205      	str	r2, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ae02:	2600      	movs	r6, #0
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800ae04:	2303      	movs	r3, #3
    HAL_GPIO_Init(ANALOG_GPIO_ADC2[ADCChannel[1]], &GPIO_InitStruct);
 800ae06:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ae08:	e9cd 3606 	strd	r3, r6, [sp, #24]
    HAL_GPIO_Init(ANALOG_GPIO_ADC2[ADCChannel[1]], &GPIO_InitStruct);
 800ae0c:	f7fb fc64 	bl	80066d8 <HAL_GPIO_Init>
		if (ADCResolution==ADC_RESOLUTION8b || ADCResolution==ADC_RESOLUTION6b){
 800ae10:	4b80      	ldr	r3, [pc, #512]	; (800b014 <HAL_ADC_MspInit+0x258>)
    hdma_adc2.Instance = DMA2_Channel1;
 800ae12:	4d81      	ldr	r5, [pc, #516]	; (800b018 <HAL_ADC_MspInit+0x25c>)
		if (ADCResolution==ADC_RESOLUTION8b || ADCResolution==ADC_RESOLUTION6b){
 800ae14:	681b      	ldr	r3, [r3, #0]
    hdma_adc2.Instance = DMA2_Channel1;
 800ae16:	4981      	ldr	r1, [pc, #516]	; (800b01c <HAL_ADC_MspInit+0x260>)
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800ae18:	606e      	str	r6, [r5, #4]
		if (ADCResolution==ADC_RESOLUTION8b || ADCResolution==ADC_RESOLUTION6b){
 800ae1a:	f023 0308 	bic.w	r3, r3, #8
 800ae1e:	2b10      	cmp	r3, #16
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 800ae20:	f04f 0280 	mov.w	r2, #128	; 0x80
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 800ae24:	60ae      	str	r6, [r5, #8]
    HAL_DMA_Init(&hdma_adc2);
 800ae26:	487c      	ldr	r0, [pc, #496]	; (800b018 <HAL_ADC_MspInit+0x25c>)
    hdma_adc2.Instance = DMA2_Channel1;
 800ae28:	6029      	str	r1, [r5, #0]
			hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800ae2a:	bf18      	it	ne
 800ae2c:	f44f 7680 	movne.w	r6, #256	; 0x100
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 800ae30:	60ea      	str	r2, [r5, #12]
			hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800ae32:	bf14      	ite	ne
 800ae34:	f44f 6180 	movne.w	r1, #1024	; 0x400
			hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;	
 800ae38:	4631      	moveq	r1, r6
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 800ae3a:	2220      	movs	r2, #32
    hdma_adc2.Init.Priority = DMA_PRIORITY_HIGH;
 800ae3c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800ae40:	612e      	str	r6, [r5, #16]
    hdma_adc4.Init.Mode = DMA_CIRCULAR;
 800ae42:	e9c5 1205 	strd	r1, r2, [r5, #20]
    hdma_adc4.Init.Priority = DMA_PRIORITY_HIGH;
 800ae46:	61eb      	str	r3, [r5, #28]
    HAL_DMA_Init(&hdma_adc4);
 800ae48:	f7fb fa68 	bl	800631c <HAL_DMA_Init>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc4);
 800ae4c:	63e5      	str	r5, [r4, #60]	; 0x3c
 800ae4e:	626c      	str	r4, [r5, #36]	; 0x24
}
 800ae50:	b00a      	add	sp, #40	; 0x28
 800ae52:	bd70      	pop	{r4, r5, r6, pc}
    ADC12_CLK_ENABLED++;
 800ae54:	4a6b      	ldr	r2, [pc, #428]	; (800b004 <HAL_ADC_MspInit+0x248>)
 800ae56:	6813      	ldr	r3, [r2, #0]
 800ae58:	3301      	adds	r3, #1
    if(ADC12_CLK_ENABLED==1){
 800ae5a:	2b01      	cmp	r3, #1
    ADC12_CLK_ENABLED++;
 800ae5c:	6013      	str	r3, [r2, #0]
    if(ADC12_CLK_ENABLED==1){
 800ae5e:	d029      	beq.n	800aeb4 <HAL_ADC_MspInit+0xf8>
    GPIO_InitStruct.Pin = ANALOG_PIN_ADC1[ADCChannel[0]];
 800ae60:	4b69      	ldr	r3, [pc, #420]	; (800b008 <HAL_ADC_MspInit+0x24c>)
    HAL_GPIO_Init(ANALOG_GPIO_ADC1[ADCChannel[0]], &GPIO_InitStruct);
 800ae62:	496f      	ldr	r1, [pc, #444]	; (800b020 <HAL_ADC_MspInit+0x264>)
    GPIO_InitStruct.Pin = ANALOG_PIN_ADC1[ADCChannel[0]];
 800ae64:	781b      	ldrb	r3, [r3, #0]
 800ae66:	4a6f      	ldr	r2, [pc, #444]	; (800b024 <HAL_ADC_MspInit+0x268>)
    HAL_GPIO_Init(ANALOG_GPIO_ADC1[ADCChannel[0]], &GPIO_InitStruct);
 800ae68:	f851 0023 	ldr.w	r0, [r1, r3, lsl #2]
    GPIO_InitStruct.Pin = ANALOG_PIN_ADC1[ADCChannel[0]];
 800ae6c:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800ae70:	9205      	str	r2, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ae72:	2600      	movs	r6, #0
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800ae74:	2303      	movs	r3, #3
    HAL_GPIO_Init(ANALOG_GPIO_ADC1[ADCChannel[0]], &GPIO_InitStruct);
 800ae76:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ae78:	e9cd 3606 	strd	r3, r6, [sp, #24]
    HAL_GPIO_Init(ANALOG_GPIO_ADC1[ADCChannel[0]], &GPIO_InitStruct);
 800ae7c:	f7fb fc2c 	bl	80066d8 <HAL_GPIO_Init>
		if (ADCResolution==ADC_RESOLUTION8b || ADCResolution==ADC_RESOLUTION6b){
 800ae80:	4b64      	ldr	r3, [pc, #400]	; (800b014 <HAL_ADC_MspInit+0x258>)
    hdma_adc1.Instance = DMA1_Channel1;
 800ae82:	4d69      	ldr	r5, [pc, #420]	; (800b028 <HAL_ADC_MspInit+0x26c>)
		if (ADCResolution==ADC_RESOLUTION8b || ADCResolution==ADC_RESOLUTION6b){
 800ae84:	681b      	ldr	r3, [r3, #0]
    hdma_adc1.Instance = DMA1_Channel1;
 800ae86:	4969      	ldr	r1, [pc, #420]	; (800b02c <HAL_ADC_MspInit+0x270>)
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800ae88:	606e      	str	r6, [r5, #4]
		if (ADCResolution==ADC_RESOLUTION8b || ADCResolution==ADC_RESOLUTION6b){
 800ae8a:	f023 0308 	bic.w	r3, r3, #8
 800ae8e:	2b10      	cmp	r3, #16
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800ae90:	f04f 0280 	mov.w	r2, #128	; 0x80
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800ae94:	60ae      	str	r6, [r5, #8]
			hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800ae96:	bf18      	it	ne
 800ae98:	f44f 7680 	movne.w	r6, #256	; 0x100
    hdma_adc1.Instance = DMA1_Channel1;
 800ae9c:	6029      	str	r1, [r5, #0]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800ae9e:	60ea      	str	r2, [r5, #12]
			hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800aea0:	bf14      	ite	ne
 800aea2:	f44f 6180 	movne.w	r1, #1024	; 0x400
			hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;	
 800aea6:	4631      	moveq	r1, r6
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800aea8:	2220      	movs	r2, #32
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 800aeaa:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800aeae:	612e      	str	r6, [r5, #16]
    HAL_DMA_Init(&hdma_adc1);
 800aeb0:	485d      	ldr	r0, [pc, #372]	; (800b028 <HAL_ADC_MspInit+0x26c>)
 800aeb2:	e7c6      	b.n	800ae42 <HAL_ADC_MspInit+0x86>
      __ADC12_CLK_ENABLE();
 800aeb4:	4b5e      	ldr	r3, [pc, #376]	; (800b030 <HAL_ADC_MspInit+0x274>)
 800aeb6:	695a      	ldr	r2, [r3, #20]
 800aeb8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800aebc:	615a      	str	r2, [r3, #20]
 800aebe:	695a      	ldr	r2, [r3, #20]
 800aec0:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 800aec4:	9201      	str	r2, [sp, #4]
 800aec6:	9a01      	ldr	r2, [sp, #4]
			__HAL_RCC_ADC12_CONFIG(RCC_ADC12PLLCLK_DIV1);
 800aec8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aeca:	f422 72f8 	bic.w	r2, r2, #496	; 0x1f0
 800aece:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800aed2:	62da      	str	r2, [r3, #44]	; 0x2c
 800aed4:	e7c4      	b.n	800ae60 <HAL_ADC_MspInit+0xa4>
      __ADC12_CLK_ENABLE();
 800aed6:	4b56      	ldr	r3, [pc, #344]	; (800b030 <HAL_ADC_MspInit+0x274>)
 800aed8:	695a      	ldr	r2, [r3, #20]
 800aeda:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800aede:	615a      	str	r2, [r3, #20]
 800aee0:	695a      	ldr	r2, [r3, #20]
 800aee2:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 800aee6:	9202      	str	r2, [sp, #8]
 800aee8:	9a02      	ldr	r2, [sp, #8]
			__HAL_RCC_ADC12_CONFIG(RCC_ADC12PLLCLK_DIV1);
 800aeea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aeec:	f422 72f8 	bic.w	r2, r2, #496	; 0x1f0
 800aef0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800aef4:	62da      	str	r2, [r3, #44]	; 0x2c
 800aef6:	e77b      	b.n	800adf0 <HAL_ADC_MspInit+0x34>
    ADC34_CLK_ENABLED++;
 800aef8:	4a4e      	ldr	r2, [pc, #312]	; (800b034 <HAL_ADC_MspInit+0x278>)
 800aefa:	6813      	ldr	r3, [r2, #0]
 800aefc:	3301      	adds	r3, #1
    if(ADC34_CLK_ENABLED==1){
 800aefe:	2b01      	cmp	r3, #1
    ADC34_CLK_ENABLED++;
 800af00:	6013      	str	r3, [r2, #0]
    if(ADC34_CLK_ENABLED==1){
 800af02:	d10f      	bne.n	800af24 <HAL_ADC_MspInit+0x168>
      __ADC34_CLK_ENABLE();
 800af04:	4b4a      	ldr	r3, [pc, #296]	; (800b030 <HAL_ADC_MspInit+0x274>)
 800af06:	695a      	ldr	r2, [r3, #20]
 800af08:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 800af0c:	615a      	str	r2, [r3, #20]
 800af0e:	695a      	ldr	r2, [r3, #20]
 800af10:	f002 5200 	and.w	r2, r2, #536870912	; 0x20000000
 800af14:	9203      	str	r2, [sp, #12]
 800af16:	9a03      	ldr	r2, [sp, #12]
			__HAL_RCC_ADC34_CONFIG(RCC_ADC34PLLCLK_DIV1);
 800af18:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800af1a:	f422 5278 	bic.w	r2, r2, #15872	; 0x3e00
 800af1e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800af22:	62da      	str	r2, [r3, #44]	; 0x2c
    GPIO_InitStruct.Pin = ANALOG_PIN_ADC3[ADCChannel[2]];
 800af24:	4b38      	ldr	r3, [pc, #224]	; (800b008 <HAL_ADC_MspInit+0x24c>)
    HAL_GPIO_Init(ANALOG_GPIO_ADC3[ADCChannel[2]], &GPIO_InitStruct);
 800af26:	4944      	ldr	r1, [pc, #272]	; (800b038 <HAL_ADC_MspInit+0x27c>)
    GPIO_InitStruct.Pin = ANALOG_PIN_ADC3[ADCChannel[2]];
 800af28:	789b      	ldrb	r3, [r3, #2]
 800af2a:	4a44      	ldr	r2, [pc, #272]	; (800b03c <HAL_ADC_MspInit+0x280>)
    HAL_GPIO_Init(ANALOG_GPIO_ADC3[ADCChannel[2]], &GPIO_InitStruct);
 800af2c:	f851 0023 	ldr.w	r0, [r1, r3, lsl #2]
    GPIO_InitStruct.Pin = ANALOG_PIN_ADC3[ADCChannel[2]];
 800af30:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800af34:	9205      	str	r2, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800af36:	2600      	movs	r6, #0
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800af38:	2303      	movs	r3, #3
    HAL_GPIO_Init(ANALOG_GPIO_ADC3[ADCChannel[2]], &GPIO_InitStruct);
 800af3a:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800af3c:	e9cd 3606 	strd	r3, r6, [sp, #24]
    HAL_GPIO_Init(ANALOG_GPIO_ADC3[ADCChannel[2]], &GPIO_InitStruct);
 800af40:	f7fb fbca 	bl	80066d8 <HAL_GPIO_Init>
		if (ADCResolution==ADC_RESOLUTION8b || ADCResolution==ADC_RESOLUTION6b){
 800af44:	4b33      	ldr	r3, [pc, #204]	; (800b014 <HAL_ADC_MspInit+0x258>)
    hdma_adc3.Instance = DMA2_Channel5;
 800af46:	4d3e      	ldr	r5, [pc, #248]	; (800b040 <HAL_ADC_MspInit+0x284>)
		if (ADCResolution==ADC_RESOLUTION8b || ADCResolution==ADC_RESOLUTION6b){
 800af48:	681b      	ldr	r3, [r3, #0]
    hdma_adc3.Instance = DMA2_Channel5;
 800af4a:	493e      	ldr	r1, [pc, #248]	; (800b044 <HAL_ADC_MspInit+0x288>)
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800af4c:	606e      	str	r6, [r5, #4]
		if (ADCResolution==ADC_RESOLUTION8b || ADCResolution==ADC_RESOLUTION6b){
 800af4e:	f023 0308 	bic.w	r3, r3, #8
 800af52:	2b10      	cmp	r3, #16
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 800af54:	f04f 0280 	mov.w	r2, #128	; 0x80
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 800af58:	60ae      	str	r6, [r5, #8]
			hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800af5a:	bf18      	it	ne
 800af5c:	f44f 7680 	movne.w	r6, #256	; 0x100
    hdma_adc3.Instance = DMA2_Channel5;
 800af60:	6029      	str	r1, [r5, #0]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 800af62:	60ea      	str	r2, [r5, #12]
			hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800af64:	bf14      	ite	ne
 800af66:	f44f 6180 	movne.w	r1, #1024	; 0x400
			hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;	
 800af6a:	4631      	moveq	r1, r6
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 800af6c:	2220      	movs	r2, #32
    hdma_adc3.Init.Priority = DMA_PRIORITY_HIGH;
 800af6e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800af72:	612e      	str	r6, [r5, #16]
    HAL_DMA_Init(&hdma_adc3);
 800af74:	4832      	ldr	r0, [pc, #200]	; (800b040 <HAL_ADC_MspInit+0x284>)
 800af76:	e764      	b.n	800ae42 <HAL_ADC_MspInit+0x86>
    ADC34_CLK_ENABLED++;
 800af78:	4a2e      	ldr	r2, [pc, #184]	; (800b034 <HAL_ADC_MspInit+0x278>)
 800af7a:	6813      	ldr	r3, [r2, #0]
 800af7c:	3301      	adds	r3, #1
    if(ADC34_CLK_ENABLED==1){
 800af7e:	2b01      	cmp	r3, #1
    ADC34_CLK_ENABLED++;
 800af80:	6013      	str	r3, [r2, #0]
    if(ADC34_CLK_ENABLED==1){
 800af82:	d10f      	bne.n	800afa4 <HAL_ADC_MspInit+0x1e8>
      __ADC34_CLK_ENABLE();
 800af84:	4b2a      	ldr	r3, [pc, #168]	; (800b030 <HAL_ADC_MspInit+0x274>)
 800af86:	695a      	ldr	r2, [r3, #20]
 800af88:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 800af8c:	615a      	str	r2, [r3, #20]
 800af8e:	695a      	ldr	r2, [r3, #20]
 800af90:	f002 5200 	and.w	r2, r2, #536870912	; 0x20000000
 800af94:	9204      	str	r2, [sp, #16]
 800af96:	9a04      	ldr	r2, [sp, #16]
			__HAL_RCC_ADC34_CONFIG(RCC_ADC34PLLCLK_DIV1);
 800af98:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800af9a:	f422 5278 	bic.w	r2, r2, #15872	; 0x3e00
 800af9e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800afa2:	62da      	str	r2, [r3, #44]	; 0x2c
    GPIO_InitStruct.Pin = ANALOG_PIN_ADC4[ADCChannel[3]];
 800afa4:	4b18      	ldr	r3, [pc, #96]	; (800b008 <HAL_ADC_MspInit+0x24c>)
    HAL_GPIO_Init(ANALOG_GPIO_ADC4[ADCChannel[3]], &GPIO_InitStruct);
 800afa6:	4928      	ldr	r1, [pc, #160]	; (800b048 <HAL_ADC_MspInit+0x28c>)
    GPIO_InitStruct.Pin = ANALOG_PIN_ADC4[ADCChannel[3]];
 800afa8:	78db      	ldrb	r3, [r3, #3]
 800afaa:	4a28      	ldr	r2, [pc, #160]	; (800b04c <HAL_ADC_MspInit+0x290>)
    HAL_GPIO_Init(ANALOG_GPIO_ADC4[ADCChannel[3]], &GPIO_InitStruct);
 800afac:	f851 0023 	ldr.w	r0, [r1, r3, lsl #2]
    GPIO_InitStruct.Pin = ANALOG_PIN_ADC4[ADCChannel[3]];
 800afb0:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800afb4:	9205      	str	r2, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800afb6:	2600      	movs	r6, #0
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800afb8:	2303      	movs	r3, #3
    HAL_GPIO_Init(ANALOG_GPIO_ADC4[ADCChannel[3]], &GPIO_InitStruct);
 800afba:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800afbc:	e9cd 3606 	strd	r3, r6, [sp, #24]
    HAL_GPIO_Init(ANALOG_GPIO_ADC4[ADCChannel[3]], &GPIO_InitStruct);
 800afc0:	f7fb fb8a 	bl	80066d8 <HAL_GPIO_Init>
		if (ADCResolution==ADC_RESOLUTION8b || ADCResolution==ADC_RESOLUTION6b){
 800afc4:	4b13      	ldr	r3, [pc, #76]	; (800b014 <HAL_ADC_MspInit+0x258>)
    hdma_adc4.Instance = DMA2_Channel2;
 800afc6:	4d22      	ldr	r5, [pc, #136]	; (800b050 <HAL_ADC_MspInit+0x294>)
		if (ADCResolution==ADC_RESOLUTION8b || ADCResolution==ADC_RESOLUTION6b){
 800afc8:	681b      	ldr	r3, [r3, #0]
    hdma_adc4.Instance = DMA2_Channel2;
 800afca:	4922      	ldr	r1, [pc, #136]	; (800b054 <HAL_ADC_MspInit+0x298>)
    hdma_adc4.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800afcc:	606e      	str	r6, [r5, #4]
		if (ADCResolution==ADC_RESOLUTION8b || ADCResolution==ADC_RESOLUTION6b){
 800afce:	f023 0308 	bic.w	r3, r3, #8
 800afd2:	2b10      	cmp	r3, #16
    hdma_adc4.Init.MemInc = DMA_MINC_ENABLE;
 800afd4:	f04f 0280 	mov.w	r2, #128	; 0x80
    hdma_adc4.Init.PeriphInc = DMA_PINC_DISABLE;
 800afd8:	60ae      	str	r6, [r5, #8]
			hdma_adc4.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800afda:	bf18      	it	ne
 800afdc:	f44f 7680 	movne.w	r6, #256	; 0x100
    hdma_adc4.Instance = DMA2_Channel2;
 800afe0:	6029      	str	r1, [r5, #0]
    hdma_adc4.Init.MemInc = DMA_MINC_ENABLE;
 800afe2:	60ea      	str	r2, [r5, #12]
			hdma_adc4.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800afe4:	bf14      	ite	ne
 800afe6:	f44f 6180 	movne.w	r1, #1024	; 0x400
			hdma_adc4.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;	
 800afea:	4631      	moveq	r1, r6
    hdma_adc4.Init.Mode = DMA_CIRCULAR;
 800afec:	2220      	movs	r2, #32
    hdma_adc4.Init.Priority = DMA_PRIORITY_HIGH;
 800afee:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800aff2:	612e      	str	r6, [r5, #16]
    HAL_DMA_Init(&hdma_adc4);
 800aff4:	4816      	ldr	r0, [pc, #88]	; (800b050 <HAL_ADC_MspInit+0x294>)
 800aff6:	e724      	b.n	800ae42 <HAL_ADC_MspInit+0x86>
 800aff8:	50000100 	.word	0x50000100
 800affc:	50000400 	.word	0x50000400
 800b000:	50000500 	.word	0x50000500
 800b004:	200047a4 	.word	0x200047a4
 800b008:	200047ac 	.word	0x200047ac
 800b00c:	08011c3c 	.word	0x08011c3c
 800b010:	08011c88 	.word	0x08011c88
 800b014:	200047b0 	.word	0x200047b0
 800b018:	2000cd68 	.word	0x2000cd68
 800b01c:	40020408 	.word	0x40020408
 800b020:	08011c18 	.word	0x08011c18
 800b024:	08011c74 	.word	0x08011c74
 800b028:	2000ccd0 	.word	0x2000ccd0
 800b02c:	40020008 	.word	0x40020008
 800b030:	40021000 	.word	0x40021000
 800b034:	200047a8 	.word	0x200047a8
 800b038:	08011c64 	.word	0x08011c64
 800b03c:	08011c9c 	.word	0x08011c9c
 800b040:	2000cbe4 	.word	0x2000cbe4
 800b044:	40020458 	.word	0x40020458
 800b048:	08011c64 	.word	0x08011c64
 800b04c:	08011ca4 	.word	0x08011ca4
 800b050:	2000cb4c 	.word	0x2000cb4c
 800b054:	4002041c 	.word	0x4002041c

0800b058 <ADC_DMA_Reconfig>:
//  }

//} 

/* USER CODE BEGIN 1 */
void ADC_DMA_Reconfig(uint8_t chan, uint32_t *buff, uint32_t len){
 800b058:	b530      	push	{r4, r5, lr}
 800b05a:	460c      	mov	r4, r1
 800b05c:	b097      	sub	sp, #92	; 0x5c
 800b05e:	4615      	mov	r5, r2
	ADC_HandleTypeDef adcHandler;
	switch(chan){
 800b060:	2803      	cmp	r0, #3
 800b062:	d808      	bhi.n	800b076 <ADC_DMA_Reconfig+0x1e>
 800b064:	e8df f000 	tbb	[pc, r0]
 800b068:	0212181e 	.word	0x0212181e
		break;
		case 2:
			adcHandler=hadc3;
		break;
		case 3:
			adcHandler=hadc4;
 800b06c:	2254      	movs	r2, #84	; 0x54
 800b06e:	4910      	ldr	r1, [pc, #64]	; (800b0b0 <ADC_DMA_Reconfig+0x58>)
 800b070:	a801      	add	r0, sp, #4
 800b072:	f003 fd47 	bl	800eb04 <memcpy>
		break;
	}
	
	if(buff!=NULL && len!=0){
 800b076:	b104      	cbz	r4, 800b07a <ADC_DMA_Reconfig+0x22>
 800b078:	b90d      	cbnz	r5, 800b07e <ADC_DMA_Reconfig+0x26>
		HAL_ADC_Start_DMA(&adcHandler, buff, len);
	}
}
 800b07a:	b017      	add	sp, #92	; 0x5c
 800b07c:	bd30      	pop	{r4, r5, pc}
		HAL_ADC_Start_DMA(&adcHandler, buff, len);
 800b07e:	462a      	mov	r2, r5
 800b080:	4621      	mov	r1, r4
 800b082:	a801      	add	r0, sp, #4
 800b084:	f7fa fbc4 	bl	8005810 <HAL_ADC_Start_DMA>
}
 800b088:	b017      	add	sp, #92	; 0x5c
 800b08a:	bd30      	pop	{r4, r5, pc}
			adcHandler=hadc3;
 800b08c:	2254      	movs	r2, #84	; 0x54
 800b08e:	4909      	ldr	r1, [pc, #36]	; (800b0b4 <ADC_DMA_Reconfig+0x5c>)
 800b090:	a801      	add	r0, sp, #4
 800b092:	f003 fd37 	bl	800eb04 <memcpy>
		break;
 800b096:	e7ee      	b.n	800b076 <ADC_DMA_Reconfig+0x1e>
			adcHandler=hadc2;
 800b098:	2254      	movs	r2, #84	; 0x54
 800b09a:	4907      	ldr	r1, [pc, #28]	; (800b0b8 <ADC_DMA_Reconfig+0x60>)
 800b09c:	a801      	add	r0, sp, #4
 800b09e:	f003 fd31 	bl	800eb04 <memcpy>
		break;
 800b0a2:	e7e8      	b.n	800b076 <ADC_DMA_Reconfig+0x1e>
			adcHandler=hadc1;
 800b0a4:	2254      	movs	r2, #84	; 0x54
 800b0a6:	4905      	ldr	r1, [pc, #20]	; (800b0bc <ADC_DMA_Reconfig+0x64>)
 800b0a8:	a801      	add	r0, sp, #4
 800b0aa:	f003 fd2b 	bl	800eb04 <memcpy>
		break;
 800b0ae:	e7e2      	b.n	800b076 <ADC_DMA_Reconfig+0x1e>
 800b0b0:	2000cd14 	.word	0x2000cd14
 800b0b4:	2000cc7c 	.word	0x2000cc7c
 800b0b8:	2000cb90 	.word	0x2000cb90
 800b0bc:	2000cc28 	.word	0x2000cc28

0800b0c0 <ADC_DMA_Stop>:

void ADC_DMA_Stop(void){
 800b0c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	HAL_ADC_Stop_DMA(&hadc1);
 800b0c2:	4f11      	ldr	r7, [pc, #68]	; (800b108 <ADC_DMA_Stop+0x48>)
	HAL_ADC_Stop_DMA(&hadc2);
 800b0c4:	4e11      	ldr	r6, [pc, #68]	; (800b10c <ADC_DMA_Stop+0x4c>)
	HAL_ADC_Stop_DMA(&hadc3);
 800b0c6:	4d12      	ldr	r5, [pc, #72]	; (800b110 <ADC_DMA_Stop+0x50>)
	HAL_ADC_Stop_DMA(&hadc4);
 800b0c8:	4c12      	ldr	r4, [pc, #72]	; (800b114 <ADC_DMA_Stop+0x54>)
	HAL_ADC_Stop_DMA(&hadc1);
 800b0ca:	4638      	mov	r0, r7
 800b0cc:	f7fa fc70 	bl	80059b0 <HAL_ADC_Stop_DMA>
	HAL_ADC_Stop_DMA(&hadc2);
 800b0d0:	4630      	mov	r0, r6
 800b0d2:	f7fa fc6d 	bl	80059b0 <HAL_ADC_Stop_DMA>
	HAL_ADC_Stop_DMA(&hadc3);
 800b0d6:	4628      	mov	r0, r5
 800b0d8:	f7fa fc6a 	bl	80059b0 <HAL_ADC_Stop_DMA>
	HAL_ADC_Stop_DMA(&hadc4);
 800b0dc:	4620      	mov	r0, r4
 800b0de:	f7fa fc67 	bl	80059b0 <HAL_ADC_Stop_DMA>
	MX_ADC4_Init();
}


void CalibrateADC (void){
	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 800b0e2:	4638      	mov	r0, r7
 800b0e4:	2100      	movs	r1, #0
 800b0e6:	f7fa fd3d 	bl	8005b64 <HAL_ADCEx_Calibration_Start>
	HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED);
 800b0ea:	4630      	mov	r0, r6
 800b0ec:	2100      	movs	r1, #0
 800b0ee:	f7fa fd39 	bl	8005b64 <HAL_ADCEx_Calibration_Start>
	HAL_ADCEx_Calibration_Start(&hadc3, ADC_SINGLE_ENDED);
 800b0f2:	4628      	mov	r0, r5
 800b0f4:	2100      	movs	r1, #0
 800b0f6:	f7fa fd35 	bl	8005b64 <HAL_ADCEx_Calibration_Start>
	HAL_ADCEx_Calibration_Start(&hadc4, ADC_SINGLE_ENDED);
 800b0fa:	4620      	mov	r0, r4
 800b0fc:	2100      	movs	r1, #0
}
 800b0fe:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	HAL_ADCEx_Calibration_Start(&hadc4, ADC_SINGLE_ENDED);
 800b102:	f7fa bd2f 	b.w	8005b64 <HAL_ADCEx_Calibration_Start>
 800b106:	bf00      	nop
 800b108:	2000cc28 	.word	0x2000cc28
 800b10c:	2000cb90 	.word	0x2000cb90
 800b110:	2000cc7c 	.word	0x2000cc7c
 800b114:	2000cd14 	.word	0x2000cd14

0800b118 <DMA_GetCurrDataCounter>:
uint16_t DMA_GetCurrDataCounter(uint8_t channel){
 800b118:	b500      	push	{lr}
	switch(channel){
 800b11a:	3801      	subs	r0, #1
uint16_t DMA_GetCurrDataCounter(uint8_t channel){
 800b11c:	b097      	sub	sp, #92	; 0x5c
	switch(channel){
 800b11e:	2803      	cmp	r0, #3
 800b120:	d808      	bhi.n	800b134 <DMA_GetCurrDataCounter+0x1c>
 800b122:	e8df f000 	tbb	[pc, r0]
 800b126:	141a      	.short	0x141a
 800b128:	020e      	.short	0x020e
			adcHandler=hadc4;
 800b12a:	2254      	movs	r2, #84	; 0x54
 800b12c:	490e      	ldr	r1, [pc, #56]	; (800b168 <DMA_GetCurrDataCounter+0x50>)
 800b12e:	a801      	add	r0, sp, #4
 800b130:	f003 fce8 	bl	800eb04 <memcpy>
  return adcHandler.DMA_Handle->Instance->CNDTR;
 800b134:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b136:	681b      	ldr	r3, [r3, #0]
 800b138:	6858      	ldr	r0, [r3, #4]
}
 800b13a:	b280      	uxth	r0, r0
 800b13c:	b017      	add	sp, #92	; 0x5c
 800b13e:	f85d fb04 	ldr.w	pc, [sp], #4
			adcHandler=hadc3;
 800b142:	2254      	movs	r2, #84	; 0x54
 800b144:	4909      	ldr	r1, [pc, #36]	; (800b16c <DMA_GetCurrDataCounter+0x54>)
 800b146:	a801      	add	r0, sp, #4
 800b148:	f003 fcdc 	bl	800eb04 <memcpy>
		break;
 800b14c:	e7f2      	b.n	800b134 <DMA_GetCurrDataCounter+0x1c>
			adcHandler=hadc2;
 800b14e:	2254      	movs	r2, #84	; 0x54
 800b150:	4907      	ldr	r1, [pc, #28]	; (800b170 <DMA_GetCurrDataCounter+0x58>)
 800b152:	a801      	add	r0, sp, #4
 800b154:	f003 fcd6 	bl	800eb04 <memcpy>
		break;
 800b158:	e7ec      	b.n	800b134 <DMA_GetCurrDataCounter+0x1c>
			adcHandler=hadc1;
 800b15a:	2254      	movs	r2, #84	; 0x54
 800b15c:	4905      	ldr	r1, [pc, #20]	; (800b174 <DMA_GetCurrDataCounter+0x5c>)
 800b15e:	a801      	add	r0, sp, #4
 800b160:	f003 fcd0 	bl	800eb04 <memcpy>
		break;
 800b164:	e7e6      	b.n	800b134 <DMA_GetCurrDataCounter+0x1c>
 800b166:	bf00      	nop
 800b168:	2000cd14 	.word	0x2000cd14
 800b16c:	2000cc7c 	.word	0x2000cc7c
 800b170:	2000cb90 	.word	0x2000cb90
 800b174:	2000cc28 	.word	0x2000cc28

0800b178 <ADC_set_sampling_time>:
void ADC_set_sampling_time(uint32_t realfreq){
 800b178:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	switch(ADCResolution){
 800b17c:	f8df a250 	ldr.w	sl, [pc, #592]	; 800b3d0 <ADC_set_sampling_time+0x258>
 800b180:	f8da 2000 	ldr.w	r2, [sl]
void ADC_set_sampling_time(uint32_t realfreq){
 800b184:	b087      	sub	sp, #28
 800b186:	4604      	mov	r4, r0
	switch(ADCResolution){
 800b188:	2a18      	cmp	r2, #24
 800b18a:	d836      	bhi.n	800b1fa <ADC_set_sampling_time+0x82>
 800b18c:	e8df f002 	tbb	[pc, r2]
 800b190:	3535350d 	.word	0x3535350d
 800b194:	35353535 	.word	0x35353535
 800b198:	35353533 	.word	0x35353533
 800b19c:	35353535 	.word	0x35353535
 800b1a0:	35353531 	.word	0x35353531
 800b1a4:	35353535 	.word	0x35353535
 800b1a8:	2f          	.byte	0x2f
 800b1a9:	00          	.byte	0x00
 800b1aa:	250c      	movs	r5, #12
	cyclesForConversion=HAL_RCC_GetPCLK2Freq()/realfreq-ADCRes-1;
 800b1ac:	f7fc f836 	bl	800721c <HAL_RCC_GetPCLK2Freq>
 800b1b0:	fbb0 f0f4 	udiv	r0, r0, r4
 800b1b4:	1b40      	subs	r0, r0, r5
 800b1b6:	3801      	subs	r0, #1
	if(cyclesForConversion>=601){
 800b1b8:	f5b0 7f16 	cmp.w	r0, #600	; 0x258
		ADCSamplingTime=ADC_SAMPLETIME_601CYCLES_5;
 800b1bc:	f8df 8214 	ldr.w	r8, [pc, #532]	; 800b3d4 <ADC_set_sampling_time+0x25c>
	if(cyclesForConversion>=601){
 800b1c0:	d81d      	bhi.n	800b1fe <ADC_set_sampling_time+0x86>
	}else if(cyclesForConversion>=181){
 800b1c2:	28b4      	cmp	r0, #180	; 0xb4
 800b1c4:	f200 80da 	bhi.w	800b37c <ADC_set_sampling_time+0x204>
	}else if(cyclesForConversion>=61){
 800b1c8:	283c      	cmp	r0, #60	; 0x3c
 800b1ca:	f200 80db 	bhi.w	800b384 <ADC_set_sampling_time+0x20c>
	}else if(cyclesForConversion>=19){
 800b1ce:	2812      	cmp	r0, #18
 800b1d0:	f200 80dc 	bhi.w	800b38c <ADC_set_sampling_time+0x214>
	}else if(cyclesForConversion>=7){
 800b1d4:	2806      	cmp	r0, #6
 800b1d6:	f200 80dd 	bhi.w	800b394 <ADC_set_sampling_time+0x21c>
	}else if(cyclesForConversion>=4){
 800b1da:	2803      	cmp	r0, #3
 800b1dc:	f200 80de 	bhi.w	800b39c <ADC_set_sampling_time+0x224>
	}else if(cyclesForConversion>=2){
 800b1e0:	2801      	cmp	r0, #1
		ADCSamplingTime=ADC_SAMPLETIME_2CYCLES_5;
 800b1e2:	bf8c      	ite	hi
 800b1e4:	2101      	movhi	r1, #1
		ADCSamplingTime=ADC_SAMPLETIME_1CYCLE_5;
 800b1e6:	2100      	movls	r1, #0
 800b1e8:	f8c8 1000 	str.w	r1, [r8]
 800b1ec:	e00a      	b.n	800b204 <ADC_set_sampling_time+0x8c>
			break;
 800b1ee:	2506      	movs	r5, #6
 800b1f0:	e7dc      	b.n	800b1ac <ADC_set_sampling_time+0x34>
			break;
 800b1f2:	2508      	movs	r5, #8
 800b1f4:	e7da      	b.n	800b1ac <ADC_set_sampling_time+0x34>
	switch(ADCResolution){
 800b1f6:	250a      	movs	r5, #10
 800b1f8:	e7d8      	b.n	800b1ac <ADC_set_sampling_time+0x34>
 800b1fa:	2500      	movs	r5, #0
 800b1fc:	e7d6      	b.n	800b1ac <ADC_set_sampling_time+0x34>
		ADCSamplingTime=ADC_SAMPLETIME_601CYCLES_5;
 800b1fe:	2107      	movs	r1, #7
 800b200:	f8c8 1000 	str.w	r1, [r8]
	HAL_ADC_Stop_DMA(&hadc1);
 800b204:	4e67      	ldr	r6, [pc, #412]	; (800b3a4 <ADC_set_sampling_time+0x22c>)
  sConfig.Channel = ANALOG_CHANNEL_ADC1[ADCChannel[0]];
 800b206:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 800b3d8 <ADC_set_sampling_time+0x260>
  hadc2.Instance = ADC2;
 800b20a:	4d67      	ldr	r5, [pc, #412]	; (800b3a8 <ADC_set_sampling_time+0x230>)
	HAL_ADC_Stop_DMA(&hadc1);
 800b20c:	4630      	mov	r0, r6
 800b20e:	f7fa fbcf 	bl	80059b0 <HAL_ADC_Stop_DMA>
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800b212:	f44f 6280 	mov.w	r2, #1024	; 0x400
  hadc1.Init.Resolution = ADCResolution;
 800b216:	f8da 1000 	ldr.w	r1, [sl]
  hadc1.Instance = ADC1;
 800b21a:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800b21e:	f44f 7360 	mov.w	r3, #896	; 0x380
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800b222:	2400      	movs	r4, #0
  hadc1.Init.NbrOfConversion = 1;
 800b224:	2701      	movs	r7, #1
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800b226:	e9c6 320b 	strd	r3, r2, [r6, #44]	; 0x2c
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800b22a:	f44f 3b80 	mov.w	fp, #65536	; 0x10000
  hadc1.Instance = ADC1;
 800b22e:	6030      	str	r0, [r6, #0]
  hadc1.Init.EOCSelection = EOC_SINGLE_CONV;
 800b230:	2304      	movs	r3, #4
  HAL_ADC_Init(&hadc1);
 800b232:	4630      	mov	r0, r6
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800b234:	e9c6 b101 	strd	fp, r1, [r6, #4]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800b238:	6134      	str	r4, [r6, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800b23a:	61f4      	str	r4, [r6, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800b23c:	6274      	str	r4, [r6, #36]	; 0x24
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800b23e:	60f4      	str	r4, [r6, #12]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800b240:	61b4      	str	r4, [r6, #24]
  hadc1.Init.Overrun = OVR_DATA_OVERWRITTEN;
 800b242:	63b4      	str	r4, [r6, #56]	; 0x38
  hadc1.Init.NbrOfConversion = 1;
 800b244:	6237      	str	r7, [r6, #32]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800b246:	6377      	str	r7, [r6, #52]	; 0x34
  hadc1.Init.EOCSelection = EOC_SINGLE_CONV;
 800b248:	6173      	str	r3, [r6, #20]
  HAL_ADC_Init(&hadc1);
 800b24a:	f7f9 fffd 	bl	8005248 <HAL_ADC_Init>
  sConfig.Channel = ANALOG_CHANNEL_ADC1[ADCChannel[0]];
 800b24e:	f899 0000 	ldrb.w	r0, [r9]
 800b252:	4956      	ldr	r1, [pc, #344]	; (800b3ac <ADC_set_sampling_time+0x234>)
  sConfig.SamplingTime = ADCSamplingTime;
 800b254:	f8d8 3000 	ldr.w	r3, [r8]
  sConfig.Channel = ANALOG_CHANNEL_ADC1[ADCChannel[0]];
 800b258:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800b25c:	9100      	str	r1, [sp, #0]
  HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 800b25e:	4630      	mov	r0, r6
 800b260:	4669      	mov	r1, sp
  sConfig.SamplingTime = ADCSamplingTime;
 800b262:	9302      	str	r3, [sp, #8]
  sConfig.Rank = 1;
 800b264:	9701      	str	r7, [sp, #4]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800b266:	e9cd 4403 	strd	r4, r4, [sp, #12]
  sConfig.Offset = 0;
 800b26a:	9405      	str	r4, [sp, #20]
  HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 800b26c:	f7fa fcee 	bl	8005c4c <HAL_ADC_ConfigChannel>
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800b270:	f44f 6c80 	mov.w	ip, #1024	; 0x400
 800b274:	f44f 7360 	mov.w	r3, #896	; 0x380
 800b278:	e9c5 3c0b 	strd	r3, ip, [r5, #44]	; 0x2c
  hadc2.Init.Resolution = ADCResolution;
 800b27c:	f8da 1000 	ldr.w	r1, [sl]
  hadc2.Instance = ADC2;
 800b280:	4e4b      	ldr	r6, [pc, #300]	; (800b3b0 <ADC_set_sampling_time+0x238>)
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800b282:	f8c5 b004 	str.w	fp, [r5, #4]
  hadc2.Init.EOCSelection = EOC_SINGLE_CONV;
 800b286:	2304      	movs	r3, #4
  HAL_ADC_Init(&hadc2);
 800b288:	4628      	mov	r0, r5
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800b28a:	e9c5 3405 	strd	r3, r4, [r5, #20]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800b28e:	612c      	str	r4, [r5, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 800b290:	61ec      	str	r4, [r5, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800b292:	626c      	str	r4, [r5, #36]	; 0x24
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800b294:	60ec      	str	r4, [r5, #12]
  hadc2.Init.NbrOfConversion = 1;
 800b296:	622f      	str	r7, [r5, #32]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 800b298:	636f      	str	r7, [r5, #52]	; 0x34
  hadc2.Init.Overrun = OVR_DATA_OVERWRITTEN;
 800b29a:	63ac      	str	r4, [r5, #56]	; 0x38
  hadc2.Instance = ADC2;
 800b29c:	602e      	str	r6, [r5, #0]
  hadc2.Init.Resolution = ADCResolution;
 800b29e:	60a9      	str	r1, [r5, #8]
  HAL_ADC_Init(&hadc2);
 800b2a0:	f7f9 ffd2 	bl	8005248 <HAL_ADC_Init>
  sConfig.Channel = ANALOG_CHANNEL_ADC2[ADCChannel[1]];
 800b2a4:	f899 0001 	ldrb.w	r0, [r9, #1]
 800b2a8:	4942      	ldr	r1, [pc, #264]	; (800b3b4 <ADC_set_sampling_time+0x23c>)
  hadc3.Instance = ADC3;
 800b2aa:	4e43      	ldr	r6, [pc, #268]	; (800b3b8 <ADC_set_sampling_time+0x240>)
  sConfig.Channel = ANALOG_CHANNEL_ADC2[ADCChannel[1]];
 800b2ac:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
  sConfig.SamplingTime = ADCSamplingTime;
 800b2b0:	f8d8 3000 	ldr.w	r3, [r8]
  sConfig.Channel = ANALOG_CHANNEL_ADC2[ADCChannel[1]];
 800b2b4:	9100      	str	r1, [sp, #0]
  HAL_ADC_ConfigChannel(&hadc2, &sConfig);
 800b2b6:	4628      	mov	r0, r5
 800b2b8:	4669      	mov	r1, sp
  sConfig.SamplingTime = ADCSamplingTime;
 800b2ba:	9302      	str	r3, [sp, #8]
  sConfig.Rank = 1;
 800b2bc:	9701      	str	r7, [sp, #4]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800b2be:	e9cd 4403 	strd	r4, r4, [sp, #12]
  sConfig.Offset = 0;
 800b2c2:	9405      	str	r4, [sp, #20]
  HAL_ADC_ConfigChannel(&hadc2, &sConfig);
 800b2c4:	f7fa fcc2 	bl	8005c4c <HAL_ADC_ConfigChannel>
  hadc3.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800b2c8:	f44f 6e80 	mov.w	lr, #1024	; 0x400
 800b2cc:	f44f 7360 	mov.w	r3, #896	; 0x380
 800b2d0:	e9c6 3e0b 	strd	r3, lr, [r6, #44]	; 0x2c
  hadc3.Init.Resolution = ADCResolution;
 800b2d4:	f8da 1000 	ldr.w	r1, [sl]
  hadc3.Instance = ADC3;
 800b2d8:	4d38      	ldr	r5, [pc, #224]	; (800b3bc <ADC_set_sampling_time+0x244>)
 800b2da:	6035      	str	r5, [r6, #0]
  hadc3.Init.EOCSelection = EOC_SINGLE_CONV;
 800b2dc:	2304      	movs	r3, #4
  HAL_ADC_Init(&hadc3);
 800b2de:	4630      	mov	r0, r6
  hadc3.Init.LowPowerAutoWait = DISABLE;
 800b2e0:	e9c6 3405 	strd	r3, r4, [r6, #20]
  hadc3.Init.Resolution = ADCResolution;
 800b2e4:	60b1      	str	r1, [r6, #8]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800b2e6:	f8c6 b004 	str.w	fp, [r6, #4]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800b2ea:	6134      	str	r4, [r6, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 800b2ec:	61f4      	str	r4, [r6, #28]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 800b2ee:	6274      	str	r4, [r6, #36]	; 0x24
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800b2f0:	60f4      	str	r4, [r6, #12]
  hadc3.Init.NbrOfConversion = 1;
 800b2f2:	6237      	str	r7, [r6, #32]
  hadc3.Init.DMAContinuousRequests = ENABLE;
 800b2f4:	6377      	str	r7, [r6, #52]	; 0x34
  hadc3.Init.Overrun = OVR_DATA_OVERWRITTEN;
 800b2f6:	63b4      	str	r4, [r6, #56]	; 0x38
  HAL_ADC_Init(&hadc3);
 800b2f8:	f7f9 ffa6 	bl	8005248 <HAL_ADC_Init>
  sConfig.Channel = ANALOG_CHANNEL_ADC3[ADCChannel[2]];
 800b2fc:	f899 0002 	ldrb.w	r0, [r9, #2]
 800b300:	492f      	ldr	r1, [pc, #188]	; (800b3c0 <ADC_set_sampling_time+0x248>)
  hadc4.Instance = ADC4;
 800b302:	4d30      	ldr	r5, [pc, #192]	; (800b3c4 <ADC_set_sampling_time+0x24c>)
  sConfig.Channel = ANALOG_CHANNEL_ADC3[ADCChannel[2]];
 800b304:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
  sConfig.SamplingTime = ADCSamplingTime;
 800b308:	f8d8 3000 	ldr.w	r3, [r8]
  sConfig.Channel = ANALOG_CHANNEL_ADC3[ADCChannel[2]];
 800b30c:	9100      	str	r1, [sp, #0]
  HAL_ADC_ConfigChannel(&hadc3, &sConfig);
 800b30e:	4630      	mov	r0, r6
 800b310:	4669      	mov	r1, sp
  sConfig.SamplingTime = ADCSamplingTime;
 800b312:	9302      	str	r3, [sp, #8]
  sConfig.Rank = 1;
 800b314:	9701      	str	r7, [sp, #4]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800b316:	e9cd 4403 	strd	r4, r4, [sp, #12]
  sConfig.Offset = 0;
 800b31a:	9405      	str	r4, [sp, #20]
  HAL_ADC_ConfigChannel(&hadc3, &sConfig);
 800b31c:	f7fa fc96 	bl	8005c4c <HAL_ADC_ConfigChannel>
  hadc4.Init.Resolution = ADCResolution;
 800b320:	f8da 3000 	ldr.w	r3, [sl]
 800b324:	60ab      	str	r3, [r5, #8]
  hadc4.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800b326:	f44f 6a80 	mov.w	sl, #1024	; 0x400
 800b32a:	f44f 7360 	mov.w	r3, #896	; 0x380
  hadc4.Instance = ADC4;
 800b32e:	4926      	ldr	r1, [pc, #152]	; (800b3c8 <ADC_set_sampling_time+0x250>)
 800b330:	6029      	str	r1, [r5, #0]
  hadc4.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800b332:	e9c5 3a0b 	strd	r3, sl, [r5, #44]	; 0x2c
  HAL_ADC_Init(&hadc4);
 800b336:	4628      	mov	r0, r5
  hadc4.Init.EOCSelection = EOC_SINGLE_CONV;
 800b338:	2304      	movs	r3, #4
  hadc4.Init.LowPowerAutoWait = DISABLE;
 800b33a:	e9c5 3405 	strd	r3, r4, [r5, #20]
  hadc4.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800b33e:	f8c5 b004 	str.w	fp, [r5, #4]
  hadc4.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800b342:	612c      	str	r4, [r5, #16]
  hadc4.Init.ContinuousConvMode = DISABLE;
 800b344:	61ec      	str	r4, [r5, #28]
  hadc4.Init.DiscontinuousConvMode = DISABLE;
 800b346:	626c      	str	r4, [r5, #36]	; 0x24
  hadc4.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800b348:	60ec      	str	r4, [r5, #12]
  hadc4.Init.NbrOfConversion = 1;
 800b34a:	622f      	str	r7, [r5, #32]
  hadc4.Init.DMAContinuousRequests = ENABLE;
 800b34c:	636f      	str	r7, [r5, #52]	; 0x34
  hadc4.Init.Overrun = OVR_DATA_OVERWRITTEN;
 800b34e:	63ac      	str	r4, [r5, #56]	; 0x38
  HAL_ADC_Init(&hadc4);
 800b350:	f7f9 ff7a 	bl	8005248 <HAL_ADC_Init>
  sConfig.Channel = ANALOG_CHANNEL_ADC4[ADCChannel[3]];
 800b354:	f899 1003 	ldrb.w	r1, [r9, #3]
 800b358:	4b1c      	ldr	r3, [pc, #112]	; (800b3cc <ADC_set_sampling_time+0x254>)
  sConfig.SamplingTime = ADCSamplingTime;
 800b35a:	f8d8 2000 	ldr.w	r2, [r8]
  sConfig.Channel = ANALOG_CHANNEL_ADC4[ADCChannel[3]];
 800b35e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
  sConfig.Rank = 1;
 800b362:	9701      	str	r7, [sp, #4]
  HAL_ADC_ConfigChannel(&hadc4, &sConfig);
 800b364:	4669      	mov	r1, sp
 800b366:	4628      	mov	r0, r5
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800b368:	e9cd 4403 	strd	r4, r4, [sp, #12]
  sConfig.Offset = 0;
 800b36c:	9405      	str	r4, [sp, #20]
  sConfig.SamplingTime = ADCSamplingTime;
 800b36e:	9202      	str	r2, [sp, #8]
  sConfig.Channel = ANALOG_CHANNEL_ADC4[ADCChannel[3]];
 800b370:	9300      	str	r3, [sp, #0]
  HAL_ADC_ConfigChannel(&hadc4, &sConfig);
 800b372:	f7fa fc6b 	bl	8005c4c <HAL_ADC_ConfigChannel>
}
 800b376:	b007      	add	sp, #28
 800b378:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		ADCSamplingTime=ADC_SAMPLETIME_181CYCLES_5;
 800b37c:	2106      	movs	r1, #6
 800b37e:	f8c8 1000 	str.w	r1, [r8]
 800b382:	e73f      	b.n	800b204 <ADC_set_sampling_time+0x8c>
		ADCSamplingTime=ADC_SAMPLETIME_61CYCLES_5;
 800b384:	2105      	movs	r1, #5
 800b386:	f8c8 1000 	str.w	r1, [r8]
 800b38a:	e73b      	b.n	800b204 <ADC_set_sampling_time+0x8c>
		ADCSamplingTime=ADC_SAMPLETIME_19CYCLES_5;
 800b38c:	2104      	movs	r1, #4
 800b38e:	f8c8 1000 	str.w	r1, [r8]
 800b392:	e737      	b.n	800b204 <ADC_set_sampling_time+0x8c>
		ADCSamplingTime=ADC_SAMPLETIME_7CYCLES_5;
 800b394:	2103      	movs	r1, #3
 800b396:	f8c8 1000 	str.w	r1, [r8]
 800b39a:	e733      	b.n	800b204 <ADC_set_sampling_time+0x8c>
		ADCSamplingTime=ADC_SAMPLETIME_4CYCLES_5;
 800b39c:	2102      	movs	r1, #2
 800b39e:	f8c8 1000 	str.w	r1, [r8]
 800b3a2:	e72f      	b.n	800b204 <ADC_set_sampling_time+0x8c>
 800b3a4:	2000cc28 	.word	0x2000cc28
 800b3a8:	2000cb90 	.word	0x2000cb90
 800b3ac:	08011bac 	.word	0x08011bac
 800b3b0:	50000100 	.word	0x50000100
 800b3b4:	08011bd0 	.word	0x08011bd0
 800b3b8:	2000cc7c 	.word	0x2000cc7c
 800b3bc:	50000400 	.word	0x50000400
 800b3c0:	08011bf8 	.word	0x08011bf8
 800b3c4:	2000cd14 	.word	0x2000cd14
 800b3c8:	50000500 	.word	0x50000500
 800b3cc:	08011c08 	.word	0x08011c08
 800b3d0:	200047b0 	.word	0x200047b0
 800b3d4:	200047b4 	.word	0x200047b4
 800b3d8:	200047ac 	.word	0x200047ac

0800b3dc <samplingEnable>:
	TIMScopeEnable();
 800b3dc:	f002 bfde 	b.w	800e39c <TIMScopeEnable>

0800b3e0 <samplingDisable>:
	TIMScopeDisable();
 800b3e0:	f002 bfe2 	b.w	800e3a8 <TIMScopeDisable>

0800b3e4 <adcSetInputChannel>:
void adcSetInputChannel(uint8_t adc, uint8_t chann){
 800b3e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	ADCChannel[adc]=chann;
 800b3e8:	4b7e      	ldr	r3, [pc, #504]	; (800b5e4 <adcSetInputChannel+0x200>)
	HAL_ADC_Stop_DMA(&hadc1);
 800b3ea:	f8df 8234 	ldr.w	r8, [pc, #564]	; 800b620 <adcSetInputChannel+0x23c>
	HAL_ADC_Stop_DMA(&hadc2);
 800b3ee:	4f7e      	ldr	r7, [pc, #504]	; (800b5e8 <adcSetInputChannel+0x204>)
	HAL_ADC_Stop_DMA(&hadc3);
 800b3f0:	4e7e      	ldr	r6, [pc, #504]	; (800b5ec <adcSetInputChannel+0x208>)
	ADCChannel[adc]=chann;
 800b3f2:	5419      	strb	r1, [r3, r0]
void adcSetInputChannel(uint8_t adc, uint8_t chann){
 800b3f4:	b087      	sub	sp, #28
	TIMScopeDisable();
 800b3f6:	f002 ffd7 	bl	800e3a8 <TIMScopeDisable>
	HAL_ADC_Stop_DMA(&hadc1);
 800b3fa:	4640      	mov	r0, r8
	HAL_ADC_Stop_DMA(&hadc4);
 800b3fc:	4d7c      	ldr	r5, [pc, #496]	; (800b5f0 <adcSetInputChannel+0x20c>)
  hadc1.Init.Resolution = ADCResolution;
 800b3fe:	f8df a224 	ldr.w	sl, [pc, #548]	; 800b624 <adcSetInputChannel+0x240>
  sConfig.SamplingTime = ADCSamplingTime;
 800b402:	f8df b224 	ldr.w	fp, [pc, #548]	; 800b628 <adcSetInputChannel+0x244>
	HAL_ADC_Stop_DMA(&hadc1);
 800b406:	f7fa fad3 	bl	80059b0 <HAL_ADC_Stop_DMA>
	HAL_ADC_Stop_DMA(&hadc2);
 800b40a:	4638      	mov	r0, r7
 800b40c:	f7fa fad0 	bl	80059b0 <HAL_ADC_Stop_DMA>
	HAL_ADC_Stop_DMA(&hadc3);
 800b410:	4630      	mov	r0, r6
 800b412:	f7fa facd 	bl	80059b0 <HAL_ADC_Stop_DMA>
	HAL_ADC_Stop_DMA(&hadc4);
 800b416:	4628      	mov	r0, r5
 800b418:	f7fa faca 	bl	80059b0 <HAL_ADC_Stop_DMA>
	HAL_ADC_DeInit(&hadc1);
 800b41c:	4640      	mov	r0, r8
 800b41e:	f7fa f8a3 	bl	8005568 <HAL_ADC_DeInit>
	HAL_ADC_DeInit(&hadc2);
 800b422:	4638      	mov	r0, r7
 800b424:	f7fa f8a0 	bl	8005568 <HAL_ADC_DeInit>
	HAL_ADC_DeInit(&hadc3);
 800b428:	4630      	mov	r0, r6
 800b42a:	f7fa f89d 	bl	8005568 <HAL_ADC_DeInit>
	HAL_ADC_DeInit(&hadc4);
 800b42e:	4628      	mov	r0, r5
 800b430:	f7fa f89a 	bl	8005568 <HAL_ADC_DeInit>
	HAL_DMA_DeInit(&hdma_adc1);
 800b434:	486f      	ldr	r0, [pc, #444]	; (800b5f4 <adcSetInputChannel+0x210>)
 800b436:	f7fa ffbb 	bl	80063b0 <HAL_DMA_DeInit>
	HAL_DMA_DeInit(&hdma_adc2);
 800b43a:	486f      	ldr	r0, [pc, #444]	; (800b5f8 <adcSetInputChannel+0x214>)
 800b43c:	f7fa ffb8 	bl	80063b0 <HAL_DMA_DeInit>
	HAL_DMA_DeInit(&hdma_adc3);
 800b440:	486e      	ldr	r0, [pc, #440]	; (800b5fc <adcSetInputChannel+0x218>)
 800b442:	f7fa ffb5 	bl	80063b0 <HAL_DMA_DeInit>
	HAL_DMA_DeInit(&hdma_adc4);
 800b446:	486e      	ldr	r0, [pc, #440]	; (800b600 <adcSetInputChannel+0x21c>)
 800b448:	f7fa ffb2 	bl	80063b0 <HAL_DMA_DeInit>
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800b44c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800b450:	f8c8 2004 	str.w	r2, [r8, #4]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800b454:	f44f 6380 	mov.w	r3, #1024	; 0x400
  hadc1.Instance = ADC1;
 800b458:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800b45c:	f44f 7260 	mov.w	r2, #896	; 0x380
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800b460:	2400      	movs	r4, #0
  hadc1.Init.NbrOfConversion = 1;
 800b462:	f04f 0901 	mov.w	r9, #1
  hadc1.Init.Resolution = ADCResolution;
 800b466:	f8da 1000 	ldr.w	r1, [sl]
  hadc1.Instance = ADC1;
 800b46a:	f8c8 0000 	str.w	r0, [r8]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800b46e:	e9c8 230b 	strd	r2, r3, [r8, #44]	; 0x2c
  HAL_ADC_Init(&hadc1);
 800b472:	4640      	mov	r0, r8
  hadc1.Init.EOCSelection = EOC_SINGLE_CONV;
 800b474:	2204      	movs	r2, #4
  hadc1.Init.Resolution = ADCResolution;
 800b476:	f8c8 1008 	str.w	r1, [r8, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800b47a:	f8c8 4010 	str.w	r4, [r8, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800b47e:	f8c8 401c 	str.w	r4, [r8, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800b482:	f8c8 4024 	str.w	r4, [r8, #36]	; 0x24
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800b486:	f8c8 400c 	str.w	r4, [r8, #12]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800b48a:	f8c8 4018 	str.w	r4, [r8, #24]
  hadc1.Init.Overrun = OVR_DATA_OVERWRITTEN;
 800b48e:	f8c8 4038 	str.w	r4, [r8, #56]	; 0x38
  hadc1.Init.NbrOfConversion = 1;
 800b492:	f8c8 9020 	str.w	r9, [r8, #32]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800b496:	f8c8 9034 	str.w	r9, [r8, #52]	; 0x34
  hadc1.Init.EOCSelection = EOC_SINGLE_CONV;
 800b49a:	f8c8 2014 	str.w	r2, [r8, #20]
  HAL_ADC_Init(&hadc1);
 800b49e:	f7f9 fed3 	bl	8005248 <HAL_ADC_Init>
  sConfig.Channel = ANALOG_CHANNEL_ADC1[ADCChannel[0]];
 800b4a2:	4b50      	ldr	r3, [pc, #320]	; (800b5e4 <adcSetInputChannel+0x200>)
 800b4a4:	4957      	ldr	r1, [pc, #348]	; (800b604 <adcSetInputChannel+0x220>)
 800b4a6:	7818      	ldrb	r0, [r3, #0]
  sConfig.SamplingTime = ADCSamplingTime;
 800b4a8:	f8db 2000 	ldr.w	r2, [fp]
  sConfig.Channel = ANALOG_CHANNEL_ADC1[ADCChannel[0]];
 800b4ac:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800b4b0:	9100      	str	r1, [sp, #0]
  HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 800b4b2:	4640      	mov	r0, r8
 800b4b4:	4669      	mov	r1, sp
  sConfig.SamplingTime = ADCSamplingTime;
 800b4b6:	9202      	str	r2, [sp, #8]
  sConfig.Rank = 1;
 800b4b8:	f8cd 9004 	str.w	r9, [sp, #4]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800b4bc:	e9cd 4403 	strd	r4, r4, [sp, #12]
  sConfig.Offset = 0;
 800b4c0:	9405      	str	r4, [sp, #20]
  HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 800b4c2:	f7fa fbc3 	bl	8005c4c <HAL_ADC_ConfigChannel>
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800b4c6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800b4ca:	f44f 6c80 	mov.w	ip, #1024	; 0x400
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800b4ce:	607a      	str	r2, [r7, #4]
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800b4d0:	f44f 7260 	mov.w	r2, #896	; 0x380
 800b4d4:	e9c7 2c0b 	strd	r2, ip, [r7, #44]	; 0x2c
  hadc2.Init.Resolution = ADCResolution;
 800b4d8:	f8da 1000 	ldr.w	r1, [sl]
  hadc2.Instance = ADC2;
 800b4dc:	4b4a      	ldr	r3, [pc, #296]	; (800b608 <adcSetInputChannel+0x224>)
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800b4de:	613c      	str	r4, [r7, #16]
  hadc2.Init.EOCSelection = EOC_SINGLE_CONV;
 800b4e0:	2204      	movs	r2, #4
  HAL_ADC_Init(&hadc2);
 800b4e2:	4638      	mov	r0, r7
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800b4e4:	e9c7 2405 	strd	r2, r4, [r7, #20]
  hadc2.Init.ContinuousConvMode = DISABLE;
 800b4e8:	61fc      	str	r4, [r7, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800b4ea:	627c      	str	r4, [r7, #36]	; 0x24
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800b4ec:	60fc      	str	r4, [r7, #12]
  hadc2.Init.NbrOfConversion = 1;
 800b4ee:	f8c7 9020 	str.w	r9, [r7, #32]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 800b4f2:	f8c7 9034 	str.w	r9, [r7, #52]	; 0x34
  hadc2.Init.Overrun = OVR_DATA_OVERWRITTEN;
 800b4f6:	63bc      	str	r4, [r7, #56]	; 0x38
  hadc2.Instance = ADC2;
 800b4f8:	603b      	str	r3, [r7, #0]
  hadc2.Init.Resolution = ADCResolution;
 800b4fa:	60b9      	str	r1, [r7, #8]
  HAL_ADC_Init(&hadc2);
 800b4fc:	f7f9 fea4 	bl	8005248 <HAL_ADC_Init>
  sConfig.Channel = ANALOG_CHANNEL_ADC2[ADCChannel[1]];
 800b500:	4b38      	ldr	r3, [pc, #224]	; (800b5e4 <adcSetInputChannel+0x200>)
 800b502:	4942      	ldr	r1, [pc, #264]	; (800b60c <adcSetInputChannel+0x228>)
 800b504:	7858      	ldrb	r0, [r3, #1]
  sConfig.Offset = 0;
 800b506:	9405      	str	r4, [sp, #20]
  sConfig.Channel = ANALOG_CHANNEL_ADC2[ADCChannel[1]];
 800b508:	f851 2020 	ldr.w	r2, [r1, r0, lsl #2]
  HAL_ADC_ConfigChannel(&hadc2, &sConfig);
 800b50c:	4669      	mov	r1, sp
  sConfig.Rank = 1;
 800b50e:	e9cd 2900 	strd	r2, r9, [sp]
  HAL_ADC_ConfigChannel(&hadc2, &sConfig);
 800b512:	4638      	mov	r0, r7
  sConfig.SamplingTime = ADCSamplingTime;
 800b514:	f8db 2000 	ldr.w	r2, [fp]
 800b518:	9202      	str	r2, [sp, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800b51a:	e9cd 4403 	strd	r4, r4, [sp, #12]
  HAL_ADC_ConfigChannel(&hadc2, &sConfig);
 800b51e:	f7fa fb95 	bl	8005c4c <HAL_ADC_ConfigChannel>
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800b522:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  hadc3.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800b526:	f44f 6e80 	mov.w	lr, #1024	; 0x400
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800b52a:	6072      	str	r2, [r6, #4]
  hadc3.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800b52c:	f44f 7260 	mov.w	r2, #896	; 0x380
 800b530:	e9c6 2e0b 	strd	r2, lr, [r6, #44]	; 0x2c
  hadc3.Init.Resolution = ADCResolution;
 800b534:	f8da 1000 	ldr.w	r1, [sl]
  hadc3.Instance = ADC3;
 800b538:	4f35      	ldr	r7, [pc, #212]	; (800b610 <adcSetInputChannel+0x22c>)
 800b53a:	6037      	str	r7, [r6, #0]
  hadc3.Init.EOCSelection = EOC_SINGLE_CONV;
 800b53c:	2204      	movs	r2, #4
  HAL_ADC_Init(&hadc3);
 800b53e:	4630      	mov	r0, r6
  hadc3.Init.LowPowerAutoWait = DISABLE;
 800b540:	e9c6 2405 	strd	r2, r4, [r6, #20]
  hadc3.Init.Resolution = ADCResolution;
 800b544:	60b1      	str	r1, [r6, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800b546:	6134      	str	r4, [r6, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 800b548:	61f4      	str	r4, [r6, #28]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 800b54a:	6274      	str	r4, [r6, #36]	; 0x24
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800b54c:	60f4      	str	r4, [r6, #12]
  hadc3.Init.NbrOfConversion = 1;
 800b54e:	f8c6 9020 	str.w	r9, [r6, #32]
  hadc3.Init.DMAContinuousRequests = ENABLE;
 800b552:	f8c6 9034 	str.w	r9, [r6, #52]	; 0x34
  hadc3.Init.Overrun = OVR_DATA_OVERWRITTEN;
 800b556:	63b4      	str	r4, [r6, #56]	; 0x38
  HAL_ADC_Init(&hadc3);
 800b558:	f7f9 fe76 	bl	8005248 <HAL_ADC_Init>
  sConfig.Channel = ANALOG_CHANNEL_ADC3[ADCChannel[2]];
 800b55c:	4b21      	ldr	r3, [pc, #132]	; (800b5e4 <adcSetInputChannel+0x200>)
 800b55e:	492d      	ldr	r1, [pc, #180]	; (800b614 <adcSetInputChannel+0x230>)
 800b560:	7898      	ldrb	r0, [r3, #2]
  sConfig.SamplingTime = ADCSamplingTime;
 800b562:	f8db 2000 	ldr.w	r2, [fp]
  sConfig.Channel = ANALOG_CHANNEL_ADC3[ADCChannel[2]];
 800b566:	f851 7020 	ldr.w	r7, [r1, r0, lsl #2]
  sConfig.SamplingTime = ADCSamplingTime;
 800b56a:	9202      	str	r2, [sp, #8]
  HAL_ADC_ConfigChannel(&hadc3, &sConfig);
 800b56c:	4669      	mov	r1, sp
 800b56e:	4630      	mov	r0, r6
  sConfig.Rank = 1;
 800b570:	f8cd 9004 	str.w	r9, [sp, #4]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800b574:	e9cd 4403 	strd	r4, r4, [sp, #12]
  sConfig.Offset = 0;
 800b578:	9405      	str	r4, [sp, #20]
  sConfig.Channel = ANALOG_CHANNEL_ADC3[ADCChannel[2]];
 800b57a:	9700      	str	r7, [sp, #0]
  HAL_ADC_ConfigChannel(&hadc3, &sConfig);
 800b57c:	f7fa fb66 	bl	8005c4c <HAL_ADC_ConfigChannel>
  hadc4.Init.Resolution = ADCResolution;
 800b580:	f8da 1000 	ldr.w	r1, [sl]
 800b584:	60a9      	str	r1, [r5, #8]
  hadc4.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800b586:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 800b58a:	6069      	str	r1, [r5, #4]
  hadc4.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800b58c:	f44f 6880 	mov.w	r8, #1024	; 0x400
 800b590:	f44f 7160 	mov.w	r1, #896	; 0x380
  hadc4.Instance = ADC4;
 800b594:	4a20      	ldr	r2, [pc, #128]	; (800b618 <adcSetInputChannel+0x234>)
 800b596:	602a      	str	r2, [r5, #0]
  hadc4.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800b598:	e9c5 180b 	strd	r1, r8, [r5, #44]	; 0x2c
  HAL_ADC_Init(&hadc4);
 800b59c:	4628      	mov	r0, r5
  hadc4.Init.EOCSelection = EOC_SINGLE_CONV;
 800b59e:	2104      	movs	r1, #4
  hadc4.Init.LowPowerAutoWait = DISABLE;
 800b5a0:	e9c5 1405 	strd	r1, r4, [r5, #20]
  hadc4.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800b5a4:	612c      	str	r4, [r5, #16]
  hadc4.Init.ContinuousConvMode = DISABLE;
 800b5a6:	61ec      	str	r4, [r5, #28]
  hadc4.Init.DiscontinuousConvMode = DISABLE;
 800b5a8:	626c      	str	r4, [r5, #36]	; 0x24
  hadc4.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800b5aa:	60ec      	str	r4, [r5, #12]
  hadc4.Init.NbrOfConversion = 1;
 800b5ac:	f8c5 9020 	str.w	r9, [r5, #32]
  hadc4.Init.DMAContinuousRequests = ENABLE;
 800b5b0:	f8c5 9034 	str.w	r9, [r5, #52]	; 0x34
  hadc4.Init.Overrun = OVR_DATA_OVERWRITTEN;
 800b5b4:	63ac      	str	r4, [r5, #56]	; 0x38
  HAL_ADC_Init(&hadc4);
 800b5b6:	f7f9 fe47 	bl	8005248 <HAL_ADC_Init>
  sConfig.Channel = ANALOG_CHANNEL_ADC4[ADCChannel[3]];
 800b5ba:	4b0a      	ldr	r3, [pc, #40]	; (800b5e4 <adcSetInputChannel+0x200>)
 800b5bc:	4917      	ldr	r1, [pc, #92]	; (800b61c <adcSetInputChannel+0x238>)
 800b5be:	78d8      	ldrb	r0, [r3, #3]
  sConfig.SamplingTime = ADCSamplingTime;
 800b5c0:	f8db 2000 	ldr.w	r2, [fp]
  sConfig.Channel = ANALOG_CHANNEL_ADC4[ADCChannel[3]];
 800b5c4:	f851 3020 	ldr.w	r3, [r1, r0, lsl #2]
  sConfig.Rank = 1;
 800b5c8:	f8cd 9004 	str.w	r9, [sp, #4]
  HAL_ADC_ConfigChannel(&hadc4, &sConfig);
 800b5cc:	4669      	mov	r1, sp
 800b5ce:	4628      	mov	r0, r5
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800b5d0:	e9cd 2402 	strd	r2, r4, [sp, #8]
  sConfig.Offset = 0;
 800b5d4:	e9cd 4404 	strd	r4, r4, [sp, #16]
  sConfig.Channel = ANALOG_CHANNEL_ADC4[ADCChannel[3]];
 800b5d8:	9300      	str	r3, [sp, #0]
  HAL_ADC_ConfigChannel(&hadc4, &sConfig);
 800b5da:	f7fa fb37 	bl	8005c4c <HAL_ADC_ConfigChannel>
}
 800b5de:	b007      	add	sp, #28
 800b5e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b5e4:	200047ac 	.word	0x200047ac
 800b5e8:	2000cb90 	.word	0x2000cb90
 800b5ec:	2000cc7c 	.word	0x2000cc7c
 800b5f0:	2000cd14 	.word	0x2000cd14
 800b5f4:	2000ccd0 	.word	0x2000ccd0
 800b5f8:	2000cd68 	.word	0x2000cd68
 800b5fc:	2000cbe4 	.word	0x2000cbe4
 800b600:	2000cb4c 	.word	0x2000cb4c
 800b604:	08011bac 	.word	0x08011bac
 800b608:	50000100 	.word	0x50000100
 800b60c:	08011bd0 	.word	0x08011bd0
 800b610:	50000400 	.word	0x50000400
 800b614:	08011bf8 	.word	0x08011bf8
 800b618:	50000500 	.word	0x50000500
 800b61c:	08011c08 	.word	0x08011c08
 800b620:	2000cc28 	.word	0x2000cc28
 800b624:	200047b0 	.word	0x200047b0
 800b628:	200047b4 	.word	0x200047b4

0800b62c <adcSetDefaultInputs>:
		ADCChannel[i]=ANALOG_DEFAULT_INPUTS[i];
 800b62c:	4b01      	ldr	r3, [pc, #4]	; (800b634 <adcSetDefaultInputs+0x8>)
 800b62e:	4a02      	ldr	r2, [pc, #8]	; (800b638 <adcSetDefaultInputs+0xc>)
 800b630:	601a      	str	r2, [r3, #0]
}
 800b632:	4770      	bx	lr
 800b634:	200047ac 	.word	0x200047ac
 800b638:	01020402 	.word	0x01020402

0800b63c <adcSetResolution>:
void adcSetResolution (uint8_t res){
 800b63c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b640:	b089      	sub	sp, #36	; 0x24
 800b642:	4604      	mov	r4, r0
	TIMScopeDisable();
 800b644:	f002 feb0 	bl	800e3a8 <TIMScopeDisable>
	HAL_ADC_Stop_DMA(&hadc1);
 800b648:	4881      	ldr	r0, [pc, #516]	; (800b850 <adcSetResolution+0x214>)
 800b64a:	f7fa f9b1 	bl	80059b0 <HAL_ADC_Stop_DMA>
	HAL_ADC_Stop_DMA(&hadc2);
 800b64e:	4881      	ldr	r0, [pc, #516]	; (800b854 <adcSetResolution+0x218>)
 800b650:	f7fa f9ae 	bl	80059b0 <HAL_ADC_Stop_DMA>
	HAL_ADC_Stop_DMA(&hadc3);
 800b654:	4880      	ldr	r0, [pc, #512]	; (800b858 <adcSetResolution+0x21c>)
 800b656:	f7fa f9ab 	bl	80059b0 <HAL_ADC_Stop_DMA>
	HAL_ADC_Stop_DMA(&hadc4);
 800b65a:	4880      	ldr	r0, [pc, #512]	; (800b85c <adcSetResolution+0x220>)
 800b65c:	f7fa f9a8 	bl	80059b0 <HAL_ADC_Stop_DMA>
	if(res==8){
 800b660:	2c08      	cmp	r4, #8
 800b662:	f000 80ee 	beq.w	800b842 <adcSetResolution+0x206>
	}else if(res==12){
 800b666:	2c0c      	cmp	r4, #12
 800b668:	d002      	beq.n	800b670 <adcSetResolution+0x34>
}
 800b66a:	b009      	add	sp, #36	; 0x24
 800b66c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		ADCResolution	= ADC_RESOLUTION12b;
 800b670:	f8df b218 	ldr.w	fp, [pc, #536]	; 800b88c <adcSetResolution+0x250>
 800b674:	2200      	movs	r2, #0
 800b676:	f8cb 2000 	str.w	r2, [fp]
	HAL_ADC_DeInit(&hadc1);
 800b67a:	4975      	ldr	r1, [pc, #468]	; (800b850 <adcSetResolution+0x214>)
	HAL_ADC_DeInit(&hadc2);
 800b67c:	4f75      	ldr	r7, [pc, #468]	; (800b854 <adcSetResolution+0x218>)
	HAL_ADC_DeInit(&hadc3);
 800b67e:	4e76      	ldr	r6, [pc, #472]	; (800b858 <adcSetResolution+0x21c>)
	HAL_ADC_DeInit(&hadc4);
 800b680:	4d76      	ldr	r5, [pc, #472]	; (800b85c <adcSetResolution+0x220>)
	HAL_ADC_DeInit(&hadc1);
 800b682:	9101      	str	r1, [sp, #4]
 800b684:	4608      	mov	r0, r1
 800b686:	f7f9 ff6f 	bl	8005568 <HAL_ADC_DeInit>
	HAL_ADC_DeInit(&hadc2);
 800b68a:	4638      	mov	r0, r7
 800b68c:	f7f9 ff6c 	bl	8005568 <HAL_ADC_DeInit>
	HAL_ADC_DeInit(&hadc3);
 800b690:	4630      	mov	r0, r6
 800b692:	f7f9 ff69 	bl	8005568 <HAL_ADC_DeInit>
	HAL_ADC_DeInit(&hadc4);
 800b696:	4628      	mov	r0, r5
 800b698:	f7f9 ff66 	bl	8005568 <HAL_ADC_DeInit>
	HAL_DMA_DeInit(&hdma_adc1);
 800b69c:	4870      	ldr	r0, [pc, #448]	; (800b860 <adcSetResolution+0x224>)
  sConfig.Channel = ANALOG_CHANNEL_ADC1[ADCChannel[0]];
 800b69e:	f8df a1f0 	ldr.w	sl, [pc, #496]	; 800b890 <adcSetResolution+0x254>
  sConfig.SamplingTime = ADCSamplingTime;
 800b6a2:	f8df 91f0 	ldr.w	r9, [pc, #496]	; 800b894 <adcSetResolution+0x258>
	HAL_DMA_DeInit(&hdma_adc1);
 800b6a6:	f7fa fe83 	bl	80063b0 <HAL_DMA_DeInit>
	HAL_DMA_DeInit(&hdma_adc2);
 800b6aa:	486e      	ldr	r0, [pc, #440]	; (800b864 <adcSetResolution+0x228>)
 800b6ac:	f7fa fe80 	bl	80063b0 <HAL_DMA_DeInit>
	HAL_DMA_DeInit(&hdma_adc3);
 800b6b0:	486d      	ldr	r0, [pc, #436]	; (800b868 <adcSetResolution+0x22c>)
 800b6b2:	f7fa fe7d 	bl	80063b0 <HAL_DMA_DeInit>
	HAL_DMA_DeInit(&hdma_adc4);
 800b6b6:	486d      	ldr	r0, [pc, #436]	; (800b86c <adcSetResolution+0x230>)
 800b6b8:	f7fa fe7a 	bl	80063b0 <HAL_DMA_DeInit>
  hadc1.Instance = ADC1;
 800b6bc:	9901      	ldr	r1, [sp, #4]
  hadc1.Init.Resolution = ADCResolution;
 800b6be:	f8db 3000 	ldr.w	r3, [fp]
 800b6c2:	608b      	str	r3, [r1, #8]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800b6c4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800b6c8:	f44f 6280 	mov.w	r2, #1024	; 0x400
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800b6cc:	604b      	str	r3, [r1, #4]
  hadc1.Instance = ADC1;
 800b6ce:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800b6d2:	f44f 7360 	mov.w	r3, #896	; 0x380
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800b6d6:	2400      	movs	r4, #0
  hadc1.Init.NbrOfConversion = 1;
 800b6d8:	f04f 0801 	mov.w	r8, #1
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800b6dc:	e9c1 320b 	strd	r3, r2, [r1, #44]	; 0x2c
  hadc1.Instance = ADC1;
 800b6e0:	6008      	str	r0, [r1, #0]
  hadc1.Init.EOCSelection = EOC_SINGLE_CONV;
 800b6e2:	2304      	movs	r3, #4
  HAL_ADC_Init(&hadc1);
 800b6e4:	4608      	mov	r0, r1
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800b6e6:	610c      	str	r4, [r1, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800b6e8:	61cc      	str	r4, [r1, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800b6ea:	624c      	str	r4, [r1, #36]	; 0x24
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800b6ec:	60cc      	str	r4, [r1, #12]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800b6ee:	618c      	str	r4, [r1, #24]
  hadc1.Init.Overrun = OVR_DATA_OVERWRITTEN;
 800b6f0:	638c      	str	r4, [r1, #56]	; 0x38
  hadc1.Init.NbrOfConversion = 1;
 800b6f2:	f8c1 8020 	str.w	r8, [r1, #32]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800b6f6:	f8c1 8034 	str.w	r8, [r1, #52]	; 0x34
  hadc1.Init.EOCSelection = EOC_SINGLE_CONV;
 800b6fa:	614b      	str	r3, [r1, #20]
  HAL_ADC_Init(&hadc1);
 800b6fc:	f7f9 fda4 	bl	8005248 <HAL_ADC_Init>
  sConfig.Channel = ANALOG_CHANNEL_ADC1[ADCChannel[0]];
 800b700:	f89a c000 	ldrb.w	ip, [sl]
 800b704:	485a      	ldr	r0, [pc, #360]	; (800b870 <adcSetResolution+0x234>)
  HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 800b706:	9901      	ldr	r1, [sp, #4]
  sConfig.Channel = ANALOG_CHANNEL_ADC1[ADCChannel[0]];
 800b708:	f850 302c 	ldr.w	r3, [r0, ip, lsl #2]
  sConfig.Offset = 0;
 800b70c:	9407      	str	r4, [sp, #28]
  sConfig.Rank = 1;
 800b70e:	e9cd 3802 	strd	r3, r8, [sp, #8]
  HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 800b712:	4608      	mov	r0, r1
  sConfig.SamplingTime = ADCSamplingTime;
 800b714:	f8d9 3000 	ldr.w	r3, [r9]
 800b718:	9304      	str	r3, [sp, #16]
  HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 800b71a:	a902      	add	r1, sp, #8
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800b71c:	e9cd 4405 	strd	r4, r4, [sp, #20]
  HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 800b720:	f7fa fa94 	bl	8005c4c <HAL_ADC_ConfigChannel>
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800b724:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800b728:	f44f 6c80 	mov.w	ip, #1024	; 0x400
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800b72c:	607a      	str	r2, [r7, #4]
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800b72e:	f44f 7260 	mov.w	r2, #896	; 0x380
 800b732:	e9c7 2c0b 	strd	r2, ip, [r7, #44]	; 0x2c
  hadc2.Init.Resolution = ADCResolution;
 800b736:	f8db 1000 	ldr.w	r1, [fp]
  hadc2.Instance = ADC2;
 800b73a:	4b4e      	ldr	r3, [pc, #312]	; (800b874 <adcSetResolution+0x238>)
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800b73c:	613c      	str	r4, [r7, #16]
  hadc2.Init.EOCSelection = EOC_SINGLE_CONV;
 800b73e:	2204      	movs	r2, #4
  HAL_ADC_Init(&hadc2);
 800b740:	4638      	mov	r0, r7
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800b742:	e9c7 2405 	strd	r2, r4, [r7, #20]
  hadc2.Init.ContinuousConvMode = DISABLE;
 800b746:	61fc      	str	r4, [r7, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800b748:	627c      	str	r4, [r7, #36]	; 0x24
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800b74a:	60fc      	str	r4, [r7, #12]
  hadc2.Init.NbrOfConversion = 1;
 800b74c:	f8c7 8020 	str.w	r8, [r7, #32]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 800b750:	f8c7 8034 	str.w	r8, [r7, #52]	; 0x34
  hadc2.Init.Overrun = OVR_DATA_OVERWRITTEN;
 800b754:	63bc      	str	r4, [r7, #56]	; 0x38
  hadc2.Instance = ADC2;
 800b756:	603b      	str	r3, [r7, #0]
  hadc2.Init.Resolution = ADCResolution;
 800b758:	60b9      	str	r1, [r7, #8]
  HAL_ADC_Init(&hadc2);
 800b75a:	f7f9 fd75 	bl	8005248 <HAL_ADC_Init>
  sConfig.Channel = ANALOG_CHANNEL_ADC2[ADCChannel[1]];
 800b75e:	f89a 0001 	ldrb.w	r0, [sl, #1]
 800b762:	4945      	ldr	r1, [pc, #276]	; (800b878 <adcSetResolution+0x23c>)
  sConfig.Offset = 0;
 800b764:	9407      	str	r4, [sp, #28]
  sConfig.Channel = ANALOG_CHANNEL_ADC2[ADCChannel[1]];
 800b766:	f851 3020 	ldr.w	r3, [r1, r0, lsl #2]
  HAL_ADC_ConfigChannel(&hadc2, &sConfig);
 800b76a:	a902      	add	r1, sp, #8
  sConfig.Rank = 1;
 800b76c:	e9cd 3802 	strd	r3, r8, [sp, #8]
  HAL_ADC_ConfigChannel(&hadc2, &sConfig);
 800b770:	4638      	mov	r0, r7
  sConfig.SamplingTime = ADCSamplingTime;
 800b772:	f8d9 3000 	ldr.w	r3, [r9]
 800b776:	9304      	str	r3, [sp, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800b778:	e9cd 4405 	strd	r4, r4, [sp, #20]
  HAL_ADC_ConfigChannel(&hadc2, &sConfig);
 800b77c:	f7fa fa66 	bl	8005c4c <HAL_ADC_ConfigChannel>
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800b780:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  hadc3.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800b784:	f44f 6e80 	mov.w	lr, #1024	; 0x400
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800b788:	6073      	str	r3, [r6, #4]
  hadc3.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800b78a:	f44f 7360 	mov.w	r3, #896	; 0x380
 800b78e:	e9c6 3e0b 	strd	r3, lr, [r6, #44]	; 0x2c
  hadc3.Init.Resolution = ADCResolution;
 800b792:	f8db 1000 	ldr.w	r1, [fp]
  hadc3.Instance = ADC3;
 800b796:	4f39      	ldr	r7, [pc, #228]	; (800b87c <adcSetResolution+0x240>)
 800b798:	6037      	str	r7, [r6, #0]
  hadc3.Init.EOCSelection = EOC_SINGLE_CONV;
 800b79a:	2304      	movs	r3, #4
  HAL_ADC_Init(&hadc3);
 800b79c:	4630      	mov	r0, r6
  hadc3.Init.LowPowerAutoWait = DISABLE;
 800b79e:	e9c6 3405 	strd	r3, r4, [r6, #20]
  hadc3.Init.Resolution = ADCResolution;
 800b7a2:	60b1      	str	r1, [r6, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800b7a4:	6134      	str	r4, [r6, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 800b7a6:	61f4      	str	r4, [r6, #28]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 800b7a8:	6274      	str	r4, [r6, #36]	; 0x24
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800b7aa:	60f4      	str	r4, [r6, #12]
  hadc3.Init.NbrOfConversion = 1;
 800b7ac:	f8c6 8020 	str.w	r8, [r6, #32]
  hadc3.Init.DMAContinuousRequests = ENABLE;
 800b7b0:	f8c6 8034 	str.w	r8, [r6, #52]	; 0x34
  hadc3.Init.Overrun = OVR_DATA_OVERWRITTEN;
 800b7b4:	63b4      	str	r4, [r6, #56]	; 0x38
  HAL_ADC_Init(&hadc3);
 800b7b6:	f7f9 fd47 	bl	8005248 <HAL_ADC_Init>
  sConfig.Channel = ANALOG_CHANNEL_ADC3[ADCChannel[2]];
 800b7ba:	f89a 0002 	ldrb.w	r0, [sl, #2]
 800b7be:	4930      	ldr	r1, [pc, #192]	; (800b880 <adcSetResolution+0x244>)
  sConfig.SamplingTime = ADCSamplingTime;
 800b7c0:	f8d9 3000 	ldr.w	r3, [r9]
  sConfig.Channel = ANALOG_CHANNEL_ADC3[ADCChannel[2]];
 800b7c4:	f851 7020 	ldr.w	r7, [r1, r0, lsl #2]
  sConfig.SamplingTime = ADCSamplingTime;
 800b7c8:	9304      	str	r3, [sp, #16]
  HAL_ADC_ConfigChannel(&hadc3, &sConfig);
 800b7ca:	a902      	add	r1, sp, #8
 800b7cc:	4630      	mov	r0, r6
  sConfig.Rank = 1;
 800b7ce:	f8cd 800c 	str.w	r8, [sp, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800b7d2:	e9cd 4405 	strd	r4, r4, [sp, #20]
  sConfig.Offset = 0;
 800b7d6:	9407      	str	r4, [sp, #28]
  sConfig.Channel = ANALOG_CHANNEL_ADC3[ADCChannel[2]];
 800b7d8:	9702      	str	r7, [sp, #8]
  HAL_ADC_ConfigChannel(&hadc3, &sConfig);
 800b7da:	f7fa fa37 	bl	8005c4c <HAL_ADC_ConfigChannel>
  hadc4.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800b7de:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  hadc4.Init.Resolution = ADCResolution;
 800b7e2:	f8db 3000 	ldr.w	r3, [fp]
  hadc4.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800b7e6:	606a      	str	r2, [r5, #4]
  hadc4.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800b7e8:	f44f 6b80 	mov.w	fp, #1024	; 0x400
 800b7ec:	f44f 7260 	mov.w	r2, #896	; 0x380
  hadc4.Instance = ADC4;
 800b7f0:	4924      	ldr	r1, [pc, #144]	; (800b884 <adcSetResolution+0x248>)
  hadc4.Init.Resolution = ADCResolution;
 800b7f2:	60ab      	str	r3, [r5, #8]
  hadc4.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800b7f4:	e9c5 2b0b 	strd	r2, fp, [r5, #44]	; 0x2c
  HAL_ADC_Init(&hadc4);
 800b7f8:	4628      	mov	r0, r5
  hadc4.Init.EOCSelection = EOC_SINGLE_CONV;
 800b7fa:	2204      	movs	r2, #4
  hadc4.Init.LowPowerAutoWait = DISABLE;
 800b7fc:	e9c5 2405 	strd	r2, r4, [r5, #20]
  hadc4.Instance = ADC4;
 800b800:	6029      	str	r1, [r5, #0]
  hadc4.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800b802:	612c      	str	r4, [r5, #16]
  hadc4.Init.ContinuousConvMode = DISABLE;
 800b804:	61ec      	str	r4, [r5, #28]
  hadc4.Init.DiscontinuousConvMode = DISABLE;
 800b806:	626c      	str	r4, [r5, #36]	; 0x24
  hadc4.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800b808:	60ec      	str	r4, [r5, #12]
  hadc4.Init.NbrOfConversion = 1;
 800b80a:	f8c5 8020 	str.w	r8, [r5, #32]
  hadc4.Init.DMAContinuousRequests = ENABLE;
 800b80e:	f8c5 8034 	str.w	r8, [r5, #52]	; 0x34
  hadc4.Init.Overrun = OVR_DATA_OVERWRITTEN;
 800b812:	63ac      	str	r4, [r5, #56]	; 0x38
  HAL_ADC_Init(&hadc4);
 800b814:	f7f9 fd18 	bl	8005248 <HAL_ADC_Init>
  sConfig.Channel = ANALOG_CHANNEL_ADC4[ADCChannel[3]];
 800b818:	f89a 1003 	ldrb.w	r1, [sl, #3]
 800b81c:	4b1a      	ldr	r3, [pc, #104]	; (800b888 <adcSetResolution+0x24c>)
  sConfig.SamplingTime = ADCSamplingTime;
 800b81e:	f8d9 2000 	ldr.w	r2, [r9]
  sConfig.Channel = ANALOG_CHANNEL_ADC4[ADCChannel[3]];
 800b822:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
  sConfig.Rank = 1;
 800b826:	f8cd 800c 	str.w	r8, [sp, #12]
  HAL_ADC_ConfigChannel(&hadc4, &sConfig);
 800b82a:	a902      	add	r1, sp, #8
 800b82c:	4628      	mov	r0, r5
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800b82e:	e9cd 2404 	strd	r2, r4, [sp, #16]
  sConfig.Offset = 0;
 800b832:	e9cd 4406 	strd	r4, r4, [sp, #24]
  sConfig.Channel = ANALOG_CHANNEL_ADC4[ADCChannel[3]];
 800b836:	9302      	str	r3, [sp, #8]
  HAL_ADC_ConfigChannel(&hadc4, &sConfig);
 800b838:	f7fa fa08 	bl	8005c4c <HAL_ADC_ConfigChannel>
}
 800b83c:	b009      	add	sp, #36	; 0x24
 800b83e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		ADCResolution	= ADC_RESOLUTION8b;
 800b842:	f8df b048 	ldr.w	fp, [pc, #72]	; 800b88c <adcSetResolution+0x250>
 800b846:	2210      	movs	r2, #16
 800b848:	f8cb 2000 	str.w	r2, [fp]
 800b84c:	e715      	b.n	800b67a <adcSetResolution+0x3e>
 800b84e:	bf00      	nop
 800b850:	2000cc28 	.word	0x2000cc28
 800b854:	2000cb90 	.word	0x2000cb90
 800b858:	2000cc7c 	.word	0x2000cc7c
 800b85c:	2000cd14 	.word	0x2000cd14
 800b860:	2000ccd0 	.word	0x2000ccd0
 800b864:	2000cd68 	.word	0x2000cd68
 800b868:	2000cbe4 	.word	0x2000cbe4
 800b86c:	2000cb4c 	.word	0x2000cb4c
 800b870:	08011bac 	.word	0x08011bac
 800b874:	50000100 	.word	0x50000100
 800b878:	08011bd0 	.word	0x08011bd0
 800b87c:	50000400 	.word	0x50000400
 800b880:	08011bf8 	.word	0x08011bf8
 800b884:	50000500 	.word	0x50000500
 800b888:	08011c08 	.word	0x08011c08
 800b88c:	200047b0 	.word	0x200047b0
 800b890:	200047ac 	.word	0x200047ac
 800b894:	200047b4 	.word	0x200047b4

0800b898 <CalibrateADC>:
void CalibrateADC (void){
 800b898:	b508      	push	{r3, lr}
	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 800b89a:	2100      	movs	r1, #0
 800b89c:	4808      	ldr	r0, [pc, #32]	; (800b8c0 <CalibrateADC+0x28>)
 800b89e:	f7fa f961 	bl	8005b64 <HAL_ADCEx_Calibration_Start>
	HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED);
 800b8a2:	2100      	movs	r1, #0
 800b8a4:	4807      	ldr	r0, [pc, #28]	; (800b8c4 <CalibrateADC+0x2c>)
 800b8a6:	f7fa f95d 	bl	8005b64 <HAL_ADCEx_Calibration_Start>
	HAL_ADCEx_Calibration_Start(&hadc3, ADC_SINGLE_ENDED);
 800b8aa:	2100      	movs	r1, #0
 800b8ac:	4806      	ldr	r0, [pc, #24]	; (800b8c8 <CalibrateADC+0x30>)
 800b8ae:	f7fa f959 	bl	8005b64 <HAL_ADCEx_Calibration_Start>
	HAL_ADCEx_Calibration_Start(&hadc4, ADC_SINGLE_ENDED);
 800b8b2:	2100      	movs	r1, #0
 800b8b4:	4805      	ldr	r0, [pc, #20]	; (800b8cc <CalibrateADC+0x34>)
}
 800b8b6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_ADCEx_Calibration_Start(&hadc4, ADC_SINGLE_ENDED);
 800b8ba:	f7fa b953 	b.w	8005b64 <HAL_ADCEx_Calibration_Start>
 800b8be:	bf00      	nop
 800b8c0:	2000cc28 	.word	0x2000cc28
 800b8c4:	2000cb90 	.word	0x2000cb90
 800b8c8:	2000cc7c 	.word	0x2000cc7c
 800b8cc:	2000cd14 	.word	0x2000cd14

0800b8d0 <SystemClock_Config>:
/* USER CODE END 1 */

/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 800b8d0:	b530      	push	{r4, r5, lr}
 800b8d2:	b0a7      	sub	sp, #156	; 0x9c

  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;  //RCC_HSE_BYPASS
 800b8d4:	2001      	movs	r0, #1
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 800b8d6:	2400      	movs	r4, #0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800b8d8:	2502      	movs	r5, #2
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800b8da:	f44f 21a0 	mov.w	r1, #327680	; 0x50000
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800b8de:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800b8e2:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;  //RCC_HSE_BYPASS
 800b8e6:	9006      	str	r0, [sp, #24]
  HAL_RCC_OscConfig(&RCC_OscInitStruct);
 800b8e8:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800b8ea:	e9cd 520c 	strd	r5, r2, [sp, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800b8ee:	9107      	str	r1, [sp, #28]
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 800b8f0:	e9cd 340e 	strd	r3, r4, [sp, #56]	; 0x38
  HAL_RCC_OscConfig(&RCC_OscInitStruct);
 800b8f4:	f7fb f888 	bl	8006a08 <HAL_RCC_OscConfig>
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;		// RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1; (before PWM generator implementation)
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
  HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2);
 800b8f8:	4629      	mov	r1, r5
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800b8fa:	220f      	movs	r2, #15
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800b8fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
  HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2);
 800b900:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800b902:	e9cd 5402 	strd	r5, r4, [sp, #8]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800b906:	9201      	str	r2, [sp, #4]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800b908:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800b90a:	9405      	str	r4, [sp, #20]

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12|RCC_PERIPHCLK_ADC34| \
 800b90c:	4d13      	ldr	r5, [pc, #76]	; (800b95c <SystemClock_Config+0x8c>)
  HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2);
 800b90e:	f7fb fb4b 	bl	8006fa8 <HAL_RCC_ClockConfig>
																			 RCC_PERIPHCLK_TIM2|RCC_PERIPHCLK_TIM34| \
																			 RCC_PERIPHCLK_TIM1|RCC_PERIPHCLK_TIM15| \
																			 RCC_PERIPHCLK_TIM8; 
																			 // RCC_PERIPHCLK_ADC12|RCC_PERIPHCLK_ADC34| \ RCC_PERIPHCLK_TIM2|RCC_PERIPHCLK_TIM34; (before gen. implem.)
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
  PeriphClkInit.Adc34ClockSelection = RCC_ADC34PLLCLK_DIV1;
 800b912:	f44f 5100 	mov.w	r1, #8192	; 0x2000
	#endif //USE_GEN_PWM || USE_LOG_ANLYS	
	#ifdef USE_SYNC_PWM		
		PeriphClkInit.Tim8ClockSelection = RCC_TIM8CLK_HCLK;
	#endif //USE_SYNC_PWM	
	#ifdef USE_COUNTER	
		PeriphClkInit.Tim2ClockSelection = RCC_TIM2CLK_PLLCLK;
 800b916:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 800b91a:	f44f 7380 	mov.w	r3, #256	; 0x100
		PeriphClkInit.Tim34ClockSelection = RCC_TIM34CLK_HCLK;		
	#endif //USE_COUNTER	
  HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit);
 800b91e:	a810      	add	r0, sp, #64	; 0x40
  PeriphClkInit.Adc34ClockSelection = RCC_ADC34PLLCLK_DIV1;
 800b920:	911b      	str	r1, [sp, #108]	; 0x6c
		PeriphClkInit.Tim2ClockSelection = RCC_TIM2CLK_PLLCLK;
 800b922:	921e      	str	r2, [sp, #120]	; 0x78
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 800b924:	931a      	str	r3, [sp, #104]	; 0x68
		PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_PLLCLK;
 800b926:	931d      	str	r3, [sp, #116]	; 0x74
  PeriphClkInit.Tim15ClockSelection = RCC_TIM15CLK_HCLK;
 800b928:	9421      	str	r4, [sp, #132]	; 0x84
		PeriphClkInit.Tim8ClockSelection = RCC_TIM8CLK_HCLK;
 800b92a:	e9cd 441f 	strd	r4, r4, [sp, #124]	; 0x7c
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12|RCC_PERIPHCLK_ADC34| \
 800b92e:	9510      	str	r5, [sp, #64]	; 0x40
  HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit);
 800b930:	f7fb fc8c 	bl	800724c <HAL_RCCEx_PeriphCLKConfig>

  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 800b934:	f7fb fc54 	bl	80071e0 <HAL_RCC_GetHCLKFreq>
 800b938:	4b09      	ldr	r3, [pc, #36]	; (800b960 <SystemClock_Config+0x90>)
 800b93a:	fba3 3000 	umull	r3, r0, r3, r0
 800b93e:	0980      	lsrs	r0, r0, #6
 800b940:	f7fa fb90 	bl	8006064 <HAL_SYSTICK_Config>

  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 800b944:	2004      	movs	r0, #4
 800b946:	f7fa fbb5 	bl	80060b4 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800b94a:	4622      	mov	r2, r4
 800b94c:	4621      	mov	r1, r4
 800b94e:	f04f 30ff 	mov.w	r0, #4294967295
 800b952:	f7fa fb37 	bl	8005fc4 <HAL_NVIC_SetPriority>
}
 800b956:	b027      	add	sp, #156	; 0x9c
 800b958:	bd30      	pop	{r4, r5, pc}
 800b95a:	bf00      	nop
 800b95c:	00703180 	.word	0x00703180
 800b960:	10624dd3 	.word	0x10624dd3

0800b964 <resetDevice>:

void resetDevice(void){
	SCB->AIRCR = (0x5FA<<SCB_AIRCR_VECTKEY_Pos)|SCB_AIRCR_SYSRESETREQ_Msk;
 800b964:	4b01      	ldr	r3, [pc, #4]	; (800b96c <resetDevice+0x8>)
 800b966:	4a02      	ldr	r2, [pc, #8]	; (800b970 <resetDevice+0xc>)
 800b968:	60da      	str	r2, [r3, #12]
 800b96a:	e7fe      	b.n	800b96a <resetDevice+0x6>
 800b96c:	e000ed00 	.word	0xe000ed00
 800b970:	05fa0004 	.word	0x05fa0004

0800b974 <commsSend>:
		}
	}else{
		UARTsendChar(chr);
	}
	#else
	UARTsendChar(chr);
 800b974:	f003 b868 	b.w	800ea48 <UARTsendChar>

0800b978 <commsSendUint32>:

void commsSendInt32(int32_t num){
	commsSendUint32(num);
}

void commsSendUint32(uint32_t num){
 800b978:	b570      	push	{r4, r5, r6, lr}
 800b97a:	b082      	sub	sp, #8
	}else{
		UARTsendBuff((char *)buff,len);
	}
	#else
	//UARTsendBuff((char *)buff,len);
	HAL_UART_Transmit(&huart2, buff, len, 5000);
 800b97c:	2204      	movs	r2, #4
	buff[1]=(uint8_t)(num>>8);
 800b97e:	0a06      	lsrs	r6, r0, #8
	buff[2]=(uint8_t)(num>>16);
 800b980:	0c05      	lsrs	r5, r0, #16
	buff[3]=(uint8_t)(num>>24);
 800b982:	0e04      	lsrs	r4, r0, #24
	buff[0]=(uint8_t)(num);
 800b984:	f88d 0004 	strb.w	r0, [sp, #4]
	HAL_UART_Transmit(&huart2, buff, len, 5000);
 800b988:	f241 3388 	movw	r3, #5000	; 0x1388
 800b98c:	eb0d 0102 	add.w	r1, sp, r2
 800b990:	4805      	ldr	r0, [pc, #20]	; (800b9a8 <commsSendUint32+0x30>)
	buff[1]=(uint8_t)(num>>8);
 800b992:	f88d 6005 	strb.w	r6, [sp, #5]
	buff[2]=(uint8_t)(num>>16);
 800b996:	f88d 5006 	strb.w	r5, [sp, #6]
	buff[3]=(uint8_t)(num>>24);
 800b99a:	f88d 4007 	strb.w	r4, [sp, #7]
	HAL_UART_Transmit(&huart2, buff, len, 5000);
 800b99e:	f7fd f8db 	bl	8008b58 <HAL_UART_Transmit>
}
 800b9a2:	b002      	add	sp, #8
 800b9a4:	bd70      	pop	{r4, r5, r6, pc}
 800b9a6:	bf00      	nop
 800b9a8:	2000d3bc 	.word	0x2000d3bc

0800b9ac <commsSendBuff>:
	HAL_UART_Transmit(&huart2, buff, len, 5000);
 800b9ac:	460a      	mov	r2, r1
 800b9ae:	f241 3388 	movw	r3, #5000	; 0x1388
 800b9b2:	4601      	mov	r1, r0
 800b9b4:	4801      	ldr	r0, [pc, #4]	; (800b9bc <commsSendBuff+0x10>)
 800b9b6:	f7fd b8cf 	b.w	8008b58 <HAL_UART_Transmit>
 800b9ba:	bf00      	nop
 800b9bc:	2000d3bc 	.word	0x2000d3bc

0800b9c0 <commsSendString>:
	#endif
}
void commsSendString(char *chr){
	uint32_t i = 0;
	char * tmp=chr;
	while(*(tmp++)){i++;}
 800b9c0:	7802      	ldrb	r2, [r0, #0]
void commsSendString(char *chr){
 800b9c2:	4601      	mov	r1, r0
	while(*(tmp++)){i++;}
 800b9c4:	b172      	cbz	r2, 800b9e4 <commsSendString+0x24>
void commsSendString(char *chr){
 800b9c6:	b410      	push	{r4}
 800b9c8:	1c43      	adds	r3, r0, #1
 800b9ca:	1a5a      	subs	r2, r3, r1
	while(*(tmp++)){i++;}
 800b9cc:	f813 4b01 	ldrb.w	r4, [r3], #1
 800b9d0:	2c00      	cmp	r4, #0
 800b9d2:	d1fa      	bne.n	800b9ca <commsSendString+0xa>
 800b9d4:	b292      	uxth	r2, r2
	}else{
		UARTsendBuff(chr,i);
	}
	#else
//	UARTsendBuff(chr,i);
	HAL_UART_Transmit(&huart2, (uint8_t *)chr, i, 5000);
 800b9d6:	f241 3388 	movw	r3, #5000	; 0x1388
 800b9da:	4805      	ldr	r0, [pc, #20]	; (800b9f0 <commsSendString+0x30>)
	#endif

}
 800b9dc:	f85d 4b04 	ldr.w	r4, [sp], #4
	HAL_UART_Transmit(&huart2, (uint8_t *)chr, i, 5000);
 800b9e0:	f7fd b8ba 	b.w	8008b58 <HAL_UART_Transmit>
 800b9e4:	f241 3388 	movw	r3, #5000	; 0x1388
 800b9e8:	4801      	ldr	r0, [pc, #4]	; (800b9f0 <commsSendString+0x30>)
 800b9ea:	f7fd b8b5 	b.w	8008b58 <HAL_UART_Transmit>
 800b9ee:	bf00      	nop
 800b9f0:	2000d3bc 	.word	0x2000d3bc

0800b9f4 <commsSendDouble>:

void commsSendDouble(double value){
 800b9f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b9f6:	b085      	sub	sp, #20
 800b9f8:	ab04      	add	r3, sp, #16
 800b9fa:	ed03 0b04 	vstr	d0, [r3, #-16]
 800b9fe:	466b      	mov	r3, sp
	memcpy(intAlias, &value, sizeof(value));
 800ba00:	e893 0003 	ldmia.w	r3, {r0, r1}
 800ba04:	4c16      	ldr	r4, [pc, #88]	; (800ba60 <commsSendDouble+0x6c>)
	HAL_UART_Transmit(&huart2, buff, len, 5000);
 800ba06:	4d17      	ldr	r5, [pc, #92]	; (800ba64 <commsSendDouble+0x70>)
	commsSendUint32(intAlias[0]);
 800ba08:	4603      	mov	r3, r0
	buff[2]=(uint8_t)(num>>16);
 800ba0a:	0c02      	lsrs	r2, r0, #16
	memcpy(intAlias, &value, sizeof(value));
 800ba0c:	e884 0003 	stmia.w	r4, {r0, r1}
	buff[1]=(uint8_t)(num>>8);
 800ba10:	0a07      	lsrs	r7, r0, #8
	buff[3]=(uint8_t)(num>>24);
 800ba12:	0e06      	lsrs	r6, r0, #24
	buff[0]=(uint8_t)(num);
 800ba14:	f88d 300c 	strb.w	r3, [sp, #12]
	HAL_UART_Transmit(&huart2, buff, len, 5000);
 800ba18:	a903      	add	r1, sp, #12
	buff[2]=(uint8_t)(num>>16);
 800ba1a:	f88d 200e 	strb.w	r2, [sp, #14]
	HAL_UART_Transmit(&huart2, buff, len, 5000);
 800ba1e:	4628      	mov	r0, r5
 800ba20:	f241 3388 	movw	r3, #5000	; 0x1388
 800ba24:	2204      	movs	r2, #4
	buff[1]=(uint8_t)(num>>8);
 800ba26:	f88d 700d 	strb.w	r7, [sp, #13]
	buff[3]=(uint8_t)(num>>24);
 800ba2a:	f88d 600f 	strb.w	r6, [sp, #15]
	HAL_UART_Transmit(&huart2, buff, len, 5000);
 800ba2e:	f7fd f893 	bl	8008b58 <HAL_UART_Transmit>
	commsSendUint32(intAlias[1]);
 800ba32:	6863      	ldr	r3, [r4, #4]
	buff[0]=(uint8_t)(num);
 800ba34:	2400      	movs	r4, #0
	buff[1]=(uint8_t)(num>>8);
 800ba36:	0a1a      	lsrs	r2, r3, #8
	buff[0]=(uint8_t)(num);
 800ba38:	f363 0407 	bfi	r4, r3, #0, #8
 800ba3c:	f362 240f 	bfi	r4, r2, #8, #8
	buff[2]=(uint8_t)(num>>16);
 800ba40:	0c1a      	lsrs	r2, r3, #16
	buff[0]=(uint8_t)(num);
 800ba42:	f362 4417 	bfi	r4, r2, #16, #8
	buff[3]=(uint8_t)(num>>24);
 800ba46:	0e1b      	lsrs	r3, r3, #24
	buff[0]=(uint8_t)(num);
 800ba48:	f363 641f 	bfi	r4, r3, #24, #8
	HAL_UART_Transmit(&huart2, buff, len, 5000);
 800ba4c:	a903      	add	r1, sp, #12
 800ba4e:	4628      	mov	r0, r5
 800ba50:	f241 3388 	movw	r3, #5000	; 0x1388
 800ba54:	2204      	movs	r2, #4
	buff[0]=(uint8_t)(num);
 800ba56:	9403      	str	r4, [sp, #12]
	HAL_UART_Transmit(&huart2, buff, len, 5000);
 800ba58:	f7fd f87e 	bl	8008b58 <HAL_UART_Transmit>
}
 800ba5c:	b005      	add	sp, #20
 800ba5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ba60:	2000483c 	.word	0x2000483c
 800ba64:	2000d3bc 	.word	0x2000d3bc

0800ba68 <commsRecieveUART>:
	#ifdef USE_USB
	if (hUsbDeviceFS.dev_state != USBD_STATE_CONFIGURED){	
		commInputByte(chr);
	}
	#else
	commInputByte(chr);
 800ba68:	f7f6 bd10 	b.w	800248c <commInputByte>

0800ba6c <MX_DAC_Init>:

uint32_t outputBuffEn=DAC_OUTPUTBUFFER_ENABLE;

/* DAC init function */
void MX_DAC_Init(void)
{
 800ba6c:	b510      	push	{r4, lr}

  DAC_ChannelConfTypeDef sConfig;

    /**DAC Initialization 
    */
  hdac.Instance = DAC;
 800ba6e:	4c0d      	ldr	r4, [pc, #52]	; (800baa4 <MX_DAC_Init+0x38>)
 800ba70:	4b0d      	ldr	r3, [pc, #52]	; (800baa8 <MX_DAC_Init+0x3c>)
 800ba72:	6023      	str	r3, [r4, #0]
{
 800ba74:	b084      	sub	sp, #16
  HAL_DAC_Init(&hdac);
 800ba76:	4620      	mov	r0, r4
 800ba78:	f7fa fb28 	bl	80060cc <HAL_DAC_Init>

    /**DAC channel OUT1 config 
    */
  sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
  sConfig.DAC_OutputBuffer = outputBuffEn;
 800ba7c:	4b0b      	ldr	r3, [pc, #44]	; (800baac <MX_DAC_Init+0x40>)
 800ba7e:	681b      	ldr	r3, [r3, #0]
 800ba80:	9302      	str	r3, [sp, #8]
  HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1);
 800ba82:	a901      	add	r1, sp, #4
  sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
 800ba84:	2304      	movs	r3, #4
  HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1);
 800ba86:	4620      	mov	r0, r4
 800ba88:	2200      	movs	r2, #0
  sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
 800ba8a:	9301      	str	r3, [sp, #4]
  HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1);
 800ba8c:	f7fa fc02 	bl	8006294 <HAL_DAC_ConfigChannel>

    /**DAC channel OUT2 config 
    */
  sConfig.DAC_Trigger = DAC_TRIGGER_T7_TRGO;
 800ba90:	2314      	movs	r3, #20
  HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2);
 800ba92:	a901      	add	r1, sp, #4
 800ba94:	4620      	mov	r0, r4
 800ba96:	2210      	movs	r2, #16
  sConfig.DAC_Trigger = DAC_TRIGGER_T7_TRGO;
 800ba98:	9301      	str	r3, [sp, #4]
  HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2);
 800ba9a:	f7fa fbfb 	bl	8006294 <HAL_DAC_ConfigChannel>

}
 800ba9e:	b004      	add	sp, #16
 800baa0:	bd10      	pop	{r4, pc}
 800baa2:	bf00      	nop
 800baa4:	2000ce34 	.word	0x2000ce34
 800baa8:	40007400 	.word	0x40007400
 800baac:	200047b8 	.word	0x200047b8

0800bab0 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hdac->Instance==DAC1)
 800bab0:	4b30      	ldr	r3, [pc, #192]	; (800bb74 <HAL_DAC_MspInit+0xc4>)
 800bab2:	6802      	ldr	r2, [r0, #0]
 800bab4:	429a      	cmp	r2, r3
 800bab6:	d000      	beq.n	800baba <HAL_DAC_MspInit+0xa>
 800bab8:	4770      	bx	lr
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __DAC1_CLK_ENABLE();
 800baba:	f503 33ce 	add.w	r3, r3, #105472	; 0x19c00
{
 800babe:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    __DAC1_CLK_ENABLE();
 800bac2:	69da      	ldr	r2, [r3, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    /* Peripheral DMA init*/
  
    hdma_dac1_ch1.Instance = DMA1_Channel3;
 800bac4:	4d2c      	ldr	r5, [pc, #176]	; (800bb78 <HAL_DAC_MspInit+0xc8>)
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_HIGH;
		HAL_DMA_Init(&hdma_dac1_ch1);
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
    __HAL_REMAPDMA_CHANNEL_ENABLE(HAL_REMAPDMA_TIM6_DAC1_CH1_DMA1_CH3);
 800bac6:	4f2d      	ldr	r7, [pc, #180]	; (800bb7c <HAL_DAC_MspInit+0xcc>)
    __DAC1_CLK_ENABLE();
 800bac8:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 800bacc:	61da      	str	r2, [r3, #28]
 800bace:	69db      	ldr	r3, [r3, #28]
{
 800bad0:	b08b      	sub	sp, #44	; 0x2c
    __DAC1_CLK_ENABLE();
 800bad2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800bad6:	4606      	mov	r6, r0
 800bad8:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bada:	f04f 0800 	mov.w	r8, #0
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800bade:	2230      	movs	r2, #48	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800bae0:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800bae2:	a905      	add	r1, sp, #20
 800bae4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800bae8:	e9cd 2305 	strd	r2, r3, [sp, #20]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 800baec:	f44f 5900 	mov.w	r9, #8192	; 0x2000
    __DAC1_CLK_ENABLE();
 800baf0:	9c04      	ldr	r4, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800baf2:	f8cd 801c 	str.w	r8, [sp, #28]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800baf6:	f04f 0b10 	mov.w	fp, #16
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800bafa:	f7fa fded 	bl	80066d8 <HAL_GPIO_Init>
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 800bafe:	f04f 0a20 	mov.w	sl, #32
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800bb02:	2180      	movs	r1, #128	; 0x80
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800bb04:	f44f 7280 	mov.w	r2, #256	; 0x100
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800bb08:	f44f 6380 	mov.w	r3, #1024	; 0x400
    hdma_dac1_ch1.Instance = DMA1_Channel3;
 800bb0c:	4c1c      	ldr	r4, [pc, #112]	; (800bb80 <HAL_DAC_MspInit+0xd0>)
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800bb0e:	f8c5 8008 	str.w	r8, [r5, #8]
		HAL_DMA_Init(&hdma_dac1_ch1);
 800bb12:	4628      	mov	r0, r5
    hdma_dac1_ch1.Instance = DMA1_Channel3;
 800bb14:	602c      	str	r4, [r5, #0]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800bb16:	f8c5 b004 	str.w	fp, [r5, #4]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800bb1a:	60e9      	str	r1, [r5, #12]
 800bb1c:	9103      	str	r1, [sp, #12]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800bb1e:	612a      	str	r2, [r5, #16]
 800bb20:	9202      	str	r2, [sp, #8]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800bb22:	616b      	str	r3, [r5, #20]
 800bb24:	9301      	str	r3, [sp, #4]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 800bb26:	e9c5 a906 	strd	sl, r9, [r5, #24]
		HAL_DMA_Init(&hdma_dac1_ch1);
 800bb2a:	f7fa fbf7 	bl	800631c <HAL_DMA_Init>
    __HAL_REMAPDMA_CHANNEL_ENABLE(HAL_REMAPDMA_TIM6_DAC1_CH1_DMA1_CH3);
 800bb2e:	6838      	ldr	r0, [r7, #0]

		hdma_dac1_ch2.Instance = DMA1_Channel4;
 800bb30:	4c14      	ldr	r4, [pc, #80]	; (800bb84 <HAL_DAC_MspInit+0xd4>)
    hdma_dac1_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_dac1_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_dac1_ch2.Init.MemInc = DMA_MINC_ENABLE;
    hdma_dac1_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
    hdma_dac1_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800bb32:	9b01      	ldr	r3, [sp, #4]
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 800bb34:	60b5      	str	r5, [r6, #8]
    __HAL_REMAPDMA_CHANNEL_ENABLE(HAL_REMAPDMA_TIM6_DAC1_CH1_DMA1_CH3);
 800bb36:	ea40 0009 	orr.w	r0, r0, r9
 800bb3a:	6038      	str	r0, [r7, #0]
    hdma_dac1_ch2.Init.MemInc = DMA_MINC_ENABLE;
 800bb3c:	9903      	ldr	r1, [sp, #12]
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 800bb3e:	626e      	str	r6, [r5, #36]	; 0x24
    hdma_dac1_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800bb40:	9a02      	ldr	r2, [sp, #8]
		hdma_dac1_ch2.Instance = DMA1_Channel4;
 800bb42:	4d11      	ldr	r5, [pc, #68]	; (800bb88 <HAL_DAC_MspInit+0xd8>)
    hdma_dac1_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 800bb44:	f8c4 8008 	str.w	r8, [r4, #8]
    hdma_dac1_ch2.Init.Mode = DMA_CIRCULAR;
    hdma_dac1_ch2.Init.Priority = DMA_PRIORITY_HIGH;
		HAL_DMA_Init(&hdma_dac1_ch2);
 800bb48:	4620      	mov	r0, r4
    hdma_dac1_ch2.Init.Mode = DMA_CIRCULAR;
 800bb4a:	e9c4 3a05 	strd	r3, sl, [r4, #20]
    hdma_dac1_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800bb4e:	f8c4 b004 	str.w	fp, [r4, #4]
    hdma_dac1_ch2.Init.MemInc = DMA_MINC_ENABLE;
 800bb52:	60e1      	str	r1, [r4, #12]
    hdma_dac1_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800bb54:	6122      	str	r2, [r4, #16]
    hdma_dac1_ch2.Init.Priority = DMA_PRIORITY_HIGH;
 800bb56:	f8c4 901c 	str.w	r9, [r4, #28]
		hdma_dac1_ch2.Instance = DMA1_Channel4;
 800bb5a:	6025      	str	r5, [r4, #0]
		HAL_DMA_Init(&hdma_dac1_ch2);
 800bb5c:	f7fa fbde 	bl	800631c <HAL_DMA_Init>
    __HAL_LINKDMA(hdac,DMA_Handle2,hdma_dac1_ch2);
    __HAL_REMAPDMA_CHANNEL_ENABLE(HAL_REMAPDMA_TIM7_DAC1_CH2_DMA1_CH4);
 800bb60:	683b      	ldr	r3, [r7, #0]
    __HAL_LINKDMA(hdac,DMA_Handle2,hdma_dac1_ch2);
 800bb62:	60f4      	str	r4, [r6, #12]
    __HAL_REMAPDMA_CHANNEL_ENABLE(HAL_REMAPDMA_TIM7_DAC1_CH2_DMA1_CH4);
 800bb64:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
    __HAL_LINKDMA(hdac,DMA_Handle2,hdma_dac1_ch2);
 800bb68:	6266      	str	r6, [r4, #36]	; 0x24
    __HAL_REMAPDMA_CHANNEL_ENABLE(HAL_REMAPDMA_TIM7_DAC1_CH2_DMA1_CH4);
 800bb6a:	603b      	str	r3, [r7, #0]
		
  /* USER CODE END DAC_MspInit 1 */
  }
}
 800bb6c:	b00b      	add	sp, #44	; 0x2c
 800bb6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb72:	bf00      	nop
 800bb74:	40007400 	.word	0x40007400
 800bb78:	2000cdf0 	.word	0x2000cdf0
 800bb7c:	40010000 	.word	0x40010000
 800bb80:	40020030 	.word	0x40020030
 800bb84:	2000cdac 	.word	0x2000cdac
 800bb88:	40020044 	.word	0x40020044

0800bb8c <DAC_DMA_Reconfig>:
  /* USER CODE END DAC_MspDeInit 1 */

} 

/* USER CODE BEGIN 1 */
void DAC_DMA_Reconfig(uint8_t chan, uint32_t *buff, uint32_t len){
 800bb8c:	b570      	push	{r4, r5, r6, lr}
	uint32_t dacChannel=0;
	switch(chan){
 800bb8e:	2801      	cmp	r0, #1
	uint32_t dacChannel=0;
 800bb90:	bf0c      	ite	eq
 800bb92:	2410      	moveq	r4, #16
 800bb94:	2400      	movne	r4, #0
void DAC_DMA_Reconfig(uint8_t chan, uint32_t *buff, uint32_t len){
 800bb96:	b082      	sub	sp, #8
 800bb98:	460d      	mov	r5, r1
		break;
		case 1:
			dacChannel=DAC_CHANNEL_2;
		break;
	}
	HAL_DAC_Stop_DMA(&hdac,dacChannel);
 800bb9a:	4807      	ldr	r0, [pc, #28]	; (800bbb8 <DAC_DMA_Reconfig+0x2c>)
 800bb9c:	4621      	mov	r1, r4
void DAC_DMA_Reconfig(uint8_t chan, uint32_t *buff, uint32_t len){
 800bb9e:	4616      	mov	r6, r2
	HAL_DAC_Stop_DMA(&hdac,dacChannel);
 800bba0:	f7fa faba 	bl	8006118 <HAL_DAC_Stop_DMA>
	HAL_DAC_Start_DMA(&hdac, dacChannel, buff, len, DAC_ALIGN_12B_R);
 800bba4:	2000      	movs	r0, #0
 800bba6:	9000      	str	r0, [sp, #0]
 800bba8:	4621      	mov	r1, r4
 800bbaa:	4633      	mov	r3, r6
 800bbac:	462a      	mov	r2, r5
 800bbae:	4802      	ldr	r0, [pc, #8]	; (800bbb8 <DAC_DMA_Reconfig+0x2c>)
 800bbb0:	f7fa fafa 	bl	80061a8 <HAL_DAC_Start_DMA>
}
 800bbb4:	b002      	add	sp, #8
 800bbb6:	bd70      	pop	{r4, r5, r6, pc}
 800bbb8:	2000ce34 	.word	0x2000ce34

0800bbbc <DACSetOutputBuffer>:
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
}

void DACSetOutputBuffer(void){
	outputBuffEn=DAC_OUTPUTBUFFER_ENABLE;
 800bbbc:	4b01      	ldr	r3, [pc, #4]	; (800bbc4 <DACSetOutputBuffer+0x8>)
 800bbbe:	2200      	movs	r2, #0
 800bbc0:	601a      	str	r2, [r3, #0]
}
 800bbc2:	4770      	bx	lr
 800bbc4:	200047b8 	.word	0x200047b8

0800bbc8 <DACUnsetOutputBuffer>:

void DACUnsetOutputBuffer(void){
	outputBuffEn=DAC_OUTPUTBUFFER_DISABLE;
 800bbc8:	4b01      	ldr	r3, [pc, #4]	; (800bbd0 <DACUnsetOutputBuffer+0x8>)
 800bbca:	2202      	movs	r2, #2
 800bbcc:	601a      	str	r2, [r3, #0]
}
 800bbce:	4770      	bx	lr
 800bbd0:	200047b8 	.word	0x200047b8

0800bbd4 <GeneratingEnable>:
/**
  * @brief  Enable sampling
  * @param  None
  * @retval None
  */
void GeneratingEnable(void){
 800bbd4:	b510      	push	{r4, lr}
  hdac.Instance = DAC;
 800bbd6:	4c13      	ldr	r4, [pc, #76]	; (800bc24 <GeneratingEnable+0x50>)
 800bbd8:	4b13      	ldr	r3, [pc, #76]	; (800bc28 <GeneratingEnable+0x54>)
 800bbda:	6023      	str	r3, [r4, #0]
void GeneratingEnable(void){
 800bbdc:	b086      	sub	sp, #24
  HAL_DAC_Init(&hdac);
 800bbde:	4620      	mov	r0, r4
 800bbe0:	f7fa fa74 	bl	80060cc <HAL_DAC_Init>
  sConfig.DAC_OutputBuffer = outputBuffEn;
 800bbe4:	4b11      	ldr	r3, [pc, #68]	; (800bc2c <GeneratingEnable+0x58>)
 800bbe6:	681b      	ldr	r3, [r3, #0]
 800bbe8:	9302      	str	r3, [sp, #8]
  HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1);
 800bbea:	a901      	add	r1, sp, #4
  sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
 800bbec:	2304      	movs	r3, #4
  HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1);
 800bbee:	4620      	mov	r0, r4
 800bbf0:	2200      	movs	r2, #0
  sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
 800bbf2:	9301      	str	r3, [sp, #4]
  HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1);
 800bbf4:	f7fa fb4e 	bl	8006294 <HAL_DAC_ConfigChannel>
  HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2);
 800bbf8:	a901      	add	r1, sp, #4
  sConfig.DAC_Trigger = DAC_TRIGGER_T7_TRGO;
 800bbfa:	2314      	movs	r3, #20
  HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2);
 800bbfc:	4620      	mov	r0, r4
 800bbfe:	2210      	movs	r2, #16
  sConfig.DAC_Trigger = DAC_TRIGGER_T7_TRGO;
 800bc00:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800bc02:	2430      	movs	r4, #48	; 0x30
  HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2);
 800bc04:	f7fa fb46 	bl	8006294 <HAL_DAC_ConfigChannel>
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800bc08:	2203      	movs	r2, #3
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bc0a:	2300      	movs	r3, #0
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800bc0c:	a901      	add	r1, sp, #4
 800bc0e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800bc12:	e9cd 4201 	strd	r4, r2, [sp, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bc16:	9303      	str	r3, [sp, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800bc18:	f7fa fd5e 	bl	80066d8 <HAL_GPIO_Init>
	MX_DAC_Init();
	DACEnableOutput();
	TIMGenEnable();
 800bc1c:	f001 ff80 	bl	800db20 <TIMGenEnable>
}
 800bc20:	b006      	add	sp, #24
 800bc22:	bd10      	pop	{r4, pc}
 800bc24:	2000ce34 	.word	0x2000ce34
 800bc28:	40007400 	.word	0x40007400
 800bc2c:	200047b8 	.word	0x200047b8

0800bc30 <GeneratingDisable>:
/**
  * @brief  Disable sampling
  * @param  None
  * @retval None
  */
void GeneratingDisable(void){
 800bc30:	b510      	push	{r4, lr}
	TIMGenDisable();
	HAL_DAC_Stop(&hdac,DAC_CHANNEL_1);
 800bc32:	4c0c      	ldr	r4, [pc, #48]	; (800bc64 <GeneratingDisable+0x34>)
void GeneratingDisable(void){
 800bc34:	b086      	sub	sp, #24
	TIMGenDisable();
 800bc36:	f001 ff81 	bl	800db3c <TIMGenDisable>
	HAL_DAC_Stop(&hdac,DAC_CHANNEL_1);
 800bc3a:	4620      	mov	r0, r4
 800bc3c:	2100      	movs	r1, #0
 800bc3e:	f7fa fa5b 	bl	80060f8 <HAL_DAC_Stop>
	HAL_DAC_Stop(&hdac,DAC_CHANNEL_2);
 800bc42:	4620      	mov	r0, r4
 800bc44:	2110      	movs	r1, #16
 800bc46:	f7fa fa57 	bl	80060f8 <HAL_DAC_Stop>
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800bc4a:	2300      	movs	r3, #0
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800bc4c:	2230      	movs	r2, #48	; 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800bc4e:	a901      	add	r1, sp, #4
 800bc50:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800bc54:	e9cd 2301 	strd	r2, r3, [sp, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bc58:	9303      	str	r3, [sp, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800bc5a:	f7fa fd3d 	bl	80066d8 <HAL_GPIO_Init>
	DACDisableOutput();	
}
 800bc5e:	b006      	add	sp, #24
 800bc60:	bd10      	pop	{r4, pc}
 800bc62:	bf00      	nop
 800bc64:	2000ce34 	.word	0x2000ce34

0800bc68 <MX_DMA_Init>:
#include "dma.h"

void MX_DMA_Init(void) 
{
  /* DMA controller clock enable */
  __DMA2_CLK_ENABLE();
 800bc68:	4b0a      	ldr	r3, [pc, #40]	; (800bc94 <MX_DMA_Init+0x2c>)
 800bc6a:	695a      	ldr	r2, [r3, #20]
 800bc6c:	f042 0202 	orr.w	r2, r2, #2
 800bc70:	615a      	str	r2, [r3, #20]
 800bc72:	695a      	ldr	r2, [r3, #20]
{
 800bc74:	b082      	sub	sp, #8
  __DMA2_CLK_ENABLE();
 800bc76:	f002 0202 	and.w	r2, r2, #2
 800bc7a:	9200      	str	r2, [sp, #0]
 800bc7c:	9a00      	ldr	r2, [sp, #0]
	__DMA1_CLK_ENABLE();
 800bc7e:	695a      	ldr	r2, [r3, #20]
 800bc80:	f042 0201 	orr.w	r2, r2, #1
 800bc84:	615a      	str	r2, [r3, #20]
 800bc86:	695b      	ldr	r3, [r3, #20]
 800bc88:	f003 0301 	and.w	r3, r3, #1
 800bc8c:	9301      	str	r3, [sp, #4]
 800bc8e:	9b01      	ldr	r3, [sp, #4]

  /* DMA interrupt init */
}
 800bc90:	b002      	add	sp, #8
 800bc92:	4770      	bx	lr
 800bc94:	40021000 	.word	0x40021000

0800bc98 <MX_GPIO_Init>:
//	BSP_LED_Init(LED2);

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __GPIOC_CLK_ENABLE();
 800bc98:	4b2b      	ldr	r3, [pc, #172]	; (800bd48 <MX_GPIO_Init+0xb0>)
  __GPIOA_CLK_ENABLE();
  __GPIOB_CLK_ENABLE();

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800bc9a:	492c      	ldr	r1, [pc, #176]	; (800bd4c <MX_GPIO_Init+0xb4>)
  __GPIOC_CLK_ENABLE();
 800bc9c:	695a      	ldr	r2, [r3, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800bc9e:	482c      	ldr	r0, [pc, #176]	; (800bd50 <MX_GPIO_Init+0xb8>)
{
 800bca0:	b510      	push	{r4, lr}
  __GPIOC_CLK_ENABLE();
 800bca2:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 800bca6:	615a      	str	r2, [r3, #20]
 800bca8:	695a      	ldr	r2, [r3, #20]
{
 800bcaa:	b08a      	sub	sp, #40	; 0x28
  __GPIOC_CLK_ENABLE();
 800bcac:	f402 2200 	and.w	r2, r2, #524288	; 0x80000
 800bcb0:	9201      	str	r2, [sp, #4]
 800bcb2:	9a01      	ldr	r2, [sp, #4]
  __GPIOF_CLK_ENABLE();
 800bcb4:	695a      	ldr	r2, [r3, #20]
 800bcb6:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 800bcba:	615a      	str	r2, [r3, #20]
 800bcbc:	695a      	ldr	r2, [r3, #20]
 800bcbe:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 800bcc2:	9202      	str	r2, [sp, #8]
 800bcc4:	9a02      	ldr	r2, [sp, #8]
  __GPIOA_CLK_ENABLE();
 800bcc6:	695a      	ldr	r2, [r3, #20]
 800bcc8:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800bccc:	615a      	str	r2, [r3, #20]
 800bcce:	695a      	ldr	r2, [r3, #20]
 800bcd0:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 800bcd4:	9203      	str	r2, [sp, #12]
 800bcd6:	9a03      	ldr	r2, [sp, #12]
  __GPIOB_CLK_ENABLE();
 800bcd8:	695a      	ldr	r2, [r3, #20]
 800bcda:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800bcde:	615a      	str	r2, [r3, #20]
 800bce0:	695b      	ldr	r3, [r3, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800bce2:	9106      	str	r1, [sp, #24]
  __GPIOB_CLK_ENABLE();
 800bce4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bce8:	2400      	movs	r4, #0
  __GPIOB_CLK_ENABLE();
 800bcea:	9304      	str	r3, [sp, #16]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800bcec:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin = B1_Pin;
 800bcee:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  __GPIOB_CLK_ENABLE();
 800bcf2:	9a04      	ldr	r2, [sp, #16]
  GPIO_InitStruct.Pin = B1_Pin;
 800bcf4:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bcf6:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800bcf8:	f7fa fcee 	bl	80066d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : USART_TX_Pin USART_RX_Pin */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800bcfc:	200c      	movs	r0, #12
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
  HAL_GPIO_Init(USART_GPIO, &GPIO_InitStruct);
 800bcfe:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bd00:	2202      	movs	r2, #2
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800bd02:	2307      	movs	r3, #7
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800bd04:	9005      	str	r0, [sp, #20]
  HAL_GPIO_Init(USART_GPIO, &GPIO_InitStruct);
 800bd06:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bd0a:	9206      	str	r2, [sp, #24]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800bd0c:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 800bd0e:	e9cd 4407 	strd	r4, r4, [sp, #28]
  HAL_GPIO_Init(USART_GPIO, &GPIO_InitStruct);
 800bd12:	f7fa fce1 	bl	80066d8 <HAL_GPIO_Init>
	
	/*Configure GPIO pin : D7_Pin */
  GPIO_InitStruct.Pin = D7_PIN;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  HAL_GPIO_Init(D7_GPIO, &GPIO_InitStruct);
 800bd16:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin = D7_PIN;
 800bd18:	f44f 7280 	mov.w	r2, #256	; 0x100
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800bd1c:	2301      	movs	r3, #1
  HAL_GPIO_Init(D7_GPIO, &GPIO_InitStruct);
 800bd1e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pin = D7_PIN;
 800bd22:	e9cd 2405 	strd	r2, r4, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800bd26:	9307      	str	r3, [sp, #28]
  HAL_GPIO_Init(D7_GPIO, &GPIO_InitStruct);
 800bd28:	f7fa fcd6 	bl	80066d8 <HAL_GPIO_Init>
	
	/*Configure GPIO pin : D7_Pin */
  
	GPIO_InitStruct.Pin = D8_PIN;
 800bd2c:	f44f 7200 	mov.w	r2, #512	; 0x200
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800bd30:	2311      	movs	r3, #17
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(D8_GPIO, &GPIO_InitStruct);
 800bd32:	a905      	add	r1, sp, #20
 800bd34:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bd38:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800bd3a:	e9cd 2305 	strd	r2, r3, [sp, #20]
  HAL_GPIO_Init(D8_GPIO, &GPIO_InitStruct);
 800bd3e:	f7fa fccb 	bl	80066d8 <HAL_GPIO_Init>
//  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
//  GPIO_InitStruct.Pull = GPIO_NOPULL;
//  GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
//  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
	
}
 800bd42:	b00a      	add	sp, #40	; 0x28
 800bd44:	bd10      	pop	{r4, pc}
 800bd46:	bf00      	nop
 800bd48:	40021000 	.word	0x40021000
 800bd4c:	10120000 	.word	0x10120000
 800bd50:	48000800 	.word	0x48000800

0800bd54 <LED_On>:

void LED_On(void){
//	BSP_LED_On(LED2);
}
 800bd54:	4770      	bx	lr
 800bd56:	bf00      	nop

0800bd58 <LED_Off>:
 800bd58:	4770      	bx	lr
 800bd5a:	bf00      	nop

0800bd5c <StartThread>:
/* USER CODE BEGIN 4 */

/* USER CODE END 4 */

static void StartThread(void const * argument)
{
 800bd5c:	b508      	push	{r3, lr}
	/* USER CODE BEGIN 5 */
	/* Infinite loop */
	for(;;)
	{
		//xQueueSendToBack(messageQueue, MSG_COMMS_FLUSH, portMAX_DELAY);
		osDelay(10);
 800bd5e:	200a      	movs	r0, #10
 800bd60:	f7fd f978 	bl	8009054 <osDelay>
 800bd64:	e7fb      	b.n	800bd5e <StartThread+0x2>
 800bd66:	bf00      	nop

0800bd68 <main>:
{
 800bd68:	b580      	push	{r7, lr}
	osThreadDef(CMD_PARSER_TASK, CmdParserTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800bd6a:	4c4b      	ldr	r4, [pc, #300]	; (800be98 <main+0x130>)
{
 800bd6c:	b0ae      	sub	sp, #184	; 0xb8
	HAL_Init();
 800bd6e:	f7f9 fa15 	bl	800519c <HAL_Init>
	SystemClock_Config();
 800bd72:	f7ff fdad 	bl	800b8d0 <SystemClock_Config>
	MX_GPIO_Init();
 800bd76:	f7ff ff8f 	bl	800bc98 <MX_GPIO_Init>
	MX_DMA_Init();
 800bd7a:	f7ff ff75 	bl	800bc68 <MX_DMA_Init>
	LED_On();
 800bd7e:	f7ff ffe9 	bl	800bd54 <LED_On>
	MX_ADC1_Init();
 800bd82:	f7fe ff1d 	bl	800abc0 <MX_ADC1_Init>
	MX_ADC2_Init();
 800bd86:	f7fe ff59 	bl	800ac3c <MX_ADC2_Init>
	MX_ADC3_Init();
 800bd8a:	f7fe ff97 	bl	800acbc <MX_ADC3_Init>
	MX_ADC4_Init();
 800bd8e:	f7fe ffd5 	bl	800ad3c <MX_ADC4_Init>
	MX_TIM15_Init();
 800bd92:	f002 fac9 	bl	800e328 <MX_TIM15_Init>
	CalibrateADC();
 800bd96:	f7ff fd7f 	bl	800b898 <CalibrateADC>
	adcSetDefaultInputs();
 800bd9a:	f7ff fc47 	bl	800b62c <adcSetDefaultInputs>
	MX_DAC_Init();
 800bd9e:	f7ff fe65 	bl	800ba6c <MX_DAC_Init>
	MX_TIM6_Init();
 800bda2:	f001 fd2d 	bl	800d800 <MX_TIM6_Init>
	MX_TIM7_Init();
 800bda6:	f001 fd47 	bl	800d838 <MX_TIM7_Init>
	osThreadDef(CMD_PARSER_TASK, CmdParserTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800bdaa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800bdac:	4625      	mov	r5, r4
 800bdae:	f10d 0c04 	add.w	ip, sp, #4
 800bdb2:	f855 8b04 	ldr.w	r8, [r5], #4
 800bdb6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
	osThreadDef(USER_TASK, StartThread, osPriorityNormal, 0, configMINIMAL_STACK_SIZE);
 800bdba:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
	osThreadDef(COMM_TASK, CommTask, osPriorityAboveNormal, 0, configMINIMAL_STACK_SIZE*2);
 800bdbc:	f104 0e18 	add.w	lr, r4, #24
	osThreadDef(USER_TASK, StartThread, osPriorityNormal, 0, configMINIMAL_STACK_SIZE);
 800bdc0:	af06      	add	r7, sp, #24
 800bdc2:	c70f      	stmia	r7!, {r0, r1, r2, r3}
	osThreadDef(COMM_TASK, CommTask, osPriorityAboveNormal, 0, configMINIMAL_STACK_SIZE*2);
 800bdc4:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800bdc8:	ae0b      	add	r6, sp, #44	; 0x2c
 800bdca:	c60f      	stmia	r6!, {r0, r1, r2, r3}
	osThreadDef(SCOPE_TASK, ScopeTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800bdcc:	f104 092c 	add.w	r9, r4, #44	; 0x2c
	osThreadDef(USER_TASK, StartThread, osPriorityNormal, 0, configMINIMAL_STACK_SIZE);
 800bdd0:	682a      	ldr	r2, [r5, #0]
	osThreadDef(COMM_TASK, CommTask, osPriorityAboveNormal, 0, configMINIMAL_STACK_SIZE*2);
 800bdd2:	f8de 3000 	ldr.w	r3, [lr]
	osThreadDef(CMD_PARSER_TASK, CmdParserTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800bdd6:	f8cc 8000 	str.w	r8, [ip]
	osThreadDef(USER_TASK, StartThread, osPriorityNormal, 0, configMINIMAL_STACK_SIZE);
 800bdda:	603a      	str	r2, [r7, #0]
	osThreadDef(COMM_TASK, CommTask, osPriorityAboveNormal, 0, configMINIMAL_STACK_SIZE*2);
 800bddc:	6033      	str	r3, [r6, #0]
	osThreadDef(SCOPE_TASK, ScopeTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800bdde:	e8b9 000f 	ldmia.w	r9!, {r0, r1, r2, r3}
	osThreadDef(SCOPE_TRIG_TASK, ScopeTriggerTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800bde2:	f104 0640 	add.w	r6, r4, #64	; 0x40
	osThreadDef(SCOPE_TASK, ScopeTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800bde6:	f10d 0840 	add.w	r8, sp, #64	; 0x40
 800bdea:	e8a8 000f 	stmia.w	r8!, {r0, r1, r2, r3}
	osThreadDef(SCOPE_TRIG_TASK, ScopeTriggerTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800bdee:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
	osThreadDef(COUNTER_TASK, CounterTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800bdf0:	f104 0554 	add.w	r5, r4, #84	; 0x54
	osThreadDef(SCOPE_TRIG_TASK, ScopeTriggerTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800bdf4:	f10d 0c54 	add.w	ip, sp, #84	; 0x54
 800bdf8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
	osThreadDef(COUNTER_TASK, CounterTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800bdfc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800bdfe:	af1a      	add	r7, sp, #104	; 0x68
 800be00:	c70f      	stmia	r7!, {r0, r1, r2, r3}
	osThreadDef(GENERATOR_TASK, GeneratorTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800be02:	f104 0e68 	add.w	lr, r4, #104	; 0x68
	osThreadDef(SCOPE_TASK, ScopeTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800be06:	f8d9 3000 	ldr.w	r3, [r9]
 800be0a:	f8c8 3000 	str.w	r3, [r8]
	osThreadDef(GENERATOR_TASK, GeneratorTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800be0e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
	osThreadDef(SCOPE_TRIG_TASK, ScopeTriggerTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800be12:	6836      	ldr	r6, [r6, #0]
	osThreadDef(COUNTER_TASK, CounterTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800be14:	682d      	ldr	r5, [r5, #0]
	osThreadDef(SCOPE_TRIG_TASK, ScopeTriggerTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800be16:	f8cc 6000 	str.w	r6, [ip]
	osThreadDef(COUNTER_TASK, CounterTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800be1a:	603d      	str	r5, [r7, #0]
	osThreadDef(SYNC_PWM_TASK, SyncPwmTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800be1c:	f104 0c7c 	add.w	ip, r4, #124	; 0x7c
	osThreadDef(GENERATOR_TASK, GeneratorTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800be20:	af1f      	add	r7, sp, #124	; 0x7c
 800be22:	c70f      	stmia	r7!, {r0, r1, r2, r3}
	osThreadDef(SYNC_PWM_TASK, SyncPwmTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800be24:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
	osThreadDef(LOG_ANLYS_TASK, LogAnlysTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800be28:	3490      	adds	r4, #144	; 0x90
	osThreadDef(SYNC_PWM_TASK, SyncPwmTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800be2a:	ae24      	add	r6, sp, #144	; 0x90
 800be2c:	c60f      	stmia	r6!, {r0, r1, r2, r3}
	osThreadDef(LOG_ANLYS_TASK, LogAnlysTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800be2e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800be30:	ad29      	add	r5, sp, #164	; 0xa4
 800be32:	c50f      	stmia	r5!, {r0, r1, r2, r3}
	osThreadDef(GENERATOR_TASK, GeneratorTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800be34:	f8de 1000 	ldr.w	r1, [lr]
	osThreadDef(SYNC_PWM_TASK, SyncPwmTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800be38:	f8dc 2000 	ldr.w	r2, [ip]
	osThreadDef(LOG_ANLYS_TASK, LogAnlysTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800be3c:	6823      	ldr	r3, [r4, #0]
	osThreadDef(GENERATOR_TASK, GeneratorTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800be3e:	6039      	str	r1, [r7, #0]
	osThreadCreate (osThread(CMD_PARSER_TASK), NULL);
 800be40:	a801      	add	r0, sp, #4
 800be42:	2100      	movs	r1, #0
	osThreadDef(SYNC_PWM_TASK, SyncPwmTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800be44:	6032      	str	r2, [r6, #0]
	osThreadDef(LOG_ANLYS_TASK, LogAnlysTask, osPriorityNormal, 0, configMINIMAL_STACK_SIZE*2);
 800be46:	602b      	str	r3, [r5, #0]
	osThreadCreate (osThread(CMD_PARSER_TASK), NULL);
 800be48:	f7fd f8ec 	bl	8009024 <osThreadCreate>
	osThreadCreate (osThread(USER_TASK), NULL);
 800be4c:	2100      	movs	r1, #0
 800be4e:	a806      	add	r0, sp, #24
 800be50:	f7fd f8e8 	bl	8009024 <osThreadCreate>
	osThreadCreate (osThread(COMM_TASK), NULL);
 800be54:	2100      	movs	r1, #0
 800be56:	a80b      	add	r0, sp, #44	; 0x2c
 800be58:	f7fd f8e4 	bl	8009024 <osThreadCreate>
	osThreadCreate (osThread(SCOPE_TASK), NULL);
 800be5c:	2100      	movs	r1, #0
 800be5e:	a810      	add	r0, sp, #64	; 0x40
 800be60:	f7fd f8e0 	bl	8009024 <osThreadCreate>
	osThreadCreate (osThread(SCOPE_TRIG_TASK), NULL);
 800be64:	2100      	movs	r1, #0
 800be66:	a815      	add	r0, sp, #84	; 0x54
 800be68:	f7fd f8dc 	bl	8009024 <osThreadCreate>
	osThreadCreate (osThread(COUNTER_TASK), NULL);
 800be6c:	2100      	movs	r1, #0
 800be6e:	a81a      	add	r0, sp, #104	; 0x68
 800be70:	f7fd f8d8 	bl	8009024 <osThreadCreate>
	osThreadCreate (osThread(GENERATOR_TASK), NULL);
 800be74:	2100      	movs	r1, #0
 800be76:	a81f      	add	r0, sp, #124	; 0x7c
 800be78:	f7fd f8d4 	bl	8009024 <osThreadCreate>
	osThreadCreate (osThread(SYNC_PWM_TASK), NULL);
 800be7c:	2100      	movs	r1, #0
 800be7e:	a824      	add	r0, sp, #144	; 0x90
 800be80:	f7fd f8d0 	bl	8009024 <osThreadCreate>
	osThreadCreate (osThread(LOG_ANLYS_TASK), NULL);
 800be84:	2100      	movs	r1, #0
 800be86:	a829      	add	r0, sp, #164	; 0xa4
 800be88:	f7fd f8cc 	bl	8009024 <osThreadCreate>
	LED_Off();
 800be8c:	f7ff ff64 	bl	800bd58 <LED_Off>
	osKernelStart();
 800be90:	f7fd f8c2 	bl	8009018 <osKernelStart>
 800be94:	e7fe      	b.n	800be94 <main+0x12c>
 800be96:	bf00      	nop
 800be98:	080117d4 	.word	0x080117d4

0800be9c <HAL_MspInit>:
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
  /* USER CODE BEGIN MspInit 0 */
  __SYSCFG_CLK_ENABLE();
 800be9c:	4b0b      	ldr	r3, [pc, #44]	; (800becc <HAL_MspInit+0x30>)
{
 800be9e:	b500      	push	{lr}
  __SYSCFG_CLK_ENABLE();
 800bea0:	699a      	ldr	r2, [r3, #24]
 800bea2:	f042 0201 	orr.w	r2, r2, #1
 800bea6:	619a      	str	r2, [r3, #24]
 800bea8:	699b      	ldr	r3, [r3, #24]
{
 800beaa:	b083      	sub	sp, #12
  __SYSCFG_CLK_ENABLE();
 800beac:	f003 0301 	and.w	r3, r3, #1
 800beb0:	9301      	str	r3, [sp, #4]
  /* USER CODE END MspInit 0 */

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800beb2:	2003      	movs	r0, #3
  __SYSCFG_CLK_ENABLE();
 800beb4:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800beb6:	f7fa f873 	bl	8005fa0 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
/* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800beba:	2200      	movs	r2, #0
 800bebc:	4611      	mov	r1, r2
 800bebe:	f04f 30ff 	mov.w	r0, #4294967295

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800bec2:	b003      	add	sp, #12
 800bec4:	f85d eb04 	ldr.w	lr, [sp], #4
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800bec8:	f7fa b87c 	b.w	8005fc4 <HAL_NVIC_SetPriority>
 800becc:	40021000 	.word	0x40021000

0800bed0 <USART2_IRQHandler>:

/**
* @brief This function handles USART2 global interrupt.
*/
void USART2_IRQHandler(void)
{
 800bed0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USART2_IRQn 0 */
	char c = (uint16_t)(USART2->RDR & (uint16_t)0x01FF);
 800bed2:	4b05      	ldr	r3, [pc, #20]	; (800bee8 <USART2_IRQHandler+0x18>)
 800bed4:	8c98      	ldrh	r0, [r3, #36]	; 0x24
	commsRecieveUART(c);
 800bed6:	b2c0      	uxtb	r0, r0
 800bed8:	f7ff fdc6 	bl	800ba68 <commsRecieveUART>
	HAL_NVIC_ClearPendingIRQ(USART2_IRQn);
 800bedc:	2026      	movs	r0, #38	; 0x26
  /* USER CODE END USART2_IRQn 0 */
  
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800bede:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_NVIC_ClearPendingIRQ(USART2_IRQn);
 800bee2:	f7fa b8d9 	b.w	8006098 <HAL_NVIC_ClearPendingIRQ>
 800bee6:	bf00      	nop
 800bee8:	40004400 	.word	0x40004400

0800beec <DMA1_Channel6_IRQHandler>:

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  //HAL_DMA_IRQHandler(&hdma_usart2_rx);
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */
  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 800beec:	4770      	bx	lr
 800beee:	bf00      	nop

0800bef0 <DMA1_Channel2_IRQHandler>:
/**
* @brief This function handles DMA1 channel2 global interrupt.
*/
void DMA1_Channel2_IRQHandler(void)
{
  HAL_DMA_IRQHandler(&hdma_tim2_up);
 800bef0:	4801      	ldr	r0, [pc, #4]	; (800bef8 <DMA1_Channel2_IRQHandler+0x8>)
 800bef2:	f7fa bb4b 	b.w	800658c <HAL_DMA_IRQHandler>
 800bef6:	bf00      	nop
 800bef8:	2000cecc 	.word	0x2000cecc

0800befc <DMA1_Channel7_IRQHandler>:
*	Saves DMA CNDTR pointer state to find out later where the trigger occured.
* NOT USED ANYMORE !!!
*/
void DMA1_Channel7_IRQHandler(void)
{
  HAL_DMA_IRQHandler(&hdma_tim4_up);
 800befc:	4801      	ldr	r0, [pc, #4]	; (800bf04 <DMA1_Channel7_IRQHandler+0x8>)
 800befe:	f7fa bb45 	b.w	800658c <HAL_DMA_IRQHandler>
 800bf02:	bf00      	nop
 800bf04:	2000d160 	.word	0x2000d160

0800bf08 <EXTI15_10_IRQHandler>:

/**
  * @brief  Logic Analyzer ISR triggered by an incoming signal edge on GPIO.
	*					Stores time of trigger and starts posttrigger time (TIM4) in order to sample the rest.
  */
void EXTI15_10_IRQHandler(void){
 800bf08:	b570      	push	{r4, r5, r6, lr}
	TIM_PostTrigger_SoftwareStart();
 800bf0a:	f002 f99b 	bl	800e244 <TIM_PostTrigger_SoftwareStart>
	logAnlys.triggerPointer = hdma_tim1_up.Instance->CNDTR;	
 800bf0e:	4b45      	ldr	r3, [pc, #276]	; (800c024 <EXTI15_10_IRQHandler+0x11c>)
 800bf10:	4d45      	ldr	r5, [pc, #276]	; (800c028 <EXTI15_10_IRQHandler+0x120>)
 800bf12:	681a      	ldr	r2, [r3, #0]
	LOG_ANLYS_handle_interrupt(EXTI->PR & 0x3fc0);
 800bf14:	4b45      	ldr	r3, [pc, #276]	; (800c02c <EXTI15_10_IRQHandler+0x124>)
	logAnlys.triggerPointer = hdma_tim1_up.Instance->CNDTR;	
 800bf16:	6852      	ldr	r2, [r2, #4]
 800bf18:	602a      	str	r2, [r5, #0]
	LOG_ANLYS_handle_interrupt(EXTI->PR & 0x3fc0);
 800bf1a:	695c      	ldr	r4, [r3, #20]
	*					Distinguishes the source of the trigger.
  */
void LOG_ANLYS_handle_interrupt(uint32_t pr){
	uint8_t isRightPin = 0;
	
	if(pr & (1 << 6) ){ 	//pending request on pin 6
 800bf1c:	0660      	lsls	r0, r4, #25
 800bf1e:	d504      	bpl.n	800bf2a <EXTI15_10_IRQHandler+0x22>
		__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_6);
 800bf20:	2240      	movs	r2, #64	; 0x40
 800bf22:	615a      	str	r2, [r3, #20]
		if(logAnlys.trigConfig == TRIG_CHAN1){
 800bf24:	7d6b      	ldrb	r3, [r5, #21]
 800bf26:	2b00      	cmp	r3, #0
 800bf28:	d051      	beq.n	800bfce <EXTI15_10_IRQHandler+0xc6>
	uint8_t isRightPin = 0;
 800bf2a:	2300      	movs	r3, #0
			HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
			isRightPin = 1;
		}
	}
	if(pr & (1 << 7) ){ 	//pending request on pin 7
 800bf2c:	0621      	lsls	r1, r4, #24
 800bf2e:	d506      	bpl.n	800bf3e <EXTI15_10_IRQHandler+0x36>
		__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_7);
 800bf30:	4a3e      	ldr	r2, [pc, #248]	; (800c02c <EXTI15_10_IRQHandler+0x124>)
 800bf32:	2180      	movs	r1, #128	; 0x80
 800bf34:	6151      	str	r1, [r2, #20]
		if(logAnlys.trigConfig == TRIG_CHAN2){
 800bf36:	7d6e      	ldrb	r6, [r5, #21]
 800bf38:	b2f6      	uxtb	r6, r6
 800bf3a:	2e01      	cmp	r6, #1
 800bf3c:	d067      	beq.n	800c00e <EXTI15_10_IRQHandler+0x106>
			HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
			isRightPin = 1;
		}
	}
	if(pr & (1 << 8) ){ 	//pending request on pin 8
 800bf3e:	05e2      	lsls	r2, r4, #23
 800bf40:	d506      	bpl.n	800bf50 <EXTI15_10_IRQHandler+0x48>
		__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_8);
 800bf42:	4a3a      	ldr	r2, [pc, #232]	; (800c02c <EXTI15_10_IRQHandler+0x124>)
 800bf44:	f44f 7180 	mov.w	r1, #256	; 0x100
 800bf48:	6151      	str	r1, [r2, #20]
		if(logAnlys.trigConfig == TRIG_CHAN3){
 800bf4a:	7d6a      	ldrb	r2, [r5, #21]
 800bf4c:	2a02      	cmp	r2, #2
 800bf4e:	d063      	beq.n	800c018 <EXTI15_10_IRQHandler+0x110>
			HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
			isRightPin = 1;
		}
	}
	if(pr & (1 << 9) ){ 	//pending request on pin 9
 800bf50:	05a6      	lsls	r6, r4, #22
 800bf52:	d506      	bpl.n	800bf62 <EXTI15_10_IRQHandler+0x5a>
		__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_9);
 800bf54:	4a35      	ldr	r2, [pc, #212]	; (800c02c <EXTI15_10_IRQHandler+0x124>)
 800bf56:	f44f 7100 	mov.w	r1, #512	; 0x200
 800bf5a:	6151      	str	r1, [r2, #20]
		if(logAnlys.trigConfig == TRIG_CHAN4){
 800bf5c:	7d6a      	ldrb	r2, [r5, #21]
 800bf5e:	2a03      	cmp	r2, #3
 800bf60:	d03a      	beq.n	800bfd8 <EXTI15_10_IRQHandler+0xd0>
			HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
			isRightPin = 1;
		}
	}
	if(pr & (1 << 10) ){ 	//pending request on pin 10
 800bf62:	0560      	lsls	r0, r4, #21
 800bf64:	d506      	bpl.n	800bf74 <EXTI15_10_IRQHandler+0x6c>
		__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_10);
 800bf66:	4a31      	ldr	r2, [pc, #196]	; (800c02c <EXTI15_10_IRQHandler+0x124>)
 800bf68:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800bf6c:	6151      	str	r1, [r2, #20]
		if(logAnlys.trigConfig == TRIG_CHAN5){
 800bf6e:	7d6a      	ldrb	r2, [r5, #21]
 800bf70:	2a04      	cmp	r2, #4
 800bf72:	d036      	beq.n	800bfe2 <EXTI15_10_IRQHandler+0xda>
			HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);
			isRightPin = 1;
		}
	}
	if(pr & (1 << 11) ){ 	//pending request on pin 11
 800bf74:	0521      	lsls	r1, r4, #20
 800bf76:	d506      	bpl.n	800bf86 <EXTI15_10_IRQHandler+0x7e>
		__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_11);
 800bf78:	4a2c      	ldr	r2, [pc, #176]	; (800c02c <EXTI15_10_IRQHandler+0x124>)
 800bf7a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800bf7e:	6151      	str	r1, [r2, #20]
		if(logAnlys.trigConfig == TRIG_CHAN6){
 800bf80:	7d6a      	ldrb	r2, [r5, #21]
 800bf82:	2a05      	cmp	r2, #5
 800bf84:	d032      	beq.n	800bfec <EXTI15_10_IRQHandler+0xe4>
			HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);
			isRightPin = 1;
		}
	}
	if(pr & (1 << 12) ){ 	//pending request on pin 12
 800bf86:	04e2      	lsls	r2, r4, #19
 800bf88:	f404 5600 	and.w	r6, r4, #8192	; 0x2000
 800bf8c:	d506      	bpl.n	800bf9c <EXTI15_10_IRQHandler+0x94>
		__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_12);
 800bf8e:	4c27      	ldr	r4, [pc, #156]	; (800c02c <EXTI15_10_IRQHandler+0x124>)
 800bf90:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800bf94:	6162      	str	r2, [r4, #20]
		if(logAnlys.trigConfig == TRIG_CHAN7){
 800bf96:	7d6a      	ldrb	r2, [r5, #21]
 800bf98:	2a06      	cmp	r2, #6
 800bf9a:	d02c      	beq.n	800bff6 <EXTI15_10_IRQHandler+0xee>
			HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);
			isRightPin = 1;
		}
	}
	if(pr & (1 << 13) ){ 	//pending request on pin 13
 800bf9c:	b956      	cbnz	r6, 800bfb4 <EXTI15_10_IRQHandler+0xac>
			HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);
			isRightPin = 1;
		}
	}
	
	if(isRightPin == 1){		
 800bf9e:	b99b      	cbnz	r3, 800bfc8 <EXTI15_10_IRQHandler+0xc0>
//		TIM_PostTrigger_SoftwareStart();
	}
	else{
		//stop TIM4 and reset		
		//HAL_TIM_Base_Stop(&htim4);
		TIM4->CR1 &= ~(TIM_CR1_CEN);
 800bfa0:	4a23      	ldr	r2, [pc, #140]	; (800c030 <EXTI15_10_IRQHandler+0x128>)
		__HAL_TIM_SET_COUNTER(&htim4, 0x00);		
 800bfa2:	4924      	ldr	r1, [pc, #144]	; (800c034 <EXTI15_10_IRQHandler+0x12c>)
		TIM4->CR1 &= ~(TIM_CR1_CEN);
 800bfa4:	6813      	ldr	r3, [r2, #0]
 800bfa6:	f023 0301 	bic.w	r3, r3, #1
 800bfaa:	6013      	str	r3, [r2, #0]
		__HAL_TIM_SET_COUNTER(&htim4, 0x00);		
 800bfac:	680b      	ldr	r3, [r1, #0]
 800bfae:	2200      	movs	r2, #0
 800bfb0:	625a      	str	r2, [r3, #36]	; 0x24
}
 800bfb2:	bd70      	pop	{r4, r5, r6, pc}
		__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_13);
 800bfb4:	4a1d      	ldr	r2, [pc, #116]	; (800c02c <EXTI15_10_IRQHandler+0x124>)
 800bfb6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800bfba:	6151      	str	r1, [r2, #20]
		if(logAnlys.trigConfig == TRIG_CHAN8){
 800bfbc:	7d6a      	ldrb	r2, [r5, #21]
 800bfbe:	2a07      	cmp	r2, #7
 800bfc0:	d1ed      	bne.n	800bf9e <EXTI15_10_IRQHandler+0x96>
			HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);
 800bfc2:	2028      	movs	r0, #40	; 0x28
 800bfc4:	f7fa f840 	bl	8006048 <HAL_NVIC_DisableIRQ>
		logAnlys.trigOccur = TRIG_OCCURRED;
 800bfc8:	2300      	movs	r3, #0
 800bfca:	75eb      	strb	r3, [r5, #23]
}
 800bfcc:	bd70      	pop	{r4, r5, r6, pc}
			HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
 800bfce:	2017      	movs	r0, #23
 800bfd0:	f7fa f83a 	bl	8006048 <HAL_NVIC_DisableIRQ>
			isRightPin = 1;
 800bfd4:	2301      	movs	r3, #1
 800bfd6:	e7a9      	b.n	800bf2c <EXTI15_10_IRQHandler+0x24>
			HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
 800bfd8:	2017      	movs	r0, #23
 800bfda:	f7fa f835 	bl	8006048 <HAL_NVIC_DisableIRQ>
			isRightPin = 1;
 800bfde:	2301      	movs	r3, #1
 800bfe0:	e7bf      	b.n	800bf62 <EXTI15_10_IRQHandler+0x5a>
			HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);
 800bfe2:	2028      	movs	r0, #40	; 0x28
 800bfe4:	f7fa f830 	bl	8006048 <HAL_NVIC_DisableIRQ>
			isRightPin = 1;
 800bfe8:	2301      	movs	r3, #1
 800bfea:	e7c3      	b.n	800bf74 <EXTI15_10_IRQHandler+0x6c>
			HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);
 800bfec:	2028      	movs	r0, #40	; 0x28
 800bfee:	f7fa f82b 	bl	8006048 <HAL_NVIC_DisableIRQ>
			isRightPin = 1;
 800bff2:	2301      	movs	r3, #1
 800bff4:	e7c7      	b.n	800bf86 <EXTI15_10_IRQHandler+0x7e>
			HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);
 800bff6:	2028      	movs	r0, #40	; 0x28
 800bff8:	f7fa f826 	bl	8006048 <HAL_NVIC_DisableIRQ>
	if(pr & (1 << 13) ){ 	//pending request on pin 13
 800bffc:	2e00      	cmp	r6, #0
 800bffe:	d0e3      	beq.n	800bfc8 <EXTI15_10_IRQHandler+0xc0>
		__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_13);
 800c000:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800c004:	6163      	str	r3, [r4, #20]
		if(logAnlys.trigConfig == TRIG_CHAN8){
 800c006:	7d6b      	ldrb	r3, [r5, #21]
 800c008:	2b07      	cmp	r3, #7
 800c00a:	d1dd      	bne.n	800bfc8 <EXTI15_10_IRQHandler+0xc0>
 800c00c:	e7d9      	b.n	800bfc2 <EXTI15_10_IRQHandler+0xba>
			HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
 800c00e:	2017      	movs	r0, #23
 800c010:	f7fa f81a 	bl	8006048 <HAL_NVIC_DisableIRQ>
			isRightPin = 1;
 800c014:	4633      	mov	r3, r6
 800c016:	e792      	b.n	800bf3e <EXTI15_10_IRQHandler+0x36>
			HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
 800c018:	2017      	movs	r0, #23
 800c01a:	f7fa f815 	bl	8006048 <HAL_NVIC_DisableIRQ>
			isRightPin = 1;
 800c01e:	2301      	movs	r3, #1
 800c020:	e796      	b.n	800bf50 <EXTI15_10_IRQHandler+0x48>
 800c022:	bf00      	nop
 800c024:	2000d11c 	.word	0x2000d11c
 800c028:	20005440 	.word	0x20005440
 800c02c:	40010400 	.word	0x40010400
 800c030:	40000800 	.word	0x40000800
 800c034:	2000ce8c 	.word	0x2000ce8c

0800c038 <EXTI9_5_IRQHandler>:
 800c038:	b570      	push	{r4, r5, r6, lr}
 800c03a:	f002 f903 	bl	800e244 <TIM_PostTrigger_SoftwareStart>
 800c03e:	4b45      	ldr	r3, [pc, #276]	; (800c154 <EXTI9_5_IRQHandler+0x11c>)
 800c040:	4d45      	ldr	r5, [pc, #276]	; (800c158 <EXTI9_5_IRQHandler+0x120>)
 800c042:	681a      	ldr	r2, [r3, #0]
 800c044:	4b45      	ldr	r3, [pc, #276]	; (800c15c <EXTI9_5_IRQHandler+0x124>)
 800c046:	6852      	ldr	r2, [r2, #4]
 800c048:	602a      	str	r2, [r5, #0]
 800c04a:	695c      	ldr	r4, [r3, #20]
 800c04c:	0660      	lsls	r0, r4, #25
 800c04e:	d504      	bpl.n	800c05a <EXTI9_5_IRQHandler+0x22>
 800c050:	2240      	movs	r2, #64	; 0x40
 800c052:	615a      	str	r2, [r3, #20]
 800c054:	7d6b      	ldrb	r3, [r5, #21]
 800c056:	2b00      	cmp	r3, #0
 800c058:	d051      	beq.n	800c0fe <EXTI9_5_IRQHandler+0xc6>
 800c05a:	2300      	movs	r3, #0
 800c05c:	0621      	lsls	r1, r4, #24
 800c05e:	d506      	bpl.n	800c06e <EXTI9_5_IRQHandler+0x36>
 800c060:	4a3e      	ldr	r2, [pc, #248]	; (800c15c <EXTI9_5_IRQHandler+0x124>)
 800c062:	2180      	movs	r1, #128	; 0x80
 800c064:	6151      	str	r1, [r2, #20]
 800c066:	7d6e      	ldrb	r6, [r5, #21]
 800c068:	b2f6      	uxtb	r6, r6
 800c06a:	2e01      	cmp	r6, #1
 800c06c:	d067      	beq.n	800c13e <EXTI9_5_IRQHandler+0x106>
 800c06e:	05e2      	lsls	r2, r4, #23
 800c070:	d506      	bpl.n	800c080 <EXTI9_5_IRQHandler+0x48>
 800c072:	4a3a      	ldr	r2, [pc, #232]	; (800c15c <EXTI9_5_IRQHandler+0x124>)
 800c074:	f44f 7180 	mov.w	r1, #256	; 0x100
 800c078:	6151      	str	r1, [r2, #20]
 800c07a:	7d6a      	ldrb	r2, [r5, #21]
 800c07c:	2a02      	cmp	r2, #2
 800c07e:	d063      	beq.n	800c148 <EXTI9_5_IRQHandler+0x110>
 800c080:	05a6      	lsls	r6, r4, #22
 800c082:	d506      	bpl.n	800c092 <EXTI9_5_IRQHandler+0x5a>
 800c084:	4a35      	ldr	r2, [pc, #212]	; (800c15c <EXTI9_5_IRQHandler+0x124>)
 800c086:	f44f 7100 	mov.w	r1, #512	; 0x200
 800c08a:	6151      	str	r1, [r2, #20]
 800c08c:	7d6a      	ldrb	r2, [r5, #21]
 800c08e:	2a03      	cmp	r2, #3
 800c090:	d03a      	beq.n	800c108 <EXTI9_5_IRQHandler+0xd0>
 800c092:	0560      	lsls	r0, r4, #21
 800c094:	d506      	bpl.n	800c0a4 <EXTI9_5_IRQHandler+0x6c>
 800c096:	4a31      	ldr	r2, [pc, #196]	; (800c15c <EXTI9_5_IRQHandler+0x124>)
 800c098:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800c09c:	6151      	str	r1, [r2, #20]
 800c09e:	7d6a      	ldrb	r2, [r5, #21]
 800c0a0:	2a04      	cmp	r2, #4
 800c0a2:	d036      	beq.n	800c112 <EXTI9_5_IRQHandler+0xda>
 800c0a4:	0521      	lsls	r1, r4, #20
 800c0a6:	d506      	bpl.n	800c0b6 <EXTI9_5_IRQHandler+0x7e>
 800c0a8:	4a2c      	ldr	r2, [pc, #176]	; (800c15c <EXTI9_5_IRQHandler+0x124>)
 800c0aa:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800c0ae:	6151      	str	r1, [r2, #20]
 800c0b0:	7d6a      	ldrb	r2, [r5, #21]
 800c0b2:	2a05      	cmp	r2, #5
 800c0b4:	d032      	beq.n	800c11c <EXTI9_5_IRQHandler+0xe4>
 800c0b6:	04e2      	lsls	r2, r4, #19
 800c0b8:	f404 5600 	and.w	r6, r4, #8192	; 0x2000
 800c0bc:	d506      	bpl.n	800c0cc <EXTI9_5_IRQHandler+0x94>
 800c0be:	4c27      	ldr	r4, [pc, #156]	; (800c15c <EXTI9_5_IRQHandler+0x124>)
 800c0c0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800c0c4:	6162      	str	r2, [r4, #20]
 800c0c6:	7d6a      	ldrb	r2, [r5, #21]
 800c0c8:	2a06      	cmp	r2, #6
 800c0ca:	d02c      	beq.n	800c126 <EXTI9_5_IRQHandler+0xee>
 800c0cc:	b956      	cbnz	r6, 800c0e4 <EXTI9_5_IRQHandler+0xac>
 800c0ce:	b99b      	cbnz	r3, 800c0f8 <EXTI9_5_IRQHandler+0xc0>
 800c0d0:	4a23      	ldr	r2, [pc, #140]	; (800c160 <EXTI9_5_IRQHandler+0x128>)
 800c0d2:	4924      	ldr	r1, [pc, #144]	; (800c164 <EXTI9_5_IRQHandler+0x12c>)
 800c0d4:	6813      	ldr	r3, [r2, #0]
 800c0d6:	f023 0301 	bic.w	r3, r3, #1
 800c0da:	6013      	str	r3, [r2, #0]
 800c0dc:	680b      	ldr	r3, [r1, #0]
 800c0de:	2200      	movs	r2, #0
 800c0e0:	625a      	str	r2, [r3, #36]	; 0x24
 800c0e2:	bd70      	pop	{r4, r5, r6, pc}
 800c0e4:	4a1d      	ldr	r2, [pc, #116]	; (800c15c <EXTI9_5_IRQHandler+0x124>)
 800c0e6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800c0ea:	6151      	str	r1, [r2, #20]
 800c0ec:	7d6a      	ldrb	r2, [r5, #21]
 800c0ee:	2a07      	cmp	r2, #7
 800c0f0:	d1ed      	bne.n	800c0ce <EXTI9_5_IRQHandler+0x96>
 800c0f2:	2028      	movs	r0, #40	; 0x28
 800c0f4:	f7f9 ffa8 	bl	8006048 <HAL_NVIC_DisableIRQ>
 800c0f8:	2300      	movs	r3, #0
 800c0fa:	75eb      	strb	r3, [r5, #23]
 800c0fc:	bd70      	pop	{r4, r5, r6, pc}
 800c0fe:	2017      	movs	r0, #23
 800c100:	f7f9 ffa2 	bl	8006048 <HAL_NVIC_DisableIRQ>
 800c104:	2301      	movs	r3, #1
 800c106:	e7a9      	b.n	800c05c <EXTI9_5_IRQHandler+0x24>
 800c108:	2017      	movs	r0, #23
 800c10a:	f7f9 ff9d 	bl	8006048 <HAL_NVIC_DisableIRQ>
 800c10e:	2301      	movs	r3, #1
 800c110:	e7bf      	b.n	800c092 <EXTI9_5_IRQHandler+0x5a>
 800c112:	2028      	movs	r0, #40	; 0x28
 800c114:	f7f9 ff98 	bl	8006048 <HAL_NVIC_DisableIRQ>
 800c118:	2301      	movs	r3, #1
 800c11a:	e7c3      	b.n	800c0a4 <EXTI9_5_IRQHandler+0x6c>
 800c11c:	2028      	movs	r0, #40	; 0x28
 800c11e:	f7f9 ff93 	bl	8006048 <HAL_NVIC_DisableIRQ>
 800c122:	2301      	movs	r3, #1
 800c124:	e7c7      	b.n	800c0b6 <EXTI9_5_IRQHandler+0x7e>
 800c126:	2028      	movs	r0, #40	; 0x28
 800c128:	f7f9 ff8e 	bl	8006048 <HAL_NVIC_DisableIRQ>
 800c12c:	2e00      	cmp	r6, #0
 800c12e:	d0e3      	beq.n	800c0f8 <EXTI9_5_IRQHandler+0xc0>
 800c130:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800c134:	6163      	str	r3, [r4, #20]
 800c136:	7d6b      	ldrb	r3, [r5, #21]
 800c138:	2b07      	cmp	r3, #7
 800c13a:	d1dd      	bne.n	800c0f8 <EXTI9_5_IRQHandler+0xc0>
 800c13c:	e7d9      	b.n	800c0f2 <EXTI9_5_IRQHandler+0xba>
 800c13e:	2017      	movs	r0, #23
 800c140:	f7f9 ff82 	bl	8006048 <HAL_NVIC_DisableIRQ>
 800c144:	4633      	mov	r3, r6
 800c146:	e792      	b.n	800c06e <EXTI9_5_IRQHandler+0x36>
 800c148:	2017      	movs	r0, #23
 800c14a:	f7f9 ff7d 	bl	8006048 <HAL_NVIC_DisableIRQ>
 800c14e:	2301      	movs	r3, #1
 800c150:	e796      	b.n	800c080 <EXTI9_5_IRQHandler+0x48>
 800c152:	bf00      	nop
 800c154:	2000d11c 	.word	0x2000d11c
 800c158:	20005440 	.word	0x20005440
 800c15c:	40010400 	.word	0x40010400
 800c160:	40000800 	.word	0x40000800
 800c164:	2000ce8c 	.word	0x2000ce8c

0800c168 <TIM4_IRQHandler>:
*/
void TIM4_IRQHandler(void)
{
//  HAL_TIM_IRQHandler(&htim4);
	
	if(logAnlys.enable == LOGA_ENABLED){
 800c168:	4b04      	ldr	r3, [pc, #16]	; (800c17c <TIM4_IRQHandler+0x14>)
		LOG_ANLYS_PeriodElapsedCallback(&htim4);		
 800c16a:	4805      	ldr	r0, [pc, #20]	; (800c180 <TIM4_IRQHandler+0x18>)
	if(logAnlys.enable == LOGA_ENABLED){
 800c16c:	7cdb      	ldrb	r3, [r3, #19]
 800c16e:	2b01      	cmp	r3, #1
 800c170:	d001      	beq.n	800c176 <TIM4_IRQHandler+0xe>
	}else{
		COUNTER_PeriodElapsedCallback(&htim4);
 800c172:	f000 bbf9 	b.w	800c968 <COUNTER_PeriodElapsedCallback>
		LOG_ANLYS_PeriodElapsedCallback(&htim4);		
 800c176:	f001 bf49 	b.w	800e00c <LOG_ANLYS_PeriodElapsedCallback>
 800c17a:	bf00      	nop
 800c17c:	20005440 	.word	0x20005440
 800c180:	2000ce8c 	.word	0x2000ce8c

0800c184 <_sbrk>:
{
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800c184:	4a0c      	ldr	r2, [pc, #48]	; (800c1b8 <_sbrk+0x34>)
{
 800c186:	b508      	push	{r3, lr}
	if (heap_end == 0)
 800c188:	6813      	ldr	r3, [r2, #0]
 800c18a:	b133      	cbz	r3, 800c19a <_sbrk+0x16>
		heap_end = &end;

	prev_heap_end = heap_end;
	if (heap_end + incr > stack_ptr)
 800c18c:	4418      	add	r0, r3
 800c18e:	4669      	mov	r1, sp
 800c190:	4288      	cmp	r0, r1
 800c192:	d808      	bhi.n	800c1a6 <_sbrk+0x22>
	{
		errno = ENOMEM;
		return (caddr_t) -1;
	}

	heap_end += incr;
 800c194:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap_end;
}
 800c196:	4618      	mov	r0, r3
 800c198:	bd08      	pop	{r3, pc}
		heap_end = &end;
 800c19a:	4b08      	ldr	r3, [pc, #32]	; (800c1bc <_sbrk+0x38>)
 800c19c:	6013      	str	r3, [r2, #0]
	if (heap_end + incr > stack_ptr)
 800c19e:	4418      	add	r0, r3
 800c1a0:	4669      	mov	r1, sp
 800c1a2:	4288      	cmp	r0, r1
 800c1a4:	d9f6      	bls.n	800c194 <_sbrk+0x10>
		errno = ENOMEM;
 800c1a6:	f002 fc83 	bl	800eab0 <__errno>
 800c1aa:	230c      	movs	r3, #12
 800c1ac:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 800c1ae:	f04f 33ff 	mov.w	r3, #4294967295
}
 800c1b2:	4618      	mov	r0, r3
 800c1b4:	bd08      	pop	{r3, pc}
 800c1b6:	bf00      	nop
 800c1b8:	200047bc 	.word	0x200047bc
 800c1bc:	2000d430 	.word	0x2000d430

0800c1c0 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800c1c0:	4917      	ldr	r1, [pc, #92]	; (800c220 <SystemInit+0x60>)
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 800c1c2:	4b18      	ldr	r3, [pc, #96]	; (800c224 <SystemInit+0x64>)

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 800c1c4:	4a18      	ldr	r2, [pc, #96]	; (800c228 <SystemInit+0x68>)

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 800c1c6:	4819      	ldr	r0, [pc, #100]	; (800c22c <SystemInit+0x6c>)
{
 800c1c8:	b410      	push	{r4}
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800c1ca:	f8d1 4088 	ldr.w	r4, [r1, #136]	; 0x88
 800c1ce:	f444 0470 	orr.w	r4, r4, #15728640	; 0xf00000
 800c1d2:	f8c1 4088 	str.w	r4, [r1, #136]	; 0x88
  RCC->CR |= 0x00000001U;
 800c1d6:	681c      	ldr	r4, [r3, #0]
 800c1d8:	f044 0401 	orr.w	r4, r4, #1
 800c1dc:	601c      	str	r4, [r3, #0]
  RCC->CFGR &= 0xF87FC00CU;
 800c1de:	685c      	ldr	r4, [r3, #4]
 800c1e0:	4022      	ands	r2, r4
 800c1e2:	605a      	str	r2, [r3, #4]
  RCC->CR &= 0xFEF6FFFFU;
 800c1e4:	681a      	ldr	r2, [r3, #0]
 800c1e6:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 800c1ea:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800c1ee:	601a      	str	r2, [r3, #0]
  RCC->CR &= 0xFFFBFFFFU;
 800c1f0:	681a      	ldr	r2, [r3, #0]
 800c1f2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800c1f6:	601a      	str	r2, [r3, #0]
  RCC->CFGR &= 0xFF80FFFFU;
 800c1f8:	685a      	ldr	r2, [r3, #4]
 800c1fa:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 800c1fe:	605a      	str	r2, [r3, #4]
  RCC->CFGR2 &= 0xFFFFFFF0U;
 800c200:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c202:	f022 020f 	bic.w	r2, r2, #15
 800c206:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC->CFGR3 &= 0xFF00FCCCU;
 800c208:	6b1a      	ldr	r2, [r3, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 800c20a:	2400      	movs	r4, #0
  RCC->CFGR3 &= 0xFF00FCCCU;
 800c20c:	4010      	ands	r0, r2

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800c20e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  RCC->CFGR3 &= 0xFF00FCCCU;
 800c212:	6318      	str	r0, [r3, #48]	; 0x30
  RCC->CIR = 0x00000000U;
 800c214:	609c      	str	r4, [r3, #8]
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800c216:	608a      	str	r2, [r1, #8]
#endif
}
 800c218:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c21c:	4770      	bx	lr
 800c21e:	bf00      	nop
 800c220:	e000ed00 	.word	0xe000ed00
 800c224:	40021000 	.word	0x40021000
 800c228:	f87fc00c 	.word	0xf87fc00c
 800c22c:	ff00fccc 	.word	0xff00fccc

0800c230 <HAL_TIM_Base_MspInit>:
 * @brief  This function configures GPIOs and DMAs used by the functionalities.
 * @note   Called from Timers initialization functions.
 * @param  htim_base: pointer to timer's handler
 * @retval None
 */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base) {
 800c230:	b538      	push	{r3, r4, r5, lr}

	/***************************** SCOPE **********************************/
#ifdef USE_SCOPE
	if (htim_base->Instance == TIM15) {
 800c232:	4a47      	ldr	r2, [pc, #284]	; (800c350 <HAL_TIM_Base_MspInit+0x120>)
 800c234:	6803      	ldr	r3, [r0, #0]
 800c236:	4293      	cmp	r3, r2
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base) {
 800c238:	4604      	mov	r4, r0
	if (htim_base->Instance == TIM15) {
 800c23a:	d07a      	beq.n	800c332 <HAL_TIM_Base_MspInit+0x102>
	/* Note: PC app must send the mode first even if only one 
	 generator is implemented in device */
#if defined(USE_GEN) || defined(USE_GEN_PWM)
#ifdef USE_GEN
	/* DAC generator mode TIM decision */
	if (generator.modeState == GENERATOR_DAC) {
 800c23c:	4d45      	ldr	r5, [pc, #276]	; (800c354 <HAL_TIM_Base_MspInit+0x124>)
 800c23e:	f895 2029 	ldrb.w	r2, [r5, #41]	; 0x29
 800c242:	2a01      	cmp	r2, #1
 800c244:	d044      	beq.n	800c2d0 <HAL_TIM_Base_MspInit+0xa0>
#endif //USE_GEN

	/***************************** GEN PWM ***********************************/
#ifdef USE_GEN_PWM
	/* PWM generator mode TIM decision */
	if (generator.modeState == GENERATOR_PWM) {
 800c246:	f895 2029 	ldrb.w	r2, [r5, #41]	; 0x29
 800c24a:	b95a      	cbnz	r2, 800c264 <HAL_TIM_Base_MspInit+0x34>
		if (htim_base->Instance == TIM1) {
 800c24c:	4a42      	ldr	r2, [pc, #264]	; (800c358 <HAL_TIM_Base_MspInit+0x128>)
 800c24e:	4293      	cmp	r3, r2
 800c250:	d052      	beq.n	800c2f8 <HAL_TIM_Base_MspInit+0xc8>
			TIM1_GEN_PWM_MspInit(htim_base);
		}
		if (htim_base->Instance == TIM3) {
 800c252:	4a42      	ldr	r2, [pc, #264]	; (800c35c <HAL_TIM_Base_MspInit+0x12c>)
 800c254:	4293      	cmp	r3, r2
 800c256:	d054      	beq.n	800c302 <HAL_TIM_Base_MspInit+0xd2>
			TIM3_GEN_PWM_MspInit(htim_base);
		}
		if (htim_base->Instance == TIM6) {
 800c258:	4a41      	ldr	r2, [pc, #260]	; (800c360 <HAL_TIM_Base_MspInit+0x130>)
 800c25a:	4293      	cmp	r3, r2
 800c25c:	d056      	beq.n	800c30c <HAL_TIM_Base_MspInit+0xdc>
			TIM6_GEN_PWM_MspInit(htim_base);
		}
		if (htim_base->Instance == TIM7) {
 800c25e:	4a41      	ldr	r2, [pc, #260]	; (800c364 <HAL_TIM_Base_MspInit+0x134>)
 800c260:	4293      	cmp	r3, r2
 800c262:	d058      	beq.n	800c316 <HAL_TIM_Base_MspInit+0xe6>
#endif //USE_GEN_PWM
#endif //USE_GEN || USE_GEN_PWM

	/***************************** SYNC PWM ********************************/
#ifdef USE_SYNC_PWM
	if (htim_base->Instance == TIM8) {
 800c264:	4a40      	ldr	r2, [pc, #256]	; (800c368 <HAL_TIM_Base_MspInit+0x138>)
 800c266:	4293      	cmp	r3, r2
 800c268:	d067      	beq.n	800c33a <HAL_TIM_Base_MspInit+0x10a>
	}
#endif //USE_SYNC_PWM¨

	/***************************** LOG ANLYS  **********************************/
#ifdef USE_LOG_ANLYS
	if (htim_base->Instance == TIM1) {
 800c26a:	4a3b      	ldr	r2, [pc, #236]	; (800c358 <HAL_TIM_Base_MspInit+0x128>)
 800c26c:	4293      	cmp	r3, r2
 800c26e:	d03a      	beq.n	800c2e6 <HAL_TIM_Base_MspInit+0xb6>
		if (logAnlys.enable == LOGA_ENABLED) {
			TIM1_LOG_ANLYS_MspInit(htim_base);
		}
	}
	if(htim_base->Instance == TIM4) {
 800c270:	4a3e      	ldr	r2, [pc, #248]	; (800c36c <HAL_TIM_Base_MspInit+0x13c>)
 800c272:	4293      	cmp	r3, r2
 800c274:	d003      	beq.n	800c27e <HAL_TIM_Base_MspInit+0x4e>
	}
#endif //USE_LOG_ANLYS

	/****************************** COUNTER ***********************************/
#ifdef USE_COUNTER
	if (htim_base->Instance == TIM2) {
 800c276:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c27a:	d013      	beq.n	800c2a4 <HAL_TIM_Base_MspInit+0x74>
		if (logAnlys.enable == LOGA_DISABLED) {
			TIM4_REForICorTI_MspInit(htim_base);
		}
	}
#endif //USE_COUNTER
}
 800c27c:	bd38      	pop	{r3, r4, r5, pc}
		if (logAnlys.enable == LOGA_ENABLED) {
 800c27e:	4b3c      	ldr	r3, [pc, #240]	; (800c370 <HAL_TIM_Base_MspInit+0x140>)
 800c280:	7cda      	ldrb	r2, [r3, #19]
 800c282:	2a01      	cmp	r2, #1
 800c284:	d007      	beq.n	800c296 <HAL_TIM_Base_MspInit+0x66>
		if (logAnlys.enable == LOGA_DISABLED) {
 800c286:	7cdb      	ldrb	r3, [r3, #19]
 800c288:	2b00      	cmp	r3, #0
 800c28a:	d1f7      	bne.n	800c27c <HAL_TIM_Base_MspInit+0x4c>
			TIM4_REForICorTI_MspInit(htim_base);
 800c28c:	4620      	mov	r0, r4
}
 800c28e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
			TIM4_REForICorTI_MspInit(htim_base);
 800c292:	f000 bab3 	b.w	800c7fc <TIM4_REForICorTI_MspInit>
			TIM4_LOG_ANLYS_MspInit(htim_base);
 800c296:	4620      	mov	r0, r4
 800c298:	f001 fe78 	bl	800df8c <TIM4_LOG_ANLYS_MspInit>
 800c29c:	6823      	ldr	r3, [r4, #0]
	if (htim_base->Instance == TIM2) {
 800c29e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c2a2:	d141      	bne.n	800c328 <HAL_TIM_Base_MspInit+0xf8>
		if (counter.state == COUNTER_ETR || counter.state == COUNTER_REF) {
 800c2a4:	4b33      	ldr	r3, [pc, #204]	; (800c374 <HAL_TIM_Base_MspInit+0x144>)
 800c2a6:	f893 23b8 	ldrb.w	r2, [r3, #952]	; 0x3b8
 800c2aa:	2a01      	cmp	r2, #1
 800c2ac:	d038      	beq.n	800c320 <HAL_TIM_Base_MspInit+0xf0>
 800c2ae:	f893 23b8 	ldrb.w	r2, [r3, #952]	; 0x3b8
 800c2b2:	2a04      	cmp	r2, #4
 800c2b4:	d034      	beq.n	800c320 <HAL_TIM_Base_MspInit+0xf0>
		} else if (counter.state == COUNTER_IC || counter.state == COUNTER_TI) {
 800c2b6:	f893 23b8 	ldrb.w	r2, [r3, #952]	; 0x3b8
 800c2ba:	2a02      	cmp	r2, #2
 800c2bc:	d003      	beq.n	800c2c6 <HAL_TIM_Base_MspInit+0x96>
 800c2be:	f893 33b8 	ldrb.w	r3, [r3, #952]	; 0x3b8
 800c2c2:	2b03      	cmp	r3, #3
 800c2c4:	d1da      	bne.n	800c27c <HAL_TIM_Base_MspInit+0x4c>
			TIM2_ICorTI_MspInit(htim_base);
 800c2c6:	4620      	mov	r0, r4
 800c2c8:	f000 fa34 	bl	800c734 <TIM2_ICorTI_MspInit>
 800c2cc:	6823      	ldr	r3, [r4, #0]
 800c2ce:	e02b      	b.n	800c328 <HAL_TIM_Base_MspInit+0xf8>
		if (htim_base->Instance == TIM6) {
 800c2d0:	4a23      	ldr	r2, [pc, #140]	; (800c360 <HAL_TIM_Base_MspInit+0x130>)
 800c2d2:	4293      	cmp	r3, r2
 800c2d4:	d036      	beq.n	800c344 <HAL_TIM_Base_MspInit+0x114>
		if (htim_base->Instance == TIM7) {
 800c2d6:	4a23      	ldr	r2, [pc, #140]	; (800c364 <HAL_TIM_Base_MspInit+0x134>)
 800c2d8:	4293      	cmp	r3, r2
 800c2da:	d1b4      	bne.n	800c246 <HAL_TIM_Base_MspInit+0x16>
			TIM7_GEN_DAC_MspInit(htim_base);
 800c2dc:	4620      	mov	r0, r4
 800c2de:	f001 fad7 	bl	800d890 <TIM7_GEN_DAC_MspInit>
 800c2e2:	6823      	ldr	r3, [r4, #0]
 800c2e4:	e7af      	b.n	800c246 <HAL_TIM_Base_MspInit+0x16>
		if (logAnlys.enable == LOGA_ENABLED) {
 800c2e6:	4b22      	ldr	r3, [pc, #136]	; (800c370 <HAL_TIM_Base_MspInit+0x140>)
 800c2e8:	7cdb      	ldrb	r3, [r3, #19]
 800c2ea:	2b01      	cmp	r3, #1
 800c2ec:	d1c6      	bne.n	800c27c <HAL_TIM_Base_MspInit+0x4c>
			TIM1_LOG_ANLYS_MspInit(htim_base);
 800c2ee:	4620      	mov	r0, r4
 800c2f0:	f001 fdfe 	bl	800def0 <TIM1_LOG_ANLYS_MspInit>
 800c2f4:	6823      	ldr	r3, [r4, #0]
 800c2f6:	e7bb      	b.n	800c270 <HAL_TIM_Base_MspInit+0x40>
			TIM1_GEN_PWM_MspInit(htim_base);
 800c2f8:	4620      	mov	r0, r4
 800c2fa:	f001 fae9 	bl	800d8d0 <TIM1_GEN_PWM_MspInit>
 800c2fe:	6823      	ldr	r3, [r4, #0]
 800c300:	e7a7      	b.n	800c252 <HAL_TIM_Base_MspInit+0x22>
			TIM3_GEN_PWM_MspInit(htim_base);
 800c302:	4620      	mov	r0, r4
 800c304:	f001 fb04 	bl	800d910 <TIM3_GEN_PWM_MspInit>
 800c308:	6823      	ldr	r3, [r4, #0]
 800c30a:	e7a5      	b.n	800c258 <HAL_TIM_Base_MspInit+0x28>
			TIM6_GEN_PWM_MspInit(htim_base);
 800c30c:	4620      	mov	r0, r4
 800c30e:	f001 fb1f 	bl	800d950 <TIM6_GEN_PWM_MspInit>
 800c312:	6823      	ldr	r3, [r4, #0]
 800c314:	e7a3      	b.n	800c25e <HAL_TIM_Base_MspInit+0x2e>
			TIM7_GEN_PWM_MspInit(htim_base);
 800c316:	4620      	mov	r0, r4
 800c318:	f001 fb50 	bl	800d9bc <TIM7_GEN_PWM_MspInit>
 800c31c:	6823      	ldr	r3, [r4, #0]
 800c31e:	e7a1      	b.n	800c264 <HAL_TIM_Base_MspInit+0x34>
			TIM2_ETRorREF_MspInit(htim_base);
 800c320:	4620      	mov	r0, r4
 800c322:	f000 f9bd 	bl	800c6a0 <TIM2_ETRorREF_MspInit>
 800c326:	6823      	ldr	r3, [r4, #0]
	if (htim_base->Instance == TIM4) {
 800c328:	4a10      	ldr	r2, [pc, #64]	; (800c36c <HAL_TIM_Base_MspInit+0x13c>)
 800c32a:	4293      	cmp	r3, r2
 800c32c:	d1a6      	bne.n	800c27c <HAL_TIM_Base_MspInit+0x4c>
 800c32e:	4b10      	ldr	r3, [pc, #64]	; (800c370 <HAL_TIM_Base_MspInit+0x140>)
 800c330:	e7a9      	b.n	800c286 <HAL_TIM_Base_MspInit+0x56>
		TIM15_SCOPE_MspInit(htim_base);
 800c332:	f002 f81b 	bl	800e36c <TIM15_SCOPE_MspInit>
 800c336:	6823      	ldr	r3, [r4, #0]
 800c338:	e780      	b.n	800c23c <HAL_TIM_Base_MspInit+0xc>
		TIM8_SYNC_PWM_MspInit(htim_base);
 800c33a:	4620      	mov	r0, r4
 800c33c:	f002 f8c6 	bl	800e4cc <TIM8_SYNC_PWM_MspInit>
 800c340:	6823      	ldr	r3, [r4, #0]
 800c342:	e792      	b.n	800c26a <HAL_TIM_Base_MspInit+0x3a>
			TIM6_GEN_DAC_MspInit(htim_base);
 800c344:	4620      	mov	r0, r4
 800c346:	f001 fa93 	bl	800d870 <TIM6_GEN_DAC_MspInit>
 800c34a:	6823      	ldr	r3, [r4, #0]
 800c34c:	e7c3      	b.n	800c2d6 <HAL_TIM_Base_MspInit+0xa6>
 800c34e:	bf00      	nop
 800c350:	40014000 	.word	0x40014000
 800c354:	20004c28 	.word	0x20004c28
 800c358:	40012c00 	.word	0x40012c00
 800c35c:	40000400 	.word	0x40000400
 800c360:	40001000 	.word	0x40001000
 800c364:	40001400 	.word	0x40001400
 800c368:	40013400 	.word	0x40013400
 800c36c:	40000800 	.word	0x40000800
 800c370:	20005440 	.word	0x20005440
 800c374:	20004850 	.word	0x20004850

0800c378 <HAL_TIM_Base_MspDeInit>:
/**             
 * @brief  This function deinitializes GPIOs and DMAs used by the functionalities.
 * @param  htim_base: pointer to timer's handler
 * @retval None
 */
void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base) {
 800c378:	b538      	push	{r3, r4, r5, lr}

/***************************** SCOPE **********************************/
#ifdef USE_SCOPE
	if (htim_base->Instance == TIM15) {
 800c37a:	4a39      	ldr	r2, [pc, #228]	; (800c460 <HAL_TIM_Base_MspDeInit+0xe8>)
 800c37c:	6803      	ldr	r3, [r0, #0]
 800c37e:	4293      	cmp	r3, r2
void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base) {
 800c380:	4604      	mov	r4, r0
	if (htim_base->Instance == TIM15) {
 800c382:	d063      	beq.n	800c44c <HAL_TIM_Base_MspDeInit+0xd4>
#endif //USE_SCOPE

/**************************** GEN DAC  *********************************/
#if defined(USE_GEN) || defined(USE_GEN_PWM)
#ifdef USE_GEN
	if (generator.modeState == GENERATOR_DAC) {
 800c384:	4d37      	ldr	r5, [pc, #220]	; (800c464 <HAL_TIM_Base_MspDeInit+0xec>)
 800c386:	f895 2029 	ldrb.w	r2, [r5, #41]	; 0x29
 800c38a:	2a01      	cmp	r2, #1
 800c38c:	d01b      	beq.n	800c3c6 <HAL_TIM_Base_MspDeInit+0x4e>
	}
#endif //USE_GEN

/**************************** GEN PWM  *********************************/
#ifdef USE_GEN_PWM
	if (generator.modeState == GENERATOR_PWM) {
 800c38e:	f895 2029 	ldrb.w	r2, [r5, #41]	; 0x29
 800c392:	b95a      	cbnz	r2, 800c3ac <HAL_TIM_Base_MspDeInit+0x34>
		if (htim_base->Instance == TIM1) {
 800c394:	4a34      	ldr	r2, [pc, #208]	; (800c468 <HAL_TIM_Base_MspDeInit+0xf0>)
 800c396:	4293      	cmp	r3, r2
 800c398:	d038      	beq.n	800c40c <HAL_TIM_Base_MspDeInit+0x94>
			TIM1_GEN_PWM_MspDeinit(htim_base);
		}
		if (htim_base->Instance == TIM3) {
 800c39a:	4a34      	ldr	r2, [pc, #208]	; (800c46c <HAL_TIM_Base_MspDeInit+0xf4>)
 800c39c:	4293      	cmp	r3, r2
 800c39e:	d03a      	beq.n	800c416 <HAL_TIM_Base_MspDeInit+0x9e>
			TIM3_GEN_PWM_MspDeinit(htim_base);
		}
		if (htim_base->Instance == TIM6) {
 800c3a0:	4a33      	ldr	r2, [pc, #204]	; (800c470 <HAL_TIM_Base_MspDeInit+0xf8>)
 800c3a2:	4293      	cmp	r3, r2
 800c3a4:	d03c      	beq.n	800c420 <HAL_TIM_Base_MspDeInit+0xa8>
			TIM6_GEN_PWM_MspDeinit(htim_base);
		}
		if (htim_base->Instance == TIM7) {
 800c3a6:	4a33      	ldr	r2, [pc, #204]	; (800c474 <HAL_TIM_Base_MspDeInit+0xfc>)
 800c3a8:	4293      	cmp	r3, r2
 800c3aa:	d03e      	beq.n	800c42a <HAL_TIM_Base_MspDeInit+0xb2>
#endif //USE_GEN_PWM
#endif //USE_GEN || USE_GEN_PWM

/**************************** SYNC PWM  *********************************/
#ifdef USE_SYNC_PWM
	if (htim_base->Instance == TIM8) {
 800c3ac:	4a32      	ldr	r2, [pc, #200]	; (800c478 <HAL_TIM_Base_MspDeInit+0x100>)
 800c3ae:	4293      	cmp	r3, r2
 800c3b0:	d040      	beq.n	800c434 <HAL_TIM_Base_MspDeInit+0xbc>
	}
#endif //USE_SYNC_PWM

/**************************** LOG ANLYS  *********************************/
#ifdef USE_LOG_ANLYS
	if (htim_base->Instance == TIM1) {
 800c3b2:	4a2d      	ldr	r2, [pc, #180]	; (800c468 <HAL_TIM_Base_MspDeInit+0xf0>)
 800c3b4:	4293      	cmp	r3, r2
 800c3b6:	d044      	beq.n	800c442 <HAL_TIM_Base_MspDeInit+0xca>
		TIM1_LOG_ANLYS_MspDeinit(htim_base);
	}
	if (htim_base->Instance == TIM4) {
 800c3b8:	4a30      	ldr	r2, [pc, #192]	; (800c47c <HAL_TIM_Base_MspDeInit+0x104>)
 800c3ba:	4293      	cmp	r3, r2
 800c3bc:	d00e      	beq.n	800c3dc <HAL_TIM_Base_MspDeInit+0x64>
	}
#endif //USE_LOG_ANLYS

/***************************** COUNTER  *********************************/
#ifdef USE_COUNTER
	if (htim_base->Instance == TIM2) {
 800c3be:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c3c2:	d01b      	beq.n	800c3fc <HAL_TIM_Base_MspDeInit+0x84>
	}
	if (htim_base->Instance == TIM4) {
		TIM4_CNT_MspDeinit(htim_base);
	}
#endif //USE_COUNTER
}
 800c3c4:	bd38      	pop	{r3, r4, r5, pc}
		if (htim_base->Instance == TIM6) {
 800c3c6:	4a2a      	ldr	r2, [pc, #168]	; (800c470 <HAL_TIM_Base_MspDeInit+0xf8>)
 800c3c8:	4293      	cmp	r3, r2
 800c3ca:	d043      	beq.n	800c454 <HAL_TIM_Base_MspDeInit+0xdc>
		if (htim_base->Instance == TIM7) {
 800c3cc:	4a29      	ldr	r2, [pc, #164]	; (800c474 <HAL_TIM_Base_MspDeInit+0xfc>)
 800c3ce:	4293      	cmp	r3, r2
 800c3d0:	d1dd      	bne.n	800c38e <HAL_TIM_Base_MspDeInit+0x16>
			TIM7_GEN_DAC_MspDeinit(htim_base);
 800c3d2:	4620      	mov	r0, r4
 800c3d4:	f001 fa74 	bl	800d8c0 <TIM7_GEN_DAC_MspDeinit>
 800c3d8:	6823      	ldr	r3, [r4, #0]
 800c3da:	e7d8      	b.n	800c38e <HAL_TIM_Base_MspDeInit+0x16>
		if (logAnlys.enable == LOGA_ENABLED) {
 800c3dc:	4b28      	ldr	r3, [pc, #160]	; (800c480 <HAL_TIM_Base_MspDeInit+0x108>)
 800c3de:	7cdb      	ldrb	r3, [r3, #19]
 800c3e0:	2b01      	cmp	r3, #1
 800c3e2:	d004      	beq.n	800c3ee <HAL_TIM_Base_MspDeInit+0x76>
		TIM4_CNT_MspDeinit(htim_base);
 800c3e4:	4620      	mov	r0, r4
}
 800c3e6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		TIM4_CNT_MspDeinit(htim_base);
 800c3ea:	f000 ba87 	b.w	800c8fc <TIM4_CNT_MspDeinit>
			TIM4_LOG_ANLYS_MspDeinit(htim_base);
 800c3ee:	4620      	mov	r0, r4
 800c3f0:	f001 fdee 	bl	800dfd0 <TIM4_LOG_ANLYS_MspDeinit>
	if (htim_base->Instance == TIM2) {
 800c3f4:	6823      	ldr	r3, [r4, #0]
 800c3f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c3fa:	d103      	bne.n	800c404 <HAL_TIM_Base_MspDeInit+0x8c>
		TIM2_CNT_MspDeinit(htim_base);
 800c3fc:	4620      	mov	r0, r4
 800c3fe:	f000 fa39 	bl	800c874 <TIM2_CNT_MspDeinit>
 800c402:	6823      	ldr	r3, [r4, #0]
	if (htim_base->Instance == TIM4) {
 800c404:	4a1d      	ldr	r2, [pc, #116]	; (800c47c <HAL_TIM_Base_MspDeInit+0x104>)
 800c406:	4293      	cmp	r3, r2
 800c408:	d0ec      	beq.n	800c3e4 <HAL_TIM_Base_MspDeInit+0x6c>
}
 800c40a:	bd38      	pop	{r3, r4, r5, pc}
			TIM1_GEN_PWM_MspDeinit(htim_base);
 800c40c:	4620      	mov	r0, r4
 800c40e:	f001 fb0b 	bl	800da28 <TIM1_GEN_PWM_MspDeinit>
 800c412:	6823      	ldr	r3, [r4, #0]
 800c414:	e7c1      	b.n	800c39a <HAL_TIM_Base_MspDeInit+0x22>
			TIM3_GEN_PWM_MspDeinit(htim_base);
 800c416:	4620      	mov	r0, r4
 800c418:	f001 fb0e 	bl	800da38 <TIM3_GEN_PWM_MspDeinit>
 800c41c:	6823      	ldr	r3, [r4, #0]
 800c41e:	e7bf      	b.n	800c3a0 <HAL_TIM_Base_MspDeInit+0x28>
			TIM6_GEN_PWM_MspDeinit(htim_base);
 800c420:	4620      	mov	r0, r4
 800c422:	f001 fb11 	bl	800da48 <TIM6_GEN_PWM_MspDeinit>
 800c426:	6823      	ldr	r3, [r4, #0]
 800c428:	e7bd      	b.n	800c3a6 <HAL_TIM_Base_MspDeInit+0x2e>
			TIM7_GEN_PWM_MspDeinit(htim_base);
 800c42a:	4620      	mov	r0, r4
 800c42c:	f001 fb16 	bl	800da5c <TIM7_GEN_PWM_MspDeinit>
 800c430:	6823      	ldr	r3, [r4, #0]
 800c432:	e7bb      	b.n	800c3ac <HAL_TIM_Base_MspDeInit+0x34>
		TIM8_SYNC_PWM_MspDeinit(htim_base);
 800c434:	4620      	mov	r0, r4
 800c436:	f002 f8f7 	bl	800e628 <TIM8_SYNC_PWM_MspDeinit>
 800c43a:	6823      	ldr	r3, [r4, #0]
	if (htim_base->Instance == TIM1) {
 800c43c:	4a0a      	ldr	r2, [pc, #40]	; (800c468 <HAL_TIM_Base_MspDeInit+0xf0>)
 800c43e:	4293      	cmp	r3, r2
 800c440:	d1ba      	bne.n	800c3b8 <HAL_TIM_Base_MspDeInit+0x40>
		TIM1_LOG_ANLYS_MspDeinit(htim_base);
 800c442:	4620      	mov	r0, r4
 800c444:	f001 fdd8 	bl	800dff8 <TIM1_LOG_ANLYS_MspDeinit>
 800c448:	6823      	ldr	r3, [r4, #0]
 800c44a:	e7b5      	b.n	800c3b8 <HAL_TIM_Base_MspDeInit+0x40>
		TIM15_SCOPE_MspDeinit(htim_base);
 800c44c:	f001 ff9e 	bl	800e38c <TIM15_SCOPE_MspDeinit>
 800c450:	6823      	ldr	r3, [r4, #0]
 800c452:	e797      	b.n	800c384 <HAL_TIM_Base_MspDeInit+0xc>
			TIM6_GEN_DAC_MspDeinit(htim_base);
 800c454:	4620      	mov	r0, r4
 800c456:	f001 fa2b 	bl	800d8b0 <TIM6_GEN_DAC_MspDeinit>
 800c45a:	6823      	ldr	r3, [r4, #0]
 800c45c:	e7b6      	b.n	800c3cc <HAL_TIM_Base_MspDeInit+0x54>
 800c45e:	bf00      	nop
 800c460:	40014000 	.word	0x40014000
 800c464:	20004c28 	.word	0x20004c28
 800c468:	40012c00 	.word	0x40012c00
 800c46c:	40000400 	.word	0x40000400
 800c470:	40001000 	.word	0x40001000
 800c474:	40001400 	.word	0x40001400
 800c478:	40013400 	.word	0x40013400
 800c47c:	40000800 	.word	0x40000800
 800c480:	20005440 	.word	0x20005440

0800c484 <TIM_Reconfig>:
 * @param  isFreqPassed: tell whether a required frequency is passed
 * 						or whether (ARR*PSC) is passed to samplingFreq parameter
 * @retval None
 */
uint8_t TIM_Reconfig(TIM_HandleTypeDef* htim_base, uint32_t periphClock,
		uint32_t samplingFreq, uint32_t* realFreq, _Bool isFreqPassed) {
 800c484:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c488:	f89d 4018 	ldrb.w	r4, [sp, #24]
	uint16_t prescaler;
	uint16_t autoReloadReg;
	uint32_t errMinRatio = 0;
	uint8_t result = UNKNOW_ERROR;

	if (isFreqPassed == true) {
 800c48c:	b124      	cbz	r4, 800c498 <TIM_Reconfig+0x14>
		clkDiv = ((2 * periphClock / samplingFreq) + 1) / 2; //to minimize rounding error
 800c48e:	004c      	lsls	r4, r1, #1
 800c490:	fbb4 f2f2 	udiv	r2, r4, r2
 800c494:	3201      	adds	r2, #1
 800c496:	0852      	lsrs	r2, r2, #1
	} else {
		clkDiv = samplingFreq;
	}

	if (clkDiv == 0) { //error
 800c498:	2a00      	cmp	r2, #0
 800c49a:	d03d      	beq.n	800c518 <TIM_Reconfig+0x94>
		result = GEN_FREQ_MISMATCH;
	} else if (clkDiv <= 0x0FFFF) { //Sampling frequency is high enough so no prescaler needed
 800c49c:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 800c4a0:	db34      	blt.n	800c50c <TIM_Reconfig+0x88>
		autoReloadReg = clkDiv - 1;
		result = 0;
	} else {	// finding prescaler and autoReload value
		uint32_t errVal = 0xFFFFFFFF;
		uint32_t errMin = 0xFFFFFFFF;
		uint16_t ratio = clkDiv >> 16;
 800c4a2:	1415      	asrs	r5, r2, #16
 800c4a4:	3501      	adds	r5, #1
 800c4a6:	b2ad      	uxth	r5, r5
		uint32_t errMin = 0xFFFFFFFF;
 800c4a8:	f04f 3cff 	mov.w	ip, #4294967295
	uint32_t errMinRatio = 0;
 800c4ac:	f04f 0800 	mov.w	r8, #0
			if (errVal < errMin) {
				errMin = errVal;
				errMinRatio = ratio;
			}

			if (ratio == 0xFFFF) { //exact combination wasnt found. we use best found
 800c4b0:	f64f 7eff 	movw	lr, #65535	; 0xffff
			div = clkDiv / ratio;
 800c4b4:	fb92 f6f5 	sdiv	r6, r2, r5
			errVal = clkDiv - (div * ratio);
 800c4b8:	b2b4      	uxth	r4, r6
 800c4ba:	fb05 2414 	mls	r4, r5, r4, r2
			if (errVal < errMin) {
 800c4be:	4564      	cmp	r4, ip
			ratio++;
 800c4c0:	b2af      	uxth	r7, r5
 800c4c2:	bf3c      	itt	cc
 800c4c4:	46a4      	movcc	ip, r4
				errMinRatio = ratio;
 800c4c6:	46a8      	movcc	r8, r5
			if (ratio == 0xFFFF) { //exact combination wasnt found. we use best found
 800c4c8:	4577      	cmp	r7, lr
 800c4ca:	d02a      	beq.n	800c522 <TIM_Reconfig+0x9e>
 800c4cc:	3501      	adds	r5, #1
		while (errVal != 0) {
 800c4ce:	2c00      	cmp	r4, #0
 800c4d0:	d1f0      	bne.n	800c4b4 <TIM_Reconfig+0x30>
			div = clkDiv / ratio;
 800c4d2:	b2b6      	uxth	r6, r6
 800c4d4:	1e75      	subs	r5, r6, #1
 800c4d6:	1e7a      	subs	r2, r7, #1
				ratio = errMinRatio;
				break;
			}
		}

		if (ratio > div) {
 800c4d8:	42b7      	cmp	r7, r6
 800c4da:	b2ad      	uxth	r5, r5
 800c4dc:	fa1f fc82 	uxth.w	ip, r2
 800c4e0:	d934      	bls.n	800c54c <TIM_Reconfig+0xc8>
 800c4e2:	4662      	mov	r2, ip
 800c4e4:	462e      	mov	r6, r5
 800c4e6:	46ac      	mov	ip, r5
 800c4e8:	4615      	mov	r5, r2
		} else {
			result = 0;
		}
	}

	if (realFreq != 0) {
 800c4ea:	b12b      	cbz	r3, 800c4f8 <TIM_Reconfig+0x74>
		*realFreq = periphClock / ((prescaler + 1) * (autoReloadReg + 1));
 800c4ec:	1c6a      	adds	r2, r5, #1
 800c4ee:	fb0c 2202 	mla	r2, ip, r2, r2
 800c4f2:	fbb1 f1f2 	udiv	r1, r1, r2
 800c4f6:	6019      	str	r1, [r3, #0]

//	htim_base->Init.Period = autoReloadReg;
//	htim_base->Init.Prescaler = prescaler;
//	HAL_TIM_Base_Init(htim_base);

	htim_base->Instance->ARR = autoReloadReg;
 800c4f8:	6803      	ldr	r3, [r0, #0]
 800c4fa:	62dd      	str	r5, [r3, #44]	; 0x2c
	htim_base->Instance->PSC = prescaler;
 800c4fc:	629e      	str	r6, [r3, #40]	; 0x28
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800c4fe:	695a      	ldr	r2, [r3, #20]
 800c500:	f042 0201 	orr.w	r2, r2, #1
 800c504:	615a      	str	r2, [r3, #20]
	LL_TIM_GenerateEvent_UPDATE(htim_base->Instance);

	return result;
}
 800c506:	4620      	mov	r0, r4
 800c508:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c50c:	2600      	movs	r6, #0
		autoReloadReg = clkDiv - 1;
 800c50e:	3a01      	subs	r2, #1
 800c510:	b295      	uxth	r5, r2
		result = 0;
 800c512:	4634      	mov	r4, r6
		prescaler = 0;
 800c514:	46b4      	mov	ip, r6
 800c516:	e7e8      	b.n	800c4ea <TIM_Reconfig+0x66>
 800c518:	f04f 0c00 	mov.w	ip, #0
 800c51c:	4666      	mov	r6, ip
		result = GEN_FREQ_MISMATCH;
 800c51e:	246c      	movs	r4, #108	; 0x6c
 800c520:	e7e3      	b.n	800c4ea <TIM_Reconfig+0x66>
				div = clkDiv / errMinRatio;
 800c522:	fbb2 f2f8 	udiv	r2, r2, r8
				ratio = errMinRatio;
 800c526:	fa1f f888 	uxth.w	r8, r8
				div = clkDiv / errMinRatio;
 800c52a:	b292      	uxth	r2, r2
 800c52c:	f102 3cff 	add.w	ip, r2, #4294967295
 800c530:	f108 35ff 	add.w	r5, r8, #4294967295
		if (ratio > div) {
 800c534:	4542      	cmp	r2, r8
 800c536:	fa1f fc8c 	uxth.w	ip, ip
 800c53a:	b2ad      	uxth	r5, r5
 800c53c:	d302      	bcc.n	800c544 <TIM_Reconfig+0xc0>
 800c53e:	4662      	mov	r2, ip
 800c540:	46ac      	mov	ip, r5
 800c542:	4615      	mov	r5, r2
 800c544:	4666      	mov	r6, ip
		if (errVal) {
 800c546:	b114      	cbz	r4, 800c54e <TIM_Reconfig+0xca>
			result = GEN_FREQ_IS_INACCURATE;
 800c548:	246b      	movs	r4, #107	; 0x6b
 800c54a:	e7ce      	b.n	800c4ea <TIM_Reconfig+0x66>
 800c54c:	4666      	mov	r6, ip
			result = 0;
 800c54e:	2400      	movs	r4, #0
 800c550:	e7cb      	b.n	800c4ea <TIM_Reconfig+0x66>
 800c552:	bf00      	nop

0800c554 <TIM_ReconfigPrecise>:

/**
 * @brief  Common Timer reconfiguration function working with double.
 * @retval result: real frequency
 */
double TIM_ReconfigPrecise(TIM_HandleTypeDef* htim_base, uint32_t periphClock, double reqFreq) {
 800c554:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c556:	ec53 2b10 	vmov	r2, r3, d0
 800c55a:	b083      	sub	sp, #12
 800c55c:	4606      	mov	r6, r0

	uint32_t arr, psc = 0;
	uint32_t clkDiv;
	double realFreq;

	clkDiv = roundNumber((double)periphClock / reqFreq);
 800c55e:	4608      	mov	r0, r1
double TIM_ReconfigPrecise(TIM_HandleTypeDef* htim_base, uint32_t periphClock, double reqFreq) {
 800c560:	e9cd 2300 	strd	r2, r3, [sp]
	clkDiv = roundNumber((double)periphClock / reqFreq);
 800c564:	f7f3 ff86 	bl	8000474 <__aeabi_ui2d>
 800c568:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c56c:	4604      	mov	r4, r0
 800c56e:	460d      	mov	r5, r1
 800c570:	f7f4 f924 	bl	80007bc <__aeabi_ddiv>
 * @brief  Rounding function.
 * @retval rounded: rounded value
 */
uint32_t roundNumber(double num)
{
     uint32_t rounded = (uint32_t)(num + 0.5);
 800c574:	2200      	movs	r2, #0
 800c576:	4b1e      	ldr	r3, [pc, #120]	; (800c5f0 <TIM_ReconfigPrecise+0x9c>)
 800c578:	f7f3 fe40 	bl	80001fc <__adddf3>
 800c57c:	f7f4 facc 	bl	8000b18 <__aeabi_d2uiz>
	if(clkDiv <= 0xFFFF){
 800c580:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
 800c584:	d32f      	bcc.n	800c5e6 <TIM_ReconfigPrecise+0x92>
 800c586:	4602      	mov	r2, r0
			for(uint32_t pscTmp = 0xFFFF; pscTmp > 1; pscTmp--){
 800c588:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800c58c:	e002      	b.n	800c594 <TIM_ReconfigPrecise+0x40>
 800c58e:	3801      	subs	r0, #1
 800c590:	2801      	cmp	r0, #1
 800c592:	d026      	beq.n	800c5e2 <TIM_ReconfigPrecise+0x8e>
				if((clkDiv % pscTmp) == 0){
 800c594:	fbb2 f3f0 	udiv	r3, r2, r0
					if((clkDiv / pscTmp) <= 0xFFFF){
 800c598:	4619      	mov	r1, r3
				if((clkDiv % pscTmp) == 0){
 800c59a:	fb00 2313 	mls	r3, r0, r3, r2
 800c59e:	2b00      	cmp	r3, #0
 800c5a0:	d1f5      	bne.n	800c58e <TIM_ReconfigPrecise+0x3a>
					if((clkDiv / pscTmp) <= 0xFFFF){
 800c5a2:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 800c5a6:	d2f2      	bcs.n	800c58e <TIM_ReconfigPrecise+0x3a>
		if(arr < psc){
 800c5a8:	4281      	cmp	r1, r0
 800c5aa:	f100 33ff 	add.w	r3, r0, #4294967295
 800c5ae:	f101 32ff 	add.w	r2, r1, #4294967295
 800c5b2:	d305      	bcc.n	800c5c0 <TIM_ReconfigPrecise+0x6c>
 800c5b4:	4694      	mov	ip, r2
 800c5b6:	4607      	mov	r7, r0
 800c5b8:	461a      	mov	r2, r3
 800c5ba:	4608      	mov	r0, r1
 800c5bc:	4663      	mov	r3, ip
 800c5be:	4639      	mov	r1, r7
	htim_base->Instance->ARR = (arr - 1);
 800c5c0:	6836      	ldr	r6, [r6, #0]
	realFreq = periphClock / (double)(arr * psc);
 800c5c2:	fb01 f000 	mul.w	r0, r1, r0
	htim_base->Instance->ARR = (arr - 1);
 800c5c6:	62f3      	str	r3, [r6, #44]	; 0x2c
	htim_base->Instance->PSC = (psc - 1);
 800c5c8:	62b2      	str	r2, [r6, #40]	; 0x28
	realFreq = periphClock / (double)(arr * psc);
 800c5ca:	f7f3 ff53 	bl	8000474 <__aeabi_ui2d>
 800c5ce:	4602      	mov	r2, r0
 800c5d0:	460b      	mov	r3, r1
 800c5d2:	4620      	mov	r0, r4
 800c5d4:	4629      	mov	r1, r5
 800c5d6:	f7f4 f8f1 	bl	80007bc <__aeabi_ddiv>
}
 800c5da:	ec41 0b10 	vmov	d0, r0, r1
 800c5de:	b003      	add	sp, #12
 800c5e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
		for( ; psc==0; clkDiv--){
 800c5e2:	3a01      	subs	r2, #1
 800c5e4:	e7d0      	b.n	800c588 <TIM_ReconfigPrecise+0x34>
 800c5e6:	1e43      	subs	r3, r0, #1
	if(clkDiv <= 0xFFFF){
 800c5e8:	2200      	movs	r2, #0
		psc = 1;
 800c5ea:	2101      	movs	r1, #1
 800c5ec:	e7e8      	b.n	800c5c0 <TIM_ReconfigPrecise+0x6c>
 800c5ee:	bf00      	nop
 800c5f0:	3fe00000 	.word	0x3fe00000

0800c5f4 <MX_TIM4_Init>:
 * @note   Time Interval (TI): used for periodical check whether all the data was already transfered.
 * @param  None
 * @retval None
 */
static void MX_TIM4_Init(void)
{
 800c5f4:	b530      	push	{r4, r5, lr}
	TIM_ClockConfigTypeDef sClockSourceConfig;
	TIM_MasterConfigTypeDef sMasterConfig;

	htim4.Instance = TIM4;
	if(counter.state == COUNTER_REF){
 800c5f6:	4c27      	ldr	r4, [pc, #156]	; (800c694 <MX_TIM4_Init+0xa0>)
	htim4.Instance = TIM4;
 800c5f8:	4b27      	ldr	r3, [pc, #156]	; (800c698 <MX_TIM4_Init+0xa4>)
	if(counter.state == COUNTER_REF){
 800c5fa:	f894 23b8 	ldrb.w	r2, [r4, #952]	; 0x3b8
	htim4.Instance = TIM4;
 800c5fe:	4927      	ldr	r1, [pc, #156]	; (800c69c <MX_TIM4_Init+0xa8>)
 800c600:	6019      	str	r1, [r3, #0]
	if(counter.state == COUNTER_REF){
 800c602:	2a04      	cmp	r2, #4
{
 800c604:	b089      	sub	sp, #36	; 0x24
	if(counter.state == COUNTER_REF){
 800c606:	d03d      	beq.n	800c684 <MX_TIM4_Init+0x90>
		/* REF mode - 3.6B samples (60000 * 60000) */
		htim4.Init.Prescaler = 59999;
		htim4.Init.Period = 59999;
	}else if(counter.state == COUNTER_ETR){
 800c608:	f894 23b8 	ldrb.w	r2, [r4, #952]	; 0x3b8
 800c60c:	2a01      	cmp	r2, #1
 800c60e:	d007      	beq.n	800c620 <MX_TIM4_Init+0x2c>
		/* ETR mode - 100 ms gate time by default */
		htim4.Init.Prescaler = TIM4_PSC;			// by default 7199 for ETR mode
		htim4.Init.Period = TIM4_ARR;					// by default 999 for ETR mode
	}else if((counter.state == COUNTER_IC) || counter.state == COUNTER_TI){
 800c610:	f894 23b8 	ldrb.w	r2, [r4, #952]	; 0x3b8
 800c614:	2a02      	cmp	r2, #2
 800c616:	d003      	beq.n	800c620 <MX_TIM4_Init+0x2c>
 800c618:	f894 23b8 	ldrb.w	r2, [r4, #952]	; 0x3b8
 800c61c:	2a03      	cmp	r2, #3
 800c61e:	d105      	bne.n	800c62c <MX_TIM4_Init+0x38>
		htim4.Init.Prescaler = TIM4_PSC;			// by default 7199 for ETR mode
 800c620:	f641 411f 	movw	r1, #7199	; 0x1c1f
		htim4.Init.Period = TIM4_ARR;					// by default 999 for ETR mode
 800c624:	f240 32e7 	movw	r2, #999	; 0x3e7
		htim4.Init.Prescaler = TIM4_PSC;			// by default 7199 for ETR mode
 800c628:	6059      	str	r1, [r3, #4]
		htim4.Init.Period = TIM4_ARR;					// by default 999 for ETR mode
 800c62a:	60da      	str	r2, [r3, #12]
		/* IC mode - 100 ms interrupt event to send data */
		htim4.Init.Prescaler = TIM4_PSC;
		htim4.Init.Period = TIM4_ARR;
	}
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800c62c:	2500      	movs	r5, #0
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
	htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
	HAL_TIM_Base_Init(&htim4);
 800c62e:	481a      	ldr	r0, [pc, #104]	; (800c698 <MX_TIM4_Init+0xa4>)
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800c630:	609d      	str	r5, [r3, #8]
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800c632:	611d      	str	r5, [r3, #16]
	htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800c634:	619d      	str	r5, [r3, #24]
	HAL_TIM_Base_Init(&htim4);
 800c636:	f7fb f921 	bl	800787c <HAL_TIM_Base_Init>

	if(counter.state == COUNTER_REF){
 800c63a:	f894 33b8 	ldrb.w	r3, [r4, #952]	; 0x3b8
		sClockSourceConfig.ClockPrescaler = TIM_CLOCKPRESCALER_DIV1;
		sClockSourceConfig.ClockFilter = 0;
	}else{
		sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
	}
	HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig);
 800c63e:	4816      	ldr	r0, [pc, #88]	; (800c698 <MX_TIM4_Init+0xa4>)
	if(counter.state == COUNTER_REF){
 800c640:	2b04      	cmp	r3, #4
 800c642:	a908      	add	r1, sp, #32
		sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_ETRMODE2;
 800c644:	bf0c      	ite	eq
 800c646:	f44f 5300 	moveq.w	r3, #8192	; 0x2000
		sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800c64a:	f44f 5380 	movne.w	r3, #4096	; 0x1000
 800c64e:	f841 3d10 	str.w	r3, [r1, #-16]!
		sClockSourceConfig.ClockPrescaler = TIM_CLOCKPRESCALER_DIV1;
 800c652:	bf04      	itt	eq
 800c654:	e9cd 5505 	strdeq	r5, r5, [sp, #20]
		sClockSourceConfig.ClockFilter = 0;
 800c658:	9507      	streq	r5, [sp, #28]
	HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig);
 800c65a:	f7fb fdcb 	bl	80081f4 <HAL_TIM_ConfigClockSource>

	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
	if((counter.state == COUNTER_IC) || (counter.state == COUNTER_TI)){
 800c65e:	f894 33b8 	ldrb.w	r3, [r4, #952]	; 0x3b8
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800c662:	2220      	movs	r2, #32
	if((counter.state == COUNTER_IC) || (counter.state == COUNTER_TI)){
 800c664:	2b02      	cmp	r3, #2
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800c666:	9201      	str	r2, [sp, #4]
	if((counter.state == COUNTER_IC) || (counter.state == COUNTER_TI)){
 800c668:	d011      	beq.n	800c68e <MX_TIM4_Init+0x9a>
 800c66a:	f894 33b8 	ldrb.w	r3, [r4, #952]	; 0x3b8
		sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
	}else{
		sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 800c66e:	2b03      	cmp	r3, #3
 800c670:	bf0c      	ite	eq
 800c672:	2300      	moveq	r3, #0
 800c674:	2380      	movne	r3, #128	; 0x80
	}
	HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig);
 800c676:	a901      	add	r1, sp, #4
 800c678:	4807      	ldr	r0, [pc, #28]	; (800c698 <MX_TIM4_Init+0xa4>)
 800c67a:	9303      	str	r3, [sp, #12]
 800c67c:	f7fc f9f8 	bl	8008a70 <HAL_TIMEx_MasterConfigSynchronization>
}
 800c680:	b009      	add	sp, #36	; 0x24
 800c682:	bd30      	pop	{r4, r5, pc}
		htim4.Init.Prescaler = 59999;
 800c684:	f64e 225f 	movw	r2, #59999	; 0xea5f
 800c688:	605a      	str	r2, [r3, #4]
		htim4.Init.Period = 59999;
 800c68a:	60da      	str	r2, [r3, #12]
 800c68c:	e7ce      	b.n	800c62c <MX_TIM4_Init+0x38>
		sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800c68e:	2300      	movs	r3, #0
 800c690:	e7f1      	b.n	800c676 <MX_TIM4_Init+0x82>
 800c692:	bf00      	nop
 800c694:	20004850 	.word	0x20004850
 800c698:	2000ce8c 	.word	0x2000ce8c
 800c69c:	40000800 	.word	0x40000800

0800c6a0 <TIM2_ETRorREF_MspInit>:
 */
void TIM2_ETRorREF_MspInit(TIM_HandleTypeDef* htim_base)
{
	GPIO_InitTypeDef GPIO_InitStruct;

	__TIM2_CLK_ENABLE();
 800c6a0:	4b20      	ldr	r3, [pc, #128]	; (800c724 <TIM2_ETRorREF_MspInit+0x84>)
{
 800c6a2:	b570      	push	{r4, r5, r6, lr}
	__TIM2_CLK_ENABLE();
 800c6a4:	69da      	ldr	r2, [r3, #28]
	GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

	/* Peripheral DMA init*/

	hdma_tim2_up.Instance = DMA1_Channel2;
 800c6a6:	4c20      	ldr	r4, [pc, #128]	; (800c728 <TIM2_ETRorREF_MspInit+0x88>)
	__TIM2_CLK_ENABLE();
 800c6a8:	f042 0201 	orr.w	r2, r2, #1
 800c6ac:	61da      	str	r2, [r3, #28]
 800c6ae:	69db      	ldr	r3, [r3, #28]
{
 800c6b0:	b086      	sub	sp, #24
	__TIM2_CLK_ENABLE();
 800c6b2:	f003 0301 	and.w	r3, r3, #1
{
 800c6b6:	4606      	mov	r6, r0
	__TIM2_CLK_ENABLE();
 800c6b8:	9300      	str	r3, [sp, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c6ba:	2002      	movs	r0, #2
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c6bc:	2500      	movs	r5, #0
	GPIO_InitStruct.Pin = GPIO_PIN_0;
 800c6be:	2301      	movs	r3, #1
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800c6c0:	2203      	movs	r2, #3
	__TIM2_CLK_ENABLE();
 800c6c2:	9900      	ldr	r1, [sp, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c6c4:	9002      	str	r0, [sp, #8]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c6c6:	a901      	add	r1, sp, #4
 800c6c8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
	GPIO_InitStruct.Pin = GPIO_PIN_0;
 800c6cc:	9301      	str	r3, [sp, #4]
	GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800c6ce:	9305      	str	r3, [sp, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800c6d0:	e9cd 5203 	strd	r5, r2, [sp, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c6d4:	f7fa f800 	bl	80066d8 <HAL_GPIO_Init>
	hdma_tim2_up.Instance = DMA1_Channel2;
 800c6d8:	4a14      	ldr	r2, [pc, #80]	; (800c72c <TIM2_ETRorREF_MspInit+0x8c>)
 800c6da:	6022      	str	r2, [r4, #0]
	hdma_tim2_up.Init.Direction = DMA_PERIPH_TO_MEMORY;
	hdma_tim2_up.Init.PeriphInc = DMA_PINC_DISABLE;
	hdma_tim2_up.Init.MemInc = DMA_MINC_DISABLE;
	hdma_tim2_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800c6dc:	f44f 7300 	mov.w	r3, #512	; 0x200
	hdma_tim2_up.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800c6e0:	f44f 6100 	mov.w	r1, #2048	; 0x800
	hdma_tim2_up.Init.Mode = DMA_CIRCULAR;
 800c6e4:	2220      	movs	r2, #32
	hdma_tim2_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800c6e6:	6123      	str	r3, [r4, #16]
	hdma_tim2_up.Init.Priority = DMA_PRIORITY_HIGH;
	HAL_DMA_Init(&hdma_tim2_up);
 800c6e8:	4620      	mov	r0, r4
	hdma_tim2_up.Init.Priority = DMA_PRIORITY_HIGH;
 800c6ea:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800c6ee:	e9c4 2306 	strd	r2, r3, [r4, #24]
	hdma_tim2_up.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800c6f2:	6161      	str	r1, [r4, #20]
	hdma_tim2_up.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800c6f4:	6065      	str	r5, [r4, #4]
	hdma_tim2_up.Init.MemInc = DMA_MINC_DISABLE;
 800c6f6:	e9c4 5502 	strd	r5, r5, [r4, #8]
	HAL_DMA_Init(&hdma_tim2_up);
 800c6fa:	f7f9 fe0f 	bl	800631c <HAL_DMA_Init>

	__HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim2_up);
 800c6fe:	6234      	str	r4, [r6, #32]
	HAL_DMA_RegisterCallback(&hdma_tim2_up, HAL_DMA_XFER_CPLT_CB_ID, COUNTER_ETR_DMA_CpltCallback);
 800c700:	4629      	mov	r1, r5
 800c702:	4620      	mov	r0, r4
 800c704:	4a0a      	ldr	r2, [pc, #40]	; (800c730 <TIM2_ETRorREF_MspInit+0x90>)
	__HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim2_up);
 800c706:	6266      	str	r6, [r4, #36]	; 0x24
	HAL_DMA_RegisterCallback(&hdma_tim2_up, HAL_DMA_XFER_CPLT_CB_ID, COUNTER_ETR_DMA_CpltCallback);
 800c708:	f7f9 ff8e 	bl	8006628 <HAL_DMA_RegisterCallback>

	/* DMA1_Channel2_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 9, 0);
 800c70c:	462a      	mov	r2, r5
 800c70e:	2109      	movs	r1, #9
 800c710:	200c      	movs	r0, #12
 800c712:	f7f9 fc57 	bl	8005fc4 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 800c716:	200c      	movs	r0, #12
 800c718:	f7f9 fc8a 	bl	8006030 <HAL_NVIC_EnableIRQ>

	counterEtrRefSetDefault();
 800c71c:	f7f7 f92a 	bl	8003974 <counterEtrRefSetDefault>
}
 800c720:	b006      	add	sp, #24
 800c722:	bd70      	pop	{r4, r5, r6, pc}
 800c724:	40021000 	.word	0x40021000
 800c728:	2000cecc 	.word	0x2000cecc
 800c72c:	4002001c 	.word	0x4002001c
 800c730:	080034b1 	.word	0x080034b1

0800c734 <TIM2_ICorTI_MspInit>:

void TIM2_ICorTI_MspInit(TIM_HandleTypeDef* htim_base)
{
	GPIO_InitTypeDef GPIO_InitStruct;

	__HAL_RCC_TIM2_CLK_ENABLE();
 800c734:	4b2b      	ldr	r3, [pc, #172]	; (800c7e4 <TIM2_ICorTI_MspInit+0xb0>)
{
 800c736:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	__HAL_RCC_TIM2_CLK_ENABLE();
 800c73a:	69da      	ldr	r2, [r3, #28]
	/* Peripheral DMA init*/

	hdma_tim2_ch2_ch4.Instance = DMA1_Channel7;
	hdma_tim2_ch2_ch4.Init.Direction = DMA_PERIPH_TO_MEMORY;
	hdma_tim2_ch2_ch4.Init.PeriphInc = DMA_PINC_DISABLE;
	if(counter.state==COUNTER_IC){
 800c73c:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 800c7f8 <TIM2_ICorTI_MspInit+0xc4>
	hdma_tim2_ch2_ch4.Instance = DMA1_Channel7;
 800c740:	4d29      	ldr	r5, [pc, #164]	; (800c7e8 <TIM2_ICorTI_MspInit+0xb4>)
	/* Several peripheral DMA handle pointers point to the same DMA handle.
	 Be aware that there is only one channel to perform all the requested DMAs. */
	__HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC2],hdma_tim2_ch2_ch4);
	//			__HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC4],hdma_tim2_ch2_ch4);

	hdma_tim2_ch1.Instance = DMA1_Channel5;
 800c742:	4c2a      	ldr	r4, [pc, #168]	; (800c7ec <TIM2_ICorTI_MspInit+0xb8>)
	__HAL_RCC_TIM2_CLK_ENABLE();
 800c744:	f042 0201 	orr.w	r2, r2, #1
 800c748:	61da      	str	r2, [r3, #28]
 800c74a:	69db      	ldr	r3, [r3, #28]
{
 800c74c:	b087      	sub	sp, #28
	__HAL_RCC_TIM2_CLK_ENABLE();
 800c74e:	f003 0301 	and.w	r3, r3, #1
 800c752:	9300      	str	r3, [sp, #0]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c754:	2600      	movs	r6, #0
{
 800c756:	4607      	mov	r7, r0
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c758:	f04f 0c02 	mov.w	ip, #2
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c75c:	a901      	add	r1, sp, #4
	GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800c75e:	2303      	movs	r3, #3
	GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800c760:	2201      	movs	r2, #1
	__HAL_RCC_TIM2_CLK_ENABLE();
 800c762:	9800      	ldr	r0, [sp, #0]
	GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800c764:	9301      	str	r3, [sp, #4]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c766:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c76a:	e9cd c602 	strd	ip, r6, [sp, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800c76e:	9304      	str	r3, [sp, #16]
	GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800c770:	9205      	str	r2, [sp, #20]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c772:	f7f9 ffb1 	bl	80066d8 <HAL_GPIO_Init>
	if(counter.state==COUNTER_IC){
 800c776:	f898 23b8 	ldrb.w	r2, [r8, #952]	; 0x3b8
	hdma_tim2_ch2_ch4.Instance = DMA1_Channel7;
 800c77a:	4b1d      	ldr	r3, [pc, #116]	; (800c7f0 <TIM2_ICorTI_MspInit+0xbc>)
 800c77c:	602b      	str	r3, [r5, #0]
	if(counter.state==COUNTER_IC){
 800c77e:	2a02      	cmp	r2, #2
		hdma_tim2_ch2_ch4.Init.MemInc = DMA_MINC_DISABLE;
 800c780:	bf14      	ite	ne
 800c782:	4632      	movne	r2, r6
 800c784:	2280      	moveq	r2, #128	; 0x80
	hdma_tim2_ch2_ch4.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800c786:	f44f 7b00 	mov.w	fp, #512	; 0x200
	hdma_tim2_ch2_ch4.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800c78a:	f44f 6a00 	mov.w	sl, #2048	; 0x800
	hdma_tim2_ch2_ch4.Init.Priority = DMA_PRIORITY_HIGH;
 800c78e:	f44f 5900 	mov.w	r9, #8192	; 0x2000
	HAL_DMA_Init(&hdma_tim2_ch2_ch4);
 800c792:	4628      	mov	r0, r5
 800c794:	60ea      	str	r2, [r5, #12]
	hdma_tim2_ch2_ch4.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800c796:	606e      	str	r6, [r5, #4]
	hdma_tim2_ch2_ch4.Init.PeriphInc = DMA_PINC_DISABLE;
 800c798:	60ae      	str	r6, [r5, #8]
	hdma_tim2_ch2_ch4.Init.Mode = DMA_NORMAL;
 800c79a:	61ae      	str	r6, [r5, #24]
	hdma_tim2_ch2_ch4.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800c79c:	e9c5 ba04 	strd	fp, sl, [r5, #16]
	hdma_tim2_ch2_ch4.Init.Priority = DMA_PRIORITY_HIGH;
 800c7a0:	f8c5 901c 	str.w	r9, [r5, #28]
	HAL_DMA_Init(&hdma_tim2_ch2_ch4);
 800c7a4:	f7f9 fdba 	bl	800631c <HAL_DMA_Init>
	hdma_tim2_ch1.Init.Direction = DMA_PERIPH_TO_MEMORY;
	hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
	if(counter.state==COUNTER_IC){
 800c7a8:	f898 33b8 	ldrb.w	r3, [r8, #952]	; 0x3b8
	hdma_tim2_ch1.Instance = DMA1_Channel5;
 800c7ac:	4a11      	ldr	r2, [pc, #68]	; (800c7f4 <TIM2_ICorTI_MspInit+0xc0>)
	__HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC2],hdma_tim2_ch2_ch4);
 800c7ae:	62bd      	str	r5, [r7, #40]	; 0x28
	if(counter.state==COUNTER_IC){
 800c7b0:	2b02      	cmp	r3, #2
		hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
	}else{
		hdma_tim2_ch1.Init.MemInc = DMA_MINC_DISABLE;
 800c7b2:	bf0c      	ite	eq
 800c7b4:	2380      	moveq	r3, #128	; 0x80
 800c7b6:	4633      	movne	r3, r6
	}
	hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
	hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
	hdma_tim2_ch1.Init.Mode = DMA_NORMAL;
	hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_HIGH;
	HAL_DMA_Init(&hdma_tim2_ch1);
 800c7b8:	4620      	mov	r0, r4
	hdma_tim2_ch1.Instance = DMA1_Channel5;
 800c7ba:	6022      	str	r2, [r4, #0]
 800c7bc:	60e3      	str	r3, [r4, #12]
	__HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC2],hdma_tim2_ch2_ch4);
 800c7be:	626f      	str	r7, [r5, #36]	; 0x24
	hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800c7c0:	f8c4 b010 	str.w	fp, [r4, #16]
	hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800c7c4:	e9c4 6601 	strd	r6, r6, [r4, #4]
	hdma_tim2_ch1.Init.Mode = DMA_NORMAL;
 800c7c8:	e9c4 a605 	strd	sl, r6, [r4, #20]
	hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 800c7cc:	f8c4 901c 	str.w	r9, [r4, #28]
	HAL_DMA_Init(&hdma_tim2_ch1);
 800c7d0:	f7f9 fda4 	bl	800631c <HAL_DMA_Init>

	__HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 800c7d4:	627c      	str	r4, [r7, #36]	; 0x24
 800c7d6:	6267      	str	r7, [r4, #36]	; 0x24

	counterIcTiSetDefault();
 800c7d8:	f7f7 f8f8 	bl	80039cc <counterIcTiSetDefault>
}
 800c7dc:	b007      	add	sp, #28
 800c7de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c7e2:	bf00      	nop
 800c7e4:	40021000 	.word	0x40021000
 800c7e8:	2000cf10 	.word	0x2000cf10
 800c7ec:	2000ce48 	.word	0x2000ce48
 800c7f0:	40020080 	.word	0x40020080
 800c7f4:	40020058 	.word	0x40020058
 800c7f8:	20004850 	.word	0x20004850

0800c7fc <TIM4_REForICorTI_MspInit>:

void TIM4_REForICorTI_MspInit(TIM_HandleTypeDef* htim_base)
{
	GPIO_InitTypeDef GPIO_InitStruct;

	__TIM4_CLK_ENABLE();
 800c7fc:	4b1b      	ldr	r3, [pc, #108]	; (800c86c <TIM4_REForICorTI_MspInit+0x70>)

	if(counter.state==COUNTER_REF){
 800c7fe:	491c      	ldr	r1, [pc, #112]	; (800c870 <TIM4_REForICorTI_MspInit+0x74>)
	__TIM4_CLK_ENABLE();
 800c800:	69da      	ldr	r2, [r3, #28]
{
 800c802:	b530      	push	{r4, r5, lr}
	__TIM4_CLK_ENABLE();
 800c804:	f042 0204 	orr.w	r2, r2, #4
 800c808:	61da      	str	r2, [r3, #28]
 800c80a:	69db      	ldr	r3, [r3, #28]
{
 800c80c:	b087      	sub	sp, #28
	__TIM4_CLK_ENABLE();
 800c80e:	f003 0304 	and.w	r3, r3, #4
 800c812:	9300      	str	r3, [sp, #0]
 800c814:	9b00      	ldr	r3, [sp, #0]
	if(counter.state==COUNTER_REF){
 800c816:	f891 33b8 	ldrb.w	r3, [r1, #952]	; 0x3b8
 800c81a:	2b04      	cmp	r3, #4
 800c81c:	d013      	beq.n	800c846 <TIM4_REForICorTI_MspInit+0x4a>
		GPIO_InitStruct.Pull = GPIO_NOPULL;
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
		GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

	}else if(counter.state==COUNTER_IC||counter.state==COUNTER_TI){
 800c81e:	f891 33b8 	ldrb.w	r3, [r1, #952]	; 0x3b8
 800c822:	2b02      	cmp	r3, #2
 800c824:	d005      	beq.n	800c832 <TIM4_REForICorTI_MspInit+0x36>
 800c826:	f891 33b8 	ldrb.w	r3, [r1, #952]	; 0x3b8
 800c82a:	2b03      	cmp	r3, #3
 800c82c:	d001      	beq.n	800c832 <TIM4_REForICorTI_MspInit+0x36>

		HAL_NVIC_SetPriority(TIM4_IRQn, 9, 0);
		HAL_NVIC_EnableIRQ(TIM4_IRQn);
	}
}
 800c82e:	b007      	add	sp, #28
 800c830:	bd30      	pop	{r4, r5, pc}
		HAL_NVIC_SetPriority(TIM4_IRQn, 9, 0);
 800c832:	2200      	movs	r2, #0
 800c834:	2109      	movs	r1, #9
 800c836:	201e      	movs	r0, #30
 800c838:	f7f9 fbc4 	bl	8005fc4 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800c83c:	201e      	movs	r0, #30
 800c83e:	f7f9 fbf7 	bl	8006030 <HAL_NVIC_EnableIRQ>
}
 800c842:	b007      	add	sp, #28
 800c844:	bd30      	pop	{r4, r5, pc}
		GPIO_InitStruct.Pin = GPIO_PIN_8;
 800c846:	f44f 7080 	mov.w	r0, #256	; 0x100
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800c84a:	2203      	movs	r2, #3
		GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 800c84c:	230a      	movs	r3, #10
		GPIO_InitStruct.Pin = GPIO_PIN_8;
 800c84e:	9001      	str	r0, [sp, #4]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c850:	2502      	movs	r5, #2
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c852:	2400      	movs	r4, #0
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c854:	a901      	add	r1, sp, #4
 800c856:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c85a:	e9cd 5402 	strd	r5, r4, [sp, #8]
		GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 800c85e:	e9cd 2304 	strd	r2, r3, [sp, #16]
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c862:	f7f9 ff39 	bl	80066d8 <HAL_GPIO_Init>
}
 800c866:	b007      	add	sp, #28
 800c868:	bd30      	pop	{r4, r5, pc}
 800c86a:	bf00      	nop
 800c86c:	40021000 	.word	0x40021000
 800c870:	20004850 	.word	0x20004850

0800c874 <TIM2_CNT_MspDeinit>:

void TIM2_CNT_MspDeinit(TIM_HandleTypeDef* htim_base)
{
	__TIM2_CLK_DISABLE();
 800c874:	491e      	ldr	r1, [pc, #120]	; (800c8f0 <TIM2_CNT_MspDeinit+0x7c>)

	if(counter.state==COUNTER_ETR||counter.state==COUNTER_REF){
 800c876:	4a1f      	ldr	r2, [pc, #124]	; (800c8f4 <TIM2_CNT_MspDeinit+0x80>)
	__TIM2_CLK_DISABLE();
 800c878:	69cb      	ldr	r3, [r1, #28]
 800c87a:	f023 0301 	bic.w	r3, r3, #1
{
 800c87e:	b510      	push	{r4, lr}
	__TIM2_CLK_DISABLE();
 800c880:	61cb      	str	r3, [r1, #28]
	if(counter.state==COUNTER_ETR||counter.state==COUNTER_REF){
 800c882:	f892 33b8 	ldrb.w	r3, [r2, #952]	; 0x3b8
 800c886:	2b01      	cmp	r3, #1
{
 800c888:	4604      	mov	r4, r0
	if(counter.state==COUNTER_ETR||counter.state==COUNTER_REF){
 800c88a:	d021      	beq.n	800c8d0 <TIM2_CNT_MspDeinit+0x5c>
 800c88c:	f892 33b8 	ldrb.w	r3, [r2, #952]	; 0x3b8
 800c890:	2b04      	cmp	r3, #4
 800c892:	d01d      	beq.n	800c8d0 <TIM2_CNT_MspDeinit+0x5c>
		HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0);		/* TIM2 GPIO Configuration PA0 -> TIM2_ETR */
		HAL_NVIC_DisableIRQ(DMA1_Channel2_IRQn);
		HAL_DMA_UnRegisterCallback(&hdma_tim2_up, HAL_DMA_XFER_CPLT_CB_ID);
		HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_UPDATE]);

	}else if(counter.state==COUNTER_IC||counter.state == COUNTER_TI){
 800c894:	f892 33b8 	ldrb.w	r3, [r2, #952]	; 0x3b8
 800c898:	2b02      	cmp	r3, #2
 800c89a:	d00d      	beq.n	800c8b8 <TIM2_CNT_MspDeinit+0x44>
 800c89c:	f892 33b8 	ldrb.w	r3, [r2, #952]	; 0x3b8
 800c8a0:	2b03      	cmp	r3, #3
 800c8a2:	d009      	beq.n	800c8b8 <TIM2_CNT_MspDeinit+0x44>
		HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1);
		HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_CC2]);
		HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_CC1]);
	}

	__HAL_RCC_TIM2_FORCE_RESET();
 800c8a4:	4b12      	ldr	r3, [pc, #72]	; (800c8f0 <TIM2_CNT_MspDeinit+0x7c>)
 800c8a6:	691a      	ldr	r2, [r3, #16]
 800c8a8:	f042 0201 	orr.w	r2, r2, #1
 800c8ac:	611a      	str	r2, [r3, #16]
	__HAL_RCC_TIM2_RELEASE_RESET();
 800c8ae:	691a      	ldr	r2, [r3, #16]
 800c8b0:	f022 0201 	bic.w	r2, r2, #1
 800c8b4:	611a      	str	r2, [r3, #16]
}
 800c8b6:	bd10      	pop	{r4, pc}
		HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1);
 800c8b8:	2103      	movs	r1, #3
 800c8ba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800c8be:	f7f9 fffd 	bl	80068bc <HAL_GPIO_DeInit>
		HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_CC2]);
 800c8c2:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 800c8c4:	f7f9 fd74 	bl	80063b0 <HAL_DMA_DeInit>
		HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_CC1]);
 800c8c8:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800c8ca:	f7f9 fd71 	bl	80063b0 <HAL_DMA_DeInit>
 800c8ce:	e7e9      	b.n	800c8a4 <TIM2_CNT_MspDeinit+0x30>
		HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0);		/* TIM2 GPIO Configuration PA0 -> TIM2_ETR */
 800c8d0:	2101      	movs	r1, #1
 800c8d2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800c8d6:	f7f9 fff1 	bl	80068bc <HAL_GPIO_DeInit>
		HAL_NVIC_DisableIRQ(DMA1_Channel2_IRQn);
 800c8da:	200c      	movs	r0, #12
 800c8dc:	f7f9 fbb4 	bl	8006048 <HAL_NVIC_DisableIRQ>
		HAL_DMA_UnRegisterCallback(&hdma_tim2_up, HAL_DMA_XFER_CPLT_CB_ID);
 800c8e0:	2100      	movs	r1, #0
 800c8e2:	4805      	ldr	r0, [pc, #20]	; (800c8f8 <TIM2_CNT_MspDeinit+0x84>)
 800c8e4:	f7f9 feca 	bl	800667c <HAL_DMA_UnRegisterCallback>
		HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_UPDATE]);
 800c8e8:	6a20      	ldr	r0, [r4, #32]
 800c8ea:	f7f9 fd61 	bl	80063b0 <HAL_DMA_DeInit>
 800c8ee:	e7d9      	b.n	800c8a4 <TIM2_CNT_MspDeinit+0x30>
 800c8f0:	40021000 	.word	0x40021000
 800c8f4:	20004850 	.word	0x20004850
 800c8f8:	2000cecc 	.word	0x2000cecc

0800c8fc <TIM4_CNT_MspDeinit>:

void TIM4_CNT_MspDeinit(TIM_HandleTypeDef* htim_base)
{
	__TIM4_CLK_DISABLE();
 800c8fc:	4918      	ldr	r1, [pc, #96]	; (800c960 <TIM4_CNT_MspDeinit+0x64>)

	if(counter.state==COUNTER_REF){
 800c8fe:	4a19      	ldr	r2, [pc, #100]	; (800c964 <TIM4_CNT_MspDeinit+0x68>)
{
 800c900:	b508      	push	{r3, lr}
	__TIM4_CLK_DISABLE();
 800c902:	69cb      	ldr	r3, [r1, #28]
 800c904:	f023 0304 	bic.w	r3, r3, #4
 800c908:	61cb      	str	r3, [r1, #28]
	if(counter.state==COUNTER_REF){
 800c90a:	f892 33b8 	ldrb.w	r3, [r2, #952]	; 0x3b8
 800c90e:	2b04      	cmp	r3, #4
 800c910:	d01a      	beq.n	800c948 <TIM4_CNT_MspDeinit+0x4c>
		HAL_GPIO_DeInit(GPIOA, GPIO_PIN_8);

	} else if(counter.state==COUNTER_IC||counter.state==COUNTER_TI){
 800c912:	f892 33b8 	ldrb.w	r3, [r2, #952]	; 0x3b8
 800c916:	2b02      	cmp	r3, #2
 800c918:	d012      	beq.n	800c940 <TIM4_CNT_MspDeinit+0x44>
 800c91a:	f892 33b8 	ldrb.w	r3, [r2, #952]	; 0x3b8
 800c91e:	2b03      	cmp	r3, #3
 800c920:	d00e      	beq.n	800c940 <TIM4_CNT_MspDeinit+0x44>
		HAL_NVIC_DisableIRQ(TIM4_IRQn);

	}	else if(counter.state==COUNTER_ETR){
 800c922:	f892 13b8 	ldrb.w	r1, [r2, #952]	; 0x3b8
 800c926:	b2c9      	uxtb	r1, r1
 800c928:	2901      	cmp	r1, #1
 800c92a:	d014      	beq.n	800c956 <TIM4_CNT_MspDeinit+0x5a>
		HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0);
	}

	__HAL_RCC_TIM4_FORCE_RESET();
 800c92c:	4b0c      	ldr	r3, [pc, #48]	; (800c960 <TIM4_CNT_MspDeinit+0x64>)
 800c92e:	691a      	ldr	r2, [r3, #16]
 800c930:	f042 0204 	orr.w	r2, r2, #4
 800c934:	611a      	str	r2, [r3, #16]
	__HAL_RCC_TIM4_RELEASE_RESET();
 800c936:	691a      	ldr	r2, [r3, #16]
 800c938:	f022 0204 	bic.w	r2, r2, #4
 800c93c:	611a      	str	r2, [r3, #16]
}
 800c93e:	bd08      	pop	{r3, pc}
		HAL_NVIC_DisableIRQ(TIM4_IRQn);
 800c940:	201e      	movs	r0, #30
 800c942:	f7f9 fb81 	bl	8006048 <HAL_NVIC_DisableIRQ>
 800c946:	e7f1      	b.n	800c92c <TIM4_CNT_MspDeinit+0x30>
		HAL_GPIO_DeInit(GPIOA, GPIO_PIN_8);
 800c948:	f44f 7180 	mov.w	r1, #256	; 0x100
 800c94c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800c950:	f7f9 ffb4 	bl	80068bc <HAL_GPIO_DeInit>
 800c954:	e7ea      	b.n	800c92c <TIM4_CNT_MspDeinit+0x30>
		HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0);
 800c956:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800c95a:	f7f9 ffaf 	bl	80068bc <HAL_GPIO_DeInit>
 800c95e:	e7e5      	b.n	800c92c <TIM4_CNT_MspDeinit+0x30>
 800c960:	40021000 	.word	0x40021000
 800c964:	20004850 	.word	0x20004850

0800c968 <COUNTER_PeriodElapsedCallback>:
 * @params htim:	TIM handler
 * @retval None
 */
void COUNTER_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
	if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800c968:	6803      	ldr	r3, [r0, #0]
 800c96a:	691a      	ldr	r2, [r3, #16]
 800c96c:	07d1      	lsls	r1, r2, #31
 800c96e:	d502      	bpl.n	800c976 <COUNTER_PeriodElapsedCallback+0xe>
	{
		if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 800c970:	68da      	ldr	r2, [r3, #12]
 800c972:	07d2      	lsls	r2, r2, #31
 800c974:	d400      	bmi.n	800c978 <COUNTER_PeriodElapsedCallback+0x10>
		{
			__HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
			counterPeriodElapsedCallback(htim);
		}
	}
}
 800c976:	4770      	bx	lr
			__HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800c978:	f06f 0201 	mvn.w	r2, #1
 800c97c:	611a      	str	r2, [r3, #16]
			counterPeriodElapsedCallback(htim);
 800c97e:	f7f6 bef3 	b.w	8003768 <counterPeriodElapsedCallback>
 800c982:	bf00      	nop

0800c984 <TIM_counter_etr_init>:
 * @params None
 * @retval None
 */
void TIM_counter_etr_init(void){
	/* Initialized as a first mode */
	__HAL_RCC_TIM2_FORCE_RESET();
 800c984:	4b32      	ldr	r3, [pc, #200]	; (800ca50 <TIM_counter_etr_init+0xcc>)
 800c986:	691a      	ldr	r2, [r3, #16]
 800c988:	f042 0201 	orr.w	r2, r2, #1
void TIM_counter_etr_init(void){
 800c98c:	b5f0      	push	{r4, r5, r6, r7, lr}
	__HAL_RCC_TIM2_FORCE_RESET();
 800c98e:	611a      	str	r2, [r3, #16]
	__HAL_RCC_TIM2_RELEASE_RESET();
 800c990:	691a      	ldr	r2, [r3, #16]
 800c992:	f022 0201 	bic.w	r2, r2, #1
 800c996:	611a      	str	r2, [r3, #16]
	__HAL_RCC_TIM4_FORCE_RESET();
 800c998:	691a      	ldr	r2, [r3, #16]
 800c99a:	f042 0204 	orr.w	r2, r2, #4
 800c99e:	611a      	str	r2, [r3, #16]
	__HAL_RCC_TIM4_RELEASE_RESET();
 800c9a0:	691a      	ldr	r2, [r3, #16]
 800c9a2:	f022 0204 	bic.w	r2, r2, #4
 800c9a6:	611a      	str	r2, [r3, #16]
 * @note		HAL function for overclocking TIM2 does not work.
 * @params None
 * @retval None
 */
void TIM_doubleClockVal(void){
	if (RCC->CFGR3&RCC_TIM2CLK_PLLCLK){
 800c9a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c9aa:	01db      	lsls	r3, r3, #7
void TIM_counter_etr_init(void){
 800c9ac:	b08d      	sub	sp, #52	; 0x34
		counter.tim2PrphClk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_TIM2) * 2;
 800c9ae:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
	if (RCC->CFGR3&RCC_TIM2CLK_PLLCLK){
 800c9b2:	d445      	bmi.n	800ca40 <TIM_counter_etr_init+0xbc>
	}	else {
		counter.tim2PrphClk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_TIM2);
 800c9b4:	f7fa fd98 	bl	80074e8 <HAL_RCCEx_GetPeriphCLKFreq>
 800c9b8:	4f26      	ldr	r7, [pc, #152]	; (800ca54 <TIM_counter_etr_init+0xd0>)
 800c9ba:	f8c7 03c0 	str.w	r0, [r7, #960]	; 0x3c0
	htim2.Instance = TIM2;
 800c9be:	4c26      	ldr	r4, [pc, #152]	; (800ca58 <TIM_counter_etr_init+0xd4>)
	MX_TIM4_Init();
 800c9c0:	f7ff fe18 	bl	800c5f4 <MX_TIM4_Init>
	htim2.Init.Prescaler = 0;
 800c9c4:	2500      	movs	r5, #0
	htim2.Instance = TIM2;
 800c9c6:	f04f 4680 	mov.w	r6, #1073741824	; 0x40000000
	htim2.Init.Period = 0xFFFFFFFF;		// full 32 bit 4 294 967 295
 800c9ca:	f04f 33ff 	mov.w	r3, #4294967295
	HAL_TIM_Base_Init(&htim2);
 800c9ce:	4620      	mov	r0, r4
	htim2.Init.Period = 0xFFFFFFFF;		// full 32 bit 4 294 967 295
 800c9d0:	60e3      	str	r3, [r4, #12]
	htim2.Init.Prescaler = 0;
 800c9d2:	e9c4 6500 	strd	r6, r5, [r4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800c9d6:	60a5      	str	r5, [r4, #8]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800c9d8:	6125      	str	r5, [r4, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800c9da:	61a5      	str	r5, [r4, #24]
	HAL_TIM_Base_Init(&htim2);
 800c9dc:	f7fa ff4e 	bl	800787c <HAL_TIM_Base_Init>
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_ETRMODE2;
 800c9e0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig);
 800c9e4:	a903      	add	r1, sp, #12
 800c9e6:	4620      	mov	r0, r4
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_ETRMODE2;
 800c9e8:	9303      	str	r3, [sp, #12]
	sClockSourceConfig.ClockPrescaler = TIM_CLOCKPRESCALER_DIV1;
 800c9ea:	e9cd 5504 	strd	r5, r5, [sp, #16]
	sClockSourceConfig.ClockFilter = 0;
 800c9ee:	9506      	str	r5, [sp, #24]
	HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig);
 800c9f0:	f7fb fc00 	bl	80081f4 <HAL_TIM_ConfigClockSource>
	sSlaveConfig.SlaveMode = TIM_SLAVEMODE_COMBINED_RESETTRIGGER;
 800c9f4:	f44f 3280 	mov.w	r2, #65536	; 0x10000
	sSlaveConfig.InputTrigger = TIM_TS_ITR3;
 800c9f8:	2330      	movs	r3, #48	; 0x30
	HAL_TIM_SlaveConfigSynchronization(&htim2, &sSlaveConfig);
 800c9fa:	a907      	add	r1, sp, #28
 800c9fc:	4620      	mov	r0, r4
	sSlaveConfig.SlaveMode = TIM_SLAVEMODE_COMBINED_RESETTRIGGER;
 800c9fe:	9207      	str	r2, [sp, #28]
	sSlaveConfig.InputTrigger = TIM_TS_ITR3;
 800ca00:	9308      	str	r3, [sp, #32]
	sSlaveConfig.TriggerPrescaler = TIM_TRIGGERPRESCALER_DIV1;
 800ca02:	e9cd 5509 	strd	r5, r5, [sp, #36]	; 0x24
	HAL_TIM_SlaveConfigSynchronization(&htim2, &sSlaveConfig);
 800ca06:	f7fb fcbf 	bl	8008388 <HAL_TIM_SlaveConfigSynchronization>
	HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig);
 800ca0a:	4669      	mov	r1, sp
 800ca0c:	4620      	mov	r0, r4
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800ca0e:	9500      	str	r5, [sp, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800ca10:	9502      	str	r5, [sp, #8]
	HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig);
 800ca12:	f7fc f82d 	bl	8008a70 <HAL_TIMEx_MasterConfigSynchronization>
	__HAL_TIM_ENABLE_DMA(&htim2, TIM_DMA_UPDATE);
 800ca16:	6822      	ldr	r2, [r4, #0]
 800ca18:	68d3      	ldr	r3, [r2, #12]
 800ca1a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ca1e:	60d3      	str	r3, [r2, #12]
	TIM2 -> CCMR1 &= ~TIM_CCMR1_CC2S;
 800ca20:	69b3      	ldr	r3, [r6, #24]
 800ca22:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ca26:	61b3      	str	r3, [r6, #24]
	TIM2 -> CCMR1 |= TIM_CCMR1_CC1S;  			/* Capture/Compare 1 Selection - CC1 channel is configured as input, IC1 is mapped on TRC	*/
 800ca28:	69b3      	ldr	r3, [r6, #24]
 800ca2a:	f043 0303 	orr.w	r3, r3, #3
 800ca2e:	61b3      	str	r3, [r6, #24]
	counter.tim4PrphClk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_TIM34);
 800ca30:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 800ca34:	f7fa fd58 	bl	80074e8 <HAL_RCCEx_GetPeriphCLKFreq>
 800ca38:	f8c7 03bc 	str.w	r0, [r7, #956]	; 0x3bc
}
 800ca3c:	b00d      	add	sp, #52	; 0x34
 800ca3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		counter.tim2PrphClk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_TIM2) * 2;
 800ca40:	f7fa fd52 	bl	80074e8 <HAL_RCCEx_GetPeriphCLKFreq>
 800ca44:	4f03      	ldr	r7, [pc, #12]	; (800ca54 <TIM_counter_etr_init+0xd0>)
 800ca46:	0040      	lsls	r0, r0, #1
 800ca48:	f8c7 03c0 	str.w	r0, [r7, #960]	; 0x3c0
 800ca4c:	e7b7      	b.n	800c9be <TIM_counter_etr_init+0x3a>
 800ca4e:	bf00      	nop
 800ca50:	40021000 	.word	0x40021000
 800ca54:	20004850 	.word	0x20004850
 800ca58:	2000cf54 	.word	0x2000cf54

0800ca5c <TIM_counter_ref_init>:
void TIM_counter_ref_init(void){
 800ca5c:	b570      	push	{r4, r5, r6, lr}
	if (RCC->CFGR3&RCC_TIM2CLK_PLLCLK){
 800ca5e:	4b27      	ldr	r3, [pc, #156]	; (800cafc <TIM_counter_ref_init+0xa0>)
 800ca60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ca62:	01db      	lsls	r3, r3, #7
void TIM_counter_ref_init(void){
 800ca64:	b08c      	sub	sp, #48	; 0x30
		counter.tim2PrphClk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_TIM2) * 2;
 800ca66:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
	if (RCC->CFGR3&RCC_TIM2CLK_PLLCLK){
 800ca6a:	d43f      	bmi.n	800caec <TIM_counter_ref_init+0x90>
		counter.tim2PrphClk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_TIM2);
 800ca6c:	f7fa fd3c 	bl	80074e8 <HAL_RCCEx_GetPeriphCLKFreq>
 800ca70:	4b23      	ldr	r3, [pc, #140]	; (800cb00 <TIM_counter_ref_init+0xa4>)
 800ca72:	f8c3 03c0 	str.w	r0, [r3, #960]	; 0x3c0
	htim2.Instance = TIM2;
 800ca76:	4c23      	ldr	r4, [pc, #140]	; (800cb04 <TIM_counter_ref_init+0xa8>)
	MX_TIM4_Init();
 800ca78:	f7ff fdbc 	bl	800c5f4 <MX_TIM4_Init>
	htim2.Init.Prescaler = 0;
 800ca7c:	2500      	movs	r5, #0
	htim2.Instance = TIM2;
 800ca7e:	f04f 4680 	mov.w	r6, #1073741824	; 0x40000000
	htim2.Init.Period = 0xFFFFFFFF;		// full 32 bit 4 294 967 295
 800ca82:	f04f 33ff 	mov.w	r3, #4294967295
	HAL_TIM_Base_Init(&htim2);
 800ca86:	4620      	mov	r0, r4
	htim2.Init.Period = 0xFFFFFFFF;		// full 32 bit 4 294 967 295
 800ca88:	60e3      	str	r3, [r4, #12]
	htim2.Init.Prescaler = 0;
 800ca8a:	e9c4 6500 	strd	r6, r5, [r4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800ca8e:	60a5      	str	r5, [r4, #8]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800ca90:	6125      	str	r5, [r4, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800ca92:	61a5      	str	r5, [r4, #24]
	HAL_TIM_Base_Init(&htim2);
 800ca94:	f7fa fef2 	bl	800787c <HAL_TIM_Base_Init>
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_ETRMODE2;
 800ca98:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig);
 800ca9c:	a903      	add	r1, sp, #12
 800ca9e:	4620      	mov	r0, r4
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_ETRMODE2;
 800caa0:	9303      	str	r3, [sp, #12]
	sClockSourceConfig.ClockPrescaler = TIM_CLOCKPRESCALER_DIV1;
 800caa2:	e9cd 5504 	strd	r5, r5, [sp, #16]
	sClockSourceConfig.ClockFilter = 0;
 800caa6:	9506      	str	r5, [sp, #24]
	HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig);
 800caa8:	f7fb fba4 	bl	80081f4 <HAL_TIM_ConfigClockSource>
	sSlaveConfig.SlaveMode = TIM_SLAVEMODE_COMBINED_RESETTRIGGER;
 800caac:	f44f 3280 	mov.w	r2, #65536	; 0x10000
	sSlaveConfig.InputTrigger = TIM_TS_ITR3;
 800cab0:	2330      	movs	r3, #48	; 0x30
	HAL_TIM_SlaveConfigSynchronization(&htim2, &sSlaveConfig);
 800cab2:	a907      	add	r1, sp, #28
 800cab4:	4620      	mov	r0, r4
	sSlaveConfig.SlaveMode = TIM_SLAVEMODE_COMBINED_RESETTRIGGER;
 800cab6:	9207      	str	r2, [sp, #28]
	sSlaveConfig.InputTrigger = TIM_TS_ITR3;
 800cab8:	9308      	str	r3, [sp, #32]
	sSlaveConfig.TriggerPrescaler = TIM_TRIGGERPRESCALER_DIV1;
 800caba:	e9cd 5509 	strd	r5, r5, [sp, #36]	; 0x24
	HAL_TIM_SlaveConfigSynchronization(&htim2, &sSlaveConfig);
 800cabe:	f7fb fc63 	bl	8008388 <HAL_TIM_SlaveConfigSynchronization>
	HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig);
 800cac2:	4620      	mov	r0, r4
 800cac4:	4669      	mov	r1, sp
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800cac6:	9500      	str	r5, [sp, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800cac8:	9502      	str	r5, [sp, #8]
	HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig);
 800caca:	f7fb ffd1 	bl	8008a70 <HAL_TIMEx_MasterConfigSynchronization>
	__HAL_TIM_ENABLE_DMA(&htim2, TIM_DMA_UPDATE);
 800cace:	6822      	ldr	r2, [r4, #0]
 800cad0:	68d3      	ldr	r3, [r2, #12]
 800cad2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800cad6:	60d3      	str	r3, [r2, #12]
	TIM2 -> CCMR1 &= ~TIM_CCMR1_CC2S;
 800cad8:	69b3      	ldr	r3, [r6, #24]
 800cada:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800cade:	61b3      	str	r3, [r6, #24]
	TIM2 -> CCMR1 |= TIM_CCMR1_CC1S;  			/* Capture/Compare 1 Selection - CC1 channel is configured as input, IC1 is mapped on TRC	*/
 800cae0:	69b3      	ldr	r3, [r6, #24]
 800cae2:	f043 0303 	orr.w	r3, r3, #3
 800cae6:	61b3      	str	r3, [r6, #24]
}
 800cae8:	b00c      	add	sp, #48	; 0x30
 800caea:	bd70      	pop	{r4, r5, r6, pc}
		counter.tim2PrphClk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_TIM2) * 2;
 800caec:	f7fa fcfc 	bl	80074e8 <HAL_RCCEx_GetPeriphCLKFreq>
 800caf0:	4b03      	ldr	r3, [pc, #12]	; (800cb00 <TIM_counter_ref_init+0xa4>)
 800caf2:	0040      	lsls	r0, r0, #1
 800caf4:	f8c3 03c0 	str.w	r0, [r3, #960]	; 0x3c0
 800caf8:	e7bd      	b.n	800ca76 <TIM_counter_ref_init+0x1a>
 800cafa:	bf00      	nop
 800cafc:	40021000 	.word	0x40021000
 800cb00:	20004850 	.word	0x20004850
 800cb04:	2000cf54 	.word	0x2000cf54

0800cb08 <TIM_counter_ic_init>:
void TIM_counter_ic_init(void){
 800cb08:	b570      	push	{r4, r5, r6, lr}
	if (RCC->CFGR3&RCC_TIM2CLK_PLLCLK){
 800cb0a:	4b30      	ldr	r3, [pc, #192]	; (800cbcc <TIM_counter_ic_init+0xc4>)
 800cb0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cb0e:	01db      	lsls	r3, r3, #7
void TIM_counter_ic_init(void){
 800cb10:	b08c      	sub	sp, #48	; 0x30
		counter.tim2PrphClk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_TIM2) * 2;
 800cb12:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
	if (RCC->CFGR3&RCC_TIM2CLK_PLLCLK){
 800cb16:	d451      	bmi.n	800cbbc <TIM_counter_ic_init+0xb4>
		counter.tim2PrphClk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_TIM2);
 800cb18:	f7fa fce6 	bl	80074e8 <HAL_RCCEx_GetPeriphCLKFreq>
 800cb1c:	4b2c      	ldr	r3, [pc, #176]	; (800cbd0 <TIM_counter_ic_init+0xc8>)
 800cb1e:	f8c3 03c0 	str.w	r0, [r3, #960]	; 0x3c0
	htim2.Instance = TIM2;
 800cb22:	4c2c      	ldr	r4, [pc, #176]	; (800cbd4 <TIM_counter_ic_init+0xcc>)
	MX_TIM4_Init();
 800cb24:	f7ff fd66 	bl	800c5f4 <MX_TIM4_Init>
	htim2.Instance = TIM2;
 800cb28:	f04f 4580 	mov.w	r5, #1073741824	; 0x40000000
	htim2.Init.Prescaler = 0;
 800cb2c:	2600      	movs	r6, #0
	htim2.Init.Period = 0xFFFFFFFF;
 800cb2e:	f04f 32ff 	mov.w	r2, #4294967295
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800cb32:	2380      	movs	r3, #128	; 0x80
	HAL_TIM_Base_Init(&htim2);
 800cb34:	4620      	mov	r0, r4
	htim2.Init.Period = 0xFFFFFFFF;
 800cb36:	60e2      	str	r2, [r4, #12]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800cb38:	61a3      	str	r3, [r4, #24]
	htim2.Init.Prescaler = 0;
 800cb3a:	e9c4 5600 	strd	r5, r6, [r4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800cb3e:	60a6      	str	r6, [r4, #8]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800cb40:	6126      	str	r6, [r4, #16]
	HAL_TIM_Base_Init(&htim2);
 800cb42:	f7fa fe9b 	bl	800787c <HAL_TIM_Base_Init>
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800cb46:	a90c      	add	r1, sp, #48	; 0x30
 800cb48:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800cb4c:	f841 3d20 	str.w	r3, [r1, #-32]!
	HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig);
 800cb50:	4620      	mov	r0, r4
 800cb52:	f7fb fb4f 	bl	80081f4 <HAL_TIM_ConfigClockSource>
	HAL_TIM_IC_Init(&htim2);
 800cb56:	4620      	mov	r0, r4
 800cb58:	f7fb f946 	bl	8007de8 <HAL_TIM_IC_Init>
	HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig);
 800cb5c:	a901      	add	r1, sp, #4
 800cb5e:	4620      	mov	r0, r4
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800cb60:	9601      	str	r6, [sp, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800cb62:	9603      	str	r6, [sp, #12]
	HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig);
 800cb64:	f7fb ff84 	bl	8008a70 <HAL_TIMEx_MasterConfigSynchronization>
	sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800cb68:	2301      	movs	r3, #1
	HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1);
 800cb6a:	4632      	mov	r2, r6
 800cb6c:	a908      	add	r1, sp, #32
 800cb6e:	4620      	mov	r0, r4
	sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800cb70:	9309      	str	r3, [sp, #36]	; 0x24
	sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800cb72:	9608      	str	r6, [sp, #32]
	sConfigIC.ICFilter = 0;
 800cb74:	e9cd 660a 	strd	r6, r6, [sp, #40]	; 0x28
	HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1);
 800cb78:	f7fb fa7a 	bl	8008070 <HAL_TIM_IC_ConfigChannel>
	HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2);
 800cb7c:	a908      	add	r1, sp, #32
 800cb7e:	4620      	mov	r0, r4
 800cb80:	2204      	movs	r2, #4
 800cb82:	f7fb fa75 	bl	8008070 <HAL_TIM_IC_ConfigChannel>
	TIM2->CCMR1 |= TIM_CCMR1_CC1S_0;  	/* Capture/Compare 1 Selection - CC1 channel is configured as input, IC1 is mapped on TI1	*/
 800cb86:	69ab      	ldr	r3, [r5, #24]
 800cb88:	f043 0301 	orr.w	r3, r3, #1
 800cb8c:	61ab      	str	r3, [r5, #24]
	TIM2->CCMR1 |= TIM_CCMR1_CC2S_0;		/* IC2 is mapped on TI2 */
 800cb8e:	69ab      	ldr	r3, [r5, #24]
 800cb90:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800cb94:	61ab      	str	r3, [r5, #24]
	TIM2->CCER |= TIM_CCER_CC1E;				/* CC1 channel configured as input: This bit determines if a capture of the counter value can
 800cb96:	6a2b      	ldr	r3, [r5, #32]
 800cb98:	f043 0301 	orr.w	r3, r3, #1
 800cb9c:	622b      	str	r3, [r5, #32]
	TIM2->CCER |= TIM_CCER_CC2E;
 800cb9e:	6a2b      	ldr	r3, [r5, #32]
 800cba0:	f043 0310 	orr.w	r3, r3, #16
 800cba4:	622b      	str	r3, [r5, #32]
	__HAL_TIM_ENABLE_DMA(&htim2, TIM_DMA_CC1); /* Capture/Compare 1 DMA request */
 800cba6:	6823      	ldr	r3, [r4, #0]
 800cba8:	68da      	ldr	r2, [r3, #12]
 800cbaa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800cbae:	60da      	str	r2, [r3, #12]
	__HAL_TIM_ENABLE_DMA(&htim2, TIM_DMA_CC2); /* Capture/Compare 1 DMA request */
 800cbb0:	68da      	ldr	r2, [r3, #12]
 800cbb2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800cbb6:	60da      	str	r2, [r3, #12]
}
 800cbb8:	b00c      	add	sp, #48	; 0x30
 800cbba:	bd70      	pop	{r4, r5, r6, pc}
		counter.tim2PrphClk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_TIM2) * 2;
 800cbbc:	f7fa fc94 	bl	80074e8 <HAL_RCCEx_GetPeriphCLKFreq>
 800cbc0:	4b03      	ldr	r3, [pc, #12]	; (800cbd0 <TIM_counter_ic_init+0xc8>)
 800cbc2:	0040      	lsls	r0, r0, #1
 800cbc4:	f8c3 03c0 	str.w	r0, [r3, #960]	; 0x3c0
 800cbc8:	e7ab      	b.n	800cb22 <TIM_counter_ic_init+0x1a>
 800cbca:	bf00      	nop
 800cbcc:	40021000 	.word	0x40021000
 800cbd0:	20004850 	.word	0x20004850
 800cbd4:	2000cf54 	.word	0x2000cf54

0800cbd8 <TIM_counter_ti_init>:
void TIM_counter_ti_init(void){
 800cbd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	if (RCC->CFGR3&RCC_TIM2CLK_PLLCLK){
 800cbdc:	4b6c      	ldr	r3, [pc, #432]	; (800cd90 <TIM_counter_ti_init+0x1b8>)
 800cbde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cbe0:	01db      	lsls	r3, r3, #7
void TIM_counter_ti_init(void){
 800cbe2:	b08c      	sub	sp, #48	; 0x30
		counter.tim2PrphClk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_TIM2) * 2;
 800cbe4:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
	if (RCC->CFGR3&RCC_TIM2CLK_PLLCLK){
 800cbe8:	f100 80c4 	bmi.w	800cd74 <TIM_counter_ti_init+0x19c>
		counter.tim2PrphClk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_TIM2);
 800cbec:	f7fa fc7c 	bl	80074e8 <HAL_RCCEx_GetPeriphCLKFreq>
 800cbf0:	4f68      	ldr	r7, [pc, #416]	; (800cd94 <TIM_counter_ti_init+0x1bc>)
 800cbf2:	f8c7 03c0 	str.w	r0, [r7, #960]	; 0x3c0
	if(counter.state == COUNTER_REF){
 800cbf6:	f897 23b8 	ldrb.w	r2, [r7, #952]	; 0x3b8
	htim4.Instance = TIM4;
 800cbfa:	4b67      	ldr	r3, [pc, #412]	; (800cd98 <TIM_counter_ti_init+0x1c0>)
 800cbfc:	4967      	ldr	r1, [pc, #412]	; (800cd9c <TIM_counter_ti_init+0x1c4>)
 800cbfe:	6019      	str	r1, [r3, #0]
	if(counter.state == COUNTER_REF){
 800cc00:	2a04      	cmp	r2, #4
 800cc02:	f000 80be 	beq.w	800cd82 <TIM_counter_ti_init+0x1aa>
	}else if(counter.state == COUNTER_ETR){
 800cc06:	f897 23b8 	ldrb.w	r2, [r7, #952]	; 0x3b8
 800cc0a:	2a01      	cmp	r2, #1
 800cc0c:	d007      	beq.n	800cc1e <TIM_counter_ti_init+0x46>
	}else if((counter.state == COUNTER_IC) || counter.state == COUNTER_TI){
 800cc0e:	f897 23b8 	ldrb.w	r2, [r7, #952]	; 0x3b8
 800cc12:	2a02      	cmp	r2, #2
 800cc14:	d003      	beq.n	800cc1e <TIM_counter_ti_init+0x46>
 800cc16:	f897 23b8 	ldrb.w	r2, [r7, #952]	; 0x3b8
 800cc1a:	2a03      	cmp	r2, #3
 800cc1c:	d105      	bne.n	800cc2a <TIM_counter_ti_init+0x52>
		htim4.Init.Prescaler = TIM4_PSC;			// by default 7199 for ETR mode
 800cc1e:	f641 411f 	movw	r1, #7199	; 0x1c1f
		htim4.Init.Period = TIM4_ARR;					// by default 999 for ETR mode
 800cc22:	f240 32e7 	movw	r2, #999	; 0x3e7
		htim4.Init.Prescaler = TIM4_PSC;			// by default 7199 for ETR mode
 800cc26:	6059      	str	r1, [r3, #4]
		htim4.Init.Period = TIM4_ARR;					// by default 999 for ETR mode
 800cc28:	60da      	str	r2, [r3, #12]
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800cc2a:	2400      	movs	r4, #0
	HAL_TIM_Base_Init(&htim4);
 800cc2c:	485a      	ldr	r0, [pc, #360]	; (800cd98 <TIM_counter_ti_init+0x1c0>)
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800cc2e:	609c      	str	r4, [r3, #8]
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800cc30:	611c      	str	r4, [r3, #16]
	htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800cc32:	619c      	str	r4, [r3, #24]
	HAL_TIM_Base_Init(&htim4);
 800cc34:	f7fa fe22 	bl	800787c <HAL_TIM_Base_Init>
	if(counter.state == COUNTER_REF){
 800cc38:	f897 33b8 	ldrb.w	r3, [r7, #952]	; 0x3b8
	HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig);
 800cc3c:	4856      	ldr	r0, [pc, #344]	; (800cd98 <TIM_counter_ti_init+0x1c0>)
	if(counter.state == COUNTER_REF){
 800cc3e:	2b04      	cmp	r3, #4
 800cc40:	f10d 0830 	add.w	r8, sp, #48	; 0x30
		sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_ETRMODE2;
 800cc44:	bf0c      	ite	eq
 800cc46:	f44f 5300 	moveq.w	r3, #8192	; 0x2000
		sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800cc4a:	f44f 5380 	movne.w	r3, #4096	; 0x1000
 800cc4e:	f848 3d10 	str.w	r3, [r8, #-16]!
	HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig);
 800cc52:	4641      	mov	r1, r8
		sClockSourceConfig.ClockPrescaler = TIM_CLOCKPRESCALER_DIV1;
 800cc54:	bf04      	itt	eq
 800cc56:	e9cd 4409 	strdeq	r4, r4, [sp, #36]	; 0x24
		sClockSourceConfig.ClockFilter = 0;
 800cc5a:	940b      	streq	r4, [sp, #44]	; 0x2c
	HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig);
 800cc5c:	f7fb faca 	bl	80081f4 <HAL_TIM_ConfigClockSource>
	if((counter.state == COUNTER_IC) || (counter.state == COUNTER_TI)){
 800cc60:	f897 33b8 	ldrb.w	r3, [r7, #952]	; 0x3b8
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800cc64:	2220      	movs	r2, #32
	if((counter.state == COUNTER_IC) || (counter.state == COUNTER_TI)){
 800cc66:	2b02      	cmp	r3, #2
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800cc68:	9204      	str	r2, [sp, #16]
	if((counter.state == COUNTER_IC) || (counter.state == COUNTER_TI)){
 800cc6a:	f000 808f 	beq.w	800cd8c <TIM_counter_ti_init+0x1b4>
 800cc6e:	f897 33b8 	ldrb.w	r3, [r7, #952]	; 0x3b8
		sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 800cc72:	2b03      	cmp	r3, #3
 800cc74:	bf0c      	ite	eq
 800cc76:	2300      	moveq	r3, #0
 800cc78:	2380      	movne	r3, #128	; 0x80
	htim2.Instance = TIM2;
 800cc7a:	4d49      	ldr	r5, [pc, #292]	; (800cda0 <TIM_counter_ti_init+0x1c8>)
	HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig);
 800cc7c:	4846      	ldr	r0, [pc, #280]	; (800cd98 <TIM_counter_ti_init+0x1c0>)
 800cc7e:	9306      	str	r3, [sp, #24]
 800cc80:	a904      	add	r1, sp, #16
	htim2.Instance = TIM2;
 800cc82:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
	HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig);
 800cc86:	f7fb fef3 	bl	8008a70 <HAL_TIMEx_MasterConfigSynchronization>
	htim2.Init.Prescaler = 0;
 800cc8a:	2600      	movs	r6, #0
	htim2.Init.Period = 0xFFFFFFFF;
 800cc8c:	f04f 32ff 	mov.w	r2, #4294967295
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800cc90:	2380      	movs	r3, #128	; 0x80
	HAL_TIM_Base_Init(&htim2);
 800cc92:	4628      	mov	r0, r5
	htim2.Init.Period = 0xFFFFFFFF;
 800cc94:	60ea      	str	r2, [r5, #12]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800cc96:	61ab      	str	r3, [r5, #24]
	htim2.Init.Prescaler = 0;
 800cc98:	e9c5 4600 	strd	r4, r6, [r5]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800cc9c:	60ae      	str	r6, [r5, #8]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800cc9e:	612e      	str	r6, [r5, #16]
	HAL_TIM_Base_Init(&htim2);
 800cca0:	f7fa fdec 	bl	800787c <HAL_TIM_Base_Init>
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800cca4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
	HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig);
 800cca8:	a904      	add	r1, sp, #16
 800ccaa:	4628      	mov	r0, r5
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800ccac:	9304      	str	r3, [sp, #16]
	HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig);
 800ccae:	f7fb faa1 	bl	80081f4 <HAL_TIM_ConfigClockSource>
	HAL_TIM_IC_Init(&htim2);
 800ccb2:	4628      	mov	r0, r5
 800ccb4:	f7fb f898 	bl	8007de8 <HAL_TIM_IC_Init>
	HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig);
 800ccb8:	a901      	add	r1, sp, #4
 800ccba:	4628      	mov	r0, r5
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800ccbc:	9601      	str	r6, [sp, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800ccbe:	9603      	str	r6, [sp, #12]
	HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig);
 800ccc0:	f7fb fed6 	bl	8008a70 <HAL_TIMEx_MasterConfigSynchronization>
	sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800ccc4:	2301      	movs	r3, #1
	HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1);
 800ccc6:	4632      	mov	r2, r6
 800ccc8:	4641      	mov	r1, r8
 800ccca:	4628      	mov	r0, r5
	sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800cccc:	9309      	str	r3, [sp, #36]	; 0x24
	sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800ccce:	9608      	str	r6, [sp, #32]
	sConfigIC.ICFilter = 0;
 800ccd0:	e9cd 660a 	strd	r6, r6, [sp, #40]	; 0x28
	HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1);
 800ccd4:	f7fb f9cc 	bl	8008070 <HAL_TIM_IC_ConfigChannel>
	HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2);
 800ccd8:	4641      	mov	r1, r8
 800ccda:	4628      	mov	r0, r5
 800ccdc:	2204      	movs	r2, #4
 800ccde:	f7fb f9c7 	bl	8008070 <HAL_TIM_IC_ConfigChannel>
	TIM2->CCMR1 |= TIM_CCMR1_CC1S_0;  	/* Capture/Compare 1 Selection - CC1 channel is configured as input, IC1 is mapped on TI1	*/
 800cce2:	69a3      	ldr	r3, [r4, #24]
void TIM_TI_Init(void)
{
	/* Do not run timer after initialization, wait for start command */
	TIM2->CR1 &= ~TIM_CR1_CEN;
	/* Disable time elapse interrupt */
	HAL_TIM_Base_Stop_IT(&htim4);
 800cce4:	482c      	ldr	r0, [pc, #176]	; (800cd98 <TIM_counter_ti_init+0x1c0>)
	TIM2->CCMR1 |= TIM_CCMR1_CC1S_0;  	/* Capture/Compare 1 Selection - CC1 channel is configured as input, IC1 is mapped on TI1	*/
 800cce6:	f043 0301 	orr.w	r3, r3, #1
 800ccea:	61a3      	str	r3, [r4, #24]
	TIM2->CCMR1 |= TIM_CCMR1_CC2S_0;		/* IC2 is mapped on TI2 */
 800ccec:	69a3      	ldr	r3, [r4, #24]
 800ccee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ccf2:	61a3      	str	r3, [r4, #24]
	TIM2->CCER |= TIM_CCER_CC1E;				/* CC1 channel configured as input: This bit determines if a capture of the counter value can
 800ccf4:	6a23      	ldr	r3, [r4, #32]
 800ccf6:	f043 0301 	orr.w	r3, r3, #1
 800ccfa:	6223      	str	r3, [r4, #32]
	TIM2->CCER |= TIM_CCER_CC2E;
 800ccfc:	6a23      	ldr	r3, [r4, #32]
 800ccfe:	f043 0310 	orr.w	r3, r3, #16
 800cd02:	6223      	str	r3, [r4, #32]
	__HAL_TIM_ENABLE_DMA(&htim2, TIM_DMA_CC1); /* Capture/Compare 1 DMA request */
 800cd04:	682b      	ldr	r3, [r5, #0]
 800cd06:	68da      	ldr	r2, [r3, #12]
 800cd08:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800cd0c:	60da      	str	r2, [r3, #12]
	__HAL_TIM_ENABLE_DMA(&htim2, TIM_DMA_CC2); /* Capture/Compare 1 DMA request */
 800cd0e:	68da      	ldr	r2, [r3, #12]
 800cd10:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800cd14:	60da      	str	r2, [r3, #12]
	TIM2->CR1 &= ~TIM_CR1_CEN;
 800cd16:	6823      	ldr	r3, [r4, #0]
 800cd18:	f023 0301 	bic.w	r3, r3, #1
 800cd1c:	6023      	str	r3, [r4, #0]
	HAL_TIM_Base_Stop_IT(&htim4);
 800cd1e:	f7fa fe99 	bl	8007a54 <HAL_TIM_Base_Stop_IT>
	/* Disable capturing */
	TIM2->CCER &= ~TIM_CCER_CC1E;
 800cd22:	6a23      	ldr	r3, [r4, #32]
 800cd24:	f023 0301 	bic.w	r3, r3, #1
 800cd28:	6223      	str	r3, [r4, #32]
	TIM2->CCER &= ~TIM_CCER_CC2E;
 800cd2a:	6a23      	ldr	r3, [r4, #32]
 800cd2c:	f023 0310 	bic.w	r3, r3, #16
 800cd30:	6223      	str	r3, [r4, #32]
	/* Set IC1 prescaler to 1 */
	TIM2->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800cd32:	69a3      	ldr	r3, [r4, #24]
 800cd34:	f023 030c 	bic.w	r3, r3, #12
 800cd38:	61a3      	str	r3, [r4, #24]
	/* Set IC2 prescaler to 1 */
	TIM2->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800cd3a:	69a3      	ldr	r3, [r4, #24]
 800cd3c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800cd40:	61a3      	str	r3, [r4, #24]
	/* Select the valid trigger input TI1FP1 */
	TIM2->SMCR &= ~TIM_SMCR_TS;
 800cd42:	68a3      	ldr	r3, [r4, #8]
 800cd44:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cd48:	60a3      	str	r3, [r4, #8]
	TIM2->SMCR |= TIM_SMCR_TS_0 | TIM_SMCR_TS_2;
 800cd4a:	68a3      	ldr	r3, [r4, #8]
 800cd4c:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 800cd50:	60a3      	str	r3, [r4, #8]
	/* Configure the slave mode controller in Combined reset + trigger mode */
	TIM2->SMCR &= ~TIM_SMCR_SMS;
 800cd52:	68a3      	ldr	r3, [r4, #8]
 800cd54:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800cd58:	f023 0307 	bic.w	r3, r3, #7
 800cd5c:	60a3      	str	r3, [r4, #8]
	TIM2->SMCR |= TIM_SMCR_SMS_3;
 800cd5e:	68a3      	ldr	r3, [r4, #8]
 800cd60:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800cd64:	60a3      	str	r3, [r4, #8]

	/* The very first number transfered by DMA on first event (timer triggered)
		 is random number -> throw away */
	counter.bin = BIN0;
 800cd66:	f887 63cd 	strb.w	r6, [r7, #973]	; 0x3cd
	/* AB event sequence first */
	counter.abba = BIN0;
 800cd6a:	f887 63ce 	strb.w	r6, [r7, #974]	; 0x3ce
}
 800cd6e:	b00c      	add	sp, #48	; 0x30
 800cd70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		counter.tim2PrphClk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_TIM2) * 2;
 800cd74:	f7fa fbb8 	bl	80074e8 <HAL_RCCEx_GetPeriphCLKFreq>
 800cd78:	4f06      	ldr	r7, [pc, #24]	; (800cd94 <TIM_counter_ti_init+0x1bc>)
 800cd7a:	0040      	lsls	r0, r0, #1
 800cd7c:	f8c7 03c0 	str.w	r0, [r7, #960]	; 0x3c0
 800cd80:	e739      	b.n	800cbf6 <TIM_counter_ti_init+0x1e>
		htim4.Init.Prescaler = 59999;
 800cd82:	f64e 225f 	movw	r2, #59999	; 0xea5f
 800cd86:	605a      	str	r2, [r3, #4]
		htim4.Init.Period = 59999;
 800cd88:	60da      	str	r2, [r3, #12]
 800cd8a:	e74e      	b.n	800cc2a <TIM_counter_ti_init+0x52>
		sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800cd8c:	2300      	movs	r3, #0
 800cd8e:	e774      	b.n	800cc7a <TIM_counter_ti_init+0xa2>
 800cd90:	40021000 	.word	0x40021000
 800cd94:	20004850 	.word	0x20004850
 800cd98:	2000ce8c 	.word	0x2000ce8c
 800cd9c:	40000800 	.word	0x40000800
 800cda0:	2000cf54 	.word	0x2000cf54

0800cda4 <TIM_etr_deinit>:
void TIM_etr_deinit(void){
 800cda4:	b508      	push	{r3, lr}
	HAL_TIM_Base_DeInit(&htim2);
 800cda6:	4804      	ldr	r0, [pc, #16]	; (800cdb8 <TIM_etr_deinit+0x14>)
 800cda8:	f7fa fe02 	bl	80079b0 <HAL_TIM_Base_DeInit>
	HAL_TIM_Base_DeInit(&htim4);
 800cdac:	4803      	ldr	r0, [pc, #12]	; (800cdbc <TIM_etr_deinit+0x18>)
}
 800cdae:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_TIM_Base_DeInit(&htim4);
 800cdb2:	f7fa bdfd 	b.w	80079b0 <HAL_TIM_Base_DeInit>
 800cdb6:	bf00      	nop
 800cdb8:	2000cf54 	.word	0x2000cf54
 800cdbc:	2000ce8c 	.word	0x2000ce8c

0800cdc0 <TIM_ref_deinit>:
 800cdc0:	b508      	push	{r3, lr}
 800cdc2:	4804      	ldr	r0, [pc, #16]	; (800cdd4 <TIM_ref_deinit+0x14>)
 800cdc4:	f7fa fdf4 	bl	80079b0 <HAL_TIM_Base_DeInit>
 800cdc8:	4803      	ldr	r0, [pc, #12]	; (800cdd8 <TIM_ref_deinit+0x18>)
 800cdca:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800cdce:	f7fa bdef 	b.w	80079b0 <HAL_TIM_Base_DeInit>
 800cdd2:	bf00      	nop
 800cdd4:	2000cf54 	.word	0x2000cf54
 800cdd8:	2000ce8c 	.word	0x2000ce8c

0800cddc <TIM_ic_deinit>:
 800cddc:	b508      	push	{r3, lr}
 800cdde:	4804      	ldr	r0, [pc, #16]	; (800cdf0 <TIM_ic_deinit+0x14>)
 800cde0:	f7fa fde6 	bl	80079b0 <HAL_TIM_Base_DeInit>
 800cde4:	4803      	ldr	r0, [pc, #12]	; (800cdf4 <TIM_ic_deinit+0x18>)
 800cde6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800cdea:	f7fa bde1 	b.w	80079b0 <HAL_TIM_Base_DeInit>
 800cdee:	bf00      	nop
 800cdf0:	2000cf54 	.word	0x2000cf54
 800cdf4:	2000ce8c 	.word	0x2000ce8c

0800cdf8 <TIM_ti_deinit>:
void TIM_ti_deinit(void){
 800cdf8:	b508      	push	{r3, lr}
	HAL_TIM_Base_DeInit(&htim2);
 800cdfa:	4811      	ldr	r0, [pc, #68]	; (800ce40 <TIM_ti_deinit+0x48>)
 800cdfc:	f7fa fdd8 	bl	80079b0 <HAL_TIM_Base_DeInit>
	HAL_TIM_Base_DeInit(&htim4);
 800ce00:	4810      	ldr	r0, [pc, #64]	; (800ce44 <TIM_ti_deinit+0x4c>)
 800ce02:	f7fa fdd5 	bl	80079b0 <HAL_TIM_Base_DeInit>
 * @retval None
 */
void TIM_TI_Deinit(void)
{
	/* Disable capturing*/
	TIM2->CCER &= ~TIM_CCER_CC1E;
 800ce06:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800ce0a:	6a1a      	ldr	r2, [r3, #32]
 800ce0c:	f022 0201 	bic.w	r2, r2, #1
 800ce10:	621a      	str	r2, [r3, #32]
	TIM2->CCER &= ~TIM_CCER_CC2E;
 800ce12:	6a1a      	ldr	r2, [r3, #32]
 800ce14:	f022 0210 	bic.w	r2, r2, #16
 800ce18:	621a      	str	r2, [r3, #32]
	/* Select the active polarity for TI1FP1 (rising edge) */
	TIM2->CCER &= ~(uint16_t)(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800ce1a:	6a1a      	ldr	r2, [r3, #32]
 800ce1c:	f022 020a 	bic.w	r2, r2, #10
 800ce20:	621a      	str	r2, [r3, #32]
	/* Select the active polarity for TI1FP2 (rising edge) */
	TIM2->CCER &= ~(uint16_t)(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800ce22:	6a1a      	ldr	r2, [r3, #32]
 800ce24:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800ce28:	621a      	str	r2, [r3, #32]
	/* Unselect the trigger input */
	TIM2->SMCR &= ~TIM_SMCR_TS;
 800ce2a:	689a      	ldr	r2, [r3, #8]
 800ce2c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800ce30:	609a      	str	r2, [r3, #8]
	/* Disable the slave mode controller */
	TIM2->SMCR &= ~TIM_SMCR_SMS;
 800ce32:	689a      	ldr	r2, [r3, #8]
 800ce34:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800ce38:	f022 0207 	bic.w	r2, r2, #7
 800ce3c:	609a      	str	r2, [r3, #8]
}
 800ce3e:	bd08      	pop	{r3, pc}
 800ce40:	2000cf54 	.word	0x2000cf54
 800ce44:	2000ce8c 	.word	0x2000ce8c

0800ce48 <TIM_ETR_Start>:
{
 800ce48:	b570      	push	{r4, r5, r6, lr}
	HAL_TIM_Base_Start(&htim2);
 800ce4a:	4d11      	ldr	r5, [pc, #68]	; (800ce90 <TIM_ETR_Start+0x48>)
	HAL_TIM_Base_Start(&htim4);
 800ce4c:	4e11      	ldr	r6, [pc, #68]	; (800ce94 <TIM_ETR_Start+0x4c>)
	HAL_DMA_Start_IT(&hdma_tim2_up, (uint32_t)&htim2.Instance->CCR1, (uint32_t)&counter.counterEtr.buffer, 1);
 800ce4e:	4c12      	ldr	r4, [pc, #72]	; (800ce98 <TIM_ETR_Start+0x50>)
	HAL_TIM_Base_Start(&htim2);
 800ce50:	4628      	mov	r0, r5
 800ce52:	f7fa fdcb 	bl	80079ec <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start(&htim4);
 800ce56:	4630      	mov	r0, r6
 800ce58:	f7fa fdc8 	bl	80079ec <HAL_TIM_Base_Start>
	HAL_DMA_Start_IT(&hdma_tim2_up, (uint32_t)&htim2.Instance->CCR1, (uint32_t)&counter.counterEtr.buffer, 1);
 800ce5c:	6829      	ldr	r1, [r5, #0]
 800ce5e:	480f      	ldr	r0, [pc, #60]	; (800ce9c <TIM_ETR_Start+0x54>)
 800ce60:	3134      	adds	r1, #52	; 0x34
 800ce62:	4622      	mov	r2, r4
 800ce64:	2301      	movs	r3, #1
 800ce66:	f7f9 fb13 	bl	8006490 <HAL_DMA_Start_IT>
	__HAL_TIM_ENABLE_DMA(&htim2, TIM_DMA_CC1);
 800ce6a:	6828      	ldr	r0, [r5, #0]
 800ce6c:	68c3      	ldr	r3, [r0, #12]
 800ce6e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800ce72:	60c3      	str	r3, [r0, #12]
	TIM_CCxChannelCmd(htim2.Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800ce74:	2201      	movs	r2, #1
 800ce76:	2100      	movs	r1, #0
 800ce78:	f7fb fc14 	bl	80086a4 <TIM_CCxChannelCmd>
	LL_TIM_GenerateEvent_UPDATE(htim4.Instance);
 800ce7c:	6832      	ldr	r2, [r6, #0]
 800ce7e:	6953      	ldr	r3, [r2, #20]
	counter.sampleCntChange = SAMPLE_COUNT_CHANGED;
 800ce80:	2100      	movs	r1, #0
 800ce82:	f043 0301 	orr.w	r3, r3, #1
 800ce86:	6153      	str	r3, [r2, #20]
 800ce88:	f884 1020 	strb.w	r1, [r4, #32]
}
 800ce8c:	bd70      	pop	{r4, r5, r6, pc}
 800ce8e:	bf00      	nop
 800ce90:	2000cf54 	.word	0x2000cf54
 800ce94:	2000ce8c 	.word	0x2000ce8c
 800ce98:	20004bf4 	.word	0x20004bf4
 800ce9c:	2000cecc 	.word	0x2000cecc

0800cea0 <TIM_ETR_Stop>:
{
 800cea0:	b508      	push	{r3, lr}
	HAL_DMA_Abort_IT(&hdma_tim2_up);
 800cea2:	4808      	ldr	r0, [pc, #32]	; (800cec4 <TIM_ETR_Stop+0x24>)
 800cea4:	f7f9 fb4e 	bl	8006544 <HAL_DMA_Abort_IT>
	__HAL_TIM_DISABLE_DMA(&htim2, TIM_DMA_CC1);
 800cea8:	4807      	ldr	r0, [pc, #28]	; (800cec8 <TIM_ETR_Stop+0x28>)
 800ceaa:	6802      	ldr	r2, [r0, #0]
 800ceac:	68d3      	ldr	r3, [r2, #12]
 800ceae:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800ceb2:	60d3      	str	r3, [r2, #12]
	HAL_TIM_Base_Stop(&htim2);
 800ceb4:	f7fa fdaa 	bl	8007a0c <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Stop(&htim4);
 800ceb8:	4804      	ldr	r0, [pc, #16]	; (800cecc <TIM_ETR_Stop+0x2c>)
}
 800ceba:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_TIM_Base_Stop(&htim4);
 800cebe:	f7fa bda5 	b.w	8007a0c <HAL_TIM_Base_Stop>
 800cec2:	bf00      	nop
 800cec4:	2000cecc 	.word	0x2000cecc
 800cec8:	2000cf54 	.word	0x2000cf54
 800cecc:	2000ce8c 	.word	0x2000ce8c

0800ced0 <TIM_IC_Start>:
{
 800ced0:	b538      	push	{r3, r4, r5, lr}
	__HAL_TIM_ENABLE_DMA(&htim2, TIM_DMA_CC1);
 800ced2:	4d15      	ldr	r5, [pc, #84]	; (800cf28 <TIM_IC_Start+0x58>)
	HAL_DMA_Start(&hdma_tim2_ch1, (uint32_t)&htim2.Instance->CCR1, (uint32_t)counter.counterIc.ic1buffer, counter.counterIc.ic1BufferSize);
 800ced4:	4c15      	ldr	r4, [pc, #84]	; (800cf2c <TIM_IC_Start+0x5c>)
	__HAL_TIM_ENABLE_DMA(&htim2, TIM_DMA_CC1);
 800ced6:	6829      	ldr	r1, [r5, #0]
	HAL_DMA_Start(&hdma_tim2_ch1, (uint32_t)&htim2.Instance->CCR1, (uint32_t)counter.counterIc.ic1buffer, counter.counterIc.ic1BufferSize);
 800ced8:	4815      	ldr	r0, [pc, #84]	; (800cf30 <TIM_IC_Start+0x60>)
	__HAL_TIM_ENABLE_DMA(&htim2, TIM_DMA_CC1);
 800ceda:	68cb      	ldr	r3, [r1, #12]
 800cedc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800cee0:	60cb      	str	r3, [r1, #12]
	__HAL_TIM_ENABLE_DMA(&htim2, TIM_DMA_CC2);
 800cee2:	68cb      	ldr	r3, [r1, #12]
 800cee4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800cee8:	60cb      	str	r3, [r1, #12]
	HAL_DMA_Start(&hdma_tim2_ch1, (uint32_t)&htim2.Instance->CCR1, (uint32_t)counter.counterIc.ic1buffer, counter.counterIc.ic1BufferSize);
 800ceea:	88e3      	ldrh	r3, [r4, #6]
 800ceec:	3134      	adds	r1, #52	; 0x34
 800ceee:	f104 0210 	add.w	r2, r4, #16
 800cef2:	f7f9 fa9b 	bl	800642c <HAL_DMA_Start>
	HAL_DMA_Start(&hdma_tim2_ch2_ch4, (uint32_t)&htim2.Instance->CCR2, (uint32_t)counter.counterIc.ic2buffer, counter.counterIc.ic2BufferSize);
 800cef6:	6829      	ldr	r1, [r5, #0]
 800cef8:	8923      	ldrh	r3, [r4, #8]
 800cefa:	480e      	ldr	r0, [pc, #56]	; (800cf34 <TIM_IC_Start+0x64>)
 800cefc:	f504 72e4 	add.w	r2, r4, #456	; 0x1c8
 800cf00:	3138      	adds	r1, #56	; 0x38
 800cf02:	f7f9 fa93 	bl	800642c <HAL_DMA_Start>
	HAL_TIM_Base_Start(&htim2);
 800cf06:	4628      	mov	r0, r5
 800cf08:	f7fa fd70 	bl	80079ec <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start_IT(&htim4);
 800cf0c:	480a      	ldr	r0, [pc, #40]	; (800cf38 <TIM_IC_Start+0x68>)
 800cf0e:	f7fa fd95 	bl	8007a3c <HAL_TIM_Base_Start_IT>
	TIM2->CCER |= TIM_CCER_CC2E;
 800cf12:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800cf16:	6a1a      	ldr	r2, [r3, #32]
 800cf18:	f042 0210 	orr.w	r2, r2, #16
 800cf1c:	621a      	str	r2, [r3, #32]
	TIM2->CCER |= TIM_CCER_CC1E;
 800cf1e:	6a1a      	ldr	r2, [r3, #32]
 800cf20:	f042 0201 	orr.w	r2, r2, #1
 800cf24:	621a      	str	r2, [r3, #32]
}
 800cf26:	bd38      	pop	{r3, r4, r5, pc}
 800cf28:	2000cf54 	.word	0x2000cf54
 800cf2c:	20004850 	.word	0x20004850
 800cf30:	2000ce48 	.word	0x2000ce48
 800cf34:	2000cf10 	.word	0x2000cf10
 800cf38:	2000ce8c 	.word	0x2000ce8c

0800cf3c <TIM_IC_Stop>:
	TIM2->CCER &= ~TIM_CCER_CC1E;
 800cf3c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
{
 800cf40:	b510      	push	{r4, lr}
	TIM2->CCER &= ~TIM_CCER_CC1E;
 800cf42:	6a1a      	ldr	r2, [r3, #32]
	__HAL_TIM_DISABLE_DMA(&htim2, TIM_DMA_CC1);
 800cf44:	4c0f      	ldr	r4, [pc, #60]	; (800cf84 <TIM_IC_Stop+0x48>)
	HAL_DMA_Abort(&hdma_tim2_ch1);
 800cf46:	4810      	ldr	r0, [pc, #64]	; (800cf88 <TIM_IC_Stop+0x4c>)
	TIM2->CCER &= ~TIM_CCER_CC1E;
 800cf48:	f022 0201 	bic.w	r2, r2, #1
 800cf4c:	621a      	str	r2, [r3, #32]
	TIM2->CCER &= ~TIM_CCER_CC2E;
 800cf4e:	6a1a      	ldr	r2, [r3, #32]
 800cf50:	f022 0210 	bic.w	r2, r2, #16
 800cf54:	621a      	str	r2, [r3, #32]
	HAL_DMA_Abort(&hdma_tim2_ch1);
 800cf56:	f7f9 fadb 	bl	8006510 <HAL_DMA_Abort>
	HAL_DMA_Abort(&hdma_tim2_ch2_ch4);
 800cf5a:	480c      	ldr	r0, [pc, #48]	; (800cf8c <TIM_IC_Stop+0x50>)
 800cf5c:	f7f9 fad8 	bl	8006510 <HAL_DMA_Abort>
	__HAL_TIM_DISABLE_DMA(&htim2, TIM_DMA_CC1);
 800cf60:	6823      	ldr	r3, [r4, #0]
	HAL_TIM_Base_Stop_IT(&htim4);
 800cf62:	480b      	ldr	r0, [pc, #44]	; (800cf90 <TIM_IC_Stop+0x54>)
	__HAL_TIM_DISABLE_DMA(&htim2, TIM_DMA_CC1);
 800cf64:	68da      	ldr	r2, [r3, #12]
 800cf66:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800cf6a:	60da      	str	r2, [r3, #12]
	__HAL_TIM_DISABLE_DMA(&htim2, TIM_DMA_CC2);
 800cf6c:	68da      	ldr	r2, [r3, #12]
 800cf6e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800cf72:	60da      	str	r2, [r3, #12]
	HAL_TIM_Base_Stop_IT(&htim4);
 800cf74:	f7fa fd6e 	bl	8007a54 <HAL_TIM_Base_Stop_IT>
	HAL_TIM_Base_Stop(&htim2);
 800cf78:	4620      	mov	r0, r4
}
 800cf7a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_TIM_Base_Stop(&htim2);
 800cf7e:	f7fa bd45 	b.w	8007a0c <HAL_TIM_Base_Stop>
 800cf82:	bf00      	nop
 800cf84:	2000cf54 	.word	0x2000cf54
 800cf88:	2000ce48 	.word	0x2000ce48
 800cf8c:	2000cf10 	.word	0x2000cf10
 800cf90:	2000ce8c 	.word	0x2000ce8c

0800cf94 <TIM_TI_Start>:
{
 800cf94:	b538      	push	{r3, r4, r5, lr}
	if(counter.abba == BIN1){
 800cf96:	4c67      	ldr	r4, [pc, #412]	; (800d134 <TIM_TI_Start+0x1a0>)
	xStartTime = xTaskGetTickCount();
 800cf98:	f7fc ffe4 	bl	8009f64 <xTaskGetTickCount>
	if(counter.abba == BIN1){
 800cf9c:	f894 33ce 	ldrb.w	r3, [r4, #974]	; 0x3ce
	xStartTime = xTaskGetTickCount();
 800cfa0:	4a65      	ldr	r2, [pc, #404]	; (800d138 <TIM_TI_Start+0x1a4>)
	if(counter.abba == BIN1){
 800cfa2:	b2db      	uxtb	r3, r3
 800cfa4:	2b01      	cmp	r3, #1
	xStartTime = xTaskGetTickCount();
 800cfa6:	6010      	str	r0, [r2, #0]
	if(counter.abba == BIN1){
 800cfa8:	d061      	beq.n	800d06e <TIM_TI_Start+0xda>
		HAL_DMA_Start(&hdma_tim2_ch2_ch4, (uint32_t)&(TIM2->CCR2), (uint32_t)counter.counterIc.ic2buffer, 1);
 800cfaa:	2301      	movs	r3, #1
 800cfac:	f504 72e4 	add.w	r2, r4, #456	; 0x1c8
 800cfb0:	4962      	ldr	r1, [pc, #392]	; (800d13c <TIM_TI_Start+0x1a8>)
 800cfb2:	4863      	ldr	r0, [pc, #396]	; (800d140 <TIM_TI_Start+0x1ac>)
 800cfb4:	f7f9 fa3a 	bl	800642c <HAL_DMA_Start>
		if(counter.tiMode==TI_MODE_EVENT_SEQUENCE_INDEP){
 800cfb8:	f894 33ca 	ldrb.w	r3, [r4, #970]	; 0x3ca
 800cfbc:	b1eb      	cbz	r3, 800cffa <TIM_TI_Start+0x66>
 800cfbe:	4d61      	ldr	r5, [pc, #388]	; (800d144 <TIM_TI_Start+0x1b0>)
	HAL_TIM_Base_Start(&htim2);
 800cfc0:	4860      	ldr	r0, [pc, #384]	; (800d144 <TIM_TI_Start+0x1b0>)
 800cfc2:	f7fa fd13 	bl	80079ec <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start_IT(&htim4);
 800cfc6:	4860      	ldr	r0, [pc, #384]	; (800d148 <TIM_TI_Start+0x1b4>)
 800cfc8:	f7fa fd38 	bl	8007a3c <HAL_TIM_Base_Start_IT>
	__HAL_TIM_ENABLE_DMA(&htim2, TIM_DMA_CC1);
 800cfcc:	682b      	ldr	r3, [r5, #0]
 800cfce:	68da      	ldr	r2, [r3, #12]
 800cfd0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800cfd4:	60da      	str	r2, [r3, #12]
	__HAL_TIM_ENABLE_DMA(&htim2, TIM_DMA_CC2);
 800cfd6:	68da      	ldr	r2, [r3, #12]
 800cfd8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800cfdc:	60da      	str	r2, [r3, #12]
	if(counter.tiMode!=TI_MODE_EVENT_SEQUENCE_INDEP){
 800cfde:	f894 33ca 	ldrb.w	r3, [r4, #970]	; 0x3ca
 800cfe2:	b14b      	cbz	r3, 800cff8 <TIM_TI_Start+0x64>
		TIM2->CCER |= TIM_CCER_CC1E;
 800cfe4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800cfe8:	6a1a      	ldr	r2, [r3, #32]
 800cfea:	f042 0201 	orr.w	r2, r2, #1
 800cfee:	621a      	str	r2, [r3, #32]
		TIM2->CCER |= TIM_CCER_CC2E;
 800cff0:	6a1a      	ldr	r2, [r3, #32]
 800cff2:	f042 0210 	orr.w	r2, r2, #16
 800cff6:	621a      	str	r2, [r3, #32]
}
 800cff8:	bd38      	pop	{r3, r4, r5, pc}
 800cffa:	4a54      	ldr	r2, [pc, #336]	; (800d14c <TIM_TI_Start+0x1b8>)
			if(counter.eventChan2==EVENT_FALLING){
 800cffc:	f894 13cc 	ldrb.w	r1, [r4, #972]	; 0x3cc
 800d000:	6813      	ldr	r3, [r2, #0]
 800d002:	2901      	cmp	r1, #1
 * @param  none
 * @retval none
 */
void TIM_TI_ReconfigActiveEdges(void)
{
	if(counter.eventChan1==EVENT_RISING){
 800d004:	f894 13cb 	ldrb.w	r1, [r4, #971]	; 0x3cb
				timCcerRegCc2eVal |= (uint32_t)TIM_CCER_CC2P;
 800d008:	bf0c      	ite	eq
 800d00a:	f043 0320 	orreq.w	r3, r3, #32
				timCcerRegCc2eVal &= (uint32_t)~TIM_CCER_CC2P;
 800d00e:	f023 0320 	bicne.w	r3, r3, #32
 800d012:	6013      	str	r3, [r2, #0]
	if(counter.eventChan1==EVENT_RISING){
 800d014:	2900      	cmp	r1, #0
 800d016:	d06a      	beq.n	800d0ee <TIM_TI_Start+0x15a>
		TIM2->CCER &= ~(uint16_t)(TIM_CCER_CC1P | TIM_CCER_CC1NP);
	}else{
		TIM2->CCER &= ~(uint16_t)(TIM_CCER_CC1NP);
 800d018:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800d01c:	6a1a      	ldr	r2, [r3, #32]
 800d01e:	f022 0208 	bic.w	r2, r2, #8
 800d022:	621a      	str	r2, [r3, #32]
		TIM2->CCER |= (uint16_t)(TIM_CCER_CC1P);
 800d024:	6a1a      	ldr	r2, [r3, #32]
 800d026:	f042 0202 	orr.w	r2, r2, #2
 800d02a:	621a      	str	r2, [r3, #32]
	}

	if(counter.eventChan2==EVENT_RISING){
 800d02c:	f894 33cc 	ldrb.w	r3, [r4, #972]	; 0x3cc
 800d030:	2b00      	cmp	r3, #0
 800d032:	d066      	beq.n	800d102 <TIM_TI_Start+0x16e>
		TIM2->CCER &= ~(uint16_t)(TIM_CCER_CC2P | TIM_CCER_CC2NP);
	}else{
		TIM2->CCER &= ~(uint16_t)(TIM_CCER_CC2NP);
 800d034:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800d038:	6a1a      	ldr	r2, [r3, #32]
 800d03a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800d03e:	621a      	str	r2, [r3, #32]
		TIM2->CCER |= (uint16_t)(TIM_CCER_CC2P);
 800d040:	6a1a      	ldr	r2, [r3, #32]
 800d042:	f042 0220 	orr.w	r2, r2, #32
 800d046:	621a      	str	r2, [r3, #32]
			HAL_DMA_Start(&hdma_tim2_ch1, (uint32_t)&timCcerRegCc2eVal, (uint32_t)&htim2.Instance->CCER, 1);  //TIM2_CCER_ADDR
 800d048:	4d3e      	ldr	r5, [pc, #248]	; (800d144 <TIM_TI_Start+0x1b0>)
 800d04a:	4940      	ldr	r1, [pc, #256]	; (800d14c <TIM_TI_Start+0x1b8>)
 800d04c:	682a      	ldr	r2, [r5, #0]
 800d04e:	4840      	ldr	r0, [pc, #256]	; (800d150 <TIM_TI_Start+0x1bc>)
 800d050:	3220      	adds	r2, #32
 800d052:	2301      	movs	r3, #1
 800d054:	f7f9 f9ea 	bl	800642c <HAL_DMA_Start>
			TIM2->CCER &= ~TIM_CCER_CC2E;
 800d058:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800d05c:	6a1a      	ldr	r2, [r3, #32]
 800d05e:	f022 0210 	bic.w	r2, r2, #16
 800d062:	621a      	str	r2, [r3, #32]
			TIM2->CCER |= TIM_CCER_CC1E;
 800d064:	6a1a      	ldr	r2, [r3, #32]
 800d066:	f042 0201 	orr.w	r2, r2, #1
 800d06a:	621a      	str	r2, [r3, #32]
 800d06c:	e7a8      	b.n	800cfc0 <TIM_TI_Start+0x2c>
		HAL_DMA_Start(&hdma_tim2_ch1, (uint32_t)&(TIM2->CCR1), (uint32_t)counter.counterIc.ic1buffer, 1);
 800d06e:	f104 0210 	add.w	r2, r4, #16
 800d072:	4938      	ldr	r1, [pc, #224]	; (800d154 <TIM_TI_Start+0x1c0>)
 800d074:	4836      	ldr	r0, [pc, #216]	; (800d150 <TIM_TI_Start+0x1bc>)
 800d076:	f7f9 f9d9 	bl	800642c <HAL_DMA_Start>
		if(counter.tiMode==TI_MODE_EVENT_SEQUENCE_INDEP){
 800d07a:	f894 33ca 	ldrb.w	r3, [r4, #970]	; 0x3ca
 800d07e:	2b00      	cmp	r3, #0
 800d080:	d19d      	bne.n	800cfbe <TIM_TI_Start+0x2a>
 800d082:	4a35      	ldr	r2, [pc, #212]	; (800d158 <TIM_TI_Start+0x1c4>)
			if(counter.eventChan1==EVENT_FALLING){
 800d084:	f894 13cb 	ldrb.w	r1, [r4, #971]	; 0x3cb
 800d088:	6813      	ldr	r3, [r2, #0]
 800d08a:	2901      	cmp	r1, #1
	if(counter.eventChan1==EVENT_RISING){
 800d08c:	f894 13cb 	ldrb.w	r1, [r4, #971]	; 0x3cb
				timCcerRegCc1eVal |= (uint32_t)TIM_CCER_CC1P;
 800d090:	bf0c      	ite	eq
 800d092:	f043 0302 	orreq.w	r3, r3, #2
				timCcerRegCc1eVal &= (uint32_t)~TIM_CCER_CC1P;
 800d096:	f023 0302 	bicne.w	r3, r3, #2
 800d09a:	6013      	str	r3, [r2, #0]
	if(counter.eventChan1==EVENT_RISING){
 800d09c:	2900      	cmp	r1, #0
 800d09e:	d137      	bne.n	800d110 <TIM_TI_Start+0x17c>
		TIM2->CCER &= ~(uint16_t)(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800d0a0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800d0a4:	6a13      	ldr	r3, [r2, #32]
 800d0a6:	f023 030a 	bic.w	r3, r3, #10
 800d0aa:	6213      	str	r3, [r2, #32]
	if(counter.eventChan2==EVENT_RISING){
 800d0ac:	f894 33cc 	ldrb.w	r3, [r4, #972]	; 0x3cc
 800d0b0:	2b00      	cmp	r3, #0
 800d0b2:	d038      	beq.n	800d126 <TIM_TI_Start+0x192>
		TIM2->CCER &= ~(uint16_t)(TIM_CCER_CC2NP);
 800d0b4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800d0b8:	6a1a      	ldr	r2, [r3, #32]
 800d0ba:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800d0be:	621a      	str	r2, [r3, #32]
		TIM2->CCER |= (uint16_t)(TIM_CCER_CC2P);
 800d0c0:	6a1a      	ldr	r2, [r3, #32]
 800d0c2:	f042 0220 	orr.w	r2, r2, #32
 800d0c6:	621a      	str	r2, [r3, #32]
			HAL_DMA_Start(&hdma_tim2_ch2_ch4, (uint32_t)&timCcerRegCc1eVal, (uint32_t)&htim2.Instance->CCER, 1);  //TIM2_CCER_ADDR
 800d0c8:	4d1e      	ldr	r5, [pc, #120]	; (800d144 <TIM_TI_Start+0x1b0>)
 800d0ca:	4923      	ldr	r1, [pc, #140]	; (800d158 <TIM_TI_Start+0x1c4>)
 800d0cc:	682a      	ldr	r2, [r5, #0]
 800d0ce:	481c      	ldr	r0, [pc, #112]	; (800d140 <TIM_TI_Start+0x1ac>)
 800d0d0:	3220      	adds	r2, #32
 800d0d2:	2301      	movs	r3, #1
 800d0d4:	f7f9 f9aa 	bl	800642c <HAL_DMA_Start>
			TIM2->CCER &= ~TIM_CCER_CC1E;
 800d0d8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800d0dc:	6a1a      	ldr	r2, [r3, #32]
 800d0de:	f022 0201 	bic.w	r2, r2, #1
 800d0e2:	621a      	str	r2, [r3, #32]
			TIM2->CCER |= TIM_CCER_CC2E;
 800d0e4:	6a1a      	ldr	r2, [r3, #32]
 800d0e6:	f042 0210 	orr.w	r2, r2, #16
 800d0ea:	621a      	str	r2, [r3, #32]
 800d0ec:	e768      	b.n	800cfc0 <TIM_TI_Start+0x2c>
		TIM2->CCER &= ~(uint16_t)(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800d0ee:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800d0f2:	6a13      	ldr	r3, [r2, #32]
 800d0f4:	f023 030a 	bic.w	r3, r3, #10
 800d0f8:	6213      	str	r3, [r2, #32]
	if(counter.eventChan2==EVENT_RISING){
 800d0fa:	f894 33cc 	ldrb.w	r3, [r4, #972]	; 0x3cc
 800d0fe:	2b00      	cmp	r3, #0
 800d100:	d198      	bne.n	800d034 <TIM_TI_Start+0xa0>
		TIM2->CCER &= ~(uint16_t)(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800d102:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800d106:	6a13      	ldr	r3, [r2, #32]
 800d108:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800d10c:	6213      	str	r3, [r2, #32]
 800d10e:	e79b      	b.n	800d048 <TIM_TI_Start+0xb4>
		TIM2->CCER &= ~(uint16_t)(TIM_CCER_CC1NP);
 800d110:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800d114:	6a1a      	ldr	r2, [r3, #32]
 800d116:	f022 0208 	bic.w	r2, r2, #8
 800d11a:	621a      	str	r2, [r3, #32]
		TIM2->CCER |= (uint16_t)(TIM_CCER_CC1P);
 800d11c:	6a1a      	ldr	r2, [r3, #32]
 800d11e:	f042 0202 	orr.w	r2, r2, #2
 800d122:	621a      	str	r2, [r3, #32]
 800d124:	e7c2      	b.n	800d0ac <TIM_TI_Start+0x118>
		TIM2->CCER &= ~(uint16_t)(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800d126:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800d12a:	6a13      	ldr	r3, [r2, #32]
 800d12c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800d130:	6213      	str	r3, [r2, #32]
 800d132:	e7c9      	b.n	800d0c8 <TIM_TI_Start+0x134>
 800d134:	20004850 	.word	0x20004850
 800d138:	20004848 	.word	0x20004848
 800d13c:	40000038 	.word	0x40000038
 800d140:	2000cf10 	.word	0x2000cf10
 800d144:	2000cf54 	.word	0x2000cf54
 800d148:	2000ce8c 	.word	0x2000ce8c
 800d14c:	2000000c 	.word	0x2000000c
 800d150:	2000ce48 	.word	0x2000ce48
 800d154:	40000034 	.word	0x40000034
 800d158:	20000008 	.word	0x20000008

0800d15c <TIM_TI_Stop>:
{
 800d15c:	b510      	push	{r4, lr}
	HAL_DMA_Abort(&hdma_tim2_ch1);
 800d15e:	4810      	ldr	r0, [pc, #64]	; (800d1a0 <TIM_TI_Stop+0x44>)
	HAL_TIM_Base_Stop(&htim2);
 800d160:	4c10      	ldr	r4, [pc, #64]	; (800d1a4 <TIM_TI_Stop+0x48>)
	HAL_DMA_Abort(&hdma_tim2_ch1);
 800d162:	f7f9 f9d5 	bl	8006510 <HAL_DMA_Abort>
	HAL_DMA_Abort(&hdma_tim2_ch2_ch4);
 800d166:	4810      	ldr	r0, [pc, #64]	; (800d1a8 <TIM_TI_Stop+0x4c>)
 800d168:	f7f9 f9d2 	bl	8006510 <HAL_DMA_Abort>
	HAL_TIM_Base_Stop_IT(&htim4);
 800d16c:	480f      	ldr	r0, [pc, #60]	; (800d1ac <TIM_TI_Stop+0x50>)
 800d16e:	f7fa fc71 	bl	8007a54 <HAL_TIM_Base_Stop_IT>
	HAL_TIM_Base_Stop(&htim2);
 800d172:	4620      	mov	r0, r4
 800d174:	f7fa fc4a 	bl	8007a0c <HAL_TIM_Base_Stop>
	TIM2->CCER &= ~TIM_CCER_CC1E;
 800d178:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800d17c:	6a1a      	ldr	r2, [r3, #32]
 800d17e:	f022 0201 	bic.w	r2, r2, #1
 800d182:	621a      	str	r2, [r3, #32]
	TIM2->CCER &= ~TIM_CCER_CC2E;
 800d184:	6a1a      	ldr	r2, [r3, #32]
 800d186:	f022 0210 	bic.w	r2, r2, #16
 800d18a:	621a      	str	r2, [r3, #32]
	__HAL_TIM_DISABLE_DMA(&htim2, TIM_DMA_CC1);
 800d18c:	6823      	ldr	r3, [r4, #0]
 800d18e:	68da      	ldr	r2, [r3, #12]
 800d190:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800d194:	60da      	str	r2, [r3, #12]
	__HAL_TIM_DISABLE_DMA(&htim2, TIM_DMA_CC2);
 800d196:	68da      	ldr	r2, [r3, #12]
 800d198:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d19c:	60da      	str	r2, [r3, #12]
}
 800d19e:	bd10      	pop	{r4, pc}
 800d1a0:	2000ce48 	.word	0x2000ce48
 800d1a4:	2000cf54 	.word	0x2000cf54
 800d1a8:	2000cf10 	.word	0x2000cf10
 800d1ac:	2000ce8c 	.word	0x2000ce8c

0800d1b0 <TIM_IC_DutyCycleDmaRestart>:
{
 800d1b0:	b570      	push	{r4, r5, r6, lr}
	HAL_DMA_Abort(&hdma_tim2_ch1);
 800d1b2:	4e0c      	ldr	r6, [pc, #48]	; (800d1e4 <TIM_IC_DutyCycleDmaRestart+0x34>)
	HAL_DMA_Abort(&hdma_tim2_ch2_ch4);
 800d1b4:	4c0c      	ldr	r4, [pc, #48]	; (800d1e8 <TIM_IC_DutyCycleDmaRestart+0x38>)
	HAL_DMA_Start(&hdma_tim2_ch1, (uint32_t)&(TIM2->CCR1), (uint32_t)counter.counterIc.ic1buffer, 1);
 800d1b6:	4d0d      	ldr	r5, [pc, #52]	; (800d1ec <TIM_IC_DutyCycleDmaRestart+0x3c>)
	HAL_DMA_Abort(&hdma_tim2_ch1);
 800d1b8:	4630      	mov	r0, r6
 800d1ba:	f7f9 f9a9 	bl	8006510 <HAL_DMA_Abort>
	HAL_DMA_Abort(&hdma_tim2_ch2_ch4);
 800d1be:	4620      	mov	r0, r4
 800d1c0:	f7f9 f9a6 	bl	8006510 <HAL_DMA_Abort>
	HAL_DMA_Start(&hdma_tim2_ch1, (uint32_t)&(TIM2->CCR1), (uint32_t)counter.counterIc.ic1buffer, 1);
 800d1c4:	462a      	mov	r2, r5
 800d1c6:	4630      	mov	r0, r6
 800d1c8:	2301      	movs	r3, #1
 800d1ca:	4909      	ldr	r1, [pc, #36]	; (800d1f0 <TIM_IC_DutyCycleDmaRestart+0x40>)
 800d1cc:	f7f9 f92e 	bl	800642c <HAL_DMA_Start>
	HAL_DMA_Start(&hdma_tim2_ch2_ch4, (uint32_t)&(TIM2->CCR2), (uint32_t)counter.counterIc.ic2buffer, 1);
 800d1d0:	f505 72dc 	add.w	r2, r5, #440	; 0x1b8
 800d1d4:	4620      	mov	r0, r4
 800d1d6:	2301      	movs	r3, #1
 800d1d8:	4906      	ldr	r1, [pc, #24]	; (800d1f4 <TIM_IC_DutyCycleDmaRestart+0x44>)
}
 800d1da:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	HAL_DMA_Start(&hdma_tim2_ch2_ch4, (uint32_t)&(TIM2->CCR2), (uint32_t)counter.counterIc.ic2buffer, 1);
 800d1de:	f7f9 b925 	b.w	800642c <HAL_DMA_Start>
 800d1e2:	bf00      	nop
 800d1e4:	2000ce48 	.word	0x2000ce48
 800d1e8:	2000cf10 	.word	0x2000cf10
 800d1ec:	20004860 	.word	0x20004860
 800d1f0:	40000034 	.word	0x40000034
 800d1f4:	40000038 	.word	0x40000038

0800d1f8 <TIM_IC_DutyCycle_Init>:
{
 800d1f8:	b508      	push	{r3, lr}
	HAL_TIM_Base_Stop_IT(&htim4);
 800d1fa:	4837      	ldr	r0, [pc, #220]	; (800d2d8 <TIM_IC_DutyCycle_Init+0xe0>)
 800d1fc:	f7fa fc2a 	bl	8007a54 <HAL_TIM_Base_Stop_IT>
	TIM2->CCER &= ~TIM_CCER_CC1E;
 800d200:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
	if(counter.icDutyCycle == DUTY_CYCLE_CH1_ENABLED){
 800d204:	4935      	ldr	r1, [pc, #212]	; (800d2dc <TIM_IC_DutyCycle_Init+0xe4>)
	TIM2->CCER &= ~TIM_CCER_CC1E;
 800d206:	6a1a      	ldr	r2, [r3, #32]
 800d208:	f022 0201 	bic.w	r2, r2, #1
 800d20c:	621a      	str	r2, [r3, #32]
	TIM2->CCER &= ~TIM_CCER_CC2E;
 800d20e:	6a1a      	ldr	r2, [r3, #32]
 800d210:	f022 0210 	bic.w	r2, r2, #16
 800d214:	621a      	str	r2, [r3, #32]
	if(counter.icDutyCycle == DUTY_CYCLE_CH1_ENABLED){
 800d216:	f891 23c8 	ldrb.w	r2, [r1, #968]	; 0x3c8
 800d21a:	2a01      	cmp	r2, #1
		TIM2->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800d21c:	699a      	ldr	r2, [r3, #24]
	if(counter.icDutyCycle == DUTY_CYCLE_CH1_ENABLED){
 800d21e:	d033      	beq.n	800d288 <TIM_IC_DutyCycle_Init+0x90>
		TIM2->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800d220:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800d224:	619a      	str	r2, [r3, #24]
		TIM2->CCMR1 &= ~TIM_CCMR1_CC1S;
 800d226:	699a      	ldr	r2, [r3, #24]
 800d228:	f022 0203 	bic.w	r2, r2, #3
 800d22c:	619a      	str	r2, [r3, #24]
		TIM2->CCMR1 |= TIM_CCMR1_CC1S_1;
 800d22e:	699a      	ldr	r2, [r3, #24]
 800d230:	f042 0202 	orr.w	r2, r2, #2
 800d234:	619a      	str	r2, [r3, #24]
		TIM2->CCER &= ~(uint16_t)(TIM_CCER_CC1NP);
 800d236:	6a1a      	ldr	r2, [r3, #32]
 800d238:	f022 0208 	bic.w	r2, r2, #8
 800d23c:	621a      	str	r2, [r3, #32]
		TIM2->CCER |= (uint16_t)(TIM_CCER_CC1P);
 800d23e:	6a1a      	ldr	r2, [r3, #32]
 800d240:	f042 0202 	orr.w	r2, r2, #2
 800d244:	621a      	str	r2, [r3, #32]
		TIM2->CCMR1 &= ~TIM_CCMR1_CC2S;
 800d246:	699a      	ldr	r2, [r3, #24]
 800d248:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800d24c:	619a      	str	r2, [r3, #24]
		TIM2->CCMR1 |= TIM_CCMR1_CC2S_0;
 800d24e:	699a      	ldr	r2, [r3, #24]
 800d250:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800d254:	619a      	str	r2, [r3, #24]
		TIM2->CCER &= ~(uint16_t)(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800d256:	6a1a      	ldr	r2, [r3, #32]
 800d258:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800d25c:	621a      	str	r2, [r3, #32]
		TIM2->SMCR &= ~TIM_SMCR_TS;
 800d25e:	689a      	ldr	r2, [r3, #8]
 800d260:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800d264:	609a      	str	r2, [r3, #8]
		TIM2->SMCR |= TIM_SMCR_TS_1 | TIM_SMCR_TS_2;
 800d266:	689a      	ldr	r2, [r3, #8]
 800d268:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 800d26c:	609a      	str	r2, [r3, #8]
	TIM2->SMCR &= ~TIM_SMCR_SMS;
 800d26e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800d272:	6893      	ldr	r3, [r2, #8]
 800d274:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d278:	f023 0307 	bic.w	r3, r3, #7
 800d27c:	6093      	str	r3, [r2, #8]
	TIM2->SMCR |= TIM_SMCR_SMS_2;
 800d27e:	6893      	ldr	r3, [r2, #8]
 800d280:	f043 0304 	orr.w	r3, r3, #4
 800d284:	6093      	str	r3, [r2, #8]
}
 800d286:	bd08      	pop	{r3, pc}
		TIM2->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800d288:	f022 020c 	bic.w	r2, r2, #12
 800d28c:	619a      	str	r2, [r3, #24]
		TIM2->CCMR1 &= ~TIM_CCMR1_CC1S;
 800d28e:	699a      	ldr	r2, [r3, #24]
 800d290:	f022 0203 	bic.w	r2, r2, #3
 800d294:	619a      	str	r2, [r3, #24]
		TIM2->CCMR1 |= TIM_CCMR1_CC1S_0;
 800d296:	699a      	ldr	r2, [r3, #24]
 800d298:	f042 0201 	orr.w	r2, r2, #1
 800d29c:	619a      	str	r2, [r3, #24]
		TIM2->CCER &= ~(uint16_t)(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800d29e:	6a1a      	ldr	r2, [r3, #32]
 800d2a0:	f022 020a 	bic.w	r2, r2, #10
 800d2a4:	621a      	str	r2, [r3, #32]
		TIM2->CCMR1 &= ~TIM_CCMR1_CC2S;
 800d2a6:	699a      	ldr	r2, [r3, #24]
 800d2a8:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800d2ac:	619a      	str	r2, [r3, #24]
		TIM2->CCMR1 |= TIM_CCMR1_CC2S_1;
 800d2ae:	699a      	ldr	r2, [r3, #24]
 800d2b0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800d2b4:	619a      	str	r2, [r3, #24]
		TIM2->CCER &= ~(uint16_t)(TIM_CCER_CC2NP);
 800d2b6:	6a1a      	ldr	r2, [r3, #32]
 800d2b8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800d2bc:	621a      	str	r2, [r3, #32]
		TIM2->CCER |= (uint16_t)(TIM_CCER_CC2P);
 800d2be:	6a1a      	ldr	r2, [r3, #32]
 800d2c0:	f042 0220 	orr.w	r2, r2, #32
 800d2c4:	621a      	str	r2, [r3, #32]
		TIM2->SMCR &= ~TIM_SMCR_TS;
 800d2c6:	689a      	ldr	r2, [r3, #8]
 800d2c8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800d2cc:	609a      	str	r2, [r3, #8]
		TIM2->SMCR |= TIM_SMCR_TS_0 | TIM_SMCR_TS_2;
 800d2ce:	689a      	ldr	r2, [r3, #8]
 800d2d0:	f042 0250 	orr.w	r2, r2, #80	; 0x50
 800d2d4:	609a      	str	r2, [r3, #8]
 800d2d6:	e7ca      	b.n	800d26e <TIM_IC_DutyCycle_Init+0x76>
 800d2d8:	2000ce8c 	.word	0x2000ce8c
 800d2dc:	20004850 	.word	0x20004850

0800d2e0 <TIM_IC_DutyCycle_Deinit>:
{
 800d2e0:	b538      	push	{r3, r4, r5, lr}
	TIM2->CCMR1 &= ~TIM_CCMR1_CC1S;
 800d2e2:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
	HAL_DMA_Start(&hdma_tim2_ch1, (uint32_t)&(TIM2->CCR1), (uint32_t)counter.counterIc.ic1buffer, counter.counterIc.ic1BufferSize);
 800d2e6:	4d22      	ldr	r5, [pc, #136]	; (800d370 <TIM_IC_DutyCycle_Deinit+0x90>)
	TIM2->CCMR1 &= ~TIM_CCMR1_CC1S;
 800d2e8:	69a3      	ldr	r3, [r4, #24]
	HAL_DMA_Start(&hdma_tim2_ch1, (uint32_t)&(TIM2->CCR1), (uint32_t)counter.counterIc.ic1buffer, counter.counterIc.ic1BufferSize);
 800d2ea:	4922      	ldr	r1, [pc, #136]	; (800d374 <TIM_IC_DutyCycle_Deinit+0x94>)
 800d2ec:	4822      	ldr	r0, [pc, #136]	; (800d378 <TIM_IC_DutyCycle_Deinit+0x98>)
	TIM2->CCMR1 &= ~TIM_CCMR1_CC1S;
 800d2ee:	f023 0303 	bic.w	r3, r3, #3
 800d2f2:	61a3      	str	r3, [r4, #24]
	TIM2->CCMR1 |= TIM_CCMR1_CC1S_0;
 800d2f4:	69a3      	ldr	r3, [r4, #24]
 800d2f6:	f043 0301 	orr.w	r3, r3, #1
 800d2fa:	61a3      	str	r3, [r4, #24]
	TIM2->CCER &= ~(uint16_t)(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800d2fc:	6a23      	ldr	r3, [r4, #32]
 800d2fe:	f023 030a 	bic.w	r3, r3, #10
 800d302:	6223      	str	r3, [r4, #32]
	TIM2->CCMR1 &= ~TIM_CCMR1_CC2S;
 800d304:	69a3      	ldr	r3, [r4, #24]
 800d306:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d30a:	61a3      	str	r3, [r4, #24]
	TIM2->CCMR1 |= TIM_CCMR1_CC2S_0;
 800d30c:	69a3      	ldr	r3, [r4, #24]
 800d30e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d312:	61a3      	str	r3, [r4, #24]
	TIM2->CCER &= ~(uint16_t)(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800d314:	6a23      	ldr	r3, [r4, #32]
 800d316:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800d31a:	6223      	str	r3, [r4, #32]
	TIM2->SMCR &= ~TIM_SMCR_TS;
 800d31c:	68a3      	ldr	r3, [r4, #8]
 800d31e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d322:	60a3      	str	r3, [r4, #8]
	TIM2->SMCR &= ~TIM_SMCR_SMS;
 800d324:	68a3      	ldr	r3, [r4, #8]
 800d326:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d32a:	f023 0307 	bic.w	r3, r3, #7
 800d32e:	60a3      	str	r3, [r4, #8]
	HAL_DMA_Start(&hdma_tim2_ch1, (uint32_t)&(TIM2->CCR1), (uint32_t)counter.counterIc.ic1buffer, counter.counterIc.ic1BufferSize);
 800d330:	88eb      	ldrh	r3, [r5, #6]
 800d332:	f105 0210 	add.w	r2, r5, #16
 800d336:	f7f9 f879 	bl	800642c <HAL_DMA_Start>
	HAL_DMA_Start(&hdma_tim2_ch2_ch4, (uint32_t)&(TIM2->CCR2), (uint32_t)counter.counterIc.ic2buffer, counter.counterIc.ic2BufferSize);
 800d33a:	892b      	ldrh	r3, [r5, #8]
 800d33c:	490f      	ldr	r1, [pc, #60]	; (800d37c <TIM_IC_DutyCycle_Deinit+0x9c>)
 800d33e:	4810      	ldr	r0, [pc, #64]	; (800d380 <TIM_IC_DutyCycle_Deinit+0xa0>)
 800d340:	f505 72e4 	add.w	r2, r5, #456	; 0x1c8
 800d344:	f7f9 f872 	bl	800642c <HAL_DMA_Start>
	TIM2->DIER |= TIM_DIER_CC1DE;
 800d348:	68e3      	ldr	r3, [r4, #12]
	HAL_TIM_Base_Start_IT(&htim4);
 800d34a:	480e      	ldr	r0, [pc, #56]	; (800d384 <TIM_IC_DutyCycle_Deinit+0xa4>)
	TIM2->DIER |= TIM_DIER_CC1DE;
 800d34c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800d350:	60e3      	str	r3, [r4, #12]
	TIM2->DIER |= TIM_DIER_CC2DE;
 800d352:	68e3      	ldr	r3, [r4, #12]
 800d354:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800d358:	60e3      	str	r3, [r4, #12]
	HAL_TIM_Base_Start_IT(&htim4);
 800d35a:	f7fa fb6f 	bl	8007a3c <HAL_TIM_Base_Start_IT>
	TIM2->CCER |= TIM_CCER_CC1E;
 800d35e:	6a23      	ldr	r3, [r4, #32]
 800d360:	f043 0301 	orr.w	r3, r3, #1
 800d364:	6223      	str	r3, [r4, #32]
	TIM2->CCER |= TIM_CCER_CC2E;
 800d366:	6a23      	ldr	r3, [r4, #32]
 800d368:	f043 0310 	orr.w	r3, r3, #16
 800d36c:	6223      	str	r3, [r4, #32]
}
 800d36e:	bd38      	pop	{r3, r4, r5, pc}
 800d370:	20004850 	.word	0x20004850
 800d374:	40000034 	.word	0x40000034
 800d378:	2000ce48 	.word	0x2000ce48
 800d37c:	40000038 	.word	0x40000038
 800d380:	2000cf10 	.word	0x2000cf10
 800d384:	2000ce8c 	.word	0x2000ce8c

0800d388 <TIM_IC_DutyCycle_Start>:
{
 800d388:	b538      	push	{r3, r4, r5, lr}
	HAL_DMA_Start(&hdma_tim2_ch1, (uint32_t)&(TIM2->CCR1), (uint32_t)counter.counterIc.ic1buffer, 1);
 800d38a:	4c16      	ldr	r4, [pc, #88]	; (800d3e4 <TIM_IC_DutyCycle_Start+0x5c>)
 800d38c:	4916      	ldr	r1, [pc, #88]	; (800d3e8 <TIM_IC_DutyCycle_Start+0x60>)
	HAL_TIM_Base_Start(&htim2);
 800d38e:	4d17      	ldr	r5, [pc, #92]	; (800d3ec <TIM_IC_DutyCycle_Start+0x64>)
	HAL_DMA_Start(&hdma_tim2_ch1, (uint32_t)&(TIM2->CCR1), (uint32_t)counter.counterIc.ic1buffer, 1);
 800d390:	4817      	ldr	r0, [pc, #92]	; (800d3f0 <TIM_IC_DutyCycle_Start+0x68>)
 800d392:	4622      	mov	r2, r4
 800d394:	2301      	movs	r3, #1
 800d396:	f7f9 f849 	bl	800642c <HAL_DMA_Start>
	HAL_DMA_Start(&hdma_tim2_ch2_ch4, (uint32_t)&(TIM2->CCR2), (uint32_t)counter.counterIc.ic2buffer, 1);
 800d39a:	f504 72dc 	add.w	r2, r4, #440	; 0x1b8
 800d39e:	2301      	movs	r3, #1
 800d3a0:	4914      	ldr	r1, [pc, #80]	; (800d3f4 <TIM_IC_DutyCycle_Start+0x6c>)
 800d3a2:	4815      	ldr	r0, [pc, #84]	; (800d3f8 <TIM_IC_DutyCycle_Start+0x70>)
 800d3a4:	f7f9 f842 	bl	800642c <HAL_DMA_Start>
	HAL_TIM_Base_Start(&htim2);
 800d3a8:	4628      	mov	r0, r5
 800d3aa:	f7fa fb1f 	bl	80079ec <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start_IT(&htim4);
 800d3ae:	4813      	ldr	r0, [pc, #76]	; (800d3fc <TIM_IC_DutyCycle_Start+0x74>)
 800d3b0:	f7fa fb44 	bl	8007a3c <HAL_TIM_Base_Start_IT>
	__HAL_TIM_ENABLE_DMA(&htim2, TIM_DMA_CC1);
 800d3b4:	682a      	ldr	r2, [r5, #0]
 800d3b6:	68d3      	ldr	r3, [r2, #12]
 800d3b8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800d3bc:	60d3      	str	r3, [r2, #12]
	__HAL_TIM_ENABLE_DMA(&htim2, TIM_DMA_CC2);
 800d3be:	68d1      	ldr	r1, [r2, #12]
	TIM2->CCER |= TIM_CCER_CC2E;
 800d3c0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
	__HAL_TIM_ENABLE_DMA(&htim2, TIM_DMA_CC2);
 800d3c4:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
 800d3c8:	60d1      	str	r1, [r2, #12]
	TIM2->CCER |= TIM_CCER_CC2E;
 800d3ca:	6a1a      	ldr	r2, [r3, #32]
 800d3cc:	f042 0210 	orr.w	r2, r2, #16
 800d3d0:	621a      	str	r2, [r3, #32]
	TIM2->CCER |= TIM_CCER_CC1E;
 800d3d2:	6a1a      	ldr	r2, [r3, #32]
	counter.bin = BIN0;
 800d3d4:	2100      	movs	r1, #0
	TIM2->CCER |= TIM_CCER_CC1E;
 800d3d6:	f042 0201 	orr.w	r2, r2, #1
 800d3da:	621a      	str	r2, [r3, #32]
	counter.bin = BIN0;
 800d3dc:	f884 13bd 	strb.w	r1, [r4, #957]	; 0x3bd
}
 800d3e0:	bd38      	pop	{r3, r4, r5, pc}
 800d3e2:	bf00      	nop
 800d3e4:	20004860 	.word	0x20004860
 800d3e8:	40000034 	.word	0x40000034
 800d3ec:	2000cf54 	.word	0x2000cf54
 800d3f0:	2000ce48 	.word	0x2000ce48
 800d3f4:	40000038 	.word	0x40000038
 800d3f8:	2000cf10 	.word	0x2000cf10
 800d3fc:	2000ce8c 	.word	0x2000ce8c

0800d400 <TIM_IC_DutyCycle_Stop>:
{
 800d400:	b508      	push	{r3, lr}
	HAL_DMA_Abort(&hdma_tim2_ch1);
 800d402:	480d      	ldr	r0, [pc, #52]	; (800d438 <TIM_IC_DutyCycle_Stop+0x38>)
 800d404:	f7f9 f884 	bl	8006510 <HAL_DMA_Abort>
	HAL_DMA_Abort(&hdma_tim2_ch2_ch4);
 800d408:	480c      	ldr	r0, [pc, #48]	; (800d43c <TIM_IC_DutyCycle_Stop+0x3c>)
 800d40a:	f7f9 f881 	bl	8006510 <HAL_DMA_Abort>
	TIM2->CCER &= ~TIM_CCER_CC1E;
 800d40e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
	__HAL_TIM_DISABLE_DMA(&htim2, TIM_DMA_CC1);
 800d412:	490b      	ldr	r1, [pc, #44]	; (800d440 <TIM_IC_DutyCycle_Stop+0x40>)
	TIM2->CCER &= ~TIM_CCER_CC1E;
 800d414:	6a1a      	ldr	r2, [r3, #32]
 800d416:	f022 0201 	bic.w	r2, r2, #1
 800d41a:	621a      	str	r2, [r3, #32]
	TIM2->CCER &= ~TIM_CCER_CC2E;
 800d41c:	6a1a      	ldr	r2, [r3, #32]
 800d41e:	f022 0210 	bic.w	r2, r2, #16
 800d422:	621a      	str	r2, [r3, #32]
	__HAL_TIM_DISABLE_DMA(&htim2, TIM_DMA_CC1);
 800d424:	680b      	ldr	r3, [r1, #0]
 800d426:	68da      	ldr	r2, [r3, #12]
 800d428:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800d42c:	60da      	str	r2, [r3, #12]
	__HAL_TIM_DISABLE_DMA(&htim2, TIM_DMA_CC2);
 800d42e:	68da      	ldr	r2, [r3, #12]
 800d430:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d434:	60da      	str	r2, [r3, #12]
}
 800d436:	bd08      	pop	{r3, pc}
 800d438:	2000ce48 	.word	0x2000ce48
 800d43c:	2000cf10 	.word	0x2000cf10
 800d440:	2000cf54 	.word	0x2000cf54

0800d444 <TIM_ETRP_Config>:
{
 800d444:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint32_t smcr = TIM2 -> SMCR;
 800d448:	f04f 4780 	mov.w	r7, #1073741824	; 0x40000000
	if(freq < (counter.tim2PrphClk / 4)){
 800d44c:	4e34      	ldr	r6, [pc, #208]	; (800d520 <TIM_ETRP_Config+0xdc>)
	uint32_t smcr = TIM2 -> SMCR;
 800d44e:	f8d7 8008 	ldr.w	r8, [r7, #8]
	if(freq < (counter.tim2PrphClk / 4)){
 800d452:	f8d6 03c0 	ldr.w	r0, [r6, #960]	; 0x3c0
{
 800d456:	ec55 4b10 	vmov	r4, r5, d0
	if(freq < (counter.tim2PrphClk / 4)){
 800d45a:	0880      	lsrs	r0, r0, #2
 800d45c:	f7f3 f80a 	bl	8000474 <__aeabi_ui2d>
 800d460:	4622      	mov	r2, r4
 800d462:	462b      	mov	r3, r5
 800d464:	f7f3 fb10 	bl	8000a88 <__aeabi_dcmpgt>
 800d468:	2800      	cmp	r0, #0
 800d46a:	d144      	bne.n	800d4f6 <TIM_ETRP_Config+0xb2>
	} else if ((freq >= (counter.tim2PrphClk / 4)) && freq < ((counter.tim2PrphClk / 2))){
 800d46c:	f8d6 03c0 	ldr.w	r0, [r6, #960]	; 0x3c0
 800d470:	0880      	lsrs	r0, r0, #2
 800d472:	f7f2 ffff 	bl	8000474 <__aeabi_ui2d>
 800d476:	4622      	mov	r2, r4
 800d478:	462b      	mov	r3, r5
 800d47a:	f408 5840 	and.w	r8, r8, #12288	; 0x3000
 800d47e:	f7f3 faef 	bl	8000a60 <__aeabi_dcmple>
 800d482:	bb08      	cbnz	r0, 800d4c8 <TIM_ETRP_Config+0x84>
	} else if ((freq >= (counter.tim2PrphClk / 2)) && (freq < (counter.tim2PrphClk))) {
 800d484:	f8d6 03c0 	ldr.w	r0, [r6, #960]	; 0x3c0
 800d488:	0840      	lsrs	r0, r0, #1
 800d48a:	f7f2 fff3 	bl	8000474 <__aeabi_ui2d>
 800d48e:	4622      	mov	r2, r4
 800d490:	462b      	mov	r3, r5
 800d492:	f7f3 fae5 	bl	8000a60 <__aeabi_dcmple>
 800d496:	b140      	cbz	r0, 800d4aa <TIM_ETRP_Config+0x66>
 800d498:	f8d6 03c0 	ldr.w	r0, [r6, #960]	; 0x3c0
 800d49c:	f7f2 ffea 	bl	8000474 <__aeabi_ui2d>
 800d4a0:	4622      	mov	r2, r4
 800d4a2:	462b      	mov	r3, r5
 800d4a4:	f7f3 faf0 	bl	8000a88 <__aeabi_dcmpgt>
 800d4a8:	bb58      	cbnz	r0, 800d502 <TIM_ETRP_Config+0xbe>
		if ((smcr & 0x3000) != TIM_SMCR_ETPS){
 800d4aa:	f5b8 5f40 	cmp.w	r8, #12288	; 0x3000
 800d4ae:	d009      	beq.n	800d4c4 <TIM_ETRP_Config+0x80>
			TIM2 -> SMCR &= ~TIM_SMCR_ETPS;
 800d4b0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800d4b4:	689a      	ldr	r2, [r3, #8]
 800d4b6:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800d4ba:	609a      	str	r2, [r3, #8]
			TIM2 -> SMCR |= TIM_SMCR_ETPS;													/* Set ETR prescaler to 8 */
 800d4bc:	689a      	ldr	r2, [r3, #8]
 800d4be:	f442 5240 	orr.w	r2, r2, #12288	; 0x3000
 800d4c2:	609a      	str	r2, [r3, #8]
}
 800d4c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	} else if ((freq >= (counter.tim2PrphClk / 4)) && freq < ((counter.tim2PrphClk / 2))){
 800d4c8:	f8d6 03c0 	ldr.w	r0, [r6, #960]	; 0x3c0
 800d4cc:	0840      	lsrs	r0, r0, #1
 800d4ce:	f7f2 ffd1 	bl	8000474 <__aeabi_ui2d>
 800d4d2:	4622      	mov	r2, r4
 800d4d4:	462b      	mov	r3, r5
 800d4d6:	f7f3 fad7 	bl	8000a88 <__aeabi_dcmpgt>
 800d4da:	2800      	cmp	r0, #0
 800d4dc:	d0d2      	beq.n	800d484 <TIM_ETRP_Config+0x40>
		if ((smcr & 0x3000) != TIM_SMCR_ETPS_0){
 800d4de:	f5b8 5f80 	cmp.w	r8, #4096	; 0x1000
 800d4e2:	d0ef      	beq.n	800d4c4 <TIM_ETRP_Config+0x80>
			TIM2 -> SMCR &= ~TIM_SMCR_ETPS;
 800d4e4:	68bb      	ldr	r3, [r7, #8]
 800d4e6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800d4ea:	60bb      	str	r3, [r7, #8]
			TIM2 -> SMCR |= TIM_SMCR_ETPS_0;												/* Set ETR prescaler to 2 */
 800d4ec:	68bb      	ldr	r3, [r7, #8]
 800d4ee:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800d4f2:	60bb      	str	r3, [r7, #8]
 800d4f4:	e7e6      	b.n	800d4c4 <TIM_ETRP_Config+0x80>
		TIM2 -> SMCR &= ~TIM_SMCR_ETPS;													/* Set ETR prescaler to 1 */
 800d4f6:	68bb      	ldr	r3, [r7, #8]
 800d4f8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800d4fc:	60bb      	str	r3, [r7, #8]
}
 800d4fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if ((smcr & 0x3000) != TIM_SMCR_ETPS_1){
 800d502:	f5b8 5f00 	cmp.w	r8, #8192	; 0x2000
 800d506:	d0dd      	beq.n	800d4c4 <TIM_ETRP_Config+0x80>
			TIM2 -> SMCR &= ~TIM_SMCR_ETPS;
 800d508:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800d50c:	689a      	ldr	r2, [r3, #8]
 800d50e:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800d512:	609a      	str	r2, [r3, #8]
			TIM2 -> SMCR |= TIM_SMCR_ETPS_1;												/* Set ETR prescaler to 4 */
 800d514:	689a      	ldr	r2, [r3, #8]
 800d516:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800d51a:	609a      	str	r2, [r3, #8]
 800d51c:	e7d2      	b.n	800d4c4 <TIM_ETRP_Config+0x80>
 800d51e:	bf00      	nop
 800d520:	20004850 	.word	0x20004850

0800d524 <TIM_IC1_PSC_Config>:
	TIM2->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800d524:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
	switch(prescVal){
 800d528:	2804      	cmp	r0, #4
	TIM2->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800d52a:	699a      	ldr	r2, [r3, #24]
 800d52c:	f022 020c 	bic.w	r2, r2, #12
 800d530:	619a      	str	r2, [r3, #24]
		TIM2->CCMR1 |= TIM_CCMR1_IC1PSC_1; break;
 800d532:	699a      	ldr	r2, [r3, #24]
	switch(prescVal){
 800d534:	d00f      	beq.n	800d556 <TIM_IC1_PSC_Config+0x32>
 800d536:	2808      	cmp	r0, #8
 800d538:	d009      	beq.n	800d54e <TIM_IC1_PSC_Config+0x2a>
 800d53a:	2802      	cmp	r0, #2
 800d53c:	d003      	beq.n	800d546 <TIM_IC1_PSC_Config+0x22>
		TIM2->CCMR1 &= ~TIM_CCMR1_IC1PSC; break;
 800d53e:	f022 020c 	bic.w	r2, r2, #12
 800d542:	619a      	str	r2, [r3, #24]
}
 800d544:	4770      	bx	lr
		TIM2->CCMR1 |= TIM_CCMR1_IC1PSC_0; break;
 800d546:	f042 0204 	orr.w	r2, r2, #4
 800d54a:	619a      	str	r2, [r3, #24]
 800d54c:	4770      	bx	lr
		TIM2->CCMR1 |= TIM_CCMR1_IC1PSC; break;
 800d54e:	f042 020c 	orr.w	r2, r2, #12
 800d552:	619a      	str	r2, [r3, #24]
 800d554:	4770      	bx	lr
		TIM2->CCMR1 |= TIM_CCMR1_IC1PSC_1; break;
 800d556:	f042 0208 	orr.w	r2, r2, #8
 800d55a:	619a      	str	r2, [r3, #24]
 800d55c:	4770      	bx	lr
 800d55e:	bf00      	nop

0800d560 <TIM_IC2_PSC_Config>:
	TIM2->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800d560:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
	switch(prescVal){
 800d564:	2804      	cmp	r0, #4
	TIM2->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800d566:	699a      	ldr	r2, [r3, #24]
 800d568:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800d56c:	619a      	str	r2, [r3, #24]
		TIM2->CCMR1 |= TIM_CCMR1_IC2PSC_1; break;
 800d56e:	699a      	ldr	r2, [r3, #24]
	switch(prescVal){
 800d570:	d00f      	beq.n	800d592 <TIM_IC2_PSC_Config+0x32>
 800d572:	2808      	cmp	r0, #8
 800d574:	d009      	beq.n	800d58a <TIM_IC2_PSC_Config+0x2a>
 800d576:	2802      	cmp	r0, #2
 800d578:	d003      	beq.n	800d582 <TIM_IC2_PSC_Config+0x22>
		TIM2->CCMR1 &= ~TIM_CCMR1_IC2PSC; break;
 800d57a:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800d57e:	619a      	str	r2, [r3, #24]
}
 800d580:	4770      	bx	lr
		TIM2->CCMR1 |= TIM_CCMR1_IC2PSC_0; break;
 800d582:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800d586:	619a      	str	r2, [r3, #24]
 800d588:	4770      	bx	lr
		TIM2->CCMR1 |= TIM_CCMR1_IC2PSC; break;
 800d58a:	f442 6240 	orr.w	r2, r2, #3072	; 0xc00
 800d58e:	619a      	str	r2, [r3, #24]
 800d590:	4770      	bx	lr
		TIM2->CCMR1 |= TIM_CCMR1_IC2PSC_1; break;
 800d592:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800d596:	619a      	str	r2, [r3, #24]
 800d598:	4770      	bx	lr
 800d59a:	bf00      	nop

0800d59c <TIM_IC1_RisingFalling>:
	TIM2->CCER |= (TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800d59c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800d5a0:	6a13      	ldr	r3, [r2, #32]
 800d5a2:	f043 030a 	orr.w	r3, r3, #10
 800d5a6:	6213      	str	r3, [r2, #32]
}
 800d5a8:	4770      	bx	lr
 800d5aa:	bf00      	nop

0800d5ac <TIM_IC1_RisingOnly>:
	TIM2->CCER &= ~(uint16_t)(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800d5ac:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800d5b0:	6a13      	ldr	r3, [r2, #32]
 800d5b2:	f023 030a 	bic.w	r3, r3, #10
 800d5b6:	6213      	str	r3, [r2, #32]
}
 800d5b8:	4770      	bx	lr
 800d5ba:	bf00      	nop

0800d5bc <TIM_IC1_FallingOnly>:
	TIM2->CCER &= ~(uint16_t)(TIM_CCER_CC1NP);
 800d5bc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800d5c0:	6a1a      	ldr	r2, [r3, #32]
 800d5c2:	f022 0208 	bic.w	r2, r2, #8
 800d5c6:	621a      	str	r2, [r3, #32]
	TIM2->CCER |= (uint16_t)(TIM_CCER_CC1P);
 800d5c8:	6a1a      	ldr	r2, [r3, #32]
 800d5ca:	f042 0202 	orr.w	r2, r2, #2
 800d5ce:	621a      	str	r2, [r3, #32]
}
 800d5d0:	4770      	bx	lr
 800d5d2:	bf00      	nop

0800d5d4 <TIM_IC2_RisingFalling>:
	TIM2->CCER |= (TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800d5d4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800d5d8:	6a13      	ldr	r3, [r2, #32]
 800d5da:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 800d5de:	6213      	str	r3, [r2, #32]
}
 800d5e0:	4770      	bx	lr
 800d5e2:	bf00      	nop

0800d5e4 <TIM_IC2_RisingOnly>:
	TIM2->CCER &= ~(uint16_t)(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800d5e4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800d5e8:	6a13      	ldr	r3, [r2, #32]
 800d5ea:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800d5ee:	6213      	str	r3, [r2, #32]
}
 800d5f0:	4770      	bx	lr
 800d5f2:	bf00      	nop

0800d5f4 <TIM_IC2_FallingOnly>:
	TIM2->CCER &= ~(uint16_t)(TIM_CCER_CC2NP);
 800d5f4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800d5f8:	6a1a      	ldr	r2, [r3, #32]
 800d5fa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800d5fe:	621a      	str	r2, [r3, #32]
	TIM2->CCER |= (uint16_t)(TIM_CCER_CC2P);
 800d600:	6a1a      	ldr	r2, [r3, #32]
 800d602:	f042 0220 	orr.w	r2, r2, #32
 800d606:	621a      	str	r2, [r3, #32]
}
 800d608:	4770      	bx	lr
 800d60a:	bf00      	nop

0800d60c <TIM_TI_Sequence_AB>:
	TIM2->SMCR &= ~TIM_SMCR_TS;
 800d60c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
	counter.abba = BIN0;
 800d610:	490b      	ldr	r1, [pc, #44]	; (800d640 <TIM_TI_Sequence_AB+0x34>)
	TIM2->SMCR &= ~TIM_SMCR_TS;
 800d612:	689a      	ldr	r2, [r3, #8]
 800d614:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800d618:	609a      	str	r2, [r3, #8]
	TIM2->SMCR |= TIM_SMCR_TS_0 | TIM_SMCR_TS_2;
 800d61a:	689a      	ldr	r2, [r3, #8]
 800d61c:	f042 0250 	orr.w	r2, r2, #80	; 0x50
 800d620:	609a      	str	r2, [r3, #8]
	TIM2->SMCR &= ~TIM_SMCR_SMS;
 800d622:	689a      	ldr	r2, [r3, #8]
 800d624:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800d628:	f022 0207 	bic.w	r2, r2, #7
 800d62c:	609a      	str	r2, [r3, #8]
	TIM2->SMCR |= TIM_SMCR_SMS_3;
 800d62e:	689a      	ldr	r2, [r3, #8]
	counter.abba = BIN0;
 800d630:	2000      	movs	r0, #0
	TIM2->SMCR |= TIM_SMCR_SMS_3;
 800d632:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800d636:	609a      	str	r2, [r3, #8]
	counter.abba = BIN0;
 800d638:	f881 03ce 	strb.w	r0, [r1, #974]	; 0x3ce
}
 800d63c:	4770      	bx	lr
 800d63e:	bf00      	nop
 800d640:	20004850 	.word	0x20004850

0800d644 <TIM_TI_Sequence_BA>:
	TIM2->SMCR &= ~TIM_SMCR_TS;
 800d644:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
	counter.abba = BIN1;
 800d648:	490b      	ldr	r1, [pc, #44]	; (800d678 <TIM_TI_Sequence_BA+0x34>)
	TIM2->SMCR &= ~TIM_SMCR_TS;
 800d64a:	689a      	ldr	r2, [r3, #8]
 800d64c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800d650:	609a      	str	r2, [r3, #8]
	TIM2->SMCR |= TIM_SMCR_TS_1 | TIM_SMCR_TS_2;
 800d652:	689a      	ldr	r2, [r3, #8]
 800d654:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 800d658:	609a      	str	r2, [r3, #8]
	TIM2->SMCR &= ~TIM_SMCR_SMS;
 800d65a:	689a      	ldr	r2, [r3, #8]
 800d65c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800d660:	f022 0207 	bic.w	r2, r2, #7
 800d664:	609a      	str	r2, [r3, #8]
	TIM2->SMCR |= TIM_SMCR_SMS_3;
 800d666:	689a      	ldr	r2, [r3, #8]
	counter.abba = BIN1;
 800d668:	2001      	movs	r0, #1
	TIM2->SMCR |= TIM_SMCR_SMS_3;
 800d66a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800d66e:	609a      	str	r2, [r3, #8]
	counter.abba = BIN1;
 800d670:	f881 03ce 	strb.w	r0, [r1, #974]	; 0x3ce
}
 800d674:	4770      	bx	lr
 800d676:	bf00      	nop
 800d678:	20004850 	.word	0x20004850

0800d67c <TIM_ARR_PSC_Config>:
 * @brief  Function settings ARR and PSC values of TIM4 (gate time) - ETR, REF
 * @params arr, psc
 * @retval none
 */
void TIM_ARR_PSC_Config(uint16_t arr, uint16_t psc)
{
 800d67c:	b538      	push	{r3, r4, r5, lr}
	htim4.Instance->ARR = arr;
 800d67e:	4d0d      	ldr	r5, [pc, #52]	; (800d6b4 <TIM_ARR_PSC_Config+0x38>)
	htim4.Instance->PSC = psc;

	if(counter.state!=COUNTER_IC){
 800d680:	4c0d      	ldr	r4, [pc, #52]	; (800d6b8 <TIM_ARR_PSC_Config+0x3c>)
	htim4.Instance->ARR = arr;
 800d682:	682b      	ldr	r3, [r5, #0]
 800d684:	62d8      	str	r0, [r3, #44]	; 0x2c
	htim4.Instance->PSC = psc;
 800d686:	6299      	str	r1, [r3, #40]	; 0x28
	if(counter.state!=COUNTER_IC){
 800d688:	f894 23b8 	ldrb.w	r2, [r4, #952]	; 0x3b8
 800d68c:	2a02      	cmp	r2, #2
 800d68e:	d00b      	beq.n	800d6a8 <TIM_ARR_PSC_Config+0x2c>
		xStartTime = xTaskGetTickCount();
 800d690:	f7fc fc68 	bl	8009f64 <xTaskGetTickCount>
		__HAL_TIM_ENABLE(&htim4);
 800d694:	682b      	ldr	r3, [r5, #0]
		xStartTime = xTaskGetTickCount();
 800d696:	4909      	ldr	r1, [pc, #36]	; (800d6bc <TIM_ARR_PSC_Config+0x40>)
		__HAL_TIM_ENABLE(&htim4);
 800d698:	681a      	ldr	r2, [r3, #0]
		xStartTime = xTaskGetTickCount();
 800d69a:	6008      	str	r0, [r1, #0]
		__HAL_TIM_ENABLE(&htim4);
 800d69c:	f042 0201 	orr.w	r2, r2, #1
		counter.sampleCntChange = SAMPLE_COUNT_CHANGED;
 800d6a0:	2100      	movs	r1, #0
		__HAL_TIM_ENABLE(&htim4);
 800d6a2:	601a      	str	r2, [r3, #0]
		counter.sampleCntChange = SAMPLE_COUNT_CHANGED;
 800d6a4:	f884 13c4 	strb.w	r1, [r4, #964]	; 0x3c4
 800d6a8:	695a      	ldr	r2, [r3, #20]
 800d6aa:	f042 0201 	orr.w	r2, r2, #1
 800d6ae:	615a      	str	r2, [r3, #20]
	}

	/* Generate an update event to reload the Prescaler and the repetition counter immediately */
	//TIM4->EGR |= TIM_EGR_UG;
	LL_TIM_GenerateEvent_UPDATE(htim4.Instance);
}
 800d6b0:	bd38      	pop	{r3, r4, r5, pc}
 800d6b2:	bf00      	nop
 800d6b4:	2000ce8c 	.word	0x2000ce8c
 800d6b8:	20004850 	.word	0x20004850
 800d6bc:	20004848 	.word	0x20004848

0800d6c0 <TIM_REF_SecondInputDisable>:

void TIM_REF_SecondInputDisable(void){
	//TIM4->CR1 &= ~TIM_CR1_CEN;
	__HAL_TIM_DISABLE(&htim4);
 800d6c0:	4b08      	ldr	r3, [pc, #32]	; (800d6e4 <TIM_REF_SecondInputDisable+0x24>)
 800d6c2:	681b      	ldr	r3, [r3, #0]
 800d6c4:	6a19      	ldr	r1, [r3, #32]
 800d6c6:	f241 1211 	movw	r2, #4369	; 0x1111
 800d6ca:	4211      	tst	r1, r2
 800d6cc:	d108      	bne.n	800d6e0 <TIM_REF_SecondInputDisable+0x20>
 800d6ce:	6a19      	ldr	r1, [r3, #32]
 800d6d0:	f240 4244 	movw	r2, #1092	; 0x444
 800d6d4:	4211      	tst	r1, r2
 800d6d6:	d103      	bne.n	800d6e0 <TIM_REF_SecondInputDisable+0x20>
 800d6d8:	681a      	ldr	r2, [r3, #0]
 800d6da:	f022 0201 	bic.w	r2, r2, #1
 800d6de:	601a      	str	r2, [r3, #0]
}
 800d6e0:	4770      	bx	lr
 800d6e2:	bf00      	nop
 800d6e4:	2000ce8c 	.word	0x2000ce8c

0800d6e8 <TIM_REF_Reconfig_cnt>:

void TIM_REF_Reconfig_cnt(uint32_t sampleCount)
{
 800d6e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d6ec:	b084      	sub	sp, #16
 800d6ee:	4680      	mov	r8, r0
	uint32_t dummy;
	uint32_t periphClock = HAL_RCC_GetPCLK1Freq()*2;  // TIM4 periph clock
 800d6f0:	f7f9 fd7c 	bl	80071ec <HAL_RCC_GetPCLK1Freq>
 800d6f4:	4607      	mov	r7, r0

	xStartTime = xTaskGetTickCount();
 800d6f6:	f7fc fc35 	bl	8009f64 <xTaskGetTickCount>
	counter.sampleCntChange = SAMPLE_COUNT_CHANGED;

	TIM_Reconfig(&htim4,periphClock,sampleCount,&dummy,false);
 800d6fa:	4c0a      	ldr	r4, [pc, #40]	; (800d724 <TIM_REF_Reconfig_cnt+0x3c>)
	xStartTime = xTaskGetTickCount();
 800d6fc:	4b0a      	ldr	r3, [pc, #40]	; (800d728 <TIM_REF_Reconfig_cnt+0x40>)
	counter.sampleCntChange = SAMPLE_COUNT_CHANGED;
 800d6fe:	4e0b      	ldr	r6, [pc, #44]	; (800d72c <TIM_REF_Reconfig_cnt+0x44>)
	xStartTime = xTaskGetTickCount();
 800d700:	6018      	str	r0, [r3, #0]
	counter.sampleCntChange = SAMPLE_COUNT_CHANGED;
 800d702:	2500      	movs	r5, #0
	TIM_Reconfig(&htim4,periphClock,sampleCount,&dummy,false);
 800d704:	4642      	mov	r2, r8
 800d706:	0079      	lsls	r1, r7, #1
 800d708:	ab03      	add	r3, sp, #12
 800d70a:	4620      	mov	r0, r4
 800d70c:	9500      	str	r5, [sp, #0]
	counter.sampleCntChange = SAMPLE_COUNT_CHANGED;
 800d70e:	f886 53c4 	strb.w	r5, [r6, #964]	; 0x3c4
	TIM_Reconfig(&htim4,periphClock,sampleCount,&dummy,false);
 800d712:	f7fe feb7 	bl	800c484 <TIM_Reconfig>
	HAL_TIM_Base_Start(&htim4);
 800d716:	4620      	mov	r0, r4
 800d718:	f7fa f968 	bl	80079ec <HAL_TIM_Base_Start>
}
 800d71c:	b004      	add	sp, #16
 800d71e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d722:	bf00      	nop
 800d724:	2000ce8c 	.word	0x2000ce8c
 800d728:	20004848 	.word	0x20004848
 800d72c:	20004850 	.word	0x20004850

0800d730 <TIM_ETPS_GetPrescaler>:
 * @params none
 * @retval etps: ETRP prescaler register value
 */
uint8_t TIM_ETPS_GetPrescaler(void)
{
	uint16_t etpsRegVal = ((TIM2->SMCR) & 0x3000) >> 12;			/* ETR prescaler register value */
 800d730:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800d734:	689b      	ldr	r3, [r3, #8]
 */
uint8_t TIM_GetPrescaler(uint32_t regPrescValue)
{
	uint8_t presc;
	/* Save the real value of ICxPSC prescaler for later calculations */
	switch(regPrescValue){
 800d736:	f3c3 3301 	ubfx	r3, r3, #12, #2
 800d73a:	2b02      	cmp	r3, #2
 800d73c:	d006      	beq.n	800d74c <TIM_ETPS_GetPrescaler+0x1c>
 800d73e:	2b03      	cmp	r3, #3
 800d740:	d006      	beq.n	800d750 <TIM_ETPS_GetPrescaler+0x20>
 800d742:	2b01      	cmp	r3, #1
	case 0:
		presc = 1; break;
 800d744:	bf0c      	ite	eq
 800d746:	2002      	moveq	r0, #2
 800d748:	2001      	movne	r0, #1
 800d74a:	4770      	bx	lr
	case 1:
		presc = 2; break;
	case 2:
		presc = 4; break;
 800d74c:	2004      	movs	r0, #4
 800d74e:	4770      	bx	lr
	case 3:
		presc = 8; break;
 800d750:	2008      	movs	r0, #8
}
 800d752:	4770      	bx	lr

0800d754 <TIM_IC1PSC_GetPrescaler>:
	uint32_t ic1psc = ((TIM2->CCMR1) & TIM_CCMR1_IC1PSC_Msk) >> TIM_CCMR1_IC1PSC_Pos;
 800d754:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800d758:	699b      	ldr	r3, [r3, #24]
 800d75a:	f3c3 0381 	ubfx	r3, r3, #2, #2
	switch(regPrescValue){
 800d75e:	2b02      	cmp	r3, #2
 800d760:	d006      	beq.n	800d770 <TIM_IC1PSC_GetPrescaler+0x1c>
 800d762:	2b03      	cmp	r3, #3
 800d764:	d006      	beq.n	800d774 <TIM_IC1PSC_GetPrescaler+0x20>
 800d766:	2b01      	cmp	r3, #1
		presc = 1; break;
 800d768:	bf0c      	ite	eq
 800d76a:	2002      	moveq	r0, #2
 800d76c:	2001      	movne	r0, #1
 800d76e:	4770      	bx	lr
		presc = 4; break;
 800d770:	2004      	movs	r0, #4
 800d772:	4770      	bx	lr
		presc = 8; break;
 800d774:	2008      	movs	r0, #8
}
 800d776:	4770      	bx	lr

0800d778 <TIM_IC2PSC_GetPrescaler>:
	uint32_t ic2psc = ((TIM2->CCMR1) & TIM_CCMR1_IC2PSC_Msk) >> TIM_CCMR1_IC2PSC_Pos;
 800d778:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800d77c:	699b      	ldr	r3, [r3, #24]
 800d77e:	f3c3 2381 	ubfx	r3, r3, #10, #2
	switch(regPrescValue){
 800d782:	2b02      	cmp	r3, #2
 800d784:	d006      	beq.n	800d794 <TIM_IC2PSC_GetPrescaler+0x1c>
 800d786:	2b03      	cmp	r3, #3
 800d788:	d006      	beq.n	800d798 <TIM_IC2PSC_GetPrescaler+0x20>
 800d78a:	2b01      	cmp	r3, #1
		presc = 1; break;
 800d78c:	bf0c      	ite	eq
 800d78e:	2002      	moveq	r0, #2
 800d790:	2001      	movne	r0, #1
 800d792:	4770      	bx	lr
		presc = 4; break;
 800d794:	2004      	movs	r0, #4
 800d796:	4770      	bx	lr
		presc = 8; break;
 800d798:	2008      	movs	r0, #8
}
 800d79a:	4770      	bx	lr

0800d79c <DMA_TransferComplete>:
 */
bool DMA_TransferComplete(DMA_HandleTypeDef *dmah)
{
	uint32_t dmaIsrReg = dmah->DmaBaseAddress->ISR;

	if(dmaIsrReg & (uint32_t)(DMA_FLAG_TC1 << dmah->ChannelIndex)){
 800d79c:	e9d0 210f 	ldrd	r2, r1, [r0, #60]	; 0x3c
 800d7a0:	2302      	movs	r3, #2
	uint32_t dmaIsrReg = dmah->DmaBaseAddress->ISR;
 800d7a2:	6810      	ldr	r0, [r2, #0]
	if(dmaIsrReg & (uint32_t)(DMA_FLAG_TC1 << dmah->ChannelIndex)){
 800d7a4:	408b      	lsls	r3, r1
 800d7a6:	4018      	ands	r0, r3
		/* Clear the transfer complete flag */
		dmah->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << dmah->ChannelIndex;
 800d7a8:	bf1c      	itt	ne
 800d7aa:	6053      	strne	r3, [r2, #4]
		//		}
		return true;
 800d7ac:	2001      	movne	r0, #1
	} else {
		return false;
	}
}
 800d7ae:	4770      	bx	lr

0800d7b0 <DMA_Restart>:
 *         the configuration information for the specified DMA Channel.
 * @retval None
 */
void DMA_Restart(DMA_HandleTypeDef *dmah)
{
	if(dmah == &hdma_tim2_ch1){
 800d7b0:	4b0e      	ldr	r3, [pc, #56]	; (800d7ec <DMA_Restart+0x3c>)
 800d7b2:	4298      	cmp	r0, r3
{
 800d7b4:	b510      	push	{r4, lr}
	if(dmah == &hdma_tim2_ch1){
 800d7b6:	d00c      	beq.n	800d7d2 <DMA_Restart+0x22>
		HAL_DMA_Abort(&hdma_tim2_ch1);
		HAL_DMA_Start(&hdma_tim2_ch1, (uint32_t)&(TIM2->CCR1), (uint32_t)counter.counterIc.ic1buffer, counter.counterIc.ic1BufferSize);
	}else{
		HAL_DMA_Abort(&hdma_tim2_ch2_ch4);
 800d7b8:	480d      	ldr	r0, [pc, #52]	; (800d7f0 <DMA_Restart+0x40>)
 800d7ba:	f7f8 fea9 	bl	8006510 <HAL_DMA_Abort>
		HAL_DMA_Start(&hdma_tim2_ch2_ch4, (uint32_t)&(TIM2->CCR2), (uint32_t)counter.counterIc.ic2buffer, counter.counterIc.ic2BufferSize);
 800d7be:	4a0d      	ldr	r2, [pc, #52]	; (800d7f4 <DMA_Restart+0x44>)
 800d7c0:	490d      	ldr	r1, [pc, #52]	; (800d7f8 <DMA_Restart+0x48>)
 800d7c2:	8913      	ldrh	r3, [r2, #8]
 800d7c4:	480a      	ldr	r0, [pc, #40]	; (800d7f0 <DMA_Restart+0x40>)
 800d7c6:	f502 72e4 	add.w	r2, r2, #456	; 0x1c8
	}
}
 800d7ca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		HAL_DMA_Start(&hdma_tim2_ch2_ch4, (uint32_t)&(TIM2->CCR2), (uint32_t)counter.counterIc.ic2buffer, counter.counterIc.ic2BufferSize);
 800d7ce:	f7f8 be2d 	b.w	800642c <HAL_DMA_Start>
 800d7d2:	4604      	mov	r4, r0
		HAL_DMA_Abort(&hdma_tim2_ch1);
 800d7d4:	f7f8 fe9c 	bl	8006510 <HAL_DMA_Abort>
		HAL_DMA_Start(&hdma_tim2_ch1, (uint32_t)&(TIM2->CCR1), (uint32_t)counter.counterIc.ic1buffer, counter.counterIc.ic1BufferSize);
 800d7d8:	4a06      	ldr	r2, [pc, #24]	; (800d7f4 <DMA_Restart+0x44>)
 800d7da:	4908      	ldr	r1, [pc, #32]	; (800d7fc <DMA_Restart+0x4c>)
 800d7dc:	88d3      	ldrh	r3, [r2, #6]
 800d7de:	4620      	mov	r0, r4
 800d7e0:	3210      	adds	r2, #16
}
 800d7e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		HAL_DMA_Start(&hdma_tim2_ch1, (uint32_t)&(TIM2->CCR1), (uint32_t)counter.counterIc.ic1buffer, counter.counterIc.ic1BufferSize);
 800d7e6:	f7f8 be21 	b.w	800642c <HAL_DMA_Start>
 800d7ea:	bf00      	nop
 800d7ec:	2000ce48 	.word	0x2000ce48
 800d7f0:	2000cf10 	.word	0x2000cf10
 800d7f4:	20004850 	.word	0x20004850
 800d7f8:	40000038 	.word	0x40000038
 800d7fc:	40000034 	.word	0x40000034

0800d800 <MX_TIM6_Init>:
 * @note   TIM6 Update event occurs each TIM6CLK/256
 * @param  None
 * @retval None
 */
void MX_TIM6_Init(void)
{
 800d800:	b530      	push	{r4, r5, lr}
	TIM_MasterConfigTypeDef sMasterConfig;

	/*##-1- Configure the TIM peripheral #######################################*/
	/* Time base configuration */
	htim6.Instance = TIM6;
 800d802:	4c0b      	ldr	r4, [pc, #44]	; (800d830 <MX_TIM6_Init+0x30>)
 800d804:	4b0b      	ldr	r3, [pc, #44]	; (800d834 <MX_TIM6_Init+0x34>)
 800d806:	6023      	str	r3, [r4, #0]
{
 800d808:	b085      	sub	sp, #20

	htim6.Init.Period = 0x7FF;
	htim6.Init.Prescaler = 0;
 800d80a:	2500      	movs	r5, #0
	htim6.Init.Period = 0x7FF;
 800d80c:	f240 73ff 	movw	r3, #2047	; 0x7ff
	htim6.Init.ClockDivision = 0;
	htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
	HAL_TIM_Base_Init(&htim6);
 800d810:	4620      	mov	r0, r4
	htim6.Init.Period = 0x7FF;
 800d812:	60e3      	str	r3, [r4, #12]
	htim6.Init.Prescaler = 0;
 800d814:	6065      	str	r5, [r4, #4]
	htim6.Init.ClockDivision = 0;
 800d816:	6125      	str	r5, [r4, #16]
	htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800d818:	60a5      	str	r5, [r4, #8]
	HAL_TIM_Base_Init(&htim6);
 800d81a:	f7fa f82f 	bl	800787c <HAL_TIM_Base_Init>

	/* TIM6 TRGO selection */
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800d81e:	2320      	movs	r3, #32
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;

	HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig);
 800d820:	4620      	mov	r0, r4
 800d822:	a901      	add	r1, sp, #4
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800d824:	9503      	str	r5, [sp, #12]
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800d826:	9301      	str	r3, [sp, #4]
	HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig);
 800d828:	f7fb f922 	bl	8008a70 <HAL_TIMEx_MasterConfigSynchronization>

	/*##-2- Enable TIM peripheral counter ######################################*/
	//HAL_TIM_Base_Start(&htim6);
}
 800d82c:	b005      	add	sp, #20
 800d82e:	bd30      	pop	{r4, r5, pc}
 800d830:	2000d05c 	.word	0x2000d05c
 800d834:	40001000 	.word	0x40001000

0800d838 <MX_TIM7_Init>:
 * @note   TIM6 Update event occurs each TIM6CLK/256
 * @param  None
 * @retval None
 */
void MX_TIM7_Init(void)
{
 800d838:	b530      	push	{r4, r5, lr}
	TIM_MasterConfigTypeDef sMasterConfig;

	/*##-1- Configure the TIM peripheral #######################################*/
	/* Time base configuration */
	htim7.Instance = TIM7;
 800d83a:	4c0b      	ldr	r4, [pc, #44]	; (800d868 <MX_TIM7_Init+0x30>)
 800d83c:	4b0b      	ldr	r3, [pc, #44]	; (800d86c <MX_TIM7_Init+0x34>)
 800d83e:	6023      	str	r3, [r4, #0]
{
 800d840:	b085      	sub	sp, #20

	htim7.Init.Period = 0x7FF;
	htim7.Init.Prescaler = 0;
 800d842:	2500      	movs	r5, #0
	htim7.Init.Period = 0x7FF;
 800d844:	f240 73ff 	movw	r3, #2047	; 0x7ff
	htim7.Init.ClockDivision = 0;
	htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
	HAL_TIM_Base_Init(&htim7);
 800d848:	4620      	mov	r0, r4
	htim7.Init.Period = 0x7FF;
 800d84a:	60e3      	str	r3, [r4, #12]
	htim7.Init.Prescaler = 0;
 800d84c:	6065      	str	r5, [r4, #4]
	htim7.Init.ClockDivision = 0;
 800d84e:	6125      	str	r5, [r4, #16]
	htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800d850:	60a5      	str	r5, [r4, #8]
	HAL_TIM_Base_Init(&htim7);
 800d852:	f7fa f813 	bl	800787c <HAL_TIM_Base_Init>

	/* TIM6 TRGO selection */
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800d856:	2320      	movs	r3, #32
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;

	HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig);
 800d858:	4620      	mov	r0, r4
 800d85a:	a901      	add	r1, sp, #4
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800d85c:	9503      	str	r5, [sp, #12]
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800d85e:	9301      	str	r3, [sp, #4]
	HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig);
 800d860:	f7fb f906 	bl	8008a70 <HAL_TIMEx_MasterConfigSynchronization>

	/*##-2- Enable TIM peripheral counter ######################################*/
	//HAL_TIM_Base_Start(&htim6);
}
 800d864:	b005      	add	sp, #20
 800d866:	bd30      	pop	{r4, r5, pc}
 800d868:	2000d0dc 	.word	0x2000d0dc
 800d86c:	40001400 	.word	0x40001400

0800d870 <TIM6_GEN_DAC_MspInit>:

#ifdef USE_GEN

void TIM6_GEN_DAC_MspInit(TIM_HandleTypeDef* htim_base)
{
	__TIM6_CLK_ENABLE();
 800d870:	4b06      	ldr	r3, [pc, #24]	; (800d88c <TIM6_GEN_DAC_MspInit+0x1c>)
 800d872:	69da      	ldr	r2, [r3, #28]
 800d874:	f042 0210 	orr.w	r2, r2, #16
 800d878:	61da      	str	r2, [r3, #28]
 800d87a:	69db      	ldr	r3, [r3, #28]
{
 800d87c:	b082      	sub	sp, #8
	__TIM6_CLK_ENABLE();
 800d87e:	f003 0310 	and.w	r3, r3, #16
 800d882:	9301      	str	r3, [sp, #4]
 800d884:	9b01      	ldr	r3, [sp, #4]
}
 800d886:	b002      	add	sp, #8
 800d888:	4770      	bx	lr
 800d88a:	bf00      	nop
 800d88c:	40021000 	.word	0x40021000

0800d890 <TIM7_GEN_DAC_MspInit>:

void TIM7_GEN_DAC_MspInit(TIM_HandleTypeDef* htim_base)
{
	__TIM7_CLK_ENABLE();
 800d890:	4b06      	ldr	r3, [pc, #24]	; (800d8ac <TIM7_GEN_DAC_MspInit+0x1c>)
 800d892:	69da      	ldr	r2, [r3, #28]
 800d894:	f042 0220 	orr.w	r2, r2, #32
 800d898:	61da      	str	r2, [r3, #28]
 800d89a:	69db      	ldr	r3, [r3, #28]
{
 800d89c:	b082      	sub	sp, #8
	__TIM7_CLK_ENABLE();
 800d89e:	f003 0320 	and.w	r3, r3, #32
 800d8a2:	9301      	str	r3, [sp, #4]
 800d8a4:	9b01      	ldr	r3, [sp, #4]
}
 800d8a6:	b002      	add	sp, #8
 800d8a8:	4770      	bx	lr
 800d8aa:	bf00      	nop
 800d8ac:	40021000 	.word	0x40021000

0800d8b0 <TIM6_GEN_DAC_MspDeinit>:

void TIM6_GEN_DAC_MspDeinit(TIM_HandleTypeDef* htim_base)
{
	__TIM6_CLK_DISABLE();
 800d8b0:	4a02      	ldr	r2, [pc, #8]	; (800d8bc <TIM6_GEN_DAC_MspDeinit+0xc>)
 800d8b2:	69d3      	ldr	r3, [r2, #28]
 800d8b4:	f023 0310 	bic.w	r3, r3, #16
 800d8b8:	61d3      	str	r3, [r2, #28]
}
 800d8ba:	4770      	bx	lr
 800d8bc:	40021000 	.word	0x40021000

0800d8c0 <TIM7_GEN_DAC_MspDeinit>:

void TIM7_GEN_DAC_MspDeinit(TIM_HandleTypeDef* htim_base)
{
	__TIM7_CLK_DISABLE();
 800d8c0:	4a02      	ldr	r2, [pc, #8]	; (800d8cc <TIM7_GEN_DAC_MspDeinit+0xc>)
 800d8c2:	69d3      	ldr	r3, [r2, #28]
 800d8c4:	f023 0320 	bic.w	r3, r3, #32
 800d8c8:	61d3      	str	r3, [r2, #28]
}
 800d8ca:	4770      	bx	lr
 800d8cc:	40021000 	.word	0x40021000

0800d8d0 <TIM1_GEN_PWM_MspInit>:

void TIM1_GEN_PWM_MspInit(TIM_HandleTypeDef* htim_base)
{
	GPIO_InitTypeDef GPIO_InitStruct;

	__TIM1_CLK_ENABLE();
 800d8d0:	4b0e      	ldr	r3, [pc, #56]	; (800d90c <TIM1_GEN_PWM_MspInit+0x3c>)
{
 800d8d2:	b570      	push	{r4, r5, r6, lr}
	__TIM1_CLK_ENABLE();
 800d8d4:	699a      	ldr	r2, [r3, #24]
 800d8d6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800d8da:	619a      	str	r2, [r3, #24]
 800d8dc:	699b      	ldr	r3, [r3, #24]
{
 800d8de:	b086      	sub	sp, #24
	__TIM1_CLK_ENABLE();
 800d8e0:	f403 6300 	and.w	r3, r3, #2048	; 0x800

	/**TIM1 GPIO Configuration
		PA9     ------> TIM1_CH2
	 */
	GPIO_InitStruct.Pin = GPIO_PIN_9;
 800d8e4:	f44f 7000 	mov.w	r0, #512	; 0x200
	__TIM1_CLK_ENABLE();
 800d8e8:	9300      	str	r3, [sp, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800d8ea:	2203      	movs	r2, #3
	GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 800d8ec:	2306      	movs	r3, #6
	GPIO_InitStruct.Pin = GPIO_PIN_9;
 800d8ee:	9001      	str	r0, [sp, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d8f0:	2502      	movs	r5, #2
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d8f2:	2400      	movs	r4, #0
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d8f4:	a901      	add	r1, sp, #4
 800d8f6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
	__TIM1_CLK_ENABLE();
 800d8fa:	9e00      	ldr	r6, [sp, #0]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d8fc:	e9cd 5402 	strd	r5, r4, [sp, #8]
	GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 800d900:	e9cd 2304 	strd	r2, r3, [sp, #16]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d904:	f7f8 fee8 	bl	80066d8 <HAL_GPIO_Init>
}
 800d908:	b006      	add	sp, #24
 800d90a:	bd70      	pop	{r4, r5, r6, pc}
 800d90c:	40021000 	.word	0x40021000

0800d910 <TIM3_GEN_PWM_MspInit>:

void TIM3_GEN_PWM_MspInit(TIM_HandleTypeDef* htim_base)
{
	GPIO_InitTypeDef GPIO_InitStruct;

	__TIM3_CLK_ENABLE();
 800d910:	4b0d      	ldr	r3, [pc, #52]	; (800d948 <TIM3_GEN_PWM_MspInit+0x38>)
	GPIO_InitStruct.Pin = GPIO_PIN_4;
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
	GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800d912:	480e      	ldr	r0, [pc, #56]	; (800d94c <TIM3_GEN_PWM_MspInit+0x3c>)
	__TIM3_CLK_ENABLE();
 800d914:	69da      	ldr	r2, [r3, #28]
{
 800d916:	b570      	push	{r4, r5, r6, lr}
	__TIM3_CLK_ENABLE();
 800d918:	f042 0202 	orr.w	r2, r2, #2
 800d91c:	61da      	str	r2, [r3, #28]
 800d91e:	69db      	ldr	r3, [r3, #28]
{
 800d920:	b086      	sub	sp, #24
	__TIM3_CLK_ENABLE();
 800d922:	f003 0302 	and.w	r3, r3, #2
 800d926:	9300      	str	r3, [sp, #0]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800d928:	2203      	movs	r2, #3
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d92a:	2302      	movs	r3, #2
	GPIO_InitStruct.Pin = GPIO_PIN_4;
 800d92c:	2510      	movs	r5, #16
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d92e:	2400      	movs	r4, #0
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800d930:	a901      	add	r1, sp, #4
	__TIM3_CLK_ENABLE();
 800d932:	9e00      	ldr	r6, [sp, #0]
	GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800d934:	9305      	str	r3, [sp, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d936:	e9cd 5301 	strd	r5, r3, [sp, #4]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800d93a:	e9cd 4203 	strd	r4, r2, [sp, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800d93e:	f7f8 fecb 	bl	80066d8 <HAL_GPIO_Init>
}
 800d942:	b006      	add	sp, #24
 800d944:	bd70      	pop	{r4, r5, r6, pc}
 800d946:	bf00      	nop
 800d948:	40021000 	.word	0x40021000
 800d94c:	48000400 	.word	0x48000400

0800d950 <TIM6_GEN_PWM_MspInit>:

void TIM6_GEN_PWM_MspInit(TIM_HandleTypeDef* htim_base)
{
	GPIO_InitTypeDef GPIO_InitStruct;

	__TIM6_CLK_ENABLE();
 800d950:	4b16      	ldr	r3, [pc, #88]	; (800d9ac <TIM6_GEN_PWM_MspInit+0x5c>)

	/* Peripheral DMA init*/
	hdma_tim6_up.Instance = DMA1_Channel3;
 800d952:	4917      	ldr	r1, [pc, #92]	; (800d9b0 <TIM6_GEN_PWM_MspInit+0x60>)
	__TIM6_CLK_ENABLE();
 800d954:	69da      	ldr	r2, [r3, #28]
{
 800d956:	b570      	push	{r4, r5, r6, lr}
	__TIM6_CLK_ENABLE();
 800d958:	f042 0210 	orr.w	r2, r2, #16
 800d95c:	61da      	str	r2, [r3, #28]
 800d95e:	69db      	ldr	r3, [r3, #28]
	hdma_tim6_up.Instance = DMA1_Channel3;
 800d960:	4c14      	ldr	r4, [pc, #80]	; (800d9b4 <TIM6_GEN_PWM_MspInit+0x64>)
{
 800d962:	b082      	sub	sp, #8
	__TIM6_CLK_ENABLE();
 800d964:	f003 0310 	and.w	r3, r3, #16
{
 800d968:	4605      	mov	r5, r0
	__TIM6_CLK_ENABLE();
 800d96a:	9301      	str	r3, [sp, #4]
	hdma_tim6_up.Instance = DMA1_Channel3;
 800d96c:	6021      	str	r1, [r4, #0]
	hdma_tim6_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
	hdma_tim6_up.Init.PeriphInc = DMA_PINC_DISABLE;
 800d96e:	2200      	movs	r2, #0
	hdma_tim6_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800d970:	2110      	movs	r1, #16
	hdma_tim6_up.Init.MemInc = DMA_MINC_ENABLE;
 800d972:	2380      	movs	r3, #128	; 0x80
	hdma_tim6_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800d974:	f44f 7080 	mov.w	r0, #256	; 0x100
	hdma_tim6_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800d978:	6061      	str	r1, [r4, #4]
	hdma_tim6_up.Init.PeriphInc = DMA_PINC_DISABLE;
 800d97a:	60a2      	str	r2, [r4, #8]
	hdma_tim6_up.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800d97c:	f44f 6180 	mov.w	r1, #1024	; 0x400
	hdma_tim6_up.Init.Mode = DMA_CIRCULAR;
 800d980:	2220      	movs	r2, #32
	hdma_tim6_up.Init.MemInc = DMA_MINC_ENABLE;
 800d982:	60e3      	str	r3, [r4, #12]
	hdma_tim6_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800d984:	6120      	str	r0, [r4, #16]
	hdma_tim6_up.Init.Priority = DMA_PRIORITY_HIGH;
 800d986:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	HAL_DMA_Init(&hdma_tim6_up);
 800d98a:	4620      	mov	r0, r4
	hdma_tim6_up.Init.Mode = DMA_CIRCULAR;
 800d98c:	e9c4 1205 	strd	r1, r2, [r4, #20]
	hdma_tim6_up.Init.Priority = DMA_PRIORITY_HIGH;
 800d990:	61e3      	str	r3, [r4, #28]
	__TIM6_CLK_ENABLE();
 800d992:	9e01      	ldr	r6, [sp, #4]
	HAL_DMA_Init(&hdma_tim6_up);
 800d994:	f7f8 fcc2 	bl	800631c <HAL_DMA_Init>
	TIM6->DIER |= TIM_DIER_UDE;
 800d998:	4a07      	ldr	r2, [pc, #28]	; (800d9b8 <TIM6_GEN_PWM_MspInit+0x68>)
 800d99a:	68d3      	ldr	r3, [r2, #12]
 800d99c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d9a0:	60d3      	str	r3, [r2, #12]

	__HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim6_up);
 800d9a2:	622c      	str	r4, [r5, #32]
 800d9a4:	6265      	str	r5, [r4, #36]	; 0x24
}
 800d9a6:	b002      	add	sp, #8
 800d9a8:	bd70      	pop	{r4, r5, r6, pc}
 800d9aa:	bf00      	nop
 800d9ac:	40021000 	.word	0x40021000
 800d9b0:	40020030 	.word	0x40020030
 800d9b4:	2000d018 	.word	0x2000d018
 800d9b8:	40001000 	.word	0x40001000

0800d9bc <TIM7_GEN_PWM_MspInit>:

void TIM7_GEN_PWM_MspInit(TIM_HandleTypeDef* htim_base)
{
	GPIO_InitTypeDef GPIO_InitStruct;

	__TIM7_CLK_ENABLE();
 800d9bc:	4b16      	ldr	r3, [pc, #88]	; (800da18 <TIM7_GEN_PWM_MspInit+0x5c>)

	/* Peripheral DMA init*/
	hdma_tim7_up.Instance = DMA1_Channel4;   // DMA2_Channel4
 800d9be:	4917      	ldr	r1, [pc, #92]	; (800da1c <TIM7_GEN_PWM_MspInit+0x60>)
	__TIM7_CLK_ENABLE();
 800d9c0:	69da      	ldr	r2, [r3, #28]
{
 800d9c2:	b570      	push	{r4, r5, r6, lr}
	__TIM7_CLK_ENABLE();
 800d9c4:	f042 0220 	orr.w	r2, r2, #32
 800d9c8:	61da      	str	r2, [r3, #28]
 800d9ca:	69db      	ldr	r3, [r3, #28]
	hdma_tim7_up.Instance = DMA1_Channel4;   // DMA2_Channel4
 800d9cc:	4c14      	ldr	r4, [pc, #80]	; (800da20 <TIM7_GEN_PWM_MspInit+0x64>)
{
 800d9ce:	b082      	sub	sp, #8
	__TIM7_CLK_ENABLE();
 800d9d0:	f003 0320 	and.w	r3, r3, #32
{
 800d9d4:	4605      	mov	r5, r0
	__TIM7_CLK_ENABLE();
 800d9d6:	9301      	str	r3, [sp, #4]
	hdma_tim7_up.Instance = DMA1_Channel4;   // DMA2_Channel4
 800d9d8:	6021      	str	r1, [r4, #0]
	hdma_tim7_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
	hdma_tim7_up.Init.PeriphInc = DMA_PINC_DISABLE;
 800d9da:	2200      	movs	r2, #0
	hdma_tim7_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800d9dc:	2110      	movs	r1, #16
	hdma_tim7_up.Init.MemInc = DMA_MINC_ENABLE;
 800d9de:	2380      	movs	r3, #128	; 0x80
	hdma_tim7_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800d9e0:	f44f 7080 	mov.w	r0, #256	; 0x100
	hdma_tim7_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800d9e4:	6061      	str	r1, [r4, #4]
	hdma_tim7_up.Init.PeriphInc = DMA_PINC_DISABLE;
 800d9e6:	60a2      	str	r2, [r4, #8]
	hdma_tim7_up.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800d9e8:	f44f 6180 	mov.w	r1, #1024	; 0x400
	hdma_tim7_up.Init.Mode = DMA_CIRCULAR;
 800d9ec:	2220      	movs	r2, #32
	hdma_tim7_up.Init.MemInc = DMA_MINC_ENABLE;
 800d9ee:	60e3      	str	r3, [r4, #12]
	hdma_tim7_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800d9f0:	6120      	str	r0, [r4, #16]
	hdma_tim7_up.Init.Priority = DMA_PRIORITY_HIGH;
 800d9f2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	HAL_DMA_Init(&hdma_tim7_up);
 800d9f6:	4620      	mov	r0, r4
	hdma_tim7_up.Init.Mode = DMA_CIRCULAR;
 800d9f8:	e9c4 1205 	strd	r1, r2, [r4, #20]
	hdma_tim7_up.Init.Priority = DMA_PRIORITY_HIGH;
 800d9fc:	61e3      	str	r3, [r4, #28]
	__TIM7_CLK_ENABLE();
 800d9fe:	9e01      	ldr	r6, [sp, #4]
	HAL_DMA_Init(&hdma_tim7_up);
 800da00:	f7f8 fc8c 	bl	800631c <HAL_DMA_Init>
	TIM7->DIER |= TIM_DIER_UDE;
 800da04:	4a07      	ldr	r2, [pc, #28]	; (800da24 <TIM7_GEN_PWM_MspInit+0x68>)
 800da06:	68d3      	ldr	r3, [r2, #12]
 800da08:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800da0c:	60d3      	str	r3, [r2, #12]

	__HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim7_up);
 800da0e:	622c      	str	r4, [r5, #32]
 800da10:	6265      	str	r5, [r4, #36]	; 0x24
}
 800da12:	b002      	add	sp, #8
 800da14:	bd70      	pop	{r4, r5, r6, pc}
 800da16:	bf00      	nop
 800da18:	40021000 	.word	0x40021000
 800da1c:	40020044 	.word	0x40020044
 800da20:	2000cf94 	.word	0x2000cf94
 800da24:	40001400 	.word	0x40001400

0800da28 <TIM1_GEN_PWM_MspDeinit>:

void TIM1_GEN_PWM_MspDeinit(TIM_HandleTypeDef* htim_base)
{
	__TIM1_CLK_DISABLE();
 800da28:	4a02      	ldr	r2, [pc, #8]	; (800da34 <TIM1_GEN_PWM_MspDeinit+0xc>)
 800da2a:	6993      	ldr	r3, [r2, #24]
 800da2c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800da30:	6193      	str	r3, [r2, #24]
}
 800da32:	4770      	bx	lr
 800da34:	40021000 	.word	0x40021000

0800da38 <TIM3_GEN_PWM_MspDeinit>:

void TIM3_GEN_PWM_MspDeinit(TIM_HandleTypeDef* htim_base)
{
	__TIM3_CLK_DISABLE();
 800da38:	4a02      	ldr	r2, [pc, #8]	; (800da44 <TIM3_GEN_PWM_MspDeinit+0xc>)
 800da3a:	69d3      	ldr	r3, [r2, #28]
 800da3c:	f023 0302 	bic.w	r3, r3, #2
 800da40:	61d3      	str	r3, [r2, #28]
}
 800da42:	4770      	bx	lr
 800da44:	40021000 	.word	0x40021000

0800da48 <TIM6_GEN_PWM_MspDeinit>:

void TIM6_GEN_PWM_MspDeinit(TIM_HandleTypeDef* htim_base)
{
	__TIM6_CLK_DISABLE();
 800da48:	4a03      	ldr	r2, [pc, #12]	; (800da58 <TIM6_GEN_PWM_MspDeinit+0x10>)
	/* Peripheral DMA DeInit*/
	HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_UPDATE]);
 800da4a:	6a00      	ldr	r0, [r0, #32]
	__TIM6_CLK_DISABLE();
 800da4c:	69d3      	ldr	r3, [r2, #28]
 800da4e:	f023 0310 	bic.w	r3, r3, #16
 800da52:	61d3      	str	r3, [r2, #28]
	HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_UPDATE]);
 800da54:	f7f8 bcac 	b.w	80063b0 <HAL_DMA_DeInit>
 800da58:	40021000 	.word	0x40021000

0800da5c <TIM7_GEN_PWM_MspDeinit>:
}

void TIM7_GEN_PWM_MspDeinit(TIM_HandleTypeDef* htim_base)
{
	__TIM7_CLK_DISABLE();
 800da5c:	4a03      	ldr	r2, [pc, #12]	; (800da6c <TIM7_GEN_PWM_MspDeinit+0x10>)
	/* Peripheral DMA DeInit*/
	HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_UPDATE]);
 800da5e:	6a00      	ldr	r0, [r0, #32]
	__TIM7_CLK_DISABLE();
 800da60:	69d3      	ldr	r3, [r2, #28]
 800da62:	f023 0320 	bic.w	r3, r3, #32
 800da66:	61d3      	str	r3, [r2, #28]
	HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_UPDATE]);
 800da68:	f7f8 bca2 	b.w	80063b0 <HAL_DMA_DeInit>
 800da6c:	40021000 	.word	0x40021000

0800da70 <TIM_Reconfig_gen>:
 * @param  samplingFreq: required frequency of the timer
 * @param  chan: channel number 0 - 1
 * @param  *realFreq: pointer to calculated real frequency
 * @retval status
 */
uint8_t TIM_Reconfig_gen(uint32_t samplingFreq,uint8_t chan,uint32_t* realFreq){
 800da70:	b570      	push	{r4, r5, r6, lr}
 800da72:	b082      	sub	sp, #8
 800da74:	460c      	mov	r4, r1
 800da76:	4605      	mov	r5, r0
 800da78:	4616      	mov	r6, r2
	uint32_t periphClock = HAL_RCC_GetPCLK1Freq()*2;
 800da7a:	f7f9 fbb7 	bl	80071ec <HAL_RCC_GetPCLK1Freq>
 800da7e:	0041      	lsls	r1, r0, #1
	if(chan==0){
 800da80:	b124      	cbz	r4, 800da8c <TIM_Reconfig_gen+0x1c>
		return TIM_Reconfig(&htim6,periphClock,samplingFreq,realFreq,true);
	}else if(chan==1){
 800da82:	2c01      	cmp	r4, #1
 800da84:	d00b      	beq.n	800da9e <TIM_Reconfig_gen+0x2e>
		return TIM_Reconfig(&htim7,periphClock,samplingFreq,realFreq,true);
	}else{
		return 0;
 800da86:	2000      	movs	r0, #0
	}
}
 800da88:	b002      	add	sp, #8
 800da8a:	bd70      	pop	{r4, r5, r6, pc}
		return TIM_Reconfig(&htim6,periphClock,samplingFreq,realFreq,true);
 800da8c:	2001      	movs	r0, #1
 800da8e:	9000      	str	r0, [sp, #0]
 800da90:	4633      	mov	r3, r6
 800da92:	462a      	mov	r2, r5
 800da94:	4806      	ldr	r0, [pc, #24]	; (800dab0 <TIM_Reconfig_gen+0x40>)
 800da96:	f7fe fcf5 	bl	800c484 <TIM_Reconfig>
}
 800da9a:	b002      	add	sp, #8
 800da9c:	bd70      	pop	{r4, r5, r6, pc}
		return TIM_Reconfig(&htim7,periphClock,samplingFreq,realFreq,true);
 800da9e:	9400      	str	r4, [sp, #0]
 800daa0:	4633      	mov	r3, r6
 800daa2:	462a      	mov	r2, r5
 800daa4:	4803      	ldr	r0, [pc, #12]	; (800dab4 <TIM_Reconfig_gen+0x44>)
 800daa6:	f7fe fced 	bl	800c484 <TIM_Reconfig>
}
 800daaa:	b002      	add	sp, #8
 800daac:	bd70      	pop	{r4, r5, r6, pc}
 800daae:	bf00      	nop
 800dab0:	2000d05c 	.word	0x2000d05c
 800dab4:	2000d0dc 	.word	0x2000d0dc

0800dab8 <TIM_Reconfig_genPwm>:

double TIM_Reconfig_genPwm(double reqFreq, uint8_t chan){
 800dab8:	b508      	push	{r3, lr}
 800daba:	ed2d 8b02 	vpush	{d8}
 800dabe:	eeb0 8a40 	vmov.f32	s16, s0
 800dac2:	eef0 8a60 	vmov.f32	s17, s1
	uint32_t periphClock;
	if(chan==0){
 800dac6:	b130      	cbz	r0, 800dad6 <TIM_Reconfig_genPwm+0x1e>
		periphClock = HAL_RCC_GetPCLK1Freq()*2;
		return TIM_ReconfigPrecise(&htim3,periphClock,reqFreq);
	}else if(chan==1){
 800dac8:	2801      	cmp	r0, #1
 800daca:	d012      	beq.n	800daf2 <TIM_Reconfig_genPwm+0x3a>
		periphClock = HAL_RCC_GetPCLK2Freq();
		return TIM_ReconfigPrecise(&htim1,periphClock,reqFreq);
	}else{
		return 0;
	}
}
 800dacc:	ecbd 8b02 	vpop	{d8}
 800dad0:	ed9f 0b0f 	vldr	d0, [pc, #60]	; 800db10 <TIM_Reconfig_genPwm+0x58>
 800dad4:	bd08      	pop	{r3, pc}
		periphClock = HAL_RCC_GetPCLK1Freq()*2;
 800dad6:	f7f9 fb89 	bl	80071ec <HAL_RCC_GetPCLK1Freq>
		return TIM_ReconfigPrecise(&htim3,periphClock,reqFreq);
 800dada:	eeb0 0a48 	vmov.f32	s0, s16
 800dade:	eef0 0a68 	vmov.f32	s1, s17
}
 800dae2:	ecbd 8b02 	vpop	{d8}
		return TIM_ReconfigPrecise(&htim3,periphClock,reqFreq);
 800dae6:	0041      	lsls	r1, r0, #1
}
 800dae8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		return TIM_ReconfigPrecise(&htim3,periphClock,reqFreq);
 800daec:	480a      	ldr	r0, [pc, #40]	; (800db18 <TIM_Reconfig_genPwm+0x60>)
 800daee:	f7fe bd31 	b.w	800c554 <TIM_ReconfigPrecise>
		periphClock = HAL_RCC_GetPCLK2Freq();
 800daf2:	f7f9 fb93 	bl	800721c <HAL_RCC_GetPCLK2Freq>
		return TIM_ReconfigPrecise(&htim1,periphClock,reqFreq);
 800daf6:	eeb0 0a48 	vmov.f32	s0, s16
 800dafa:	eef0 0a68 	vmov.f32	s1, s17
}
 800dafe:	ecbd 8b02 	vpop	{d8}
		return TIM_ReconfigPrecise(&htim1,periphClock,reqFreq);
 800db02:	4601      	mov	r1, r0
}
 800db04:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		return TIM_ReconfigPrecise(&htim1,periphClock,reqFreq);
 800db08:	4804      	ldr	r0, [pc, #16]	; (800db1c <TIM_Reconfig_genPwm+0x64>)
 800db0a:	f7fe bd23 	b.w	800c554 <TIM_ReconfigPrecise>
 800db0e:	bf00      	nop
	...
 800db18:	2000cfd8 	.word	0x2000cfd8
 800db1c:	2000d09c 	.word	0x2000d09c

0800db20 <TIMGenEnable>:
/**
 * @brief  Enable TIM6 & TIM7 that trigger DMA - generating DAC.
 * @param  None
 * @retval None
 */
void TIMGenEnable(void){
 800db20:	b508      	push	{r3, lr}
	HAL_TIM_Base_Start(&htim6);
 800db22:	4804      	ldr	r0, [pc, #16]	; (800db34 <TIMGenEnable+0x14>)
 800db24:	f7f9 ff62 	bl	80079ec <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start(&htim7);
 800db28:	4803      	ldr	r0, [pc, #12]	; (800db38 <TIMGenEnable+0x18>)
}
 800db2a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_TIM_Base_Start(&htim7);
 800db2e:	f7f9 bf5d 	b.w	80079ec <HAL_TIM_Base_Start>
 800db32:	bf00      	nop
 800db34:	2000d05c 	.word	0x2000d05c
 800db38:	2000d0dc 	.word	0x2000d0dc

0800db3c <TIMGenDisable>:
/**
 * @brief  Disable TIM6 & TIM7 - stop triggering DMA / generating DAC.
 * @param  None
 * @retval None
 */
void TIMGenDisable(void){
 800db3c:	b508      	push	{r3, lr}
	HAL_TIM_Base_Stop(&htim6);
 800db3e:	4804      	ldr	r0, [pc, #16]	; (800db50 <TIMGenDisable+0x14>)
 800db40:	f7f9 ff64 	bl	8007a0c <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Stop(&htim7);
 800db44:	4803      	ldr	r0, [pc, #12]	; (800db54 <TIMGenDisable+0x18>)
}
 800db46:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_TIM_Base_Stop(&htim7);
 800db4a:	f7f9 bf5f 	b.w	8007a0c <HAL_TIM_Base_Stop>
 800db4e:	bf00      	nop
 800db50:	2000d05c 	.word	0x2000d05c
 800db54:	2000d0dc 	.word	0x2000d0dc

0800db58 <TIMGenInit>:
 * @brief  Initialization of arbitrary DAC generator.
 * @note 	TIM6 & TIM7 & DAC.
 * @param  None
 * @retval None
 */
void TIMGenInit(void){
 800db58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	htim6.Instance = TIM6;
 800db5c:	4e15      	ldr	r6, [pc, #84]	; (800dbb4 <TIMGenInit+0x5c>)
	htim7.Instance = TIM7;
 800db5e:	4d16      	ldr	r5, [pc, #88]	; (800dbb8 <TIMGenInit+0x60>)
void TIMGenInit(void){
 800db60:	b084      	sub	sp, #16
	MX_DAC_Init();
 800db62:	f7fd ff83 	bl	800ba6c <MX_DAC_Init>
	htim6.Init.Prescaler = 0;
 800db66:	2400      	movs	r4, #0
	htim6.Instance = TIM6;
 800db68:	4b14      	ldr	r3, [pc, #80]	; (800dbbc <TIMGenInit+0x64>)
 800db6a:	6033      	str	r3, [r6, #0]
	htim6.Init.Period = 0x7FF;
 800db6c:	f240 78ff 	movw	r8, #2047	; 0x7ff
	HAL_TIM_Base_Init(&htim6);
 800db70:	4630      	mov	r0, r6
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800db72:	2720      	movs	r7, #32
	htim6.Init.Period = 0x7FF;
 800db74:	f8c6 800c 	str.w	r8, [r6, #12]
	htim6.Init.Prescaler = 0;
 800db78:	6074      	str	r4, [r6, #4]
	htim6.Init.ClockDivision = 0;
 800db7a:	6134      	str	r4, [r6, #16]
	htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800db7c:	60b4      	str	r4, [r6, #8]
	HAL_TIM_Base_Init(&htim6);
 800db7e:	f7f9 fe7d 	bl	800787c <HAL_TIM_Base_Init>
	HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig);
 800db82:	a901      	add	r1, sp, #4
 800db84:	4630      	mov	r0, r6
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800db86:	9403      	str	r4, [sp, #12]
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800db88:	9701      	str	r7, [sp, #4]
	HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig);
 800db8a:	f7fa ff71 	bl	8008a70 <HAL_TIMEx_MasterConfigSynchronization>
	htim7.Instance = TIM7;
 800db8e:	4b0c      	ldr	r3, [pc, #48]	; (800dbc0 <TIMGenInit+0x68>)
 800db90:	602b      	str	r3, [r5, #0]
	HAL_TIM_Base_Init(&htim7);
 800db92:	4628      	mov	r0, r5
	htim7.Init.Period = 0x7FF;
 800db94:	f8c5 800c 	str.w	r8, [r5, #12]
	htim7.Init.Prescaler = 0;
 800db98:	606c      	str	r4, [r5, #4]
	htim7.Init.ClockDivision = 0;
 800db9a:	612c      	str	r4, [r5, #16]
	htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800db9c:	60ac      	str	r4, [r5, #8]
	HAL_TIM_Base_Init(&htim7);
 800db9e:	f7f9 fe6d 	bl	800787c <HAL_TIM_Base_Init>
	HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig);
 800dba2:	a901      	add	r1, sp, #4
 800dba4:	4628      	mov	r0, r5
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800dba6:	9701      	str	r7, [sp, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800dba8:	9403      	str	r4, [sp, #12]
	HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig);
 800dbaa:	f7fa ff61 	bl	8008a70 <HAL_TIMEx_MasterConfigSynchronization>
	MX_TIM6_Init();
	MX_TIM7_Init();
}
 800dbae:	b004      	add	sp, #16
 800dbb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dbb4:	2000d05c 	.word	0x2000d05c
 800dbb8:	2000d0dc 	.word	0x2000d0dc
 800dbbc:	40001000 	.word	0x40001000
 800dbc0:	40001400 	.word	0x40001400

0800dbc4 <TIMGenDacDeinit>:
void TIMGenDacDeinit(void){
	//	HAL_TIM_Base_DeInit(&htim6);
	//	HAL_TIM_Base_DeInit(&htim7);

	/* Reset TIM peripherals */
	RCC->APB1RSTR |= RCC_APB1RSTR_TIM6RST;
 800dbc4:	4b0c      	ldr	r3, [pc, #48]	; (800dbf8 <TIMGenDacDeinit+0x34>)
 800dbc6:	691a      	ldr	r2, [r3, #16]
 800dbc8:	f042 0210 	orr.w	r2, r2, #16
 800dbcc:	611a      	str	r2, [r3, #16]
	RCC->APB1RSTR &= ~RCC_APB1RSTR_TIM6RST;
 800dbce:	691a      	ldr	r2, [r3, #16]
 800dbd0:	f022 0210 	bic.w	r2, r2, #16
 800dbd4:	611a      	str	r2, [r3, #16]

	RCC->APB1RSTR |= RCC_APB1RSTR_TIM7RST;
 800dbd6:	691a      	ldr	r2, [r3, #16]
 800dbd8:	f042 0220 	orr.w	r2, r2, #32
 800dbdc:	611a      	str	r2, [r3, #16]
	RCC->APB1RSTR &= ~RCC_APB1RSTR_TIM7RST;
 800dbde:	691a      	ldr	r2, [r3, #16]
 800dbe0:	f022 0220 	bic.w	r2, r2, #32
 800dbe4:	611a      	str	r2, [r3, #16]

	/* Reset DAC peripheral */
	RCC->APB1RSTR |= RCC_APB1RSTR_DAC1RST;
 800dbe6:	691a      	ldr	r2, [r3, #16]
 800dbe8:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 800dbec:	611a      	str	r2, [r3, #16]
	RCC->APB1RSTR &= ~RCC_APB1RSTR_DAC1RST;
 800dbee:	691a      	ldr	r2, [r3, #16]
 800dbf0:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 800dbf4:	611a      	str	r2, [r3, #16]
}
 800dbf6:	4770      	bx	lr
 800dbf8:	40021000 	.word	0x40021000

0800dbfc <TIM_DMA_Reconfig>:
 * @brief  Reconfigures the number of PWM Duty Cycle changes in one waveform period.
 * @note		The number of DC cahnges is represented by CNDTR register of DMA peripheral.
 * @param  chan: channel number 0 or 1 (TIM6 or TIM7)
 * @retval None
 */
void TIM_DMA_Reconfig(uint8_t chan){
 800dbfc:	b510      	push	{r4, lr}
	if(chan==0){
 800dbfe:	b110      	cbz	r0, 800dc06 <TIM_DMA_Reconfig+0xa>
		HAL_DMA_Abort(&hdma_tim6_up);
		HAL_DMA_Start(&hdma_tim6_up, (uint32_t)generator.pChanMem[0], (uint32_t)&htim1.Instance->CCR2/*(TIM1->CCR2)*/, generator.oneChanSamples[0]);
	}else if(chan==1){
 800dc00:	2801      	cmp	r0, #1
 800dc02:	d00e      	beq.n	800dc22 <TIM_DMA_Reconfig+0x26>
		HAL_DMA_Abort(&hdma_tim7_up);
		HAL_DMA_Start(&hdma_tim7_up, (uint32_t)generator.pChanMem[1], (uint32_t)&htim3.Instance->CCR1/*(TIM3->CCR1)*/, generator.oneChanSamples[1]);
	}
}
 800dc04:	bd10      	pop	{r4, pc}
		HAL_DMA_Abort(&hdma_tim6_up);
 800dc06:	480e      	ldr	r0, [pc, #56]	; (800dc40 <TIM_DMA_Reconfig+0x44>)
 800dc08:	f7f8 fc82 	bl	8006510 <HAL_DMA_Abort>
		HAL_DMA_Start(&hdma_tim6_up, (uint32_t)generator.pChanMem[0], (uint32_t)&htim1.Instance->CCR2/*(TIM1->CCR2)*/, generator.oneChanSamples[0]);
 800dc0c:	4a0d      	ldr	r2, [pc, #52]	; (800dc44 <TIM_DMA_Reconfig+0x48>)
 800dc0e:	4b0e      	ldr	r3, [pc, #56]	; (800dc48 <TIM_DMA_Reconfig+0x4c>)
 800dc10:	6812      	ldr	r2, [r2, #0]
 800dc12:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800dc14:	480a      	ldr	r0, [pc, #40]	; (800dc40 <TIM_DMA_Reconfig+0x44>)
 800dc16:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 800dc18:	3238      	adds	r2, #56	; 0x38
}
 800dc1a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		HAL_DMA_Start(&hdma_tim6_up, (uint32_t)generator.pChanMem[0], (uint32_t)&htim1.Instance->CCR2/*(TIM1->CCR2)*/, generator.oneChanSamples[0]);
 800dc1e:	f7f8 bc05 	b.w	800642c <HAL_DMA_Start>
		HAL_DMA_Abort(&hdma_tim7_up);
 800dc22:	480a      	ldr	r0, [pc, #40]	; (800dc4c <TIM_DMA_Reconfig+0x50>)
 800dc24:	f7f8 fc74 	bl	8006510 <HAL_DMA_Abort>
		HAL_DMA_Start(&hdma_tim7_up, (uint32_t)generator.pChanMem[1], (uint32_t)&htim3.Instance->CCR1/*(TIM3->CCR1)*/, generator.oneChanSamples[1]);
 800dc28:	4a09      	ldr	r2, [pc, #36]	; (800dc50 <TIM_DMA_Reconfig+0x54>)
 800dc2a:	4b07      	ldr	r3, [pc, #28]	; (800dc48 <TIM_DMA_Reconfig+0x4c>)
 800dc2c:	6812      	ldr	r2, [r2, #0]
 800dc2e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800dc30:	4806      	ldr	r0, [pc, #24]	; (800dc4c <TIM_DMA_Reconfig+0x50>)
 800dc32:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800dc34:	3234      	adds	r2, #52	; 0x34
}
 800dc36:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		HAL_DMA_Start(&hdma_tim7_up, (uint32_t)generator.pChanMem[1], (uint32_t)&htim3.Instance->CCR1/*(TIM3->CCR1)*/, generator.oneChanSamples[1]);
 800dc3a:	f7f8 bbf7 	b.w	800642c <HAL_DMA_Start>
 800dc3e:	bf00      	nop
 800dc40:	2000d018 	.word	0x2000d018
 800dc44:	2000d09c 	.word	0x2000d09c
 800dc48:	20004c28 	.word	0x20004c28
 800dc4c:	2000cf94 	.word	0x2000cf94
 800dc50:	2000cfd8 	.word	0x2000cfd8

0800dc54 <PWMGeneratingEnable>:
 * @brief  Enables/Starts generating of PWM and its simultaneous Duty Cycle changes.
 * @note		The PWM generated by TIM6 (ch2) & TIM7 (ch1). The DMA for DC change triggered by TIM1 (for TIM6) & TIM3 (for TIM7).
 * @param  None
 * @retval None
 */
void PWMGeneratingEnable(void){
 800dc54:	b508      	push	{r3, lr}
	if(generator.numOfChannles==1){
 800dc56:	4b19      	ldr	r3, [pc, #100]	; (800dcbc <PWMGeneratingEnable+0x68>)
 800dc58:	f893 202a 	ldrb.w	r2, [r3, #42]	; 0x2a
 800dc5c:	2a01      	cmp	r2, #1
 800dc5e:	d01e      	beq.n	800dc9e <PWMGeneratingEnable+0x4a>
		/* After sole Generator initialization, PWM generator do not enter TIMGenPwmInit()
		function and thus UDE bits are not configured. Must be set here. */
		TIM6->DIER |= TIM_DIER_UDE;
		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
		HAL_TIM_Base_Start(&htim6);
	}else if(generator.numOfChannles>1){
 800dc60:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 800dc64:	2b01      	cmp	r3, #1
 800dc66:	d919      	bls.n	800dc9c <PWMGeneratingEnable+0x48>
		TIM6->DIER |= TIM_DIER_UDE;
 800dc68:	4a15      	ldr	r2, [pc, #84]	; (800dcc0 <PWMGeneratingEnable+0x6c>)
		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 800dc6a:	4816      	ldr	r0, [pc, #88]	; (800dcc4 <PWMGeneratingEnable+0x70>)
		TIM6->DIER |= TIM_DIER_UDE;
 800dc6c:	68d3      	ldr	r3, [r2, #12]
 800dc6e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800dc72:	60d3      	str	r3, [r2, #12]
		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 800dc74:	2104      	movs	r1, #4
 800dc76:	f7fa f83b 	bl	8007cf0 <HAL_TIM_PWM_Start>
		HAL_TIM_Base_Start(&htim6);
 800dc7a:	4813      	ldr	r0, [pc, #76]	; (800dcc8 <PWMGeneratingEnable+0x74>)
 800dc7c:	f7f9 feb6 	bl	80079ec <HAL_TIM_Base_Start>
		TIM7->DIER |= TIM_DIER_UDE;
 800dc80:	4a12      	ldr	r2, [pc, #72]	; (800dccc <PWMGeneratingEnable+0x78>)
		HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 800dc82:	4813      	ldr	r0, [pc, #76]	; (800dcd0 <PWMGeneratingEnable+0x7c>)
		TIM7->DIER |= TIM_DIER_UDE;
 800dc84:	68d3      	ldr	r3, [r2, #12]
 800dc86:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800dc8a:	60d3      	str	r3, [r2, #12]
		HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 800dc8c:	2100      	movs	r1, #0
 800dc8e:	f7fa f82f 	bl	8007cf0 <HAL_TIM_PWM_Start>
		HAL_TIM_Base_Start(&htim7);
 800dc92:	4810      	ldr	r0, [pc, #64]	; (800dcd4 <PWMGeneratingEnable+0x80>)
	}
}
 800dc94:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		HAL_TIM_Base_Start(&htim7);
 800dc98:	f7f9 bea8 	b.w	80079ec <HAL_TIM_Base_Start>
}
 800dc9c:	bd08      	pop	{r3, pc}
		TIM6->DIER |= TIM_DIER_UDE;
 800dc9e:	4a08      	ldr	r2, [pc, #32]	; (800dcc0 <PWMGeneratingEnable+0x6c>)
		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 800dca0:	4808      	ldr	r0, [pc, #32]	; (800dcc4 <PWMGeneratingEnable+0x70>)
		TIM6->DIER |= TIM_DIER_UDE;
 800dca2:	68d3      	ldr	r3, [r2, #12]
 800dca4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800dca8:	60d3      	str	r3, [r2, #12]
		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 800dcaa:	2104      	movs	r1, #4
 800dcac:	f7fa f820 	bl	8007cf0 <HAL_TIM_PWM_Start>
		HAL_TIM_Base_Start(&htim6);
 800dcb0:	4805      	ldr	r0, [pc, #20]	; (800dcc8 <PWMGeneratingEnable+0x74>)
}
 800dcb2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		HAL_TIM_Base_Start(&htim6);
 800dcb6:	f7f9 be99 	b.w	80079ec <HAL_TIM_Base_Start>
 800dcba:	bf00      	nop
 800dcbc:	20004c28 	.word	0x20004c28
 800dcc0:	40001000 	.word	0x40001000
 800dcc4:	2000d09c 	.word	0x2000d09c
 800dcc8:	2000d05c 	.word	0x2000d05c
 800dccc:	40001400 	.word	0x40001400
 800dcd0:	2000cfd8 	.word	0x2000cfd8
 800dcd4:	2000d0dc 	.word	0x2000d0dc

0800dcd8 <PWMGeneratingDisable>:
 * @brief  Disables/Stops generating of PWM and its simultaneous Duty Cycle changes.
 * @note		The PWM generated by TIM6 (ch2) & TIM7 (ch1). The DMA for DC change triggered by TIM1 (for TIM6) & TIM3 (for TIM7).
 * @param  None
 * @retval None
 */
void PWMGeneratingDisable(void){
 800dcd8:	b508      	push	{r3, lr}
	if(generator.numOfChannles==1){
 800dcda:	4b11      	ldr	r3, [pc, #68]	; (800dd20 <PWMGeneratingDisable+0x48>)
 800dcdc:	f893 202a 	ldrb.w	r2, [r3, #42]	; 0x2a
 800dce0:	2a01      	cmp	r2, #1
 800dce2:	d014      	beq.n	800dd0e <PWMGeneratingDisable+0x36>
		HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
		HAL_TIM_Base_Stop(&htim6);
	}else if(generator.numOfChannles>1){
 800dce4:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 800dce8:	2b01      	cmp	r3, #1
 800dcea:	d90f      	bls.n	800dd0c <PWMGeneratingDisable+0x34>
		HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 800dcec:	2104      	movs	r1, #4
 800dcee:	480d      	ldr	r0, [pc, #52]	; (800dd24 <PWMGeneratingDisable+0x4c>)
 800dcf0:	f7fa f830 	bl	8007d54 <HAL_TIM_PWM_Stop>
		HAL_TIM_Base_Stop(&htim6);
 800dcf4:	480c      	ldr	r0, [pc, #48]	; (800dd28 <PWMGeneratingDisable+0x50>)
 800dcf6:	f7f9 fe89 	bl	8007a0c <HAL_TIM_Base_Stop>
		HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_1);
 800dcfa:	2100      	movs	r1, #0
 800dcfc:	480b      	ldr	r0, [pc, #44]	; (800dd2c <PWMGeneratingDisable+0x54>)
 800dcfe:	f7fa f829 	bl	8007d54 <HAL_TIM_PWM_Stop>
		HAL_TIM_Base_Stop(&htim7);
 800dd02:	480b      	ldr	r0, [pc, #44]	; (800dd30 <PWMGeneratingDisable+0x58>)
	}
}
 800dd04:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		HAL_TIM_Base_Stop(&htim7);
 800dd08:	f7f9 be80 	b.w	8007a0c <HAL_TIM_Base_Stop>
}
 800dd0c:	bd08      	pop	{r3, pc}
		HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 800dd0e:	2104      	movs	r1, #4
 800dd10:	4804      	ldr	r0, [pc, #16]	; (800dd24 <PWMGeneratingDisable+0x4c>)
 800dd12:	f7fa f81f 	bl	8007d54 <HAL_TIM_PWM_Stop>
		HAL_TIM_Base_Stop(&htim6);
 800dd16:	4804      	ldr	r0, [pc, #16]	; (800dd28 <PWMGeneratingDisable+0x50>)
}
 800dd18:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		HAL_TIM_Base_Stop(&htim6);
 800dd1c:	f7f9 be76 	b.w	8007a0c <HAL_TIM_Base_Stop>
 800dd20:	20004c28 	.word	0x20004c28
 800dd24:	2000d09c 	.word	0x2000d09c
 800dd28:	2000d05c 	.word	0x2000d05c
 800dd2c:	2000cfd8 	.word	0x2000cfd8
 800dd30:	2000d0dc 	.word	0x2000d0dc

0800dd34 <TIMGenPwmInit>:
 * @brief  Initialization of arbitrary PWM generator.
 * @note		TIM6 & TIM7 (PWM gen.) and TIM1 & TIM3 (DMA for Duty Cycle change).
 * @param  None
 * @retval None
 */
void TIMGenPwmInit(void){
 800dd34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	htim1.Instance = TIM1;
 800dd38:	4d53      	ldr	r5, [pc, #332]	; (800de88 <TIMGenPwmInit+0x154>)
 800dd3a:	4b54      	ldr	r3, [pc, #336]	; (800de8c <TIMGenPwmInit+0x158>)
 800dd3c:	602b      	str	r3, [r5, #0]
void TIMGenPwmInit(void){
 800dd3e:	b09b      	sub	sp, #108	; 0x6c
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800dd40:	ae1a      	add	r6, sp, #104	; 0x68
	htim1.Init.Prescaler = 0;
 800dd42:	2400      	movs	r4, #0
	htim1.Init.Period = 1023;
 800dd44:	f240 33ff 	movw	r3, #1023	; 0x3ff
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800dd48:	f04f 0b80 	mov.w	fp, #128	; 0x80
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800dd4c:	f44f 5a80 	mov.w	sl, #4096	; 0x1000
	HAL_TIM_Base_Init(&htim1);
 800dd50:	4628      	mov	r0, r5
	htim1.Init.Period = 1023;
 800dd52:	60eb      	str	r3, [r5, #12]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800dd54:	e9c5 4401 	strd	r4, r4, [r5, #4]
	htim1.Init.RepetitionCounter = 0;
 800dd58:	e9c5 4404 	strd	r4, r4, [r5, #16]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800dd5c:	f8c5 b018 	str.w	fp, [r5, #24]
	HAL_TIM_Base_Init(&htim1);
 800dd60:	f7f9 fd8c 	bl	800787c <HAL_TIM_Base_Init>
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800dd64:	f846 ad58 	str.w	sl, [r6, #-88]!
	HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig);
 800dd68:	4628      	mov	r0, r5
 800dd6a:	4631      	mov	r1, r6
 800dd6c:	f7fa fa42 	bl	80081f4 <HAL_TIM_ConfigClockSource>
	HAL_TIM_PWM_Init(&htim1);
 800dd70:	4628      	mov	r0, r5
 800dd72:	f7f9 ff23 	bl	8007bbc <HAL_TIM_PWM_Init>
	HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig);
 800dd76:	a901      	add	r1, sp, #4
 800dd78:	4628      	mov	r0, r5
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800dd7a:	f04f 0960 	mov.w	r9, #96	; 0x60
	sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800dd7e:	e9cd 4401 	strd	r4, r4, [sp, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800dd82:	9403      	str	r4, [sp, #12]
	HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig);
 800dd84:	f7fa fe74 	bl	8008a70 <HAL_TIMEx_MasterConfigSynchronization>
	HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2);
 800dd88:	a908      	add	r1, sp, #32
	sConfigOC.Pulse = 512;
 800dd8a:	f44f 7300 	mov.w	r3, #512	; 0x200
	HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2);
 800dd8e:	4628      	mov	r0, r5
 800dd90:	2204      	movs	r2, #4
	htim6.Instance = TIM6;
 800dd92:	f8df 8110 	ldr.w	r8, [pc, #272]	; 800dea4 <TIMGenPwmInit+0x170>
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800dd96:	940e      	str	r4, [sp, #56]	; 0x38
	sConfigOC.Pulse = 512;
 800dd98:	e9cd 9308 	strd	r9, r3, [sp, #32]
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800dd9c:	e9cd 440a 	strd	r4, r4, [sp, #40]	; 0x28
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800dda0:	e9cd 440c 	strd	r4, r4, [sp, #48]	; 0x30
	HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2);
 800dda4:	f7fa fd4e 	bl	8008844 <HAL_TIM_PWM_ConfigChannel>
	HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig);
 800dda8:	a90f      	add	r1, sp, #60	; 0x3c
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800ddaa:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800ddae:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
	HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig);
 800ddb2:	4628      	mov	r0, r5
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800ddb4:	9314      	str	r3, [sp, #80]	; 0x50
	sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800ddb6:	9217      	str	r2, [sp, #92]	; 0x5c
	sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800ddb8:	e9cd 440f 	strd	r4, r4, [sp, #60]	; 0x3c
	sBreakDeadTimeConfig.DeadTime = 0;
 800ddbc:	e9cd 4411 	strd	r4, r4, [sp, #68]	; 0x44
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800ddc0:	9413      	str	r4, [sp, #76]	; 0x4c
	sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800ddc2:	e9cd 4415 	strd	r4, r4, [sp, #84]	; 0x54
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800ddc6:	e9cd 4418 	strd	r4, r4, [sp, #96]	; 0x60
	HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig);
 800ddca:	f7fa fe7d 	bl	8008ac8 <HAL_TIMEx_ConfigBreakDeadTime>
	HAL_TIM_Base_MspInit(&htim1);
 800ddce:	4628      	mov	r0, r5
 800ddd0:	f7fe fa2e 	bl	800c230 <HAL_TIM_Base_MspInit>
	htim3.Instance = TIM3;
 800ddd4:	4d2e      	ldr	r5, [pc, #184]	; (800de90 <TIMGenPwmInit+0x15c>)
	htim6.Instance = TIM6;
 800ddd6:	4a2f      	ldr	r2, [pc, #188]	; (800de94 <TIMGenPwmInit+0x160>)
 800ddd8:	f8c8 2000 	str.w	r2, [r8]
	htim6.Init.Period = 0x7FF;
 800dddc:	f240 73ff 	movw	r3, #2047	; 0x7ff
	HAL_TIM_Base_Init(&htim6);
 800dde0:	4640      	mov	r0, r8
	htim6.Init.Period = 0x7FF;
 800dde2:	f8c8 300c 	str.w	r3, [r8, #12]
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800dde6:	2720      	movs	r7, #32
	htim6.Init.Prescaler = 0;
 800dde8:	f8c8 4004 	str.w	r4, [r8, #4]
	htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800ddec:	f8c8 4008 	str.w	r4, [r8, #8]
	htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800ddf0:	f8c8 4018 	str.w	r4, [r8, #24]
	HAL_TIM_Base_Init(&htim6);
 800ddf4:	f7f9 fd42 	bl	800787c <HAL_TIM_Base_Init>
	HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig);
 800ddf8:	a90f      	add	r1, sp, #60	; 0x3c
 800ddfa:	4640      	mov	r0, r8
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800ddfc:	9411      	str	r4, [sp, #68]	; 0x44
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800ddfe:	970f      	str	r7, [sp, #60]	; 0x3c
	HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig);
 800de00:	f7fa fe36 	bl	8008a70 <HAL_TIMEx_MasterConfigSynchronization>
	htim3.Instance = TIM3;
 800de04:	4a24      	ldr	r2, [pc, #144]	; (800de98 <TIMGenPwmInit+0x164>)
 800de06:	602a      	str	r2, [r5, #0]
	htim3.Init.Period = 511;
 800de08:	f240 13ff 	movw	r3, #511	; 0x1ff
	HAL_TIM_Base_Init(&htim3);
 800de0c:	4628      	mov	r0, r5
	htim3.Init.Period = 511;
 800de0e:	60eb      	str	r3, [r5, #12]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800de10:	f8c5 b018 	str.w	fp, [r5, #24]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800de14:	e9c5 4401 	strd	r4, r4, [r5, #4]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800de18:	612c      	str	r4, [r5, #16]
	HAL_TIM_Base_Init(&htim3);
 800de1a:	f7f9 fd2f 	bl	800787c <HAL_TIM_Base_Init>
	HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig);
 800de1e:	eb0d 0107 	add.w	r1, sp, r7
 800de22:	4628      	mov	r0, r5
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800de24:	f8cd a020 	str.w	sl, [sp, #32]
	HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig);
 800de28:	f7fa f9e4 	bl	80081f4 <HAL_TIM_ConfigClockSource>
	HAL_TIM_PWM_Init(&htim3);
 800de2c:	4628      	mov	r0, r5
 800de2e:	f7f9 fec5 	bl	8007bbc <HAL_TIM_PWM_Init>
	HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig);
 800de32:	4631      	mov	r1, r6
 800de34:	4628      	mov	r0, r5
	htim7.Instance = TIM7;
 800de36:	4e19      	ldr	r6, [pc, #100]	; (800de9c <TIMGenPwmInit+0x168>)
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800de38:	9404      	str	r4, [sp, #16]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800de3a:	9406      	str	r4, [sp, #24]
	HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig);
 800de3c:	f7fa fe18 	bl	8008a70 <HAL_TIMEx_MasterConfigSynchronization>
	HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1);
 800de40:	a90f      	add	r1, sp, #60	; 0x3c
 800de42:	4622      	mov	r2, r4
	sConfigOC.Pulse = 256;
 800de44:	f44f 7380 	mov.w	r3, #256	; 0x100
	HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1);
 800de48:	4628      	mov	r0, r5
	sConfigOC.Pulse = 256;
 800de4a:	9310      	str	r3, [sp, #64]	; 0x40
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800de4c:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800de50:	9411      	str	r4, [sp, #68]	; 0x44
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800de52:	9413      	str	r4, [sp, #76]	; 0x4c
	HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1);
 800de54:	f7fa fcf6 	bl	8008844 <HAL_TIM_PWM_ConfigChannel>
	HAL_TIM_Base_MspInit(&htim3);
 800de58:	4628      	mov	r0, r5
 800de5a:	f7fe f9e9 	bl	800c230 <HAL_TIM_Base_MspInit>
	htim7.Instance = TIM7;
 800de5e:	4b10      	ldr	r3, [pc, #64]	; (800dea0 <TIMGenPwmInit+0x16c>)
 800de60:	6033      	str	r3, [r6, #0]
	htim7.Init.Period = 0x7FF;
 800de62:	f240 72ff 	movw	r2, #2047	; 0x7ff
	HAL_TIM_Base_Init(&htim7);
 800de66:	4630      	mov	r0, r6
	htim7.Init.Period = 0x7FF;
 800de68:	60f2      	str	r2, [r6, #12]
	htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800de6a:	e9c6 4401 	strd	r4, r4, [r6, #4]
	htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800de6e:	61b4      	str	r4, [r6, #24]
	HAL_TIM_Base_Init(&htim7);
 800de70:	f7f9 fd04 	bl	800787c <HAL_TIM_Base_Init>
	HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig);
 800de74:	a90f      	add	r1, sp, #60	; 0x3c
 800de76:	4630      	mov	r0, r6
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800de78:	970f      	str	r7, [sp, #60]	; 0x3c
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800de7a:	9411      	str	r4, [sp, #68]	; 0x44
	HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig);
 800de7c:	f7fa fdf8 	bl	8008a70 <HAL_TIMEx_MasterConfigSynchronization>
	MX_TIM1_GEN_PWM_Init();
	MX_TIM6_GEN_PWM_Init();
	MX_TIM3_GEN_PWM_Init();			// PWM generation
	MX_TIM7_GEN_PWM_Init();			// DMA transaction timing
}
 800de80:	b01b      	add	sp, #108	; 0x6c
 800de82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800de86:	bf00      	nop
 800de88:	2000d09c 	.word	0x2000d09c
 800de8c:	40012c00 	.word	0x40012c00
 800de90:	2000cfd8 	.word	0x2000cfd8
 800de94:	40001000 	.word	0x40001000
 800de98:	40000400 	.word	0x40000400
 800de9c:	2000d0dc 	.word	0x2000d0dc
 800dea0:	40001400 	.word	0x40001400
 800dea4:	2000d05c 	.word	0x2000d05c

0800dea8 <TIMGenPwmDeinit>:
 * @param  None
 * @retval None
 */
void TIMGenPwmDeinit(void){
	/* Reset TIM peripherals */
	RCC->APB1RSTR |= RCC_APB1RSTR_TIM6RST;
 800dea8:	4b10      	ldr	r3, [pc, #64]	; (800deec <TIMGenPwmDeinit+0x44>)
 800deaa:	691a      	ldr	r2, [r3, #16]
 800deac:	f042 0210 	orr.w	r2, r2, #16
 800deb0:	611a      	str	r2, [r3, #16]
	RCC->APB1RSTR &= ~RCC_APB1RSTR_TIM6RST;
 800deb2:	691a      	ldr	r2, [r3, #16]
 800deb4:	f022 0210 	bic.w	r2, r2, #16
 800deb8:	611a      	str	r2, [r3, #16]

	RCC->APB1RSTR |= RCC_APB1RSTR_TIM7RST;
 800deba:	691a      	ldr	r2, [r3, #16]
 800debc:	f042 0220 	orr.w	r2, r2, #32
 800dec0:	611a      	str	r2, [r3, #16]
	RCC->APB1RSTR &= ~RCC_APB1RSTR_TIM7RST;
 800dec2:	691a      	ldr	r2, [r3, #16]
 800dec4:	f022 0220 	bic.w	r2, r2, #32
 800dec8:	611a      	str	r2, [r3, #16]

	RCC->APB2RSTR |= RCC_APB2RSTR_TIM1RST;
 800deca:	68da      	ldr	r2, [r3, #12]
 800decc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800ded0:	60da      	str	r2, [r3, #12]
	RCC->APB2RSTR &= ~RCC_APB2RSTR_TIM1RST;
 800ded2:	68da      	ldr	r2, [r3, #12]
 800ded4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800ded8:	60da      	str	r2, [r3, #12]

	RCC->APB1RSTR |= RCC_APB1RSTR_TIM3RST;
 800deda:	691a      	ldr	r2, [r3, #16]
 800dedc:	f042 0202 	orr.w	r2, r2, #2
 800dee0:	611a      	str	r2, [r3, #16]
	RCC->APB1RSTR &= ~RCC_APB1RSTR_TIM3RST;
 800dee2:	691a      	ldr	r2, [r3, #16]
 800dee4:	f022 0202 	bic.w	r2, r2, #2
 800dee8:	611a      	str	r2, [r3, #16]
}
 800deea:	4770      	bx	lr
 800deec:	40021000 	.word	0x40021000

0800def0 <TIM1_LOG_ANLYS_MspInit>:
void TIM1_LOG_ANLYS_MspInit(TIM_HandleTypeDef* htim_base)
{
	GPIO_InitTypeDef GPIO_InitStruct;

	/* Peripheral clock enable */
	__HAL_RCC_TIM1_CLK_ENABLE();
 800def0:	4b21      	ldr	r3, [pc, #132]	; (800df78 <TIM1_LOG_ANLYS_MspInit+0x88>)
{
 800def2:	b570      	push	{r4, r5, r6, lr}
	__HAL_RCC_TIM1_CLK_ENABLE();
 800def4:	699a      	ldr	r2, [r3, #24]
	HAL_NVIC_SetPriority(EXTI9_5_IRQn,9,0);
	HAL_NVIC_SetPriority(EXTI15_10_IRQn,9,0);

	/* TIM1 DMA Init */
	/* TIM1_UP Init */
	hdma_tim1_up.Instance = DMA1_Channel5;
 800def6:	4c21      	ldr	r4, [pc, #132]	; (800df7c <TIM1_LOG_ANLYS_MspInit+0x8c>)
	__HAL_RCC_TIM1_CLK_ENABLE();
 800def8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800defc:	619a      	str	r2, [r3, #24]
 800defe:	699b      	ldr	r3, [r3, #24]
{
 800df00:	b086      	sub	sp, #24
	__HAL_RCC_TIM1_CLK_ENABLE();
 800df02:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800df06:	9300      	str	r3, [sp, #0]
	GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 800df08:	f44f 517f 	mov.w	r1, #16320	; 0x3fc0
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT; //GPIO_MODE_INPUT;
 800df0c:	2500      	movs	r5, #0
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800df0e:	2303      	movs	r3, #3
{
 800df10:	4606      	mov	r6, r0
	GPIO_InitStruct.Pull = GPIO_PULLUP; //GPIO_PULLDOWN;
 800df12:	2201      	movs	r2, #1
	__HAL_RCC_TIM1_CLK_ENABLE();
 800df14:	9800      	ldr	r0, [sp, #0]
	GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 800df16:	9101      	str	r1, [sp, #4]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800df18:	4819      	ldr	r0, [pc, #100]	; (800df80 <TIM1_LOG_ANLYS_MspInit+0x90>)
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800df1a:	9304      	str	r3, [sp, #16]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800df1c:	a901      	add	r1, sp, #4
	GPIO_InitStruct.Pull = GPIO_PULLUP; //GPIO_PULLDOWN;
 800df1e:	e9cd 5202 	strd	r5, r2, [sp, #8]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800df22:	f7f8 fbd9 	bl	80066d8 <HAL_GPIO_Init>
	HAL_NVIC_SetPriority(EXTI9_5_IRQn,9,0);
 800df26:	462a      	mov	r2, r5
 800df28:	2109      	movs	r1, #9
 800df2a:	2017      	movs	r0, #23
 800df2c:	f7f8 f84a 	bl	8005fc4 <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(EXTI15_10_IRQn,9,0);
 800df30:	462a      	mov	r2, r5
 800df32:	2109      	movs	r1, #9
 800df34:	2028      	movs	r0, #40	; 0x28
 800df36:	f7f8 f845 	bl	8005fc4 <HAL_NVIC_SetPriority>
	hdma_tim1_up.Instance = DMA1_Channel5;
 800df3a:	4a12      	ldr	r2, [pc, #72]	; (800df84 <TIM1_LOG_ANLYS_MspInit+0x94>)
 800df3c:	6022      	str	r2, [r4, #0]
	hdma_tim1_up.Init.Direction = DMA_PERIPH_TO_MEMORY;
	hdma_tim1_up.Init.PeriphInc = DMA_PINC_DISABLE;
	hdma_tim1_up.Init.MemInc = DMA_MINC_ENABLE;
 800df3e:	2380      	movs	r3, #128	; 0x80
	hdma_tim1_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800df40:	f44f 7080 	mov.w	r0, #256	; 0x100
	hdma_tim1_up.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800df44:	f44f 6180 	mov.w	r1, #1024	; 0x400
	hdma_tim1_up.Init.Mode = DMA_CIRCULAR;
 800df48:	2220      	movs	r2, #32
	hdma_tim1_up.Init.MemInc = DMA_MINC_ENABLE;
 800df4a:	60e3      	str	r3, [r4, #12]
	hdma_tim1_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800df4c:	6120      	str	r0, [r4, #16]
	hdma_tim1_up.Init.Priority = DMA_PRIORITY_HIGH;
 800df4e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	HAL_DMA_Init(&hdma_tim1_up);
 800df52:	4620      	mov	r0, r4
	hdma_tim1_up.Init.Mode = DMA_CIRCULAR;
 800df54:	e9c4 1205 	strd	r1, r2, [r4, #20]
	hdma_tim1_up.Init.Priority = DMA_PRIORITY_HIGH;
 800df58:	61e3      	str	r3, [r4, #28]
	hdma_tim1_up.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800df5a:	6065      	str	r5, [r4, #4]
	hdma_tim1_up.Init.PeriphInc = DMA_PINC_DISABLE;
 800df5c:	60a5      	str	r5, [r4, #8]
	HAL_DMA_Init(&hdma_tim1_up);
 800df5e:	f7f8 f9dd 	bl	800631c <HAL_DMA_Init>
	/* Trigger DMA by TIMer to transfer data from GPIO IDR reg. to memory buffer. */
	//		TIM1->DIER |= TIM_DIER_UDE;
	__HAL_TIM_ENABLE_DMA(&htim1, TIM_DIER_UDE);
 800df62:	4b09      	ldr	r3, [pc, #36]	; (800df88 <TIM1_LOG_ANLYS_MspInit+0x98>)
 800df64:	681a      	ldr	r2, [r3, #0]
 800df66:	68d3      	ldr	r3, [r2, #12]
 800df68:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800df6c:	60d3      	str	r3, [r2, #12]

	__HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim1_up);
 800df6e:	6234      	str	r4, [r6, #32]
 800df70:	6266      	str	r6, [r4, #36]	; 0x24
}
 800df72:	b006      	add	sp, #24
 800df74:	bd70      	pop	{r4, r5, r6, pc}
 800df76:	bf00      	nop
 800df78:	40021000 	.word	0x40021000
 800df7c:	2000d11c 	.word	0x2000d11c
 800df80:	48000400 	.word	0x48000400
 800df84:	40020058 	.word	0x40020058
 800df88:	2000d09c 	.word	0x2000d09c

0800df8c <TIM4_LOG_ANLYS_MspInit>:

void TIM4_LOG_ANLYS_MspInit(TIM_HandleTypeDef* htim_base)
{
	/* Peripheral clock enable */
	__HAL_RCC_TIM4_CLK_ENABLE();
 800df8c:	4b0e      	ldr	r3, [pc, #56]	; (800dfc8 <TIM4_LOG_ANLYS_MspInit+0x3c>)

	__HAL_TIM_ENABLE_IT(&htim4, TIM_IT_UPDATE);
 800df8e:	490f      	ldr	r1, [pc, #60]	; (800dfcc <TIM4_LOG_ANLYS_MspInit+0x40>)
	__HAL_RCC_TIM4_CLK_ENABLE();
 800df90:	69da      	ldr	r2, [r3, #28]
{
 800df92:	b500      	push	{lr}
	__HAL_RCC_TIM4_CLK_ENABLE();
 800df94:	f042 0204 	orr.w	r2, r2, #4
 800df98:	61da      	str	r2, [r3, #28]
 800df9a:	69db      	ldr	r3, [r3, #28]
	__HAL_TIM_ENABLE_IT(&htim4, TIM_IT_UPDATE);
 800df9c:	680a      	ldr	r2, [r1, #0]
{
 800df9e:	b083      	sub	sp, #12
	__HAL_RCC_TIM4_CLK_ENABLE();
 800dfa0:	f003 0304 	and.w	r3, r3, #4
 800dfa4:	9301      	str	r3, [sp, #4]
 800dfa6:	9b01      	ldr	r3, [sp, #4]
	__HAL_TIM_ENABLE_IT(&htim4, TIM_IT_UPDATE);
 800dfa8:	68d3      	ldr	r3, [r2, #12]
 800dfaa:	f043 0301 	orr.w	r3, r3, #1
 800dfae:	60d3      	str	r3, [r2, #12]

	/* TIM4 interrupt Init */
	HAL_NVIC_SetPriority(TIM4_IRQn, 9, 0);
 800dfb0:	2109      	movs	r1, #9
 800dfb2:	2200      	movs	r2, #0
 800dfb4:	201e      	movs	r0, #30
 800dfb6:	f7f8 f805 	bl	8005fc4 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800dfba:	201e      	movs	r0, #30
}
 800dfbc:	b003      	add	sp, #12
 800dfbe:	f85d eb04 	ldr.w	lr, [sp], #4
	HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800dfc2:	f7f8 b835 	b.w	8006030 <HAL_NVIC_EnableIRQ>
 800dfc6:	bf00      	nop
 800dfc8:	40021000 	.word	0x40021000
 800dfcc:	2000ce8c 	.word	0x2000ce8c

0800dfd0 <TIM4_LOG_ANLYS_MspDeinit>:

void TIM4_LOG_ANLYS_MspDeinit(TIM_HandleTypeDef* htim_base)
{
	__HAL_RCC_TIM4_CLK_DISABLE();
 800dfd0:	4a08      	ldr	r2, [pc, #32]	; (800dff4 <TIM4_LOG_ANLYS_MspDeinit+0x24>)
{
 800dfd2:	b508      	push	{r3, lr}
	__HAL_RCC_TIM4_CLK_DISABLE();
 800dfd4:	69d3      	ldr	r3, [r2, #28]
 800dfd6:	f023 0304 	bic.w	r3, r3, #4
 800dfda:	61d3      	str	r3, [r2, #28]
	HAL_NVIC_DisableIRQ(TIM4_IRQn);
 800dfdc:	201e      	movs	r0, #30
 800dfde:	f7f8 f833 	bl	8006048 <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
 800dfe2:	2017      	movs	r0, #23
 800dfe4:	f7f8 f830 	bl	8006048 <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);
 800dfe8:	2028      	movs	r0, #40	; 0x28
}
 800dfea:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);
 800dfee:	f7f8 b82b 	b.w	8006048 <HAL_NVIC_DisableIRQ>
 800dff2:	bf00      	nop
 800dff4:	40021000 	.word	0x40021000

0800dff8 <TIM1_LOG_ANLYS_MspDeinit>:

void TIM1_LOG_ANLYS_MspDeinit(TIM_HandleTypeDef* htim_base)
{
	/* Peripheral clock disable */
	__HAL_RCC_TIM1_CLK_DISABLE();
 800dff8:	4a03      	ldr	r2, [pc, #12]	; (800e008 <TIM1_LOG_ANLYS_MspDeinit+0x10>)
	/* TIM1 DMA DeInit */
	HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_UPDATE]);
 800dffa:	6a00      	ldr	r0, [r0, #32]
	__HAL_RCC_TIM1_CLK_DISABLE();
 800dffc:	6993      	ldr	r3, [r2, #24]
 800dffe:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800e002:	6193      	str	r3, [r2, #24]
	HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_UPDATE]);
 800e004:	f7f8 b9d4 	b.w	80063b0 <HAL_DMA_DeInit>
 800e008:	40021000 	.word	0x40021000

0800e00c <LOG_ANLYS_PeriodElapsedCallback>:
 * @note		The time after the trigger occured elapsed and all required data is sampled.
 * @params htim:	TIM handler
 * @retval None
 */
void LOG_ANLYS_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800e00c:	b508      	push	{r3, lr}
	//  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
	//  {
	//    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
	//    {
	__HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800e00e:	6803      	ldr	r3, [r0, #0]

	/* Stop timer trigering the DMA for data transfer */
	//HAL_TIM_Base_Stop(&htim1);
	TIM4->CR1 &= ~(TIM_CR1_CEN);
 800e010:	4a0d      	ldr	r2, [pc, #52]	; (800e048 <LOG_ANLYS_PeriodElapsedCallback+0x3c>)
	HAL_DMA_Abort(&hdma_tim1_up);
 800e012:	480e      	ldr	r0, [pc, #56]	; (800e04c <LOG_ANLYS_PeriodElapsedCallback+0x40>)
	__HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800e014:	f06f 0101 	mvn.w	r1, #1
 800e018:	6119      	str	r1, [r3, #16]
	TIM4->CR1 &= ~(TIM_CR1_CEN);
 800e01a:	6813      	ldr	r3, [r2, #0]
 800e01c:	400b      	ands	r3, r1
 800e01e:	6013      	str	r3, [r2, #0]
	HAL_DMA_Abort(&hdma_tim1_up);
 800e020:	f7f8 fa76 	bl	8006510 <HAL_DMA_Abort>
 * @note		Disables all IRQ channels of GPIOs to prevent from triggering.
 * @params None
 * @retval None
 */
void GPIO_DisableIRQ(void){
	__HAL_GPIO_EXTI_CLEAR_IT(0x3fc0);
 800e024:	4b0a      	ldr	r3, [pc, #40]	; (800e050 <LOG_ANLYS_PeriodElapsedCallback+0x44>)
 800e026:	f44f 527f 	mov.w	r2, #16320	; 0x3fc0
 800e02a:	615a      	str	r2, [r3, #20]
	HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
 800e02c:	2017      	movs	r0, #23
 800e02e:	f7f8 f80b 	bl	8006048 <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);
 800e032:	2028      	movs	r0, #40	; 0x28
 800e034:	f7f8 f808 	bl	8006048 <HAL_NVIC_DisableIRQ>
	if(logAnlys.trigOccur == TRIG_OCCURRED){
 800e038:	4b06      	ldr	r3, [pc, #24]	; (800e054 <LOG_ANLYS_PeriodElapsedCallback+0x48>)
 800e03a:	7ddb      	ldrb	r3, [r3, #23]
 800e03c:	b103      	cbz	r3, 800e040 <LOG_ANLYS_PeriodElapsedCallback+0x34>
}
 800e03e:	bd08      	pop	{r3, pc}
 800e040:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		logAnlysPeriodElapsedCallback();
 800e044:	f7f6 b8f6 	b.w	8004234 <logAnlysPeriodElapsedCallback>
 800e048:	40000800 	.word	0x40000800
 800e04c:	2000d11c 	.word	0x2000d11c
 800e050:	40010400 	.word	0x40010400
 800e054:	20005440 	.word	0x20005440

0800e058 <LOG_ANLYS_TriggerEventOccured>:
	logAnlys.triggerPointer = hdma_tim1_up.Instance->CNDTR;
 800e058:	4a03      	ldr	r2, [pc, #12]	; (800e068 <LOG_ANLYS_TriggerEventOccured+0x10>)
 800e05a:	4b04      	ldr	r3, [pc, #16]	; (800e06c <LOG_ANLYS_TriggerEventOccured+0x14>)
 800e05c:	6811      	ldr	r1, [r2, #0]
	logAnlys.trigOccur = TRIG_OCCURRED;
 800e05e:	2200      	movs	r2, #0
	logAnlys.triggerPointer = hdma_tim1_up.Instance->CNDTR;
 800e060:	6849      	ldr	r1, [r1, #4]
 800e062:	6019      	str	r1, [r3, #0]
	logAnlys.trigOccur = TRIG_OCCURRED;
 800e064:	75da      	strb	r2, [r3, #23]
}
 800e066:	4770      	bx	lr
 800e068:	2000d11c 	.word	0x2000d11c
 800e06c:	20005440 	.word	0x20005440

0800e070 <TIM_LogAnlys_Init>:
{
 800e070:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	htim1.State = HAL_TIM_STATE_RESET;
 800e074:	4d27      	ldr	r5, [pc, #156]	; (800e114 <TIM_LogAnlys_Init+0xa4>)
	htim4.State = HAL_TIM_STATE_RESET;
 800e076:	4e28      	ldr	r6, [pc, #160]	; (800e118 <TIM_LogAnlys_Init+0xa8>)
	htim1.Instance = TIM1;
 800e078:	4b28      	ldr	r3, [pc, #160]	; (800e11c <TIM_LogAnlys_Init+0xac>)
 800e07a:	602b      	str	r3, [r5, #0]
{
 800e07c:	b08c      	sub	sp, #48	; 0x30
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800e07e:	af0c      	add	r7, sp, #48	; 0x30
	htim1.State = HAL_TIM_STATE_RESET;
 800e080:	2400      	movs	r4, #0
	htim1.Init.Period = 14399;   //14399
 800e082:	f643 033f 	movw	r3, #14399	; 0x383f
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800e086:	f44f 5880 	mov.w	r8, #4096	; 0x1000
	HAL_TIM_Base_Init(&htim1);
 800e08a:	4628      	mov	r0, r5
	htim1.Init.Period = 14399;   //14399
 800e08c:	60eb      	str	r3, [r5, #12]
	htim1.State = HAL_TIM_STATE_RESET;
 800e08e:	f885 403d 	strb.w	r4, [r5, #61]	; 0x3d
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800e092:	e9c5 4401 	strd	r4, r4, [r5, #4]
	htim1.Init.RepetitionCounter = 0;
 800e096:	e9c5 4404 	strd	r4, r4, [r5, #16]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800e09a:	61ac      	str	r4, [r5, #24]
	htim4.State = HAL_TIM_STATE_RESET;
 800e09c:	f886 403d 	strb.w	r4, [r6, #61]	; 0x3d
	HAL_TIM_Base_Init(&htim1);
 800e0a0:	f7f9 fbec 	bl	800787c <HAL_TIM_Base_Init>
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800e0a4:	f847 8d24 	str.w	r8, [r7, #-36]!
	HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig);
 800e0a8:	4628      	mov	r0, r5
 800e0aa:	4639      	mov	r1, r7
 800e0ac:	f7fa f8a2 	bl	80081f4 <HAL_TIM_ConfigClockSource>
	sSlaveConfig.InputTrigger = TIM_TS_ITR3;
 800e0b0:	2204      	movs	r2, #4
 800e0b2:	2330      	movs	r3, #48	; 0x30
	HAL_TIM_SlaveConfigSynchronization(&htim1, &sSlaveConfig);
 800e0b4:	a907      	add	r1, sp, #28
 800e0b6:	4628      	mov	r0, r5
	sSlaveConfig.InputTrigger = TIM_TS_ITR3;
 800e0b8:	e9cd 2307 	strd	r2, r3, [sp, #28]
	HAL_TIM_SlaveConfigSynchronization(&htim1, &sSlaveConfig);
 800e0bc:	f7fa f964 	bl	8008388 <HAL_TIM_SlaveConfigSynchronization>
	HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig);
 800e0c0:	4669      	mov	r1, sp
 800e0c2:	4628      	mov	r0, r5
	sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800e0c4:	e9cd 4400 	strd	r4, r4, [sp]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800e0c8:	9402      	str	r4, [sp, #8]
	HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig);
 800e0ca:	f7fa fcd1 	bl	8008a70 <HAL_TIMEx_MasterConfigSynchronization>
	htim4.Instance = TIM4;
 800e0ce:	4914      	ldr	r1, [pc, #80]	; (800e120 <TIM_LogAnlys_Init+0xb0>)
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800e0d0:	60b4      	str	r4, [r6, #8]
	htim4.Init.Prescaler = 1199;
 800e0d2:	f240 42af 	movw	r2, #1199	; 0x4af
	htim4.Init.Period = 59999;
 800e0d6:	f64e 235f 	movw	r3, #59999	; 0xea5f
	HAL_TIM_Base_Init(&htim4);
 800e0da:	4630      	mov	r0, r6
	htim4.Init.Prescaler = 1199;
 800e0dc:	e9c6 1200 	strd	r1, r2, [r6]
	htim4.Init.Period = 59999;
 800e0e0:	60f3      	str	r3, [r6, #12]
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800e0e2:	6134      	str	r4, [r6, #16]
	htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800e0e4:	61b4      	str	r4, [r6, #24]
	HAL_TIM_Base_Init(&htim4);
 800e0e6:	f7f9 fbc9 	bl	800787c <HAL_TIM_Base_Init>
	HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig);
 800e0ea:	a907      	add	r1, sp, #28
 800e0ec:	4630      	mov	r0, r6
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800e0ee:	f8cd 801c 	str.w	r8, [sp, #28]
	HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig);
 800e0f2:	f7fa f87f 	bl	80081f4 <HAL_TIM_ConfigClockSource>
	HAL_TIM_OnePulse_Init(&htim4, TIM_OPMODE_SINGLE);
 800e0f6:	4630      	mov	r0, r6
 800e0f8:	2108      	movs	r1, #8
 800e0fa:	f7f9 ff11 	bl	8007f20 <HAL_TIM_OnePulse_Init>
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 800e0fe:	2380      	movs	r3, #128	; 0x80
	HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig);
 800e100:	4639      	mov	r1, r7
 800e102:	4630      	mov	r0, r6
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800e104:	9403      	str	r4, [sp, #12]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 800e106:	9305      	str	r3, [sp, #20]
	HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig);
 800e108:	f7fa fcb2 	bl	8008a70 <HAL_TIMEx_MasterConfigSynchronization>
}
 800e10c:	b00c      	add	sp, #48	; 0x30
 800e10e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e112:	bf00      	nop
 800e114:	2000d09c 	.word	0x2000d09c
 800e118:	2000ce8c 	.word	0x2000ce8c
 800e11c:	40012c00 	.word	0x40012c00
 800e120:	40000800 	.word	0x40000800

0800e124 <TIM_LogAnlys_Deinit>:
{
 800e124:	b538      	push	{r3, r4, r5, lr}
	HAL_TIM_Base_DeInit(&htim4);
 800e126:	4d0f      	ldr	r5, [pc, #60]	; (800e164 <TIM_LogAnlys_Deinit+0x40>)
	HAL_TIM_Base_DeInit(&htim1);
 800e128:	4c0f      	ldr	r4, [pc, #60]	; (800e168 <TIM_LogAnlys_Deinit+0x44>)
	HAL_TIM_Base_DeInit(&htim4);
 800e12a:	4628      	mov	r0, r5
 800e12c:	f7f9 fc40 	bl	80079b0 <HAL_TIM_Base_DeInit>
	HAL_TIM_Base_DeInit(&htim1);
 800e130:	4620      	mov	r0, r4
 800e132:	f7f9 fc3d 	bl	80079b0 <HAL_TIM_Base_DeInit>
	RCC->APB1RSTR |= RCC_APB1RSTR_TIM4RST;
 800e136:	4b0d      	ldr	r3, [pc, #52]	; (800e16c <TIM_LogAnlys_Deinit+0x48>)
 800e138:	691a      	ldr	r2, [r3, #16]
 800e13a:	f042 0204 	orr.w	r2, r2, #4
 800e13e:	611a      	str	r2, [r3, #16]
	RCC->APB1RSTR &= ~RCC_APB1RSTR_TIM4RST;
 800e140:	691a      	ldr	r2, [r3, #16]
 800e142:	f022 0204 	bic.w	r2, r2, #4
 800e146:	611a      	str	r2, [r3, #16]
	RCC->APB2RSTR |= RCC_APB2RSTR_TIM1RST;
 800e148:	68da      	ldr	r2, [r3, #12]
 800e14a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800e14e:	60da      	str	r2, [r3, #12]
	RCC->APB2RSTR &= ~RCC_APB2RSTR_TIM1RST;
 800e150:	68da      	ldr	r2, [r3, #12]
	htim1.State = HAL_TIM_STATE_RESET;
 800e152:	2100      	movs	r1, #0
	RCC->APB2RSTR &= ~RCC_APB2RSTR_TIM1RST;
 800e154:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800e158:	60da      	str	r2, [r3, #12]
	htim1.State = HAL_TIM_STATE_RESET;
 800e15a:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
	htim4.State = HAL_TIM_STATE_RESET;
 800e15e:	f885 103d 	strb.w	r1, [r5, #61]	; 0x3d
}
 800e162:	bd38      	pop	{r3, r4, r5, pc}
 800e164:	2000ce8c 	.word	0x2000ce8c
 800e168:	2000d09c 	.word	0x2000d09c
 800e16c:	40021000 	.word	0x40021000

0800e170 <TIM_LogAnlys_Start>:
{
 800e170:	b508      	push	{r3, lr}
	HAL_DMA_Start(&hdma_tim1_up, (uint32_t)&(GPIOB->IDR), (uint32_t)logAnlys.bufferMemory, logAnlys.samplesNumber + MAX_ADC_CHANNELS * SCOPE_BUFFER_MARGIN);
 800e172:	4b07      	ldr	r3, [pc, #28]	; (800e190 <TIM_LogAnlys_Start+0x20>)
 800e174:	4907      	ldr	r1, [pc, #28]	; (800e194 <TIM_LogAnlys_Start+0x24>)
 800e176:	68da      	ldr	r2, [r3, #12]
 800e178:	8a1b      	ldrh	r3, [r3, #16]
 800e17a:	4807      	ldr	r0, [pc, #28]	; (800e198 <TIM_LogAnlys_Start+0x28>)
 800e17c:	f503 73c8 	add.w	r3, r3, #400	; 0x190
 800e180:	f7f8 f954 	bl	800642c <HAL_DMA_Start>
	HAL_TIM_Base_Start(&htim1);
 800e184:	4805      	ldr	r0, [pc, #20]	; (800e19c <TIM_LogAnlys_Start+0x2c>)
}
 800e186:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_TIM_Base_Start(&htim1);
 800e18a:	f7f9 bc2f 	b.w	80079ec <HAL_TIM_Base_Start>
 800e18e:	bf00      	nop
 800e190:	20005440 	.word	0x20005440
 800e194:	48000410 	.word	0x48000410
 800e198:	2000d11c 	.word	0x2000d11c
 800e19c:	2000d09c 	.word	0x2000d09c

0800e1a0 <TIM_LogAnlys_Stop>:
{
 800e1a0:	b510      	push	{r4, lr}
 * @note		Stop TIM1 and abort DMA.
 * @params None
 * @retval None
 */
void TIM_SamplingStop(void){
	HAL_TIM_Base_Stop(&htim1);
 800e1a2:	480d      	ldr	r0, [pc, #52]	; (800e1d8 <TIM_LogAnlys_Stop+0x38>)
	HAL_TIM_Base_Stop(&htim4);
 800e1a4:	4c0d      	ldr	r4, [pc, #52]	; (800e1dc <TIM_LogAnlys_Stop+0x3c>)
	HAL_TIM_Base_Stop(&htim1);
 800e1a6:	f7f9 fc31 	bl	8007a0c <HAL_TIM_Base_Stop>
	HAL_DMA_Abort(&hdma_tim1_up);
 800e1aa:	480d      	ldr	r0, [pc, #52]	; (800e1e0 <TIM_LogAnlys_Stop+0x40>)
 800e1ac:	f7f8 f9b0 	bl	8006510 <HAL_DMA_Abort>
	__HAL_GPIO_EXTI_CLEAR_IT(0x3fc0);
 800e1b0:	4b0c      	ldr	r3, [pc, #48]	; (800e1e4 <TIM_LogAnlys_Stop+0x44>)
 800e1b2:	f44f 527f 	mov.w	r2, #16320	; 0x3fc0
 800e1b6:	615a      	str	r2, [r3, #20]
	HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
 800e1b8:	2017      	movs	r0, #23
 800e1ba:	f7f7 ff45 	bl	8006048 <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);
 800e1be:	2028      	movs	r0, #40	; 0x28
 800e1c0:	f7f7 ff42 	bl	8006048 <HAL_NVIC_DisableIRQ>
	HAL_TIM_Base_Stop(&htim4);
 800e1c4:	4620      	mov	r0, r4
 800e1c6:	f7f9 fc21 	bl	8007a0c <HAL_TIM_Base_Stop>
	__HAL_TIM_SET_COUNTER(&htim4, 0x00);
 800e1ca:	6821      	ldr	r1, [r4, #0]
	logAnlys.trigOccur = TRIG_NOT_OCCURRED;
 800e1cc:	4b06      	ldr	r3, [pc, #24]	; (800e1e8 <TIM_LogAnlys_Stop+0x48>)
	__HAL_TIM_SET_COUNTER(&htim4, 0x00);
 800e1ce:	2000      	movs	r0, #0
	logAnlys.trigOccur = TRIG_NOT_OCCURRED;
 800e1d0:	2201      	movs	r2, #1
	__HAL_TIM_SET_COUNTER(&htim4, 0x00);
 800e1d2:	6248      	str	r0, [r1, #36]	; 0x24
	logAnlys.trigOccur = TRIG_NOT_OCCURRED;
 800e1d4:	75da      	strb	r2, [r3, #23]
}
 800e1d6:	bd10      	pop	{r4, pc}
 800e1d8:	2000d09c 	.word	0x2000d09c
 800e1dc:	2000ce8c 	.word	0x2000ce8c
 800e1e0:	2000d11c 	.word	0x2000d11c
 800e1e4:	40010400 	.word	0x40010400
 800e1e8:	20005440 	.word	0x20005440

0800e1ec <TIM_PostTrigger_ARR_PSC_Reconfig>:
	__HAL_TIM_SET_AUTORELOAD(&htim4, arr);
 800e1ec:	4908      	ldr	r1, [pc, #32]	; (800e210 <TIM_PostTrigger_ARR_PSC_Reconfig+0x24>)
 800e1ee:	680b      	ldr	r3, [r1, #0]
{
 800e1f0:	b410      	push	{r4}
 800e1f2:	b284      	uxth	r4, r0
	uint16_t psc = (uint16_t)(arrPsc >> 16);
 800e1f4:	0c00      	lsrs	r0, r0, #16
	__HAL_TIM_SET_AUTORELOAD(&htim4, arr);
 800e1f6:	62dc      	str	r4, [r3, #44]	; 0x2c
	__HAL_TIM_SET_PRESCALER(&htim4, psc);
 800e1f8:	6298      	str	r0, [r3, #40]	; 0x28
 800e1fa:	695a      	ldr	r2, [r3, #20]
	__HAL_TIM_SET_AUTORELOAD(&htim4, arr);
 800e1fc:	60cc      	str	r4, [r1, #12]
 800e1fe:	f042 0201 	orr.w	r2, r2, #1
	HAL_TIM_Base_Stop(&htim4);
 800e202:	4608      	mov	r0, r1
 800e204:	615a      	str	r2, [r3, #20]
}
 800e206:	f85d 4b04 	ldr.w	r4, [sp], #4
	HAL_TIM_Base_Stop(&htim4);
 800e20a:	f7f9 bbff 	b.w	8007a0c <HAL_TIM_Base_Stop>
 800e20e:	bf00      	nop
 800e210:	2000ce8c 	.word	0x2000ce8c

0800e214 <TIM_SamplingFreq_ARR_PSC_Reconfig>:
{
 800e214:	b470      	push	{r4, r5, r6}
	__HAL_TIM_SET_AUTORELOAD(&htim1, arr);
 800e216:	4d08      	ldr	r5, [pc, #32]	; (800e238 <TIM_SamplingFreq_ARR_PSC_Reconfig+0x24>)
	logAnlys.samplingFreq = LOG_ANLYS_TIMEBASE_PERIPH_CLOCK / ((arr + 1) * (psc + 1));
 800e218:	4e08      	ldr	r6, [pc, #32]	; (800e23c <TIM_SamplingFreq_ARR_PSC_Reconfig+0x28>)
	__HAL_TIM_SET_AUTORELOAD(&htim1, arr);
 800e21a:	6829      	ldr	r1, [r5, #0]
	logAnlys.samplingFreq = LOG_ANLYS_TIMEBASE_PERIPH_CLOCK / ((arr + 1) * (psc + 1));
 800e21c:	4a08      	ldr	r2, [pc, #32]	; (800e240 <TIM_SamplingFreq_ARR_PSC_Reconfig+0x2c>)
	uint16_t psc = (uint16_t)(arrPsc >> 16);
 800e21e:	0c04      	lsrs	r4, r0, #16
	logAnlys.samplingFreq = LOG_ANLYS_TIMEBASE_PERIPH_CLOCK / ((arr + 1) * (psc + 1));
 800e220:	1c63      	adds	r3, r4, #1
 800e222:	b280      	uxth	r0, r0
	__HAL_TIM_SET_AUTORELOAD(&htim1, arr);
 800e224:	60e8      	str	r0, [r5, #12]
	logAnlys.samplingFreq = LOG_ANLYS_TIMEBASE_PERIPH_CLOCK / ((arr + 1) * (psc + 1));
 800e226:	fb00 3303 	mla	r3, r0, r3, r3
 800e22a:	fbb2 f3f3 	udiv	r3, r2, r3
 800e22e:	6073      	str	r3, [r6, #4]
	__HAL_TIM_SET_AUTORELOAD(&htim1, arr);
 800e230:	62c8      	str	r0, [r1, #44]	; 0x2c
	__HAL_TIM_SET_PRESCALER(&htim1, psc);
 800e232:	628c      	str	r4, [r1, #40]	; 0x28
}
 800e234:	bc70      	pop	{r4, r5, r6}
 800e236:	4770      	bx	lr
 800e238:	2000d09c 	.word	0x2000d09c
 800e23c:	20005440 	.word	0x20005440
 800e240:	08954400 	.word	0x08954400

0800e244 <TIM_PostTrigger_SoftwareStart>:
	__HAL_TIM_SET_COUNTER(&htim4, 0x00);
 800e244:	4b04      	ldr	r3, [pc, #16]	; (800e258 <TIM_PostTrigger_SoftwareStart+0x14>)
	TIM4->CR1 |= TIM_CR1_CEN;
 800e246:	4a05      	ldr	r2, [pc, #20]	; (800e25c <TIM_PostTrigger_SoftwareStart+0x18>)
	__HAL_TIM_SET_COUNTER(&htim4, 0x00);
 800e248:	681b      	ldr	r3, [r3, #0]
 800e24a:	2100      	movs	r1, #0
 800e24c:	6259      	str	r1, [r3, #36]	; 0x24
	TIM4->CR1 |= TIM_CR1_CEN;
 800e24e:	6813      	ldr	r3, [r2, #0]
 800e250:	f043 0301 	orr.w	r3, r3, #1
 800e254:	6013      	str	r3, [r2, #0]
}
 800e256:	4770      	bx	lr
 800e258:	2000ce8c 	.word	0x2000ce8c
 800e25c:	40000800 	.word	0x40000800

0800e260 <GPIO_EnableTrigger>:
 * @note		Enable triggers on selected channel after the pretrigger time data was already samples.
 * @params None
 * @retval None
 */
void GPIO_EnableTrigger(void)
{
 800e260:	b530      	push	{r4, r5, lr}
	GPIO_InitTypeDef   GPIO_InitStructure;
	IRQn_Type ExtiLine;

	//restore default settings
	HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
 800e262:	2017      	movs	r0, #23
{
 800e264:	b087      	sub	sp, #28
	HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
 800e266:	f7f7 feef 	bl	8006048 <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);
 800e26a:	2028      	movs	r0, #40	; 0x28
 800e26c:	f7f7 feec 	bl	8006048 <HAL_NVIC_DisableIRQ>

	GPIO_InitStructure.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13 |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
	EXTI->IMR &= ~(GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13 |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9);  //when selecting different line the EXTI settings remain the same
 800e270:	4a28      	ldr	r2, [pc, #160]	; (800e314 <GPIO_EnableTrigger+0xb4>)

	GPIO_InitStructure.Mode = GPIO_MODE_INPUT; //GPIO_MODE_INPUT;
	GPIO_InitStructure.Pull = GPIO_PULLUP; //GPIO_PULLDOWN;
	GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
	HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 800e272:	4829      	ldr	r0, [pc, #164]	; (800e318 <GPIO_EnableTrigger+0xb8>)
	GPIO_InitStructure.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13 |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 800e274:	f44f 537f 	mov.w	r3, #16320	; 0x3fc0
 800e278:	9301      	str	r3, [sp, #4]
	EXTI->IMR &= ~(GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13 |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9);  //when selecting different line the EXTI settings remain the same
 800e27a:	6813      	ldr	r3, [r2, #0]
 800e27c:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800e280:	6013      	str	r3, [r2, #0]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 800e282:	a901      	add	r1, sp, #4
	GPIO_InitStructure.Pull = GPIO_PULLUP; //GPIO_PULLDOWN;
 800e284:	2201      	movs	r2, #1
	GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
 800e286:	2303      	movs	r3, #3
	GPIO_InitStructure.Mode = GPIO_MODE_INPUT; //GPIO_MODE_INPUT;
 800e288:	2500      	movs	r5, #0
	GPIO_InitStructure.Pull = GPIO_PULLUP; //GPIO_PULLDOWN;
 800e28a:	e9cd 5202 	strd	r5, r2, [sp, #8]
	GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
 800e28e:	9304      	str	r3, [sp, #16]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 800e290:	f7f8 fa22 	bl	80066d8 <HAL_GPIO_Init>


	//init right pin to interrupt
	if(logAnlys.trigEdge == TRIG_EDGE_FALLING){
 800e294:	4a21      	ldr	r2, [pc, #132]	; (800e31c <GPIO_EnableTrigger+0xbc>)
		GPIO_InitStructure.Mode = GPIO_MODE_IT_FALLING;
	}else {
		GPIO_InitStructure.Mode = GPIO_MODE_IT_RISING;
 800e296:	4b22      	ldr	r3, [pc, #136]	; (800e320 <GPIO_EnableTrigger+0xc0>)
	if(logAnlys.trigEdge == TRIG_EDGE_FALLING){
 800e298:	7d90      	ldrb	r0, [r2, #22]
		GPIO_InitStructure.Mode = GPIO_MODE_IT_RISING;
 800e29a:	4922      	ldr	r1, [pc, #136]	; (800e324 <GPIO_EnableTrigger+0xc4>)
	}

	switch(logAnlys.trigConfig){
 800e29c:	7d52      	ldrb	r2, [r2, #21]
		GPIO_InitStructure.Mode = GPIO_MODE_IT_RISING;
 800e29e:	2801      	cmp	r0, #1
 800e2a0:	bf18      	it	ne
 800e2a2:	460b      	movne	r3, r1
 800e2a4:	9302      	str	r3, [sp, #8]
	switch(logAnlys.trigConfig){
 800e2a6:	2a07      	cmp	r2, #7
 800e2a8:	d809      	bhi.n	800e2be <GPIO_EnableTrigger+0x5e>
 800e2aa:	e8df f002 	tbb	[pc, r2]
 800e2ae:	1511      	.short	0x1511
 800e2b0:	28231e19 	.word	0x28231e19
 800e2b4:	042d      	.short	0x042d
	case TRIG_CHAN7:
		GPIO_InitStructure.Pin = GPIO_PIN_12;
		ExtiLine = EXTI15_10_IRQn;
		break;
	case TRIG_CHAN8:
		GPIO_InitStructure.Pin = GPIO_PIN_13;
 800e2b6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800e2ba:	9301      	str	r3, [sp, #4]
		ExtiLine = EXTI15_10_IRQn;
 800e2bc:	2428      	movs	r4, #40	; 0x28
		break;
	}

	HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 800e2be:	a901      	add	r1, sp, #4
 800e2c0:	4815      	ldr	r0, [pc, #84]	; (800e318 <GPIO_EnableTrigger+0xb8>)
 800e2c2:	f7f8 fa09 	bl	80066d8 <HAL_GPIO_Init>
	HAL_NVIC_EnableIRQ(ExtiLine);
 800e2c6:	4620      	mov	r0, r4
 800e2c8:	f7f7 feb2 	bl	8006030 <HAL_NVIC_EnableIRQ>
}
 800e2cc:	b007      	add	sp, #28
 800e2ce:	bd30      	pop	{r4, r5, pc}
		GPIO_InitStructure.Pin = GPIO_PIN_6;
 800e2d0:	2340      	movs	r3, #64	; 0x40
 800e2d2:	9301      	str	r3, [sp, #4]
		ExtiLine = EXTI9_5_IRQn;
 800e2d4:	2417      	movs	r4, #23
		break;
 800e2d6:	e7f2      	b.n	800e2be <GPIO_EnableTrigger+0x5e>
		GPIO_InitStructure.Pin = GPIO_PIN_7;
 800e2d8:	2380      	movs	r3, #128	; 0x80
 800e2da:	9301      	str	r3, [sp, #4]
		ExtiLine = EXTI9_5_IRQn;
 800e2dc:	2417      	movs	r4, #23
		break;
 800e2de:	e7ee      	b.n	800e2be <GPIO_EnableTrigger+0x5e>
		GPIO_InitStructure.Pin = GPIO_PIN_8;
 800e2e0:	f44f 7380 	mov.w	r3, #256	; 0x100
 800e2e4:	9301      	str	r3, [sp, #4]
		ExtiLine = EXTI9_5_IRQn;
 800e2e6:	2417      	movs	r4, #23
		break;
 800e2e8:	e7e9      	b.n	800e2be <GPIO_EnableTrigger+0x5e>
		GPIO_InitStructure.Pin = GPIO_PIN_9;
 800e2ea:	f44f 7300 	mov.w	r3, #512	; 0x200
 800e2ee:	9301      	str	r3, [sp, #4]
		ExtiLine = EXTI9_5_IRQn;
 800e2f0:	2417      	movs	r4, #23
		break;
 800e2f2:	e7e4      	b.n	800e2be <GPIO_EnableTrigger+0x5e>
		GPIO_InitStructure.Pin = GPIO_PIN_10;
 800e2f4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e2f8:	9301      	str	r3, [sp, #4]
		ExtiLine = EXTI15_10_IRQn;
 800e2fa:	2428      	movs	r4, #40	; 0x28
		break;
 800e2fc:	e7df      	b.n	800e2be <GPIO_EnableTrigger+0x5e>
		GPIO_InitStructure.Pin = GPIO_PIN_11;
 800e2fe:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800e302:	9301      	str	r3, [sp, #4]
		ExtiLine = EXTI15_10_IRQn;
 800e304:	2428      	movs	r4, #40	; 0x28
		break;
 800e306:	e7da      	b.n	800e2be <GPIO_EnableTrigger+0x5e>
		GPIO_InitStructure.Pin = GPIO_PIN_12;
 800e308:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800e30c:	9301      	str	r3, [sp, #4]
		ExtiLine = EXTI15_10_IRQn;
 800e30e:	2428      	movs	r4, #40	; 0x28
		break;
 800e310:	e7d5      	b.n	800e2be <GPIO_EnableTrigger+0x5e>
 800e312:	bf00      	nop
 800e314:	40010400 	.word	0x40010400
 800e318:	48000400 	.word	0x48000400
 800e31c:	20005440 	.word	0x20005440
 800e320:	10210000 	.word	0x10210000
 800e324:	10110000 	.word	0x10110000

0800e328 <MX_TIM15_Init>:
 * @{
 */

/* TIM15 init function */
void MX_TIM15_Init(void)
{
 800e328:	b530      	push	{r4, r5, lr}
	TIM_ClockConfigTypeDef sClockSourceConfig;
	TIM_MasterConfigTypeDef sMasterConfig;

	htim_scope.Instance = TIM15;
 800e32a:	4c0e      	ldr	r4, [pc, #56]	; (800e364 <MX_TIM15_Init+0x3c>)
 800e32c:	4b0e      	ldr	r3, [pc, #56]	; (800e368 <MX_TIM15_Init+0x40>)
 800e32e:	6023      	str	r3, [r4, #0]
{
 800e330:	b089      	sub	sp, #36	; 0x24
	htim_scope.Init.Prescaler = 0;
 800e332:	2500      	movs	r5, #0
	htim_scope.Init.CounterMode = TIM_COUNTERMODE_UP;
	htim_scope.Init.Period = 0;
	htim_scope.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
	HAL_TIM_Base_Init(&htim_scope);
 800e334:	4620      	mov	r0, r4
	htim_scope.Init.CounterMode = TIM_COUNTERMODE_UP;
 800e336:	e9c4 5501 	strd	r5, r5, [r4, #4]
	htim_scope.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800e33a:	e9c4 5503 	strd	r5, r5, [r4, #12]
	HAL_TIM_Base_Init(&htim_scope);
 800e33e:	f7f9 fa9d 	bl	800787c <HAL_TIM_Base_Init>

	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800e342:	a908      	add	r1, sp, #32
 800e344:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800e348:	f841 3d10 	str.w	r3, [r1, #-16]!
	HAL_TIM_ConfigClockSource(&htim_scope, &sClockSourceConfig);
 800e34c:	4620      	mov	r0, r4
 800e34e:	f7f9 ff51 	bl	80081f4 <HAL_TIM_ConfigClockSource>

	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800e352:	2320      	movs	r3, #32
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
	HAL_TIMEx_MasterConfigSynchronization(&htim_scope, &sMasterConfig);
 800e354:	4620      	mov	r0, r4
 800e356:	a901      	add	r1, sp, #4
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800e358:	9503      	str	r5, [sp, #12]
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800e35a:	9301      	str	r3, [sp, #4]
	HAL_TIMEx_MasterConfigSynchronization(&htim_scope, &sMasterConfig);
 800e35c:	f7fa fb88 	bl	8008a70 <HAL_TIMEx_MasterConfigSynchronization>

}
 800e360:	b009      	add	sp, #36	; 0x24
 800e362:	bd30      	pop	{r4, r5, pc}
 800e364:	2000d1a4 	.word	0x2000d1a4
 800e368:	40014000 	.word	0x40014000

0800e36c <TIM15_SCOPE_MspInit>:

void TIM15_SCOPE_MspInit(TIM_HandleTypeDef* htim_base)
{
	__TIM15_CLK_ENABLE();
 800e36c:	4b06      	ldr	r3, [pc, #24]	; (800e388 <TIM15_SCOPE_MspInit+0x1c>)
 800e36e:	699a      	ldr	r2, [r3, #24]
 800e370:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800e374:	619a      	str	r2, [r3, #24]
 800e376:	699b      	ldr	r3, [r3, #24]
{
 800e378:	b082      	sub	sp, #8
	__TIM15_CLK_ENABLE();
 800e37a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800e37e:	9301      	str	r3, [sp, #4]
 800e380:	9b01      	ldr	r3, [sp, #4]
}
 800e382:	b002      	add	sp, #8
 800e384:	4770      	bx	lr
 800e386:	bf00      	nop
 800e388:	40021000 	.word	0x40021000

0800e38c <TIM15_SCOPE_MspDeinit>:

void TIM15_SCOPE_MspDeinit(TIM_HandleTypeDef* htim_base)
{
	__TIM15_CLK_DISABLE();
 800e38c:	4a02      	ldr	r2, [pc, #8]	; (800e398 <TIM15_SCOPE_MspDeinit+0xc>)
 800e38e:	6993      	ldr	r3, [r2, #24]
 800e390:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800e394:	6193      	str	r3, [r2, #24]
}
 800e396:	4770      	bx	lr
 800e398:	40021000 	.word	0x40021000

0800e39c <TIMScopeEnable>:
/** @defgroup Scope_TIM_Functions Scope TIMers Functions.
 * @{
 */

void TIMScopeEnable(){
	HAL_TIM_Base_Start(&htim_scope);
 800e39c:	4801      	ldr	r0, [pc, #4]	; (800e3a4 <TIMScopeEnable+0x8>)
 800e39e:	f7f9 bb25 	b.w	80079ec <HAL_TIM_Base_Start>
 800e3a2:	bf00      	nop
 800e3a4:	2000d1a4 	.word	0x2000d1a4

0800e3a8 <TIMScopeDisable>:
}

void TIMScopeDisable(){
	HAL_TIM_Base_Stop(&htim_scope);
 800e3a8:	4801      	ldr	r0, [pc, #4]	; (800e3b0 <TIMScopeDisable+0x8>)
 800e3aa:	f7f9 bb2f 	b.w	8007a0c <HAL_TIM_Base_Stop>
 800e3ae:	bf00      	nop
 800e3b0:	2000d1a4 	.word	0x2000d1a4

0800e3b4 <TIM_Reconfig_scope>:
}

uint8_t TIM_Reconfig_scope(uint32_t samplingFreq,uint32_t* realFreq){
 800e3b4:	b570      	push	{r4, r5, r6, lr}
 800e3b6:	b082      	sub	sp, #8
 800e3b8:	460e      	mov	r6, r1
 800e3ba:	4605      	mov	r5, r0
	uint32_t periphClock = HAL_RCC_GetHCLKFreq();
 800e3bc:	f7f8 ff10 	bl	80071e0 <HAL_RCC_GetHCLKFreq>
	return TIM_Reconfig(&htim_scope,periphClock,samplingFreq,realFreq, true);
 800e3c0:	2401      	movs	r4, #1
 800e3c2:	4601      	mov	r1, r0
 800e3c4:	4633      	mov	r3, r6
 800e3c6:	462a      	mov	r2, r5
 800e3c8:	9400      	str	r4, [sp, #0]
 800e3ca:	4802      	ldr	r0, [pc, #8]	; (800e3d4 <TIM_Reconfig_scope+0x20>)
 800e3cc:	f7fe f85a 	bl	800c484 <TIM_Reconfig>
}
 800e3d0:	b002      	add	sp, #8
 800e3d2:	bd70      	pop	{r4, r5, r6, pc}
 800e3d4:	2000d1a4 	.word	0x2000d1a4

0800e3d8 <getMaxScopeSamplingFreq>:

uint32_t getMaxScopeSamplingFreq(uint8_t ADCRes){
	if(ADCRes==12){
 800e3d8:	280c      	cmp	r0, #12
 800e3da:	d00b      	beq.n	800e3f4 <getMaxScopeSamplingFreq+0x1c>
		return MAX_SAMPLING_FREQ_12B;
	}else if(ADCRes==8){
 800e3dc:	2808      	cmp	r0, #8
 800e3de:	d007      	beq.n	800e3f0 <getMaxScopeSamplingFreq+0x18>
uint32_t getMaxScopeSamplingFreq(uint8_t ADCRes){
 800e3e0:	b510      	push	{r4, lr}
 800e3e2:	4604      	mov	r4, r0
		return MAX_SAMPLING_FREQ_8B;
	}
	return HAL_RCC_GetPCLK2Freq()/(ADCRes+2);
 800e3e4:	f7f8 ff1a 	bl	800721c <HAL_RCC_GetPCLK2Freq>
 800e3e8:	3402      	adds	r4, #2
 800e3ea:	fbb0 f0f4 	udiv	r0, r0, r4
}
 800e3ee:	bd10      	pop	{r4, pc}
		return MAX_SAMPLING_FREQ_8B;
 800e3f0:	4801      	ldr	r0, [pc, #4]	; (800e3f8 <getMaxScopeSamplingFreq+0x20>)
}
 800e3f2:	4770      	bx	lr
		return MAX_SAMPLING_FREQ_12B;
 800e3f4:	4801      	ldr	r0, [pc, #4]	; (800e3fc <getMaxScopeSamplingFreq+0x24>)
 800e3f6:	4770      	bx	lr
 800e3f8:	00493e00 	.word	0x00493e00
 800e3fc:	003d0900 	.word	0x003d0900

0800e400 <MX_TIM8_SYNC_PWM_Init>:
 * @brief  TIM8 Configuration.
 * @note   Configures 4 channels for synchronized PWM outputs handled by one timer.
 * @param  None
 * @retval None
 */
static void MX_TIM8_SYNC_PWM_Init(void) {
 800e400:	b5f0      	push	{r4, r5, r6, r7, lr}
	TIM_MasterConfigTypeDef sMasterConfig;
	TIM_OC_InitTypeDef sConfigOC;
	TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig;

	/* TIM8 running on 72 MHz - Run 1 Hz by default. */
	htim8.Instance = TIM8;
 800e402:	4d2f      	ldr	r5, [pc, #188]	; (800e4c0 <MX_TIM8_SYNC_PWM_Init+0xc0>)
 800e404:	4b2f      	ldr	r3, [pc, #188]	; (800e4c4 <MX_TIM8_SYNC_PWM_Init+0xc4>)
 800e406:	602b      	str	r3, [r5, #0]
static void MX_TIM8_SYNC_PWM_Init(void) {
 800e408:	b09b      	sub	sp, #108	; 0x6c
	htim8.Init.Prescaler = 1151; // 1151
	htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800e40a:	2400      	movs	r4, #0
	htim8.Init.Prescaler = 1151; // 1151
 800e40c:	f240 427f 	movw	r2, #1151	; 0x47f
	htim8.Init.Period = 62499; // 62499
 800e410:	f24f 4323 	movw	r3, #62499	; 0xf423
	htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
	htim8.Init.RepetitionCounter = 0;
	htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
	HAL_TIM_Base_Init(&htim8);
 800e414:	4628      	mov	r0, r5
	htim8.Init.Prescaler = 1151; // 1151
 800e416:	606a      	str	r2, [r5, #4]
	htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800e418:	e9c5 4302 	strd	r4, r3, [r5, #8]
	htim8.Init.RepetitionCounter = 0;
 800e41c:	e9c5 4404 	strd	r4, r4, [r5, #16]
	htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800e420:	61ac      	str	r4, [r5, #24]
	HAL_TIM_Base_Init(&htim8);
 800e422:	f7f9 fa2b 	bl	800787c <HAL_TIM_Base_Init>

	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800e426:	a91a      	add	r1, sp, #104	; 0x68
 800e428:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800e42c:	f841 3d58 	str.w	r3, [r1, #-88]!
	HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig);
 800e430:	4628      	mov	r0, r5
 800e432:	f7f9 fedf 	bl	80081f4 <HAL_TIM_ConfigClockSource>
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_LOW;
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
	//	sConfigOC.Pulse = 0;
	sConfigOC.Pulse = syncPwm.dataEdgeChan1[1];
 800e436:	4e24      	ldr	r6, [pc, #144]	; (800e4c8 <MX_TIM8_SYNC_PWM_Init+0xc8>)
	HAL_TIM_OC_Init(&htim8);
 800e438:	4628      	mov	r0, r5
 800e43a:	f7f9 fb23 	bl	8007a84 <HAL_TIM_OC_Init>
	HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig);
 800e43e:	a901      	add	r1, sp, #4
 800e440:	4628      	mov	r0, r5
	sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800e442:	e9cd 4401 	strd	r4, r4, [sp, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800e446:	9403      	str	r4, [sp, #12]
	HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig);
 800e448:	f7fa fb12 	bl	8008a70 <HAL_TIMEx_MasterConfigSynchronization>
	sConfigOC.Pulse = syncPwm.dataEdgeChan1[1];
 800e44c:	8877      	ldrh	r7, [r6, #2]
 800e44e:	9709      	str	r7, [sp, #36]	; 0x24
	HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1);
 800e450:	4622      	mov	r2, r4
 800e452:	a908      	add	r1, sp, #32
	sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 800e454:	2330      	movs	r3, #48	; 0x30
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_LOW;
 800e456:	2708      	movs	r7, #8
	HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1);
 800e458:	4628      	mov	r0, r5
	sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 800e45a:	9308      	str	r3, [sp, #32]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800e45c:	940a      	str	r4, [sp, #40]	; 0x28
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800e45e:	e9cd 440c 	strd	r4, r4, [sp, #48]	; 0x30
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800e462:	940e      	str	r4, [sp, #56]	; 0x38
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_LOW;
 800e464:	970b      	str	r7, [sp, #44]	; 0x2c
	HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1);
 800e466:	f7fa f92b 	bl	80086c0 <HAL_TIM_OC_ConfigChannel>
	sConfigOC.Pulse = syncPwm.dataEdgeChan2[1];
 800e46a:	88f3      	ldrh	r3, [r6, #6]
 800e46c:	9309      	str	r3, [sp, #36]	; 0x24
	HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2);
 800e46e:	a908      	add	r1, sp, #32
 800e470:	4628      	mov	r0, r5
 800e472:	2204      	movs	r2, #4
 800e474:	f7fa f924 	bl	80086c0 <HAL_TIM_OC_ConfigChannel>
	sConfigOC.Pulse = syncPwm.dataEdgeChan3[1];
 800e478:	8973      	ldrh	r3, [r6, #10]
 800e47a:	9309      	str	r3, [sp, #36]	; 0x24
	HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3);
 800e47c:	463a      	mov	r2, r7
 800e47e:	a908      	add	r1, sp, #32
 800e480:	4628      	mov	r0, r5
 800e482:	f7fa f91d 	bl	80086c0 <HAL_TIM_OC_ConfigChannel>
	sConfigOC.Pulse = syncPwm.dataEdgeChan4[1];
 800e486:	89f3      	ldrh	r3, [r6, #14]
 800e488:	9309      	str	r3, [sp, #36]	; 0x24
	HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4);
 800e48a:	a908      	add	r1, sp, #32
 800e48c:	4628      	mov	r0, r5
 800e48e:	220c      	movs	r2, #12
 800e490:	f7fa f916 	bl	80086c0 <HAL_TIM_OC_ConfigChannel>
	sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
	sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
	sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
	sBreakDeadTimeConfig.DeadTime = 0;
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800e494:	f44f 5200 	mov.w	r2, #8192	; 0x2000
	sBreakDeadTimeConfig.BreakFilter = 0;
	sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
	sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800e498:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
	sBreakDeadTimeConfig.Break2Filter = 0;
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
	HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig);
 800e49c:	4628      	mov	r0, r5
 800e49e:	a90f      	add	r1, sp, #60	; 0x3c
	sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800e4a0:	e9cd 440f 	strd	r4, r4, [sp, #60]	; 0x3c
	sBreakDeadTimeConfig.DeadTime = 0;
 800e4a4:	e9cd 4411 	strd	r4, r4, [sp, #68]	; 0x44
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800e4a8:	9413      	str	r4, [sp, #76]	; 0x4c
	sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800e4aa:	e9cd 4415 	strd	r4, r4, [sp, #84]	; 0x54
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800e4ae:	e9cd 4418 	strd	r4, r4, [sp, #96]	; 0x60
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800e4b2:	9214      	str	r2, [sp, #80]	; 0x50
	sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800e4b4:	9317      	str	r3, [sp, #92]	; 0x5c
	HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig);
 800e4b6:	f7fa fb07 	bl	8008ac8 <HAL_TIMEx_ConfigBreakDeadTime>
}
 800e4ba:	b01b      	add	sp, #108	; 0x6c
 800e4bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e4be:	bf00      	nop
 800e4c0:	2000d228 	.word	0x2000d228
 800e4c4:	40013400 	.word	0x40013400
 800e4c8:	2000cb24 	.word	0x2000cb24

0800e4cc <TIM8_SYNC_PWM_MspInit>:

void TIM8_SYNC_PWM_MspInit(TIM_HandleTypeDef* htim_base) {
	GPIO_InitTypeDef GPIO_InitStruct;

	/* Peripheral clock enable */
	__HAL_RCC_TIM8_CLK_ENABLE();
 800e4cc:	4b4b      	ldr	r3, [pc, #300]	; (800e5fc <TIM8_SYNC_PWM_MspInit+0x130>)
void TIM8_SYNC_PWM_MspInit(TIM_HandleTypeDef* htim_base) {
 800e4ce:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	__HAL_RCC_TIM8_CLK_ENABLE();
 800e4d2:	6999      	ldr	r1, [r3, #24]
	GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

	/* TIM8 DMA Init */
	/* TIM8_CH1 Init */
	hdma_tim8_ch1.Instance = DMA2_Channel3;
 800e4d4:	4d4a      	ldr	r5, [pc, #296]	; (800e600 <TIM8_SYNC_PWM_MspInit+0x134>)
	hdma_tim8_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
	hdma_tim8_ch1.Init.Mode = DMA_CIRCULAR;
	hdma_tim8_ch1.Init.Priority = DMA_PRIORITY_HIGH;
	HAL_DMA_Init(&hdma_tim8_ch1);
	//TIM8->DIER |= TIM_DIER_CC1DE;
	__HAL_TIM_ENABLE_DMA(&htim8, TIM_DMA_CC1);
 800e4d6:	f8df b14c 	ldr.w	fp, [pc, #332]	; 800e624 <TIM8_SYNC_PWM_MspInit+0x158>

	__HAL_LINKDMA(htim_base, hdma[TIM_DMA_ID_CC1], hdma_tim8_ch1);

	/* TIM8_CH2 Init */
	hdma_tim8_ch2.Instance = DMA2_Channel5;
 800e4da:	4c4a      	ldr	r4, [pc, #296]	; (800e604 <TIM8_SYNC_PWM_MspInit+0x138>)
	__HAL_RCC_TIM8_CLK_ENABLE();
 800e4dc:	f441 5100 	orr.w	r1, r1, #8192	; 0x2000
 800e4e0:	6199      	str	r1, [r3, #24]
 800e4e2:	6999      	ldr	r1, [r3, #24]
void TIM8_SYNC_PWM_MspInit(TIM_HandleTypeDef* htim_base) {
 800e4e4:	b087      	sub	sp, #28
	GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 800e4e6:	2604      	movs	r6, #4
	__HAL_RCC_TIM8_CLK_ENABLE();
 800e4e8:	f401 5100 	and.w	r1, r1, #8192	; 0x2000
void TIM8_SYNC_PWM_MspInit(TIM_HandleTypeDef* htim_base) {
 800e4ec:	4682      	mov	sl, r0
	__HAL_RCC_TIM8_CLK_ENABLE();
 800e4ee:	9100      	str	r1, [sp, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e4f0:	2202      	movs	r2, #2
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800e4f2:	eb0d 0106 	add.w	r1, sp, r6
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 800e4f6:	2301      	movs	r3, #1
	GPIO_InitStruct.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9;
 800e4f8:	f44f 7870 	mov.w	r8, #960	; 0x3c0
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800e4fc:	2703      	movs	r7, #3
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800e4fe:	4842      	ldr	r0, [pc, #264]	; (800e608 <TIM8_SYNC_PWM_MspInit+0x13c>)
	__HAL_RCC_TIM8_CLK_ENABLE();
 800e500:	f8dd 9000 	ldr.w	r9, [sp]
	GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 800e504:	9605      	str	r6, [sp, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e506:	e9cd 8201 	strd	r8, r2, [sp, #4]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800e50a:	e9cd 3703 	strd	r3, r7, [sp, #12]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800e50e:	f7f8 f8e3 	bl	80066d8 <HAL_GPIO_Init>
	hdma_tim8_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800e512:	2210      	movs	r2, #16
 800e514:	2300      	movs	r3, #0
 800e516:	e9c5 2301 	strd	r2, r3, [r5, #4]
	hdma_tim8_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800e51a:	f44f 6780 	mov.w	r7, #1024	; 0x400
	hdma_tim8_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800e51e:	f04f 0980 	mov.w	r9, #128	; 0x80
	hdma_tim8_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800e522:	f44f 7880 	mov.w	r8, #256	; 0x100
	hdma_tim8_ch1.Init.Mode = DMA_CIRCULAR;
 800e526:	2620      	movs	r6, #32
	hdma_tim8_ch1.Instance = DMA2_Channel3;
 800e528:	4938      	ldr	r1, [pc, #224]	; (800e60c <TIM8_SYNC_PWM_MspInit+0x140>)
 800e52a:	6029      	str	r1, [r5, #0]
	hdma_tim8_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 800e52c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	HAL_DMA_Init(&hdma_tim8_ch1);
 800e530:	4628      	mov	r0, r5
	hdma_tim8_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800e532:	e9c5 9803 	strd	r9, r8, [r5, #12]
	hdma_tim8_ch1.Init.Mode = DMA_CIRCULAR;
 800e536:	e9c5 7605 	strd	r7, r6, [r5, #20]
	hdma_tim8_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 800e53a:	61eb      	str	r3, [r5, #28]
	HAL_DMA_Init(&hdma_tim8_ch1);
 800e53c:	f7f7 feee 	bl	800631c <HAL_DMA_Init>
	__HAL_TIM_ENABLE_DMA(&htim8, TIM_DMA_CC1);
 800e540:	f8db 0000 	ldr.w	r0, [fp]
 800e544:	68c1      	ldr	r1, [r0, #12]
	hdma_tim8_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800e546:	2310      	movs	r3, #16
 800e548:	6063      	str	r3, [r4, #4]
	__HAL_TIM_ENABLE_DMA(&htim8, TIM_DMA_CC1);
 800e54a:	f441 7100 	orr.w	r1, r1, #512	; 0x200
	hdma_tim8_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 800e54e:	2300      	movs	r3, #0
	__HAL_TIM_ENABLE_DMA(&htim8, TIM_DMA_CC1);
 800e550:	60c1      	str	r1, [r0, #12]
	hdma_tim8_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 800e552:	60a3      	str	r3, [r4, #8]
	__HAL_LINKDMA(htim_base, hdma[TIM_DMA_ID_CC1], hdma_tim8_ch1);
 800e554:	f8ca 5024 	str.w	r5, [sl, #36]	; 0x24
	hdma_tim8_ch2.Instance = DMA2_Channel5;
 800e558:	492d      	ldr	r1, [pc, #180]	; (800e610 <TIM8_SYNC_PWM_MspInit+0x144>)
	__HAL_LINKDMA(htim_base, hdma[TIM_DMA_ID_CC1], hdma_tim8_ch1);
 800e55a:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
	hdma_tim8_ch2.Init.MemInc = DMA_MINC_ENABLE;
	hdma_tim8_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
	hdma_tim8_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
	hdma_tim8_ch2.Init.Mode = DMA_CIRCULAR;
	hdma_tim8_ch2.Init.Priority = DMA_PRIORITY_HIGH;
 800e55e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	HAL_DMA_Init(&hdma_tim8_ch2);
 800e562:	4620      	mov	r0, r4
	hdma_tim8_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800e564:	e9c4 9803 	strd	r9, r8, [r4, #12]
	hdma_tim8_ch2.Init.Mode = DMA_CIRCULAR;
 800e568:	e9c4 7605 	strd	r7, r6, [r4, #20]
	hdma_tim8_ch2.Init.Priority = DMA_PRIORITY_HIGH;
 800e56c:	61e3      	str	r3, [r4, #28]
	hdma_tim8_ch2.Instance = DMA2_Channel5;
 800e56e:	6021      	str	r1, [r4, #0]
	HAL_DMA_Init(&hdma_tim8_ch2);
 800e570:	f7f7 fed4 	bl	800631c <HAL_DMA_Init>
	//TIM8->DIER |= TIM_DIER_CC2DE;
	__HAL_TIM_ENABLE_DMA(&htim8, TIM_DMA_CC2);
 800e574:	f8db 0000 	ldr.w	r0, [fp]

	__HAL_LINKDMA(htim_base, hdma[TIM_DMA_ID_CC2], hdma_tim8_ch2);

	/* TIM8_CH3_UP Init */
	hdma_tim8_ch3_up.Instance = DMA2_Channel1;
 800e578:	4d26      	ldr	r5, [pc, #152]	; (800e614 <TIM8_SYNC_PWM_MspInit+0x148>)
	__HAL_TIM_ENABLE_DMA(&htim8, TIM_DMA_CC2);
 800e57a:	68c1      	ldr	r1, [r0, #12]
	hdma_tim8_ch3_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800e57c:	2310      	movs	r3, #16
 800e57e:	606b      	str	r3, [r5, #4]
	__HAL_TIM_ENABLE_DMA(&htim8, TIM_DMA_CC2);
 800e580:	4339      	orrs	r1, r7
	hdma_tim8_ch3_up.Init.PeriphInc = DMA_PINC_DISABLE;
 800e582:	2300      	movs	r3, #0
	__HAL_TIM_ENABLE_DMA(&htim8, TIM_DMA_CC2);
 800e584:	60c1      	str	r1, [r0, #12]
	hdma_tim8_ch3_up.Instance = DMA2_Channel1;
 800e586:	4924      	ldr	r1, [pc, #144]	; (800e618 <TIM8_SYNC_PWM_MspInit+0x14c>)
	__HAL_LINKDMA(htim_base, hdma[TIM_DMA_ID_CC2], hdma_tim8_ch2);
 800e588:	f8ca 4028 	str.w	r4, [sl, #40]	; 0x28
	hdma_tim8_ch3_up.Init.MemInc = DMA_MINC_ENABLE;
 800e58c:	e9c5 3902 	strd	r3, r9, [r5, #8]
	hdma_tim8_ch3_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
	hdma_tim8_ch3_up.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
	hdma_tim8_ch3_up.Init.Mode = DMA_CIRCULAR;
	hdma_tim8_ch3_up.Init.Priority = DMA_PRIORITY_HIGH;
	HAL_DMA_Init(&hdma_tim8_ch3_up);
 800e590:	4628      	mov	r0, r5
	hdma_tim8_ch3_up.Init.Priority = DMA_PRIORITY_HIGH;
 800e592:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	__HAL_LINKDMA(htim_base, hdma[TIM_DMA_ID_CC2], hdma_tim8_ch2);
 800e596:	f8c4 a024 	str.w	sl, [r4, #36]	; 0x24
	hdma_tim8_ch3_up.Init.Priority = DMA_PRIORITY_HIGH;
 800e59a:	61eb      	str	r3, [r5, #28]
	hdma_tim8_ch3_up.Instance = DMA2_Channel1;
 800e59c:	6029      	str	r1, [r5, #0]
	hdma_tim8_ch3_up.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800e59e:	e9c5 8704 	strd	r8, r7, [r5, #16]
	hdma_tim8_ch3_up.Init.Mode = DMA_CIRCULAR;
 800e5a2:	61ae      	str	r6, [r5, #24]
	HAL_DMA_Init(&hdma_tim8_ch3_up);
 800e5a4:	f7f7 feba 	bl	800631c <HAL_DMA_Init>
	//TIM8->DIER |= TIM_DIER_CC3DE;
	__HAL_TIM_ENABLE_DMA(&htim8, TIM_DMA_CC3);
 800e5a8:	f8db 0000 	ldr.w	r0, [fp]

	__HAL_LINKDMA(htim_base, hdma[TIM_DMA_ID_CC3], hdma_tim8_ch3_up);
	//__HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim8_ch3_up);

	/* TIM8_CH4_TRIG_COM Init */
	hdma_tim8_ch4_trig_com.Instance = DMA2_Channel2;
 800e5ac:	4c1b      	ldr	r4, [pc, #108]	; (800e61c <TIM8_SYNC_PWM_MspInit+0x150>)
	__HAL_TIM_ENABLE_DMA(&htim8, TIM_DMA_CC3);
 800e5ae:	68c1      	ldr	r1, [r0, #12]
	hdma_tim8_ch4_trig_com.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800e5b0:	2310      	movs	r3, #16
 800e5b2:	6063      	str	r3, [r4, #4]
	__HAL_TIM_ENABLE_DMA(&htim8, TIM_DMA_CC3);
 800e5b4:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
	hdma_tim8_ch4_trig_com.Init.PeriphInc = DMA_PINC_DISABLE;
 800e5b8:	2300      	movs	r3, #0
	__HAL_TIM_ENABLE_DMA(&htim8, TIM_DMA_CC3);
 800e5ba:	60c1      	str	r1, [r0, #12]
	hdma_tim8_ch4_trig_com.Init.PeriphInc = DMA_PINC_DISABLE;
 800e5bc:	60a3      	str	r3, [r4, #8]
	hdma_tim8_ch4_trig_com.Instance = DMA2_Channel2;
 800e5be:	4918      	ldr	r1, [pc, #96]	; (800e620 <TIM8_SYNC_PWM_MspInit+0x154>)
	__HAL_LINKDMA(htim_base, hdma[TIM_DMA_ID_CC3], hdma_tim8_ch3_up);
 800e5c0:	f8ca 502c 	str.w	r5, [sl, #44]	; 0x2c
	hdma_tim8_ch4_trig_com.Init.MemInc = DMA_MINC_ENABLE;
	hdma_tim8_ch4_trig_com.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
	hdma_tim8_ch4_trig_com.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
	hdma_tim8_ch4_trig_com.Init.Mode = DMA_CIRCULAR;
	hdma_tim8_ch4_trig_com.Init.Priority = DMA_PRIORITY_HIGH;
 800e5c4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	HAL_DMA_Init(&hdma_tim8_ch4_trig_com);
 800e5c8:	4620      	mov	r0, r4
	hdma_tim8_ch4_trig_com.Instance = DMA2_Channel2;
 800e5ca:	6021      	str	r1, [r4, #0]
	hdma_tim8_ch4_trig_com.Init.MemInc = DMA_MINC_ENABLE;
 800e5cc:	f8c4 900c 	str.w	r9, [r4, #12]
	__HAL_LINKDMA(htim_base, hdma[TIM_DMA_ID_CC3], hdma_tim8_ch3_up);
 800e5d0:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
	hdma_tim8_ch4_trig_com.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800e5d4:	e9c4 8704 	strd	r8, r7, [r4, #16]
	hdma_tim8_ch4_trig_com.Init.Mode = DMA_CIRCULAR;
 800e5d8:	61a6      	str	r6, [r4, #24]
	hdma_tim8_ch4_trig_com.Init.Priority = DMA_PRIORITY_HIGH;
 800e5da:	61e3      	str	r3, [r4, #28]
	HAL_DMA_Init(&hdma_tim8_ch4_trig_com);
 800e5dc:	f7f7 fe9e 	bl	800631c <HAL_DMA_Init>
	//TIM8->DIER |= TIM_DIER_CC4DE;
	__HAL_TIM_ENABLE_DMA(&htim8, TIM_DMA_CC4);
 800e5e0:	f8db 1000 	ldr.w	r1, [fp]
 800e5e4:	68ca      	ldr	r2, [r1, #12]
 800e5e6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800e5ea:	60ca      	str	r2, [r1, #12]

	__HAL_LINKDMA(htim_base, hdma[TIM_DMA_ID_CC4], hdma_tim8_ch4_trig_com);
 800e5ec:	f8ca 4030 	str.w	r4, [sl, #48]	; 0x30
 800e5f0:	f8c4 a024 	str.w	sl, [r4, #36]	; 0x24
}
 800e5f4:	b007      	add	sp, #28
 800e5f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e5fa:	bf00      	nop
 800e5fc:	40021000 	.word	0x40021000
 800e600:	2000d268 	.word	0x2000d268
 800e604:	2000d1e4 	.word	0x2000d1e4
 800e608:	48000800 	.word	0x48000800
 800e60c:	40020430 	.word	0x40020430
 800e610:	40020458 	.word	0x40020458
 800e614:	2000d2f0 	.word	0x2000d2f0
 800e618:	40020408 	.word	0x40020408
 800e61c:	2000d2ac 	.word	0x2000d2ac
 800e620:	4002041c 	.word	0x4002041c
 800e624:	2000d228 	.word	0x2000d228

0800e628 <TIM8_SYNC_PWM_MspDeinit>:

void TIM8_SYNC_PWM_MspDeinit(TIM_HandleTypeDef* htim_base) {
	/* Peripheral clock disable */
	__HAL_RCC_TIM8_CLK_DISABLE();
 800e628:	4a0a      	ldr	r2, [pc, #40]	; (800e654 <TIM8_SYNC_PWM_MspDeinit+0x2c>)
 800e62a:	6993      	ldr	r3, [r2, #24]
void TIM8_SYNC_PWM_MspDeinit(TIM_HandleTypeDef* htim_base) {
 800e62c:	b510      	push	{r4, lr}
	__HAL_RCC_TIM8_CLK_DISABLE();
 800e62e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
void TIM8_SYNC_PWM_MspDeinit(TIM_HandleTypeDef* htim_base) {
 800e632:	4604      	mov	r4, r0
	__HAL_RCC_TIM8_CLK_DISABLE();
 800e634:	6193      	str	r3, [r2, #24]

	/* TIM8 DMA DeInit */
	HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_CC1]);
 800e636:	6a40      	ldr	r0, [r0, #36]	; 0x24
 800e638:	f7f7 feba 	bl	80063b0 <HAL_DMA_DeInit>
	HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_CC2]);
 800e63c:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 800e63e:	f7f7 feb7 	bl	80063b0 <HAL_DMA_DeInit>
	HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_CC3]);
 800e642:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 800e644:	f7f7 feb4 	bl	80063b0 <HAL_DMA_DeInit>
	HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_CC4]);
 800e648:	6b20      	ldr	r0, [r4, #48]	; 0x30
}
 800e64a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_CC4]);
 800e64e:	f7f7 beaf 	b.w	80063b0 <HAL_DMA_DeInit>
 800e652:	bf00      	nop
 800e654:	40021000 	.word	0x40021000

0800e658 <TIM_SYNC_PWM_Init>:
 * @param  None
 * @retval None
 */
void TIM_SYNC_PWM_Init(void) {
	//	htim8.State = HAL_TIM_STATE_RESET;
	MX_TIM8_SYNC_PWM_Init();
 800e658:	f7ff bed2 	b.w	800e400 <MX_TIM8_SYNC_PWM_Init>

0800e65c <TIM_SYNC_PWM_Deinit>:
 * @brief  Deinit of Synchronized PWMs.
 * @note		TIM8 peripherla reset.
 * @param  None
 * @retval None
 */
void TIM_SYNC_PWM_Deinit(void) {
 800e65c:	b508      	push	{r3, lr}
	HAL_TIM_Base_DeInit(&htim8);
 800e65e:	4806      	ldr	r0, [pc, #24]	; (800e678 <TIM_SYNC_PWM_Deinit+0x1c>)
 800e660:	f7f9 f9a6 	bl	80079b0 <HAL_TIM_Base_DeInit>

	/* Reset TIM8 preipheral */
	//RCC->APB2RSTR |= RCC_APB2RSTR_TIM8RST;
	//RCC->APB2RSTR &= ~RCC_APB2RSTR_TIM8RST;
	__HAL_RCC_TIM8_FORCE_RESET();
 800e664:	4b05      	ldr	r3, [pc, #20]	; (800e67c <TIM_SYNC_PWM_Deinit+0x20>)
 800e666:	68da      	ldr	r2, [r3, #12]
 800e668:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800e66c:	60da      	str	r2, [r3, #12]
	__HAL_RCC_TIM8_RELEASE_RESET();
 800e66e:	68da      	ldr	r2, [r3, #12]
 800e670:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800e674:	60da      	str	r2, [r3, #12]
}
 800e676:	bd08      	pop	{r3, pc}
 800e678:	2000d228 	.word	0x2000d228
 800e67c:	40021000 	.word	0x40021000

0800e680 <TIM_SYNC_PWM_ChannelState>:
 * @param  channel: channel number 1 - 4
 * @param  state: CHAN_ENABLE or CHAN_DISABLE
 * @retval None
 */
void TIM_SYNC_PWM_ChannelState(uint8_t channel, uint8_t state) {
	if (channel == 1) {
 800e680:	2801      	cmp	r0, #1
 800e682:	d015      	beq.n	800e6b0 <TIM_SYNC_PWM_ChannelState+0x30>
		syncPwm.chan1 = (state == 1) ? CHAN_ENABLE : CHAN_DISABLE;
	} else if (channel == 2) {
 800e684:	2802      	cmp	r0, #2
 800e686:	d00b      	beq.n	800e6a0 <TIM_SYNC_PWM_ChannelState+0x20>
		syncPwm.chan2 = (state == 1) ? CHAN_ENABLE : CHAN_DISABLE;
	} else if (channel == 3) {
 800e688:	2803      	cmp	r0, #3
 800e68a:	d019      	beq.n	800e6c0 <TIM_SYNC_PWM_ChannelState+0x40>
		syncPwm.chan3 = (state == 1) ? CHAN_ENABLE : CHAN_DISABLE;
	} else if (channel == 4) {
 800e68c:	2804      	cmp	r0, #4
 800e68e:	d106      	bne.n	800e69e <TIM_SYNC_PWM_ChannelState+0x1e>
		syncPwm.chan4 = (state == 1) ? CHAN_ENABLE : CHAN_DISABLE;
 800e690:	f1a1 0101 	sub.w	r1, r1, #1
 800e694:	4b0e      	ldr	r3, [pc, #56]	; (800e6d0 <TIM_SYNC_PWM_ChannelState+0x50>)
 800e696:	fab1 f181 	clz	r1, r1
 800e69a:	0949      	lsrs	r1, r1, #5
 800e69c:	7619      	strb	r1, [r3, #24]
	}
}
 800e69e:	4770      	bx	lr
		syncPwm.chan2 = (state == 1) ? CHAN_ENABLE : CHAN_DISABLE;
 800e6a0:	f1a1 0101 	sub.w	r1, r1, #1
 800e6a4:	4b0a      	ldr	r3, [pc, #40]	; (800e6d0 <TIM_SYNC_PWM_ChannelState+0x50>)
 800e6a6:	fab1 f181 	clz	r1, r1
 800e6aa:	0949      	lsrs	r1, r1, #5
 800e6ac:	7599      	strb	r1, [r3, #22]
 800e6ae:	4770      	bx	lr
		syncPwm.chan1 = (state == 1) ? CHAN_ENABLE : CHAN_DISABLE;
 800e6b0:	f1a1 0101 	sub.w	r1, r1, #1
 800e6b4:	4b06      	ldr	r3, [pc, #24]	; (800e6d0 <TIM_SYNC_PWM_ChannelState+0x50>)
 800e6b6:	fab1 f181 	clz	r1, r1
 800e6ba:	0949      	lsrs	r1, r1, #5
 800e6bc:	7559      	strb	r1, [r3, #21]
 800e6be:	4770      	bx	lr
		syncPwm.chan3 = (state == 1) ? CHAN_ENABLE : CHAN_DISABLE;
 800e6c0:	f1a1 0101 	sub.w	r1, r1, #1
 800e6c4:	4b02      	ldr	r3, [pc, #8]	; (800e6d0 <TIM_SYNC_PWM_ChannelState+0x50>)
 800e6c6:	fab1 f181 	clz	r1, r1
 800e6ca:	0949      	lsrs	r1, r1, #5
 800e6cc:	75d9      	strb	r1, [r3, #23]
 800e6ce:	4770      	bx	lr
 800e6d0:	2000cb24 	.word	0x2000cb24

0800e6d4 <TIM_SYNC_PWM_Start>:
/**
 * @brief  Starts generating synchronized PWM on the selected channels.
 * @param  None
 * @retval None
 */
void TIM_SYNC_PWM_Start(void) {
 800e6d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (syncPwm.chan1 == CHAN_ENABLE) {
 800e6d6:	4c38      	ldr	r4, [pc, #224]	; (800e7b8 <TIM_SYNC_PWM_Start+0xe4>)
 800e6d8:	4e38      	ldr	r6, [pc, #224]	; (800e7bc <TIM_SYNC_PWM_Start+0xe8>)
 800e6da:	7d65      	ldrb	r5, [r4, #21]
 800e6dc:	6833      	ldr	r3, [r6, #0]
 800e6de:	b2ed      	uxtb	r5, r5
 800e6e0:	2d01      	cmp	r5, #1
 800e6e2:	d053      	beq.n	800e78c <TIM_SYNC_PWM_Start+0xb8>
		HAL_DMA_Start(&hdma_tim8_ch1, (uint32_t) &syncPwm.dataEdgeChan1[0],
				(uint32_t) &(TIM8->CCR1), 2);
		TIM_CCxChannelCmd(htim8.Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
	}

	if (syncPwm.chan2 == CHAN_ENABLE) {
 800e6e4:	7da5      	ldrb	r5, [r4, #22]
 800e6e6:	b2ed      	uxtb	r5, r5
 800e6e8:	2d01      	cmp	r5, #1
 800e6ea:	d03a      	beq.n	800e762 <TIM_SYNC_PWM_Start+0x8e>
		HAL_DMA_Start(&hdma_tim8_ch2, (uint32_t) &syncPwm.dataEdgeChan2[0],
				(uint32_t) &(TIM8->CCR2), 2);
		TIM_CCxChannelCmd(htim8.Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
	}

	if (syncPwm.chan3 == CHAN_ENABLE) {
 800e6ec:	7de5      	ldrb	r5, [r4, #23]
 800e6ee:	b2ed      	uxtb	r5, r5
 800e6f0:	2d01      	cmp	r5, #1
 800e6f2:	d021      	beq.n	800e738 <TIM_SYNC_PWM_Start+0x64>
		HAL_DMA_Start(&hdma_tim8_ch3_up, (uint32_t) &syncPwm.dataEdgeChan3[0],
				(uint32_t) &(TIM8->CCR3), 2);
		TIM_CCxChannelCmd(htim8.Instance, TIM_CHANNEL_3, TIM_CCx_ENABLE);
	}

	if (syncPwm.chan4 == CHAN_ENABLE) {
 800e6f4:	7e25      	ldrb	r5, [r4, #24]
 800e6f6:	b2ed      	uxtb	r5, r5
 800e6f8:	2d01      	cmp	r5, #1
 800e6fa:	d008      	beq.n	800e70e <TIM_SYNC_PWM_Start+0x3a>
				(uint32_t) &syncPwm.dataEdgeChan4[0], (uint32_t) &(TIM8->CCR4),
				2);
		TIM_CCxChannelCmd(htim8.Instance, TIM_CHANNEL_4, TIM_CCx_ENABLE);
	}
	/* Master Output Enable. */
	__HAL_TIM_MOE_ENABLE(&htim8);
 800e6fc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
	/* Start generating. */
	//TIM8->CR1 |= TIM_CR1_CEN;
	HAL_TIM_Base_Start(&htim8);
 800e6fe:	482f      	ldr	r0, [pc, #188]	; (800e7bc <TIM_SYNC_PWM_Start+0xe8>)
	__HAL_TIM_MOE_ENABLE(&htim8);
 800e700:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800e704:	645a      	str	r2, [r3, #68]	; 0x44
}
 800e706:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	HAL_TIM_Base_Start(&htim8);
 800e70a:	f7f9 b96f 	b.w	80079ec <HAL_TIM_Base_Start>
		TIM8->CCR4 = syncPwm.dataEdgeChan4[1];
 800e70e:	89e0      	ldrh	r0, [r4, #14]
 800e710:	4c2b      	ldr	r4, [pc, #172]	; (800e7c0 <TIM_SYNC_PWM_Start+0xec>)
		HAL_DMA_Start(&hdma_tim8_ch4_trig_com,
 800e712:	4a2c      	ldr	r2, [pc, #176]	; (800e7c4 <TIM_SYNC_PWM_Start+0xf0>)
 800e714:	492c      	ldr	r1, [pc, #176]	; (800e7c8 <TIM_SYNC_PWM_Start+0xf4>)
		TIM8->CCR4 = syncPwm.dataEdgeChan4[1];
 800e716:	b280      	uxth	r0, r0
 800e718:	6420      	str	r0, [r4, #64]	; 0x40
		__HAL_TIM_ENABLE_DMA(&htim8, TIM_DMA_CC4);
 800e71a:	68dc      	ldr	r4, [r3, #12]
		HAL_DMA_Start(&hdma_tim8_ch4_trig_com,
 800e71c:	482b      	ldr	r0, [pc, #172]	; (800e7cc <TIM_SYNC_PWM_Start+0xf8>)
		__HAL_TIM_ENABLE_DMA(&htim8, TIM_DMA_CC4);
 800e71e:	f444 5480 	orr.w	r4, r4, #4096	; 0x1000
 800e722:	60dc      	str	r4, [r3, #12]
		HAL_DMA_Start(&hdma_tim8_ch4_trig_com,
 800e724:	2302      	movs	r3, #2
 800e726:	f7f7 fe81 	bl	800642c <HAL_DMA_Start>
		TIM_CCxChannelCmd(htim8.Instance, TIM_CHANNEL_4, TIM_CCx_ENABLE);
 800e72a:	462a      	mov	r2, r5
 800e72c:	210c      	movs	r1, #12
 800e72e:	6830      	ldr	r0, [r6, #0]
 800e730:	f7f9 ffb8 	bl	80086a4 <TIM_CCxChannelCmd>
 800e734:	6833      	ldr	r3, [r6, #0]
 800e736:	e7e1      	b.n	800e6fc <TIM_SYNC_PWM_Start+0x28>
		TIM8->CCR3 = syncPwm.dataEdgeChan3[1];
 800e738:	8960      	ldrh	r0, [r4, #10]
 800e73a:	4f21      	ldr	r7, [pc, #132]	; (800e7c0 <TIM_SYNC_PWM_Start+0xec>)
		HAL_DMA_Start(&hdma_tim8_ch3_up, (uint32_t) &syncPwm.dataEdgeChan3[0],
 800e73c:	4a24      	ldr	r2, [pc, #144]	; (800e7d0 <TIM_SYNC_PWM_Start+0xfc>)
 800e73e:	4925      	ldr	r1, [pc, #148]	; (800e7d4 <TIM_SYNC_PWM_Start+0x100>)
		TIM8->CCR3 = syncPwm.dataEdgeChan3[1];
 800e740:	b280      	uxth	r0, r0
 800e742:	63f8      	str	r0, [r7, #60]	; 0x3c
		__HAL_TIM_ENABLE_DMA(&htim8, TIM_DMA_CC3);
 800e744:	68df      	ldr	r7, [r3, #12]
		HAL_DMA_Start(&hdma_tim8_ch3_up, (uint32_t) &syncPwm.dataEdgeChan3[0],
 800e746:	4824      	ldr	r0, [pc, #144]	; (800e7d8 <TIM_SYNC_PWM_Start+0x104>)
		__HAL_TIM_ENABLE_DMA(&htim8, TIM_DMA_CC3);
 800e748:	f447 6700 	orr.w	r7, r7, #2048	; 0x800
 800e74c:	60df      	str	r7, [r3, #12]
		HAL_DMA_Start(&hdma_tim8_ch3_up, (uint32_t) &syncPwm.dataEdgeChan3[0],
 800e74e:	2302      	movs	r3, #2
 800e750:	f7f7 fe6c 	bl	800642c <HAL_DMA_Start>
		TIM_CCxChannelCmd(htim8.Instance, TIM_CHANNEL_3, TIM_CCx_ENABLE);
 800e754:	462a      	mov	r2, r5
 800e756:	2108      	movs	r1, #8
 800e758:	6830      	ldr	r0, [r6, #0]
 800e75a:	f7f9 ffa3 	bl	80086a4 <TIM_CCxChannelCmd>
 800e75e:	6833      	ldr	r3, [r6, #0]
 800e760:	e7c8      	b.n	800e6f4 <TIM_SYNC_PWM_Start+0x20>
		TIM8->CCR2 = syncPwm.dataEdgeChan2[1];
 800e762:	88e0      	ldrh	r0, [r4, #6]
 800e764:	4f16      	ldr	r7, [pc, #88]	; (800e7c0 <TIM_SYNC_PWM_Start+0xec>)
		HAL_DMA_Start(&hdma_tim8_ch2, (uint32_t) &syncPwm.dataEdgeChan2[0],
 800e766:	4a1d      	ldr	r2, [pc, #116]	; (800e7dc <TIM_SYNC_PWM_Start+0x108>)
 800e768:	491d      	ldr	r1, [pc, #116]	; (800e7e0 <TIM_SYNC_PWM_Start+0x10c>)
		TIM8->CCR2 = syncPwm.dataEdgeChan2[1];
 800e76a:	b280      	uxth	r0, r0
 800e76c:	63b8      	str	r0, [r7, #56]	; 0x38
		__HAL_TIM_ENABLE_DMA(&htim8, TIM_DMA_CC2);
 800e76e:	68df      	ldr	r7, [r3, #12]
		HAL_DMA_Start(&hdma_tim8_ch2, (uint32_t) &syncPwm.dataEdgeChan2[0],
 800e770:	481c      	ldr	r0, [pc, #112]	; (800e7e4 <TIM_SYNC_PWM_Start+0x110>)
		__HAL_TIM_ENABLE_DMA(&htim8, TIM_DMA_CC2);
 800e772:	f447 6780 	orr.w	r7, r7, #1024	; 0x400
 800e776:	60df      	str	r7, [r3, #12]
		HAL_DMA_Start(&hdma_tim8_ch2, (uint32_t) &syncPwm.dataEdgeChan2[0],
 800e778:	2302      	movs	r3, #2
 800e77a:	f7f7 fe57 	bl	800642c <HAL_DMA_Start>
		TIM_CCxChannelCmd(htim8.Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800e77e:	462a      	mov	r2, r5
 800e780:	2104      	movs	r1, #4
 800e782:	6830      	ldr	r0, [r6, #0]
 800e784:	f7f9 ff8e 	bl	80086a4 <TIM_CCxChannelCmd>
 800e788:	6833      	ldr	r3, [r6, #0]
 800e78a:	e7af      	b.n	800e6ec <TIM_SYNC_PWM_Start+0x18>
		TIM8->CCR1 = syncPwm.dataEdgeChan1[1];
 800e78c:	8861      	ldrh	r1, [r4, #2]
 800e78e:	4f0c      	ldr	r7, [pc, #48]	; (800e7c0 <TIM_SYNC_PWM_Start+0xec>)
		HAL_DMA_Start(&hdma_tim8_ch1, (uint32_t) &syncPwm.dataEdgeChan1[0],
 800e790:	4a15      	ldr	r2, [pc, #84]	; (800e7e8 <TIM_SYNC_PWM_Start+0x114>)
 800e792:	4816      	ldr	r0, [pc, #88]	; (800e7ec <TIM_SYNC_PWM_Start+0x118>)
		TIM8->CCR1 = syncPwm.dataEdgeChan1[1];
 800e794:	b289      	uxth	r1, r1
 800e796:	6379      	str	r1, [r7, #52]	; 0x34
		__HAL_TIM_ENABLE_DMA(&htim8, TIM_DMA_CC1);
 800e798:	68d9      	ldr	r1, [r3, #12]
 800e79a:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 800e79e:	60d9      	str	r1, [r3, #12]
		HAL_DMA_Start(&hdma_tim8_ch1, (uint32_t) &syncPwm.dataEdgeChan1[0],
 800e7a0:	2302      	movs	r3, #2
 800e7a2:	4621      	mov	r1, r4
 800e7a4:	f7f7 fe42 	bl	800642c <HAL_DMA_Start>
		TIM_CCxChannelCmd(htim8.Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800e7a8:	462a      	mov	r2, r5
 800e7aa:	2100      	movs	r1, #0
 800e7ac:	6830      	ldr	r0, [r6, #0]
 800e7ae:	f7f9 ff79 	bl	80086a4 <TIM_CCxChannelCmd>
 800e7b2:	6833      	ldr	r3, [r6, #0]
 800e7b4:	e796      	b.n	800e6e4 <TIM_SYNC_PWM_Start+0x10>
 800e7b6:	bf00      	nop
 800e7b8:	2000cb24 	.word	0x2000cb24
 800e7bc:	2000d228 	.word	0x2000d228
 800e7c0:	40013400 	.word	0x40013400
 800e7c4:	40013440 	.word	0x40013440
 800e7c8:	2000cb30 	.word	0x2000cb30
 800e7cc:	2000d2ac 	.word	0x2000d2ac
 800e7d0:	4001343c 	.word	0x4001343c
 800e7d4:	2000cb2c 	.word	0x2000cb2c
 800e7d8:	2000d2f0 	.word	0x2000d2f0
 800e7dc:	40013438 	.word	0x40013438
 800e7e0:	2000cb28 	.word	0x2000cb28
 800e7e4:	2000d1e4 	.word	0x2000d1e4
 800e7e8:	40013434 	.word	0x40013434
 800e7ec:	2000d268 	.word	0x2000d268

0800e7f0 <TIM_SYNC_PWM_Stop>:
/**
 * @brief  Stops generating synchronized PWM.
 * @param  None
 * @retval None
 */
void TIM_SYNC_PWM_Stop(void) {
 800e7f0:	b570      	push	{r4, r5, r6, lr}
	/* Disable the peripheral */
	__HAL_TIM_DISABLE(&htim8);
 800e7f2:	4d49      	ldr	r5, [pc, #292]	; (800e918 <TIM_SYNC_PWM_Stop+0x128>)
 800e7f4:	682b      	ldr	r3, [r5, #0]
 800e7f6:	6a19      	ldr	r1, [r3, #32]
 800e7f8:	f241 1211 	movw	r2, #4369	; 0x1111
 800e7fc:	4211      	tst	r1, r2
 800e7fe:	d105      	bne.n	800e80c <TIM_SYNC_PWM_Stop+0x1c>
 800e800:	6a19      	ldr	r1, [r3, #32]
 800e802:	f240 4244 	movw	r2, #1092	; 0x444
 800e806:	4211      	tst	r1, r2
 800e808:	f000 8081 	beq.w	800e90e <TIM_SYNC_PWM_Stop+0x11e>
	/* Master Output Enable Disable */
	__HAL_TIM_MOE_DISABLE(&htim8);
 800e80c:	6a19      	ldr	r1, [r3, #32]
 800e80e:	f241 1211 	movw	r2, #4369	; 0x1111
 800e812:	4211      	tst	r1, r2
 800e814:	d104      	bne.n	800e820 <TIM_SYNC_PWM_Stop+0x30>
 800e816:	6a19      	ldr	r1, [r3, #32]
 800e818:	f240 4244 	movw	r2, #1092	; 0x444
 800e81c:	4211      	tst	r1, r2
 800e81e:	d030      	beq.n	800e882 <TIM_SYNC_PWM_Stop+0x92>

	if (syncPwm.chan1 == CHAN_ENABLE) {
 800e820:	4c3e      	ldr	r4, [pc, #248]	; (800e91c <TIM_SYNC_PWM_Stop+0x12c>)
 800e822:	7d62      	ldrb	r2, [r4, #21]
 800e824:	2a01      	cmp	r2, #1
 800e826:	d034      	beq.n	800e892 <TIM_SYNC_PWM_Stop+0xa2>
		__HAL_TIM_DISABLE_DMA(&htim8, TIM_DMA_CC1);
		HAL_DMA_Abort(&hdma_tim8_ch1);
		TIM_CCxChannelCmd(htim8.Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
	}

	if (syncPwm.chan2 == CHAN_ENABLE) {
 800e828:	7da2      	ldrb	r2, [r4, #22]
 800e82a:	2a01      	cmp	r2, #1
 800e82c:	d041      	beq.n	800e8b2 <TIM_SYNC_PWM_Stop+0xc2>
		__HAL_TIM_DISABLE_DMA(&htim8, TIM_DMA_CC2);
		HAL_DMA_Abort(&hdma_tim8_ch2);
		TIM_CCxChannelCmd(htim8.Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
	}

	if (syncPwm.chan3 == CHAN_ENABLE) {
 800e82e:	7de2      	ldrb	r2, [r4, #23]
 800e830:	2a01      	cmp	r2, #1
 800e832:	d04e      	beq.n	800e8d2 <TIM_SYNC_PWM_Stop+0xe2>
		__HAL_TIM_DISABLE_DMA(&htim8, TIM_DMA_CC3);
		HAL_DMA_Abort(&hdma_tim8_ch3_up);
		TIM_CCxChannelCmd(htim8.Instance, TIM_CHANNEL_3, TIM_CCx_DISABLE);
	}

	if (syncPwm.chan4 == CHAN_ENABLE) {
 800e834:	7e22      	ldrb	r2, [r4, #24]
 800e836:	2a01      	cmp	r2, #1
 800e838:	d05b      	beq.n	800e8f2 <TIM_SYNC_PWM_Stop+0x102>
		HAL_DMA_Abort(&hdma_tim8_ch4_trig_com);
		TIM_CCxChannelCmd(htim8.Instance, TIM_CHANNEL_4, TIM_CCx_DISABLE);
	}

	/* Save configuration. */
	syncPwm.timAutoReloadReg = __HAL_TIM_GET_AUTORELOAD(&htim8); //TIM8->ARR;
 800e83a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
	syncPwm.timPrescReg = TIM8->PSC;
 800e83c:	4e38      	ldr	r6, [pc, #224]	; (800e920 <TIM_SYNC_PWM_Stop+0x130>)

	/* There are DMA pending requests when stopped. Unfortunately
	 cannot be cleared in another way. */
	//RCC->APB2RSTR |= RCC_APB2RSTR_TIM8RST;
	//RCC->APB2RSTR &= ~RCC_APB2RSTR_TIM8RST;
	__HAL_RCC_TIM8_FORCE_RESET();
 800e83e:	4b39      	ldr	r3, [pc, #228]	; (800e924 <TIM_SYNC_PWM_Stop+0x134>)
	syncPwm.timAutoReloadReg = __HAL_TIM_GET_AUTORELOAD(&htim8); //TIM8->ARR;
 800e840:	b292      	uxth	r2, r2
 800e842:	8222      	strh	r2, [r4, #16]
	syncPwm.timPrescReg = TIM8->PSC;
 800e844:	6ab2      	ldr	r2, [r6, #40]	; 0x28
 800e846:	b292      	uxth	r2, r2
 800e848:	8262      	strh	r2, [r4, #18]
	__HAL_RCC_TIM8_FORCE_RESET();
 800e84a:	68da      	ldr	r2, [r3, #12]
 800e84c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800e850:	60da      	str	r2, [r3, #12]
	__HAL_RCC_TIM8_RELEASE_RESET();
 800e852:	68da      	ldr	r2, [r3, #12]
 800e854:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800e858:	60da      	str	r2, [r3, #12]

	MX_TIM8_SYNC_PWM_Init();
 800e85a:	f7ff fdd1 	bl	800e400 <MX_TIM8_SYNC_PWM_Init>

	/* Set One Pulse Mode after reset if previously enabled. Funny thing is
	 the peripheral does not work if CEN bit is not enabled right after OPM bit.
	 And even funnier is it does not generate a pulse. Bloody hell! */
	if (syncPwm.stepMode == CHAN_ENABLE) {
 800e85e:	7e63      	ldrb	r3, [r4, #25]
 800e860:	b2db      	uxtb	r3, r3
 800e862:	2b01      	cmp	r3, #1
 800e864:	d104      	bne.n	800e870 <TIM_SYNC_PWM_Stop+0x80>
 * @note		Only one period of PWM is generated. Disable continuous mode.
 * @param  None
 * @retval None
 */
void TIM_SYNC_PWM_StepMode_Enable(void) {
	TIM8->CR1 |= TIM_CR1_OPM;
 800e866:	6832      	ldr	r2, [r6, #0]
 800e868:	f042 0208 	orr.w	r2, r2, #8
 800e86c:	6032      	str	r2, [r6, #0]
	syncPwm.stepMode = CHAN_ENABLE;
 800e86e:	7663      	strb	r3, [r4, #25]
	htim8.Init.Prescaler = syncPwm.timPrescReg;
 800e870:	8a62      	ldrh	r2, [r4, #18]
	htim8.Init.Period = syncPwm.timAutoReloadReg;
 800e872:	8a23      	ldrh	r3, [r4, #16]
	htim8.Init.Prescaler = syncPwm.timPrescReg;
 800e874:	606a      	str	r2, [r5, #4]
	htim8.Init.Period = syncPwm.timAutoReloadReg;
 800e876:	60eb      	str	r3, [r5, #12]
	HAL_TIM_Base_Init(&htim8);
 800e878:	4827      	ldr	r0, [pc, #156]	; (800e918 <TIM_SYNC_PWM_Stop+0x128>)
}
 800e87a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	HAL_TIM_Base_Init(&htim8);
 800e87e:	f7f8 bffd 	b.w	800787c <HAL_TIM_Base_Init>
	__HAL_TIM_MOE_DISABLE(&htim8);
 800e882:	6c5a      	ldr	r2, [r3, #68]	; 0x44
	if (syncPwm.chan1 == CHAN_ENABLE) {
 800e884:	4c25      	ldr	r4, [pc, #148]	; (800e91c <TIM_SYNC_PWM_Stop+0x12c>)
	__HAL_TIM_MOE_DISABLE(&htim8);
 800e886:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800e88a:	645a      	str	r2, [r3, #68]	; 0x44
	if (syncPwm.chan1 == CHAN_ENABLE) {
 800e88c:	7d62      	ldrb	r2, [r4, #21]
 800e88e:	2a01      	cmp	r2, #1
 800e890:	d1ca      	bne.n	800e828 <TIM_SYNC_PWM_Stop+0x38>
		__HAL_TIM_DISABLE_DMA(&htim8, TIM_DMA_CC1);
 800e892:	68da      	ldr	r2, [r3, #12]
		HAL_DMA_Abort(&hdma_tim8_ch1);
 800e894:	4824      	ldr	r0, [pc, #144]	; (800e928 <TIM_SYNC_PWM_Stop+0x138>)
		__HAL_TIM_DISABLE_DMA(&htim8, TIM_DMA_CC1);
 800e896:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800e89a:	60da      	str	r2, [r3, #12]
		HAL_DMA_Abort(&hdma_tim8_ch1);
 800e89c:	f7f7 fe38 	bl	8006510 <HAL_DMA_Abort>
		TIM_CCxChannelCmd(htim8.Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 800e8a0:	2200      	movs	r2, #0
 800e8a2:	4611      	mov	r1, r2
 800e8a4:	6828      	ldr	r0, [r5, #0]
 800e8a6:	f7f9 fefd 	bl	80086a4 <TIM_CCxChannelCmd>
	if (syncPwm.chan2 == CHAN_ENABLE) {
 800e8aa:	7da2      	ldrb	r2, [r4, #22]
 800e8ac:	682b      	ldr	r3, [r5, #0]
 800e8ae:	2a01      	cmp	r2, #1
 800e8b0:	d1bd      	bne.n	800e82e <TIM_SYNC_PWM_Stop+0x3e>
		__HAL_TIM_DISABLE_DMA(&htim8, TIM_DMA_CC2);
 800e8b2:	68da      	ldr	r2, [r3, #12]
		HAL_DMA_Abort(&hdma_tim8_ch2);
 800e8b4:	481d      	ldr	r0, [pc, #116]	; (800e92c <TIM_SYNC_PWM_Stop+0x13c>)
		__HAL_TIM_DISABLE_DMA(&htim8, TIM_DMA_CC2);
 800e8b6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800e8ba:	60da      	str	r2, [r3, #12]
		HAL_DMA_Abort(&hdma_tim8_ch2);
 800e8bc:	f7f7 fe28 	bl	8006510 <HAL_DMA_Abort>
		TIM_CCxChannelCmd(htim8.Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 800e8c0:	2200      	movs	r2, #0
 800e8c2:	2104      	movs	r1, #4
 800e8c4:	6828      	ldr	r0, [r5, #0]
 800e8c6:	f7f9 feed 	bl	80086a4 <TIM_CCxChannelCmd>
	if (syncPwm.chan3 == CHAN_ENABLE) {
 800e8ca:	7de2      	ldrb	r2, [r4, #23]
 800e8cc:	682b      	ldr	r3, [r5, #0]
 800e8ce:	2a01      	cmp	r2, #1
 800e8d0:	d1b0      	bne.n	800e834 <TIM_SYNC_PWM_Stop+0x44>
		__HAL_TIM_DISABLE_DMA(&htim8, TIM_DMA_CC3);
 800e8d2:	68da      	ldr	r2, [r3, #12]
		HAL_DMA_Abort(&hdma_tim8_ch3_up);
 800e8d4:	4816      	ldr	r0, [pc, #88]	; (800e930 <TIM_SYNC_PWM_Stop+0x140>)
		__HAL_TIM_DISABLE_DMA(&htim8, TIM_DMA_CC3);
 800e8d6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800e8da:	60da      	str	r2, [r3, #12]
		HAL_DMA_Abort(&hdma_tim8_ch3_up);
 800e8dc:	f7f7 fe18 	bl	8006510 <HAL_DMA_Abort>
		TIM_CCxChannelCmd(htim8.Instance, TIM_CHANNEL_3, TIM_CCx_DISABLE);
 800e8e0:	2200      	movs	r2, #0
 800e8e2:	2108      	movs	r1, #8
 800e8e4:	6828      	ldr	r0, [r5, #0]
 800e8e6:	f7f9 fedd 	bl	80086a4 <TIM_CCxChannelCmd>
	if (syncPwm.chan4 == CHAN_ENABLE) {
 800e8ea:	7e22      	ldrb	r2, [r4, #24]
 800e8ec:	682b      	ldr	r3, [r5, #0]
 800e8ee:	2a01      	cmp	r2, #1
 800e8f0:	d1a3      	bne.n	800e83a <TIM_SYNC_PWM_Stop+0x4a>
		__HAL_TIM_DISABLE_DMA(&htim8, TIM_DMA_CC4);
 800e8f2:	68da      	ldr	r2, [r3, #12]
		HAL_DMA_Abort(&hdma_tim8_ch4_trig_com);
 800e8f4:	480f      	ldr	r0, [pc, #60]	; (800e934 <TIM_SYNC_PWM_Stop+0x144>)
		__HAL_TIM_DISABLE_DMA(&htim8, TIM_DMA_CC4);
 800e8f6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800e8fa:	60da      	str	r2, [r3, #12]
		HAL_DMA_Abort(&hdma_tim8_ch4_trig_com);
 800e8fc:	f7f7 fe08 	bl	8006510 <HAL_DMA_Abort>
		TIM_CCxChannelCmd(htim8.Instance, TIM_CHANNEL_4, TIM_CCx_DISABLE);
 800e900:	2200      	movs	r2, #0
 800e902:	210c      	movs	r1, #12
 800e904:	6828      	ldr	r0, [r5, #0]
 800e906:	f7f9 fecd 	bl	80086a4 <TIM_CCxChannelCmd>
 800e90a:	682b      	ldr	r3, [r5, #0]
 800e90c:	e795      	b.n	800e83a <TIM_SYNC_PWM_Stop+0x4a>
	__HAL_TIM_DISABLE(&htim8);
 800e90e:	681a      	ldr	r2, [r3, #0]
 800e910:	f022 0201 	bic.w	r2, r2, #1
 800e914:	601a      	str	r2, [r3, #0]
 800e916:	e779      	b.n	800e80c <TIM_SYNC_PWM_Stop+0x1c>
 800e918:	2000d228 	.word	0x2000d228
 800e91c:	2000cb24 	.word	0x2000cb24
 800e920:	40013400 	.word	0x40013400
 800e924:	40021000 	.word	0x40021000
 800e928:	2000d268 	.word	0x2000d268
 800e92c:	2000d1e4 	.word	0x2000d1e4
 800e930:	2000d2f0 	.word	0x2000d2f0
 800e934:	2000d2ac 	.word	0x2000d2ac

0800e938 <TIM_SYNC_PWM_DMA_ChanConfig>:
	switch (syncPwm.channelToConfig) {
 800e938:	4a0a      	ldr	r2, [pc, #40]	; (800e964 <TIM_SYNC_PWM_DMA_ChanConfig+0x2c>)
 800e93a:	7d13      	ldrb	r3, [r2, #20]
 800e93c:	3b01      	subs	r3, #1
 800e93e:	2b03      	cmp	r3, #3
 800e940:	d805      	bhi.n	800e94e <TIM_SYNC_PWM_DMA_ChanConfig+0x16>
 800e942:	e8df f003 	tbb	[pc, r3]
 800e946:	080b      	.short	0x080b
 800e948:	0205      	.short	0x0205
		syncPwm.dataEdgeChan4[0] = ccr2nd;
 800e94a:	8191      	strh	r1, [r2, #12]
		syncPwm.dataEdgeChan4[1] = ccr1st;
 800e94c:	81d0      	strh	r0, [r2, #14]
}
 800e94e:	4770      	bx	lr
		syncPwm.dataEdgeChan3[0] = ccr2nd;
 800e950:	8111      	strh	r1, [r2, #8]
		syncPwm.dataEdgeChan3[1] = ccr1st;
 800e952:	8150      	strh	r0, [r2, #10]
		break;
 800e954:	4770      	bx	lr
		syncPwm.dataEdgeChan2[0] = ccr2nd;
 800e956:	8091      	strh	r1, [r2, #4]
		syncPwm.dataEdgeChan2[1] = ccr1st;
 800e958:	80d0      	strh	r0, [r2, #6]
		break;
 800e95a:	4770      	bx	lr
		syncPwm.dataEdgeChan1[0] = ccr2nd;
 800e95c:	8011      	strh	r1, [r2, #0]
		syncPwm.dataEdgeChan1[1] = ccr1st;
 800e95e:	8050      	strh	r0, [r2, #2]
		break;
 800e960:	4770      	bx	lr
 800e962:	bf00      	nop
 800e964:	2000cb24 	.word	0x2000cb24

0800e968 <TIM_SYNC_PWM_StepMode_Enable>:
	TIM8->CR1 |= TIM_CR1_OPM;
 800e968:	4a04      	ldr	r2, [pc, #16]	; (800e97c <TIM_SYNC_PWM_StepMode_Enable+0x14>)
	syncPwm.stepMode = CHAN_ENABLE;
 800e96a:	4905      	ldr	r1, [pc, #20]	; (800e980 <TIM_SYNC_PWM_StepMode_Enable+0x18>)
	TIM8->CR1 |= TIM_CR1_OPM;
 800e96c:	6813      	ldr	r3, [r2, #0]
	syncPwm.stepMode = CHAN_ENABLE;
 800e96e:	2001      	movs	r0, #1
	TIM8->CR1 |= TIM_CR1_OPM;
 800e970:	f043 0308 	orr.w	r3, r3, #8
 800e974:	6013      	str	r3, [r2, #0]
	syncPwm.stepMode = CHAN_ENABLE;
 800e976:	7648      	strb	r0, [r1, #25]
}
 800e978:	4770      	bx	lr
 800e97a:	bf00      	nop
 800e97c:	40013400 	.word	0x40013400
 800e980:	2000cb24 	.word	0x2000cb24

0800e984 <TIM_SYNC_PWM_StepMode_Disable>:
 * @note		Disable one PWM period generation. Enable continuous mode.
 * @param  None
 * @retval None
 */
void TIM_SYNC_PWM_StepMode_Disable(void) {
	TIM8->CR1 &= ~TIM_CR1_OPM;
 800e984:	4a04      	ldr	r2, [pc, #16]	; (800e998 <TIM_SYNC_PWM_StepMode_Disable+0x14>)
	syncPwm.stepMode = CHAN_DISABLE;
 800e986:	4905      	ldr	r1, [pc, #20]	; (800e99c <TIM_SYNC_PWM_StepMode_Disable+0x18>)
	TIM8->CR1 &= ~TIM_CR1_OPM;
 800e988:	6813      	ldr	r3, [r2, #0]
	syncPwm.stepMode = CHAN_DISABLE;
 800e98a:	2000      	movs	r0, #0
	TIM8->CR1 &= ~TIM_CR1_OPM;
 800e98c:	f023 0308 	bic.w	r3, r3, #8
 800e990:	6013      	str	r3, [r2, #0]
	syncPwm.stepMode = CHAN_DISABLE;
 800e992:	7648      	strb	r0, [r1, #25]
}
 800e994:	4770      	bx	lr
 800e996:	bf00      	nop
 800e998:	40013400 	.word	0x40013400
 800e99c:	2000cb24 	.word	0x2000cb24

0800e9a0 <TIM_ARR_PSC_Reconfig>:
 * @note		ARR & PSC calculated by host.
 * @params arrPsc: ARR and PSC register of TIM8
 * @retval None
 */
void TIM_ARR_PSC_Reconfig(uint32_t arrPsc) {
	htim8.Init.Prescaler = (uint16_t) (arrPsc >> 16);
 800e9a0:	4a03      	ldr	r2, [pc, #12]	; (800e9b0 <TIM_ARR_PSC_Reconfig+0x10>)
 800e9a2:	0c01      	lsrs	r1, r0, #16
	htim8.Init.Period = (uint16_t) arrPsc;
 800e9a4:	b283      	uxth	r3, r0
	HAL_TIM_Base_Init(&htim8);
 800e9a6:	4610      	mov	r0, r2
	htim8.Init.Prescaler = (uint16_t) (arrPsc >> 16);
 800e9a8:	6051      	str	r1, [r2, #4]
	htim8.Init.Period = (uint16_t) arrPsc;
 800e9aa:	60d3      	str	r3, [r2, #12]
	HAL_TIM_Base_Init(&htim8);
 800e9ac:	f7f8 bf66 	b.w	800787c <HAL_TIM_Base_Init>
 800e9b0:	2000d228 	.word	0x2000d228

0800e9b4 <MX_USART2_UART_Init>:
  //HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
  /* DMA1_Channel7_IRQn interrupt configuration */
  //HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
  //HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);

  huart2.Instance = USART2;
 800e9b4:	4b09      	ldr	r3, [pc, #36]	; (800e9dc <MX_USART2_UART_Init+0x28>)
 800e9b6:	4a0a      	ldr	r2, [pc, #40]	; (800e9e0 <MX_USART2_UART_Init+0x2c>)
{
 800e9b8:	b410      	push	{r4}
  huart2.Init.BaudRate = UART_SPEED;
 800e9ba:	f44f 24e1 	mov.w	r4, #460800	; 0x70800
  huart2.Instance = USART2;
 800e9be:	601a      	str	r2, [r3, #0]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 800e9c0:	210c      	movs	r1, #12
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800e9c2:	2200      	movs	r2, #0
  huart2.Init.BaudRate = UART_SPEED;
 800e9c4:	605c      	str	r4, [r3, #4]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
  HAL_UART_Init(&huart2);
 800e9c6:	4618      	mov	r0, r3

}
 800e9c8:	f85d 4b04 	ldr.w	r4, [sp], #4
  huart2.Init.Mode = UART_MODE_TX_RX;
 800e9cc:	6159      	str	r1, [r3, #20]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800e9ce:	e9c3 2202 	strd	r2, r2, [r3, #8]
  huart2.Init.Parity = UART_PARITY_NONE;
 800e9d2:	611a      	str	r2, [r3, #16]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800e9d4:	e9c3 2206 	strd	r2, r2, [r3, #24]
  HAL_UART_Init(&huart2);
 800e9d8:	f7fa b990 	b.w	8008cfc <HAL_UART_Init>
 800e9dc:	2000d3bc 	.word	0x2000d3bc
 800e9e0:	40004400 	.word	0x40004400

0800e9e4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800e9e4:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART2)
 800e9e6:	4b17      	ldr	r3, [pc, #92]	; (800ea44 <HAL_UART_MspInit+0x60>)
 800e9e8:	6804      	ldr	r4, [r0, #0]
 800e9ea:	429c      	cmp	r4, r3
{
 800e9ec:	b086      	sub	sp, #24
  if(huart->Instance==USART2)
 800e9ee:	d001      	beq.n	800e9f4 <HAL_UART_MspInit+0x10>
    //HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);		
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800e9f0:	b006      	add	sp, #24
 800e9f2:	bd70      	pop	{r4, r5, r6, pc}
    __USART2_CLK_ENABLE();
 800e9f4:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
    GPIO_InitStruct.Pin = USART_TX|USART_RX;
 800e9f8:	210c      	movs	r1, #12
    __USART2_CLK_ENABLE();
 800e9fa:	69da      	ldr	r2, [r3, #28]
 800e9fc:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800ea00:	61da      	str	r2, [r3, #28]
 800ea02:	69db      	ldr	r3, [r3, #28]
    GPIO_InitStruct.Pin = USART_TX|USART_RX;
 800ea04:	9101      	str	r1, [sp, #4]
    __USART2_CLK_ENABLE();
 800ea06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ea0a:	2002      	movs	r0, #2
    __USART2_CLK_ENABLE();
 800ea0c:	9300      	str	r3, [sp, #0]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 800ea0e:	2203      	movs	r2, #3
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800ea10:	2307      	movs	r3, #7
    HAL_GPIO_Init(USART_GPIO, &GPIO_InitStruct);
 800ea12:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ea14:	9002      	str	r0, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;   // GPIO_PULLUP
 800ea16:	2501      	movs	r5, #1
    HAL_GPIO_Init(USART_GPIO, &GPIO_InitStruct);
 800ea18:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 800ea1c:	e9cd 5203 	strd	r5, r2, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800ea20:	9305      	str	r3, [sp, #20]
    __USART2_CLK_ENABLE();
 800ea22:	9e00      	ldr	r6, [sp, #0]
    HAL_GPIO_Init(USART_GPIO, &GPIO_InitStruct);
 800ea24:	f7f7 fe58 	bl	80066d8 <HAL_GPIO_Init>
		USART2->CR1 |= USART_CR1_RXNEIE;
 800ea28:	6823      	ldr	r3, [r4, #0]
 800ea2a:	f043 0320 	orr.w	r3, r3, #32
 800ea2e:	6023      	str	r3, [r4, #0]
    HAL_NVIC_SetPriority(USART2_IRQn, 6, 0);
 800ea30:	2200      	movs	r2, #0
 800ea32:	2106      	movs	r1, #6
 800ea34:	2026      	movs	r0, #38	; 0x26
 800ea36:	f7f7 fac5 	bl	8005fc4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800ea3a:	2026      	movs	r0, #38	; 0x26
 800ea3c:	f7f7 faf8 	bl	8006030 <HAL_NVIC_EnableIRQ>
}
 800ea40:	b006      	add	sp, #24
 800ea42:	bd70      	pop	{r4, r5, r6, pc}
 800ea44:	40004400 	.word	0x40004400

0800ea48 <UARTsendChar>:
  }
} 

/* USER CODE BEGIN 1 */
uint8_t UARTsendChar(char chr){
	while (!(USART2->ISR & USART_ISR_TXE));
 800ea48:	4a03      	ldr	r2, [pc, #12]	; (800ea58 <UARTsendChar+0x10>)
 800ea4a:	69d3      	ldr	r3, [r2, #28]
 800ea4c:	061b      	lsls	r3, r3, #24
 800ea4e:	d5fc      	bpl.n	800ea4a <UARTsendChar+0x2>
	return (USART2->TDR = chr);	
 800ea50:	b283      	uxth	r3, r0
 800ea52:	8513      	strh	r3, [r2, #40]	; 0x28
}
 800ea54:	4770      	bx	lr
 800ea56:	bf00      	nop
 800ea58:	40004400 	.word	0x40004400

0800ea5c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800ea5c:	f8df d034 	ldr.w	sp, [pc, #52]	; 800ea94 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800ea60:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800ea62:	e003      	b.n	800ea6c <LoopCopyDataInit>

0800ea64 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 800ea64:	4b0c      	ldr	r3, [pc, #48]	; (800ea98 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800ea66:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800ea68:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800ea6a:	3104      	adds	r1, #4

0800ea6c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 800ea6c:	480b      	ldr	r0, [pc, #44]	; (800ea9c <LoopForever+0xa>)
	ldr	r3, =_edata
 800ea6e:	4b0c      	ldr	r3, [pc, #48]	; (800eaa0 <LoopForever+0xe>)
	adds	r2, r0, r1
 800ea70:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800ea72:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 800ea74:	d3f6      	bcc.n	800ea64 <CopyDataInit>
	ldr	r2, =_sbss
 800ea76:	4a0b      	ldr	r2, [pc, #44]	; (800eaa4 <LoopForever+0x12>)
	b	LoopFillZerobss
 800ea78:	e002      	b.n	800ea80 <LoopFillZerobss>

0800ea7a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800ea7a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 800ea7c:	f842 3b04 	str.w	r3, [r2], #4

0800ea80 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800ea80:	4b09      	ldr	r3, [pc, #36]	; (800eaa8 <LoopForever+0x16>)
	cmp	r2, r3
 800ea82:	429a      	cmp	r2, r3
	bcc	FillZerobss
 800ea84:	d3f9      	bcc.n	800ea7a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800ea86:	f7fd fb9b 	bl	800c1c0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800ea8a:	f000 f817 	bl	800eabc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800ea8e:	f7fd f96b 	bl	800bd68 <main>

0800ea92 <LoopForever>:

LoopForever:
    b LoopForever
 800ea92:	e7fe      	b.n	800ea92 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800ea94:	20010000 	.word	0x20010000
	ldr	r3, =_sidata
 800ea98:	08012020 	.word	0x08012020
	ldr	r0, =_sdata
 800ea9c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 800eaa0:	200001e4 	.word	0x200001e4
	ldr	r2, =_sbss
 800eaa4:	200001e8 	.word	0x200001e8
	ldr	r3, = _ebss
 800eaa8:	2000d430 	.word	0x2000d430

0800eaac <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800eaac:	e7fe      	b.n	800eaac <ADC1_2_IRQHandler>
	...

0800eab0 <__errno>:
 800eab0:	4b01      	ldr	r3, [pc, #4]	; (800eab8 <__errno+0x8>)
 800eab2:	6818      	ldr	r0, [r3, #0]
 800eab4:	4770      	bx	lr
 800eab6:	bf00      	nop
 800eab8:	20000010 	.word	0x20000010

0800eabc <__libc_init_array>:
 800eabc:	b570      	push	{r4, r5, r6, lr}
 800eabe:	4e0d      	ldr	r6, [pc, #52]	; (800eaf4 <__libc_init_array+0x38>)
 800eac0:	4c0d      	ldr	r4, [pc, #52]	; (800eaf8 <__libc_init_array+0x3c>)
 800eac2:	1ba4      	subs	r4, r4, r6
 800eac4:	10a4      	asrs	r4, r4, #2
 800eac6:	2500      	movs	r5, #0
 800eac8:	42a5      	cmp	r5, r4
 800eaca:	d109      	bne.n	800eae0 <__libc_init_array+0x24>
 800eacc:	4e0b      	ldr	r6, [pc, #44]	; (800eafc <__libc_init_array+0x40>)
 800eace:	4c0c      	ldr	r4, [pc, #48]	; (800eb00 <__libc_init_array+0x44>)
 800ead0:	f002 fe54 	bl	801177c <_init>
 800ead4:	1ba4      	subs	r4, r4, r6
 800ead6:	10a4      	asrs	r4, r4, #2
 800ead8:	2500      	movs	r5, #0
 800eada:	42a5      	cmp	r5, r4
 800eadc:	d105      	bne.n	800eaea <__libc_init_array+0x2e>
 800eade:	bd70      	pop	{r4, r5, r6, pc}
 800eae0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800eae4:	4798      	blx	r3
 800eae6:	3501      	adds	r5, #1
 800eae8:	e7ee      	b.n	800eac8 <__libc_init_array+0xc>
 800eaea:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800eaee:	4798      	blx	r3
 800eaf0:	3501      	adds	r5, #1
 800eaf2:	e7f2      	b.n	800eada <__libc_init_array+0x1e>
 800eaf4:	08012018 	.word	0x08012018
 800eaf8:	08012018 	.word	0x08012018
 800eafc:	08012018 	.word	0x08012018
 800eb00:	0801201c 	.word	0x0801201c

0800eb04 <memcpy>:
 800eb04:	b510      	push	{r4, lr}
 800eb06:	1e43      	subs	r3, r0, #1
 800eb08:	440a      	add	r2, r1
 800eb0a:	4291      	cmp	r1, r2
 800eb0c:	d100      	bne.n	800eb10 <memcpy+0xc>
 800eb0e:	bd10      	pop	{r4, pc}
 800eb10:	f811 4b01 	ldrb.w	r4, [r1], #1
 800eb14:	f803 4f01 	strb.w	r4, [r3, #1]!
 800eb18:	e7f7      	b.n	800eb0a <memcpy+0x6>

0800eb1a <memset>:
 800eb1a:	4402      	add	r2, r0
 800eb1c:	4603      	mov	r3, r0
 800eb1e:	4293      	cmp	r3, r2
 800eb20:	d100      	bne.n	800eb24 <memset+0xa>
 800eb22:	4770      	bx	lr
 800eb24:	f803 1b01 	strb.w	r1, [r3], #1
 800eb28:	e7f9      	b.n	800eb1e <memset+0x4>
	...

0800eb2c <_malloc_r>:
 800eb2c:	b570      	push	{r4, r5, r6, lr}
 800eb2e:	1ccd      	adds	r5, r1, #3
 800eb30:	f025 0503 	bic.w	r5, r5, #3
 800eb34:	3508      	adds	r5, #8
 800eb36:	2d0c      	cmp	r5, #12
 800eb38:	bf38      	it	cc
 800eb3a:	250c      	movcc	r5, #12
 800eb3c:	2d00      	cmp	r5, #0
 800eb3e:	4606      	mov	r6, r0
 800eb40:	db01      	blt.n	800eb46 <_malloc_r+0x1a>
 800eb42:	42a9      	cmp	r1, r5
 800eb44:	d903      	bls.n	800eb4e <_malloc_r+0x22>
 800eb46:	230c      	movs	r3, #12
 800eb48:	6033      	str	r3, [r6, #0]
 800eb4a:	2000      	movs	r0, #0
 800eb4c:	bd70      	pop	{r4, r5, r6, pc}
 800eb4e:	f001 fa65 	bl	801001c <__malloc_lock>
 800eb52:	4a21      	ldr	r2, [pc, #132]	; (800ebd8 <_malloc_r+0xac>)
 800eb54:	6814      	ldr	r4, [r2, #0]
 800eb56:	4621      	mov	r1, r4
 800eb58:	b991      	cbnz	r1, 800eb80 <_malloc_r+0x54>
 800eb5a:	4c20      	ldr	r4, [pc, #128]	; (800ebdc <_malloc_r+0xb0>)
 800eb5c:	6823      	ldr	r3, [r4, #0]
 800eb5e:	b91b      	cbnz	r3, 800eb68 <_malloc_r+0x3c>
 800eb60:	4630      	mov	r0, r6
 800eb62:	f000 fbef 	bl	800f344 <_sbrk_r>
 800eb66:	6020      	str	r0, [r4, #0]
 800eb68:	4629      	mov	r1, r5
 800eb6a:	4630      	mov	r0, r6
 800eb6c:	f000 fbea 	bl	800f344 <_sbrk_r>
 800eb70:	1c43      	adds	r3, r0, #1
 800eb72:	d124      	bne.n	800ebbe <_malloc_r+0x92>
 800eb74:	230c      	movs	r3, #12
 800eb76:	6033      	str	r3, [r6, #0]
 800eb78:	4630      	mov	r0, r6
 800eb7a:	f001 fa50 	bl	801001e <__malloc_unlock>
 800eb7e:	e7e4      	b.n	800eb4a <_malloc_r+0x1e>
 800eb80:	680b      	ldr	r3, [r1, #0]
 800eb82:	1b5b      	subs	r3, r3, r5
 800eb84:	d418      	bmi.n	800ebb8 <_malloc_r+0x8c>
 800eb86:	2b0b      	cmp	r3, #11
 800eb88:	d90f      	bls.n	800ebaa <_malloc_r+0x7e>
 800eb8a:	600b      	str	r3, [r1, #0]
 800eb8c:	50cd      	str	r5, [r1, r3]
 800eb8e:	18cc      	adds	r4, r1, r3
 800eb90:	4630      	mov	r0, r6
 800eb92:	f001 fa44 	bl	801001e <__malloc_unlock>
 800eb96:	f104 000b 	add.w	r0, r4, #11
 800eb9a:	1d23      	adds	r3, r4, #4
 800eb9c:	f020 0007 	bic.w	r0, r0, #7
 800eba0:	1ac3      	subs	r3, r0, r3
 800eba2:	d0d3      	beq.n	800eb4c <_malloc_r+0x20>
 800eba4:	425a      	negs	r2, r3
 800eba6:	50e2      	str	r2, [r4, r3]
 800eba8:	e7d0      	b.n	800eb4c <_malloc_r+0x20>
 800ebaa:	428c      	cmp	r4, r1
 800ebac:	684b      	ldr	r3, [r1, #4]
 800ebae:	bf16      	itet	ne
 800ebb0:	6063      	strne	r3, [r4, #4]
 800ebb2:	6013      	streq	r3, [r2, #0]
 800ebb4:	460c      	movne	r4, r1
 800ebb6:	e7eb      	b.n	800eb90 <_malloc_r+0x64>
 800ebb8:	460c      	mov	r4, r1
 800ebba:	6849      	ldr	r1, [r1, #4]
 800ebbc:	e7cc      	b.n	800eb58 <_malloc_r+0x2c>
 800ebbe:	1cc4      	adds	r4, r0, #3
 800ebc0:	f024 0403 	bic.w	r4, r4, #3
 800ebc4:	42a0      	cmp	r0, r4
 800ebc6:	d005      	beq.n	800ebd4 <_malloc_r+0xa8>
 800ebc8:	1a21      	subs	r1, r4, r0
 800ebca:	4630      	mov	r0, r6
 800ebcc:	f000 fbba 	bl	800f344 <_sbrk_r>
 800ebd0:	3001      	adds	r0, #1
 800ebd2:	d0cf      	beq.n	800eb74 <_malloc_r+0x48>
 800ebd4:	6025      	str	r5, [r4, #0]
 800ebd6:	e7db      	b.n	800eb90 <_malloc_r+0x64>
 800ebd8:	200047c0 	.word	0x200047c0
 800ebdc:	200047c4 	.word	0x200047c4

0800ebe0 <__cvt>:
 800ebe0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ebe4:	ec55 4b10 	vmov	r4, r5, d0
 800ebe8:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800ebea:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800ebee:	2d00      	cmp	r5, #0
 800ebf0:	460e      	mov	r6, r1
 800ebf2:	4691      	mov	r9, r2
 800ebf4:	4619      	mov	r1, r3
 800ebf6:	bfb8      	it	lt
 800ebf8:	4622      	movlt	r2, r4
 800ebfa:	462b      	mov	r3, r5
 800ebfc:	f027 0720 	bic.w	r7, r7, #32
 800ec00:	bfbb      	ittet	lt
 800ec02:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800ec06:	461d      	movlt	r5, r3
 800ec08:	2300      	movge	r3, #0
 800ec0a:	232d      	movlt	r3, #45	; 0x2d
 800ec0c:	bfb8      	it	lt
 800ec0e:	4614      	movlt	r4, r2
 800ec10:	2f46      	cmp	r7, #70	; 0x46
 800ec12:	700b      	strb	r3, [r1, #0]
 800ec14:	d004      	beq.n	800ec20 <__cvt+0x40>
 800ec16:	2f45      	cmp	r7, #69	; 0x45
 800ec18:	d100      	bne.n	800ec1c <__cvt+0x3c>
 800ec1a:	3601      	adds	r6, #1
 800ec1c:	2102      	movs	r1, #2
 800ec1e:	e000      	b.n	800ec22 <__cvt+0x42>
 800ec20:	2103      	movs	r1, #3
 800ec22:	ab03      	add	r3, sp, #12
 800ec24:	9301      	str	r3, [sp, #4]
 800ec26:	ab02      	add	r3, sp, #8
 800ec28:	9300      	str	r3, [sp, #0]
 800ec2a:	4632      	mov	r2, r6
 800ec2c:	4653      	mov	r3, sl
 800ec2e:	ec45 4b10 	vmov	d0, r4, r5
 800ec32:	f000 fc25 	bl	800f480 <_dtoa_r>
 800ec36:	2f47      	cmp	r7, #71	; 0x47
 800ec38:	4680      	mov	r8, r0
 800ec3a:	d102      	bne.n	800ec42 <__cvt+0x62>
 800ec3c:	f019 0f01 	tst.w	r9, #1
 800ec40:	d026      	beq.n	800ec90 <__cvt+0xb0>
 800ec42:	2f46      	cmp	r7, #70	; 0x46
 800ec44:	eb08 0906 	add.w	r9, r8, r6
 800ec48:	d111      	bne.n	800ec6e <__cvt+0x8e>
 800ec4a:	f898 3000 	ldrb.w	r3, [r8]
 800ec4e:	2b30      	cmp	r3, #48	; 0x30
 800ec50:	d10a      	bne.n	800ec68 <__cvt+0x88>
 800ec52:	2200      	movs	r2, #0
 800ec54:	2300      	movs	r3, #0
 800ec56:	4620      	mov	r0, r4
 800ec58:	4629      	mov	r1, r5
 800ec5a:	f7f1 feed 	bl	8000a38 <__aeabi_dcmpeq>
 800ec5e:	b918      	cbnz	r0, 800ec68 <__cvt+0x88>
 800ec60:	f1c6 0601 	rsb	r6, r6, #1
 800ec64:	f8ca 6000 	str.w	r6, [sl]
 800ec68:	f8da 3000 	ldr.w	r3, [sl]
 800ec6c:	4499      	add	r9, r3
 800ec6e:	2200      	movs	r2, #0
 800ec70:	2300      	movs	r3, #0
 800ec72:	4620      	mov	r0, r4
 800ec74:	4629      	mov	r1, r5
 800ec76:	f7f1 fedf 	bl	8000a38 <__aeabi_dcmpeq>
 800ec7a:	b938      	cbnz	r0, 800ec8c <__cvt+0xac>
 800ec7c:	2230      	movs	r2, #48	; 0x30
 800ec7e:	9b03      	ldr	r3, [sp, #12]
 800ec80:	454b      	cmp	r3, r9
 800ec82:	d205      	bcs.n	800ec90 <__cvt+0xb0>
 800ec84:	1c59      	adds	r1, r3, #1
 800ec86:	9103      	str	r1, [sp, #12]
 800ec88:	701a      	strb	r2, [r3, #0]
 800ec8a:	e7f8      	b.n	800ec7e <__cvt+0x9e>
 800ec8c:	f8cd 900c 	str.w	r9, [sp, #12]
 800ec90:	9b03      	ldr	r3, [sp, #12]
 800ec92:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ec94:	eba3 0308 	sub.w	r3, r3, r8
 800ec98:	4640      	mov	r0, r8
 800ec9a:	6013      	str	r3, [r2, #0]
 800ec9c:	b004      	add	sp, #16
 800ec9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800eca2 <__exponent>:
 800eca2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800eca4:	2900      	cmp	r1, #0
 800eca6:	4604      	mov	r4, r0
 800eca8:	bfba      	itte	lt
 800ecaa:	4249      	neglt	r1, r1
 800ecac:	232d      	movlt	r3, #45	; 0x2d
 800ecae:	232b      	movge	r3, #43	; 0x2b
 800ecb0:	2909      	cmp	r1, #9
 800ecb2:	f804 2b02 	strb.w	r2, [r4], #2
 800ecb6:	7043      	strb	r3, [r0, #1]
 800ecb8:	dd20      	ble.n	800ecfc <__exponent+0x5a>
 800ecba:	f10d 0307 	add.w	r3, sp, #7
 800ecbe:	461f      	mov	r7, r3
 800ecc0:	260a      	movs	r6, #10
 800ecc2:	fb91 f5f6 	sdiv	r5, r1, r6
 800ecc6:	fb06 1115 	mls	r1, r6, r5, r1
 800ecca:	3130      	adds	r1, #48	; 0x30
 800eccc:	2d09      	cmp	r5, #9
 800ecce:	f803 1c01 	strb.w	r1, [r3, #-1]
 800ecd2:	f103 32ff 	add.w	r2, r3, #4294967295
 800ecd6:	4629      	mov	r1, r5
 800ecd8:	dc09      	bgt.n	800ecee <__exponent+0x4c>
 800ecda:	3130      	adds	r1, #48	; 0x30
 800ecdc:	3b02      	subs	r3, #2
 800ecde:	f802 1c01 	strb.w	r1, [r2, #-1]
 800ece2:	42bb      	cmp	r3, r7
 800ece4:	4622      	mov	r2, r4
 800ece6:	d304      	bcc.n	800ecf2 <__exponent+0x50>
 800ece8:	1a10      	subs	r0, r2, r0
 800ecea:	b003      	add	sp, #12
 800ecec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ecee:	4613      	mov	r3, r2
 800ecf0:	e7e7      	b.n	800ecc2 <__exponent+0x20>
 800ecf2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ecf6:	f804 2b01 	strb.w	r2, [r4], #1
 800ecfa:	e7f2      	b.n	800ece2 <__exponent+0x40>
 800ecfc:	2330      	movs	r3, #48	; 0x30
 800ecfe:	4419      	add	r1, r3
 800ed00:	7083      	strb	r3, [r0, #2]
 800ed02:	1d02      	adds	r2, r0, #4
 800ed04:	70c1      	strb	r1, [r0, #3]
 800ed06:	e7ef      	b.n	800ece8 <__exponent+0x46>

0800ed08 <_printf_float>:
 800ed08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ed0c:	b08d      	sub	sp, #52	; 0x34
 800ed0e:	460c      	mov	r4, r1
 800ed10:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800ed14:	4616      	mov	r6, r2
 800ed16:	461f      	mov	r7, r3
 800ed18:	4605      	mov	r5, r0
 800ed1a:	f001 f969 	bl	800fff0 <_localeconv_r>
 800ed1e:	6803      	ldr	r3, [r0, #0]
 800ed20:	9304      	str	r3, [sp, #16]
 800ed22:	4618      	mov	r0, r3
 800ed24:	f7f1 fa5c 	bl	80001e0 <strlen>
 800ed28:	2300      	movs	r3, #0
 800ed2a:	930a      	str	r3, [sp, #40]	; 0x28
 800ed2c:	f8d8 3000 	ldr.w	r3, [r8]
 800ed30:	9005      	str	r0, [sp, #20]
 800ed32:	3307      	adds	r3, #7
 800ed34:	f023 0307 	bic.w	r3, r3, #7
 800ed38:	f103 0208 	add.w	r2, r3, #8
 800ed3c:	f894 a018 	ldrb.w	sl, [r4, #24]
 800ed40:	f8d4 b000 	ldr.w	fp, [r4]
 800ed44:	f8c8 2000 	str.w	r2, [r8]
 800ed48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed4c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800ed50:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800ed54:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800ed58:	9307      	str	r3, [sp, #28]
 800ed5a:	f8cd 8018 	str.w	r8, [sp, #24]
 800ed5e:	f04f 32ff 	mov.w	r2, #4294967295
 800ed62:	4ba7      	ldr	r3, [pc, #668]	; (800f000 <_printf_float+0x2f8>)
 800ed64:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ed68:	f7f1 fe98 	bl	8000a9c <__aeabi_dcmpun>
 800ed6c:	bb70      	cbnz	r0, 800edcc <_printf_float+0xc4>
 800ed6e:	f04f 32ff 	mov.w	r2, #4294967295
 800ed72:	4ba3      	ldr	r3, [pc, #652]	; (800f000 <_printf_float+0x2f8>)
 800ed74:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ed78:	f7f1 fe72 	bl	8000a60 <__aeabi_dcmple>
 800ed7c:	bb30      	cbnz	r0, 800edcc <_printf_float+0xc4>
 800ed7e:	2200      	movs	r2, #0
 800ed80:	2300      	movs	r3, #0
 800ed82:	4640      	mov	r0, r8
 800ed84:	4649      	mov	r1, r9
 800ed86:	f7f1 fe61 	bl	8000a4c <__aeabi_dcmplt>
 800ed8a:	b110      	cbz	r0, 800ed92 <_printf_float+0x8a>
 800ed8c:	232d      	movs	r3, #45	; 0x2d
 800ed8e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ed92:	4a9c      	ldr	r2, [pc, #624]	; (800f004 <_printf_float+0x2fc>)
 800ed94:	4b9c      	ldr	r3, [pc, #624]	; (800f008 <_printf_float+0x300>)
 800ed96:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800ed9a:	bf8c      	ite	hi
 800ed9c:	4690      	movhi	r8, r2
 800ed9e:	4698      	movls	r8, r3
 800eda0:	2303      	movs	r3, #3
 800eda2:	f02b 0204 	bic.w	r2, fp, #4
 800eda6:	6123      	str	r3, [r4, #16]
 800eda8:	6022      	str	r2, [r4, #0]
 800edaa:	f04f 0900 	mov.w	r9, #0
 800edae:	9700      	str	r7, [sp, #0]
 800edb0:	4633      	mov	r3, r6
 800edb2:	aa0b      	add	r2, sp, #44	; 0x2c
 800edb4:	4621      	mov	r1, r4
 800edb6:	4628      	mov	r0, r5
 800edb8:	f000 f9e6 	bl	800f188 <_printf_common>
 800edbc:	3001      	adds	r0, #1
 800edbe:	f040 808d 	bne.w	800eedc <_printf_float+0x1d4>
 800edc2:	f04f 30ff 	mov.w	r0, #4294967295
 800edc6:	b00d      	add	sp, #52	; 0x34
 800edc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800edcc:	4642      	mov	r2, r8
 800edce:	464b      	mov	r3, r9
 800edd0:	4640      	mov	r0, r8
 800edd2:	4649      	mov	r1, r9
 800edd4:	f7f1 fe62 	bl	8000a9c <__aeabi_dcmpun>
 800edd8:	b110      	cbz	r0, 800ede0 <_printf_float+0xd8>
 800edda:	4a8c      	ldr	r2, [pc, #560]	; (800f00c <_printf_float+0x304>)
 800eddc:	4b8c      	ldr	r3, [pc, #560]	; (800f010 <_printf_float+0x308>)
 800edde:	e7da      	b.n	800ed96 <_printf_float+0x8e>
 800ede0:	6861      	ldr	r1, [r4, #4]
 800ede2:	1c4b      	adds	r3, r1, #1
 800ede4:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800ede8:	a80a      	add	r0, sp, #40	; 0x28
 800edea:	d13e      	bne.n	800ee6a <_printf_float+0x162>
 800edec:	2306      	movs	r3, #6
 800edee:	6063      	str	r3, [r4, #4]
 800edf0:	2300      	movs	r3, #0
 800edf2:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800edf6:	ab09      	add	r3, sp, #36	; 0x24
 800edf8:	9300      	str	r3, [sp, #0]
 800edfa:	ec49 8b10 	vmov	d0, r8, r9
 800edfe:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800ee02:	6022      	str	r2, [r4, #0]
 800ee04:	f8cd a004 	str.w	sl, [sp, #4]
 800ee08:	6861      	ldr	r1, [r4, #4]
 800ee0a:	4628      	mov	r0, r5
 800ee0c:	f7ff fee8 	bl	800ebe0 <__cvt>
 800ee10:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800ee14:	2b47      	cmp	r3, #71	; 0x47
 800ee16:	4680      	mov	r8, r0
 800ee18:	d109      	bne.n	800ee2e <_printf_float+0x126>
 800ee1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ee1c:	1cd8      	adds	r0, r3, #3
 800ee1e:	db02      	blt.n	800ee26 <_printf_float+0x11e>
 800ee20:	6862      	ldr	r2, [r4, #4]
 800ee22:	4293      	cmp	r3, r2
 800ee24:	dd47      	ble.n	800eeb6 <_printf_float+0x1ae>
 800ee26:	f1aa 0a02 	sub.w	sl, sl, #2
 800ee2a:	fa5f fa8a 	uxtb.w	sl, sl
 800ee2e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800ee32:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ee34:	d824      	bhi.n	800ee80 <_printf_float+0x178>
 800ee36:	3901      	subs	r1, #1
 800ee38:	4652      	mov	r2, sl
 800ee3a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800ee3e:	9109      	str	r1, [sp, #36]	; 0x24
 800ee40:	f7ff ff2f 	bl	800eca2 <__exponent>
 800ee44:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ee46:	1813      	adds	r3, r2, r0
 800ee48:	2a01      	cmp	r2, #1
 800ee4a:	4681      	mov	r9, r0
 800ee4c:	6123      	str	r3, [r4, #16]
 800ee4e:	dc02      	bgt.n	800ee56 <_printf_float+0x14e>
 800ee50:	6822      	ldr	r2, [r4, #0]
 800ee52:	07d1      	lsls	r1, r2, #31
 800ee54:	d501      	bpl.n	800ee5a <_printf_float+0x152>
 800ee56:	3301      	adds	r3, #1
 800ee58:	6123      	str	r3, [r4, #16]
 800ee5a:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800ee5e:	2b00      	cmp	r3, #0
 800ee60:	d0a5      	beq.n	800edae <_printf_float+0xa6>
 800ee62:	232d      	movs	r3, #45	; 0x2d
 800ee64:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ee68:	e7a1      	b.n	800edae <_printf_float+0xa6>
 800ee6a:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800ee6e:	f000 8177 	beq.w	800f160 <_printf_float+0x458>
 800ee72:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800ee76:	d1bb      	bne.n	800edf0 <_printf_float+0xe8>
 800ee78:	2900      	cmp	r1, #0
 800ee7a:	d1b9      	bne.n	800edf0 <_printf_float+0xe8>
 800ee7c:	2301      	movs	r3, #1
 800ee7e:	e7b6      	b.n	800edee <_printf_float+0xe6>
 800ee80:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800ee84:	d119      	bne.n	800eeba <_printf_float+0x1b2>
 800ee86:	2900      	cmp	r1, #0
 800ee88:	6863      	ldr	r3, [r4, #4]
 800ee8a:	dd0c      	ble.n	800eea6 <_printf_float+0x19e>
 800ee8c:	6121      	str	r1, [r4, #16]
 800ee8e:	b913      	cbnz	r3, 800ee96 <_printf_float+0x18e>
 800ee90:	6822      	ldr	r2, [r4, #0]
 800ee92:	07d2      	lsls	r2, r2, #31
 800ee94:	d502      	bpl.n	800ee9c <_printf_float+0x194>
 800ee96:	3301      	adds	r3, #1
 800ee98:	440b      	add	r3, r1
 800ee9a:	6123      	str	r3, [r4, #16]
 800ee9c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ee9e:	65a3      	str	r3, [r4, #88]	; 0x58
 800eea0:	f04f 0900 	mov.w	r9, #0
 800eea4:	e7d9      	b.n	800ee5a <_printf_float+0x152>
 800eea6:	b913      	cbnz	r3, 800eeae <_printf_float+0x1a6>
 800eea8:	6822      	ldr	r2, [r4, #0]
 800eeaa:	07d0      	lsls	r0, r2, #31
 800eeac:	d501      	bpl.n	800eeb2 <_printf_float+0x1aa>
 800eeae:	3302      	adds	r3, #2
 800eeb0:	e7f3      	b.n	800ee9a <_printf_float+0x192>
 800eeb2:	2301      	movs	r3, #1
 800eeb4:	e7f1      	b.n	800ee9a <_printf_float+0x192>
 800eeb6:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800eeba:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800eebe:	4293      	cmp	r3, r2
 800eec0:	db05      	blt.n	800eece <_printf_float+0x1c6>
 800eec2:	6822      	ldr	r2, [r4, #0]
 800eec4:	6123      	str	r3, [r4, #16]
 800eec6:	07d1      	lsls	r1, r2, #31
 800eec8:	d5e8      	bpl.n	800ee9c <_printf_float+0x194>
 800eeca:	3301      	adds	r3, #1
 800eecc:	e7e5      	b.n	800ee9a <_printf_float+0x192>
 800eece:	2b00      	cmp	r3, #0
 800eed0:	bfd4      	ite	le
 800eed2:	f1c3 0302 	rsble	r3, r3, #2
 800eed6:	2301      	movgt	r3, #1
 800eed8:	4413      	add	r3, r2
 800eeda:	e7de      	b.n	800ee9a <_printf_float+0x192>
 800eedc:	6823      	ldr	r3, [r4, #0]
 800eede:	055a      	lsls	r2, r3, #21
 800eee0:	d407      	bmi.n	800eef2 <_printf_float+0x1ea>
 800eee2:	6923      	ldr	r3, [r4, #16]
 800eee4:	4642      	mov	r2, r8
 800eee6:	4631      	mov	r1, r6
 800eee8:	4628      	mov	r0, r5
 800eeea:	47b8      	blx	r7
 800eeec:	3001      	adds	r0, #1
 800eeee:	d12b      	bne.n	800ef48 <_printf_float+0x240>
 800eef0:	e767      	b.n	800edc2 <_printf_float+0xba>
 800eef2:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800eef6:	f240 80dc 	bls.w	800f0b2 <_printf_float+0x3aa>
 800eefa:	2200      	movs	r2, #0
 800eefc:	2300      	movs	r3, #0
 800eefe:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800ef02:	f7f1 fd99 	bl	8000a38 <__aeabi_dcmpeq>
 800ef06:	2800      	cmp	r0, #0
 800ef08:	d033      	beq.n	800ef72 <_printf_float+0x26a>
 800ef0a:	2301      	movs	r3, #1
 800ef0c:	4a41      	ldr	r2, [pc, #260]	; (800f014 <_printf_float+0x30c>)
 800ef0e:	4631      	mov	r1, r6
 800ef10:	4628      	mov	r0, r5
 800ef12:	47b8      	blx	r7
 800ef14:	3001      	adds	r0, #1
 800ef16:	f43f af54 	beq.w	800edc2 <_printf_float+0xba>
 800ef1a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ef1e:	429a      	cmp	r2, r3
 800ef20:	db02      	blt.n	800ef28 <_printf_float+0x220>
 800ef22:	6823      	ldr	r3, [r4, #0]
 800ef24:	07d8      	lsls	r0, r3, #31
 800ef26:	d50f      	bpl.n	800ef48 <_printf_float+0x240>
 800ef28:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ef2c:	4631      	mov	r1, r6
 800ef2e:	4628      	mov	r0, r5
 800ef30:	47b8      	blx	r7
 800ef32:	3001      	adds	r0, #1
 800ef34:	f43f af45 	beq.w	800edc2 <_printf_float+0xba>
 800ef38:	f04f 0800 	mov.w	r8, #0
 800ef3c:	f104 091a 	add.w	r9, r4, #26
 800ef40:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ef42:	3b01      	subs	r3, #1
 800ef44:	4543      	cmp	r3, r8
 800ef46:	dc09      	bgt.n	800ef5c <_printf_float+0x254>
 800ef48:	6823      	ldr	r3, [r4, #0]
 800ef4a:	079b      	lsls	r3, r3, #30
 800ef4c:	f100 8103 	bmi.w	800f156 <_printf_float+0x44e>
 800ef50:	68e0      	ldr	r0, [r4, #12]
 800ef52:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ef54:	4298      	cmp	r0, r3
 800ef56:	bfb8      	it	lt
 800ef58:	4618      	movlt	r0, r3
 800ef5a:	e734      	b.n	800edc6 <_printf_float+0xbe>
 800ef5c:	2301      	movs	r3, #1
 800ef5e:	464a      	mov	r2, r9
 800ef60:	4631      	mov	r1, r6
 800ef62:	4628      	mov	r0, r5
 800ef64:	47b8      	blx	r7
 800ef66:	3001      	adds	r0, #1
 800ef68:	f43f af2b 	beq.w	800edc2 <_printf_float+0xba>
 800ef6c:	f108 0801 	add.w	r8, r8, #1
 800ef70:	e7e6      	b.n	800ef40 <_printf_float+0x238>
 800ef72:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ef74:	2b00      	cmp	r3, #0
 800ef76:	dc2b      	bgt.n	800efd0 <_printf_float+0x2c8>
 800ef78:	2301      	movs	r3, #1
 800ef7a:	4a26      	ldr	r2, [pc, #152]	; (800f014 <_printf_float+0x30c>)
 800ef7c:	4631      	mov	r1, r6
 800ef7e:	4628      	mov	r0, r5
 800ef80:	47b8      	blx	r7
 800ef82:	3001      	adds	r0, #1
 800ef84:	f43f af1d 	beq.w	800edc2 <_printf_float+0xba>
 800ef88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ef8a:	b923      	cbnz	r3, 800ef96 <_printf_float+0x28e>
 800ef8c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ef8e:	b913      	cbnz	r3, 800ef96 <_printf_float+0x28e>
 800ef90:	6823      	ldr	r3, [r4, #0]
 800ef92:	07d9      	lsls	r1, r3, #31
 800ef94:	d5d8      	bpl.n	800ef48 <_printf_float+0x240>
 800ef96:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ef9a:	4631      	mov	r1, r6
 800ef9c:	4628      	mov	r0, r5
 800ef9e:	47b8      	blx	r7
 800efa0:	3001      	adds	r0, #1
 800efa2:	f43f af0e 	beq.w	800edc2 <_printf_float+0xba>
 800efa6:	f04f 0900 	mov.w	r9, #0
 800efaa:	f104 0a1a 	add.w	sl, r4, #26
 800efae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800efb0:	425b      	negs	r3, r3
 800efb2:	454b      	cmp	r3, r9
 800efb4:	dc01      	bgt.n	800efba <_printf_float+0x2b2>
 800efb6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800efb8:	e794      	b.n	800eee4 <_printf_float+0x1dc>
 800efba:	2301      	movs	r3, #1
 800efbc:	4652      	mov	r2, sl
 800efbe:	4631      	mov	r1, r6
 800efc0:	4628      	mov	r0, r5
 800efc2:	47b8      	blx	r7
 800efc4:	3001      	adds	r0, #1
 800efc6:	f43f aefc 	beq.w	800edc2 <_printf_float+0xba>
 800efca:	f109 0901 	add.w	r9, r9, #1
 800efce:	e7ee      	b.n	800efae <_printf_float+0x2a6>
 800efd0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800efd2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800efd4:	429a      	cmp	r2, r3
 800efd6:	bfa8      	it	ge
 800efd8:	461a      	movge	r2, r3
 800efda:	2a00      	cmp	r2, #0
 800efdc:	4691      	mov	r9, r2
 800efde:	dd07      	ble.n	800eff0 <_printf_float+0x2e8>
 800efe0:	4613      	mov	r3, r2
 800efe2:	4631      	mov	r1, r6
 800efe4:	4642      	mov	r2, r8
 800efe6:	4628      	mov	r0, r5
 800efe8:	47b8      	blx	r7
 800efea:	3001      	adds	r0, #1
 800efec:	f43f aee9 	beq.w	800edc2 <_printf_float+0xba>
 800eff0:	f104 031a 	add.w	r3, r4, #26
 800eff4:	f04f 0b00 	mov.w	fp, #0
 800eff8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800effc:	9306      	str	r3, [sp, #24]
 800effe:	e015      	b.n	800f02c <_printf_float+0x324>
 800f000:	7fefffff 	.word	0x7fefffff
 800f004:	08011dac 	.word	0x08011dac
 800f008:	08011da8 	.word	0x08011da8
 800f00c:	08011db4 	.word	0x08011db4
 800f010:	08011db0 	.word	0x08011db0
 800f014:	08011db8 	.word	0x08011db8
 800f018:	2301      	movs	r3, #1
 800f01a:	9a06      	ldr	r2, [sp, #24]
 800f01c:	4631      	mov	r1, r6
 800f01e:	4628      	mov	r0, r5
 800f020:	47b8      	blx	r7
 800f022:	3001      	adds	r0, #1
 800f024:	f43f aecd 	beq.w	800edc2 <_printf_float+0xba>
 800f028:	f10b 0b01 	add.w	fp, fp, #1
 800f02c:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800f030:	ebaa 0309 	sub.w	r3, sl, r9
 800f034:	455b      	cmp	r3, fp
 800f036:	dcef      	bgt.n	800f018 <_printf_float+0x310>
 800f038:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f03c:	429a      	cmp	r2, r3
 800f03e:	44d0      	add	r8, sl
 800f040:	db15      	blt.n	800f06e <_printf_float+0x366>
 800f042:	6823      	ldr	r3, [r4, #0]
 800f044:	07da      	lsls	r2, r3, #31
 800f046:	d412      	bmi.n	800f06e <_printf_float+0x366>
 800f048:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f04a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f04c:	eba3 020a 	sub.w	r2, r3, sl
 800f050:	eba3 0a01 	sub.w	sl, r3, r1
 800f054:	4592      	cmp	sl, r2
 800f056:	bfa8      	it	ge
 800f058:	4692      	movge	sl, r2
 800f05a:	f1ba 0f00 	cmp.w	sl, #0
 800f05e:	dc0e      	bgt.n	800f07e <_printf_float+0x376>
 800f060:	f04f 0800 	mov.w	r8, #0
 800f064:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800f068:	f104 091a 	add.w	r9, r4, #26
 800f06c:	e019      	b.n	800f0a2 <_printf_float+0x39a>
 800f06e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f072:	4631      	mov	r1, r6
 800f074:	4628      	mov	r0, r5
 800f076:	47b8      	blx	r7
 800f078:	3001      	adds	r0, #1
 800f07a:	d1e5      	bne.n	800f048 <_printf_float+0x340>
 800f07c:	e6a1      	b.n	800edc2 <_printf_float+0xba>
 800f07e:	4653      	mov	r3, sl
 800f080:	4642      	mov	r2, r8
 800f082:	4631      	mov	r1, r6
 800f084:	4628      	mov	r0, r5
 800f086:	47b8      	blx	r7
 800f088:	3001      	adds	r0, #1
 800f08a:	d1e9      	bne.n	800f060 <_printf_float+0x358>
 800f08c:	e699      	b.n	800edc2 <_printf_float+0xba>
 800f08e:	2301      	movs	r3, #1
 800f090:	464a      	mov	r2, r9
 800f092:	4631      	mov	r1, r6
 800f094:	4628      	mov	r0, r5
 800f096:	47b8      	blx	r7
 800f098:	3001      	adds	r0, #1
 800f09a:	f43f ae92 	beq.w	800edc2 <_printf_float+0xba>
 800f09e:	f108 0801 	add.w	r8, r8, #1
 800f0a2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f0a6:	1a9b      	subs	r3, r3, r2
 800f0a8:	eba3 030a 	sub.w	r3, r3, sl
 800f0ac:	4543      	cmp	r3, r8
 800f0ae:	dcee      	bgt.n	800f08e <_printf_float+0x386>
 800f0b0:	e74a      	b.n	800ef48 <_printf_float+0x240>
 800f0b2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f0b4:	2a01      	cmp	r2, #1
 800f0b6:	dc01      	bgt.n	800f0bc <_printf_float+0x3b4>
 800f0b8:	07db      	lsls	r3, r3, #31
 800f0ba:	d53a      	bpl.n	800f132 <_printf_float+0x42a>
 800f0bc:	2301      	movs	r3, #1
 800f0be:	4642      	mov	r2, r8
 800f0c0:	4631      	mov	r1, r6
 800f0c2:	4628      	mov	r0, r5
 800f0c4:	47b8      	blx	r7
 800f0c6:	3001      	adds	r0, #1
 800f0c8:	f43f ae7b 	beq.w	800edc2 <_printf_float+0xba>
 800f0cc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f0d0:	4631      	mov	r1, r6
 800f0d2:	4628      	mov	r0, r5
 800f0d4:	47b8      	blx	r7
 800f0d6:	3001      	adds	r0, #1
 800f0d8:	f108 0801 	add.w	r8, r8, #1
 800f0dc:	f43f ae71 	beq.w	800edc2 <_printf_float+0xba>
 800f0e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f0e2:	2200      	movs	r2, #0
 800f0e4:	f103 3aff 	add.w	sl, r3, #4294967295
 800f0e8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800f0ec:	2300      	movs	r3, #0
 800f0ee:	f7f1 fca3 	bl	8000a38 <__aeabi_dcmpeq>
 800f0f2:	b9c8      	cbnz	r0, 800f128 <_printf_float+0x420>
 800f0f4:	4653      	mov	r3, sl
 800f0f6:	4642      	mov	r2, r8
 800f0f8:	4631      	mov	r1, r6
 800f0fa:	4628      	mov	r0, r5
 800f0fc:	47b8      	blx	r7
 800f0fe:	3001      	adds	r0, #1
 800f100:	d10e      	bne.n	800f120 <_printf_float+0x418>
 800f102:	e65e      	b.n	800edc2 <_printf_float+0xba>
 800f104:	2301      	movs	r3, #1
 800f106:	4652      	mov	r2, sl
 800f108:	4631      	mov	r1, r6
 800f10a:	4628      	mov	r0, r5
 800f10c:	47b8      	blx	r7
 800f10e:	3001      	adds	r0, #1
 800f110:	f43f ae57 	beq.w	800edc2 <_printf_float+0xba>
 800f114:	f108 0801 	add.w	r8, r8, #1
 800f118:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f11a:	3b01      	subs	r3, #1
 800f11c:	4543      	cmp	r3, r8
 800f11e:	dcf1      	bgt.n	800f104 <_printf_float+0x3fc>
 800f120:	464b      	mov	r3, r9
 800f122:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800f126:	e6de      	b.n	800eee6 <_printf_float+0x1de>
 800f128:	f04f 0800 	mov.w	r8, #0
 800f12c:	f104 0a1a 	add.w	sl, r4, #26
 800f130:	e7f2      	b.n	800f118 <_printf_float+0x410>
 800f132:	2301      	movs	r3, #1
 800f134:	e7df      	b.n	800f0f6 <_printf_float+0x3ee>
 800f136:	2301      	movs	r3, #1
 800f138:	464a      	mov	r2, r9
 800f13a:	4631      	mov	r1, r6
 800f13c:	4628      	mov	r0, r5
 800f13e:	47b8      	blx	r7
 800f140:	3001      	adds	r0, #1
 800f142:	f43f ae3e 	beq.w	800edc2 <_printf_float+0xba>
 800f146:	f108 0801 	add.w	r8, r8, #1
 800f14a:	68e3      	ldr	r3, [r4, #12]
 800f14c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800f14e:	1a9b      	subs	r3, r3, r2
 800f150:	4543      	cmp	r3, r8
 800f152:	dcf0      	bgt.n	800f136 <_printf_float+0x42e>
 800f154:	e6fc      	b.n	800ef50 <_printf_float+0x248>
 800f156:	f04f 0800 	mov.w	r8, #0
 800f15a:	f104 0919 	add.w	r9, r4, #25
 800f15e:	e7f4      	b.n	800f14a <_printf_float+0x442>
 800f160:	2900      	cmp	r1, #0
 800f162:	f43f ae8b 	beq.w	800ee7c <_printf_float+0x174>
 800f166:	2300      	movs	r3, #0
 800f168:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800f16c:	ab09      	add	r3, sp, #36	; 0x24
 800f16e:	9300      	str	r3, [sp, #0]
 800f170:	ec49 8b10 	vmov	d0, r8, r9
 800f174:	6022      	str	r2, [r4, #0]
 800f176:	f8cd a004 	str.w	sl, [sp, #4]
 800f17a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800f17e:	4628      	mov	r0, r5
 800f180:	f7ff fd2e 	bl	800ebe0 <__cvt>
 800f184:	4680      	mov	r8, r0
 800f186:	e648      	b.n	800ee1a <_printf_float+0x112>

0800f188 <_printf_common>:
 800f188:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f18c:	4691      	mov	r9, r2
 800f18e:	461f      	mov	r7, r3
 800f190:	688a      	ldr	r2, [r1, #8]
 800f192:	690b      	ldr	r3, [r1, #16]
 800f194:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800f198:	4293      	cmp	r3, r2
 800f19a:	bfb8      	it	lt
 800f19c:	4613      	movlt	r3, r2
 800f19e:	f8c9 3000 	str.w	r3, [r9]
 800f1a2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800f1a6:	4606      	mov	r6, r0
 800f1a8:	460c      	mov	r4, r1
 800f1aa:	b112      	cbz	r2, 800f1b2 <_printf_common+0x2a>
 800f1ac:	3301      	adds	r3, #1
 800f1ae:	f8c9 3000 	str.w	r3, [r9]
 800f1b2:	6823      	ldr	r3, [r4, #0]
 800f1b4:	0699      	lsls	r1, r3, #26
 800f1b6:	bf42      	ittt	mi
 800f1b8:	f8d9 3000 	ldrmi.w	r3, [r9]
 800f1bc:	3302      	addmi	r3, #2
 800f1be:	f8c9 3000 	strmi.w	r3, [r9]
 800f1c2:	6825      	ldr	r5, [r4, #0]
 800f1c4:	f015 0506 	ands.w	r5, r5, #6
 800f1c8:	d107      	bne.n	800f1da <_printf_common+0x52>
 800f1ca:	f104 0a19 	add.w	sl, r4, #25
 800f1ce:	68e3      	ldr	r3, [r4, #12]
 800f1d0:	f8d9 2000 	ldr.w	r2, [r9]
 800f1d4:	1a9b      	subs	r3, r3, r2
 800f1d6:	42ab      	cmp	r3, r5
 800f1d8:	dc28      	bgt.n	800f22c <_printf_common+0xa4>
 800f1da:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800f1de:	6822      	ldr	r2, [r4, #0]
 800f1e0:	3300      	adds	r3, #0
 800f1e2:	bf18      	it	ne
 800f1e4:	2301      	movne	r3, #1
 800f1e6:	0692      	lsls	r2, r2, #26
 800f1e8:	d42d      	bmi.n	800f246 <_printf_common+0xbe>
 800f1ea:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800f1ee:	4639      	mov	r1, r7
 800f1f0:	4630      	mov	r0, r6
 800f1f2:	47c0      	blx	r8
 800f1f4:	3001      	adds	r0, #1
 800f1f6:	d020      	beq.n	800f23a <_printf_common+0xb2>
 800f1f8:	6823      	ldr	r3, [r4, #0]
 800f1fa:	68e5      	ldr	r5, [r4, #12]
 800f1fc:	f8d9 2000 	ldr.w	r2, [r9]
 800f200:	f003 0306 	and.w	r3, r3, #6
 800f204:	2b04      	cmp	r3, #4
 800f206:	bf08      	it	eq
 800f208:	1aad      	subeq	r5, r5, r2
 800f20a:	68a3      	ldr	r3, [r4, #8]
 800f20c:	6922      	ldr	r2, [r4, #16]
 800f20e:	bf0c      	ite	eq
 800f210:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f214:	2500      	movne	r5, #0
 800f216:	4293      	cmp	r3, r2
 800f218:	bfc4      	itt	gt
 800f21a:	1a9b      	subgt	r3, r3, r2
 800f21c:	18ed      	addgt	r5, r5, r3
 800f21e:	f04f 0900 	mov.w	r9, #0
 800f222:	341a      	adds	r4, #26
 800f224:	454d      	cmp	r5, r9
 800f226:	d11a      	bne.n	800f25e <_printf_common+0xd6>
 800f228:	2000      	movs	r0, #0
 800f22a:	e008      	b.n	800f23e <_printf_common+0xb6>
 800f22c:	2301      	movs	r3, #1
 800f22e:	4652      	mov	r2, sl
 800f230:	4639      	mov	r1, r7
 800f232:	4630      	mov	r0, r6
 800f234:	47c0      	blx	r8
 800f236:	3001      	adds	r0, #1
 800f238:	d103      	bne.n	800f242 <_printf_common+0xba>
 800f23a:	f04f 30ff 	mov.w	r0, #4294967295
 800f23e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f242:	3501      	adds	r5, #1
 800f244:	e7c3      	b.n	800f1ce <_printf_common+0x46>
 800f246:	18e1      	adds	r1, r4, r3
 800f248:	1c5a      	adds	r2, r3, #1
 800f24a:	2030      	movs	r0, #48	; 0x30
 800f24c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800f250:	4422      	add	r2, r4
 800f252:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800f256:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800f25a:	3302      	adds	r3, #2
 800f25c:	e7c5      	b.n	800f1ea <_printf_common+0x62>
 800f25e:	2301      	movs	r3, #1
 800f260:	4622      	mov	r2, r4
 800f262:	4639      	mov	r1, r7
 800f264:	4630      	mov	r0, r6
 800f266:	47c0      	blx	r8
 800f268:	3001      	adds	r0, #1
 800f26a:	d0e6      	beq.n	800f23a <_printf_common+0xb2>
 800f26c:	f109 0901 	add.w	r9, r9, #1
 800f270:	e7d8      	b.n	800f224 <_printf_common+0x9c>

0800f272 <cleanup_glue>:
 800f272:	b538      	push	{r3, r4, r5, lr}
 800f274:	460c      	mov	r4, r1
 800f276:	6809      	ldr	r1, [r1, #0]
 800f278:	4605      	mov	r5, r0
 800f27a:	b109      	cbz	r1, 800f280 <cleanup_glue+0xe>
 800f27c:	f7ff fff9 	bl	800f272 <cleanup_glue>
 800f280:	4621      	mov	r1, r4
 800f282:	4628      	mov	r0, r5
 800f284:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f288:	f001 b9b4 	b.w	80105f4 <_free_r>

0800f28c <_reclaim_reent>:
 800f28c:	4b2c      	ldr	r3, [pc, #176]	; (800f340 <_reclaim_reent+0xb4>)
 800f28e:	681b      	ldr	r3, [r3, #0]
 800f290:	4283      	cmp	r3, r0
 800f292:	b570      	push	{r4, r5, r6, lr}
 800f294:	4604      	mov	r4, r0
 800f296:	d051      	beq.n	800f33c <_reclaim_reent+0xb0>
 800f298:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800f29a:	b143      	cbz	r3, 800f2ae <_reclaim_reent+0x22>
 800f29c:	68db      	ldr	r3, [r3, #12]
 800f29e:	2b00      	cmp	r3, #0
 800f2a0:	d14a      	bne.n	800f338 <_reclaim_reent+0xac>
 800f2a2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f2a4:	6819      	ldr	r1, [r3, #0]
 800f2a6:	b111      	cbz	r1, 800f2ae <_reclaim_reent+0x22>
 800f2a8:	4620      	mov	r0, r4
 800f2aa:	f001 f9a3 	bl	80105f4 <_free_r>
 800f2ae:	6961      	ldr	r1, [r4, #20]
 800f2b0:	b111      	cbz	r1, 800f2b8 <_reclaim_reent+0x2c>
 800f2b2:	4620      	mov	r0, r4
 800f2b4:	f001 f99e 	bl	80105f4 <_free_r>
 800f2b8:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800f2ba:	b111      	cbz	r1, 800f2c2 <_reclaim_reent+0x36>
 800f2bc:	4620      	mov	r0, r4
 800f2be:	f001 f999 	bl	80105f4 <_free_r>
 800f2c2:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800f2c4:	b111      	cbz	r1, 800f2cc <_reclaim_reent+0x40>
 800f2c6:	4620      	mov	r0, r4
 800f2c8:	f001 f994 	bl	80105f4 <_free_r>
 800f2cc:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800f2ce:	b111      	cbz	r1, 800f2d6 <_reclaim_reent+0x4a>
 800f2d0:	4620      	mov	r0, r4
 800f2d2:	f001 f98f 	bl	80105f4 <_free_r>
 800f2d6:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800f2d8:	b111      	cbz	r1, 800f2e0 <_reclaim_reent+0x54>
 800f2da:	4620      	mov	r0, r4
 800f2dc:	f001 f98a 	bl	80105f4 <_free_r>
 800f2e0:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800f2e2:	b111      	cbz	r1, 800f2ea <_reclaim_reent+0x5e>
 800f2e4:	4620      	mov	r0, r4
 800f2e6:	f001 f985 	bl	80105f4 <_free_r>
 800f2ea:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800f2ec:	b111      	cbz	r1, 800f2f4 <_reclaim_reent+0x68>
 800f2ee:	4620      	mov	r0, r4
 800f2f0:	f001 f980 	bl	80105f4 <_free_r>
 800f2f4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f2f6:	b111      	cbz	r1, 800f2fe <_reclaim_reent+0x72>
 800f2f8:	4620      	mov	r0, r4
 800f2fa:	f001 f97b 	bl	80105f4 <_free_r>
 800f2fe:	69a3      	ldr	r3, [r4, #24]
 800f300:	b1e3      	cbz	r3, 800f33c <_reclaim_reent+0xb0>
 800f302:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800f304:	4620      	mov	r0, r4
 800f306:	4798      	blx	r3
 800f308:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800f30a:	b1b9      	cbz	r1, 800f33c <_reclaim_reent+0xb0>
 800f30c:	4620      	mov	r0, r4
 800f30e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800f312:	f7ff bfae 	b.w	800f272 <cleanup_glue>
 800f316:	5949      	ldr	r1, [r1, r5]
 800f318:	b941      	cbnz	r1, 800f32c <_reclaim_reent+0xa0>
 800f31a:	3504      	adds	r5, #4
 800f31c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f31e:	2d80      	cmp	r5, #128	; 0x80
 800f320:	68d9      	ldr	r1, [r3, #12]
 800f322:	d1f8      	bne.n	800f316 <_reclaim_reent+0x8a>
 800f324:	4620      	mov	r0, r4
 800f326:	f001 f965 	bl	80105f4 <_free_r>
 800f32a:	e7ba      	b.n	800f2a2 <_reclaim_reent+0x16>
 800f32c:	680e      	ldr	r6, [r1, #0]
 800f32e:	4620      	mov	r0, r4
 800f330:	f001 f960 	bl	80105f4 <_free_r>
 800f334:	4631      	mov	r1, r6
 800f336:	e7ef      	b.n	800f318 <_reclaim_reent+0x8c>
 800f338:	2500      	movs	r5, #0
 800f33a:	e7ef      	b.n	800f31c <_reclaim_reent+0x90>
 800f33c:	bd70      	pop	{r4, r5, r6, pc}
 800f33e:	bf00      	nop
 800f340:	20000010 	.word	0x20000010

0800f344 <_sbrk_r>:
 800f344:	b538      	push	{r3, r4, r5, lr}
 800f346:	4c06      	ldr	r4, [pc, #24]	; (800f360 <_sbrk_r+0x1c>)
 800f348:	2300      	movs	r3, #0
 800f34a:	4605      	mov	r5, r0
 800f34c:	4608      	mov	r0, r1
 800f34e:	6023      	str	r3, [r4, #0]
 800f350:	f7fc ff18 	bl	800c184 <_sbrk>
 800f354:	1c43      	adds	r3, r0, #1
 800f356:	d102      	bne.n	800f35e <_sbrk_r+0x1a>
 800f358:	6823      	ldr	r3, [r4, #0]
 800f35a:	b103      	cbz	r3, 800f35e <_sbrk_r+0x1a>
 800f35c:	602b      	str	r3, [r5, #0]
 800f35e:	bd38      	pop	{r3, r4, r5, pc}
 800f360:	2000d42c 	.word	0x2000d42c

0800f364 <quorem>:
 800f364:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f368:	6903      	ldr	r3, [r0, #16]
 800f36a:	690c      	ldr	r4, [r1, #16]
 800f36c:	42a3      	cmp	r3, r4
 800f36e:	4680      	mov	r8, r0
 800f370:	f2c0 8082 	blt.w	800f478 <quorem+0x114>
 800f374:	3c01      	subs	r4, #1
 800f376:	f101 0714 	add.w	r7, r1, #20
 800f37a:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800f37e:	f100 0614 	add.w	r6, r0, #20
 800f382:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800f386:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800f38a:	eb06 030c 	add.w	r3, r6, ip
 800f38e:	3501      	adds	r5, #1
 800f390:	eb07 090c 	add.w	r9, r7, ip
 800f394:	9301      	str	r3, [sp, #4]
 800f396:	fbb0 f5f5 	udiv	r5, r0, r5
 800f39a:	b395      	cbz	r5, 800f402 <quorem+0x9e>
 800f39c:	f04f 0a00 	mov.w	sl, #0
 800f3a0:	4638      	mov	r0, r7
 800f3a2:	46b6      	mov	lr, r6
 800f3a4:	46d3      	mov	fp, sl
 800f3a6:	f850 2b04 	ldr.w	r2, [r0], #4
 800f3aa:	b293      	uxth	r3, r2
 800f3ac:	fb05 a303 	mla	r3, r5, r3, sl
 800f3b0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f3b4:	b29b      	uxth	r3, r3
 800f3b6:	ebab 0303 	sub.w	r3, fp, r3
 800f3ba:	0c12      	lsrs	r2, r2, #16
 800f3bc:	f8de b000 	ldr.w	fp, [lr]
 800f3c0:	fb05 a202 	mla	r2, r5, r2, sl
 800f3c4:	fa13 f38b 	uxtah	r3, r3, fp
 800f3c8:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800f3cc:	fa1f fb82 	uxth.w	fp, r2
 800f3d0:	f8de 2000 	ldr.w	r2, [lr]
 800f3d4:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800f3d8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f3dc:	b29b      	uxth	r3, r3
 800f3de:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f3e2:	4581      	cmp	r9, r0
 800f3e4:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800f3e8:	f84e 3b04 	str.w	r3, [lr], #4
 800f3ec:	d2db      	bcs.n	800f3a6 <quorem+0x42>
 800f3ee:	f856 300c 	ldr.w	r3, [r6, ip]
 800f3f2:	b933      	cbnz	r3, 800f402 <quorem+0x9e>
 800f3f4:	9b01      	ldr	r3, [sp, #4]
 800f3f6:	3b04      	subs	r3, #4
 800f3f8:	429e      	cmp	r6, r3
 800f3fa:	461a      	mov	r2, r3
 800f3fc:	d330      	bcc.n	800f460 <quorem+0xfc>
 800f3fe:	f8c8 4010 	str.w	r4, [r8, #16]
 800f402:	4640      	mov	r0, r8
 800f404:	f001 f822 	bl	801044c <__mcmp>
 800f408:	2800      	cmp	r0, #0
 800f40a:	db25      	blt.n	800f458 <quorem+0xf4>
 800f40c:	3501      	adds	r5, #1
 800f40e:	4630      	mov	r0, r6
 800f410:	f04f 0c00 	mov.w	ip, #0
 800f414:	f857 2b04 	ldr.w	r2, [r7], #4
 800f418:	f8d0 e000 	ldr.w	lr, [r0]
 800f41c:	b293      	uxth	r3, r2
 800f41e:	ebac 0303 	sub.w	r3, ip, r3
 800f422:	0c12      	lsrs	r2, r2, #16
 800f424:	fa13 f38e 	uxtah	r3, r3, lr
 800f428:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800f42c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f430:	b29b      	uxth	r3, r3
 800f432:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f436:	45b9      	cmp	r9, r7
 800f438:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800f43c:	f840 3b04 	str.w	r3, [r0], #4
 800f440:	d2e8      	bcs.n	800f414 <quorem+0xb0>
 800f442:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800f446:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800f44a:	b92a      	cbnz	r2, 800f458 <quorem+0xf4>
 800f44c:	3b04      	subs	r3, #4
 800f44e:	429e      	cmp	r6, r3
 800f450:	461a      	mov	r2, r3
 800f452:	d30b      	bcc.n	800f46c <quorem+0x108>
 800f454:	f8c8 4010 	str.w	r4, [r8, #16]
 800f458:	4628      	mov	r0, r5
 800f45a:	b003      	add	sp, #12
 800f45c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f460:	6812      	ldr	r2, [r2, #0]
 800f462:	3b04      	subs	r3, #4
 800f464:	2a00      	cmp	r2, #0
 800f466:	d1ca      	bne.n	800f3fe <quorem+0x9a>
 800f468:	3c01      	subs	r4, #1
 800f46a:	e7c5      	b.n	800f3f8 <quorem+0x94>
 800f46c:	6812      	ldr	r2, [r2, #0]
 800f46e:	3b04      	subs	r3, #4
 800f470:	2a00      	cmp	r2, #0
 800f472:	d1ef      	bne.n	800f454 <quorem+0xf0>
 800f474:	3c01      	subs	r4, #1
 800f476:	e7ea      	b.n	800f44e <quorem+0xea>
 800f478:	2000      	movs	r0, #0
 800f47a:	e7ee      	b.n	800f45a <quorem+0xf6>
 800f47c:	0000      	movs	r0, r0
	...

0800f480 <_dtoa_r>:
 800f480:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f484:	ec57 6b10 	vmov	r6, r7, d0
 800f488:	b097      	sub	sp, #92	; 0x5c
 800f48a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800f48c:	9106      	str	r1, [sp, #24]
 800f48e:	4604      	mov	r4, r0
 800f490:	920b      	str	r2, [sp, #44]	; 0x2c
 800f492:	9312      	str	r3, [sp, #72]	; 0x48
 800f494:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800f498:	e9cd 6700 	strd	r6, r7, [sp]
 800f49c:	b93d      	cbnz	r5, 800f4ae <_dtoa_r+0x2e>
 800f49e:	2010      	movs	r0, #16
 800f4a0:	f000 fdb4 	bl	801000c <malloc>
 800f4a4:	6260      	str	r0, [r4, #36]	; 0x24
 800f4a6:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800f4aa:	6005      	str	r5, [r0, #0]
 800f4ac:	60c5      	str	r5, [r0, #12]
 800f4ae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f4b0:	6819      	ldr	r1, [r3, #0]
 800f4b2:	b151      	cbz	r1, 800f4ca <_dtoa_r+0x4a>
 800f4b4:	685a      	ldr	r2, [r3, #4]
 800f4b6:	604a      	str	r2, [r1, #4]
 800f4b8:	2301      	movs	r3, #1
 800f4ba:	4093      	lsls	r3, r2
 800f4bc:	608b      	str	r3, [r1, #8]
 800f4be:	4620      	mov	r0, r4
 800f4c0:	f000 fde2 	bl	8010088 <_Bfree>
 800f4c4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f4c6:	2200      	movs	r2, #0
 800f4c8:	601a      	str	r2, [r3, #0]
 800f4ca:	1e3b      	subs	r3, r7, #0
 800f4cc:	bfbb      	ittet	lt
 800f4ce:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800f4d2:	9301      	strlt	r3, [sp, #4]
 800f4d4:	2300      	movge	r3, #0
 800f4d6:	2201      	movlt	r2, #1
 800f4d8:	bfac      	ite	ge
 800f4da:	f8c8 3000 	strge.w	r3, [r8]
 800f4de:	f8c8 2000 	strlt.w	r2, [r8]
 800f4e2:	4baf      	ldr	r3, [pc, #700]	; (800f7a0 <_dtoa_r+0x320>)
 800f4e4:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800f4e8:	ea33 0308 	bics.w	r3, r3, r8
 800f4ec:	d114      	bne.n	800f518 <_dtoa_r+0x98>
 800f4ee:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800f4f0:	f242 730f 	movw	r3, #9999	; 0x270f
 800f4f4:	6013      	str	r3, [r2, #0]
 800f4f6:	9b00      	ldr	r3, [sp, #0]
 800f4f8:	b923      	cbnz	r3, 800f504 <_dtoa_r+0x84>
 800f4fa:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800f4fe:	2800      	cmp	r0, #0
 800f500:	f000 8542 	beq.w	800ff88 <_dtoa_r+0xb08>
 800f504:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f506:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800f7b4 <_dtoa_r+0x334>
 800f50a:	2b00      	cmp	r3, #0
 800f50c:	f000 8544 	beq.w	800ff98 <_dtoa_r+0xb18>
 800f510:	f10b 0303 	add.w	r3, fp, #3
 800f514:	f000 bd3e 	b.w	800ff94 <_dtoa_r+0xb14>
 800f518:	e9dd 6700 	ldrd	r6, r7, [sp]
 800f51c:	2200      	movs	r2, #0
 800f51e:	2300      	movs	r3, #0
 800f520:	4630      	mov	r0, r6
 800f522:	4639      	mov	r1, r7
 800f524:	f7f1 fa88 	bl	8000a38 <__aeabi_dcmpeq>
 800f528:	4681      	mov	r9, r0
 800f52a:	b168      	cbz	r0, 800f548 <_dtoa_r+0xc8>
 800f52c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800f52e:	2301      	movs	r3, #1
 800f530:	6013      	str	r3, [r2, #0]
 800f532:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f534:	2b00      	cmp	r3, #0
 800f536:	f000 8524 	beq.w	800ff82 <_dtoa_r+0xb02>
 800f53a:	4b9a      	ldr	r3, [pc, #616]	; (800f7a4 <_dtoa_r+0x324>)
 800f53c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800f53e:	f103 3bff 	add.w	fp, r3, #4294967295
 800f542:	6013      	str	r3, [r2, #0]
 800f544:	f000 bd28 	b.w	800ff98 <_dtoa_r+0xb18>
 800f548:	aa14      	add	r2, sp, #80	; 0x50
 800f54a:	a915      	add	r1, sp, #84	; 0x54
 800f54c:	ec47 6b10 	vmov	d0, r6, r7
 800f550:	4620      	mov	r0, r4
 800f552:	f000 fff2 	bl	801053a <__d2b>
 800f556:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800f55a:	9004      	str	r0, [sp, #16]
 800f55c:	2d00      	cmp	r5, #0
 800f55e:	d07c      	beq.n	800f65a <_dtoa_r+0x1da>
 800f560:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800f564:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 800f568:	46b2      	mov	sl, r6
 800f56a:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800f56e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800f572:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800f576:	2200      	movs	r2, #0
 800f578:	4b8b      	ldr	r3, [pc, #556]	; (800f7a8 <_dtoa_r+0x328>)
 800f57a:	4650      	mov	r0, sl
 800f57c:	4659      	mov	r1, fp
 800f57e:	f7f0 fe3b 	bl	80001f8 <__aeabi_dsub>
 800f582:	a381      	add	r3, pc, #516	; (adr r3, 800f788 <_dtoa_r+0x308>)
 800f584:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f588:	f7f0 ffee 	bl	8000568 <__aeabi_dmul>
 800f58c:	a380      	add	r3, pc, #512	; (adr r3, 800f790 <_dtoa_r+0x310>)
 800f58e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f592:	f7f0 fe33 	bl	80001fc <__adddf3>
 800f596:	4606      	mov	r6, r0
 800f598:	4628      	mov	r0, r5
 800f59a:	460f      	mov	r7, r1
 800f59c:	f7f0 ff7a 	bl	8000494 <__aeabi_i2d>
 800f5a0:	a37d      	add	r3, pc, #500	; (adr r3, 800f798 <_dtoa_r+0x318>)
 800f5a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f5a6:	f7f0 ffdf 	bl	8000568 <__aeabi_dmul>
 800f5aa:	4602      	mov	r2, r0
 800f5ac:	460b      	mov	r3, r1
 800f5ae:	4630      	mov	r0, r6
 800f5b0:	4639      	mov	r1, r7
 800f5b2:	f7f0 fe23 	bl	80001fc <__adddf3>
 800f5b6:	4606      	mov	r6, r0
 800f5b8:	460f      	mov	r7, r1
 800f5ba:	f7f1 fa85 	bl	8000ac8 <__aeabi_d2iz>
 800f5be:	2200      	movs	r2, #0
 800f5c0:	4682      	mov	sl, r0
 800f5c2:	2300      	movs	r3, #0
 800f5c4:	4630      	mov	r0, r6
 800f5c6:	4639      	mov	r1, r7
 800f5c8:	f7f1 fa40 	bl	8000a4c <__aeabi_dcmplt>
 800f5cc:	b148      	cbz	r0, 800f5e2 <_dtoa_r+0x162>
 800f5ce:	4650      	mov	r0, sl
 800f5d0:	f7f0 ff60 	bl	8000494 <__aeabi_i2d>
 800f5d4:	4632      	mov	r2, r6
 800f5d6:	463b      	mov	r3, r7
 800f5d8:	f7f1 fa2e 	bl	8000a38 <__aeabi_dcmpeq>
 800f5dc:	b908      	cbnz	r0, 800f5e2 <_dtoa_r+0x162>
 800f5de:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f5e2:	f1ba 0f16 	cmp.w	sl, #22
 800f5e6:	d859      	bhi.n	800f69c <_dtoa_r+0x21c>
 800f5e8:	4970      	ldr	r1, [pc, #448]	; (800f7ac <_dtoa_r+0x32c>)
 800f5ea:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800f5ee:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f5f2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f5f6:	f7f1 fa47 	bl	8000a88 <__aeabi_dcmpgt>
 800f5fa:	2800      	cmp	r0, #0
 800f5fc:	d050      	beq.n	800f6a0 <_dtoa_r+0x220>
 800f5fe:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f602:	2300      	movs	r3, #0
 800f604:	930f      	str	r3, [sp, #60]	; 0x3c
 800f606:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800f608:	1b5d      	subs	r5, r3, r5
 800f60a:	f1b5 0801 	subs.w	r8, r5, #1
 800f60e:	bf49      	itett	mi
 800f610:	f1c5 0301 	rsbmi	r3, r5, #1
 800f614:	2300      	movpl	r3, #0
 800f616:	9305      	strmi	r3, [sp, #20]
 800f618:	f04f 0800 	movmi.w	r8, #0
 800f61c:	bf58      	it	pl
 800f61e:	9305      	strpl	r3, [sp, #20]
 800f620:	f1ba 0f00 	cmp.w	sl, #0
 800f624:	db3e      	blt.n	800f6a4 <_dtoa_r+0x224>
 800f626:	2300      	movs	r3, #0
 800f628:	44d0      	add	r8, sl
 800f62a:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800f62e:	9307      	str	r3, [sp, #28]
 800f630:	9b06      	ldr	r3, [sp, #24]
 800f632:	2b09      	cmp	r3, #9
 800f634:	f200 8090 	bhi.w	800f758 <_dtoa_r+0x2d8>
 800f638:	2b05      	cmp	r3, #5
 800f63a:	bfc4      	itt	gt
 800f63c:	3b04      	subgt	r3, #4
 800f63e:	9306      	strgt	r3, [sp, #24]
 800f640:	9b06      	ldr	r3, [sp, #24]
 800f642:	f1a3 0302 	sub.w	r3, r3, #2
 800f646:	bfcc      	ite	gt
 800f648:	2500      	movgt	r5, #0
 800f64a:	2501      	movle	r5, #1
 800f64c:	2b03      	cmp	r3, #3
 800f64e:	f200 808f 	bhi.w	800f770 <_dtoa_r+0x2f0>
 800f652:	e8df f003 	tbb	[pc, r3]
 800f656:	7f7d      	.short	0x7f7d
 800f658:	7131      	.short	0x7131
 800f65a:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800f65e:	441d      	add	r5, r3
 800f660:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800f664:	2820      	cmp	r0, #32
 800f666:	dd13      	ble.n	800f690 <_dtoa_r+0x210>
 800f668:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800f66c:	9b00      	ldr	r3, [sp, #0]
 800f66e:	fa08 f800 	lsl.w	r8, r8, r0
 800f672:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800f676:	fa23 f000 	lsr.w	r0, r3, r0
 800f67a:	ea48 0000 	orr.w	r0, r8, r0
 800f67e:	f7f0 fef9 	bl	8000474 <__aeabi_ui2d>
 800f682:	2301      	movs	r3, #1
 800f684:	4682      	mov	sl, r0
 800f686:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800f68a:	3d01      	subs	r5, #1
 800f68c:	9313      	str	r3, [sp, #76]	; 0x4c
 800f68e:	e772      	b.n	800f576 <_dtoa_r+0xf6>
 800f690:	9b00      	ldr	r3, [sp, #0]
 800f692:	f1c0 0020 	rsb	r0, r0, #32
 800f696:	fa03 f000 	lsl.w	r0, r3, r0
 800f69a:	e7f0      	b.n	800f67e <_dtoa_r+0x1fe>
 800f69c:	2301      	movs	r3, #1
 800f69e:	e7b1      	b.n	800f604 <_dtoa_r+0x184>
 800f6a0:	900f      	str	r0, [sp, #60]	; 0x3c
 800f6a2:	e7b0      	b.n	800f606 <_dtoa_r+0x186>
 800f6a4:	9b05      	ldr	r3, [sp, #20]
 800f6a6:	eba3 030a 	sub.w	r3, r3, sl
 800f6aa:	9305      	str	r3, [sp, #20]
 800f6ac:	f1ca 0300 	rsb	r3, sl, #0
 800f6b0:	9307      	str	r3, [sp, #28]
 800f6b2:	2300      	movs	r3, #0
 800f6b4:	930e      	str	r3, [sp, #56]	; 0x38
 800f6b6:	e7bb      	b.n	800f630 <_dtoa_r+0x1b0>
 800f6b8:	2301      	movs	r3, #1
 800f6ba:	930a      	str	r3, [sp, #40]	; 0x28
 800f6bc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f6be:	2b00      	cmp	r3, #0
 800f6c0:	dd59      	ble.n	800f776 <_dtoa_r+0x2f6>
 800f6c2:	9302      	str	r3, [sp, #8]
 800f6c4:	4699      	mov	r9, r3
 800f6c6:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800f6c8:	2200      	movs	r2, #0
 800f6ca:	6072      	str	r2, [r6, #4]
 800f6cc:	2204      	movs	r2, #4
 800f6ce:	f102 0014 	add.w	r0, r2, #20
 800f6d2:	4298      	cmp	r0, r3
 800f6d4:	6871      	ldr	r1, [r6, #4]
 800f6d6:	d953      	bls.n	800f780 <_dtoa_r+0x300>
 800f6d8:	4620      	mov	r0, r4
 800f6da:	f000 fca1 	bl	8010020 <_Balloc>
 800f6de:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f6e0:	6030      	str	r0, [r6, #0]
 800f6e2:	f1b9 0f0e 	cmp.w	r9, #14
 800f6e6:	f8d3 b000 	ldr.w	fp, [r3]
 800f6ea:	f200 80e6 	bhi.w	800f8ba <_dtoa_r+0x43a>
 800f6ee:	2d00      	cmp	r5, #0
 800f6f0:	f000 80e3 	beq.w	800f8ba <_dtoa_r+0x43a>
 800f6f4:	ed9d 7b00 	vldr	d7, [sp]
 800f6f8:	f1ba 0f00 	cmp.w	sl, #0
 800f6fc:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800f700:	dd74      	ble.n	800f7ec <_dtoa_r+0x36c>
 800f702:	4a2a      	ldr	r2, [pc, #168]	; (800f7ac <_dtoa_r+0x32c>)
 800f704:	f00a 030f 	and.w	r3, sl, #15
 800f708:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800f70c:	ed93 7b00 	vldr	d7, [r3]
 800f710:	ea4f 162a 	mov.w	r6, sl, asr #4
 800f714:	06f0      	lsls	r0, r6, #27
 800f716:	ed8d 7b08 	vstr	d7, [sp, #32]
 800f71a:	d565      	bpl.n	800f7e8 <_dtoa_r+0x368>
 800f71c:	4b24      	ldr	r3, [pc, #144]	; (800f7b0 <_dtoa_r+0x330>)
 800f71e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800f722:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800f726:	f7f1 f849 	bl	80007bc <__aeabi_ddiv>
 800f72a:	e9cd 0100 	strd	r0, r1, [sp]
 800f72e:	f006 060f 	and.w	r6, r6, #15
 800f732:	2503      	movs	r5, #3
 800f734:	4f1e      	ldr	r7, [pc, #120]	; (800f7b0 <_dtoa_r+0x330>)
 800f736:	e04c      	b.n	800f7d2 <_dtoa_r+0x352>
 800f738:	2301      	movs	r3, #1
 800f73a:	930a      	str	r3, [sp, #40]	; 0x28
 800f73c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f73e:	4453      	add	r3, sl
 800f740:	f103 0901 	add.w	r9, r3, #1
 800f744:	9302      	str	r3, [sp, #8]
 800f746:	464b      	mov	r3, r9
 800f748:	2b01      	cmp	r3, #1
 800f74a:	bfb8      	it	lt
 800f74c:	2301      	movlt	r3, #1
 800f74e:	e7ba      	b.n	800f6c6 <_dtoa_r+0x246>
 800f750:	2300      	movs	r3, #0
 800f752:	e7b2      	b.n	800f6ba <_dtoa_r+0x23a>
 800f754:	2300      	movs	r3, #0
 800f756:	e7f0      	b.n	800f73a <_dtoa_r+0x2ba>
 800f758:	2501      	movs	r5, #1
 800f75a:	2300      	movs	r3, #0
 800f75c:	9306      	str	r3, [sp, #24]
 800f75e:	950a      	str	r5, [sp, #40]	; 0x28
 800f760:	f04f 33ff 	mov.w	r3, #4294967295
 800f764:	9302      	str	r3, [sp, #8]
 800f766:	4699      	mov	r9, r3
 800f768:	2200      	movs	r2, #0
 800f76a:	2312      	movs	r3, #18
 800f76c:	920b      	str	r2, [sp, #44]	; 0x2c
 800f76e:	e7aa      	b.n	800f6c6 <_dtoa_r+0x246>
 800f770:	2301      	movs	r3, #1
 800f772:	930a      	str	r3, [sp, #40]	; 0x28
 800f774:	e7f4      	b.n	800f760 <_dtoa_r+0x2e0>
 800f776:	2301      	movs	r3, #1
 800f778:	9302      	str	r3, [sp, #8]
 800f77a:	4699      	mov	r9, r3
 800f77c:	461a      	mov	r2, r3
 800f77e:	e7f5      	b.n	800f76c <_dtoa_r+0x2ec>
 800f780:	3101      	adds	r1, #1
 800f782:	6071      	str	r1, [r6, #4]
 800f784:	0052      	lsls	r2, r2, #1
 800f786:	e7a2      	b.n	800f6ce <_dtoa_r+0x24e>
 800f788:	636f4361 	.word	0x636f4361
 800f78c:	3fd287a7 	.word	0x3fd287a7
 800f790:	8b60c8b3 	.word	0x8b60c8b3
 800f794:	3fc68a28 	.word	0x3fc68a28
 800f798:	509f79fb 	.word	0x509f79fb
 800f79c:	3fd34413 	.word	0x3fd34413
 800f7a0:	7ff00000 	.word	0x7ff00000
 800f7a4:	08011db9 	.word	0x08011db9
 800f7a8:	3ff80000 	.word	0x3ff80000
 800f7ac:	08011df0 	.word	0x08011df0
 800f7b0:	08011dc8 	.word	0x08011dc8
 800f7b4:	08011dc3 	.word	0x08011dc3
 800f7b8:	07f1      	lsls	r1, r6, #31
 800f7ba:	d508      	bpl.n	800f7ce <_dtoa_r+0x34e>
 800f7bc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800f7c0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f7c4:	f7f0 fed0 	bl	8000568 <__aeabi_dmul>
 800f7c8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800f7cc:	3501      	adds	r5, #1
 800f7ce:	1076      	asrs	r6, r6, #1
 800f7d0:	3708      	adds	r7, #8
 800f7d2:	2e00      	cmp	r6, #0
 800f7d4:	d1f0      	bne.n	800f7b8 <_dtoa_r+0x338>
 800f7d6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800f7da:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f7de:	f7f0 ffed 	bl	80007bc <__aeabi_ddiv>
 800f7e2:	e9cd 0100 	strd	r0, r1, [sp]
 800f7e6:	e01a      	b.n	800f81e <_dtoa_r+0x39e>
 800f7e8:	2502      	movs	r5, #2
 800f7ea:	e7a3      	b.n	800f734 <_dtoa_r+0x2b4>
 800f7ec:	f000 80a0 	beq.w	800f930 <_dtoa_r+0x4b0>
 800f7f0:	f1ca 0600 	rsb	r6, sl, #0
 800f7f4:	4b9f      	ldr	r3, [pc, #636]	; (800fa74 <_dtoa_r+0x5f4>)
 800f7f6:	4fa0      	ldr	r7, [pc, #640]	; (800fa78 <_dtoa_r+0x5f8>)
 800f7f8:	f006 020f 	and.w	r2, r6, #15
 800f7fc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f800:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f804:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800f808:	f7f0 feae 	bl	8000568 <__aeabi_dmul>
 800f80c:	e9cd 0100 	strd	r0, r1, [sp]
 800f810:	1136      	asrs	r6, r6, #4
 800f812:	2300      	movs	r3, #0
 800f814:	2502      	movs	r5, #2
 800f816:	2e00      	cmp	r6, #0
 800f818:	d17f      	bne.n	800f91a <_dtoa_r+0x49a>
 800f81a:	2b00      	cmp	r3, #0
 800f81c:	d1e1      	bne.n	800f7e2 <_dtoa_r+0x362>
 800f81e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f820:	2b00      	cmp	r3, #0
 800f822:	f000 8087 	beq.w	800f934 <_dtoa_r+0x4b4>
 800f826:	e9dd 6700 	ldrd	r6, r7, [sp]
 800f82a:	2200      	movs	r2, #0
 800f82c:	4b93      	ldr	r3, [pc, #588]	; (800fa7c <_dtoa_r+0x5fc>)
 800f82e:	4630      	mov	r0, r6
 800f830:	4639      	mov	r1, r7
 800f832:	f7f1 f90b 	bl	8000a4c <__aeabi_dcmplt>
 800f836:	2800      	cmp	r0, #0
 800f838:	d07c      	beq.n	800f934 <_dtoa_r+0x4b4>
 800f83a:	f1b9 0f00 	cmp.w	r9, #0
 800f83e:	d079      	beq.n	800f934 <_dtoa_r+0x4b4>
 800f840:	9b02      	ldr	r3, [sp, #8]
 800f842:	2b00      	cmp	r3, #0
 800f844:	dd35      	ble.n	800f8b2 <_dtoa_r+0x432>
 800f846:	f10a 33ff 	add.w	r3, sl, #4294967295
 800f84a:	9308      	str	r3, [sp, #32]
 800f84c:	4639      	mov	r1, r7
 800f84e:	2200      	movs	r2, #0
 800f850:	4b8b      	ldr	r3, [pc, #556]	; (800fa80 <_dtoa_r+0x600>)
 800f852:	4630      	mov	r0, r6
 800f854:	f7f0 fe88 	bl	8000568 <__aeabi_dmul>
 800f858:	e9cd 0100 	strd	r0, r1, [sp]
 800f85c:	9f02      	ldr	r7, [sp, #8]
 800f85e:	3501      	adds	r5, #1
 800f860:	4628      	mov	r0, r5
 800f862:	f7f0 fe17 	bl	8000494 <__aeabi_i2d>
 800f866:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f86a:	f7f0 fe7d 	bl	8000568 <__aeabi_dmul>
 800f86e:	2200      	movs	r2, #0
 800f870:	4b84      	ldr	r3, [pc, #528]	; (800fa84 <_dtoa_r+0x604>)
 800f872:	f7f0 fcc3 	bl	80001fc <__adddf3>
 800f876:	4605      	mov	r5, r0
 800f878:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800f87c:	2f00      	cmp	r7, #0
 800f87e:	d15d      	bne.n	800f93c <_dtoa_r+0x4bc>
 800f880:	2200      	movs	r2, #0
 800f882:	4b81      	ldr	r3, [pc, #516]	; (800fa88 <_dtoa_r+0x608>)
 800f884:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f888:	f7f0 fcb6 	bl	80001f8 <__aeabi_dsub>
 800f88c:	462a      	mov	r2, r5
 800f88e:	4633      	mov	r3, r6
 800f890:	e9cd 0100 	strd	r0, r1, [sp]
 800f894:	f7f1 f8f8 	bl	8000a88 <__aeabi_dcmpgt>
 800f898:	2800      	cmp	r0, #0
 800f89a:	f040 8288 	bne.w	800fdae <_dtoa_r+0x92e>
 800f89e:	462a      	mov	r2, r5
 800f8a0:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800f8a4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f8a8:	f7f1 f8d0 	bl	8000a4c <__aeabi_dcmplt>
 800f8ac:	2800      	cmp	r0, #0
 800f8ae:	f040 827c 	bne.w	800fdaa <_dtoa_r+0x92a>
 800f8b2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800f8b6:	e9cd 2300 	strd	r2, r3, [sp]
 800f8ba:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800f8bc:	2b00      	cmp	r3, #0
 800f8be:	f2c0 8150 	blt.w	800fb62 <_dtoa_r+0x6e2>
 800f8c2:	f1ba 0f0e 	cmp.w	sl, #14
 800f8c6:	f300 814c 	bgt.w	800fb62 <_dtoa_r+0x6e2>
 800f8ca:	4b6a      	ldr	r3, [pc, #424]	; (800fa74 <_dtoa_r+0x5f4>)
 800f8cc:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800f8d0:	ed93 7b00 	vldr	d7, [r3]
 800f8d4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f8d6:	2b00      	cmp	r3, #0
 800f8d8:	ed8d 7b02 	vstr	d7, [sp, #8]
 800f8dc:	f280 80d8 	bge.w	800fa90 <_dtoa_r+0x610>
 800f8e0:	f1b9 0f00 	cmp.w	r9, #0
 800f8e4:	f300 80d4 	bgt.w	800fa90 <_dtoa_r+0x610>
 800f8e8:	f040 825e 	bne.w	800fda8 <_dtoa_r+0x928>
 800f8ec:	2200      	movs	r2, #0
 800f8ee:	4b66      	ldr	r3, [pc, #408]	; (800fa88 <_dtoa_r+0x608>)
 800f8f0:	ec51 0b17 	vmov	r0, r1, d7
 800f8f4:	f7f0 fe38 	bl	8000568 <__aeabi_dmul>
 800f8f8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f8fc:	f7f1 f8ba 	bl	8000a74 <__aeabi_dcmpge>
 800f900:	464f      	mov	r7, r9
 800f902:	464e      	mov	r6, r9
 800f904:	2800      	cmp	r0, #0
 800f906:	f040 8234 	bne.w	800fd72 <_dtoa_r+0x8f2>
 800f90a:	2331      	movs	r3, #49	; 0x31
 800f90c:	f10b 0501 	add.w	r5, fp, #1
 800f910:	f88b 3000 	strb.w	r3, [fp]
 800f914:	f10a 0a01 	add.w	sl, sl, #1
 800f918:	e22f      	b.n	800fd7a <_dtoa_r+0x8fa>
 800f91a:	07f2      	lsls	r2, r6, #31
 800f91c:	d505      	bpl.n	800f92a <_dtoa_r+0x4aa>
 800f91e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f922:	f7f0 fe21 	bl	8000568 <__aeabi_dmul>
 800f926:	3501      	adds	r5, #1
 800f928:	2301      	movs	r3, #1
 800f92a:	1076      	asrs	r6, r6, #1
 800f92c:	3708      	adds	r7, #8
 800f92e:	e772      	b.n	800f816 <_dtoa_r+0x396>
 800f930:	2502      	movs	r5, #2
 800f932:	e774      	b.n	800f81e <_dtoa_r+0x39e>
 800f934:	f8cd a020 	str.w	sl, [sp, #32]
 800f938:	464f      	mov	r7, r9
 800f93a:	e791      	b.n	800f860 <_dtoa_r+0x3e0>
 800f93c:	4b4d      	ldr	r3, [pc, #308]	; (800fa74 <_dtoa_r+0x5f4>)
 800f93e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800f942:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800f946:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f948:	2b00      	cmp	r3, #0
 800f94a:	d047      	beq.n	800f9dc <_dtoa_r+0x55c>
 800f94c:	4602      	mov	r2, r0
 800f94e:	460b      	mov	r3, r1
 800f950:	2000      	movs	r0, #0
 800f952:	494e      	ldr	r1, [pc, #312]	; (800fa8c <_dtoa_r+0x60c>)
 800f954:	f7f0 ff32 	bl	80007bc <__aeabi_ddiv>
 800f958:	462a      	mov	r2, r5
 800f95a:	4633      	mov	r3, r6
 800f95c:	f7f0 fc4c 	bl	80001f8 <__aeabi_dsub>
 800f960:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800f964:	465d      	mov	r5, fp
 800f966:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f96a:	f7f1 f8ad 	bl	8000ac8 <__aeabi_d2iz>
 800f96e:	4606      	mov	r6, r0
 800f970:	f7f0 fd90 	bl	8000494 <__aeabi_i2d>
 800f974:	4602      	mov	r2, r0
 800f976:	460b      	mov	r3, r1
 800f978:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f97c:	f7f0 fc3c 	bl	80001f8 <__aeabi_dsub>
 800f980:	3630      	adds	r6, #48	; 0x30
 800f982:	f805 6b01 	strb.w	r6, [r5], #1
 800f986:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800f98a:	e9cd 0100 	strd	r0, r1, [sp]
 800f98e:	f7f1 f85d 	bl	8000a4c <__aeabi_dcmplt>
 800f992:	2800      	cmp	r0, #0
 800f994:	d163      	bne.n	800fa5e <_dtoa_r+0x5de>
 800f996:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f99a:	2000      	movs	r0, #0
 800f99c:	4937      	ldr	r1, [pc, #220]	; (800fa7c <_dtoa_r+0x5fc>)
 800f99e:	f7f0 fc2b 	bl	80001f8 <__aeabi_dsub>
 800f9a2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800f9a6:	f7f1 f851 	bl	8000a4c <__aeabi_dcmplt>
 800f9aa:	2800      	cmp	r0, #0
 800f9ac:	f040 80b7 	bne.w	800fb1e <_dtoa_r+0x69e>
 800f9b0:	eba5 030b 	sub.w	r3, r5, fp
 800f9b4:	429f      	cmp	r7, r3
 800f9b6:	f77f af7c 	ble.w	800f8b2 <_dtoa_r+0x432>
 800f9ba:	2200      	movs	r2, #0
 800f9bc:	4b30      	ldr	r3, [pc, #192]	; (800fa80 <_dtoa_r+0x600>)
 800f9be:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800f9c2:	f7f0 fdd1 	bl	8000568 <__aeabi_dmul>
 800f9c6:	2200      	movs	r2, #0
 800f9c8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800f9cc:	4b2c      	ldr	r3, [pc, #176]	; (800fa80 <_dtoa_r+0x600>)
 800f9ce:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f9d2:	f7f0 fdc9 	bl	8000568 <__aeabi_dmul>
 800f9d6:	e9cd 0100 	strd	r0, r1, [sp]
 800f9da:	e7c4      	b.n	800f966 <_dtoa_r+0x4e6>
 800f9dc:	462a      	mov	r2, r5
 800f9de:	4633      	mov	r3, r6
 800f9e0:	f7f0 fdc2 	bl	8000568 <__aeabi_dmul>
 800f9e4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800f9e8:	eb0b 0507 	add.w	r5, fp, r7
 800f9ec:	465e      	mov	r6, fp
 800f9ee:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f9f2:	f7f1 f869 	bl	8000ac8 <__aeabi_d2iz>
 800f9f6:	4607      	mov	r7, r0
 800f9f8:	f7f0 fd4c 	bl	8000494 <__aeabi_i2d>
 800f9fc:	3730      	adds	r7, #48	; 0x30
 800f9fe:	4602      	mov	r2, r0
 800fa00:	460b      	mov	r3, r1
 800fa02:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fa06:	f7f0 fbf7 	bl	80001f8 <__aeabi_dsub>
 800fa0a:	f806 7b01 	strb.w	r7, [r6], #1
 800fa0e:	42ae      	cmp	r6, r5
 800fa10:	e9cd 0100 	strd	r0, r1, [sp]
 800fa14:	f04f 0200 	mov.w	r2, #0
 800fa18:	d126      	bne.n	800fa68 <_dtoa_r+0x5e8>
 800fa1a:	4b1c      	ldr	r3, [pc, #112]	; (800fa8c <_dtoa_r+0x60c>)
 800fa1c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800fa20:	f7f0 fbec 	bl	80001fc <__adddf3>
 800fa24:	4602      	mov	r2, r0
 800fa26:	460b      	mov	r3, r1
 800fa28:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fa2c:	f7f1 f82c 	bl	8000a88 <__aeabi_dcmpgt>
 800fa30:	2800      	cmp	r0, #0
 800fa32:	d174      	bne.n	800fb1e <_dtoa_r+0x69e>
 800fa34:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800fa38:	2000      	movs	r0, #0
 800fa3a:	4914      	ldr	r1, [pc, #80]	; (800fa8c <_dtoa_r+0x60c>)
 800fa3c:	f7f0 fbdc 	bl	80001f8 <__aeabi_dsub>
 800fa40:	4602      	mov	r2, r0
 800fa42:	460b      	mov	r3, r1
 800fa44:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fa48:	f7f1 f800 	bl	8000a4c <__aeabi_dcmplt>
 800fa4c:	2800      	cmp	r0, #0
 800fa4e:	f43f af30 	beq.w	800f8b2 <_dtoa_r+0x432>
 800fa52:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800fa56:	2b30      	cmp	r3, #48	; 0x30
 800fa58:	f105 32ff 	add.w	r2, r5, #4294967295
 800fa5c:	d002      	beq.n	800fa64 <_dtoa_r+0x5e4>
 800fa5e:	f8dd a020 	ldr.w	sl, [sp, #32]
 800fa62:	e04a      	b.n	800fafa <_dtoa_r+0x67a>
 800fa64:	4615      	mov	r5, r2
 800fa66:	e7f4      	b.n	800fa52 <_dtoa_r+0x5d2>
 800fa68:	4b05      	ldr	r3, [pc, #20]	; (800fa80 <_dtoa_r+0x600>)
 800fa6a:	f7f0 fd7d 	bl	8000568 <__aeabi_dmul>
 800fa6e:	e9cd 0100 	strd	r0, r1, [sp]
 800fa72:	e7bc      	b.n	800f9ee <_dtoa_r+0x56e>
 800fa74:	08011df0 	.word	0x08011df0
 800fa78:	08011dc8 	.word	0x08011dc8
 800fa7c:	3ff00000 	.word	0x3ff00000
 800fa80:	40240000 	.word	0x40240000
 800fa84:	401c0000 	.word	0x401c0000
 800fa88:	40140000 	.word	0x40140000
 800fa8c:	3fe00000 	.word	0x3fe00000
 800fa90:	e9dd 6700 	ldrd	r6, r7, [sp]
 800fa94:	465d      	mov	r5, fp
 800fa96:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800fa9a:	4630      	mov	r0, r6
 800fa9c:	4639      	mov	r1, r7
 800fa9e:	f7f0 fe8d 	bl	80007bc <__aeabi_ddiv>
 800faa2:	f7f1 f811 	bl	8000ac8 <__aeabi_d2iz>
 800faa6:	4680      	mov	r8, r0
 800faa8:	f7f0 fcf4 	bl	8000494 <__aeabi_i2d>
 800faac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800fab0:	f7f0 fd5a 	bl	8000568 <__aeabi_dmul>
 800fab4:	4602      	mov	r2, r0
 800fab6:	460b      	mov	r3, r1
 800fab8:	4630      	mov	r0, r6
 800faba:	4639      	mov	r1, r7
 800fabc:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800fac0:	f7f0 fb9a 	bl	80001f8 <__aeabi_dsub>
 800fac4:	f805 6b01 	strb.w	r6, [r5], #1
 800fac8:	eba5 060b 	sub.w	r6, r5, fp
 800facc:	45b1      	cmp	r9, r6
 800face:	4602      	mov	r2, r0
 800fad0:	460b      	mov	r3, r1
 800fad2:	d139      	bne.n	800fb48 <_dtoa_r+0x6c8>
 800fad4:	f7f0 fb92 	bl	80001fc <__adddf3>
 800fad8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800fadc:	4606      	mov	r6, r0
 800fade:	460f      	mov	r7, r1
 800fae0:	f7f0 ffd2 	bl	8000a88 <__aeabi_dcmpgt>
 800fae4:	b9c8      	cbnz	r0, 800fb1a <_dtoa_r+0x69a>
 800fae6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800faea:	4630      	mov	r0, r6
 800faec:	4639      	mov	r1, r7
 800faee:	f7f0 ffa3 	bl	8000a38 <__aeabi_dcmpeq>
 800faf2:	b110      	cbz	r0, 800fafa <_dtoa_r+0x67a>
 800faf4:	f018 0f01 	tst.w	r8, #1
 800faf8:	d10f      	bne.n	800fb1a <_dtoa_r+0x69a>
 800fafa:	9904      	ldr	r1, [sp, #16]
 800fafc:	4620      	mov	r0, r4
 800fafe:	f000 fac3 	bl	8010088 <_Bfree>
 800fb02:	2300      	movs	r3, #0
 800fb04:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800fb06:	702b      	strb	r3, [r5, #0]
 800fb08:	f10a 0301 	add.w	r3, sl, #1
 800fb0c:	6013      	str	r3, [r2, #0]
 800fb0e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800fb10:	2b00      	cmp	r3, #0
 800fb12:	f000 8241 	beq.w	800ff98 <_dtoa_r+0xb18>
 800fb16:	601d      	str	r5, [r3, #0]
 800fb18:	e23e      	b.n	800ff98 <_dtoa_r+0xb18>
 800fb1a:	f8cd a020 	str.w	sl, [sp, #32]
 800fb1e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800fb22:	2a39      	cmp	r2, #57	; 0x39
 800fb24:	f105 33ff 	add.w	r3, r5, #4294967295
 800fb28:	d108      	bne.n	800fb3c <_dtoa_r+0x6bc>
 800fb2a:	459b      	cmp	fp, r3
 800fb2c:	d10a      	bne.n	800fb44 <_dtoa_r+0x6c4>
 800fb2e:	9b08      	ldr	r3, [sp, #32]
 800fb30:	3301      	adds	r3, #1
 800fb32:	9308      	str	r3, [sp, #32]
 800fb34:	2330      	movs	r3, #48	; 0x30
 800fb36:	f88b 3000 	strb.w	r3, [fp]
 800fb3a:	465b      	mov	r3, fp
 800fb3c:	781a      	ldrb	r2, [r3, #0]
 800fb3e:	3201      	adds	r2, #1
 800fb40:	701a      	strb	r2, [r3, #0]
 800fb42:	e78c      	b.n	800fa5e <_dtoa_r+0x5de>
 800fb44:	461d      	mov	r5, r3
 800fb46:	e7ea      	b.n	800fb1e <_dtoa_r+0x69e>
 800fb48:	2200      	movs	r2, #0
 800fb4a:	4b9b      	ldr	r3, [pc, #620]	; (800fdb8 <_dtoa_r+0x938>)
 800fb4c:	f7f0 fd0c 	bl	8000568 <__aeabi_dmul>
 800fb50:	2200      	movs	r2, #0
 800fb52:	2300      	movs	r3, #0
 800fb54:	4606      	mov	r6, r0
 800fb56:	460f      	mov	r7, r1
 800fb58:	f7f0 ff6e 	bl	8000a38 <__aeabi_dcmpeq>
 800fb5c:	2800      	cmp	r0, #0
 800fb5e:	d09a      	beq.n	800fa96 <_dtoa_r+0x616>
 800fb60:	e7cb      	b.n	800fafa <_dtoa_r+0x67a>
 800fb62:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800fb64:	2a00      	cmp	r2, #0
 800fb66:	f000 808b 	beq.w	800fc80 <_dtoa_r+0x800>
 800fb6a:	9a06      	ldr	r2, [sp, #24]
 800fb6c:	2a01      	cmp	r2, #1
 800fb6e:	dc6e      	bgt.n	800fc4e <_dtoa_r+0x7ce>
 800fb70:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800fb72:	2a00      	cmp	r2, #0
 800fb74:	d067      	beq.n	800fc46 <_dtoa_r+0x7c6>
 800fb76:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800fb7a:	9f07      	ldr	r7, [sp, #28]
 800fb7c:	9d05      	ldr	r5, [sp, #20]
 800fb7e:	9a05      	ldr	r2, [sp, #20]
 800fb80:	2101      	movs	r1, #1
 800fb82:	441a      	add	r2, r3
 800fb84:	4620      	mov	r0, r4
 800fb86:	9205      	str	r2, [sp, #20]
 800fb88:	4498      	add	r8, r3
 800fb8a:	f000 fb1d 	bl	80101c8 <__i2b>
 800fb8e:	4606      	mov	r6, r0
 800fb90:	2d00      	cmp	r5, #0
 800fb92:	dd0c      	ble.n	800fbae <_dtoa_r+0x72e>
 800fb94:	f1b8 0f00 	cmp.w	r8, #0
 800fb98:	dd09      	ble.n	800fbae <_dtoa_r+0x72e>
 800fb9a:	4545      	cmp	r5, r8
 800fb9c:	9a05      	ldr	r2, [sp, #20]
 800fb9e:	462b      	mov	r3, r5
 800fba0:	bfa8      	it	ge
 800fba2:	4643      	movge	r3, r8
 800fba4:	1ad2      	subs	r2, r2, r3
 800fba6:	9205      	str	r2, [sp, #20]
 800fba8:	1aed      	subs	r5, r5, r3
 800fbaa:	eba8 0803 	sub.w	r8, r8, r3
 800fbae:	9b07      	ldr	r3, [sp, #28]
 800fbb0:	b1eb      	cbz	r3, 800fbee <_dtoa_r+0x76e>
 800fbb2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fbb4:	2b00      	cmp	r3, #0
 800fbb6:	d067      	beq.n	800fc88 <_dtoa_r+0x808>
 800fbb8:	b18f      	cbz	r7, 800fbde <_dtoa_r+0x75e>
 800fbba:	4631      	mov	r1, r6
 800fbbc:	463a      	mov	r2, r7
 800fbbe:	4620      	mov	r0, r4
 800fbc0:	f000 fba2 	bl	8010308 <__pow5mult>
 800fbc4:	9a04      	ldr	r2, [sp, #16]
 800fbc6:	4601      	mov	r1, r0
 800fbc8:	4606      	mov	r6, r0
 800fbca:	4620      	mov	r0, r4
 800fbcc:	f000 fb05 	bl	80101da <__multiply>
 800fbd0:	9904      	ldr	r1, [sp, #16]
 800fbd2:	9008      	str	r0, [sp, #32]
 800fbd4:	4620      	mov	r0, r4
 800fbd6:	f000 fa57 	bl	8010088 <_Bfree>
 800fbda:	9b08      	ldr	r3, [sp, #32]
 800fbdc:	9304      	str	r3, [sp, #16]
 800fbde:	9b07      	ldr	r3, [sp, #28]
 800fbe0:	1bda      	subs	r2, r3, r7
 800fbe2:	d004      	beq.n	800fbee <_dtoa_r+0x76e>
 800fbe4:	9904      	ldr	r1, [sp, #16]
 800fbe6:	4620      	mov	r0, r4
 800fbe8:	f000 fb8e 	bl	8010308 <__pow5mult>
 800fbec:	9004      	str	r0, [sp, #16]
 800fbee:	2101      	movs	r1, #1
 800fbf0:	4620      	mov	r0, r4
 800fbf2:	f000 fae9 	bl	80101c8 <__i2b>
 800fbf6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800fbf8:	4607      	mov	r7, r0
 800fbfa:	2b00      	cmp	r3, #0
 800fbfc:	f000 81d0 	beq.w	800ffa0 <_dtoa_r+0xb20>
 800fc00:	461a      	mov	r2, r3
 800fc02:	4601      	mov	r1, r0
 800fc04:	4620      	mov	r0, r4
 800fc06:	f000 fb7f 	bl	8010308 <__pow5mult>
 800fc0a:	9b06      	ldr	r3, [sp, #24]
 800fc0c:	2b01      	cmp	r3, #1
 800fc0e:	4607      	mov	r7, r0
 800fc10:	dc40      	bgt.n	800fc94 <_dtoa_r+0x814>
 800fc12:	9b00      	ldr	r3, [sp, #0]
 800fc14:	2b00      	cmp	r3, #0
 800fc16:	d139      	bne.n	800fc8c <_dtoa_r+0x80c>
 800fc18:	9b01      	ldr	r3, [sp, #4]
 800fc1a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800fc1e:	2b00      	cmp	r3, #0
 800fc20:	d136      	bne.n	800fc90 <_dtoa_r+0x810>
 800fc22:	9b01      	ldr	r3, [sp, #4]
 800fc24:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800fc28:	0d1b      	lsrs	r3, r3, #20
 800fc2a:	051b      	lsls	r3, r3, #20
 800fc2c:	b12b      	cbz	r3, 800fc3a <_dtoa_r+0x7ba>
 800fc2e:	9b05      	ldr	r3, [sp, #20]
 800fc30:	3301      	adds	r3, #1
 800fc32:	9305      	str	r3, [sp, #20]
 800fc34:	f108 0801 	add.w	r8, r8, #1
 800fc38:	2301      	movs	r3, #1
 800fc3a:	9307      	str	r3, [sp, #28]
 800fc3c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800fc3e:	2b00      	cmp	r3, #0
 800fc40:	d12a      	bne.n	800fc98 <_dtoa_r+0x818>
 800fc42:	2001      	movs	r0, #1
 800fc44:	e030      	b.n	800fca8 <_dtoa_r+0x828>
 800fc46:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800fc48:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800fc4c:	e795      	b.n	800fb7a <_dtoa_r+0x6fa>
 800fc4e:	9b07      	ldr	r3, [sp, #28]
 800fc50:	f109 37ff 	add.w	r7, r9, #4294967295
 800fc54:	42bb      	cmp	r3, r7
 800fc56:	bfbf      	itttt	lt
 800fc58:	9b07      	ldrlt	r3, [sp, #28]
 800fc5a:	9707      	strlt	r7, [sp, #28]
 800fc5c:	1afa      	sublt	r2, r7, r3
 800fc5e:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800fc60:	bfbb      	ittet	lt
 800fc62:	189b      	addlt	r3, r3, r2
 800fc64:	930e      	strlt	r3, [sp, #56]	; 0x38
 800fc66:	1bdf      	subge	r7, r3, r7
 800fc68:	2700      	movlt	r7, #0
 800fc6a:	f1b9 0f00 	cmp.w	r9, #0
 800fc6e:	bfb5      	itete	lt
 800fc70:	9b05      	ldrlt	r3, [sp, #20]
 800fc72:	9d05      	ldrge	r5, [sp, #20]
 800fc74:	eba3 0509 	sublt.w	r5, r3, r9
 800fc78:	464b      	movge	r3, r9
 800fc7a:	bfb8      	it	lt
 800fc7c:	2300      	movlt	r3, #0
 800fc7e:	e77e      	b.n	800fb7e <_dtoa_r+0x6fe>
 800fc80:	9f07      	ldr	r7, [sp, #28]
 800fc82:	9d05      	ldr	r5, [sp, #20]
 800fc84:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800fc86:	e783      	b.n	800fb90 <_dtoa_r+0x710>
 800fc88:	9a07      	ldr	r2, [sp, #28]
 800fc8a:	e7ab      	b.n	800fbe4 <_dtoa_r+0x764>
 800fc8c:	2300      	movs	r3, #0
 800fc8e:	e7d4      	b.n	800fc3a <_dtoa_r+0x7ba>
 800fc90:	9b00      	ldr	r3, [sp, #0]
 800fc92:	e7d2      	b.n	800fc3a <_dtoa_r+0x7ba>
 800fc94:	2300      	movs	r3, #0
 800fc96:	9307      	str	r3, [sp, #28]
 800fc98:	693b      	ldr	r3, [r7, #16]
 800fc9a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800fc9e:	6918      	ldr	r0, [r3, #16]
 800fca0:	f000 fa44 	bl	801012c <__hi0bits>
 800fca4:	f1c0 0020 	rsb	r0, r0, #32
 800fca8:	4440      	add	r0, r8
 800fcaa:	f010 001f 	ands.w	r0, r0, #31
 800fcae:	d047      	beq.n	800fd40 <_dtoa_r+0x8c0>
 800fcb0:	f1c0 0320 	rsb	r3, r0, #32
 800fcb4:	2b04      	cmp	r3, #4
 800fcb6:	dd3b      	ble.n	800fd30 <_dtoa_r+0x8b0>
 800fcb8:	9b05      	ldr	r3, [sp, #20]
 800fcba:	f1c0 001c 	rsb	r0, r0, #28
 800fcbe:	4403      	add	r3, r0
 800fcc0:	9305      	str	r3, [sp, #20]
 800fcc2:	4405      	add	r5, r0
 800fcc4:	4480      	add	r8, r0
 800fcc6:	9b05      	ldr	r3, [sp, #20]
 800fcc8:	2b00      	cmp	r3, #0
 800fcca:	dd05      	ble.n	800fcd8 <_dtoa_r+0x858>
 800fccc:	461a      	mov	r2, r3
 800fcce:	9904      	ldr	r1, [sp, #16]
 800fcd0:	4620      	mov	r0, r4
 800fcd2:	f000 fb67 	bl	80103a4 <__lshift>
 800fcd6:	9004      	str	r0, [sp, #16]
 800fcd8:	f1b8 0f00 	cmp.w	r8, #0
 800fcdc:	dd05      	ble.n	800fcea <_dtoa_r+0x86a>
 800fcde:	4639      	mov	r1, r7
 800fce0:	4642      	mov	r2, r8
 800fce2:	4620      	mov	r0, r4
 800fce4:	f000 fb5e 	bl	80103a4 <__lshift>
 800fce8:	4607      	mov	r7, r0
 800fcea:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800fcec:	b353      	cbz	r3, 800fd44 <_dtoa_r+0x8c4>
 800fcee:	4639      	mov	r1, r7
 800fcf0:	9804      	ldr	r0, [sp, #16]
 800fcf2:	f000 fbab 	bl	801044c <__mcmp>
 800fcf6:	2800      	cmp	r0, #0
 800fcf8:	da24      	bge.n	800fd44 <_dtoa_r+0x8c4>
 800fcfa:	2300      	movs	r3, #0
 800fcfc:	220a      	movs	r2, #10
 800fcfe:	9904      	ldr	r1, [sp, #16]
 800fd00:	4620      	mov	r0, r4
 800fd02:	f000 f9d8 	bl	80100b6 <__multadd>
 800fd06:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fd08:	9004      	str	r0, [sp, #16]
 800fd0a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800fd0e:	2b00      	cmp	r3, #0
 800fd10:	f000 814d 	beq.w	800ffae <_dtoa_r+0xb2e>
 800fd14:	2300      	movs	r3, #0
 800fd16:	4631      	mov	r1, r6
 800fd18:	220a      	movs	r2, #10
 800fd1a:	4620      	mov	r0, r4
 800fd1c:	f000 f9cb 	bl	80100b6 <__multadd>
 800fd20:	9b02      	ldr	r3, [sp, #8]
 800fd22:	2b00      	cmp	r3, #0
 800fd24:	4606      	mov	r6, r0
 800fd26:	dc4f      	bgt.n	800fdc8 <_dtoa_r+0x948>
 800fd28:	9b06      	ldr	r3, [sp, #24]
 800fd2a:	2b02      	cmp	r3, #2
 800fd2c:	dd4c      	ble.n	800fdc8 <_dtoa_r+0x948>
 800fd2e:	e011      	b.n	800fd54 <_dtoa_r+0x8d4>
 800fd30:	d0c9      	beq.n	800fcc6 <_dtoa_r+0x846>
 800fd32:	9a05      	ldr	r2, [sp, #20]
 800fd34:	331c      	adds	r3, #28
 800fd36:	441a      	add	r2, r3
 800fd38:	9205      	str	r2, [sp, #20]
 800fd3a:	441d      	add	r5, r3
 800fd3c:	4498      	add	r8, r3
 800fd3e:	e7c2      	b.n	800fcc6 <_dtoa_r+0x846>
 800fd40:	4603      	mov	r3, r0
 800fd42:	e7f6      	b.n	800fd32 <_dtoa_r+0x8b2>
 800fd44:	f1b9 0f00 	cmp.w	r9, #0
 800fd48:	dc38      	bgt.n	800fdbc <_dtoa_r+0x93c>
 800fd4a:	9b06      	ldr	r3, [sp, #24]
 800fd4c:	2b02      	cmp	r3, #2
 800fd4e:	dd35      	ble.n	800fdbc <_dtoa_r+0x93c>
 800fd50:	f8cd 9008 	str.w	r9, [sp, #8]
 800fd54:	9b02      	ldr	r3, [sp, #8]
 800fd56:	b963      	cbnz	r3, 800fd72 <_dtoa_r+0x8f2>
 800fd58:	4639      	mov	r1, r7
 800fd5a:	2205      	movs	r2, #5
 800fd5c:	4620      	mov	r0, r4
 800fd5e:	f000 f9aa 	bl	80100b6 <__multadd>
 800fd62:	4601      	mov	r1, r0
 800fd64:	4607      	mov	r7, r0
 800fd66:	9804      	ldr	r0, [sp, #16]
 800fd68:	f000 fb70 	bl	801044c <__mcmp>
 800fd6c:	2800      	cmp	r0, #0
 800fd6e:	f73f adcc 	bgt.w	800f90a <_dtoa_r+0x48a>
 800fd72:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fd74:	465d      	mov	r5, fp
 800fd76:	ea6f 0a03 	mvn.w	sl, r3
 800fd7a:	f04f 0900 	mov.w	r9, #0
 800fd7e:	4639      	mov	r1, r7
 800fd80:	4620      	mov	r0, r4
 800fd82:	f000 f981 	bl	8010088 <_Bfree>
 800fd86:	2e00      	cmp	r6, #0
 800fd88:	f43f aeb7 	beq.w	800fafa <_dtoa_r+0x67a>
 800fd8c:	f1b9 0f00 	cmp.w	r9, #0
 800fd90:	d005      	beq.n	800fd9e <_dtoa_r+0x91e>
 800fd92:	45b1      	cmp	r9, r6
 800fd94:	d003      	beq.n	800fd9e <_dtoa_r+0x91e>
 800fd96:	4649      	mov	r1, r9
 800fd98:	4620      	mov	r0, r4
 800fd9a:	f000 f975 	bl	8010088 <_Bfree>
 800fd9e:	4631      	mov	r1, r6
 800fda0:	4620      	mov	r0, r4
 800fda2:	f000 f971 	bl	8010088 <_Bfree>
 800fda6:	e6a8      	b.n	800fafa <_dtoa_r+0x67a>
 800fda8:	2700      	movs	r7, #0
 800fdaa:	463e      	mov	r6, r7
 800fdac:	e7e1      	b.n	800fd72 <_dtoa_r+0x8f2>
 800fdae:	f8dd a020 	ldr.w	sl, [sp, #32]
 800fdb2:	463e      	mov	r6, r7
 800fdb4:	e5a9      	b.n	800f90a <_dtoa_r+0x48a>
 800fdb6:	bf00      	nop
 800fdb8:	40240000 	.word	0x40240000
 800fdbc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fdbe:	f8cd 9008 	str.w	r9, [sp, #8]
 800fdc2:	2b00      	cmp	r3, #0
 800fdc4:	f000 80fa 	beq.w	800ffbc <_dtoa_r+0xb3c>
 800fdc8:	2d00      	cmp	r5, #0
 800fdca:	dd05      	ble.n	800fdd8 <_dtoa_r+0x958>
 800fdcc:	4631      	mov	r1, r6
 800fdce:	462a      	mov	r2, r5
 800fdd0:	4620      	mov	r0, r4
 800fdd2:	f000 fae7 	bl	80103a4 <__lshift>
 800fdd6:	4606      	mov	r6, r0
 800fdd8:	9b07      	ldr	r3, [sp, #28]
 800fdda:	2b00      	cmp	r3, #0
 800fddc:	d04c      	beq.n	800fe78 <_dtoa_r+0x9f8>
 800fdde:	6871      	ldr	r1, [r6, #4]
 800fde0:	4620      	mov	r0, r4
 800fde2:	f000 f91d 	bl	8010020 <_Balloc>
 800fde6:	6932      	ldr	r2, [r6, #16]
 800fde8:	3202      	adds	r2, #2
 800fdea:	4605      	mov	r5, r0
 800fdec:	0092      	lsls	r2, r2, #2
 800fdee:	f106 010c 	add.w	r1, r6, #12
 800fdf2:	300c      	adds	r0, #12
 800fdf4:	f7fe fe86 	bl	800eb04 <memcpy>
 800fdf8:	2201      	movs	r2, #1
 800fdfa:	4629      	mov	r1, r5
 800fdfc:	4620      	mov	r0, r4
 800fdfe:	f000 fad1 	bl	80103a4 <__lshift>
 800fe02:	9b00      	ldr	r3, [sp, #0]
 800fe04:	f8cd b014 	str.w	fp, [sp, #20]
 800fe08:	f003 0301 	and.w	r3, r3, #1
 800fe0c:	46b1      	mov	r9, r6
 800fe0e:	9307      	str	r3, [sp, #28]
 800fe10:	4606      	mov	r6, r0
 800fe12:	4639      	mov	r1, r7
 800fe14:	9804      	ldr	r0, [sp, #16]
 800fe16:	f7ff faa5 	bl	800f364 <quorem>
 800fe1a:	4649      	mov	r1, r9
 800fe1c:	4605      	mov	r5, r0
 800fe1e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800fe22:	9804      	ldr	r0, [sp, #16]
 800fe24:	f000 fb12 	bl	801044c <__mcmp>
 800fe28:	4632      	mov	r2, r6
 800fe2a:	9000      	str	r0, [sp, #0]
 800fe2c:	4639      	mov	r1, r7
 800fe2e:	4620      	mov	r0, r4
 800fe30:	f000 fb26 	bl	8010480 <__mdiff>
 800fe34:	68c3      	ldr	r3, [r0, #12]
 800fe36:	4602      	mov	r2, r0
 800fe38:	bb03      	cbnz	r3, 800fe7c <_dtoa_r+0x9fc>
 800fe3a:	4601      	mov	r1, r0
 800fe3c:	9008      	str	r0, [sp, #32]
 800fe3e:	9804      	ldr	r0, [sp, #16]
 800fe40:	f000 fb04 	bl	801044c <__mcmp>
 800fe44:	9a08      	ldr	r2, [sp, #32]
 800fe46:	4603      	mov	r3, r0
 800fe48:	4611      	mov	r1, r2
 800fe4a:	4620      	mov	r0, r4
 800fe4c:	9308      	str	r3, [sp, #32]
 800fe4e:	f000 f91b 	bl	8010088 <_Bfree>
 800fe52:	9b08      	ldr	r3, [sp, #32]
 800fe54:	b9a3      	cbnz	r3, 800fe80 <_dtoa_r+0xa00>
 800fe56:	9a06      	ldr	r2, [sp, #24]
 800fe58:	b992      	cbnz	r2, 800fe80 <_dtoa_r+0xa00>
 800fe5a:	9a07      	ldr	r2, [sp, #28]
 800fe5c:	b982      	cbnz	r2, 800fe80 <_dtoa_r+0xa00>
 800fe5e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800fe62:	d029      	beq.n	800feb8 <_dtoa_r+0xa38>
 800fe64:	9b00      	ldr	r3, [sp, #0]
 800fe66:	2b00      	cmp	r3, #0
 800fe68:	dd01      	ble.n	800fe6e <_dtoa_r+0x9ee>
 800fe6a:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800fe6e:	9b05      	ldr	r3, [sp, #20]
 800fe70:	1c5d      	adds	r5, r3, #1
 800fe72:	f883 8000 	strb.w	r8, [r3]
 800fe76:	e782      	b.n	800fd7e <_dtoa_r+0x8fe>
 800fe78:	4630      	mov	r0, r6
 800fe7a:	e7c2      	b.n	800fe02 <_dtoa_r+0x982>
 800fe7c:	2301      	movs	r3, #1
 800fe7e:	e7e3      	b.n	800fe48 <_dtoa_r+0x9c8>
 800fe80:	9a00      	ldr	r2, [sp, #0]
 800fe82:	2a00      	cmp	r2, #0
 800fe84:	db04      	blt.n	800fe90 <_dtoa_r+0xa10>
 800fe86:	d125      	bne.n	800fed4 <_dtoa_r+0xa54>
 800fe88:	9a06      	ldr	r2, [sp, #24]
 800fe8a:	bb1a      	cbnz	r2, 800fed4 <_dtoa_r+0xa54>
 800fe8c:	9a07      	ldr	r2, [sp, #28]
 800fe8e:	bb0a      	cbnz	r2, 800fed4 <_dtoa_r+0xa54>
 800fe90:	2b00      	cmp	r3, #0
 800fe92:	ddec      	ble.n	800fe6e <_dtoa_r+0x9ee>
 800fe94:	2201      	movs	r2, #1
 800fe96:	9904      	ldr	r1, [sp, #16]
 800fe98:	4620      	mov	r0, r4
 800fe9a:	f000 fa83 	bl	80103a4 <__lshift>
 800fe9e:	4639      	mov	r1, r7
 800fea0:	9004      	str	r0, [sp, #16]
 800fea2:	f000 fad3 	bl	801044c <__mcmp>
 800fea6:	2800      	cmp	r0, #0
 800fea8:	dc03      	bgt.n	800feb2 <_dtoa_r+0xa32>
 800feaa:	d1e0      	bne.n	800fe6e <_dtoa_r+0x9ee>
 800feac:	f018 0f01 	tst.w	r8, #1
 800feb0:	d0dd      	beq.n	800fe6e <_dtoa_r+0x9ee>
 800feb2:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800feb6:	d1d8      	bne.n	800fe6a <_dtoa_r+0x9ea>
 800feb8:	9b05      	ldr	r3, [sp, #20]
 800feba:	9a05      	ldr	r2, [sp, #20]
 800febc:	1c5d      	adds	r5, r3, #1
 800febe:	2339      	movs	r3, #57	; 0x39
 800fec0:	7013      	strb	r3, [r2, #0]
 800fec2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800fec6:	2b39      	cmp	r3, #57	; 0x39
 800fec8:	f105 32ff 	add.w	r2, r5, #4294967295
 800fecc:	d04f      	beq.n	800ff6e <_dtoa_r+0xaee>
 800fece:	3301      	adds	r3, #1
 800fed0:	7013      	strb	r3, [r2, #0]
 800fed2:	e754      	b.n	800fd7e <_dtoa_r+0x8fe>
 800fed4:	9a05      	ldr	r2, [sp, #20]
 800fed6:	2b00      	cmp	r3, #0
 800fed8:	f102 0501 	add.w	r5, r2, #1
 800fedc:	dd06      	ble.n	800feec <_dtoa_r+0xa6c>
 800fede:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800fee2:	d0e9      	beq.n	800feb8 <_dtoa_r+0xa38>
 800fee4:	f108 0801 	add.w	r8, r8, #1
 800fee8:	9b05      	ldr	r3, [sp, #20]
 800feea:	e7c2      	b.n	800fe72 <_dtoa_r+0x9f2>
 800feec:	9a02      	ldr	r2, [sp, #8]
 800feee:	f805 8c01 	strb.w	r8, [r5, #-1]
 800fef2:	eba5 030b 	sub.w	r3, r5, fp
 800fef6:	4293      	cmp	r3, r2
 800fef8:	d021      	beq.n	800ff3e <_dtoa_r+0xabe>
 800fefa:	2300      	movs	r3, #0
 800fefc:	220a      	movs	r2, #10
 800fefe:	9904      	ldr	r1, [sp, #16]
 800ff00:	4620      	mov	r0, r4
 800ff02:	f000 f8d8 	bl	80100b6 <__multadd>
 800ff06:	45b1      	cmp	r9, r6
 800ff08:	9004      	str	r0, [sp, #16]
 800ff0a:	f04f 0300 	mov.w	r3, #0
 800ff0e:	f04f 020a 	mov.w	r2, #10
 800ff12:	4649      	mov	r1, r9
 800ff14:	4620      	mov	r0, r4
 800ff16:	d105      	bne.n	800ff24 <_dtoa_r+0xaa4>
 800ff18:	f000 f8cd 	bl	80100b6 <__multadd>
 800ff1c:	4681      	mov	r9, r0
 800ff1e:	4606      	mov	r6, r0
 800ff20:	9505      	str	r5, [sp, #20]
 800ff22:	e776      	b.n	800fe12 <_dtoa_r+0x992>
 800ff24:	f000 f8c7 	bl	80100b6 <__multadd>
 800ff28:	4631      	mov	r1, r6
 800ff2a:	4681      	mov	r9, r0
 800ff2c:	2300      	movs	r3, #0
 800ff2e:	220a      	movs	r2, #10
 800ff30:	4620      	mov	r0, r4
 800ff32:	f000 f8c0 	bl	80100b6 <__multadd>
 800ff36:	4606      	mov	r6, r0
 800ff38:	e7f2      	b.n	800ff20 <_dtoa_r+0xaa0>
 800ff3a:	f04f 0900 	mov.w	r9, #0
 800ff3e:	2201      	movs	r2, #1
 800ff40:	9904      	ldr	r1, [sp, #16]
 800ff42:	4620      	mov	r0, r4
 800ff44:	f000 fa2e 	bl	80103a4 <__lshift>
 800ff48:	4639      	mov	r1, r7
 800ff4a:	9004      	str	r0, [sp, #16]
 800ff4c:	f000 fa7e 	bl	801044c <__mcmp>
 800ff50:	2800      	cmp	r0, #0
 800ff52:	dcb6      	bgt.n	800fec2 <_dtoa_r+0xa42>
 800ff54:	d102      	bne.n	800ff5c <_dtoa_r+0xadc>
 800ff56:	f018 0f01 	tst.w	r8, #1
 800ff5a:	d1b2      	bne.n	800fec2 <_dtoa_r+0xa42>
 800ff5c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800ff60:	2b30      	cmp	r3, #48	; 0x30
 800ff62:	f105 32ff 	add.w	r2, r5, #4294967295
 800ff66:	f47f af0a 	bne.w	800fd7e <_dtoa_r+0x8fe>
 800ff6a:	4615      	mov	r5, r2
 800ff6c:	e7f6      	b.n	800ff5c <_dtoa_r+0xadc>
 800ff6e:	4593      	cmp	fp, r2
 800ff70:	d105      	bne.n	800ff7e <_dtoa_r+0xafe>
 800ff72:	2331      	movs	r3, #49	; 0x31
 800ff74:	f10a 0a01 	add.w	sl, sl, #1
 800ff78:	f88b 3000 	strb.w	r3, [fp]
 800ff7c:	e6ff      	b.n	800fd7e <_dtoa_r+0x8fe>
 800ff7e:	4615      	mov	r5, r2
 800ff80:	e79f      	b.n	800fec2 <_dtoa_r+0xa42>
 800ff82:	f8df b064 	ldr.w	fp, [pc, #100]	; 800ffe8 <_dtoa_r+0xb68>
 800ff86:	e007      	b.n	800ff98 <_dtoa_r+0xb18>
 800ff88:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ff8a:	f8df b060 	ldr.w	fp, [pc, #96]	; 800ffec <_dtoa_r+0xb6c>
 800ff8e:	b11b      	cbz	r3, 800ff98 <_dtoa_r+0xb18>
 800ff90:	f10b 0308 	add.w	r3, fp, #8
 800ff94:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800ff96:	6013      	str	r3, [r2, #0]
 800ff98:	4658      	mov	r0, fp
 800ff9a:	b017      	add	sp, #92	; 0x5c
 800ff9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ffa0:	9b06      	ldr	r3, [sp, #24]
 800ffa2:	2b01      	cmp	r3, #1
 800ffa4:	f77f ae35 	ble.w	800fc12 <_dtoa_r+0x792>
 800ffa8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ffaa:	9307      	str	r3, [sp, #28]
 800ffac:	e649      	b.n	800fc42 <_dtoa_r+0x7c2>
 800ffae:	9b02      	ldr	r3, [sp, #8]
 800ffb0:	2b00      	cmp	r3, #0
 800ffb2:	dc03      	bgt.n	800ffbc <_dtoa_r+0xb3c>
 800ffb4:	9b06      	ldr	r3, [sp, #24]
 800ffb6:	2b02      	cmp	r3, #2
 800ffb8:	f73f aecc 	bgt.w	800fd54 <_dtoa_r+0x8d4>
 800ffbc:	465d      	mov	r5, fp
 800ffbe:	4639      	mov	r1, r7
 800ffc0:	9804      	ldr	r0, [sp, #16]
 800ffc2:	f7ff f9cf 	bl	800f364 <quorem>
 800ffc6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800ffca:	f805 8b01 	strb.w	r8, [r5], #1
 800ffce:	9a02      	ldr	r2, [sp, #8]
 800ffd0:	eba5 030b 	sub.w	r3, r5, fp
 800ffd4:	429a      	cmp	r2, r3
 800ffd6:	ddb0      	ble.n	800ff3a <_dtoa_r+0xaba>
 800ffd8:	2300      	movs	r3, #0
 800ffda:	220a      	movs	r2, #10
 800ffdc:	9904      	ldr	r1, [sp, #16]
 800ffde:	4620      	mov	r0, r4
 800ffe0:	f000 f869 	bl	80100b6 <__multadd>
 800ffe4:	9004      	str	r0, [sp, #16]
 800ffe6:	e7ea      	b.n	800ffbe <_dtoa_r+0xb3e>
 800ffe8:	08011db8 	.word	0x08011db8
 800ffec:	08011dba 	.word	0x08011dba

0800fff0 <_localeconv_r>:
 800fff0:	4b04      	ldr	r3, [pc, #16]	; (8010004 <_localeconv_r+0x14>)
 800fff2:	681b      	ldr	r3, [r3, #0]
 800fff4:	6a18      	ldr	r0, [r3, #32]
 800fff6:	4b04      	ldr	r3, [pc, #16]	; (8010008 <_localeconv_r+0x18>)
 800fff8:	2800      	cmp	r0, #0
 800fffa:	bf08      	it	eq
 800fffc:	4618      	moveq	r0, r3
 800fffe:	30f0      	adds	r0, #240	; 0xf0
 8010000:	4770      	bx	lr
 8010002:	bf00      	nop
 8010004:	20000010 	.word	0x20000010
 8010008:	20000074 	.word	0x20000074

0801000c <malloc>:
 801000c:	4b02      	ldr	r3, [pc, #8]	; (8010018 <malloc+0xc>)
 801000e:	4601      	mov	r1, r0
 8010010:	6818      	ldr	r0, [r3, #0]
 8010012:	f7fe bd8b 	b.w	800eb2c <_malloc_r>
 8010016:	bf00      	nop
 8010018:	20000010 	.word	0x20000010

0801001c <__malloc_lock>:
 801001c:	4770      	bx	lr

0801001e <__malloc_unlock>:
 801001e:	4770      	bx	lr

08010020 <_Balloc>:
 8010020:	b570      	push	{r4, r5, r6, lr}
 8010022:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8010024:	4604      	mov	r4, r0
 8010026:	460e      	mov	r6, r1
 8010028:	b93d      	cbnz	r5, 801003a <_Balloc+0x1a>
 801002a:	2010      	movs	r0, #16
 801002c:	f7ff ffee 	bl	801000c <malloc>
 8010030:	6260      	str	r0, [r4, #36]	; 0x24
 8010032:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8010036:	6005      	str	r5, [r0, #0]
 8010038:	60c5      	str	r5, [r0, #12]
 801003a:	6a65      	ldr	r5, [r4, #36]	; 0x24
 801003c:	68eb      	ldr	r3, [r5, #12]
 801003e:	b183      	cbz	r3, 8010062 <_Balloc+0x42>
 8010040:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010042:	68db      	ldr	r3, [r3, #12]
 8010044:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8010048:	b9b8      	cbnz	r0, 801007a <_Balloc+0x5a>
 801004a:	2101      	movs	r1, #1
 801004c:	fa01 f506 	lsl.w	r5, r1, r6
 8010050:	1d6a      	adds	r2, r5, #5
 8010052:	0092      	lsls	r2, r2, #2
 8010054:	4620      	mov	r0, r4
 8010056:	f000 fabf 	bl	80105d8 <_calloc_r>
 801005a:	b160      	cbz	r0, 8010076 <_Balloc+0x56>
 801005c:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8010060:	e00e      	b.n	8010080 <_Balloc+0x60>
 8010062:	2221      	movs	r2, #33	; 0x21
 8010064:	2104      	movs	r1, #4
 8010066:	4620      	mov	r0, r4
 8010068:	f000 fab6 	bl	80105d8 <_calloc_r>
 801006c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801006e:	60e8      	str	r0, [r5, #12]
 8010070:	68db      	ldr	r3, [r3, #12]
 8010072:	2b00      	cmp	r3, #0
 8010074:	d1e4      	bne.n	8010040 <_Balloc+0x20>
 8010076:	2000      	movs	r0, #0
 8010078:	bd70      	pop	{r4, r5, r6, pc}
 801007a:	6802      	ldr	r2, [r0, #0]
 801007c:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8010080:	2300      	movs	r3, #0
 8010082:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8010086:	e7f7      	b.n	8010078 <_Balloc+0x58>

08010088 <_Bfree>:
 8010088:	b570      	push	{r4, r5, r6, lr}
 801008a:	6a44      	ldr	r4, [r0, #36]	; 0x24
 801008c:	4606      	mov	r6, r0
 801008e:	460d      	mov	r5, r1
 8010090:	b93c      	cbnz	r4, 80100a2 <_Bfree+0x1a>
 8010092:	2010      	movs	r0, #16
 8010094:	f7ff ffba 	bl	801000c <malloc>
 8010098:	6270      	str	r0, [r6, #36]	; 0x24
 801009a:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801009e:	6004      	str	r4, [r0, #0]
 80100a0:	60c4      	str	r4, [r0, #12]
 80100a2:	b13d      	cbz	r5, 80100b4 <_Bfree+0x2c>
 80100a4:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80100a6:	686a      	ldr	r2, [r5, #4]
 80100a8:	68db      	ldr	r3, [r3, #12]
 80100aa:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80100ae:	6029      	str	r1, [r5, #0]
 80100b0:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80100b4:	bd70      	pop	{r4, r5, r6, pc}

080100b6 <__multadd>:
 80100b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80100ba:	690d      	ldr	r5, [r1, #16]
 80100bc:	461f      	mov	r7, r3
 80100be:	4606      	mov	r6, r0
 80100c0:	460c      	mov	r4, r1
 80100c2:	f101 0c14 	add.w	ip, r1, #20
 80100c6:	2300      	movs	r3, #0
 80100c8:	f8dc 0000 	ldr.w	r0, [ip]
 80100cc:	b281      	uxth	r1, r0
 80100ce:	fb02 7101 	mla	r1, r2, r1, r7
 80100d2:	0c0f      	lsrs	r7, r1, #16
 80100d4:	0c00      	lsrs	r0, r0, #16
 80100d6:	fb02 7000 	mla	r0, r2, r0, r7
 80100da:	b289      	uxth	r1, r1
 80100dc:	3301      	adds	r3, #1
 80100de:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80100e2:	429d      	cmp	r5, r3
 80100e4:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80100e8:	f84c 1b04 	str.w	r1, [ip], #4
 80100ec:	dcec      	bgt.n	80100c8 <__multadd+0x12>
 80100ee:	b1d7      	cbz	r7, 8010126 <__multadd+0x70>
 80100f0:	68a3      	ldr	r3, [r4, #8]
 80100f2:	42ab      	cmp	r3, r5
 80100f4:	dc12      	bgt.n	801011c <__multadd+0x66>
 80100f6:	6861      	ldr	r1, [r4, #4]
 80100f8:	4630      	mov	r0, r6
 80100fa:	3101      	adds	r1, #1
 80100fc:	f7ff ff90 	bl	8010020 <_Balloc>
 8010100:	6922      	ldr	r2, [r4, #16]
 8010102:	3202      	adds	r2, #2
 8010104:	f104 010c 	add.w	r1, r4, #12
 8010108:	4680      	mov	r8, r0
 801010a:	0092      	lsls	r2, r2, #2
 801010c:	300c      	adds	r0, #12
 801010e:	f7fe fcf9 	bl	800eb04 <memcpy>
 8010112:	4621      	mov	r1, r4
 8010114:	4630      	mov	r0, r6
 8010116:	f7ff ffb7 	bl	8010088 <_Bfree>
 801011a:	4644      	mov	r4, r8
 801011c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8010120:	3501      	adds	r5, #1
 8010122:	615f      	str	r7, [r3, #20]
 8010124:	6125      	str	r5, [r4, #16]
 8010126:	4620      	mov	r0, r4
 8010128:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801012c <__hi0bits>:
 801012c:	0c02      	lsrs	r2, r0, #16
 801012e:	0412      	lsls	r2, r2, #16
 8010130:	4603      	mov	r3, r0
 8010132:	b9b2      	cbnz	r2, 8010162 <__hi0bits+0x36>
 8010134:	0403      	lsls	r3, r0, #16
 8010136:	2010      	movs	r0, #16
 8010138:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 801013c:	bf04      	itt	eq
 801013e:	021b      	lsleq	r3, r3, #8
 8010140:	3008      	addeq	r0, #8
 8010142:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8010146:	bf04      	itt	eq
 8010148:	011b      	lsleq	r3, r3, #4
 801014a:	3004      	addeq	r0, #4
 801014c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8010150:	bf04      	itt	eq
 8010152:	009b      	lsleq	r3, r3, #2
 8010154:	3002      	addeq	r0, #2
 8010156:	2b00      	cmp	r3, #0
 8010158:	db06      	blt.n	8010168 <__hi0bits+0x3c>
 801015a:	005b      	lsls	r3, r3, #1
 801015c:	d503      	bpl.n	8010166 <__hi0bits+0x3a>
 801015e:	3001      	adds	r0, #1
 8010160:	4770      	bx	lr
 8010162:	2000      	movs	r0, #0
 8010164:	e7e8      	b.n	8010138 <__hi0bits+0xc>
 8010166:	2020      	movs	r0, #32
 8010168:	4770      	bx	lr

0801016a <__lo0bits>:
 801016a:	6803      	ldr	r3, [r0, #0]
 801016c:	f013 0207 	ands.w	r2, r3, #7
 8010170:	4601      	mov	r1, r0
 8010172:	d00b      	beq.n	801018c <__lo0bits+0x22>
 8010174:	07da      	lsls	r2, r3, #31
 8010176:	d423      	bmi.n	80101c0 <__lo0bits+0x56>
 8010178:	0798      	lsls	r0, r3, #30
 801017a:	bf49      	itett	mi
 801017c:	085b      	lsrmi	r3, r3, #1
 801017e:	089b      	lsrpl	r3, r3, #2
 8010180:	2001      	movmi	r0, #1
 8010182:	600b      	strmi	r3, [r1, #0]
 8010184:	bf5c      	itt	pl
 8010186:	600b      	strpl	r3, [r1, #0]
 8010188:	2002      	movpl	r0, #2
 801018a:	4770      	bx	lr
 801018c:	b298      	uxth	r0, r3
 801018e:	b9a8      	cbnz	r0, 80101bc <__lo0bits+0x52>
 8010190:	0c1b      	lsrs	r3, r3, #16
 8010192:	2010      	movs	r0, #16
 8010194:	f013 0fff 	tst.w	r3, #255	; 0xff
 8010198:	bf04      	itt	eq
 801019a:	0a1b      	lsreq	r3, r3, #8
 801019c:	3008      	addeq	r0, #8
 801019e:	071a      	lsls	r2, r3, #28
 80101a0:	bf04      	itt	eq
 80101a2:	091b      	lsreq	r3, r3, #4
 80101a4:	3004      	addeq	r0, #4
 80101a6:	079a      	lsls	r2, r3, #30
 80101a8:	bf04      	itt	eq
 80101aa:	089b      	lsreq	r3, r3, #2
 80101ac:	3002      	addeq	r0, #2
 80101ae:	07da      	lsls	r2, r3, #31
 80101b0:	d402      	bmi.n	80101b8 <__lo0bits+0x4e>
 80101b2:	085b      	lsrs	r3, r3, #1
 80101b4:	d006      	beq.n	80101c4 <__lo0bits+0x5a>
 80101b6:	3001      	adds	r0, #1
 80101b8:	600b      	str	r3, [r1, #0]
 80101ba:	4770      	bx	lr
 80101bc:	4610      	mov	r0, r2
 80101be:	e7e9      	b.n	8010194 <__lo0bits+0x2a>
 80101c0:	2000      	movs	r0, #0
 80101c2:	4770      	bx	lr
 80101c4:	2020      	movs	r0, #32
 80101c6:	4770      	bx	lr

080101c8 <__i2b>:
 80101c8:	b510      	push	{r4, lr}
 80101ca:	460c      	mov	r4, r1
 80101cc:	2101      	movs	r1, #1
 80101ce:	f7ff ff27 	bl	8010020 <_Balloc>
 80101d2:	2201      	movs	r2, #1
 80101d4:	6144      	str	r4, [r0, #20]
 80101d6:	6102      	str	r2, [r0, #16]
 80101d8:	bd10      	pop	{r4, pc}

080101da <__multiply>:
 80101da:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80101de:	4614      	mov	r4, r2
 80101e0:	690a      	ldr	r2, [r1, #16]
 80101e2:	6923      	ldr	r3, [r4, #16]
 80101e4:	429a      	cmp	r2, r3
 80101e6:	bfb8      	it	lt
 80101e8:	460b      	movlt	r3, r1
 80101ea:	4688      	mov	r8, r1
 80101ec:	bfbc      	itt	lt
 80101ee:	46a0      	movlt	r8, r4
 80101f0:	461c      	movlt	r4, r3
 80101f2:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80101f6:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80101fa:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80101fe:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8010202:	eb07 0609 	add.w	r6, r7, r9
 8010206:	42b3      	cmp	r3, r6
 8010208:	bfb8      	it	lt
 801020a:	3101      	addlt	r1, #1
 801020c:	f7ff ff08 	bl	8010020 <_Balloc>
 8010210:	f100 0514 	add.w	r5, r0, #20
 8010214:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8010218:	462b      	mov	r3, r5
 801021a:	2200      	movs	r2, #0
 801021c:	4573      	cmp	r3, lr
 801021e:	d316      	bcc.n	801024e <__multiply+0x74>
 8010220:	f104 0214 	add.w	r2, r4, #20
 8010224:	f108 0114 	add.w	r1, r8, #20
 8010228:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 801022c:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8010230:	9300      	str	r3, [sp, #0]
 8010232:	9b00      	ldr	r3, [sp, #0]
 8010234:	9201      	str	r2, [sp, #4]
 8010236:	4293      	cmp	r3, r2
 8010238:	d80c      	bhi.n	8010254 <__multiply+0x7a>
 801023a:	2e00      	cmp	r6, #0
 801023c:	dd03      	ble.n	8010246 <__multiply+0x6c>
 801023e:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8010242:	2b00      	cmp	r3, #0
 8010244:	d05d      	beq.n	8010302 <__multiply+0x128>
 8010246:	6106      	str	r6, [r0, #16]
 8010248:	b003      	add	sp, #12
 801024a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801024e:	f843 2b04 	str.w	r2, [r3], #4
 8010252:	e7e3      	b.n	801021c <__multiply+0x42>
 8010254:	f8b2 b000 	ldrh.w	fp, [r2]
 8010258:	f1bb 0f00 	cmp.w	fp, #0
 801025c:	d023      	beq.n	80102a6 <__multiply+0xcc>
 801025e:	4689      	mov	r9, r1
 8010260:	46ac      	mov	ip, r5
 8010262:	f04f 0800 	mov.w	r8, #0
 8010266:	f859 4b04 	ldr.w	r4, [r9], #4
 801026a:	f8dc a000 	ldr.w	sl, [ip]
 801026e:	b2a3      	uxth	r3, r4
 8010270:	fa1f fa8a 	uxth.w	sl, sl
 8010274:	fb0b a303 	mla	r3, fp, r3, sl
 8010278:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 801027c:	f8dc 4000 	ldr.w	r4, [ip]
 8010280:	4443      	add	r3, r8
 8010282:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8010286:	fb0b 840a 	mla	r4, fp, sl, r8
 801028a:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 801028e:	46e2      	mov	sl, ip
 8010290:	b29b      	uxth	r3, r3
 8010292:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8010296:	454f      	cmp	r7, r9
 8010298:	ea4f 4814 	mov.w	r8, r4, lsr #16
 801029c:	f84a 3b04 	str.w	r3, [sl], #4
 80102a0:	d82b      	bhi.n	80102fa <__multiply+0x120>
 80102a2:	f8cc 8004 	str.w	r8, [ip, #4]
 80102a6:	9b01      	ldr	r3, [sp, #4]
 80102a8:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 80102ac:	3204      	adds	r2, #4
 80102ae:	f1ba 0f00 	cmp.w	sl, #0
 80102b2:	d020      	beq.n	80102f6 <__multiply+0x11c>
 80102b4:	682b      	ldr	r3, [r5, #0]
 80102b6:	4689      	mov	r9, r1
 80102b8:	46a8      	mov	r8, r5
 80102ba:	f04f 0b00 	mov.w	fp, #0
 80102be:	f8b9 c000 	ldrh.w	ip, [r9]
 80102c2:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 80102c6:	fb0a 440c 	mla	r4, sl, ip, r4
 80102ca:	445c      	add	r4, fp
 80102cc:	46c4      	mov	ip, r8
 80102ce:	b29b      	uxth	r3, r3
 80102d0:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80102d4:	f84c 3b04 	str.w	r3, [ip], #4
 80102d8:	f859 3b04 	ldr.w	r3, [r9], #4
 80102dc:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 80102e0:	0c1b      	lsrs	r3, r3, #16
 80102e2:	fb0a b303 	mla	r3, sl, r3, fp
 80102e6:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80102ea:	454f      	cmp	r7, r9
 80102ec:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 80102f0:	d805      	bhi.n	80102fe <__multiply+0x124>
 80102f2:	f8c8 3004 	str.w	r3, [r8, #4]
 80102f6:	3504      	adds	r5, #4
 80102f8:	e79b      	b.n	8010232 <__multiply+0x58>
 80102fa:	46d4      	mov	ip, sl
 80102fc:	e7b3      	b.n	8010266 <__multiply+0x8c>
 80102fe:	46e0      	mov	r8, ip
 8010300:	e7dd      	b.n	80102be <__multiply+0xe4>
 8010302:	3e01      	subs	r6, #1
 8010304:	e799      	b.n	801023a <__multiply+0x60>
	...

08010308 <__pow5mult>:
 8010308:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801030c:	4615      	mov	r5, r2
 801030e:	f012 0203 	ands.w	r2, r2, #3
 8010312:	4606      	mov	r6, r0
 8010314:	460f      	mov	r7, r1
 8010316:	d007      	beq.n	8010328 <__pow5mult+0x20>
 8010318:	3a01      	subs	r2, #1
 801031a:	4c21      	ldr	r4, [pc, #132]	; (80103a0 <__pow5mult+0x98>)
 801031c:	2300      	movs	r3, #0
 801031e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8010322:	f7ff fec8 	bl	80100b6 <__multadd>
 8010326:	4607      	mov	r7, r0
 8010328:	10ad      	asrs	r5, r5, #2
 801032a:	d035      	beq.n	8010398 <__pow5mult+0x90>
 801032c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 801032e:	b93c      	cbnz	r4, 8010340 <__pow5mult+0x38>
 8010330:	2010      	movs	r0, #16
 8010332:	f7ff fe6b 	bl	801000c <malloc>
 8010336:	6270      	str	r0, [r6, #36]	; 0x24
 8010338:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801033c:	6004      	str	r4, [r0, #0]
 801033e:	60c4      	str	r4, [r0, #12]
 8010340:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8010344:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8010348:	b94c      	cbnz	r4, 801035e <__pow5mult+0x56>
 801034a:	f240 2171 	movw	r1, #625	; 0x271
 801034e:	4630      	mov	r0, r6
 8010350:	f7ff ff3a 	bl	80101c8 <__i2b>
 8010354:	2300      	movs	r3, #0
 8010356:	f8c8 0008 	str.w	r0, [r8, #8]
 801035a:	4604      	mov	r4, r0
 801035c:	6003      	str	r3, [r0, #0]
 801035e:	f04f 0800 	mov.w	r8, #0
 8010362:	07eb      	lsls	r3, r5, #31
 8010364:	d50a      	bpl.n	801037c <__pow5mult+0x74>
 8010366:	4639      	mov	r1, r7
 8010368:	4622      	mov	r2, r4
 801036a:	4630      	mov	r0, r6
 801036c:	f7ff ff35 	bl	80101da <__multiply>
 8010370:	4639      	mov	r1, r7
 8010372:	4681      	mov	r9, r0
 8010374:	4630      	mov	r0, r6
 8010376:	f7ff fe87 	bl	8010088 <_Bfree>
 801037a:	464f      	mov	r7, r9
 801037c:	106d      	asrs	r5, r5, #1
 801037e:	d00b      	beq.n	8010398 <__pow5mult+0x90>
 8010380:	6820      	ldr	r0, [r4, #0]
 8010382:	b938      	cbnz	r0, 8010394 <__pow5mult+0x8c>
 8010384:	4622      	mov	r2, r4
 8010386:	4621      	mov	r1, r4
 8010388:	4630      	mov	r0, r6
 801038a:	f7ff ff26 	bl	80101da <__multiply>
 801038e:	6020      	str	r0, [r4, #0]
 8010390:	f8c0 8000 	str.w	r8, [r0]
 8010394:	4604      	mov	r4, r0
 8010396:	e7e4      	b.n	8010362 <__pow5mult+0x5a>
 8010398:	4638      	mov	r0, r7
 801039a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801039e:	bf00      	nop
 80103a0:	08011eb8 	.word	0x08011eb8

080103a4 <__lshift>:
 80103a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80103a8:	460c      	mov	r4, r1
 80103aa:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80103ae:	6923      	ldr	r3, [r4, #16]
 80103b0:	6849      	ldr	r1, [r1, #4]
 80103b2:	eb0a 0903 	add.w	r9, sl, r3
 80103b6:	68a3      	ldr	r3, [r4, #8]
 80103b8:	4607      	mov	r7, r0
 80103ba:	4616      	mov	r6, r2
 80103bc:	f109 0501 	add.w	r5, r9, #1
 80103c0:	42ab      	cmp	r3, r5
 80103c2:	db32      	blt.n	801042a <__lshift+0x86>
 80103c4:	4638      	mov	r0, r7
 80103c6:	f7ff fe2b 	bl	8010020 <_Balloc>
 80103ca:	2300      	movs	r3, #0
 80103cc:	4680      	mov	r8, r0
 80103ce:	f100 0114 	add.w	r1, r0, #20
 80103d2:	461a      	mov	r2, r3
 80103d4:	4553      	cmp	r3, sl
 80103d6:	db2b      	blt.n	8010430 <__lshift+0x8c>
 80103d8:	6920      	ldr	r0, [r4, #16]
 80103da:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80103de:	f104 0314 	add.w	r3, r4, #20
 80103e2:	f016 021f 	ands.w	r2, r6, #31
 80103e6:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80103ea:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80103ee:	d025      	beq.n	801043c <__lshift+0x98>
 80103f0:	f1c2 0e20 	rsb	lr, r2, #32
 80103f4:	2000      	movs	r0, #0
 80103f6:	681e      	ldr	r6, [r3, #0]
 80103f8:	468a      	mov	sl, r1
 80103fa:	4096      	lsls	r6, r2
 80103fc:	4330      	orrs	r0, r6
 80103fe:	f84a 0b04 	str.w	r0, [sl], #4
 8010402:	f853 0b04 	ldr.w	r0, [r3], #4
 8010406:	459c      	cmp	ip, r3
 8010408:	fa20 f00e 	lsr.w	r0, r0, lr
 801040c:	d814      	bhi.n	8010438 <__lshift+0x94>
 801040e:	6048      	str	r0, [r1, #4]
 8010410:	b108      	cbz	r0, 8010416 <__lshift+0x72>
 8010412:	f109 0502 	add.w	r5, r9, #2
 8010416:	3d01      	subs	r5, #1
 8010418:	4638      	mov	r0, r7
 801041a:	f8c8 5010 	str.w	r5, [r8, #16]
 801041e:	4621      	mov	r1, r4
 8010420:	f7ff fe32 	bl	8010088 <_Bfree>
 8010424:	4640      	mov	r0, r8
 8010426:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801042a:	3101      	adds	r1, #1
 801042c:	005b      	lsls	r3, r3, #1
 801042e:	e7c7      	b.n	80103c0 <__lshift+0x1c>
 8010430:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8010434:	3301      	adds	r3, #1
 8010436:	e7cd      	b.n	80103d4 <__lshift+0x30>
 8010438:	4651      	mov	r1, sl
 801043a:	e7dc      	b.n	80103f6 <__lshift+0x52>
 801043c:	3904      	subs	r1, #4
 801043e:	f853 2b04 	ldr.w	r2, [r3], #4
 8010442:	f841 2f04 	str.w	r2, [r1, #4]!
 8010446:	459c      	cmp	ip, r3
 8010448:	d8f9      	bhi.n	801043e <__lshift+0x9a>
 801044a:	e7e4      	b.n	8010416 <__lshift+0x72>

0801044c <__mcmp>:
 801044c:	6903      	ldr	r3, [r0, #16]
 801044e:	690a      	ldr	r2, [r1, #16]
 8010450:	1a9b      	subs	r3, r3, r2
 8010452:	b530      	push	{r4, r5, lr}
 8010454:	d10c      	bne.n	8010470 <__mcmp+0x24>
 8010456:	0092      	lsls	r2, r2, #2
 8010458:	3014      	adds	r0, #20
 801045a:	3114      	adds	r1, #20
 801045c:	1884      	adds	r4, r0, r2
 801045e:	4411      	add	r1, r2
 8010460:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8010464:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8010468:	4295      	cmp	r5, r2
 801046a:	d003      	beq.n	8010474 <__mcmp+0x28>
 801046c:	d305      	bcc.n	801047a <__mcmp+0x2e>
 801046e:	2301      	movs	r3, #1
 8010470:	4618      	mov	r0, r3
 8010472:	bd30      	pop	{r4, r5, pc}
 8010474:	42a0      	cmp	r0, r4
 8010476:	d3f3      	bcc.n	8010460 <__mcmp+0x14>
 8010478:	e7fa      	b.n	8010470 <__mcmp+0x24>
 801047a:	f04f 33ff 	mov.w	r3, #4294967295
 801047e:	e7f7      	b.n	8010470 <__mcmp+0x24>

08010480 <__mdiff>:
 8010480:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010484:	460d      	mov	r5, r1
 8010486:	4607      	mov	r7, r0
 8010488:	4611      	mov	r1, r2
 801048a:	4628      	mov	r0, r5
 801048c:	4614      	mov	r4, r2
 801048e:	f7ff ffdd 	bl	801044c <__mcmp>
 8010492:	1e06      	subs	r6, r0, #0
 8010494:	d108      	bne.n	80104a8 <__mdiff+0x28>
 8010496:	4631      	mov	r1, r6
 8010498:	4638      	mov	r0, r7
 801049a:	f7ff fdc1 	bl	8010020 <_Balloc>
 801049e:	2301      	movs	r3, #1
 80104a0:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80104a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80104a8:	bfa4      	itt	ge
 80104aa:	4623      	movge	r3, r4
 80104ac:	462c      	movge	r4, r5
 80104ae:	4638      	mov	r0, r7
 80104b0:	6861      	ldr	r1, [r4, #4]
 80104b2:	bfa6      	itte	ge
 80104b4:	461d      	movge	r5, r3
 80104b6:	2600      	movge	r6, #0
 80104b8:	2601      	movlt	r6, #1
 80104ba:	f7ff fdb1 	bl	8010020 <_Balloc>
 80104be:	692b      	ldr	r3, [r5, #16]
 80104c0:	60c6      	str	r6, [r0, #12]
 80104c2:	6926      	ldr	r6, [r4, #16]
 80104c4:	f105 0914 	add.w	r9, r5, #20
 80104c8:	f104 0214 	add.w	r2, r4, #20
 80104cc:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 80104d0:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 80104d4:	f100 0514 	add.w	r5, r0, #20
 80104d8:	f04f 0e00 	mov.w	lr, #0
 80104dc:	f852 ab04 	ldr.w	sl, [r2], #4
 80104e0:	f859 4b04 	ldr.w	r4, [r9], #4
 80104e4:	fa1e f18a 	uxtah	r1, lr, sl
 80104e8:	b2a3      	uxth	r3, r4
 80104ea:	1ac9      	subs	r1, r1, r3
 80104ec:	0c23      	lsrs	r3, r4, #16
 80104ee:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 80104f2:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80104f6:	b289      	uxth	r1, r1
 80104f8:	ea4f 4e23 	mov.w	lr, r3, asr #16
 80104fc:	45c8      	cmp	r8, r9
 80104fe:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8010502:	4694      	mov	ip, r2
 8010504:	f845 3b04 	str.w	r3, [r5], #4
 8010508:	d8e8      	bhi.n	80104dc <__mdiff+0x5c>
 801050a:	45bc      	cmp	ip, r7
 801050c:	d304      	bcc.n	8010518 <__mdiff+0x98>
 801050e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8010512:	b183      	cbz	r3, 8010536 <__mdiff+0xb6>
 8010514:	6106      	str	r6, [r0, #16]
 8010516:	e7c5      	b.n	80104a4 <__mdiff+0x24>
 8010518:	f85c 1b04 	ldr.w	r1, [ip], #4
 801051c:	fa1e f381 	uxtah	r3, lr, r1
 8010520:	141a      	asrs	r2, r3, #16
 8010522:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8010526:	b29b      	uxth	r3, r3
 8010528:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801052c:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8010530:	f845 3b04 	str.w	r3, [r5], #4
 8010534:	e7e9      	b.n	801050a <__mdiff+0x8a>
 8010536:	3e01      	subs	r6, #1
 8010538:	e7e9      	b.n	801050e <__mdiff+0x8e>

0801053a <__d2b>:
 801053a:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801053e:	460e      	mov	r6, r1
 8010540:	2101      	movs	r1, #1
 8010542:	ec59 8b10 	vmov	r8, r9, d0
 8010546:	4615      	mov	r5, r2
 8010548:	f7ff fd6a 	bl	8010020 <_Balloc>
 801054c:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8010550:	4607      	mov	r7, r0
 8010552:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8010556:	bb34      	cbnz	r4, 80105a6 <__d2b+0x6c>
 8010558:	9301      	str	r3, [sp, #4]
 801055a:	f1b8 0300 	subs.w	r3, r8, #0
 801055e:	d027      	beq.n	80105b0 <__d2b+0x76>
 8010560:	a802      	add	r0, sp, #8
 8010562:	f840 3d08 	str.w	r3, [r0, #-8]!
 8010566:	f7ff fe00 	bl	801016a <__lo0bits>
 801056a:	9900      	ldr	r1, [sp, #0]
 801056c:	b1f0      	cbz	r0, 80105ac <__d2b+0x72>
 801056e:	9a01      	ldr	r2, [sp, #4]
 8010570:	f1c0 0320 	rsb	r3, r0, #32
 8010574:	fa02 f303 	lsl.w	r3, r2, r3
 8010578:	430b      	orrs	r3, r1
 801057a:	40c2      	lsrs	r2, r0
 801057c:	617b      	str	r3, [r7, #20]
 801057e:	9201      	str	r2, [sp, #4]
 8010580:	9b01      	ldr	r3, [sp, #4]
 8010582:	61bb      	str	r3, [r7, #24]
 8010584:	2b00      	cmp	r3, #0
 8010586:	bf14      	ite	ne
 8010588:	2102      	movne	r1, #2
 801058a:	2101      	moveq	r1, #1
 801058c:	6139      	str	r1, [r7, #16]
 801058e:	b1c4      	cbz	r4, 80105c2 <__d2b+0x88>
 8010590:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8010594:	4404      	add	r4, r0
 8010596:	6034      	str	r4, [r6, #0]
 8010598:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801059c:	6028      	str	r0, [r5, #0]
 801059e:	4638      	mov	r0, r7
 80105a0:	b003      	add	sp, #12
 80105a2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80105a6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80105aa:	e7d5      	b.n	8010558 <__d2b+0x1e>
 80105ac:	6179      	str	r1, [r7, #20]
 80105ae:	e7e7      	b.n	8010580 <__d2b+0x46>
 80105b0:	a801      	add	r0, sp, #4
 80105b2:	f7ff fdda 	bl	801016a <__lo0bits>
 80105b6:	9b01      	ldr	r3, [sp, #4]
 80105b8:	617b      	str	r3, [r7, #20]
 80105ba:	2101      	movs	r1, #1
 80105bc:	6139      	str	r1, [r7, #16]
 80105be:	3020      	adds	r0, #32
 80105c0:	e7e5      	b.n	801058e <__d2b+0x54>
 80105c2:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 80105c6:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80105ca:	6030      	str	r0, [r6, #0]
 80105cc:	6918      	ldr	r0, [r3, #16]
 80105ce:	f7ff fdad 	bl	801012c <__hi0bits>
 80105d2:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80105d6:	e7e1      	b.n	801059c <__d2b+0x62>

080105d8 <_calloc_r>:
 80105d8:	b538      	push	{r3, r4, r5, lr}
 80105da:	fb02 f401 	mul.w	r4, r2, r1
 80105de:	4621      	mov	r1, r4
 80105e0:	f7fe faa4 	bl	800eb2c <_malloc_r>
 80105e4:	4605      	mov	r5, r0
 80105e6:	b118      	cbz	r0, 80105f0 <_calloc_r+0x18>
 80105e8:	4622      	mov	r2, r4
 80105ea:	2100      	movs	r1, #0
 80105ec:	f7fe fa95 	bl	800eb1a <memset>
 80105f0:	4628      	mov	r0, r5
 80105f2:	bd38      	pop	{r3, r4, r5, pc}

080105f4 <_free_r>:
 80105f4:	b538      	push	{r3, r4, r5, lr}
 80105f6:	4605      	mov	r5, r0
 80105f8:	2900      	cmp	r1, #0
 80105fa:	d045      	beq.n	8010688 <_free_r+0x94>
 80105fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010600:	1f0c      	subs	r4, r1, #4
 8010602:	2b00      	cmp	r3, #0
 8010604:	bfb8      	it	lt
 8010606:	18e4      	addlt	r4, r4, r3
 8010608:	f7ff fd08 	bl	801001c <__malloc_lock>
 801060c:	4a1f      	ldr	r2, [pc, #124]	; (801068c <_free_r+0x98>)
 801060e:	6813      	ldr	r3, [r2, #0]
 8010610:	4610      	mov	r0, r2
 8010612:	b933      	cbnz	r3, 8010622 <_free_r+0x2e>
 8010614:	6063      	str	r3, [r4, #4]
 8010616:	6014      	str	r4, [r2, #0]
 8010618:	4628      	mov	r0, r5
 801061a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801061e:	f7ff bcfe 	b.w	801001e <__malloc_unlock>
 8010622:	42a3      	cmp	r3, r4
 8010624:	d90c      	bls.n	8010640 <_free_r+0x4c>
 8010626:	6821      	ldr	r1, [r4, #0]
 8010628:	1862      	adds	r2, r4, r1
 801062a:	4293      	cmp	r3, r2
 801062c:	bf04      	itt	eq
 801062e:	681a      	ldreq	r2, [r3, #0]
 8010630:	685b      	ldreq	r3, [r3, #4]
 8010632:	6063      	str	r3, [r4, #4]
 8010634:	bf04      	itt	eq
 8010636:	1852      	addeq	r2, r2, r1
 8010638:	6022      	streq	r2, [r4, #0]
 801063a:	6004      	str	r4, [r0, #0]
 801063c:	e7ec      	b.n	8010618 <_free_r+0x24>
 801063e:	4613      	mov	r3, r2
 8010640:	685a      	ldr	r2, [r3, #4]
 8010642:	b10a      	cbz	r2, 8010648 <_free_r+0x54>
 8010644:	42a2      	cmp	r2, r4
 8010646:	d9fa      	bls.n	801063e <_free_r+0x4a>
 8010648:	6819      	ldr	r1, [r3, #0]
 801064a:	1858      	adds	r0, r3, r1
 801064c:	42a0      	cmp	r0, r4
 801064e:	d10b      	bne.n	8010668 <_free_r+0x74>
 8010650:	6820      	ldr	r0, [r4, #0]
 8010652:	4401      	add	r1, r0
 8010654:	1858      	adds	r0, r3, r1
 8010656:	4282      	cmp	r2, r0
 8010658:	6019      	str	r1, [r3, #0]
 801065a:	d1dd      	bne.n	8010618 <_free_r+0x24>
 801065c:	6810      	ldr	r0, [r2, #0]
 801065e:	6852      	ldr	r2, [r2, #4]
 8010660:	605a      	str	r2, [r3, #4]
 8010662:	4401      	add	r1, r0
 8010664:	6019      	str	r1, [r3, #0]
 8010666:	e7d7      	b.n	8010618 <_free_r+0x24>
 8010668:	d902      	bls.n	8010670 <_free_r+0x7c>
 801066a:	230c      	movs	r3, #12
 801066c:	602b      	str	r3, [r5, #0]
 801066e:	e7d3      	b.n	8010618 <_free_r+0x24>
 8010670:	6820      	ldr	r0, [r4, #0]
 8010672:	1821      	adds	r1, r4, r0
 8010674:	428a      	cmp	r2, r1
 8010676:	bf04      	itt	eq
 8010678:	6811      	ldreq	r1, [r2, #0]
 801067a:	6852      	ldreq	r2, [r2, #4]
 801067c:	6062      	str	r2, [r4, #4]
 801067e:	bf04      	itt	eq
 8010680:	1809      	addeq	r1, r1, r0
 8010682:	6021      	streq	r1, [r4, #0]
 8010684:	605c      	str	r4, [r3, #4]
 8010686:	e7c7      	b.n	8010618 <_free_r+0x24>
 8010688:	bd38      	pop	{r3, r4, r5, pc}
 801068a:	bf00      	nop
 801068c:	200047c0 	.word	0x200047c0

08010690 <__ascii_mbtowc>:
 8010690:	b082      	sub	sp, #8
 8010692:	b901      	cbnz	r1, 8010696 <__ascii_mbtowc+0x6>
 8010694:	a901      	add	r1, sp, #4
 8010696:	b142      	cbz	r2, 80106aa <__ascii_mbtowc+0x1a>
 8010698:	b14b      	cbz	r3, 80106ae <__ascii_mbtowc+0x1e>
 801069a:	7813      	ldrb	r3, [r2, #0]
 801069c:	600b      	str	r3, [r1, #0]
 801069e:	7812      	ldrb	r2, [r2, #0]
 80106a0:	1c10      	adds	r0, r2, #0
 80106a2:	bf18      	it	ne
 80106a4:	2001      	movne	r0, #1
 80106a6:	b002      	add	sp, #8
 80106a8:	4770      	bx	lr
 80106aa:	4610      	mov	r0, r2
 80106ac:	e7fb      	b.n	80106a6 <__ascii_mbtowc+0x16>
 80106ae:	f06f 0001 	mvn.w	r0, #1
 80106b2:	e7f8      	b.n	80106a6 <__ascii_mbtowc+0x16>

080106b4 <__ascii_wctomb>:
 80106b4:	b149      	cbz	r1, 80106ca <__ascii_wctomb+0x16>
 80106b6:	2aff      	cmp	r2, #255	; 0xff
 80106b8:	bf85      	ittet	hi
 80106ba:	238a      	movhi	r3, #138	; 0x8a
 80106bc:	6003      	strhi	r3, [r0, #0]
 80106be:	700a      	strbls	r2, [r1, #0]
 80106c0:	f04f 30ff 	movhi.w	r0, #4294967295
 80106c4:	bf98      	it	ls
 80106c6:	2001      	movls	r0, #1
 80106c8:	4770      	bx	lr
 80106ca:	4608      	mov	r0, r1
 80106cc:	4770      	bx	lr
	...

080106d0 <pow>:
 80106d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80106d4:	ed2d 8b04 	vpush	{d8-d9}
 80106d8:	f8df 92d0 	ldr.w	r9, [pc, #720]	; 80109ac <pow+0x2dc>
 80106dc:	b08d      	sub	sp, #52	; 0x34
 80106de:	ec57 6b10 	vmov	r6, r7, d0
 80106e2:	ec55 4b11 	vmov	r4, r5, d1
 80106e6:	f000 f963 	bl	80109b0 <__ieee754_pow>
 80106ea:	f999 3000 	ldrsb.w	r3, [r9]
 80106ee:	9300      	str	r3, [sp, #0]
 80106f0:	3301      	adds	r3, #1
 80106f2:	eeb0 8a40 	vmov.f32	s16, s0
 80106f6:	eef0 8a60 	vmov.f32	s17, s1
 80106fa:	46c8      	mov	r8, r9
 80106fc:	d05f      	beq.n	80107be <pow+0xee>
 80106fe:	4622      	mov	r2, r4
 8010700:	462b      	mov	r3, r5
 8010702:	4620      	mov	r0, r4
 8010704:	4629      	mov	r1, r5
 8010706:	f7f0 f9c9 	bl	8000a9c <__aeabi_dcmpun>
 801070a:	4683      	mov	fp, r0
 801070c:	2800      	cmp	r0, #0
 801070e:	d156      	bne.n	80107be <pow+0xee>
 8010710:	4632      	mov	r2, r6
 8010712:	463b      	mov	r3, r7
 8010714:	4630      	mov	r0, r6
 8010716:	4639      	mov	r1, r7
 8010718:	f7f0 f9c0 	bl	8000a9c <__aeabi_dcmpun>
 801071c:	9001      	str	r0, [sp, #4]
 801071e:	b1e8      	cbz	r0, 801075c <pow+0x8c>
 8010720:	2200      	movs	r2, #0
 8010722:	2300      	movs	r3, #0
 8010724:	4620      	mov	r0, r4
 8010726:	4629      	mov	r1, r5
 8010728:	f7f0 f986 	bl	8000a38 <__aeabi_dcmpeq>
 801072c:	2800      	cmp	r0, #0
 801072e:	d046      	beq.n	80107be <pow+0xee>
 8010730:	2301      	movs	r3, #1
 8010732:	9302      	str	r3, [sp, #8]
 8010734:	4b96      	ldr	r3, [pc, #600]	; (8010990 <pow+0x2c0>)
 8010736:	9303      	str	r3, [sp, #12]
 8010738:	4b96      	ldr	r3, [pc, #600]	; (8010994 <pow+0x2c4>)
 801073a:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 801073e:	2200      	movs	r2, #0
 8010740:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8010744:	9b00      	ldr	r3, [sp, #0]
 8010746:	2b02      	cmp	r3, #2
 8010748:	e9cd 6704 	strd	r6, r7, [sp, #16]
 801074c:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8010750:	d033      	beq.n	80107ba <pow+0xea>
 8010752:	a802      	add	r0, sp, #8
 8010754:	f000 fefb 	bl	801154e <matherr>
 8010758:	bb48      	cbnz	r0, 80107ae <pow+0xde>
 801075a:	e05d      	b.n	8010818 <pow+0x148>
 801075c:	f04f 0a00 	mov.w	sl, #0
 8010760:	f04f 0b00 	mov.w	fp, #0
 8010764:	4652      	mov	r2, sl
 8010766:	465b      	mov	r3, fp
 8010768:	4630      	mov	r0, r6
 801076a:	4639      	mov	r1, r7
 801076c:	f7f0 f964 	bl	8000a38 <__aeabi_dcmpeq>
 8010770:	ec4b ab19 	vmov	d9, sl, fp
 8010774:	2800      	cmp	r0, #0
 8010776:	d054      	beq.n	8010822 <pow+0x152>
 8010778:	4652      	mov	r2, sl
 801077a:	465b      	mov	r3, fp
 801077c:	4620      	mov	r0, r4
 801077e:	4629      	mov	r1, r5
 8010780:	f7f0 f95a 	bl	8000a38 <__aeabi_dcmpeq>
 8010784:	4680      	mov	r8, r0
 8010786:	b318      	cbz	r0, 80107d0 <pow+0x100>
 8010788:	2301      	movs	r3, #1
 801078a:	9302      	str	r3, [sp, #8]
 801078c:	4b80      	ldr	r3, [pc, #512]	; (8010990 <pow+0x2c0>)
 801078e:	9303      	str	r3, [sp, #12]
 8010790:	9b01      	ldr	r3, [sp, #4]
 8010792:	930a      	str	r3, [sp, #40]	; 0x28
 8010794:	9b00      	ldr	r3, [sp, #0]
 8010796:	e9cd 6704 	strd	r6, r7, [sp, #16]
 801079a:	e9cd 4506 	strd	r4, r5, [sp, #24]
 801079e:	e9cd ab08 	strd	sl, fp, [sp, #32]
 80107a2:	2b00      	cmp	r3, #0
 80107a4:	d0d5      	beq.n	8010752 <pow+0x82>
 80107a6:	4b7b      	ldr	r3, [pc, #492]	; (8010994 <pow+0x2c4>)
 80107a8:	2200      	movs	r2, #0
 80107aa:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80107ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80107b0:	b11b      	cbz	r3, 80107ba <pow+0xea>
 80107b2:	f7fe f97d 	bl	800eab0 <__errno>
 80107b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80107b8:	6003      	str	r3, [r0, #0]
 80107ba:	ed9d 8b08 	vldr	d8, [sp, #32]
 80107be:	eeb0 0a48 	vmov.f32	s0, s16
 80107c2:	eef0 0a68 	vmov.f32	s1, s17
 80107c6:	b00d      	add	sp, #52	; 0x34
 80107c8:	ecbd 8b04 	vpop	{d8-d9}
 80107cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80107d0:	ec45 4b10 	vmov	d0, r4, r5
 80107d4:	f000 feb3 	bl	801153e <finite>
 80107d8:	2800      	cmp	r0, #0
 80107da:	d0f0      	beq.n	80107be <pow+0xee>
 80107dc:	4652      	mov	r2, sl
 80107de:	465b      	mov	r3, fp
 80107e0:	4620      	mov	r0, r4
 80107e2:	4629      	mov	r1, r5
 80107e4:	f7f0 f932 	bl	8000a4c <__aeabi_dcmplt>
 80107e8:	2800      	cmp	r0, #0
 80107ea:	d0e8      	beq.n	80107be <pow+0xee>
 80107ec:	2301      	movs	r3, #1
 80107ee:	9302      	str	r3, [sp, #8]
 80107f0:	4b67      	ldr	r3, [pc, #412]	; (8010990 <pow+0x2c0>)
 80107f2:	9303      	str	r3, [sp, #12]
 80107f4:	f999 3000 	ldrsb.w	r3, [r9]
 80107f8:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 80107fc:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8010800:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8010804:	b913      	cbnz	r3, 801080c <pow+0x13c>
 8010806:	e9cd ab08 	strd	sl, fp, [sp, #32]
 801080a:	e7a2      	b.n	8010752 <pow+0x82>
 801080c:	4962      	ldr	r1, [pc, #392]	; (8010998 <pow+0x2c8>)
 801080e:	2000      	movs	r0, #0
 8010810:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8010814:	2b02      	cmp	r3, #2
 8010816:	d19c      	bne.n	8010752 <pow+0x82>
 8010818:	f7fe f94a 	bl	800eab0 <__errno>
 801081c:	2321      	movs	r3, #33	; 0x21
 801081e:	6003      	str	r3, [r0, #0]
 8010820:	e7c5      	b.n	80107ae <pow+0xde>
 8010822:	eeb0 0a48 	vmov.f32	s0, s16
 8010826:	eef0 0a68 	vmov.f32	s1, s17
 801082a:	f000 fe88 	bl	801153e <finite>
 801082e:	9000      	str	r0, [sp, #0]
 8010830:	2800      	cmp	r0, #0
 8010832:	f040 8081 	bne.w	8010938 <pow+0x268>
 8010836:	ec47 6b10 	vmov	d0, r6, r7
 801083a:	f000 fe80 	bl	801153e <finite>
 801083e:	2800      	cmp	r0, #0
 8010840:	d07a      	beq.n	8010938 <pow+0x268>
 8010842:	ec45 4b10 	vmov	d0, r4, r5
 8010846:	f000 fe7a 	bl	801153e <finite>
 801084a:	2800      	cmp	r0, #0
 801084c:	d074      	beq.n	8010938 <pow+0x268>
 801084e:	ec53 2b18 	vmov	r2, r3, d8
 8010852:	ee18 0a10 	vmov	r0, s16
 8010856:	4619      	mov	r1, r3
 8010858:	f7f0 f920 	bl	8000a9c <__aeabi_dcmpun>
 801085c:	f999 9000 	ldrsb.w	r9, [r9]
 8010860:	4b4b      	ldr	r3, [pc, #300]	; (8010990 <pow+0x2c0>)
 8010862:	b1b0      	cbz	r0, 8010892 <pow+0x1c2>
 8010864:	2201      	movs	r2, #1
 8010866:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801086a:	9b00      	ldr	r3, [sp, #0]
 801086c:	930a      	str	r3, [sp, #40]	; 0x28
 801086e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8010872:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8010876:	f1b9 0f00 	cmp.w	r9, #0
 801087a:	d0c4      	beq.n	8010806 <pow+0x136>
 801087c:	4652      	mov	r2, sl
 801087e:	465b      	mov	r3, fp
 8010880:	4650      	mov	r0, sl
 8010882:	4659      	mov	r1, fp
 8010884:	f7ef ff9a 	bl	80007bc <__aeabi_ddiv>
 8010888:	f1b9 0f02 	cmp.w	r9, #2
 801088c:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8010890:	e7c1      	b.n	8010816 <pow+0x146>
 8010892:	2203      	movs	r2, #3
 8010894:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8010898:	900a      	str	r0, [sp, #40]	; 0x28
 801089a:	4629      	mov	r1, r5
 801089c:	4620      	mov	r0, r4
 801089e:	2200      	movs	r2, #0
 80108a0:	4b3e      	ldr	r3, [pc, #248]	; (801099c <pow+0x2cc>)
 80108a2:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80108a6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80108aa:	f7ef fe5d 	bl	8000568 <__aeabi_dmul>
 80108ae:	4604      	mov	r4, r0
 80108b0:	460d      	mov	r5, r1
 80108b2:	f1b9 0f00 	cmp.w	r9, #0
 80108b6:	d124      	bne.n	8010902 <pow+0x232>
 80108b8:	4b39      	ldr	r3, [pc, #228]	; (80109a0 <pow+0x2d0>)
 80108ba:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 80108be:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80108c2:	4630      	mov	r0, r6
 80108c4:	4652      	mov	r2, sl
 80108c6:	465b      	mov	r3, fp
 80108c8:	4639      	mov	r1, r7
 80108ca:	f7f0 f8bf 	bl	8000a4c <__aeabi_dcmplt>
 80108ce:	2800      	cmp	r0, #0
 80108d0:	d056      	beq.n	8010980 <pow+0x2b0>
 80108d2:	ec45 4b10 	vmov	d0, r4, r5
 80108d6:	f000 fe47 	bl	8011568 <rint>
 80108da:	4622      	mov	r2, r4
 80108dc:	462b      	mov	r3, r5
 80108de:	ec51 0b10 	vmov	r0, r1, d0
 80108e2:	f7f0 f8a9 	bl	8000a38 <__aeabi_dcmpeq>
 80108e6:	b920      	cbnz	r0, 80108f2 <pow+0x222>
 80108e8:	4b2e      	ldr	r3, [pc, #184]	; (80109a4 <pow+0x2d4>)
 80108ea:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 80108ee:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80108f2:	f998 3000 	ldrsb.w	r3, [r8]
 80108f6:	2b02      	cmp	r3, #2
 80108f8:	d142      	bne.n	8010980 <pow+0x2b0>
 80108fa:	f7fe f8d9 	bl	800eab0 <__errno>
 80108fe:	2322      	movs	r3, #34	; 0x22
 8010900:	e78d      	b.n	801081e <pow+0x14e>
 8010902:	4b29      	ldr	r3, [pc, #164]	; (80109a8 <pow+0x2d8>)
 8010904:	2200      	movs	r2, #0
 8010906:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801090a:	4630      	mov	r0, r6
 801090c:	4652      	mov	r2, sl
 801090e:	465b      	mov	r3, fp
 8010910:	4639      	mov	r1, r7
 8010912:	f7f0 f89b 	bl	8000a4c <__aeabi_dcmplt>
 8010916:	2800      	cmp	r0, #0
 8010918:	d0eb      	beq.n	80108f2 <pow+0x222>
 801091a:	ec45 4b10 	vmov	d0, r4, r5
 801091e:	f000 fe23 	bl	8011568 <rint>
 8010922:	4622      	mov	r2, r4
 8010924:	462b      	mov	r3, r5
 8010926:	ec51 0b10 	vmov	r0, r1, d0
 801092a:	f7f0 f885 	bl	8000a38 <__aeabi_dcmpeq>
 801092e:	2800      	cmp	r0, #0
 8010930:	d1df      	bne.n	80108f2 <pow+0x222>
 8010932:	2200      	movs	r2, #0
 8010934:	4b18      	ldr	r3, [pc, #96]	; (8010998 <pow+0x2c8>)
 8010936:	e7da      	b.n	80108ee <pow+0x21e>
 8010938:	2200      	movs	r2, #0
 801093a:	2300      	movs	r3, #0
 801093c:	ec51 0b18 	vmov	r0, r1, d8
 8010940:	f7f0 f87a 	bl	8000a38 <__aeabi_dcmpeq>
 8010944:	2800      	cmp	r0, #0
 8010946:	f43f af3a 	beq.w	80107be <pow+0xee>
 801094a:	ec47 6b10 	vmov	d0, r6, r7
 801094e:	f000 fdf6 	bl	801153e <finite>
 8010952:	2800      	cmp	r0, #0
 8010954:	f43f af33 	beq.w	80107be <pow+0xee>
 8010958:	ec45 4b10 	vmov	d0, r4, r5
 801095c:	f000 fdef 	bl	801153e <finite>
 8010960:	2800      	cmp	r0, #0
 8010962:	f43f af2c 	beq.w	80107be <pow+0xee>
 8010966:	2304      	movs	r3, #4
 8010968:	9302      	str	r3, [sp, #8]
 801096a:	4b09      	ldr	r3, [pc, #36]	; (8010990 <pow+0x2c0>)
 801096c:	9303      	str	r3, [sp, #12]
 801096e:	2300      	movs	r3, #0
 8010970:	930a      	str	r3, [sp, #40]	; 0x28
 8010972:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8010976:	e9cd 4506 	strd	r4, r5, [sp, #24]
 801097a:	ed8d 9b08 	vstr	d9, [sp, #32]
 801097e:	e7b8      	b.n	80108f2 <pow+0x222>
 8010980:	a802      	add	r0, sp, #8
 8010982:	f000 fde4 	bl	801154e <matherr>
 8010986:	2800      	cmp	r0, #0
 8010988:	f47f af11 	bne.w	80107ae <pow+0xde>
 801098c:	e7b5      	b.n	80108fa <pow+0x22a>
 801098e:	bf00      	nop
 8010990:	08011fcf 	.word	0x08011fcf
 8010994:	3ff00000 	.word	0x3ff00000
 8010998:	fff00000 	.word	0xfff00000
 801099c:	3fe00000 	.word	0x3fe00000
 80109a0:	47efffff 	.word	0x47efffff
 80109a4:	c7efffff 	.word	0xc7efffff
 80109a8:	7ff00000 	.word	0x7ff00000
 80109ac:	200001e0 	.word	0x200001e0

080109b0 <__ieee754_pow>:
 80109b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80109b4:	b091      	sub	sp, #68	; 0x44
 80109b6:	ed8d 1b00 	vstr	d1, [sp]
 80109ba:	e9dd 2900 	ldrd	r2, r9, [sp]
 80109be:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 80109c2:	ea58 0302 	orrs.w	r3, r8, r2
 80109c6:	ec57 6b10 	vmov	r6, r7, d0
 80109ca:	f000 84be 	beq.w	801134a <__ieee754_pow+0x99a>
 80109ce:	4b7a      	ldr	r3, [pc, #488]	; (8010bb8 <__ieee754_pow+0x208>)
 80109d0:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 80109d4:	429c      	cmp	r4, r3
 80109d6:	463d      	mov	r5, r7
 80109d8:	ee10 aa10 	vmov	sl, s0
 80109dc:	dc09      	bgt.n	80109f2 <__ieee754_pow+0x42>
 80109de:	d103      	bne.n	80109e8 <__ieee754_pow+0x38>
 80109e0:	b93e      	cbnz	r6, 80109f2 <__ieee754_pow+0x42>
 80109e2:	45a0      	cmp	r8, r4
 80109e4:	dc0d      	bgt.n	8010a02 <__ieee754_pow+0x52>
 80109e6:	e001      	b.n	80109ec <__ieee754_pow+0x3c>
 80109e8:	4598      	cmp	r8, r3
 80109ea:	dc02      	bgt.n	80109f2 <__ieee754_pow+0x42>
 80109ec:	4598      	cmp	r8, r3
 80109ee:	d10e      	bne.n	8010a0e <__ieee754_pow+0x5e>
 80109f0:	b16a      	cbz	r2, 8010a0e <__ieee754_pow+0x5e>
 80109f2:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 80109f6:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80109fa:	ea54 030a 	orrs.w	r3, r4, sl
 80109fe:	f000 84a4 	beq.w	801134a <__ieee754_pow+0x99a>
 8010a02:	486e      	ldr	r0, [pc, #440]	; (8010bbc <__ieee754_pow+0x20c>)
 8010a04:	b011      	add	sp, #68	; 0x44
 8010a06:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010a0a:	f000 bda5 	b.w	8011558 <nan>
 8010a0e:	2d00      	cmp	r5, #0
 8010a10:	da53      	bge.n	8010aba <__ieee754_pow+0x10a>
 8010a12:	4b6b      	ldr	r3, [pc, #428]	; (8010bc0 <__ieee754_pow+0x210>)
 8010a14:	4598      	cmp	r8, r3
 8010a16:	dc4d      	bgt.n	8010ab4 <__ieee754_pow+0x104>
 8010a18:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8010a1c:	4598      	cmp	r8, r3
 8010a1e:	dd4c      	ble.n	8010aba <__ieee754_pow+0x10a>
 8010a20:	ea4f 5328 	mov.w	r3, r8, asr #20
 8010a24:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8010a28:	2b14      	cmp	r3, #20
 8010a2a:	dd26      	ble.n	8010a7a <__ieee754_pow+0xca>
 8010a2c:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8010a30:	fa22 f103 	lsr.w	r1, r2, r3
 8010a34:	fa01 f303 	lsl.w	r3, r1, r3
 8010a38:	4293      	cmp	r3, r2
 8010a3a:	d13e      	bne.n	8010aba <__ieee754_pow+0x10a>
 8010a3c:	f001 0101 	and.w	r1, r1, #1
 8010a40:	f1c1 0b02 	rsb	fp, r1, #2
 8010a44:	2a00      	cmp	r2, #0
 8010a46:	d15b      	bne.n	8010b00 <__ieee754_pow+0x150>
 8010a48:	4b5b      	ldr	r3, [pc, #364]	; (8010bb8 <__ieee754_pow+0x208>)
 8010a4a:	4598      	cmp	r8, r3
 8010a4c:	d124      	bne.n	8010a98 <__ieee754_pow+0xe8>
 8010a4e:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8010a52:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8010a56:	ea53 030a 	orrs.w	r3, r3, sl
 8010a5a:	f000 8476 	beq.w	801134a <__ieee754_pow+0x99a>
 8010a5e:	4b59      	ldr	r3, [pc, #356]	; (8010bc4 <__ieee754_pow+0x214>)
 8010a60:	429c      	cmp	r4, r3
 8010a62:	dd2d      	ble.n	8010ac0 <__ieee754_pow+0x110>
 8010a64:	f1b9 0f00 	cmp.w	r9, #0
 8010a68:	f280 8473 	bge.w	8011352 <__ieee754_pow+0x9a2>
 8010a6c:	2000      	movs	r0, #0
 8010a6e:	2100      	movs	r1, #0
 8010a70:	ec41 0b10 	vmov	d0, r0, r1
 8010a74:	b011      	add	sp, #68	; 0x44
 8010a76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010a7a:	2a00      	cmp	r2, #0
 8010a7c:	d13e      	bne.n	8010afc <__ieee754_pow+0x14c>
 8010a7e:	f1c3 0314 	rsb	r3, r3, #20
 8010a82:	fa48 f103 	asr.w	r1, r8, r3
 8010a86:	fa01 f303 	lsl.w	r3, r1, r3
 8010a8a:	4543      	cmp	r3, r8
 8010a8c:	f040 8469 	bne.w	8011362 <__ieee754_pow+0x9b2>
 8010a90:	f001 0101 	and.w	r1, r1, #1
 8010a94:	f1c1 0b02 	rsb	fp, r1, #2
 8010a98:	4b4b      	ldr	r3, [pc, #300]	; (8010bc8 <__ieee754_pow+0x218>)
 8010a9a:	4598      	cmp	r8, r3
 8010a9c:	d118      	bne.n	8010ad0 <__ieee754_pow+0x120>
 8010a9e:	f1b9 0f00 	cmp.w	r9, #0
 8010aa2:	f280 845a 	bge.w	801135a <__ieee754_pow+0x9aa>
 8010aa6:	4948      	ldr	r1, [pc, #288]	; (8010bc8 <__ieee754_pow+0x218>)
 8010aa8:	4632      	mov	r2, r6
 8010aaa:	463b      	mov	r3, r7
 8010aac:	2000      	movs	r0, #0
 8010aae:	f7ef fe85 	bl	80007bc <__aeabi_ddiv>
 8010ab2:	e7dd      	b.n	8010a70 <__ieee754_pow+0xc0>
 8010ab4:	f04f 0b02 	mov.w	fp, #2
 8010ab8:	e7c4      	b.n	8010a44 <__ieee754_pow+0x94>
 8010aba:	f04f 0b00 	mov.w	fp, #0
 8010abe:	e7c1      	b.n	8010a44 <__ieee754_pow+0x94>
 8010ac0:	f1b9 0f00 	cmp.w	r9, #0
 8010ac4:	dad2      	bge.n	8010a6c <__ieee754_pow+0xbc>
 8010ac6:	e9dd 0300 	ldrd	r0, r3, [sp]
 8010aca:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8010ace:	e7cf      	b.n	8010a70 <__ieee754_pow+0xc0>
 8010ad0:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8010ad4:	d106      	bne.n	8010ae4 <__ieee754_pow+0x134>
 8010ad6:	4632      	mov	r2, r6
 8010ad8:	463b      	mov	r3, r7
 8010ada:	4610      	mov	r0, r2
 8010adc:	4619      	mov	r1, r3
 8010ade:	f7ef fd43 	bl	8000568 <__aeabi_dmul>
 8010ae2:	e7c5      	b.n	8010a70 <__ieee754_pow+0xc0>
 8010ae4:	4b39      	ldr	r3, [pc, #228]	; (8010bcc <__ieee754_pow+0x21c>)
 8010ae6:	4599      	cmp	r9, r3
 8010ae8:	d10a      	bne.n	8010b00 <__ieee754_pow+0x150>
 8010aea:	2d00      	cmp	r5, #0
 8010aec:	db08      	blt.n	8010b00 <__ieee754_pow+0x150>
 8010aee:	ec47 6b10 	vmov	d0, r6, r7
 8010af2:	b011      	add	sp, #68	; 0x44
 8010af4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010af8:	f000 bc68 	b.w	80113cc <__ieee754_sqrt>
 8010afc:	f04f 0b00 	mov.w	fp, #0
 8010b00:	ec47 6b10 	vmov	d0, r6, r7
 8010b04:	f000 fd12 	bl	801152c <fabs>
 8010b08:	ec51 0b10 	vmov	r0, r1, d0
 8010b0c:	f1ba 0f00 	cmp.w	sl, #0
 8010b10:	d127      	bne.n	8010b62 <__ieee754_pow+0x1b2>
 8010b12:	b124      	cbz	r4, 8010b1e <__ieee754_pow+0x16e>
 8010b14:	4b2c      	ldr	r3, [pc, #176]	; (8010bc8 <__ieee754_pow+0x218>)
 8010b16:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8010b1a:	429a      	cmp	r2, r3
 8010b1c:	d121      	bne.n	8010b62 <__ieee754_pow+0x1b2>
 8010b1e:	f1b9 0f00 	cmp.w	r9, #0
 8010b22:	da05      	bge.n	8010b30 <__ieee754_pow+0x180>
 8010b24:	4602      	mov	r2, r0
 8010b26:	460b      	mov	r3, r1
 8010b28:	2000      	movs	r0, #0
 8010b2a:	4927      	ldr	r1, [pc, #156]	; (8010bc8 <__ieee754_pow+0x218>)
 8010b2c:	f7ef fe46 	bl	80007bc <__aeabi_ddiv>
 8010b30:	2d00      	cmp	r5, #0
 8010b32:	da9d      	bge.n	8010a70 <__ieee754_pow+0xc0>
 8010b34:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8010b38:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8010b3c:	ea54 030b 	orrs.w	r3, r4, fp
 8010b40:	d108      	bne.n	8010b54 <__ieee754_pow+0x1a4>
 8010b42:	4602      	mov	r2, r0
 8010b44:	460b      	mov	r3, r1
 8010b46:	4610      	mov	r0, r2
 8010b48:	4619      	mov	r1, r3
 8010b4a:	f7ef fb55 	bl	80001f8 <__aeabi_dsub>
 8010b4e:	4602      	mov	r2, r0
 8010b50:	460b      	mov	r3, r1
 8010b52:	e7ac      	b.n	8010aae <__ieee754_pow+0xfe>
 8010b54:	f1bb 0f01 	cmp.w	fp, #1
 8010b58:	d18a      	bne.n	8010a70 <__ieee754_pow+0xc0>
 8010b5a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010b5e:	4619      	mov	r1, r3
 8010b60:	e786      	b.n	8010a70 <__ieee754_pow+0xc0>
 8010b62:	0fed      	lsrs	r5, r5, #31
 8010b64:	1e6b      	subs	r3, r5, #1
 8010b66:	930d      	str	r3, [sp, #52]	; 0x34
 8010b68:	ea5b 0303 	orrs.w	r3, fp, r3
 8010b6c:	d102      	bne.n	8010b74 <__ieee754_pow+0x1c4>
 8010b6e:	4632      	mov	r2, r6
 8010b70:	463b      	mov	r3, r7
 8010b72:	e7e8      	b.n	8010b46 <__ieee754_pow+0x196>
 8010b74:	4b16      	ldr	r3, [pc, #88]	; (8010bd0 <__ieee754_pow+0x220>)
 8010b76:	4598      	cmp	r8, r3
 8010b78:	f340 80fe 	ble.w	8010d78 <__ieee754_pow+0x3c8>
 8010b7c:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8010b80:	4598      	cmp	r8, r3
 8010b82:	dd0a      	ble.n	8010b9a <__ieee754_pow+0x1ea>
 8010b84:	4b0f      	ldr	r3, [pc, #60]	; (8010bc4 <__ieee754_pow+0x214>)
 8010b86:	429c      	cmp	r4, r3
 8010b88:	dc0d      	bgt.n	8010ba6 <__ieee754_pow+0x1f6>
 8010b8a:	f1b9 0f00 	cmp.w	r9, #0
 8010b8e:	f6bf af6d 	bge.w	8010a6c <__ieee754_pow+0xbc>
 8010b92:	a307      	add	r3, pc, #28	; (adr r3, 8010bb0 <__ieee754_pow+0x200>)
 8010b94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b98:	e79f      	b.n	8010ada <__ieee754_pow+0x12a>
 8010b9a:	4b0e      	ldr	r3, [pc, #56]	; (8010bd4 <__ieee754_pow+0x224>)
 8010b9c:	429c      	cmp	r4, r3
 8010b9e:	ddf4      	ble.n	8010b8a <__ieee754_pow+0x1da>
 8010ba0:	4b09      	ldr	r3, [pc, #36]	; (8010bc8 <__ieee754_pow+0x218>)
 8010ba2:	429c      	cmp	r4, r3
 8010ba4:	dd18      	ble.n	8010bd8 <__ieee754_pow+0x228>
 8010ba6:	f1b9 0f00 	cmp.w	r9, #0
 8010baa:	dcf2      	bgt.n	8010b92 <__ieee754_pow+0x1e2>
 8010bac:	e75e      	b.n	8010a6c <__ieee754_pow+0xbc>
 8010bae:	bf00      	nop
 8010bb0:	8800759c 	.word	0x8800759c
 8010bb4:	7e37e43c 	.word	0x7e37e43c
 8010bb8:	7ff00000 	.word	0x7ff00000
 8010bbc:	08011ecd 	.word	0x08011ecd
 8010bc0:	433fffff 	.word	0x433fffff
 8010bc4:	3fefffff 	.word	0x3fefffff
 8010bc8:	3ff00000 	.word	0x3ff00000
 8010bcc:	3fe00000 	.word	0x3fe00000
 8010bd0:	41e00000 	.word	0x41e00000
 8010bd4:	3feffffe 	.word	0x3feffffe
 8010bd8:	2200      	movs	r2, #0
 8010bda:	4b63      	ldr	r3, [pc, #396]	; (8010d68 <__ieee754_pow+0x3b8>)
 8010bdc:	f7ef fb0c 	bl	80001f8 <__aeabi_dsub>
 8010be0:	a355      	add	r3, pc, #340	; (adr r3, 8010d38 <__ieee754_pow+0x388>)
 8010be2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010be6:	4604      	mov	r4, r0
 8010be8:	460d      	mov	r5, r1
 8010bea:	f7ef fcbd 	bl	8000568 <__aeabi_dmul>
 8010bee:	a354      	add	r3, pc, #336	; (adr r3, 8010d40 <__ieee754_pow+0x390>)
 8010bf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010bf4:	4606      	mov	r6, r0
 8010bf6:	460f      	mov	r7, r1
 8010bf8:	4620      	mov	r0, r4
 8010bfa:	4629      	mov	r1, r5
 8010bfc:	f7ef fcb4 	bl	8000568 <__aeabi_dmul>
 8010c00:	2200      	movs	r2, #0
 8010c02:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010c06:	4b59      	ldr	r3, [pc, #356]	; (8010d6c <__ieee754_pow+0x3bc>)
 8010c08:	4620      	mov	r0, r4
 8010c0a:	4629      	mov	r1, r5
 8010c0c:	f7ef fcac 	bl	8000568 <__aeabi_dmul>
 8010c10:	4602      	mov	r2, r0
 8010c12:	460b      	mov	r3, r1
 8010c14:	a14c      	add	r1, pc, #304	; (adr r1, 8010d48 <__ieee754_pow+0x398>)
 8010c16:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010c1a:	f7ef faed 	bl	80001f8 <__aeabi_dsub>
 8010c1e:	4622      	mov	r2, r4
 8010c20:	462b      	mov	r3, r5
 8010c22:	f7ef fca1 	bl	8000568 <__aeabi_dmul>
 8010c26:	4602      	mov	r2, r0
 8010c28:	460b      	mov	r3, r1
 8010c2a:	2000      	movs	r0, #0
 8010c2c:	4950      	ldr	r1, [pc, #320]	; (8010d70 <__ieee754_pow+0x3c0>)
 8010c2e:	f7ef fae3 	bl	80001f8 <__aeabi_dsub>
 8010c32:	4622      	mov	r2, r4
 8010c34:	462b      	mov	r3, r5
 8010c36:	4680      	mov	r8, r0
 8010c38:	4689      	mov	r9, r1
 8010c3a:	4620      	mov	r0, r4
 8010c3c:	4629      	mov	r1, r5
 8010c3e:	f7ef fc93 	bl	8000568 <__aeabi_dmul>
 8010c42:	4602      	mov	r2, r0
 8010c44:	460b      	mov	r3, r1
 8010c46:	4640      	mov	r0, r8
 8010c48:	4649      	mov	r1, r9
 8010c4a:	f7ef fc8d 	bl	8000568 <__aeabi_dmul>
 8010c4e:	a340      	add	r3, pc, #256	; (adr r3, 8010d50 <__ieee754_pow+0x3a0>)
 8010c50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c54:	f7ef fc88 	bl	8000568 <__aeabi_dmul>
 8010c58:	4602      	mov	r2, r0
 8010c5a:	460b      	mov	r3, r1
 8010c5c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010c60:	f7ef faca 	bl	80001f8 <__aeabi_dsub>
 8010c64:	4602      	mov	r2, r0
 8010c66:	460b      	mov	r3, r1
 8010c68:	4604      	mov	r4, r0
 8010c6a:	460d      	mov	r5, r1
 8010c6c:	4630      	mov	r0, r6
 8010c6e:	4639      	mov	r1, r7
 8010c70:	f7ef fac4 	bl	80001fc <__adddf3>
 8010c74:	2000      	movs	r0, #0
 8010c76:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010c7a:	4632      	mov	r2, r6
 8010c7c:	463b      	mov	r3, r7
 8010c7e:	f7ef fabb 	bl	80001f8 <__aeabi_dsub>
 8010c82:	4602      	mov	r2, r0
 8010c84:	460b      	mov	r3, r1
 8010c86:	4620      	mov	r0, r4
 8010c88:	4629      	mov	r1, r5
 8010c8a:	f7ef fab5 	bl	80001f8 <__aeabi_dsub>
 8010c8e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8010c90:	f10b 33ff 	add.w	r3, fp, #4294967295
 8010c94:	4313      	orrs	r3, r2
 8010c96:	4606      	mov	r6, r0
 8010c98:	460f      	mov	r7, r1
 8010c9a:	f040 81eb 	bne.w	8011074 <__ieee754_pow+0x6c4>
 8010c9e:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 8010d58 <__ieee754_pow+0x3a8>
 8010ca2:	e9dd 4500 	ldrd	r4, r5, [sp]
 8010ca6:	2400      	movs	r4, #0
 8010ca8:	4622      	mov	r2, r4
 8010caa:	462b      	mov	r3, r5
 8010cac:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010cb0:	ed8d 7b02 	vstr	d7, [sp, #8]
 8010cb4:	f7ef faa0 	bl	80001f8 <__aeabi_dsub>
 8010cb8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010cbc:	f7ef fc54 	bl	8000568 <__aeabi_dmul>
 8010cc0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010cc4:	4680      	mov	r8, r0
 8010cc6:	4689      	mov	r9, r1
 8010cc8:	4630      	mov	r0, r6
 8010cca:	4639      	mov	r1, r7
 8010ccc:	f7ef fc4c 	bl	8000568 <__aeabi_dmul>
 8010cd0:	4602      	mov	r2, r0
 8010cd2:	460b      	mov	r3, r1
 8010cd4:	4640      	mov	r0, r8
 8010cd6:	4649      	mov	r1, r9
 8010cd8:	f7ef fa90 	bl	80001fc <__adddf3>
 8010cdc:	4622      	mov	r2, r4
 8010cde:	462b      	mov	r3, r5
 8010ce0:	4680      	mov	r8, r0
 8010ce2:	4689      	mov	r9, r1
 8010ce4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010ce8:	f7ef fc3e 	bl	8000568 <__aeabi_dmul>
 8010cec:	460b      	mov	r3, r1
 8010cee:	4604      	mov	r4, r0
 8010cf0:	460d      	mov	r5, r1
 8010cf2:	4602      	mov	r2, r0
 8010cf4:	4649      	mov	r1, r9
 8010cf6:	4640      	mov	r0, r8
 8010cf8:	e9cd 4500 	strd	r4, r5, [sp]
 8010cfc:	f7ef fa7e 	bl	80001fc <__adddf3>
 8010d00:	4b1c      	ldr	r3, [pc, #112]	; (8010d74 <__ieee754_pow+0x3c4>)
 8010d02:	4299      	cmp	r1, r3
 8010d04:	4606      	mov	r6, r0
 8010d06:	460f      	mov	r7, r1
 8010d08:	468b      	mov	fp, r1
 8010d0a:	f340 82f7 	ble.w	80112fc <__ieee754_pow+0x94c>
 8010d0e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8010d12:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8010d16:	4303      	orrs	r3, r0
 8010d18:	f000 81ea 	beq.w	80110f0 <__ieee754_pow+0x740>
 8010d1c:	a310      	add	r3, pc, #64	; (adr r3, 8010d60 <__ieee754_pow+0x3b0>)
 8010d1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d22:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010d26:	f7ef fc1f 	bl	8000568 <__aeabi_dmul>
 8010d2a:	a30d      	add	r3, pc, #52	; (adr r3, 8010d60 <__ieee754_pow+0x3b0>)
 8010d2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d30:	e6d5      	b.n	8010ade <__ieee754_pow+0x12e>
 8010d32:	bf00      	nop
 8010d34:	f3af 8000 	nop.w
 8010d38:	60000000 	.word	0x60000000
 8010d3c:	3ff71547 	.word	0x3ff71547
 8010d40:	f85ddf44 	.word	0xf85ddf44
 8010d44:	3e54ae0b 	.word	0x3e54ae0b
 8010d48:	55555555 	.word	0x55555555
 8010d4c:	3fd55555 	.word	0x3fd55555
 8010d50:	652b82fe 	.word	0x652b82fe
 8010d54:	3ff71547 	.word	0x3ff71547
 8010d58:	00000000 	.word	0x00000000
 8010d5c:	bff00000 	.word	0xbff00000
 8010d60:	8800759c 	.word	0x8800759c
 8010d64:	7e37e43c 	.word	0x7e37e43c
 8010d68:	3ff00000 	.word	0x3ff00000
 8010d6c:	3fd00000 	.word	0x3fd00000
 8010d70:	3fe00000 	.word	0x3fe00000
 8010d74:	408fffff 	.word	0x408fffff
 8010d78:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8010d7c:	f04f 0200 	mov.w	r2, #0
 8010d80:	da05      	bge.n	8010d8e <__ieee754_pow+0x3de>
 8010d82:	4bd3      	ldr	r3, [pc, #844]	; (80110d0 <__ieee754_pow+0x720>)
 8010d84:	f7ef fbf0 	bl	8000568 <__aeabi_dmul>
 8010d88:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8010d8c:	460c      	mov	r4, r1
 8010d8e:	1523      	asrs	r3, r4, #20
 8010d90:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8010d94:	4413      	add	r3, r2
 8010d96:	9309      	str	r3, [sp, #36]	; 0x24
 8010d98:	4bce      	ldr	r3, [pc, #824]	; (80110d4 <__ieee754_pow+0x724>)
 8010d9a:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8010d9e:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8010da2:	429c      	cmp	r4, r3
 8010da4:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8010da8:	dd08      	ble.n	8010dbc <__ieee754_pow+0x40c>
 8010daa:	4bcb      	ldr	r3, [pc, #812]	; (80110d8 <__ieee754_pow+0x728>)
 8010dac:	429c      	cmp	r4, r3
 8010dae:	f340 815e 	ble.w	801106e <__ieee754_pow+0x6be>
 8010db2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010db4:	3301      	adds	r3, #1
 8010db6:	9309      	str	r3, [sp, #36]	; 0x24
 8010db8:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8010dbc:	f04f 0a00 	mov.w	sl, #0
 8010dc0:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 8010dc4:	930c      	str	r3, [sp, #48]	; 0x30
 8010dc6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010dc8:	4bc4      	ldr	r3, [pc, #784]	; (80110dc <__ieee754_pow+0x72c>)
 8010dca:	4413      	add	r3, r2
 8010dcc:	ed93 7b00 	vldr	d7, [r3]
 8010dd0:	4629      	mov	r1, r5
 8010dd2:	ec53 2b17 	vmov	r2, r3, d7
 8010dd6:	ed8d 7b06 	vstr	d7, [sp, #24]
 8010dda:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8010dde:	f7ef fa0b 	bl	80001f8 <__aeabi_dsub>
 8010de2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8010de6:	4606      	mov	r6, r0
 8010de8:	460f      	mov	r7, r1
 8010dea:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010dee:	f7ef fa05 	bl	80001fc <__adddf3>
 8010df2:	4602      	mov	r2, r0
 8010df4:	460b      	mov	r3, r1
 8010df6:	2000      	movs	r0, #0
 8010df8:	49b9      	ldr	r1, [pc, #740]	; (80110e0 <__ieee754_pow+0x730>)
 8010dfa:	f7ef fcdf 	bl	80007bc <__aeabi_ddiv>
 8010dfe:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8010e02:	4602      	mov	r2, r0
 8010e04:	460b      	mov	r3, r1
 8010e06:	4630      	mov	r0, r6
 8010e08:	4639      	mov	r1, r7
 8010e0a:	f7ef fbad 	bl	8000568 <__aeabi_dmul>
 8010e0e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010e12:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8010e16:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8010e1a:	2300      	movs	r3, #0
 8010e1c:	9302      	str	r3, [sp, #8]
 8010e1e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8010e22:	106d      	asrs	r5, r5, #1
 8010e24:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8010e28:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8010e2c:	2200      	movs	r2, #0
 8010e2e:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 8010e32:	4640      	mov	r0, r8
 8010e34:	4649      	mov	r1, r9
 8010e36:	4614      	mov	r4, r2
 8010e38:	461d      	mov	r5, r3
 8010e3a:	f7ef fb95 	bl	8000568 <__aeabi_dmul>
 8010e3e:	4602      	mov	r2, r0
 8010e40:	460b      	mov	r3, r1
 8010e42:	4630      	mov	r0, r6
 8010e44:	4639      	mov	r1, r7
 8010e46:	f7ef f9d7 	bl	80001f8 <__aeabi_dsub>
 8010e4a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8010e4e:	4606      	mov	r6, r0
 8010e50:	460f      	mov	r7, r1
 8010e52:	4620      	mov	r0, r4
 8010e54:	4629      	mov	r1, r5
 8010e56:	f7ef f9cf 	bl	80001f8 <__aeabi_dsub>
 8010e5a:	4602      	mov	r2, r0
 8010e5c:	460b      	mov	r3, r1
 8010e5e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8010e62:	f7ef f9c9 	bl	80001f8 <__aeabi_dsub>
 8010e66:	4642      	mov	r2, r8
 8010e68:	464b      	mov	r3, r9
 8010e6a:	f7ef fb7d 	bl	8000568 <__aeabi_dmul>
 8010e6e:	4602      	mov	r2, r0
 8010e70:	460b      	mov	r3, r1
 8010e72:	4630      	mov	r0, r6
 8010e74:	4639      	mov	r1, r7
 8010e76:	f7ef f9bf 	bl	80001f8 <__aeabi_dsub>
 8010e7a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8010e7e:	f7ef fb73 	bl	8000568 <__aeabi_dmul>
 8010e82:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010e86:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8010e8a:	4610      	mov	r0, r2
 8010e8c:	4619      	mov	r1, r3
 8010e8e:	f7ef fb6b 	bl	8000568 <__aeabi_dmul>
 8010e92:	a37b      	add	r3, pc, #492	; (adr r3, 8011080 <__ieee754_pow+0x6d0>)
 8010e94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e98:	4604      	mov	r4, r0
 8010e9a:	460d      	mov	r5, r1
 8010e9c:	f7ef fb64 	bl	8000568 <__aeabi_dmul>
 8010ea0:	a379      	add	r3, pc, #484	; (adr r3, 8011088 <__ieee754_pow+0x6d8>)
 8010ea2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ea6:	f7ef f9a9 	bl	80001fc <__adddf3>
 8010eaa:	4622      	mov	r2, r4
 8010eac:	462b      	mov	r3, r5
 8010eae:	f7ef fb5b 	bl	8000568 <__aeabi_dmul>
 8010eb2:	a377      	add	r3, pc, #476	; (adr r3, 8011090 <__ieee754_pow+0x6e0>)
 8010eb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010eb8:	f7ef f9a0 	bl	80001fc <__adddf3>
 8010ebc:	4622      	mov	r2, r4
 8010ebe:	462b      	mov	r3, r5
 8010ec0:	f7ef fb52 	bl	8000568 <__aeabi_dmul>
 8010ec4:	a374      	add	r3, pc, #464	; (adr r3, 8011098 <__ieee754_pow+0x6e8>)
 8010ec6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010eca:	f7ef f997 	bl	80001fc <__adddf3>
 8010ece:	4622      	mov	r2, r4
 8010ed0:	462b      	mov	r3, r5
 8010ed2:	f7ef fb49 	bl	8000568 <__aeabi_dmul>
 8010ed6:	a372      	add	r3, pc, #456	; (adr r3, 80110a0 <__ieee754_pow+0x6f0>)
 8010ed8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010edc:	f7ef f98e 	bl	80001fc <__adddf3>
 8010ee0:	4622      	mov	r2, r4
 8010ee2:	462b      	mov	r3, r5
 8010ee4:	f7ef fb40 	bl	8000568 <__aeabi_dmul>
 8010ee8:	a36f      	add	r3, pc, #444	; (adr r3, 80110a8 <__ieee754_pow+0x6f8>)
 8010eea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010eee:	f7ef f985 	bl	80001fc <__adddf3>
 8010ef2:	4622      	mov	r2, r4
 8010ef4:	4606      	mov	r6, r0
 8010ef6:	460f      	mov	r7, r1
 8010ef8:	462b      	mov	r3, r5
 8010efa:	4620      	mov	r0, r4
 8010efc:	4629      	mov	r1, r5
 8010efe:	f7ef fb33 	bl	8000568 <__aeabi_dmul>
 8010f02:	4602      	mov	r2, r0
 8010f04:	460b      	mov	r3, r1
 8010f06:	4630      	mov	r0, r6
 8010f08:	4639      	mov	r1, r7
 8010f0a:	f7ef fb2d 	bl	8000568 <__aeabi_dmul>
 8010f0e:	4642      	mov	r2, r8
 8010f10:	4604      	mov	r4, r0
 8010f12:	460d      	mov	r5, r1
 8010f14:	464b      	mov	r3, r9
 8010f16:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010f1a:	f7ef f96f 	bl	80001fc <__adddf3>
 8010f1e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8010f22:	f7ef fb21 	bl	8000568 <__aeabi_dmul>
 8010f26:	4622      	mov	r2, r4
 8010f28:	462b      	mov	r3, r5
 8010f2a:	f7ef f967 	bl	80001fc <__adddf3>
 8010f2e:	4642      	mov	r2, r8
 8010f30:	4606      	mov	r6, r0
 8010f32:	460f      	mov	r7, r1
 8010f34:	464b      	mov	r3, r9
 8010f36:	4640      	mov	r0, r8
 8010f38:	4649      	mov	r1, r9
 8010f3a:	f7ef fb15 	bl	8000568 <__aeabi_dmul>
 8010f3e:	2200      	movs	r2, #0
 8010f40:	4b68      	ldr	r3, [pc, #416]	; (80110e4 <__ieee754_pow+0x734>)
 8010f42:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8010f46:	f7ef f959 	bl	80001fc <__adddf3>
 8010f4a:	4632      	mov	r2, r6
 8010f4c:	463b      	mov	r3, r7
 8010f4e:	f7ef f955 	bl	80001fc <__adddf3>
 8010f52:	9802      	ldr	r0, [sp, #8]
 8010f54:	460d      	mov	r5, r1
 8010f56:	4604      	mov	r4, r0
 8010f58:	4602      	mov	r2, r0
 8010f5a:	460b      	mov	r3, r1
 8010f5c:	4640      	mov	r0, r8
 8010f5e:	4649      	mov	r1, r9
 8010f60:	f7ef fb02 	bl	8000568 <__aeabi_dmul>
 8010f64:	2200      	movs	r2, #0
 8010f66:	4680      	mov	r8, r0
 8010f68:	4689      	mov	r9, r1
 8010f6a:	4b5e      	ldr	r3, [pc, #376]	; (80110e4 <__ieee754_pow+0x734>)
 8010f6c:	4620      	mov	r0, r4
 8010f6e:	4629      	mov	r1, r5
 8010f70:	f7ef f942 	bl	80001f8 <__aeabi_dsub>
 8010f74:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8010f78:	f7ef f93e 	bl	80001f8 <__aeabi_dsub>
 8010f7c:	4602      	mov	r2, r0
 8010f7e:	460b      	mov	r3, r1
 8010f80:	4630      	mov	r0, r6
 8010f82:	4639      	mov	r1, r7
 8010f84:	f7ef f938 	bl	80001f8 <__aeabi_dsub>
 8010f88:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010f8c:	f7ef faec 	bl	8000568 <__aeabi_dmul>
 8010f90:	4622      	mov	r2, r4
 8010f92:	4606      	mov	r6, r0
 8010f94:	460f      	mov	r7, r1
 8010f96:	462b      	mov	r3, r5
 8010f98:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010f9c:	f7ef fae4 	bl	8000568 <__aeabi_dmul>
 8010fa0:	4602      	mov	r2, r0
 8010fa2:	460b      	mov	r3, r1
 8010fa4:	4630      	mov	r0, r6
 8010fa6:	4639      	mov	r1, r7
 8010fa8:	f7ef f928 	bl	80001fc <__adddf3>
 8010fac:	4606      	mov	r6, r0
 8010fae:	460f      	mov	r7, r1
 8010fb0:	4602      	mov	r2, r0
 8010fb2:	460b      	mov	r3, r1
 8010fb4:	4640      	mov	r0, r8
 8010fb6:	4649      	mov	r1, r9
 8010fb8:	f7ef f920 	bl	80001fc <__adddf3>
 8010fbc:	9802      	ldr	r0, [sp, #8]
 8010fbe:	a33c      	add	r3, pc, #240	; (adr r3, 80110b0 <__ieee754_pow+0x700>)
 8010fc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010fc4:	4604      	mov	r4, r0
 8010fc6:	460d      	mov	r5, r1
 8010fc8:	f7ef face 	bl	8000568 <__aeabi_dmul>
 8010fcc:	4642      	mov	r2, r8
 8010fce:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8010fd2:	464b      	mov	r3, r9
 8010fd4:	4620      	mov	r0, r4
 8010fd6:	4629      	mov	r1, r5
 8010fd8:	f7ef f90e 	bl	80001f8 <__aeabi_dsub>
 8010fdc:	4602      	mov	r2, r0
 8010fde:	460b      	mov	r3, r1
 8010fe0:	4630      	mov	r0, r6
 8010fe2:	4639      	mov	r1, r7
 8010fe4:	f7ef f908 	bl	80001f8 <__aeabi_dsub>
 8010fe8:	a333      	add	r3, pc, #204	; (adr r3, 80110b8 <__ieee754_pow+0x708>)
 8010fea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010fee:	f7ef fabb 	bl	8000568 <__aeabi_dmul>
 8010ff2:	a333      	add	r3, pc, #204	; (adr r3, 80110c0 <__ieee754_pow+0x710>)
 8010ff4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ff8:	4606      	mov	r6, r0
 8010ffa:	460f      	mov	r7, r1
 8010ffc:	4620      	mov	r0, r4
 8010ffe:	4629      	mov	r1, r5
 8011000:	f7ef fab2 	bl	8000568 <__aeabi_dmul>
 8011004:	4602      	mov	r2, r0
 8011006:	460b      	mov	r3, r1
 8011008:	4630      	mov	r0, r6
 801100a:	4639      	mov	r1, r7
 801100c:	f7ef f8f6 	bl	80001fc <__adddf3>
 8011010:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8011012:	4b35      	ldr	r3, [pc, #212]	; (80110e8 <__ieee754_pow+0x738>)
 8011014:	4413      	add	r3, r2
 8011016:	e9d3 2300 	ldrd	r2, r3, [r3]
 801101a:	f7ef f8ef 	bl	80001fc <__adddf3>
 801101e:	4604      	mov	r4, r0
 8011020:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011022:	460d      	mov	r5, r1
 8011024:	f7ef fa36 	bl	8000494 <__aeabi_i2d>
 8011028:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801102a:	4b30      	ldr	r3, [pc, #192]	; (80110ec <__ieee754_pow+0x73c>)
 801102c:	4413      	add	r3, r2
 801102e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8011032:	4606      	mov	r6, r0
 8011034:	460f      	mov	r7, r1
 8011036:	4622      	mov	r2, r4
 8011038:	462b      	mov	r3, r5
 801103a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801103e:	f7ef f8dd 	bl	80001fc <__adddf3>
 8011042:	4642      	mov	r2, r8
 8011044:	464b      	mov	r3, r9
 8011046:	f7ef f8d9 	bl	80001fc <__adddf3>
 801104a:	4632      	mov	r2, r6
 801104c:	463b      	mov	r3, r7
 801104e:	f7ef f8d5 	bl	80001fc <__adddf3>
 8011052:	9802      	ldr	r0, [sp, #8]
 8011054:	4632      	mov	r2, r6
 8011056:	463b      	mov	r3, r7
 8011058:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801105c:	f7ef f8cc 	bl	80001f8 <__aeabi_dsub>
 8011060:	4642      	mov	r2, r8
 8011062:	464b      	mov	r3, r9
 8011064:	f7ef f8c8 	bl	80001f8 <__aeabi_dsub>
 8011068:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801106c:	e607      	b.n	8010c7e <__ieee754_pow+0x2ce>
 801106e:	f04f 0a01 	mov.w	sl, #1
 8011072:	e6a5      	b.n	8010dc0 <__ieee754_pow+0x410>
 8011074:	ed9f 7b14 	vldr	d7, [pc, #80]	; 80110c8 <__ieee754_pow+0x718>
 8011078:	e613      	b.n	8010ca2 <__ieee754_pow+0x2f2>
 801107a:	bf00      	nop
 801107c:	f3af 8000 	nop.w
 8011080:	4a454eef 	.word	0x4a454eef
 8011084:	3fca7e28 	.word	0x3fca7e28
 8011088:	93c9db65 	.word	0x93c9db65
 801108c:	3fcd864a 	.word	0x3fcd864a
 8011090:	a91d4101 	.word	0xa91d4101
 8011094:	3fd17460 	.word	0x3fd17460
 8011098:	518f264d 	.word	0x518f264d
 801109c:	3fd55555 	.word	0x3fd55555
 80110a0:	db6fabff 	.word	0xdb6fabff
 80110a4:	3fdb6db6 	.word	0x3fdb6db6
 80110a8:	33333303 	.word	0x33333303
 80110ac:	3fe33333 	.word	0x3fe33333
 80110b0:	e0000000 	.word	0xe0000000
 80110b4:	3feec709 	.word	0x3feec709
 80110b8:	dc3a03fd 	.word	0xdc3a03fd
 80110bc:	3feec709 	.word	0x3feec709
 80110c0:	145b01f5 	.word	0x145b01f5
 80110c4:	be3e2fe0 	.word	0xbe3e2fe0
 80110c8:	00000000 	.word	0x00000000
 80110cc:	3ff00000 	.word	0x3ff00000
 80110d0:	43400000 	.word	0x43400000
 80110d4:	0003988e 	.word	0x0003988e
 80110d8:	000bb679 	.word	0x000bb679
 80110dc:	08011fd8 	.word	0x08011fd8
 80110e0:	3ff00000 	.word	0x3ff00000
 80110e4:	40080000 	.word	0x40080000
 80110e8:	08011ff8 	.word	0x08011ff8
 80110ec:	08011fe8 	.word	0x08011fe8
 80110f0:	a3b4      	add	r3, pc, #720	; (adr r3, 80113c4 <__ieee754_pow+0xa14>)
 80110f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80110f6:	4640      	mov	r0, r8
 80110f8:	4649      	mov	r1, r9
 80110fa:	f7ef f87f 	bl	80001fc <__adddf3>
 80110fe:	4622      	mov	r2, r4
 8011100:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011104:	462b      	mov	r3, r5
 8011106:	4630      	mov	r0, r6
 8011108:	4639      	mov	r1, r7
 801110a:	f7ef f875 	bl	80001f8 <__aeabi_dsub>
 801110e:	4602      	mov	r2, r0
 8011110:	460b      	mov	r3, r1
 8011112:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011116:	f7ef fcb7 	bl	8000a88 <__aeabi_dcmpgt>
 801111a:	2800      	cmp	r0, #0
 801111c:	f47f adfe 	bne.w	8010d1c <__ieee754_pow+0x36c>
 8011120:	4aa3      	ldr	r2, [pc, #652]	; (80113b0 <__ieee754_pow+0xa00>)
 8011122:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8011126:	4293      	cmp	r3, r2
 8011128:	f340 810a 	ble.w	8011340 <__ieee754_pow+0x990>
 801112c:	151b      	asrs	r3, r3, #20
 801112e:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8011132:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8011136:	fa4a f303 	asr.w	r3, sl, r3
 801113a:	445b      	add	r3, fp
 801113c:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8011140:	4e9c      	ldr	r6, [pc, #624]	; (80113b4 <__ieee754_pow+0xa04>)
 8011142:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8011146:	4116      	asrs	r6, r2
 8011148:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 801114c:	2000      	movs	r0, #0
 801114e:	ea23 0106 	bic.w	r1, r3, r6
 8011152:	f1c2 0214 	rsb	r2, r2, #20
 8011156:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 801115a:	fa4a fa02 	asr.w	sl, sl, r2
 801115e:	f1bb 0f00 	cmp.w	fp, #0
 8011162:	4602      	mov	r2, r0
 8011164:	460b      	mov	r3, r1
 8011166:	4620      	mov	r0, r4
 8011168:	4629      	mov	r1, r5
 801116a:	bfb8      	it	lt
 801116c:	f1ca 0a00 	rsblt	sl, sl, #0
 8011170:	f7ef f842 	bl	80001f8 <__aeabi_dsub>
 8011174:	e9cd 0100 	strd	r0, r1, [sp]
 8011178:	4642      	mov	r2, r8
 801117a:	464b      	mov	r3, r9
 801117c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011180:	f7ef f83c 	bl	80001fc <__adddf3>
 8011184:	2000      	movs	r0, #0
 8011186:	a378      	add	r3, pc, #480	; (adr r3, 8011368 <__ieee754_pow+0x9b8>)
 8011188:	e9d3 2300 	ldrd	r2, r3, [r3]
 801118c:	4604      	mov	r4, r0
 801118e:	460d      	mov	r5, r1
 8011190:	f7ef f9ea 	bl	8000568 <__aeabi_dmul>
 8011194:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011198:	4606      	mov	r6, r0
 801119a:	460f      	mov	r7, r1
 801119c:	4620      	mov	r0, r4
 801119e:	4629      	mov	r1, r5
 80111a0:	f7ef f82a 	bl	80001f8 <__aeabi_dsub>
 80111a4:	4602      	mov	r2, r0
 80111a6:	460b      	mov	r3, r1
 80111a8:	4640      	mov	r0, r8
 80111aa:	4649      	mov	r1, r9
 80111ac:	f7ef f824 	bl	80001f8 <__aeabi_dsub>
 80111b0:	a36f      	add	r3, pc, #444	; (adr r3, 8011370 <__ieee754_pow+0x9c0>)
 80111b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80111b6:	f7ef f9d7 	bl	8000568 <__aeabi_dmul>
 80111ba:	a36f      	add	r3, pc, #444	; (adr r3, 8011378 <__ieee754_pow+0x9c8>)
 80111bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80111c0:	4680      	mov	r8, r0
 80111c2:	4689      	mov	r9, r1
 80111c4:	4620      	mov	r0, r4
 80111c6:	4629      	mov	r1, r5
 80111c8:	f7ef f9ce 	bl	8000568 <__aeabi_dmul>
 80111cc:	4602      	mov	r2, r0
 80111ce:	460b      	mov	r3, r1
 80111d0:	4640      	mov	r0, r8
 80111d2:	4649      	mov	r1, r9
 80111d4:	f7ef f812 	bl	80001fc <__adddf3>
 80111d8:	4604      	mov	r4, r0
 80111da:	460d      	mov	r5, r1
 80111dc:	4602      	mov	r2, r0
 80111de:	460b      	mov	r3, r1
 80111e0:	4630      	mov	r0, r6
 80111e2:	4639      	mov	r1, r7
 80111e4:	f7ef f80a 	bl	80001fc <__adddf3>
 80111e8:	4632      	mov	r2, r6
 80111ea:	463b      	mov	r3, r7
 80111ec:	4680      	mov	r8, r0
 80111ee:	4689      	mov	r9, r1
 80111f0:	f7ef f802 	bl	80001f8 <__aeabi_dsub>
 80111f4:	4602      	mov	r2, r0
 80111f6:	460b      	mov	r3, r1
 80111f8:	4620      	mov	r0, r4
 80111fa:	4629      	mov	r1, r5
 80111fc:	f7ee fffc 	bl	80001f8 <__aeabi_dsub>
 8011200:	4642      	mov	r2, r8
 8011202:	4606      	mov	r6, r0
 8011204:	460f      	mov	r7, r1
 8011206:	464b      	mov	r3, r9
 8011208:	4640      	mov	r0, r8
 801120a:	4649      	mov	r1, r9
 801120c:	f7ef f9ac 	bl	8000568 <__aeabi_dmul>
 8011210:	a35b      	add	r3, pc, #364	; (adr r3, 8011380 <__ieee754_pow+0x9d0>)
 8011212:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011216:	4604      	mov	r4, r0
 8011218:	460d      	mov	r5, r1
 801121a:	f7ef f9a5 	bl	8000568 <__aeabi_dmul>
 801121e:	a35a      	add	r3, pc, #360	; (adr r3, 8011388 <__ieee754_pow+0x9d8>)
 8011220:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011224:	f7ee ffe8 	bl	80001f8 <__aeabi_dsub>
 8011228:	4622      	mov	r2, r4
 801122a:	462b      	mov	r3, r5
 801122c:	f7ef f99c 	bl	8000568 <__aeabi_dmul>
 8011230:	a357      	add	r3, pc, #348	; (adr r3, 8011390 <__ieee754_pow+0x9e0>)
 8011232:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011236:	f7ee ffe1 	bl	80001fc <__adddf3>
 801123a:	4622      	mov	r2, r4
 801123c:	462b      	mov	r3, r5
 801123e:	f7ef f993 	bl	8000568 <__aeabi_dmul>
 8011242:	a355      	add	r3, pc, #340	; (adr r3, 8011398 <__ieee754_pow+0x9e8>)
 8011244:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011248:	f7ee ffd6 	bl	80001f8 <__aeabi_dsub>
 801124c:	4622      	mov	r2, r4
 801124e:	462b      	mov	r3, r5
 8011250:	f7ef f98a 	bl	8000568 <__aeabi_dmul>
 8011254:	a352      	add	r3, pc, #328	; (adr r3, 80113a0 <__ieee754_pow+0x9f0>)
 8011256:	e9d3 2300 	ldrd	r2, r3, [r3]
 801125a:	f7ee ffcf 	bl	80001fc <__adddf3>
 801125e:	4622      	mov	r2, r4
 8011260:	462b      	mov	r3, r5
 8011262:	f7ef f981 	bl	8000568 <__aeabi_dmul>
 8011266:	4602      	mov	r2, r0
 8011268:	460b      	mov	r3, r1
 801126a:	4640      	mov	r0, r8
 801126c:	4649      	mov	r1, r9
 801126e:	f7ee ffc3 	bl	80001f8 <__aeabi_dsub>
 8011272:	4604      	mov	r4, r0
 8011274:	460d      	mov	r5, r1
 8011276:	4602      	mov	r2, r0
 8011278:	460b      	mov	r3, r1
 801127a:	4640      	mov	r0, r8
 801127c:	4649      	mov	r1, r9
 801127e:	f7ef f973 	bl	8000568 <__aeabi_dmul>
 8011282:	2200      	movs	r2, #0
 8011284:	e9cd 0100 	strd	r0, r1, [sp]
 8011288:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 801128c:	4620      	mov	r0, r4
 801128e:	4629      	mov	r1, r5
 8011290:	f7ee ffb2 	bl	80001f8 <__aeabi_dsub>
 8011294:	4602      	mov	r2, r0
 8011296:	460b      	mov	r3, r1
 8011298:	e9dd 0100 	ldrd	r0, r1, [sp]
 801129c:	f7ef fa8e 	bl	80007bc <__aeabi_ddiv>
 80112a0:	4632      	mov	r2, r6
 80112a2:	4604      	mov	r4, r0
 80112a4:	460d      	mov	r5, r1
 80112a6:	463b      	mov	r3, r7
 80112a8:	4640      	mov	r0, r8
 80112aa:	4649      	mov	r1, r9
 80112ac:	f7ef f95c 	bl	8000568 <__aeabi_dmul>
 80112b0:	4632      	mov	r2, r6
 80112b2:	463b      	mov	r3, r7
 80112b4:	f7ee ffa2 	bl	80001fc <__adddf3>
 80112b8:	4602      	mov	r2, r0
 80112ba:	460b      	mov	r3, r1
 80112bc:	4620      	mov	r0, r4
 80112be:	4629      	mov	r1, r5
 80112c0:	f7ee ff9a 	bl	80001f8 <__aeabi_dsub>
 80112c4:	4642      	mov	r2, r8
 80112c6:	464b      	mov	r3, r9
 80112c8:	f7ee ff96 	bl	80001f8 <__aeabi_dsub>
 80112cc:	4602      	mov	r2, r0
 80112ce:	460b      	mov	r3, r1
 80112d0:	2000      	movs	r0, #0
 80112d2:	4939      	ldr	r1, [pc, #228]	; (80113b8 <__ieee754_pow+0xa08>)
 80112d4:	f7ee ff90 	bl	80001f8 <__aeabi_dsub>
 80112d8:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 80112dc:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 80112e0:	4602      	mov	r2, r0
 80112e2:	460b      	mov	r3, r1
 80112e4:	da2f      	bge.n	8011346 <__ieee754_pow+0x996>
 80112e6:	4650      	mov	r0, sl
 80112e8:	ec43 2b10 	vmov	d0, r2, r3
 80112ec:	f000 f9c0 	bl	8011670 <scalbn>
 80112f0:	ec51 0b10 	vmov	r0, r1, d0
 80112f4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80112f8:	f7ff bbf1 	b.w	8010ade <__ieee754_pow+0x12e>
 80112fc:	4b2f      	ldr	r3, [pc, #188]	; (80113bc <__ieee754_pow+0xa0c>)
 80112fe:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8011302:	429e      	cmp	r6, r3
 8011304:	f77f af0c 	ble.w	8011120 <__ieee754_pow+0x770>
 8011308:	4b2d      	ldr	r3, [pc, #180]	; (80113c0 <__ieee754_pow+0xa10>)
 801130a:	440b      	add	r3, r1
 801130c:	4303      	orrs	r3, r0
 801130e:	d00b      	beq.n	8011328 <__ieee754_pow+0x978>
 8011310:	a325      	add	r3, pc, #148	; (adr r3, 80113a8 <__ieee754_pow+0x9f8>)
 8011312:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011316:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801131a:	f7ef f925 	bl	8000568 <__aeabi_dmul>
 801131e:	a322      	add	r3, pc, #136	; (adr r3, 80113a8 <__ieee754_pow+0x9f8>)
 8011320:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011324:	f7ff bbdb 	b.w	8010ade <__ieee754_pow+0x12e>
 8011328:	4622      	mov	r2, r4
 801132a:	462b      	mov	r3, r5
 801132c:	f7ee ff64 	bl	80001f8 <__aeabi_dsub>
 8011330:	4642      	mov	r2, r8
 8011332:	464b      	mov	r3, r9
 8011334:	f7ef fb9e 	bl	8000a74 <__aeabi_dcmpge>
 8011338:	2800      	cmp	r0, #0
 801133a:	f43f aef1 	beq.w	8011120 <__ieee754_pow+0x770>
 801133e:	e7e7      	b.n	8011310 <__ieee754_pow+0x960>
 8011340:	f04f 0a00 	mov.w	sl, #0
 8011344:	e718      	b.n	8011178 <__ieee754_pow+0x7c8>
 8011346:	4621      	mov	r1, r4
 8011348:	e7d4      	b.n	80112f4 <__ieee754_pow+0x944>
 801134a:	2000      	movs	r0, #0
 801134c:	491a      	ldr	r1, [pc, #104]	; (80113b8 <__ieee754_pow+0xa08>)
 801134e:	f7ff bb8f 	b.w	8010a70 <__ieee754_pow+0xc0>
 8011352:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011356:	f7ff bb8b 	b.w	8010a70 <__ieee754_pow+0xc0>
 801135a:	4630      	mov	r0, r6
 801135c:	4639      	mov	r1, r7
 801135e:	f7ff bb87 	b.w	8010a70 <__ieee754_pow+0xc0>
 8011362:	4693      	mov	fp, r2
 8011364:	f7ff bb98 	b.w	8010a98 <__ieee754_pow+0xe8>
 8011368:	00000000 	.word	0x00000000
 801136c:	3fe62e43 	.word	0x3fe62e43
 8011370:	fefa39ef 	.word	0xfefa39ef
 8011374:	3fe62e42 	.word	0x3fe62e42
 8011378:	0ca86c39 	.word	0x0ca86c39
 801137c:	be205c61 	.word	0xbe205c61
 8011380:	72bea4d0 	.word	0x72bea4d0
 8011384:	3e663769 	.word	0x3e663769
 8011388:	c5d26bf1 	.word	0xc5d26bf1
 801138c:	3ebbbd41 	.word	0x3ebbbd41
 8011390:	af25de2c 	.word	0xaf25de2c
 8011394:	3f11566a 	.word	0x3f11566a
 8011398:	16bebd93 	.word	0x16bebd93
 801139c:	3f66c16c 	.word	0x3f66c16c
 80113a0:	5555553e 	.word	0x5555553e
 80113a4:	3fc55555 	.word	0x3fc55555
 80113a8:	c2f8f359 	.word	0xc2f8f359
 80113ac:	01a56e1f 	.word	0x01a56e1f
 80113b0:	3fe00000 	.word	0x3fe00000
 80113b4:	000fffff 	.word	0x000fffff
 80113b8:	3ff00000 	.word	0x3ff00000
 80113bc:	4090cbff 	.word	0x4090cbff
 80113c0:	3f6f3400 	.word	0x3f6f3400
 80113c4:	652b82fe 	.word	0x652b82fe
 80113c8:	3c971547 	.word	0x3c971547

080113cc <__ieee754_sqrt>:
 80113cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80113d0:	4955      	ldr	r1, [pc, #340]	; (8011528 <__ieee754_sqrt+0x15c>)
 80113d2:	ec55 4b10 	vmov	r4, r5, d0
 80113d6:	43a9      	bics	r1, r5
 80113d8:	462b      	mov	r3, r5
 80113da:	462a      	mov	r2, r5
 80113dc:	d112      	bne.n	8011404 <__ieee754_sqrt+0x38>
 80113de:	ee10 2a10 	vmov	r2, s0
 80113e2:	ee10 0a10 	vmov	r0, s0
 80113e6:	4629      	mov	r1, r5
 80113e8:	f7ef f8be 	bl	8000568 <__aeabi_dmul>
 80113ec:	4602      	mov	r2, r0
 80113ee:	460b      	mov	r3, r1
 80113f0:	4620      	mov	r0, r4
 80113f2:	4629      	mov	r1, r5
 80113f4:	f7ee ff02 	bl	80001fc <__adddf3>
 80113f8:	4604      	mov	r4, r0
 80113fa:	460d      	mov	r5, r1
 80113fc:	ec45 4b10 	vmov	d0, r4, r5
 8011400:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011404:	2d00      	cmp	r5, #0
 8011406:	ee10 0a10 	vmov	r0, s0
 801140a:	4621      	mov	r1, r4
 801140c:	dc0f      	bgt.n	801142e <__ieee754_sqrt+0x62>
 801140e:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8011412:	4330      	orrs	r0, r6
 8011414:	d0f2      	beq.n	80113fc <__ieee754_sqrt+0x30>
 8011416:	b155      	cbz	r5, 801142e <__ieee754_sqrt+0x62>
 8011418:	ee10 2a10 	vmov	r2, s0
 801141c:	4620      	mov	r0, r4
 801141e:	4629      	mov	r1, r5
 8011420:	f7ee feea 	bl	80001f8 <__aeabi_dsub>
 8011424:	4602      	mov	r2, r0
 8011426:	460b      	mov	r3, r1
 8011428:	f7ef f9c8 	bl	80007bc <__aeabi_ddiv>
 801142c:	e7e4      	b.n	80113f8 <__ieee754_sqrt+0x2c>
 801142e:	151b      	asrs	r3, r3, #20
 8011430:	d073      	beq.n	801151a <__ieee754_sqrt+0x14e>
 8011432:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8011436:	07dd      	lsls	r5, r3, #31
 8011438:	f3c2 0213 	ubfx	r2, r2, #0, #20
 801143c:	bf48      	it	mi
 801143e:	0fc8      	lsrmi	r0, r1, #31
 8011440:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8011444:	bf44      	itt	mi
 8011446:	0049      	lslmi	r1, r1, #1
 8011448:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 801144c:	2500      	movs	r5, #0
 801144e:	1058      	asrs	r0, r3, #1
 8011450:	0fcb      	lsrs	r3, r1, #31
 8011452:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8011456:	0049      	lsls	r1, r1, #1
 8011458:	2316      	movs	r3, #22
 801145a:	462c      	mov	r4, r5
 801145c:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8011460:	19a7      	adds	r7, r4, r6
 8011462:	4297      	cmp	r7, r2
 8011464:	bfde      	ittt	le
 8011466:	19bc      	addle	r4, r7, r6
 8011468:	1bd2      	suble	r2, r2, r7
 801146a:	19ad      	addle	r5, r5, r6
 801146c:	0fcf      	lsrs	r7, r1, #31
 801146e:	3b01      	subs	r3, #1
 8011470:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 8011474:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8011478:	ea4f 0656 	mov.w	r6, r6, lsr #1
 801147c:	d1f0      	bne.n	8011460 <__ieee754_sqrt+0x94>
 801147e:	f04f 0c20 	mov.w	ip, #32
 8011482:	469e      	mov	lr, r3
 8011484:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8011488:	42a2      	cmp	r2, r4
 801148a:	eb06 070e 	add.w	r7, r6, lr
 801148e:	dc02      	bgt.n	8011496 <__ieee754_sqrt+0xca>
 8011490:	d112      	bne.n	80114b8 <__ieee754_sqrt+0xec>
 8011492:	428f      	cmp	r7, r1
 8011494:	d810      	bhi.n	80114b8 <__ieee754_sqrt+0xec>
 8011496:	2f00      	cmp	r7, #0
 8011498:	eb07 0e06 	add.w	lr, r7, r6
 801149c:	da42      	bge.n	8011524 <__ieee754_sqrt+0x158>
 801149e:	f1be 0f00 	cmp.w	lr, #0
 80114a2:	db3f      	blt.n	8011524 <__ieee754_sqrt+0x158>
 80114a4:	f104 0801 	add.w	r8, r4, #1
 80114a8:	1b12      	subs	r2, r2, r4
 80114aa:	428f      	cmp	r7, r1
 80114ac:	bf88      	it	hi
 80114ae:	f102 32ff 	addhi.w	r2, r2, #4294967295
 80114b2:	1bc9      	subs	r1, r1, r7
 80114b4:	4433      	add	r3, r6
 80114b6:	4644      	mov	r4, r8
 80114b8:	0052      	lsls	r2, r2, #1
 80114ba:	f1bc 0c01 	subs.w	ip, ip, #1
 80114be:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 80114c2:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80114c6:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80114ca:	d1dd      	bne.n	8011488 <__ieee754_sqrt+0xbc>
 80114cc:	430a      	orrs	r2, r1
 80114ce:	d006      	beq.n	80114de <__ieee754_sqrt+0x112>
 80114d0:	1c5c      	adds	r4, r3, #1
 80114d2:	bf13      	iteet	ne
 80114d4:	3301      	addne	r3, #1
 80114d6:	3501      	addeq	r5, #1
 80114d8:	4663      	moveq	r3, ip
 80114da:	f023 0301 	bicne.w	r3, r3, #1
 80114de:	106a      	asrs	r2, r5, #1
 80114e0:	085b      	lsrs	r3, r3, #1
 80114e2:	07e9      	lsls	r1, r5, #31
 80114e4:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 80114e8:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 80114ec:	bf48      	it	mi
 80114ee:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 80114f2:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 80114f6:	461c      	mov	r4, r3
 80114f8:	e780      	b.n	80113fc <__ieee754_sqrt+0x30>
 80114fa:	0aca      	lsrs	r2, r1, #11
 80114fc:	3815      	subs	r0, #21
 80114fe:	0549      	lsls	r1, r1, #21
 8011500:	2a00      	cmp	r2, #0
 8011502:	d0fa      	beq.n	80114fa <__ieee754_sqrt+0x12e>
 8011504:	02d6      	lsls	r6, r2, #11
 8011506:	d50a      	bpl.n	801151e <__ieee754_sqrt+0x152>
 8011508:	f1c3 0420 	rsb	r4, r3, #32
 801150c:	fa21 f404 	lsr.w	r4, r1, r4
 8011510:	1e5d      	subs	r5, r3, #1
 8011512:	4099      	lsls	r1, r3
 8011514:	4322      	orrs	r2, r4
 8011516:	1b43      	subs	r3, r0, r5
 8011518:	e78b      	b.n	8011432 <__ieee754_sqrt+0x66>
 801151a:	4618      	mov	r0, r3
 801151c:	e7f0      	b.n	8011500 <__ieee754_sqrt+0x134>
 801151e:	0052      	lsls	r2, r2, #1
 8011520:	3301      	adds	r3, #1
 8011522:	e7ef      	b.n	8011504 <__ieee754_sqrt+0x138>
 8011524:	46a0      	mov	r8, r4
 8011526:	e7bf      	b.n	80114a8 <__ieee754_sqrt+0xdc>
 8011528:	7ff00000 	.word	0x7ff00000

0801152c <fabs>:
 801152c:	ec51 0b10 	vmov	r0, r1, d0
 8011530:	ee10 2a10 	vmov	r2, s0
 8011534:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8011538:	ec43 2b10 	vmov	d0, r2, r3
 801153c:	4770      	bx	lr

0801153e <finite>:
 801153e:	ee10 3a90 	vmov	r3, s1
 8011542:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 8011546:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 801154a:	0fc0      	lsrs	r0, r0, #31
 801154c:	4770      	bx	lr

0801154e <matherr>:
 801154e:	2000      	movs	r0, #0
 8011550:	4770      	bx	lr
 8011552:	0000      	movs	r0, r0
 8011554:	0000      	movs	r0, r0
	...

08011558 <nan>:
 8011558:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8011560 <nan+0x8>
 801155c:	4770      	bx	lr
 801155e:	bf00      	nop
 8011560:	00000000 	.word	0x00000000
 8011564:	7ff80000 	.word	0x7ff80000

08011568 <rint>:
 8011568:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801156a:	ec51 0b10 	vmov	r0, r1, d0
 801156e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8011572:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 8011576:	2e13      	cmp	r6, #19
 8011578:	460b      	mov	r3, r1
 801157a:	ee10 4a10 	vmov	r4, s0
 801157e:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 8011582:	dc56      	bgt.n	8011632 <rint+0xca>
 8011584:	2e00      	cmp	r6, #0
 8011586:	da2b      	bge.n	80115e0 <rint+0x78>
 8011588:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 801158c:	4302      	orrs	r2, r0
 801158e:	d023      	beq.n	80115d8 <rint+0x70>
 8011590:	f3c1 0213 	ubfx	r2, r1, #0, #20
 8011594:	4302      	orrs	r2, r0
 8011596:	4254      	negs	r4, r2
 8011598:	4314      	orrs	r4, r2
 801159a:	0c4b      	lsrs	r3, r1, #17
 801159c:	0b24      	lsrs	r4, r4, #12
 801159e:	045b      	lsls	r3, r3, #17
 80115a0:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 80115a4:	ea44 0103 	orr.w	r1, r4, r3
 80115a8:	460b      	mov	r3, r1
 80115aa:	492f      	ldr	r1, [pc, #188]	; (8011668 <rint+0x100>)
 80115ac:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
 80115b0:	e9d1 6700 	ldrd	r6, r7, [r1]
 80115b4:	4602      	mov	r2, r0
 80115b6:	4639      	mov	r1, r7
 80115b8:	4630      	mov	r0, r6
 80115ba:	f7ee fe1f 	bl	80001fc <__adddf3>
 80115be:	e9cd 0100 	strd	r0, r1, [sp]
 80115c2:	463b      	mov	r3, r7
 80115c4:	4632      	mov	r2, r6
 80115c6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80115ca:	f7ee fe15 	bl	80001f8 <__aeabi_dsub>
 80115ce:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80115d2:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 80115d6:	4639      	mov	r1, r7
 80115d8:	ec41 0b10 	vmov	d0, r0, r1
 80115dc:	b003      	add	sp, #12
 80115de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80115e0:	4a22      	ldr	r2, [pc, #136]	; (801166c <rint+0x104>)
 80115e2:	4132      	asrs	r2, r6
 80115e4:	ea01 0702 	and.w	r7, r1, r2
 80115e8:	4307      	orrs	r7, r0
 80115ea:	d0f5      	beq.n	80115d8 <rint+0x70>
 80115ec:	0852      	lsrs	r2, r2, #1
 80115ee:	4011      	ands	r1, r2
 80115f0:	430c      	orrs	r4, r1
 80115f2:	d00b      	beq.n	801160c <rint+0xa4>
 80115f4:	ea23 0202 	bic.w	r2, r3, r2
 80115f8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80115fc:	2e13      	cmp	r6, #19
 80115fe:	fa43 f306 	asr.w	r3, r3, r6
 8011602:	bf0c      	ite	eq
 8011604:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 8011608:	2400      	movne	r4, #0
 801160a:	4313      	orrs	r3, r2
 801160c:	4916      	ldr	r1, [pc, #88]	; (8011668 <rint+0x100>)
 801160e:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 8011612:	4622      	mov	r2, r4
 8011614:	e9d5 4500 	ldrd	r4, r5, [r5]
 8011618:	4620      	mov	r0, r4
 801161a:	4629      	mov	r1, r5
 801161c:	f7ee fdee 	bl	80001fc <__adddf3>
 8011620:	e9cd 0100 	strd	r0, r1, [sp]
 8011624:	4622      	mov	r2, r4
 8011626:	462b      	mov	r3, r5
 8011628:	e9dd 0100 	ldrd	r0, r1, [sp]
 801162c:	f7ee fde4 	bl	80001f8 <__aeabi_dsub>
 8011630:	e7d2      	b.n	80115d8 <rint+0x70>
 8011632:	2e33      	cmp	r6, #51	; 0x33
 8011634:	dd07      	ble.n	8011646 <rint+0xde>
 8011636:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 801163a:	d1cd      	bne.n	80115d8 <rint+0x70>
 801163c:	ee10 2a10 	vmov	r2, s0
 8011640:	f7ee fddc 	bl	80001fc <__adddf3>
 8011644:	e7c8      	b.n	80115d8 <rint+0x70>
 8011646:	f2a2 4613 	subw	r6, r2, #1043	; 0x413
 801164a:	f04f 32ff 	mov.w	r2, #4294967295
 801164e:	40f2      	lsrs	r2, r6
 8011650:	4210      	tst	r0, r2
 8011652:	d0c1      	beq.n	80115d8 <rint+0x70>
 8011654:	0852      	lsrs	r2, r2, #1
 8011656:	4210      	tst	r0, r2
 8011658:	bf1f      	itttt	ne
 801165a:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 801165e:	ea20 0202 	bicne.w	r2, r0, r2
 8011662:	4134      	asrne	r4, r6
 8011664:	4314      	orrne	r4, r2
 8011666:	e7d1      	b.n	801160c <rint+0xa4>
 8011668:	08012008 	.word	0x08012008
 801166c:	000fffff 	.word	0x000fffff

08011670 <scalbn>:
 8011670:	b570      	push	{r4, r5, r6, lr}
 8011672:	ec55 4b10 	vmov	r4, r5, d0
 8011676:	f3c5 520a 	ubfx	r2, r5, #20, #11
 801167a:	4606      	mov	r6, r0
 801167c:	462b      	mov	r3, r5
 801167e:	b9aa      	cbnz	r2, 80116ac <scalbn+0x3c>
 8011680:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8011684:	4323      	orrs	r3, r4
 8011686:	d03b      	beq.n	8011700 <scalbn+0x90>
 8011688:	4b31      	ldr	r3, [pc, #196]	; (8011750 <scalbn+0xe0>)
 801168a:	4629      	mov	r1, r5
 801168c:	2200      	movs	r2, #0
 801168e:	ee10 0a10 	vmov	r0, s0
 8011692:	f7ee ff69 	bl	8000568 <__aeabi_dmul>
 8011696:	4b2f      	ldr	r3, [pc, #188]	; (8011754 <scalbn+0xe4>)
 8011698:	429e      	cmp	r6, r3
 801169a:	4604      	mov	r4, r0
 801169c:	460d      	mov	r5, r1
 801169e:	da12      	bge.n	80116c6 <scalbn+0x56>
 80116a0:	a327      	add	r3, pc, #156	; (adr r3, 8011740 <scalbn+0xd0>)
 80116a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80116a6:	f7ee ff5f 	bl	8000568 <__aeabi_dmul>
 80116aa:	e009      	b.n	80116c0 <scalbn+0x50>
 80116ac:	f240 71ff 	movw	r1, #2047	; 0x7ff
 80116b0:	428a      	cmp	r2, r1
 80116b2:	d10c      	bne.n	80116ce <scalbn+0x5e>
 80116b4:	ee10 2a10 	vmov	r2, s0
 80116b8:	4620      	mov	r0, r4
 80116ba:	4629      	mov	r1, r5
 80116bc:	f7ee fd9e 	bl	80001fc <__adddf3>
 80116c0:	4604      	mov	r4, r0
 80116c2:	460d      	mov	r5, r1
 80116c4:	e01c      	b.n	8011700 <scalbn+0x90>
 80116c6:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80116ca:	460b      	mov	r3, r1
 80116cc:	3a36      	subs	r2, #54	; 0x36
 80116ce:	4432      	add	r2, r6
 80116d0:	f240 71fe 	movw	r1, #2046	; 0x7fe
 80116d4:	428a      	cmp	r2, r1
 80116d6:	dd0b      	ble.n	80116f0 <scalbn+0x80>
 80116d8:	ec45 4b11 	vmov	d1, r4, r5
 80116dc:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8011748 <scalbn+0xd8>
 80116e0:	f000 f83c 	bl	801175c <copysign>
 80116e4:	a318      	add	r3, pc, #96	; (adr r3, 8011748 <scalbn+0xd8>)
 80116e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80116ea:	ec51 0b10 	vmov	r0, r1, d0
 80116ee:	e7da      	b.n	80116a6 <scalbn+0x36>
 80116f0:	2a00      	cmp	r2, #0
 80116f2:	dd08      	ble.n	8011706 <scalbn+0x96>
 80116f4:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80116f8:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80116fc:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8011700:	ec45 4b10 	vmov	d0, r4, r5
 8011704:	bd70      	pop	{r4, r5, r6, pc}
 8011706:	f112 0f35 	cmn.w	r2, #53	; 0x35
 801170a:	da0d      	bge.n	8011728 <scalbn+0xb8>
 801170c:	f24c 3350 	movw	r3, #50000	; 0xc350
 8011710:	429e      	cmp	r6, r3
 8011712:	ec45 4b11 	vmov	d1, r4, r5
 8011716:	dce1      	bgt.n	80116dc <scalbn+0x6c>
 8011718:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8011740 <scalbn+0xd0>
 801171c:	f000 f81e 	bl	801175c <copysign>
 8011720:	a307      	add	r3, pc, #28	; (adr r3, 8011740 <scalbn+0xd0>)
 8011722:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011726:	e7e0      	b.n	80116ea <scalbn+0x7a>
 8011728:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801172c:	3236      	adds	r2, #54	; 0x36
 801172e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8011732:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8011736:	4620      	mov	r0, r4
 8011738:	4629      	mov	r1, r5
 801173a:	2200      	movs	r2, #0
 801173c:	4b06      	ldr	r3, [pc, #24]	; (8011758 <scalbn+0xe8>)
 801173e:	e7b2      	b.n	80116a6 <scalbn+0x36>
 8011740:	c2f8f359 	.word	0xc2f8f359
 8011744:	01a56e1f 	.word	0x01a56e1f
 8011748:	8800759c 	.word	0x8800759c
 801174c:	7e37e43c 	.word	0x7e37e43c
 8011750:	43500000 	.word	0x43500000
 8011754:	ffff3cb0 	.word	0xffff3cb0
 8011758:	3c900000 	.word	0x3c900000

0801175c <copysign>:
 801175c:	ec51 0b10 	vmov	r0, r1, d0
 8011760:	ee11 0a90 	vmov	r0, s3
 8011764:	ee10 2a10 	vmov	r2, s0
 8011768:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 801176c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8011770:	ea41 0300 	orr.w	r3, r1, r0
 8011774:	ec43 2b10 	vmov	d0, r2, r3
 8011778:	4770      	bx	lr
	...

0801177c <_init>:
 801177c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801177e:	bf00      	nop
 8011780:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011782:	bc08      	pop	{r3}
 8011784:	469e      	mov	lr, r3
 8011786:	4770      	bx	lr

08011788 <_fini>:
 8011788:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801178a:	bf00      	nop
 801178c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801178e:	bc08      	pop	{r3}
 8011790:	469e      	mov	lr, r3
 8011792:	4770      	bx	lr
