// Seed: 2392394409
module module_0;
  assign id_1 = 1;
  wire id_2;
  assign module_2.type_5 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1,
    input tri1 id_2
);
  assign id_4 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_1 (
    input wire module_2,
    input wand id_1,
    input uwire id_2,
    input supply1 id_3,
    input tri id_4,
    input supply1 id_5,
    input supply1 id_6,
    output wor id_7,
    output tri id_8,
    input tri0 id_9,
    input supply0 id_10,
    input tri id_11,
    input uwire id_12,
    input tri0 id_13,
    output uwire id_14,
    input tri1 id_15
    , id_18,
    output logic id_16
);
  always @(negedge 1 == ~id_5, posedge id_18 && 1 == 1) begin : LABEL_0
    id_16 <= 1;
  end
  module_0 modCall_1 ();
endmodule
