

================================================================
== Vivado HLS Report for 'execute'
================================================================
* Date:           Tue Dec  4 12:54:27 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        hashing
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.73|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|    2|    2|    2|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     18|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     60|
|Register         |        -|      -|       5|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       5|     78|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------+----------+-------+---+----+------------+------------+
    |  Variable Name | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------+----------+-------+---+----+------------+------------+
    |tmp_9_fu_66_p2  |   icmp   |      0|  0|  18|          32|           3|
    +----------------+----------+-------+---+----+------------+------------+
    |Total           |          |      0|  0|  18|          32|           3|
    +----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                     |  21|          4|    1|          4|
    |ap_phi_mux_agg_result_delete_el_phi_fu_58_p4  |  15|          3|    1|          3|
    |ap_return                                     |   9|          2|    1|          2|
    |key_to_metadata_occu_address0                 |  15|          3|    9|         27|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         |  60|         12|   12|         36|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+---+----+-----+-----------+
    |              Name             | FF| LUT| Bits| Const Bits|
    +-------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                      |  3|   0|    3|          0|
    |ap_return_preg                 |  1|   0|    1|          0|
    |key_to_metadata_occu_3_reg_82  |  1|   0|    1|          0|
    +-------------------------------+---+----+-----+-----------+
    |Total                          |  5|   0|    5|          0|
    +-------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs |        execute       | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |        execute       | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |        execute       | return value |
|ap_done                        | out |    1| ap_ctrl_hs |        execute       | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |        execute       | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |        execute       | return value |
|ap_return                      | out |    1| ap_ctrl_hs |        execute       | return value |
|key_to_metadata_key_address0   | out |    9|  ap_memory |  key_to_metadata_key |     array    |
|key_to_metadata_key_ce0        | out |    1|  ap_memory |  key_to_metadata_key |     array    |
|key_to_metadata_key_q0         |  in |   32|  ap_memory |  key_to_metadata_key |     array    |
|key_to_metadata_occu_address0  | out |    9|  ap_memory | key_to_metadata_occu |     array    |
|key_to_metadata_occu_ce0       | out |    1|  ap_memory | key_to_metadata_occu |     array    |
|key_to_metadata_occu_we0       | out |    1|  ap_memory | key_to_metadata_occu |     array    |
|key_to_metadata_occu_d0        | out |    1|  ap_memory | key_to_metadata_occu |     array    |
|key_to_metadata_occu_q0        |  in |    1|  ap_memory | key_to_metadata_occu |     array    |
+-------------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 

* FSM state operations: 

 <State 1> : 3.25ns
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%key_to_metadata_occu_2 = getelementptr [384 x i1]* %key_to_metadata_occu, i64 0, i64 134" [hashing/execute.cpp:208]
ST_1 : Operation 5 [2/2] (3.25ns)   --->   "%key_to_metadata_occu_3 = load i1* %key_to_metadata_occu_2, align 1" [hashing/execute.cpp:208]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 1> <Depth = 384> <RAM>

 <State 2> : 3.25ns
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%key_to_metadata_key_s = getelementptr [384 x i32]* %key_to_metadata_key, i64 0, i64 134" [hashing/execute.cpp:208]
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([384 x i32]* %key_to_metadata_key, [384 x i1]* %key_to_metadata_occu, [1 x i8]* @p_str3, [12 x i8]* @p_str4, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([384 x i32]* %key_to_metadata_key, [384 x i1]* %key_to_metadata_occu, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"
ST_2 : Operation 9 [1/2] (3.25ns)   --->   "%key_to_metadata_occu_3 = load i1* %key_to_metadata_occu_2, align 1" [hashing/execute.cpp:208]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 1> <Depth = 384> <RAM>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "br i1 %key_to_metadata_occu_3, label %1, label %._crit_edge1" [hashing/execute.cpp:208]
ST_2 : Operation 11 [2/2] (3.25ns)   --->   "%key_to_metadata_key_1 = load i32* %key_to_metadata_key_s, align 4" [hashing/execute.cpp:208]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 1> <Depth = 384> <RAM>

 <State 3> : 5.73ns
ST_3 : Operation 12 [1/2] (3.25ns)   --->   "%key_to_metadata_key_1 = load i32* %key_to_metadata_key_s, align 4" [hashing/execute.cpp:208]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 1> <Depth = 384> <RAM>
ST_3 : Operation 13 [1/1] (2.47ns)   --->   "%tmp_9 = icmp eq i32 %key_to_metadata_key_1, 4" [hashing/execute.cpp:208]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %tmp_9, label %2, label %._crit_edge1" [hashing/execute.cpp:208]
ST_3 : Operation 15 [1/1] (1.76ns)   --->   "br label %._crit_edge" [hashing/execute.cpp:211]
ST_3 : Operation 16 [1/1] (3.25ns)   --->   "store i1 false, i1* %key_to_metadata_occu_2, align 1" [hashing/execute.cpp:218]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 1> <Depth = 384> <RAM>
ST_3 : Operation 17 [1/1] (1.76ns)   --->   "br label %._crit_edge" [hashing/execute.cpp:220]
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%agg_result_delete_el = phi i1 [ false, %2 ], [ true, %._crit_edge1 ]"
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "ret i1 %agg_result_delete_el"


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ key_to_metadata_key]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ key_to_metadata_occu]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
key_to_metadata_occu_2 (getelementptr) [ 0011]
key_to_metadata_key_s  (getelementptr) [ 0001]
StgValue_7             (specmemcore  ) [ 0000]
StgValue_8             (specinterface) [ 0000]
key_to_metadata_occu_3 (load         ) [ 0011]
StgValue_10            (br           ) [ 0000]
key_to_metadata_key_1  (load         ) [ 0000]
tmp_9                  (icmp         ) [ 0001]
StgValue_14            (br           ) [ 0000]
StgValue_15            (br           ) [ 0000]
StgValue_16            (store        ) [ 0000]
StgValue_17            (br           ) [ 0000]
agg_result_delete_el   (phi          ) [ 0000]
StgValue_19            (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="key_to_metadata_key">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key_to_metadata_key"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="key_to_metadata_occu">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key_to_metadata_occu"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="key_to_metadata_occu_2_gep_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="1" slack="0"/>
<pin id="30" dir="0" index="1" bw="1" slack="0"/>
<pin id="31" dir="0" index="2" bw="9" slack="0"/>
<pin id="32" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="key_to_metadata_occu_2/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="grp_access_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="9" slack="0"/>
<pin id="38" dir="0" index="1" bw="1" slack="0"/>
<pin id="39" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="key_to_metadata_occu_3/1 StgValue_16/3 "/>
</bind>
</comp>

<comp id="41" class="1004" name="key_to_metadata_key_s_gep_fu_41">
<pin_list>
<pin id="42" dir="0" index="0" bw="32" slack="0"/>
<pin id="43" dir="0" index="1" bw="1" slack="0"/>
<pin id="44" dir="0" index="2" bw="9" slack="0"/>
<pin id="45" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="key_to_metadata_key_s/2 "/>
</bind>
</comp>

<comp id="49" class="1004" name="grp_access_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="9" slack="0"/>
<pin id="51" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="52" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="key_to_metadata_key_1/2 "/>
</bind>
</comp>

<comp id="55" class="1005" name="agg_result_delete_el_reg_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="57" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_delete_el (phireg) "/>
</bind>
</comp>

<comp id="58" class="1004" name="agg_result_delete_el_phi_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="61" dir="0" index="2" bw="1" slack="0"/>
<pin id="62" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="63" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_delete_el/3 "/>
</bind>
</comp>

<comp id="66" class="1004" name="tmp_9_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="72" class="1005" name="key_to_metadata_occu_2_reg_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="9" slack="1"/>
<pin id="74" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="key_to_metadata_occu_2 "/>
</bind>
</comp>

<comp id="77" class="1005" name="key_to_metadata_key_s_reg_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="9" slack="1"/>
<pin id="79" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="key_to_metadata_key_s "/>
</bind>
</comp>

<comp id="82" class="1005" name="key_to_metadata_occu_3_reg_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="1"/>
<pin id="84" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="key_to_metadata_occu_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="33"><net_src comp="2" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="34"><net_src comp="4" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="35"><net_src comp="6" pin="0"/><net_sink comp="28" pin=2"/></net>

<net id="40"><net_src comp="28" pin="3"/><net_sink comp="36" pin=0"/></net>

<net id="46"><net_src comp="0" pin="0"/><net_sink comp="41" pin=0"/></net>

<net id="47"><net_src comp="4" pin="0"/><net_sink comp="41" pin=1"/></net>

<net id="48"><net_src comp="6" pin="0"/><net_sink comp="41" pin=2"/></net>

<net id="53"><net_src comp="41" pin="3"/><net_sink comp="49" pin=0"/></net>

<net id="54"><net_src comp="24" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="64"><net_src comp="24" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="26" pin="0"/><net_sink comp="58" pin=2"/></net>

<net id="70"><net_src comp="49" pin="2"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="22" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="75"><net_src comp="28" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="76"><net_src comp="72" pin="1"/><net_sink comp="36" pin=0"/></net>

<net id="80"><net_src comp="41" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="81"><net_src comp="77" pin="1"/><net_sink comp="49" pin=0"/></net>

<net id="85"><net_src comp="36" pin="2"/><net_sink comp="82" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: key_to_metadata_occu | {3 }
 - Input state : 
	Port: execute : key_to_metadata_key | {2 3 }
	Port: execute : key_to_metadata_occu | {1 2 }
  - Chain level:
	State 1
		key_to_metadata_occu_3 : 1
	State 2
		StgValue_10 : 1
		key_to_metadata_key_1 : 1
	State 3
		tmp_9 : 1
		StgValue_14 : 2
		agg_result_delete_el : 1
		StgValue_19 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------|---------|---------|
| Operation| Functional Unit|    FF   |   LUT   |
|----------|----------------|---------|---------|
|   icmp   |   tmp_9_fu_66  |    0    |    18   |
|----------|----------------|---------|---------|
|   Total  |                |    0    |    18   |
|----------|----------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
| agg_result_delete_el_reg_55 |    1   |
| key_to_metadata_key_s_reg_77|    9   |
|key_to_metadata_occu_2_reg_72|    9   |
|key_to_metadata_occu_3_reg_82|    1   |
+-----------------------------+--------+
|            Total            |   20   |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_36 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_49 |  p0  |   2  |   9  |   18   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   36   ||  3.538  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   18   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   20   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   20   |   36   |
+-----------+--------+--------+--------+
