<?xml version="1.0"?>
<tool_log>
	<reg_ops>
		<thread>gen_unvalidated_req</thread>
	</reg_ops>
	<thread>
		<name>gen_unvalidated_req</name>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>DFT_compute_N_Muxb_1_2_3_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>2.3940</unit_area>
			<comb_area>2.3940</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.3940</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>10.7277</total_area>
		<comb_area>5.2557</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_prev_trig_reg_0</thread>
	</reg_ops>
	<thread>
		<name>gen_prev_trig_reg_0</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_prev_trig_reg_1</thread>
	</reg_ops>
	<thread>
		<name>gen_prev_trig_reg_1</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_busy</thread>
	</reg_ops>
	<thread>
		<name>gen_busy</name>
		<resource>
			<latency>0</latency>
			<delay>0.1199</delay>
			<module_name>DFT_compute_gen_busy_r_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_DPOPT</module_origin>
			<count>1</count>
			<unit_area>12.6540</unit_area>
			<comb_area>12.6540</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>12.6540</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>12.6540</total_area>
		<comb_area>12.6540</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_do_reg_vld</thread>
	</reg_ops>
	<thread>
		<name>gen_do_reg_vld</name>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>DFT_compute_N_Muxb_1_2_3_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>2.3940</unit_area>
			<comb_area>2.3940</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.3940</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>10.7277</total_area>
		<comb_area>5.2557</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_active_0</thread>
	</reg_ops>
	<thread>
		<name>gen_active_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0708</delay>
			<module_name>DFT_compute_Xor_1Ux1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>^</label>
			<unit_area>4.4460</unit_area>
			<comb_area>4.4460</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.4460</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.4460</total_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_vld_0</thread>
	</reg_ops>
	<thread>
		<name>gen_vld_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0696</delay>
			<module_name>DFT_compute_Or_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>|</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1.3680</total_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>1</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_stalling_0</thread>
	</reg_ops>
	<thread>
		<name>gen_stalling_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0456</delay>
			<module_name>DFT_compute_And_1Ux1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>8.8920</unit_area>
			<comb_area>8.8920</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>8.8920</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.8920</total_area>
		<comb_area>8.8920</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_unacked_req_0</thread>
	</reg_ops>
	<thread>
		<name>gen_unacked_req_0</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_next_trig_reg_0</thread>
	</reg_ops>
	<thread>
		<name>gen_next_trig_reg_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0194</delay>
			<module_name>DFT_compute_Not_1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>!</label>
			<unit_area>4.1040</unit_area>
			<comb_area>4.1040</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.1040</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.1040</total_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_active_1</thread>
	</reg_ops>
	<thread>
		<name>gen_active_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.0708</delay>
			<module_name>DFT_compute_Xor_1Ux1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>^</label>
			<unit_area>4.4460</unit_area>
			<comb_area>4.4460</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.4460</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.4460</total_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_vld_1</thread>
	</reg_ops>
	<thread>
		<name>gen_vld_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.0696</delay>
			<module_name>DFT_compute_Or_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>|</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1.3680</total_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_stalling_1</thread>
	</reg_ops>
	<thread>
		<name>gen_stalling_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.0456</delay>
			<module_name>DFT_compute_And_1Ux1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>8.8920</unit_area>
			<comb_area>8.8920</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>8.8920</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.8920</total_area>
		<comb_area>8.8920</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_unacked_req_1</thread>
	</reg_ops>
	<thread>
		<name>gen_unacked_req_1</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_next_trig_reg_1</thread>
	</reg_ops>
	<thread>
		<name>gen_next_trig_reg_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.0194</delay>
			<module_name>DFT_compute_Not_1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>!</label>
			<unit_area>4.1040</unit_area>
			<comb_area>4.1040</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.1040</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.1040</total_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<loop>
		<thread>computation</thread>
		<id>22</id>
		<cycle>
			<cycle_id>120</cycle_id>
			<start_cycle>0</start_cycle>
			<extra_cycle/>
		</cycle>
	</loop>
	<cycle>
		<cycle_id>121</cycle_id>
		<start_cycle>0</start_cycle>
		<empty/>
	</cycle>
	<message>
		<code_num>513</code_num>
		<severity>WARNING</severity>
		<message_text>Pipelining forces multiple assignments to i_real.m_busy_req_0 to be concurrent. The first assignment is at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h line 1595 (in get_start())
	called from line 1455 (in get())
	called from ../DFT_compute.cpp line 83 (in m_busy_req_0())
	called from /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h line 1689 (in i_real())
	called from ../DFT_compute.h line 18
and the second assignment is at /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h line 1620 (in get_end())
	called from line 1478 (in get())
	called from ../DFT_compute.cpp line 83 (in m_busy_req_0())
	called from /usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h line 1689 (in i_real())
	called from ../DFT_compute.h line 18.
The first assignment occurs in stage 0 cycle 0 and the second assignment in stage 1 cycle 0.</message_text>
		<phase>rtl</phase>
		<order>9</order>
	</message>
	<loop>
		<thread>computation</thread>
		<id>22</id>
		<cycle>
			<cycle_id>122</cycle_id>
			<start_cycle>0</start_cycle>
			<empty/>
		</cycle>
		<cycle>
			<cycle_id>123</cycle_id>
			<start_cycle>1</start_cycle>
			<empty/>
		</cycle>
		<cycle>
			<cycle_id>124</cycle_id>
			<start_cycle>2</start_cycle>
			<empty/>
		</cycle>
	</loop>
	<reg_ops>
		<thread>computation</thread>
		<reg_op>
			<id>20514</id>
			<source_loc>19481</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>5</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>20515</id>
			<source_loc>19491</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>6</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>20516</id>
			<source_loc>19507</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>8</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>20517</id>
			<source_loc>19517</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>9</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>20518</id>
			<source_loc>19533</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>11</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>20519</id>
			<source_loc>19543</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>12</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>20520</id>
			<source_loc>19559</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>14</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>20521</id>
			<source_loc>19569</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>15</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>20522</id>
			<source_loc>19585</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>17</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>20523</id>
			<source_loc>19595</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>18</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>20524</id>
			<source_loc>19611</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>20</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>20525</id>
			<source_loc>19621</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>21</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>20526</id>
			<source_loc>19637</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>23</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>20527</id>
			<source_loc>19647</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>24</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>20528</id>
			<source_loc>19663</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>26</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>20529</id>
			<source_loc>19673</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>27</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<thread>
		<name>computation</name>
		<resource>
			<latency>0</latency>
			<delay>4.4931</delay>
			<module_name>DFT_compute_cynw_cm_float_cos_E8_M23_0</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>BDW</module_origin>
			<count>1</count>
			<label>cynw_cm_float_cos_i</label>
			<unit_area>9915.5000</unit_area>
			<comb_area>9915.5000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>9915.5000</total_area>
			<part_characterization>0</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>4.6987</delay>
			<module_name>DFT_compute_cynw_cm_float_sin_E8_M23_0</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>BDW</module_origin>
			<count>1</count>
			<label>cynw_cm_float_sin_i</label>
			<unit_area>9828.4000</unit_area>
			<comb_area>9828.4000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>9828.4000</total_area>
			<part_characterization>0</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>9</latency>
			<setup_time>0.1299</setup_time>
			<delay>0.1153</delay>
			<module_name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>BDW</module_origin>
			<count>2</count>
			<unit_area>3989.4000</unit_area>
			<comb_area>2287.6000</comb_area>
			<seq_area>1701.8000</seq_area>
			<reg_bits>256</reg_bits>
			<total_area>7978.8000</total_area>
			<part_characterization>0</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>2.2593</delay>
			<module_name>DFT_compute_cynw_cm_float_mul_E8_M23_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>BDW</module_origin>
			<count>1</count>
			<label>cynw_cm_float_mul_i</label>
			<unit_area>3810.2000</unit_area>
			<comb_area>3810.2000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>3810.2000</total_area>
			<part_characterization>0</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>1.8863</delay>
			<module_name>DFT_compute_cynw_cm_float_add2_E8_M23_0</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>BDW</module_origin>
			<count>1</count>
			<label>cynw_cm_float_add_i</label>
			<unit_area>2214.2000</unit_area>
			<comb_area>2214.2000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2214.2000</total_area>
			<part_characterization>0</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>DFT_compute_N_Mux_23_2_2_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>55.0620</unit_area>
			<comb_area>55.0620</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>55.0620</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>DFT_compute_N_Mux_8_2_1_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>19.1520</unit_area>
			<comb_area>19.1520</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>19.1520</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3538</delay>
			<module_name>DFT_compute_Add_3Ux3U_4U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>14.0220</unit_area>
			<comb_area>14.0220</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>14.0220</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.2729</delay>
			<module_name>DFT_compute_Add_3Ux2U_4U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>12.6540</unit_area>
			<comb_area>12.6540</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>12.6540</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.2673</delay>
			<module_name>DFT_compute_Add_3Ux2U_3U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>11.6280</unit_area>
			<comb_area>11.6280</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>11.6280</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.2296</delay>
			<module_name>DFT_compute_Add_3Ux1U_4U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>11.2860</unit_area>
			<comb_area>11.2860</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>11.2860</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.2362</delay>
			<module_name>DFT_compute_LessThan_3Ux4U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&lt;</label>
			<unit_area>10.2600</unit_area>
			<comb_area>10.2600</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>10.2600</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1959</delay>
			<module_name>DFT_compute_Add_3Ux1U_3U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>9.9180</unit_area>
			<comb_area>9.9180</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>9.9180</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0708</delay>
			<module_name>DFT_compute_NotEQ_1Ux1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>!=</label>
			<unit_area>4.4460</unit_area>
			<comb_area>4.4460</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.4460</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>DFT_compute_N_Muxb_1_2_3_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>2.3940</unit_area>
			<comb_area>2.3940</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.3940</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0288</delay>
			<module_name>DFT_compute_Not_1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>!</label>
			<unit_area>0.6840</unit_area>
			<comb_area>0.6840</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>1</latency>
			<setup_time>0.0655</setup_time>
			<delay>0.1140</delay>
			<module_name>DFT_compute_RAM_8X8_2</module_name>
			<resource_kind>RAM</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>1</latency>
			<setup_time>0.0655</setup_time>
			<delay>0.1140</delay>
			<module_name>DFT_compute_RAM_8X23_3</module_name>
			<resource_kind>RAM</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>1</latency>
			<setup_time>0.0655</setup_time>
			<delay>0.1140</delay>
			<module_name>DFT_compute_RAM_8X1_1</module_name>
			<resource_kind>RAM</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>443</reg_bits>
		<reg_count>49</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>443</count>
			<total_area>2424.0960</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>1506.0467</mux_area>
		<control_area>0.0000</control_area>
		<total_area>37829.4327</total_area>
		<comb_area>31995.7367</comb_area>
		<seq_area>5821.6960</seq_area>
		<total_bits>955</total_bits>
		<state_count>102</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>5</cpu_time>
				<real_time>7</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>1</cpu_time>
				<real_time>1</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>1</cpu_time>
				<real_time>2</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_do_stall_reg</thread>
	</reg_ops>
	<thread>
		<name>gen_do_stall_reg</name>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>DFT_compute_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.7360</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0288</delay>
			<module_name>DFT_compute_Not_1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>!</label>
			<unit_area>0.6840</unit_area>
			<comb_area>0.6840</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>0.6840</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>32</reg_bits>
		<reg_count>3</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>32</count>
			<total_area>175.1040</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>178.5240</total_area>
		<comb_area>3.4200</comb_area>
		<seq_area>175.1040</seq_area>
		<total_bits>32</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_do_stall_reg_full</thread>
	</reg_ops>
	<thread>
		<name>gen_do_stall_reg_full</name>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>DFT_compute_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>9.7017</total_area>
		<comb_area>4.2297</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<phase_complete>alloc</phase_complete>
	<state_encoding>
		<thread>computation</thread>
		<state_reg>
			<name>global_state</name>
			<value>
				<encoded>0</encoded>
				<cycle_id>1</cycle_id>
			</value>
			<value>
				<encoded>1</encoded>
				<cycle_id>32</cycle_id>
			</value>
			<value>
				<encoded>2</encoded>
				<cycle_id>33</cycle_id>
			</value>
			<value>
				<encoded>3</encoded>
				<cycle_id>121</cycle_id>
			</value>
			<state_reg>
				<name>cycle2_state</name>
				<value>
					<encoded>0</encoded>
					<cycle_id>3</cycle_id>
				</value>
				<value>
					<encoded>1</encoded>
					<cycle_id>124</cycle_id>
				</value>
			</state_reg>
			<state_reg>
				<name>wire_cycle1_state8</name>
				<value>
					<encoded>0</encoded>
					<cycle_id>2</cycle_id>
				</value>
				<value>
					<encoded>1</encoded>
					<cycle_id>123</cycle_id>
				</value>
			</state_reg>
			<value>
				<encoded>4</encoded>
				<cycle_id>42</cycle_id>
			</value>
			<value>
				<encoded>5</encoded>
				<cycle_id>43</cycle_id>
			</value>
			<value>
				<encoded>6</encoded>
				<cycle_id>44</cycle_id>
			</value>
			<value>
				<encoded>7</encoded>
				<cycle_id>45</cycle_id>
			</value>
			<value>
				<encoded>8</encoded>
				<cycle_id>49</cycle_id>
			</value>
			<value>
				<encoded>9</encoded>
				<cycle_id>50</cycle_id>
			</value>
			<value>
				<encoded>10</encoded>
				<cycle_id>51</cycle_id>
			</value>
			<value>
				<encoded>11</encoded>
				<cycle_id>52</cycle_id>
			</value>
			<value>
				<encoded>12</encoded>
				<cycle_id>53</cycle_id>
			</value>
			<value>
				<encoded>13</encoded>
				<cycle_id>54</cycle_id>
			</value>
			<value>
				<encoded>14</encoded>
				<cycle_id>55</cycle_id>
			</value>
			<value>
				<encoded>15</encoded>
				<cycle_id>56</cycle_id>
			</value>
			<value>
				<encoded>16</encoded>
				<cycle_id>60</cycle_id>
			</value>
			<value>
				<encoded>17</encoded>
				<cycle_id>61</cycle_id>
			</value>
			<value>
				<encoded>18</encoded>
				<cycle_id>62</cycle_id>
			</value>
			<value>
				<encoded>19</encoded>
				<cycle_id>63</cycle_id>
			</value>
			<value>
				<encoded>20</encoded>
				<cycle_id>64</cycle_id>
			</value>
			<value>
				<encoded>21</encoded>
				<cycle_id>65</cycle_id>
			</value>
			<value>
				<encoded>22</encoded>
				<cycle_id>66</cycle_id>
			</value>
			<value>
				<encoded>23</encoded>
				<cycle_id>67</cycle_id>
			</value>
			<value>
				<encoded>24</encoded>
				<cycle_id>68</cycle_id>
			</value>
			<value>
				<encoded>25</encoded>
				<cycle_id>71</cycle_id>
			</value>
			<value>
				<encoded>26</encoded>
				<cycle_id>72</cycle_id>
			</value>
			<value>
				<encoded>27</encoded>
				<cycle_id>73</cycle_id>
			</value>
			<value>
				<encoded>28</encoded>
				<cycle_id>74</cycle_id>
			</value>
			<value>
				<encoded>29</encoded>
				<cycle_id>75</cycle_id>
			</value>
			<value>
				<encoded>30</encoded>
				<cycle_id>76</cycle_id>
			</value>
			<value>
				<encoded>31</encoded>
				<cycle_id>77</cycle_id>
			</value>
			<value>
				<encoded>32</encoded>
				<cycle_id>78</cycle_id>
			</value>
			<value>
				<encoded>33</encoded>
				<cycle_id>80</cycle_id>
			</value>
			<value>
				<encoded>34</encoded>
				<cycle_id>81</cycle_id>
			</value>
			<value>
				<encoded>35</encoded>
				<cycle_id>82</cycle_id>
			</value>
			<value>
				<encoded>36</encoded>
				<cycle_id>83</cycle_id>
			</value>
			<value>
				<encoded>37</encoded>
				<cycle_id>84</cycle_id>
			</value>
			<value>
				<encoded>38</encoded>
				<cycle_id>85</cycle_id>
			</value>
			<value>
				<encoded>39</encoded>
				<cycle_id>86</cycle_id>
			</value>
			<value>
				<encoded>40</encoded>
				<cycle_id>87</cycle_id>
			</value>
			<value>
				<encoded>41</encoded>
				<cycle_id>90</cycle_id>
			</value>
			<value>
				<encoded>42</encoded>
				<cycle_id>91</cycle_id>
			</value>
			<value>
				<encoded>43</encoded>
				<cycle_id>92</cycle_id>
			</value>
			<value>
				<encoded>44</encoded>
				<cycle_id>93</cycle_id>
			</value>
			<value>
				<encoded>45</encoded>
				<cycle_id>94</cycle_id>
			</value>
			<value>
				<encoded>46</encoded>
				<cycle_id>95</cycle_id>
			</value>
			<value>
				<encoded>47</encoded>
				<cycle_id>96</cycle_id>
			</value>
			<value>
				<encoded>48</encoded>
				<cycle_id>97</cycle_id>
			</value>
			<value>
				<encoded>49</encoded>
				<cycle_id>98</cycle_id>
			</value>
			<value>
				<encoded>50</encoded>
				<cycle_id>99</cycle_id>
			</value>
			<value>
				<encoded>51</encoded>
				<cycle_id>100</cycle_id>
			</value>
			<value>
				<encoded>52</encoded>
				<cycle_id>101</cycle_id>
			</value>
			<value>
				<encoded>53</encoded>
				<cycle_id>102</cycle_id>
			</value>
			<value>
				<encoded>54</encoded>
				<cycle_id>103</cycle_id>
			</value>
			<value>
				<encoded>55</encoded>
				<cycle_id>104</cycle_id>
			</value>
			<value>
				<encoded>56</encoded>
				<cycle_id>105</cycle_id>
			</value>
			<value>
				<encoded>57</encoded>
				<cycle_id>106</cycle_id>
			</value>
			<value>
				<encoded>58</encoded>
				<cycle_id>107</cycle_id>
			</value>
			<value>
				<encoded>59</encoded>
				<cycle_id>108</cycle_id>
			</value>
			<value>
				<encoded>60</encoded>
				<cycle_id>109</cycle_id>
			</value>
			<value>
				<encoded>61</encoded>
				<cycle_id>110</cycle_id>
			</value>
			<value>
				<encoded>62</encoded>
				<cycle_id>111</cycle_id>
			</value>
			<value>
				<encoded>63</encoded>
				<cycle_id>112</cycle_id>
			</value>
			<value>
				<encoded>64</encoded>
				<cycle_id>113</cycle_id>
			</value>
			<value>
				<encoded>65</encoded>
				<cycle_id>114</cycle_id>
			</value>
			<value>
				<encoded>66</encoded>
				<cycle_id>115</cycle_id>
			</value>
			<value>
				<encoded>67</encoded>
				<cycle_id>116</cycle_id>
			</value>
			<value>
				<encoded>68</encoded>
				<cycle_id>117</cycle_id>
			</value>
			<value>
				<encoded>69</encoded>
				<cycle_id>118</cycle_id>
			</value>
			<value>
				<encoded>70</encoded>
				<cycle_id>119</cycle_id>
			</value>
			<value>
				<encoded>71</encoded>
				<cycle_id>4</cycle_id>
			</value>
			<value>
				<encoded>72</encoded>
				<cycle_id>5</cycle_id>
			</value>
			<value>
				<encoded>73</encoded>
				<cycle_id>6</cycle_id>
			</value>
			<value>
				<encoded>74</encoded>
				<cycle_id>7</cycle_id>
			</value>
			<value>
				<encoded>75</encoded>
				<cycle_id>8</cycle_id>
			</value>
			<value>
				<encoded>76</encoded>
				<cycle_id>9</cycle_id>
			</value>
			<value>
				<encoded>77</encoded>
				<cycle_id>10</cycle_id>
			</value>
			<value>
				<encoded>78</encoded>
				<cycle_id>11</cycle_id>
			</value>
			<value>
				<encoded>79</encoded>
				<cycle_id>12</cycle_id>
			</value>
			<value>
				<encoded>80</encoded>
				<cycle_id>13</cycle_id>
			</value>
			<value>
				<encoded>81</encoded>
				<cycle_id>14</cycle_id>
			</value>
			<value>
				<encoded>82</encoded>
				<cycle_id>15</cycle_id>
			</value>
			<value>
				<encoded>83</encoded>
				<cycle_id>16</cycle_id>
			</value>
			<value>
				<encoded>84</encoded>
				<cycle_id>17</cycle_id>
			</value>
			<value>
				<encoded>85</encoded>
				<cycle_id>18</cycle_id>
			</value>
			<value>
				<encoded>86</encoded>
				<cycle_id>19</cycle_id>
			</value>
			<value>
				<encoded>87</encoded>
				<cycle_id>20</cycle_id>
			</value>
			<value>
				<encoded>88</encoded>
				<cycle_id>21</cycle_id>
			</value>
			<value>
				<encoded>89</encoded>
				<cycle_id>22</cycle_id>
			</value>
			<value>
				<encoded>90</encoded>
				<cycle_id>23</cycle_id>
			</value>
			<value>
				<encoded>91</encoded>
				<cycle_id>24</cycle_id>
			</value>
			<value>
				<encoded>92</encoded>
				<cycle_id>25</cycle_id>
			</value>
			<value>
				<encoded>93</encoded>
				<cycle_id>26</cycle_id>
			</value>
			<value>
				<encoded>94</encoded>
				<cycle_id>27</cycle_id>
			</value>
		</state_reg>
	</state_encoding>
	<reg_share>
		<survivor>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_52_a_sign</survivor>
		<absorbed>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_62_a_sign</absorbed>
	</reg_share>
	<reg_share>
		<survivor>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_52_a_exp</survivor>
		<absorbed>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_62_a_exp</absorbed>
	</reg_share>
	<reg_share>
		<survivor>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_52_a_exp</survivor>
		<absorbed>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_62_b_exp</absorbed>
	</reg_share>
	<reg_share>
		<survivor>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_52_a_man</survivor>
		<absorbed>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_62_a_man</absorbed>
	</reg_share>
	<reg_share>
		<survivor>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_52_b_sign</survivor>
		<absorbed>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_62_b_sign</absorbed>
	</reg_share>
	<reg_share>
		<survivor>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_52_b_man</survivor>
		<absorbed>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_62_b_man</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl1</survivor>
		<absorbed>gs_ctrl5</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl1</survivor>
		<absorbed>gs_ctrl17</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl2</survivor>
		<absorbed>gs_ctrl6</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl2</survivor>
		<absorbed>gs_ctrl18</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl3</survivor>
		<absorbed>gs_ctrl7</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl4</survivor>
		<absorbed>gs_ctrl8</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl9</survivor>
		<absorbed>gs_ctrl13</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl9</survivor>
		<absorbed>gs_ctrl21</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl10</survivor>
		<absorbed>gs_ctrl14</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl10</survivor>
		<absorbed>gs_ctrl22</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl11</survivor>
		<absorbed>gs_ctrl15</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl12</survivor>
		<absorbed>gs_ctrl16</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl25</survivor>
		<absorbed>gs_ctrl26</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl27</survivor>
		<absorbed>gs_ctrl28</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl27</survivor>
		<absorbed>gs_ctrl29</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl27</survivor>
		<absorbed>gs_ctrl31</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl27</survivor>
		<absorbed>gs_ctrl32</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl27</survivor>
		<absorbed>gs_ctrl33</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl34</survivor>
		<absorbed>gs_ctrl35</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl34</survivor>
		<absorbed>gs_ctrl36</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl37</survivor>
		<absorbed>gs_ctrl38</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl37</survivor>
		<absorbed>gs_ctrl39</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl41</survivor>
		<absorbed>gs_ctrl42</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl41</survivor>
		<absorbed>gs_ctrl43</absorbed>
	</reg_share>
	<reg_share>
		<survivor>DFT_compute_cynw_cm_float_sin_E8_M23_0_54_a_sign</survivor>
		<absorbed>DFT_compute_cynw_cm_float_cos_E8_M23_0_55_a_sign</absorbed>
	</reg_share>
	<reg_share>
		<survivor>DFT_compute_cynw_cm_float_sin_E8_M23_0_54_a_exp</survivor>
		<absorbed>DFT_compute_cynw_cm_float_cos_E8_M23_0_55_a_exp</absorbed>
	</reg_share>
	<reg_share>
		<survivor>DFT_compute_cynw_cm_float_sin_E8_M23_0_54_a_man</survivor>
		<absorbed>DFT_compute_cynw_cm_float_cos_E8_M23_0_55_a_man</absorbed>
	</reg_share>
	<memory_mapping>
		<array>
			<name>temp_imag.exp</name>
			<dimension>8</dimension>
			<word_count>8</word_count>
			<bits_per_word>8</bits_per_word>
			<total_bits>64</total_bits>
			<simple_depth>8</simple_depth>
			<compact_depth>8</compact_depth>
			<flattened>0</flattened>
		</array>
		<module_inst>
			<name>temp_imag_exp</name>
			<module_name>DFT_compute_RAM_8X8_2</module_name>
			<word_count>8</word_count>
			<bits_per_word>8</bits_per_word>
			<total_bits>64</total_bits>
			<source_loc>32893</source_loc>
			<datatype>
				<array>8</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
		</module_inst>
	</memory_mapping>
	<memory_mapping>
		<array>
			<name>temp_real.exp</name>
			<dimension>8</dimension>
			<word_count>8</word_count>
			<bits_per_word>8</bits_per_word>
			<total_bits>64</total_bits>
			<simple_depth>8</simple_depth>
			<compact_depth>8</compact_depth>
			<flattened>0</flattened>
		</array>
		<module_inst>
			<name>temp_real_exp</name>
			<module_name>DFT_compute_RAM_8X8_2</module_name>
			<word_count>8</word_count>
			<bits_per_word>8</bits_per_word>
			<total_bits>64</total_bits>
			<source_loc>32896</source_loc>
			<datatype>
				<array>8</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
		</module_inst>
	</memory_mapping>
	<memory_mapping>
		<array>
			<name>temp_imag.man</name>
			<dimension>8</dimension>
			<word_count>8</word_count>
			<bits_per_word>23</bits_per_word>
			<total_bits>184</total_bits>
			<simple_depth>8</simple_depth>
			<compact_depth>8</compact_depth>
			<flattened>0</flattened>
		</array>
		<module_inst>
			<name>temp_imag_man</name>
			<module_name>DFT_compute_RAM_8X23_3</module_name>
			<word_count>8</word_count>
			<bits_per_word>23</bits_per_word>
			<total_bits>184</total_bits>
			<source_loc>32892</source_loc>
			<datatype>
				<array>8</array>
				<datatype W="23">sc_uint</datatype>
			</datatype>
		</module_inst>
	</memory_mapping>
	<memory_mapping>
		<array>
			<name>temp_real.man</name>
			<dimension>8</dimension>
			<word_count>8</word_count>
			<bits_per_word>23</bits_per_word>
			<total_bits>184</total_bits>
			<simple_depth>8</simple_depth>
			<compact_depth>8</compact_depth>
			<flattened>0</flattened>
		</array>
		<module_inst>
			<name>temp_real_man</name>
			<module_name>DFT_compute_RAM_8X23_3</module_name>
			<word_count>8</word_count>
			<bits_per_word>23</bits_per_word>
			<total_bits>184</total_bits>
			<source_loc>32895</source_loc>
			<datatype>
				<array>8</array>
				<datatype W="23">sc_uint</datatype>
			</datatype>
		</module_inst>
	</memory_mapping>
	<memory_mapping>
		<array>
			<name>temp_imag.sign</name>
			<dimension>8</dimension>
			<word_count>8</word_count>
			<bits_per_word>1</bits_per_word>
			<total_bits>8</total_bits>
			<simple_depth>8</simple_depth>
			<compact_depth>8</compact_depth>
			<flattened>0</flattened>
		</array>
		<module_inst>
			<name>temp_imag_sign</name>
			<module_name>DFT_compute_RAM_8X1_1</module_name>
			<word_count>8</word_count>
			<bits_per_word>1</bits_per_word>
			<total_bits>8</total_bits>
			<source_loc>32894</source_loc>
			<datatype>
				<array>8</array>
				<datatype W="1">sc_uint</datatype>
			</datatype>
		</module_inst>
	</memory_mapping>
	<memory_mapping>
		<array>
			<name>temp_real.sign</name>
			<dimension>8</dimension>
			<word_count>8</word_count>
			<bits_per_word>1</bits_per_word>
			<total_bits>8</total_bits>
			<simple_depth>8</simple_depth>
			<compact_depth>8</compact_depth>
			<flattened>0</flattened>
		</array>
		<module_inst>
			<name>temp_real_sign</name>
			<module_name>DFT_compute_RAM_8X1_1</module_name>
			<word_count>8</word_count>
			<bits_per_word>1</bits_per_word>
			<total_bits>8</total_bits>
			<source_loc>32897</source_loc>
			<datatype>
				<array>8</array>
				<datatype W="1">sc_uint</datatype>
			</datatype>
		</module_inst>
	</memory_mapping>
	<resource>
		<latency>0</latency>
		<delay>4.4931</delay>
		<module_name>DFT_compute_cynw_cm_float_cos_E8_M23_0</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>BDW</module_origin>
		<count>1</count>
		<label>cynw_cm_float_cos_i</label>
		<unit_area>9915.5000</unit_area>
		<comb_area>9915.5000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>9915.5000</total_area>
		<part_characterization>0</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>4.6987</delay>
		<module_name>DFT_compute_cynw_cm_float_sin_E8_M23_0</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>BDW</module_origin>
		<count>1</count>
		<label>cynw_cm_float_sin_i</label>
		<unit_area>9828.4000</unit_area>
		<comb_area>9828.4000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>9828.4000</total_area>
		<part_characterization>0</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>9</latency>
		<setup_time>0.1299</setup_time>
		<delay>0.1153</delay>
		<module_name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>BDW</module_origin>
		<count>2</count>
		<unit_area>3989.4000</unit_area>
		<comb_area>2287.6000</comb_area>
		<seq_area>1701.8000</seq_area>
		<reg_bits>256</reg_bits>
		<total_area>7978.8000</total_area>
		<part_characterization>0</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>2.2593</delay>
		<module_name>DFT_compute_cynw_cm_float_mul_E8_M23_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>BDW</module_origin>
		<count>1</count>
		<label>cynw_cm_float_mul_i</label>
		<unit_area>3810.2000</unit_area>
		<comb_area>3810.2000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>3810.2000</total_area>
		<part_characterization>0</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>1.8863</delay>
		<module_name>DFT_compute_cynw_cm_float_add2_E8_M23_0</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>BDW</module_origin>
		<count>1</count>
		<label>cynw_cm_float_add_i</label>
		<unit_area>2214.2000</unit_area>
		<comb_area>2214.2000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>2214.2000</total_area>
		<part_characterization>0</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>DFT_compute_N_Mux_23_2_2_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>55.0620</unit_area>
		<comb_area>55.0620</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>55.0620</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>DFT_compute_N_Mux_8_2_1_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>19.1520</unit_area>
		<comb_area>19.1520</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>19.1520</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0456</delay>
		<module_name>DFT_compute_And_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>&amp;</label>
		<unit_area>8.8920</unit_area>
		<comb_area>8.8920</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>17.7840</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.3538</delay>
		<module_name>DFT_compute_Add_3Ux3U_4U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>14.0220</unit_area>
		<comb_area>14.0220</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>14.0220</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.2729</delay>
		<module_name>DFT_compute_Add_3Ux2U_4U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>12.6540</unit_area>
		<comb_area>12.6540</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>12.6540</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1199</delay>
		<module_name>DFT_compute_gen_busy_r_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_DPOPT</module_origin>
		<count>1</count>
		<not_in_use/>
		<unit_area>12.6540</unit_area>
		<comb_area>12.6540</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>12.6540</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.2673</delay>
		<module_name>DFT_compute_Add_3Ux2U_3U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>11.6280</unit_area>
		<comb_area>11.6280</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>11.6280</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.2296</delay>
		<module_name>DFT_compute_Add_3Ux1U_4U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>11.2860</unit_area>
		<comb_area>11.2860</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>11.2860</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.2362</delay>
		<module_name>DFT_compute_LessThan_3Ux4U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>&lt;</label>
		<unit_area>10.2600</unit_area>
		<comb_area>10.2600</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>10.2600</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1959</delay>
		<module_name>DFT_compute_Add_3Ux1U_3U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>9.9180</unit_area>
		<comb_area>9.9180</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>9.9180</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0708</delay>
		<module_name>DFT_compute_Xor_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>^</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>8.8920</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0194</delay>
		<module_name>DFT_compute_Not_1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>!</label>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>8.2080</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>DFT_compute_N_Muxb_1_2_3_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>2.3940</unit_area>
		<comb_area>2.3940</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>4.7880</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0714</delay>
		<module_name>DFT_compute_And_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>3</count>
		<not_in_use/>
		<label>&amp;</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>4.1040</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0696</delay>
		<module_name>DFT_compute_Or_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>|</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>2.7360</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0288</delay>
		<module_name>DFT_compute_Not_1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>3</count>
		<not_in_use/>
		<label>!</label>
		<unit_area>0.6840</unit_area>
		<comb_area>0.6840</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>2.0520</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>DFT_compute_RAM_8X1_1</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>DFT_compute_RAM_8X23_3</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>DFT_compute_RAM_8X8_2</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<reg_bits>546</reg_bits>
	<reg_count>78</reg_count>
	<resource>
		<module_name>reg_bit</module_name>
		<resource_kind>REGISTER</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<count>546</count>
		<total_area>4202.4960</total_area>
		<unit_area>7.6969</unit_area>
		<comb_area>0.1954</comb_area>
		<seq_area>7.5015</seq_area>
		<latency>1</latency>
		<delay>0.114</delay>
		<setup_time>0.0655</setup_time>
	</resource>
	<mux_area>2361.4625</mux_area>
	<control_area>862.3971</control_area>
	<total_area>41378.6557</total_area>
	<comb_area>33879.2637</comb_area>
	<seq_area>7499.3920</seq_area>
	<total_bits>1058</total_bits>
	<state_count>136</state_count>
	<netlist>
		<module_name>DFT_compute</module_name>
		<port>
			<direction>in</direction>
			<clock/>
			<name>i_clk</name>
			<datatype W="1">bool</datatype>
			<source_loc>962</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>i_rst</name>
			<datatype W="1">bool</datatype>
			<source_loc>963</source_loc>
		</port>
		<source_loc>
			<id>18350</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>967,18345</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>i_real_busy</name>
			<datatype W="1">bool</datatype>
			<source_loc>18350</source_loc>
			<async/>
		</port>
		<source_loc>
			<id>20561</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8776,968,18281,18336,18367</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>i_real_vld</name>
			<datatype W="1">bool</datatype>
			<source_loc>20561</source_loc>
		</port>
		<source_loc>
			<id>11386</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>4945,7219,777</sub_loc>
		</source_loc>
		<source_loc>
			<id>15915</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>11386,23824</sub_loc>
		</source_loc>
		<source_loc>
			<id>20548</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15915,32849,18966,20438</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>i_real_data_man</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>20548</source_loc>
		</port>
		<source_loc>
			<id>11384</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>4945,7219,781</sub_loc>
		</source_loc>
		<source_loc>
			<id>15913</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>11384,23821</sub_loc>
		</source_loc>
		<source_loc>
			<id>20552</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15913,32848,18965,20437</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>i_real_data_exp</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>20552</source_loc>
		</port>
		<source_loc>
			<id>11382</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>4945,7219,782</sub_loc>
		</source_loc>
		<source_loc>
			<id>15911</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>11382,23818</sub_loc>
		</source_loc>
		<source_loc>
			<id>20556</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15911,32847,18964,20436</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>i_real_data_sign</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>20556</source_loc>
		</port>
		<source_loc>
			<id>18410</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>970,18406</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>o_dft_real_busy</name>
			<datatype W="1">bool</datatype>
			<source_loc>18410</source_loc>
		</port>
		<source_loc>
			<id>20577</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15993,971,18395</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_dft_real_vld</name>
			<datatype W="1">bool</datatype>
			<source_loc>20577</source_loc>
			<async/>
		</port>
		<source_loc>
			<id>19696</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>32846,19477,19503,19529,19555,19581,19607,19633,19659</sub_loc>
		</source_loc>
		<source_loc>
			<id>19811</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19696,19812,19813,19814,19815,19816,19817,19818,19819,19820,19821,19822,19823,19824,19825,19826,19827,19828</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_dft_real_data_man</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>19811</source_loc>
			<area>173.0520</area>
			<comb_area>0.0000</comb_area>
			<seq_area>173.0520</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_23</module_name>
		</port>
		<source_loc>
			<id>19695</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>32845,19475,19501,19527,19553,19579,19605,19631,19657</sub_loc>
		</source_loc>
		<source_loc>
			<id>19793</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19695,19794,19795,19796,19797,19798,19799,19800,19801,19802,19803,19804,19805,19806,19807,19808,19809,19810</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_dft_real_data_exp</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>19793</source_loc>
			<area>60.1920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>60.1920</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_8</module_name>
		</port>
		<source_loc>
			<id>19694</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>32844,19473,19499,19525,19551,19577,19603,19629,19655</sub_loc>
		</source_loc>
		<source_loc>
			<id>19829</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19694,19830,19831,19832,19833,19834,19835,19836,19837,19838,19839,19840,19841,19842,19843,19844,19845,19846,19847</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_dft_real_data_sign</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>19829</source_loc>
			<area>7.5240</area>
			<comb_area>0.0000</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_1</module_name>
		</port>
		<source_loc>
			<id>18460</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>973,18456</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>o_dft_imag_busy</name>
			<datatype W="1">bool</datatype>
			<source_loc>18460</source_loc>
		</port>
		<source_loc>
			<id>20587</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15063,974,18445</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_dft_imag_vld</name>
			<datatype W="1">bool</datatype>
			<source_loc>20587</source_loc>
			<async/>
		</port>
		<source_loc>
			<id>19700</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>32843,19487,19513,19539,19565,19591,19617,19643,19669</sub_loc>
		</source_loc>
		<source_loc>
			<id>19731</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19700,19732,19733,19734,19735,19736,19737,19738,19739,19740,19741,19742,19743,19744,19745,19746,19747,19748,19749,19750,19751,19752,19753,19754,19755,19756</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_dft_imag_data_man</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>19731</source_loc>
			<area>173.0520</area>
			<comb_area>0.0000</comb_area>
			<seq_area>173.0520</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_23</module_name>
		</port>
		<source_loc>
			<id>19699</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>32842,19485,19511,19537,19563,19589,19615,19641,19667</sub_loc>
		</source_loc>
		<source_loc>
			<id>19705</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19699,19706,19707,19708,19709,19710,19711,19712,19713,19714,19715,19716,19717,19718,19719,19720,19721,19722,19723,19724,19725,19726,19727,19728,19729,19730</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_dft_imag_data_exp</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>19705</source_loc>
			<area>60.1920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>60.1920</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_8</module_name>
		</port>
		<source_loc>
			<id>19698</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>32841,19483,19509,19535,19561,19587,19613,19639,19665</sub_loc>
		</source_loc>
		<source_loc>
			<id>19757</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19698,19758,19759,19760,19761,19762,19763,19764,19765,19766,19767,19768,19769,19770,19771,19772,19773,19774,19775,19776,19777,19778,19779,19780,19781,19782</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_dft_imag_data_sign</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>19757</source_loc>
			<area>7.5240</area>
			<comb_area>0.0000</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_1</module_name>
		</port>
		<source_loc>
			<id>18325</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>33175,18322,18324</sub_loc>
		</source_loc>
		<source_loc>
			<id>18327</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18325,18328,18329,18433</sub_loc>
		</source_loc>
		<signal>
			<name>o_dft_imag_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>18327</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<source_loc>
			<id>18436</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>33158,18435,18443,18434</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_Xor_1Ux1U_1U_1_8_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18436</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>18446</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>33159,18442,18464,18466</sub_loc>
		</source_loc>
		<source_loc>
			<id>18467</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18446,18468,18469</sub_loc>
		</source_loc>
		<signal>
			<name>o_dft_imag_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>18467</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<signal>
			<name>DFT_compute_Or_1Ux1U_1U_4_9_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18444</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>18316</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>33151,18313,18315</sub_loc>
		</source_loc>
		<source_loc>
			<id>18318</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18316,18319,18320,18383</sub_loc>
		</source_loc>
		<signal>
			<name>o_dft_real_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>18318</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<source_loc>
			<id>18386</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>33134,18385,18393,18384</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_Xor_1Ux1U_1U_1_4_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18386</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>18396</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>33135,18392,18414,18416</sub_loc>
		</source_loc>
		<source_loc>
			<id>18417</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18396,18418,18419</sub_loc>
		</source_loc>
		<signal>
			<name>o_dft_real_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>18417</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<signal>
			<name>DFT_compute_Or_1Ux1U_1U_4_5_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18394</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_And_1Ux1U_1U_4_138_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>20504</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_And_1Ux1U_1U_4_136_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>20433</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_Not_1U_1U_4_135_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>20432</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_And_1Ux1U_1U_4_137_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>20434</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_N_Muxb_1_2_3_4_1_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18300</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>20559</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>33787,33113,18277,18278,18301,18309,18310,18339</sub_loc>
		</source_loc>
		<signal>
			<name>i_real_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>20559</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1038</setup_time>
			<module_name>regr_ss_1</module_name>
		</signal>
		<source_loc>
			<id>5437</id>
			<loc_kind>DECL</loc_kind>
			<label>new_req</label>
			<file_id>3</file_id>
			<line>1744</line>
			<col>12</col>
		</source_loc>
		<source_loc>
			<id>8376</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>964,889,5437</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_gen_busy_r_1_2_gnew_req</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>8376</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_gen_busy_r_1_2_gen_busy_i_real_m_data_is_invalid_next</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>32966</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>5439</id>
			<loc_kind>DECL</loc_kind>
			<label>div</label>
			<file_id>3</file_id>
			<line>1772</line>
			<col>7</col>
		</source_loc>
		<source_loc>
			<id>8378</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>964,889,5439</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_gen_busy_r_1_2_gdiv</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>8378</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>5438</id>
			<loc_kind>DECL</loc_kind>
			<label>new_busy</label>
			<file_id>3</file_id>
			<line>1769</line>
			<col>7</col>
		</source_loc>
		<source_loc>
			<id>8377</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>964,889,5438</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_gen_busy_r_1_2_gnew_busy</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>8377</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>18351</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>32967,18346,20429,20502</sub_loc>
		</source_loc>
		<signal>
			<name>i_real_m_data_is_valid</name>
			<datatype W="1">bool</datatype>
			<source_loc>18351</source_loc>
			<async/>
		</signal>
		<signal>
			<name>global_state_next</name>
			<datatype W="7">sc_uint</datatype>
			<source_loc>5006</source_loc>
			<async/>
			<state_reg/>
		</signal>
		<signal>
			<name>vld_1</name>
			<datatype W="1">sc_uint</datatype>
			<area>7.5240</area>
			<comb_area>0.0000</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_1</module_name>
		</signal>
		<signal>
			<name>rdy_0</name>
			<datatype W="1">sc_uint</datatype>
			<async/>
			<stall/>
		</signal>
		<signal>
			<name>vld_0</name>
			<datatype W="1">sc_uint</datatype>
			<area>7.5240</area>
			<comb_area>0.0000</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_1</module_name>
		</signal>
		<signal>
			<name>rdy_1</name>
			<datatype W="1">sc_uint</datatype>
			<async/>
			<stall/>
		</signal>
		<source_loc>
			<id>18352</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>32966,18347,18960,18340</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_gen_busy_r_1_2_out1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>18352</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl50</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>gs_ctrl49</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<source_loc>
			<id>12106</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>38634,34227,4960,5136,4960,5254</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_Add_3Ux2U_3U_4_36_in2</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>12106</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl48</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<source_loc>
			<id>13865</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>64585,37531,43387,36429,4960,5314,3807,4233</sub_loc>
		</source_loc>
		<source_loc>
			<id>16468</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>11399,13865</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_Not_1U_1U_4_25_in1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>16468</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl47</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>gs_ctrl46</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>26.6760</area>
			<comb_area>4.1040</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_3</module_name>
		</signal>
		<signal>
			<name>gs_ctrl45</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>26.6760</area>
			<comb_area>4.1040</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_3</module_name>
		</signal>
		<source_loc>
			<id>20029</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19930,19931,19932,19934,19935,19936,19937,19933</sub_loc>
		</source_loc>
		<signal>
			<name>sreg_3</name>
			<datatype W="31">sc_uint</datatype>
			<source_loc>20029</source_loc>
			<area>233.2440</area>
			<comb_area>0.0000</comb_area>
			<seq_area>233.2440</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_31</module_name>
		</signal>
		<signal>
			<name>gs_ctrl44</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>26.6760</area>
			<comb_area>4.1040</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_3</module_name>
		</signal>
		<signal>
			<name>DFT_compute_Not_1U_1U_4_25_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>19453</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl41</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>26.6760</area>
			<comb_area>4.1040</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_3</module_name>
		</signal>
		<signal>
			<name>DFT_compute_Not_1U_1U_4_22_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>19431</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>13777</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>64585,37531,43387,36429,4960,5271,3814,4215</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_Not_1U_1U_4_22_in1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13777</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl40</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<source_loc>
			<id>20022</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19879,19880,19881</sub_loc>
		</source_loc>
		<signal>
			<name>sreg_1</name>
			<datatype W="31">sc_uint</datatype>
			<source_loc>20022</source_loc>
			<area>233.2440</area>
			<comb_area>0.0000</comb_area>
			<seq_area>233.2440</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_31</module_name>
		</signal>
		<signal>
			<name>gs_ctrl37</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>35.5680</area>
			<comb_area>5.4720</comb_area>
			<seq_area>30.0960</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_4</module_name>
		</signal>
		<source_loc>
			<id>20025</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19906,19907,19908</sub_loc>
		</source_loc>
		<signal>
			<name>sreg_2</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>20025</source_loc>
			<area>240.7680</area>
			<comb_area>0.0000</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_32</module_name>
		</signal>
		<source_loc>
			<id>20034</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20008,20009</sub_loc>
		</source_loc>
		<signal>
			<name>sreg_4</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>20034</source_loc>
			<area>240.7680</area>
			<comb_area>0.0000</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_32</module_name>
		</signal>
		<signal>
			<name>gs_ctrl34</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<source_loc>
			<id>12549</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>52897,37531,4960,5136,4960,5254</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_Add_3Ux1U_3U_4_19_in2</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>12549</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl30</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>gs_ctrl27</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<source_loc>
			<id>15917</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>4956,31635</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_LessThan_3Ux4U_1U_4_16_in1_slice</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>15917</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_LessThan_3Ux4U_1U_4_16_in2</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>31645</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl25</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<source_loc>
			<id>20475</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18969,20423,20442</sub_loc>
		</source_loc>
		<source_loc>
			<id>20484</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20475,20485</sub_loc>
		</source_loc>
		<signal>
			<name>i_real_m_stall_reg_man</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>20484</source_loc>
			<area>173.0520</area>
			<comb_area>0.0000</comb_area>
			<seq_area>173.0520</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_23</module_name>
		</signal>
		<source_loc>
			<id>20476</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18968,20424,20443</sub_loc>
		</source_loc>
		<source_loc>
			<id>20482</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20476,20483</sub_loc>
		</source_loc>
		<signal>
			<name>i_real_m_stall_reg_exp</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>20482</source_loc>
			<area>60.1920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>60.1920</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_8</module_name>
		</signal>
		<source_loc>
			<id>18348</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>32972,18337,18963,20431,20501,20505</sub_loc>
		</source_loc>
		<source_loc>
			<id>20508</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18348,20509,20510</sub_loc>
		</source_loc>
		<signal>
			<name>i_real_m_stall_reg_full</name>
			<datatype W="1">bool</datatype>
			<source_loc>20508</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<source_loc>
			<id>20477</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18967,20425,20444</sub_loc>
		</source_loc>
		<source_loc>
			<id>20486</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20477,20487</sub_loc>
		</source_loc>
		<signal>
			<name>i_real_m_stall_reg_sign</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>20486</source_loc>
			<area>7.5240</area>
			<comb_area>0.0000</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_1</module_name>
		</signal>
		<signal>
			<name>gs_ctrl24</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_ss_sc_2</module_name>
		</signal>
		<signal>
			<name>gs_ctrl23</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>26.6760</area>
			<comb_area>4.1040</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_ss_sc_3</module_name>
		</signal>
		<signal>
			<name>gs_ctrl20</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_ss_sc_2</module_name>
		</signal>
		<signal>
			<name>gs_ctrl19</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>26.6760</area>
			<comb_area>4.1040</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_ss_sc_3</module_name>
		</signal>
		<signal>
			<name>DFT_compute_N_Muxb_1_2_3_4_13_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18970</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl12</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_ss_sc_2</module_name>
		</signal>
		<signal>
			<name>gs_ctrl11</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>26.6760</area>
			<comb_area>4.1040</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_ss_sc_3</module_name>
		</signal>
		<signal>
			<name>gs_ctrl10</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<signal>
			<name>gs_ctrl9</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>35.5680</area>
			<comb_area>5.4720</comb_area>
			<seq_area>30.0960</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_4</module_name>
		</signal>
		<signal>
			<name>DFT_compute_N_Mux_8_2_1_4_14_out1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>18972</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl4</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_ss_sc_2</module_name>
		</signal>
		<signal>
			<name>gs_ctrl3</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>26.6760</area>
			<comb_area>4.1040</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_ss_sc_3</module_name>
		</signal>
		<signal>
			<name>gs_ctrl2</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>26.6760</area>
			<comb_area>4.1040</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_3</module_name>
		</signal>
		<signal>
			<name>DFT_compute_N_Mux_23_2_2_4_15_out1</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>18974</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>35.5680</area>
			<comb_area>5.4720</comb_area>
			<seq_area>30.0960</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_4</module_name>
		</signal>
		<signal>
			<name>s_reg_364</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>20006</source_loc>
			<area>173.0520</area>
			<comb_area>0.0000</comb_area>
			<seq_area>173.0520</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_23</module_name>
		</signal>
		<signal>
			<name>s_reg_363</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>20004</source_loc>
			<area>60.1920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>60.1920</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_8</module_name>
		</signal>
		<signal>
			<name>s_reg_362</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>20002</source_loc>
			<area>7.5240</area>
			<comb_area>0.0000</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_1</module_name>
		</signal>
		<signal>
			<name>s_reg_361</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>20000</source_loc>
			<area>173.0520</area>
			<comb_area>0.0000</comb_area>
			<seq_area>173.0520</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_23</module_name>
		</signal>
		<signal>
			<name>s_reg_360</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>19998</source_loc>
			<area>60.1920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>60.1920</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_8</module_name>
		</signal>
		<signal>
			<name>s_reg_359</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>19996</source_loc>
			<area>7.5240</area>
			<comb_area>0.0000</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_1</module_name>
		</signal>
		<signal>
			<name>s_reg_358</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>19994</source_loc>
			<area>173.0520</area>
			<comb_area>0.0000</comb_area>
			<seq_area>173.0520</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_23</module_name>
		</signal>
		<signal>
			<name>s_reg_357</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>19992</source_loc>
			<area>60.1920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>60.1920</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_8</module_name>
		</signal>
		<signal>
			<name>s_reg_356</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>19990</source_loc>
			<area>7.5240</area>
			<comb_area>0.0000</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_1</module_name>
		</signal>
		<signal>
			<name>s_reg_355</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>19988</source_loc>
			<area>173.0520</area>
			<comb_area>0.0000</comb_area>
			<seq_area>173.0520</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_23</module_name>
		</signal>
		<signal>
			<name>s_reg_354</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>19986</source_loc>
			<area>60.1920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>60.1920</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_8</module_name>
		</signal>
		<signal>
			<name>s_reg_353</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>19984</source_loc>
			<area>7.5240</area>
			<comb_area>0.0000</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_1</module_name>
		</signal>
		<signal>
			<name>s_reg_352</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>19982</source_loc>
			<area>173.0520</area>
			<comb_area>0.0000</comb_area>
			<seq_area>173.0520</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_23</module_name>
		</signal>
		<signal>
			<name>s_reg_351</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>19980</source_loc>
			<area>60.1920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>60.1920</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_8</module_name>
		</signal>
		<signal>
			<name>s_reg_350</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>19978</source_loc>
			<area>7.5240</area>
			<comb_area>0.0000</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_1</module_name>
		</signal>
		<source_loc>
			<id>20032</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19958,19959,19961,19963,19965,19966,19956,19957,19960,19962,19964</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_348</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>20032</source_loc>
			<area>60.1920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>60.1920</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_8</module_name>
		</signal>
		<source_loc>
			<id>20031</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19948,19949,19950,19952,19954,19951,19953</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_347</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>20031</source_loc>
			<area>240.7680</area>
			<comb_area>0.0000</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_32</module_name>
		</signal>
		<source_loc>
			<id>20028</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19918,19920,19921,19923,19925,19927,19928,19919,19922,19924,19926</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_344</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>20028</source_loc>
			<area>7.5240</area>
			<comb_area>0.0000</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_1</module_name>
		</signal>
		<source_loc>
			<id>20024</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19887,19890,19892,19896,19898,19902,19903,19888,19889,19891,19893,19894,19895,19897,19899,19900,19901,19904</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_340</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>20024</source_loc>
			<area>240.7680</area>
			<comb_area>0.0000</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_32</module_name>
		</signal>
		<signal>
			<name>DFT_compute_LessThan_3Ux4U_1U_4_16_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>19874</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_Add_3Ux2U_3U_4_36_out1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>19871</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_Add_3Ux1U_3U_4_19_out1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>19869</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>20020</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19867,19868,19869,19870,19871</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_336_slice</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>20020</source_loc>
			<area>22.5720</area>
			<comb_area>0.0000</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_3</module_name>
		</signal>
		<signal>
			<name>DFT_compute_Add_3Ux2U_4U_4_34_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>19082</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_Add_3Ux1U_4U_4_12_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>19013</source_loc>
			<async/>
		</signal>
		<signal>
			<name>cycle2_state</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4937</source_loc>
			<state_reg/>
			<area>7.5240</area>
			<comb_area>0.0000</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_1</module_name>
		</signal>
		<source_loc>
			<id>20033</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19969,19970,19972,19973,19974,19975,19968,19971,19976</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_349</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>20033</source_loc>
			<area>7.5240</area>
			<comb_area>0.0000</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_1</module_name>
		</signal>
		<signal>
			<name>en_2</name>
			<datatype W="1">sc_uint</datatype>
			<async/>
			<stall/>
		</signal>
		<source_loc>
			<id>12299</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>38634,34227,4960,5136,4960,5341</sub_loc>
		</source_loc>
		<source_loc>
			<id>12742</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>52897,37531,4960,5136,4960,5341</sub_loc>
		</source_loc>
		<source_loc>
			<id>20603</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>31685,12299,12742,31623,19859,19860,19861,19862,19863,19864,19865</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_335_slice</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>20603</source_loc>
			<area>22.5720</area>
			<comb_area>0.0000</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_3</module_name>
		</signal>
		<source_loc>
			<id>18411</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>33062,18408,18415,19480,19506,19532,19558,19584,19610,19636,19662,18407</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_And_1Ux1U_1U_1_6_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18411</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>18461</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>33078,18458,18465,19490,19516,19542,19568,19594,19620,19646,19672,18457</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_And_1Ux1U_1U_1_10_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18461</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>18476</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>33090,18475,19488,19514,19540,19566,19592,19618,19644,19670,18474</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_Not_1U_1U_1_11_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18476</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>18326</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>32939,18323,18432,18473,18937,19489,19515,19541,19567,19593,19619,19645,19671</sub_loc>
		</source_loc>
		<source_loc>
			<id>19783</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18326,19784,19785,19786,19787,19788,19789,19790,19791,19792</sub_loc>
		</source_loc>
		<signal>
			<name>o_dft_imag_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>19783</source_loc>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<source_loc>
			<id>18426</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>33074,18425,19478,19504,19530,19556,19582,19608,19634,19660,18424</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_Not_1U_1U_1_7_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18426</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>18317</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>32936,18314,18382,18423,18936,19479,19505,19531,19557,19583,19609,19635,19661</sub_loc>
		</source_loc>
		<source_loc>
			<id>19848</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18317,19849,19850,19851,19852,19853,19854,19855,19856,19857</sub_loc>
		</source_loc>
		<signal>
			<name>o_dft_real_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>19848</source_loc>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<source_loc>
			<id>20481</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18935,20430,20503</sub_loc>
		</source_loc>
		<signal>
			<name>i_real_m_stalling</name>
			<datatype W="1">bool</datatype>
			<source_loc>20481</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl0</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4915</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<source_loc>
			<id>20386</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>pm</loc_map_kind>
			<opcode>112</opcode>
			<sub_loc>4929</sub_loc>
		</source_loc>
		<source_loc>
			<id>20387</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>sched_op</loc_map_kind>
			<opcode>112</opcode>
			<sub_loc>20386</sub_loc>
		</source_loc>
		<source_loc>
			<id>20593</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20387,19873,19874,19875,19876,19877</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_337</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>20593</source_loc>
			<area>7.5240</area>
			<comb_area>0.0000</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_1</module_name>
		</signal>
		<signal>
			<name>drain</name>
			<datatype W="1">bool</datatype>
			<source_loc>4937</source_loc>
			<area>7.5240</area>
			<comb_area>0.0000</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_1</module_name>
		</signal>
		<signal>
			<name>en_0</name>
			<datatype W="1">sc_uint</datatype>
			<async/>
			<stall/>
		</signal>
		<signal>
			<name>cycle1_state</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4937</source_loc>
			<state_reg/>
			<area>7.5240</area>
			<comb_area>0.0000</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_1</module_name>
		</signal>
		<signal>
			<name>en_1</name>
			<datatype W="1">sc_uint</datatype>
			<async/>
			<stall/>
		</signal>
		<source_loc>
			<id>18306</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>32931,18280,18338,18934,18959,18962</sub_loc>
		</source_loc>
		<source_loc>
			<id>19701</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18306,19702,19703,19704</sub_loc>
		</source_loc>
		<signal>
			<name>i_real_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<source_loc>19701</source_loc>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1578</setup_time>
			<module_name>regr_en_ss_1</module_name>
		</signal>
		<signal>
			<name>DFT_compute_Add_3Ux3U_4U_4_51_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>19865</source_loc>
			<async/>
		</signal>
		<signal>
			<name>global_state</name>
			<datatype W="7">sc_uint</datatype>
			<source_loc>5006</source_loc>
			<state_reg/>
			<area>62.2440</area>
			<comb_area>9.5760</comb_area>
			<seq_area>52.6680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_7</module_name>
		</signal>
		<source_loc>
			<id>19697</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18961,19481,19491,19507,19517,19533,19543,19559,19569,19585,19595,19611,19621,19637,19647,19663,19673,20514,20515,20516,20517,20518,20519,20520,20521,20522,20523,20524,20525,20526,20527,20528,20529</sub_loc>
		</source_loc>
		<signal>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>19697</source_loc>
			<async/>
			<stall/>
		</signal>
		<signal>
			<name>DFT_compute_cynw_cm_float_add2_E8_M23_0_24_a_sign</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>74597</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_cynw_cm_float_add2_E8_M23_0_24_a_exp</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>74597</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_cynw_cm_float_add2_E8_M23_0_24_a_man</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>74597</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>13927</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>64585,37531,43387,36429,4960,5338,3797,4237</sub_loc>
		</source_loc>
		<source_loc>
			<id>16486</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>11399,13927</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_cynw_cm_float_add2_E8_M23_0_24_b_sign</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>16486</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>13928</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>64585,37531,43387,36429,4960,5338,3797,4251</sub_loc>
		</source_loc>
		<source_loc>
			<id>16485</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>11398,13928</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_cynw_cm_float_add2_E8_M23_0_24_b_exp</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>16485</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>13931</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>64585,37531,43387,36429,4960,5338,3797,4253</sub_loc>
		</source_loc>
		<source_loc>
			<id>16484</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>11397,13931</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_cynw_cm_float_add2_E8_M23_0_24_b_man</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>16484</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_cynw_cm_float_add2_E8_M23_0_24_x</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>19468</source_loc>
		</signal>
		<signal>
			<name>DFT_compute_cynw_cm_float_cos_E8_M23_0_55_x</name>
			<datatype W="37">sc_uint</datatype>
			<source_loc>19232</source_loc>
		</signal>
		<source_loc>
			<id>12307</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>43387,4960,5210,3708,4469</sub_loc>
		</source_loc>
		<source_loc>
			<id>12308</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>1214</opcode>
			<sub_loc>12307</sub_loc>
		</source_loc>
		<source_loc>
			<id>12322</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>43387,4960,5210,3708,4355,3787</sub_loc>
		</source_loc>
		<source_loc>
			<id>12309</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>43387,4960,5210,3708,4468</sub_loc>
		</source_loc>
		<source_loc>
			<id>12310</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>1178</opcode>
			<sub_loc>12309</sub_loc>
		</source_loc>
		<source_loc>
			<id>12319</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>43387,4960,5210,3708,4374,3787</sub_loc>
		</source_loc>
		<source_loc>
			<id>12316</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>43387,4960,5210,3708,4466,3787</sub_loc>
		</source_loc>
		<source_loc>
			<id>15782</id>
			<loc_kind>COMPOUND</loc_kind>
			<sub_loc>12308,12322,12310,12319,12316</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_52_b_exp</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>15782</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>12505</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>52897,4960,5211,3821,4294,2498</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_52_accept</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>12505</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_52_x</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>19228</source_loc>
		</signal>
		<signal>
			<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_52_a_sign</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>25029</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_52_a_man</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>25039</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>12321</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>43387,4960,5210,3708,4355,3786</sub_loc>
		</source_loc>
		<source_loc>
			<id>12318</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>43387,4960,5210,3708,4374,3786</sub_loc>
		</source_loc>
		<source_loc>
			<id>12315</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>43387,4960,5210,3708,4466,3786</sub_loc>
		</source_loc>
		<source_loc>
			<id>15781</id>
			<loc_kind>COMPOUND</loc_kind>
			<sub_loc>12308,12321,12310,12318,12315</sub_loc>
		</source_loc>
		<source_loc>
			<id>11782</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>38634,4960,5210,3708,4469</sub_loc>
		</source_loc>
		<source_loc>
			<id>11783</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>1214</opcode>
			<sub_loc>11782</sub_loc>
		</source_loc>
		<source_loc>
			<id>11796</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>38634,4960,5210,3708,4355,3786</sub_loc>
		</source_loc>
		<source_loc>
			<id>11784</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>38634,4960,5210,3708,4468</sub_loc>
		</source_loc>
		<source_loc>
			<id>11785</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>1178</opcode>
			<sub_loc>11784</sub_loc>
		</source_loc>
		<source_loc>
			<id>11793</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>38634,4960,5210,3708,4374,3786</sub_loc>
		</source_loc>
		<source_loc>
			<id>11790</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>38634,4960,5210,3708,4466,3786</sub_loc>
		</source_loc>
		<source_loc>
			<id>15778</id>
			<loc_kind>COMPOUND</loc_kind>
			<sub_loc>11783,11796,11785,11793,11790</sub_loc>
		</source_loc>
		<source_loc>
			<id>20615</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15781,15778</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_52_b_sign</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>20615</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>11797</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>38634,4960,5210,3708,4355,3787</sub_loc>
		</source_loc>
		<source_loc>
			<id>11794</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>38634,4960,5210,3708,4374,3787</sub_loc>
		</source_loc>
		<source_loc>
			<id>11791</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>38634,4960,5210,3708,4466,3787</sub_loc>
		</source_loc>
		<source_loc>
			<id>15779</id>
			<loc_kind>COMPOUND</loc_kind>
			<sub_loc>11783,11797,11785,11794,11791</sub_loc>
		</source_loc>
		<source_loc>
			<id>20614</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>25034,15779</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_52_a_exp</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>20614</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>12323</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>43387,4960,5210,3708,4355,3788</sub_loc>
		</source_loc>
		<source_loc>
			<id>12320</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>43387,4960,5210,3708,4374,3788</sub_loc>
		</source_loc>
		<source_loc>
			<id>12317</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>43387,4960,5210,3708,4466,3788</sub_loc>
		</source_loc>
		<source_loc>
			<id>15783</id>
			<loc_kind>COMPOUND</loc_kind>
			<sub_loc>12308,12323,12310,12320,12317</sub_loc>
		</source_loc>
		<source_loc>
			<id>11798</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>38634,4960,5210,3708,4355,3788</sub_loc>
		</source_loc>
		<source_loc>
			<id>11795</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>38634,4960,5210,3708,4374,3788</sub_loc>
		</source_loc>
		<source_loc>
			<id>11792</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>38634,4960,5210,3708,4466,3788</sub_loc>
		</source_loc>
		<source_loc>
			<id>15780</id>
			<loc_kind>COMPOUND</loc_kind>
			<sub_loc>11783,11798,11785,11795,11792</sub_loc>
		</source_loc>
		<source_loc>
			<id>20616</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15783,15780</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_52_b_man</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>20616</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_62_accept</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>12505</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_62_x</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>19085</source_loc>
		</signal>
		<signal>
			<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_21_a_sign</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>74160</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_21_a_exp</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>74160</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_21_a_man</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>74160</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>13813</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>64585,37531,43387,36429,4960,5289,3814,4201</sub_loc>
		</source_loc>
		<source_loc>
			<id>16453</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>11408,13813</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_21_b_sign</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>16453</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>13816</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>64585,37531,43387,36429,4960,5289,3814,4203</sub_loc>
		</source_loc>
		<source_loc>
			<id>16452</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>11407,13816</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_21_b_exp</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>16452</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>13817</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>64585,37531,43387,36429,4960,5289,3814,4205</sub_loc>
		</source_loc>
		<source_loc>
			<id>16451</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>11406,13817</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_21_b_man</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>16451</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_21_x</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>19437</source_loc>
		</signal>
		<source_loc>
			<id>12339</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>43387,4960,5217,4854,3756,4639</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_cynw_cm_float_sin_E8_M23_0_54_a_sign</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>12339</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>12340</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>43387,4960,5217,4854,3756,4580</sub_loc>
		</source_loc>
		<signal>
			<name>DFT_compute_cynw_cm_float_sin_E8_M23_0_54_a_exp</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>12340</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_cynw_cm_float_sin_E8_M23_0_54_a_man</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>12340</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DFT_compute_cynw_cm_float_sin_E8_M23_0_54_x</name>
			<datatype W="37">sc_uint</datatype>
			<source_loc>19236</source_loc>
		</signal>
		<source_loc>
			<id>15208</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>83674,4994,4700,3708,4469</sub_loc>
		</source_loc>
		<source_loc>
			<id>15209</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>2380</opcode>
			<sub_loc>15208</sub_loc>
		</source_loc>
		<source_loc>
			<id>15255</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>83674,4994,4700,3708,4355,3787</sub_loc>
		</source_loc>
		<source_loc>
			<id>15210</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>83674,4994,4700,3708,4468</sub_loc>
		</source_loc>
		<source_loc>
			<id>15211</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>2344</opcode>
			<sub_loc>15210</sub_loc>
		</source_loc>
		<source_loc>
			<id>15252</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>83674,4994,4700,3708,4374,3787</sub_loc>
		</source_loc>
		<source_loc>
			<id>15249</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>83674,4994,4700,3708,4466,3787</sub_loc>
		</source_loc>
		<source_loc>
			<id>15827</id>
			<loc_kind>COMPOUND</loc_kind>
			<sub_loc>15209,15255,15211,15252,15249</sub_loc>
		</source_loc>
		<signal>
			<name>temp_imag_exp_DIN</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>15827</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_imag_exp_CE</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>31647</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_imag_exp_RW</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>31647</source_loc>
			<async/>
			<preserved/>
		</signal>
		<source_loc>
			<id>15141</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>82171,5000</sub_loc>
		</source_loc>
		<signal>
			<name>temp_imag_exp_in1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>15141</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_imag_exp_out1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>19729</source_loc>
		</signal>
		<source_loc>
			<id>15256</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>83674,4994,4700,3708,4355,3788</sub_loc>
		</source_loc>
		<source_loc>
			<id>15253</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>83674,4994,4700,3708,4374,3788</sub_loc>
		</source_loc>
		<source_loc>
			<id>15250</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>83674,4994,4700,3708,4466,3788</sub_loc>
		</source_loc>
		<source_loc>
			<id>15828</id>
			<loc_kind>COMPOUND</loc_kind>
			<sub_loc>15209,15256,15211,15253,15250</sub_loc>
		</source_loc>
		<signal>
			<name>temp_imag_man_DIN</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>15828</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_imag_man_CE</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>31647</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_imag_man_RW</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>31647</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_imag_man_in1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>15141</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_imag_man_out1</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>19755</source_loc>
		</signal>
		<source_loc>
			<id>15254</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>83674,4994,4700,3708,4355,3786</sub_loc>
		</source_loc>
		<source_loc>
			<id>15251</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>83674,4994,4700,3708,4374,3786</sub_loc>
		</source_loc>
		<source_loc>
			<id>15248</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>83674,4994,4700,3708,4466,3786</sub_loc>
		</source_loc>
		<source_loc>
			<id>15826</id>
			<loc_kind>COMPOUND</loc_kind>
			<sub_loc>15209,15254,15211,15251,15248</sub_loc>
		</source_loc>
		<signal>
			<name>temp_imag_sign_DIN</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>15826</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_imag_sign_CE</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>31647</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_imag_sign_RW</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>31647</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_imag_sign_in1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>15141</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_imag_sign_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>19781</source_loc>
		</signal>
		<source_loc>
			<id>15265</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>83674,4999,4700,3708,4469</sub_loc>
		</source_loc>
		<source_loc>
			<id>15266</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>2544</opcode>
			<sub_loc>15265</sub_loc>
		</source_loc>
		<source_loc>
			<id>15312</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>83674,4999,4700,3708,4355,3787</sub_loc>
		</source_loc>
		<source_loc>
			<id>15267</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>83674,4999,4700,3708,4468</sub_loc>
		</source_loc>
		<source_loc>
			<id>15268</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>2508</opcode>
			<sub_loc>15267</sub_loc>
		</source_loc>
		<source_loc>
			<id>15309</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>83674,4999,4700,3708,4374,3787</sub_loc>
		</source_loc>
		<source_loc>
			<id>15306</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>83674,4999,4700,3708,4466,3787</sub_loc>
		</source_loc>
		<source_loc>
			<id>15830</id>
			<loc_kind>COMPOUND</loc_kind>
			<sub_loc>15266,15312,15268,15309,15306</sub_loc>
		</source_loc>
		<signal>
			<name>temp_real_exp_DIN</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>15830</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_real_exp_CE</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>31647</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_real_exp_RW</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>31647</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_real_exp_in1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>15141</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_real_exp_out1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>19656</source_loc>
		</signal>
		<source_loc>
			<id>15313</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>83674,4999,4700,3708,4355,3788</sub_loc>
		</source_loc>
		<source_loc>
			<id>15310</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>83674,4999,4700,3708,4374,3788</sub_loc>
		</source_loc>
		<source_loc>
			<id>15307</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>83674,4999,4700,3708,4466,3788</sub_loc>
		</source_loc>
		<source_loc>
			<id>15831</id>
			<loc_kind>COMPOUND</loc_kind>
			<sub_loc>15266,15313,15268,15310,15307</sub_loc>
		</source_loc>
		<signal>
			<name>temp_real_man_DIN</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>15831</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_real_man_CE</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>31647</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_real_man_RW</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>31647</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_real_man_in1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>15141</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_real_man_out1</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>19658</source_loc>
		</signal>
		<source_loc>
			<id>15311</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>83674,4999,4700,3708,4355,3786</sub_loc>
		</source_loc>
		<source_loc>
			<id>15308</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>83674,4999,4700,3708,4374,3786</sub_loc>
		</source_loc>
		<source_loc>
			<id>15305</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>83674,4999,4700,3708,4466,3786</sub_loc>
		</source_loc>
		<source_loc>
			<id>15829</id>
			<loc_kind>COMPOUND</loc_kind>
			<sub_loc>15266,15311,15268,15308,15305</sub_loc>
		</source_loc>
		<signal>
			<name>temp_real_sign_DIN</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>15829</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_real_sign_CE</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>31647</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_real_sign_RW</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>31647</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_real_sign_in1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>15141</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>temp_real_sign_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>19654</source_loc>
		</signal>
		<source_loc>
			<id>20181</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18951,18971,19830,18992,18993,18998,19831,19054,19057,19070,19072,19832,19128,19131,19144,19146,19833,19197,19200,19213,19215,19835,19265,19268,19281,19283,19836,19326,19329,19342,19344,19837,19387,19390,19403,19405,19838,19444,19447,19460,19462,19839,19495,19498,19521,19524,19547,19550,19573,19576,19599,19602,19625,19628,19651,19654,19677</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_RAM_8X1_1</module_name>
			<name>temp_real_sign</name>
			<instance_name>temp_real_sign</instance_name>
			<thread>computation</thread>
			<port_conn>DIN,temp_real_sign_DIN</port_conn>
			<port_conn>CE,temp_real_sign_CE</port_conn>
			<port_conn>RW,temp_real_sign_RW</port_conn>
			<port_conn>in1,temp_real_sign_in1</port_conn>
			<port_conn>out1,temp_real_sign_out1</port_conn>
			<port_conn>clk,i_clk</port_conn>
			<source_loc>20181</source_loc>
		</module_inst>
		<source_loc>
			<id>20180</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18949,18953,18975,19812,18996,18997,19000,19813,19052,19059,19068,19074,19814,19126,19133,19142,19148,19815,19195,19202,19211,19217,19816,19263,19270,19279,19285,19817,19324,19331,19340,19346,19818,19385,19392,19401,19407,19819,19442,19449,19458,19464,19820,19497,19502,19523,19528,19549,19554,19575,19580,19601,19606,19627,19632,19653,19658,19679</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_RAM_8X23_3</module_name>
			<name>temp_real_man</name>
			<instance_name>temp_real_man</instance_name>
			<thread>computation</thread>
			<port_conn>DIN,temp_real_man_DIN</port_conn>
			<port_conn>CE,temp_real_man_CE</port_conn>
			<port_conn>RW,temp_real_man_RW</port_conn>
			<port_conn>in1,temp_real_man_in1</port_conn>
			<port_conn>out1,temp_real_man_out1</port_conn>
			<port_conn>clk,i_clk</port_conn>
			<source_loc>20180</source_loc>
		</module_inst>
		<source_loc>
			<id>20179</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18950,18952,18973,19794,18994,18995,18999,19795,19053,19058,19069,19073,19796,19127,19132,19143,19147,19797,19196,19201,19212,19216,19798,19264,19269,19280,19284,19799,19325,19330,19341,19345,19800,19386,19391,19402,19406,19801,19443,19448,19459,19463,19802,19496,19500,19522,19526,19548,19552,19574,19578,19600,19604,19626,19630,19652,19656,19678</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_RAM_8X8_2</module_name>
			<name>temp_real_exp</name>
			<instance_name>temp_real_exp</instance_name>
			<thread>computation</thread>
			<port_conn>DIN,temp_real_exp_DIN</port_conn>
			<port_conn>CE,temp_real_exp_CE</port_conn>
			<port_conn>RW,temp_real_exp_RW</port_conn>
			<port_conn>in1,temp_real_exp_in1</port_conn>
			<port_conn>out1,temp_real_exp_out1</port_conn>
			<port_conn>clk,i_clk</port_conn>
			<source_loc>20179</source_loc>
		</module_inst>
		<source_loc>
			<id>20178</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18946,19758,19004,19005,19010,19759,19062,19065,19077,19079,19760,19136,19139,19151,19153,19761,19205,19208,19220,19222,19763,19273,19276,19288,19290,19764,19334,19337,19349,19351,19765,19395,19398,19410,19412,19766,19452,19455,19467,19469,19767,19492,19769,19518,19771,19544,19773,19570,19775,19596,19777,19622,19779,19648,19781,19674</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_RAM_8X1_1</module_name>
			<name>temp_imag_sign</name>
			<instance_name>temp_imag_sign</instance_name>
			<thread>computation</thread>
			<port_conn>DIN,temp_imag_sign_DIN</port_conn>
			<port_conn>CE,temp_imag_sign_CE</port_conn>
			<port_conn>RW,temp_imag_sign_RW</port_conn>
			<port_conn>in1,temp_imag_sign_in1</port_conn>
			<port_conn>out1,temp_imag_sign_out1</port_conn>
			<port_conn>clk,i_clk</port_conn>
			<source_loc>20178</source_loc>
		</module_inst>
		<source_loc>
			<id>20177</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18944,18948,19732,19008,19009,19012,19733,19060,19067,19075,19081,19734,19134,19141,19149,19155,19735,19203,19210,19218,19224,19737,19271,19278,19286,19292,19738,19332,19339,19347,19353,19739,19393,19400,19408,19414,19740,19450,19457,19465,19471,19741,19494,19743,19520,19745,19546,19747,19572,19749,19598,19751,19624,19753,19650,19755,19676</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_RAM_8X23_3</module_name>
			<name>temp_imag_man</name>
			<instance_name>temp_imag_man</instance_name>
			<thread>computation</thread>
			<port_conn>DIN,temp_imag_man_DIN</port_conn>
			<port_conn>CE,temp_imag_man_CE</port_conn>
			<port_conn>RW,temp_imag_man_RW</port_conn>
			<port_conn>in1,temp_imag_man_in1</port_conn>
			<port_conn>out1,temp_imag_man_out1</port_conn>
			<port_conn>clk,i_clk</port_conn>
			<source_loc>20177</source_loc>
		</module_inst>
		<source_loc>
			<id>20176</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18945,18947,19706,19006,19007,19011,19707,19061,19066,19076,19080,19708,19135,19140,19150,19154,19709,19204,19209,19219,19223,19711,19272,19277,19287,19291,19712,19333,19338,19348,19352,19713,19394,19399,19409,19413,19714,19451,19456,19466,19470,19715,19493,19717,19519,19719,19545,19721,19571,19723,19597,19725,19623,19727,19649,19729,19675</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_RAM_8X8_2</module_name>
			<name>temp_imag_exp</name>
			<instance_name>temp_imag_exp</instance_name>
			<thread>computation</thread>
			<port_conn>DIN,temp_imag_exp_DIN</port_conn>
			<port_conn>CE,temp_imag_exp_CE</port_conn>
			<port_conn>RW,temp_imag_exp_RW</port_conn>
			<port_conn>in1,temp_imag_exp_in1</port_conn>
			<port_conn>out1,temp_imag_exp_out1</port_conn>
			<port_conn>clk,i_clk</port_conn>
			<source_loc>20176</source_loc>
		</module_inst>
		<source_loc>
			<id>20175</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19020,19090,19163,19236,19297,19358,19419</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_cynw_cm_float_sin_E8_M23_0</module_name>
			<name>DFT_compute_cynw_cm_float_sin_E8_M23_0_54</name>
			<instance_name>DFT_compute_cynw_cm_float_sin_E8_M23_0_54</instance_name>
			<thread>computation</thread>
			<port_conn>a_sign,DFT_compute_cynw_cm_float_sin_E8_M23_0_54_a_sign</port_conn>
			<port_conn>a_exp,DFT_compute_cynw_cm_float_sin_E8_M23_0_54_a_exp</port_conn>
			<port_conn>a_man,DFT_compute_cynw_cm_float_sin_E8_M23_0_54_a_man</port_conn>
			<port_conn>x,DFT_compute_cynw_cm_float_sin_E8_M23_0_54_x</port_conn>
			<source_loc>20175</source_loc>
		</module_inst>
		<source_loc>
			<id>20118</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19036,19887,19948,19047,19110,19890,19949,19121,19179,19892,19950,19190,19247,19951,19257,19896,19308,19898,19952,19319,19369,19953,19379,19902,19426,19903,19954,19437</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_cynw_cm_float_mul_E8_M23_1</module_name>
			<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_21</name>
			<instance_name>DFT_compute_cynw_cm_float_mul_E8_M23_1_21</instance_name>
			<thread>computation</thread>
			<port_conn>a_sign,DFT_compute_cynw_cm_float_mul_E8_M23_1_21_a_sign</port_conn>
			<port_conn>a_exp,DFT_compute_cynw_cm_float_mul_E8_M23_1_21_a_exp</port_conn>
			<port_conn>a_man,DFT_compute_cynw_cm_float_mul_E8_M23_1_21_a_man</port_conn>
			<port_conn>b_sign,DFT_compute_cynw_cm_float_mul_E8_M23_1_21_b_sign</port_conn>
			<port_conn>b_exp,DFT_compute_cynw_cm_float_mul_E8_M23_1_21_b_exp</port_conn>
			<port_conn>b_man,DFT_compute_cynw_cm_float_mul_E8_M23_1_21_b_man</port_conn>
			<port_conn>x,DFT_compute_cynw_cm_float_mul_E8_M23_1_21_x</port_conn>
			<source_loc>20118</source_loc>
		</module_inst>
		<source_loc>
			<id>20117</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19085</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0</module_name>
			<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_62</name>
			<instance_name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_62</instance_name>
			<thread>computation</thread>
			<port_conn>clk,i_clk</port_conn>
			<port_conn>a_sign,DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_52_a_sign</port_conn>
			<port_conn>a_exp,DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_52_a_exp</port_conn>
			<port_conn>a_man,DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_52_a_man</port_conn>
			<port_conn>b_sign,DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_52_b_sign</port_conn>
			<port_conn>b_exp,DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_52_a_exp</port_conn>
			<port_conn>b_man,DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_52_b_man</port_conn>
			<port_conn>accept,DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_62_accept</port_conn>
			<port_conn>x,DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_62_x</port_conn>
			<source_loc>20117</source_loc>
		</module_inst>
		<source_loc>
			<id>20116</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19228</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0</module_name>
			<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_52</name>
			<instance_name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_52</instance_name>
			<thread>computation</thread>
			<port_conn>clk,i_clk</port_conn>
			<port_conn>a_sign,DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_52_a_sign</port_conn>
			<port_conn>a_exp,DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_52_a_exp</port_conn>
			<port_conn>a_man,DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_52_a_man</port_conn>
			<port_conn>b_sign,DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_52_b_sign</port_conn>
			<port_conn>b_exp,DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_52_b_exp</port_conn>
			<port_conn>b_man,DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_52_b_man</port_conn>
			<port_conn>accept,DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_52_accept</port_conn>
			<port_conn>x,DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_52_x</port_conn>
			<source_loc>20116</source_loc>
		</module_inst>
		<source_loc>
			<id>20115</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19016,19086,19159,19232,19293,19354,19415</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_cynw_cm_float_cos_E8_M23_0</module_name>
			<name>DFT_compute_cynw_cm_float_cos_E8_M23_0_55</name>
			<instance_name>DFT_compute_cynw_cm_float_cos_E8_M23_0_55</instance_name>
			<thread>computation</thread>
			<port_conn>a_sign,DFT_compute_cynw_cm_float_sin_E8_M23_0_54_a_sign</port_conn>
			<port_conn>a_exp,DFT_compute_cynw_cm_float_sin_E8_M23_0_54_a_exp</port_conn>
			<port_conn>a_man,DFT_compute_cynw_cm_float_sin_E8_M23_0_54_a_man</port_conn>
			<port_conn>x,DFT_compute_cynw_cm_float_cos_E8_M23_0_55_x</port_conn>
			<source_loc>20115</source_loc>
		</module_inst>
		<source_loc>
			<id>20114</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19042,19048,19056,19064,19071,19078,19094,19116,19122,19130,19138,19145,19152,19185,19191,19199,19207,19214,19221,19240,19253,19259,19267,19275,19282,19289,19301,19314,19320,19328,19336,19343,19350,19362,19375,19381,19389,19397,19404,19411,19432,19438,19446,19454,19461,19468</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_cynw_cm_float_add2_E8_M23_0</module_name>
			<name>DFT_compute_cynw_cm_float_add2_E8_M23_0_24</name>
			<instance_name>DFT_compute_cynw_cm_float_add2_E8_M23_0_24</instance_name>
			<thread>computation</thread>
			<port_conn>a_sign,DFT_compute_cynw_cm_float_add2_E8_M23_0_24_a_sign</port_conn>
			<port_conn>a_exp,DFT_compute_cynw_cm_float_add2_E8_M23_0_24_a_exp</port_conn>
			<port_conn>a_man,DFT_compute_cynw_cm_float_add2_E8_M23_0_24_a_man</port_conn>
			<port_conn>b_sign,DFT_compute_cynw_cm_float_add2_E8_M23_0_24_b_sign</port_conn>
			<port_conn>b_exp,DFT_compute_cynw_cm_float_add2_E8_M23_0_24_b_exp</port_conn>
			<port_conn>b_man,DFT_compute_cynw_cm_float_add2_E8_M23_0_24_b_man</port_conn>
			<port_conn>x,DFT_compute_cynw_cm_float_add2_E8_M23_0_24_x</port_conn>
			<source_loc>20114</source_loc>
		</module_inst>
		<source_loc>
			<id>4017</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>17</line>
			<col>21</col>
		</source_loc>
		<source_loc>
			<id>15860</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>963,4017</sub_loc>
		</source_loc>
		<thread>
			<name>drive_o_dft_imag_data_sign</name>
			<clock>i_clk</clock>
			<module_name>mux_1bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>3.1045</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3334</controller_delay>
			<rhs>
				<name>temp_imag_sign_out1</name>
			</rhs>
			<lhs>
				<name>o_dft_imag_data_sign</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_sin_E8_M23_0_54_x</name>
					</rhs>
					<lsb>31</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_o_dft_imag_data_exp</name>
			<clock>i_clk</clock>
			<module_name>mux_8bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>24.8360</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3334</controller_delay>
			<rhs>
				<name>temp_imag_exp_out1</name>
			</rhs>
			<lhs>
				<name>o_dft_imag_data_exp</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_sin_E8_M23_0_54_x</name>
					</rhs>
					<lsb>23</lsb>
					<msb>30</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_o_dft_imag_data_man</name>
			<clock>i_clk</clock>
			<module_name>mux_23bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>71.4036</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3334</controller_delay>
			<rhs>
				<name>temp_imag_man_out1</name>
			</rhs>
			<lhs>
				<name>o_dft_imag_data_man</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_sin_E8_M23_0_54_x</name>
					</rhs>
					<lsb>0</lsb>
					<msb>22</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_o_dft_real_data_sign</name>
			<clock>i_clk</clock>
			<module_name>mux_1bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>3.1045</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.4048</controller_delay>
			<rhs>
				<name>temp_real_sign_out1</name>
			</rhs>
			<lhs>
				<name>o_dft_real_data_sign</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_Add_3Ux3U_4U_4_51_out1</name>
					</rhs>
					<lsb>3</lsb>
					<msb>3</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>o_dft_real_data_sign</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_o_dft_real_data_exp</name>
			<clock>i_clk</clock>
			<controller_delay>0.4048</controller_delay>
			<rhs>
				<name>temp_real_exp_out1</name>
			</rhs>
			<lhs>
				<name>o_dft_real_data_exp</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>o_dft_real_data_sign</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_o_dft_real_data_man</name>
			<clock>i_clk</clock>
			<controller_delay>0.4048</controller_delay>
			<rhs>
				<name>temp_real_man_out1</name>
			</rhs>
			<lhs>
				<name>o_dft_real_data_man</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>o_dft_real_data_sign</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_i_real_m_busy_req_0</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.6190</controller_delay>
			<lhs>
				<name>i_real_m_busy_req_0</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>en_1</name>
				<name>cycle1_state</name>
				<name>en_0</name>
				<name>drain</name>
				<name>s_reg_337</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_i_real_m_stalling</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.1428</controller_delay>
			<rhs>
				<value>1</value>
			</rhs>
			<lhs>
				<name>i_real_m_stalling</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl0</name>
				<name>en_1</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_o_dft_real_m_req_m_trig_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.3334</controller_delay>
			<lhs>
				<name>o_dft_real_m_req_m_trig_req</name>
			</lhs>
			<rhs>
				<name>DFT_compute_Not_1U_1U_1_7_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_o_dft_imag_m_req_m_trig_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.3334</controller_delay>
			<lhs>
				<name>o_dft_imag_m_req_m_trig_req</name>
			</lhs>
			<rhs>
				<name>DFT_compute_Not_1U_1U_1_11_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_stall0</name>
			<async/>
			<module_name>mux_1bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>3.8043</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2620</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>stall0</name>
			</lhs>
			<rhs>
				<name>DFT_compute_And_1Ux1U_1U_1_6_out1</name>
			</rhs>
			<rhs>
				<name>DFT_compute_And_1Ux1U_1U_1_10_out1</name>
			</rhs>
			<cond>
				<name>global_state</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_drain</name>
			<clock>i_clk</clock>
			<module_name>mux_1bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.7164</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.4762</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>drain</name>
			</lhs>
			<rhs>
				<name>s_reg_337</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>en_1</name>
				<name>cycle1_state</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_s_reg_335_slice</name>
			<clock>i_clk</clock>
			<module_name>mux_3bx5i2c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>16.5351</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.7618</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>s_reg_335_slice</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_Add_3Ux1U_4U_4_12_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_Add_3Ux2U_4U_4_34_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_Add_3Ux3U_4U_4_51_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>en_2</name>
				<name>s_reg_349</name>
				<name>cycle2_state</name>
				<name>en_0</name>
				<name>drain</name>
				<name>en_1</name>
				<name>cycle1_state</name>
				<name>s_reg_337</name>
				<name>DFT_compute_Add_3Ux1U_4U_4_12_out1</name>
				<name>DFT_compute_Add_3Ux2U_4U_4_34_out1</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_s_reg_336_slice</name>
			<clock>i_clk</clock>
			<module_name>mux_3bx5i1c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>17.4537</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.7618</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>s_reg_336_slice</name>
			</lhs>
			<rhs>
				<name>s_reg_335_slice</name>
			</rhs>
			<rhs>
				<name>DFT_compute_Add_3Ux1U_3U_4_19_out1</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<value>0</value>
						<bit_select>
							<rhs>
								<name>DFT_compute_Add_3Ux1U_4U_4_12_out1</name>
							</rhs>
							<lsb>0</lsb>
							<msb>0</msb>
						</bit_select>
						<bit_select>
							<rhs>
								<name>DFT_compute_Add_3Ux1U_4U_4_12_out1</name>
							</rhs>
							<lsb>1</lsb>
							<msb>1</msb>
						</bit_select>
						<bit_select>
							<rhs>
								<name>DFT_compute_Add_3Ux1U_4U_4_12_out1</name>
							</rhs>
							<lsb>2</lsb>
							<msb>2</msb>
						</bit_select>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>DFT_compute_Add_3Ux2U_3U_4_36_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>en_2</name>
				<name>s_reg_349</name>
				<name>cycle2_state</name>
				<name>en_0</name>
				<name>drain</name>
				<name>en_1</name>
				<name>cycle1_state</name>
				<name>s_reg_337</name>
				<name>DFT_compute_Add_3Ux1U_4U_4_12_out1</name>
				<name>DFT_compute_Add_3Ux2U_4U_4_34_out1</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_s_reg_337</name>
			<clock>i_clk</clock>
			<module_name>mux_1bx3i0c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>4.1502</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.7618</controller_delay>
			<rhs>
				<name>DFT_compute_LessThan_3Ux4U_1U_4_16_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_337</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_Add_3Ux1U_4U_4_12_out1</name>
					</rhs>
					<lsb>3</lsb>
					<msb>3</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_sin_E8_M23_0_54_x</name>
					</rhs>
					<lsb>31</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>en_2</name>
				<name>s_reg_349</name>
				<name>cycle2_state</name>
				<name>en_0</name>
				<name>drain</name>
				<name>en_1</name>
				<name>cycle1_state</name>
				<name>s_reg_337</name>
				<name>DFT_compute_Add_3Ux1U_4U_4_12_out1</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_s_reg_340</name>
			<clock>i_clk</clock>
			<module_name>mux_32bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>99.3442</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.4048</controller_delay>
			<rhs>
				<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_21_x</name>
			</rhs>
			<lhs>
				<name>s_reg_340</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_add2_E8_M23_0_24_x</name>
					</rhs>
					<lsb>0</lsb>
					<msb>22</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DFT_compute_Add_3Ux3U_4U_4_51_out1</name>
				<name>o_dft_real_data_sign</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_s_reg_344</name>
			<clock>i_clk</clock>
			<controller_delay>0.4048</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_add2_E8_M23_0_24_x</name>
					</rhs>
					<lsb>31</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>s_reg_344</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DFT_compute_Add_3Ux3U_4U_4_51_out1</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_s_reg_347</name>
			<clock>i_clk</clock>
			<controller_delay>0.3334</controller_delay>
			<rhs>
				<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_21_x</name>
			</rhs>
			<lhs>
				<name>s_reg_347</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_s_reg_348</name>
			<clock>i_clk</clock>
			<controller_delay>0.4048</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_add2_E8_M23_0_24_x</name>
					</rhs>
					<lsb>23</lsb>
					<msb>30</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>s_reg_348</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DFT_compute_Add_3Ux3U_4U_4_51_out1</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_s_reg_349</name>
			<clock>i_clk</clock>
			<module_name>mux_1bx3i0c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>4.1502</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.4762</controller_delay>
			<rhs>
				<name>s_reg_337</name>
			</rhs>
			<lhs>
				<name>s_reg_349</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_add2_E8_M23_0_24_x</name>
					</rhs>
					<lsb>31</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_52_x</name>
					</rhs>
					<lsb>31</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>en_1</name>
				<name>cycle1_state</name>
				<name>DFT_compute_Add_3Ux3U_4U_4_51_out1</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_s_reg_350</name>
			<clock>i_clk</clock>
			<controller_delay>0.3334</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_sin_E8_M23_0_54_x</name>
					</rhs>
					<lsb>31</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>s_reg_350</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_s_reg_351</name>
			<clock>i_clk</clock>
			<controller_delay>0.3334</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_sin_E8_M23_0_54_x</name>
					</rhs>
					<lsb>23</lsb>
					<msb>30</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>s_reg_351</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_s_reg_352</name>
			<clock>i_clk</clock>
			<controller_delay>0.3334</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_sin_E8_M23_0_54_x</name>
					</rhs>
					<lsb>0</lsb>
					<msb>22</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>s_reg_352</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_s_reg_353</name>
			<clock>i_clk</clock>
			<controller_delay>0.3334</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_cos_E8_M23_0_55_x</name>
					</rhs>
					<lsb>31</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>s_reg_353</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_s_reg_354</name>
			<clock>i_clk</clock>
			<controller_delay>0.3334</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_cos_E8_M23_0_55_x</name>
					</rhs>
					<lsb>23</lsb>
					<msb>30</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>s_reg_354</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_s_reg_355</name>
			<clock>i_clk</clock>
			<controller_delay>0.3334</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_cos_E8_M23_0_55_x</name>
					</rhs>
					<lsb>0</lsb>
					<msb>22</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>s_reg_355</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_s_reg_356</name>
			<clock>i_clk</clock>
			<controller_delay>0.3334</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_sin_E8_M23_0_54_x</name>
					</rhs>
					<lsb>31</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>s_reg_356</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_s_reg_357</name>
			<clock>i_clk</clock>
			<controller_delay>0.3334</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_sin_E8_M23_0_54_x</name>
					</rhs>
					<lsb>23</lsb>
					<msb>30</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>s_reg_357</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_s_reg_358</name>
			<clock>i_clk</clock>
			<controller_delay>0.3334</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_sin_E8_M23_0_54_x</name>
					</rhs>
					<lsb>0</lsb>
					<msb>22</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>s_reg_358</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_s_reg_359</name>
			<clock>i_clk</clock>
			<controller_delay>0.3334</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_cos_E8_M23_0_55_x</name>
					</rhs>
					<lsb>31</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>s_reg_359</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_s_reg_360</name>
			<clock>i_clk</clock>
			<controller_delay>0.3334</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_cos_E8_M23_0_55_x</name>
					</rhs>
					<lsb>23</lsb>
					<msb>30</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>s_reg_360</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_s_reg_361</name>
			<clock>i_clk</clock>
			<controller_delay>0.3334</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_cos_E8_M23_0_55_x</name>
					</rhs>
					<lsb>0</lsb>
					<msb>22</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>s_reg_361</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_s_reg_362</name>
			<clock>i_clk</clock>
			<controller_delay>0.3334</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_sin_E8_M23_0_54_x</name>
					</rhs>
					<lsb>31</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>s_reg_362</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_s_reg_363</name>
			<clock>i_clk</clock>
			<controller_delay>0.3334</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_sin_E8_M23_0_54_x</name>
					</rhs>
					<lsb>23</lsb>
					<msb>30</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>s_reg_363</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_s_reg_364</name>
			<clock>i_clk</clock>
			<controller_delay>0.3334</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_sin_E8_M23_0_54_x</name>
					</rhs>
					<lsb>0</lsb>
					<msb>22</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>s_reg_364</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_real_man_in1</name>
			<async/>
			<module_name>mux_3bx11i8c</module_name>
			<number_inputs>11</number_inputs>
			<mux_area>33.3873</mux_area>
			<mux_delay>0.1717</mux_delay>
			<control_delay>0.1717</control_delay>
			<controller_delay>0.2741</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_real_man_in1</name>
			</lhs>
			<rhs>
				<name>s_reg_336_slice</name>
			</rhs>
			<rhs>
				<name>s_reg_335_slice</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_Add_3Ux1U_4U_4_12_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>6</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>7</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<cond>
				<name>gs_ctrl1</name>
				<name>s_reg_349</name>
				<name>cycle2_state</name>
				<name>DFT_compute_LessThan_3Ux4U_1U_4_16_out1</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_real_man_DIN</name>
			<async/>
			<module_name>mux_23bx5i1c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>118.0204</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.1118</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_real_man_DIN</name>
			</lhs>
			<rhs>
				<name>DFT_compute_N_Mux_23_2_2_4_15_out1</name>
			</rhs>
			<rhs>
				<name>temp_real_man_out1</name>
			</rhs>
			<rhs>
				<name>o_dft_real_data_man</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_add2_E8_M23_0_24_x</name>
					</rhs>
					<lsb>0</lsb>
					<msb>22</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl2</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_real_man_CE</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx3i2c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>3.4585</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.4688</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_real_man_CE</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_337</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl3</name>
				<name>en_2</name>
				<name>s_reg_349</name>
				<name>cycle2_state</name>
				<name>DFT_compute_LessThan_3Ux4U_1U_4_16_out1</name>
				<name>en_1</name>
				<name>cycle1_state</name>
				<name>s_reg_337</name>
				<name>DFT_compute_Add_3Ux1U_4U_4_12_out1</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_real_man_RW</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.4284</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_real_man_RW</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl4</name>
				<name>en_2</name>
				<name>s_reg_349</name>
				<name>cycle2_state</name>
				<name>en_1</name>
				<name>cycle1_state</name>
				<name>s_reg_337</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_real_exp_in1</name>
			<async/>
			<module_name>mux_3bx11i8c</module_name>
			<number_inputs>11</number_inputs>
			<mux_area>33.3873</mux_area>
			<mux_delay>0.1717</mux_delay>
			<control_delay>0.1717</control_delay>
			<controller_delay>0.2741</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_real_exp_in1</name>
			</lhs>
			<rhs>
				<name>s_reg_336_slice</name>
			</rhs>
			<rhs>
				<name>s_reg_335_slice</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_Add_3Ux1U_4U_4_12_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>6</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>7</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<cond>
				<name>gs_ctrl1</name>
				<name>s_reg_349</name>
				<name>cycle2_state</name>
				<name>DFT_compute_LessThan_3Ux4U_1U_4_16_out1</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_real_exp_DIN</name>
			<async/>
			<module_name>mux_8bx5i1c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>43.2188</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.1118</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_real_exp_DIN</name>
			</lhs>
			<rhs>
				<name>DFT_compute_N_Mux_8_2_1_4_14_out1</name>
			</rhs>
			<rhs>
				<name>temp_real_exp_out1</name>
			</rhs>
			<rhs>
				<name>o_dft_real_data_exp</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_add2_E8_M23_0_24_x</name>
					</rhs>
					<lsb>23</lsb>
					<msb>30</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl2</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_real_exp_CE</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx3i2c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>3.4585</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.4688</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_real_exp_CE</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_337</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl3</name>
				<name>en_2</name>
				<name>s_reg_349</name>
				<name>cycle2_state</name>
				<name>DFT_compute_LessThan_3Ux4U_1U_4_16_out1</name>
				<name>en_1</name>
				<name>cycle1_state</name>
				<name>s_reg_337</name>
				<name>DFT_compute_Add_3Ux1U_4U_4_12_out1</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_real_exp_RW</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.4284</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_real_exp_RW</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl4</name>
				<name>en_2</name>
				<name>s_reg_349</name>
				<name>cycle2_state</name>
				<name>en_1</name>
				<name>cycle1_state</name>
				<name>s_reg_337</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_imag_man_in1</name>
			<async/>
			<module_name>mux_3bx13i8c</module_name>
			<number_inputs>13</number_inputs>
			<mux_area>40.8563</mux_area>
			<mux_delay>0.1717</mux_delay>
			<control_delay>0.1717</control_delay>
			<controller_delay>0.2027</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_imag_man_in1</name>
			</lhs>
			<rhs>
				<name>s_reg_336_slice</name>
			</rhs>
			<rhs>
				<name>s_reg_335_slice</name>
			</rhs>
			<rhs>
				<name>DFT_compute_Add_3Ux1U_3U_4_19_out1</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_Add_3Ux1U_4U_4_12_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>DFT_compute_Add_3Ux2U_3U_4_36_out1</name>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>6</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>7</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<cond>
				<name>gs_ctrl9</name>
				<name>DFT_compute_Add_3Ux1U_4U_4_12_out1</name>
				<name>DFT_compute_Add_3Ux2U_4U_4_34_out1</name>
				<name>o_dft_real_data_sign</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_imag_man_DIN</name>
			<async/>
			<module_name>mux_23bx4i1c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>92.7650</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_imag_man_DIN</name>
			</lhs>
			<rhs>
				<name>temp_imag_man_out1</name>
			</rhs>
			<rhs>
				<name>o_dft_imag_data_man</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_add2_E8_M23_0_24_x</name>
					</rhs>
					<lsb>0</lsb>
					<msb>22</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl10</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_imag_man_CE</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx3i2c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>3.4585</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.3260</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_imag_man_CE</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_337</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl11</name>
				<name>en_2</name>
				<name>DFT_compute_LessThan_3Ux4U_1U_4_16_out1</name>
				<name>s_reg_349</name>
				<name>cycle2_state</name>
				<name>s_reg_337</name>
				<name>DFT_compute_Add_3Ux1U_4U_4_12_out1</name>
				<name>DFT_compute_Add_3Ux3U_4U_4_51_out1</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_imag_man_RW</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2142</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_imag_man_RW</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl12</name>
				<name>s_reg_337</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_imag_exp_in1</name>
			<async/>
			<module_name>mux_3bx13i8c</module_name>
			<number_inputs>13</number_inputs>
			<mux_area>40.8563</mux_area>
			<mux_delay>0.1717</mux_delay>
			<control_delay>0.1717</control_delay>
			<controller_delay>0.2027</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_imag_exp_in1</name>
			</lhs>
			<rhs>
				<name>s_reg_336_slice</name>
			</rhs>
			<rhs>
				<name>s_reg_335_slice</name>
			</rhs>
			<rhs>
				<name>DFT_compute_Add_3Ux1U_3U_4_19_out1</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_Add_3Ux1U_4U_4_12_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>DFT_compute_Add_3Ux2U_3U_4_36_out1</name>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>6</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>7</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<cond>
				<name>gs_ctrl9</name>
				<name>DFT_compute_Add_3Ux1U_4U_4_12_out1</name>
				<name>DFT_compute_Add_3Ux2U_4U_4_34_out1</name>
				<name>o_dft_real_data_sign</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_imag_exp_DIN</name>
			<async/>
			<module_name>mux_8bx4i1c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>33.9702</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_imag_exp_DIN</name>
			</lhs>
			<rhs>
				<name>temp_imag_exp_out1</name>
			</rhs>
			<rhs>
				<name>o_dft_imag_data_exp</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_add2_E8_M23_0_24_x</name>
					</rhs>
					<lsb>23</lsb>
					<msb>30</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl10</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_imag_exp_CE</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx3i2c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>3.4585</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.3260</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_imag_exp_CE</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_337</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl11</name>
				<name>en_2</name>
				<name>DFT_compute_LessThan_3Ux4U_1U_4_16_out1</name>
				<name>s_reg_349</name>
				<name>cycle2_state</name>
				<name>s_reg_337</name>
				<name>DFT_compute_Add_3Ux1U_4U_4_12_out1</name>
				<name>DFT_compute_Add_3Ux3U_4U_4_51_out1</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_imag_exp_RW</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2142</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_imag_exp_RW</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl12</name>
				<name>s_reg_337</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_real_sign_in1</name>
			<async/>
			<module_name>mux_3bx11i8c</module_name>
			<number_inputs>11</number_inputs>
			<mux_area>33.3873</mux_area>
			<mux_delay>0.1717</mux_delay>
			<control_delay>0.1717</control_delay>
			<controller_delay>0.2741</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_real_sign_in1</name>
			</lhs>
			<rhs>
				<name>s_reg_336_slice</name>
			</rhs>
			<rhs>
				<name>s_reg_335_slice</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_Add_3Ux1U_4U_4_12_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>6</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>7</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<cond>
				<name>gs_ctrl1</name>
				<name>s_reg_349</name>
				<name>cycle2_state</name>
				<name>DFT_compute_LessThan_3Ux4U_1U_4_16_out1</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_real_sign_DIN</name>
			<async/>
			<module_name>mux_1bx5i1c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>6.6490</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.1118</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_real_sign_DIN</name>
			</lhs>
			<rhs>
				<name>DFT_compute_N_Muxb_1_2_3_4_13_out1</name>
			</rhs>
			<rhs>
				<name>temp_real_sign_out1</name>
			</rhs>
			<rhs>
				<name>o_dft_real_data_sign</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_add2_E8_M23_0_24_x</name>
					</rhs>
					<lsb>31</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl2</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_real_sign_CE</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx3i2c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>3.4585</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.4688</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_real_sign_CE</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_337</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl19</name>
				<name>en_2</name>
				<name>s_reg_349</name>
				<name>cycle2_state</name>
				<name>DFT_compute_LessThan_3Ux4U_1U_4_16_out1</name>
				<name>en_1</name>
				<name>cycle1_state</name>
				<name>s_reg_337</name>
				<name>DFT_compute_Add_3Ux1U_4U_4_12_out1</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_real_sign_RW</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.4284</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_real_sign_RW</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl20</name>
				<name>en_2</name>
				<name>s_reg_349</name>
				<name>cycle2_state</name>
				<name>en_1</name>
				<name>cycle1_state</name>
				<name>s_reg_337</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_imag_sign_in1</name>
			<async/>
			<module_name>mux_3bx13i8c</module_name>
			<number_inputs>13</number_inputs>
			<mux_area>40.8563</mux_area>
			<mux_delay>0.1717</mux_delay>
			<control_delay>0.1717</control_delay>
			<controller_delay>0.2027</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_imag_sign_in1</name>
			</lhs>
			<rhs>
				<name>s_reg_336_slice</name>
			</rhs>
			<rhs>
				<name>s_reg_335_slice</name>
			</rhs>
			<rhs>
				<name>DFT_compute_Add_3Ux1U_3U_4_19_out1</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_Add_3Ux1U_4U_4_12_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>DFT_compute_Add_3Ux2U_3U_4_36_out1</name>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>6</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>7</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<cond>
				<name>gs_ctrl9</name>
				<name>DFT_compute_Add_3Ux1U_4U_4_12_out1</name>
				<name>DFT_compute_Add_3Ux2U_4U_4_34_out1</name>
				<name>o_dft_real_data_sign</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_imag_sign_DIN</name>
			<async/>
			<module_name>mux_1bx4i1c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>5.2262</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_imag_sign_DIN</name>
			</lhs>
			<rhs>
				<name>temp_imag_sign_out1</name>
			</rhs>
			<rhs>
				<name>o_dft_imag_data_sign</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_add2_E8_M23_0_24_x</name>
					</rhs>
					<lsb>31</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl10</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_imag_sign_CE</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx3i2c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>3.4585</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.3260</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_imag_sign_CE</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_337</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl23</name>
				<name>en_2</name>
				<name>DFT_compute_LessThan_3Ux4U_1U_4_16_out1</name>
				<name>s_reg_349</name>
				<name>cycle2_state</name>
				<name>s_reg_337</name>
				<name>DFT_compute_Add_3Ux1U_4U_4_12_out1</name>
				<name>DFT_compute_Add_3Ux3U_4U_4_51_out1</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_temp_imag_sign_RW</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2142</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>temp_imag_sign_RW</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl24</name>
				<name>s_reg_337</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>DFT_compute_Add_3Ux1U_4U_4_12</name>
			<dissolved_from>DFT_compute_Add_3Ux1U_4U_4_12</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_335_slice</name>
			</rhs>
			<lhs>
				<name>DFT_compute_Add_3Ux1U_4U_4_12_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>4950</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>DFT_compute_N_Muxb_1_2_3_4_13</name>
			<dissolved_from>DFT_compute_N_Muxb_1_2_3_4_13</dissolved_from>
			<async/>
			<mux_area>2.3940</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>i_real_m_stall_reg_sign</name>
			</rhs>
			<lhs>
				<name>DFT_compute_N_Muxb_1_2_3_4_13_out1</name>
			</lhs>
			<rhs>
				<name>i_real_data_sign</name>
			</rhs>
			<cond>
				<name>i_real_m_stall_reg_full</name>
			</cond>
			<source_loc>89368</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>DFT_compute_N_Mux_8_2_1_4_14</name>
			<dissolved_from>DFT_compute_N_Mux_8_2_1_4_14</dissolved_from>
			<async/>
			<mux_area>19.1520</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>i_real_m_stall_reg_exp</name>
			</rhs>
			<lhs>
				<name>DFT_compute_N_Mux_8_2_1_4_14_out1</name>
			</lhs>
			<rhs>
				<name>i_real_data_exp</name>
			</rhs>
			<cond>
				<name>i_real_m_stall_reg_full</name>
			</cond>
			<source_loc>88377</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>DFT_compute_N_Mux_23_2_2_4_15</name>
			<dissolved_from>DFT_compute_N_Mux_23_2_2_4_15</dissolved_from>
			<async/>
			<mux_area>55.0620</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>i_real_m_stall_reg_man</name>
			</rhs>
			<lhs>
				<name>DFT_compute_N_Mux_23_2_2_4_15_out1</name>
			</lhs>
			<rhs>
				<name>i_real_data_man</name>
			</rhs>
			<cond>
				<name>i_real_m_stall_reg_full</name>
			</cond>
			<source_loc>88378</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_DFT_compute_LessThan_3Ux4U_1U_4_16_in2</name>
			<async/>
			<module_name>mux_3bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>8.1493</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_Add_3Ux1U_4U_4_12_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DFT_compute_LessThan_3Ux4U_1U_4_16_in2</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>gs_ctrl25</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_DFT_compute_LessThan_3Ux4U_1U_4_16_in1_slice</name>
			<async/>
			<module_name>mux_3bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>8.1493</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<value>0</value>
						<bit_select>
							<rhs>
								<name>DFT_compute_Add_3Ux1U_4U_4_12_out1</name>
							</rhs>
							<lsb>0</lsb>
							<msb>0</msb>
						</bit_select>
						<bit_select>
							<rhs>
								<name>DFT_compute_Add_3Ux1U_4U_4_12_out1</name>
							</rhs>
							<lsb>1</lsb>
							<msb>1</msb>
						</bit_select>
						<bit_select>
							<rhs>
								<name>DFT_compute_Add_3Ux1U_4U_4_12_out1</name>
							</rhs>
							<lsb>2</lsb>
							<msb>2</msb>
						</bit_select>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DFT_compute_LessThan_3Ux4U_1U_4_16_in1_slice</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>gs_ctrl25</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>DFT_compute_LessThan_3Ux4U_1U_4_16</name>
			<dissolved_from>DFT_compute_LessThan_3Ux4U_1U_4_16</dissolved_from>
			<async/>
			<rhs>
				<value>0</value>
				<name>DFT_compute_LessThan_3Ux4U_1U_4_16_in1_slice</name>
			</rhs>
			<rhs>
				<name>DFT_compute_LessThan_3Ux4U_1U_4_16_in2</name>
			</rhs>
			<lhs>
				<name>DFT_compute_LessThan_3Ux4U_1U_4_16_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>24010</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_DFT_compute_cynw_cm_float_sin_E8_M23_0_54_a_sign</name>
			<async/>
			<module_name>mux_1bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.7164</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>s_reg_344</name>
			</rhs>
			<lhs>
				<name>DFT_compute_cynw_cm_float_sin_E8_M23_0_54_a_sign</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>gs_ctrl27</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_DFT_compute_cynw_cm_float_sin_E8_M23_0_54_a_exp</name>
			<async/>
			<module_name>mux_8bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>21.7315</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>s_reg_348</name>
			</rhs>
			<lhs>
				<name>DFT_compute_cynw_cm_float_sin_E8_M23_0_54_a_exp</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>gs_ctrl27</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_DFT_compute_cynw_cm_float_sin_E8_M23_0_54_a_man</name>
			<async/>
			<module_name>mux_23bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>62.4782</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_340</name>
					</rhs>
					<lsb>0</lsb>
					<msb>22</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DFT_compute_cynw_cm_float_sin_E8_M23_0_54_a_man</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>gs_ctrl27</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_DFT_compute_Add_3Ux1U_3U_4_19_in2</name>
			<async/>
			<module_name>mux_3bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>8.1493</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_Add_3Ux2U_4U_4_34_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DFT_compute_Add_3Ux1U_3U_4_19_in2</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>gs_ctrl30</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>DFT_compute_Add_3Ux1U_3U_4_19</name>
			<dissolved_from>DFT_compute_Add_3Ux1U_3U_4_19</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>DFT_compute_Add_3Ux1U_3U_4_19_in2</name>
			</rhs>
			<lhs>
				<name>DFT_compute_Add_3Ux1U_3U_4_19_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>53464</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_DFT_compute_cynw_cm_float_mul_E8_M23_1_21_a_sign</name>
			<async/>
			<module_name>mux_1bx4i0c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>5.5746</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<name>temp_imag_sign_out1</name>
			</rhs>
			<lhs>
				<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_21_a_sign</name>
			</lhs>
			<rhs>
				<name>temp_real_sign_out1</name>
			</rhs>
			<rhs>
				<name>o_dft_imag_data_sign</name>
			</rhs>
			<rhs>
				<name>o_dft_real_data_sign</name>
			</rhs>
			<cond>
				<name>gs_ctrl34</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_DFT_compute_cynw_cm_float_mul_E8_M23_1_21_a_exp</name>
			<async/>
			<module_name>mux_8bx4i0c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>36.2349</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<name>temp_imag_exp_out1</name>
			</rhs>
			<lhs>
				<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_21_a_exp</name>
			</lhs>
			<rhs>
				<name>temp_real_exp_out1</name>
			</rhs>
			<rhs>
				<name>o_dft_imag_data_exp</name>
			</rhs>
			<rhs>
				<name>o_dft_real_data_exp</name>
			</rhs>
			<cond>
				<name>gs_ctrl34</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_DFT_compute_cynw_cm_float_mul_E8_M23_1_21_a_man</name>
			<async/>
			<module_name>mux_23bx4i0c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>98.9493</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<name>temp_imag_man_out1</name>
			</rhs>
			<lhs>
				<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_21_a_man</name>
			</lhs>
			<rhs>
				<name>temp_real_man_out1</name>
			</rhs>
			<rhs>
				<name>o_dft_imag_data_man</name>
			</rhs>
			<rhs>
				<name>o_dft_real_data_man</name>
			</rhs>
			<cond>
				<name>gs_ctrl34</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_DFT_compute_cynw_cm_float_mul_E8_M23_1_21_b_sign</name>
			<async/>
			<module_name>mux_1bx9i0c</module_name>
			<number_inputs>9</number_inputs>
			<mux_area>12.6966</mux_area>
			<mux_delay>0.1717</mux_delay>
			<control_delay>0.1717</control_delay>
			<controller_delay>0.1313</controller_delay>
			<rhs>
				<name>s_reg_337</name>
			</rhs>
			<lhs>
				<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_21_b_sign</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>sreg_2</name>
					</rhs>
					<lsb>31</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>s_reg_362</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>sreg_4</name>
					</rhs>
					<lsb>31</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>o_dft_imag_data_sign</name>
			</rhs>
			<rhs>
				<name>s_reg_350</name>
			</rhs>
			<rhs>
				<name>s_reg_353</name>
			</rhs>
			<rhs>
				<name>s_reg_356</name>
			</rhs>
			<rhs>
				<name>s_reg_359</name>
			</rhs>
			<cond>
				<name>gs_ctrl37</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_DFT_compute_cynw_cm_float_mul_E8_M23_1_21_b_exp</name>
			<async/>
			<module_name>mux_8bx9i0c</module_name>
			<number_inputs>9</number_inputs>
			<mux_area>82.5279</mux_area>
			<mux_delay>0.1717</mux_delay>
			<control_delay>0.1717</control_delay>
			<controller_delay>0.1313</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>sreg_1</name>
					</rhs>
					<lsb>23</lsb>
					<msb>30</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_21_b_exp</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>sreg_2</name>
					</rhs>
					<lsb>23</lsb>
					<msb>30</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>s_reg_363</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>sreg_4</name>
					</rhs>
					<lsb>23</lsb>
					<msb>30</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>o_dft_imag_data_exp</name>
			</rhs>
			<rhs>
				<name>s_reg_351</name>
			</rhs>
			<rhs>
				<name>s_reg_354</name>
			</rhs>
			<rhs>
				<name>s_reg_357</name>
			</rhs>
			<rhs>
				<name>s_reg_360</name>
			</rhs>
			<cond>
				<name>gs_ctrl37</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_DFT_compute_cynw_cm_float_mul_E8_M23_1_21_b_man</name>
			<async/>
			<module_name>mux_23bx9i0c</module_name>
			<number_inputs>9</number_inputs>
			<mux_area>225.3645</mux_area>
			<mux_delay>0.1717</mux_delay>
			<control_delay>0.1717</control_delay>
			<controller_delay>0.1313</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>sreg_1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>22</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_21_b_man</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>sreg_2</name>
					</rhs>
					<lsb>0</lsb>
					<msb>22</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>s_reg_364</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>sreg_4</name>
					</rhs>
					<lsb>0</lsb>
					<msb>22</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>o_dft_imag_data_man</name>
			</rhs>
			<rhs>
				<name>s_reg_352</name>
			</rhs>
			<rhs>
				<name>s_reg_355</name>
			</rhs>
			<rhs>
				<name>s_reg_358</name>
			</rhs>
			<rhs>
				<name>s_reg_361</name>
			</rhs>
			<cond>
				<name>gs_ctrl37</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_DFT_compute_Not_1U_1U_4_22_in1</name>
			<async/>
			<module_name>mux_1bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>3.1045</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_347</name>
					</rhs>
					<lsb>31</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DFT_compute_Not_1U_1U_4_22_in1</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_340</name>
					</rhs>
					<lsb>31</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl40</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>DFT_compute_Not_1U_1U_4_22</name>
			<dissolved_from>DFT_compute_Not_1U_1U_4_22</dissolved_from>
			<async/>
			<rhs>
				<name>DFT_compute_Not_1U_1U_4_22_in1</name>
			</rhs>
			<lhs>
				<name>DFT_compute_Not_1U_1U_4_22_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>53632</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_DFT_compute_cynw_cm_float_add2_E8_M23_0_24_a_sign</name>
			<async/>
			<module_name>mux_1bx6i1c</module_name>
			<number_inputs>6</number_inputs>
			<mux_area>8.0724</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.1118</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_21_x</name>
					</rhs>
					<lsb>31</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DFT_compute_cynw_cm_float_add2_E8_M23_0_24_a_sign</name>
			</lhs>
			<rhs>
				<name>temp_real_sign_out1</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_347</name>
					</rhs>
					<lsb>31</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>temp_imag_sign_out1</name>
			</rhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<name>s_reg_344</name>
			</rhs>
			<cond>
				<name>gs_ctrl41</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_DFT_compute_cynw_cm_float_add2_E8_M23_0_24_a_exp</name>
			<async/>
			<module_name>mux_8bx6i1c</module_name>
			<number_inputs>6</number_inputs>
			<mux_area>52.4708</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.1118</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_21_x</name>
					</rhs>
					<lsb>23</lsb>
					<msb>30</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DFT_compute_cynw_cm_float_add2_E8_M23_0_24_a_exp</name>
			</lhs>
			<rhs>
				<name>temp_real_exp_out1</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_347</name>
					</rhs>
					<lsb>23</lsb>
					<msb>30</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>temp_imag_exp_out1</name>
			</rhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<name>s_reg_348</name>
			</rhs>
			<cond>
				<name>gs_ctrl41</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_DFT_compute_cynw_cm_float_add2_E8_M23_0_24_a_man</name>
			<async/>
			<module_name>mux_23bx6i1c</module_name>
			<number_inputs>6</number_inputs>
			<mux_area>143.2853</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.1118</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_21_x</name>
					</rhs>
					<lsb>0</lsb>
					<msb>22</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DFT_compute_cynw_cm_float_add2_E8_M23_0_24_a_man</name>
			</lhs>
			<rhs>
				<name>temp_real_man_out1</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_347</name>
					</rhs>
					<lsb>0</lsb>
					<msb>22</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>temp_imag_man_out1</name>
			</rhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_340</name>
					</rhs>
					<lsb>0</lsb>
					<msb>22</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl41</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_DFT_compute_cynw_cm_float_add2_E8_M23_0_24_b_sign</name>
			<async/>
			<module_name>mux_1bx8i0c</module_name>
			<number_inputs>8</number_inputs>
			<mux_area>11.2722</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.1118</controller_delay>
			<rhs>
				<name>DFT_compute_Not_1U_1U_4_22_out1</name>
			</rhs>
			<lhs>
				<name>DFT_compute_cynw_cm_float_add2_E8_M23_0_24_b_sign</name>
			</lhs>
			<rhs>
				<name>DFT_compute_Not_1U_1U_4_25_out1</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_21_x</name>
					</rhs>
					<lsb>31</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>s_reg_344</name>
			</rhs>
			<rhs>
				<name>s_reg_349</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_52_x</name>
					</rhs>
					<lsb>31</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_62_x</name>
					</rhs>
					<lsb>31</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_340</name>
					</rhs>
					<lsb>31</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl44</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_DFT_compute_cynw_cm_float_add2_E8_M23_0_24_b_exp</name>
			<async/>
			<module_name>mux_8bx7i0c</module_name>
			<number_inputs>7</number_inputs>
			<mux_area>64.0107</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.1118</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_340</name>
					</rhs>
					<lsb>23</lsb>
					<msb>30</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DFT_compute_cynw_cm_float_add2_E8_M23_0_24_b_exp</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>sreg_3</name>
					</rhs>
					<lsb>23</lsb>
					<msb>30</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_21_x</name>
					</rhs>
					<lsb>23</lsb>
					<msb>30</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>s_reg_348</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_52_x</name>
					</rhs>
					<lsb>23</lsb>
					<msb>30</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_62_x</name>
					</rhs>
					<lsb>23</lsb>
					<msb>30</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_347</name>
					</rhs>
					<lsb>23</lsb>
					<msb>30</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl45</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_DFT_compute_cynw_cm_float_add2_E8_M23_0_24_b_man</name>
			<async/>
			<module_name>mux_23bx6i0c</module_name>
			<number_inputs>6</number_inputs>
			<mux_area>149.5151</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.1118</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_340</name>
					</rhs>
					<lsb>0</lsb>
					<msb>22</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DFT_compute_cynw_cm_float_add2_E8_M23_0_24_b_man</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>sreg_3</name>
					</rhs>
					<lsb>0</lsb>
					<msb>22</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_mul_E8_M23_1_21_x</name>
					</rhs>
					<lsb>0</lsb>
					<msb>22</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_52_x</name>
					</rhs>
					<lsb>0</lsb>
					<msb>22</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_62_x</name>
					</rhs>
					<lsb>0</lsb>
					<msb>22</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_347</name>
					</rhs>
					<lsb>0</lsb>
					<msb>22</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl46</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_DFT_compute_Not_1U_1U_4_25_in1</name>
			<async/>
			<module_name>mux_1bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>3.1045</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>s_reg_349</name>
			</rhs>
			<lhs>
				<name>DFT_compute_Not_1U_1U_4_25_in1</name>
			</lhs>
			<rhs>
				<name>s_reg_344</name>
			</rhs>
			<cond>
				<name>gs_ctrl47</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>DFT_compute_Not_1U_1U_4_25</name>
			<dissolved_from>DFT_compute_Not_1U_1U_4_25</dissolved_from>
			<async/>
			<rhs>
				<name>DFT_compute_Not_1U_1U_4_25_in1</name>
			</rhs>
			<lhs>
				<name>DFT_compute_Not_1U_1U_4_25_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>53632</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>DFT_compute_Add_3Ux2U_4U_4_34</name>
			<dissolved_from>DFT_compute_Add_3Ux2U_4U_4_34</dissolved_from>
			<async/>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<name>s_reg_335_slice</name>
			</rhs>
			<lhs>
				<name>DFT_compute_Add_3Ux2U_4U_4_34_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>54324</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_DFT_compute_Add_3Ux2U_3U_4_36_in2</name>
			<async/>
			<module_name>mux_3bx4i2c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>12.8042</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>DFT_compute_Add_3Ux2U_3U_4_36_in2</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_Add_3Ux3U_4U_4_51_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_335_slice</name>
			</rhs>
			<cond>
				<name>gs_ctrl48</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>DFT_compute_Add_3Ux2U_3U_4_36</name>
			<dissolved_from>DFT_compute_Add_3Ux2U_3U_4_36</dissolved_from>
			<async/>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<name>DFT_compute_Add_3Ux2U_3U_4_36_in2</name>
			</rhs>
			<lhs>
				<name>DFT_compute_Add_3Ux2U_3U_4_36_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>39201</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>DFT_compute_Add_3Ux3U_4U_4_51</name>
			<dissolved_from>DFT_compute_Add_3Ux3U_4U_4_51</dissolved_from>
			<async/>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<name>s_reg_335_slice</name>
			</rhs>
			<lhs>
				<name>DFT_compute_Add_3Ux3U_4U_4_51_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>40061</source_loc>
			<thread>computation</thread>
		</thread>
		<assign>
			<name>drive_DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_52_a_sign</name>
			<lhs>
				<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_52_a_sign</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
		</assign>
		<assign>
			<name>drive_DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_52_a_exp</name>
			<lhs>
				<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_52_a_exp</name>
			</lhs>
			<rhs>
				<value>129</value>
			</rhs>
		</assign>
		<assign>
			<name>drive_DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_52_a_man</name>
			<lhs>
				<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_52_a_man</name>
			</lhs>
			<rhs>
				<value>4788187</value>
			</rhs>
		</assign>
		<assign>
			<name>drive_DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_52_b_sign</name>
			<lhs>
				<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_52_b_sign</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
		</assign>
		<assign>
			<name>drive_DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_52_b_exp</name>
			<lhs>
				<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_52_b_exp</name>
			</lhs>
			<rhs>
				<value>130</value>
			</rhs>
		</assign>
		<assign>
			<name>drive_DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_52_b_man</name>
			<lhs>
				<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_52_b_man</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
		</assign>
		<thread>
			<name>drive_DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_52_accept</name>
			<async/>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.1428</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_52_accept</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>gs_ctrl49</name>
				<name>DFT_compute_Add_3Ux2U_4U_4_34_out1</name>
				<name>DFT_compute_Add_3Ux3U_4U_4_51_out1</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_62_accept</name>
			<async/>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<value>1</value>
			</rhs>
			<lhs>
				<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_62_accept</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>gs_ctrl50</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_rdy_1</name>
			<async/>
			<module_name>mux_1bx3i2c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>3.4585</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.3334</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>rdy_1</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_gen_busy_r_1_2_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>0</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>global_state</name>
				<name>cycle1_state</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_vld_0</name>
			<clock>i_clk</clock>
			<module_name>mux_1bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.7164</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3334</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>vld_0</name>
			</lhs>
			<rhs>
				<name>rdy_1</name>
				<name>vld_0</name>
				<name>en_0</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_rdy_0</name>
			<async/>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>rdy_1</name>
			</rhs>
			<rhs>
				<name>vld_0</name>
			</rhs>
			<lhs>
				<name>rdy_0</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_en_0</name>
			<async/>
			<module_name>mux_1bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.7164</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2620</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>en_0</name>
			</lhs>
			<rhs>
				<name>rdy_0</name>
			</rhs>
			<cond>
				<name>global_state</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_en_1</name>
			<async/>
			<module_name>mux_1bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.7164</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2620</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>en_1</name>
			</lhs>
			<rhs>
				<name>rdy_1</name>
				<name>vld_0</name>
			</rhs>
			<cond>
				<name>global_state</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_vld_1</name>
			<clock>i_clk</clock>
			<module_name>mux_1bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.7164</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3334</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>vld_1</name>
			</lhs>
			<rhs>
				<name>en_1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_en_2</name>
			<async/>
			<module_name>mux_1bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.7164</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2620</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>en_2</name>
			</lhs>
			<rhs>
				<name>vld_1</name>
			</rhs>
			<cond>
				<name>global_state</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_cycle1_state</name>
			<clock>i_clk</clock>
			<module_name>mux_1bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>3.8043</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.5476</controller_delay>
			<rhs>
				<value>1</value>
			</rhs>
			<lhs>
				<name>cycle1_state</name>
			</lhs>
			<rhs>
				<name>drain</name>
			</rhs>
			<rhs>
				<name>s_reg_337</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>en_0</name>
				<name>en_1</name>
				<name>cycle1_state</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_cycle2_state</name>
			<clock>i_clk</clock>
			<module_name>mux_1bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.7164</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.4048</controller_delay>
			<rhs>
				<value>1</value>
			</rhs>
			<lhs>
				<name>cycle2_state</name>
			</lhs>
			<rhs>
				<name>cycle1_state</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>en_1</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_sreg_1</name>
			<clock>i_clk</clock>
			<controller_delay>0.4048</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_sin_E8_M23_0_54_x</name>
					</rhs>
					<lsb>0</lsb>
					<msb>30</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>sreg_1</name>
			</lhs>
			<rhs>
				<name>DFT_compute_cynw_cm_float_sin_E8_M23_0_54_x</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DFT_compute_Add_3Ux1U_4U_4_12_out1</name>
				<name>DFT_compute_Add_3Ux3U_4U_4_51_out1</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_sreg_2</name>
			<clock>i_clk</clock>
			<controller_delay>0.3334</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_cos_E8_M23_0_55_x</name>
					</rhs>
					<lsb>0</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>sreg_2</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_sreg_3</name>
			<clock>i_clk</clock>
			<module_name>mux_31bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>96.2397</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.4048</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_add2_E8_M23_0_24_x</name>
					</rhs>
					<lsb>0</lsb>
					<msb>30</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>sreg_3</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_52_x</name>
					</rhs>
					<lsb>0</lsb>
					<msb>30</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DFT_compute_Add_3Ux3U_4U_4_51_out1</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_sreg_4</name>
			<clock>i_clk</clock>
			<controller_delay>0.3334</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DFT_compute_cynw_cm_float_cos_E8_M23_0_55_x</name>
					</rhs>
					<lsb>0</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>sreg_4</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_global_state</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0288</controller_delay>
			<lhs>
				<name>global_state</name>
			</lhs>
			<rhs>
				<name>global_state_next</name>
			</rhs>
			<cond>
				<name>stall0</name>
			</cond>
			<source_loc>15860</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_global_state_next</name>
			<async/>
			<module_name>mux_7bx7i6c</module_name>
			<number_inputs>7</number_inputs>
			<mux_area>44.4910</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.4048</controller_delay>
			<rhs>
				<value>1</value>
				<name>global_state</name>
			</rhs>
			<lhs>
				<name>global_state_next</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>8</value>
			</rhs>
			<rhs>
				<value>16</value>
			</rhs>
			<rhs>
				<value>33</value>
			</rhs>
			<cond>
				<name>global_state</name>
				<name>en_2</name>
				<name>s_reg_349</name>
				<name>cycle2_state</name>
				<name>DFT_compute_Add_3Ux1U_4U_4_12_out1</name>
				<name>DFT_compute_Add_3Ux2U_4U_4_34_out1</name>
				<name>DFT_compute_Add_3Ux3U_4U_4_51_out1</name>
				<name>o_dft_real_data_sign</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl0</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3334</controller_delay>
			<lhs>
				<name>gs_ctrl0</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl1</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_4bx12i12c</module_name>
			<number_inputs>12</number_inputs>
			<mux_area>44.5457</mux_area>
			<mux_delay>0.1717</mux_delay>
			<control_delay>0.1717</control_delay>
			<controller_delay>0.3334</controller_delay>
			<lhs>
				<name>gs_ctrl1</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<rhs>
				<value>6</value>
			</rhs>
			<rhs>
				<value>7</value>
			</rhs>
			<rhs>
				<value>8</value>
			</rhs>
			<rhs>
				<value>9</value>
			</rhs>
			<rhs>
				<value>10</value>
			</rhs>
			<rhs>
				<value>11</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl2</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_3bx5i5c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>13.7793</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.3334</controller_delay>
			<lhs>
				<name>gs_ctrl2</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl3</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<module_name>mux_3bx6i6c</module_name>
			<number_inputs>6</number_inputs>
			<mux_area>16.5835</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.3334</controller_delay>
			<lhs>
				<name>gs_ctrl3</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl4</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<module_name>mux_2bx4i4c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>7.3167</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.3334</controller_delay>
			<lhs>
				<name>gs_ctrl4</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl9</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_4bx14i14c</module_name>
			<number_inputs>14</number_inputs>
			<mux_area>52.0238</mux_area>
			<mux_delay>0.1717</mux_delay>
			<control_delay>0.1717</control_delay>
			<controller_delay>0.3334</controller_delay>
			<lhs>
				<name>gs_ctrl9</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<rhs>
				<value>6</value>
			</rhs>
			<rhs>
				<value>7</value>
			</rhs>
			<rhs>
				<value>8</value>
			</rhs>
			<rhs>
				<value>9</value>
			</rhs>
			<rhs>
				<value>10</value>
			</rhs>
			<rhs>
				<value>11</value>
			</rhs>
			<rhs>
				<value>12</value>
			</rhs>
			<rhs>
				<value>13</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl10</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx4i4c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>7.3167</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.3334</controller_delay>
			<lhs>
				<name>gs_ctrl10</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl11</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<module_name>mux_3bx7i7c</module_name>
			<number_inputs>7</number_inputs>
			<mux_area>19.3878</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.3334</controller_delay>
			<lhs>
				<name>gs_ctrl11</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<rhs>
				<value>6</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl12</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<module_name>mux_2bx3i3c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>5.4471</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.3334</controller_delay>
			<lhs>
				<name>gs_ctrl12</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl19</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<module_name>mux_3bx6i6c</module_name>
			<number_inputs>6</number_inputs>
			<mux_area>16.5835</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.3334</controller_delay>
			<lhs>
				<name>gs_ctrl19</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl20</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<module_name>mux_2bx4i4c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>7.3167</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.3334</controller_delay>
			<lhs>
				<name>gs_ctrl20</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl23</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<module_name>mux_3bx7i7c</module_name>
			<number_inputs>7</number_inputs>
			<mux_area>19.3878</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.3334</controller_delay>
			<lhs>
				<name>gs_ctrl23</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<rhs>
				<value>6</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl24</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<module_name>mux_2bx3i3c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>5.4471</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.3334</controller_delay>
			<lhs>
				<name>gs_ctrl24</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl25</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3334</controller_delay>
			<lhs>
				<name>gs_ctrl25</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl27</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3334</controller_delay>
			<lhs>
				<name>gs_ctrl27</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl30</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3334</controller_delay>
			<lhs>
				<name>gs_ctrl30</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl34</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx4i4c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>7.3167</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.3334</controller_delay>
			<lhs>
				<name>gs_ctrl34</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl37</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_4bx9i9c</module_name>
			<number_inputs>9</number_inputs>
			<mux_area>33.3286</mux_area>
			<mux_delay>0.1717</mux_delay>
			<control_delay>0.1717</control_delay>
			<controller_delay>0.3334</controller_delay>
			<lhs>
				<name>gs_ctrl37</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<rhs>
				<value>6</value>
			</rhs>
			<rhs>
				<value>7</value>
			</rhs>
			<rhs>
				<value>8</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl40</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3334</controller_delay>
			<lhs>
				<name>gs_ctrl40</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl41</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_3bx6i6c</module_name>
			<number_inputs>6</number_inputs>
			<mux_area>16.5835</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.3334</controller_delay>
			<lhs>
				<name>gs_ctrl41</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl44</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_3bx8i8c</module_name>
			<number_inputs>8</number_inputs>
			<mux_area>22.1921</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.3334</controller_delay>
			<lhs>
				<name>gs_ctrl44</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<rhs>
				<value>6</value>
			</rhs>
			<rhs>
				<value>7</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl45</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_3bx7i7c</module_name>
			<number_inputs>7</number_inputs>
			<mux_area>19.3878</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.3334</controller_delay>
			<lhs>
				<name>gs_ctrl45</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<rhs>
				<value>6</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl46</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_3bx6i6c</module_name>
			<number_inputs>6</number_inputs>
			<mux_area>16.5835</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.3334</controller_delay>
			<lhs>
				<name>gs_ctrl46</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl47</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3334</controller_delay>
			<lhs>
				<name>gs_ctrl47</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl48</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx4i4c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>7.3167</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.3334</controller_delay>
			<lhs>
				<name>gs_ctrl48</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl49</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx3i3c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>5.4471</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.3334</controller_delay>
			<lhs>
				<name>gs_ctrl49</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl50</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3334</controller_delay>
			<lhs>
				<name>gs_ctrl50</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>4915</source_loc>
			<thread>computation</thread>
		</thread>
		<assign>
			<name>drive_i_real_busy</name>
			<lhs>
				<name>i_real_busy</name>
			</lhs>
			<rhs>
				<name>DFT_compute_gen_busy_r_1_2_out1</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_i_real_m_data_is_valid</name>
			<lhs>
				<name>i_real_m_data_is_valid</name>
			</lhs>
			<rhs>
				<name>DFT_compute_gen_busy_r_1_2_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>DFT_compute_gen_busy_r_1_2_p10</name>
			<dissolved_from>DFT_compute_gen_busy_r_1_2</dissolved_from>
			<async/>
			<rhs>
				<name>DFT_compute_gen_busy_r_1_2_gnew_busy</name>
				<name>DFT_compute_gen_busy_r_1_2_gdiv</name>
				<name>DFT_compute_gen_busy_r_1_2_gen_busy_i_real_m_data_is_invalid_next</name>
			</rhs>
			<lhs>
				<name>DFT_compute_gen_busy_r_1_2_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18297</source_loc>
			<thread>gen_busy</thread>
		</thread>
		<thread>
			<name>DFT_compute_gen_busy_r_1_2_p9</name>
			<dissolved_from>DFT_compute_gen_busy_r_1_2</dissolved_from>
			<async/>
			<rhs>
				<name>DFT_compute_gen_busy_r_1_2_gdiv</name>
			</rhs>
			<lhs>
				<name>DFT_compute_gen_busy_r_1_2_gen_busy_i_real_m_data_is_invalid_next</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18296</source_loc>
			<thread>gen_busy</thread>
		</thread>
		<thread>
			<name>DFT_compute_gen_busy_r_1_2_p8</name>
			<dissolved_from>DFT_compute_gen_busy_r_1_2</dissolved_from>
			<async/>
			<rhs>
				<name>i_real_m_stall_reg_full</name>
			</rhs>
			<rhs>
				<name>DFT_compute_gen_busy_r_1_2_gnew_req</name>
			</rhs>
			<rhs>
				<name>i_real_vld</name>
			</rhs>
			<lhs>
				<name>DFT_compute_gen_busy_r_1_2_gdiv</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18284</source_loc>
			<thread>gen_busy</thread>
		</thread>
		<thread>
			<name>DFT_compute_gen_busy_r_1_2_p7</name>
			<dissolved_from>DFT_compute_gen_busy_r_1_2</dissolved_from>
			<async/>
			<rhs>
				<name>i_real_m_stall_reg_full</name>
			</rhs>
			<rhs>
				<name>DFT_compute_gen_busy_r_1_2_gnew_req</name>
			</rhs>
			<lhs>
				<name>DFT_compute_gen_busy_r_1_2_gnew_busy</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18264</source_loc>
			<thread>gen_busy</thread>
		</thread>
		<thread>
			<name>DFT_compute_gen_busy_r_1_2_p6</name>
			<dissolved_from>DFT_compute_gen_busy_r_1_2</dissolved_from>
			<async/>
			<rhs>
				<name>i_real_vld</name>
			</rhs>
			<rhs>
				<name>i_real_m_unvalidated_req</name>
			</rhs>
			<rhs>
				<name>i_real_m_busy_req_0</name>
			</rhs>
			<lhs>
				<name>DFT_compute_gen_busy_r_1_2_gnew_req</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18253</source_loc>
			<thread>gen_busy</thread>
		</thread>
		<thread>
			<name>drive_i_real_m_unvalidated_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>i_real_m_unvalidated_req</name>
			</lhs>
			<rhs>
				<name>DFT_compute_N_Muxb_1_2_3_4_1_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>18023</source_loc>
			<thread>gen_unvalidated_req</thread>
		</thread>
		<thread>
			<name>DFT_compute_N_Muxb_1_2_3_4_1</name>
			<dissolved_from>DFT_compute_N_Muxb_1_2_3_4_1</dissolved_from>
			<async/>
			<mux_area>2.3940</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>i_real_m_unvalidated_req</name>
			</rhs>
			<lhs>
				<name>DFT_compute_N_Muxb_1_2_3_4_1_out1</name>
			</lhs>
			<rhs>
				<name>i_real_vld</name>
			</rhs>
			<cond>
				<name>i_real_m_busy_req_0</name>
			</cond>
			<source_loc>89368</source_loc>
			<thread>gen_unvalidated_req</thread>
		</thread>
		<thread>
			<name>drive_i_real_m_stall_reg_sign</name>
			<clock>i_clk</clock>
			<controller_delay>0.0288</controller_delay>
			<rhs>
				<name>i_real_data_sign</name>
			</rhs>
			<lhs>
				<name>i_real_m_stall_reg_sign</name>
			</lhs>
			<cond>
				<name>DFT_compute_And_1Ux1U_1U_4_137_out1</name>
			</cond>
			<source_loc>17539</source_loc>
			<thread>gen_do_stall_reg</thread>
		</thread>
		<thread>
			<name>drive_i_real_m_stall_reg_exp</name>
			<clock>i_clk</clock>
			<controller_delay>0.0288</controller_delay>
			<rhs>
				<name>i_real_data_exp</name>
			</rhs>
			<lhs>
				<name>i_real_m_stall_reg_exp</name>
			</lhs>
			<cond>
				<name>DFT_compute_And_1Ux1U_1U_4_137_out1</name>
			</cond>
			<source_loc>17539</source_loc>
			<thread>gen_do_stall_reg</thread>
		</thread>
		<thread>
			<name>drive_i_real_m_stall_reg_man</name>
			<clock>i_clk</clock>
			<controller_delay>0.0288</controller_delay>
			<rhs>
				<name>i_real_data_man</name>
			</rhs>
			<lhs>
				<name>i_real_m_stall_reg_man</name>
			</lhs>
			<cond>
				<name>DFT_compute_And_1Ux1U_1U_4_137_out1</name>
			</cond>
			<source_loc>17539</source_loc>
			<thread>gen_do_stall_reg</thread>
		</thread>
		<thread>
			<name>DFT_compute_Not_1U_1U_4_135</name>
			<dissolved_from>DFT_compute_Not_1U_1U_4_135</dissolved_from>
			<async/>
			<rhs>
				<name>i_real_m_stall_reg_full</name>
			</rhs>
			<lhs>
				<name>DFT_compute_Not_1U_1U_4_135_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>53632</source_loc>
			<thread>gen_do_stall_reg</thread>
		</thread>
		<thread>
			<name>DFT_compute_And_1Ux1U_1U_4_136</name>
			<dissolved_from>DFT_compute_And_1Ux1U_1U_4_136</dissolved_from>
			<async/>
			<rhs>
				<name>i_real_m_stalling</name>
			</rhs>
			<rhs>
				<name>i_real_m_data_is_valid</name>
			</rhs>
			<lhs>
				<name>DFT_compute_And_1Ux1U_1U_4_136_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>17661</source_loc>
			<thread>gen_do_stall_reg</thread>
		</thread>
		<thread>
			<name>DFT_compute_And_1Ux1U_1U_4_137</name>
			<dissolved_from>DFT_compute_And_1Ux1U_1U_4_137</dissolved_from>
			<async/>
			<rhs>
				<name>DFT_compute_Not_1U_1U_4_135_out1</name>
			</rhs>
			<rhs>
				<name>DFT_compute_And_1Ux1U_1U_4_136_out1</name>
			</rhs>
			<lhs>
				<name>DFT_compute_And_1Ux1U_1U_4_137_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>17661</source_loc>
			<thread>gen_do_stall_reg</thread>
		</thread>
		<thread>
			<name>drive_i_real_m_stall_reg_full</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>i_real_m_stall_reg_full</name>
			</lhs>
			<rhs>
				<name>DFT_compute_And_1Ux1U_1U_4_138_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>17201</source_loc>
			<thread>gen_do_stall_reg_full</thread>
		</thread>
		<thread>
			<name>DFT_compute_And_1Ux1U_1U_4_138</name>
			<dissolved_from>DFT_compute_And_1Ux1U_1U_4_138</dissolved_from>
			<async/>
			<rhs>
				<name>i_real_m_stalling</name>
			</rhs>
			<rhs>
				<name>i_real_m_data_is_valid</name>
			</rhs>
			<lhs>
				<name>DFT_compute_And_1Ux1U_1U_4_138_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>17661</source_loc>
			<thread>gen_do_stall_reg_full</thread>
		</thread>
		<assign>
			<name>drive_o_dft_real_vld</name>
			<lhs>
				<name>o_dft_real_vld</name>
			</lhs>
			<rhs>
				<name>DFT_compute_Or_1Ux1U_1U_4_5_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>DFT_compute_Or_1Ux1U_1U_4_5</name>
			<dissolved_from>DFT_compute_Or_1Ux1U_1U_4_5</dissolved_from>
			<async/>
			<rhs>
				<name>DFT_compute_Xor_1Ux1U_1U_1_4_out1</name>
			</rhs>
			<rhs>
				<name>o_dft_real_m_unacked_req</name>
			</rhs>
			<lhs>
				<name>DFT_compute_Or_1Ux1U_1U_4_5_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>16186</source_loc>
			<thread>gen_vld_0</thread>
		</thread>
		<thread>
			<name>drive_o_dft_real_m_unacked_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>o_dft_real_m_unacked_req</name>
			</lhs>
			<rhs>
				<name>DFT_compute_And_1Ux1U_1U_1_6_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>16040</source_loc>
			<thread>gen_unacked_req_0</thread>
		</thread>
		<thread>
			<name>DFT_compute_And_1Ux1U_1U_1_6</name>
			<dissolved_from>DFT_compute_And_1Ux1U_1U_1_6</dissolved_from>
			<async/>
			<rhs>
				<name>o_dft_real_vld</name>
			</rhs>
			<rhs>
				<name>o_dft_real_busy</name>
			</rhs>
			<lhs>
				<name>DFT_compute_And_1Ux1U_1U_1_6_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>17661</source_loc>
			<thread>gen_stalling_0</thread>
		</thread>
		<thread>
			<name>DFT_compute_Xor_1Ux1U_1U_1_4</name>
			<dissolved_from>DFT_compute_Xor_1Ux1U_1U_1_4</dissolved_from>
			<async/>
			<rhs>
				<name>o_dft_real_m_req_m_prev_trig_req</name>
			</rhs>
			<rhs>
				<name>o_dft_real_m_req_m_trig_req</name>
			</rhs>
			<lhs>
				<name>DFT_compute_Xor_1Ux1U_1U_1_4_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>15904</source_loc>
			<thread>gen_active_0</thread>
		</thread>
		<thread>
			<name>drive_o_dft_real_m_req_m_prev_trig_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>o_dft_real_m_req_m_prev_trig_req</name>
			</lhs>
			<rhs>
				<name>o_dft_real_m_req_m_trig_req</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>15771</source_loc>
			<thread>gen_prev_trig_reg_0</thread>
		</thread>
		<thread>
			<name>DFT_compute_Not_1U_1U_1_7</name>
			<dissolved_from>DFT_compute_Not_1U_1U_1_7</dissolved_from>
			<async/>
			<rhs>
				<name>o_dft_real_m_req_m_trig_req</name>
			</rhs>
			<lhs>
				<name>DFT_compute_Not_1U_1U_1_7_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>53632</source_loc>
			<thread>gen_next_trig_reg_0</thread>
		</thread>
		<assign>
			<name>drive_o_dft_imag_vld</name>
			<lhs>
				<name>o_dft_imag_vld</name>
			</lhs>
			<rhs>
				<name>DFT_compute_Or_1Ux1U_1U_4_9_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>DFT_compute_Or_1Ux1U_1U_4_9</name>
			<dissolved_from>DFT_compute_Or_1Ux1U_1U_4_9</dissolved_from>
			<async/>
			<rhs>
				<name>DFT_compute_Xor_1Ux1U_1U_1_8_out1</name>
			</rhs>
			<rhs>
				<name>o_dft_imag_m_unacked_req</name>
			</rhs>
			<lhs>
				<name>DFT_compute_Or_1Ux1U_1U_4_9_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>16186</source_loc>
			<thread>gen_vld_1</thread>
		</thread>
		<thread>
			<name>drive_o_dft_imag_m_unacked_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>o_dft_imag_m_unacked_req</name>
			</lhs>
			<rhs>
				<name>DFT_compute_And_1Ux1U_1U_1_10_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>15412</source_loc>
			<thread>gen_unacked_req_1</thread>
		</thread>
		<thread>
			<name>DFT_compute_And_1Ux1U_1U_1_10</name>
			<dissolved_from>DFT_compute_And_1Ux1U_1U_1_10</dissolved_from>
			<async/>
			<rhs>
				<name>o_dft_imag_vld</name>
			</rhs>
			<rhs>
				<name>o_dft_imag_busy</name>
			</rhs>
			<lhs>
				<name>DFT_compute_And_1Ux1U_1U_1_10_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>17661</source_loc>
			<thread>gen_stalling_1</thread>
		</thread>
		<thread>
			<name>DFT_compute_Xor_1Ux1U_1U_1_8</name>
			<dissolved_from>DFT_compute_Xor_1Ux1U_1U_1_8</dissolved_from>
			<async/>
			<rhs>
				<name>o_dft_imag_m_req_m_prev_trig_req</name>
			</rhs>
			<rhs>
				<name>o_dft_imag_m_req_m_trig_req</name>
			</rhs>
			<lhs>
				<name>DFT_compute_Xor_1Ux1U_1U_1_8_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>15904</source_loc>
			<thread>gen_active_1</thread>
		</thread>
		<thread>
			<name>drive_o_dft_imag_m_req_m_prev_trig_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>o_dft_imag_m_req_m_prev_trig_req</name>
			</lhs>
			<rhs>
				<name>o_dft_imag_m_req_m_trig_req</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>14780</source_loc>
			<thread>gen_prev_trig_reg_1</thread>
		</thread>
		<thread>
			<name>DFT_compute_Not_1U_1U_1_11</name>
			<dissolved_from>DFT_compute_Not_1U_1U_1_11</dissolved_from>
			<async/>
			<rhs>
				<name>o_dft_imag_m_req_m_trig_req</name>
			</rhs>
			<lhs>
				<name>DFT_compute_Not_1U_1U_1_11_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>53632</source_loc>
			<thread>gen_next_trig_reg_1</thread>
		</thread>
		<source_loc>
			<id>18437</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18434</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_Xor_1Ux1U_1U_1</module_name>
			<name>DFT_compute_Xor_1Ux1U_1U_1_8</name>
			<instance_name>DFT_compute_Xor_1Ux1U_1U_1_8</instance_name>
			<source_loc>18437</source_loc>
			<thread>gen_active_1</thread>
			<dissolved_to>DFT_compute_Xor_1Ux1U_1U_1_8</dissolved_to>
		</module_inst>
		<source_loc>
			<id>20037</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19869</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_Add_3Ux1U_3U_4</module_name>
			<name>DFT_compute_Add_3Ux1U_3U_4_19</name>
			<instance_name>DFT_compute_Add_3Ux1U_3U_4_19</instance_name>
			<source_loc>20037</source_loc>
			<thread>computation</thread>
			<dissolved_to>DFT_compute_Add_3Ux1U_3U_4_19</dissolved_to>
		</module_inst>
		<source_loc>
			<id>18477</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18474</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_Not_1U_1U_1</module_name>
			<name>DFT_compute_Not_1U_1U_1_11</name>
			<instance_name>DFT_compute_Not_1U_1U_1_11</instance_name>
			<source_loc>18477</source_loc>
			<thread>gen_next_trig_reg_1</thread>
			<dissolved_to>DFT_compute_Not_1U_1U_1_11</dissolved_to>
		</module_inst>
		<source_loc>
			<id>18462</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18457</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_And_1Ux1U_1U_1</module_name>
			<name>DFT_compute_And_1Ux1U_1U_1_10</name>
			<instance_name>DFT_compute_And_1Ux1U_1U_1_10</instance_name>
			<source_loc>18462</source_loc>
			<thread>gen_stalling_1</thread>
			<dissolved_to>DFT_compute_And_1Ux1U_1U_1_10</dissolved_to>
		</module_inst>
		<source_loc>
			<id>18448</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18444</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_Or_1Ux1U_1U_4</module_name>
			<name>DFT_compute_Or_1Ux1U_1U_4_9</name>
			<instance_name>DFT_compute_Or_1Ux1U_1U_4_9</instance_name>
			<source_loc>18448</source_loc>
			<thread>gen_vld_1</thread>
			<dissolved_to>DFT_compute_Or_1Ux1U_1U_4_9</dissolved_to>
		</module_inst>
		<source_loc>
			<id>18427</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18424</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_Not_1U_1U_1</module_name>
			<name>DFT_compute_Not_1U_1U_1_7</name>
			<instance_name>DFT_compute_Not_1U_1U_1_7</instance_name>
			<source_loc>18427</source_loc>
			<thread>gen_next_trig_reg_0</thread>
			<dissolved_to>DFT_compute_Not_1U_1U_1_7</dissolved_to>
		</module_inst>
		<source_loc>
			<id>18412</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18407</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_And_1Ux1U_1U_1</module_name>
			<name>DFT_compute_And_1Ux1U_1U_1_6</name>
			<instance_name>DFT_compute_And_1Ux1U_1U_1_6</instance_name>
			<source_loc>18412</source_loc>
			<thread>gen_stalling_0</thread>
			<dissolved_to>DFT_compute_And_1Ux1U_1U_1_6</dissolved_to>
		</module_inst>
		<source_loc>
			<id>18398</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18394</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_Or_1Ux1U_1U_4</module_name>
			<name>DFT_compute_Or_1Ux1U_1U_4_5</name>
			<instance_name>DFT_compute_Or_1Ux1U_1U_4_5</instance_name>
			<source_loc>18398</source_loc>
			<thread>gen_vld_0</thread>
			<dissolved_to>DFT_compute_Or_1Ux1U_1U_4_5</dissolved_to>
		</module_inst>
		<source_loc>
			<id>18387</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18384</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_Xor_1Ux1U_1U_1</module_name>
			<name>DFT_compute_Xor_1Ux1U_1U_1_4</name>
			<instance_name>DFT_compute_Xor_1Ux1U_1U_1_4</instance_name>
			<source_loc>18387</source_loc>
			<thread>gen_active_0</thread>
			<dissolved_to>DFT_compute_Xor_1Ux1U_1U_1_4</dissolved_to>
		</module_inst>
		<source_loc>
			<id>18353</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18340</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_gen_busy_r_1</module_name>
			<name>DFT_compute_gen_busy_r_1_2</name>
			<instance_name>DFT_compute_gen_busy_r_1_2</instance_name>
			<source_loc>18353</source_loc>
			<thread>gen_busy</thread>
			<dissolved_to>DFT_compute_gen_busy_r_1_2_p10</dissolved_to>
			<dissolved_to>DFT_compute_gen_busy_r_1_2_p9</dissolved_to>
			<dissolved_to>DFT_compute_gen_busy_r_1_2_p8</dissolved_to>
			<dissolved_to>DFT_compute_gen_busy_r_1_2_p7</dissolved_to>
			<dissolved_to>DFT_compute_gen_busy_r_1_2_p6</dissolved_to>
		</module_inst>
		<source_loc>
			<id>20040</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19860,19013</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_Add_3Ux1U_4U_4</module_name>
			<name>DFT_compute_Add_3Ux1U_4U_4_12</name>
			<instance_name>DFT_compute_Add_3Ux1U_4U_4_12</instance_name>
			<source_loc>20040</source_loc>
			<thread>computation</thread>
			<dissolved_to>DFT_compute_Add_3Ux1U_4U_4_12</dissolved_to>
		</module_inst>
		<source_loc>
			<id>20045</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19870,19871</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_Add_3Ux2U_3U_4</module_name>
			<name>DFT_compute_Add_3Ux2U_3U_4_36</name>
			<instance_name>DFT_compute_Add_3Ux2U_3U_4_36</instance_name>
			<source_loc>20045</source_loc>
			<thread>computation</thread>
			<dissolved_to>DFT_compute_Add_3Ux2U_3U_4_36</dissolved_to>
		</module_inst>
		<source_loc>
			<id>20050</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19082</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_Add_3Ux2U_4U_4</module_name>
			<name>DFT_compute_Add_3Ux2U_4U_4_34</name>
			<instance_name>DFT_compute_Add_3Ux2U_4U_4_34</instance_name>
			<source_loc>20050</source_loc>
			<thread>computation</thread>
			<dissolved_to>DFT_compute_Add_3Ux2U_4U_4_34</dissolved_to>
		</module_inst>
		<source_loc>
			<id>20053</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19156,19865</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_Add_3Ux3U_4U_4</module_name>
			<name>DFT_compute_Add_3Ux3U_4U_4_51</name>
			<instance_name>DFT_compute_Add_3Ux3U_4U_4_51</instance_name>
			<source_loc>20053</source_loc>
			<thread>computation</thread>
			<dissolved_to>DFT_compute_Add_3Ux3U_4U_4_51</dissolved_to>
		</module_inst>
		<source_loc>
			<id>20058</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19874</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_LessThan_3Ux4U_1U_4</module_name>
			<name>DFT_compute_LessThan_3Ux4U_1U_4_16</name>
			<instance_name>DFT_compute_LessThan_3Ux4U_1U_4_16</instance_name>
			<source_loc>20058</source_loc>
			<thread>computation</thread>
			<dissolved_to>DFT_compute_LessThan_3Ux4U_1U_4_16</dissolved_to>
		</module_inst>
		<source_loc>
			<id>20061</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18974</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_N_Mux_23_2_2_4</module_name>
			<name>DFT_compute_N_Mux_23_2_2_4_15</name>
			<instance_name>DFT_compute_N_Mux_23_2_2_4_15</instance_name>
			<source_loc>20061</source_loc>
			<thread>computation</thread>
			<dissolved_to>DFT_compute_N_Mux_23_2_2_4_15</dissolved_to>
		</module_inst>
		<source_loc>
			<id>20064</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18972</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_N_Mux_8_2_1_4</module_name>
			<name>DFT_compute_N_Mux_8_2_1_4_14</name>
			<instance_name>DFT_compute_N_Mux_8_2_1_4_14</instance_name>
			<source_loc>20064</source_loc>
			<thread>computation</thread>
			<dissolved_to>DFT_compute_N_Mux_8_2_1_4_14</dissolved_to>
		</module_inst>
		<source_loc>
			<id>20067</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18970</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_N_Muxb_1_2_3_4</module_name>
			<name>DFT_compute_N_Muxb_1_2_3_4_13</name>
			<instance_name>DFT_compute_N_Muxb_1_2_3_4_13</instance_name>
			<source_loc>20067</source_loc>
			<thread>computation</thread>
			<dissolved_to>DFT_compute_N_Muxb_1_2_3_4_13</dissolved_to>
		</module_inst>
		<source_loc>
			<id>20070</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19041,19115,19184,19252,19313,19374,19431</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_Not_1U_1U_4</module_name>
			<name>DFT_compute_Not_1U_1U_4_22</name>
			<instance_name>DFT_compute_Not_1U_1U_4_22</instance_name>
			<source_loc>20070</source_loc>
			<thread>computation</thread>
			<dissolved_to>DFT_compute_Not_1U_1U_4_22</dissolved_to>
		</module_inst>
		<source_loc>
			<id>20085</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19055,19063,19129,19137,19198,19206,19266,19274,19327,19335,19388,19396,19445,19453</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_Not_1U_1U_4</module_name>
			<name>DFT_compute_Not_1U_1U_4_25</name>
			<instance_name>DFT_compute_Not_1U_1U_4_25</instance_name>
			<source_loc>20085</source_loc>
			<thread>computation</thread>
			<dissolved_to>DFT_compute_Not_1U_1U_4_25</dissolved_to>
		</module_inst>
		<source_loc>
			<id>18311</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18300</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_N_Muxb_1_2_3_4</module_name>
			<name>DFT_compute_N_Muxb_1_2_3_4_1</name>
			<instance_name>DFT_compute_N_Muxb_1_2_3_4_1</instance_name>
			<source_loc>18311</source_loc>
			<thread>gen_unvalidated_req</thread>
			<dissolved_to>DFT_compute_N_Muxb_1_2_3_4_1</dissolved_to>
		</module_inst>
		<source_loc>
			<id>20488</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20433</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_And_1Ux1U_1U_4</module_name>
			<name>DFT_compute_And_1Ux1U_1U_4_136</name>
			<instance_name>DFT_compute_And_1Ux1U_1U_4_136</instance_name>
			<source_loc>20488</source_loc>
			<thread>gen_do_stall_reg</thread>
			<dissolved_to>DFT_compute_And_1Ux1U_1U_4_136</dissolved_to>
		</module_inst>
		<source_loc>
			<id>20491</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20434</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_And_1Ux1U_1U_4</module_name>
			<name>DFT_compute_And_1Ux1U_1U_4_137</name>
			<instance_name>DFT_compute_And_1Ux1U_1U_4_137</instance_name>
			<source_loc>20491</source_loc>
			<thread>gen_do_stall_reg</thread>
			<dissolved_to>DFT_compute_And_1Ux1U_1U_4_137</dissolved_to>
		</module_inst>
		<source_loc>
			<id>20511</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20504</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_And_1Ux1U_1U_4</module_name>
			<name>DFT_compute_And_1Ux1U_1U_4_138</name>
			<instance_name>DFT_compute_And_1Ux1U_1U_4_138</instance_name>
			<source_loc>20511</source_loc>
			<thread>gen_do_stall_reg_full</thread>
			<dissolved_to>DFT_compute_And_1Ux1U_1U_4_138</dissolved_to>
		</module_inst>
		<source_loc>
			<id>20494</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20432</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DFT_compute_Not_1U_1U_4</module_name>
			<name>DFT_compute_Not_1U_1U_4_135</name>
			<instance_name>DFT_compute_Not_1U_1U_4_135</instance_name>
			<source_loc>20494</source_loc>
			<thread>gen_do_stall_reg</thread>
			<dissolved_to>DFT_compute_Not_1U_1U_4_135</dissolved_to>
		</module_inst>
	</netlist>
	<phase_complete>rtl</phase_complete>
	<phase_summary>
		<phase_complete>rtl</phase_complete>
		<summary>Synthesis complete: 0 errors, 9 warnings, area=41378, bits=1058</summary>
	</phase_summary>
	<message_counts>
		<message_count>
			<code_num>513</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1165</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1433</code_num>
			<count>6</count>
		</message_count>
		<message_count>
			<code_num>2588</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>260</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>300</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>472</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>491</code_num>
			<count>18</count>
		</message_count>
		<message_count>
			<code_num>494</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>495</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>852</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>860</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1037</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1277</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1437</code_num>
			<count>9</count>
		</message_count>
		<message_count>
			<code_num>1483</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1727</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>3065</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>333</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>116</code_num>
			<count>48</count>
		</message_count>
		<message_count>
			<code_num>144</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>148</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>182</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>195</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>259</code_num>
			<count>6</count>
		</message_count>
		<message_count>
			<code_num>261</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>288</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>289</code_num>
			<count>6</count>
		</message_count>
		<message_count>
			<code_num>305</code_num>
			<count>310</count>
		</message_count>
		<message_count>
			<code_num>306</code_num>
			<count>310</count>
		</message_count>
		<message_count>
			<code_num>416</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>481</code_num>
			<count>109</count>
		</message_count>
		<message_count>
			<code_num>802</code_num>
			<count>18</count>
		</message_count>
		<message_count>
			<code_num>803</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>805</code_num>
			<count>76</count>
		</message_count>
		<message_count>
			<code_num>807</code_num>
			<count>103</count>
		</message_count>
		<message_count>
			<code_num>808</code_num>
			<count>19</count>
		</message_count>
		<message_count>
			<code_num>809</code_num>
			<count>24</count>
		</message_count>
		<message_count>
			<code_num>810</code_num>
			<count>18</count>
		</message_count>
		<message_count>
			<code_num>811</code_num>
			<count>19</count>
		</message_count>
		<message_count>
			<code_num>812</code_num>
			<count>19</count>
		</message_count>
		<message_count>
			<code_num>813</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>814</code_num>
			<count>24</count>
		</message_count>
		<message_count>
			<code_num>907</code_num>
			<count>73</count>
		</message_count>
		<message_count>
			<code_num>967</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>968</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>969</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>970</code_num>
			<count>18</count>
		</message_count>
		<message_count>
			<code_num>971</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1006</code_num>
			<count>18</count>
		</message_count>
		<message_count>
			<code_num>1117</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1161</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1166</code_num>
			<count>18</count>
		</message_count>
		<message_count>
			<code_num>1167</code_num>
			<count>8</count>
		</message_count>
		<message_count>
			<code_num>1168</code_num>
			<count>8</count>
		</message_count>
		<message_count>
			<code_num>1170</code_num>
			<count>18</count>
		</message_count>
		<message_count>
			<code_num>1171</code_num>
			<count>18</count>
		</message_count>
		<message_count>
			<code_num>1218</code_num>
			<count>18</count>
		</message_count>
		<message_count>
			<code_num>1219</code_num>
			<count>14</count>
		</message_count>
		<message_count>
			<code_num>1220</code_num>
			<count>30</count>
		</message_count>
		<message_count>
			<code_num>1230</code_num>
			<count>27</count>
		</message_count>
		<message_count>
			<code_num>1279</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1351</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1352</code_num>
			<count>24</count>
		</message_count>
		<message_count>
			<code_num>1425</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1429</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1430</code_num>
			<count>176</count>
		</message_count>
		<message_count>
			<code_num>1431</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1438</code_num>
			<count>32</count>
		</message_count>
		<message_count>
			<code_num>1440</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1442</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1463</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1472</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1677</code_num>
			<count>54</count>
		</message_count>
		<message_count>
			<code_num>1766</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1767</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1768</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1824</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1825</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>2080</code_num>
			<count>108</count>
		</message_count>
		<message_count>
			<code_num>2098</code_num>
			<count>18</count>
		</message_count>
		<message_count>
			<code_num>2361</code_num>
			<count>18</count>
		</message_count>
		<message_count>
			<code_num>2604</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2788</code_num>
			<count>54</count>
		</message_count>
		<message_count>
			<code_num>2790</code_num>
			<count>42</count>
		</message_count>
		<message_count>
			<code_num>2791</code_num>
			<count>12</count>
		</message_count>
		<message_count>
			<code_num>2831</code_num>
			<count>13</count>
		</message_count>
		<message_count>
			<code_num>2835</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>2871</code_num>
			<count>11</count>
		</message_count>
		<message_count>
			<code_num>2917</code_num>
			<count>18</count>
		</message_count>
		<message_count>
			<code_num>2918</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2923</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2924</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>3257</code_num>
			<count>18</count>
		</message_count>
	</message_counts>
	<end_time>Mon Apr 25 11:05:03 2022</end_time>
	<timers>
		<phase>
			<name>front_end</name>
			<real_time>3</real_time>
			<cpu_time>2</cpu_time>
		</phase>
		<phase>
			<name>normalization</name>
			<real_time>95</real_time>
			<cpu_time>93</cpu_time>
		</phase>
		<phase>
			<name>part_characterization</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>pattern_matching</name>
			<real_time>14</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>scheduling</name>
			<real_time>8</real_time>
			<cpu_time>6</cpu_time>
		</phase>
		<phase>
			<name>allocation</name>
			<real_time>1</real_time>
			<cpu_time>1</cpu_time>
		</phase>
		<phase>
			<name>pre_allocation</name>
			<real_time>2</real_time>
			<cpu_time>1</cpu_time>
		</phase>
		<phase>
			<name>post_allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>cleanup</name>
			<real_time>1</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>emit</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>cynth</name>
			<real_time>136</real_time>
			<cpu_time>108</cpu_time>
		</phase>
		<phase>
			<name>total</name>
			<real_time>136</real_time>
			<cpu_time>108</cpu_time>
		</phase>
	</timers>
	<footprint>543612</footprint>
	<subprocess_footprint>698748</subprocess_footprint>
	<exit_status>0</exit_status>
</tool_log>
