<stg><name>srcnn_Pipeline_CopyW2_inft</name>


<trans_list>

<trans id="113" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i2"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:1 %trunc_ln928_3_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %trunc_ln928_3

]]></Node>
<StgValue><ssdm name="trunc_ln928_3_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:2 %sext_ln928_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln928

]]></Node>
<StgValue><ssdm name="sext_ln928_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:3 %zext_ln928_1_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %zext_ln928_1

]]></Node>
<StgValue><ssdm name="zext_ln928_1_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:4 %zext_ln938_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln938_1

]]></Node>
<StgValue><ssdm name="zext_ln938_1_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="63" op_0_bw="62">
<![CDATA[
newFuncRoot:5 %sext_ln928_cast = sext i62 %sext_ln928_read

]]></Node>
<StgValue><ssdm name="sext_ln928_cast"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="12" op_0_bw="11">
<![CDATA[
newFuncRoot:6 %zext_ln928_1_cast = zext i11 %zext_ln928_1_read

]]></Node>
<StgValue><ssdm name="zext_ln928_1_cast"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_17, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_16, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:10 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:11 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:12 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:13 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:14 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_w2, void @empty_26, i32 0, i32 0, void @empty_25, i32 0, i32 2048, void @empty, void @empty_23, void @empty_25, i32 16, i32 16, i32 16, i32 16, void @empty_25, void @empty_25, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:16 %store_ln0 = store i7 0, i7 %i2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:17 %br_ln0 = br void %for.inc69

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc69:0 %i2_1 = load i7 %i2

]]></Node>
<StgValue><ssdm name="i2_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc69:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem_w2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc69:2 %icmp_ln932 = icmp_eq  i7 %i2_1, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln932"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc69:3 %add_ln932 = add i7 %i2_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln932"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc69:4 %br_ln932 = br i1 %icmp_ln932, void %for.inc69.split, void %for.inc78.exitStub

]]></Node>
<StgValue><ssdm name="br_ln932"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln932" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="12" op_0_bw="7">
<![CDATA[
for.inc69.split:0 %zext_ln932 = zext i7 %i2_1

]]></Node>
<StgValue><ssdm name="zext_ln932"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln932" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc69.split:15 %add_ln938_1 = add i12 %zext_ln928_1_cast, i12 %zext_ln932

]]></Node>
<StgValue><ssdm name="add_ln938_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln932" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="63" op_0_bw="12">
<![CDATA[
for.inc69.split:16 %zext_ln938 = zext i12 %add_ln938_1

]]></Node>
<StgValue><ssdm name="zext_ln938"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln932" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc69.split:17 %add_ln938 = add i63 %zext_ln938, i63 %sext_ln928_cast

]]></Node>
<StgValue><ssdm name="add_ln938"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln932" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="63">
<![CDATA[
for.inc69.split:18 %sext_ln938 = sext i63 %add_ln938

]]></Node>
<StgValue><ssdm name="sext_ln938"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln932" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc69.split:19 %gmem_w2_addr = getelementptr i32 %gmem_w2, i64 %sext_ln938

]]></Node>
<StgValue><ssdm name="gmem_w2_addr"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln932" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
for.inc69.split:23 %switch_ln938 = switch i3 %trunc_ln928_3_read, void %arrayidx6812.case.7, i3 0, void %arrayidx6812.case.0, i3 1, void %arrayidx6812.case.1, i3 2, void %arrayidx6812.case.2, i3 3, void %arrayidx6812.case.3, i3 4, void %arrayidx6812.case.4, i3 5, void %arrayidx6812.case.5, i3 6, void %arrayidx6812.case.6

]]></Node>
<StgValue><ssdm name="switch_ln938"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln932" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx6812.exit:0 %store_ln932 = store i7 %add_ln932, i7 %i2

]]></Node>
<StgValue><ssdm name="store_ln932"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln932" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6812.exit:1 %br_ln932 = br void %for.inc69

]]></Node>
<StgValue><ssdm name="br_ln932"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="46" st_id="2" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc69.split:20 %gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_w2_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_w2_load_1_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="47" st_id="3" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc69.split:20 %gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_w2_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_w2_load_1_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="48" st_id="4" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc69.split:20 %gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_w2_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_w2_load_1_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="49" st_id="5" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc69.split:20 %gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_w2_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_w2_load_1_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="50" st_id="6" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc69.split:20 %gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_w2_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_w2_load_1_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="51" st_id="7" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc69.split:20 %gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_w2_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_w2_load_1_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="52" st_id="8" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc69.split:20 %gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_w2_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_w2_load_1_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="53" st_id="9" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc69.split:20 %gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_w2_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_w2_load_1_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="54" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc69.split:21 %gmem_w2_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_w2_addr

]]></Node>
<StgValue><ssdm name="gmem_w2_addr_read"/></StgValue>
</operation>

<operation id="55" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32">
<![CDATA[
for.inc69.split:22 %bitcast_ln938 = bitcast i32 %gmem_w2_addr_read

]]></Node>
<StgValue><ssdm name="bitcast_ln938"/></StgValue>
</operation>

<operation id="86" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln932" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0">
<![CDATA[
for.inc78.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="56" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="7">
<![CDATA[
for.inc69.split:1 %zext_ln938_2 = zext i7 %i2_1

]]></Node>
<StgValue><ssdm name="zext_ln938_2"/></StgValue>
</operation>

<operation id="57" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc69.split:2 %add_ln938_2 = add i8 %zext_ln938_1_read, i8 %zext_ln938_2

]]></Node>
<StgValue><ssdm name="add_ln938_2"/></StgValue>
</operation>

<operation id="58" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="8">
<![CDATA[
for.inc69.split:3 %zext_ln938_3 = zext i8 %add_ln938_2

]]></Node>
<StgValue><ssdm name="zext_ln938_3"/></StgValue>
</operation>

<operation id="59" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc69.split:4 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_49 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_17, i64 0, i64 %zext_ln938_3

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_49"/></StgValue>
</operation>

<operation id="60" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc69.split:5 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_50 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_16, i64 0, i64 %zext_ln938_3

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_50"/></StgValue>
</operation>

<operation id="61" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc69.split:6 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_51 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15, i64 0, i64 %zext_ln938_3

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_51"/></StgValue>
</operation>

<operation id="62" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc69.split:7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_52 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14, i64 0, i64 %zext_ln938_3

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_52"/></StgValue>
</operation>

<operation id="63" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc69.split:8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_53 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13, i64 0, i64 %zext_ln938_3

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_53"/></StgValue>
</operation>

<operation id="64" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc69.split:9 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_54 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12, i64 0, i64 %zext_ln938_3

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_54"/></StgValue>
</operation>

<operation id="65" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc69.split:10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_55 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11, i64 0, i64 %zext_ln938_3

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_55"/></StgValue>
</operation>

<operation id="66" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc69.split:11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_56 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10, i64 0, i64 %zext_ln938_3

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_56"/></StgValue>
</operation>

<operation id="67" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc69.split:12 %specpipeline_ln933 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_25

]]></Node>
<StgValue><ssdm name="specpipeline_ln933"/></StgValue>
</operation>

<operation id="68" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc69.split:13 %speclooptripcount_ln932 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln932"/></StgValue>
</operation>

<operation id="69" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc69.split:14 %specloopname_ln932 = specloopname void @_ssdm_op_SpecLoopName, void @empty_59

]]></Node>
<StgValue><ssdm name="specloopname_ln932"/></StgValue>
</operation>

<operation id="70" st_id="11" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln928_3_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayidx6812.case.6:0 %store_ln938 = store i32 %bitcast_ln938, i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_55

]]></Node>
<StgValue><ssdm name="store_ln938"/></StgValue>
</operation>

<operation id="71" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln928_3_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6812.case.6:1 %br_ln938 = br void %arrayidx6812.exit

]]></Node>
<StgValue><ssdm name="br_ln938"/></StgValue>
</operation>

<operation id="72" st_id="11" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln928_3_read" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayidx6812.case.5:0 %store_ln938 = store i32 %bitcast_ln938, i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_54

]]></Node>
<StgValue><ssdm name="store_ln938"/></StgValue>
</operation>

<operation id="73" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln928_3_read" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6812.case.5:1 %br_ln938 = br void %arrayidx6812.exit

]]></Node>
<StgValue><ssdm name="br_ln938"/></StgValue>
</operation>

<operation id="74" st_id="11" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln928_3_read" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayidx6812.case.4:0 %store_ln938 = store i32 %bitcast_ln938, i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_53

]]></Node>
<StgValue><ssdm name="store_ln938"/></StgValue>
</operation>

<operation id="75" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln928_3_read" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6812.case.4:1 %br_ln938 = br void %arrayidx6812.exit

]]></Node>
<StgValue><ssdm name="br_ln938"/></StgValue>
</operation>

<operation id="76" st_id="11" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln928_3_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayidx6812.case.3:0 %store_ln938 = store i32 %bitcast_ln938, i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_52

]]></Node>
<StgValue><ssdm name="store_ln938"/></StgValue>
</operation>

<operation id="77" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln928_3_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6812.case.3:1 %br_ln938 = br void %arrayidx6812.exit

]]></Node>
<StgValue><ssdm name="br_ln938"/></StgValue>
</operation>

<operation id="78" st_id="11" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln928_3_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayidx6812.case.2:0 %store_ln938 = store i32 %bitcast_ln938, i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_51

]]></Node>
<StgValue><ssdm name="store_ln938"/></StgValue>
</operation>

<operation id="79" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln928_3_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6812.case.2:1 %br_ln938 = br void %arrayidx6812.exit

]]></Node>
<StgValue><ssdm name="br_ln938"/></StgValue>
</operation>

<operation id="80" st_id="11" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln928_3_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayidx6812.case.1:0 %store_ln938 = store i32 %bitcast_ln938, i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_50

]]></Node>
<StgValue><ssdm name="store_ln938"/></StgValue>
</operation>

<operation id="81" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln928_3_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6812.case.1:1 %br_ln938 = br void %arrayidx6812.exit

]]></Node>
<StgValue><ssdm name="br_ln938"/></StgValue>
</operation>

<operation id="82" st_id="11" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln928_3_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayidx6812.case.0:0 %store_ln938 = store i32 %bitcast_ln938, i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_49

]]></Node>
<StgValue><ssdm name="store_ln938"/></StgValue>
</operation>

<operation id="83" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln928_3_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6812.case.0:1 %br_ln938 = br void %arrayidx6812.exit

]]></Node>
<StgValue><ssdm name="br_ln938"/></StgValue>
</operation>

<operation id="84" st_id="11" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln928_3_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayidx6812.case.7:0 %store_ln938 = store i32 %bitcast_ln938, i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_56

]]></Node>
<StgValue><ssdm name="store_ln938"/></StgValue>
</operation>

<operation id="85" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln928_3_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6812.case.7:1 %br_ln938 = br void %arrayidx6812.exit

]]></Node>
<StgValue><ssdm name="br_ln938"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="114" name="gmem_w2" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem_w2"/></StgValue>
</port>
<port id="115" name="zext_ln938_1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="zext_ln938_1"/></StgValue>
</port>
<port id="116" name="zext_ln928_1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="zext_ln928_1"/></StgValue>
</port>
<port id="117" name="sext_ln928" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln928"/></StgValue>
</port>
<port id="118" name="trunc_ln928_3" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="trunc_ln928_3"/></StgValue>
</port>
<port id="119" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_17" dir="1" iftype="1">
<core>RAM_1P_LUTRAM</core><StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_17"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
<port id="120" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_16" dir="1" iftype="1">
<core>RAM_1P_LUTRAM</core><StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_16"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
<port id="121" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15" dir="1" iftype="1">
<core>RAM_1P_LUTRAM</core><StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
<port id="122" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14" dir="1" iftype="1">
<core>RAM_1P_LUTRAM</core><StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
<port id="123" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13" dir="1" iftype="1">
<core>RAM_1P_LUTRAM</core><StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
<port id="124" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12" dir="1" iftype="1">
<core>RAM_1P_LUTRAM</core><StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
<port id="125" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11" dir="1" iftype="1">
<core>RAM_1P_LUTRAM</core><StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
<port id="126" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10" dir="1" iftype="1">
<core>RAM_1P_LUTRAM</core><StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="128" from="StgValue_127" to="i2" fromId="127" toId="14">
</dataflow>
<dataflow id="130" from="_ssdm_op_Read.ap_auto.i3" to="trunc_ln928_3_read" fromId="129" toId="15">
</dataflow>
<dataflow id="131" from="trunc_ln928_3" to="trunc_ln928_3_read" fromId="118" toId="15">
</dataflow>
<dataflow id="133" from="_ssdm_op_Read.ap_auto.i62" to="sext_ln928_read" fromId="132" toId="16">
</dataflow>
<dataflow id="134" from="sext_ln928" to="sext_ln928_read" fromId="117" toId="16">
</dataflow>
<dataflow id="136" from="_ssdm_op_Read.ap_auto.i11" to="zext_ln928_1_read" fromId="135" toId="17">
</dataflow>
<dataflow id="137" from="zext_ln928_1" to="zext_ln928_1_read" fromId="116" toId="17">
</dataflow>
<dataflow id="139" from="_ssdm_op_Read.ap_auto.i8" to="zext_ln938_1_read" fromId="138" toId="18">
</dataflow>
<dataflow id="140" from="zext_ln938_1" to="zext_ln938_1_read" fromId="115" toId="18">
</dataflow>
<dataflow id="141" from="sext_ln928_read" to="sext_ln928_cast" fromId="16" toId="19">
</dataflow>
<dataflow id="142" from="zext_ln928_1_read" to="zext_ln928_1_cast" fromId="17" toId="20">
</dataflow>
<dataflow id="144" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="143" toId="21">
</dataflow>
<dataflow id="145" from="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_17" to="specmemcore_ln0" fromId="119" toId="21">
</dataflow>
<dataflow id="147" from="StgValue_146" to="specmemcore_ln0" fromId="146" toId="21">
</dataflow>
<dataflow id="149" from="StgValue_148" to="specmemcore_ln0" fromId="148" toId="21">
</dataflow>
<dataflow id="151" from="StgValue_150" to="specmemcore_ln0" fromId="150" toId="21">
</dataflow>
<dataflow id="152" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="143" toId="22">
</dataflow>
<dataflow id="153" from="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_16" to="specmemcore_ln0" fromId="120" toId="22">
</dataflow>
<dataflow id="154" from="StgValue_146" to="specmemcore_ln0" fromId="146" toId="22">
</dataflow>
<dataflow id="155" from="StgValue_148" to="specmemcore_ln0" fromId="148" toId="22">
</dataflow>
<dataflow id="156" from="StgValue_150" to="specmemcore_ln0" fromId="150" toId="22">
</dataflow>
<dataflow id="157" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="143" toId="23">
</dataflow>
<dataflow id="158" from="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15" to="specmemcore_ln0" fromId="121" toId="23">
</dataflow>
<dataflow id="159" from="StgValue_146" to="specmemcore_ln0" fromId="146" toId="23">
</dataflow>
<dataflow id="160" from="StgValue_148" to="specmemcore_ln0" fromId="148" toId="23">
</dataflow>
<dataflow id="161" from="StgValue_150" to="specmemcore_ln0" fromId="150" toId="23">
</dataflow>
<dataflow id="162" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="143" toId="24">
</dataflow>
<dataflow id="163" from="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14" to="specmemcore_ln0" fromId="122" toId="24">
</dataflow>
<dataflow id="164" from="StgValue_146" to="specmemcore_ln0" fromId="146" toId="24">
</dataflow>
<dataflow id="165" from="StgValue_148" to="specmemcore_ln0" fromId="148" toId="24">
</dataflow>
<dataflow id="166" from="StgValue_150" to="specmemcore_ln0" fromId="150" toId="24">
</dataflow>
<dataflow id="167" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="143" toId="25">
</dataflow>
<dataflow id="168" from="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13" to="specmemcore_ln0" fromId="123" toId="25">
</dataflow>
<dataflow id="169" from="StgValue_146" to="specmemcore_ln0" fromId="146" toId="25">
</dataflow>
<dataflow id="170" from="StgValue_148" to="specmemcore_ln0" fromId="148" toId="25">
</dataflow>
<dataflow id="171" from="StgValue_150" to="specmemcore_ln0" fromId="150" toId="25">
</dataflow>
<dataflow id="172" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="143" toId="26">
</dataflow>
<dataflow id="173" from="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12" to="specmemcore_ln0" fromId="124" toId="26">
</dataflow>
<dataflow id="174" from="StgValue_146" to="specmemcore_ln0" fromId="146" toId="26">
</dataflow>
<dataflow id="175" from="StgValue_148" to="specmemcore_ln0" fromId="148" toId="26">
</dataflow>
<dataflow id="176" from="StgValue_150" to="specmemcore_ln0" fromId="150" toId="26">
</dataflow>
<dataflow id="177" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="143" toId="27">
</dataflow>
<dataflow id="178" from="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11" to="specmemcore_ln0" fromId="125" toId="27">
</dataflow>
<dataflow id="179" from="StgValue_146" to="specmemcore_ln0" fromId="146" toId="27">
</dataflow>
<dataflow id="180" from="StgValue_148" to="specmemcore_ln0" fromId="148" toId="27">
</dataflow>
<dataflow id="181" from="StgValue_150" to="specmemcore_ln0" fromId="150" toId="27">
</dataflow>
<dataflow id="182" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="143" toId="28">
</dataflow>
<dataflow id="183" from="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10" to="specmemcore_ln0" fromId="126" toId="28">
</dataflow>
<dataflow id="184" from="StgValue_146" to="specmemcore_ln0" fromId="146" toId="28">
</dataflow>
<dataflow id="185" from="StgValue_148" to="specmemcore_ln0" fromId="148" toId="28">
</dataflow>
<dataflow id="186" from="StgValue_150" to="specmemcore_ln0" fromId="150" toId="28">
</dataflow>
<dataflow id="188" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="187" toId="29">
</dataflow>
<dataflow id="189" from="gmem_w2" to="specinterface_ln0" fromId="114" toId="29">
</dataflow>
<dataflow id="191" from="empty_26" to="specinterface_ln0" fromId="190" toId="29">
</dataflow>
<dataflow id="193" from="StgValue_192" to="specinterface_ln0" fromId="192" toId="29">
</dataflow>
<dataflow id="194" from="StgValue_192" to="specinterface_ln0" fromId="192" toId="29">
</dataflow>
<dataflow id="196" from="empty_25" to="specinterface_ln0" fromId="195" toId="29">
</dataflow>
<dataflow id="197" from="StgValue_192" to="specinterface_ln0" fromId="192" toId="29">
</dataflow>
<dataflow id="199" from="StgValue_198" to="specinterface_ln0" fromId="198" toId="29">
</dataflow>
<dataflow id="201" from="empty" to="specinterface_ln0" fromId="200" toId="29">
</dataflow>
<dataflow id="203" from="empty_23" to="specinterface_ln0" fromId="202" toId="29">
</dataflow>
<dataflow id="204" from="empty_25" to="specinterface_ln0" fromId="195" toId="29">
</dataflow>
<dataflow id="206" from="StgValue_205" to="specinterface_ln0" fromId="205" toId="29">
</dataflow>
<dataflow id="207" from="StgValue_205" to="specinterface_ln0" fromId="205" toId="29">
</dataflow>
<dataflow id="208" from="StgValue_205" to="specinterface_ln0" fromId="205" toId="29">
</dataflow>
<dataflow id="209" from="StgValue_205" to="specinterface_ln0" fromId="205" toId="29">
</dataflow>
<dataflow id="210" from="empty_25" to="specinterface_ln0" fromId="195" toId="29">
</dataflow>
<dataflow id="211" from="empty_25" to="specinterface_ln0" fromId="195" toId="29">
</dataflow>
<dataflow id="213" from="StgValue_212" to="specinterface_ln0" fromId="212" toId="29">
</dataflow>
<dataflow id="214" from="StgValue_192" to="specinterface_ln0" fromId="192" toId="29">
</dataflow>
<dataflow id="216" from="StgValue_215" to="store_ln0" fromId="215" toId="30">
</dataflow>
<dataflow id="217" from="i2" to="store_ln0" fromId="14" toId="30">
</dataflow>
<dataflow id="218" from="i2" to="i2_1" fromId="14" toId="32">
</dataflow>
<dataflow id="220" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="219" toId="33">
</dataflow>
<dataflow id="221" from="gmem_w2" to="specbitsmap_ln0" fromId="114" toId="33">
</dataflow>
<dataflow id="222" from="i2_1" to="icmp_ln932" fromId="32" toId="34">
</dataflow>
<dataflow id="224" from="StgValue_223" to="icmp_ln932" fromId="223" toId="34">
</dataflow>
<dataflow id="225" from="i2_1" to="add_ln932" fromId="32" toId="35">
</dataflow>
<dataflow id="227" from="StgValue_226" to="add_ln932" fromId="226" toId="35">
</dataflow>
<dataflow id="228" from="icmp_ln932" to="br_ln932" fromId="34" toId="36">
</dataflow>
<dataflow id="229" from="i2_1" to="zext_ln932" fromId="32" toId="37">
</dataflow>
<dataflow id="230" from="zext_ln928_1_cast" to="add_ln938_1" fromId="20" toId="38">
</dataflow>
<dataflow id="231" from="zext_ln932" to="add_ln938_1" fromId="37" toId="38">
</dataflow>
<dataflow id="232" from="add_ln938_1" to="zext_ln938" fromId="38" toId="39">
</dataflow>
<dataflow id="233" from="zext_ln938" to="add_ln938" fromId="39" toId="40">
</dataflow>
<dataflow id="234" from="sext_ln928_cast" to="add_ln938" fromId="19" toId="40">
</dataflow>
<dataflow id="235" from="add_ln938" to="sext_ln938" fromId="40" toId="41">
</dataflow>
<dataflow id="236" from="gmem_w2" to="gmem_w2_addr" fromId="114" toId="42">
</dataflow>
<dataflow id="237" from="sext_ln938" to="gmem_w2_addr" fromId="41" toId="42">
</dataflow>
<dataflow id="238" from="trunc_ln928_3_read" to="switch_ln938" fromId="15" toId="43">
</dataflow>
<dataflow id="240" from="StgValue_239" to="switch_ln938" fromId="239" toId="43">
</dataflow>
<dataflow id="242" from="StgValue_241" to="switch_ln938" fromId="241" toId="43">
</dataflow>
<dataflow id="244" from="StgValue_243" to="switch_ln938" fromId="243" toId="43">
</dataflow>
<dataflow id="246" from="StgValue_245" to="switch_ln938" fromId="245" toId="43">
</dataflow>
<dataflow id="248" from="StgValue_247" to="switch_ln938" fromId="247" toId="43">
</dataflow>
<dataflow id="250" from="StgValue_249" to="switch_ln938" fromId="249" toId="43">
</dataflow>
<dataflow id="252" from="StgValue_251" to="switch_ln938" fromId="251" toId="43">
</dataflow>
<dataflow id="253" from="add_ln932" to="store_ln932" fromId="35" toId="44">
</dataflow>
<dataflow id="254" from="i2" to="store_ln932" fromId="14" toId="44">
</dataflow>
<dataflow id="256" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_w2_load_1_req" fromId="255" toId="46">
</dataflow>
<dataflow id="257" from="gmem_w2_addr" to="gmem_w2_load_1_req" fromId="42" toId="46">
</dataflow>
<dataflow id="258" from="StgValue_127" to="gmem_w2_load_1_req" fromId="127" toId="46">
</dataflow>
<dataflow id="259" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_w2_load_1_req" fromId="255" toId="47">
</dataflow>
<dataflow id="260" from="gmem_w2_addr" to="gmem_w2_load_1_req" fromId="42" toId="47">
</dataflow>
<dataflow id="261" from="StgValue_127" to="gmem_w2_load_1_req" fromId="127" toId="47">
</dataflow>
<dataflow id="262" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_w2_load_1_req" fromId="255" toId="48">
</dataflow>
<dataflow id="263" from="gmem_w2_addr" to="gmem_w2_load_1_req" fromId="42" toId="48">
</dataflow>
<dataflow id="264" from="StgValue_127" to="gmem_w2_load_1_req" fromId="127" toId="48">
</dataflow>
<dataflow id="265" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_w2_load_1_req" fromId="255" toId="49">
</dataflow>
<dataflow id="266" from="gmem_w2_addr" to="gmem_w2_load_1_req" fromId="42" toId="49">
</dataflow>
<dataflow id="267" from="StgValue_127" to="gmem_w2_load_1_req" fromId="127" toId="49">
</dataflow>
<dataflow id="268" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_w2_load_1_req" fromId="255" toId="50">
</dataflow>
<dataflow id="269" from="gmem_w2_addr" to="gmem_w2_load_1_req" fromId="42" toId="50">
</dataflow>
<dataflow id="270" from="StgValue_127" to="gmem_w2_load_1_req" fromId="127" toId="50">
</dataflow>
<dataflow id="271" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_w2_load_1_req" fromId="255" toId="51">
</dataflow>
<dataflow id="272" from="gmem_w2_addr" to="gmem_w2_load_1_req" fromId="42" toId="51">
</dataflow>
<dataflow id="273" from="StgValue_127" to="gmem_w2_load_1_req" fromId="127" toId="51">
</dataflow>
<dataflow id="274" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_w2_load_1_req" fromId="255" toId="52">
</dataflow>
<dataflow id="275" from="gmem_w2_addr" to="gmem_w2_load_1_req" fromId="42" toId="52">
</dataflow>
<dataflow id="276" from="StgValue_127" to="gmem_w2_load_1_req" fromId="127" toId="52">
</dataflow>
<dataflow id="277" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_w2_load_1_req" fromId="255" toId="53">
</dataflow>
<dataflow id="278" from="gmem_w2_addr" to="gmem_w2_load_1_req" fromId="42" toId="53">
</dataflow>
<dataflow id="279" from="StgValue_127" to="gmem_w2_load_1_req" fromId="127" toId="53">
</dataflow>
<dataflow id="281" from="_ssdm_op_Read.m_axi.i32P1A" to="gmem_w2_addr_read" fromId="280" toId="54">
</dataflow>
<dataflow id="282" from="gmem_w2_addr" to="gmem_w2_addr_read" fromId="42" toId="54">
</dataflow>
<dataflow id="283" from="gmem_w2_addr_read" to="bitcast_ln938" fromId="54" toId="55">
</dataflow>
<dataflow id="284" from="i2_1" to="zext_ln938_2" fromId="32" toId="56">
</dataflow>
<dataflow id="285" from="zext_ln938_1_read" to="add_ln938_2" fromId="18" toId="57">
</dataflow>
<dataflow id="286" from="zext_ln938_2" to="add_ln938_2" fromId="56" toId="57">
</dataflow>
<dataflow id="287" from="add_ln938_2" to="zext_ln938_3" fromId="57" toId="58">
</dataflow>
<dataflow id="288" from="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_17" to="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_49" fromId="119" toId="59">
</dataflow>
<dataflow id="290" from="StgValue_289" to="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_49" fromId="289" toId="59">
</dataflow>
<dataflow id="291" from="zext_ln938_3" to="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_49" fromId="58" toId="59">
</dataflow>
<dataflow id="292" from="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_16" to="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_50" fromId="120" toId="60">
</dataflow>
<dataflow id="293" from="StgValue_289" to="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_50" fromId="289" toId="60">
</dataflow>
<dataflow id="294" from="zext_ln938_3" to="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_50" fromId="58" toId="60">
</dataflow>
<dataflow id="295" from="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15" to="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_51" fromId="121" toId="61">
</dataflow>
<dataflow id="296" from="StgValue_289" to="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_51" fromId="289" toId="61">
</dataflow>
<dataflow id="297" from="zext_ln938_3" to="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_51" fromId="58" toId="61">
</dataflow>
<dataflow id="298" from="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14" to="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_52" fromId="122" toId="62">
</dataflow>
<dataflow id="299" from="StgValue_289" to="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_52" fromId="289" toId="62">
</dataflow>
<dataflow id="300" from="zext_ln938_3" to="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_52" fromId="58" toId="62">
</dataflow>
<dataflow id="301" from="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13" to="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_53" fromId="123" toId="63">
</dataflow>
<dataflow id="302" from="StgValue_289" to="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_53" fromId="289" toId="63">
</dataflow>
<dataflow id="303" from="zext_ln938_3" to="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_53" fromId="58" toId="63">
</dataflow>
<dataflow id="304" from="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12" to="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_54" fromId="124" toId="64">
</dataflow>
<dataflow id="305" from="StgValue_289" to="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_54" fromId="289" toId="64">
</dataflow>
<dataflow id="306" from="zext_ln938_3" to="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_54" fromId="58" toId="64">
</dataflow>
<dataflow id="307" from="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11" to="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_55" fromId="125" toId="65">
</dataflow>
<dataflow id="308" from="StgValue_289" to="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_55" fromId="289" toId="65">
</dataflow>
<dataflow id="309" from="zext_ln938_3" to="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_55" fromId="58" toId="65">
</dataflow>
<dataflow id="310" from="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10" to="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_56" fromId="126" toId="66">
</dataflow>
<dataflow id="311" from="StgValue_289" to="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_56" fromId="289" toId="66">
</dataflow>
<dataflow id="312" from="zext_ln938_3" to="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_56" fromId="58" toId="66">
</dataflow>
<dataflow id="314" from="_ssdm_op_SpecPipeline" to="specpipeline_ln933" fromId="313" toId="67">
</dataflow>
<dataflow id="315" from="StgValue_212" to="specpipeline_ln933" fromId="212" toId="67">
</dataflow>
<dataflow id="316" from="StgValue_192" to="specpipeline_ln933" fromId="192" toId="67">
</dataflow>
<dataflow id="317" from="StgValue_192" to="specpipeline_ln933" fromId="192" toId="67">
</dataflow>
<dataflow id="318" from="StgValue_192" to="specpipeline_ln933" fromId="192" toId="67">
</dataflow>
<dataflow id="319" from="empty_25" to="specpipeline_ln933" fromId="195" toId="67">
</dataflow>
<dataflow id="321" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln932" fromId="320" toId="68">
</dataflow>
<dataflow id="323" from="StgValue_322" to="speclooptripcount_ln932" fromId="322" toId="68">
</dataflow>
<dataflow id="324" from="StgValue_322" to="speclooptripcount_ln932" fromId="322" toId="68">
</dataflow>
<dataflow id="325" from="StgValue_322" to="speclooptripcount_ln932" fromId="322" toId="68">
</dataflow>
<dataflow id="327" from="_ssdm_op_SpecLoopName" to="specloopname_ln932" fromId="326" toId="69">
</dataflow>
<dataflow id="329" from="empty_59" to="specloopname_ln932" fromId="328" toId="69">
</dataflow>
<dataflow id="330" from="bitcast_ln938" to="store_ln938" fromId="55" toId="70">
</dataflow>
<dataflow id="331" from="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_55" to="store_ln938" fromId="65" toId="70">
</dataflow>
<dataflow id="332" from="bitcast_ln938" to="store_ln938" fromId="55" toId="72">
</dataflow>
<dataflow id="333" from="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_54" to="store_ln938" fromId="64" toId="72">
</dataflow>
<dataflow id="334" from="bitcast_ln938" to="store_ln938" fromId="55" toId="74">
</dataflow>
<dataflow id="335" from="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_53" to="store_ln938" fromId="63" toId="74">
</dataflow>
<dataflow id="336" from="bitcast_ln938" to="store_ln938" fromId="55" toId="76">
</dataflow>
<dataflow id="337" from="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_52" to="store_ln938" fromId="62" toId="76">
</dataflow>
<dataflow id="338" from="bitcast_ln938" to="store_ln938" fromId="55" toId="78">
</dataflow>
<dataflow id="339" from="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_51" to="store_ln938" fromId="61" toId="78">
</dataflow>
<dataflow id="340" from="bitcast_ln938" to="store_ln938" fromId="55" toId="80">
</dataflow>
<dataflow id="341" from="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_50" to="store_ln938" fromId="60" toId="80">
</dataflow>
<dataflow id="342" from="bitcast_ln938" to="store_ln938" fromId="55" toId="82">
</dataflow>
<dataflow id="343" from="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_49" to="store_ln938" fromId="59" toId="82">
</dataflow>
<dataflow id="344" from="bitcast_ln938" to="store_ln938" fromId="55" toId="84">
</dataflow>
<dataflow id="345" from="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_56" to="store_ln938" fromId="66" toId="84">
</dataflow>
<dataflow id="346" from="icmp_ln932" to="StgValue_2" fromId="34" toId="2">
</dataflow>
<dataflow id="347" from="trunc_ln928_3_read" to="StgValue_12" fromId="15" toId="12">
</dataflow>
<dataflow id="348" from="icmp_ln932" to="StgValue_11" fromId="34" toId="11">
</dataflow>
</dataflows>


</stg>
