{"name":"PMU","description":"PMU","groupName":"PMU","baseAddress":"0x400D8000","registers":[{"name":"REG_1P1","description":"Regulator 1P1 Register","addressOffset":272,"size":32,"access":"read-write","resetValue":"0x1073","resetMask":"0xFFFFFFFF","fields":[{"name":"ENABLE_LINREG","description":"Control bit to enable the regulator output.","bitOffset":0,"bitWidth":1,"access":"read-write"},{"name":"ENABLE_BO","description":"Control bit to enable the brownout circuitry in the regulator.","bitOffset":1,"bitWidth":1,"access":"read-write"},{"name":"ENABLE_ILIMIT","description":"Control bit to enable the current-limit circuitry in the regulator.","bitOffset":2,"bitWidth":1,"access":"read-write"},{"name":"ENABLE_PULLDOWN","description":"Control bit to enable the pull-down circuitry in the regulator","bitOffset":3,"bitWidth":1,"access":"read-write"},{"name":"BO_OFFSET","description":"Control bits to adjust the regulator brownout offset voltage in 25mV steps","bitOffset":4,"bitWidth":3,"access":"read-write"},{"name":"OUTPUT_TRG","description":"Control bits to adjust the regulator output voltage","bitOffset":8,"bitWidth":5,"access":"read-write","enumeratedValues":[{"name":"OUTPUT_TRG_4","description":"0.8V","value":4},{"name":"OUTPUT_TRG_16","description":"1.1V","value":16}]},{"name":"BO_VDD1P1","description":"Status bit that signals when a brownout is detected on the regulator output.","bitOffset":16,"bitWidth":1,"access":"read-only"},{"name":"OK_VDD1P1","description":"Status bit that signals when the regulator output is ok. 1 = regulator output > brownout target","bitOffset":17,"bitWidth":1,"access":"read-only"},{"name":"ENABLE_WEAK_LINREG","description":"Enables the weak 1p1 regulator","bitOffset":18,"bitWidth":1,"access":"read-write"},{"name":"SELREF_WEAK_LINREG","description":"Selects the source for the reference voltage of the weak 1p1 regulator.","bitOffset":19,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"SELREF_WEAK_LINREG_0","description":"Weak-linreg output tracks low-power-bandgap voltage","value":0},{"name":"SELREF_WEAK_LINREG_1","description":"Weak-linreg output tracks VDD_SOC_IN voltage","value":1}]}]},{"name":"REG_1P1_SET","description":"Regulator 1P1 Register","addressOffset":276,"size":32,"access":"read-write","resetValue":"0x1073","resetMask":"0xFFFFFFFF","fields":[{"name":"ENABLE_LINREG","description":"Control bit to enable the regulator output.","bitOffset":0,"bitWidth":1,"access":"read-write"},{"name":"ENABLE_BO","description":"Control bit to enable the brownout circuitry in the regulator.","bitOffset":1,"bitWidth":1,"access":"read-write"},{"name":"ENABLE_ILIMIT","description":"Control bit to enable the current-limit circuitry in the regulator.","bitOffset":2,"bitWidth":1,"access":"read-write"},{"name":"ENABLE_PULLDOWN","description":"Control bit to enable the pull-down circuitry in the regulator","bitOffset":3,"bitWidth":1,"access":"read-write"},{"name":"BO_OFFSET","description":"Control bits to adjust the regulator brownout offset voltage in 25mV steps","bitOffset":4,"bitWidth":3,"access":"read-write"},{"name":"OUTPUT_TRG","description":"Control bits to adjust the regulator output voltage","bitOffset":8,"bitWidth":5,"access":"read-write","enumeratedValues":[{"name":"OUTPUT_TRG_4","description":"0.8V","value":4},{"name":"OUTPUT_TRG_16","description":"1.1V","value":16}]},{"name":"BO_VDD1P1","description":"Status bit that signals when a brownout is detected on the regulator output.","bitOffset":16,"bitWidth":1,"access":"read-only"},{"name":"OK_VDD1P1","description":"Status bit that signals when the regulator output is ok. 1 = regulator output > brownout target","bitOffset":17,"bitWidth":1,"access":"read-only"},{"name":"ENABLE_WEAK_LINREG","description":"Enables the weak 1p1 regulator","bitOffset":18,"bitWidth":1,"access":"read-write"},{"name":"SELREF_WEAK_LINREG","description":"Selects the source for the reference voltage of the weak 1p1 regulator.","bitOffset":19,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"SELREF_WEAK_LINREG_0","description":"Weak-linreg output tracks low-power-bandgap voltage","value":0},{"name":"SELREF_WEAK_LINREG_1","description":"Weak-linreg output tracks VDD_SOC_IN voltage","value":1}]}]},{"name":"REG_1P1_CLR","description":"Regulator 1P1 Register","addressOffset":280,"size":32,"access":"read-write","resetValue":"0x1073","resetMask":"0xFFFFFFFF","fields":[{"name":"ENABLE_LINREG","description":"Control bit to enable the regulator output.","bitOffset":0,"bitWidth":1,"access":"read-write"},{"name":"ENABLE_BO","description":"Control bit to enable the brownout circuitry in the regulator.","bitOffset":1,"bitWidth":1,"access":"read-write"},{"name":"ENABLE_ILIMIT","description":"Control bit to enable the current-limit circuitry in the regulator.","bitOffset":2,"bitWidth":1,"access":"read-write"},{"name":"ENABLE_PULLDOWN","description":"Control bit to enable the pull-down circuitry in the regulator","bitOffset":3,"bitWidth":1,"access":"read-write"},{"name":"BO_OFFSET","description":"Control bits to adjust the regulator brownout offset voltage in 25mV steps","bitOffset":4,"bitWidth":3,"access":"read-write"},{"name":"OUTPUT_TRG","description":"Control bits to adjust the regulator output voltage","bitOffset":8,"bitWidth":5,"access":"read-write","enumeratedValues":[{"name":"OUTPUT_TRG_4","description":"0.8V","value":4},{"name":"OUTPUT_TRG_16","description":"1.1V","value":16}]},{"name":"BO_VDD1P1","description":"Status bit that signals when a brownout is detected on the regulator output.","bitOffset":16,"bitWidth":1,"access":"read-only"},{"name":"OK_VDD1P1","description":"Status bit that signals when the regulator output is ok. 1 = regulator output > brownout target","bitOffset":17,"bitWidth":1,"access":"read-only"},{"name":"ENABLE_WEAK_LINREG","description":"Enables the weak 1p1 regulator","bitOffset":18,"bitWidth":1,"access":"read-write"},{"name":"SELREF_WEAK_LINREG","description":"Selects the source for the reference voltage of the weak 1p1 regulator.","bitOffset":19,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"SELREF_WEAK_LINREG_0","description":"Weak-linreg output tracks low-power-bandgap voltage","value":0},{"name":"SELREF_WEAK_LINREG_1","description":"Weak-linreg output tracks VDD_SOC_IN voltage","value":1}]}]},{"name":"REG_1P1_TOG","description":"Regulator 1P1 Register","addressOffset":284,"size":32,"access":"read-write","resetValue":"0x1073","resetMask":"0xFFFFFFFF","fields":[{"name":"ENABLE_LINREG","description":"Control bit to enable the regulator output.","bitOffset":0,"bitWidth":1,"access":"read-write"},{"name":"ENABLE_BO","description":"Control bit to enable the brownout circuitry in the regulator.","bitOffset":1,"bitWidth":1,"access":"read-write"},{"name":"ENABLE_ILIMIT","description":"Control bit to enable the current-limit circuitry in the regulator.","bitOffset":2,"bitWidth":1,"access":"read-write"},{"name":"ENABLE_PULLDOWN","description":"Control bit to enable the pull-down circuitry in the regulator","bitOffset":3,"bitWidth":1,"access":"read-write"},{"name":"BO_OFFSET","description":"Control bits to adjust the regulator brownout offset voltage in 25mV steps","bitOffset":4,"bitWidth":3,"access":"read-write"},{"name":"OUTPUT_TRG","description":"Control bits to adjust the regulator output voltage","bitOffset":8,"bitWidth":5,"access":"read-write","enumeratedValues":[{"name":"OUTPUT_TRG_4","description":"0.8V","value":4},{"name":"OUTPUT_TRG_16","description":"1.1V","value":16}]},{"name":"BO_VDD1P1","description":"Status bit that signals when a brownout is detected on the regulator output.","bitOffset":16,"bitWidth":1,"access":"read-only"},{"name":"OK_VDD1P1","description":"Status bit that signals when the regulator output is ok. 1 = regulator output > brownout target","bitOffset":17,"bitWidth":1,"access":"read-only"},{"name":"ENABLE_WEAK_LINREG","description":"Enables the weak 1p1 regulator","bitOffset":18,"bitWidth":1,"access":"read-write"},{"name":"SELREF_WEAK_LINREG","description":"Selects the source for the reference voltage of the weak 1p1 regulator.","bitOffset":19,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"SELREF_WEAK_LINREG_0","description":"Weak-linreg output tracks low-power-bandgap voltage","value":0},{"name":"SELREF_WEAK_LINREG_1","description":"Weak-linreg output tracks VDD_SOC_IN voltage","value":1}]}]},{"name":"REG_3P0","description":"Regulator 3P0 Register","addressOffset":288,"size":32,"access":"read-write","resetValue":"0xF74","resetMask":"0xFFFFFFFF","fields":[{"name":"ENABLE_LINREG","description":"Control bit to enable the regulator output to be set by the programmed target voltage setting and internal bandgap reference","bitOffset":0,"bitWidth":1,"access":"read-write"},{"name":"ENABLE_BO","description":"Control bit to enable the brownout circuitry in the regulator.","bitOffset":1,"bitWidth":1,"access":"read-write"},{"name":"ENABLE_ILIMIT","description":"Control bit to enable the current-limit circuitry in the regulator.","bitOffset":2,"bitWidth":1,"access":"read-write"},{"name":"BO_OFFSET","description":"Control bits to adjust the regulator brownout offset voltage in 25mV steps","bitOffset":4,"bitWidth":3,"access":"read-write"},{"name":"VBUS_SEL","description":"Select input voltage source for LDO_3P0 from either USB_OTG1_VBUS or USB_OTG2_VBUS","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"USB_OTG2_VBUS","description":"Utilize VBUS OTG2 power","value":0},{"name":"USB_OTG1_VBUS","description":"Utilize VBUS OTG1 power","value":1}]},{"name":"OUTPUT_TRG","description":"Control bits to adjust the regulator output voltage","bitOffset":8,"bitWidth":5,"access":"read-write","enumeratedValues":[{"name":"OUTPUT_TRG_0","description":"2.625V","value":0},{"name":"OUTPUT_TRG_15","description":"3.000V","value":15},{"name":"OUTPUT_TRG_31","description":"3.400V","value":31}]},{"name":"BO_VDD3P0","description":"Status bit that signals when a brownout is detected on the regulator output.","bitOffset":16,"bitWidth":1,"access":"read-only"},{"name":"OK_VDD3P0","description":"Status bit that signals when the regulator output is ok. 1 = regulator output > brownout target","bitOffset":17,"bitWidth":1,"access":"read-only"}]},{"name":"REG_3P0_SET","description":"Regulator 3P0 Register","addressOffset":292,"size":32,"access":"read-write","resetValue":"0xF74","resetMask":"0xFFFFFFFF","fields":[{"name":"ENABLE_LINREG","description":"Control bit to enable the regulator output to be set by the programmed target voltage setting and internal bandgap reference","bitOffset":0,"bitWidth":1,"access":"read-write"},{"name":"ENABLE_BO","description":"Control bit to enable the brownout circuitry in the regulator.","bitOffset":1,"bitWidth":1,"access":"read-write"},{"name":"ENABLE_ILIMIT","description":"Control bit to enable the current-limit circuitry in the regulator.","bitOffset":2,"bitWidth":1,"access":"read-write"},{"name":"BO_OFFSET","description":"Control bits to adjust the regulator brownout offset voltage in 25mV steps","bitOffset":4,"bitWidth":3,"access":"read-write"},{"name":"VBUS_SEL","description":"Select input voltage source for LDO_3P0 from either USB_OTG1_VBUS or USB_OTG2_VBUS","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"USB_OTG2_VBUS","description":"Utilize VBUS OTG2 power","value":0},{"name":"USB_OTG1_VBUS","description":"Utilize VBUS OTG1 power","value":1}]},{"name":"OUTPUT_TRG","description":"Control bits to adjust the regulator output voltage","bitOffset":8,"bitWidth":5,"access":"read-write","enumeratedValues":[{"name":"OUTPUT_TRG_0","description":"2.625V","value":0},{"name":"OUTPUT_TRG_15","description":"3.000V","value":15},{"name":"OUTPUT_TRG_31","description":"3.400V","value":31}]},{"name":"BO_VDD3P0","description":"Status bit that signals when a brownout is detected on the regulator output.","bitOffset":16,"bitWidth":1,"access":"read-only"},{"name":"OK_VDD3P0","description":"Status bit that signals when the regulator output is ok. 1 = regulator output > brownout target","bitOffset":17,"bitWidth":1,"access":"read-only"}]},{"name":"REG_3P0_CLR","description":"Regulator 3P0 Register","addressOffset":296,"size":32,"access":"read-write","resetValue":"0xF74","resetMask":"0xFFFFFFFF","fields":[{"name":"ENABLE_LINREG","description":"Control bit to enable the regulator output to be set by the programmed target voltage setting and internal bandgap reference","bitOffset":0,"bitWidth":1,"access":"read-write"},{"name":"ENABLE_BO","description":"Control bit to enable the brownout circuitry in the regulator.","bitOffset":1,"bitWidth":1,"access":"read-write"},{"name":"ENABLE_ILIMIT","description":"Control bit to enable the current-limit circuitry in the regulator.","bitOffset":2,"bitWidth":1,"access":"read-write"},{"name":"BO_OFFSET","description":"Control bits to adjust the regulator brownout offset voltage in 25mV steps","bitOffset":4,"bitWidth":3,"access":"read-write"},{"name":"VBUS_SEL","description":"Select input voltage source for LDO_3P0 from either USB_OTG1_VBUS or USB_OTG2_VBUS","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"USB_OTG2_VBUS","description":"Utilize VBUS OTG2 power","value":0},{"name":"USB_OTG1_VBUS","description":"Utilize VBUS OTG1 power","value":1}]},{"name":"OUTPUT_TRG","description":"Control bits to adjust the regulator output voltage","bitOffset":8,"bitWidth":5,"access":"read-write","enumeratedValues":[{"name":"OUTPUT_TRG_0","description":"2.625V","value":0},{"name":"OUTPUT_TRG_15","description":"3.000V","value":15},{"name":"OUTPUT_TRG_31","description":"3.400V","value":31}]},{"name":"BO_VDD3P0","description":"Status bit that signals when a brownout is detected on the regulator output.","bitOffset":16,"bitWidth":1,"access":"read-only"},{"name":"OK_VDD3P0","description":"Status bit that signals when the regulator output is ok. 1 = regulator output > brownout target","bitOffset":17,"bitWidth":1,"access":"read-only"}]},{"name":"REG_3P0_TOG","description":"Regulator 3P0 Register","addressOffset":300,"size":32,"access":"read-write","resetValue":"0xF74","resetMask":"0xFFFFFFFF","fields":[{"name":"ENABLE_LINREG","description":"Control bit to enable the regulator output to be set by the programmed target voltage setting and internal bandgap reference","bitOffset":0,"bitWidth":1,"access":"read-write"},{"name":"ENABLE_BO","description":"Control bit to enable the brownout circuitry in the regulator.","bitOffset":1,"bitWidth":1,"access":"read-write"},{"name":"ENABLE_ILIMIT","description":"Control bit to enable the current-limit circuitry in the regulator.","bitOffset":2,"bitWidth":1,"access":"read-write"},{"name":"BO_OFFSET","description":"Control bits to adjust the regulator brownout offset voltage in 25mV steps","bitOffset":4,"bitWidth":3,"access":"read-write"},{"name":"VBUS_SEL","description":"Select input voltage source for LDO_3P0 from either USB_OTG1_VBUS or USB_OTG2_VBUS","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"USB_OTG2_VBUS","description":"Utilize VBUS OTG2 power","value":0},{"name":"USB_OTG1_VBUS","description":"Utilize VBUS OTG1 power","value":1}]},{"name":"OUTPUT_TRG","description":"Control bits to adjust the regulator output voltage","bitOffset":8,"bitWidth":5,"access":"read-write","enumeratedValues":[{"name":"OUTPUT_TRG_0","description":"2.625V","value":0},{"name":"OUTPUT_TRG_15","description":"3.000V","value":15},{"name":"OUTPUT_TRG_31","description":"3.400V","value":31}]},{"name":"BO_VDD3P0","description":"Status bit that signals when a brownout is detected on the regulator output.","bitOffset":16,"bitWidth":1,"access":"read-only"},{"name":"OK_VDD3P0","description":"Status bit that signals when the regulator output is ok. 1 = regulator output > brownout target","bitOffset":17,"bitWidth":1,"access":"read-only"}]},{"name":"REG_2P5","description":"Regulator 2P5 Register","addressOffset":304,"size":32,"access":"read-write","resetValue":"0x1073","resetMask":"0xFFFFFFFF","fields":[{"name":"ENABLE_LINREG","description":"Control bit to enable the regulator output.","bitOffset":0,"bitWidth":1,"access":"read-write"},{"name":"ENABLE_BO","description":"Control bit to enable the brownout circuitry in the regulator.","bitOffset":1,"bitWidth":1,"access":"read-write"},{"name":"ENABLE_ILIMIT","description":"Control bit to enable the current-limit circuitry in the regulator.","bitOffset":2,"bitWidth":1,"access":"read-write"},{"name":"ENABLE_PULLDOWN","description":"Control bit to enable the pull-down circuitry in the regulator","bitOffset":3,"bitWidth":1,"access":"read-write"},{"name":"BO_OFFSET","description":"Control bits to adjust the regulator brownout offset voltage in 25mV steps","bitOffset":4,"bitWidth":3,"access":"read-write"},{"name":"OUTPUT_TRG","description":"Control bits to adjust the regulator output voltage","bitOffset":8,"bitWidth":5,"access":"read-write","enumeratedValues":[{"name":"OUTPUT_TRG_0","description":"2.10V","value":0},{"name":"OUTPUT_TRG_16","description":"2.50V","value":16},{"name":"OUTPUT_TRG_31","description":"2.875V","value":31}]},{"name":"BO_VDD2P5","description":"Status bit that signals when a brownout is detected on the regulator output.","bitOffset":16,"bitWidth":1,"access":"read-only"},{"name":"OK_VDD2P5","description":"Status bit that signals when the regulator output is ok. 1 = regulator output > brownout target","bitOffset":17,"bitWidth":1,"access":"read-only"},{"name":"ENABLE_WEAK_LINREG","description":"Enables the weak 2p5 regulator","bitOffset":18,"bitWidth":1,"access":"read-write"}]},{"name":"REG_2P5_SET","description":"Regulator 2P5 Register","addressOffset":308,"size":32,"access":"read-write","resetValue":"0x1073","resetMask":"0xFFFFFFFF","fields":[{"name":"ENABLE_LINREG","description":"Control bit to enable the regulator output.","bitOffset":0,"bitWidth":1,"access":"read-write"},{"name":"ENABLE_BO","description":"Control bit to enable the brownout circuitry in the regulator.","bitOffset":1,"bitWidth":1,"access":"read-write"},{"name":"ENABLE_ILIMIT","description":"Control bit to enable the current-limit circuitry in the regulator.","bitOffset":2,"bitWidth":1,"access":"read-write"},{"name":"ENABLE_PULLDOWN","description":"Control bit to enable the pull-down circuitry in the regulator","bitOffset":3,"bitWidth":1,"access":"read-write"},{"name":"BO_OFFSET","description":"Control bits to adjust the regulator brownout offset voltage in 25mV steps","bitOffset":4,"bitWidth":3,"access":"read-write"},{"name":"OUTPUT_TRG","description":"Control bits to adjust the regulator output voltage","bitOffset":8,"bitWidth":5,"access":"read-write","enumeratedValues":[{"name":"OUTPUT_TRG_0","description":"2.10V","value":0},{"name":"OUTPUT_TRG_16","description":"2.50V","value":16},{"name":"OUTPUT_TRG_31","description":"2.875V","value":31}]},{"name":"BO_VDD2P5","description":"Status bit that signals when a brownout is detected on the regulator output.","bitOffset":16,"bitWidth":1,"access":"read-only"},{"name":"OK_VDD2P5","description":"Status bit that signals when the regulator output is ok. 1 = regulator output > brownout target","bitOffset":17,"bitWidth":1,"access":"read-only"},{"name":"ENABLE_WEAK_LINREG","description":"Enables the weak 2p5 regulator","bitOffset":18,"bitWidth":1,"access":"read-write"}]},{"name":"REG_2P5_CLR","description":"Regulator 2P5 Register","addressOffset":312,"size":32,"access":"read-write","resetValue":"0x1073","resetMask":"0xFFFFFFFF","fields":[{"name":"ENABLE_LINREG","description":"Control bit to enable the regulator output.","bitOffset":0,"bitWidth":1,"access":"read-write"},{"name":"ENABLE_BO","description":"Control bit to enable the brownout circuitry in the regulator.","bitOffset":1,"bitWidth":1,"access":"read-write"},{"name":"ENABLE_ILIMIT","description":"Control bit to enable the current-limit circuitry in the regulator.","bitOffset":2,"bitWidth":1,"access":"read-write"},{"name":"ENABLE_PULLDOWN","description":"Control bit to enable the pull-down circuitry in the regulator","bitOffset":3,"bitWidth":1,"access":"read-write"},{"name":"BO_OFFSET","description":"Control bits to adjust the regulator brownout offset voltage in 25mV steps","bitOffset":4,"bitWidth":3,"access":"read-write"},{"name":"OUTPUT_TRG","description":"Control bits to adjust the regulator output voltage","bitOffset":8,"bitWidth":5,"access":"read-write","enumeratedValues":[{"name":"OUTPUT_TRG_0","description":"2.10V","value":0},{"name":"OUTPUT_TRG_16","description":"2.50V","value":16},{"name":"OUTPUT_TRG_31","description":"2.875V","value":31}]},{"name":"BO_VDD2P5","description":"Status bit that signals when a brownout is detected on the regulator output.","bitOffset":16,"bitWidth":1,"access":"read-only"},{"name":"OK_VDD2P5","description":"Status bit that signals when the regulator output is ok. 1 = regulator output > brownout target","bitOffset":17,"bitWidth":1,"access":"read-only"},{"name":"ENABLE_WEAK_LINREG","description":"Enables the weak 2p5 regulator","bitOffset":18,"bitWidth":1,"access":"read-write"}]},{"name":"REG_2P5_TOG","description":"Regulator 2P5 Register","addressOffset":316,"size":32,"access":"read-write","resetValue":"0x1073","resetMask":"0xFFFFFFFF","fields":[{"name":"ENABLE_LINREG","description":"Control bit to enable the regulator output.","bitOffset":0,"bitWidth":1,"access":"read-write"},{"name":"ENABLE_BO","description":"Control bit to enable the brownout circuitry in the regulator.","bitOffset":1,"bitWidth":1,"access":"read-write"},{"name":"ENABLE_ILIMIT","description":"Control bit to enable the current-limit circuitry in the regulator.","bitOffset":2,"bitWidth":1,"access":"read-write"},{"name":"ENABLE_PULLDOWN","description":"Control bit to enable the pull-down circuitry in the regulator","bitOffset":3,"bitWidth":1,"access":"read-write"},{"name":"BO_OFFSET","description":"Control bits to adjust the regulator brownout offset voltage in 25mV steps","bitOffset":4,"bitWidth":3,"access":"read-write"},{"name":"OUTPUT_TRG","description":"Control bits to adjust the regulator output voltage","bitOffset":8,"bitWidth":5,"access":"read-write","enumeratedValues":[{"name":"OUTPUT_TRG_0","description":"2.10V","value":0},{"name":"OUTPUT_TRG_16","description":"2.50V","value":16},{"name":"OUTPUT_TRG_31","description":"2.875V","value":31}]},{"name":"BO_VDD2P5","description":"Status bit that signals when a brownout is detected on the regulator output.","bitOffset":16,"bitWidth":1,"access":"read-only"},{"name":"OK_VDD2P5","description":"Status bit that signals when the regulator output is ok. 1 = regulator output > brownout target","bitOffset":17,"bitWidth":1,"access":"read-only"},{"name":"ENABLE_WEAK_LINREG","description":"Enables the weak 2p5 regulator","bitOffset":18,"bitWidth":1,"access":"read-write"}]},{"name":"REG_CORE","description":"Digital Regulator Core Register","addressOffset":320,"size":32,"access":"read-write","resetValue":"0x482012","resetMask":"0xFFFFFFFF","fields":[{"name":"REG0_TARG","description":"This field defines the target voltage for the Arm core power domain","bitOffset":0,"bitWidth":5,"access":"read-write","enumeratedValues":[{"name":"REG0_TARG_0","description":"Power gated off","value":0},{"name":"REG0_TARG_1","description":"Target core voltage = 0.725V","value":1},{"name":"REG0_TARG_2","description":"Target core voltage = 0.750V","value":2},{"name":"REG0_TARG_3","description":"Target core voltage = 0.775V","value":3},{"name":"REG0_TARG_16","description":"Target core voltage = 1.100V","value":16},{"name":"REG0_TARG_30","description":"Target core voltage = 1.450V","value":30},{"name":"REG0_TARG_31","description":"Power FET switched full on. No regulation.","value":31}]},{"name":"REG0_ADJ","description":"This bit field defines the adjustment bits to calibrate the target value of Reg0. The adjustment is applied on top on any adjustment applied to the global reference in the misc0 register.","bitOffset":5,"bitWidth":4,"access":"read-write","enumeratedValues":[{"name":"REG0_ADJ_0","description":"No adjustment","value":0},{"name":"REG0_ADJ_1","description":"+ 0.25%","value":1},{"name":"REG0_ADJ_2","description":"+ 0.50%","value":2},{"name":"REG0_ADJ_3","description":"+ 0.75%","value":3},{"name":"REG0_ADJ_4","description":"+ 1.00%","value":4},{"name":"REG0_ADJ_5","description":"+ 1.25%","value":5},{"name":"REG0_ADJ_6","description":"+ 1.50%","value":6},{"name":"REG0_ADJ_7","description":"+ 1.75%","value":7},{"name":"REG0_ADJ_8","description":"- 0.25%","value":8},{"name":"REG0_ADJ_9","description":"- 0.50%","value":9},{"name":"REG0_ADJ_10","description":"- 0.75%","value":10},{"name":"REG0_ADJ_11","description":"- 1.00%","value":11},{"name":"REG0_ADJ_12","description":"- 1.25%","value":12},{"name":"REG0_ADJ_13","description":"- 1.50%","value":13},{"name":"REG0_ADJ_14","description":"- 1.75%","value":14},{"name":"REG0_ADJ_15","description":"- 2.00%","value":15}]},{"name":"REG1_TARG","description":"This bit field defines the target voltage for the vpu/gpu power domain. Single bit increments reflect 25mV core voltage steps. Not all steps will make sense to use either because of input supply limitations or load operation.","bitOffset":9,"bitWidth":5,"access":"read-write","enumeratedValues":[{"name":"REG1_TARG_0","description":"Power gated off","value":0},{"name":"REG1_TARG_1","description":"Target core voltage = 0.725V","value":1},{"name":"REG1_TARG_2","description":"Target core voltage = 0.750V","value":2},{"name":"REG1_TARG_3","description":"Target core voltage = 0.775V","value":3},{"name":"REG1_TARG_16","description":"Target core voltage = 1.100V","value":16},{"name":"REG1_TARG_30","description":"Target core voltage = 1.450V","value":30},{"name":"REG1_TARG_31","description":"Power FET switched full on. No regulation.","value":31}]},{"name":"REG1_ADJ","description":"This bit field defines the adjustment bits to calibrate the target value of Reg1. The adjustment is applied on top on any adjustment applied to the global reference in the misc0 register.","bitOffset":14,"bitWidth":4,"access":"read-write","enumeratedValues":[{"name":"REG1_ADJ_0","description":"No adjustment","value":0},{"name":"REG1_ADJ_1","description":"+ 0.25%","value":1},{"name":"REG1_ADJ_2","description":"+ 0.50%","value":2},{"name":"REG1_ADJ_3","description":"+ 0.75%","value":3},{"name":"REG1_ADJ_4","description":"+ 1.00%","value":4},{"name":"REG1_ADJ_5","description":"+ 1.25%","value":5},{"name":"REG1_ADJ_6","description":"+ 1.50%","value":6},{"name":"REG1_ADJ_7","description":"+ 1.75%","value":7},{"name":"REG1_ADJ_8","description":"- 0.25%","value":8},{"name":"REG1_ADJ_9","description":"- 0.50%","value":9},{"name":"REG1_ADJ_10","description":"- 0.75%","value":10},{"name":"REG1_ADJ_11","description":"- 1.00%","value":11},{"name":"REG1_ADJ_12","description":"- 1.25%","value":12},{"name":"REG1_ADJ_13","description":"- 1.50%","value":13},{"name":"REG1_ADJ_14","description":"- 1.75%","value":14},{"name":"REG1_ADJ_15","description":"- 2.00%","value":15}]},{"name":"REG2_TARG","description":"This field defines the target voltage for the SOC power domain","bitOffset":18,"bitWidth":5,"access":"read-write","enumeratedValues":[{"name":"REG2_TARG_0","description":"Power gated off","value":0},{"name":"REG2_TARG_1","description":"Target core voltage = 0.725V","value":1},{"name":"REG2_TARG_2","description":"Target core voltage = 0.750V","value":2},{"name":"REG2_TARG_3","description":"Target core voltage = 0.775V","value":3},{"name":"REG2_TARG_16","description":"Target core voltage = 1.100V","value":16},{"name":"REG2_TARG_30","description":"Target core voltage = 1.450V","value":30},{"name":"REG2_TARG_31","description":"Power FET switched full on. No regulation.","value":31}]},{"name":"REG2_ADJ","description":"This bit field defines the adjustment bits to calibrate the target value of Reg2. The adjustment is applied on top on any adjustment applied to the global reference in the misc0 register.","bitOffset":23,"bitWidth":4,"access":"read-write","enumeratedValues":[{"name":"REG2_ADJ_0","description":"No adjustment","value":0},{"name":"REG2_ADJ_1","description":"+ 0.25%","value":1},{"name":"REG2_ADJ_2","description":"+ 0.50%","value":2},{"name":"REG2_ADJ_3","description":"+ 0.75%","value":3},{"name":"REG2_ADJ_4","description":"+ 1.00%","value":4},{"name":"REG2_ADJ_5","description":"+ 1.25%","value":5},{"name":"REG2_ADJ_6","description":"+ 1.50%","value":6},{"name":"REG2_ADJ_7","description":"+ 1.75%","value":7},{"name":"REG2_ADJ_8","description":"- 0.25%","value":8},{"name":"REG2_ADJ_9","description":"- 0.50%","value":9},{"name":"REG2_ADJ_10","description":"- 0.75%","value":10},{"name":"REG2_ADJ_11","description":"- 1.00%","value":11},{"name":"REG2_ADJ_12","description":"- 1.25%","value":12},{"name":"REG2_ADJ_13","description":"- 1.50%","value":13},{"name":"REG2_ADJ_14","description":"- 1.75%","value":14},{"name":"REG2_ADJ_15","description":"- 2.00%","value":15}]},{"name":"RAMP_RATE","description":"Regulator voltage ramp rate.","bitOffset":27,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"RAMP_RATE_0","description":"Fast","value":0},{"name":"RAMP_RATE_1","description":"Medium Fast","value":1},{"name":"RAMP_RATE_2","description":"Medium Slow","value":2},{"name":"RAMP_RATE_3","description":"Slow","value":3}]},{"name":"FET_ODRIVE","description":"If set, increases the gate drive on power gating FETs to reduce leakage in the off state","bitOffset":29,"bitWidth":1,"access":"read-write"}]},{"name":"REG_CORE_SET","description":"Digital Regulator Core Register","addressOffset":324,"size":32,"access":"read-write","resetValue":"0x482012","resetMask":"0xFFFFFFFF","fields":[{"name":"REG0_TARG","description":"This field defines the target voltage for the Arm core power domain","bitOffset":0,"bitWidth":5,"access":"read-write","enumeratedValues":[{"name":"REG0_TARG_0","description":"Power gated off","value":0},{"name":"REG0_TARG_1","description":"Target core voltage = 0.725V","value":1},{"name":"REG0_TARG_2","description":"Target core voltage = 0.750V","value":2},{"name":"REG0_TARG_3","description":"Target core voltage = 0.775V","value":3},{"name":"REG0_TARG_16","description":"Target core voltage = 1.100V","value":16},{"name":"REG0_TARG_30","description":"Target core voltage = 1.450V","value":30},{"name":"REG0_TARG_31","description":"Power FET switched full on. No regulation.","value":31}]},{"name":"REG0_ADJ","description":"This bit field defines the adjustment bits to calibrate the target value of Reg0. The adjustment is applied on top on any adjustment applied to the global reference in the misc0 register.","bitOffset":5,"bitWidth":4,"access":"read-write","enumeratedValues":[{"name":"REG0_ADJ_0","description":"No adjustment","value":0},{"name":"REG0_ADJ_1","description":"+ 0.25%","value":1},{"name":"REG0_ADJ_2","description":"+ 0.50%","value":2},{"name":"REG0_ADJ_3","description":"+ 0.75%","value":3},{"name":"REG0_ADJ_4","description":"+ 1.00%","value":4},{"name":"REG0_ADJ_5","description":"+ 1.25%","value":5},{"name":"REG0_ADJ_6","description":"+ 1.50%","value":6},{"name":"REG0_ADJ_7","description":"+ 1.75%","value":7},{"name":"REG0_ADJ_8","description":"- 0.25%","value":8},{"name":"REG0_ADJ_9","description":"- 0.50%","value":9},{"name":"REG0_ADJ_10","description":"- 0.75%","value":10},{"name":"REG0_ADJ_11","description":"- 1.00%","value":11},{"name":"REG0_ADJ_12","description":"- 1.25%","value":12},{"name":"REG0_ADJ_13","description":"- 1.50%","value":13},{"name":"REG0_ADJ_14","description":"- 1.75%","value":14},{"name":"REG0_ADJ_15","description":"- 2.00%","value":15}]},{"name":"REG1_TARG","description":"This bit field defines the target voltage for the vpu/gpu power domain. Single bit increments reflect 25mV core voltage steps. Not all steps will make sense to use either because of input supply limitations or load operation.","bitOffset":9,"bitWidth":5,"access":"read-write","enumeratedValues":[{"name":"REG1_TARG_0","description":"Power gated off","value":0},{"name":"REG1_TARG_1","description":"Target core voltage = 0.725V","value":1},{"name":"REG1_TARG_2","description":"Target core voltage = 0.750V","value":2},{"name":"REG1_TARG_3","description":"Target core voltage = 0.775V","value":3},{"name":"REG1_TARG_16","description":"Target core voltage = 1.100V","value":16},{"name":"REG1_TARG_30","description":"Target core voltage = 1.450V","value":30},{"name":"REG1_TARG_31","description":"Power FET switched full on. No regulation.","value":31}]},{"name":"REG1_ADJ","description":"This bit field defines the adjustment bits to calibrate the target value of Reg1. The adjustment is applied on top on any adjustment applied to the global reference in the misc0 register.","bitOffset":14,"bitWidth":4,"access":"read-write","enumeratedValues":[{"name":"REG1_ADJ_0","description":"No adjustment","value":0},{"name":"REG1_ADJ_1","description":"+ 0.25%","value":1},{"name":"REG1_ADJ_2","description":"+ 0.50%","value":2},{"name":"REG1_ADJ_3","description":"+ 0.75%","value":3},{"name":"REG1_ADJ_4","description":"+ 1.00%","value":4},{"name":"REG1_ADJ_5","description":"+ 1.25%","value":5},{"name":"REG1_ADJ_6","description":"+ 1.50%","value":6},{"name":"REG1_ADJ_7","description":"+ 1.75%","value":7},{"name":"REG1_ADJ_8","description":"- 0.25%","value":8},{"name":"REG1_ADJ_9","description":"- 0.50%","value":9},{"name":"REG1_ADJ_10","description":"- 0.75%","value":10},{"name":"REG1_ADJ_11","description":"- 1.00%","value":11},{"name":"REG1_ADJ_12","description":"- 1.25%","value":12},{"name":"REG1_ADJ_13","description":"- 1.50%","value":13},{"name":"REG1_ADJ_14","description":"- 1.75%","value":14},{"name":"REG1_ADJ_15","description":"- 2.00%","value":15}]},{"name":"REG2_TARG","description":"This field defines the target voltage for the SOC power domain","bitOffset":18,"bitWidth":5,"access":"read-write","enumeratedValues":[{"name":"REG2_TARG_0","description":"Power gated off","value":0},{"name":"REG2_TARG_1","description":"Target core voltage = 0.725V","value":1},{"name":"REG2_TARG_2","description":"Target core voltage = 0.750V","value":2},{"name":"REG2_TARG_3","description":"Target core voltage = 0.775V","value":3},{"name":"REG2_TARG_16","description":"Target core voltage = 1.100V","value":16},{"name":"REG2_TARG_30","description":"Target core voltage = 1.450V","value":30},{"name":"REG2_TARG_31","description":"Power FET switched full on. No regulation.","value":31}]},{"name":"REG2_ADJ","description":"This bit field defines the adjustment bits to calibrate the target value of Reg2. The adjustment is applied on top on any adjustment applied to the global reference in the misc0 register.","bitOffset":23,"bitWidth":4,"access":"read-write","enumeratedValues":[{"name":"REG2_ADJ_0","description":"No adjustment","value":0},{"name":"REG2_ADJ_1","description":"+ 0.25%","value":1},{"name":"REG2_ADJ_2","description":"+ 0.50%","value":2},{"name":"REG2_ADJ_3","description":"+ 0.75%","value":3},{"name":"REG2_ADJ_4","description":"+ 1.00%","value":4},{"name":"REG2_ADJ_5","description":"+ 1.25%","value":5},{"name":"REG2_ADJ_6","description":"+ 1.50%","value":6},{"name":"REG2_ADJ_7","description":"+ 1.75%","value":7},{"name":"REG2_ADJ_8","description":"- 0.25%","value":8},{"name":"REG2_ADJ_9","description":"- 0.50%","value":9},{"name":"REG2_ADJ_10","description":"- 0.75%","value":10},{"name":"REG2_ADJ_11","description":"- 1.00%","value":11},{"name":"REG2_ADJ_12","description":"- 1.25%","value":12},{"name":"REG2_ADJ_13","description":"- 1.50%","value":13},{"name":"REG2_ADJ_14","description":"- 1.75%","value":14},{"name":"REG2_ADJ_15","description":"- 2.00%","value":15}]},{"name":"RAMP_RATE","description":"Regulator voltage ramp rate.","bitOffset":27,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"RAMP_RATE_0","description":"Fast","value":0},{"name":"RAMP_RATE_1","description":"Medium Fast","value":1},{"name":"RAMP_RATE_2","description":"Medium Slow","value":2},{"name":"RAMP_RATE_3","description":"Slow","value":3}]},{"name":"FET_ODRIVE","description":"If set, increases the gate drive on power gating FETs to reduce leakage in the off state","bitOffset":29,"bitWidth":1,"access":"read-write"}]},{"name":"REG_CORE_CLR","description":"Digital Regulator Core Register","addressOffset":328,"size":32,"access":"read-write","resetValue":"0x482012","resetMask":"0xFFFFFFFF","fields":[{"name":"REG0_TARG","description":"This field defines the target voltage for the Arm core power domain","bitOffset":0,"bitWidth":5,"access":"read-write","enumeratedValues":[{"name":"REG0_TARG_0","description":"Power gated off","value":0},{"name":"REG0_TARG_1","description":"Target core voltage = 0.725V","value":1},{"name":"REG0_TARG_2","description":"Target core voltage = 0.750V","value":2},{"name":"REG0_TARG_3","description":"Target core voltage = 0.775V","value":3},{"name":"REG0_TARG_16","description":"Target core voltage = 1.100V","value":16},{"name":"REG0_TARG_30","description":"Target core voltage = 1.450V","value":30},{"name":"REG0_TARG_31","description":"Power FET switched full on. No regulation.","value":31}]},{"name":"REG0_ADJ","description":"This bit field defines the adjustment bits to calibrate the target value of Reg0. The adjustment is applied on top on any adjustment applied to the global reference in the misc0 register.","bitOffset":5,"bitWidth":4,"access":"read-write","enumeratedValues":[{"name":"REG0_ADJ_0","description":"No adjustment","value":0},{"name":"REG0_ADJ_1","description":"+ 0.25%","value":1},{"name":"REG0_ADJ_2","description":"+ 0.50%","value":2},{"name":"REG0_ADJ_3","description":"+ 0.75%","value":3},{"name":"REG0_ADJ_4","description":"+ 1.00%","value":4},{"name":"REG0_ADJ_5","description":"+ 1.25%","value":5},{"name":"REG0_ADJ_6","description":"+ 1.50%","value":6},{"name":"REG0_ADJ_7","description":"+ 1.75%","value":7},{"name":"REG0_ADJ_8","description":"- 0.25%","value":8},{"name":"REG0_ADJ_9","description":"- 0.50%","value":9},{"name":"REG0_ADJ_10","description":"- 0.75%","value":10},{"name":"REG0_ADJ_11","description":"- 1.00%","value":11},{"name":"REG0_ADJ_12","description":"- 1.25%","value":12},{"name":"REG0_ADJ_13","description":"- 1.50%","value":13},{"name":"REG0_ADJ_14","description":"- 1.75%","value":14},{"name":"REG0_ADJ_15","description":"- 2.00%","value":15}]},{"name":"REG1_TARG","description":"This bit field defines the target voltage for the vpu/gpu power domain. Single bit increments reflect 25mV core voltage steps. Not all steps will make sense to use either because of input supply limitations or load operation.","bitOffset":9,"bitWidth":5,"access":"read-write","enumeratedValues":[{"name":"REG1_TARG_0","description":"Power gated off","value":0},{"name":"REG1_TARG_1","description":"Target core voltage = 0.725V","value":1},{"name":"REG1_TARG_2","description":"Target core voltage = 0.750V","value":2},{"name":"REG1_TARG_3","description":"Target core voltage = 0.775V","value":3},{"name":"REG1_TARG_16","description":"Target core voltage = 1.100V","value":16},{"name":"REG1_TARG_30","description":"Target core voltage = 1.450V","value":30},{"name":"REG1_TARG_31","description":"Power FET switched full on. No regulation.","value":31}]},{"name":"REG1_ADJ","description":"This bit field defines the adjustment bits to calibrate the target value of Reg1. The adjustment is applied on top on any adjustment applied to the global reference in the misc0 register.","bitOffset":14,"bitWidth":4,"access":"read-write","enumeratedValues":[{"name":"REG1_ADJ_0","description":"No adjustment","value":0},{"name":"REG1_ADJ_1","description":"+ 0.25%","value":1},{"name":"REG1_ADJ_2","description":"+ 0.50%","value":2},{"name":"REG1_ADJ_3","description":"+ 0.75%","value":3},{"name":"REG1_ADJ_4","description":"+ 1.00%","value":4},{"name":"REG1_ADJ_5","description":"+ 1.25%","value":5},{"name":"REG1_ADJ_6","description":"+ 1.50%","value":6},{"name":"REG1_ADJ_7","description":"+ 1.75%","value":7},{"name":"REG1_ADJ_8","description":"- 0.25%","value":8},{"name":"REG1_ADJ_9","description":"- 0.50%","value":9},{"name":"REG1_ADJ_10","description":"- 0.75%","value":10},{"name":"REG1_ADJ_11","description":"- 1.00%","value":11},{"name":"REG1_ADJ_12","description":"- 1.25%","value":12},{"name":"REG1_ADJ_13","description":"- 1.50%","value":13},{"name":"REG1_ADJ_14","description":"- 1.75%","value":14},{"name":"REG1_ADJ_15","description":"- 2.00%","value":15}]},{"name":"REG2_TARG","description":"This field defines the target voltage for the SOC power domain","bitOffset":18,"bitWidth":5,"access":"read-write","enumeratedValues":[{"name":"REG2_TARG_0","description":"Power gated off","value":0},{"name":"REG2_TARG_1","description":"Target core voltage = 0.725V","value":1},{"name":"REG2_TARG_2","description":"Target core voltage = 0.750V","value":2},{"name":"REG2_TARG_3","description":"Target core voltage = 0.775V","value":3},{"name":"REG2_TARG_16","description":"Target core voltage = 1.100V","value":16},{"name":"REG2_TARG_30","description":"Target core voltage = 1.450V","value":30},{"name":"REG2_TARG_31","description":"Power FET switched full on. No regulation.","value":31}]},{"name":"REG2_ADJ","description":"This bit field defines the adjustment bits to calibrate the target value of Reg2. The adjustment is applied on top on any adjustment applied to the global reference in the misc0 register.","bitOffset":23,"bitWidth":4,"access":"read-write","enumeratedValues":[{"name":"REG2_ADJ_0","description":"No adjustment","value":0},{"name":"REG2_ADJ_1","description":"+ 0.25%","value":1},{"name":"REG2_ADJ_2","description":"+ 0.50%","value":2},{"name":"REG2_ADJ_3","description":"+ 0.75%","value":3},{"name":"REG2_ADJ_4","description":"+ 1.00%","value":4},{"name":"REG2_ADJ_5","description":"+ 1.25%","value":5},{"name":"REG2_ADJ_6","description":"+ 1.50%","value":6},{"name":"REG2_ADJ_7","description":"+ 1.75%","value":7},{"name":"REG2_ADJ_8","description":"- 0.25%","value":8},{"name":"REG2_ADJ_9","description":"- 0.50%","value":9},{"name":"REG2_ADJ_10","description":"- 0.75%","value":10},{"name":"REG2_ADJ_11","description":"- 1.00%","value":11},{"name":"REG2_ADJ_12","description":"- 1.25%","value":12},{"name":"REG2_ADJ_13","description":"- 1.50%","value":13},{"name":"REG2_ADJ_14","description":"- 1.75%","value":14},{"name":"REG2_ADJ_15","description":"- 2.00%","value":15}]},{"name":"RAMP_RATE","description":"Regulator voltage ramp rate.","bitOffset":27,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"RAMP_RATE_0","description":"Fast","value":0},{"name":"RAMP_RATE_1","description":"Medium Fast","value":1},{"name":"RAMP_RATE_2","description":"Medium Slow","value":2},{"name":"RAMP_RATE_3","description":"Slow","value":3}]},{"name":"FET_ODRIVE","description":"If set, increases the gate drive on power gating FETs to reduce leakage in the off state","bitOffset":29,"bitWidth":1,"access":"read-write"}]},{"name":"REG_CORE_TOG","description":"Digital Regulator Core Register","addressOffset":332,"size":32,"access":"read-write","resetValue":"0x482012","resetMask":"0xFFFFFFFF","fields":[{"name":"REG0_TARG","description":"This field defines the target voltage for the Arm core power domain","bitOffset":0,"bitWidth":5,"access":"read-write","enumeratedValues":[{"name":"REG0_TARG_0","description":"Power gated off","value":0},{"name":"REG0_TARG_1","description":"Target core voltage = 0.725V","value":1},{"name":"REG0_TARG_2","description":"Target core voltage = 0.750V","value":2},{"name":"REG0_TARG_3","description":"Target core voltage = 0.775V","value":3},{"name":"REG0_TARG_16","description":"Target core voltage = 1.100V","value":16},{"name":"REG0_TARG_30","description":"Target core voltage = 1.450V","value":30},{"name":"REG0_TARG_31","description":"Power FET switched full on. No regulation.","value":31}]},{"name":"REG0_ADJ","description":"This bit field defines the adjustment bits to calibrate the target value of Reg0. The adjustment is applied on top on any adjustment applied to the global reference in the misc0 register.","bitOffset":5,"bitWidth":4,"access":"read-write","enumeratedValues":[{"name":"REG0_ADJ_0","description":"No adjustment","value":0},{"name":"REG0_ADJ_1","description":"+ 0.25%","value":1},{"name":"REG0_ADJ_2","description":"+ 0.50%","value":2},{"name":"REG0_ADJ_3","description":"+ 0.75%","value":3},{"name":"REG0_ADJ_4","description":"+ 1.00%","value":4},{"name":"REG0_ADJ_5","description":"+ 1.25%","value":5},{"name":"REG0_ADJ_6","description":"+ 1.50%","value":6},{"name":"REG0_ADJ_7","description":"+ 1.75%","value":7},{"name":"REG0_ADJ_8","description":"- 0.25%","value":8},{"name":"REG0_ADJ_9","description":"- 0.50%","value":9},{"name":"REG0_ADJ_10","description":"- 0.75%","value":10},{"name":"REG0_ADJ_11","description":"- 1.00%","value":11},{"name":"REG0_ADJ_12","description":"- 1.25%","value":12},{"name":"REG0_ADJ_13","description":"- 1.50%","value":13},{"name":"REG0_ADJ_14","description":"- 1.75%","value":14},{"name":"REG0_ADJ_15","description":"- 2.00%","value":15}]},{"name":"REG1_TARG","description":"This bit field defines the target voltage for the vpu/gpu power domain. Single bit increments reflect 25mV core voltage steps. Not all steps will make sense to use either because of input supply limitations or load operation.","bitOffset":9,"bitWidth":5,"access":"read-write","enumeratedValues":[{"name":"REG1_TARG_0","description":"Power gated off","value":0},{"name":"REG1_TARG_1","description":"Target core voltage = 0.725V","value":1},{"name":"REG1_TARG_2","description":"Target core voltage = 0.750V","value":2},{"name":"REG1_TARG_3","description":"Target core voltage = 0.775V","value":3},{"name":"REG1_TARG_16","description":"Target core voltage = 1.100V","value":16},{"name":"REG1_TARG_30","description":"Target core voltage = 1.450V","value":30},{"name":"REG1_TARG_31","description":"Power FET switched full on. No regulation.","value":31}]},{"name":"REG1_ADJ","description":"This bit field defines the adjustment bits to calibrate the target value of Reg1. The adjustment is applied on top on any adjustment applied to the global reference in the misc0 register.","bitOffset":14,"bitWidth":4,"access":"read-write","enumeratedValues":[{"name":"REG1_ADJ_0","description":"No adjustment","value":0},{"name":"REG1_ADJ_1","description":"+ 0.25%","value":1},{"name":"REG1_ADJ_2","description":"+ 0.50%","value":2},{"name":"REG1_ADJ_3","description":"+ 0.75%","value":3},{"name":"REG1_ADJ_4","description":"+ 1.00%","value":4},{"name":"REG1_ADJ_5","description":"+ 1.25%","value":5},{"name":"REG1_ADJ_6","description":"+ 1.50%","value":6},{"name":"REG1_ADJ_7","description":"+ 1.75%","value":7},{"name":"REG1_ADJ_8","description":"- 0.25%","value":8},{"name":"REG1_ADJ_9","description":"- 0.50%","value":9},{"name":"REG1_ADJ_10","description":"- 0.75%","value":10},{"name":"REG1_ADJ_11","description":"- 1.00%","value":11},{"name":"REG1_ADJ_12","description":"- 1.25%","value":12},{"name":"REG1_ADJ_13","description":"- 1.50%","value":13},{"name":"REG1_ADJ_14","description":"- 1.75%","value":14},{"name":"REG1_ADJ_15","description":"- 2.00%","value":15}]},{"name":"REG2_TARG","description":"This field defines the target voltage for the SOC power domain","bitOffset":18,"bitWidth":5,"access":"read-write","enumeratedValues":[{"name":"REG2_TARG_0","description":"Power gated off","value":0},{"name":"REG2_TARG_1","description":"Target core voltage = 0.725V","value":1},{"name":"REG2_TARG_2","description":"Target core voltage = 0.750V","value":2},{"name":"REG2_TARG_3","description":"Target core voltage = 0.775V","value":3},{"name":"REG2_TARG_16","description":"Target core voltage = 1.100V","value":16},{"name":"REG2_TARG_30","description":"Target core voltage = 1.450V","value":30},{"name":"REG2_TARG_31","description":"Power FET switched full on. No regulation.","value":31}]},{"name":"REG2_ADJ","description":"This bit field defines the adjustment bits to calibrate the target value of Reg2. The adjustment is applied on top on any adjustment applied to the global reference in the misc0 register.","bitOffset":23,"bitWidth":4,"access":"read-write","enumeratedValues":[{"name":"REG2_ADJ_0","description":"No adjustment","value":0},{"name":"REG2_ADJ_1","description":"+ 0.25%","value":1},{"name":"REG2_ADJ_2","description":"+ 0.50%","value":2},{"name":"REG2_ADJ_3","description":"+ 0.75%","value":3},{"name":"REG2_ADJ_4","description":"+ 1.00%","value":4},{"name":"REG2_ADJ_5","description":"+ 1.25%","value":5},{"name":"REG2_ADJ_6","description":"+ 1.50%","value":6},{"name":"REG2_ADJ_7","description":"+ 1.75%","value":7},{"name":"REG2_ADJ_8","description":"- 0.25%","value":8},{"name":"REG2_ADJ_9","description":"- 0.50%","value":9},{"name":"REG2_ADJ_10","description":"- 0.75%","value":10},{"name":"REG2_ADJ_11","description":"- 1.00%","value":11},{"name":"REG2_ADJ_12","description":"- 1.25%","value":12},{"name":"REG2_ADJ_13","description":"- 1.50%","value":13},{"name":"REG2_ADJ_14","description":"- 1.75%","value":14},{"name":"REG2_ADJ_15","description":"- 2.00%","value":15}]},{"name":"RAMP_RATE","description":"Regulator voltage ramp rate.","bitOffset":27,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"RAMP_RATE_0","description":"Fast","value":0},{"name":"RAMP_RATE_1","description":"Medium Fast","value":1},{"name":"RAMP_RATE_2","description":"Medium Slow","value":2},{"name":"RAMP_RATE_3","description":"Slow","value":3}]},{"name":"FET_ODRIVE","description":"If set, increases the gate drive on power gating FETs to reduce leakage in the off state","bitOffset":29,"bitWidth":1,"access":"read-write"}]},{"name":"MISC0","description":"Miscellaneous Register 0","addressOffset":336,"size":32,"access":"read-write","resetValue":"0x4000000","resetMask":"0xFFFFFFFF","fields":[{"name":"REFTOP_PWD","description":"Control bit to power-down the analog bandgap reference circuitry","bitOffset":0,"bitWidth":1,"access":"read-write"},{"name":"REFTOP_PWDVBGUP","description":"Control bit to power down the VBG-up detection circuitry in the analog bandgap.","bitOffset":1,"bitWidth":1,"access":"read-write"},{"name":"REFTOP_LOWPOWER","description":"Control bit to enable the low-power mode in the analog bandgap.","bitOffset":2,"bitWidth":1,"access":"read-write"},{"name":"REFTOP_SELFBIASOFF","description":"Control bit to disable the self-bias circuit in the analog bandgap","bitOffset":3,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"REFTOP_SELFBIASOFF_0","description":"Uses coarse bias currents for startup","value":0},{"name":"REFTOP_SELFBIASOFF_1","description":"Uses bandgap-based bias currents for best performance.","value":1}]},{"name":"REFTOP_VBGADJ","description":"no description available","bitOffset":4,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"REFTOP_VBGADJ_0","description":"Nominal VBG","value":0},{"name":"REFTOP_VBGADJ_1","description":"VBG+0.78%","value":1},{"name":"REFTOP_VBGADJ_2","description":"VBG+1.56%","value":2},{"name":"REFTOP_VBGADJ_3","description":"VBG+2.34%","value":3},{"name":"REFTOP_VBGADJ_4","description":"VBG-0.78%","value":4},{"name":"REFTOP_VBGADJ_5","description":"VBG-1.56%","value":5},{"name":"REFTOP_VBGADJ_6","description":"VBG-2.34%","value":6},{"name":"REFTOP_VBGADJ_7","description":"VBG-3.12%","value":7}]},{"name":"REFTOP_VBGUP","description":"Status bit that signals the analog bandgap voltage is up and stable. 1 - Stable.","bitOffset":7,"bitWidth":1,"access":"read-write"},{"name":"STOP_MODE_CONFIG","description":"Configure the analog behavior in stop mode.","bitOffset":10,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"STOP_MODE_CONFIG_0","description":"SUSPEND (DSM)","value":0},{"name":"STANDBY","description":"Analog regulators are ON.","value":1},{"name":"STOP_MODE_CONFIG_2","description":"STOP (lower power)","value":2},{"name":"STOP_MODE_CONFIG_3","description":"STOP (very lower power)","value":3}]},{"name":"DISCON_HIGH_SNVS","description":"This bit controls a switch from VDD_HIGH_IN to VDD_SNVS_IN.","bitOffset":12,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISCON_HIGH_SNVS_0","description":"Turn on the switch","value":0},{"name":"DISCON_HIGH_SNVS_1","description":"Turn off the switch","value":1}]},{"name":"OSC_I","description":"This field determines the bias current in the 24MHz oscillator","bitOffset":13,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"NOMINAL","description":"Nominal","value":0},{"name":"MINUS_12_5_PERCENT","description":"Decrease current by 12.5%","value":1},{"name":"MINUS_25_PERCENT","description":"Decrease current by 25.0%","value":2},{"name":"MINUS_37_5_PERCENT","description":"Decrease current by 37.5%","value":3}]},{"name":"OSC_XTALOK","description":"Status bit that signals that the output of the 24-MHz crystal oscillator is stable","bitOffset":15,"bitWidth":1,"access":"read-only"},{"name":"OSC_XTALOK_EN","description":"This bit enables the detector that signals when the 24MHz crystal oscillator is stable","bitOffset":16,"bitWidth":1,"access":"read-write"},{"name":"CLKGATE_CTRL","description":"This bit allows disabling the clock gate (always ungated) for the xtal 24MHz clock that clocks the digital logic in the analog block","bitOffset":25,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ALLOW_AUTO_GATE","description":"Allow the logic to automatically gate the clock when the XTAL is powered down.","value":0},{"name":"NO_AUTO_GATE","description":"Prevent the logic from ever gating off the clock.","value":1}]},{"name":"CLKGATE_DELAY","description":"This field specifies the delay between powering up the XTAL 24MHz clock and releasing the clock to the digital logic inside the analog block","bitOffset":26,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"CLKGATE_DELAY_0","description":"0.5ms","value":0},{"name":"CLKGATE_DELAY_1","description":"1.0ms","value":1},{"name":"CLKGATE_DELAY_2","description":"2.0ms","value":2},{"name":"CLKGATE_DELAY_3","description":"3.0ms","value":3},{"name":"CLKGATE_DELAY_4","description":"4.0ms","value":4},{"name":"CLKGATE_DELAY_5","description":"5.0ms","value":5},{"name":"CLKGATE_DELAY_6","description":"6.0ms","value":6},{"name":"CLKGATE_DELAY_7","description":"7.0ms","value":7}]},{"name":"RTC_XTAL_SOURCE","description":"This field indicates which chip source is being used for the rtc clock.","bitOffset":29,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"RTC_XTAL_SOURCE_0","description":"Internal ring oscillator","value":0},{"name":"RTC_XTAL_SOURCE_1","description":"RTC_XTAL","value":1}]},{"name":"XTAL_24M_PWD","description":"This field powers down the 24M crystal oscillator if set true.","bitOffset":30,"bitWidth":1,"access":"read-write"},{"name":"VID_PLL_PREDIV","description":"Predivider for the source clock of the PLL's.","bitOffset":31,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"VID_PLL_PREDIV_0","description":"Divide by 1","value":0},{"name":"VID_PLL_PREDIV_1","description":"Divide by 2","value":1}]}]},{"name":"MISC0_SET","description":"Miscellaneous Register 0","addressOffset":340,"size":32,"access":"read-write","resetValue":"0x4000000","resetMask":"0xFFFFFFFF","fields":[{"name":"REFTOP_PWD","description":"Control bit to power-down the analog bandgap reference circuitry","bitOffset":0,"bitWidth":1,"access":"read-write"},{"name":"REFTOP_PWDVBGUP","description":"Control bit to power down the VBG-up detection circuitry in the analog bandgap.","bitOffset":1,"bitWidth":1,"access":"read-write"},{"name":"REFTOP_LOWPOWER","description":"Control bit to enable the low-power mode in the analog bandgap.","bitOffset":2,"bitWidth":1,"access":"read-write"},{"name":"REFTOP_SELFBIASOFF","description":"Control bit to disable the self-bias circuit in the analog bandgap","bitOffset":3,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"REFTOP_SELFBIASOFF_0","description":"Uses coarse bias currents for startup","value":0},{"name":"REFTOP_SELFBIASOFF_1","description":"Uses bandgap-based bias currents for best performance.","value":1}]},{"name":"REFTOP_VBGADJ","description":"no description available","bitOffset":4,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"REFTOP_VBGADJ_0","description":"Nominal VBG","value":0},{"name":"REFTOP_VBGADJ_1","description":"VBG+0.78%","value":1},{"name":"REFTOP_VBGADJ_2","description":"VBG+1.56%","value":2},{"name":"REFTOP_VBGADJ_3","description":"VBG+2.34%","value":3},{"name":"REFTOP_VBGADJ_4","description":"VBG-0.78%","value":4},{"name":"REFTOP_VBGADJ_5","description":"VBG-1.56%","value":5},{"name":"REFTOP_VBGADJ_6","description":"VBG-2.34%","value":6},{"name":"REFTOP_VBGADJ_7","description":"VBG-3.12%","value":7}]},{"name":"REFTOP_VBGUP","description":"Status bit that signals the analog bandgap voltage is up and stable. 1 - Stable.","bitOffset":7,"bitWidth":1,"access":"read-write"},{"name":"STOP_MODE_CONFIG","description":"Configure the analog behavior in stop mode.","bitOffset":10,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"STOP_MODE_CONFIG_0","description":"SUSPEND (DSM)","value":0},{"name":"STANDBY","description":"Analog regulators are ON.","value":1},{"name":"STOP_MODE_CONFIG_2","description":"STOP (lower power)","value":2},{"name":"STOP_MODE_CONFIG_3","description":"STOP (very lower power)","value":3}]},{"name":"DISCON_HIGH_SNVS","description":"This bit controls a switch from VDD_HIGH_IN to VDD_SNVS_IN.","bitOffset":12,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISCON_HIGH_SNVS_0","description":"Turn on the switch","value":0},{"name":"DISCON_HIGH_SNVS_1","description":"Turn off the switch","value":1}]},{"name":"OSC_I","description":"This field determines the bias current in the 24MHz oscillator","bitOffset":13,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"NOMINAL","description":"Nominal","value":0},{"name":"MINUS_12_5_PERCENT","description":"Decrease current by 12.5%","value":1},{"name":"MINUS_25_PERCENT","description":"Decrease current by 25.0%","value":2},{"name":"MINUS_37_5_PERCENT","description":"Decrease current by 37.5%","value":3}]},{"name":"OSC_XTALOK","description":"Status bit that signals that the output of the 24-MHz crystal oscillator is stable","bitOffset":15,"bitWidth":1,"access":"read-only"},{"name":"OSC_XTALOK_EN","description":"This bit enables the detector that signals when the 24MHz crystal oscillator is stable","bitOffset":16,"bitWidth":1,"access":"read-write"},{"name":"CLKGATE_CTRL","description":"This bit allows disabling the clock gate (always ungated) for the xtal 24MHz clock that clocks the digital logic in the analog block","bitOffset":25,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ALLOW_AUTO_GATE","description":"Allow the logic to automatically gate the clock when the XTAL is powered down.","value":0},{"name":"NO_AUTO_GATE","description":"Prevent the logic from ever gating off the clock.","value":1}]},{"name":"CLKGATE_DELAY","description":"This field specifies the delay between powering up the XTAL 24MHz clock and releasing the clock to the digital logic inside the analog block","bitOffset":26,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"CLKGATE_DELAY_0","description":"0.5ms","value":0},{"name":"CLKGATE_DELAY_1","description":"1.0ms","value":1},{"name":"CLKGATE_DELAY_2","description":"2.0ms","value":2},{"name":"CLKGATE_DELAY_3","description":"3.0ms","value":3},{"name":"CLKGATE_DELAY_4","description":"4.0ms","value":4},{"name":"CLKGATE_DELAY_5","description":"5.0ms","value":5},{"name":"CLKGATE_DELAY_6","description":"6.0ms","value":6},{"name":"CLKGATE_DELAY_7","description":"7.0ms","value":7}]},{"name":"RTC_XTAL_SOURCE","description":"This field indicates which chip source is being used for the rtc clock.","bitOffset":29,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"RTC_XTAL_SOURCE_0","description":"Internal ring oscillator","value":0},{"name":"RTC_XTAL_SOURCE_1","description":"RTC_XTAL","value":1}]},{"name":"XTAL_24M_PWD","description":"This field powers down the 24M crystal oscillator if set true.","bitOffset":30,"bitWidth":1,"access":"read-write"},{"name":"VID_PLL_PREDIV","description":"Predivider for the source clock of the PLL's.","bitOffset":31,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"VID_PLL_PREDIV_0","description":"Divide by 1","value":0},{"name":"VID_PLL_PREDIV_1","description":"Divide by 2","value":1}]}]},{"name":"MISC0_CLR","description":"Miscellaneous Register 0","addressOffset":344,"size":32,"access":"read-write","resetValue":"0x4000000","resetMask":"0xFFFFFFFF","fields":[{"name":"REFTOP_PWD","description":"Control bit to power-down the analog bandgap reference circuitry","bitOffset":0,"bitWidth":1,"access":"read-write"},{"name":"REFTOP_PWDVBGUP","description":"Control bit to power down the VBG-up detection circuitry in the analog bandgap.","bitOffset":1,"bitWidth":1,"access":"read-write"},{"name":"REFTOP_LOWPOWER","description":"Control bit to enable the low-power mode in the analog bandgap.","bitOffset":2,"bitWidth":1,"access":"read-write"},{"name":"REFTOP_SELFBIASOFF","description":"Control bit to disable the self-bias circuit in the analog bandgap","bitOffset":3,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"REFTOP_SELFBIASOFF_0","description":"Uses coarse bias currents for startup","value":0},{"name":"REFTOP_SELFBIASOFF_1","description":"Uses bandgap-based bias currents for best performance.","value":1}]},{"name":"REFTOP_VBGADJ","description":"no description available","bitOffset":4,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"REFTOP_VBGADJ_0","description":"Nominal VBG","value":0},{"name":"REFTOP_VBGADJ_1","description":"VBG+0.78%","value":1},{"name":"REFTOP_VBGADJ_2","description":"VBG+1.56%","value":2},{"name":"REFTOP_VBGADJ_3","description":"VBG+2.34%","value":3},{"name":"REFTOP_VBGADJ_4","description":"VBG-0.78%","value":4},{"name":"REFTOP_VBGADJ_5","description":"VBG-1.56%","value":5},{"name":"REFTOP_VBGADJ_6","description":"VBG-2.34%","value":6},{"name":"REFTOP_VBGADJ_7","description":"VBG-3.12%","value":7}]},{"name":"REFTOP_VBGUP","description":"Status bit that signals the analog bandgap voltage is up and stable. 1 - Stable.","bitOffset":7,"bitWidth":1,"access":"read-write"},{"name":"STOP_MODE_CONFIG","description":"Configure the analog behavior in stop mode.","bitOffset":10,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"STOP_MODE_CONFIG_0","description":"SUSPEND (DSM)","value":0},{"name":"STANDBY","description":"Analog regulators are ON.","value":1},{"name":"STOP_MODE_CONFIG_2","description":"STOP (lower power)","value":2},{"name":"STOP_MODE_CONFIG_3","description":"STOP (very lower power)","value":3}]},{"name":"DISCON_HIGH_SNVS","description":"This bit controls a switch from VDD_HIGH_IN to VDD_SNVS_IN.","bitOffset":12,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISCON_HIGH_SNVS_0","description":"Turn on the switch","value":0},{"name":"DISCON_HIGH_SNVS_1","description":"Turn off the switch","value":1}]},{"name":"OSC_I","description":"This field determines the bias current in the 24MHz oscillator","bitOffset":13,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"NOMINAL","description":"Nominal","value":0},{"name":"MINUS_12_5_PERCENT","description":"Decrease current by 12.5%","value":1},{"name":"MINUS_25_PERCENT","description":"Decrease current by 25.0%","value":2},{"name":"MINUS_37_5_PERCENT","description":"Decrease current by 37.5%","value":3}]},{"name":"OSC_XTALOK","description":"Status bit that signals that the output of the 24-MHz crystal oscillator is stable","bitOffset":15,"bitWidth":1,"access":"read-only"},{"name":"OSC_XTALOK_EN","description":"This bit enables the detector that signals when the 24MHz crystal oscillator is stable","bitOffset":16,"bitWidth":1,"access":"read-write"},{"name":"CLKGATE_CTRL","description":"This bit allows disabling the clock gate (always ungated) for the xtal 24MHz clock that clocks the digital logic in the analog block","bitOffset":25,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ALLOW_AUTO_GATE","description":"Allow the logic to automatically gate the clock when the XTAL is powered down.","value":0},{"name":"NO_AUTO_GATE","description":"Prevent the logic from ever gating off the clock.","value":1}]},{"name":"CLKGATE_DELAY","description":"This field specifies the delay between powering up the XTAL 24MHz clock and releasing the clock to the digital logic inside the analog block","bitOffset":26,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"CLKGATE_DELAY_0","description":"0.5ms","value":0},{"name":"CLKGATE_DELAY_1","description":"1.0ms","value":1},{"name":"CLKGATE_DELAY_2","description":"2.0ms","value":2},{"name":"CLKGATE_DELAY_3","description":"3.0ms","value":3},{"name":"CLKGATE_DELAY_4","description":"4.0ms","value":4},{"name":"CLKGATE_DELAY_5","description":"5.0ms","value":5},{"name":"CLKGATE_DELAY_6","description":"6.0ms","value":6},{"name":"CLKGATE_DELAY_7","description":"7.0ms","value":7}]},{"name":"RTC_XTAL_SOURCE","description":"This field indicates which chip source is being used for the rtc clock.","bitOffset":29,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"RTC_XTAL_SOURCE_0","description":"Internal ring oscillator","value":0},{"name":"RTC_XTAL_SOURCE_1","description":"RTC_XTAL","value":1}]},{"name":"XTAL_24M_PWD","description":"This field powers down the 24M crystal oscillator if set true.","bitOffset":30,"bitWidth":1,"access":"read-write"},{"name":"VID_PLL_PREDIV","description":"Predivider for the source clock of the PLL's.","bitOffset":31,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"VID_PLL_PREDIV_0","description":"Divide by 1","value":0},{"name":"VID_PLL_PREDIV_1","description":"Divide by 2","value":1}]}]},{"name":"MISC0_TOG","description":"Miscellaneous Register 0","addressOffset":348,"size":32,"access":"read-write","resetValue":"0x4000000","resetMask":"0xFFFFFFFF","fields":[{"name":"REFTOP_PWD","description":"Control bit to power-down the analog bandgap reference circuitry","bitOffset":0,"bitWidth":1,"access":"read-write"},{"name":"REFTOP_PWDVBGUP","description":"Control bit to power down the VBG-up detection circuitry in the analog bandgap.","bitOffset":1,"bitWidth":1,"access":"read-write"},{"name":"REFTOP_LOWPOWER","description":"Control bit to enable the low-power mode in the analog bandgap.","bitOffset":2,"bitWidth":1,"access":"read-write"},{"name":"REFTOP_SELFBIASOFF","description":"Control bit to disable the self-bias circuit in the analog bandgap","bitOffset":3,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"REFTOP_SELFBIASOFF_0","description":"Uses coarse bias currents for startup","value":0},{"name":"REFTOP_SELFBIASOFF_1","description":"Uses bandgap-based bias currents for best performance.","value":1}]},{"name":"REFTOP_VBGADJ","description":"no description available","bitOffset":4,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"REFTOP_VBGADJ_0","description":"Nominal VBG","value":0},{"name":"REFTOP_VBGADJ_1","description":"VBG+0.78%","value":1},{"name":"REFTOP_VBGADJ_2","description":"VBG+1.56%","value":2},{"name":"REFTOP_VBGADJ_3","description":"VBG+2.34%","value":3},{"name":"REFTOP_VBGADJ_4","description":"VBG-0.78%","value":4},{"name":"REFTOP_VBGADJ_5","description":"VBG-1.56%","value":5},{"name":"REFTOP_VBGADJ_6","description":"VBG-2.34%","value":6},{"name":"REFTOP_VBGADJ_7","description":"VBG-3.12%","value":7}]},{"name":"REFTOP_VBGUP","description":"Status bit that signals the analog bandgap voltage is up and stable. 1 - Stable.","bitOffset":7,"bitWidth":1,"access":"read-write"},{"name":"STOP_MODE_CONFIG","description":"Configure the analog behavior in stop mode.","bitOffset":10,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"STOP_MODE_CONFIG_0","description":"SUSPEND (DSM)","value":0},{"name":"STANDBY","description":"Analog regulators are ON.","value":1},{"name":"STOP_MODE_CONFIG_2","description":"STOP (lower power)","value":2},{"name":"STOP_MODE_CONFIG_3","description":"STOP (very lower power)","value":3}]},{"name":"DISCON_HIGH_SNVS","description":"This bit controls a switch from VDD_HIGH_IN to VDD_SNVS_IN.","bitOffset":12,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISCON_HIGH_SNVS_0","description":"Turn on the switch","value":0},{"name":"DISCON_HIGH_SNVS_1","description":"Turn off the switch","value":1}]},{"name":"OSC_I","description":"This field determines the bias current in the 24MHz oscillator","bitOffset":13,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"NOMINAL","description":"Nominal","value":0},{"name":"MINUS_12_5_PERCENT","description":"Decrease current by 12.5%","value":1},{"name":"MINUS_25_PERCENT","description":"Decrease current by 25.0%","value":2},{"name":"MINUS_37_5_PERCENT","description":"Decrease current by 37.5%","value":3}]},{"name":"OSC_XTALOK","description":"Status bit that signals that the output of the 24-MHz crystal oscillator is stable","bitOffset":15,"bitWidth":1,"access":"read-only"},{"name":"OSC_XTALOK_EN","description":"This bit enables the detector that signals when the 24MHz crystal oscillator is stable","bitOffset":16,"bitWidth":1,"access":"read-write"},{"name":"CLKGATE_CTRL","description":"This bit allows disabling the clock gate (always ungated) for the xtal 24MHz clock that clocks the digital logic in the analog block","bitOffset":25,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ALLOW_AUTO_GATE","description":"Allow the logic to automatically gate the clock when the XTAL is powered down.","value":0},{"name":"NO_AUTO_GATE","description":"Prevent the logic from ever gating off the clock.","value":1}]},{"name":"CLKGATE_DELAY","description":"This field specifies the delay between powering up the XTAL 24MHz clock and releasing the clock to the digital logic inside the analog block","bitOffset":26,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"CLKGATE_DELAY_0","description":"0.5ms","value":0},{"name":"CLKGATE_DELAY_1","description":"1.0ms","value":1},{"name":"CLKGATE_DELAY_2","description":"2.0ms","value":2},{"name":"CLKGATE_DELAY_3","description":"3.0ms","value":3},{"name":"CLKGATE_DELAY_4","description":"4.0ms","value":4},{"name":"CLKGATE_DELAY_5","description":"5.0ms","value":5},{"name":"CLKGATE_DELAY_6","description":"6.0ms","value":6},{"name":"CLKGATE_DELAY_7","description":"7.0ms","value":7}]},{"name":"RTC_XTAL_SOURCE","description":"This field indicates which chip source is being used for the rtc clock.","bitOffset":29,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"RTC_XTAL_SOURCE_0","description":"Internal ring oscillator","value":0},{"name":"RTC_XTAL_SOURCE_1","description":"RTC_XTAL","value":1}]},{"name":"XTAL_24M_PWD","description":"This field powers down the 24M crystal oscillator if set true.","bitOffset":30,"bitWidth":1,"access":"read-write"},{"name":"VID_PLL_PREDIV","description":"Predivider for the source clock of the PLL's.","bitOffset":31,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"VID_PLL_PREDIV_0","description":"Divide by 1","value":0},{"name":"VID_PLL_PREDIV_1","description":"Divide by 2","value":1}]}]},{"name":"MISC1","description":"Miscellaneous Register 1","addressOffset":352,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"LVDS1_CLK_SEL","description":"This field selects the clk to be routed to anaclk1/1b.Not related to PMU.","bitOffset":0,"bitWidth":5,"access":"read-write","enumeratedValues":[{"name":"ARM_PLL","description":"ARM PLL","value":0},{"name":"SYS_PLL","description":"System PLL","value":1},{"name":"PFD4","description":"ref_pfd4_clk == pll2_pfd0_clk","value":2},{"name":"PFD5","description":"ref_pfd5_clk == pll2_pfd1_clk","value":3},{"name":"PFD6","description":"ref_pfd6_clk == pll2_pfd2_clk","value":4},{"name":"PFD7","description":"ref_pfd7_clk == pll2_pfd3_clk","value":5},{"name":"AUDIO_PLL","description":"Audio PLL","value":6},{"name":"VIDEO_PLL","description":"Video PLL","value":7},{"name":"ETHERNET_REF","description":"ethernet ref clock (ENET_PLL)","value":9},{"name":"USB1_PLL","description":"USB1 PLL clock","value":12},{"name":"USB2_PLL","description":"USB2 PLL clock","value":13},{"name":"PFD0","description":"ref_pfd0_clk == pll3_pfd0_clk","value":14},{"name":"PFD1","description":"ref_pfd1_clk == pll3_pfd1_clk","value":15},{"name":"PFD2","description":"ref_pfd2_clk == pll3_pfd2_clk","value":16},{"name":"PFD3","description":"ref_pfd3_clk == pll3_pfd3_clk","value":17},{"name":"XTAL","description":"xtal (24M)","value":18}]},{"name":"LVDS2_CLK_SEL","description":"This field selects the clk to be routed to anaclk2/2b.Not related to PMU.","bitOffset":5,"bitWidth":5,"access":"read-write","enumeratedValues":[{"name":"ARM_PLL","description":"ARM PLL","value":0},{"name":"SYS_PLL","description":"System PLL","value":1},{"name":"PFD4","description":"ref_pfd4_clk == pll2_pfd0_clk","value":2},{"name":"PFD5","description":"ref_pfd5_clk == pll2_pfd1_clk","value":3},{"name":"PFD6","description":"ref_pfd6_clk == pll2_pfd2_clk","value":4},{"name":"PFD7","description":"ref_pfd7_clk == pll2_pfd3_clk","value":5},{"name":"AUDIO_PLL","description":"Audio PLL","value":6},{"name":"VIDEO_PLL","description":"Video PLL","value":7},{"name":"MLB_PLL","description":"MLB PLL","value":8},{"name":"ETHERNET_REF","description":"ethernet ref clock (ENET_PLL)","value":9},{"name":"PCIE_REF","description":"PCIe ref clock (125M)","value":10},{"name":"SATA_REF","description":"SATA ref clock (100M)","value":11},{"name":"USB1_PLL","description":"USB1 PLL clock","value":12},{"name":"USB2_PLL","description":"USB2 PLL clock","value":13},{"name":"PFD0","description":"ref_pfd0_clk == pll3_pfd0_clk","value":14},{"name":"PFD1","description":"ref_pfd1_clk == pll3_pfd1_clk","value":15},{"name":"PFD2","description":"ref_pfd2_clk == pll3_pfd2_clk","value":16},{"name":"PFD3","description":"ref_pfd3_clk == pll3_pfd3_clk","value":17},{"name":"XTAL","description":"xtal (24M)","value":18},{"name":"LVDS1","description":"LVDS1 (loopback)","value":19},{"name":"LVDS2","description":"LVDS2 (not useful)","value":20}]},{"name":"LVDSCLK1_OBEN","description":"This enables the LVDS output buffer for anaclk1/1b","bitOffset":10,"bitWidth":1,"access":"read-write"},{"name":"LVDSCLK2_OBEN","description":"This enables the LVDS output buffer for anaclk2/2b","bitOffset":11,"bitWidth":1,"access":"read-write"},{"name":"LVDSCLK1_IBEN","description":"This enables the LVDS input buffer for anaclk1/1b","bitOffset":12,"bitWidth":1,"access":"read-write"},{"name":"LVDSCLK2_IBEN","description":"This enables the LVDS input buffer for anaclk2/2b","bitOffset":13,"bitWidth":1,"access":"read-write"},{"name":"PFD_480_AUTOGATE_EN","description":"This enables a feature that will clkgate (reset) all PFD_480 clocks anytime the USB1_PLL_480 is unlocked or powered off","bitOffset":16,"bitWidth":1,"access":"read-write"},{"name":"PFD_528_AUTOGATE_EN","description":"This enables a feature that will clkgate (reset) all PFD_528 clocks anytime the PLL_528 is unlocked or powered off","bitOffset":17,"bitWidth":1,"access":"read-write"},{"name":"IRQ_TEMPPANIC","description":"This status bit is set to one when the temperature sensor panic interrupt asserts for a panic high temperature","bitOffset":27,"bitWidth":1,"access":"read-write"},{"name":"IRQ_TEMPLOW","description":"This status bit is set to one when the temperature sensor low interrupt asserts for low temperature","bitOffset":28,"bitWidth":1,"access":"read-write"},{"name":"IRQ_TEMPHIGH","description":"This status bit is set to one when the temperature sensor high interrupt asserts for high temperature","bitOffset":29,"bitWidth":1,"access":"read-write"},{"name":"IRQ_ANA_BO","description":"This status bit is set to one when when any of the analog regulator brownout interrupts assert","bitOffset":30,"bitWidth":1,"access":"read-write"},{"name":"IRQ_DIG_BO","description":"This status bit is set to one when when any of the digital regulator brownout interrupts assert","bitOffset":31,"bitWidth":1,"access":"read-write"}]},{"name":"MISC1_SET","description":"Miscellaneous Register 1","addressOffset":356,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"LVDS1_CLK_SEL","description":"This field selects the clk to be routed to anaclk1/1b.Not related to PMU.","bitOffset":0,"bitWidth":5,"access":"read-write","enumeratedValues":[{"name":"ARM_PLL","description":"ARM PLL","value":0},{"name":"SYS_PLL","description":"System PLL","value":1},{"name":"PFD4","description":"ref_pfd4_clk == pll2_pfd0_clk","value":2},{"name":"PFD5","description":"ref_pfd5_clk == pll2_pfd1_clk","value":3},{"name":"PFD6","description":"ref_pfd6_clk == pll2_pfd2_clk","value":4},{"name":"PFD7","description":"ref_pfd7_clk == pll2_pfd3_clk","value":5},{"name":"AUDIO_PLL","description":"Audio PLL","value":6},{"name":"VIDEO_PLL","description":"Video PLL","value":7},{"name":"ETHERNET_REF","description":"ethernet ref clock (ENET_PLL)","value":9},{"name":"USB1_PLL","description":"USB1 PLL clock","value":12},{"name":"USB2_PLL","description":"USB2 PLL clock","value":13},{"name":"PFD0","description":"ref_pfd0_clk == pll3_pfd0_clk","value":14},{"name":"PFD1","description":"ref_pfd1_clk == pll3_pfd1_clk","value":15},{"name":"PFD2","description":"ref_pfd2_clk == pll3_pfd2_clk","value":16},{"name":"PFD3","description":"ref_pfd3_clk == pll3_pfd3_clk","value":17},{"name":"XTAL","description":"xtal (24M)","value":18}]},{"name":"LVDS2_CLK_SEL","description":"This field selects the clk to be routed to anaclk2/2b.Not related to PMU.","bitOffset":5,"bitWidth":5,"access":"read-write","enumeratedValues":[{"name":"ARM_PLL","description":"ARM PLL","value":0},{"name":"SYS_PLL","description":"System PLL","value":1},{"name":"PFD4","description":"ref_pfd4_clk == pll2_pfd0_clk","value":2},{"name":"PFD5","description":"ref_pfd5_clk == pll2_pfd1_clk","value":3},{"name":"PFD6","description":"ref_pfd6_clk == pll2_pfd2_clk","value":4},{"name":"PFD7","description":"ref_pfd7_clk == pll2_pfd3_clk","value":5},{"name":"AUDIO_PLL","description":"Audio PLL","value":6},{"name":"VIDEO_PLL","description":"Video PLL","value":7},{"name":"MLB_PLL","description":"MLB PLL","value":8},{"name":"ETHERNET_REF","description":"ethernet ref clock (ENET_PLL)","value":9},{"name":"PCIE_REF","description":"PCIe ref clock (125M)","value":10},{"name":"SATA_REF","description":"SATA ref clock (100M)","value":11},{"name":"USB1_PLL","description":"USB1 PLL clock","value":12},{"name":"USB2_PLL","description":"USB2 PLL clock","value":13},{"name":"PFD0","description":"ref_pfd0_clk == pll3_pfd0_clk","value":14},{"name":"PFD1","description":"ref_pfd1_clk == pll3_pfd1_clk","value":15},{"name":"PFD2","description":"ref_pfd2_clk == pll3_pfd2_clk","value":16},{"name":"PFD3","description":"ref_pfd3_clk == pll3_pfd3_clk","value":17},{"name":"XTAL","description":"xtal (24M)","value":18},{"name":"LVDS1","description":"LVDS1 (loopback)","value":19},{"name":"LVDS2","description":"LVDS2 (not useful)","value":20}]},{"name":"LVDSCLK1_OBEN","description":"This enables the LVDS output buffer for anaclk1/1b","bitOffset":10,"bitWidth":1,"access":"read-write"},{"name":"LVDSCLK2_OBEN","description":"This enables the LVDS output buffer for anaclk2/2b","bitOffset":11,"bitWidth":1,"access":"read-write"},{"name":"LVDSCLK1_IBEN","description":"This enables the LVDS input buffer for anaclk1/1b","bitOffset":12,"bitWidth":1,"access":"read-write"},{"name":"LVDSCLK2_IBEN","description":"This enables the LVDS input buffer for anaclk2/2b","bitOffset":13,"bitWidth":1,"access":"read-write"},{"name":"PFD_480_AUTOGATE_EN","description":"This enables a feature that will clkgate (reset) all PFD_480 clocks anytime the USB1_PLL_480 is unlocked or powered off","bitOffset":16,"bitWidth":1,"access":"read-write"},{"name":"PFD_528_AUTOGATE_EN","description":"This enables a feature that will clkgate (reset) all PFD_528 clocks anytime the PLL_528 is unlocked or powered off","bitOffset":17,"bitWidth":1,"access":"read-write"},{"name":"IRQ_TEMPPANIC","description":"This status bit is set to one when the temperature sensor panic interrupt asserts for a panic high temperature","bitOffset":27,"bitWidth":1,"access":"read-write"},{"name":"IRQ_TEMPLOW","description":"This status bit is set to one when the temperature sensor low interrupt asserts for low temperature","bitOffset":28,"bitWidth":1,"access":"read-write"},{"name":"IRQ_TEMPHIGH","description":"This status bit is set to one when the temperature sensor high interrupt asserts for high temperature","bitOffset":29,"bitWidth":1,"access":"read-write"},{"name":"IRQ_ANA_BO","description":"This status bit is set to one when when any of the analog regulator brownout interrupts assert","bitOffset":30,"bitWidth":1,"access":"read-write"},{"name":"IRQ_DIG_BO","description":"This status bit is set to one when when any of the digital regulator brownout interrupts assert","bitOffset":31,"bitWidth":1,"access":"read-write"}]},{"name":"MISC1_CLR","description":"Miscellaneous Register 1","addressOffset":360,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"LVDS1_CLK_SEL","description":"This field selects the clk to be routed to anaclk1/1b.Not related to PMU.","bitOffset":0,"bitWidth":5,"access":"read-write","enumeratedValues":[{"name":"ARM_PLL","description":"ARM PLL","value":0},{"name":"SYS_PLL","description":"System PLL","value":1},{"name":"PFD4","description":"ref_pfd4_clk == pll2_pfd0_clk","value":2},{"name":"PFD5","description":"ref_pfd5_clk == pll2_pfd1_clk","value":3},{"name":"PFD6","description":"ref_pfd6_clk == pll2_pfd2_clk","value":4},{"name":"PFD7","description":"ref_pfd7_clk == pll2_pfd3_clk","value":5},{"name":"AUDIO_PLL","description":"Audio PLL","value":6},{"name":"VIDEO_PLL","description":"Video PLL","value":7},{"name":"ETHERNET_REF","description":"ethernet ref clock (ENET_PLL)","value":9},{"name":"USB1_PLL","description":"USB1 PLL clock","value":12},{"name":"USB2_PLL","description":"USB2 PLL clock","value":13},{"name":"PFD0","description":"ref_pfd0_clk == pll3_pfd0_clk","value":14},{"name":"PFD1","description":"ref_pfd1_clk == pll3_pfd1_clk","value":15},{"name":"PFD2","description":"ref_pfd2_clk == pll3_pfd2_clk","value":16},{"name":"PFD3","description":"ref_pfd3_clk == pll3_pfd3_clk","value":17},{"name":"XTAL","description":"xtal (24M)","value":18}]},{"name":"LVDS2_CLK_SEL","description":"This field selects the clk to be routed to anaclk2/2b.Not related to PMU.","bitOffset":5,"bitWidth":5,"access":"read-write","enumeratedValues":[{"name":"ARM_PLL","description":"ARM PLL","value":0},{"name":"SYS_PLL","description":"System PLL","value":1},{"name":"PFD4","description":"ref_pfd4_clk == pll2_pfd0_clk","value":2},{"name":"PFD5","description":"ref_pfd5_clk == pll2_pfd1_clk","value":3},{"name":"PFD6","description":"ref_pfd6_clk == pll2_pfd2_clk","value":4},{"name":"PFD7","description":"ref_pfd7_clk == pll2_pfd3_clk","value":5},{"name":"AUDIO_PLL","description":"Audio PLL","value":6},{"name":"VIDEO_PLL","description":"Video PLL","value":7},{"name":"MLB_PLL","description":"MLB PLL","value":8},{"name":"ETHERNET_REF","description":"ethernet ref clock (ENET_PLL)","value":9},{"name":"PCIE_REF","description":"PCIe ref clock (125M)","value":10},{"name":"SATA_REF","description":"SATA ref clock (100M)","value":11},{"name":"USB1_PLL","description":"USB1 PLL clock","value":12},{"name":"USB2_PLL","description":"USB2 PLL clock","value":13},{"name":"PFD0","description":"ref_pfd0_clk == pll3_pfd0_clk","value":14},{"name":"PFD1","description":"ref_pfd1_clk == pll3_pfd1_clk","value":15},{"name":"PFD2","description":"ref_pfd2_clk == pll3_pfd2_clk","value":16},{"name":"PFD3","description":"ref_pfd3_clk == pll3_pfd3_clk","value":17},{"name":"XTAL","description":"xtal (24M)","value":18},{"name":"LVDS1","description":"LVDS1 (loopback)","value":19},{"name":"LVDS2","description":"LVDS2 (not useful)","value":20}]},{"name":"LVDSCLK1_OBEN","description":"This enables the LVDS output buffer for anaclk1/1b","bitOffset":10,"bitWidth":1,"access":"read-write"},{"name":"LVDSCLK2_OBEN","description":"This enables the LVDS output buffer for anaclk2/2b","bitOffset":11,"bitWidth":1,"access":"read-write"},{"name":"LVDSCLK1_IBEN","description":"This enables the LVDS input buffer for anaclk1/1b","bitOffset":12,"bitWidth":1,"access":"read-write"},{"name":"LVDSCLK2_IBEN","description":"This enables the LVDS input buffer for anaclk2/2b","bitOffset":13,"bitWidth":1,"access":"read-write"},{"name":"PFD_480_AUTOGATE_EN","description":"This enables a feature that will clkgate (reset) all PFD_480 clocks anytime the USB1_PLL_480 is unlocked or powered off","bitOffset":16,"bitWidth":1,"access":"read-write"},{"name":"PFD_528_AUTOGATE_EN","description":"This enables a feature that will clkgate (reset) all PFD_528 clocks anytime the PLL_528 is unlocked or powered off","bitOffset":17,"bitWidth":1,"access":"read-write"},{"name":"IRQ_TEMPPANIC","description":"This status bit is set to one when the temperature sensor panic interrupt asserts for a panic high temperature","bitOffset":27,"bitWidth":1,"access":"read-write"},{"name":"IRQ_TEMPLOW","description":"This status bit is set to one when the temperature sensor low interrupt asserts for low temperature","bitOffset":28,"bitWidth":1,"access":"read-write"},{"name":"IRQ_TEMPHIGH","description":"This status bit is set to one when the temperature sensor high interrupt asserts for high temperature","bitOffset":29,"bitWidth":1,"access":"read-write"},{"name":"IRQ_ANA_BO","description":"This status bit is set to one when when any of the analog regulator brownout interrupts assert","bitOffset":30,"bitWidth":1,"access":"read-write"},{"name":"IRQ_DIG_BO","description":"This status bit is set to one when when any of the digital regulator brownout interrupts assert","bitOffset":31,"bitWidth":1,"access":"read-write"}]},{"name":"MISC1_TOG","description":"Miscellaneous Register 1","addressOffset":364,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"LVDS1_CLK_SEL","description":"This field selects the clk to be routed to anaclk1/1b.Not related to PMU.","bitOffset":0,"bitWidth":5,"access":"read-write","enumeratedValues":[{"name":"ARM_PLL","description":"ARM PLL","value":0},{"name":"SYS_PLL","description":"System PLL","value":1},{"name":"PFD4","description":"ref_pfd4_clk == pll2_pfd0_clk","value":2},{"name":"PFD5","description":"ref_pfd5_clk == pll2_pfd1_clk","value":3},{"name":"PFD6","description":"ref_pfd6_clk == pll2_pfd2_clk","value":4},{"name":"PFD7","description":"ref_pfd7_clk == pll2_pfd3_clk","value":5},{"name":"AUDIO_PLL","description":"Audio PLL","value":6},{"name":"VIDEO_PLL","description":"Video PLL","value":7},{"name":"ETHERNET_REF","description":"ethernet ref clock (ENET_PLL)","value":9},{"name":"USB1_PLL","description":"USB1 PLL clock","value":12},{"name":"USB2_PLL","description":"USB2 PLL clock","value":13},{"name":"PFD0","description":"ref_pfd0_clk == pll3_pfd0_clk","value":14},{"name":"PFD1","description":"ref_pfd1_clk == pll3_pfd1_clk","value":15},{"name":"PFD2","description":"ref_pfd2_clk == pll3_pfd2_clk","value":16},{"name":"PFD3","description":"ref_pfd3_clk == pll3_pfd3_clk","value":17},{"name":"XTAL","description":"xtal (24M)","value":18}]},{"name":"LVDS2_CLK_SEL","description":"This field selects the clk to be routed to anaclk2/2b.Not related to PMU.","bitOffset":5,"bitWidth":5,"access":"read-write","enumeratedValues":[{"name":"ARM_PLL","description":"ARM PLL","value":0},{"name":"SYS_PLL","description":"System PLL","value":1},{"name":"PFD4","description":"ref_pfd4_clk == pll2_pfd0_clk","value":2},{"name":"PFD5","description":"ref_pfd5_clk == pll2_pfd1_clk","value":3},{"name":"PFD6","description":"ref_pfd6_clk == pll2_pfd2_clk","value":4},{"name":"PFD7","description":"ref_pfd7_clk == pll2_pfd3_clk","value":5},{"name":"AUDIO_PLL","description":"Audio PLL","value":6},{"name":"VIDEO_PLL","description":"Video PLL","value":7},{"name":"MLB_PLL","description":"MLB PLL","value":8},{"name":"ETHERNET_REF","description":"ethernet ref clock (ENET_PLL)","value":9},{"name":"PCIE_REF","description":"PCIe ref clock (125M)","value":10},{"name":"SATA_REF","description":"SATA ref clock (100M)","value":11},{"name":"USB1_PLL","description":"USB1 PLL clock","value":12},{"name":"USB2_PLL","description":"USB2 PLL clock","value":13},{"name":"PFD0","description":"ref_pfd0_clk == pll3_pfd0_clk","value":14},{"name":"PFD1","description":"ref_pfd1_clk == pll3_pfd1_clk","value":15},{"name":"PFD2","description":"ref_pfd2_clk == pll3_pfd2_clk","value":16},{"name":"PFD3","description":"ref_pfd3_clk == pll3_pfd3_clk","value":17},{"name":"XTAL","description":"xtal (24M)","value":18},{"name":"LVDS1","description":"LVDS1 (loopback)","value":19},{"name":"LVDS2","description":"LVDS2 (not useful)","value":20}]},{"name":"LVDSCLK1_OBEN","description":"This enables the LVDS output buffer for anaclk1/1b","bitOffset":10,"bitWidth":1,"access":"read-write"},{"name":"LVDSCLK2_OBEN","description":"This enables the LVDS output buffer for anaclk2/2b","bitOffset":11,"bitWidth":1,"access":"read-write"},{"name":"LVDSCLK1_IBEN","description":"This enables the LVDS input buffer for anaclk1/1b","bitOffset":12,"bitWidth":1,"access":"read-write"},{"name":"LVDSCLK2_IBEN","description":"This enables the LVDS input buffer for anaclk2/2b","bitOffset":13,"bitWidth":1,"access":"read-write"},{"name":"PFD_480_AUTOGATE_EN","description":"This enables a feature that will clkgate (reset) all PFD_480 clocks anytime the USB1_PLL_480 is unlocked or powered off","bitOffset":16,"bitWidth":1,"access":"read-write"},{"name":"PFD_528_AUTOGATE_EN","description":"This enables a feature that will clkgate (reset) all PFD_528 clocks anytime the PLL_528 is unlocked or powered off","bitOffset":17,"bitWidth":1,"access":"read-write"},{"name":"IRQ_TEMPPANIC","description":"This status bit is set to one when the temperature sensor panic interrupt asserts for a panic high temperature","bitOffset":27,"bitWidth":1,"access":"read-write"},{"name":"IRQ_TEMPLOW","description":"This status bit is set to one when the temperature sensor low interrupt asserts for low temperature","bitOffset":28,"bitWidth":1,"access":"read-write"},{"name":"IRQ_TEMPHIGH","description":"This status bit is set to one when the temperature sensor high interrupt asserts for high temperature","bitOffset":29,"bitWidth":1,"access":"read-write"},{"name":"IRQ_ANA_BO","description":"This status bit is set to one when when any of the analog regulator brownout interrupts assert","bitOffset":30,"bitWidth":1,"access":"read-write"},{"name":"IRQ_DIG_BO","description":"This status bit is set to one when when any of the digital regulator brownout interrupts assert","bitOffset":31,"bitWidth":1,"access":"read-write"}]},{"name":"MISC2","description":"Miscellaneous Control Register","addressOffset":368,"size":32,"access":"read-write","resetValue":"0x272727","resetMask":"0xFFFFFFFF","fields":[{"name":"REG0_BO_OFFSET","description":"This field defines the brown out voltage offset for the CORE power domain","bitOffset":0,"bitWidth":3,"access":"read-only","enumeratedValues":[{"name":"REG0_BO_OFFSET_4","description":"Brownout offset = 0.100V","value":4},{"name":"REG0_BO_OFFSET_7","description":"Brownout offset = 0.175V","value":7}]},{"name":"REG0_BO_STATUS","description":"Reg0 brownout status bit.","bitOffset":3,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"REG0_BO_STATUS_1","description":"Brownout, supply is below target minus brownout offset.","value":1}]},{"name":"REG0_ENABLE_BO","description":"Enables the brownout detection.","bitOffset":5,"bitWidth":1,"access":"read-write"},{"name":"PLL3_disable","description":"Default value of \"0\"","bitOffset":7,"bitWidth":1,"access":"read-write"},{"name":"REG1_BO_OFFSET","description":"This field defines the brown out voltage offset for the xPU power domain","bitOffset":8,"bitWidth":3,"access":"read-only","enumeratedValues":[{"name":"REG1_BO_OFFSET_4","description":"Brownout offset = 0.100V","value":4},{"name":"REG1_BO_OFFSET_7","description":"Brownout offset = 0.175V","value":7}]},{"name":"REG1_BO_STATUS","description":"Reg1 brownout status bit.","bitOffset":11,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"REG1_BO_STATUS_1","description":"Brownout, supply is below target minus brownout offset.","value":1}]},{"name":"REG1_ENABLE_BO","description":"Enables the brownout detection.","bitOffset":13,"bitWidth":1,"access":"read-write"},{"name":"AUDIO_DIV_LSB","description":"LSB of Post-divider for Audio PLL","bitOffset":15,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"AUDIO_DIV_LSB_0","description":"divide by 1 (Default)","value":0},{"name":"AUDIO_DIV_LSB_1","description":"divide by 2","value":1}]},{"name":"REG2_BO_OFFSET","description":"This field defines the brown out voltage offset for the xPU power domain","bitOffset":16,"bitWidth":3,"access":"read-only","enumeratedValues":[{"name":"REG2_BO_OFFSET_4","description":"Brownout offset = 0.100V","value":4},{"name":"REG2_BO_OFFSET_7","description":"Brownout offset = 0.175V","value":7}]},{"name":"REG2_BO_STATUS","description":"Reg2 brownout status bit.","bitOffset":19,"bitWidth":1,"access":"read-only"},{"name":"REG2_ENABLE_BO","description":"Enables the brownout detection.","bitOffset":21,"bitWidth":1,"access":"read-write"},{"name":"REG2_OK","description":"Signals that the voltage is above the brownout level for the SOC supply","bitOffset":22,"bitWidth":1,"access":"read-only"},{"name":"AUDIO_DIV_MSB","description":"MSB of Post-divider for Audio PLL","bitOffset":23,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"AUDIO_DIV_MSB_0","description":"divide by 1 (Default)","value":0},{"name":"AUDIO_DIV_MSB_1","description":"divide by 2","value":1}]},{"name":"REG0_STEP_TIME","description":"Number of clock periods (24MHz clock).","bitOffset":24,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"64_CLOCKS","description":"64","value":0},{"name":"128_CLOCKS","description":"128","value":1},{"name":"256_CLOCKS","description":"256","value":2},{"name":"512_CLOCKS","description":"512","value":3}]},{"name":"REG1_STEP_TIME","description":"Number of clock periods (24MHz clock).","bitOffset":26,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"64_CLOCKS","description":"64","value":0},{"name":"128_CLOCKS","description":"128","value":1},{"name":"256_CLOCKS","description":"256","value":2},{"name":"512_CLOCKS","description":"512","value":3}]},{"name":"REG2_STEP_TIME","description":"Number of clock periods (24MHz clock).","bitOffset":28,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"64_CLOCKS","description":"64","value":0},{"name":"128_CLOCKS","description":"128","value":1},{"name":"256_CLOCKS","description":"256","value":2},{"name":"512_CLOCKS","description":"512","value":3}]},{"name":"VIDEO_DIV","description":"Post-divider for video","bitOffset":30,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"VIDEO_DIV_0","description":"divide by 1 (Default)","value":0},{"name":"VIDEO_DIV_1","description":"divide by 2","value":1},{"name":"VIDEO_DIV_2","description":"divide by 1","value":2},{"name":"VIDEO_DIV_3","description":"divide by 4","value":3}]}]},{"name":"MISC2_SET","description":"Miscellaneous Control Register","addressOffset":372,"size":32,"access":"read-write","resetValue":"0x272727","resetMask":"0xFFFFFFFF","fields":[{"name":"REG0_BO_OFFSET","description":"This field defines the brown out voltage offset for the CORE power domain","bitOffset":0,"bitWidth":3,"access":"read-only","enumeratedValues":[{"name":"REG0_BO_OFFSET_4","description":"Brownout offset = 0.100V","value":4},{"name":"REG0_BO_OFFSET_7","description":"Brownout offset = 0.175V","value":7}]},{"name":"REG0_BO_STATUS","description":"Reg0 brownout status bit.","bitOffset":3,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"REG0_BO_STATUS_1","description":"Brownout, supply is below target minus brownout offset.","value":1}]},{"name":"REG0_ENABLE_BO","description":"Enables the brownout detection.","bitOffset":5,"bitWidth":1,"access":"read-write"},{"name":"PLL3_disable","description":"Default value of \"0\"","bitOffset":7,"bitWidth":1,"access":"read-write"},{"name":"REG1_BO_OFFSET","description":"This field defines the brown out voltage offset for the xPU power domain","bitOffset":8,"bitWidth":3,"access":"read-only","enumeratedValues":[{"name":"REG1_BO_OFFSET_4","description":"Brownout offset = 0.100V","value":4},{"name":"REG1_BO_OFFSET_7","description":"Brownout offset = 0.175V","value":7}]},{"name":"REG1_BO_STATUS","description":"Reg1 brownout status bit.","bitOffset":11,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"REG1_BO_STATUS_1","description":"Brownout, supply is below target minus brownout offset.","value":1}]},{"name":"REG1_ENABLE_BO","description":"Enables the brownout detection.","bitOffset":13,"bitWidth":1,"access":"read-write"},{"name":"AUDIO_DIV_LSB","description":"LSB of Post-divider for Audio PLL","bitOffset":15,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"AUDIO_DIV_LSB_0","description":"divide by 1 (Default)","value":0},{"name":"AUDIO_DIV_LSB_1","description":"divide by 2","value":1}]},{"name":"REG2_BO_OFFSET","description":"This field defines the brown out voltage offset for the xPU power domain","bitOffset":16,"bitWidth":3,"access":"read-only","enumeratedValues":[{"name":"REG2_BO_OFFSET_4","description":"Brownout offset = 0.100V","value":4},{"name":"REG2_BO_OFFSET_7","description":"Brownout offset = 0.175V","value":7}]},{"name":"REG2_BO_STATUS","description":"Reg2 brownout status bit.","bitOffset":19,"bitWidth":1,"access":"read-only"},{"name":"REG2_ENABLE_BO","description":"Enables the brownout detection.","bitOffset":21,"bitWidth":1,"access":"read-write"},{"name":"REG2_OK","description":"Signals that the voltage is above the brownout level for the SOC supply","bitOffset":22,"bitWidth":1,"access":"read-only"},{"name":"AUDIO_DIV_MSB","description":"MSB of Post-divider for Audio PLL","bitOffset":23,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"AUDIO_DIV_MSB_0","description":"divide by 1 (Default)","value":0},{"name":"AUDIO_DIV_MSB_1","description":"divide by 2","value":1}]},{"name":"REG0_STEP_TIME","description":"Number of clock periods (24MHz clock).","bitOffset":24,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"64_CLOCKS","description":"64","value":0},{"name":"128_CLOCKS","description":"128","value":1},{"name":"256_CLOCKS","description":"256","value":2},{"name":"512_CLOCKS","description":"512","value":3}]},{"name":"REG1_STEP_TIME","description":"Number of clock periods (24MHz clock).","bitOffset":26,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"64_CLOCKS","description":"64","value":0},{"name":"128_CLOCKS","description":"128","value":1},{"name":"256_CLOCKS","description":"256","value":2},{"name":"512_CLOCKS","description":"512","value":3}]},{"name":"REG2_STEP_TIME","description":"Number of clock periods (24MHz clock).","bitOffset":28,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"64_CLOCKS","description":"64","value":0},{"name":"128_CLOCKS","description":"128","value":1},{"name":"256_CLOCKS","description":"256","value":2},{"name":"512_CLOCKS","description":"512","value":3}]},{"name":"VIDEO_DIV","description":"Post-divider for video","bitOffset":30,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"VIDEO_DIV_0","description":"divide by 1 (Default)","value":0},{"name":"VIDEO_DIV_1","description":"divide by 2","value":1},{"name":"VIDEO_DIV_2","description":"divide by 1","value":2},{"name":"VIDEO_DIV_3","description":"divide by 4","value":3}]}]},{"name":"MISC2_CLR","description":"Miscellaneous Control Register","addressOffset":376,"size":32,"access":"read-write","resetValue":"0x272727","resetMask":"0xFFFFFFFF","fields":[{"name":"REG0_BO_OFFSET","description":"This field defines the brown out voltage offset for the CORE power domain","bitOffset":0,"bitWidth":3,"access":"read-only","enumeratedValues":[{"name":"REG0_BO_OFFSET_4","description":"Brownout offset = 0.100V","value":4},{"name":"REG0_BO_OFFSET_7","description":"Brownout offset = 0.175V","value":7}]},{"name":"REG0_BO_STATUS","description":"Reg0 brownout status bit.","bitOffset":3,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"REG0_BO_STATUS_1","description":"Brownout, supply is below target minus brownout offset.","value":1}]},{"name":"REG0_ENABLE_BO","description":"Enables the brownout detection.","bitOffset":5,"bitWidth":1,"access":"read-write"},{"name":"PLL3_disable","description":"Default value of \"0\"","bitOffset":7,"bitWidth":1,"access":"read-write"},{"name":"REG1_BO_OFFSET","description":"This field defines the brown out voltage offset for the xPU power domain","bitOffset":8,"bitWidth":3,"access":"read-only","enumeratedValues":[{"name":"REG1_BO_OFFSET_4","description":"Brownout offset = 0.100V","value":4},{"name":"REG1_BO_OFFSET_7","description":"Brownout offset = 0.175V","value":7}]},{"name":"REG1_BO_STATUS","description":"Reg1 brownout status bit.","bitOffset":11,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"REG1_BO_STATUS_1","description":"Brownout, supply is below target minus brownout offset.","value":1}]},{"name":"REG1_ENABLE_BO","description":"Enables the brownout detection.","bitOffset":13,"bitWidth":1,"access":"read-write"},{"name":"AUDIO_DIV_LSB","description":"LSB of Post-divider for Audio PLL","bitOffset":15,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"AUDIO_DIV_LSB_0","description":"divide by 1 (Default)","value":0},{"name":"AUDIO_DIV_LSB_1","description":"divide by 2","value":1}]},{"name":"REG2_BO_OFFSET","description":"This field defines the brown out voltage offset for the xPU power domain","bitOffset":16,"bitWidth":3,"access":"read-only","enumeratedValues":[{"name":"REG2_BO_OFFSET_4","description":"Brownout offset = 0.100V","value":4},{"name":"REG2_BO_OFFSET_7","description":"Brownout offset = 0.175V","value":7}]},{"name":"REG2_BO_STATUS","description":"Reg2 brownout status bit.","bitOffset":19,"bitWidth":1,"access":"read-only"},{"name":"REG2_ENABLE_BO","description":"Enables the brownout detection.","bitOffset":21,"bitWidth":1,"access":"read-write"},{"name":"REG2_OK","description":"Signals that the voltage is above the brownout level for the SOC supply","bitOffset":22,"bitWidth":1,"access":"read-only"},{"name":"AUDIO_DIV_MSB","description":"MSB of Post-divider for Audio PLL","bitOffset":23,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"AUDIO_DIV_MSB_0","description":"divide by 1 (Default)","value":0},{"name":"AUDIO_DIV_MSB_1","description":"divide by 2","value":1}]},{"name":"REG0_STEP_TIME","description":"Number of clock periods (24MHz clock).","bitOffset":24,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"64_CLOCKS","description":"64","value":0},{"name":"128_CLOCKS","description":"128","value":1},{"name":"256_CLOCKS","description":"256","value":2},{"name":"512_CLOCKS","description":"512","value":3}]},{"name":"REG1_STEP_TIME","description":"Number of clock periods (24MHz clock).","bitOffset":26,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"64_CLOCKS","description":"64","value":0},{"name":"128_CLOCKS","description":"128","value":1},{"name":"256_CLOCKS","description":"256","value":2},{"name":"512_CLOCKS","description":"512","value":3}]},{"name":"REG2_STEP_TIME","description":"Number of clock periods (24MHz clock).","bitOffset":28,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"64_CLOCKS","description":"64","value":0},{"name":"128_CLOCKS","description":"128","value":1},{"name":"256_CLOCKS","description":"256","value":2},{"name":"512_CLOCKS","description":"512","value":3}]},{"name":"VIDEO_DIV","description":"Post-divider for video","bitOffset":30,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"VIDEO_DIV_0","description":"divide by 1 (Default)","value":0},{"name":"VIDEO_DIV_1","description":"divide by 2","value":1},{"name":"VIDEO_DIV_2","description":"divide by 1","value":2},{"name":"VIDEO_DIV_3","description":"divide by 4","value":3}]}]},{"name":"MISC2_TOG","description":"Miscellaneous Control Register","addressOffset":380,"size":32,"access":"read-write","resetValue":"0x272727","resetMask":"0xFFFFFFFF","fields":[{"name":"REG0_BO_OFFSET","description":"This field defines the brown out voltage offset for the CORE power domain","bitOffset":0,"bitWidth":3,"access":"read-only","enumeratedValues":[{"name":"REG0_BO_OFFSET_4","description":"Brownout offset = 0.100V","value":4},{"name":"REG0_BO_OFFSET_7","description":"Brownout offset = 0.175V","value":7}]},{"name":"REG0_BO_STATUS","description":"Reg0 brownout status bit.","bitOffset":3,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"REG0_BO_STATUS_1","description":"Brownout, supply is below target minus brownout offset.","value":1}]},{"name":"REG0_ENABLE_BO","description":"Enables the brownout detection.","bitOffset":5,"bitWidth":1,"access":"read-write"},{"name":"PLL3_disable","description":"Default value of \"0\"","bitOffset":7,"bitWidth":1,"access":"read-write"},{"name":"REG1_BO_OFFSET","description":"This field defines the brown out voltage offset for the xPU power domain","bitOffset":8,"bitWidth":3,"access":"read-only","enumeratedValues":[{"name":"REG1_BO_OFFSET_4","description":"Brownout offset = 0.100V","value":4},{"name":"REG1_BO_OFFSET_7","description":"Brownout offset = 0.175V","value":7}]},{"name":"REG1_BO_STATUS","description":"Reg1 brownout status bit.","bitOffset":11,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"REG1_BO_STATUS_1","description":"Brownout, supply is below target minus brownout offset.","value":1}]},{"name":"REG1_ENABLE_BO","description":"Enables the brownout detection.","bitOffset":13,"bitWidth":1,"access":"read-write"},{"name":"AUDIO_DIV_LSB","description":"LSB of Post-divider for Audio PLL","bitOffset":15,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"AUDIO_DIV_LSB_0","description":"divide by 1 (Default)","value":0},{"name":"AUDIO_DIV_LSB_1","description":"divide by 2","value":1}]},{"name":"REG2_BO_OFFSET","description":"This field defines the brown out voltage offset for the xPU power domain","bitOffset":16,"bitWidth":3,"access":"read-only","enumeratedValues":[{"name":"REG2_BO_OFFSET_4","description":"Brownout offset = 0.100V","value":4},{"name":"REG2_BO_OFFSET_7","description":"Brownout offset = 0.175V","value":7}]},{"name":"REG2_BO_STATUS","description":"Reg2 brownout status bit.","bitOffset":19,"bitWidth":1,"access":"read-only"},{"name":"REG2_ENABLE_BO","description":"Enables the brownout detection.","bitOffset":21,"bitWidth":1,"access":"read-write"},{"name":"REG2_OK","description":"Signals that the voltage is above the brownout level for the SOC supply","bitOffset":22,"bitWidth":1,"access":"read-only"},{"name":"AUDIO_DIV_MSB","description":"MSB of Post-divider for Audio PLL","bitOffset":23,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"AUDIO_DIV_MSB_0","description":"divide by 1 (Default)","value":0},{"name":"AUDIO_DIV_MSB_1","description":"divide by 2","value":1}]},{"name":"REG0_STEP_TIME","description":"Number of clock periods (24MHz clock).","bitOffset":24,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"64_CLOCKS","description":"64","value":0},{"name":"128_CLOCKS","description":"128","value":1},{"name":"256_CLOCKS","description":"256","value":2},{"name":"512_CLOCKS","description":"512","value":3}]},{"name":"REG1_STEP_TIME","description":"Number of clock periods (24MHz clock).","bitOffset":26,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"64_CLOCKS","description":"64","value":0},{"name":"128_CLOCKS","description":"128","value":1},{"name":"256_CLOCKS","description":"256","value":2},{"name":"512_CLOCKS","description":"512","value":3}]},{"name":"REG2_STEP_TIME","description":"Number of clock periods (24MHz clock).","bitOffset":28,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"64_CLOCKS","description":"64","value":0},{"name":"128_CLOCKS","description":"128","value":1},{"name":"256_CLOCKS","description":"256","value":2},{"name":"512_CLOCKS","description":"512","value":3}]},{"name":"VIDEO_DIV","description":"Post-divider for video","bitOffset":30,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"VIDEO_DIV_0","description":"divide by 1 (Default)","value":0},{"name":"VIDEO_DIV_1","description":"divide by 2","value":1},{"name":"VIDEO_DIV_2","description":"divide by 1","value":2},{"name":"VIDEO_DIV_3","description":"divide by 4","value":3}]}]}],"addressBlock":{"offset":"0","size":"0x180","usage":"registers"}}