INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 13:50:25 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.603ns  (required time - arrival time)
  Source:                 buffer49/outs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.350ns period=12.700ns})
  Destination:            buffer27/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.350ns period=12.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.700ns  (clk rise@12.700ns - clk rise@0.000ns)
  Data Path Delay:        9.844ns  (logic 2.858ns (29.033%)  route 6.986ns (70.967%))
  Logic Levels:           27  (CARRY4=9 LUT3=4 LUT4=1 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 13.183 - 12.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1618, unset)         0.508     0.508    buffer49/clk
                         FDRE                                         r  buffer49/outs_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer49/outs_reg[5]/Q
                         net (fo=2, unplaced)         0.471     1.233    addi14/Q[4]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.263     1.496 r  addi14/a_storeAddr[6]_INST_0_i_21/CO[3]
                         net (fo=1, unplaced)         0.007     1.503    addi14/a_storeAddr[6]_INST_0_i_21_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.553 r  addi14/a_storeAddr[6]_INST_0_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     1.553    addi14/a_storeAddr[6]_INST_0_i_20_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.603 r  addi14/Memory_reg[0][19]_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     1.603    addi14/Memory_reg[0][19]_i_19_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     1.757 r  addi14/Memory_reg[0][23]_i_19/O[3]
                         net (fo=5, unplaced)         0.484     2.241    shli4/result[15]
                         LUT4 (Prop_lut4_I3_O)        0.120     2.361 r  shli4/Memory[0][19]_i_13/O
                         net (fo=1, unplaced)         0.459     2.820    addi22/lhs[17]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     3.065 r  addi22/Memory_reg[0][19]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     3.065    addi22/Memory_reg[0][19]_i_10_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     3.219 r  addi22/Memory_reg[0][23]_i_10/O[3]
                         net (fo=1, unplaced)         0.456     3.675    addi17/Memory_reg[0][31]_1[23]
                         LUT6 (Prop_lut6_I5_O)        0.120     3.795 r  addi17/Memory[0][23]_i_6/O
                         net (fo=1, unplaced)         0.000     3.795    addi17/Memory[0][23]_i_6_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     3.968 r  addi17/Memory_reg[0][23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.968    addi17/Memory_reg[0][23]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     4.122 r  addi17/Memory_reg[0][27]_i_1/O[3]
                         net (fo=3, unplaced)         0.474     4.596    buffer0/fifo/result[27]
                         LUT5 (Prop_lut5_I1_O)        0.120     4.716 r  buffer0/fifo/Memory[0][27]_i_1__1/O
                         net (fo=3, unplaced)         0.262     4.978    buffer44/fifo/dataReg_reg[31]_1[27]
                         LUT6 (Prop_lut6_I1_O)        0.043     5.021 r  buffer44/fifo/dataReg[27]_i_1__1/O
                         net (fo=3, unplaced)         0.262     5.283    buffer17/control/outs_reg[31][27]
                         LUT3 (Prop_lut3_I0_O)        0.043     5.326 r  buffer17/control/Memory[2][0]_i_14/O
                         net (fo=1, unplaced)         0.377     5.703    cmpi3/buffer17_outs[27]
                         LUT6 (Prop_lut6_I1_O)        0.043     5.746 r  cmpi3/Memory[2][0]_i_6/O
                         net (fo=1, unplaced)         0.000     5.746    cmpi3/Memory[2][0]_i_6_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.277     6.023 r  cmpi3/Memory_reg[2][0]_i_2/CO[2]
                         net (fo=7, unplaced)         0.279     6.302    buffer97/fifo/result[0]
                         LUT3 (Prop_lut3_I0_O)        0.122     6.424 r  buffer97/fifo/Head[1]_i_8/O
                         net (fo=1, unplaced)         0.244     6.668    buffer97/fifo/buffer97_outs
                         LUT6 (Prop_lut6_I5_O)        0.043     6.711 f  buffer97/fifo/Head[1]_i_5/O
                         net (fo=5, unplaced)         0.272     6.983    buffer47/Head_reg[0]
                         LUT6 (Prop_lut6_I2_O)        0.043     7.026 f  buffer47/Head[0]_i_2__1/O
                         net (fo=7, unplaced)         0.257     7.283    fork28/control/generateBlocks[1].regblock/buffer100_outs_ready
                         LUT6 (Prop_lut6_I2_O)        0.043     7.326 r  fork28/control/generateBlocks[1].regblock/transmitValue_i_7__2/O
                         net (fo=1, unplaced)         0.377     7.703    fork28/control/generateBlocks[2].regblock/transmitValue_reg_3
                         LUT6 (Prop_lut6_I1_O)        0.043     7.746 r  fork28/control/generateBlocks[2].regblock/transmitValue_i_3__28/O
                         net (fo=8, unplaced)         0.282     8.028    fork15/control/generateBlocks[5].regblock/anyBlockStop_28
                         LUT6 (Prop_lut6_I3_O)        0.043     8.071 f  fork15/control/generateBlocks[5].regblock/fullReg_i_2__16/O
                         net (fo=2, unplaced)         0.255     8.326    buffer20/branch_ready__2
                         LUT3 (Prop_lut3_I2_O)        0.043     8.369 r  buffer20/Empty_i_2__7/O
                         net (fo=4, unplaced)         0.268     8.637    fork15/control/generateBlocks[5].regblock/transmitValue_reg_5
                         LUT3 (Prop_lut3_I2_O)        0.043     8.680 r  fork15/control/generateBlocks[5].regblock/transmitValue_i_2__25/O
                         net (fo=2, unplaced)         0.255     8.935    fork15/control/generateBlocks[4].regblock/fullReg_i_5__3
                         LUT6 (Prop_lut6_I1_O)        0.043     8.978 r  fork15/control/generateBlocks[4].regblock/fullReg_i_11/O
                         net (fo=1, unplaced)         0.244     9.222    fork15/control/generateBlocks[7].regblock/fullReg_i_2__5_4
                         LUT6 (Prop_lut6_I5_O)        0.043     9.265 r  fork15/control/generateBlocks[7].regblock/fullReg_i_5__3/O
                         net (fo=1, unplaced)         0.377     9.642    fork15/control/generateBlocks[7].regblock/fullReg_i_5__3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     9.685 r  fork15/control/generateBlocks[7].regblock/fullReg_i_2__5/O
                         net (fo=23, unplaced)        0.307     9.992    fork12/control/generateBlocks[0].regblock/anyBlockStop
                         LUT6 (Prop_lut6_I3_O)        0.043    10.035 r  fork12/control/generateBlocks[0].regblock/dataReg[31]_i_1/O
                         net (fo=32, unplaced)        0.317    10.352    buffer27/E[0]
                         FDRE                                         r  buffer27/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.700    12.700 r  
                                                      0.000    12.700 r  clk (IN)
                         net (fo=1618, unset)         0.483    13.183    buffer27/clk
                         FDRE                                         r  buffer27/dataReg_reg[0]/C
                         clock pessimism              0.000    13.183    
                         clock uncertainty           -0.035    13.147    
                         FDRE (Setup_fdre_C_CE)      -0.192    12.955    buffer27/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.955    
                         arrival time                         -10.352    
  -------------------------------------------------------------------
                         slack                                  2.603    




