

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Sat Aug 12 18:26:36 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        pool
* Solution:       Cp_apc_d1
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 40.00 ns | 34.817 ns |   5.00 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|       12| 0.480 us | 0.480 us |   12|   12|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Row_Loop_Col_Loop  |       10|       10|         4|          1|          1|     8|    yes   |
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.18>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x float]* %max_pool_1_out_1), !map !7"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x float]* %max_pool_1_out_0), !map !14"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x float]* %conv_1_out_3), !map !20"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x float]* %conv_1_out_2), !map !27"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x float]* %conv_1_out_1), !map !33"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x float]* %conv_1_out_0), !map !38"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @max_pool_1_str) nounwind"   --->   Operation 13 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.18ns)   --->   "br label %1" [pooling.cpp:10]   --->   Operation 14 'br' <Predicate = true> <Delay = 1.18>

State 2 <SV = 1> <Delay = 4.40>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten21 = phi i4 [ 0, %0 ], [ %add_ln10, %Col_Loop_end ]" [pooling.cpp:10]   --->   Operation 15 'phi' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%f_0 = phi i2 [ 0, %0 ], [ %select_ln28_9, %Col_Loop_end ]" [pooling.cpp:28]   --->   Operation 16 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 [ 0, %0 ], [ %select_ln13_1, %Col_Loop_end ]" [pooling.cpp:13]   --->   Operation 17 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%r_0 = phi i2 [ 0, %0 ], [ %select_ln13, %Col_Loop_end ]" [pooling.cpp:13]   --->   Operation 18 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%c_0 = phi i2 [ 0, %0 ], [ %c, %Col_Loop_end ]"   --->   Operation 19 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i2 %r_0 to i1" [pooling.cpp:28]   --->   Operation 20 'trunc' 'trunc_ln28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%shl_ln28 = shl i2 %r_0, 1" [pooling.cpp:28]   --->   Operation 21 'shl' 'shl_ln28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.61ns)   --->   "%icmp_ln28 = icmp eq i2 %shl_ln28, 0" [pooling.cpp:28]   --->   Operation 22 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln28_1)   --->   "%or_ln28 = or i2 %shl_ln28, 1" [pooling.cpp:28]   --->   Operation 23 'or' 'or_ln28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.61ns) (out node of the LUT)   --->   "%icmp_ln28_1 = icmp eq i2 %or_ln28, 1" [pooling.cpp:28]   --->   Operation 24 'icmp' 'icmp_ln28_1' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.12ns)   --->   "%icmp_ln10 = icmp eq i4 %indvar_flatten21, -8" [pooling.cpp:10]   --->   Operation 25 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.36ns)   --->   "%add_ln10 = add i4 1, %indvar_flatten21" [pooling.cpp:10]   --->   Operation 26 'add' 'add_ln10' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %2, label %Col_Loop_begin" [pooling.cpp:10]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.00ns)   --->   "%f = add i2 1, %f_0" [pooling.cpp:10]   --->   Operation 28 'add' 'f' <Predicate = (!icmp_ln10)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.12ns)   --->   "%icmp_ln13 = icmp eq i4 %indvar_flatten, 4" [pooling.cpp:13]   --->   Operation 29 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.62ns)   --->   "%select_ln28_8 = select i1 %icmp_ln13, i2 0, i2 %r_0" [pooling.cpp:28]   --->   Operation 30 'select' 'select_ln28_8' <Predicate = (!icmp_ln10)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.62ns)   --->   "%select_ln28_9 = select i1 %icmp_ln13, i2 %f, i2 %f_0" [pooling.cpp:28]   --->   Operation 31 'select' 'select_ln28_9' <Predicate = (!icmp_ln10)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.61ns)   --->   "%xor_ln28 = xor i1 %icmp_ln13, true" [pooling.cpp:28]   --->   Operation 32 'xor' 'xor_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_13)   --->   "%and_ln28_7 = and i1 %trunc_ln28, %xor_ln28" [pooling.cpp:28]   --->   Operation 33 'and' 'and_ln28_7' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.61ns)   --->   "%icmp_ln16 = icmp eq i2 %c_0, -2" [pooling.cpp:16]   --->   Operation 34 'icmp' 'icmp_ln16' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.61ns)   --->   "%and_ln28_8 = and i1 %icmp_ln16, %xor_ln28" [pooling.cpp:28]   --->   Operation 35 'and' 'and_ln28_8' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.00ns)   --->   "%r = add i2 1, %select_ln28_8" [pooling.cpp:13]   --->   Operation 36 'add' 'r' <Predicate = (!icmp_ln10)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_10)   --->   "%or_ln28_10 = or i1 %and_ln28_8, %icmp_ln13" [pooling.cpp:28]   --->   Operation 37 'or' 'or_ln28_10' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln28_10 = select i1 %or_ln28_10, i2 0, i2 %c_0" [pooling.cpp:28]   --->   Operation 38 'select' 'select_ln28_10' <Predicate = (!icmp_ln10)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_13)   --->   "%trunc_ln28_1 = trunc i2 %r to i1" [pooling.cpp:28]   --->   Operation 39 'trunc' 'trunc_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln28_13 = select i1 %and_ln28_8, i1 %trunc_ln28_1, i1 %and_ln28_7" [pooling.cpp:28]   --->   Operation 40 'select' 'select_ln28_13' <Predicate = (!icmp_ln10)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.62ns)   --->   "%select_ln13 = select i1 %and_ln28_8, i2 %r, i2 %select_ln28_8" [pooling.cpp:13]   --->   Operation 41 'select' 'select_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i2 %select_ln28_10 to i1" [pooling.cpp:26]   --->   Operation 42 'trunc' 'trunc_ln26' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_1 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %trunc_ln26, i2 %select_ln28_9)" [pooling.cpp:28]   --->   Operation 43 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i3 %tmp_1 to i64" [pooling.cpp:28]   --->   Operation 44 'zext' 'zext_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr = getelementptr [8 x float]* %conv_1_out_0, i64 0, i64 %zext_ln28_1" [pooling.cpp:28]   --->   Operation 45 'getelementptr' 'conv_1_out_0_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr = getelementptr [8 x float]* %conv_1_out_2, i64 0, i64 %zext_ln28_1" [pooling.cpp:28]   --->   Operation 46 'getelementptr' 'conv_1_out_2_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 47 [2/2] (1.42ns)   --->   "%conv_1_out_0_load = load float* %conv_1_out_0_addr, align 4" [pooling.cpp:28]   --->   Operation 47 'load' 'conv_1_out_0_load' <Predicate = (!icmp_ln10)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 48 [2/2] (1.42ns)   --->   "%conv_1_out_2_load = load float* %conv_1_out_2_addr, align 4" [pooling.cpp:28]   --->   Operation 48 'load' 'conv_1_out_2_load' <Predicate = (!icmp_ln10)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %select_ln28_13, label %branch18, label %branch07" [pooling.cpp:35]   --->   Operation 49 'br' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.00ns)   --->   "%c = add i2 %select_ln28_10, 1" [pooling.cpp:16]   --->   Operation 50 'add' 'c' <Predicate = (!icmp_ln10)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.36ns)   --->   "%add_ln13 = add i4 %indvar_flatten, 1" [pooling.cpp:13]   --->   Operation 51 'add' 'add_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.65ns)   --->   "%select_ln13_1 = select i1 %icmp_ln13, i4 1, i4 %add_ln13" [pooling.cpp:13]   --->   Operation 52 'select' 'select_ln13_1' <Predicate = (!icmp_ln10)> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 18.4>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i2 %select_ln28_9 to i4" [pooling.cpp:28]   --->   Operation 53 'zext' 'zext_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_11)   --->   "%or_ln28_8 = or i1 %icmp_ln13, %icmp_ln28" [pooling.cpp:28]   --->   Operation 54 'or' 'or_ln28_8' <Predicate = (!icmp_ln10 & !and_ln28_8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_12)   --->   "%or_ln28_9 = or i1 %icmp_ln13, %icmp_ln28_1" [pooling.cpp:28]   --->   Operation 55 'or' 'or_ln28_9' <Predicate = (!icmp_ln10 & !and_ln28_8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%shl_ln28_1 = shl i2 %r, 1" [pooling.cpp:28]   --->   Operation 56 'shl' 'shl_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.61ns)   --->   "%icmp_ln28_16 = icmp eq i2 %shl_ln28_1, 0" [pooling.cpp:28]   --->   Operation 57 'icmp' 'icmp_ln28_16' <Predicate = (!icmp_ln10 & and_ln28_8)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln28_11 = select i1 %and_ln28_8, i1 %icmp_ln28_16, i1 %or_ln28_8" [pooling.cpp:28]   --->   Operation 58 'select' 'select_ln28_11' <Predicate = (!icmp_ln10)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln28_17)   --->   "%or_ln28_11 = or i2 %shl_ln28_1, 1" [pooling.cpp:28]   --->   Operation 59 'or' 'or_ln28_11' <Predicate = (!icmp_ln10 & and_ln28_8)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.61ns) (out node of the LUT)   --->   "%icmp_ln28_17 = icmp eq i2 %or_ln28_11, 1" [pooling.cpp:28]   --->   Operation 60 'icmp' 'icmp_ln28_17' <Predicate = (!icmp_ln10 & and_ln28_8)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln28_12 = select i1 %and_ln28_8, i1 %icmp_ln28_17, i1 %or_ln28_9" [pooling.cpp:28]   --->   Operation 61 'select' 'select_ln28_12' <Predicate = (!icmp_ln10)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node add_ln28)   --->   "%shl_ln26 = shl i2 %select_ln28_10, 1" [pooling.cpp:26]   --->   Operation 62 'shl' 'shl_ln26' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr = getelementptr [8 x float]* %conv_1_out_1, i64 0, i64 %zext_ln28_1" [pooling.cpp:28]   --->   Operation 63 'getelementptr' 'conv_1_out_1_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr = getelementptr [8 x float]* %conv_1_out_3, i64 0, i64 %zext_ln28_1" [pooling.cpp:28]   --->   Operation 64 'getelementptr' 'conv_1_out_3_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 65 [1/2] (1.42ns)   --->   "%conv_1_out_0_load = load float* %conv_1_out_0_addr, align 4" [pooling.cpp:28]   --->   Operation 65 'load' 'conv_1_out_0_load' <Predicate = (!icmp_ln10)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 66 [1/2] (1.42ns)   --->   "%conv_1_out_2_load = load float* %conv_1_out_2_addr, align 4" [pooling.cpp:28]   --->   Operation 66 'load' 'conv_1_out_2_load' <Predicate = (!icmp_ln10)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 67 [1/1] (0.61ns)   --->   "%select_ln28_4 = select i1 %select_ln28_11, float %conv_1_out_0_load, float %conv_1_out_2_load" [pooling.cpp:28]   --->   Operation 67 'select' 'select_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%bitcast_ln28 = bitcast float %select_ln28_4 to i32" [pooling.cpp:28]   --->   Operation 68 'bitcast' 'bitcast_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28, i32 23, i32 30)" [pooling.cpp:28]   --->   Operation 69 'partselect' 'tmp_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln28_2 = trunc i32 %bitcast_ln28 to i23" [pooling.cpp:28]   --->   Operation 70 'trunc' 'trunc_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (1.12ns)   --->   "%icmp_ln28_2 = icmp ne i8 %tmp_3, -1" [pooling.cpp:28]   --->   Operation 71 'icmp' 'icmp_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (1.48ns)   --->   "%icmp_ln28_3 = icmp eq i23 %trunc_ln28_2, 0" [pooling.cpp:28]   --->   Operation 72 'icmp' 'icmp_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln28)   --->   "%or_ln28_1 = or i1 %icmp_ln28_3, %icmp_ln28_2" [pooling.cpp:28]   --->   Operation 73 'or' 'or_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (15.7ns)   --->   "%tmp_4 = fcmp ogt float %select_ln28_4, 0x3810000000000000" [pooling.cpp:28]   --->   Operation 74 'fcmp' 'tmp_4' <Predicate = (!icmp_ln10)> <Delay = 15.7> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 15.7> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln28)   --->   "%and_ln28 = and i1 %or_ln28_1, %tmp_4" [pooling.cpp:28]   --->   Operation 75 'and' 'and_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.61ns) (out node of the LUT)   --->   "%select_ln28 = select i1 %and_ln28, float %select_ln28_4, float 0x3810000000000000" [pooling.cpp:28]   --->   Operation 76 'select' 'select_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node add_ln28)   --->   "%or_ln26 = or i2 %shl_ln26, 1" [pooling.cpp:26]   --->   Operation 77 'or' 'or_ln26' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node add_ln28)   --->   "%tmp_13 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %or_ln26, i1 false)" [pooling.cpp:28]   --->   Operation 78 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node add_ln28)   --->   "%zext_ln28_2 = zext i3 %tmp_13 to i4" [pooling.cpp:28]   --->   Operation 79 'zext' 'zext_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (1.18ns) (out node of the LUT)   --->   "%add_ln28 = add i4 %zext_ln28_2, %zext_ln28" [pooling.cpp:28]   --->   Operation 80 'add' 'add_ln28' <Predicate = (!icmp_ln10)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln28_3 = zext i4 %add_ln28 to i64" [pooling.cpp:28]   --->   Operation 81 'zext' 'zext_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_1 = getelementptr [8 x float]* %conv_1_out_0, i64 0, i64 %zext_ln28_3" [pooling.cpp:28]   --->   Operation 82 'getelementptr' 'conv_1_out_0_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_1 = getelementptr [8 x float]* %conv_1_out_2, i64 0, i64 %zext_ln28_3" [pooling.cpp:28]   --->   Operation 83 'getelementptr' 'conv_1_out_2_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 84 [2/2] (1.42ns)   --->   "%conv_1_out_0_load_1 = load float* %conv_1_out_0_addr_1, align 4" [pooling.cpp:28]   --->   Operation 84 'load' 'conv_1_out_0_load_1' <Predicate = (!icmp_ln10)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 85 [2/2] (1.42ns)   --->   "%conv_1_out_2_load_1 = load float* %conv_1_out_2_addr_1, align 4" [pooling.cpp:28]   --->   Operation 85 'load' 'conv_1_out_2_load_1' <Predicate = (!icmp_ln10)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 86 [2/2] (1.42ns)   --->   "%conv_1_out_1_load = load float* %conv_1_out_1_addr, align 4" [pooling.cpp:28]   --->   Operation 86 'load' 'conv_1_out_1_load' <Predicate = (!icmp_ln10)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 87 [2/2] (1.42ns)   --->   "%conv_1_out_3_load = load float* %conv_1_out_3_addr, align 4" [pooling.cpp:28]   --->   Operation 87 'load' 'conv_1_out_3_load' <Predicate = (!icmp_ln10)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 4 <SV = 3> <Delay = 34.8>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_1 = getelementptr [8 x float]* %conv_1_out_1, i64 0, i64 %zext_ln28_3" [pooling.cpp:28]   --->   Operation 88 'getelementptr' 'conv_1_out_1_addr_1' <Predicate = (!icmp_ln10 & select_ln28_12)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr_1 = getelementptr [8 x float]* %conv_1_out_3, i64 0, i64 %zext_ln28_3" [pooling.cpp:28]   --->   Operation 89 'getelementptr' 'conv_1_out_3_addr_1' <Predicate = (!icmp_ln10 & !select_ln28_12)> <Delay = 0.00>
ST_4 : Operation 90 [1/2] (1.42ns)   --->   "%conv_1_out_0_load_1 = load float* %conv_1_out_0_addr_1, align 4" [pooling.cpp:28]   --->   Operation 90 'load' 'conv_1_out_0_load_1' <Predicate = (!icmp_ln10)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 91 [1/2] (1.42ns)   --->   "%conv_1_out_2_load_1 = load float* %conv_1_out_2_addr_1, align 4" [pooling.cpp:28]   --->   Operation 91 'load' 'conv_1_out_2_load_1' <Predicate = (!icmp_ln10)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 92 [1/1] (0.61ns)   --->   "%select_ln28_5 = select i1 %select_ln28_11, float %conv_1_out_0_load_1, float %conv_1_out_2_load_1" [pooling.cpp:28]   --->   Operation 92 'select' 'select_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%bitcast_ln28_1 = bitcast float %select_ln28_5 to i32" [pooling.cpp:28]   --->   Operation 93 'bitcast' 'bitcast_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_1, i32 23, i32 30)" [pooling.cpp:28]   --->   Operation 94 'partselect' 'tmp_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln28_3 = trunc i32 %bitcast_ln28_1 to i23" [pooling.cpp:28]   --->   Operation 95 'trunc' 'trunc_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%bitcast_ln28_2 = bitcast float %select_ln28 to i32" [pooling.cpp:28]   --->   Operation 96 'bitcast' 'bitcast_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_2, i32 23, i32 30)" [pooling.cpp:28]   --->   Operation 97 'partselect' 'tmp_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln28_4 = trunc i32 %bitcast_ln28_2 to i23" [pooling.cpp:28]   --->   Operation 98 'trunc' 'trunc_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (1.12ns)   --->   "%icmp_ln28_4 = icmp ne i8 %tmp_5, -1" [pooling.cpp:28]   --->   Operation 99 'icmp' 'icmp_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (1.48ns)   --->   "%icmp_ln28_5 = icmp eq i23 %trunc_ln28_3, 0" [pooling.cpp:28]   --->   Operation 100 'icmp' 'icmp_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_2)   --->   "%or_ln28_2 = or i1 %icmp_ln28_5, %icmp_ln28_4" [pooling.cpp:28]   --->   Operation 101 'or' 'or_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (1.12ns)   --->   "%icmp_ln28_6 = icmp ne i8 %tmp_6, -1" [pooling.cpp:28]   --->   Operation 102 'icmp' 'icmp_ln28_6' <Predicate = (!icmp_ln10)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (1.48ns)   --->   "%icmp_ln28_7 = icmp eq i23 %trunc_ln28_4, 0" [pooling.cpp:28]   --->   Operation 103 'icmp' 'icmp_ln28_7' <Predicate = (!icmp_ln10)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_2)   --->   "%or_ln28_3 = or i1 %icmp_ln28_7, %icmp_ln28_6" [pooling.cpp:28]   --->   Operation 104 'or' 'or_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_2)   --->   "%and_ln28_1 = and i1 %or_ln28_2, %or_ln28_3" [pooling.cpp:28]   --->   Operation 105 'and' 'and_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (15.7ns)   --->   "%tmp_7 = fcmp ogt float %select_ln28_5, %select_ln28" [pooling.cpp:28]   --->   Operation 106 'fcmp' 'tmp_7' <Predicate = (!icmp_ln10)> <Delay = 15.7> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 15.7> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln28_2 = and i1 %and_ln28_1, %tmp_7" [pooling.cpp:28]   --->   Operation 107 'and' 'and_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.61ns) (out node of the LUT)   --->   "%select_ln28_1 = select i1 %and_ln28_2, float %select_ln28_5, float %select_ln28" [pooling.cpp:28]   --->   Operation 108 'select' 'select_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 109 [1/2] (1.42ns)   --->   "%conv_1_out_1_load = load float* %conv_1_out_1_addr, align 4" [pooling.cpp:28]   --->   Operation 109 'load' 'conv_1_out_1_load' <Predicate = (!icmp_ln10)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 110 [1/2] (1.42ns)   --->   "%conv_1_out_3_load = load float* %conv_1_out_3_addr, align 4" [pooling.cpp:28]   --->   Operation 110 'load' 'conv_1_out_3_load' <Predicate = (!icmp_ln10)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 111 [1/1] (0.61ns)   --->   "%select_ln28_6 = select i1 %select_ln28_12, float %conv_1_out_1_load, float %conv_1_out_3_load" [pooling.cpp:28]   --->   Operation 111 'select' 'select_ln28_6' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (15.7ns)   --->   "%tmp_s = fcmp ogt float %select_ln28_6, %select_ln28_1" [pooling.cpp:28]   --->   Operation 112 'fcmp' 'tmp_s' <Predicate = (!icmp_ln10)> <Delay = 15.7> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 15.7> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [2/2] (1.42ns)   --->   "%conv_1_out_1_load_1 = load float* %conv_1_out_1_addr_1, align 4" [pooling.cpp:28]   --->   Operation 113 'load' 'conv_1_out_1_load_1' <Predicate = (!icmp_ln10 & select_ln28_12)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 114 [2/2] (1.42ns)   --->   "%conv_1_out_3_load_1 = load float* %conv_1_out_3_addr_1, align 4" [pooling.cpp:28]   --->   Operation 114 'load' 'conv_1_out_3_load_1' <Predicate = (!icmp_ln10 & !select_ln28_12)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 5 <SV = 4> <Delay = 21.1>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([30 x i8]* @Filter_Loop_Row_Loop)"   --->   Operation 115 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 116 'speclooptripcount' 'empty_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @Row_Loop_Col_Loop_st)"   --->   Operation 117 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str4) nounwind" [pooling.cpp:17]   --->   Operation 118 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str4) nounwind" [pooling.cpp:17]   --->   Operation 119 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [pooling.cpp:18]   --->   Operation 120 'specpipeline' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%bitcast_ln28_3 = bitcast float %select_ln28_6 to i32" [pooling.cpp:28]   --->   Operation 121 'bitcast' 'bitcast_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_3, i32 23, i32 30)" [pooling.cpp:28]   --->   Operation 122 'partselect' 'tmp_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln28_5 = trunc i32 %bitcast_ln28_3 to i23" [pooling.cpp:28]   --->   Operation 123 'trunc' 'trunc_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%bitcast_ln28_4 = bitcast float %select_ln28_1 to i32" [pooling.cpp:28]   --->   Operation 124 'bitcast' 'bitcast_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_4, i32 23, i32 30)" [pooling.cpp:28]   --->   Operation 125 'partselect' 'tmp_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln28_6 = trunc i32 %bitcast_ln28_4 to i23" [pooling.cpp:28]   --->   Operation 126 'trunc' 'trunc_ln28_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (1.12ns)   --->   "%icmp_ln28_8 = icmp ne i8 %tmp_8, -1" [pooling.cpp:28]   --->   Operation 127 'icmp' 'icmp_ln28_8' <Predicate = (!icmp_ln10)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (1.48ns)   --->   "%icmp_ln28_9 = icmp eq i23 %trunc_ln28_5, 0" [pooling.cpp:28]   --->   Operation 128 'icmp' 'icmp_ln28_9' <Predicate = (!icmp_ln10)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_4)   --->   "%or_ln28_4 = or i1 %icmp_ln28_9, %icmp_ln28_8" [pooling.cpp:28]   --->   Operation 129 'or' 'or_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (1.12ns)   --->   "%icmp_ln28_10 = icmp ne i8 %tmp_9, -1" [pooling.cpp:28]   --->   Operation 130 'icmp' 'icmp_ln28_10' <Predicate = (!icmp_ln10)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (1.48ns)   --->   "%icmp_ln28_11 = icmp eq i23 %trunc_ln28_6, 0" [pooling.cpp:28]   --->   Operation 131 'icmp' 'icmp_ln28_11' <Predicate = (!icmp_ln10)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_4)   --->   "%or_ln28_5 = or i1 %icmp_ln28_11, %icmp_ln28_10" [pooling.cpp:28]   --->   Operation 132 'or' 'or_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_4)   --->   "%and_ln28_3 = and i1 %or_ln28_4, %or_ln28_5" [pooling.cpp:28]   --->   Operation 133 'and' 'and_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln28_4 = and i1 %and_ln28_3, %tmp_s" [pooling.cpp:28]   --->   Operation 134 'and' 'and_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.61ns) (out node of the LUT)   --->   "%select_ln28_2 = select i1 %and_ln28_4, float %select_ln28_6, float %select_ln28_1" [pooling.cpp:28]   --->   Operation 135 'select' 'select_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 136 [1/2] (1.42ns)   --->   "%conv_1_out_1_load_1 = load float* %conv_1_out_1_addr_1, align 4" [pooling.cpp:28]   --->   Operation 136 'load' 'conv_1_out_1_load_1' <Predicate = (!icmp_ln10 & select_ln28_12)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 137 [1/2] (1.42ns)   --->   "%conv_1_out_3_load_1 = load float* %conv_1_out_3_addr_1, align 4" [pooling.cpp:28]   --->   Operation 137 'load' 'conv_1_out_3_load_1' <Predicate = (!icmp_ln10 & !select_ln28_12)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 138 [1/1] (0.61ns)   --->   "%select_ln28_7 = select i1 %select_ln28_12, float %conv_1_out_1_load_1, float %conv_1_out_3_load_1" [pooling.cpp:28]   --->   Operation 138 'select' 'select_ln28_7' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%bitcast_ln28_5 = bitcast float %select_ln28_7 to i32" [pooling.cpp:28]   --->   Operation 139 'bitcast' 'bitcast_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_5, i32 23, i32 30)" [pooling.cpp:28]   --->   Operation 140 'partselect' 'tmp_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln28_7 = trunc i32 %bitcast_ln28_5 to i23" [pooling.cpp:28]   --->   Operation 141 'trunc' 'trunc_ln28_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%bitcast_ln28_6 = bitcast float %select_ln28_2 to i32" [pooling.cpp:28]   --->   Operation 142 'bitcast' 'bitcast_ln28_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_11 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_6, i32 23, i32 30)" [pooling.cpp:28]   --->   Operation 143 'partselect' 'tmp_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln28_8 = trunc i32 %bitcast_ln28_6 to i23" [pooling.cpp:28]   --->   Operation 144 'trunc' 'trunc_ln28_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (1.12ns)   --->   "%icmp_ln28_12 = icmp ne i8 %tmp_10, -1" [pooling.cpp:28]   --->   Operation 145 'icmp' 'icmp_ln28_12' <Predicate = (!icmp_ln10)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (1.48ns)   --->   "%icmp_ln28_13 = icmp eq i23 %trunc_ln28_7, 0" [pooling.cpp:28]   --->   Operation 146 'icmp' 'icmp_ln28_13' <Predicate = (!icmp_ln10)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_6)   --->   "%or_ln28_6 = or i1 %icmp_ln28_13, %icmp_ln28_12" [pooling.cpp:28]   --->   Operation 147 'or' 'or_ln28_6' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 148 [1/1] (1.12ns)   --->   "%icmp_ln28_14 = icmp ne i8 %tmp_11, -1" [pooling.cpp:28]   --->   Operation 148 'icmp' 'icmp_ln28_14' <Predicate = (!icmp_ln10)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (1.48ns)   --->   "%icmp_ln28_15 = icmp eq i23 %trunc_ln28_8, 0" [pooling.cpp:28]   --->   Operation 149 'icmp' 'icmp_ln28_15' <Predicate = (!icmp_ln10)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_6)   --->   "%or_ln28_7 = or i1 %icmp_ln28_15, %icmp_ln28_14" [pooling.cpp:28]   --->   Operation 150 'or' 'or_ln28_7' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_6)   --->   "%and_ln28_5 = and i1 %or_ln28_6, %or_ln28_7" [pooling.cpp:28]   --->   Operation 151 'and' 'and_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (15.7ns)   --->   "%tmp_12 = fcmp ogt float %select_ln28_7, %select_ln28_2" [pooling.cpp:28]   --->   Operation 152 'fcmp' 'tmp_12' <Predicate = (!icmp_ln10)> <Delay = 15.7> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 15.7> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln28_6 = and i1 %and_ln28_5, %tmp_12" [pooling.cpp:28]   --->   Operation 153 'and' 'and_ln28_6' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 154 [1/1] (0.61ns) (out node of the LUT)   --->   "%select_ln28_3 = select i1 %and_ln28_6, float %select_ln28_7, float %select_ln28_2" [pooling.cpp:28]   --->   Operation 154 'select' 'select_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_14 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %select_ln28_10, i1 false)" [pooling.cpp:35]   --->   Operation 155 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i3 %tmp_14 to i4" [pooling.cpp:35]   --->   Operation 156 'zext' 'zext_ln35' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (1.18ns)   --->   "%add_ln35 = add i4 %zext_ln35, %zext_ln28" [pooling.cpp:35]   --->   Operation 157 'add' 'add_ln35' <Predicate = (!icmp_ln10)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i4 %add_ln35 to i64" [pooling.cpp:35]   --->   Operation 158 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%max_pool_1_out_0_ad = getelementptr [4 x float]* %max_pool_1_out_0, i64 0, i64 %zext_ln35_1" [pooling.cpp:35]   --->   Operation 159 'getelementptr' 'max_pool_1_out_0_ad' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%max_pool_1_out_1_ad = getelementptr [4 x float]* %max_pool_1_out_1, i64 0, i64 %zext_ln35_1" [pooling.cpp:35]   --->   Operation 160 'getelementptr' 'max_pool_1_out_1_ad' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (1.42ns)   --->   "store float %select_ln28_3, float* %max_pool_1_out_0_ad, align 4" [pooling.cpp:35]   --->   Operation 161 'store' <Predicate = (!select_ln28_13)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "br label %Col_Loop_end" [pooling.cpp:35]   --->   Operation 162 'br' <Predicate = (!select_ln28_13)> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (1.42ns)   --->   "store float %select_ln28_3, float* %max_pool_1_out_1_ad, align 4" [pooling.cpp:35]   --->   Operation 163 'store' <Predicate = (select_ln28_13)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "br label %Col_Loop_end" [pooling.cpp:35]   --->   Operation 164 'br' <Predicate = (select_ln28_13)> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str4, i32 %tmp_2) nounwind" [pooling.cpp:36]   --->   Operation 165 'specregionend' 'empty' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 166 'br' <Predicate = (!icmp_ln10)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 167 [1/1] (0.00ns)   --->   "ret void" [pooling.cpp:39]   --->   Operation 167 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_1_out_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ conv_1_out_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ conv_1_out_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ conv_1_out_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ max_pool_1_out_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ max_pool_1_out_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0     (specbitsmap      ) [ 0000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000]
spectopmodule_ln0   (spectopmodule    ) [ 0000000]
br_ln10             (br               ) [ 0111110]
indvar_flatten21    (phi              ) [ 0010000]
f_0                 (phi              ) [ 0010000]
indvar_flatten      (phi              ) [ 0010000]
r_0                 (phi              ) [ 0010000]
c_0                 (phi              ) [ 0010000]
trunc_ln28          (trunc            ) [ 0000000]
shl_ln28            (shl              ) [ 0000000]
icmp_ln28           (icmp             ) [ 0011000]
or_ln28             (or               ) [ 0000000]
icmp_ln28_1         (icmp             ) [ 0011000]
icmp_ln10           (icmp             ) [ 0011110]
add_ln10            (add              ) [ 0111110]
br_ln10             (br               ) [ 0000000]
f                   (add              ) [ 0000000]
icmp_ln13           (icmp             ) [ 0011000]
select_ln28_8       (select           ) [ 0000000]
select_ln28_9       (select           ) [ 0111110]
xor_ln28            (xor              ) [ 0000000]
and_ln28_7          (and              ) [ 0000000]
icmp_ln16           (icmp             ) [ 0000000]
and_ln28_8          (and              ) [ 0011000]
r                   (add              ) [ 0011000]
or_ln28_10          (or               ) [ 0000000]
select_ln28_10      (select           ) [ 0011110]
trunc_ln28_1        (trunc            ) [ 0000000]
select_ln28_13      (select           ) [ 0011110]
select_ln13         (select           ) [ 0111110]
trunc_ln26          (trunc            ) [ 0000000]
tmp_1               (bitconcatenate   ) [ 0000000]
zext_ln28_1         (zext             ) [ 0011000]
conv_1_out_0_addr   (getelementptr    ) [ 0011000]
conv_1_out_2_addr   (getelementptr    ) [ 0011000]
br_ln35             (br               ) [ 0000000]
c                   (add              ) [ 0111110]
add_ln13            (add              ) [ 0000000]
select_ln13_1       (select           ) [ 0111110]
zext_ln28           (zext             ) [ 0010110]
or_ln28_8           (or               ) [ 0000000]
or_ln28_9           (or               ) [ 0000000]
shl_ln28_1          (shl              ) [ 0000000]
icmp_ln28_16        (icmp             ) [ 0000000]
select_ln28_11      (select           ) [ 0010100]
or_ln28_11          (or               ) [ 0000000]
icmp_ln28_17        (icmp             ) [ 0000000]
select_ln28_12      (select           ) [ 0010110]
shl_ln26            (shl              ) [ 0000000]
conv_1_out_1_addr   (getelementptr    ) [ 0010100]
conv_1_out_3_addr   (getelementptr    ) [ 0010100]
conv_1_out_0_load   (load             ) [ 0000000]
conv_1_out_2_load   (load             ) [ 0000000]
select_ln28_4       (select           ) [ 0000000]
bitcast_ln28        (bitcast          ) [ 0000000]
tmp_3               (partselect       ) [ 0000000]
trunc_ln28_2        (trunc            ) [ 0000000]
icmp_ln28_2         (icmp             ) [ 0000000]
icmp_ln28_3         (icmp             ) [ 0000000]
or_ln28_1           (or               ) [ 0000000]
tmp_4               (fcmp             ) [ 0000000]
and_ln28            (and              ) [ 0000000]
select_ln28         (select           ) [ 0010100]
or_ln26             (or               ) [ 0000000]
tmp_13              (bitconcatenate   ) [ 0000000]
zext_ln28_2         (zext             ) [ 0000000]
add_ln28            (add              ) [ 0000000]
zext_ln28_3         (zext             ) [ 0010100]
conv_1_out_0_addr_1 (getelementptr    ) [ 0010100]
conv_1_out_2_addr_1 (getelementptr    ) [ 0010100]
conv_1_out_1_addr_1 (getelementptr    ) [ 0010010]
conv_1_out_3_addr_1 (getelementptr    ) [ 0010010]
conv_1_out_0_load_1 (load             ) [ 0000000]
conv_1_out_2_load_1 (load             ) [ 0000000]
select_ln28_5       (select           ) [ 0000000]
bitcast_ln28_1      (bitcast          ) [ 0000000]
tmp_5               (partselect       ) [ 0000000]
trunc_ln28_3        (trunc            ) [ 0000000]
bitcast_ln28_2      (bitcast          ) [ 0000000]
tmp_6               (partselect       ) [ 0000000]
trunc_ln28_4        (trunc            ) [ 0000000]
icmp_ln28_4         (icmp             ) [ 0000000]
icmp_ln28_5         (icmp             ) [ 0000000]
or_ln28_2           (or               ) [ 0000000]
icmp_ln28_6         (icmp             ) [ 0000000]
icmp_ln28_7         (icmp             ) [ 0000000]
or_ln28_3           (or               ) [ 0000000]
and_ln28_1          (and              ) [ 0000000]
tmp_7               (fcmp             ) [ 0000000]
and_ln28_2          (and              ) [ 0000000]
select_ln28_1       (select           ) [ 0010010]
conv_1_out_1_load   (load             ) [ 0000000]
conv_1_out_3_load   (load             ) [ 0000000]
select_ln28_6       (select           ) [ 0010010]
tmp_s               (fcmp             ) [ 0010010]
specloopname_ln0    (specloopname     ) [ 0000000]
empty_4             (speclooptripcount) [ 0000000]
specloopname_ln0    (specloopname     ) [ 0000000]
specloopname_ln17   (specloopname     ) [ 0000000]
tmp_2               (specregionbegin  ) [ 0000000]
specpipeline_ln18   (specpipeline     ) [ 0000000]
bitcast_ln28_3      (bitcast          ) [ 0000000]
tmp_8               (partselect       ) [ 0000000]
trunc_ln28_5        (trunc            ) [ 0000000]
bitcast_ln28_4      (bitcast          ) [ 0000000]
tmp_9               (partselect       ) [ 0000000]
trunc_ln28_6        (trunc            ) [ 0000000]
icmp_ln28_8         (icmp             ) [ 0000000]
icmp_ln28_9         (icmp             ) [ 0000000]
or_ln28_4           (or               ) [ 0000000]
icmp_ln28_10        (icmp             ) [ 0000000]
icmp_ln28_11        (icmp             ) [ 0000000]
or_ln28_5           (or               ) [ 0000000]
and_ln28_3          (and              ) [ 0000000]
and_ln28_4          (and              ) [ 0000000]
select_ln28_2       (select           ) [ 0000000]
conv_1_out_1_load_1 (load             ) [ 0000000]
conv_1_out_3_load_1 (load             ) [ 0000000]
select_ln28_7       (select           ) [ 0000000]
bitcast_ln28_5      (bitcast          ) [ 0000000]
tmp_10              (partselect       ) [ 0000000]
trunc_ln28_7        (trunc            ) [ 0000000]
bitcast_ln28_6      (bitcast          ) [ 0000000]
tmp_11              (partselect       ) [ 0000000]
trunc_ln28_8        (trunc            ) [ 0000000]
icmp_ln28_12        (icmp             ) [ 0000000]
icmp_ln28_13        (icmp             ) [ 0000000]
or_ln28_6           (or               ) [ 0000000]
icmp_ln28_14        (icmp             ) [ 0000000]
icmp_ln28_15        (icmp             ) [ 0000000]
or_ln28_7           (or               ) [ 0000000]
and_ln28_5          (and              ) [ 0000000]
tmp_12              (fcmp             ) [ 0000000]
and_ln28_6          (and              ) [ 0000000]
select_ln28_3       (select           ) [ 0000000]
tmp_14              (bitconcatenate   ) [ 0000000]
zext_ln35           (zext             ) [ 0000000]
add_ln35            (add              ) [ 0000000]
zext_ln35_1         (zext             ) [ 0000000]
max_pool_1_out_0_ad (getelementptr    ) [ 0000000]
max_pool_1_out_1_ad (getelementptr    ) [ 0000000]
store_ln35          (store            ) [ 0000000]
br_ln35             (br               ) [ 0000000]
store_ln35          (store            ) [ 0000000]
br_ln35             (br               ) [ 0000000]
empty               (specregionend    ) [ 0000000]
br_ln0              (br               ) [ 0111110]
ret_ln39            (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_1_out_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_out_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_1_out_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_out_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_1_out_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_out_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_1_out_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_out_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="max_pool_1_out_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_out_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="max_pool_1_out_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_out_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Filter_Loop_Row_Loop"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Loop_Col_Loop_st"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="conv_1_out_0_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="3" slack="0"/>
<pin id="84" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_0_addr/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="conv_1_out_2_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="3" slack="0"/>
<pin id="91" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_2_addr/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="3" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="0" slack="0"/>
<pin id="134" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="135" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="136" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="3" bw="32" slack="0"/>
<pin id="137" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_out_0_load/2 conv_1_out_0_load_1/3 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="3" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="0" slack="0"/>
<pin id="139" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="140" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="141" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="3" bw="32" slack="0"/>
<pin id="142" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_out_2_load/2 conv_1_out_2_load_1/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="conv_1_out_1_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="3" slack="1"/>
<pin id="110" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_1_addr/3 "/>
</bind>
</comp>

<comp id="113" class="1004" name="conv_1_out_3_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="3" slack="1"/>
<pin id="117" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_3_addr/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="conv_1_out_0_addr_1_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="4" slack="0"/>
<pin id="124" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_0_addr_1/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="conv_1_out_2_addr_1_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="4" slack="0"/>
<pin id="131" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_2_addr_1/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_access_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="3" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="0" slack="0"/>
<pin id="170" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="171" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="172" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="3" bw="32" slack="0"/>
<pin id="173" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_out_1_load/3 conv_1_out_1_load_1/4 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_access_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="3" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="0" slack="0"/>
<pin id="175" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="176" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="177" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="3" bw="32" slack="0"/>
<pin id="178" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_out_3_load/3 conv_1_out_3_load_1/4 "/>
</bind>
</comp>

<comp id="156" class="1004" name="conv_1_out_1_addr_1_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="4" slack="1"/>
<pin id="160" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_1_addr_1/4 "/>
</bind>
</comp>

<comp id="163" class="1004" name="conv_1_out_3_addr_1_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="4" slack="1"/>
<pin id="167" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_3_addr_1/4 "/>
</bind>
</comp>

<comp id="180" class="1004" name="max_pool_1_out_0_ad_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="4" slack="0"/>
<pin id="184" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_1_out_0_ad/5 "/>
</bind>
</comp>

<comp id="187" class="1004" name="max_pool_1_out_1_ad_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="4" slack="0"/>
<pin id="191" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_1_out_1_ad/5 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln35_access_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="2" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/5 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln35_access_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="2" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/5 "/>
</bind>
</comp>

<comp id="206" class="1005" name="indvar_flatten21_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="4" slack="1"/>
<pin id="208" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten21 (phireg) "/>
</bind>
</comp>

<comp id="210" class="1004" name="indvar_flatten21_phi_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="1"/>
<pin id="212" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="4" slack="0"/>
<pin id="214" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten21/2 "/>
</bind>
</comp>

<comp id="217" class="1005" name="f_0_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="2" slack="1"/>
<pin id="219" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="221" class="1004" name="f_0_phi_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="1"/>
<pin id="223" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="2" slack="0"/>
<pin id="225" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="228" class="1005" name="indvar_flatten_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="4" slack="1"/>
<pin id="230" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="232" class="1004" name="indvar_flatten_phi_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="1"/>
<pin id="234" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="4" slack="0"/>
<pin id="236" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="239" class="1005" name="r_0_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="2" slack="1"/>
<pin id="241" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="243" class="1004" name="r_0_phi_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="1"/>
<pin id="245" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="2" slack="0"/>
<pin id="247" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="250" class="1005" name="c_0_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="2" slack="1"/>
<pin id="252" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="254" class="1004" name="c_0_phi_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="1"/>
<pin id="256" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="2" slack="0"/>
<pin id="258" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_4_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="0" index="1" bw="32" slack="0"/>
<pin id="264" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_7_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="1"/>
<pin id="269" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_s_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="0"/>
<pin id="273" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_12_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="0"/>
<pin id="277" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_12/5 "/>
</bind>
</comp>

<comp id="278" class="1004" name="trunc_ln28_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="2" slack="0"/>
<pin id="280" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="shl_ln28_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="2" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln28/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="icmp_ln28_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="2" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="or_ln28_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="2" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="icmp_ln28_1_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="2" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_1/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="icmp_ln10_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="4" slack="0"/>
<pin id="308" dir="0" index="1" bw="4" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="add_ln10_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="4" slack="0"/>
<pin id="315" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="f_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="2" slack="0"/>
<pin id="321" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="icmp_ln13_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="4" slack="0"/>
<pin id="326" dir="0" index="1" bw="4" slack="0"/>
<pin id="327" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="select_ln28_8_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="0" index="2" bw="2" slack="0"/>
<pin id="334" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_8/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="select_ln28_9_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="2" slack="0"/>
<pin id="341" dir="0" index="2" bw="2" slack="0"/>
<pin id="342" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_9/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="xor_ln28_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln28/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="and_ln28_7_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_7/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="icmp_ln16_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="2" slack="0"/>
<pin id="360" dir="0" index="1" bw="2" slack="0"/>
<pin id="361" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="and_ln28_8_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_8/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="r_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="0" index="1" bw="2" slack="0"/>
<pin id="373" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="or_ln28_10_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_10/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="select_ln28_10_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="0" index="2" bw="2" slack="0"/>
<pin id="386" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_10/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="trunc_ln28_1_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="2" slack="0"/>
<pin id="392" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_1/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="select_ln28_13_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="0" index="2" bw="1" slack="0"/>
<pin id="398" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_13/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="select_ln13_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="0" index="1" bw="2" slack="0"/>
<pin id="405" dir="0" index="2" bw="2" slack="0"/>
<pin id="406" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="trunc_ln26_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="2" slack="0"/>
<pin id="412" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_1_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="3" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="0" index="2" bw="2" slack="0"/>
<pin id="418" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="zext_ln28_1_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="3" slack="0"/>
<pin id="424" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_1/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="c_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="2" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="add_ln13_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="4" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="select_ln13_1_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="0" index="2" bw="4" slack="0"/>
<pin id="444" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_1/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="zext_ln28_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="2" slack="1"/>
<pin id="450" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/3 "/>
</bind>
</comp>

<comp id="451" class="1004" name="or_ln28_8_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="1"/>
<pin id="453" dir="0" index="1" bw="1" slack="1"/>
<pin id="454" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_8/3 "/>
</bind>
</comp>

<comp id="455" class="1004" name="or_ln28_9_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="1"/>
<pin id="457" dir="0" index="1" bw="1" slack="1"/>
<pin id="458" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_9/3 "/>
</bind>
</comp>

<comp id="459" class="1004" name="shl_ln28_1_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="2" slack="1"/>
<pin id="461" dir="0" index="1" bw="1" slack="0"/>
<pin id="462" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln28_1/3 "/>
</bind>
</comp>

<comp id="464" class="1004" name="icmp_ln28_16_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="2" slack="0"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_16/3 "/>
</bind>
</comp>

<comp id="470" class="1004" name="select_ln28_11_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="1"/>
<pin id="472" dir="0" index="1" bw="1" slack="0"/>
<pin id="473" dir="0" index="2" bw="1" slack="0"/>
<pin id="474" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_11/3 "/>
</bind>
</comp>

<comp id="477" class="1004" name="or_ln28_11_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="2" slack="0"/>
<pin id="479" dir="0" index="1" bw="1" slack="0"/>
<pin id="480" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_11/3 "/>
</bind>
</comp>

<comp id="483" class="1004" name="icmp_ln28_17_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="2" slack="0"/>
<pin id="485" dir="0" index="1" bw="1" slack="0"/>
<pin id="486" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_17/3 "/>
</bind>
</comp>

<comp id="489" class="1004" name="select_ln28_12_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="1"/>
<pin id="491" dir="0" index="1" bw="1" slack="0"/>
<pin id="492" dir="0" index="2" bw="1" slack="0"/>
<pin id="493" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_12/3 "/>
</bind>
</comp>

<comp id="496" class="1004" name="shl_ln26_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="2" slack="1"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln26/3 "/>
</bind>
</comp>

<comp id="501" class="1004" name="select_ln28_4_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="0"/>
<pin id="503" dir="0" index="1" bw="32" slack="0"/>
<pin id="504" dir="0" index="2" bw="32" slack="0"/>
<pin id="505" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_4/3 "/>
</bind>
</comp>

<comp id="510" class="1004" name="bitcast_ln28_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="0"/>
<pin id="512" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28/3 "/>
</bind>
</comp>

<comp id="514" class="1004" name="tmp_3_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="8" slack="0"/>
<pin id="516" dir="0" index="1" bw="32" slack="0"/>
<pin id="517" dir="0" index="2" bw="6" slack="0"/>
<pin id="518" dir="0" index="3" bw="6" slack="0"/>
<pin id="519" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="524" class="1004" name="trunc_ln28_2_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="0"/>
<pin id="526" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_2/3 "/>
</bind>
</comp>

<comp id="528" class="1004" name="icmp_ln28_2_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="8" slack="0"/>
<pin id="530" dir="0" index="1" bw="1" slack="0"/>
<pin id="531" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_2/3 "/>
</bind>
</comp>

<comp id="534" class="1004" name="icmp_ln28_3_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="23" slack="0"/>
<pin id="536" dir="0" index="1" bw="1" slack="0"/>
<pin id="537" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_3/3 "/>
</bind>
</comp>

<comp id="540" class="1004" name="or_ln28_1_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="0"/>
<pin id="542" dir="0" index="1" bw="1" slack="0"/>
<pin id="543" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_1/3 "/>
</bind>
</comp>

<comp id="546" class="1004" name="and_ln28_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="0"/>
<pin id="548" dir="0" index="1" bw="1" slack="0"/>
<pin id="549" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28/3 "/>
</bind>
</comp>

<comp id="552" class="1004" name="select_ln28_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="0"/>
<pin id="554" dir="0" index="1" bw="32" slack="0"/>
<pin id="555" dir="0" index="2" bw="32" slack="0"/>
<pin id="556" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28/3 "/>
</bind>
</comp>

<comp id="560" class="1004" name="or_ln26_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="2" slack="0"/>
<pin id="562" dir="0" index="1" bw="1" slack="0"/>
<pin id="563" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln26/3 "/>
</bind>
</comp>

<comp id="566" class="1004" name="tmp_13_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="3" slack="0"/>
<pin id="568" dir="0" index="1" bw="2" slack="0"/>
<pin id="569" dir="0" index="2" bw="1" slack="0"/>
<pin id="570" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/3 "/>
</bind>
</comp>

<comp id="574" class="1004" name="zext_ln28_2_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="3" slack="0"/>
<pin id="576" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_2/3 "/>
</bind>
</comp>

<comp id="578" class="1004" name="add_ln28_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="3" slack="0"/>
<pin id="580" dir="0" index="1" bw="2" slack="0"/>
<pin id="581" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/3 "/>
</bind>
</comp>

<comp id="584" class="1004" name="zext_ln28_3_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="4" slack="0"/>
<pin id="586" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_3/3 "/>
</bind>
</comp>

<comp id="590" class="1004" name="select_ln28_5_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="1"/>
<pin id="592" dir="0" index="1" bw="32" slack="0"/>
<pin id="593" dir="0" index="2" bw="32" slack="0"/>
<pin id="594" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_5/4 "/>
</bind>
</comp>

<comp id="598" class="1004" name="bitcast_ln28_1_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="0"/>
<pin id="600" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_1/4 "/>
</bind>
</comp>

<comp id="602" class="1004" name="tmp_5_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="8" slack="0"/>
<pin id="604" dir="0" index="1" bw="32" slack="0"/>
<pin id="605" dir="0" index="2" bw="6" slack="0"/>
<pin id="606" dir="0" index="3" bw="6" slack="0"/>
<pin id="607" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="612" class="1004" name="trunc_ln28_3_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="0"/>
<pin id="614" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_3/4 "/>
</bind>
</comp>

<comp id="616" class="1004" name="bitcast_ln28_2_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="1"/>
<pin id="618" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_2/4 "/>
</bind>
</comp>

<comp id="619" class="1004" name="tmp_6_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="8" slack="0"/>
<pin id="621" dir="0" index="1" bw="32" slack="0"/>
<pin id="622" dir="0" index="2" bw="6" slack="0"/>
<pin id="623" dir="0" index="3" bw="6" slack="0"/>
<pin id="624" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="629" class="1004" name="trunc_ln28_4_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="0"/>
<pin id="631" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_4/4 "/>
</bind>
</comp>

<comp id="633" class="1004" name="icmp_ln28_4_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="8" slack="0"/>
<pin id="635" dir="0" index="1" bw="1" slack="0"/>
<pin id="636" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_4/4 "/>
</bind>
</comp>

<comp id="639" class="1004" name="icmp_ln28_5_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="23" slack="0"/>
<pin id="641" dir="0" index="1" bw="1" slack="0"/>
<pin id="642" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_5/4 "/>
</bind>
</comp>

<comp id="645" class="1004" name="or_ln28_2_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="0"/>
<pin id="647" dir="0" index="1" bw="1" slack="0"/>
<pin id="648" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_2/4 "/>
</bind>
</comp>

<comp id="651" class="1004" name="icmp_ln28_6_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="8" slack="0"/>
<pin id="653" dir="0" index="1" bw="1" slack="0"/>
<pin id="654" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_6/4 "/>
</bind>
</comp>

<comp id="657" class="1004" name="icmp_ln28_7_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="23" slack="0"/>
<pin id="659" dir="0" index="1" bw="1" slack="0"/>
<pin id="660" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_7/4 "/>
</bind>
</comp>

<comp id="663" class="1004" name="or_ln28_3_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="1" slack="0"/>
<pin id="665" dir="0" index="1" bw="1" slack="0"/>
<pin id="666" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_3/4 "/>
</bind>
</comp>

<comp id="669" class="1004" name="and_ln28_1_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="0"/>
<pin id="671" dir="0" index="1" bw="1" slack="0"/>
<pin id="672" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_1/4 "/>
</bind>
</comp>

<comp id="675" class="1004" name="and_ln28_2_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="0"/>
<pin id="677" dir="0" index="1" bw="1" slack="0"/>
<pin id="678" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_2/4 "/>
</bind>
</comp>

<comp id="681" class="1004" name="select_ln28_1_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="0"/>
<pin id="683" dir="0" index="1" bw="32" slack="0"/>
<pin id="684" dir="0" index="2" bw="32" slack="1"/>
<pin id="685" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_1/4 "/>
</bind>
</comp>

<comp id="689" class="1004" name="select_ln28_6_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="1"/>
<pin id="691" dir="0" index="1" bw="32" slack="0"/>
<pin id="692" dir="0" index="2" bw="32" slack="0"/>
<pin id="693" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_6/4 "/>
</bind>
</comp>

<comp id="697" class="1004" name="bitcast_ln28_3_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="32" slack="1"/>
<pin id="699" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_3/5 "/>
</bind>
</comp>

<comp id="700" class="1004" name="tmp_8_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="8" slack="0"/>
<pin id="702" dir="0" index="1" bw="32" slack="0"/>
<pin id="703" dir="0" index="2" bw="6" slack="0"/>
<pin id="704" dir="0" index="3" bw="6" slack="0"/>
<pin id="705" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="710" class="1004" name="trunc_ln28_5_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="32" slack="0"/>
<pin id="712" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_5/5 "/>
</bind>
</comp>

<comp id="714" class="1004" name="bitcast_ln28_4_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="1"/>
<pin id="716" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_4/5 "/>
</bind>
</comp>

<comp id="717" class="1004" name="tmp_9_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="8" slack="0"/>
<pin id="719" dir="0" index="1" bw="32" slack="0"/>
<pin id="720" dir="0" index="2" bw="6" slack="0"/>
<pin id="721" dir="0" index="3" bw="6" slack="0"/>
<pin id="722" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="727" class="1004" name="trunc_ln28_6_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="32" slack="0"/>
<pin id="729" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_6/5 "/>
</bind>
</comp>

<comp id="731" class="1004" name="icmp_ln28_8_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="8" slack="0"/>
<pin id="733" dir="0" index="1" bw="1" slack="0"/>
<pin id="734" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_8/5 "/>
</bind>
</comp>

<comp id="737" class="1004" name="icmp_ln28_9_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="23" slack="0"/>
<pin id="739" dir="0" index="1" bw="1" slack="0"/>
<pin id="740" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_9/5 "/>
</bind>
</comp>

<comp id="743" class="1004" name="or_ln28_4_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="1" slack="0"/>
<pin id="745" dir="0" index="1" bw="1" slack="0"/>
<pin id="746" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_4/5 "/>
</bind>
</comp>

<comp id="749" class="1004" name="icmp_ln28_10_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="8" slack="0"/>
<pin id="751" dir="0" index="1" bw="1" slack="0"/>
<pin id="752" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_10/5 "/>
</bind>
</comp>

<comp id="755" class="1004" name="icmp_ln28_11_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="23" slack="0"/>
<pin id="757" dir="0" index="1" bw="1" slack="0"/>
<pin id="758" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_11/5 "/>
</bind>
</comp>

<comp id="761" class="1004" name="or_ln28_5_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="1" slack="0"/>
<pin id="763" dir="0" index="1" bw="1" slack="0"/>
<pin id="764" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_5/5 "/>
</bind>
</comp>

<comp id="767" class="1004" name="and_ln28_3_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="1" slack="0"/>
<pin id="769" dir="0" index="1" bw="1" slack="0"/>
<pin id="770" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_3/5 "/>
</bind>
</comp>

<comp id="773" class="1004" name="and_ln28_4_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="1" slack="0"/>
<pin id="775" dir="0" index="1" bw="1" slack="1"/>
<pin id="776" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_4/5 "/>
</bind>
</comp>

<comp id="778" class="1004" name="select_ln28_2_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="1" slack="0"/>
<pin id="780" dir="0" index="1" bw="32" slack="1"/>
<pin id="781" dir="0" index="2" bw="32" slack="1"/>
<pin id="782" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_2/5 "/>
</bind>
</comp>

<comp id="785" class="1004" name="select_ln28_7_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="1" slack="2"/>
<pin id="787" dir="0" index="1" bw="32" slack="0"/>
<pin id="788" dir="0" index="2" bw="32" slack="0"/>
<pin id="789" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_7/5 "/>
</bind>
</comp>

<comp id="793" class="1004" name="bitcast_ln28_5_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="32" slack="0"/>
<pin id="795" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_5/5 "/>
</bind>
</comp>

<comp id="797" class="1004" name="tmp_10_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="8" slack="0"/>
<pin id="799" dir="0" index="1" bw="32" slack="0"/>
<pin id="800" dir="0" index="2" bw="6" slack="0"/>
<pin id="801" dir="0" index="3" bw="6" slack="0"/>
<pin id="802" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="807" class="1004" name="trunc_ln28_7_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="32" slack="0"/>
<pin id="809" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_7/5 "/>
</bind>
</comp>

<comp id="811" class="1004" name="bitcast_ln28_6_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="32" slack="0"/>
<pin id="813" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_6/5 "/>
</bind>
</comp>

<comp id="815" class="1004" name="tmp_11_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="8" slack="0"/>
<pin id="817" dir="0" index="1" bw="32" slack="0"/>
<pin id="818" dir="0" index="2" bw="6" slack="0"/>
<pin id="819" dir="0" index="3" bw="6" slack="0"/>
<pin id="820" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/5 "/>
</bind>
</comp>

<comp id="825" class="1004" name="trunc_ln28_8_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="32" slack="0"/>
<pin id="827" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_8/5 "/>
</bind>
</comp>

<comp id="829" class="1004" name="icmp_ln28_12_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="8" slack="0"/>
<pin id="831" dir="0" index="1" bw="1" slack="0"/>
<pin id="832" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_12/5 "/>
</bind>
</comp>

<comp id="835" class="1004" name="icmp_ln28_13_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="23" slack="0"/>
<pin id="837" dir="0" index="1" bw="1" slack="0"/>
<pin id="838" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_13/5 "/>
</bind>
</comp>

<comp id="841" class="1004" name="or_ln28_6_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="1" slack="0"/>
<pin id="843" dir="0" index="1" bw="1" slack="0"/>
<pin id="844" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_6/5 "/>
</bind>
</comp>

<comp id="847" class="1004" name="icmp_ln28_14_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="8" slack="0"/>
<pin id="849" dir="0" index="1" bw="1" slack="0"/>
<pin id="850" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_14/5 "/>
</bind>
</comp>

<comp id="853" class="1004" name="icmp_ln28_15_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="23" slack="0"/>
<pin id="855" dir="0" index="1" bw="1" slack="0"/>
<pin id="856" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_15/5 "/>
</bind>
</comp>

<comp id="859" class="1004" name="or_ln28_7_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="1" slack="0"/>
<pin id="861" dir="0" index="1" bw="1" slack="0"/>
<pin id="862" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_7/5 "/>
</bind>
</comp>

<comp id="865" class="1004" name="and_ln28_5_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="1" slack="0"/>
<pin id="867" dir="0" index="1" bw="1" slack="0"/>
<pin id="868" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_5/5 "/>
</bind>
</comp>

<comp id="871" class="1004" name="and_ln28_6_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="1" slack="0"/>
<pin id="873" dir="0" index="1" bw="1" slack="0"/>
<pin id="874" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_6/5 "/>
</bind>
</comp>

<comp id="877" class="1004" name="select_ln28_3_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="1" slack="0"/>
<pin id="879" dir="0" index="1" bw="32" slack="0"/>
<pin id="880" dir="0" index="2" bw="32" slack="0"/>
<pin id="881" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_3/5 "/>
</bind>
</comp>

<comp id="887" class="1004" name="tmp_14_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="3" slack="0"/>
<pin id="889" dir="0" index="1" bw="2" slack="3"/>
<pin id="890" dir="0" index="2" bw="1" slack="0"/>
<pin id="891" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14/5 "/>
</bind>
</comp>

<comp id="894" class="1004" name="zext_ln35_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="3" slack="0"/>
<pin id="896" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/5 "/>
</bind>
</comp>

<comp id="898" class="1004" name="add_ln35_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="3" slack="0"/>
<pin id="900" dir="0" index="1" bw="2" slack="2"/>
<pin id="901" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/5 "/>
</bind>
</comp>

<comp id="903" class="1004" name="zext_ln35_1_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="4" slack="0"/>
<pin id="905" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_1/5 "/>
</bind>
</comp>

<comp id="909" class="1005" name="icmp_ln28_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="1" slack="1"/>
<pin id="911" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln28 "/>
</bind>
</comp>

<comp id="914" class="1005" name="icmp_ln28_1_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="1" slack="1"/>
<pin id="916" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln28_1 "/>
</bind>
</comp>

<comp id="919" class="1005" name="icmp_ln10_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="1" slack="1"/>
<pin id="921" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln10 "/>
</bind>
</comp>

<comp id="923" class="1005" name="add_ln10_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="4" slack="0"/>
<pin id="925" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln10 "/>
</bind>
</comp>

<comp id="928" class="1005" name="icmp_ln13_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="1" slack="1"/>
<pin id="930" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln13 "/>
</bind>
</comp>

<comp id="934" class="1005" name="select_ln28_9_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="2" slack="0"/>
<pin id="936" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln28_9 "/>
</bind>
</comp>

<comp id="940" class="1005" name="and_ln28_8_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="1" slack="1"/>
<pin id="942" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln28_8 "/>
</bind>
</comp>

<comp id="946" class="1005" name="r_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="2" slack="1"/>
<pin id="948" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="951" class="1005" name="select_ln28_10_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="2" slack="1"/>
<pin id="953" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln28_10 "/>
</bind>
</comp>

<comp id="957" class="1005" name="select_ln28_13_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="1" slack="3"/>
<pin id="959" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_ln28_13 "/>
</bind>
</comp>

<comp id="961" class="1005" name="select_ln13_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="2" slack="0"/>
<pin id="963" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln13 "/>
</bind>
</comp>

<comp id="966" class="1005" name="zext_ln28_1_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="64" slack="1"/>
<pin id="968" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln28_1 "/>
</bind>
</comp>

<comp id="972" class="1005" name="conv_1_out_0_addr_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="3" slack="1"/>
<pin id="974" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_0_addr "/>
</bind>
</comp>

<comp id="977" class="1005" name="conv_1_out_2_addr_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="3" slack="1"/>
<pin id="979" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_2_addr "/>
</bind>
</comp>

<comp id="982" class="1005" name="c_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="2" slack="0"/>
<pin id="984" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="987" class="1005" name="select_ln13_1_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="4" slack="0"/>
<pin id="989" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln13_1 "/>
</bind>
</comp>

<comp id="992" class="1005" name="zext_ln28_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="4" slack="2"/>
<pin id="994" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln28 "/>
</bind>
</comp>

<comp id="997" class="1005" name="select_ln28_11_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="1" slack="1"/>
<pin id="999" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="select_ln28_11 "/>
</bind>
</comp>

<comp id="1002" class="1005" name="select_ln28_12_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="1" slack="1"/>
<pin id="1004" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="select_ln28_12 "/>
</bind>
</comp>

<comp id="1008" class="1005" name="conv_1_out_1_addr_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="3" slack="1"/>
<pin id="1010" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_1_addr "/>
</bind>
</comp>

<comp id="1013" class="1005" name="conv_1_out_3_addr_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="3" slack="1"/>
<pin id="1015" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_3_addr "/>
</bind>
</comp>

<comp id="1018" class="1005" name="select_ln28_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="32" slack="1"/>
<pin id="1020" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln28 "/>
</bind>
</comp>

<comp id="1025" class="1005" name="zext_ln28_3_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="64" slack="1"/>
<pin id="1027" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln28_3 "/>
</bind>
</comp>

<comp id="1031" class="1005" name="conv_1_out_0_addr_1_reg_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="3" slack="1"/>
<pin id="1033" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_0_addr_1 "/>
</bind>
</comp>

<comp id="1036" class="1005" name="conv_1_out_2_addr_1_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="3" slack="1"/>
<pin id="1038" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_2_addr_1 "/>
</bind>
</comp>

<comp id="1041" class="1005" name="conv_1_out_1_addr_1_reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="3" slack="1"/>
<pin id="1043" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_1_addr_1 "/>
</bind>
</comp>

<comp id="1046" class="1005" name="conv_1_out_3_addr_1_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="3" slack="1"/>
<pin id="1048" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_3_addr_1 "/>
</bind>
</comp>

<comp id="1051" class="1005" name="select_ln28_1_reg_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="32" slack="1"/>
<pin id="1053" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln28_1 "/>
</bind>
</comp>

<comp id="1057" class="1005" name="select_ln28_6_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="32" slack="1"/>
<pin id="1059" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln28_6 "/>
</bind>
</comp>

<comp id="1063" class="1005" name="tmp_s_reg_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="1" slack="1"/>
<pin id="1065" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="36" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="4" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="36" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="80" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="105"><net_src comp="87" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="36" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="6" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="36" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="36" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="4" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="36" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="138"><net_src comp="120" pin="3"/><net_sink comp="94" pin=2"/></net>

<net id="143"><net_src comp="127" pin="3"/><net_sink comp="100" pin=2"/></net>

<net id="149"><net_src comp="106" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="155"><net_src comp="113" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="161"><net_src comp="2" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="36" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="6" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="36" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="174"><net_src comp="156" pin="3"/><net_sink comp="144" pin=2"/></net>

<net id="179"><net_src comp="163" pin="3"/><net_sink comp="150" pin=2"/></net>

<net id="185"><net_src comp="8" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="36" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="10" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="36" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="199"><net_src comp="180" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="205"><net_src comp="187" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="209"><net_src comp="18" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="206" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="20" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="227"><net_src comp="217" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="18" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="238"><net_src comp="228" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="20" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="249"><net_src comp="239" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="20" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="260"><net_src comp="250" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="265"><net_src comp="48" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="281"><net_src comp="243" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="286"><net_src comp="243" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="22" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="282" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="20" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="282" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="22" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="294" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="22" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="210" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="24" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="26" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="210" pin="4"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="22" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="221" pin="4"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="232" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="28" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="335"><net_src comp="324" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="20" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="243" pin="4"/><net_sink comp="330" pin=2"/></net>

<net id="343"><net_src comp="324" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="318" pin="2"/><net_sink comp="338" pin=1"/></net>

<net id="345"><net_src comp="221" pin="4"/><net_sink comp="338" pin=2"/></net>

<net id="350"><net_src comp="324" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="30" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="278" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="346" pin="2"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="254" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="32" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="358" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="346" pin="2"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="22" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="330" pin="3"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="364" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="324" pin="2"/><net_sink comp="376" pin=1"/></net>

<net id="387"><net_src comp="376" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="20" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="389"><net_src comp="254" pin="4"/><net_sink comp="382" pin=2"/></net>

<net id="393"><net_src comp="370" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="399"><net_src comp="364" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="400"><net_src comp="390" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="401"><net_src comp="352" pin="2"/><net_sink comp="394" pin=2"/></net>

<net id="407"><net_src comp="364" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="408"><net_src comp="370" pin="2"/><net_sink comp="402" pin=1"/></net>

<net id="409"><net_src comp="330" pin="3"/><net_sink comp="402" pin=2"/></net>

<net id="413"><net_src comp="382" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="419"><net_src comp="34" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="410" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="421"><net_src comp="338" pin="3"/><net_sink comp="414" pin=2"/></net>

<net id="425"><net_src comp="414" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="427"><net_src comp="422" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="432"><net_src comp="382" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="22" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="232" pin="4"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="26" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="445"><net_src comp="324" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="446"><net_src comp="26" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="447"><net_src comp="434" pin="2"/><net_sink comp="440" pin=2"/></net>

<net id="463"><net_src comp="22" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="468"><net_src comp="459" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="20" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="475"><net_src comp="464" pin="2"/><net_sink comp="470" pin=1"/></net>

<net id="476"><net_src comp="451" pin="2"/><net_sink comp="470" pin=2"/></net>

<net id="481"><net_src comp="459" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="22" pin="0"/><net_sink comp="477" pin=1"/></net>

<net id="487"><net_src comp="477" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="22" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="494"><net_src comp="483" pin="2"/><net_sink comp="489" pin=1"/></net>

<net id="495"><net_src comp="455" pin="2"/><net_sink comp="489" pin=2"/></net>

<net id="500"><net_src comp="22" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="506"><net_src comp="470" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="507"><net_src comp="94" pin="3"/><net_sink comp="501" pin=1"/></net>

<net id="508"><net_src comp="100" pin="3"/><net_sink comp="501" pin=2"/></net>

<net id="509"><net_src comp="501" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="513"><net_src comp="501" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="520"><net_src comp="38" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="521"><net_src comp="510" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="522"><net_src comp="40" pin="0"/><net_sink comp="514" pin=2"/></net>

<net id="523"><net_src comp="42" pin="0"/><net_sink comp="514" pin=3"/></net>

<net id="527"><net_src comp="510" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="532"><net_src comp="514" pin="4"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="44" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="538"><net_src comp="524" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="46" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="544"><net_src comp="534" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="528" pin="2"/><net_sink comp="540" pin=1"/></net>

<net id="550"><net_src comp="540" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="261" pin="2"/><net_sink comp="546" pin=1"/></net>

<net id="557"><net_src comp="546" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="558"><net_src comp="501" pin="3"/><net_sink comp="552" pin=1"/></net>

<net id="559"><net_src comp="48" pin="0"/><net_sink comp="552" pin=2"/></net>

<net id="564"><net_src comp="496" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="22" pin="0"/><net_sink comp="560" pin=1"/></net>

<net id="571"><net_src comp="50" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="572"><net_src comp="560" pin="2"/><net_sink comp="566" pin=1"/></net>

<net id="573"><net_src comp="52" pin="0"/><net_sink comp="566" pin=2"/></net>

<net id="577"><net_src comp="566" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="582"><net_src comp="574" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="448" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="587"><net_src comp="578" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="589"><net_src comp="584" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="595"><net_src comp="94" pin="7"/><net_sink comp="590" pin=1"/></net>

<net id="596"><net_src comp="100" pin="7"/><net_sink comp="590" pin=2"/></net>

<net id="597"><net_src comp="590" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="601"><net_src comp="590" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="608"><net_src comp="38" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="609"><net_src comp="598" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="610"><net_src comp="40" pin="0"/><net_sink comp="602" pin=2"/></net>

<net id="611"><net_src comp="42" pin="0"/><net_sink comp="602" pin=3"/></net>

<net id="615"><net_src comp="598" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="625"><net_src comp="38" pin="0"/><net_sink comp="619" pin=0"/></net>

<net id="626"><net_src comp="616" pin="1"/><net_sink comp="619" pin=1"/></net>

<net id="627"><net_src comp="40" pin="0"/><net_sink comp="619" pin=2"/></net>

<net id="628"><net_src comp="42" pin="0"/><net_sink comp="619" pin=3"/></net>

<net id="632"><net_src comp="616" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="637"><net_src comp="602" pin="4"/><net_sink comp="633" pin=0"/></net>

<net id="638"><net_src comp="44" pin="0"/><net_sink comp="633" pin=1"/></net>

<net id="643"><net_src comp="612" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="46" pin="0"/><net_sink comp="639" pin=1"/></net>

<net id="649"><net_src comp="639" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="633" pin="2"/><net_sink comp="645" pin=1"/></net>

<net id="655"><net_src comp="619" pin="4"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="44" pin="0"/><net_sink comp="651" pin=1"/></net>

<net id="661"><net_src comp="629" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="662"><net_src comp="46" pin="0"/><net_sink comp="657" pin=1"/></net>

<net id="667"><net_src comp="657" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="651" pin="2"/><net_sink comp="663" pin=1"/></net>

<net id="673"><net_src comp="645" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="663" pin="2"/><net_sink comp="669" pin=1"/></net>

<net id="679"><net_src comp="669" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="680"><net_src comp="266" pin="2"/><net_sink comp="675" pin=1"/></net>

<net id="686"><net_src comp="675" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="687"><net_src comp="590" pin="3"/><net_sink comp="681" pin=1"/></net>

<net id="688"><net_src comp="681" pin="3"/><net_sink comp="270" pin=1"/></net>

<net id="694"><net_src comp="144" pin="3"/><net_sink comp="689" pin=1"/></net>

<net id="695"><net_src comp="150" pin="3"/><net_sink comp="689" pin=2"/></net>

<net id="696"><net_src comp="689" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="706"><net_src comp="38" pin="0"/><net_sink comp="700" pin=0"/></net>

<net id="707"><net_src comp="697" pin="1"/><net_sink comp="700" pin=1"/></net>

<net id="708"><net_src comp="40" pin="0"/><net_sink comp="700" pin=2"/></net>

<net id="709"><net_src comp="42" pin="0"/><net_sink comp="700" pin=3"/></net>

<net id="713"><net_src comp="697" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="723"><net_src comp="38" pin="0"/><net_sink comp="717" pin=0"/></net>

<net id="724"><net_src comp="714" pin="1"/><net_sink comp="717" pin=1"/></net>

<net id="725"><net_src comp="40" pin="0"/><net_sink comp="717" pin=2"/></net>

<net id="726"><net_src comp="42" pin="0"/><net_sink comp="717" pin=3"/></net>

<net id="730"><net_src comp="714" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="735"><net_src comp="700" pin="4"/><net_sink comp="731" pin=0"/></net>

<net id="736"><net_src comp="44" pin="0"/><net_sink comp="731" pin=1"/></net>

<net id="741"><net_src comp="710" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="742"><net_src comp="46" pin="0"/><net_sink comp="737" pin=1"/></net>

<net id="747"><net_src comp="737" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="748"><net_src comp="731" pin="2"/><net_sink comp="743" pin=1"/></net>

<net id="753"><net_src comp="717" pin="4"/><net_sink comp="749" pin=0"/></net>

<net id="754"><net_src comp="44" pin="0"/><net_sink comp="749" pin=1"/></net>

<net id="759"><net_src comp="727" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="760"><net_src comp="46" pin="0"/><net_sink comp="755" pin=1"/></net>

<net id="765"><net_src comp="755" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="766"><net_src comp="749" pin="2"/><net_sink comp="761" pin=1"/></net>

<net id="771"><net_src comp="743" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="772"><net_src comp="761" pin="2"/><net_sink comp="767" pin=1"/></net>

<net id="777"><net_src comp="767" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="783"><net_src comp="773" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="784"><net_src comp="778" pin="3"/><net_sink comp="274" pin=1"/></net>

<net id="790"><net_src comp="144" pin="7"/><net_sink comp="785" pin=1"/></net>

<net id="791"><net_src comp="150" pin="7"/><net_sink comp="785" pin=2"/></net>

<net id="792"><net_src comp="785" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="796"><net_src comp="785" pin="3"/><net_sink comp="793" pin=0"/></net>

<net id="803"><net_src comp="38" pin="0"/><net_sink comp="797" pin=0"/></net>

<net id="804"><net_src comp="793" pin="1"/><net_sink comp="797" pin=1"/></net>

<net id="805"><net_src comp="40" pin="0"/><net_sink comp="797" pin=2"/></net>

<net id="806"><net_src comp="42" pin="0"/><net_sink comp="797" pin=3"/></net>

<net id="810"><net_src comp="793" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="814"><net_src comp="778" pin="3"/><net_sink comp="811" pin=0"/></net>

<net id="821"><net_src comp="38" pin="0"/><net_sink comp="815" pin=0"/></net>

<net id="822"><net_src comp="811" pin="1"/><net_sink comp="815" pin=1"/></net>

<net id="823"><net_src comp="40" pin="0"/><net_sink comp="815" pin=2"/></net>

<net id="824"><net_src comp="42" pin="0"/><net_sink comp="815" pin=3"/></net>

<net id="828"><net_src comp="811" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="833"><net_src comp="797" pin="4"/><net_sink comp="829" pin=0"/></net>

<net id="834"><net_src comp="44" pin="0"/><net_sink comp="829" pin=1"/></net>

<net id="839"><net_src comp="807" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="840"><net_src comp="46" pin="0"/><net_sink comp="835" pin=1"/></net>

<net id="845"><net_src comp="835" pin="2"/><net_sink comp="841" pin=0"/></net>

<net id="846"><net_src comp="829" pin="2"/><net_sink comp="841" pin=1"/></net>

<net id="851"><net_src comp="815" pin="4"/><net_sink comp="847" pin=0"/></net>

<net id="852"><net_src comp="44" pin="0"/><net_sink comp="847" pin=1"/></net>

<net id="857"><net_src comp="825" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="858"><net_src comp="46" pin="0"/><net_sink comp="853" pin=1"/></net>

<net id="863"><net_src comp="853" pin="2"/><net_sink comp="859" pin=0"/></net>

<net id="864"><net_src comp="847" pin="2"/><net_sink comp="859" pin=1"/></net>

<net id="869"><net_src comp="841" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="870"><net_src comp="859" pin="2"/><net_sink comp="865" pin=1"/></net>

<net id="875"><net_src comp="865" pin="2"/><net_sink comp="871" pin=0"/></net>

<net id="876"><net_src comp="274" pin="2"/><net_sink comp="871" pin=1"/></net>

<net id="882"><net_src comp="871" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="883"><net_src comp="785" pin="3"/><net_sink comp="877" pin=1"/></net>

<net id="884"><net_src comp="778" pin="3"/><net_sink comp="877" pin=2"/></net>

<net id="885"><net_src comp="877" pin="3"/><net_sink comp="194" pin=1"/></net>

<net id="886"><net_src comp="877" pin="3"/><net_sink comp="200" pin=1"/></net>

<net id="892"><net_src comp="50" pin="0"/><net_sink comp="887" pin=0"/></net>

<net id="893"><net_src comp="52" pin="0"/><net_sink comp="887" pin=2"/></net>

<net id="897"><net_src comp="887" pin="3"/><net_sink comp="894" pin=0"/></net>

<net id="902"><net_src comp="894" pin="1"/><net_sink comp="898" pin=0"/></net>

<net id="906"><net_src comp="898" pin="2"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="908"><net_src comp="903" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="912"><net_src comp="288" pin="2"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="917"><net_src comp="300" pin="2"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="922"><net_src comp="306" pin="2"/><net_sink comp="919" pin=0"/></net>

<net id="926"><net_src comp="312" pin="2"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="931"><net_src comp="324" pin="2"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="933"><net_src comp="928" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="937"><net_src comp="338" pin="3"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="939"><net_src comp="934" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="943"><net_src comp="364" pin="2"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="945"><net_src comp="940" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="949"><net_src comp="370" pin="2"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="954"><net_src comp="382" pin="3"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="956"><net_src comp="951" pin="1"/><net_sink comp="887" pin=1"/></net>

<net id="960"><net_src comp="394" pin="3"/><net_sink comp="957" pin=0"/></net>

<net id="964"><net_src comp="402" pin="3"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="969"><net_src comp="422" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="971"><net_src comp="966" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="975"><net_src comp="80" pin="3"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="980"><net_src comp="87" pin="3"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="985"><net_src comp="428" pin="2"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="990"><net_src comp="440" pin="3"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="995"><net_src comp="448" pin="1"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="898" pin=1"/></net>

<net id="1000"><net_src comp="470" pin="3"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="1005"><net_src comp="489" pin="3"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="1007"><net_src comp="1002" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="1011"><net_src comp="106" pin="3"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="1016"><net_src comp="113" pin="3"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="1021"><net_src comp="552" pin="3"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="1023"><net_src comp="1018" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="1024"><net_src comp="1018" pin="1"/><net_sink comp="681" pin=2"/></net>

<net id="1028"><net_src comp="584" pin="1"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="1030"><net_src comp="1025" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="1034"><net_src comp="120" pin="3"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="1039"><net_src comp="127" pin="3"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="1044"><net_src comp="156" pin="3"/><net_sink comp="1041" pin=0"/></net>

<net id="1045"><net_src comp="1041" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="1049"><net_src comp="163" pin="3"/><net_sink comp="1046" pin=0"/></net>

<net id="1050"><net_src comp="1046" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="1054"><net_src comp="681" pin="3"/><net_sink comp="1051" pin=0"/></net>

<net id="1055"><net_src comp="1051" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="1056"><net_src comp="1051" pin="1"/><net_sink comp="778" pin=2"/></net>

<net id="1060"><net_src comp="689" pin="3"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="1062"><net_src comp="1057" pin="1"/><net_sink comp="778" pin=1"/></net>

<net id="1066"><net_src comp="270" pin="2"/><net_sink comp="1063" pin=0"/></net>

<net id="1067"><net_src comp="1063" pin="1"/><net_sink comp="773" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: max_pool_1_out_0 | {5 }
	Port: max_pool_1_out_1 | {5 }
 - Input state : 
	Port: max_pool_1 : conv_1_out_0 | {2 3 4 }
	Port: max_pool_1 : conv_1_out_1 | {3 4 5 }
	Port: max_pool_1 : conv_1_out_2 | {2 3 4 }
	Port: max_pool_1 : conv_1_out_3 | {3 4 5 }
  - Chain level:
	State 1
	State 2
		trunc_ln28 : 1
		shl_ln28 : 1
		icmp_ln28 : 1
		or_ln28 : 1
		icmp_ln28_1 : 1
		icmp_ln10 : 1
		add_ln10 : 1
		br_ln10 : 2
		f : 1
		icmp_ln13 : 1
		select_ln28_8 : 2
		select_ln28_9 : 2
		xor_ln28 : 2
		and_ln28_7 : 2
		icmp_ln16 : 1
		and_ln28_8 : 2
		r : 3
		or_ln28_10 : 2
		select_ln28_10 : 2
		trunc_ln28_1 : 4
		select_ln28_13 : 5
		select_ln13 : 2
		trunc_ln26 : 3
		tmp_1 : 4
		zext_ln28_1 : 5
		conv_1_out_0_addr : 6
		conv_1_out_2_addr : 6
		conv_1_out_0_load : 7
		conv_1_out_2_load : 7
		br_ln35 : 6
		c : 3
		add_ln13 : 1
		select_ln13_1 : 2
	State 3
		select_ln28_11 : 1
		select_ln28_12 : 1
		select_ln28_4 : 2
		bitcast_ln28 : 3
		tmp_3 : 4
		trunc_ln28_2 : 4
		icmp_ln28_2 : 5
		icmp_ln28_3 : 5
		or_ln28_1 : 6
		tmp_4 : 3
		and_ln28 : 6
		select_ln28 : 6
		zext_ln28_2 : 1
		add_ln28 : 2
		zext_ln28_3 : 3
		conv_1_out_0_addr_1 : 4
		conv_1_out_2_addr_1 : 4
		conv_1_out_0_load_1 : 5
		conv_1_out_2_load_1 : 5
		conv_1_out_1_load : 1
		conv_1_out_3_load : 1
	State 4
		select_ln28_5 : 1
		bitcast_ln28_1 : 2
		tmp_5 : 3
		trunc_ln28_3 : 3
		tmp_6 : 1
		trunc_ln28_4 : 1
		icmp_ln28_4 : 4
		icmp_ln28_5 : 4
		or_ln28_2 : 5
		icmp_ln28_6 : 2
		icmp_ln28_7 : 2
		or_ln28_3 : 3
		and_ln28_1 : 5
		tmp_7 : 2
		and_ln28_2 : 5
		select_ln28_1 : 5
		select_ln28_6 : 1
		tmp_s : 6
		conv_1_out_1_load_1 : 1
		conv_1_out_3_load_1 : 1
	State 5
		tmp_8 : 1
		trunc_ln28_5 : 1
		tmp_9 : 1
		trunc_ln28_6 : 1
		icmp_ln28_8 : 2
		icmp_ln28_9 : 2
		or_ln28_4 : 3
		icmp_ln28_10 : 2
		icmp_ln28_11 : 2
		or_ln28_5 : 3
		and_ln28_3 : 3
		and_ln28_4 : 3
		select_ln28_2 : 3
		select_ln28_7 : 1
		bitcast_ln28_5 : 2
		tmp_10 : 3
		trunc_ln28_7 : 3
		bitcast_ln28_6 : 4
		tmp_11 : 5
		trunc_ln28_8 : 5
		icmp_ln28_12 : 4
		icmp_ln28_13 : 4
		or_ln28_6 : 5
		icmp_ln28_14 : 6
		icmp_ln28_15 : 6
		or_ln28_7 : 7
		and_ln28_5 : 7
		tmp_12 : 4
		and_ln28_6 : 7
		select_ln28_3 : 7
		zext_ln35 : 1
		add_ln35 : 2
		zext_ln35_1 : 3
		max_pool_1_out_0_ad : 4
		max_pool_1_out_1_ad : 4
		store_ln35 : 8
		store_ln35 : 8
		empty : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |  select_ln28_8_fu_330 |    0    |    0    |    2    |
|          |  select_ln28_9_fu_338 |    0    |    0    |    2    |
|          | select_ln28_10_fu_382 |    0    |    0    |    2    |
|          | select_ln28_13_fu_394 |    0    |    0    |    2    |
|          |   select_ln13_fu_402  |    0    |    0    |    2    |
|          |  select_ln13_1_fu_440 |    0    |    0    |    4    |
|          | select_ln28_11_fu_470 |    0    |    0    |    2    |
|  select  | select_ln28_12_fu_489 |    0    |    0    |    2    |
|          |  select_ln28_4_fu_501 |    0    |    0    |    32   |
|          |   select_ln28_fu_552  |    0    |    0    |    32   |
|          |  select_ln28_5_fu_590 |    0    |    0    |    32   |
|          |  select_ln28_1_fu_681 |    0    |    0    |    32   |
|          |  select_ln28_6_fu_689 |    0    |    0    |    32   |
|          |  select_ln28_2_fu_778 |    0    |    0    |    32   |
|          |  select_ln28_7_fu_785 |    0    |    0    |    32   |
|          |  select_ln28_3_fu_877 |    0    |    0    |    32   |
|----------|-----------------------|---------|---------|---------|
|          |      tmp_4_fu_261     |    0    |    0    |    66   |
|   fcmp   |      tmp_7_fu_266     |    0    |    0    |    66   |
|          |      tmp_s_fu_270     |    0    |    0    |    66   |
|          |     tmp_12_fu_274     |    0    |    0    |    66   |
|----------|-----------------------|---------|---------|---------|
|          |    icmp_ln28_fu_288   |    0    |    0    |    8    |
|          |   icmp_ln28_1_fu_300  |    0    |    0    |    8    |
|          |    icmp_ln10_fu_306   |    0    |    0    |    9    |
|          |    icmp_ln13_fu_324   |    0    |    0    |    9    |
|          |    icmp_ln16_fu_358   |    0    |    0    |    8    |
|          |  icmp_ln28_16_fu_464  |    0    |    0    |    8    |
|          |  icmp_ln28_17_fu_483  |    0    |    0    |    8    |
|          |   icmp_ln28_2_fu_528  |    0    |    0    |    11   |
|          |   icmp_ln28_3_fu_534  |    0    |    0    |    18   |
|          |   icmp_ln28_4_fu_633  |    0    |    0    |    11   |
|   icmp   |   icmp_ln28_5_fu_639  |    0    |    0    |    18   |
|          |   icmp_ln28_6_fu_651  |    0    |    0    |    11   |
|          |   icmp_ln28_7_fu_657  |    0    |    0    |    18   |
|          |   icmp_ln28_8_fu_731  |    0    |    0    |    11   |
|          |   icmp_ln28_9_fu_737  |    0    |    0    |    18   |
|          |  icmp_ln28_10_fu_749  |    0    |    0    |    11   |
|          |  icmp_ln28_11_fu_755  |    0    |    0    |    18   |
|          |  icmp_ln28_12_fu_829  |    0    |    0    |    11   |
|          |  icmp_ln28_13_fu_835  |    0    |    0    |    18   |
|          |  icmp_ln28_14_fu_847  |    0    |    0    |    11   |
|          |  icmp_ln28_15_fu_853  |    0    |    0    |    18   |
|----------|-----------------------|---------|---------|---------|
|          |    add_ln10_fu_312    |    0    |    0    |    13   |
|          |        f_fu_318       |    0    |    0    |    10   |
|          |        r_fu_370       |    0    |    0    |    10   |
|    add   |        c_fu_428       |    0    |    0    |    10   |
|          |    add_ln13_fu_434    |    0    |    0    |    13   |
|          |    add_ln28_fu_578    |    0    |    0    |    12   |
|          |    add_ln35_fu_898    |    0    |    0    |    12   |
|----------|-----------------------|---------|---------|---------|
|          |     or_ln28_fu_294    |    0    |    0    |    0    |
|          |   or_ln28_10_fu_376   |    0    |    0    |    2    |
|          |    or_ln28_8_fu_451   |    0    |    0    |    2    |
|          |    or_ln28_9_fu_455   |    0    |    0    |    2    |
|          |   or_ln28_11_fu_477   |    0    |    0    |    0    |
|          |    or_ln28_1_fu_540   |    0    |    0    |    2    |
|    or    |     or_ln26_fu_560    |    0    |    0    |    0    |
|          |    or_ln28_2_fu_645   |    0    |    0    |    2    |
|          |    or_ln28_3_fu_663   |    0    |    0    |    2    |
|          |    or_ln28_4_fu_743   |    0    |    0    |    2    |
|          |    or_ln28_5_fu_761   |    0    |    0    |    2    |
|          |    or_ln28_6_fu_841   |    0    |    0    |    2    |
|          |    or_ln28_7_fu_859   |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|          |   and_ln28_7_fu_352   |    0    |    0    |    2    |
|          |   and_ln28_8_fu_364   |    0    |    0    |    2    |
|          |    and_ln28_fu_546    |    0    |    0    |    2    |
|          |   and_ln28_1_fu_669   |    0    |    0    |    2    |
|    and   |   and_ln28_2_fu_675   |    0    |    0    |    2    |
|          |   and_ln28_3_fu_767   |    0    |    0    |    2    |
|          |   and_ln28_4_fu_773   |    0    |    0    |    2    |
|          |   and_ln28_5_fu_865   |    0    |    0    |    2    |
|          |   and_ln28_6_fu_871   |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|    xor   |    xor_ln28_fu_346    |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|          |   trunc_ln28_fu_278   |    0    |    0    |    0    |
|          |  trunc_ln28_1_fu_390  |    0    |    0    |    0    |
|          |   trunc_ln26_fu_410   |    0    |    0    |    0    |
|          |  trunc_ln28_2_fu_524  |    0    |    0    |    0    |
|   trunc  |  trunc_ln28_3_fu_612  |    0    |    0    |    0    |
|          |  trunc_ln28_4_fu_629  |    0    |    0    |    0    |
|          |  trunc_ln28_5_fu_710  |    0    |    0    |    0    |
|          |  trunc_ln28_6_fu_727  |    0    |    0    |    0    |
|          |  trunc_ln28_7_fu_807  |    0    |    0    |    0    |
|          |  trunc_ln28_8_fu_825  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |    shl_ln28_fu_282    |    0    |    0    |    0    |
|    shl   |   shl_ln28_1_fu_459   |    0    |    0    |    0    |
|          |    shl_ln26_fu_496    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |      tmp_1_fu_414     |    0    |    0    |    0    |
|bitconcatenate|     tmp_13_fu_566     |    0    |    0    |    0    |
|          |     tmp_14_fu_887     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   zext_ln28_1_fu_422  |    0    |    0    |    0    |
|          |    zext_ln28_fu_448   |    0    |    0    |    0    |
|   zext   |   zext_ln28_2_fu_574  |    0    |    0    |    0    |
|          |   zext_ln28_3_fu_584  |    0    |    0    |    0    |
|          |    zext_ln35_fu_894   |    0    |    0    |    0    |
|          |   zext_ln35_1_fu_903  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |      tmp_3_fu_514     |    0    |    0    |    0    |
|          |      tmp_5_fu_602     |    0    |    0    |    0    |
|          |      tmp_6_fu_619     |    0    |    0    |    0    |
|partselect|      tmp_8_fu_700     |    0    |    0    |    0    |
|          |      tmp_9_fu_717     |    0    |    0    |    0    |
|          |     tmp_10_fu_797     |    0    |    0    |    0    |
|          |     tmp_11_fu_815     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    0    |    0    |   919   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      add_ln10_reg_923      |    4   |
|     and_ln28_8_reg_940     |    1   |
|         c_0_reg_250        |    2   |
|          c_reg_982         |    2   |
|conv_1_out_0_addr_1_reg_1031|    3   |
|  conv_1_out_0_addr_reg_972 |    3   |
|conv_1_out_1_addr_1_reg_1041|    3   |
| conv_1_out_1_addr_reg_1008 |    3   |
|conv_1_out_2_addr_1_reg_1036|    3   |
|  conv_1_out_2_addr_reg_977 |    3   |
|conv_1_out_3_addr_1_reg_1046|    3   |
| conv_1_out_3_addr_reg_1013 |    3   |
|         f_0_reg_217        |    2   |
|      icmp_ln10_reg_919     |    1   |
|      icmp_ln13_reg_928     |    1   |
|     icmp_ln28_1_reg_914    |    1   |
|      icmp_ln28_reg_909     |    1   |
|  indvar_flatten21_reg_206  |    4   |
|   indvar_flatten_reg_228   |    4   |
|         r_0_reg_239        |    2   |
|          r_reg_946         |    2   |
|    select_ln13_1_reg_987   |    4   |
|     select_ln13_reg_961    |    2   |
|   select_ln28_10_reg_951   |    2   |
|   select_ln28_11_reg_997   |    1   |
|   select_ln28_12_reg_1002  |    1   |
|   select_ln28_13_reg_957   |    1   |
|   select_ln28_1_reg_1051   |   32   |
|   select_ln28_6_reg_1057   |   32   |
|    select_ln28_9_reg_934   |    2   |
|    select_ln28_reg_1018    |   32   |
|       tmp_s_reg_1063       |    1   |
|     zext_ln28_1_reg_966    |   64   |
|    zext_ln28_3_reg_1025    |   64   |
|      zext_ln28_reg_992     |    4   |
+----------------------------+--------+
|            Total           |   293  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_94 |  p0  |   2  |   3  |    6   ||    9    |
|  grp_access_fu_94 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_100 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_100 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_144 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_144 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_150 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_150 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   24   ||  9.464  ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   919  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    -   |   72   |
|  Register |    -   |    -   |   293  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    9   |   293  |   991  |
+-----------+--------+--------+--------+--------+
