Warning (10268): Verilog HDL information at maquina_de_cafe.sv(45): always construct contains both blocking and non-blocking assignments File: C:/intelFPGA_lite/20.1/Quartus Projects/projeto 3 - prova 2/maquina_de_cafe.sv Line: 45
