--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml DES_Cryptanalysis.twx DES_Cryptanalysis.ncd -o
DES_Cryptanalysis.twr DES_Cryptanalysis.pcf -ucf LCD.ucf -ucf GenIO.ucf

Design file:              DES_Cryptanalysis.ncd
Physical constraint file: DES_Cryptanalysis.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 8.077 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 101324 paths analyzed, 7232 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.077ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_20/XLXI_19/rightOut_9 (SLICE_X36Y83.F2), 36 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_20/XLXI_12/rightOut_11 (FF)
  Destination:          XLXI_20/XLXI_19/rightOut_9 (FF)
  Requirement:          8.077ns
  Data Path Delay:      8.077ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 8.077ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_20/XLXI_12/rightOut_11 to XLXI_20/XLXI_19/rightOut_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y83.XQ      Tcko                  0.515   XLXI_20/XLXI_12/rightOut<11>
                                                       XLXI_20/XLXI_12/rightOut_11
    SLICE_X60Y91.F3      net (fanout=31)       2.367   XLXI_20/XLXI_12/rightOut<11>
    SLICE_X60Y91.X       Tilo                  0.660   XLXI_20/XLXI_13/XLXI_4/sb3/Mrom_row_rom00001
                                                       XLXI_20/XLXI_13/XLXI_4/sb3/Mrom_row_rom0000111
    SLICE_X46Y90.F2      net (fanout=7)        1.143   XLXI_20/XLXI_13/XLXI_4/sb3/Mrom_row_rom00001
    SLICE_X46Y90.F5      Tif5                  0.896   XLXI_20/XLXI_13/XLXI_4/sb3/Mmux_decimalOutput_3_f62
                                                       XLXI_20/XLXI_13/XLXI_4/sb3/Mmux_decimalOutput_52
                                                       XLXI_20/XLXI_13/XLXI_4/sb3/Mmux_decimalOutput_4_f5_1
    SLICE_X46Y90.FXINA   net (fanout=1)        0.000   XLXI_20/XLXI_13/XLXI_4/sb3/Mmux_decimalOutput_4_f52
    SLICE_X46Y90.Y       Tif6y                 0.354   XLXI_20/XLXI_13/XLXI_4/sb3/Mmux_decimalOutput_3_f62
                                                       XLXI_20/XLXI_13/XLXI_4/sb3/Mmux_decimalOutput_3_f6_1
    SLICE_X36Y83.F2      net (fanout=1)        1.366   XLXI_20/XLXI_13/XLXI_4/sb3/Mmux_decimalOutput_3_f62
    SLICE_X36Y83.CLK     Tfck                  0.776   XLXI_20/XLXI_19/rightOut<9>
                                                       XLXI_20/XLXI_13/XLXI_7/Mxor_rightoutput_Result<22>1
                                                       XLXI_20/XLXI_19/rightOut_9
    -------------------------------------------------  ---------------------------
    Total                                      8.077ns (3.201ns logic, 4.876ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_44/XLXI_1/keyOut_9 (FF)
  Destination:          XLXI_20/XLXI_19/rightOut_9 (FF)
  Requirement:          8.077ns
  Data Path Delay:      7.797ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 8.077ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_44/XLXI_1/keyOut_9 to XLXI_20/XLXI_19/rightOut_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y81.YQ      Tcko                  0.567   XLXI_44/XLXI_1/keyOut<10>
                                                       XLXI_44/XLXI_1/keyOut_9
    SLICE_X60Y91.F1      net (fanout=13)       2.035   XLXI_44/XLXI_1/keyOut<9>
    SLICE_X60Y91.X       Tilo                  0.660   XLXI_20/XLXI_13/XLXI_4/sb3/Mrom_row_rom00001
                                                       XLXI_20/XLXI_13/XLXI_4/sb3/Mrom_row_rom0000111
    SLICE_X46Y90.F2      net (fanout=7)        1.143   XLXI_20/XLXI_13/XLXI_4/sb3/Mrom_row_rom00001
    SLICE_X46Y90.F5      Tif5                  0.896   XLXI_20/XLXI_13/XLXI_4/sb3/Mmux_decimalOutput_3_f62
                                                       XLXI_20/XLXI_13/XLXI_4/sb3/Mmux_decimalOutput_52
                                                       XLXI_20/XLXI_13/XLXI_4/sb3/Mmux_decimalOutput_4_f5_1
    SLICE_X46Y90.FXINA   net (fanout=1)        0.000   XLXI_20/XLXI_13/XLXI_4/sb3/Mmux_decimalOutput_4_f52
    SLICE_X46Y90.Y       Tif6y                 0.354   XLXI_20/XLXI_13/XLXI_4/sb3/Mmux_decimalOutput_3_f62
                                                       XLXI_20/XLXI_13/XLXI_4/sb3/Mmux_decimalOutput_3_f6_1
    SLICE_X36Y83.F2      net (fanout=1)        1.366   XLXI_20/XLXI_13/XLXI_4/sb3/Mmux_decimalOutput_3_f62
    SLICE_X36Y83.CLK     Tfck                  0.776   XLXI_20/XLXI_19/rightOut<9>
                                                       XLXI_20/XLXI_13/XLXI_7/Mxor_rightoutput_Result<22>1
                                                       XLXI_20/XLXI_19/rightOut_9
    -------------------------------------------------  ---------------------------
    Total                                      7.797ns (3.253ns logic, 4.544ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_44/XLXI_1/keyOut_56 (FF)
  Destination:          XLXI_20/XLXI_19/rightOut_9 (FF)
  Requirement:          8.077ns
  Data Path Delay:      7.557ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 8.077ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_44/XLXI_1/keyOut_56 to XLXI_20/XLXI_19/rightOut_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y80.XQ      Tcko                  0.515   XLXI_44/XLXI_1/keyOut<56>
                                                       XLXI_44/XLXI_1/keyOut_56
    SLICE_X60Y91.F4      net (fanout=13)       1.847   XLXI_44/XLXI_1/keyOut<56>
    SLICE_X60Y91.X       Tilo                  0.660   XLXI_20/XLXI_13/XLXI_4/sb3/Mrom_row_rom00001
                                                       XLXI_20/XLXI_13/XLXI_4/sb3/Mrom_row_rom0000111
    SLICE_X46Y90.F2      net (fanout=7)        1.143   XLXI_20/XLXI_13/XLXI_4/sb3/Mrom_row_rom00001
    SLICE_X46Y90.F5      Tif5                  0.896   XLXI_20/XLXI_13/XLXI_4/sb3/Mmux_decimalOutput_3_f62
                                                       XLXI_20/XLXI_13/XLXI_4/sb3/Mmux_decimalOutput_52
                                                       XLXI_20/XLXI_13/XLXI_4/sb3/Mmux_decimalOutput_4_f5_1
    SLICE_X46Y90.FXINA   net (fanout=1)        0.000   XLXI_20/XLXI_13/XLXI_4/sb3/Mmux_decimalOutput_4_f52
    SLICE_X46Y90.Y       Tif6y                 0.354   XLXI_20/XLXI_13/XLXI_4/sb3/Mmux_decimalOutput_3_f62
                                                       XLXI_20/XLXI_13/XLXI_4/sb3/Mmux_decimalOutput_3_f6_1
    SLICE_X36Y83.F2      net (fanout=1)        1.366   XLXI_20/XLXI_13/XLXI_4/sb3/Mmux_decimalOutput_3_f62
    SLICE_X36Y83.CLK     Tfck                  0.776   XLXI_20/XLXI_19/rightOut<9>
                                                       XLXI_20/XLXI_13/XLXI_7/Mxor_rightoutput_Result<22>1
                                                       XLXI_20/XLXI_19/rightOut_9
    -------------------------------------------------  ---------------------------
    Total                                      7.557ns (3.201ns logic, 4.356ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_20/XLXI_67/rightOut_31 (SLICE_X12Y38.F4), 42 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_20/XLXI_62/rightOut_28 (FF)
  Destination:          XLXI_20/XLXI_67/rightOut_31 (FF)
  Requirement:          8.077ns
  Data Path Delay:      8.068ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 8.077ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_20/XLXI_62/rightOut_28 to XLXI_20/XLXI_67/rightOut_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y55.YQ      Tcko                  0.567   XLXI_20/XLXI_62/rightOut<29>
                                                       XLXI_20/XLXI_62/rightOut_28
    SLICE_X2Y40.G3       net (fanout=13)       2.949   XLXI_20/XLXI_62/rightOut<28>
    SLICE_X2Y40.Y        Tilo                  0.660   XLXI_20/XLXI_60/XLXI_4/sb6/Mrom_row_rom000029
                                                       XLXI_20/XLXI_60/XLXI_4/sb6/Mrom_row_rom0000151
    SLICE_X0Y34.G1       net (fanout=5)        0.943   XLXI_20/XLXI_60/XLXI_4/sb6/Mrom_row_rom000015
    SLICE_X0Y34.F5       Tif5                  0.896   XLXI_20/XLXI_60/XLXI_4/sb6/Mmux_decimalOutput_3_f6
                                                       XLXI_20/XLXI_60/XLXI_4/sb6/Mmux_decimalOutput_6
                                                       XLXI_20/XLXI_60/XLXI_4/sb6/Mmux_decimalOutput_4_f5
    SLICE_X0Y34.FXINA    net (fanout=1)        0.000   XLXI_20/XLXI_60/XLXI_4/sb6/Mmux_decimalOutput_4_f5
    SLICE_X0Y34.Y        Tif6y                 0.354   XLXI_20/XLXI_60/XLXI_4/sb6/Mmux_decimalOutput_3_f6
                                                       XLXI_20/XLXI_60/XLXI_4/sb6/Mmux_decimalOutput_3_f6
    SLICE_X12Y38.F4      net (fanout=1)        0.923   XLXI_20/XLXI_60/XLXI_4/sb6/Mmux_decimalOutput_3_f6
    SLICE_X12Y38.CLK     Tfck                  0.776   XLXI_20/XLXI_67/rightOut<31>
                                                       XLXI_20/XLXI_60/XLXI_7/Mxor_rightoutput_Result<0>1
                                                       XLXI_20/XLXI_67/rightOut_31
    -------------------------------------------------  ---------------------------
    Total                                      8.068ns (3.253ns logic, 4.815ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_20/XLXI_62/rightOut_28 (FF)
  Destination:          XLXI_20/XLXI_67/rightOut_31 (FF)
  Requirement:          8.077ns
  Data Path Delay:      7.781ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 8.077ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_20/XLXI_62/rightOut_28 to XLXI_20/XLXI_67/rightOut_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y55.YQ      Tcko                  0.567   XLXI_20/XLXI_62/rightOut<29>
                                                       XLXI_20/XLXI_62/rightOut_28
    SLICE_X2Y40.G3       net (fanout=13)       2.949   XLXI_20/XLXI_62/rightOut<28>
    SLICE_X2Y40.Y        Tilo                  0.660   XLXI_20/XLXI_60/XLXI_4/sb6/Mrom_row_rom000029
                                                       XLXI_20/XLXI_60/XLXI_4/sb6/Mrom_row_rom0000151
    SLICE_X0Y34.F2       net (fanout=5)        0.656   XLXI_20/XLXI_60/XLXI_4/sb6/Mrom_row_rom000015
    SLICE_X0Y34.F5       Tif5                  0.896   XLXI_20/XLXI_60/XLXI_4/sb6/Mmux_decimalOutput_3_f6
                                                       XLXI_20/XLXI_60/XLXI_4/sb6/Mmux_decimalOutput_5
                                                       XLXI_20/XLXI_60/XLXI_4/sb6/Mmux_decimalOutput_4_f5
    SLICE_X0Y34.FXINA    net (fanout=1)        0.000   XLXI_20/XLXI_60/XLXI_4/sb6/Mmux_decimalOutput_4_f5
    SLICE_X0Y34.Y        Tif6y                 0.354   XLXI_20/XLXI_60/XLXI_4/sb6/Mmux_decimalOutput_3_f6
                                                       XLXI_20/XLXI_60/XLXI_4/sb6/Mmux_decimalOutput_3_f6
    SLICE_X12Y38.F4      net (fanout=1)        0.923   XLXI_20/XLXI_60/XLXI_4/sb6/Mmux_decimalOutput_3_f6
    SLICE_X12Y38.CLK     Tfck                  0.776   XLXI_20/XLXI_67/rightOut<31>
                                                       XLXI_20/XLXI_60/XLXI_7/Mxor_rightoutput_Result<0>1
                                                       XLXI_20/XLXI_67/rightOut_31
    -------------------------------------------------  ---------------------------
    Total                                      7.781ns (3.253ns logic, 4.528ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.472ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_20/XLXI_62/rightOut_23 (FF)
  Destination:          XLXI_20/XLXI_67/rightOut_31 (FF)
  Requirement:          8.077ns
  Data Path Delay:      7.605ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 8.077ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_20/XLXI_62/rightOut_23 to XLXI_20/XLXI_67/rightOut_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y60.XQ      Tcko                  0.514   XLXI_20/XLXI_62/rightOut<23>
                                                       XLXI_20/XLXI_62/rightOut_23
    SLICE_X2Y40.G1       net (fanout=40)       2.539   XLXI_20/XLXI_62/rightOut<23>
    SLICE_X2Y40.Y        Tilo                  0.660   XLXI_20/XLXI_60/XLXI_4/sb6/Mrom_row_rom000029
                                                       XLXI_20/XLXI_60/XLXI_4/sb6/Mrom_row_rom0000151
    SLICE_X0Y34.G1       net (fanout=5)        0.943   XLXI_20/XLXI_60/XLXI_4/sb6/Mrom_row_rom000015
    SLICE_X0Y34.F5       Tif5                  0.896   XLXI_20/XLXI_60/XLXI_4/sb6/Mmux_decimalOutput_3_f6
                                                       XLXI_20/XLXI_60/XLXI_4/sb6/Mmux_decimalOutput_6
                                                       XLXI_20/XLXI_60/XLXI_4/sb6/Mmux_decimalOutput_4_f5
    SLICE_X0Y34.FXINA    net (fanout=1)        0.000   XLXI_20/XLXI_60/XLXI_4/sb6/Mmux_decimalOutput_4_f5
    SLICE_X0Y34.Y        Tif6y                 0.354   XLXI_20/XLXI_60/XLXI_4/sb6/Mmux_decimalOutput_3_f6
                                                       XLXI_20/XLXI_60/XLXI_4/sb6/Mmux_decimalOutput_3_f6
    SLICE_X12Y38.F4      net (fanout=1)        0.923   XLXI_20/XLXI_60/XLXI_4/sb6/Mmux_decimalOutput_3_f6
    SLICE_X12Y38.CLK     Tfck                  0.776   XLXI_20/XLXI_67/rightOut<31>
                                                       XLXI_20/XLXI_60/XLXI_7/Mxor_rightoutput_Result<0>1
                                                       XLXI_20/XLXI_67/rightOut_31
    -------------------------------------------------  ---------------------------
    Total                                      7.605ns (3.200ns logic, 4.405ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_52/blank1_0 (SLICE_X52Y76.G2), 730 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_51/reg11b_2 (FF)
  Destination:          XLXI_52/blank1_0 (FF)
  Requirement:          8.077ns
  Data Path Delay:      8.057ns (Levels of Logic = 13)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 8.077ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_51/reg11b_2 to XLXI_52/blank1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y67.XQ      Tcko                  0.514   XLXN_77<1>
                                                       XLXI_51/reg11b_2
    SLICE_X54Y66.G4      net (fanout=16)       0.609   XLXN_77<1>
    SLICE_X54Y66.Y       Tilo                  0.660   XLXI_52/WE28
                                                       XLXI_52/WE28_SW0
    SLICE_X54Y66.F4      net (fanout=1)        0.020   XLXI_52/WE28_SW0/O
    SLICE_X54Y66.X       Tilo                  0.660   XLXI_52/WE28
                                                       XLXI_52/WE28
    SLICE_X54Y64.BX      net (fanout=2)        0.371   XLXI_52/WE28
    SLICE_X54Y64.X       Tbxx                  0.699   N72
                                                       XLXI_52/WE147_SW0
    SLICE_X52Y67.F4      net (fanout=1)        0.304   N72
    SLICE_X52Y67.X       Tilo                  0.660   XLXI_52/blank1_mux0003<0>
                                                       XLXI_52/blank1_mux0003<0>1
    SLICE_X53Y69.F2      net (fanout=1)        0.303   XLXI_52/blank1_mux0003<0>
    SLICE_X53Y69.COUT    Topcyf                1.011   XLXI_52/blank1_share0000<0>
                                                       XLXI_52/Msub_blank1_share0000_lut<0>
                                                       XLXI_52/Msub_blank1_share0000_cy<0>
                                                       XLXI_52/Msub_blank1_share0000_cy<1>
    SLICE_X53Y70.CIN     net (fanout=1)        0.000   XLXI_52/Msub_blank1_share0000_cy<1>
    SLICE_X53Y70.COUT    Tbyp                  0.103   XLXI_52/blank1_share0000<2>
                                                       XLXI_52/Msub_blank1_share0000_cy<2>
                                                       XLXI_52/Msub_blank1_share0000_cy<3>
    SLICE_X53Y71.CIN     net (fanout=1)        0.000   XLXI_52/Msub_blank1_share0000_cy<3>
    SLICE_X53Y71.COUT    Tbyp                  0.103   XLXI_52/blank1_share0000<4>
                                                       XLXI_52/Msub_blank1_share0000_cy<4>
                                                       XLXI_52/Msub_blank1_share0000_cy<5>
    SLICE_X53Y72.CIN     net (fanout=1)        0.000   XLXI_52/Msub_blank1_share0000_cy<5>
    SLICE_X53Y72.COUT    Tbyp                  0.103   XLXI_52/blank1_share0000<6>
                                                       XLXI_52/Msub_blank1_share0000_cy<6>
                                                       XLXI_52/Msub_blank1_share0000_cy<7>
    SLICE_X53Y73.CIN     net (fanout=1)        0.000   XLXI_52/Msub_blank1_share0000_cy<7>
    SLICE_X53Y73.COUT    Tbyp                  0.103   XLXI_52/blank1_share0000<8>
                                                       XLXI_52/Msub_blank1_share0000_cy<8>
                                                       XLXI_52/Msub_blank1_share0000_cy<9>
    SLICE_X53Y74.CIN     net (fanout=1)        0.000   XLXI_52/Msub_blank1_share0000_cy<9>
    SLICE_X53Y74.COUT    Tbyp                  0.103   XLXI_52/blank1_share0000<10>
                                                       XLXI_52/Msub_blank1_share0000_cy<10>
                                                       XLXI_52/Msub_blank1_share0000_cy<11>
    SLICE_X53Y75.CIN     net (fanout=1)        0.000   XLXI_52/Msub_blank1_share0000_cy<11>
    SLICE_X53Y75.COUT    Tbyp                  0.103   XLXI_52/blank1_share0000<12>
                                                       XLXI_52/Msub_blank1_share0000_cy<12>
                                                       XLXI_52/Msub_blank1_share0000_cy<13>
    SLICE_X53Y76.CIN     net (fanout=1)        0.000   XLXI_52/Msub_blank1_share0000_cy<13>
    SLICE_X53Y76.Y       Tciny                 0.756   XLXI_52/blank1_share0000<14>
                                                       XLXI_52/Msub_blank1_share0000_cy<14>
                                                       XLXI_52/Msub_blank1_share0000_xor<15>
    SLICE_X52Y76.G2      net (fanout=1)        0.096   XLXI_52/blank1_share0000<15>
    SLICE_X52Y76.CLK     Tgck                  0.776   XLXI_52/blank1<1>
                                                       XLXI_52/blank1_mux0002<15>1
                                                       XLXI_52/blank1_0
    -------------------------------------------------  ---------------------------
    Total                                      8.057ns (6.354ns logic, 1.703ns route)
                                                       (78.9% logic, 21.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_51/ResDORdy/qDIn (FF)
  Destination:          XLXI_52/blank1_0 (FF)
  Requirement:          8.077ns
  Data Path Delay:      8.039ns (Levels of Logic = 13)
  Clock Path Skew:      -0.009ns (0.013 - 0.022)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 8.077ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_51/ResDORdy/qDIn to XLXI_52/blank1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y70.YQ      Tcko                  0.511   XLXI_51/ResDORdy/qDIn
                                                       XLXI_51/ResDORdy/qDIn
    SLICE_X55Y69.F3      net (fanout=2)        0.349   XLXI_51/ResDORdy/qDIn
    SLICE_X55Y69.X       Tilo                  0.612   XLXN_76
                                                       XLXI_51/ResDORdy/Mxor_DOut_Result1
    SLICE_X54Y66.F2      net (fanout=3)        0.313   XLXN_76
    SLICE_X54Y66.X       Tilo                  0.660   XLXI_52/WE28
                                                       XLXI_52/WE28
    SLICE_X54Y64.BX      net (fanout=2)        0.371   XLXI_52/WE28
    SLICE_X54Y64.X       Tbxx                  0.699   N72
                                                       XLXI_52/WE147_SW0
    SLICE_X52Y67.F4      net (fanout=1)        0.304   N72
    SLICE_X52Y67.X       Tilo                  0.660   XLXI_52/blank1_mux0003<0>
                                                       XLXI_52/blank1_mux0003<0>1
    SLICE_X53Y69.F2      net (fanout=1)        0.303   XLXI_52/blank1_mux0003<0>
    SLICE_X53Y69.COUT    Topcyf                1.011   XLXI_52/blank1_share0000<0>
                                                       XLXI_52/Msub_blank1_share0000_lut<0>
                                                       XLXI_52/Msub_blank1_share0000_cy<0>
                                                       XLXI_52/Msub_blank1_share0000_cy<1>
    SLICE_X53Y70.CIN     net (fanout=1)        0.000   XLXI_52/Msub_blank1_share0000_cy<1>
    SLICE_X53Y70.COUT    Tbyp                  0.103   XLXI_52/blank1_share0000<2>
                                                       XLXI_52/Msub_blank1_share0000_cy<2>
                                                       XLXI_52/Msub_blank1_share0000_cy<3>
    SLICE_X53Y71.CIN     net (fanout=1)        0.000   XLXI_52/Msub_blank1_share0000_cy<3>
    SLICE_X53Y71.COUT    Tbyp                  0.103   XLXI_52/blank1_share0000<4>
                                                       XLXI_52/Msub_blank1_share0000_cy<4>
                                                       XLXI_52/Msub_blank1_share0000_cy<5>
    SLICE_X53Y72.CIN     net (fanout=1)        0.000   XLXI_52/Msub_blank1_share0000_cy<5>
    SLICE_X53Y72.COUT    Tbyp                  0.103   XLXI_52/blank1_share0000<6>
                                                       XLXI_52/Msub_blank1_share0000_cy<6>
                                                       XLXI_52/Msub_blank1_share0000_cy<7>
    SLICE_X53Y73.CIN     net (fanout=1)        0.000   XLXI_52/Msub_blank1_share0000_cy<7>
    SLICE_X53Y73.COUT    Tbyp                  0.103   XLXI_52/blank1_share0000<8>
                                                       XLXI_52/Msub_blank1_share0000_cy<8>
                                                       XLXI_52/Msub_blank1_share0000_cy<9>
    SLICE_X53Y74.CIN     net (fanout=1)        0.000   XLXI_52/Msub_blank1_share0000_cy<9>
    SLICE_X53Y74.COUT    Tbyp                  0.103   XLXI_52/blank1_share0000<10>
                                                       XLXI_52/Msub_blank1_share0000_cy<10>
                                                       XLXI_52/Msub_blank1_share0000_cy<11>
    SLICE_X53Y75.CIN     net (fanout=1)        0.000   XLXI_52/Msub_blank1_share0000_cy<11>
    SLICE_X53Y75.COUT    Tbyp                  0.103   XLXI_52/blank1_share0000<12>
                                                       XLXI_52/Msub_blank1_share0000_cy<12>
                                                       XLXI_52/Msub_blank1_share0000_cy<13>
    SLICE_X53Y76.CIN     net (fanout=1)        0.000   XLXI_52/Msub_blank1_share0000_cy<13>
    SLICE_X53Y76.Y       Tciny                 0.756   XLXI_52/blank1_share0000<14>
                                                       XLXI_52/Msub_blank1_share0000_cy<14>
                                                       XLXI_52/Msub_blank1_share0000_xor<15>
    SLICE_X52Y76.G2      net (fanout=1)        0.096   XLXI_52/blank1_share0000<15>
    SLICE_X52Y76.CLK     Tgck                  0.776   XLXI_52/blank1<1>
                                                       XLXI_52/blank1_mux0002<15>1
                                                       XLXI_52/blank1_0
    -------------------------------------------------  ---------------------------
    Total                                      8.039ns (6.303ns logic, 1.736ns route)
                                                       (78.4% logic, 21.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_51/ResDORdy/prevDIn (FF)
  Destination:          XLXI_52/blank1_0 (FF)
  Requirement:          8.077ns
  Data Path Delay:      8.007ns (Levels of Logic = 13)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 8.077ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_51/ResDORdy/prevDIn to XLXI_52/blank1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y68.YQ      Tcko                  0.511   XLXI_51/ResDORdy/prevDIn
                                                       XLXI_51/ResDORdy/prevDIn
    SLICE_X55Y69.F4      net (fanout=1)        0.317   XLXI_51/ResDORdy/prevDIn
    SLICE_X55Y69.X       Tilo                  0.612   XLXN_76
                                                       XLXI_51/ResDORdy/Mxor_DOut_Result1
    SLICE_X54Y66.F2      net (fanout=3)        0.313   XLXN_76
    SLICE_X54Y66.X       Tilo                  0.660   XLXI_52/WE28
                                                       XLXI_52/WE28
    SLICE_X54Y64.BX      net (fanout=2)        0.371   XLXI_52/WE28
    SLICE_X54Y64.X       Tbxx                  0.699   N72
                                                       XLXI_52/WE147_SW0
    SLICE_X52Y67.F4      net (fanout=1)        0.304   N72
    SLICE_X52Y67.X       Tilo                  0.660   XLXI_52/blank1_mux0003<0>
                                                       XLXI_52/blank1_mux0003<0>1
    SLICE_X53Y69.F2      net (fanout=1)        0.303   XLXI_52/blank1_mux0003<0>
    SLICE_X53Y69.COUT    Topcyf                1.011   XLXI_52/blank1_share0000<0>
                                                       XLXI_52/Msub_blank1_share0000_lut<0>
                                                       XLXI_52/Msub_blank1_share0000_cy<0>
                                                       XLXI_52/Msub_blank1_share0000_cy<1>
    SLICE_X53Y70.CIN     net (fanout=1)        0.000   XLXI_52/Msub_blank1_share0000_cy<1>
    SLICE_X53Y70.COUT    Tbyp                  0.103   XLXI_52/blank1_share0000<2>
                                                       XLXI_52/Msub_blank1_share0000_cy<2>
                                                       XLXI_52/Msub_blank1_share0000_cy<3>
    SLICE_X53Y71.CIN     net (fanout=1)        0.000   XLXI_52/Msub_blank1_share0000_cy<3>
    SLICE_X53Y71.COUT    Tbyp                  0.103   XLXI_52/blank1_share0000<4>
                                                       XLXI_52/Msub_blank1_share0000_cy<4>
                                                       XLXI_52/Msub_blank1_share0000_cy<5>
    SLICE_X53Y72.CIN     net (fanout=1)        0.000   XLXI_52/Msub_blank1_share0000_cy<5>
    SLICE_X53Y72.COUT    Tbyp                  0.103   XLXI_52/blank1_share0000<6>
                                                       XLXI_52/Msub_blank1_share0000_cy<6>
                                                       XLXI_52/Msub_blank1_share0000_cy<7>
    SLICE_X53Y73.CIN     net (fanout=1)        0.000   XLXI_52/Msub_blank1_share0000_cy<7>
    SLICE_X53Y73.COUT    Tbyp                  0.103   XLXI_52/blank1_share0000<8>
                                                       XLXI_52/Msub_blank1_share0000_cy<8>
                                                       XLXI_52/Msub_blank1_share0000_cy<9>
    SLICE_X53Y74.CIN     net (fanout=1)        0.000   XLXI_52/Msub_blank1_share0000_cy<9>
    SLICE_X53Y74.COUT    Tbyp                  0.103   XLXI_52/blank1_share0000<10>
                                                       XLXI_52/Msub_blank1_share0000_cy<10>
                                                       XLXI_52/Msub_blank1_share0000_cy<11>
    SLICE_X53Y75.CIN     net (fanout=1)        0.000   XLXI_52/Msub_blank1_share0000_cy<11>
    SLICE_X53Y75.COUT    Tbyp                  0.103   XLXI_52/blank1_share0000<12>
                                                       XLXI_52/Msub_blank1_share0000_cy<12>
                                                       XLXI_52/Msub_blank1_share0000_cy<13>
    SLICE_X53Y76.CIN     net (fanout=1)        0.000   XLXI_52/Msub_blank1_share0000_cy<13>
    SLICE_X53Y76.Y       Tciny                 0.756   XLXI_52/blank1_share0000<14>
                                                       XLXI_52/Msub_blank1_share0000_cy<14>
                                                       XLXI_52/Msub_blank1_share0000_xor<15>
    SLICE_X52Y76.G2      net (fanout=1)        0.096   XLXI_52/blank1_share0000<15>
    SLICE_X52Y76.CLK     Tgck                  0.776   XLXI_52/blank1<1>
                                                       XLXI_52/blank1_mux0002<15>1
                                                       XLXI_52/blank1_0
    -------------------------------------------------  ---------------------------
    Total                                      8.007ns (6.303ns logic, 1.704ns route)
                                                       (78.7% logic, 21.3% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 8.077 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_44/XLXI_6/Mshreg_keyOut_48 (SLICE_X18Y54.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.624ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_44/XLXI_4/keyOut_48 (FF)
  Destination:          XLXI_44/XLXI_6/Mshreg_keyOut_48 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.626ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.010 - 0.008)
  Source Clock:         Clk_50MHz_BUFGP rising at 8.077ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 8.077ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_44/XLXI_4/keyOut_48 to XLXI_44/XLXI_6/Mshreg_keyOut_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y56.XQ      Tcko                  0.412   XLXI_44/XLXI_4/keyOut<48>
                                                       XLXI_44/XLXI_4/keyOut_48
    SLICE_X18Y54.BX      net (fanout=2)        0.344   XLXI_44/XLXI_4/keyOut<48>
    SLICE_X18Y54.CLK     Tdh         (-Th)     0.130   XLXI_44/XLXI_6/keyOut<48>
                                                       XLXI_44/XLXI_6/Mshreg_keyOut_48
    -------------------------------------------------  ---------------------------
    Total                                      0.626ns (0.282ns logic, 0.344ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_44/XLXI_16/Mshreg_keyOut_3 (SLICE_X42Y18.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.653ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_44/XLXI_18/keyOut_3 (FF)
  Destination:          XLXI_44/XLXI_16/Mshreg_keyOut_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.654ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.005 - 0.004)
  Source Clock:         Clk_50MHz_BUFGP rising at 8.077ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 8.077ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_44/XLXI_18/keyOut_3 to XLXI_44/XLXI_16/Mshreg_keyOut_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y16.XQ      Tcko                  0.412   XLXI_44/XLXI_18/keyOut<3>
                                                       XLXI_44/XLXI_18/keyOut_3
    SLICE_X42Y18.BX      net (fanout=2)        0.372   XLXI_44/XLXI_18/keyOut<3>
    SLICE_X42Y18.CLK     Tdh         (-Th)     0.130   XLXI_44/XLXI_16/keyOut<3>
                                                       XLXI_44/XLXI_16/Mshreg_keyOut_3
    -------------------------------------------------  ---------------------------
    Total                                      0.654ns (0.282ns logic, 0.372ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_44/XLXI_10/Mshreg_keyOut_62 (SLICE_X20Y35.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.669ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_44/XLXI_8/keyOut_62 (FF)
  Destination:          XLXI_44/XLXI_10/Mshreg_keyOut_62 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.669ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 8.077ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 8.077ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_44/XLXI_8/keyOut_62 to XLXI_44/XLXI_10/Mshreg_keyOut_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y35.XQ      Tcko                  0.411   XLXI_44/XLXI_8/keyOut<62>
                                                       XLXI_44/XLXI_8/keyOut_62
    SLICE_X20Y35.BY      net (fanout=2)        0.368   XLXI_44/XLXI_8/keyOut<62>
    SLICE_X20Y35.CLK     Tdh         (-Th)     0.110   XLXI_44/XLXI_10/keyOut<61>
                                                       XLXI_44/XLXI_10/Mshreg_keyOut_62
    -------------------------------------------------  ---------------------------
    Total                                      0.669ns (0.301ns logic, 0.368ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 8.077 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.639ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.077ns
  Low pulse: 4.038ns
  Low pulse limit: 0.719ns (Tcl)
  Physical resource: XLXI_52/LCD_DI<28>/CLK
  Logical resource: XLXI_52/LCD_DI_28/CK
  Location pin: SLICE_X52Y55.CLK
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 6.639ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.077ns
  High pulse: 4.038ns
  High pulse limit: 0.719ns (Tch)
  Physical resource: XLXI_52/LCD_DI<28>/CLK
  Logical resource: XLXI_52/LCD_DI_28/CK
  Location pin: SLICE_X52Y55.CLK
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 6.639ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.077ns
  Low pulse: 4.038ns
  Low pulse limit: 0.719ns (Tcl)
  Physical resource: XLXI_52/LCD_DI<52>/CLK
  Logical resource: XLXI_52/LCD_DI_52/CK
  Location pin: SLICE_X52Y62.CLK
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk_50MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_50MHz      |    8.077|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 101324 paths, 0 nets, and 35993 connections

Design statistics:
   Minimum period:   8.077ns{1}   (Maximum frequency: 123.808MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Nov 17 15:39:06 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4619 MB



