                                                       
                                                                                                            EZ-PD™ CCG5
                                                                               USB Type-C Port Controller
EZ-PD™ CCG5, USB Type-C Port Controller
General Description
EZ-PD™ CCG5 is a dual USB Type-C controller that complies with the latest USB Type-C and PD standards. EZ-PD CCG5 provides
a complete dual USB Type-C and USB-Power Delivery port control solution for PCs, notebook, and dock. It can also be used in dual
role and downstream-facing port applications. EZ-PD CCG5 uses Cypress’ proprietary M0S8 technology with a 32-bit, 48-MHz Arm®
Cortex®-M0 processor with 128-KB flash and integrates two complete Type-C Transceivers including the Type-C termination resistors,
RP and RD. CCG5 also integrates high-voltage regulator. CCG5 is available in 40-QFN (1 port) and 96-BGA (2 ports) packages.
Applications                                                        32-bit MCU Subsystem
                                                                    ■ 48-MHz Arm Cortex-M0 CPU
■  PCs, Notebook, and Dock
                                                                    ■ 128-KB Flash
■ Thunderbolt hosts and devices
                                                                    ■ 12-KB SRAM
Features                                                            Integrated Digital Blocks
Type-C and USB-PD Support                                           ■ Up to two integrated timers and counters to meet response
                                                                      times required by the USB-PD protocol
■  Integrated USB Power Delivery (USB-PD) 3.0 support
                                                                    ■ Four run-time serial communication blocks (SCBs) with 
■  Two integrated USB-PD Type-C ports                                 reconfigurable I2C, SPI, or UART functionality
                     [1]                                 [2]
■ Integrated UFP (RD) and current sources for DFP (RP) on
   both Type-C ports                                                Clocks and Oscillators
■ Integrated dead battery termination for DRP (Power                ■ Integrated oscillator eliminating the need for an external clock
   Source/Sink) applications
                                                                    Low-Power Operation
■ Integrated VCONN FETs to power EMCA cables
                                                                    ■ 2.75 V to 21.5 V operation
■ Integrated fast role swap and extended data messaging
■ Integrated high-voltage LDO, operational up to 21.5 V             System-Level ESD on CC, D±, and SBU Pins
■ Integrated 2x USB Analog Mux                                      ■ ± 8-kV Contact Discharge and ±15-kV Air Gap Discharge based
                                                                      on IEC61000-4-2 level 4C
■ Integrated 2x SBU Analog Mux
■ Integrated 2x USB Charger detect blocks – BC v1.2, Apple          Hot-Swappable I/Os
   Charging (source only)
                                                                    ■ Port 1 I2C pins and CC1, CC2 pins are hot-swappable
■ Integrated overvoltage protection (OVP) and overcurrent
   protection (OCP) on the VBUS                                     Packages
■ Integrated OCP protection on the VCONN                            ■ 6.0 mm  6.0 mm, 0.6 mm, 40-pin QFN
■ Integrated high-voltage protection on CC and SBU pins to            6.0 mm  6.0 mm, 1.0 mm, 96-ball BGA
   protect against accidental shorts to the VBUS pin on the Type-C  ■ Supports industrial temperature range (–40 °C to +85 °C)
   connector
■ Integrated current sense amplifier that supports high-side
   current sensing
■ Integrated gate drivers for external VBUS PFET control on
   Type-C Ports
■ Supports high-voltage tolerant PFET-controlled GPIOs
 Notes
  1. UFP refers to Power Sink.
  2. DFP refers to Power Source.
Cypress Semiconductor Corporation             •    198 Champion Court      •    San Jose, CA 95134-1709           •     408-943-2600
Document Number: 002-17682 Rev. *H                                                                            Revised June 14, 2018


                                                                                                                                              EZ-PD™ CCG5
Logic Block Diagram
                      CCG5: Single-
                                 - Chip Type- C Controller
                       MCU Subsystem                                          Integrated Digital Blocks   I/O Subsystem
                                                                                      2x TCPWM                                       CC
                            ARM
                                                                                                          Programmable I/O Matrix
                                             Advanced High- Performance Bus
                           CORTEX -M0                                                     SCB
                                                                                                                                    VCONN
                             48 MHz                                                (I2 C, SPI, UART)
                                                                                          SCB                                       28 GPIO
                                                                                   (I2 C, SPI, UART)                                  Pins
                               Flash
                                                                                          SCB
                             (128KB)
                                                        (AHB)
                                                                                   (I2 C, SPI, UART)
                                                                                          SCB
                                                                                   (I2 C, SPI, UART)
                             SRAM
                             (12KB )                                          USB PD Subsystem x2
                                                                                                                       VBUS OVP
                                                                                 Baseband MAC
                                                                                                                       Protection
                            System                                                                        HV Protection
                                                                                 Baseband PHY
                           Resources                                                                      On CC & SBU
                                           High- Side Current
                                                                                  Hi- Voltage LDO         Under Voltage
                          2x SBU Analog
                                                                                       ( 21.5V)            Protection
                           Mux Switch
                                             sense Amplifier
                          2x2 USB Analog                                         1x 8- bit SAR ADC        2x VCONN FETs
                            Mux Switch
                                                                                VBUS/VCONN OCP
                          2x USB Charge                                                                   2x Gate Drivers
                                                                                   Protection
                              Detect
Document Number: 002-17682 Rev. *H                                                                                                                 Page 2 of 42


                                                                                                                                             EZ-PD™ CCG5
Contents
Functional Overview ........................................................ 4           Acronyms ........................................................................ 36
    USB-PD Subsystem (SS)............................................ 4                  Document Conventions .................................................            37
    CPU and Memory Subsystem ..................................... 6                         Units of Measure .......................................................      37
Power System Overview .................................................. 7                   References and Links To Applications Collaterals ....                         38
    Peripherals .................................................................. 8     Document History Page .................................................           39
    GPIO ........................................................................... 8   Sales, Solutions, and Legal Information ......................                    42
Pinouts .............................................................................. 9     Worldwide Sales and Design Support.......................                     42
Application Diagrams..................................................... 16                 Products .................................................................... 42
Electrical Specifications ................................................ 21                PSoC® Solutions ......................................................        42
    Absolute Maximum Ratings....................................... 21                       Cypress Developer Community.................................                  42
    Device-Level Specifications ...................................... 22                    Technical Support .....................................................       42
    Digital Peripherals ..................................................... 24
    System Resources .................................................... 26
Ordering Information...................................................... 33
    Ordering Code Definitions ......................................... 33
Packaging........................................................................ 34
Document Number: 002-17682 Rev. *H                                                                                                                              Page 3 of 42


                                                                                                                                             EZ-PD™ CCG5
Functional Overview
USB-PD Subsystem (SS)                                                              To support the latest USB-PD 3.0 specification, CCG5 has imple-
                                                                                   mented the Fast Role Swap (FRS) feature. The FRS feature
USB-PD Physical Layer                                                              enables externally powered docks and hubs to rapidly switch to
The CCG5 has two USB-PD subsystems consisting of the                               bus power when their external power supply is removed. CCG5
USB-PD physical layer (PHY) block and supporting circuits. The                     also supports DeepSleep in notebook systems where CCG5 is
USB-PD PHY consists of a transmitter and receiver that commu-                      expecting FRS detection.
nicate BMC and 4b/5b encoded data over the CC channel based                        For more details, refer to Section 6.3.17 in the USB-PD 3.0
on the PD 3.0 standard. All communication is half-duplex. The                      specification.
PHY practices collision avoidance to minimize communication
                                                                                   CCG5 is designed to be fully interoperable with revision 3.0 of
errors on the channel.
                                                                                   the USB Power Delivery specification as well as revision 2.0 of
In addition, the CCG5 USB-PD block includes all termination                        the USB Power Delivery specification.
resistors (RP and RD) and their switches as required by the USB
                                                                                   CCG5 supports Extended Messages containing data of up to 260
Type-C spec. RP and RD resistors are required to implement
                                                                                   bytes. The Extended Messages will be larger than expected by
connection detection, plug orientation detection, and for estab-
                                                                                   the USB-PD 2.0 hardware. To accommodate Revision 2.0 based
lishing the USB source/sink roles.
                                                                                   systems, a Chunking mechanism is implemented such that
The integrated RP resistor enables CCG5 to be configured as a                      messages are limited to Revision 2.0 sizes unless it is
DFP. The RP resistor is implemented as a current source and can                    discovered that both systems support longer message lengths.
be programmed to support the complete range of current
capacity on the VBUS defined in the USB Type-C Spec.
The RD resistor is used to identify CCG5 as a UFP in a DRP
application. The RD resistor on CC pins is required even when
the part is not powered for dead battery termination detection
and charging.
                                                         Figure 1. USB-PD Subsystem
                                                                           To/From System Resources
                                                                                  vref     iref
           To/ from AHB
                                                               8-bit ADC
           From AMUX
           VCONN FET Enable                                                                                                          V5V
           TxRx Enable
                                                                                                                                               VCONN
                                              Digital Baseband PHY                                                                              FETs
       Tx_data                                                                                          Enable Logic
       from AHB        Tx                4b5b         SOP             BMC
                     SRAM               Encoder      Insert          Encoder
                                                                                                      TX            Rp
                               CRC                                                                                                                           CC1
         Rx_data                                                                                        RX                                                   RD1
         to AHB        Rx                4b5b        SOP              BMC
                     SRAM              Decoder      Detect           Decoder                                                                                 CC2
                                                                                                                Ref
                                                                                                   Comp                              DB
                                                                                                              Active                 Rd                      RD2
           CC control                                                                                           Rd
           CC detect
                                                                                                                                              8kV IEC ESD
                                                                                                Analog Baseband PHY
           Deep Sleep Reference Enable                  Deep Sleep Vref &
                                                        Iref Gen (common                      RD1 shorted to CC1 and RD2 shorted to CC2 for DRP applications using
                                                                              vref, iref      bondwire. For DFP applications, RD1 and RD2 not shorted to CC1 and CC2.
                                                           for both ports)
                                                                                              Dead Battery (DB) Rd termination removed after MCU boots up
           Functional, Wakeup Interrupts
Document Number: 002-17682 Rev. *H                                                                                                                             Page 4 of 42


                                                                                                           EZ-PD™ CCG5
VCONN FET                                                         have access to the ADCs through the chip-wide analog mux bus.
CCG5 has two power supply inputs, V5V_P1 and V5V_P2 pins,         The CC1 and CC2 pins of both Type-C ports are not available to
for providing power to EMCA cables through integrated VCONN       connect to the mux bus.
FETs. There are two VCONN FETs for each PD port to power          SBU Mux
either CC1 or CC2 pins. These FETs can provide 1.5-W power
over VCONN on the CC1 and CC2 pins for the EMCA cables.           The SBU switch mux contains 2x1 Mux and a single 2x2 cross
CCG5 also supports integrated OCP on VCONN.                       bar SBU switch per the Type-C port. The 2x1 MUX enables you
                                                                  to select between the Display Port or Thunderbolt alternate
ADC                                                               mode and the single-ended 2x2 switch enables you to route
The USB-PD subsystem contains one 8-bit successive approxi-       signals to the appropriate SBU1/2 based on CC (Type-C plug)
mation register (SAR) for analog-to-digital conversions (ADC).    orientation.
The ADCs include an 8-bit DAC and a comparator. The DAC           The AUX port of the SBU switch supports only differential
output forms the positive input of the comparator. The negative   signals. Non-differential signals on the AUX port cause signal
input of the comparator is from a 4-input multiplexer. The four   coupling at the output of the SBU switch. The LS port of the SBU
inputs of the multiplexer are a pair of global analog multiplex   switch supports both non-differential and differential signals.
busses, an internal bandgap voltage, and an internal voltage
proportional to the absolute temperature. All GPIOs on the chip
                                        Figure 2. CCG5 SBU Crossbar Switch Block Diagram
USB HS Mux                                                        To meet the HS eye diagram requirements with sufficient margin,
The HS Mux contains a 2×2 cross bar switch to route the system    follow these guidelines:
D± lines to the Type-C top or bottom ports based on the CC        ■  Trace lengths of HS signals shall be no more than 2 inches
(Type-C plug) orientation. The unused D± top or bottom lines can     from the USB 2.0 host to the CCG5 device. Similarly, trace
be connected to a UART (Debug) port. The maximum operating           length from the CCG5 device to Type-C connector pins shall
frequency of UART must be 1 Mbps.                                    be no more than 2 inches.
The HS Mux also contains charger detection/emulation for          ■  The differential impedance across the DP/DM signal traces
detecting USB BC 1.2 (source only) and Apple terminations. The       shall be 90 Ω.
charger detection block is connected to the D± from the system
as shown in Figure 3.                                             ■  Trace width shall be 6 mils.
                                                                  ■  Air Gap (distance between lines) shall be 8 mils.
                                                                  Increasing the trace length by more than 2 inches on either side
                                                                  of the CCG5 device degrades the HS eye diagram.
                                            Figure 3. CCG5 DP/DM Switch Block Diagram
Overvoltage and Undervoltage Protection on VBUS                   VBUS Discharge
CCG5 implements an undervoltage/overvoltage (UV/OV)               CCG5 also has integrated VBUS discharge FETs and resistors
detection circuit for the VBUS supply. The threshold for OV and   for each port. It is used to discharge VBUS to meet the USB-PD
UV detection can be set independently. Both UV and OV detector    specification timing on a detach condition and negative voltage
have programmable thresholds and is controlled by the             transition.
firmware.
Overcurrent Protection on VBUS
CCG5 integrates a high-side current sense amplifier to detect
overcurrent on the VBUS. Overcurrent protection is enabled by
sensing the current through the 10-m sense resistor connected
between the “CSP_Px” and “CSN_Px” pins.
Document Number: 002-17682 Rev. *H                                                                                     Page 5 of 42


                                                                                                          EZ-PD™ CCG5
VBUS Regulator                                                   CPU and Memory Subsystem
CCG5 can operate from three power supplies – VSYS, VBUS_P1,      CPU
and VBUS_P2. CCG5 integrates the regulator (that supports up to
21.5 V) to derive operating supply voltage. The VSYS always      The Cortex-M0 CPU in EZ-PD CCG5 is part of the 32-bit MCU
takes priority over VBUS_P1/VBUS_P2. In the absence of VSYS,     subsystem, which is optimized for low-power operation with
the regulator powers CCG5 either from VBUS_P1 or VBUS_P2.        extensive clock gating.
                                                                 The CPU also includes a serial wire debug (SWD) interface,
PFET Gate Driver for VBUS                                        which is a 2-wire form of JTAG. The debug configuration used for
CCG5 supports the consumer-side and provider-side external       EZ-PD CCG5 has four break-point (address) comparators and
power FET Drivers for PFET. The VBUS_P_CTRL and                  two watchpoint (data) comparators.
VBUS_C_CTRL gate drivers can drive only low or high-Z, thus
                                                                 Flash
requiring an external pull-up. These pins are VBUS
voltage-tolerant.                                                The EZ-PD CCG5 device has a flash module with a flash accel-
                                                                 erator, tightly coupled to the CPU to improve average access
Charger Detect                                                   times from the flash block. The flash block is designed to deliver
CCG5 integrates battery charger emulation and detection for      two wait states (WS) access time at 48 MHz. The flash accel-
USB BC.1.2, Apple charge (source only).                          erator delivers 85% of single-cycle SRAM access performance
                                                                 on average. Part of the flash module can be used to emulate
IEC Compliant VBUS, CC, D±, and SBU Lines                        EEPROM operation if required.
The chip supports IEC-compliant ESD protection on VBUS, CC,      SROM
D±, and SBU lines.
                                                                 A supervisory ROM that contains boot and configuration routines
High-Voltage Tolerant SBU and CC Lines                           is provided.
The chip supports high-voltage tolerant SBU and CC lines. In the SRAM
case of SBU/CC short to VBUS through connectors, these lines
                                                                 CCG5 supports 12-KB SRAM.
will be protected internally.
Document Number: 002-17682 Rev. *H                                                                                    Page 6 of 42


                                                                                                                EZ-PD™ CCG5
Power System Overview                                                   Table 1. CCG5 Power Modes
Figure 4 provides an overview of the EZ-PD CCG5 power                         Mode                        Description
system. CCG5 can operate from three possible external supply                            Power is valid and XRES is not asserted. An
sources: VBUS_P1/VBUS_P2 (4 V–21.5 V) or VSYS (2.75 V–5.5 V).            RESET          internal reset source is asserted or Sleep
The VBUS_P1 and VBUS_P2 supply is regulated inside the chip                             Controller is sequencing the system out of reset.
with a LDO. The switched supply, VDDD, is either used directly
                                                                         ACTIVE         Power is valid and CPU is executing instructions.
inside some analog blocks or further regulated down to VCCD,
which powers majority of the core using the regulators. CCG5                            Main regulator and most blocks are shut off.
has two different power modes: Active and Deep sleep. Transi-            DEEP SLEEP Deep Sleep regulator powers logic, but only
tions between these power modes are managed by the power                                low-frequency clock if available.
system. A separate power domain, VDDIO, is provided for the
GPIOs. The VDDD and VCCD pins, both outputs of regulators, are
brought out for connecting a 1 µF and 0.1 µF capacitor respec-
tively for the regulator stability only. The VCCD pin is not
supported as a power supply. VDDD can source 2 mA (max) for
external load.
                                                 Figure 4. EZ-PD CCG5 Power System
                                       VBUS_P1               LDO
                                                                                                VDDD
                                      VBUS_P2                LDO
                                           VSYS
                                         CC1_P2                                                 CC2_P2
                                         V5V_P2
                                         CC1_P1                                                 CC2_P1
                                         V5V_P1
                                                                Core Regulator
                                                                 (SRSS-Lite)
                                          VDDIO                                                 VCCD
                                                                                 2 x CC
                                                      GPIOs         Core
                                                                                 Tx/Rx
                                                                                                VSS
Document Number: 002-17682 Rev. *H                                                                                         Page 7 of 42


                                                                                                           EZ-PD™ CCG5
Peripherals                                                        GPIO
Serial Communication Blocks (SCB)                                  EZ-PD CCG5 has 28 GPIOs that includes the I2C and SWD pins,
EZ-PD CCG5 has four SCBs, which can be configured to               which can also be used as GPIOs. The I2C pins from only SCB
implement an I2C, SPI, or UART interface. The hardware I2C         1 are overvoltage-tolerant. The number of available GPIOs vary
blocks implement full multi-master and slave interfaces capable    with the part numbers. The GPIO block implements the following:
of multimaster arbitration. In the SPI mode, the SCB blocks can    ■ Seven drive strength modes:
be configured to act as a Master/slave.                              ❐ Input only
In the I2C mode, the SCB blocks are capable of operating at          ❐ Weak pull-up with strong pull-down
speeds up to 1 Mbps (Fast Mode Plus) and have flexible               ❐ Strong pull-up with weak pull-down
buffering options to reduce interrupt overhead and latency for the   ❐ Open drain with strong pull-down
CPU. These blocks also support I2C that creates a mailbox            ❐ Open drain with strong pull-up
address range in the memory of EZ-PD CCG5 and effectively            ❐ Strong pull-up with strong pull-down
reduce I2C communication to reading from and writing to an
                                                                     ❐ Weak pull-up with weak pull-down
array in memory. In addition, the blocks support 8-deep FIFOs
for receive and transmit which, by increasing the time given for   ■ Input threshold select (CMOS or LVTTL)
the CPU to read data, greatly reduce the need for clock
stretching caused by the CPU not having read data on time.         ■ Individual control of input and output buffer enabling/disabling
                                                                     in addition to the drive strength modes
The I2C peripherals are compatible with the I2C Standard-mode,
Fast-mode, and Fast-mode Plus devices as defined in the NXP        ■ Hold mode for latching previous state (used for retaining I/O
I2C-bus specification and user manual (UM10204). The I2C bus         state in Deep Sleep mode)
I/Os are implemented with GPIO in open-drain modes.                ■ Selectable slew rates for dV/dt related noise control to improve
The I2C port on SCB 2, SCB 3 and SCB 4 blocks of EZ-PD CCG5          EMI
are not completely compliant with the I2C spec in the following:   During power-on and reset, the I/O pins are forced to the disable
■  The GPIO cells for SCB 2 to SCB 4 I2C port are not              state so as not to crowbar any inputs and/or cause excess
   overvoltage-tolerant and, therefore, cannot be hot-swapped or   turn-on current. A multiplexing network known as a high-speed
   powered up independently of the rest of the I2C system.         I/O matrix is used to multiplex between various signals that may
                                                                   connect to an I/O pin.
■  Fast-mode Plus has an IOL specification of 20 mA at a VOL of
   0.4 V. The GPIO cells can sink a maximum of 10-mA IOL with
   a VOL maximum of 0.6 V.
■  Fast-mode and Fast-mode Plus specify minimum Fall times,
   which are not met with the GPIO cell; Slow strong mode can
   help meet this spec depending on the bus load.
Timer/Counter/PWM Block (TCPWM)
EZ-PD CCG5 has up to two TCPWM blocks. Each implements
a 16-bit timer, counter, pulse-width modulator (TCPWM), and
quadrature decoder functionality. The block can be used to
measure the period and pulse width of an input signal (timer),
find the number of times a particular event occurs (counter),
generate PWM signals, or decode quadrature signals.
Document Number: 002-17682 Rev. *H                                                                                      Page 8 of 42


                                                                                                       EZ-PD™ CCG5
Pinouts
Table 2. Pinout for CYPD5125-40LQXIT
  Group Name                   Pin Name           Port  Pin                               Description
                                  CC1            Analog  9  USB PD connector detect/Configuration Channel 1
   USB Type-C
                                  CC2            Analog  7  USB PD connector detect/Configuration Channel 2
                              DPLUS_SYS          Analog 23  USB 2.0 DP from the Host System
                              DMINUS_SYS         Analog 24  USB 2.0 DM from the Host System
                             UART_TX/GPIO         P4.0  29  UART TX from Host System/GPIO
                             UART_RX/GPIO         P4.1  30  UART RX from Host System/GPIO
                              DPLUS_BOT          Analog 26  USB 2.0 DP from Bottom of Type-C Connector
                              DMINUS_BOT         Analog 25  USB 2.0 DM from Bottom of Type-C Connector
                              DMINUS_TOP         Analog 27  USB 2.0 DM from Top of Type-C Connector
       Mux
                              DPLUS_TOP          Analog 28  USB 2.0 DP from Top of Type-C Connector
                                 SBU2            Analog 34  Sideband Use signal
                                 SBU1            Analog 35  Sideband Use signal
                                AUX_P            Analog 36  Auxiliary signal for DisplayPort
                                AUX_N            Analog 37  Auxiliary signal for DisplayPort
                                 LSTX            Analog 38  Thunderbolt Link Management UART Rx
                                 LSRX            Analog 39  Thunderbolt Link Management UART Tx
                                                            Full rail control I/O for enabling/disabling Provider load PFET of
                                                            USB Type-C Port 1
                             VBUS_P_CTRL         Analog 11
                                                            0: Path ON
                                                            High Z: Path OFF
  VBUS Control
                                                            Full rail control I/O for enabling/disabling Consumer load PFET of
                                                            USB Type-C port1
                             VBUS_C_CTRL         Analog 12
                                                            0: Path ON
                                                            High Z: Path OFF
                                  CSP            Analog  1  Current Sense positive Input for VBUS side external Rsense
   VBUS OCP
                                  CSN            Analog 40  Current sense negative for other side of external Rsense
                         SWD_IO/AR_RST/GPIO       P1.6   6  SWD I/O/GPIO
                                                            SWD Clock/ I2C config line.
                                                            I2C config line is used to select the I2C address of HPI interface.
                      SWD_CLK/I2C_CFG_EC/ GPIO    P1.0   2  The state of line decides the 7 bit I2C address for HPI.
                                                            I2C Config Line Floating: 0x08
                                                            Pulled up with 1 KW: 0x42
                                                            Pulled down with 1 KW: 0x40
                       I2C_SDA_SCB2_TBT/GPIO      P1.1   3  SCB2 I2C Data/GPIO
                       I2C_SCL_SCB2_TBT/GPIO      P1.2   4  SCB2 I2C Clock/GPIO
                           I2C_INT_TBT/GPIO       P1.3   5  TBT interrupt for port 1/GPIO
 GPIOs and Serial
    Interfaces     OVP_TRIP/I2C_SDA_SCB4/GPIO     P2.4  14  VBUS overvoltage output indicator for port 1/SCB4 I2C Data
                                                            VBUS undervoltage or OCP Output Indicator for Port1 / SCB4 I2C
                  UV_OCP_TRIP/I2C_SCL_SCB4/GPIO   P2.3  13  Clock / GPIO
                        I2C_SDA_SCB1_EC/GPIO      P5.0  16  SCB1 I2C Data / GPIO
                        I2C_SCL_SCB1_EC/GPIO      P5.1  17  SCB1 I2C Clock / GPIO
                           I2C_INT_EC/GPIO        P2.5  15  Embedded Controller interrupt/GPIO
                               HPD/GPIO           P3.0  18  Hot Plug Detect I/O for port 1/GPIO
                    I2C_SDA_SCB3 / GPIO / VSEL_2  P3.6  20  SCB3 I2C Data or GPIO or voltage selection control for VBUS
                     I2C_SCL_SCB3 / GPIO /VSEL_1  P3.7  21  SCB3 I2C Clock or GPIO or voltage selection control for VBUS
      Reset                      XRES            Analog 10  Reset input (Active LOW)
Document Number: 002-17682 Rev. *H                                                                                  Page 9 of 42


                                                                                                                                                                                                                                                                                            EZ-PD™ CCG5
Table 2. Pinout for CYPD5125-40LQXIT (continued)
  Group Name               Pin Name                                           Port                                                                                         Pin                                                                                                   Description
                              VBUS                                           Power                                                                                            22                                    VBUS Input for Port 1 (4 V to 21.5 V)
                               VSYS                                          Power                                                                                            19                                    2.75 V to 5.5 V supply for the system
                                                                                                                                                                                                                    VDDD supply output
                              VDDD                                           Power                                                                                            31                                    1. VSYS powered - (Min: VSYS-50 mV) 2.7 V to 5.5 V
     Power                                                                                                                                                                                                          2. VBUS powered - 3.15 V to 3.6 V
                              VDDIO                                          Power                                                                                            32                                    At system-level short the VDDD to VDDIO
                                                                                                                                                                                                                    1.8 V regulator output for filter capacitor. This pin cannot drive
                              VCCD                                           Power                                                                                            33
                                                                                                                                                                                                                    external load.
                                V5V                                          Power                                                                                                  8                               4.85 V to 5.5 V supply for VCONN FET of Type-C Port 1
    Ground                      VSS                                     Ground                                                                                       EPAD                                           Ground
                           Figure 5. 40-Pin QFN Pin Map (Top View) for CYPD5125-40LQXIT
                                                                         CSN        LSRX                         LSTX                           AUX_N            AUX_P        SBU1                SBU2         VCCD   VDDIO   VDDD
                                                                       40             39                                38                          37
                                                                                                                                                                    36
                                                                                                                                                                    35
                                                                                                                                                                    34
                                                                                                                                                                                                               33
                                                                                                                                                                                                               32             31
                                                      CSP     1                                                                                                                                                                                        30   U A R T_R X
                           S W D _C LK / I2C _C LK_C FG       2                                                                                                                                                                                        29   U A R T_TX
                                 I2C _S D A_S C B2_TB T       3
                                                                                                                                                                                                                                                       28   D P LU S_TO P
                                  I2C _S C L_S C B2_TB T      4
                                                                                                                                                                                                                                                       27   D M IN U S_TO P
                                           I2C _IN T _TB T    5
                                     S W D _IO / A R _R S T   6
                                                                                                                                       40-Q FN                                                                                                         26   D P LU S_B O T
                                                              7
                                                                                                                                (Top V iew)                                                                                                            25   D M IN U S_B O T
                                                      CC2                                                                                                                                                                                                   D M IN U S_S Y S
                                                              8                                                                                                                                                                                        24
                                                      V5V                                                                                                                                                                                                   D P LU S_S Y S
                                                              9                                                                                                                                                                                        23
                                                      CC1                                                                                                                                                                                              22   VBUS
                                                    XRES      10
                                                                                                                                                                                                                                                       21   I2C _S C L_S C B3 / V S E L_1
                                                               11
                                                                             12
                                                                             13                                                14                             15           16                17                18     19      20
                                                                             VBUS_C_CTRL
                                                                                                                                                                                                               HPD
                                                                                                                                                                                                                               I2C_SDA_SCB3 / VSEL_2
                                                                                                                                                                                                                       VSYS
                                                                                                                               OVP_TRIP/I2C_SDA_SCB4 / GPIO
                                                               VBUS_P_CTRL
                                                                                                                                                              I2C_INT_EC
                                                                                           UV_OCP_TRIP / I2C_SCL_SCB4 / GPIO
                                                                                                                                                                           I2C_SDA_SCB1_EC   I2C_SCL_SCB1_EC
Document Number: 002-17682 Rev. *H                                                                                                                                                                                                                                                              Page 10 of 42


                                                                                                       EZ-PD™ CCG5
Table 3. Pinout for CYPD5225-96BZXI, CYPD5235-96BZXI, and CYPD5236-96BZXI
   Group Name               Pin Name           Port       Ball                               Description
                                                        Location
                             CC1_P1           Analog      K2     USB PD connector detect/Configuration Channel 1
 USB Type-C Port 1
                             CC2_P1           Analog      H2     USB PD connector detect/Configuration Channel 2
                             CC1_P2           Analog      K9     USB PD connector detect/Configuration Channel 1
 USB Type-C Port 2
                             CC2_P2           Analog      K10    USB PD connector detect/Configuration Channel 2
                           AUX_P_P1           Analog      B11    Auxiliary signal for DisplayPort
                           AUX_N_P1           Analog      C11    Auxiliary signal for DisplayPort
                            LSRX_P1           Analog      A11    Thunderbolt Link Management UART Rx
                            LSTX_P1           Analog      A10    Thunderbolt Link Management UART Tx
                            SBU1_P1           Analog      A3     Sideband Use signal
                            SBU2_P1           Analog      A4     Sideband Use signal
                         DMINUS_SYS_P1        Analog      A7     USB 2.0 DM from the Host System
 MUX Type-C Port 1
                         DPLUS_SYS_P1         Analog      A6     USB 2.0 DP from the Host System
                        UART_RX_P1/GPIO        P4.1       A9     UART Rx from Host System/GPIO
                        UART_TX_P1/GPIO        P4.0       A8     UART Tx from Host system/GPIO
                         DMINUS_BOT_P1        Analog      C1     USB 2.0 DM from Bottom of Type-C Connector
                         DPLUS_BOT_P1         Analog      B1     USB 2.0 DP from Bottom of Type-C Connector
                         DMINUS_TOP_P1        Analog      A2     USB 2.0 DM from Top of Type-C Connector
                         DPLUS_TOP_P1         Analog      A1     USB 2.0 DP from Top of Type-C Connector
                           AUX_P_P2           Analog      D11    Auxiliary signal for DisplayPort
                           AUX_N_P2           Analog      E11    Auxiliary signal for DisplayPort
                            LSRX_P2           Analog      L11    Thunderbolt Link Management UART Rx
                            LSTX_P2           Analog      K11    Thunderbolt Link Management UART Tx
                            SBU1_P2           Analog      E1     Sideband Use signal
                            SBU2_P2           Analog      F1     Sideband Use signal
                         DMINUS_SYS_P2        Analog      G11    USB 2.0 DM from the Host System
 MUX Type-C Port 2
                         DPLUS_SYS_P2         Analog      F11    USB 2.0 DP from the Host System
                        UART_RX_P2/GPIO        P0.2       J11    UART Rx from Host System/GPIO
                        UART_TX_P2/GPIO        P0.1       H11    UART Tx from Host system/GPIO
                         DMINUS_BOT_P2        Analog       L1    USB 2.0 DM from Bottom of Type-C Connector
                         DPLUS_BOT_P2         Analog      K1     USB 2.0 DP from Bottom of Type-C Connector
                         DMINUS_TOP_P2        Analog      H1     USB 2.0 DM from Top of Type-C Connector
                         DPLUS_TOP_P2         Analog      G1     USB 2.0 DP from Top of Type-C Connector
                                                                 Full rail control I/O for enabling/disabling Provider load PFET
                                                                 of USB Type-C Port 1
                        VBUS_P_CTRL_P1        Analog      K3
                                                                 0: Path ON
VBUS Control Type-C                                              High Z: Path OFF
       Port1                                                     Full rail control I/O for enabling/disabling Consumer load
                                                                 PFET of USB Type-C Port 1
                        VBUS_C_CTRL_P1        Analog      K4     0: Path ON
                                                                 High Z: Path OFF
Document Number: 002-17682 Rev. *H                                                                                 Page 11 of 42


                                                                                                       EZ-PD™ CCG5
Table 3. Pinout for CYPD5225-96BZXI, CYPD5235-96BZXI, and CYPD5236-96BZXI (continued)
                                                          Ball
   Group Name                  Pin Name         Port                                         Description
                                                        Location
                                                                 Full rail control I/O for enabling/disabling Provider load PFET
                           VBUS_P_CTRL_P2      Analog     B4     of USB Type-C Port 2.
                                                                 0: Path ON
VBUS Control Type-C                                              High Z: Path OFF
        Port2                                                    Full rail control I/O for enabling/disabling Consumer load
                                                                 PFET of USB Type-C Port 2.
                           VBUS_C_CTRL_P2      Analog     B5
                                                                 0: Path ON
                                                                 High Z: Path OFF
                                CSP_P1         Analog      J1    Current Sense Positive Input for P1
                                CSN_P1         Analog     B3     Current Sense Negative Input for P1
    VBUS OCP
                                CSP_P2         Analog      L2    Current Sense Positive Input for P2
                                CSN_P2         Analog     K8     Current Sense Negative Input for P2
                                  GPIO          P3.1       L7    GPIO
                                 I2C_S-         P2.4      K5     VBUS overvoltage output indicator for Port 1 / SCB4 I2C Data/
                    DA_SCB4/OVP_TRIP_P1/GPIO                     GPIO
                         OVP_TRIP_P2 / GPIO     P2.2       L8    VBUS overvoltage output indicator for Port 2 / GPIO
                           VSEL_1_P2 / GPIO     P0.0       L4    Voltage selection control for VBUS on Port 2 / GPIO
                       UV_OCP_TRIP_P1/GPIO      P1.4      B6     VBUS undervoltage of OCP output indicator for Port 1/GPIO
                             HPD_P1/GPIO        P3.0      K7     Hot Plug Detect I/O for Port 1 /GPIO
                             HPD_P2/GPIO        P3.4      E10    Hot Plug Detect I/O for Port 2 /GPIO
                        VCONN_OCP_TRIP_P2/
                                  GPIO          P3.3      B9     VCONN OCP output indicator for Port 2 / GPIO
                     VCONN_OCP_TRIP_P1/GPIO     P3.5      B8     VCONN OCP output indicator for Port 1/ GPIO
                       UV_OCP_TRIP_P2/GPIO      P1.5      B7     VBUS undervoltage or OCP output indicator for Port 2/GPIO
                           VSEL_2_P2 / GPIO     P2.0      H10    Voltage selection control for VBUS on Port 2 / GPIO
                          I2C_SCL_SCB1_EC/
                                  GPIO          P5.1       L6    SCB1 I2C Clock
                          I2C_SDA_SCB1_EC/
                                  GPIO          P5.0      K6     SCB1 I2C Data
  GPIOs and Serial
     Interfaces            I2C_INT_EC/GPIO      P2.5       L5    I2C interrupt line
                      I2C_SCL_SCB2_TBT/GPIO     P1.2      E2     SCB2 I2C Clock/GPIO
                      I2C_SDA_SCB2_TBT/GPIO     P1.1      D2     SCB2 I2C Data /GPIO
                        I2C_INT_TBT_P1/GPIO     P1.3      F2     I2C interrupt line/GPIO
                        I2C_INT_TBT_P2/GPIO     P2.1      G2     I2C interrupt line
                     I2C_SCL_SCB3 / VSEL_1_P1                    SCB3 I2C Clock/ Voltage selection control for VBUS on Port
                                  /GPIO         P3.7      L10    1/ GPIO
                    I2C_SDA_SCB3 / VSEL_2_P1 /                   SCB3 I2C Data / Voltage selection control for VBUS on Port 1
                                  GPIO          P3.6      J10    /GPIO
                         I2C_SCL_SCB4/GPIO      P2.3      F10    SCB4 I2C Clock /GPIO
                         I2C_SDA_SCB4/GPIO      P3.2      G10    SCB4 I2C Data /GPIO
                       SWD_IO/AR_RST# /GPIO     P1.6      B2     SWD I/O / AR Reset / GPIO
                                                                 SWD Clock / I2C config line / GPIO.
                                                                 I2C config line is used to select the I2C address of HPI
                                                                 interface. The state of line decides the 7 bit I2C address for
                    SWD_CLK/I2C_CFG_EC/GPIO     P1.0      C2     HPI.
                                                                 I2C Config Line Floating: 0x08
                                                                 Pulled up with 1 KW: 0x42
                                                                 Pulled down with 1 KW: 0x40
       Reset                      XRES         Analog     H6     Reset input (Active LOW)
Document Number: 002-17682 Rev. *H                                                                                 Page 12 of 42


                                                                                                       EZ-PD™ CCG5
Table 3. Pinout for CYPD5225-96BZXI, CYPD5235-96BZXI, and CYPD5236-96BZXI (continued)
                                                          Ball
   Group Name              Pin Name            Port                                        Description
                                                        Location
                           VBUS_P1            Power       D1     VBUS Input for Port 1 (4 V to 21.5 V)
                           VBUS_P2            Power        L3    VBUS Input for Port 2 (4 V to 21.5 V)
                             VSYS             Power       A5     2.75 V to 5.5 V supply for the system
                                                                 VDDD supply output
                             VDDD             Power       D10    1. VSYS powered - (Min: VSYS-50 mV) 2.7 V to 5.5 V
       Power                                                     2. VBUS powered - 3.15 V to 3.6 V
                             VCCD             Power       B10    1.8 V regulator output for filter capacitor. This pin cannot drive
                                                                 external load.
                            VDDIO             Power       C10    At system-level short the VDDD to VDDIO
                            V5V_P1            Power        J2    4.85 V to 5.5 V supply for VCONN FET of Type-C Port 1
                            V5V_P2            Power        L9    4.85 V to 5.5 V supply for VCONN FET of Type-C Port 2
                             GND             Ground       D5     Ground
                             GND             Ground       D6     Ground
                             GND             Ground       D7     Ground
                             GND             Ground       D8     Ground
                             GND             Ground       E4     Ground
                             GND             Ground       E5     Ground
                             GND             Ground       E6     Ground
                             GND             Ground       E7     Ground
                             GND             Ground       E8     Ground
      Ground                 GND             Ground       F4     Ground
                             GND             Ground       F5     Ground
                             GND             Ground       F6     Ground
                             GND             Ground       F7     Ground
                             GND             Ground       F8     Ground
                             GND             Ground       G4     Ground
                             GND             Ground       G5     Ground
                             GND             Ground       G6     Ground
                             GND             Ground       G7     Ground
                             GND             Ground       H7     Ground
                              NC               DNU        G8     Not Connect
                              NC               DNU        H4     Not Connect
    No Connect
                              NC               DNU        H5     Not Connect
                              NC               DNU        H8     Not Connect
Document Number: 002-17682 Rev. *H                                                                                   Page 13 of 42


                                                                                                          EZ-PD™ CCG5
             Figure 6. 96-Pin BGA Pin Map for CYPD5225-96BXZI, CYPD5235-96BZXI, and CYPD5236-96BZXI
          1             2            3          4           5        6        7         8          9            10            11
     DPLUS_TO         DMIN-                                     DPLUS_SY   DMIN-    UART_Tx-   UART_Rx-
 A
        P_P1      US_TOP_P1       SBU1_P1   SBU2_P1      VSYS      S_P1   US_SYS-   _P1 / P4.0 _P1 / P4.1   LSTx_P1       LSRx_P1
                                                                             _P1
                  SWD_DATA/                                        P1.4 /   P1.5 /    P3.5 /     P3.3 /
 B
     DPLUS_BO      TBT_RST# /     CSN_P1   VBUS_P_C- VBUS_C_C- UV_OCP_T UV_OC_TRI VCON_OCP VCON_OCP           VCCD       AUX_P_P1
        T_P1                                 TRL_P2    TRL_P2
                       P1.6                                      RIP_P1     P_P2    _TRIP_P1   _TRIP_P2
       DMIN-       SWD_CLK/
 C   US_BOT_P    I2C_CFG_EC/                                                                                 VDDIO       AUX_N_P1
          1            P1.0
                     I2C_S-
 D    VBUS_P1     DA_SCB2_TB                              GND      GND      GND       GND                     VDDD       AUX_P_P2
                 T/         P1.1
                     I2C_S-
  E   SBU1_P2     CL_SCB2_TB                  GND         GND      GND      GND       GND                   HPD_P2 /     AUX_N_P2
                        T/                                                                                     P3.4
                       P1.2
  F   SBU2_P2    I2C_INT_TBT_                 GND         GND      GND      GND       GND                  SCL_4 / P2.3 DPLUS_SYS-
                    P1/ P1.3                                                                                                 _P2
 G
     DPLUS_TO I2C_INT_TBT_                    GND         GND      GND      GND       DNU                   SDA_4 /        DMIN-
        P_P2        P2/ P2.1                                                                                   P3.2     US_SYS_P2
       DMIN-                                                                                               VSEL_2_P2/ UART_Tx_P2/
 H   US_TOP_P2      CC2_P1                    DNU         DNU      XRES     GND       DNU                      P2.0         P0.1
                                                                                                             SDA_3/
  J   CSP_P1         V5V_P1                                                                                VSEL_2_P1/ UART_Rx_P2
                                                                                                                           / P0.2
                                                                                                               P3.6
                                                        I2C_S-    I2C_S-
     DPLUS_BO                    VBUS_P_C- VBUS_C_C- DA_SCB4/O DA_SCB1_   HPD_P1 /
 K
        T_P2        CC1_P1         TRL_P1    TRL_P1  VP_TRIP_P1    EC /      P3.0    CSN_P2     CC1_P2       CC2_P2       LSTx_P2
                                                         /P2.4     P5.0
       DMIN-                                                     I2C_S-                                      SCL_3 /
                                           VSEL_1_P2 I2C_INT_EC CL_SCB1_           OVP_TRIP_
  L  US_BOT_P       CSP_P2        VBUS_P2     /P0.0      / P2.5    EC /      P3.1    P2/P2.2    V5V_P2     VSEL_1_P1/     LSRx_P2
          2                                                                                                    P3.7
                                                                   P5.1
     Type-C Port
          1
     Type-C Port
          2
     Power Pins
        GND
       GPIOs
Document Number: 002-17682 Rev. *H                                                                                    Page 14 of 42


                                                                                                          EZ-PD™ CCG5
Table 4 through Table 7 provide the various configuration options for the serial interfaces.
Table 4. Serial Communication Block (SCB1) Configuration
 QFN Pin    BGA Pin           UART                     SPI                      I2C                  GPIO Functionality
    16         K6                –                      –              I2C_SDA_SCB1          GPIO
    17          L6               –                      –               I2C_SCL_SCB1         GPIO
                                                                                             VCONN OCP output indicator for port 1/
               B8       UART_CTS_SCB1                   –                        –
                                                                                             GPIO
    20         J10       UART_TX_SCB1           SPI_SEL_SCB1                     –           I2C_SDA_SCB3/ VSEL_2_P1 /GPIO
    21         L10       UART_RX_SCB1          SPI_MISO_SCB1                     –           I2C_SCL_SCB3 / VSEL_1_P1/GPIO
    18         K7       UART_RTS_SCB1                   –                        –           HPD_P1/GPIO
    29         A8                –             SPI_MOSI_SCB1                     –           UART_TX_P1/GPIO
    30         A9                –             SPI_CLK_SCB1                      –           UART_RX_P1/GPIO
Note: UART TX and RX of the SCB1 is also the   I2C  SDA and SCL of the SCB3. So if SCB 3 is in use, then SCB1 cannot be used for
UART and SPI.
Table 5. Serial Communication Block (SCB2) Configuration
 QFN Pin    BGA Pin           UART                SPI Master                I2C Slave                GPIO Functionality
     2         C2        UART_RX_SCB2           SPI_SEL_SCB2                     –           SWD_CLK/I2C_CFG_EC/GPIO
     3         D2        UART_TX_SCB2          SPI_MOSI_SCB2           I2C_SDA_SCB2          I2C_SDA_SCB2_TBT/GPIO
     4         E2       UART_CTS_SCB2          SPI_MISO_SCB2            I2C_SCL_SCB2         I2C_SCL_SCB2_TBT/GPIO
     5         F2       UART_RTS_SCB2          SPI_CLK_SCB2                      –           I2C_INT_TBT_P1/GPIO
Table 6. Serial Communication Block (SCB3) Configuration
 QFN Pin    BGA Pin           UART                 SPI Master                I2C Slave               GPIO Functionality
    20         J10               –                      –                I2C_SDA_SCB3        UART_TX_SCB1/VSEL_2_P1 /GPIO
    21         L10               –                      –                I2C_SCL_SCB3        UART_RX_SCB1 / VSEL_1_P1/GPIO
               G2       UART_CTS_SCB3          SPI_MISO_SCB3                      –          I2C_INT_TBT_P2/GPIO
              H10        UART_TX_SCB3          SPI_MOSI_SCB3                      –          VSEL_2_P2 / GPIO
                L4       UART_RX_SCB3           SPI_SEL_SCB3                      –          VSEL_1_P2 / GPIO
                L8      UART_RTS_SCB3           SPI_CLK_SCB3                      –          OVP_TRIP_P2 / GPIO
Table 7. Serial Communication Block (SCB4) Configuration
 QFN Pin    BGA Pin           UART                 SPI Master                I2C Slave               GPIO Functionality
    13         F10               –                      –                I2C_SCL_SCB4        GPIO
    14        G10        UART_TX_SCB4          SPI_MOSI_SCB4             I2C_SDA_SCB4        GPIO
                L7      UART_CTS_SCB4          SPI_MISO_SCB4                      –          GPIO
               B9        UART_RX_SCB4           SPI_SEL_SCB4                      –          VCONN_OCP_TRIP_P2/GPIO
              E10       UART_RTS_SCB4           SPI_CLK_SCB4                      –          HPD_P2/GPIO
Document Number: 002-17682 Rev. *H                                                                                  Page 15 of 42


                                                                                                                  EZ-PD™ CCG5
Application Diagrams
Figure 8 and Figure 9 illustrate the Dual Type-C Port and Single Type-C port Thunderbolt Notebook DRP application diagrams using
a CCG5 device respectively. The Type-C port can be used as a power provider/power consumer.
The CCG5 device communicates with the embedded controller (EC), which manages the Battery Charger Controller (BCC) to control
the charging and discharging of the internal battery. It also updates the Thunderbolt Controller via I2C to route the High-speed signals
coming from the Type-C port to the USB host (during normal mode) or the Graphics processor unit (during Display port Alternate
mode) or the Thunderbolt Host (during Thunderbolt Alternate mode) based on the alternate mode negotiation.
For the dual Type-C notebook application (Figure 8), these Type-C ports can be power providers or power consumers simultaneously.
The CCG5 device controls the transfer of USB 2.0 D± lines from the top and bottom of the Type-C receptacle to the D± lines of the
USB Host controller. CCG5 also handles the routing of SBU1 and SBU2 lines from the Type-C receptacle to the Thunderbolt controller
for the Link management. CCG5 offers ESD Protection on D± and SBU lines as well as VBUS Short protection on SBU and CC lines.
The CCG5 device has an integrated VCONN FET for applications that need to provide power for accessories and cables using the
VCONN pin of the Type-C receptacle. VBUS FETs are also used for providing power over VBUS and for consuming power over VBUS.
The 10 m resistor between the 5 V supply and FETs is used for overcurrent detection on the VBUS. The VBUS_P_CTRL pin of
CCG5 has an in-built VBUS monitoring circuit that can detect OVP and UVP on VBUS.
CCG5 also has an in-built VBUS discharge circuit that is used to quickly discharge VBUS after the Type-C connection is detached.
The internal resistance (as listed in Table 41) of this VBUS discharge circuit is expected to be sufficient for typical CCG5 applications.
However, customers can include an optional VBUS discharge circuit as shown in Figure 7 using any available GPIO. This optional
circuit can be added to the design if the discharge time using the in-built VBUS discharge circuit needs to be further reduced; that is,
VBUS transition time from higher to lower voltages can be further reduced using the external VBUS discharge circuit shown in Figure 7.
This optional external circuit comprises of a N-channel MOSFET and the CCG5 device can be used to enable or disable it as
appropriate.
                                        Figure 7. Optional External VBUS Discharge Circuit
                                                                                                VBUS
                                                                                          200 
                                                            C C G 5 G P IO P in
                                              (V B U S _ D IS C H A R G E _ P IN )
                                                                                   100 K
Document Number: 002-17682 Rev. *H                                                                                         Page 16 of 42


                                                                                                                                                                                                                                                                                                                        EZ-PD™ CCG5
                                                    Figure 8. CCG5 in a Dual Port Notebook Application using CYPD5225-96BZXI
                      VBUS_OUT_P2                                                                                                                                                                                                                                                                                                               VBUS_OUT_P1
                                                                                BSC030P03NS3                         BSC030P03NS3                                         5V                          5V
                                                                                                                                                                                                                                                     BSC030P03NS3                         BSC030P03NS3
                                                                                  8                                               8                         0.01                                                      0.01                          8                                                8
                                                                                  7               3                3              7                                                                                                                   7                3                  3            7
                                                                                  6               2                2
                                                                10µF
                                                                                  5
                                                                                                                                  6
                                                                                                                                          1µF                         Provider                       Provider                             1µF
                                                                                                                                                                                                                                                      6                2                  2            6
                                                                                                                                                                                                                                                                                                                   10µF
                                                                 50V                              1                1              5                                                                                                                   5                1                  1            5
                                                                                                                                          35V                           Path                           Path                               35V                                                                       50V
                                                                                                         49.9K                                                                        Power                                                                                      49.9K
                                                                                               4           1%          4                                                            Subsystem                                                                       4               1%      4
                                                                                                                                                                      Consumer                      Consumer
                                                                                                                                                                        Path                           Path                                                                                                                      BSC030P03NS3
                                                                                                                                                                                                                                                                                                           BSC030P03NS3
                                   BSC030P03NS3                   BSC030P03NS3
                                                                                                                                                                                                                                                                                                            8                                8
                                  8                                             8                                                                                                                                                                                                                           7           3       3            7
                                  7            3               3                7                                                                                                                                                                                                                                       2      2             6
                                                                                                                                                    K8            L2                                           J1            B3                                                                             6
                                  6            2               2                6                                                                                                                                                                                                              1µF                                           5
                                                                                            1µF                                                                                                                                                                                                             5           1      1
                                  5            1               1                5                                                                    CSN_P2        CSP_P2                                     CSP_P1       CSN_P1                                                              35V
                                                                                            35V
                                                                                                                                        B4                                                                                                            K3
                                                                                                                                                                                                                                    VBUS_P_CTRL_P1                                                                        49.9K
                                                      49.9K                                                                                 VBUS_P_CTRL_P2                                                                                                                                                           4            4
                                                                                                                                                                                                                                                                                                                            1%
                                            4           1%         4
                                                                                                                                                                                                                                                      K4
                                                                                                                                        B5                                                                                          VBUS_C_CTRL_P1
                                                                                                                                             VBUS_C_CTRL_P2
                                                                                                                                                                                                                                                                                                                                                               VBUS
        VBUS                                                                                                                                                                                                                                                                                                                                        10µF
                   10µF            Note:                                                                         VDDD                                                                                                                                                                                                                               50V
                   50V             CCG5 device’s I2C address is determined by SWD_CLK pin.
                                                                                                                      1K
                                   1K resistors not populated = I2C address 0x08 (default)                                             C2                                                                                                              A8
                                   1K resistor connected to GND = I2C address 0x40                                                             SWD_CLK/I2C_CFG_EC/P1.0                                                               UART_TX_P1/P4.0        X
                                                                                                              1K
                                   1K resistor connected to VDDD = I2C address 0x42                                                                                                                                                 UART_RX_P1/P4.1
                                                                                                                                                                                                                                                       A9
                                                                                                                                                                                                                                                            X
                                                                                                                                                                                                                                                      A4                                                                                                    B8
                                                                                                                                                                                                                                             SBU2_P1                                                                                                           SBU2
                                                                                                                                         F1
        SBU2 B8                                                                                                                                SBU2_P2                                                                                       SBU1_P1
                                                                                                                                                                                                                                                      A3                                                                                                    A8
                                                                                                                                                                                                                                                                                                                                                               SBU1
              A8                                                                                                                         E1                                                                                                            A1
        SBU1                                                                                                                                  SBU1_P2                                                                                                                                                                                                       A6
                                                                                                                                                                                                                                       DPLUS_TOP_P1                                                                                                            D+
              A6                                                                                                                        G1                                                                                                            A2
          D+                                                                                                                                  DPLUS_TOP_P2                                                                                                                                                                                                  A7
                                                                                                                                                                                                                                      DMINUS_TOP_P1                                                                                                            D-
              A7                                                                                                                        H1                                                                                                            B1                                                                                                    B6
           D-                                                                                                                                 DMINUS_TOP_P2
                                                                                                                                                                                                                                       DPLUS_BOT_P1                                                                                                            D+
              B6                                                                                                                         K1                                                                                                            C1                                                                                                   B7
          D+                                                                                                                                  DPLUS_BOT_P2                                                                            DMINUS_BOT_P1                                                                                                            D-
              B7                                                                                                                         L1
          D-                                                                                                                                  DMINUS_BOT_P2                                                                                            H2                                                                                                   B5
                                                                                                                                                                                                                                              CC2_P1                                                                                                           CC2
              B5                                                                                                                       K10
         CC2                                                                                                                                  CC2_P2                                                                                                   K2                                                                                                   A5
                                                                                                                                                                                                                                              CC1_P1                                                                                                           CC1
              A5                                                                                                                        K9
         CC1                                                                                                                                   CC1_P2
                                                                                                                                                                                                                                                                                  390pF              390pF
                                                                                    390pF                 390pF
                                                                                                                                                                                                                                                       L8
  Type-C                                                 VDDD                                                                                                                                                                      OVP_TRIP_P2/P2.2
                                                                                                                                                                                                                                                       L10
                                                                                                                                                                                                                                                             X
                                                                                                                                                                                                                                                                                                                                                                  Type-C
 Receptacle                                                                                                                                                                                                                     SCL_3/VSEL_1_P1/P3.7         X
                                                                                                                                                                                          CCG5
                                                                                                                                      D10     VDDD
                                                                                                                                                                                                                                    UART_TX_P2/P0.1
                                                                                                                                                                                                                                                       H11
                                                                                                                                                                                                                                                             X                                                                                                  Receptacle
     2                                            1µF               0.1µF
                                                                                                                                       C10    VDDIO                                                                                                    J11
                                                                                                                                                                                                                                                                                                                                                                    1
                                                                                         3.3V
                                                                                                                                        A5
                                                                                                                                               VSYS
                                                                                                                                                                        (CYPD5225-96BZXI)                                           UART_RX_P2/P0.2
                                                                                                                                                                                                                                          SDA_4/P3.2
                                                                                                                                                                                                                                                       G10
                                                                                                                                                                                                                                                             X
                                                                                                                                                                                                                                                             X
                                                                                                                                                                                        96-BGA
                                                                              0.1µF               1µF                                                                                                                                                  F10
                                                                               10V                10V                                  B10                                                                                                SCL_4/P2.3         X
                                                                                                                                              VCCD
                                                                                                                                                                                                                                                       J10
                                                                                                         1µF                                                                                                                    SDA_3/VSEL_2_P1/P3.6        X
                                                                                                                5V (from System)
                                                                                                                                                                                                                                                       B7
                                                                                                                                        J2                                                                                      UV_OCP_TRIP_P2/P1.5         X
                                                                                                                                             V5V_P1                                                                                                                                                                                                            GND
                                                                                                                                        L9                                                                                                             B8
         GND                                                                                                                                 V5V_P2                                                                          VCON_OCP_TRIP_P1/P3.5           X
                                                                                                                                                                                                                                                       B9
                                                        3.3V                                                                                                                                                                 VCON_OCP_TRIP_P2/P3.3           X
                                                                                                                  VDDD
                                                                                                                                                                                                                                                       B6
                                                                                                                                                                                                                                UV_OCP_TRIP_P1/P1.4         X
                                                                                                             4.7 K                                                                                                                                   L4
                                                                                                                                         H6                                                                                           VSEL_1_P2/P0.0        X
                                                                            2.2 K                                                             XRES
                                                   2.2 K                                                    0.1µF                                                                                                                                     H10
                                                                                                                                                                                                                                      VSEL_2_P2/P2.0         X
                                                                                    2.2 K
                                                           2.2 K
                                                                     2.2 K                   2.2 K 2.2 K                                                                                                                                     NC1
                                                                                                                                                                                                                                                      G8
                                                                                                                                         L5                                                                                                                  X
                                                                                                                                              I2C_INT_EC/P2.5
                           Embedded                                                                                                      L6
                                                                                                                                              I2C_SCL_SCB1_EC/P5.1
                                                                                                                                                                                                                                                NC2   H4
                                                                                                                                                                                                                                                            X
                                                                                                                                                                                                                                                      H5
                            Controller                                                                                                   K6  I2C_SDA_SCB1_EC/P5.0
                                                                                                                                                                                                                                                NC3         X
                                                                                                                                                                                                                                                NC4   H8
                                                                                                                                                                                                                                                            X
                                                                                                                                        E2
                                                                                                                                              I2C_SCL_SCB2_TBT/P1.2                                                                   I2C_SDA_SCB4/    K5
                                                                                                                                                                                                                                   OVP_TRIP_P1/P2.4         X
                                                                                                                                        D2                                                                                                            L7
                                                                                                                                             I2C_SDA_SCB2_TBT/P1.1                                                                              P3.1        X
                                                                                                                                        F2
                                                                                                                                              I2C_INT_TBT_P1/P1.3                                                                              GND            D5, D6, D7, D8, E4, E5,
                                                                                                                                        G2                                                                                                                    E6, E7, E8, F4, F5, F6, F7,
                                                                                                                                              I2C_INT_TBT_P2/P2.1                                                                                             F8, G4, G5, G6, G7, H7
                                                                                             VBUS_OUT_P2            VBUS_OUT_P1
                                                                                                                                         D1                                                                                                                      3.3V
                                                                                                                                                VBUS_P1
                                                                                                                                         L3
                                                                                                                                                VBUS_P2                                                                                                                  100K
                                                                                                                                                                                                                                                        10K
                                                                                                                   3.3V
                                                                                                                                                                                                                                                      B2
                                                                                                                                                                                                                                 SWD_IO/TBT_RST/P1.6
                                                                                                            100K
                                                                                                                                        E11                                                                                                           C11
                                                                                                                                             AUX_N_P2                                                                                      AUX_N_P1
                                                                                                               0.1µF                    D11                                                                                                                            0.1µF
                                                                                                                                                                                                                                                      B11
                                                                                                                                             AUX_P_P2                                                                                      AUX_P_P1
                                                                                                           0.1µF                        K11                                                                                                           A10                  0.1µF
                                                                                                                                             LSTX_P2                                                                                         LSTX_P1
                 8                                                                                                                      L11
                                                                                                                                             LSRX_P2                                                                                         LSRX_P1
                                                                                                                                                                                                                                                      A11
                                                                                                                                                                                                                                                                                                                                               8
     Data Lines                                                                                                 100K
                                                                                                                                                                                                                                                                     100K
                                                                                                                                                                                                                                                                                                                                                 Data Lines
                                                                                                                            3.3V                                                                                                                                   3.3V
                                                                                                                                10K                                                                                                                        10K
                                                                                                                                DNP                                                                                                                    K7 DNP
                                                                                                                                       E10 HPD_P2/P3.4                                                                                   HPD_P1/P3.0
                                                                                                                                                                            D+_SYS_P2    D-_SYS_P2  D+_SYS_P1     D-_SYS_P1
                                                                                                                                100K                                                                                                                      100K
                                                                                                                                                                             F11         G11          A6            A7
                                                                                                                                                                                Note:
                                                                                                                                                                                Route D+ and D- Host lines to system
                                                                                                                                                                                USB Host Controller
                                                                                                                                     DPSRC_HPD                                                                                                    DPSRC_HPD
                                                                                                                                    LSRX                                                                                                                  LSRX
                                                                                                                                    LSTX                                                                                                                  LSTX
                                                                                                                                                                                                                                                DPSRC_AUX_P
                                                                                                                                     DPSRC_AUX_P
                                                                                                                                     DPSRC_AUX_N                                                                                                DPSRC_AUX_N
                                                                                                                                    I2C_SCL                                                                                                          RESET_N
                                                                                                                                                                                 Thunderbolt Controller
                                                                                                                                    I2C_SDA
                                                                                                                                    I2C_INT_P1
                                                                                                                                    I2C_INT_P2
                                                                                                                                                                     USB2_D_P         USB2_D_N     USB2_D_P         USB2_D_N
                                                                                                                                                                                                                                                          Note:
                                                                                                                                                                          X               X             X                X                                Follow recommendations from manufacturer
                                                                                                                                                                                                                                                          for Thunderbolt Controller connections
Document Number: 002-17682 Rev. *H                                                                                                                                                                                                                                                                                                                Page 17 of 42


                                                                                                                                                                                                                                                                                                              EZ-PD™ CCG5
Figure 9 illustrates a Single Port Thunderbolt Notebook DRP application diagram using CYPD5125-40LQXIT.
                                           Figure 9. CCG5 in a Single Port Notebook Application using CYPD5125-40LQXIT
                                                                                                                                                                                                                                                                                                                VBUS_OUT
                                                                                             5V                                                                                                                       BSC030P03NS3
                                                                                                                                                                           BSC030P03NS3
                                                                                                                                 0.01                                     8                                                                        8
                                                                                                   Provider Path                                                           7                   3                  3                                 7
                                                                                                                                                                           6                   2                  2                                 6
                                                                                                                                                            1 µF                                                                                                     10 µF
                                                                                                                                                                           5                   1                  1                                 5
                                                                                                                                                            35 V                                                                                                     50 V
                                                                    Power
                                                                                                                                                                                                             49.9K
                                                                  Subsystem                                                                                                                4                   1%       4
                                                                                             Consumer Path                                                                                                                                                 BSC030P03NS3                      BSC030P03NS3
                                                                                                                                                                                                                                                            8                                            8
                                                                                                                                                                                                                                                            7           3                    3           7
Note:                                                                                                                  1                      40                                                                                                            6           2                    2           6
                                                                                                                                                                                                                             1µF                                                                         5
CCG5 device’s I2C address is determined by SWD_CLK pin.                         VDDD
                                                                                                                                                                           11                                                35V
                                                                                                                                                                                                                                                            5           1                    1
                                                                                                                       CSP                    CSN         VBUS_P_CTRL
1K resistors not populated = I2C address 0x08 (default)
                                                                                      1 K                                                                                                                                                                                              49.9K
1K resistor connected to GND = I2C address 0x40                                                                                                                                                                                                                              4            1%     4
                                                                                                    2
1K resistor connected to VDDD = I2C address 0x42                                                           SWD_CLK/I2C_CFG_EC/P1.0
                                                                             1 K
                                                                                                                                                                            12
                                                                                                                                                          VBUS_C_CTRL
                           VDDD
                                                                                                   31 VDDD                                                                                                                                                                                                                       VBUS
                     1µF          0.1 µF                                                                                                                                                                                                                                                                           10 µF
                                                                                                   32 VDDIO                                                                                                                                                                                                        50 V
                                                   3.3 V
                                                                                                   19
                                                                                                           VSYS
                                      0.1 µF               1 µF                                                                                                            29
                                                                                                   33                                                     UART_TX/P4.0            X
                                                                                                           VCCD
                                                                                                                                                                           30
                                                                      1 µF                                                                                UART_RX/P4.1            X
                                                                             5 V (from System)                                                                              34                                                                                                                                              B8
                                                                                                                                                                    SBU2                                                                                                                                                         SBU2
                                                                                                   8                                                                        35                                                                                                                                              A8
                                                                                                           VCONN_V5V                                                SBU1                                                                                                                                                         SBU1
                                                                                VBUS_OUT                                                                                    28                                                                                                                                              A6
                                                                  VDDD                                                                                      DPLUS_TOP                                                                                                                                                            D+
                                                                                                   22 VBUS                                                                  27                                                                                                                                              A7
                                                                                                                                                           DMINUS_TOP                                                                                                                                                            D-
                                           3.3 V             4.7 K                                10                           CCG5                                                                                                                                                                                        B6
                                                                                                           XRES                                                             26
                                                             0.1µF                                                        (CYPD5125-40LQXIT)                DPLUS_BOT                                                                                                                                                            D+
                                                                                                                                                                            25                                                                                                                                              B7
                                                                                                                               40-QFN                       DMINUS_BOT                                                                                                                                                           D-
                                    2.2 K                                                                                                                                                                                                                                                                                  B5
                                                                                                                                                                            7
                                                                                                                                                                     CC2                                                                                                                                                         CC2
                                              2.2 K
                                                       2.2 K                                                                                                               9                                                                                                                                               A5
                                                                                                   15                                                                CC1                                                                                                                                                         CC1
                                                                                                           I2C_INT_EC/P2.5
                EMBEDDED                                                                           17                                                                                     3.3 V
                                                                                                                                                                                                             390 pF     390 pF
                                                                                                           I2C_SCL_SCB1_EC/P5.1                                                                                                                                                                                                     TYPE-C
               CONTROLLER                                                                                                                                                         10 K
                                                                                                   16                                                                                                                                                                                                                             RECEPTACLE
                                                                                                           I2C_SDA_SCB1_EC/P5.0                                                   DNP
                                                                                                                                                               HPD/P3.0 18
                                                                                                   20                                                                             100 K
                                                                                               X           SDA_3/VSEL_2/P3.6
                                                                        3.3 V
                                                                                                   21
                                                                                               X           SCL_3/VSEL_1/P3.7
                                                                                                   14                                                                                   3.3V
                                                                                               X           SDA_4/OVP_TRIP/P2.4
                                                                  2.2 K                           13
                                                                                               X           SCL_4/UV_OCP_TRIP/P2.3                                                                                     DPSRC_HPD
                                                                             2.2 K                                                                                             10 K              100 K
                                                                                      2.2 K
                                                                                                                                                    SWD_IO/TBT_RST/P1.6
                                                                                                                                                                            6                                                                                                                        8
                                                                                                       4                                                                                                          RESET_N
                                                                                                           I2C_SCL_SCB2_TBT/P1.2
                                                                                                                                                                   AUX_N 37                                       DPSRC_AUX_N                                                                    Data Lines
                                                                                                    3                                                                                               0.1 µF
                                                                                                           I2C_SDA_SCB2_TBT/P1.1                                            36                                                                                                                                                   GND
                                                                                                                                                                   AUX_P                                          DPSRC_AUX_P
                                                                                                    5 I2C_INT_TBT/P1.3                                                      38                      0.1 µF
                                                                                                                                                                    LSTX                                          LSTX
                                                                                                   41
                                                                                                           EPAD                                                             39
                                                                                                                                                                                                                            Thunderbolt Controller
                                                                                                                                                                    LSRX                                          LSRX
                                                                                                                   DPLUS_SYS       DMINUS_SYS
                                                                                                                                                                                               100 K
                                                                                                                                                                                                                             I2C_INT_P1                                      USB2_D_N
                                                                                                                     23
                                                                                                                                                                                                                                                                  USB2_D_P
                                                                                                                                         24
                                                                                                                                                                                                                                          I2C_SDA       I2C_SCL
                                                                                                            Note:
                                                                                                            Route D+ and D- Host lines to system
                                                                                                            USB Host Controller
                                                                                                                                                                                                                                                                    X            X
                                                                                                                                                                                                                                                                    Note:
                                                                                                                                                                                                                                                                    Follow recommendations from manufacturer for
                                                                                                                                                                                                                                                                    Thunderbolt Controller connections
Document Number: 002-17682 Rev. *H                                                                                                                                                                                                                                                                                         Page 18 of 42


                                                                                                                                                                                                                                                                                                                   EZ-PD™ CCG5
Figure 10 illustrates the Dual Type-C Port Thunderbolt device/dock upstream application diagram using a CCG5 device. The CCG5
device communicates with the power system over I2C, which manages the power provided to the upstream Type-C ports. It also
updates the Thunderbolt Controller over I2C based on the alternate mode negotiation to sink Thunderbolt or USB or DisplayPort Data.
The CCG5 device controls the transfer of USB 2.0 D± lines from the top and bottom of the Type-C receptacle to the D± lines of the
Thunderbolt Controller and Billboard controller. CCG5 also handles the routing of SBU1 and SBU2 lines from the Type-C receptacle
to the Thunderbolt controller for the link management. As mentioned in Features, CCG5 offers ESD Protection on D± and SBU lines
as well as VBUS Short protection on SBU and CC lines.
          Figure 10. CCG5 in a Dual port Thunderbolt Device/Dock Upstream Port Application using CYPD5235-96BXZI
                      VBUS_OUT_P2                                                                                                                                                                                                                                                                                      VBUS_OUT_P1
                                                                                                                                              0.01                                                                                      0.01
                                                                                                                                                                    Power                                     Power
                                                            Provider                                                                                              Subsystem                                 Subsystem                                                                Provider
                                                             Path                                                                                                                                                                                                                      Path
                                                                                                                                                                                           I2C
                                                                                                                                                             EN             INT                                  EN      INT
                                                                                                                                         K8           L2     B7        B6           G10             F10           L7     K5          J1            B3
                                                                                                                                     CSN_P2       CSP_P2       P1.5    P1.4       SDA_4/P3.2   SCL_4/P2.3      P3.1 I2C_SDA_SCB4/ CSP_P1      CSN_P1
                                                                                                                                                                                                                      OVP_TRIP_P1/
                                                                                                                                                                                                                          P2.4
                                                                                                                         B4    X     VBUS_P_CTRL_P2                                                                                  VBUS_P_CTRL_P1      X K3
                                                                                                                         B5     X    VBUS_C_CTRL_P2                                                                                  VBUS_C_CTRL_P1      X K4
                                                                                                                                                                                                                                                              L3
                                                                                                                          D1                                                                                                                VBUS_P2
                                                                                                                                      VBUS_P1                                                                                                                                                                                        VBUS
        VBUS                                                                                                                                                                                                                                                                                                                10µF
                  10µF                                                                               VDDD                                                                                                                                                                                                                   50V
                  50V
                                                                                                           1K
                                                                                                                           C2        SWD_CLK/I2C_CFG_EC/P1.0
                                                                                                  1K
                                                                                                                                                                                                                                                         A3, A4
                                                                                                                                                                                                                                            SBU1/2_P1                                                                                SBU1/2
       SBU1/2                                                                                                           F1, E1
                                                                                                                                     SBU1/2_P2
                                                                                                                                                                                                                                                         A1, A2
                                                                                                                                                                                                                                        DP/M_TOP_P1                                                                                  D+/-_T
                                                                                                                        G1, H1
       D+/-_T                                                                                                                        DP/M_TOP_P2
                                                                                                                                                                                                                                                        B1, C1
                                                                                                                                                                                                                                        DP/M_BOT_P1                                                                                     D+/-_B
                                                                                                                         K1, L1
       D+/-_B                                                                                                                        DP/M_BOT_P2
                                                                                                                                                                                                                                                        H2, K2
                                                                                                                                                                                                                                             CC1/2_P1                                                                                CC1/2
                                                                                                                        K10, K9
       CC1/2                                                                                                                         CC1/2_P2
                                                                                             390pF                                                                                                                                                                                               390pF
                                                                                                                                                                                                                                                        L10
                                                                                                                                                                                                                               SCL_3/VSEL_1_P1/P3.7            X
  Type-C                                            VDDD
                                                                                                                                                                                                                                                                                                                                         Type-C
 Receptacle
                                                                                                                                                                     CCG5
                                                                                                                           D10       VDDD
                                                                                                                                                                                                                                                                                                                                        Receptacle
     2                                        1µF          0.1µF
                                                                                                                           C10       VDDIO                                                                                                                                                                                                  1
                                                                               3.3V
                                                                                                                              A5
                                                                                                                                     VSYS
                                                                                                                                                               (CYPD5235-96BZXI)                                               SDA_3/VSEL_2_P1/P3.6
                                                                                                                                                                                                                                                        J10
                                                                                                                                                                                                                                                               X
                                                                                                                                                                    96-BGA
                                                                      0.1µF           1µF
                                                                       10V            10V                                   B10
                                                                                                                                     VCCD
                                                                                            1µF                                                                                                                                                          B8
                                                                                                    5V (from System)                                                                                                         VCON_OCP_TRIP_P1/P3.5             X
                                                                                                                              J2                                                                                                                                                                                                        GND
                                                                                                                                     V5V_P1
        GND                                                                                                                   L9
                                                                                                                                     V5V_P2
                                                                                                     VDDD
                                                                                              4.7 K
                                 3.3V
                                                                                                                              H6     XRES
                                                                                                  0.1µF
                                                                   RESET                                                        B9                                                                                                                      G8
                                                                                                                                   VCON_OCP_TRIP_P2/P3.3                                                                                         NC1           X
                                                                                                                                L5 I2C_INT_EC/P2.5                                                                                                      H4
                                                               I2C_SDA/SCL/INT                                                                                                                                                                   NC2           X
                         USB Billboard                                                                                          L6
                                                                                                                                     I2C_SCL_SCB1_EC/P5.1
                                                                                                                                                                                                                                                 NC3
                                                                                                                                                                                                                                                        H5
                                                                                                                                                                                                                                                               X
                         (CY7C65215)                                                                                            K6 I2C_SDA_SCB1_EC/P5.0                                                                                                 H8
                                                                                                                                                                                                                                                 NC4           X
                                                                                                                              H11
                                         D+                                                                                       UART_TX_P2/P0.1
                                                                                                                              A8
                                                               USB FullSpeed                                                      UART_TX_P1/P4.0
                                         D-                                                                                   J11
                            SPI_Master                                                                                            UART_RX_P2/P0.2                                                                                                             D5, D6, D7, D8, E4, E5,
                                                                                                                              A9
                                                                                                                                  UART_RX_P1/P4.1                                                                                                             E6, E7, E8, F4, F5, F6, F7,
                                                                                                                                                                                                                                                 GND
                                                    4                                                            L4, L8, G2, H10
                                                                                                                                     SPI_Master
                                                                                                                                                                                                                                                              F8, G4, G5, G6, G7, H7
                                                                                                                               E2    I2C_SCL_SCB2_TBT/P1.2
                                                                                                                               D2 I2C_SDA_SCB2_TBT/P1.1                                                                                                            3.3V
                                                                                                                               F2
                                                                                                                                     I2C_INT_TBT_P1/P1.3
                                                                                                                                                                                                                                                          10K
                                                                                                                              G2
                                                                                                                                     I2C_INT_TBT_P2/P2.1                                                                                                B2
                                                                                                                                                                                                                                SWD_IO/TBT_RST/P1.6
                                                                                                                        E11, D11                                                                                                                        B11, C11
                                                                                                                                     AUX_P/N_P2                                                                                          AUX_P/N_P1
                                                                                                   0.1µF                                                                                                                                                                     0.1µF
                             4                                                                                          K11, L11
                                                                                                                                     LSTX/RX_P2                                                                                            LSTX/RX_P1
                                                                                                                                                                                                                                                        A10, A11
                  8                                                                                                                                                                                                                                                                                                    8
     Data Lines                                                                                                                                                                                                                                                                                                            Data Lines
                          SPI
                         Slave
                         Flash                                                                                   3.3V                                                                                                                                                     3.3V
                                                                                                                    10K                                                                                                                                    10K
                                                                                                                    DNP                                                                                                                                  K7 DNP
                                                                                                                              E10 HPD_P2/P3.4                                                                                            HPD_P1/P3.0
                                                                                                                                                                  D+_SYS_P2         D-_SYS_P2     D+_SYS_P1      D-_SYS_P1
                                                                                                                    100K                                                                                                                                      100K
                                                                                                                                                                      F11            G11            A6             A7
                                                                                                                                                                   USB2_P              USB2_N       USB2_P          USB2_N
                                                                                                                         DPSRC_HPD                                                                                                                DPSRC_HPD
                                                                                                                         LSTX/RX                  Port B                                                                             Port A             LSTX/RX
                                                                                                                                                                                                                                               DPSRC_AUX_P/N
                                                                                                                         DPSRC_AUX_P/N
                                                                                                                         I2C_SCL
                                                                                                                         I2C_SDA
                                 4                                                                                                                                          Thunderbolt Controller                                                      RESET_N
                                                                                                                         I2C_INT_P1
                                                                                                                         I2C_INT_P2
                                                                                                                        SPI_Master
                                                                                                                                                                                                                                                                      Note:
                                                                                                                                                                                                                                                                      Follow recommendations from manufacturer
                                                                                                                                                                                                                                                                      for Thunderbolt Controller connections for
                                                                                                                                                                                                                                                                      device/dock schematics
Document Number: 002-17682 Rev. *H                                                                                                                                                                                                                                                                                     Page 19 of 42


                                                                                                                                                                                                                                                                                                                                    EZ-PD™ CCG5
Figure 11 illustrates the Dual Type-C Port dock downstream application diagram using a CCG5 device. The CCG5 negotiates power
contract with the connected device on the downstream Type-C port and controls the power system. It also controls the data mux via
I2C based on the alternate mode negotiation to source USB SuperSpeed and/or DisplayPort on the downstream Type-C port. As
mentioned above, CCG5 device offers ESD Protection on D± and SBU lines as well as VBUS Short protection on SBU and CC lines.
                                    Figure 11. CCG5 in a Dual port Dock Downstream Port Application using CYPD5236-96BXZI
                             VBUS_OUT_P2                                                                                                                                                                                                                                                                                                                    VBUS_OUT_P1
                                                                                   BSC030P03NS3                                BSC030P03NS3                                             5V                            5V
                                                                                                                                                                                                                                                                          BSC030P03NS3                       BSC030P03NS3
                                                                                   8                                                         8                             0.01                                                         0.01                             8                                                 8
                                                                                   7                 3                     3                 7                                                                                                                             7                    3            3               7
                                                                                   6                 2                     2                 6
                                                                  10µF
                                                                                   5                                                                   1µF                           Provider                        Provider                               1µF
                                                                                                                                                                                                                                                                           6                    2            2               6
                                                                                                                                                                                                                                                                                                                                     10µF
                                                                  50V                                1                     1                 5                                                                                                                             5                    1            1               5
                                                                                                                                                       35V                             Path                           Path                                  35V                                                                      50V
                                                                                                                 49.9K                                                                               Power                                                                                             49.9K
                                                                                                 4                 1%           4                                                                   Subsystem                                                                               4             1%     4
                                                                                                                                                                  K8          L2                                                J1           B3
                                                                                                                                                                  CSN_P2           CSP_P2                                       CSP_P1       CSN_P1
                                                                                                                                                                                                                                                                    K3
                                                                                                                                                B4                                                                                                VBUS_P_CTRL_P1
                                                                                                                                                     VBUS_P_CTRL_P2
                                                                                                                                                                                                                                                                 K4
                                                                                                                                           B5    X   VBUS_C_CTRL_P2                                                                               VBUS_C_CTRL_P1 X
                                                                                                                                                                                                                                                                    L3
                                                                                                                                            D1                                                                                                           VBUS_P2
                                                                                                                                                      VBUS_P1                                                                                                                                                                                                             VBUS
        VBUS                                                                                                                                                                                                                                                                                                                                               10µF
                   10µF                                                                                           VDDD                                                                                                                                                                                                                                     50V
                   50V
                                                                                                                         1K
                                                                                                                                             C2      SWD_CLK/I2C_CFG_EC/P1.0
                                                                                                                1K
                                                                                                                                                                                                                                                                    A3, A4
                                                                                                                                                                                                                                                        SBU1/2_P1                                                                                                         SBU1/2
       SBU1/2                                                                                                                            F1, E1
                                                                                                                                                     SBU1/2_P2
                                                                                                                                                                                                                                                      DP/M_TOP_P1 A1, A2                                                                                                  D+/-_T
                                                                                                                                         G1, H1
       D+/-_T                                                                                                                                        DP/M_TOP_P2
                                                                                                                                                                                                                                                                    B1, C1
                                                                                                                                                                                                                                                      DP/M_BOT_P1                                                                                                         D+/-_B
                                                                                                                                         K1, L1
       D+/-_B                                                                                                                                        DP/M_BOT_P2
                                                                                                                                                                                                                                                         CC1/2_P1 H2, K2                                                                                                  CC1/2
                                                                                                                                         K10, K9
       CC1/2                                                                                                                                         CC1/2_P2
                                                                                                                                                                                                                                                                    L8
                                                                                                                                                                                                                                                 OVP_TRIP_P2/P2.2             X
                                                                                                          390pF                                                                                                                                                     L10                                              390pF
    DS                                                                                                                                                                                                                                     SCL_3/VSEL_1_P1/P3.7               X
                                                                                                                                                                                                                                                                                                                                                                             DS
  Type-C                                                VDDD                                                                                                                                                                                                        J10                                                                                                    Type-C
                                                                                                                                                                                                                                           SDA_3/VSEL_2_P1/P3.6           X
 Receptacle
                                                                                                                                                                                         CCG5
                                                                                                                                            D10      VDDD
                                                                                                                                                                                                                                           UV_OCP_TRIP_P2/P1.5
                                                                                                                                                                                                                                                                    B7
                                                                                                                                                                                                                                                                          X
                                                                                                                                                                                                                                                                                                                                                                          Receptacle
     2                                            1µF           0.1µF
                                                                                                                                            C10      VDDIO                                                                                                                                                                                                                    1
                                                                                                                                                                                   (CYPD5236-96BZXI)                                     VCON_OCP_TRIP_P1/P3.5      B8 X
                                                                                       3.3V
                                                                                                                                             A5
                                                                                                                                                     VSYS
                                                                                                                                                                                        96-BGA
                                                                           0.1µF               1µF                                                                                                                                                                  B6 X
                                                                            10V                10V                                          B10                                                                                            UV_OCP_TRIP_P1/P1.4
                                                                                                                                                     VCCD
                                                                                                         1µF                                                                                                                                       VSEL_1_P2/P0.0   L4    X
                                                                                                                 5V (from System)
                                                                                                                                                                                                                                                   VSEL_2_P2/P2.0   H10 X
                                                                                                                                             J2                                                                                                                                                                                                                           GND
                                                                                                                                                     V5V_P1
        GND                                                                                                                                  L9                                                                                                     I2C_SDA_SCB4/ K5
                                                                                                                                                     V5V_P2                                                                                                          X
                                                                                                                   VDDD                                                                                                                           OVP_TRIP_P1/P2.4
                                                                                                               4.7 K
                                               3.3V
                                                                                                                                             H6      XRES
                                                                                                                                                                                                                                                       SDA_4/P3.2
                                                                                                                                                                                                                                                                    G10
                                                                                                                                                                                                                                                                                  To Port 1& 2
                                                                                                               0.1µF                                                                                                                                                F10
                                                                                                                                                                                                                                                       SCL_4/P2.3                  Data Mux
                                                                        RESET                                                                   B9
                                                                                                                                                     VCON_OCP_TRIP_P2/P3.3                                                                                   NC1    X G8
                                                                                                                                                L5 I2C_INT_EC/P2.5
                                                                                                                                                                                                                                                             NC2    X H4
                                                                    I2C_SDA/SCL/INT
                                              MCU                                                                                               L6
                                                                                                                                                   I2C_SCL_SCB1_EC/P5.1
                                                                                                                                                                                                                                                             NC3    X H5
                                           Cypress FM0                                                                                          K6 I2C_SDA_SCB1_EC/P5.0
                                                                                                                                                                                                                                                             NC4    X H8
                                                                                                                                             H11
                                                                                                                                            X        UART_TX_P2/P0.1
                                                                                                                                              A8
                                                                                                                                            X        UART_TX_P1/P4.0
                                                                                                                                             J11
                                                  USB2.0 FS                                                                                 X        UART_RX_P2/P0.2
                                                                                                                                              A9                                                                                                                          D5, D6, D7, D8, E4, E5,
                                                                                                                                            X        UART_RX_P1/P4.1
                                                                                                                                                                                                                                                            GND           E6, E7, E8, F4, F5, F6, F7,
                                                                                                                                                                                                                                                                          F8, G4, G5, G6, G7, H7
                                                                                                                                            X E2 I2C_SCL_SCB2_TBT/P1.2
                                                                                                                                                D2 I2C_SDA_SCB2_TBT/P1.1                                                                                                      3.3V
                                                                                                                                            X
                                                                                                                                                F2
                                                                                                                                            X        I2C_INT_TBT_P1/P1.3
                                                                                                                                                                                                                                                                     10K
                                                                                                                                                G2
                                                                                                                                            X        I2C_INT_TBT_P2/P2.1                                                                                            B2
                                                                                                                                                                                                                                            SWD_IO/TBT_RST/P1.6
                                                                                                                                       E11, D11                                                                                                                     B11, C11
                                                                                                                                                     AUX_P/N_P2                                                                                        AUX_P/N_P1
                                                                                                                 0.1µF                                                                                                                                                                  0.1µF
                                                                                                                                       K11, L11                                                                                                                     A10, A11
                                                                                                                                             X       LSTX/RX_P2                                                                                        LSTX/RX_P1    X
                  8                                                                                                                                                                                                                                                                                                                                   8
     Data Lines                                                                                                                                                                                                                                                                                                                                           Data Lines
                                                                                                                                3.3V                                                                                                                                                 3.3V
                                                                                                 To P2                              10K
                                                                                                                                    DNP
                                                                                                                                                                                                                                                                       10K
                                                                                                                                                                                                                                                                                                   To P1
                                                                                                                                                                                                                                                                    K7 DNP
                                                                                              DisplayPort                                   E10 HPD_P2/P3.4
                                                                                                                                                                                     D+/-_SYS_P2            D+/-_SYS_P1
                                                                                                                                                                                                                                                      HPD_P1/P3.0
                                                                                                                                                                                                                                                                                                DisplayPort
                                                                                                                                                                                                                                                                          100K
                                                                                                Source                              100K
                                                                                                                                                                                                                                                                                                  Source
                                                                                                                                                                                      F11    G11                A6   A7
                                                                                                                                                                                      USB DS 1_HS               USB DS 2_HS
                                                                                                                                                                                                                                                                                                                                            AUX_P/N
                          AUX_P/N
                 Port 2             I2C from                                                                                                                                                                                                                                                                                     I2C from      Port 1
                Data Mux             CCG5                      Full Speed                                                                                                                                                                                                                                                         CCG5        Data Mux
                                                                                                                                         USB DS 3_HS                                               USB3.1 HUB
                                                          USB 3.1                                                                                                                                                                                                                                                       USB 3.1
                                                                                                                                                                                                                                                              USB DS 2_SS
                                                                                                                                        USB DS 1_SS
                                                                                                                                                                                                       USB US
            From P2                                                                                                                                                                                                                                                                                                                                    From P1
           DisplayPort                                                                                                                                                                                                                                                                                                                                DisplayPort
             Source                                                                                                                                                                          From Upstream Host                                                                                                                                         Source
Document Number: 002-17682 Rev. *H                                                                                                                                                                                                                                                                                                                        Page 20 of 42


                                                                                                                                    EZ-PD™ CCG5
Electrical Specifications
Absolute Maximum Ratings
Table 8. Absolute Maximum Ratings[3]
      Parameter                             Description                        Min          Typ           Max         Unit          Details/Conditions
 VSYS_MAX                  Digital supply relative to VSS                       –            –             6            V
 V5V_P1_MAX                Max supply voltage relative to VSS                   –            –             6            V
 V5V_P2_MAX                Max supply voltage relative to VSS                   –            –             6            V
 VBUS_P1_MAX               Max VBUS voltage relative to Vss                     –            –            24            V
 VBUS_P2_MAX               Max VBUS voltage relative to Vss                     –            –            24            V      Absolute max
 VDDIO_MAX                 Max supply voltage relative to VSS                   –            –           VDDD           V
                           Inputs to GPIO, DP/DM mux (UART,
 VGPIO_ABS                 SYS, DP/DM_top/bot pins), SBU                      –0.5           –       VDDIO + 0.5        V
                           mux (AUX, LS, SBU1/2 pins)
 IGPIO_ABS                 Maximum current per GPIO                            –25           –            25           mA
                           GPIO injection current, Max for VIH >                                                               Absolute max, current
 IGPIO_INJECTION                                                              –0.5           –            0.5          mA
                           VDDD, and Min for VIL < VSS                                                                         injected per pin
                           Electrostatic discharge human body                                                                  Applicable for all pins except
 ESD_HBM                                                                      2200           –             –            V
                           model                                                                                               SBU pins
 ESD_HBM_SBU[4] Electrostatic discharge human body                            1100           –             –            V      Only applicable to SBU pins
                           model for SBU1, SBU2 pins
                           Electrostatic discharge charged
 ESD_CDM                                                                       500           –             –            V                       –
                           device model
 LU                        Pin current for latch up                          –200            –            200          mA                       –
                                                                                                                               Contact Discharge for
                                                                                                                               CC1_P1/P2, CC2_P1/P2,
                           Electrostatic discharge                                                                             VBUS_P1/P2, SBU1_P1/P2,
 ESD_IEC_CON                                                                  8000           –             –            V
                           IEC61000-4-2, contact discharge                                                                     SBU2_P1/P2,
                                                                                                                               DPLUS_TOP/BOT_P1/P2,
                                                                                                                               DMINUX_TOP/BOT_P1/P2
                                                                                                                               Air Discharge for
                                                                                                                               CC1_P1/P2, CC2_P1/P2,
                           Electrostatic discharge                                                                             VBUS_P1/P2, SBU1_P1/P2,
 ESD_IEC_AIR                                                                 15000           –             –            V
                           IEC61000-4-2, air discharge                                                                         SBU2_P1/P2,
                                                                                                                               DPLUS_TOP/BOT_P1/P2,
                                                                                                                               DMINUX_TOP/BOT_P1/P2
 VCC_PIN_ABS               Max voltage on CC1 and CC2 pins                      –            –            24            V
                                                                                                                               Absolute max
 VSBU_PIN_ABS              Max voltage on SBU1 and SBU2 pins                    –            –            24            V
                                                                                                                               Absolute maximum for OVT
 VGPIO_OVT_ABS OVT GPIO voltage                                               –0.5           –             6            V      pins K6 and L6 of BGA, pins
                                                                                                                               16 and 17 of QFN
Notes
  3. Usage above the absolute maximum conditions listed in Table 8 may cause permanent damage to the device. Exposure to absolute maximum conditions for extended
     periods of time may affect device reliability. The maximum storage temperature is 150 °C in compliance with JEDEC Standard JESD22-A103, High Temperature
     Storage Life. When used below absolute maximum conditions but above normal operating conditions, the device may not operate to specification.
  4. JEDEC document JEP155 states that 500 V HBM allows safe manufacturing with a standard ESD control process.
Document Number: 002-17682 Rev. *H                                                                                                                 Page 21 of 42


                                                                                                           EZ-PD™ CCG5
Device-Level Specifications
All specifications are valid for –40 °C  TA  85 °C and TJ  100 °C, except where noted. Specifications are valid for 3.0 V to 5.5 V
except where noted.
Table 9. DC Specifications
      Spec ID         Parameter                  Description                 Min      Typ   Max    Unit      Details/Conditions
 SID.PWR#23          VSYS           Power supply input voltage               2.75       –    5.5      V   UFP applications
 SID.PWR#23_A        VSYS           Power supply input voltage               3.15       –    5.5      V   DFP/DRP applications
 SID.PWR#22          VBUS           VBUS_P1 and VBUS_P2 valid range            4        –   21.5      V                –
                                    Regulated output voltage when VSYS                                                 –
 SID.PWR#1           VDDD                                                 VSYS – 0.05   –   VSYS      V
                                    is powered
                                    Regulated output voltage when VBUS                                                 –
 SID.PWR#1_A         VDDD                                                    3.15       –    3.6      V
                                    powered
                     V5V_P1 and
 SID.PWR#26                         Power supply Input voltage               4.85       –    5.5      V                –
                     V5V_P2
                                                                                            VDD           At system-level short the
 SID.PWR#13          VDDIO          GPIO power supply                       VDDD        –             V
                                                                                              D           VDDIO to VDDD
 SID.PWR#24          VCCD           Output voltage (for Core Logic)            –      1.8     –       V                –
                                    External regulator voltage bypass on
 SID.PWR#15          CEFC                                                     80      100   120      nF
                                    VCCD
                                    Power supply decoupling capacitor
 SID.PWR#16          CEXC                                                      –        1     –      µF   X5R ceramic or better
                                    on VDDD
                                    Power supply decoupling capacitor
 SID.PWR#27          CEXV                                                      –      0.1     –      µF
                                    on V5V_P1 and V5V_P2
                                    External load current on VDDD either
 SID.PWR#5           IVDDD_EXT                                                 –        1     2     mA                 –
                                    in Active or Deep Sleep mode
 Active Mode, VSYS = 2.75 to 5.5 V. Typical values measured at VSYS = 3.3 V
                                                                                                          TA = 25 °C, CC I/O IN
                                                                                                          Transmit or Receive, no
 SID.PWR#4           IDD12          Supply current                             –       10     –     mA    I/O sourcing current,
                                                                                                          CPU at 24 MHz, two PD
                                                                                                          ports active
 Deep Sleep Mode, VSYS = 2.75 to 3.6 V
 SID34               IDD29                                                     –      150     –      µA   VSYS = 3.3 V, TA = 25 °C,
                                    VSYS = 2.75 to 3.6 V, I2C, wakeup and
                                    WDT on.                                                               VSYS = 3.3 V, TA = 25 °C
 SID34A              IDD29A                                                    –      160     –      µA
                                                                                                          for two PD ports
                                                                                                          Power source = VSYS,
                                                                                                          Type-C not attached,
                                                                                                          CC enabled for wakeup,
                                    VSYS = 3.3 V, CC wakeup on, Type-C                                    Rp and Rd connected at
 SID_DS1             IDD_DS1                                                   –      100     –      µA
                                    not connected.                                                        70-ms intervals by CPU.
                                                                                                          Rp, Rd connection
                                                                                                          should be enabled for
                                                                                                          both PD ports.
                                                                                                          IDD_DS1 + DP/DM,
                                    VSYS = 3.3 V, CC wakeup on, DP/DM,
 SID_DS3             IDD_DS2                                                   –      500     –      µA   SBU, CC ON,
                                    SBU ON with ADC/CSA/UVOV On
                                                                                                          ADC/CSA/UVOV ON
 XRES Current
                                                                                                          Power Source = VSYS =
 SID307              IDD_XR         Supply current while XRES asserted         –      130     –      µA   3.3 V, Type-C not
                                                                                                          attached, TA = 25 °C
Document Number: 002-17682 Rev. *H                                                                                     Page 22 of 42


                                                                                                        EZ-PD™ CCG5
Table 10. AC Specifications (Guaranteed by Characterization)
   Spec ID         Parameter                Description              Min    Typ    Max     Unit        Details/Conditions
SID.CLK#4       FCPU            CPU input frequency                    –      –     48     MHz All VDDD
SID.PWR#21      TDEEPSLEEP      Wakeup from Deep Sleep mode            –     35      –      µs
SYS.XRES#5      TXRES           External reset pulse width             5      –      –      µs    Guaranteed by 
                                Power-up to “Ready to accept                                      characterization
SYS.FES#1       T_PWR_RDY                                              –      5     25      ms
                                I2C/CC command”
Table 11. I/O DC Specifications
   Spec ID        Parameter                Description              Min      Typ      Max       Unit      Details/Conditions
SID.GIO#37      VIH_CMOS        Input voltage HIGH threshold    0.7 × VDDIO    –        –         V   CMOS input
SID.GIO#38      VIL_CMOS        Input voltage LOW threshold           –        –  0.3 × VDDIO     V   CMOS input
SID.GIO#39      VIH_VDDIO2.7- LVTTL input, VDDIO < 2.7 V        0.7 × VDDIO    –        –         V                –
SID.GIO#40      VIL_VDDIO2.7-   LVTTL input, VDDIO < 2.7 V            –        –  0.3 × VDDIO     V                –
SID.GIO#41      VIH_VDDIO2.7+ LVTTL input, VDDIO  2.7 V             2.0       –        –         V                –
SID.GIO#42      VIL_VDDIO2.7+ LVTTL input, VDDIO  2.7 V              –        –       0.8        V                –
SID.GIO#33      VOH             Output voltage HIGH level       VDDIO – 0.6    –        –         V   IOH = –4 mA at 3 V VDDIO
SID.GIO#34      VOH             Output voltage HIGH level       VDDIO – 0.5    –        –         V   IOH = –1mA at 1.8 V VDDIO
SID.GIO#35      VOL             Output voltage LOW level              –        –       0.6        V   IOL = 4 mA at 1.8 V VDDIO
                                                                                                      IOL = 10 mA (IOL_LED) at 
SID.GIO#36      VOL             Output voltage LOW level              –        –       0.6        V
                                                                                                      3 V VDDIO
SID.GIO#5       RPU             Pull-up resistor value               3.5      5.6      8.5      k    +25 °C TA, All VDDIO
SID.GIO#6       RPD             Pull-down resistor value             3.5      5.6      8.5      k    +25 °C TA, All VDDIO
                                Input leakage current (absolute                                       +25 °C TA, 3-V VDDIO
SID.GIO#16      IIL                                                   –        –        2        nA
                                value)
SID.GIO#17      CPIN            Max pin capacitance                   –        3        7        pF                –
                                                                                                      VDDIO > 2.7 V. Guaranteed
SID.GIO#43      VHYSTTL         Input hysteresis, LVTTL              15       40        –       mV
                                                                                                      by characterization.
                                                                   0.05 ×
SID.GIO#44      VHYSCMOS        Input hysteresis CMOS                          –        –       mV VDDIO < 4.5 V
                                                                   VDDIO
SID.GIO#44A VHYSCMOS55          Input hysteresis CMOS               200        –        –       mV VDDIO > 4.5 V
Table 12. I/O AC Specifications (Guaranteed by Characterization)
  Spec ID      Parameter                   Description              Min     Typ   Max      Unit        Details/Conditions
SID70         TRISEF          Rise time in Fast Strong mode           2      –     12       ns   3.3-V VDDIO, Cload = 25 pF
SID71         TFALLF          Fall time in Fast Strong mode           2      –     12       ns   3.3-V VDDIO, Cload = 25 pF
SID.GIO#46 TRISES             Rise time in Slow Strong mode          10      –     60       ns   3.3-V VDDIO, Cload = 25 pF
SID.GIO#47 TFALLS             Fall time in Slow Strong mode          10      –     60       ns   3.3-V VDDIO, Cload = 25 pF
                              GPIO FOUT; 3.3 V VDDIO 5.5 V.                                  90/10%, 25 pF load
SID.GIO#48 FGPIO_OUT1                                                 –      –     16      MHz
                              Fast Strong mode.
                              GPIO FOUT; 1.7 V  VDDIO  3.3 V.                                  90/10%, 25 pF load
SID.GIO#49 FGPIO_OUT2                                                 –      –     16      MHz
                              Fast Strong mode.
                              GPIO FOUT; 3.3 V  VDDIO  5.5 V.                                  90/10%, 25 pF load
SID.GIO#50 FGPIO_OUT3                                                 –      –      7      MHz
                              Slow Strong mode.
Document Number: 002-17682 Rev. *H                                                                                 Page 23 of 42


                                                                                                              EZ-PD™ CCG5
Table 12. I/O AC Specifications (Guaranteed by Characterization) (continued)
   Spec ID      Parameter                  Description               Min      Typ      Max     Unit          Details/Conditions
                               GPIO FOUT; 1.7 V  VDDIO  3.3 V.                                     90/10%, 25 pF load
 SID.GIO#51 FGPIO_OUT4                                                –         –      3.5     MHz
                               Slow Strong mode.
                               GPIO input operating frequency;                                       90/10% VIO
 SID.GIO#52 FGPIO_IN                                                  –         –      16      MHz
                               1.7 V VDDIO  5.5 V.
XRES
Table 13. XRES DC Specifications
   Spec ID     Parameter               Description            Min            Typ           Max      Unit        Details/Conditions
 SID.XRES#1 VIH              Input voltage HIGH threshold 0.7 x VDDIO         –              –        V      CMOS input
 SID.XRES#2 VIL              Input voltage LOW threshold       –              –        0.3 x VDDIO    V      CMOS input
 SID.XRES#3 CIN              Input capacitance                 –              –              7        pF     –
                                                                                                             Guaranteed by 
 SID.XRES#4 VHYSXRES         Input voltage hysteresis          –        0.05 x VDDIO         –       mV
                                                                                                             characterization
Digital Peripherals
The following specifications apply to the Timer/Counter/PWM peripherals in the Timer mode.
PWM for GPIO Pins
Table 14. PWM AC Specifications (Guaranteed by Characterization)
     Spec ID       Parameter                Description           Min     Typ      Max     Unit           Details/Conditions
                                                                                                  Fc max = CLK_SYS. Maximum =
 SID.TCPWM.3      TCPWMFREQ Operating frequency                     –       –       Fc     MHz
                                                                                                  48 MHz.
 SID.TCPWM.4      TPWMENEXT Input trigger pulse width             2/Fc      –        –      ns    For all trigger events
                                                                                                  Minimum possible width of
                                                                                                  Overflow, Underflow, and CC
 SID.TCPWM.5      TPWMEXT        Output trigger pulse width       2/Fc      –        –      ns
                                                                                                  (Counter equals Compare value)
                                                                                                  outputs
                                                                                                  Minimum time between
 SID.TCPWM.5A TCRES              Resolution of counter            1/Fc      –        –      ns
                                                                                                  successive counts
                                                                                                  Minimum pulse width of PWM
 SID.TCPWM.5B PWMRES             PWM resolution                   1/Fc      –        –      ns
                                                                                                  output
                                                                                                  Minimum pulse width between
 SID.TCPWM.5C QRES               Quadrature inputs resolution     1/Fc      –        –      ns
                                                                                                  quadrature-phase inputs
Table 15. Fixed I2C AC Specifications
(Guaranteed by Characterization)
    Spec ID        Parameter                Description           Min      Typ     Max      Unit           Details/Conditions
 SID153          FI2C1            Bit rate                          –       –        1     Mbps                      –
Table 16. Fixed UART AC Specifications
(Guaranteed by Characterization)
    Spec ID        Parameter                   Description               Min      Typ    Max     Unit          Details/Conditions
 SID162          FUART            Bit rate                                –        –       1     Mbps                   –
Document Number: 002-17682 Rev. *H                                                                                       Page 24 of 42


                                                                                                         EZ-PD™ CCG5
Table 17. Fixed SPI AC Specifications
(Guaranteed by Characterization)
     Spec ID      Parameter                 Description               Min   Typ     Max      Unit        Details/Conditions
                                SPI operating frequency (Master; 6X
 SID166          FSPI                                                  –      –       8      MHz                   –
                                oversampling)
Table 18. Fixed SPI Master Mode AC Specifications
(Guaranteed by Characterization)
    Spec ID      Parameter                  Description              Min    Typ     Max     Unit        Details/Conditions
 SID167        TDMO            MOSI valid after SClock driving edge    –      –     15       ns                    –
                               MISO valid before SClock capturing                                  Full clock, late MISO
 SID168        TDSI                                                   20      –      –       ns
                               edge                                                                sampling
                                                                                                   Referred to slave capturing
 SID169        THMO            Previous MOSI data hold time            0      –      –       ns
                                                                                                   edge
Table 19. Fixed SPI Slave Mode AC Specifications
(Guaranteed by Characterization)
   Spec ID      Parameter                  Description              Min   Typ       Max         Unit      Details/Conditions
                               MOSI Valid before Sclock capturing
 SID170       TDMI                                                   40     –          –          ns    –
                               edge
 SID171       TDSO             MISO Valid after Sclock driving edge  –      –   48 + 3 × TSCB     ns    TSCB = TCPU
                               MISO Valid after Sclock driving edge
 SID171A      TDSO_EXT                                               –     –          48          ns    –
                               in Ext Clk mode
 SID172       THSO             Previous MISO data hold time          0     –          –           ns    –
 SID172A      TSSELSCK         SSEL Valid to first SCK Valid edge   100    –          –           ns    –
Memory
Table 20. Flash AC Specifications
   Spec ID       Parameter                  Description             Min   Typ   Max       Unit          Details/Conditions
                                Row (Block) write time (erase and
 SID.MEM#4    TROW_WRITE                                              –    –     20       ms                      –
                                program)
 SID.MEM#3    TROW_ERASE        Row erase time                        –    –     13       ms                      –
 SID.MEM#8    TROWPROGRAM       Row program time after erase          –    –      7       ms      25 °C to 55 °C, All VDDD
 SID178       TBULKERASE        Bulk erase time (128 KB)              –    –     35       ms      Guaranteed by design
 SID180       TDEVPROG          Total device program time             –    –     25        s      Guaranteed by design
 SID.MEM#6    FEND              Flash endurance                     100k   –      –      cycles                   –
                                Flash retention, TA ≤ 55 °C, 
 SID182       FRET1                                                  20    –      –      years                    –
                                100K P/E cycles
                                Flash retention, TA ≤ 85 °C, 
 SID182A      FRET2                                                  10    –      –      years                    –
                                10K P/E cycles
Document Number: 002-17682 Rev. *H                                                                                   Page 25 of 42


                                                                                                      EZ-PD™ CCG5
System Resources
Power-on-Reset (POR) with Brownout
Table 21. Imprecise Power On Reset (PRES)
     Spec ID          Parameter                 Description               Min    Typ   Max     Unit     Details/Conditions
 SID185            VRISEIPOR      Rising trip voltage                    0.80      –   1.50      V   Guaranteed by 
 SID186            VFALLIPOR      Falling trip voltage                   0.70      –    1.4      V   characterization
Table 22. Precise Power On Reset (POR) (Guaranteed by Characterization)
     Spec ID          Parameter                 Description              Min     Typ   Max     Unit     Details/Conditions
                                  Brownout Detect (BOD) trip voltage in
 SID190           VFALLPPOR                                              1.48     –    1.62     V    Guaranteed by 
                                  active/sleep modes
                                                                                                     characterization
 SID192           VFALLDPSLP      BOD trip voltage in Deep Sleep mode     1.1     –     1.5     V
SWD Interface
Table 23. SWD Interface Specifications
    Spec ID          Parameter                  Description               Min     Typ   Max     Unit    Details/Conditions
                                                                                                     SWDCLK 1/3 CPU
 SID.SWD#1      F_SWDCLK1        3.3 V  VDDIO  5.5 V                      –      –     14     MHz
                                                                                                     clock frequency
                                                                                                     SWDCLK 1/3 CPU
 SID.SWD#2      F_SWDCLK2        2.7 V  VDDIO  3.3 V                      –      –      7     MHz
                                                                                                     clock frequency
 SID.SWD#3      T_SWDI_SETUP T = 1/f SWDCLK                             0.25 × T   –      –      ns
 SID.SWD#4      T_SWDI_HOLD      T = 1/f SWDCLK                         0.25 × T   –      –      ns  Guaranteed by 
 SID.SWD#5      T_SWDO_VALID T = 1/f SWDCLK                                 –      –  0.50 × T   ns  characterization
 SID.SWD#6      T_SWDO_HOLD T = 1/f SWDCLK                                  1      –      –      ns
Internal Main Oscillator
Table 24. IMO AC Specifications
(Guaranteed by Design)
    Spec ID         Parameter                  Description                Min    Typ   Max     Unit     Details/Conditions
                                 Frequency variation at 48 MHz                                       2.7 V ≤ VDDD < 5.5 V. –
 SID.CLK#13    FIMOTOL                                                     –       –     ±2      %
                                 (trimmed)                                                           25 °C ≤ TA ≤ 85 °C
                                 Frequency variation at 48 MHz
 SID.CLK#13A FIMOTOLVCCD                                                   –       –     ±4      %   All conditions
                                 (trimmed)
 SID226        TSTARTIMO         IMO start-up time                         –       –      7      µs               –
 SID.CLK#1     FIMO              IMO frequency                             –      48      –    MHz                –
Internal Low-speed Oscillator
Table 25. ILO AC Specifications
    Spec ID         Parameter                  Description               Min     Typ   Max     Unit     Details/Conditions
 SID234        TSTARTILO1       ILO start-up time                          –      –       2     ms    Guaranteed by 
 SID238        TILODUTY         ILO duty cycle                            40      50     60      %    characterization
 SID.CLK#5     FILO             ILO frequency                             20      40     80     kHz               –
Document Number: 002-17682 Rev. *H                                                                               Page 26 of 42


                                                                                               EZ-PD™ CCG5
Table 26. PD DC Specifications
     Spec ID             Parameter               Description           Min    Typ   Max    Unit   Details/Conditions
SID.DC.cc_shvt.1     vSwing          Transmitter Output High Voltage   1.05     –    1.2    V              –
SID.DC.cc_shvt.2     vSwing_low      Transmitter Output Low Voltage             –  0.075    V              –
SID.DC.cc_shvt.3     zDriver         Transmitter output impedance       33      –    75     Ω              –
SID.DC.cc_shvt.4     zBmcRx          Receiver Input Impedance           10      –          MΩ    Guaranteed by design
                                     Source current for USB standard
SID.DC.cc_shvt.5     Idac_std                                           64      –    96    µA              –
                                     advertisement
                                     Source current for 1.5A at 5 V
SID.DC.cc_shvt.6     Idac_1p5a                                        165.6     –  194.4   µA              –
                                     advertisement
                                     Source current for 3A at 5 V 
SID.DC.cc_shvt.7     Idac_3a                                          303.6     –  356.4   µA              –
                                     advertisement
                                     Pull down termination resistance
SID.DC.cc_shvt.8     Rd              when acting as UFP (upstream      4.59     –   5.61   kΩ              –
                                     facing port)
                                     Pull down termination resistance
SID.DC.cc_shvt.9     Rd_db           when acting as UFP, with dead     4.08     –   6.12   kΩ              –
                                     battery (upstream facing port)
                                     CC impedance to ground when
SID.DC.cc_shvt.10 zOPEN                                                108      –          kΩ              –
                                     disabled
                                     CC voltages on DFP side-Standard
SID.DC.cc_shvt.11 DFP_default_0p2                                      0.15     –   0.25    V              –
                                     USB
SID.DC.cc_shvt.12 DFP_1.5A_0p4       CC voltages on DFP side-1.5A      0.35     –   0.45    V              –
SID.DC.cc_shvt.13 DFP_3A_0p8         CC voltages on DFP side-3A        0.75     –   0.85    V              –
SID.DC.cc_shvt.14 DFP_3A_2p6         CC voltages on DFP side-3A        2.45     –   2.75    V              –
                                     CC voltages on UFP side-Standard
SID.DC.cc_shvt.15 UFP_default_0p66                                     0.61     –    0.7    V              –
                                     USB
SID.DC.cc_shvt.16 UFP_1.5A_1p23      CC voltages on UFP side-1.5A      1.16     –   1.31    V              –
SID.DC.cc_shvt.17 Vattach_ds         Deep sleep attach threshold       0.3      –    0.6    %              –
SID.DC.cc_shvt.18 Rattach_ds         Deep sleep pull-up resistor        10      –    50    kΩ              –
                                     Voltage threshold for Fast Swap
SID.DC.cc_shvt.30 FS_0p53                                              0.49     –   0.58    V              –
                                     Detect
Analog to Digital Converter
Table 27. ADC DC Specifications
     Spec ID            Parameter               Description             Min    Typ   Max    Unit  Details/Conditions
SID.ADC.1           Resolution     ADC resolution                         –      8     –    Bits –
SID.ADC.2           INL            Integral non-linearity               –1.5     –    1.5   LSB –
SID.ADC.3           DNL            Differential non-linearity           –2.5     –    2.5   LSB –
SID.ADC.4           Gain Error     Gain error                           –1.5     –    1.5   LSB –
                                                                                                  Reference voltage
SID.ADC.5           VREF_ADC1      Reference voltage of ADC           VDDDmin    – VDDDmax    V   generated from
                                                                                                  VDDD
                                                                                                  Reference voltage
SID.ADC.6           VREF_ADC2      Reference voltage of ADC             1.96   2.0   2.04     V   generate from
                                                                                                  bandgap
Document Number: 002-17682 Rev. *H                                                                       Page 27 of 42


                                                                                                        EZ-PD™ CCG5
Charger Detect
Table 28. Charger Detect Specifications
     Spec ID          Parameter                    Description               Min    Typ    Max      Unit   Details/Conditions
                                      Data detect voltage in charger detect
DC.CHGDET.1      VDAT_REF                                                    250      –    400      mV               –
                                      mode
                                      Dn voltage source in charger detect
DC.CHGDET.2      VDM_SRC                                                     500      –    700      mV               –
                                      mode
                                      Dp voltage source in charger detect
DC.CHGDET.3      VDP_SRC                                                     500      –    700      mV               –
                                      mode
                                      Dn sink current in charger detect
DC.CHGDET.4      IDM_SINK                                                     25      –    175       µA              –
                                      mode
                                      Dp sing current in charger detect
DC.CHGDET.5      IDP_SINK                                                     25      –    175       µA              –
                                      mode
DC.CHGDET.6      IDP_SRC              Data contact detect current source       7      –     13       µA              –
                                      Qualcomm pull-up termination on
DC.CHGDET.27     RDP_UP                                                       0.9     –   1.575      kΩ              –
                                      Dp/Dn
DC.CHGDET.32     RDM_UP               Dp/Dn pull-up resistance                0.9     –   1.575      kΩ              –
                                      Qualcomm pull-down termination on
DC.CHGDET.28     RDP_DWN                                                    14.25     –    24.8      kΩ              –
                                      Dp/Dn
DC.CHGDET.31     RDM_DWN              Dp/Dn pull-down resistance            14.25     –    24.8      kΩ              –
DC.CHGDET.29     RDAT_LKG             Data line leakage on Dp/Dn             300      –    500       kΩ              –
DC.CHGDET.34     VSETH                Logic Threshold                        1.26     –    1.54       V              –
Table 29. VBUS Regulator AC Specifications
      Spec ID         Parameter                   Description               Min   Typ    Max     Unit     Details/Conditions
                                                                                                        Apply VBUS and
                                     Total start up time for the regulator
 SID.AC.20VREG.1    TSTART                                                   –      –    120      µs    measure start time on
                                     supply outputs
                                                                                                        VDDD pin.
                                                                                                        Time from assertion of
                                                                                                        an internal disable
                                     Regulator power down time from                                     signal to for load
 SID.AC.20VREG.2    TSTOP                                                    –      –     1       µs
                                     vreg_en = 0 to regulator disable                                   current on VDDD to
                                                                                                        decrease from 30 mA
                                                                                                        to 10 μA.
Table 30. VSYS Switch Specifications
      Spec ID          Parameter                  Description               Min   Typ   Max     Unit     Details/Conditions
                                                                                                        Measured with a load
                                     Resistance from supply input to
 SID.DC.VDDDSW.1 Res_sw                                                      –     –    1.5      Ω      current of 5 mA to
                                     output supply VDDD
                                                                                                        10 mA on VDDD.
Document Number: 002-17682 Rev. *H                                                                                 Page 28 of 42


                                                                                                      EZ-PD™ CCG5
Table 31. CSA DC Specifications
    Spec ID         Parameter                      Description               Min     Typ    Max    Unit   Details/Conditions
                                    Cumulative output Error for Av = 15,
SID.DC.CSA.21 Out_E_Trim_15_DS      after trim, using Deep sleep              –7      –      7      %              –
                                    (beta-multiplier) reference
                                    Cumulative output Error for Av = 15,
SID.DC.CSA.22 Out_E_Trim_15_BG                                               –4.5     –     4.5     %              –
                                    after trim, using bandgap reference
                                    Cumulative output Error for Av = 100,
SID.DC.CSA.23 Out_E_Trim_100_DS after trim, using Deep sleep (beta-multi- –24.5       –     24.5    %              –
                                    plier) reference
Table 32. UV/OV Specifications
      Spec ID        Parameter                  Description               Min     Typ   Max     Unit     Details/Conditions
                                 Voltage threshold accuracy in active
SID.UVOV.1         VTHUVOV1                                                –       ±3     –      %                –
                                 mode using bandgap reference
                                 Voltage threshold accuracy in Deep
SID.UVOV.2         VTHUVOV2      Sleep mode using Deep Sleep               –       ±5     –      %                –
                                 reference
SID.COMP_ACC       COMP_ACC      Comparator input offset at 4s            –15      –     15      mV               –
Table 33. PFET Gate Driver DC Specifications
      Spec ID       Parameter                   Description               Min    Typ    Max     Unit     Details/Conditions
SID.DC.PGDO.1      Rpd           Resistance when “pull_dn” enabled         –       –     5       kΩ               –
Table 34. PFET Gate Driver AC Specifications
      Spec ID       Parameter                  Description                Min    Typ    Max     Unit     Details/Conditions
SID.AC.PGDO.2      Tr_discharge Discharge Rate of output note              –       –     5      V/µs    Guaranteed by design
Document Number: 002-17682 Rev. *H                                                                               Page 29 of 42


                                                                                                        EZ-PD™ CCG5
SBU
Table 35. SBU Switch DC Specifications
     Spec ID        Parameter                      Description                   Min    Typ Max Unit      Details/Conditions
SID.DC.20sbu.1   Ron1             On resistances for Aux switch at 3.3 V input     –     4      7     Ω            –
SID.DC.20sbu.2   Ron2             On resistances for Aux switch at 1 V input       –     3      5     Ω            –
SID.DC.20sbu.4   Ileak1           Pin leakage current for SBU1, SBU2             –4.5    –     4.5   µA            –
                                  Pin leakage current for LSTX, LSRX, AUX_P,
SID.DC.20sbu.5   Ileak2                                                           –1     –      1    µA            –
                                  AUX_N
SID.DC.20sbu.6   Rpu_aux_1        Pull-up resistance on AUX_P/N                   80     –    320    KΩ            –
SID.DC.20sbu.7   Rpu_aux_2        Pull-up resistance on AUX_P/N                   0.8    –     1.4   MΩ            –
SID.DC.20sbu.8   Rpd_aux_1        Pull-down resistance on AUX_P/N                 80     –    120    KΩ            –
SID.DC.20sbu.9   Rpd_aux_2        Pull-down resistance on AUX_P/N                 0.3    –     1.2   MΩ            –
SID.DC.20sbu.10 Rpd_aux_3         Pull-down resistance on AUX_P/N                250     –     611   KΩ            –
SID.DC.20sbu.11 Rpd_aux_4         Pull-down resistance on AUX_P/N                 0.3    –    6.11 MΩ              –
                                  Over-voltage protection detection threshold                 120
SID.DC.20sbu.16 OVP_threshold                                                    200     –           mV            –
                                  above VDDIO                                                   0
                                  On resistances of LSTX/LSRX to SBU1/2
SID.DC.20sbu.17 lsx_ron_3p3                                                        –    8.5    17     Ω            –
                                  switch at 3.3 V input
                                  On resistances of LSTX/LSRX to SBU1/2                                            –
SID.DC.20sbu.18 lsx_ron_1                                                          –    5.5    11     Ω
                                  switch at 1 V input
                                  Switch On flat resistances of AUX_P/N to                               Guaranteed by design
SID.DC.20sbu.19 aux_ron_flat_fs                                                    –     –     2.5    Ω
                                  SBU1/2 switch (from 0 to 3.3 V)
                                  Switch On flat resistances of AUX_P/N to                               Guaranteed by design
SID.DC.20sbu.20 aux_ron_flat_hs                                                    –     –     0.5    Ω
                                  SBU1/2 switch (from 0 to 1 V)
                                  Switch On flat resistances of LSTX/LSRX to
SID.DC.20sbu.21 lsx_ron_flat_fs                                                    –     –      5     Ω  Guaranteed by design
                                  SBU1/2 switch (from 0 to 3.3 V)
                                  Switch On flat resistances of LSTX/LSRX to
SID.DC.20sbu.22 lsx_ron_flat_hs                                                    –     –     0.5    Ω  Guaranteed by design
                                  SBU1/2 switch (from 0 to 1 V)
Table 36. SBU Switch AC Specifications
    Spec ID         Parameter                    Description                 Min    Typ   Max      Unit   Details/Conditions
SID.AC.20sbu.1 Con                 Switch ON capacitance                      –       –    120      pF             –
                                   Switch OFF capacitance - Connector
SID.AC.20sbu.2 Coff                                                           –       –     80      pF             –
                                   side
SID.AC.20sbu.3 Off_isolation       Switch isolation at F = 1 MHz             –50      –            dB              –
SID.AC.20sbu.4 TON                 SBU Switch turn-on time                    –      –     200      µs             –
SID.AC.20sbu.5 TOFF                SBU Switch turn-off time                   –      –     400      µs   Guaranteed by design
SID.AC.20sbu.6 Off_isolation_tran Coupling on sbu1,2 terminated to          –60     –      60     mV    Guaranteed by design
                                   50 ohm, switch-OFF, Rail-to-rail
                                   toggling on LSTX/LSRX
SID.AC.20sbu.7 X_talk_AC           Cross talk of Switch at F=1 MHz           –50     –      –      dB    Guaranteed by design
                                   SBU1/2 to SBU2/1
SID.AC.20sbu.8 X_talk_tran         Check voltage coupling on SBU2(1)         –70     –      70     mV    Guaranteed by design
                                   when Data is transferred from LSTX
                                   (RX) to SBU1 (2)
Document Number: 002-17682 Rev. *H                                                                                Page 30 of 42


                                                                                          EZ-PD™ CCG5
Table 37. DP/DM Switch DC Specifications
     Spec ID         Parameter                 Description             Min  Typ Max  Unit   Details/Conditions
                                  DPDM On resistance for SYS lines (0
SID.DC.dpdm.1    Ron_HS                                                 –    –    8                 –
                                  to 0.5 V) - HS mode
                                  DPDM On resistance for SYS lines (0
SID.DC.dpdm.2    Ron_FS                                                 –    –   12                 –
                                  to 3.3 V) - FS mode
SID.DC.dpdm.5    Con_FS           Switch On capacitance at FS at 6 MHz  –    –   50   pF   Guaranteed by design
                                  Switch on capacitance at HS at
SID.DC.dpdm.6    Con_HS                                                 –    –   10   pF             –
                                  240 MHz
                                  pin leakage at DP/DM connector side
SID.DC.dpdm.9    Ileak_pin                                              –    –    1  µA              –
                                  and host side
                                  DPDM On resistance for UART lines
SID.DC.dpdm.10   RON_UART                                               –    –   17                 –
                                  (0 to 3.3 V)
                                  DPDM On Flat resistance in HS mode
SID.DC.dpdm.11   RON_FLAT_HS                                            –    –   0.5      Guaranteed by design
                                  (0 to 0.4 V)
                                  DPDM On flat resistance in FS mode
SID.DC.dpdm.12   RON_FLAT_FS                                            –    –    4       Guaranteed by design
                                  (0 to 3.3 V)
                 RON_FLAT_UA DPDM UART On flat resistance (0 to
SID.DC.dpdm.13                                                          –    –    4       Guaranteed by design
                 RT               3.3 V)
Table 38. DP/DM Switch AC Specifications
     Spec ID        Parameter                  Description             Min Typ  Max  Unit   Details/Conditions
SID.AC.dpdm.5   TON              DP/DM Switch turn-on time              –   –   200   µs             –
                                                                                           Guaranteed by
SID.AC.dpdm.6   TOFF             DP/DM Switch turn-off time             –   –   0.4   µs
                                                                                           design
                                                                                           Guaranteed by
SID.AC.dpdm.7   TON_VPUMP        DP/DM charge pump startup time         –   –   200   µs
                                                                                           characterization
                                                                                           Guaranteed by
SID.AC.dpdm.8   Off_isolation_HS Switch-off isolation for HS           –20  –    –    db
                                                                                           design
                                                                                           Guaranteed by
SID.AC.dpdm.9   Off_isolation_FS Switch-off isolation for FS           –50  –    –    db
                                                                                           design
SID.AC.dpdm.10 X_talk            Cross talk of Switch From FS to HS at –50  –    –    db   Guaranteed by
                                 F = 12 MHz                                                design
SID.AC.dpdm.11 uart_coupling     peak to peak coupling of UART signal   –   –    20   mV
                                                                                           Guaranteed by
                                 to DP lines. (UART swinging from 0 to
                                                                                           design
                                 3.3 V)
Document Number: 002-17682 Rev. *H                                                                 Page 31 of 42


                                                                                          EZ-PD™ CCG5
Table 39. VCONN Switch DC Specifications
       Spec ID          Parameter               Description             Min Typ Max  Unit   Details/Conditions
                                     Switch ON resistance at V5V = 5 V
SID.DC.20VCONN.1     Ron                                                 –  1.4   2   Ω              –
                                     with 215-mA load current
                                     Overcurrent detection range for
SID.DC.20VCONN.9     IOCP                                               400  –   600 mA              –
                                     CC1/CC2
                                     Overvoltage protection detection
SID.DC.20VCONN.10 OVP_threshold threshold above VDDD or V5V             200  –  1200 mV              –
                                     whichever is higher
                                     Overvoltage protection detection
SID.DC.20VCONN.11 OVP_hysteresis                                         50  –   200 mV    Guaranteed by design
                                     hysteresis
SID.DC.20VCONN.12 OCP_hysteresis Overcurrent detection hysteresis        20  –   60  mA              –
                                     Overvoltage protection detection
                                     threshold above V5V of CC1/2,
                     OVP_thresh-
SID.DC.20vconn.14                    with CC1 or CC2 switch enabled.    200  –   700 mV              –
                     old_on
                                     Same threshold triggers reverse
                                     current protection circuit
Table 40. VCONN Switch AC Specifications
       Spec ID          Parameter                Description            Min Typ Max  Unit   Details/Conditions
SID.AC.20VCONN.1     TON              VCONN switch turn-on time          –   –   200  µs   –
SID.AC.20VCONN.2     TOFF             VCONN switch turn-off time         –   –    3   µs   Guaranteed by design
Table 41. VBUS Discharge Specifications
       Spec ID          Parameter               Description            Min  Typ Max  Unit   Details/Conditions
SID.VBUS.DISC.1     Ron1              20-V NMOS ON resistance          1500  –  3000  Ω              –
SID.VBUS.DISC.2     Ron2              20-V NMOS ON resistance           750  –  1500  Ω              –
SID.VBUS.DISC.3     Ron3              20-V NMOS ON resistance           500  –  1000  Ω              –
SID.VBUS.DISC.4     Ron4              20-V NMOS ON resistance           375  –   750  Ω              –
SID.VBUS.DISC.5     Ron5              20-V NMOS ON resistance           300  –   600  Ω              –
Document Number: 002-17682 Rev. *H                                                                 Page 32 of 42


                                                                                                                       EZ-PD™ CCG5
Ordering Information
Table 42 lists the EZ-PD CCG5 part numbers and features.
Table 42. EZ-PD CCG5 Ordering Information
                                                              Type-C Ports Dead       Battery      Termination
      Part Number                     Application                                                                      Role   Package
                                                                                 Termination         Resistor
CYPD5125-40LQXIT               Notebooks, Desktops                    1              Yes      RP[5], RD[6], RD-DB[7]   DRP   40-pin QFN
CYPD5135-40LQXIT               Dock                                   1              No             RP[5], RD[6]       DRP   40-pin QFN
CYPD5225-96BZXI
                               Notebooks, Desktops                    2              Yes      RP[5], RD[6], RD-DB[7]   DRP   96-ball BGA
CYPD5225-96BZXIT
CYPD5235-96BZXI
                               Dock, Upstream port                    2              No             RP[5], RD[6]       DRP   96-ball BGA
CYPD5235-96BZXIT
CYPD5236-96BZXI
                               Dock, Downstream port                  2              No             RP[5], RD[6]       DRP   96-ball BGA
CYPD5236-96BZXIT
Ordering Code Definitions
 CY PD        5 1/2         X    -   XX XX        X     I   T
                                                                  T = Tape and Reel
                                                                  Temperature Grade: 
                                                                  I = Industrial
                                                                  Pb-free
                                                                  Package Type: XX = FN, LQ, BZ
                                                                  LQ = QFN; BZ = BGA
                                                                  Number of pins in the package: XX = 40 or 96
                                                                  Device Role: Unique combination of role and termination: 
                                                                  X = 2 or 3 or 4 or 5
                                                                  Number of Type-C Ports: 1 = 1 Port, 2 = 2 Ports
                                                                  Product Type: 5 = Fifth-generation product family, CCG5
                                                                  Marketing Code: PD = Power Delivery product family
                                                                  Company ID: CY = Cypress
Notes
 5. Termination resistor denoting a downstream facing port.
 6. Termination resistor denoting an accessory or upstream facing port.
 7. Termination resistor denoting dead-battery termination.
Document Number: 002-17682 Rev. *H                                                                                           Page 33 of 42


                                                                                                   EZ-PD™ CCG5
Packaging
Table 43. Package Characteristics
  Parameter               Description                    Conditions              Min          Typ         Max       Unit
TA              Operating ambient temperature             Industrial             –40           25          85        °C
TJ              Operating junction temperature            Industrial             –40           25         100        °C
TJA             Package JA (96-ball BGA)                     –                   –             –          56      °C/W
TJC             Package JC (96-ball BGA)                     –                   –             –         18.5     °C/W
TJA             Package JA (40-pin QFN)                      –                   –             –         19.3     °C/W
TJC             Package JC (40-pin QFN)                      –                   –             –         13.6     °C/W
Table 44. Solder Reflow Peak Temperature
                                                                                  Maximum Time within 5 °C of Peak
                 Package                       Maximum Peak Temperature                       Temperature
96-ball BGA                                              260 °C                                30 seconds
40-pin QFN                                               260 °C                                30 seconds
Table 45. Package Moisture Sensitivity Level (MSL), IPC/JEDEC J-STD-2
                           Package                                                     MSL
96-ball BGA                                                                           MSL 3
40-pin QFN                                                                            MSL 3
         Figure 12. 40-Pin QFN (6 × 6 × 0.6 mm), LR40A/LQ40A 4.6 × 4.6 E-PAD (Sawn) Package Outline, 001-80659
                                                                                      001-80659 *A
Document Number: 002-17682 Rev. *H                                                                          Page 34 of 42


                                                                                                                        EZ-PD™ CCG5
                              Figure 13. 96-Ball BGA (6 × 6 × 1.0 mm), Package Outline, 002-10631
                                                                                                   E1
          2X    0.10 C
                                                                                                              (datum B)
                                   E                  B                                                              A1 CORNER
                                                             A
                                                                                      11 10 9 8 7 6 5 4 3 2 1
       7                                                                                                        A
      A1 CORNER                                                                                                 B
                                                                                6                               C
                                                                              SD                                D
                                                                                                                E
                                                                                                                F        D1
                                                             D                                                  G            (datum A)
                                                                                                                H
                                                                                                                J
                                                                                                                K
                                                                                                                L
                                                                                eD
                                                                  0.10 C 2X                 6
                                                                                                              eE
                                                                                              SE
                                TOP VIEW
                                                                                             BOTTOM VIEW
                                                                                                                     DETAIL A
                                                      0.10 C
                                                                                  A
                       A1
                     0.08 C   C            96XØb    5
                                           Ø0.15 M C A B                                        SIDE VIEW
                                           Ø0.05 M C
                                  DETAIL A
                                                               NOTES:
                                  DIMENSIONS                   1. ALL DIMENSIONS ARE IN MILLIMETERS.
         SYMBOL                                                2. SOLDER BALL POSITION DESIGNATION PER JEP95, SECTION 3, SPP-020.
                         MIN.        NOM.           MAX.
            A              -            -            1.00      3. "e" REPRESENTS THE SOLDER BALL GRID PITCH.
           A1            0.16           -               -      4. SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION.
           D                      6.00 BSC                        SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION.
            E                                                     N IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX
                                  6.00 BSC
                                                                  SIZE MD X ME.
           D1                     5.00 BSC
           E1                     5.00 BSC                     5. DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A
                                                                  PLANE PARALLEL TO DATUM C.
           MD                         11
           ME                         11                       6. "SD" AND "SE" ARE MEASURED WITH RESPECT TO DATUMS A AND B AND
                                                                   DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW
            N                         96
                                       0.30                       WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW
              b          0.25                        0.35
                                                                  "SD" OR "SE" = 0.
            eD                       0.50 BSC
                                                                  WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW
            eE                       0.50 BSC
                                                                   "SD" = eD/2 AND "SE" = eE/2.
           SD                          0.00
                                                               7. A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK
           SE                          0.00
                                                                  METALIZED MARK, INDENTATION OR OTHER MEANS.
                                                               8. "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED SOLDER
                                                                  BALLS.
                                                               9. JEDEC SPECIFICATION NO. REF. : MO-225.              002-10631 *A
Document Number: 002-17682 Rev. *H                                                                                                  Page 35 of 42


                                                                                                        EZ-PD™ CCG5
Acronyms                                                         Table 46. Acronyms Used in this Document (continued)
Table 46. Acronyms Used in this Document                          Acronym                        Description
                                                                 opamp      operational amplifier
 Acronym                         Description
                                                                 OCP        overcurrent protection
ADC         analog-to-digital converter
                                                                 OVP        overvoltage protection
API         application programming interface
                                                                 PCB        printed circuit board
Arm®        advanced RISC machine, a CPU architecture
                                                                 PD         power delivery
CC          configuration channel
                                                                 PGA        programmable gain amplifier
BOD         Brown out Detect
                                                                 PHY        physical layer
CPU         central processing unit
                                                                 POR        power-on reset
            cyclic redundancy check, an error-checking
CRC
            protocol                                             PRES       precise power-on reset
CS          current sense                                        PSoC®      Programmable System-on-Chip™
DFP         downstream facing port                               PWM        pulse-width modulator
            digital input/output, GPIO with only digital        RAM        random-access memory
DIO
            capabilities, no analog. See GPIO.
                                                                 RISC       reduced-instruction-set computing
DRP         dual role port
                                                                 RMS        root-mean-square
            electrically erasable programmable read-only
EEPROM                                                           RTC        real-time clock
            memory
                                                                 RX         receive
            a USB cable that includes an IC that reports cable
EMCA        characteristics (e.g., current rating) to the Type-C SAR        successive approximation register
            ports
                                                                 SCL        I2C serial clock
EMI         electromagnetic interference
                                                                 SDA        I2C serial data
ESD         electrostatic discharge
                                                                 S/H        sample and hold
FPB         flash patch and breakpoint
                                                                            Serial Peripheral Interface, a communications
                                                                 SPI
FS          full-speed                                                      protocol
GPIO        general-purpose input/output                         SRAM       static random access memory
IC          integrated circuit                                   SWD        serial wire debug, a test protocol
IDE         integrated development environment                   TX         transmit
 2
I C, or IIC Inter-Integrated Circuit, a communications protocol             a new standard with a slimmer USB connector and
                                                                 Type-C     a reversible cable, capable of sourcing up to 100 W
ILO         internal low-speed oscillator, see also IMO
                                                                            of power
IMO         internal main oscillator, see also ILO
                                                                            Universal Asynchronous Transmitter Receiver, a
                                                                 UART
I/O         input/output, see also GPIO                                     communications protocol
LVD         low-voltage detect                                   USB        Universal Serial Bus
LVTTL       low-voltage transistor-transistor logic                         USB input/output, CCG5 pins used to connect to a
                                                                 USBIO
                                                                            USB port
MCU         microcontroller unit
                                                                 XRES       external reset I/O pin
NC          no connect
NMI         nonmaskable interrupt
NVIC        nested vectored interrupt controller
Document Number: 002-17682 Rev. *H                                                                                 Page 36 of 42


                                                                                  EZ-PD™ CCG5
Document Conventions
Units of Measure                           Table 47. Units of Measure (continued)
Table 47. Units of Measure                   Symbol                      Unit of Measure
  Symbol                   Unit of Measure µW          microwatt
°C          degrees Celsius                mA          milliampere
Hz          hertz                          ms          millisecond
KB          1024 bytes                     mV          millivolt
kHz         kilohertz                      nA          nanoampere
k          kilo ohm                       ns          nanosecond
Mbps        megabits per second                       ohm
MHz         megahertz                      pF          picofarad
M          mega-ohm                       ppm         parts per million
Msps        megasamples per second         ps          picosecond
µA          microampere                    s           second
µF          microfarad                     sps         samples per second
µs          microsecond                    V           volt
µV          microvolt
Document Number: 002-17682 Rev. *H                                                       Page 37 of 42


                                                                                                   EZ-PD™ CCG5
References and Links To Applications Collaterals
Knowledge Base Articles
■ Key Differences Among EZ-PD™ CCG1, CCG2, CCG3 and           ■ AN95599 - Hardware Design Guidelines for EZ-PD™ CCG2
  CCG5 - KBA210740
                                                              ■ AN210403 - Hardware Design Guidelines for Dual Role Port
■ Programming EZ-PD™ CCG2, EZ-PD™ CCG3 and EZ-PD™               Applications Using EZ-PD™ USB Type-C Controllers
  CCG5 Using PSoC® Programmer and MiniProg3 - KBA96477
                                                              ■ AN210771 - Getting Started with EZ-PD™ CCG5
■ CCGX Frequently Asked Questions (FAQs) - KBA97244
                                                              Reference Designs
■ Handling Precautions for CY4501 CCG1 DVK - KBA210560
                                                              ■ EZ-PD™ CCG2 Electronically Marked Cable Assembly
■ Cypress EZ-PD™ CCGx Hardware - KBA204102                      (EMCA) Paddle Card Reference Design
■ Difference between USB Type-C and USB-PD - KBA204033
                                                              ■ EZ-PD™ CCG2 USB Type-C to DisplayPort Cable Solution
■ CCGx Programming Methods - KBA97271
                                                              ■ CCG1 USB Type-C to DisplayPort Cable Solution
■ Getting started with Cypress USB Type-C Products -
  KBA04071                                                    ■ CCG1 USB Type-C to HDMI/DVI/VGA Adapter Solution
■ Type-C to DisplayPort Cable Electrical Requirements         ■ EZ-PD™ CCG2 USB Type-C to HDMI Adapter Solution
■ Dead Battery Charging Implementation in USB Type-C          ■ CCG1 Electronically Marked Cable Assembly (EMCA) Paddle
  Solutions - KBA97273                                          Card Reference Design
■ Termination Resistors Required for the USB Type-C Connector ■ CCG1 USB Type-C to Legacy USB Device Cable Paddle Card
  – KBA97180                                                    Reference Schematics
■ VBUS Bypass Capacitor Recommendation for Type-C Cable       ■ EZ-USB GX3 USB Type-C to Gigabit Ethernet Dongle
  and Type-C to Legacy Cable/Adapter Assemblies – KBA97270
                                                              ■ EZ-PD™ CCG2 USB Type-C Monitor/Dock Solution
■ Need for Regulator and Auxiliary Switch in Type-C to
  DisplayPort (DP) Cable Solution - KBA97274                  ■ CCG2 20W Power Adapter Reference Design
■ Need for a USB Billboard Device in Type-C Solutions –       ■ CCG2 18W Power Adapter Reference Design
  KBA97146
                                                              ■ EZ-USB GX3 USB Type-A to Gigabit Ethernet Reference
■ CCG1 Devices in Type-C to Legacy Cable/Adapter Assemblies     Design Kit
  – KBA97145
                                                              Kits
■ Cypress USB Type-C Controller Supported Solutions –
  KBA97179                                                    ■ CY4501 CCG1 Development Kit
■ Termination Resistors for Type-C to Legacy Ports – KBA97272 ■ CY4502 EZ-PD™ CCG2 Development Kit
■ Handling Instructions for CY4502 CCG2 Development Kit –     ■ CY4531 EZ-PD CCG3 Evaluation Kit
  KBA97916
                                                              ■ CY4541 EZ-PD™ CCG5 Evaluation Kit
■ Thunderbolt™ Cable Application Using CCG3 Devices -
  KBA210976                                                   Datasheets
■ Power Adapter Application Using CCG3 Devices - KBA210975    ■ CCG1 Datasheet: USB Type-C Port Controller with Power
■ Methods to Upgrade Firmware on CCG3 Devices - KBA210974       Delivery
■ Device Flash Memory Size and Advantages - KBA210973         ■ CYPD1120 Datasheet: USB Power Delivery Alternate Mode
                                                                Controller on Type-C
■ Applications of EZ-PD™ CCG5 - KBA210739
                                                              ■ CCG2: USB Type-C Port Controller Datasheet
Application Notes
                                                              ■ CCG3: USB Type-C Controller Datasheet
■ AN96527 - Designing USB Type-C Products Using Cypress’s
  CCG1 Controllers
■ AN95615 - Designing USB 3.1 Type-C Cables Using EZ-PD™
  CCG2
Document Number: 002-17682 Rev. *H                                                                          Page 38 of 42


                                                                                                  EZ-PD™ CCG5
Document History Page
 Document Title: EZ-PD™ CCG5, USB Type-C Port Controller
 Document Number: 002-17682
                      Orig. of  Submission
 Revision   ECN                                                        Description of Change
                      Change        Date
    **    5528106      SOBI      12/07/2016 New datasheet
                                            Updated EZ-PD™ CCG5, USB Type-C Port Controller and Features.
                                            Updated Logic Block Diagram.
                                            Updated USB-PD Subsystem (SS) and reordered the Functional Overview
   *A     5606273      SOBI      01/27/2017
                                            section.
                                            Updated GPIO.
                                            Updated 40-Pin QFN Pin Map (Top View) for CYPD5125-40LQXIT.
                                            Changed datasheet status to Preliminary.
                                            Added Errata.
                                            Added Table 4 through Table 7.
                                            Added Table 9 through Table 41 in Device-Level Specifications.
                                            Updated Logic Block Diagram, GPIO, and VBUS Discharge.
   *B     5694572      SOBI      06/03/2017
                                            Updated Table 2, Table 3, Table 8, and Table 46.
                                            Updated Figure 5 through Figure 9.
                                            Updated Figure 13 (spec 002-10631 Rev. ** to *A) in Packaging.
                                            Updated compliance with USB spec in Sales, Solutions, and Legal Information.
                                            Updated template.
                                            Updated USB HS Mux and SBU Mux in Functional Overview.
                                            Updated Flash in CPU and Memory Subsystem.
                                            Updated Power System Overview.
                                            Updated description of BGA pin P2.4 to support SCB4 I2C data.
                                            Changed SID.PWR#1_A; VDDD from 3 V to 3.15 V for DFP application.
                                            Changed SID.AC.dpdm.3; Trise_HS from 630 ps max to 300 ps min.
                                            Changed SID.AC.dpdm.4, Tfall_HS from 630 ps max to 300 ps min.
                                            Updated SID.PWR#23 - changed VSYS to VSYS_UFP and changed range to 2.7 to
                                            5.5 V.
                                            Added SID.PWR#23_A for DFP/DRP application.
                                            Changed max value for SID.20VREG.8, VBUSLOADREG, from 0.2 to 0.3.
                                            Updated SID.ADC.2, SID.ADC.4 to ±1.5.
   *C     5885413      VGT       09/27/2017 Updated SID.PWR#18 description to extend to SBU, DPDM mux pins.
                                            Updated SID.PWR#2 - changed VDDD_MAX to VSYS_MAX.
                                            Removed min value from SID.PWR#14, VDDIO_MAX.
                                            Added min spec of -25mA for SID.PWR#19, Igpio_abs.
                                            Removed ADC.AC spec.
                                            Updated SID.DC.20vconn.11, OVP_hysteresis max.
                                            Added SID.DC.20vconn.14, OVP_threshold_on.
                                            Added SID.AC.dpdm.10, SID.AC.dpdm.11.
                                            Changed min value of SID.AC.dpdm.1, BW_3dB_HS from 1000 to 700.
                                            Changed max value of SID.DC.dpdm.12, SID.DC.dpdm.13 from 4 to 3.
                                            Changed max value of SID.DC.dpdm.2, RON_FS to 12.
                                            Corrected values for SID.AC.dpdm.8, SID.AC.dpdm.9.
                                            Added SID.AC.20sbu.6, SID.AC.20sbu.8, and SID.AC.20sbu.8.
Document Number: 002-17682 Rev. *H                                                                         Page 39 of 42


                                                                                                     EZ-PD™ CCG5
 Document Title: EZ-PD™ CCG5, USB Type-C Port Controller
 Document Number: 002-17682
                                            Updated SID.DC.20sbu.12, SID.DC.20sbu.15, SID.DC.20sbu.6,
                                            SID.DC.20sbu.7, SID.DC.20sbu.7A, SID.DC.20sbu.8, SID.DC.20sbu.9,
                                            SID.DC.20sbu.10, SID.DC.20sbu.11, SID.DC.20sbu.3, and SID.DC.20sbu.3.
                                            Changed SBU pins ESD voltage to 750 V.
    *C                                      Added new Table 28, new Table 29, Table 43 through Table 45.
          5885413      VGT       09/27/2017
 (contd.)                                   Updated Figure 5, Figure 8, Figure 9.
                                            Added Figure 7.
                                            Removed ADC AC specifications and CSA AC specifications (Table 28 and Table
                                            32 from previous revision).
                                            Removed Errata.
                                            Added "Thunderbolt hosts and devices" in Applications.
                                            Updated Figure 1 to correctly depict "2 x ADC" for entire CCG5.
                                            Updated description of VDDD pin in Table 2 and Table 3.
                                            Updated the description for pin P2.4 in Table 3.
                                            Added "CYPD5235-96BZXI" and "CYPD5236-96BZXI" part numbers to the
                                            description of Table 3 and Figure 6.
                                            Updated VBUS_P1_MAX and VBUS_P2_MAX values to 24 in Table 8.
                                            Updated min value of ESD_HBM_SBU spec from 750 to 1100 V in Table 8.
                                            Added "Applicable for all pins except SBU pins" in description of "ESD_HBM"
                                            parameter in Table 8.
                                            Updated description of VGPIO_OVT_ABS in Table 8.
                                            Updated description of ESD_IEC_CON and ESD_IEC_AIR parameters in
                                            Table 8.
                                            Changed SID.PWR#13 min value from 1.7 to VDDD in Table 9.
                                            Updated min value of SID.PWR#23 to 2.75 in Table 9.
                                            Updated pin description, values, and details/conditions of parameters
                                            SID.PWR#1 and SID.PWR#1_A to better define VDDD supply in Table 9.
                                            Replace VDDD with VSYS in supply name and conditions for IDD parameters listed
                                            in Table 9.
    *D    5943992      VGT       10/24/2017
                                            Updated Conditions for SID.CLK#4 to “All VDDD” in Table 10.
                                            Removed SID.PWR#20 in Table 10.
                                            Added Guaranteed by Design for SID178 and SID180 in Table 20.
                                            Added description for SID.MEM#8 in Table 20.
                                            Added description for SID.CLK#13 and SID.CLK#13A in Table 24.
                                            Added Guaranteed by Design for SID.DC.cc_shvt.4 in Table 26.
                                            Deleted details and conditions for SID.DC.cc_shvt.14 in Table 26.
                                            Removed SID.DC.cc_SHVT.19 in Table 26.
                                            Updated spec values in Table 32.
                                            Added Guaranteed by Design for SID.AC.PGDO.2 in Table 34.
                                            Added Guaranteed by Design for SID.DC.20sbu.19 through SID.DC.20sbu.22
                                            and removed SID.AC.20sbu.3 in Table 35.
                                            Added Guaranteed by Design for SID.AC.20SBU.5 in Table 36.
                                            Updated max value for SID.AC.20SBU.8 in Table 36.
                                            Removed SID.DC.dpdm.3 and SID.DC.dpdm.4 and added Guaranteed by Design
                                            for SID.DC.dpdm.5 and SID.DC.dpdm.11 through SID.DC.dpdm.13 in Table 37.
                                            Updated SID.DC.dpdm.12 and SID.DC.dpdm.13 max value in Table 37.
                                            Removed SID.AC.dpdm.1, SID.AC.dpdm.2, SID.AC.dpdm.3, and
                                            SID.AC.dpdm.4 in Table 38.
Document Number: 002-17682 Rev. *H                                                                              Page 40 of 42


                                                                                                   EZ-PD™ CCG5
 Document Title: EZ-PD™ CCG5, USB Type-C Port Controller
 Document Number: 002-17682
                                            Added Guaranteed by Design for SID.AC.dpdm.6, SID.AC.dpdm.7,
                                            SID.AC.dpdm.8, SID.AC.dpdm.9, SID.AC.dpdm.10, and SID.AC.dpdm.13 in
                                            Table 38.
    *D    5943992      VGT       10/24/2017 Added Guaranteed by Design for SID.DC.20VCONN.11 in Table 39.
 (contd.)
                                            Removed SID.DC.20VCONN.13 in Table 39.
                                            Added Guaranteed by Design for SID.AC.20VCONN.2 in Table 40.
                                            Updated min value of VSYS to 2.75 throughout the document.
                                            Updated Figure 8.
    *E    5968629      VGT       11/16/2017
                                            Added Figure 10 and Figure 11 and associated content.
    *F    6040630      HPV       02/16/2018 Removed VBUS Regulator DC Specifications.
                                            Updated pin name and description of P2.4 pin in Table 3.
                                            Updated Power System Overview.
                                            Updated pin name of pin K5 in Figure 6.
    *G    6111610    VGT/AKK     03/27/2018
                                            Updated application diagrams in Figure 8, Figure 10, and Figure 11.
                                            Added SID.PWR#5.
                                            Added MPN CYPD5135-40LQXIT in Table 42.
                                            Added MPNs CYPD5225-96BZXIT, CYPD5235-96BZXIT and
    *H    6206852      VGT       06/13/2018
                                            CYPD5236-96BZXIT in Table 42.
Document Number: 002-17682 Rev. *H                                                                           Page 41 of 42


                                                                                                                                                                     EZ-PD™ CCG5
Sales, Solutions, and Legal Information
Worldwide Sales and Design Support
Cypress maintains a worldwide network of offices, solution centers, manufacturer’s representatives, and distributors. To find the office
closest to you, visit us at Cypress Locations.
Products                                                                                                    PSoC® Solutions
Arm® Cortex® Microcontrollers                                          cypress.com/arm                      PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU
Automotive                                                  cypress.com/automotive
                                                                                                            Cypress Developer Community
Clocks & Buffers                                                   cypress.com/clocks
                                                                                                            Community | Projects | Video | Blogs | Training | Components
Interface                                                      cypress.com/interface
Internet of Things                                                        cypress.com/iot                   Technical Support
Memory                                                          cypress.com/memory                          cypress.com/support
Microcontrollers                                                       cypress.com/mcu
PSoC                                                                  cypress.com/psoc
Power Management ICs                                                  cypress.com/pmic
Touch Sensing                                                        cypress.com/touch
USB Controllers                                                         cypress.com/usb
Wireless Connectivity                                           cypress.com/wireless
Notice regarding compliance with Universal Serial Bus specification. Cypress offers firmware and hardware solutions that are certified to comply with the Universal Serial Bus specification, USB
Type-C™ Cable and Connector Specification, and other specifications of USB Implementers Forum, Inc (USB-IF). You may use Cypress or third party software tools, including sample code, to modify
the firmware for Cypress USB products. Modification of such firmware could cause the firmware/hardware combination to no longer comply with the relevant USB-IF specification. You are solely
responsible ensuring the compliance of any modifications you make, and you must follow the compliance requirements of USB-IF before using any USB-IF trademarks or logos in connection with any
modifications you make. In addition, if Cypress modifies firmware based on your specifications, then you are responsible for ensuring compliance with any desired standard or specifications as if you
had made the modification. CYPRESS IS NOT RESPONSIBLE IN THE EVENT THAT YOU MODIFY OR HAVE MODIFIED A CERTIFIED CYPRESS PRODUCT AND SUCH MODIFIED PRODUCT
NO LONGER COMPLIES WITH THE RELEVANT USB-IF SPECIFICATIONS.
 © Cypress Semiconductor Corporation, 2016-2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document,
 including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries
 worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other
 intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress
 hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to
 modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users
 (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as
 provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation
 of the Software is prohibited.
 TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE
 OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing
 device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress does not assume any liability arising out of any security breach,
 such as unauthorized access to or use of a Cypress product. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product
 to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any
 liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming
 code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this
 information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons
 systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances
 management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device
 or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you
 shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from
 and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.
 Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in
 the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.
Document Number: 002-17682 Rev. *H                                                                Revised June 14, 2018                                                                 Page 42 of 42


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
Cypress Semiconductor:
 CYPD5225-96BZXI CYPD5236-96BZXIT CYPD5225-96BZXIT CYPD5235-96BZXIT CYPD5125-40LQXI
CYPD5235-96BZXI CYPD5236-96BZXI CYPD5125-40LQXIT
