Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 949034fa99b344c68297411c2389b670 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_ps2_pcm_tb_behav xil_defaultlib.top_ps2_pcm_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.SRL16E_default
Compiling module xil_defaultlib.fifo_16x8
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.keyboard
Compiling module xil_defaultlib.kbd_fifo_reader
Compiling module xil_defaultlib.ps2_make_decoder
Compiling module xil_defaultlib.seq(LAST_ADDR=32767,SYS_CLK_HZ=5...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b1111110111...
Compiling module unisims_ver.RAMB16_S9(INIT_00=256'b111111011...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0110100000...
Compiling module unisims_ver.RAMB16_S9(INIT_00=256'b011010000...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0101000010...
Compiling module unisims_ver.RAMB16_S9(INIT_00=256'b010100001...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0110011001...
Compiling module unisims_ver.RAMB16_S9(INIT_00=256'b011001100...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b1111001100...
Compiling module unisims_ver.RAMB16_S9(INIT_00=256'b111100110...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0101100000...
Compiling module unisims_ver.RAMB16_S9(INIT_00=256'b010110000...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b1110000011...
Compiling module unisims_ver.RAMB16_S9(INIT_00=256'b111000001...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111111111...
Compiling module unisims_ver.RAMB16_S9(INIT_00=256'b011111111...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b1111110100...
Compiling module unisims_ver.RAMB16_S9(INIT_00=256'b111111010...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b1111111111...
Compiling module unisims_ver.RAMB16_S9(INIT_00=256'b111111111...
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.dac
Compiling module xil_defaultlib.pcm
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.top_ps2_pcm
Compiling module xil_defaultlib.top_ps2_pcm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_ps2_pcm_tb_behav
