

================================================================
== Vitis HLS Report for 'pfb_multichannel'
================================================================
* Date:           Sat Jan 10 15:28:41 2026

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_pfb
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+----------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
    |   min   |   max   |    min    |    max    |  min |  max |   Type   |
    +---------+---------+-----------+-----------+------+------+----------+
    |     3278|     5205|  32.780 us|  52.050 us|  3196|  5206|  dataflow|
    +---------+---------+-----------+-----------+------+------+----------+

    + Detail: 
        * Instance: 
        +--------------------------+---------------+---------+---------+-----------+-----------+------+------+----------+
        |                          |               |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
        |         Instance         |     Module    |   min   |   max   |    min    |    max    |  min |  max |   Type   |
        +--------------------------+---------------+---------+---------+-----------+-----------+------+------+----------+
        |grp_read_inputs_fu_202    |read_inputs    |     1028|     1028|  10.280 us|  10.280 us|  1028|  1028|        no|
        |grp_decimate_pfb_fu_225   |decimate_pfb   |     1035|     5205|  10.350 us|  52.050 us|  1035|  5205|        no|
        |grp_fft_fu_312            |fft            |     3198|     3198|  31.980 us|  31.980 us|  3196|  3196|  dataflow|
        |grp_write_outputs_fu_322  |write_outputs  |     1028|     1028|  10.280 us|  10.280 us|  1028|  1028|        no|
        +--------------------------+---------------+---------+---------+-----------+-----------+------+------+----------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 10, States = { 1 2 3 4 5 6 7 8 9 10 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%stream_read_to_compute = alloca i64 1"   --->   Operation 11 'alloca' 'stream_read_to_compute' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 16> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%stream_compute_to_fft = alloca i64 1"   --->   Operation 12 'alloca' 'stream_compute_to_fft' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 16> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%stream_fft_to_write = alloca i64 1"   --->   Operation 13 'alloca' 'stream_fft_to_write' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 16> <FIFO>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 14 [2/2] (0.00ns)   --->   "%call_ln45 = call void @read_inputs, i16 %din_data_i0, i16 %din_data_q0, i16 %din_data_i1, i16 %din_data_q1, i16 %din_data_i2, i16 %din_data_q2, i16 %din_data_i3, i16 %din_data_q3, i128 %stream_read_to_compute, i32 %dummy_state_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_top.cpp:45]   --->   Operation 14 'call' 'call_ln45' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.00>
ST_3 : Operation 15 [1/1] (1.00ns)   --->   "%coeff_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %coeff"   --->   Operation 15 'read' 'coeff_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 16 [1/2] (0.00ns)   --->   "%call_ln45 = call void @read_inputs, i16 %din_data_i0, i16 %din_data_q0, i16 %din_data_i1, i16 %din_data_q1, i16 %din_data_i2, i16 %din_data_q2, i16 %din_data_i3, i16 %din_data_q3, i128 %stream_read_to_compute, i32 %dummy_state_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_top.cpp:45]   --->   Operation 16 'call' 'call_ln45' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 17 [2/2] (7.30ns)   --->   "%call_ln51 = call void @decimate_pfb, i128 %stream_read_to_compute, i128 %stream_compute_to_fft, i16 %gmem, i64 %coeff_read, i1 %coeff_loaded, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs, i2 %write_bank_idx, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_top.cpp:51]   --->   Operation 17 'call' 'call_ln51' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 18 [1/2] (0.00ns)   --->   "%call_ln51 = call void @decimate_pfb, i128 %stream_read_to_compute, i128 %stream_compute_to_fft, i16 %gmem, i64 %coeff_read, i1 %coeff_loaded, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs, i2 %write_bank_idx, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16, i16 %decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_top.cpp:51]   --->   Operation 18 'call' 'call_ln51' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 19 [2/2] (0.00ns)   --->   "%call_ln57 = call void @fft, i128 %stream_compute_to_fft, i128 %stream_fft_to_write, i32 %dummy_state_1, i32 %dummy_state_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_top.cpp:57]   --->   Operation 19 'call' 'call_ln57' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 20 [1/2] (0.00ns)   --->   "%call_ln57 = call void @fft, i128 %stream_compute_to_fft, i128 %stream_fft_to_write, i32 %dummy_state_1, i32 %dummy_state_2" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_top.cpp:57]   --->   Operation 20 'call' 'call_ln57' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 21 [2/2] (0.00ns)   --->   "%call_ln63 = call void @write_outputs, i128 %stream_fft_to_write, i32 %dout_data_0, i32 %dout_data_1, i32 %dout_data_2, i32 %dout_data_3, i32 %dummy_state" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_top.cpp:63]   --->   Operation 21 'call' 'call_ln63' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln63 = call void @write_outputs, i128 %stream_fft_to_write, i32 %dout_data_0, i32 %dout_data_1, i32 %dout_data_2, i32 %dout_data_3, i32 %dummy_state" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_top.cpp:63]   --->   Operation 22 'call' 'call_ln63' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 23 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln33 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_18" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_top.cpp:33]   --->   Operation 23 'specdataflowpipeline' 'specdataflowpipeline_ln33' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 24 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_top.cpp:3]   --->   Operation 24 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty_19, i32 0, i32 0, void @empty_18, i32 64, i32 4096, void @empty_17, void @empty_16, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %din_data_i0, void @empty_15, i32 1, i32 1, void @empty_14, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %din_data_i0"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %din_data_q0, void @empty_15, i32 1, i32 1, void @empty_14, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %din_data_q0"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %din_data_i1, void @empty_15, i32 1, i32 1, void @empty_14, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %din_data_i1"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %din_data_q1, void @empty_15, i32 1, i32 1, void @empty_14, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %din_data_q1"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %din_data_i2, void @empty_15, i32 1, i32 1, void @empty_14, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %din_data_i2"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %din_data_q2, void @empty_15, i32 1, i32 1, void @empty_14, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %din_data_q2"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %din_data_i3, void @empty_15, i32 1, i32 1, void @empty_14, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %din_data_i3"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %din_data_q3, void @empty_15, i32 1, i32 1, void @empty_14, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %din_data_q3"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dout_data_0, void @empty_15, i32 1, i32 1, void @empty_14, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dout_data_0"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dout_data_1, void @empty_15, i32 1, i32 1, void @empty_14, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dout_data_1"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dout_data_2, void @empty_15, i32 1, i32 1, void @empty_14, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dout_data_2"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dout_data_3, void @empty_15, i32 1, i32 1, void @empty_14, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dout_data_3"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %coeff, void @empty_13, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_12, void @empty_11, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_9, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %coeff, void @empty_21, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_9, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_13, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_20, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 54 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @stream_read_to_compute_str, i32 1, void @p_str, void @p_str, i32 16, i32 16, i128 %stream_read_to_compute, i128 %stream_read_to_compute"   --->   Operation 54 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %stream_read_to_compute, void @empty_8, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 56 [1/1] (0.00ns)   --->   "%empty_47 = specchannel i32 @_ssdm_op_SpecChannel, void @stream_compute_to_fft_str, i32 1, void @p_str, void @p_str, i32 16, i32 16, i128 %stream_compute_to_fft, i128 %stream_compute_to_fft"   --->   Operation 56 'specchannel' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %stream_compute_to_fft, void @empty_8, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 58 [1/1] (0.00ns)   --->   "%empty_48 = specchannel i32 @_ssdm_op_SpecChannel, void @stream_fft_to_write_str, i32 1, void @p_str, void @p_str, i32 16, i32 16, i128 %stream_fft_to_write, i128 %stream_fft_to_write"   --->   Operation 58 'specchannel' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %stream_fft_to_write, void @empty_8, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%ret_ln67 = ret" [/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_top.cpp:67]   --->   Operation 60 'ret' 'ret_ln67' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ din_data_i0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ din_data_q0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ din_data_i1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ din_data_q1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ din_data_i2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ din_data_q2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ din_data_i3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ din_data_q3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dout_data_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dout_data_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dout_data_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dout_data_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ coeff]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dummy_state_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ coeff_loaded]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ write_bank_idx]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ dummy_state_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ dummy_state_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ dummy_state]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stream_read_to_compute    (alloca              ) [ 00111111111]
stream_compute_to_fft     (alloca              ) [ 00111111111]
stream_fft_to_write       (alloca              ) [ 00111111111]
coeff_read                (read                ) [ 00001100000]
call_ln45                 (call                ) [ 00000000000]
call_ln51                 (call                ) [ 00000000000]
call_ln57                 (call                ) [ 00000000000]
call_ln63                 (call                ) [ 00000000000]
specdataflowpipeline_ln33 (specdataflowpipeline) [ 00000000000]
spectopmodule_ln3         (spectopmodule       ) [ 00000000000]
specinterface_ln0         (specinterface       ) [ 00000000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000000]
specinterface_ln0         (specinterface       ) [ 00000000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000000]
specinterface_ln0         (specinterface       ) [ 00000000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000000]
specinterface_ln0         (specinterface       ) [ 00000000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000000]
specinterface_ln0         (specinterface       ) [ 00000000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000000]
specinterface_ln0         (specinterface       ) [ 00000000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000000]
specinterface_ln0         (specinterface       ) [ 00000000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000000]
specinterface_ln0         (specinterface       ) [ 00000000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000000]
specinterface_ln0         (specinterface       ) [ 00000000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000000]
specinterface_ln0         (specinterface       ) [ 00000000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000000]
specinterface_ln0         (specinterface       ) [ 00000000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000000]
specinterface_ln0         (specinterface       ) [ 00000000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000000]
specinterface_ln0         (specinterface       ) [ 00000000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000000]
specinterface_ln0         (specinterface       ) [ 00000000000]
specinterface_ln0         (specinterface       ) [ 00000000000]
specinterface_ln0         (specinterface       ) [ 00000000000]
empty                     (specchannel         ) [ 00000000000]
specinterface_ln0         (specinterface       ) [ 00000000000]
empty_47                  (specchannel         ) [ 00000000000]
specinterface_ln0         (specinterface       ) [ 00000000000]
empty_48                  (specchannel         ) [ 00000000000]
specinterface_ln0         (specinterface       ) [ 00000000000]
ret_ln67                  (ret                 ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="din_data_i0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_data_i0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="din_data_q0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_data_q0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="din_data_i1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_data_i1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="din_data_q1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_data_q1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="din_data_i2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_data_i2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="din_data_q2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_data_q2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="din_data_i3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_data_i3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="din_data_q3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_data_q3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dout_data_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dout_data_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="dout_data_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dout_data_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="dout_data_2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dout_data_2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="dout_data_3">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dout_data_3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="coeff">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeff"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="dummy_state_3">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dummy_state_3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="coeff_loaded">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeff_loaded"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="write_bank_idx">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_bank_idx"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="dummy_state_1">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dummy_state_1"/></StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="dummy_state_2">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dummy_state_2"/></StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="dummy_state">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dummy_state"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_inputs"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decimate_pfb"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_outputs"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_read_to_compute_str"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_compute_to_fft_str"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_fft_to_write_str"/></StgValue>
</bind>
</comp>

<comp id="184" class="1004" name="stream_read_to_compute_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="stream_read_to_compute/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="stream_compute_to_fft_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="128" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="stream_compute_to_fft/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="stream_fft_to_write_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="128" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="stream_fft_to_write/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="coeff_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="64" slack="0"/>
<pin id="198" dir="0" index="1" bw="64" slack="0"/>
<pin id="199" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="coeff_read/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_read_inputs_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="0" slack="0"/>
<pin id="204" dir="0" index="1" bw="16" slack="0"/>
<pin id="205" dir="0" index="2" bw="16" slack="0"/>
<pin id="206" dir="0" index="3" bw="16" slack="0"/>
<pin id="207" dir="0" index="4" bw="16" slack="0"/>
<pin id="208" dir="0" index="5" bw="16" slack="0"/>
<pin id="209" dir="0" index="6" bw="16" slack="0"/>
<pin id="210" dir="0" index="7" bw="16" slack="0"/>
<pin id="211" dir="0" index="8" bw="16" slack="0"/>
<pin id="212" dir="0" index="9" bw="128" slack="1"/>
<pin id="213" dir="0" index="10" bw="32" slack="0"/>
<pin id="214" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln45/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_decimate_pfb_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="0" slack="0"/>
<pin id="227" dir="0" index="1" bw="128" slack="3"/>
<pin id="228" dir="0" index="2" bw="128" slack="3"/>
<pin id="229" dir="0" index="3" bw="16" slack="0"/>
<pin id="230" dir="0" index="4" bw="64" slack="1"/>
<pin id="231" dir="0" index="5" bw="1" slack="0"/>
<pin id="232" dir="0" index="6" bw="16" slack="0"/>
<pin id="233" dir="0" index="7" bw="16" slack="0"/>
<pin id="234" dir="0" index="8" bw="16" slack="0"/>
<pin id="235" dir="0" index="9" bw="16" slack="0"/>
<pin id="236" dir="0" index="10" bw="16" slack="0"/>
<pin id="237" dir="0" index="11" bw="2" slack="0"/>
<pin id="238" dir="0" index="12" bw="16" slack="0"/>
<pin id="239" dir="0" index="13" bw="16" slack="0"/>
<pin id="240" dir="0" index="14" bw="16" slack="0"/>
<pin id="241" dir="0" index="15" bw="16" slack="0"/>
<pin id="242" dir="0" index="16" bw="16" slack="0"/>
<pin id="243" dir="0" index="17" bw="16" slack="0"/>
<pin id="244" dir="0" index="18" bw="16" slack="0"/>
<pin id="245" dir="0" index="19" bw="16" slack="0"/>
<pin id="246" dir="0" index="20" bw="16" slack="0"/>
<pin id="247" dir="0" index="21" bw="16" slack="0"/>
<pin id="248" dir="0" index="22" bw="16" slack="0"/>
<pin id="249" dir="0" index="23" bw="16" slack="0"/>
<pin id="250" dir="0" index="24" bw="16" slack="0"/>
<pin id="251" dir="0" index="25" bw="16" slack="0"/>
<pin id="252" dir="0" index="26" bw="16" slack="0"/>
<pin id="253" dir="0" index="27" bw="16" slack="0"/>
<pin id="254" dir="0" index="28" bw="16" slack="0"/>
<pin id="255" dir="0" index="29" bw="16" slack="0"/>
<pin id="256" dir="0" index="30" bw="16" slack="0"/>
<pin id="257" dir="0" index="31" bw="16" slack="0"/>
<pin id="258" dir="0" index="32" bw="16" slack="0"/>
<pin id="259" dir="0" index="33" bw="16" slack="0"/>
<pin id="260" dir="0" index="34" bw="16" slack="0"/>
<pin id="261" dir="0" index="35" bw="16" slack="0"/>
<pin id="262" dir="0" index="36" bw="16" slack="0"/>
<pin id="263" dir="0" index="37" bw="16" slack="0"/>
<pin id="264" dir="0" index="38" bw="16" slack="0"/>
<pin id="265" dir="0" index="39" bw="16" slack="0"/>
<pin id="266" dir="0" index="40" bw="16" slack="0"/>
<pin id="267" dir="0" index="41" bw="16" slack="0"/>
<pin id="268" dir="0" index="42" bw="16" slack="0"/>
<pin id="269" dir="0" index="43" bw="16" slack="0"/>
<pin id="270" dir="1" index="44" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln51/4 "/>
</bind>
</comp>

<comp id="312" class="1004" name="grp_fft_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="0" slack="0"/>
<pin id="314" dir="0" index="1" bw="128" slack="5"/>
<pin id="315" dir="0" index="2" bw="128" slack="5"/>
<pin id="316" dir="0" index="3" bw="32" slack="0"/>
<pin id="317" dir="0" index="4" bw="32" slack="0"/>
<pin id="318" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln57/6 "/>
</bind>
</comp>

<comp id="322" class="1004" name="grp_write_outputs_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="0" slack="0"/>
<pin id="324" dir="0" index="1" bw="128" slack="7"/>
<pin id="325" dir="0" index="2" bw="32" slack="0"/>
<pin id="326" dir="0" index="3" bw="32" slack="0"/>
<pin id="327" dir="0" index="4" bw="32" slack="0"/>
<pin id="328" dir="0" index="5" bw="32" slack="0"/>
<pin id="329" dir="0" index="6" bw="32" slack="0"/>
<pin id="330" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln63/8 "/>
</bind>
</comp>

<comp id="337" class="1005" name="stream_read_to_compute_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="128" slack="1"/>
<pin id="339" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="stream_read_to_compute "/>
</bind>
</comp>

<comp id="343" class="1005" name="stream_compute_to_fft_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="128" slack="3"/>
<pin id="345" dir="1" index="1" bw="128" slack="3"/>
</pin_list>
<bind>
<opset="stream_compute_to_fft "/>
</bind>
</comp>

<comp id="349" class="1005" name="stream_fft_to_write_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="128" slack="5"/>
<pin id="351" dir="1" index="1" bw="128" slack="5"/>
</pin_list>
<bind>
<opset="stream_fft_to_write "/>
</bind>
</comp>

<comp id="355" class="1005" name="coeff_read_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="64" slack="1"/>
<pin id="357" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="coeff_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="187"><net_src comp="114" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="114" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="114" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="200"><net_src comp="118" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="26" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="215"><net_src comp="116" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="216"><net_src comp="2" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="217"><net_src comp="4" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="218"><net_src comp="6" pin="0"/><net_sink comp="202" pin=3"/></net>

<net id="219"><net_src comp="8" pin="0"/><net_sink comp="202" pin=4"/></net>

<net id="220"><net_src comp="10" pin="0"/><net_sink comp="202" pin=5"/></net>

<net id="221"><net_src comp="12" pin="0"/><net_sink comp="202" pin=6"/></net>

<net id="222"><net_src comp="14" pin="0"/><net_sink comp="202" pin=7"/></net>

<net id="223"><net_src comp="16" pin="0"/><net_sink comp="202" pin=8"/></net>

<net id="224"><net_src comp="28" pin="0"/><net_sink comp="202" pin=10"/></net>

<net id="271"><net_src comp="120" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="272"><net_src comp="0" pin="0"/><net_sink comp="225" pin=3"/></net>

<net id="273"><net_src comp="30" pin="0"/><net_sink comp="225" pin=5"/></net>

<net id="274"><net_src comp="32" pin="0"/><net_sink comp="225" pin=6"/></net>

<net id="275"><net_src comp="34" pin="0"/><net_sink comp="225" pin=7"/></net>

<net id="276"><net_src comp="36" pin="0"/><net_sink comp="225" pin=8"/></net>

<net id="277"><net_src comp="38" pin="0"/><net_sink comp="225" pin=9"/></net>

<net id="278"><net_src comp="40" pin="0"/><net_sink comp="225" pin=10"/></net>

<net id="279"><net_src comp="42" pin="0"/><net_sink comp="225" pin=11"/></net>

<net id="280"><net_src comp="44" pin="0"/><net_sink comp="225" pin=12"/></net>

<net id="281"><net_src comp="46" pin="0"/><net_sink comp="225" pin=13"/></net>

<net id="282"><net_src comp="48" pin="0"/><net_sink comp="225" pin=14"/></net>

<net id="283"><net_src comp="50" pin="0"/><net_sink comp="225" pin=15"/></net>

<net id="284"><net_src comp="52" pin="0"/><net_sink comp="225" pin=16"/></net>

<net id="285"><net_src comp="54" pin="0"/><net_sink comp="225" pin=17"/></net>

<net id="286"><net_src comp="56" pin="0"/><net_sink comp="225" pin=18"/></net>

<net id="287"><net_src comp="58" pin="0"/><net_sink comp="225" pin=19"/></net>

<net id="288"><net_src comp="60" pin="0"/><net_sink comp="225" pin=20"/></net>

<net id="289"><net_src comp="62" pin="0"/><net_sink comp="225" pin=21"/></net>

<net id="290"><net_src comp="64" pin="0"/><net_sink comp="225" pin=22"/></net>

<net id="291"><net_src comp="66" pin="0"/><net_sink comp="225" pin=23"/></net>

<net id="292"><net_src comp="68" pin="0"/><net_sink comp="225" pin=24"/></net>

<net id="293"><net_src comp="70" pin="0"/><net_sink comp="225" pin=25"/></net>

<net id="294"><net_src comp="72" pin="0"/><net_sink comp="225" pin=26"/></net>

<net id="295"><net_src comp="74" pin="0"/><net_sink comp="225" pin=27"/></net>

<net id="296"><net_src comp="76" pin="0"/><net_sink comp="225" pin=28"/></net>

<net id="297"><net_src comp="78" pin="0"/><net_sink comp="225" pin=29"/></net>

<net id="298"><net_src comp="80" pin="0"/><net_sink comp="225" pin=30"/></net>

<net id="299"><net_src comp="82" pin="0"/><net_sink comp="225" pin=31"/></net>

<net id="300"><net_src comp="84" pin="0"/><net_sink comp="225" pin=32"/></net>

<net id="301"><net_src comp="86" pin="0"/><net_sink comp="225" pin=33"/></net>

<net id="302"><net_src comp="88" pin="0"/><net_sink comp="225" pin=34"/></net>

<net id="303"><net_src comp="90" pin="0"/><net_sink comp="225" pin=35"/></net>

<net id="304"><net_src comp="92" pin="0"/><net_sink comp="225" pin=36"/></net>

<net id="305"><net_src comp="94" pin="0"/><net_sink comp="225" pin=37"/></net>

<net id="306"><net_src comp="96" pin="0"/><net_sink comp="225" pin=38"/></net>

<net id="307"><net_src comp="98" pin="0"/><net_sink comp="225" pin=39"/></net>

<net id="308"><net_src comp="100" pin="0"/><net_sink comp="225" pin=40"/></net>

<net id="309"><net_src comp="102" pin="0"/><net_sink comp="225" pin=41"/></net>

<net id="310"><net_src comp="104" pin="0"/><net_sink comp="225" pin=42"/></net>

<net id="311"><net_src comp="106" pin="0"/><net_sink comp="225" pin=43"/></net>

<net id="319"><net_src comp="122" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="320"><net_src comp="108" pin="0"/><net_sink comp="312" pin=3"/></net>

<net id="321"><net_src comp="110" pin="0"/><net_sink comp="312" pin=4"/></net>

<net id="331"><net_src comp="124" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="332"><net_src comp="18" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="333"><net_src comp="20" pin="0"/><net_sink comp="322" pin=3"/></net>

<net id="334"><net_src comp="22" pin="0"/><net_sink comp="322" pin=4"/></net>

<net id="335"><net_src comp="24" pin="0"/><net_sink comp="322" pin=5"/></net>

<net id="336"><net_src comp="112" pin="0"/><net_sink comp="322" pin=6"/></net>

<net id="340"><net_src comp="184" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="202" pin=9"/></net>

<net id="342"><net_src comp="337" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="346"><net_src comp="188" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="348"><net_src comp="343" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="352"><net_src comp="192" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="354"><net_src comp="349" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="358"><net_src comp="196" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="225" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dout_data_0 | {8 9 }
	Port: dout_data_1 | {8 9 }
	Port: dout_data_2 | {8 9 }
	Port: dout_data_3 | {8 9 }
	Port: dummy_state_3 | {2 3 }
	Port: coeff_loaded | {4 5 }
	Port: decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4 | {4 5 }
	Port: decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3 | {4 5 }
	Port: decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2 | {4 5 }
	Port: decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1 | {4 5 }
	Port: decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs | {4 5 }
	Port: write_bank_idx | {4 5 }
	Port: decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22 | {4 5 }
	Port: decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6 | {4 5 }
	Port: decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21 | {4 5 }
	Port: decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20 | {4 5 }
	Port: decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19 | {4 5 }
	Port: decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5 | {4 5 }
	Port: decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4 | {4 5 }
	Port: decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3 | {4 5 }
	Port: decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26 | {4 5 }
	Port: decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10 | {4 5 }
	Port: decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25 | {4 5 }
	Port: decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24 | {4 5 }
	Port: decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23 | {4 5 }
	Port: decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9 | {4 5 }
	Port: decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8 | {4 5 }
	Port: decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7 | {4 5 }
	Port: decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30 | {4 5 }
	Port: decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14 | {4 5 }
	Port: decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29 | {4 5 }
	Port: decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28 | {4 5 }
	Port: decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27 | {4 5 }
	Port: decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13 | {4 5 }
	Port: decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12 | {4 5 }
	Port: decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11 | {4 5 }
	Port: decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31 | {4 5 }
	Port: decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18 | {4 5 }
	Port: decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2 | {4 5 }
	Port: decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1 | {4 5 }
	Port: decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory | {4 5 }
	Port: decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17 | {4 5 }
	Port: decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16 | {4 5 }
	Port: decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15 | {4 5 }
	Port: dummy_state_1 | {6 7 }
	Port: dummy_state_2 | {6 7 }
	Port: dummy_state | {8 9 }
 - Input state : 
	Port: pfb_multichannel : gmem | {4 5 }
	Port: pfb_multichannel : din_data_i0 | {2 3 }
	Port: pfb_multichannel : din_data_q0 | {2 3 }
	Port: pfb_multichannel : din_data_i1 | {2 3 }
	Port: pfb_multichannel : din_data_q1 | {2 3 }
	Port: pfb_multichannel : din_data_i2 | {2 3 }
	Port: pfb_multichannel : din_data_q2 | {2 3 }
	Port: pfb_multichannel : din_data_i3 | {2 3 }
	Port: pfb_multichannel : din_data_q3 | {2 3 }
	Port: pfb_multichannel : coeff | {3 }
	Port: pfb_multichannel : dummy_state_3 | {2 3 }
	Port: pfb_multichannel : coeff_loaded | {4 5 }
	Port: pfb_multichannel : decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4 | {4 5 }
	Port: pfb_multichannel : decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3 | {4 5 }
	Port: pfb_multichannel : decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2 | {4 5 }
	Port: pfb_multichannel : decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1 | {4 5 }
	Port: pfb_multichannel : decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs | {4 5 }
	Port: pfb_multichannel : write_bank_idx | {4 5 }
	Port: pfb_multichannel : decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22 | {4 5 }
	Port: pfb_multichannel : decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6 | {4 5 }
	Port: pfb_multichannel : decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21 | {4 5 }
	Port: pfb_multichannel : decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20 | {4 5 }
	Port: pfb_multichannel : decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19 | {4 5 }
	Port: pfb_multichannel : decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5 | {4 5 }
	Port: pfb_multichannel : decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4 | {4 5 }
	Port: pfb_multichannel : decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3 | {4 5 }
	Port: pfb_multichannel : decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26 | {4 5 }
	Port: pfb_multichannel : decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10 | {4 5 }
	Port: pfb_multichannel : decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25 | {4 5 }
	Port: pfb_multichannel : decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24 | {4 5 }
	Port: pfb_multichannel : decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23 | {4 5 }
	Port: pfb_multichannel : decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9 | {4 5 }
	Port: pfb_multichannel : decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8 | {4 5 }
	Port: pfb_multichannel : decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7 | {4 5 }
	Port: pfb_multichannel : decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30 | {4 5 }
	Port: pfb_multichannel : decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14 | {4 5 }
	Port: pfb_multichannel : decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29 | {4 5 }
	Port: pfb_multichannel : decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28 | {4 5 }
	Port: pfb_multichannel : decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27 | {4 5 }
	Port: pfb_multichannel : decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13 | {4 5 }
	Port: pfb_multichannel : decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12 | {4 5 }
	Port: pfb_multichannel : decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11 | {4 5 }
	Port: pfb_multichannel : decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31 | {4 5 }
	Port: pfb_multichannel : decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18 | {4 5 }
	Port: pfb_multichannel : decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2 | {4 5 }
	Port: pfb_multichannel : decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1 | {4 5 }
	Port: pfb_multichannel : decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory | {4 5 }
	Port: pfb_multichannel : decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17 | {4 5 }
	Port: pfb_multichannel : decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16 | {4 5 }
	Port: pfb_multichannel : decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15 | {4 5 }
	Port: pfb_multichannel : dummy_state_1 | {6 7 }
	Port: pfb_multichannel : dummy_state_2 | {6 7 }
	Port: pfb_multichannel : dummy_state | {8 9 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|---------|---------|
| Operation|      Functional Unit     |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|---------|---------|
|          |  grp_read_inputs_fu_202  |    0    |    0    |    0    |   139   |    54   |
|   call   |  grp_decimate_pfb_fu_225 |    0    |    35   | 93.4033 |   2748  |   2427  |
|          |      grp_fft_fu_312      |    32   |    0    |    0    |  40035  |  31824  |
|          | grp_write_outputs_fu_322 |    0    |    0    |    0    |    11   |    54   |
|----------|--------------------------|---------|---------|---------|---------|---------|
|   read   |  coeff_read_read_fu_196  |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|---------|
|   Total  |                          |    32   |    35   | 93.4033 |  42933  |  34359  |
|----------|--------------------------|---------|---------|---------|---------|---------|

Memories:
+---------------------------------------------------------------------+--------+--------+--------+--------+
|                                                                     |  BRAM  |   FF   |   LUT  |  URAM  |
+---------------------------------------------------------------------+--------+--------+--------+--------+
|  decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory |    1   |    0   |    0   |    -   |
| decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1|    1   |    0   |    0   |    -   |
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10|    1   |    0   |    0   |    -   |
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11|    1   |    0   |    0   |    -   |
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12|    1   |    0   |    0   |    -   |
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13|    1   |    0   |    0   |    -   |
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14|    1   |    0   |    0   |    -   |
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15|    1   |    0   |    0   |    -   |
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16|    1   |    0   |    0   |    -   |
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17|    1   |    0   |    0   |    -   |
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18|    1   |    0   |    0   |    -   |
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19|    1   |    0   |    0   |    -   |
| decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2|    1   |    0   |    0   |    -   |
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20|    1   |    0   |    0   |    -   |
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21|    1   |    0   |    0   |    -   |
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22|    1   |    0   |    0   |    -   |
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23|    1   |    0   |    0   |    -   |
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24|    1   |    0   |    0   |    -   |
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25|    1   |    0   |    0   |    -   |
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26|    1   |    0   |    0   |    -   |
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27|    1   |    0   |    0   |    -   |
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28|    1   |    0   |    0   |    -   |
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29|    1   |    0   |    0   |    -   |
| decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3|    1   |    0   |    0   |    -   |
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30|    1   |    0   |    0   |    -   |
|decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31|    1   |    0   |    0   |    -   |
| decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4|    1   |    0   |    0   |    -   |
| decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5|    1   |    0   |    0   |    -   |
| decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6|    1   |    0   |    0   |    -   |
| decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7|    1   |    0   |    0   |    -   |
| decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8|    1   |    0   |    0   |    -   |
| decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9|    1   |    0   |    0   |    -   |
|  decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs  |    1   |    0   |    0   |    0   |
| decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1 |    1   |    0   |    0   |    0   |
| decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2 |    1   |    0   |    0   |    0   |
| decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3 |    1   |    0   |    0   |    0   |
| decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4 |    1   |    0   |    0   |    0   |
+---------------------------------------------------------------------+--------+--------+--------+--------+
|                                Total                                |   37   |    0   |    0   |    0   |
+---------------------------------------------------------------------+--------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|      coeff_read_reg_355      |   64   |
| stream_compute_to_fft_reg_343|   128  |
|  stream_fft_to_write_reg_349 |   128  |
|stream_read_to_compute_reg_337|   128  |
+------------------------------+--------+
|             Total            |   448  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   32   |   35   |   93   |  42933 |  34359 |    -   |
|   Memory  |   37   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   448  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   69   |   35   |   93   |  43381 |  34359 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
