{"auto_keywords": [{"score": 0.05007852962010532, "phrase": "single-cycle_multihop"}, {"score": 0.0029394074636168435, "phrase": "sharing_a_network_on_chip."}, {"score": 0.002861961643289598, "phrase": "flow-control_technique"}], "paper_keywords": [""], "paper_abstract": "SMART (SINGLE-CYCLE MULTIHOP ASYNCHRONOUS REPEATED TRAVERSAL) AIMS TO DYNAMICALLY SET UP SINGLE-CYCLE PATHS (WITH TURNS) FROM THE SOURCE TO THE DESTINATION FOR MESSAGE FLOWS SHARING A NETWORK ON CHIP. A FLOW-CONTROL TECHNIQUE ARBITRATES FOR AND RESERVES MULTIPLE LINKS WITHIN A CYCLE. A ROUTER AND LINK MICROARCHITECTURE ENABLES A MULTIHOP (9 TO 11 HOPS AT 1 GHZ IN 45 NM) TRAVERSAL WITHIN A CYCLE.", "paper_title": "SMART: SINGLE-CYCLE MULTIHOP TRAVERSALS OVER A SHARED NETWORK ON CHIP", "paper_id": "WOS:000337895100006"}