2205

['RPO.R.3', '@ Rule RPO.R.3: Partially non-siliced gate must be covered by MKR_ESD2\n        X = GATE CUT (RPO NOT FILTER_RPO.R.3)\n    X NOT MKR_esd2\n    ']

['RPO.OL.1', '@ RPO.OL.1  RPO overlap of Gate if covered by ESD marker == 0.060 um\n      X = GATE_ESD AND MKR_esd2\n    INT X (RPO NOT FILTER_RPO.OL.1) < 0.060\n    ']

['DR.EX.2', '@ Rule DR.EX.2: NW Extension on OD in ST drifts: min=max=1\n    ENC ODDriftMerged NWDrift < 1 SINGULAR ABUT >0<90 REGION //min checked\n    NWThick = NWDrift NOT ODDriftSized \n//if correct, NWThick is empty or is a rectangle between Drain and Gate.\n    NOT RECTANGLE NWThick\n    NWThick NOT INTERACT ODDriftSized ==2\n    ']

['DR.W.1', '@ Rule DR.W.1 : PWB.blk width min = max : 1.5\n    INT DR_PWB_BLK < 1.5 ABUT>0<90 SINGULAR REGION\n    SIZE DR_PWB_BLK BY 0.75 UNDEROVER\n    ']

['PO.W.4a', '@ Rule PO.W.4a  Transistor length for 2.5V NMOS and PMOS 0.13um inside MTP cell\n      INT HV_GATE_W_25_MTP_C1 < 0.13  ABUT <90 REGION\n    ']

['PO.W.6a', '@ Rule PO.W.6a: Width of 45degrees PO lines on field oxide:  0.13um  inside MTP cell\n      INT ((POLY NOT POLYG_dm) AND MKR_mtp)  < 0.13 ABUT <90 ANGLED REGION\n    ']

['RPO.A.2a', '@ RPO.A.2a  RPO Area 0.33 um2 inside MTP cell\n      HOLES (RPO  AND MKR_mtp) < 0.33\n    ']

['IDC_L.1', '@ Rule IDC_L.1 Max length : 2.0\n    LENGTH VTH_P_ebeam > 2.0\n    ']

['IDC_R.1', '@ Rule IDC_R.1  Max height of the Boundary box of all VTH_P_ebeam;ebeam layers 630\n    X = EXTENT VTH_P_ebeam\n    Y = SHRINK X TOP BY 315 BOTTOM BY 315\n    X INTERACT Y    \n    ']

['RI.DUM.D.1a', '@ Rule I.DUM.D.1a: Minimum Metal Tiles Distance to Metal : 13\n     \n    EXT ME1_dy INDUCTOR_M1 < 13 ABUT <90 INSIDE ALSO SINGULAR\n     \n    EXT ME1_dy INDUCTOR_M2 < 13 ABUT <90 INSIDE ALSO SINGULAR\n     \n    EXT ME1_dy INDUCTOR_M3 < 13 ABUT <90 INSIDE ALSO SINGULAR\n     \n    EXT ME1_dy INDUCTOR_M4 < 13 ABUT <90 INSIDE ALSO SINGULAR\n     \n    EXT ME1_dy INDUCTOR_M5 < 13 ABUT <90 INSIDE ALSO SINGULAR\n     \n    EXT ME1_dy INDUCTOR_M6 < 13 ABUT <90 INSIDE ALSO SINGULAR\n     \n    EXT ME1_dy INDUCTOR_M7 < 13 ABUT <90 INSIDE ALSO SINGULAR\n        EXT ME1_dy INDUCTOR_ALUCAP < 13 ABUT <90 INSIDE ALSO SINGULAR\n']

['RI.AP.W.1', '@ Rule I.AP.W.1: Maximum AP width within INDDMY : 60\n    X = ALUCAP AND INDDMY\n    X  WITH WIDTH > 60 \n']

['RCO.D.5_rec', '@ Rule CO.D.5_rec: Recommended Distance of CO on OD to Gate on OD2 for a 10% shrink compatibility: 0.13\n    EXT COOD_GP HV_GATE < 0.13 ABUT <90 INSIDE ALSO SINGULAR\n    ']

['RCGO2.A.1', '@ Rule CGO2.A.1 : maximum poly top plate area of polywell capacitor = 1000 um2\n          AREA ((POLYGi AND CNWPO_C1) NOT FILTER_CGO2.A.1)  > 1000 \n          AREA ((POLYGi AND CPWPO_C1) NOT FILTER_CGO2.A.1) > 1000 \n        ']

['RCGO2.ANT.3', '@ Rule CGO2.ANT.3 : max nb of contact on poly per capa = 4*sqrt(area of capa)\n      Y = CAPAPOLYWELL_C1 NOT INTERACT FILTER_CGO2.ANT.3\n          X = NET AREA RATIO Y > 12 [AREA(Y)]\n      NET AREA RATIO X COi_CAPAWELL > 16 [(count(COi_CAPAWELL)*count(COi_CAPAWELL))/AREA(X)]\n    ']

['RCGO2.ANT.4', '@ Rule CGO2.ANT.4 : If S< 1\xce\xbcm2,o Max Number of contacts per capacitor = 4\n          X = NET AREA RATIO CAPAPOLYWELL_C1 < 12 [AREA(CAPAPOLYWELL_C1)]\n      NET AREA RATIO X COi_CAPAWELL > 4 [count(COi_CAPAWELL)]\n    ']

['RMOM.W.1', '@ Rule MOM.W.1 : Metal finger width (min=max) = 0.14\n\n         (M2i INTERACT evenFRINGE) NOT WITH WIDTH == 0.14\n    ((M4i NOT bus_MOMRF) INTERACT evenFRINGE) NOT WITH WIDTH == 0.14\n    ((M3i NOT bus_MOMRF) INTERACT oddFRINGE) NOT WITH WIDTH == 0.14\n    ((M5i NOT bus_MOMRF) INTERACT oddFRINGE) NOT WITH WIDTH == 0.14\n    ']

['RMOM.S.1', '@ Rule MOM.S.1 : Metal finger space (min=max) = 0.14    \n        EXT evenFRINGE < 0.14  ABUT >0<90 SINGULAR REGION\n    EXT oddFRINGE < 0.14 ABUT >0<90 SINGULAR REGION\n    ZONE_MOMRF NOT INTERACT ((SIZE evenFRINGE BY 0.07 OVERUNDER) AND (SIZE oddFRINGE BY 0.07 OVERUNDER)) ==1\n    ']

['RMOM.L.1', '@ Rule MOM.L.1 : Minimum  finger length = 2.80\n        A = evenFRINGE WITH WIDTH == 0.14\n    B = oddFRINGE WITH WIDTH == 0.14\n    A NOT ENCLOSE RECTANGLE 0.14 2.80 \n    B NOT ENCLOSE RECTANGLE 0.14 2.80\n\n    ']

['RMOM.R.1', '@ Rule MOM.R.1 : Minimum  finger number = 10\n    ZONE_MOMRF INTERACT ((evenFRINGE NOT INTERACT oddFRINGE >= 10) OR (oddFRINGE NOT INTERACT evenFRINGE >= 10))\n\n    ']

['RMOM.W.2', '@ Rule MOM.W.2 : Metal bus width (M4-M5-M6 + 2 via4 & via5 columns) (min=max) = 0.58\n     INT bus_MOMRF < 0.58 SINGULAR REGION\n']

['RMOM.W.3', '@ Rule MOM.W.3: Poly shield finger width (min=max) 0.16\n     POshield_MOMRF NOT WITH WIDTH == 0.16 \n    ']

['RMOM.W.4', '@ Rule MOM.W.4: OD shield finger width (min = max) 0.20\n    ODshield_MOMRF NOT WITH WIDTH == 0.20\n    ']

['RMOM.D.2', '@ Rule RMOM.D.2: distance between OD and PO shield fingers (min = max) 0.10\n    SHIELD_bad = (ODshield_MOMRF NOT TOUCH (SIZE POshield_MOMRF BY 0.10) ==2) OR (POshield_MOMRF NOT TOUCH (SIZE ODshield_MOMRF BY 0.10) ==2)\n    SHIELD_edge = (ODshield_MOMRF TOUCH (SIZE POshield_MOMRF BY 0.10) ==1) OR (POshield_MOMRF TOUCH (SIZE ODshield_MOMRF BY 0.10) ==1)\n    (MOMRF_SHIELD NOT INTERACT SHIELD_edge ==2) OR (MOMRF_SHIELD INTERACT (SHIELD_bad NOT SHIELD_edge))\n    ']

['RMOM.W.5', '@ Rule MOM.W.5 : Minimum M1 bus with = 0.40\n    INT SHIELD_PIN_MOMRF < 0.40 SINGULAR REGION\n\n    ']

['RMOM.R.2', '@ Rule MOM.R.2 : Two rows of contacts on OD/PO bus required .\n    (ODshield_MOMRF OR POshield_MOMRF) NOT INTERACT COi == 4\n    ']

['RMOM.D.3', '@ Rule MOM.D.3: Metal1 Shield bus distance MOM >= 0.5.\n    (SIZE MOMRF_SHIELD BY 0.5) NOT TOUCH SHIELD_PIN_MOMRF >=2\n\n    ']

['MOM.imp.1', '@ Rule MOM.imp.1 Unsilicied OD dummies must be covered dy the RPO layer\n    ( ACTIVE_dy INTERACT ZONE_MOMRF_3pins) NOT RPOi \n    ']

['MOM.W.6', '@ Rule MOM.W.6 DOD width: 0.5\n    ( ACTIVE_dy INTERACT ZONE_MOMRF_3pins) NOT WITH WIDTH == 0.5\n    ']

['MOM.S.2', '@ Rule MOM.S.2 DOD space: 0.4\n    EXT (  ACTIVE_dy AND ZONE_MOMRF_3pins) < 0.4 SINGULAR REGION\n    ']

['MOM.EN.1', '@ Rule MOM.EN.1 RPO enclosure of DOD: 0.3\n    ENC ( ACTIVE_dy AND ZONE_MOMRF_3pins) RPOi < 0.3 SINGULAR REGION\n    ']

['R_MULTICLASS_1', '@ Rule MULTICLASS : this combination of pads is not allowed\n    (PAD NOT (PAD_C OR PAD_E)) INTERACT (BULK INTERACT (PAD_C OR PAD_E))\n    (PAD NOT (((((PAD_F OR PAD_H)OR PAD_I) OR PAD_G) OR PAD_J)OR PAD_M)) INTERACT (BULK INTERACT (((((PAD_F OR PAD_H)OR PAD_I) OR PAD_G) OR PAD_J)OR PAD_M))\n    ']

['R_MULTICLASS_2', '@ Rule MULTICLASS : Pad must have label in multiclass\n    PAD NOT (PAD WITH TEXT "Class??")\n    ']

['R1_B1', '@ Rule 1 (Device Class B1) : minimum pad opening window >= 110.000 x 110.000\n      PAD_NOTCH_FILLED = EXTENT_PADB1 OR (EXT PADB1 <= 3.000 NOTCH REGION)\n    BPADR    = NOT RECTANGLE PAD_NOTCH_FILLED >= 110.000 BY >=110.000\n      BWPADP   = INT PAD_NOTCH_FILLED < 110.000 REGION OPPOSITE ABUT>0<90\n      GWPADP   = PAD_NOTCH_FILLED OUTSIDE BWPADP\n    BLPADP:1 = INT [GWPADP] < 110.000 OPPOSITE ABUT>0<90\n      BLPADP   = GWPADP WITH EDGE BLPADP:1 >2\n      BPADR OR ( BWPADP OR BLPADP )\n    ']

['R1imp_B1', '@  Rule R1imp (Device Class B1) : 45 degrees notches are forbidden on pad opening\n    X = ANGLE (EXTENT_PADB1 NOT PADB1) ==45\n    (EXTENT_PADB1 NOT PADB1) WITH EDGE X >1\n    ']

['R3_B1', '@ Rule 3 (Device Class B1) : maximum size of chamfer in the corner of pad is 10.000um in both direction\n    X= EXTENT_PADB1 NOT PADB1\n    Y = COINCIDENT EDGE X EXTENT_PADB1\n    LENGTH Y > 10.000\n    ']

['RA_B1', '@ Rule A (Device Class B1) : upper metal min enclosure of nitride 5.000\n      ENC PADB1 THICKMETAL_B1 < 4.995 OUTSIDE ALSO\n    ']

['RC_B1', '@ Rule C (Device Class B1) : min Al to Al distance : 30.000\n      X = SIZE EXTENT_PADB1 BY 25.000\n    Y = (THICKMETAL_B1 INTERACT PADB1) AND X\n    Z = Y OR (HOLES Y)\n    EXT Z < 30.000 SPACE\n    ']

['R1_B2', '@ Rule 1 (Device Class B2) : minimum pad opening window >= 128.000 x 128.000\n      PAD_NOTCH_FILLED = EXTENT_PADB2 OR (EXT PADB2 <= 3.000 NOTCH REGION)\n    BPADR    = NOT RECTANGLE PAD_NOTCH_FILLED >= 128.000 BY >=128.000\n      BWPADP   = INT PAD_NOTCH_FILLED < 128.000 REGION OPPOSITE ABUT>0<90\n      GWPADP   = PAD_NOTCH_FILLED OUTSIDE BWPADP\n    BLPADP:1 = INT [GWPADP] < 128.000 OPPOSITE ABUT>0<90\n      BLPADP   = GWPADP WITH EDGE BLPADP:1 >2\n      BPADR OR ( BWPADP OR BLPADP )\n    ']

['R1imp_B2', '@  Rule R1imp (Device Class B2) : 45 degrees notches are forbidden on pad opening\n    X = ANGLE (EXTENT_PADB2 NOT PADB2) ==45\n    (EXTENT_PADB2 NOT PADB2) WITH EDGE X >1\n    ']

['R3_B2', '@ Rule 3 (Device Class B2) : maximum size of chamfer in the corner of pad is 10.000um in both direction\n    X= EXTENT_PADB2 NOT PADB2\n    Y = COINCIDENT EDGE X EXTENT_PADB2\n    LENGTH Y > 10.000\n    ']

['RA_B2', '@ Rule A (Device Class B2) : upper metal min enclosure of nitride 5.000\n      ENC PADB2 THICKMETAL_B2 < 4.995 OUTSIDE ALSO\n    ']

['RC_B2', '@ Rule C (Device Class B2) : min Al to Al distance : 50.000\n      X = SIZE EXTENT_PADB2 BY 10.000\n    Y = (THICKMETAL_B2 INTERACT PADB2) AND X\n    Z = Y OR (HOLES Y)\n    EXT Z < 50.000 SPACE\n    ']

['R1_B3', '@ Rule 1 (Device Class B3) : minimum pad opening window >= 90.000 x 90.000\n      PAD_NOTCH_FILLED = EXTENT_PADB3 OR (EXT PADB3 <= 3.000 NOTCH REGION)\n    BPADR    = NOT RECTANGLE PAD_NOTCH_FILLED >= 90.000 BY >=90.000\n      BWPADP   = INT PAD_NOTCH_FILLED < 90.000 REGION OPPOSITE ABUT>0<90\n      GWPADP   = PAD_NOTCH_FILLED OUTSIDE BWPADP\n    BLPADP:1 = INT [GWPADP] < 90.000 OPPOSITE ABUT>0<90\n      BLPADP   = GWPADP WITH EDGE BLPADP:1 >2\n      BPADR OR ( BWPADP OR BLPADP )\n    ']

['R1imp_B3', '@  Rule R1imp (Device Class B3) : 45 degrees notches are forbidden on pad opening\n    X = ANGLE (EXTENT_PADB3 NOT PADB3) ==45\n    (EXTENT_PADB3 NOT PADB3) WITH EDGE X >1\n    ']

['R3_B3', '@ Rule 3 (Device Class B3) : maximum size of chamfer in the corner of pad is 10.000um in both direction\n    X= EXTENT_PADB3 NOT PADB3\n    Y = COINCIDENT EDGE X EXTENT_PADB3\n    LENGTH Y > 10.000\n    ']

['RA_B3', '@ Rule A (Device Class B3) : upper metal min enclosure of nitride 5.000\n      ENC PADB3 THICKMETAL_B3 < 4.995 OUTSIDE ALSO\n    ']

['RC_B3', '@ Rule C (Device Class B3) : min Al to Al distance : 10.000\n      X = SIZE EXTENT_PADB3 BY 10.000\n    Y = (THICKMETAL_B3 INTERACT PADB3) AND X\n    Z = Y OR (HOLES Y)\n    EXT Z < 10.000 SPACE\n    ']

['R1_B4', '@ Rule 1 (Device Class B4) : minimum pad opening window >= 86.000 x 86.000\n      PAD_NOTCH_FILLED = EXTENT_PADB4 OR (EXT PADB4 <= 3.000 NOTCH REGION)\n    BPADR    = NOT RECTANGLE PAD_NOTCH_FILLED >= 86.000 BY >=86.000\n      BWPADP   = INT PAD_NOTCH_FILLED < 86.000 REGION OPPOSITE ABUT>0<90\n      GWPADP   = PAD_NOTCH_FILLED OUTSIDE BWPADP\n    BLPADP:1 = INT [GWPADP] < 86.000 OPPOSITE ABUT>0<90\n      BLPADP   = GWPADP WITH EDGE BLPADP:1 >2\n      BPADR OR ( BWPADP OR BLPADP )\n    ']

['R1imp_B4', '@  Rule R1imp (Device Class B4) : 45 degrees notches are forbidden on pad opening\n    X = ANGLE (EXTENT_PADB4 NOT PADB4) ==45\n    (EXTENT_PADB4 NOT PADB4) WITH EDGE X >1\n    ']

['R3_B4', '@ Rule 3 (Device Class B4) : maximum size of chamfer in the corner of pad is 10.000um in both direction\n    X= EXTENT_PADB4 NOT PADB4\n    Y = COINCIDENT EDGE X EXTENT_PADB4\n    LENGTH Y > 10.000\n    ']

['RA_B4', '@ Rule A (Device Class B4) : upper metal min enclosure of nitride 5.000\n      ENC PADB4 THICKMETAL_B4 < 4.995 OUTSIDE ALSO\n    ']

['RC_B4', '@ Rule C (Device Class B4) : min Al to Al distance : 5.000\n      X = SIZE EXTENT_PADB4 BY 10.000\n    Y = (THICKMETAL_B4 INTERACT PADB4) AND X\n    Z = Y OR (HOLES Y)\n    EXT Z < 5.000 SPACE\n    ']

['R1_C1', '@ Rule 1 (Device Class C1) : minimum pad opening window >= 90.000 x 90.000\n      PAD_NOTCH_FILLED = EXTENT_PADC1 OR (EXT PADC1 <= 3.000 NOTCH REGION)\n    BPADR    = NOT RECTANGLE PAD_NOTCH_FILLED >= 90.000 BY >=90.000\n      BWPADP   = INT PAD_NOTCH_FILLED < 90.000 REGION OPPOSITE ABUT>0<90\n      GWPADP   = PAD_NOTCH_FILLED OUTSIDE BWPADP\n    BLPADP:1 = INT [GWPADP] < 90.000 OPPOSITE ABUT>0<90\n      BLPADP   = GWPADP WITH EDGE BLPADP:1 >2\n      BPADR OR ( BWPADP OR BLPADP )\n    ']

['R1imp_C1', '@  Rule R1imp (Device Class C1) : 45 degrees notches are forbidden on pad opening\n    X = ANGLE (EXTENT_PADC1 NOT PADC1) ==45\n    (EXTENT_PADC1 NOT PADC1) WITH EDGE X >1\n    ']

['R3_C1', '@ Rule 3 (Device Class C1) : maximum size of chamfer in the corner of pad is 10.000um in both direction\n    X= EXTENT_PADC1 NOT PADC1\n    Y = COINCIDENT EDGE X EXTENT_PADC1\n    LENGTH Y > 10.000\n    ']

['RA_C1', '@ Rule A (Device Class C1) : upper metal min enclosure of nitride 5.000\n      ENC PADC1 THICKMETAL_C1 < 4.995 OUTSIDE ALSO\n    ']

['RC_C1', '@ Rule C (Device Class C1) : min Al to Al distance : 50.000\n      X = SIZE EXTENT_PADC1 BY 25.000\n    Y = (THICKMETAL_C1 INTERACT PADC1) AND X\n    Z = Y OR (HOLES Y)\n    EXT Z < 50.000 SPACE\n    ']

['R1_C2', '@ Rule 1 (Device Class C2) : minimum pad opening window >= 110.000 x 110.000\n      PAD_NOTCH_FILLED = EXTENT_PADC2 OR (EXT PADC2 <= 3.000 NOTCH REGION)\n    BPADR    = NOT RECTANGLE PAD_NOTCH_FILLED >= 110.000 BY >=110.000\n      BWPADP   = INT PAD_NOTCH_FILLED < 110.000 REGION OPPOSITE ABUT>0<90\n      GWPADP   = PAD_NOTCH_FILLED OUTSIDE BWPADP\n    BLPADP:1 = INT [GWPADP] < 110.000 OPPOSITE ABUT>0<90\n      BLPADP   = GWPADP WITH EDGE BLPADP:1 >2\n      BPADR OR ( BWPADP OR BLPADP )\n    ']

['R1imp_C2', '@  Rule R1imp (Device Class C2) : 45 degrees notches are forbidden on pad opening\n    X = ANGLE (EXTENT_PADC2 NOT PADC2) ==45\n    (EXTENT_PADC2 NOT PADC2) WITH EDGE X >1\n    ']

['R3_C2', '@ Rule 3 (Device Class C2) : maximum size of chamfer in the corner of pad is 10.000um in both direction\n    X= EXTENT_PADC2 NOT PADC2\n    Y = COINCIDENT EDGE X EXTENT_PADC2\n    LENGTH Y > 10.000\n    ']

['RA_C2', '@ Rule A (Device Class C2) : upper metal min enclosure of nitride 5.000\n      ENC PADC2 THICKMETAL_C2 < 4.995 OUTSIDE ALSO\n    ']

['RC_C2', '@ Rule C (Device Class C2) : min Al to Al distance : 40.000\n      X = SIZE EXTENT_PADC2 BY 10.000\n    Y = (THICKMETAL_C2 INTERACT PADC2) AND X\n    Z = Y OR (HOLES Y)\n    EXT Z < 40.000 SPACE\n    ']

['R1_C3', '@ Rule 1 (Device Class C3) : minimum pad opening window >= 150.000 x 150.000\n      PAD_NOTCH_FILLED = EXTENT_PADC3 OR (EXT PADC3 <= 3.000 NOTCH REGION)\n    BPADR    = NOT RECTANGLE PAD_NOTCH_FILLED >= 150.000 BY >=150.000\n      BWPADP   = INT PAD_NOTCH_FILLED < 150.000 REGION OPPOSITE ABUT>0<90\n      GWPADP   = PAD_NOTCH_FILLED OUTSIDE BWPADP\n    BLPADP:1 = INT [GWPADP] < 150.000 OPPOSITE ABUT>0<90\n      BLPADP   = GWPADP WITH EDGE BLPADP:1 >2\n      BPADR OR ( BWPADP OR BLPADP )\n    ']

['R1imp_C3', '@  Rule R1imp (Device Class C3) : 45 degrees notches are forbidden on pad opening\n    X = ANGLE (EXTENT_PADC3 NOT PADC3) ==45\n    (EXTENT_PADC3 NOT PADC3) WITH EDGE X >1\n    ']

['R3_C3', '@ Rule 3 (Device Class C3) : maximum size of chamfer in the corner of pad is 10.000um in both direction\n    X= EXTENT_PADC3 NOT PADC3\n    Y = COINCIDENT EDGE X EXTENT_PADC3\n    LENGTH Y > 10.000\n    ']

['RA_C3', '@ Rule A (Device Class C3) : upper metal min enclosure of nitride 5.000\n      ENC PADC3 THICKMETAL_C3 < 4.995 OUTSIDE ALSO\n    ']

['RC_C3', '@ Rule C (Device Class C3) : min Al to Al distance : 30.000\n      X = SIZE EXTENT_PADC3 BY 10.000\n    Y = (THICKMETAL_C3 INTERACT PADC3) AND X\n    Z = Y OR (HOLES Y)\n    EXT Z < 30.000 SPACE\n    ']

['R1_C4', '@ Rule 1 (Device Class C4) : minimum pad opening window >= 128.000 x 128.000\n      PAD_NOTCH_FILLED = EXTENT_PADC4 OR (EXT PADC4 <= 3.000 NOTCH REGION)\n    BPADR    = NOT RECTANGLE PAD_NOTCH_FILLED >= 128.000 BY >=128.000\n      BWPADP   = INT PAD_NOTCH_FILLED < 128.000 REGION OPPOSITE ABUT>0<90\n      GWPADP   = PAD_NOTCH_FILLED OUTSIDE BWPADP\n    BLPADP:1 = INT [GWPADP] < 128.000 OPPOSITE ABUT>0<90\n      BLPADP   = GWPADP WITH EDGE BLPADP:1 >2\n      BPADR OR ( BWPADP OR BLPADP )\n    ']

['R1imp_C4', '@  Rule R1imp (Device Class C4) : 45 degrees notches are forbidden on pad opening\n    X = ANGLE (EXTENT_PADC4 NOT PADC4) ==45\n    (EXTENT_PADC4 NOT PADC4) WITH EDGE X >1\n    ']

['R3_C4', '@ Rule 3 (Device Class C4) : maximum size of chamfer in the corner of pad is 10.000um in both direction\n    X= EXTENT_PADC4 NOT PADC4\n    Y = COINCIDENT EDGE X EXTENT_PADC4\n    LENGTH Y > 10.000\n    ']

['RA_C4', '@ Rule A (Device Class C4) : upper metal min enclosure of nitride 5.000\n      ENC PADC4 THICKMETAL_C4 < 4.995 OUTSIDE ALSO\n    ']

['RC_C4', '@ Rule C (Device Class C4) : min Al to Al distance : 40.000\n      X = SIZE EXTENT_PADC4 BY 10.000\n    Y = (THICKMETAL_C4 INTERACT PADC4) AND X\n    Z = Y OR (HOLES Y)\n    EXT Z < 40.000 SPACE\n    ']

['R1_C5', '@ Rule 1 (Device Class C5) : minimum pad opening window >= 133.000 x 133.000\n      PAD_NOTCH_FILLED = EXTENT_PADC5 OR (EXT PADC5 <= 3.000 NOTCH REGION)\n    BPADR    = NOT RECTANGLE PAD_NOTCH_FILLED >= 133.000 BY >=133.000\n      BWPADP   = INT PAD_NOTCH_FILLED < 133.000 REGION OPPOSITE ABUT>0<90\n      GWPADP   = PAD_NOTCH_FILLED OUTSIDE BWPADP\n    BLPADP:1 = INT [GWPADP] < 133.000 OPPOSITE ABUT>0<90\n      BLPADP   = GWPADP WITH EDGE BLPADP:1 >2\n      BPADR OR ( BWPADP OR BLPADP )\n    ']

['R1imp_C5', '@  Rule R1imp (Device Class C5) : 45 degrees notches are forbidden on pad opening\n    X = ANGLE (EXTENT_PADC5 NOT PADC5) ==45\n    (EXTENT_PADC5 NOT PADC5) WITH EDGE X >1\n    ']

['R3_C5', '@ Rule 3 (Device Class C5) : maximum size of chamfer in the corner of pad is 10.000um in both direction\n    X= EXTENT_PADC5 NOT PADC5\n    Y = COINCIDENT EDGE X EXTENT_PADC5\n    LENGTH Y > 10.000\n    ']

['RA_C5', '@ Rule A (Device Class C5) : upper metal min enclosure of nitride 5.000\n      ENC PADC5 THICKMETAL_C5 < 4.995 OUTSIDE ALSO\n    ']

['RC_C5', '@ Rule C (Device Class C5) : min Al to Al distance : 40.000\n      X = SIZE EXTENT_PADC5 BY 10.000\n    Y = (THICKMETAL_C5 INTERACT PADC5) AND X\n    Z = Y OR (HOLES Y)\n    EXT Z < 40.000 SPACE\n    ']

['R1_C6', '@ Rule 1 (Device Class C6) : minimum pad opening window >= 140.000 x 140.000\n      PAD_NOTCH_FILLED = EXTENT_PADC6 OR (EXT PADC6 <= 3.000 NOTCH REGION)\n    BPADR    = NOT RECTANGLE PAD_NOTCH_FILLED >= 140.000 BY >=140.000\n      BWPADP   = INT PAD_NOTCH_FILLED < 140.000 REGION OPPOSITE ABUT>0<90\n      GWPADP   = PAD_NOTCH_FILLED OUTSIDE BWPADP\n    BLPADP:1 = INT [GWPADP] < 140.000 OPPOSITE ABUT>0<90\n      BLPADP   = GWPADP WITH EDGE BLPADP:1 >2\n      BPADR OR ( BWPADP OR BLPADP )\n    ']

['R1imp_C6', '@  Rule R1imp (Device Class C6) : 45 degrees notches are forbidden on pad opening\n    X = ANGLE (EXTENT_PADC6 NOT PADC6) ==45\n    (EXTENT_PADC6 NOT PADC6) WITH EDGE X >1\n    ']

['R3_C6', '@ Rule 3 (Device Class C6) : maximum size of chamfer in the corner of pad is 10.000um in both direction\n    X= EXTENT_PADC6 NOT PADC6\n    Y = COINCIDENT EDGE X EXTENT_PADC6\n    LENGTH Y > 10.000\n    ']

['RA_C6', '@ Rule A (Device Class C6) : upper metal min enclosure of nitride 5.000\n      ENC PADC6 THICKMETAL_C6 < 4.995 OUTSIDE ALSO\n    ']

['RC_C6', '@ Rule C (Device Class C6) : min Al to Al distance : 60.000\n      X = SIZE EXTENT_PADC6 BY 35.000\n    Y = (THICKMETAL_C6 INTERACT PADC6) AND X\n    Z = Y OR (HOLES Y)\n    EXT Z < 60.000 SPACE\n    ']

['R1_C7', '@ Rule 1 (Device Class C7) : minimum pad opening window >= 150.000 x 150.000\n      PAD_NOTCH_FILLED = EXTENT_PADC7 OR (EXT PADC7 <= 3.000 NOTCH REGION)\n    BPADR    = NOT RECTANGLE PAD_NOTCH_FILLED >= 150.000 BY >=150.000\n      BWPADP   = INT PAD_NOTCH_FILLED < 150.000 REGION OPPOSITE ABUT>0<90\n      GWPADP   = PAD_NOTCH_FILLED OUTSIDE BWPADP\n    BLPADP:1 = INT [GWPADP] < 150.000 OPPOSITE ABUT>0<90\n      BLPADP   = GWPADP WITH EDGE BLPADP:1 >2\n      BPADR OR ( BWPADP OR BLPADP )\n    ']

['R1imp_C7', '@  Rule R1imp (Device Class C7) : 45 degrees notches are forbidden on pad opening\n    X = ANGLE (EXTENT_PADC7 NOT PADC7) ==45\n    (EXTENT_PADC7 NOT PADC7) WITH EDGE X >1\n    ']

['R3_C7', '@ Rule 3 (Device Class C7) : maximum size of chamfer in the corner of pad is 10.000um in both direction\n    X= EXTENT_PADC7 NOT PADC7\n    Y = COINCIDENT EDGE X EXTENT_PADC7\n    LENGTH Y > 10.000\n    ']

['RA_C7', '@ Rule A (Device Class C7) : upper metal min enclosure of nitride 5.000\n      ENC PADC7 THICKMETAL_C7 < 4.995 OUTSIDE ALSO\n    ']

['RC_C7', '@ Rule C (Device Class C7) : min Al to Al distance : 40.000\n      X = SIZE EXTENT_PADC7 BY 10.000\n    Y = (THICKMETAL_C7 INTERACT PADC7) AND X\n    Z = Y OR (HOLES Y)\n    EXT Z < 40.000 SPACE\n    ']

['R1_C8', '@ Rule 1 (Device Class C8) : minimum pad opening window >= 200.000 x 200.000\n      PAD_NOTCH_FILLED = EXTENT_PADC8 OR (EXT PADC8 <= 3.000 NOTCH REGION)\n    BPADR    = NOT RECTANGLE PAD_NOTCH_FILLED >= 200.000 BY >=200.000\n      BWPADP   = INT PAD_NOTCH_FILLED < 200.000 REGION OPPOSITE ABUT>0<90\n      GWPADP   = PAD_NOTCH_FILLED OUTSIDE BWPADP\n    BLPADP:1 = INT [GWPADP] < 200.000 OPPOSITE ABUT>0<90\n      BLPADP   = GWPADP WITH EDGE BLPADP:1 >2\n      BPADR OR ( BWPADP OR BLPADP )\n    ']

['R1imp_C8', '@  Rule R1imp (Device Class C8) : 45 degrees notches are forbidden on pad opening\n    X = ANGLE (EXTENT_PADC8 NOT PADC8) ==45\n    (EXTENT_PADC8 NOT PADC8) WITH EDGE X >1\n    ']

['R3_C8', '@ Rule 3 (Device Class C8) : maximum size of chamfer in the corner of pad is 10.000um in both direction\n    X= EXTENT_PADC8 NOT PADC8\n    Y = COINCIDENT EDGE X EXTENT_PADC8\n    LENGTH Y > 10.000\n    ']

['RA_C8', '@ Rule A (Device Class C8) : upper metal min enclosure of nitride 5.000\n      ENC PADC8 THICKMETAL_C8 < 4.995 OUTSIDE ALSO\n    ']

['RC_C8', '@ Rule C (Device Class C8) : min Al to Al distance : 30.000\n      X = SIZE EXTENT_PADC8 BY 10.000\n    Y = (THICKMETAL_C8 INTERACT PADC8) AND X\n    Z = Y OR (HOLES Y)\n    EXT Z < 30.000 SPACE\n    ']

['R1_C9', '@ Rule 1 (Device Class C9) : minimum pad opening window >= 140.000 x 140.000\n      PAD_NOTCH_FILLED = EXTENT_PADC9 OR (EXT PADC9 <= 3.000 NOTCH REGION)\n    BPADR    = NOT RECTANGLE PAD_NOTCH_FILLED >= 140.000 BY >=140.000\n      BWPADP   = INT PAD_NOTCH_FILLED < 140.000 REGION OPPOSITE ABUT>0<90\n      GWPADP   = PAD_NOTCH_FILLED OUTSIDE BWPADP\n    BLPADP:1 = INT [GWPADP] < 140.000 OPPOSITE ABUT>0<90\n      BLPADP   = GWPADP WITH EDGE BLPADP:1 >2\n      BPADR OR ( BWPADP OR BLPADP )\n    ']

['R1imp_C9', '@  Rule R1imp (Device Class C9) : 45 degrees notches are forbidden on pad opening\n    X = ANGLE (EXTENT_PADC9 NOT PADC9) ==45\n    (EXTENT_PADC9 NOT PADC9) WITH EDGE X >1\n    ']

['R3_C9', '@ Rule 3 (Device Class C9) : maximum size of chamfer in the corner of pad is 10.000um in both direction\n    X= EXTENT_PADC9 NOT PADC9\n    Y = COINCIDENT EDGE X EXTENT_PADC9\n    LENGTH Y > 10.000\n    ']

['RA_C9', '@ Rule A (Device Class C9) : upper metal min enclosure of nitride 5.000\n      ENC PADC9 THICKMETAL_C9 < 4.995 OUTSIDE ALSO\n    ']

['RC_C9', '@ Rule C (Device Class C9) : min Al to Al distance : 30.000\n      X = SIZE EXTENT_PADC9 BY 10.000\n    Y = (THICKMETAL_C9 INTERACT PADC9) AND X\n    Z = Y OR (HOLES Y)\n    EXT Z < 30.000 SPACE\n    ']

['R1_C10', '@ Rule 1 (Device Class C10) : minimum pad opening window >= 165.000 x 165.000\n      PAD_NOTCH_FILLED = EXTENT_PADC10 OR (EXT PADC10 <= 3.000 NOTCH REGION)\n    BPADR    = NOT RECTANGLE PAD_NOTCH_FILLED >= 165.000 BY >=165.000\n      BWPADP   = INT PAD_NOTCH_FILLED < 165.000 REGION OPPOSITE ABUT>0<90\n      GWPADP   = PAD_NOTCH_FILLED OUTSIDE BWPADP\n    BLPADP:1 = INT [GWPADP] < 165.000 OPPOSITE ABUT>0<90\n      BLPADP   = GWPADP WITH EDGE BLPADP:1 >2\n      BPADR OR ( BWPADP OR BLPADP )\n    ']

['R1imp_C10', '@  Rule R1imp (Device Class C10) : 45 degrees notches are forbidden on pad opening\n    X = ANGLE (EXTENT_PADC10 NOT PADC10) ==45\n    (EXTENT_PADC10 NOT PADC10) WITH EDGE X >1\n    ']

['R3_C10', '@ Rule 3 (Device Class C10) : maximum size of chamfer in the corner of pad is 10.000um in both direction\n    X= EXTENT_PADC10 NOT PADC10\n    Y = COINCIDENT EDGE X EXTENT_PADC10\n    LENGTH Y > 10.000\n    ']

['RA_C10', '@ Rule A (Device Class C10) : upper metal min enclosure of nitride 5.000\n      ENC PADC10 THICKMETAL_C10 < 4.995 OUTSIDE ALSO\n    ']

['RC_C10', '@ Rule C (Device Class C10) : min Al to Al distance : 15.000\n      X = SIZE EXTENT_PADC10 BY 10.000\n    Y = (THICKMETAL_C10 INTERACT PADC10) AND X\n    Z = Y OR (HOLES Y)\n    EXT Z < 15.000 SPACE\n    ']

['R1_E1', '@ Rule 1 (Device Class E1) : minimum pad opening window >= 75.000 x 75.000\n      PAD_NOTCH_FILLED = EXTENT_PADE1 OR (EXT PADE1 <= 3.000 NOTCH REGION)\n    BPADR    = NOT RECTANGLE PAD_NOTCH_FILLED >= 75.000 BY >=75.000\n      BWPADP   = INT PAD_NOTCH_FILLED < 75.000 REGION OPPOSITE ABUT>0<90\n      GWPADP   = PAD_NOTCH_FILLED OUTSIDE BWPADP\n    BLPADP:1 = INT [GWPADP] < 75.000 OPPOSITE ABUT>0<90\n      BLPADP   = GWPADP WITH EDGE BLPADP:1 >2\n      BPADR OR ( BWPADP OR BLPADP )\n    ']

['R1imp_E1', '@  Rule R1imp (Device Class E1) : 45 degrees notches are forbidden on pad opening\n    X = ANGLE (EXTENT_PADE1 NOT PADE1) ==45\n    (EXTENT_PADE1 NOT PADE1) WITH EDGE X >1\n    ']

['R3_E1', '@ Rule 3 (Device Class E1) : maximum size of chamfer in the corner of pad is 10.000um in both direction\n    X= EXTENT_PADE1 NOT PADE1\n    Y = COINCIDENT EDGE X EXTENT_PADE1\n    LENGTH Y > 10.000\n    ']

['RA_E1', '@ Rule A (Device Class E1) : upper metal min enclosure of nitride 5.000\n      ENC PADE1 THICKMETAL_E1 < 4.995 OUTSIDE ALSO\n    ']

['RC_E1', '@ Rule C (Device Class E1) : min Al to Al distance : 15.000\n      X = SIZE EXTENT_PADE1 BY 15.000\n    Y = (THICKMETAL_E1 INTERACT PADE1) AND X\n    Z = Y OR (HOLES Y)\n    EXT Z < 15.000 SPACE\n    ']

['R1_E2', '@ Rule 1 (Device Class E2) : minimum pad opening window >= 90.000 x 90.000\n      PAD_NOTCH_FILLED = EXTENT_PADE2 OR (EXT PADE2 <= 3.000 NOTCH REGION)\n    BPADR    = NOT RECTANGLE PAD_NOTCH_FILLED >= 90.000 BY >=90.000\n      BWPADP   = INT PAD_NOTCH_FILLED < 90.000 REGION OPPOSITE ABUT>0<90\n      GWPADP   = PAD_NOTCH_FILLED OUTSIDE BWPADP\n    BLPADP:1 = INT [GWPADP] < 90.000 OPPOSITE ABUT>0<90\n      BLPADP   = GWPADP WITH EDGE BLPADP:1 >2\n      BPADR OR ( BWPADP OR BLPADP )\n    ']

['R1imp_E2', '@  Rule R1imp (Device Class E2) : 45 degrees notches are forbidden on pad opening\n    X = ANGLE (EXTENT_PADE2 NOT PADE2) ==45\n    (EXTENT_PADE2 NOT PADE2) WITH EDGE X >1\n    ']

['R3_E2', '@ Rule 3 (Device Class E2) : maximum size of chamfer in the corner of pad is 10.000um in both direction\n    X= EXTENT_PADE2 NOT PADE2\n    Y = COINCIDENT EDGE X EXTENT_PADE2\n    LENGTH Y > 10.000\n    ']

['RA_E2', '@ Rule A (Device Class E2) : upper metal min enclosure of nitride 5.000\n      ENC PADE2 THICKMETAL_E2 < 4.995 OUTSIDE ALSO\n    ']

['RC_E2', '@ Rule C (Device Class E2) : min Al to Al distance : 10.000\n      X = SIZE EXTENT_PADE2 BY 10.000\n    Y = (THICKMETAL_E2 INTERACT PADE2) AND X\n    Z = Y OR (HOLES Y)\n    EXT Z < 10.000 SPACE\n    ']

['R1_F1', '@ Rule 1 (Device Class F1) : minimum pad opening window >= 65.000 x 70.000\n      PAD_NOTCH_FILLED = EXTENT_PADF1 OR (EXT PADF1 <= 3.000 NOTCH REGION)\n    BPADR    = NOT RECTANGLE PAD_NOTCH_FILLED >= 65.000 BY >=70.000\n      BWPADP   = INT PAD_NOTCH_FILLED < 65.000 REGION OPPOSITE ABUT>0<90\n      GWPADP   = PAD_NOTCH_FILLED OUTSIDE BWPADP\n    BLPADP:1 = INT [GWPADP] < 70.000 OPPOSITE ABUT>0<90\n      BLPADP   = GWPADP WITH EDGE BLPADP:1 >2\n      BPADR OR ( BWPADP OR BLPADP )\n    ']

['R1imp_F1', '@  Rule R1imp (Device Class F1) : 45 degrees notches are forbidden on pad opening\n    X = ANGLE (EXTENT_PADF1 NOT PADF1) ==45\n    (EXTENT_PADF1 NOT PADF1) WITH EDGE X >1\n    ']

['R3_F1', '@ Rule 3 (Device Class F1) : maximum size of chamfer in the corner of pad is 10.000um in both direction\n    X= EXTENT_PADF1 NOT PADF1\n    Y = COINCIDENT EDGE X EXTENT_PADF1\n    LENGTH Y > 10.000\n    ']

['RA_F1', '@ Rule A (Device Class F1) : upper metal min enclosure of nitride 3.000\n      ENC PADF1 THICKMETAL_F1 < 2.995 OUTSIDE ALSO\n    ']

['RC_F1', '@ Rule C (Device Class F1) : min Al to Al distance : 5.000\n      X = SIZE EXTENT_PADF1 BY 10.000\n    Y = (THICKMETAL_F1 INTERACT PADF1) AND X\n    Z = Y OR (HOLES Y)\n    EXT Z < 5.000 SPACE\n    ']

['R1_F2', '@ Rule 1 (Device Class F2) : minimum pad opening window >= 71.000 x 76.000\n      PAD_NOTCH_FILLED = EXTENT_PADF2 OR (EXT PADF2 <= 3.000 NOTCH REGION)\n    BPADR    = NOT RECTANGLE PAD_NOTCH_FILLED >= 71.000 BY >=76.000\n      BWPADP   = INT PAD_NOTCH_FILLED < 71.000 REGION OPPOSITE ABUT>0<90\n      GWPADP   = PAD_NOTCH_FILLED OUTSIDE BWPADP\n    BLPADP:1 = INT [GWPADP] < 76.000 OPPOSITE ABUT>0<90\n      BLPADP   = GWPADP WITH EDGE BLPADP:1 >2\n      BPADR OR ( BWPADP OR BLPADP )\n    ']

['R1imp_F2', '@  Rule R1imp (Device Class F2) : 45 degrees notches are forbidden on pad opening\n    X = ANGLE (EXTENT_PADF2 NOT PADF2) ==45\n    (EXTENT_PADF2 NOT PADF2) WITH EDGE X >1\n    ']

['R3_F2', '@ Rule 3 (Device Class F2) : maximum size of chamfer in the corner of pad is 10.000um in both direction\n    X= EXTENT_PADF2 NOT PADF2\n    Y = COINCIDENT EDGE X EXTENT_PADF2\n    LENGTH Y > 10.000\n    ']

['RA_F2', '@ Rule A (Device Class F2) : upper metal min enclosure of nitride 2.000\n      ENC PADF2 THICKMETAL_F2 < 1.995 OUTSIDE ALSO\n    ']

['RC_F2', '@ Rule C (Device Class F2) : min Al to Al distance : 5.000\n      X = SIZE EXTENT_PADF2 BY 7.000\n    Y = (THICKMETAL_F2 INTERACT PADF2) AND X\n    Z = Y OR (HOLES Y)\n    EXT Z < 5.000 SPACE\n    ']

['R1_F3', '@ Rule 1 (Device Class F3) : minimum pad opening window >= 81.000 x 81.000\n      PAD_NOTCH_FILLED = EXTENT_PADF3 OR (EXT PADF3 <= 3.000 NOTCH REGION)\n    BPADR    = NOT RECTANGLE PAD_NOTCH_FILLED >= 81.000 BY >=81.000\n      BWPADP   = INT PAD_NOTCH_FILLED < 81.000 REGION OPPOSITE ABUT>0<90\n      GWPADP   = PAD_NOTCH_FILLED OUTSIDE BWPADP\n    BLPADP:1 = INT [GWPADP] < 81.000 OPPOSITE ABUT>0<90\n      BLPADP   = GWPADP WITH EDGE BLPADP:1 >2\n      BPADR OR ( BWPADP OR BLPADP )\n    ']

['R1imp_F3', '@  Rule R1imp (Device Class F3) : 45 degrees notches are forbidden on pad opening\n    X = ANGLE (EXTENT_PADF3 NOT PADF3) ==45\n    (EXTENT_PADF3 NOT PADF3) WITH EDGE X >1\n    ']

['R3_F3', '@ Rule 3 (Device Class F3) : maximum size of chamfer in the corner of pad is 10.000um in both direction\n    X= EXTENT_PADF3 NOT PADF3\n    Y = COINCIDENT EDGE X EXTENT_PADF3\n    LENGTH Y > 10.000\n    ']

['RA_F3', '@ Rule A (Device Class F3) : upper metal min enclosure of nitride 2.000\n      ENC PADF3 THICKMETAL_F3 < 1.995 OUTSIDE ALSO\n    ']

['RC_F3', '@ Rule C (Device Class F3) : min Al to Al distance : 5.000\n      X = SIZE EXTENT_PADF3 BY 7.000\n    Y = (THICKMETAL_F3 INTERACT PADF3) AND X\n    Z = Y OR (HOLES Y)\n    EXT Z < 5.000 SPACE\n    ']

['R1_F4', '@ Rule 1 (Device Class F4) : minimum pad opening window >= 65.000 x 70.000\n      PAD_NOTCH_FILLED = EXTENT_PADF4 OR (EXT PADF4 <= 3.000 NOTCH REGION)\n    BPADR    = NOT RECTANGLE PAD_NOTCH_FILLED >= 65.000 BY >=70.000\n      BWPADP   = INT PAD_NOTCH_FILLED < 65.000 REGION OPPOSITE ABUT>0<90\n      GWPADP   = PAD_NOTCH_FILLED OUTSIDE BWPADP\n    BLPADP:1 = INT [GWPADP] < 70.000 OPPOSITE ABUT>0<90\n      BLPADP   = GWPADP WITH EDGE BLPADP:1 >2\n      BPADR OR ( BWPADP OR BLPADP )\n    ']

['R1imp_F4', '@  Rule R1imp (Device Class F4) : 45 degrees notches are forbidden on pad opening\n    X = ANGLE (EXTENT_PADF4 NOT PADF4) ==45\n    (EXTENT_PADF4 NOT PADF4) WITH EDGE X >1\n    ']

['R3_F4', '@ Rule 3 (Device Class F4) : maximum size of chamfer in the corner of pad is 10.000um in both direction\n    X= EXTENT_PADF4 NOT PADF4\n    Y = COINCIDENT EDGE X EXTENT_PADF4\n    LENGTH Y > 10.000\n    ']

['RA_F4', '@ Rule A (Device Class F4) : upper metal min enclosure of nitride 5.000\n      ENC PADF4 THICKMETAL_F4 < 4.995 OUTSIDE ALSO\n    ']

['RC_F4', '@ Rule C (Device Class F4) : min Al to Al distance : 5.000\n      X = SIZE EXTENT_PADF4 BY 10.000\n    Y = (THICKMETAL_F4 INTERACT PADF4) AND X\n    Z = Y OR (HOLES Y)\n    EXT Z < 5.000 SPACE\n    ']

['R1_F5', '@ Rule 1 (Device Class F5) : minimum pad opening window >= 65.000 x 70.000\n      PAD_NOTCH_FILLED = EXTENT_PADF5 OR (EXT PADF5 <= 3.000 NOTCH REGION)\n    BPADR    = NOT RECTANGLE PAD_NOTCH_FILLED >= 65.000 BY >=70.000\n      BWPADP   = INT PAD_NOTCH_FILLED < 65.000 REGION OPPOSITE ABUT>0<90\n      GWPADP   = PAD_NOTCH_FILLED OUTSIDE BWPADP\n    BLPADP:1 = INT [GWPADP] < 70.000 OPPOSITE ABUT>0<90\n      BLPADP   = GWPADP WITH EDGE BLPADP:1 >2\n      BPADR OR ( BWPADP OR BLPADP )\n    ']

['R1imp_F5', '@  Rule R1imp (Device Class F5) : 45 degrees notches are forbidden on pad opening\n    X = ANGLE (EXTENT_PADF5 NOT PADF5) ==45\n    (EXTENT_PADF5 NOT PADF5) WITH EDGE X >1\n    ']

['R3_F5', '@ Rule 3 (Device Class F5) : maximum size of chamfer in the corner of pad is 10.000um in both direction\n    X= EXTENT_PADF5 NOT PADF5\n    Y = COINCIDENT EDGE X EXTENT_PADF5\n    LENGTH Y > 10.000\n    ']

['RA_F5', '@ Rule A (Device Class F5) : upper metal min enclosure of nitride 5.000\n      ENC PADF5 THICKMETAL_F5 < 4.995 OUTSIDE ALSO\n    ']

['RC_F5', '@ Rule C (Device Class F5) : min Al to Al distance : 5.000\n      X = SIZE EXTENT_PADF5 BY 10.000\n    Y = (THICKMETAL_F5 INTERACT PADF5) AND X\n    Z = Y OR (HOLES Y)\n    EXT Z < 5.000 SPACE\n    ']

['R1_F9', '@ Rule 1 (Device Class F9) : minimum pad opening window >= 125.000 x 125.000\n      PAD_NOTCH_FILLED = EXTENT_PADF9 OR (EXT PADF9 <= 3.000 NOTCH REGION)\n    BPADR    = NOT RECTANGLE PAD_NOTCH_FILLED >= 125.000 BY >=125.000\n      BWPADP   = INT PAD_NOTCH_FILLED < 125.000 REGION OPPOSITE ABUT>0<90\n      GWPADP   = PAD_NOTCH_FILLED OUTSIDE BWPADP\n    BLPADP:1 = INT [GWPADP] < 125.000 OPPOSITE ABUT>0<90\n      BLPADP   = GWPADP WITH EDGE BLPADP:1 >2\n      BPADR OR ( BWPADP OR BLPADP )\n    ']

['R1imp_F9', '@  Rule R1imp (Device Class F9) : 45 degrees notches are forbidden on pad opening\n    X = ANGLE (EXTENT_PADF9 NOT PADF9) ==45\n    (EXTENT_PADF9 NOT PADF9) WITH EDGE X >1\n    ']

['R3_F9', '@ Rule 3 (Device Class F9) : maximum size of chamfer in the corner of pad is 10.000um in both direction\n    X= EXTENT_PADF9 NOT PADF9\n    Y = COINCIDENT EDGE X EXTENT_PADF9\n    LENGTH Y > 10.000\n    ']

['RA_F9', '@ Rule A (Device Class F9) : upper metal min enclosure of nitride 5.000\n      ENC PADF9 THICKMETAL_F9 < 4.995 OUTSIDE ALSO\n    ']

['RC_F9', '@ Rule C (Device Class F9) : min Al to Al distance : 15.000\n      X = SIZE EXTENT_PADF9 BY 10.000\n    Y = (THICKMETAL_F9 INTERACT PADF9) AND X\n    Z = Y OR (HOLES Y)\n    EXT Z < 15.000 SPACE\n    ']

['R1_F10_E1s', '@ Rule 1 (Device Class F10_E1s) : minimum pad opening window >= 72.900 x 72.900\n      PAD_NOTCH_FILLED = EXTENT_PADF10_E1s OR (EXT PADF10_E1s <= 3.000 NOTCH REGION)\n    BPADR    = NOT RECTANGLE PAD_NOTCH_FILLED >= 72.900 BY >=72.900\n      BWPADP   = INT PAD_NOTCH_FILLED < 72.900 REGION OPPOSITE ABUT>0<90\n      GWPADP   = PAD_NOTCH_FILLED OUTSIDE BWPADP\n    BLPADP:1 = INT [GWPADP] < 72.900 OPPOSITE ABUT>0<90\n      BLPADP   = GWPADP WITH EDGE BLPADP:1 >2\n      BPADR OR ( BWPADP OR BLPADP )\n    ']

['R1imp_F10_E1s', '@  Rule R1imp (Device Class F10_E1s) : 45 degrees notches are forbidden on pad opening\n    X = ANGLE (EXTENT_PADF10_E1s NOT PADF10_E1s) ==45\n    (EXTENT_PADF10_E1s NOT PADF10_E1s) WITH EDGE X >1\n    ']

['R3_F10_E1s', '@ Rule 3 (Device Class F10_E1s) : maximum size of chamfer in the corner of pad is 11.700um in both direction\n    X= EXTENT_PADF10_E1s NOT PADF10_E1s\n    Y = COINCIDENT EDGE X EXTENT_PADF10_E1s\n    LENGTH Y > 11.700\n    ']

['RA_F10_E1s', '@ Rule A (Device Class F10_E1s) : upper metal min enclosure of nitride 1.800\n      ENC PADF10_E1s THICKMETAL_F10_E1s < 1.795 OUTSIDE ALSO\n    ']

['RC_F10_E1s', '@ Rule C (Device Class F10_E1s) : min Al to Al distance : 13.500\n      X = SIZE EXTENT_PADF10_E1s BY 10.800\n    Y = (THICKMETAL_F10_E1s INTERACT PADF10_E1s) AND X\n    Z = Y OR (HOLES Y)\n    EXT Z < 13.500 SPACE\n    ']

['R1_G1', '@ Rule 1 (Device Class G1) : minimum pad opening window >= 65.000 x 70.000\n      PAD_NOTCH_FILLED = EXTENT_PADG1 OR (EXT PADG1 <= 3.000 NOTCH REGION)\n    BPADR    = NOT RECTANGLE PAD_NOTCH_FILLED >= 65.000 BY >=70.000\n      BWPADP   = INT PAD_NOTCH_FILLED < 65.000 REGION OPPOSITE ABUT>0<90\n      GWPADP   = PAD_NOTCH_FILLED OUTSIDE BWPADP\n    BLPADP:1 = INT [GWPADP] < 70.000 OPPOSITE ABUT>0<90\n      BLPADP   = GWPADP WITH EDGE BLPADP:1 >2\n      BPADR OR ( BWPADP OR BLPADP )\n    ']

['R1imp_G1', '@  Rule R1imp (Device Class G1) : 45 degrees notches are forbidden on pad opening\n    X = ANGLE (EXTENT_PADG1 NOT PADG1) ==45\n    (EXTENT_PADG1 NOT PADG1) WITH EDGE X >1\n    ']

['R3_G1', '@ Rule 3 (Device Class G1) : maximum size of chamfer in the corner of pad is 10.000um in both direction\n    X= EXTENT_PADG1 NOT PADG1\n    Y = COINCIDENT EDGE X EXTENT_PADG1\n    LENGTH Y > 10.000\n    ']

['RA_G1', '@ Rule A (Device Class G1) : upper metal min enclosure of nitride 5.000\n      ENC PADG1 THICKMETAL_G1 < 4.995 OUTSIDE ALSO\n    ']

['RC_G1', '@ Rule C (Device Class G1) : min Al to Al distance : 5.000\n      X = SIZE EXTENT_PADG1 BY 8.000\n    Y = (THICKMETAL_G1 INTERACT PADG1) AND X\n    Z = Y OR (HOLES Y)\n    EXT Z < 5.000 SPACE\n    ']

['R1_G2', '@ Rule 1 (Device Class G2) : minimum pad opening window >= 71.000 x 76.000\n      PAD_NOTCH_FILLED = EXTENT_PADG2 OR (EXT PADG2 <= 3.000 NOTCH REGION)\n    BPADR    = NOT RECTANGLE PAD_NOTCH_FILLED >= 71.000 BY >=76.000\n      BWPADP   = INT PAD_NOTCH_FILLED < 71.000 REGION OPPOSITE ABUT>0<90\n      GWPADP   = PAD_NOTCH_FILLED OUTSIDE BWPADP\n    BLPADP:1 = INT [GWPADP] < 76.000 OPPOSITE ABUT>0<90\n      BLPADP   = GWPADP WITH EDGE BLPADP:1 >2\n      BPADR OR ( BWPADP OR BLPADP )\n    ']

['R1imp_G2', '@  Rule R1imp (Device Class G2) : 45 degrees notches are forbidden on pad opening\n    X = ANGLE (EXTENT_PADG2 NOT PADG2) ==45\n    (EXTENT_PADG2 NOT PADG2) WITH EDGE X >1\n    ']

['R3_G2', '@ Rule 3 (Device Class G2) : maximum size of chamfer in the corner of pad is 10.000um in both direction\n    X= EXTENT_PADG2 NOT PADG2\n    Y = COINCIDENT EDGE X EXTENT_PADG2\n    LENGTH Y > 10.000\n    ']

['RA_G2', '@ Rule A (Device Class G2) : upper metal min enclosure of nitride 2.000\n      ENC PADG2 THICKMETAL_G2 < 1.995 OUTSIDE ALSO\n    ']

['RC_G2', '@ Rule C (Device Class G2) : min Al to Al distance : 5.000\n      X = SIZE EXTENT_PADG2 BY 7.000\n    Y = (THICKMETAL_G2 INTERACT PADG2) AND X\n    Z = Y OR (HOLES Y)\n    EXT Z < 5.000 SPACE\n    ']

['R1_H1', '@ Rule 1 (Device Class H1) : minimum pad opening window >= 55.000 x 70.000\n      PAD_NOTCH_FILLED = EXTENT_PADH1 OR (EXT PADH1 <= 3.000 NOTCH REGION)\n    BPADR    = NOT RECTANGLE PAD_NOTCH_FILLED >= 55.000 BY >=70.000\n      BWPADP   = INT PAD_NOTCH_FILLED < 55.000 REGION OPPOSITE ABUT>0<90\n      GWPADP   = PAD_NOTCH_FILLED OUTSIDE BWPADP\n    BLPADP:1 = INT [GWPADP] < 70.000 OPPOSITE ABUT>0<90\n      BLPADP   = GWPADP WITH EDGE BLPADP:1 >2\n      BPADR OR ( BWPADP OR BLPADP )\n    ']

['R1imp_H1', '@  Rule R1imp (Device Class H1) : 45 degrees notches are forbidden on pad opening\n    X = ANGLE (EXTENT_PADH1 NOT PADH1) ==45\n    (EXTENT_PADH1 NOT PADH1) WITH EDGE X >1\n    ']

['R3_H1', '@ Rule 3 (Device Class H1) : maximum size of chamfer in the corner of pad is 10.000um in both direction\n    X= EXTENT_PADH1 NOT PADH1\n    Y = COINCIDENT EDGE X EXTENT_PADH1\n    LENGTH Y > 10.000\n    ']

['RA_H1', '@ Rule A (Device Class H1) : upper metal min enclosure of nitride 2.000\n      ENC PADH1 THICKMETAL_H1 < 1.995 OUTSIDE ALSO\n    ']

['RC_H1', '@ Rule C (Device Class H1) : min Al to Al distance : 2.000\n      X = SIZE EXTENT_PADH1 BY 4.000\n    Y = (THICKMETAL_H1 INTERACT PADH1) AND X\n    Z = Y OR (HOLES Y)\n    EXT Z < 2.000 SPACE\n    ']

['R1_H2', '@ Rule 1 (Device Class H2) : minimum pad opening window >= 60.000 x 73.000\n      PAD_NOTCH_FILLED = EXTENT_PADH2 OR (EXT PADH2 <= 3.000 NOTCH REGION)\n    BPADR    = NOT RECTANGLE PAD_NOTCH_FILLED >= 60.000 BY >=73.000\n      BWPADP   = INT PAD_NOTCH_FILLED < 60.000 REGION OPPOSITE ABUT>0<90\n      GWPADP   = PAD_NOTCH_FILLED OUTSIDE BWPADP\n    BLPADP:1 = INT [GWPADP] < 73.000 OPPOSITE ABUT>0<90\n      BLPADP   = GWPADP WITH EDGE BLPADP:1 >2\n      BPADR OR ( BWPADP OR BLPADP )\n    ']

['R1imp_H2', '@  Rule R1imp (Device Class H2) : 45 degrees notches are forbidden on pad opening\n    X = ANGLE (EXTENT_PADH2 NOT PADH2) ==45\n    (EXTENT_PADH2 NOT PADH2) WITH EDGE X >1\n    ']

['R3_H2', '@ Rule 3 (Device Class H2) : maximum size of chamfer in the corner of pad is 10.000um in both direction\n    X= EXTENT_PADH2 NOT PADH2\n    Y = COINCIDENT EDGE X EXTENT_PADH2\n    LENGTH Y > 10.000\n    ']

['RA_H2', '@ Rule A (Device Class H2) : upper metal min enclosure of nitride 1.500\n      ENC PADH2 THICKMETAL_H2 < 1.495 OUTSIDE ALSO\n    ']

['RC_H2', '@ Rule C (Device Class H2) : min Al to Al distance : 2.000\n      X = SIZE EXTENT_PADH2 BY 3.500\n    Y = (THICKMETAL_H2 INTERACT PADH2) AND X\n    Z = Y OR (HOLES Y)\n    EXT Z < 2.000 SPACE\n    ']

['R1_H3_F1s', '@ Rule 1 (Device Class H3_F1s) : minimum pad opening window >= 62.100 x 72.000\n      PAD_NOTCH_FILLED = EXTENT_PADH3_F1s OR (EXT PADH3_F1s <= 3.000 NOTCH REGION)\n    BPADR    = NOT RECTANGLE PAD_NOTCH_FILLED >= 62.100 BY >=72.000\n      BWPADP   = INT PAD_NOTCH_FILLED < 62.100 REGION OPPOSITE ABUT>0<90\n      GWPADP   = PAD_NOTCH_FILLED OUTSIDE BWPADP\n    BLPADP:1 = INT [GWPADP] < 72.000 OPPOSITE ABUT>0<90\n      BLPADP   = GWPADP WITH EDGE BLPADP:1 >2\n      BPADR OR ( BWPADP OR BLPADP )\n    ']

['R1imp_H3_F1s', '@  Rule R1imp (Device Class H3_F1s) : 45 degrees notches are forbidden on pad opening\n    X = ANGLE (EXTENT_PADH3_F1s NOT PADH3_F1s) ==45\n    (EXTENT_PADH3_F1s NOT PADH3_F1s) WITH EDGE X >1\n    ']

['R3_H3_F1s', '@ Rule 3 (Device Class H3_F1s) : maximum size of chamfer in the corner of pad is 9.000um in both direction\n    X= EXTENT_PADH3_F1s NOT PADH3_F1s\n    Y = COINCIDENT EDGE X EXTENT_PADH3_F1s\n    LENGTH Y > 9.000\n    ']

['RA_H3_F1s', '@ Rule A (Device Class H3_F1s) : upper metal min enclosure of nitride 1.800\n      ENC PADH3_F1s THICKMETAL_H3_F1s < 1.795 OUTSIDE ALSO\n    ']

['RC_H3_F1s', '@ Rule C (Device Class H3_F1s) : min Al to Al distance : 4.500\n      X = SIZE EXTENT_PADH3_F1s BY 4.500\n    Y = (THICKMETAL_H3_F1s INTERACT PADH3_F1s) AND X\n    Z = Y OR (HOLES Y)\n    EXT Z < 4.500 SPACE\n    ']

['R1_H4', '@ Rule 1 (Device Class H4) : minimum pad opening window >= 59.000 x 123.000\n      PAD_NOTCH_FILLED = EXTENT_PADH4 OR (EXT PADH4 <= 3.000 NOTCH REGION)\n    BPADR    = NOT RECTANGLE PAD_NOTCH_FILLED >= 59.000 BY >=123.000\n      BWPADP   = INT PAD_NOTCH_FILLED < 59.000 REGION OPPOSITE ABUT>0<90\n      GWPADP   = PAD_NOTCH_FILLED OUTSIDE BWPADP\n    BLPADP:1 = INT [GWPADP] < 123.000 OPPOSITE ABUT>0<90\n      BLPADP   = GWPADP WITH EDGE BLPADP:1 >2\n      BPADR OR ( BWPADP OR BLPADP )\n    ']

['R1imp_H4', '@  Rule R1imp (Device Class H4) : 45 degrees notches are forbidden on pad opening\n    X = ANGLE (EXTENT_PADH4 NOT PADH4) ==45\n    (EXTENT_PADH4 NOT PADH4) WITH EDGE X >1\n    ']

['R3_H4', '@ Rule 3 (Device Class H4) : maximum size of chamfer in the corner of pad is 10.000um in both direction\n    X= EXTENT_PADH4 NOT PADH4\n    Y = COINCIDENT EDGE X EXTENT_PADH4\n    LENGTH Y > 10.000\n    ']

['RA_H4', '@ Rule A (Device Class H4) : upper metal min enclosure of nitride 2.000\n      ENC PADH4 THICKMETAL_H4 < 1.995 OUTSIDE ALSO\n    ']

['RC_H4', '@ Rule C (Device Class H4) : min Al to Al distance : 2.000\n      X = SIZE EXTENT_PADH4 BY 4.000\n    Y = (THICKMETAL_H4 INTERACT PADH4) AND X\n    Z = Y OR (HOLES Y)\n    EXT Z < 2.000 SPACE\n    ']

['R1_H5', '@ Rule 1 (Device Class H5) : minimum pad opening window >= 59.000 x 108.000\n      PAD_NOTCH_FILLED = EXTENT_PADH5 OR (EXT PADH5 <= 3.000 NOTCH REGION)\n    BPADR    = NOT RECTANGLE PAD_NOTCH_FILLED >= 59.000 BY >=108.000\n      BWPADP   = INT PAD_NOTCH_FILLED < 59.000 REGION OPPOSITE ABUT>0<90\n      GWPADP   = PAD_NOTCH_FILLED OUTSIDE BWPADP\n    BLPADP:1 = INT [GWPADP] < 108.000 OPPOSITE ABUT>0<90\n      BLPADP   = GWPADP WITH EDGE BLPADP:1 >2\n      BPADR OR ( BWPADP OR BLPADP )\n    ']

['R1imp_H5', '@  Rule R1imp (Device Class H5) : 45 degrees notches are forbidden on pad opening\n    X = ANGLE (EXTENT_PADH5 NOT PADH5) ==45\n    (EXTENT_PADH5 NOT PADH5) WITH EDGE X >1\n    ']

['R3_H5', '@ Rule 3 (Device Class H5) : maximum size of chamfer in the corner of pad is 10.000um in both direction\n    X= EXTENT_PADH5 NOT PADH5\n    Y = COINCIDENT EDGE X EXTENT_PADH5\n    LENGTH Y > 10.000\n    ']

['RA_H5', '@ Rule A (Device Class H5) : upper metal min enclosure of nitride 2.000\n      ENC PADH5 THICKMETAL_H5 < 1.995 OUTSIDE ALSO\n    ']

['RC_H5', '@ Rule C (Device Class H5) : min Al to Al distance : 2.000\n      X = SIZE EXTENT_PADH5 BY 4.000\n    Y = (THICKMETAL_H5 INTERACT PADH5) AND X\n    Z = Y OR (HOLES Y)\n    EXT Z < 2.000 SPACE\n    ']

['R1_J1', '@ Rule 1 (Device Class J1) : minimum pad opening window >= 65.000 x 70.000\n      PAD_NOTCH_FILLED = EXTENT_PADJ1 OR (EXT PADJ1 <= 3.000 NOTCH REGION)\n    BPADR    = NOT RECTANGLE PAD_NOTCH_FILLED >= 65.000 BY >=70.000\n      BWPADP   = INT PAD_NOTCH_FILLED < 65.000 REGION OPPOSITE ABUT>0<90\n      GWPADP   = PAD_NOTCH_FILLED OUTSIDE BWPADP\n    BLPADP:1 = INT [GWPADP] < 70.000 OPPOSITE ABUT>0<90\n      BLPADP   = GWPADP WITH EDGE BLPADP:1 >2\n      BPADR OR ( BWPADP OR BLPADP )\n    ']

['R1imp_J1', '@  Rule R1imp (Device Class J1) : 45 degrees notches are forbidden on pad opening\n    X = ANGLE (EXTENT_PADJ1 NOT PADJ1) ==45\n    (EXTENT_PADJ1 NOT PADJ1) WITH EDGE X >1\n    ']

['R3_J1', '@ Rule 3 (Device Class J1) : maximum size of chamfer in the corner of pad is 10.000um in both direction\n    X= EXTENT_PADJ1 NOT PADJ1\n    Y = COINCIDENT EDGE X EXTENT_PADJ1\n    LENGTH Y > 10.000\n    ']

['RA_J1', '@ Rule A (Device Class J1) : upper metal min enclosure of nitride 3.000\n      ENC PADJ1 THICKMETAL_J1 < 2.995 OUTSIDE ALSO\n    ']

['RC_J1', '@ Rule C (Device Class J1) : min Al to Al distance : 9.000\n      X = SIZE EXTENT_PADJ1 BY 5.000\n    Y = (THICKMETAL_J1 INTERACT PADJ1) AND X\n    Z = Y OR (HOLES Y)\n    EXT Z < 9.000 SPACE\n    ']

['R1_J2_G1s', '@ Rule 1 (Device Class J2_G1s) : minimum pad opening window >= 63.900 x 68.400\n      PAD_NOTCH_FILLED = EXTENT_PADJ2_G1s OR (EXT PADJ2_G1s <= 3.000 NOTCH REGION)\n    BPADR    = NOT RECTANGLE PAD_NOTCH_FILLED >= 63.900 BY >=68.400\n      BWPADP   = INT PAD_NOTCH_FILLED < 63.900 REGION OPPOSITE ABUT>0<90\n      GWPADP   = PAD_NOTCH_FILLED OUTSIDE BWPADP\n    BLPADP:1 = INT [GWPADP] < 68.400 OPPOSITE ABUT>0<90\n      BLPADP   = GWPADP WITH EDGE BLPADP:1 >2\n      BPADR OR ( BWPADP OR BLPADP )\n    ']

['R1imp_J2_G1s', '@  Rule R1imp (Device Class J2_G1s) : 45 degrees notches are forbidden on pad opening\n    X = ANGLE (EXTENT_PADJ2_G1s NOT PADJ2_G1s) ==45\n    (EXTENT_PADJ2_G1s NOT PADJ2_G1s) WITH EDGE X >1\n    ']

['R3_J2_G1s', '@ Rule 3 (Device Class J2_G1s) : maximum size of chamfer in the corner of pad is 11.700um in both direction\n    X= EXTENT_PADJ2_G1s NOT PADJ2_G1s\n    Y = COINCIDENT EDGE X EXTENT_PADJ2_G1s\n    LENGTH Y > 11.700\n    ']

['RA_J2_G1s', '@ Rule A (Device Class J2_G1s) : upper metal min enclosure of nitride 1.800\n      ENC PADJ2_G1s THICKMETAL_J2_G1s < 1.795 OUTSIDE ALSO\n    ']

['RC_J2_G1s', '@ Rule C (Device Class J2_G1s) : min Al to Al distance : 4.500\n      X = SIZE EXTENT_PADJ2_G1s BY 4.500\n    Y = (THICKMETAL_J2_G1s INTERACT PADJ2_G1s) AND X\n    Z = Y OR (HOLES Y)\n    EXT Z < 4.500 SPACE\n    ']

['R1_I1', '@ Rule 1 (Device Class I1) : minimum pad opening window >= 44.000 x 70.000\n      PAD_NOTCH_FILLED = EXTENT_PADI1 OR (EXT PADI1 <= 3.000 NOTCH REGION)\n    BPADR    = NOT RECTANGLE PAD_NOTCH_FILLED >= 44.000 BY >=70.000\n      BWPADP   = INT PAD_NOTCH_FILLED < 44.000 REGION OPPOSITE ABUT>0<90\n      GWPADP   = PAD_NOTCH_FILLED OUTSIDE BWPADP\n    BLPADP:1 = INT [GWPADP] < 70.000 OPPOSITE ABUT>0<90\n      BLPADP   = GWPADP WITH EDGE BLPADP:1 >2\n      BPADR OR ( BWPADP OR BLPADP )\n    ']

['R1imp_I1', '@  Rule R1imp (Device Class I1) : 45 degrees notches are forbidden on pad opening\n    X = ANGLE (EXTENT_PADI1 NOT PADI1) ==45\n    (EXTENT_PADI1 NOT PADI1) WITH EDGE X >1\n    ']

['R3_I1', '@ Rule 3 (Device Class I1) : maximum size of chamfer in the corner of pad is 10.000um in both direction\n    X= EXTENT_PADI1 NOT PADI1\n    Y = COINCIDENT EDGE X EXTENT_PADI1\n    LENGTH Y > 10.000\n    ']

['RA_I1', '@ Rule A (Device Class I1) : upper metal min enclosure of nitride 2.000\n      ENC PADI1 THICKMETAL_I1 < 1.995 OUTSIDE ALSO\n    ']

['RC_I1', '@ Rule C (Device Class I1) : min Al to Al distance : 2.000\n      X = SIZE EXTENT_PADI1 BY 4.000\n    Y = (THICKMETAL_I1 INTERACT PADI1) AND X\n    Z = Y OR (HOLES Y)\n    EXT Z < 2.000 SPACE\n    ']

['R1_I2_H1s', '@ Rule 1 (Device Class I2_H1s) : minimum pad opening window >= 53.100 x 80.100\n      PAD_NOTCH_FILLED = EXTENT_PADI2_H1s OR (EXT PADI2_H1s <= 3.000 NOTCH REGION)\n    BPADR    = NOT RECTANGLE PAD_NOTCH_FILLED >= 53.100 BY >=80.100\n      BWPADP   = INT PAD_NOTCH_FILLED < 53.100 REGION OPPOSITE ABUT>0<90\n      GWPADP   = PAD_NOTCH_FILLED OUTSIDE BWPADP\n    BLPADP:1 = INT [GWPADP] < 80.100 OPPOSITE ABUT>0<90\n      BLPADP   = GWPADP WITH EDGE BLPADP:1 >2\n      BPADR OR ( BWPADP OR BLPADP )\n    ']

['R1imp_I2_H1s', '@  Rule R1imp (Device Class I2_H1s) : 45 degrees notches are forbidden on pad opening\n    X = ANGLE (EXTENT_PADI2_H1s NOT PADI2_H1s) ==45\n    (EXTENT_PADI2_H1s NOT PADI2_H1s) WITH EDGE X >1\n    ']

['R3_I2_H1s', '@ Rule 3 (Device Class I2_H1s) : maximum size of chamfer in the corner of pad is 10.000um in both direction\n    X= EXTENT_PADI2_H1s NOT PADI2_H1s\n    Y = COINCIDENT EDGE X EXTENT_PADI2_H1s\n    LENGTH Y > 10.000\n    ']

['RA_I2_H1s', '@ Rule A (Device Class I2_H1s) : upper metal min enclosure of nitride 1.800\n      ENC PADI2_H1s THICKMETAL_I2_H1s < 1.795 OUTSIDE ALSO\n    ']

['RC_I2_H1s', '@ Rule C (Device Class I2_H1s) : min Al to Al distance : 1.800\n      X = SIZE EXTENT_PADI2_H1s BY 3.600\n    Y = (THICKMETAL_I2_H1s INTERACT PADI2_H1s) AND X\n    Z = Y OR (HOLES Y)\n    EXT Z < 1.800 SPACE\n    ']

['R1_I3', '@ Rule 1 (Device Class I3) : minimum pad opening window >= 44.000 x 123.000\n      PAD_NOTCH_FILLED = EXTENT_PADI3 OR (EXT PADI3 <= 3.000 NOTCH REGION)\n    BPADR    = NOT RECTANGLE PAD_NOTCH_FILLED >= 44.000 BY >=123.000\n      BWPADP   = INT PAD_NOTCH_FILLED < 44.000 REGION OPPOSITE ABUT>0<90\n      GWPADP   = PAD_NOTCH_FILLED OUTSIDE BWPADP\n    BLPADP:1 = INT [GWPADP] < 123.000 OPPOSITE ABUT>0<90\n      BLPADP   = GWPADP WITH EDGE BLPADP:1 >2\n      BPADR OR ( BWPADP OR BLPADP )\n    ']

['R1imp_I3', '@  Rule R1imp (Device Class I3) : 45 degrees notches are forbidden on pad opening\n    X = ANGLE (EXTENT_PADI3 NOT PADI3) ==45\n    (EXTENT_PADI3 NOT PADI3) WITH EDGE X >1\n    ']

['R3_I3', '@ Rule 3 (Device Class I3) : maximum size of chamfer in the corner of pad is 10.000um in both direction\n    X= EXTENT_PADI3 NOT PADI3\n    Y = COINCIDENT EDGE X EXTENT_PADI3\n    LENGTH Y > 10.000\n    ']

['RA_I3', '@ Rule A (Device Class I3) : upper metal min enclosure of nitride 2.000\n      ENC PADI3 THICKMETAL_I3 < 1.995 OUTSIDE ALSO\n    ']

['RC_I3', '@ Rule C (Device Class I3) : min Al to Al distance : 2.000\n      X = SIZE EXTENT_PADI3 BY 4.000\n    Y = (THICKMETAL_I3 INTERACT PADI3) AND X\n    Z = Y OR (HOLES Y)\n    EXT Z < 2.000 SPACE\n    ']

['R1_I4', '@ Rule 1 (Device Class I4) : minimum pad opening window >= 44.000 x 108.000\n      PAD_NOTCH_FILLED = EXTENT_PADI4 OR (EXT PADI4 <= 3.000 NOTCH REGION)\n    BPADR    = NOT RECTANGLE PAD_NOTCH_FILLED >= 44.000 BY >=108.000\n      BWPADP   = INT PAD_NOTCH_FILLED < 44.000 REGION OPPOSITE ABUT>0<90\n      GWPADP   = PAD_NOTCH_FILLED OUTSIDE BWPADP\n    BLPADP:1 = INT [GWPADP] < 108.000 OPPOSITE ABUT>0<90\n      BLPADP   = GWPADP WITH EDGE BLPADP:1 >2\n      BPADR OR ( BWPADP OR BLPADP )\n    ']

['R1imp_I4', '@  Rule R1imp (Device Class I4) : 45 degrees notches are forbidden on pad opening\n    X = ANGLE (EXTENT_PADI4 NOT PADI4) ==45\n    (EXTENT_PADI4 NOT PADI4) WITH EDGE X >1\n    ']

['R3_I4', '@ Rule 3 (Device Class I4) : maximum size of chamfer in the corner of pad is 10.000um in both direction\n    X= EXTENT_PADI4 NOT PADI4\n    Y = COINCIDENT EDGE X EXTENT_PADI4\n    LENGTH Y > 10.000\n    ']

['RA_I4', '@ Rule A (Device Class I4) : upper metal min enclosure of nitride 2.000\n      ENC PADI4 THICKMETAL_I4 < 1.995 OUTSIDE ALSO\n    ']

['RC_I4', '@ Rule C (Device Class I4) : min Al to Al distance : 2.000\n      X = SIZE EXTENT_PADI4 BY 4.000\n    Y = (THICKMETAL_I4 INTERACT PADI4) AND X\n    Z = Y OR (HOLES Y)\n    EXT Z < 2.000 SPACE\n    ']

['R1_I5', '@ Rule 1 (Device Class I5) : minimum pad opening window >= 44.000 x 106.320\n      PAD_NOTCH_FILLED = EXTENT_PADI5 OR (EXT PADI5 <= 3.000 NOTCH REGION)\n    BPADR    = NOT RECTANGLE PAD_NOTCH_FILLED >= 44.000 BY >=106.320\n      BWPADP   = INT PAD_NOTCH_FILLED < 44.000 REGION OPPOSITE ABUT>0<90\n      GWPADP   = PAD_NOTCH_FILLED OUTSIDE BWPADP\n    BLPADP:1 = INT [GWPADP] < 106.320 OPPOSITE ABUT>0<90\n      BLPADP   = GWPADP WITH EDGE BLPADP:1 >2\n      BPADR OR ( BWPADP OR BLPADP )\n    ']

['R1imp_I5', '@  Rule R1imp (Device Class I5) : 45 degrees notches are forbidden on pad opening\n    X = ANGLE (EXTENT_PADI5 NOT PADI5) ==45\n    (EXTENT_PADI5 NOT PADI5) WITH EDGE X >1\n    ']

['R3_I5', '@ Rule 3 (Device Class I5) : maximum size of chamfer in the corner of pad is 10.000um in both direction\n    X= EXTENT_PADI5 NOT PADI5\n    Y = COINCIDENT EDGE X EXTENT_PADI5\n    LENGTH Y > 10.000\n    ']

['RA_I5', '@ Rule A (Device Class I5) : upper metal min enclosure of nitride 2.000\n      ENC PADI5 THICKMETAL_I5 < 1.995 OUTSIDE ALSO\n    ']

['RC_I5', '@ Rule C (Device Class I5) : min Al to Al distance : 2.000\n      X = SIZE EXTENT_PADI5 BY 4.000\n    Y = (THICKMETAL_I5 INTERACT PADI5) AND X\n    Z = Y OR (HOLES Y)\n    EXT Z < 2.000 SPACE\n    ']

['R1_I6', '@ Rule 1 (Device Class I6) : minimum pad opening window >= 54.000 x 123.000\n      PAD_NOTCH_FILLED = EXTENT_PADI6 OR (EXT PADI6 <= 3.000 NOTCH REGION)\n    BPADR    = NOT RECTANGLE PAD_NOTCH_FILLED >= 54.000 BY >=123.000\n      BWPADP   = INT PAD_NOTCH_FILLED < 54.000 REGION OPPOSITE ABUT>0<90\n      GWPADP   = PAD_NOTCH_FILLED OUTSIDE BWPADP\n    BLPADP:1 = INT [GWPADP] < 123.000 OPPOSITE ABUT>0<90\n      BLPADP   = GWPADP WITH EDGE BLPADP:1 >2\n      BPADR OR ( BWPADP OR BLPADP )\n    ']

['R1imp_I6', '@  Rule R1imp (Device Class I6) : 45 degrees notches are forbidden on pad opening\n    X = ANGLE (EXTENT_PADI6 NOT PADI6) ==45\n    (EXTENT_PADI6 NOT PADI6) WITH EDGE X >1\n    ']

['R3_I6', '@ Rule 3 (Device Class I6) : maximum size of chamfer in the corner of pad is 10.000um in both direction\n    X= EXTENT_PADI6 NOT PADI6\n    Y = COINCIDENT EDGE X EXTENT_PADI6\n    LENGTH Y > 10.000\n    ']

['RA_I6', '@ Rule A (Device Class I6) : upper metal min enclosure of nitride 2.000\n      ENC PADI6 THICKMETAL_I6 < 1.995 OUTSIDE ALSO\n    ']

['RC_I6', '@ Rule C (Device Class I6) : min Al to Al distance : 2.000\n      X = SIZE EXTENT_PADI6 BY 4.000\n    Y = (THICKMETAL_I6 INTERACT PADI6) AND X\n    Z = Y OR (HOLES Y)\n    EXT Z < 2.000 SPACE\n    ']

['R1_I7', '@ Rule 1 (Device Class I7) : minimum pad opening window >= 54.000 x 108.000\n      PAD_NOTCH_FILLED = EXTENT_PADI7 OR (EXT PADI7 <= 3.000 NOTCH REGION)\n    BPADR    = NOT RECTANGLE PAD_NOTCH_FILLED >= 54.000 BY >=108.000\n      BWPADP   = INT PAD_NOTCH_FILLED < 54.000 REGION OPPOSITE ABUT>0<90\n      GWPADP   = PAD_NOTCH_FILLED OUTSIDE BWPADP\n    BLPADP:1 = INT [GWPADP] < 108.000 OPPOSITE ABUT>0<90\n      BLPADP   = GWPADP WITH EDGE BLPADP:1 >2\n      BPADR OR ( BWPADP OR BLPADP )\n    ']

['R1imp_I7', '@  Rule R1imp (Device Class I7) : 45 degrees notches are forbidden on pad opening\n    X = ANGLE (EXTENT_PADI7 NOT PADI7) ==45\n    (EXTENT_PADI7 NOT PADI7) WITH EDGE X >1\n    ']

['R3_I7', '@ Rule 3 (Device Class I7) : maximum size of chamfer in the corner of pad is 10.000um in both direction\n    X= EXTENT_PADI7 NOT PADI7\n    Y = COINCIDENT EDGE X EXTENT_PADI7\n    LENGTH Y > 10.000\n    ']

['RA_I7', '@ Rule A (Device Class I7) : upper metal min enclosure of nitride 2.000\n      ENC PADI7 THICKMETAL_I7 < 1.995 OUTSIDE ALSO\n    ']

['RC_I7', '@ Rule C (Device Class I7) : min Al to Al distance : 2.000\n      X = SIZE EXTENT_PADI7 BY 4.000\n    Y = (THICKMETAL_I7 INTERACT PADI7) AND X\n    Z = Y OR (HOLES Y)\n    EXT Z < 2.000 SPACE\n    ']

['R1_I8', '@ Rule 1 (Device Class I8) : minimum pad opening window >= 52.000 x 122.000\n      PAD_NOTCH_FILLED = EXTENT_PADI8 OR (EXT PADI8 <= 3.000 NOTCH REGION)\n    BPADR    = NOT RECTANGLE PAD_NOTCH_FILLED >= 52.000 BY >=122.000\n      BWPADP   = INT PAD_NOTCH_FILLED < 52.000 REGION OPPOSITE ABUT>0<90\n      GWPADP   = PAD_NOTCH_FILLED OUTSIDE BWPADP\n    BLPADP:1 = INT [GWPADP] < 122.000 OPPOSITE ABUT>0<90\n      BLPADP   = GWPADP WITH EDGE BLPADP:1 >2\n      BPADR OR ( BWPADP OR BLPADP )\n    ']

['R1imp_I8', '@  Rule R1imp (Device Class I8) : 45 degrees notches are forbidden on pad opening\n    X = ANGLE (EXTENT_PADI8 NOT PADI8) ==45\n    (EXTENT_PADI8 NOT PADI8) WITH EDGE X >1\n    ']

['R3_I8', '@ Rule 3 (Device Class I8) : maximum size of chamfer in the corner of pad is 10.000um in both direction\n    X= EXTENT_PADI8 NOT PADI8\n    Y = COINCIDENT EDGE X EXTENT_PADI8\n    LENGTH Y > 10.000\n    ']

['RA_I8', '@ Rule A (Device Class I8) : upper metal min enclosure of nitride 1.400\n      ENC PADI8 THICKMETAL_I8 < 1.395 OUTSIDE ALSO\n    ']

['RC_I8', '@ Rule C (Device Class I8) : min Al to Al distance : 2.000\n      X = SIZE EXTENT_PADI8 BY 4.000\n    Y = (THICKMETAL_I8 INTERACT PADI8) AND X\n    Z = Y OR (HOLES Y)\n    EXT Z < 2.000 SPACE\n    ']

['R1_K1', '@ Rule 1 (Device Class K1) : minimum pad opening window >= 34.000 x 108.000\n      PAD_NOTCH_FILLED = EXTENT_PADK1 OR (EXT PADK1 <= 3.000 NOTCH REGION)\n    BPADR    = NOT RECTANGLE PAD_NOTCH_FILLED >= 34.000 BY >=108.000\n      BWPADP   = INT PAD_NOTCH_FILLED < 34.000 REGION OPPOSITE ABUT>0<90\n      GWPADP   = PAD_NOTCH_FILLED OUTSIDE BWPADP\n    BLPADP:1 = INT [GWPADP] < 108.000 OPPOSITE ABUT>0<90\n      BLPADP   = GWPADP WITH EDGE BLPADP:1 >2\n      BPADR OR ( BWPADP OR BLPADP )\n    ']

['R1imp_K1', '@  Rule R1imp (Device Class K1) : 45 degrees notches are forbidden on pad opening\n    X = ANGLE (EXTENT_PADK1 NOT PADK1) ==45\n    (EXTENT_PADK1 NOT PADK1) WITH EDGE X >1\n    ']

['R3_K1', '@ Rule 3 (Device Class K1) : maximum size of chamfer in the corner of pad is 10.000um in both direction\n    X= EXTENT_PADK1 NOT PADK1\n    Y = COINCIDENT EDGE X EXTENT_PADK1\n    LENGTH Y > 10.000\n    ']

['RA_K1', '@ Rule A (Device Class K1) : upper metal min enclosure of nitride 2.000\n      ENC PADK1 THICKMETAL_K1 < 1.995 OUTSIDE ALSO\n    ']

['RC_K1', '@ Rule C (Device Class K1) : min Al to Al distance : 2.000\n      X = SIZE EXTENT_PADK1 BY 4.000\n    Y = (THICKMETAL_K1 INTERACT PADK1) AND X\n    Z = Y OR (HOLES Y)\n    EXT Z < 2.000 SPACE\n    ']

['R1_M2_J1s', '@ Rule 1 (Device Class M2_J1s) : minimum pad opening window >= 58.500 x 80.100\n      PAD_NOTCH_FILLED = EXTENT_PADM2_J1s OR (EXT PADM2_J1s <= 3.000 NOTCH REGION)\n    BPADR    = NOT RECTANGLE PAD_NOTCH_FILLED >= 58.500 BY >=80.100\n      BWPADP   = INT PAD_NOTCH_FILLED < 58.500 REGION OPPOSITE ABUT>0<90\n      GWPADP   = PAD_NOTCH_FILLED OUTSIDE BWPADP\n    BLPADP:1 = INT [GWPADP] < 80.100 OPPOSITE ABUT>0<90\n      BLPADP   = GWPADP WITH EDGE BLPADP:1 >2\n      BPADR OR ( BWPADP OR BLPADP )\n    ']

['R1imp_M2_J1s', '@  Rule R1imp (Device Class M2_J1s) : 45 degrees notches are forbidden on pad opening\n    X = ANGLE (EXTENT_PADM2_J1s NOT PADM2_J1s) ==45\n    (EXTENT_PADM2_J1s NOT PADM2_J1s) WITH EDGE X >1\n    ']

['R3_M2_J1s', '@ Rule 3 (Device Class M2_J1s) : maximum size of chamfer in the corner of pad is 10.000um in both direction\n    X= EXTENT_PADM2_J1s NOT PADM2_J1s\n    Y = COINCIDENT EDGE X EXTENT_PADM2_J1s\n    LENGTH Y > 10.000\n    ']

['RA_M2_J1s', '@ Rule A (Device Class M2_J1s) : upper metal min enclosure of nitride 2.700\n      ENC PADM2_J1s THICKMETAL_M2_J1s < 2.695 OUTSIDE ALSO\n    ']

['RC_M2_J1s', '@ Rule C (Device Class M2_J1s) : min Al to Al distance : 8.100\n      X = SIZE EXTENT_PADM2_J1s BY 4.500\n    Y = (THICKMETAL_M2_J1s INTERACT PADM2_J1s) AND X\n    Z = Y OR (HOLES Y)\n    EXT Z < 8.100 SPACE\n    ']

['R1_M3', '@ Rule 1 (Device Class M3) : minimum pad opening window >= 54.000 x 123.000\n      PAD_NOTCH_FILLED = EXTENT_PADM3 OR (EXT PADM3 <= 3.000 NOTCH REGION)\n    BPADR    = NOT RECTANGLE PAD_NOTCH_FILLED >= 54.000 BY >=123.000\n      BWPADP   = INT PAD_NOTCH_FILLED < 54.000 REGION OPPOSITE ABUT>0<90\n      GWPADP   = PAD_NOTCH_FILLED OUTSIDE BWPADP\n    BLPADP:1 = INT [GWPADP] < 123.000 OPPOSITE ABUT>0<90\n      BLPADP   = GWPADP WITH EDGE BLPADP:1 >2\n      BPADR OR ( BWPADP OR BLPADP )\n    ']

['R1imp_M3', '@  Rule R1imp (Device Class M3) : 45 degrees notches are forbidden on pad opening\n    X = ANGLE (EXTENT_PADM3 NOT PADM3) ==45\n    (EXTENT_PADM3 NOT PADM3) WITH EDGE X >1\n    ']

['R3_M3', '@ Rule 3 (Device Class M3) : maximum size of chamfer in the corner of pad is 10.000um in both direction\n    X= EXTENT_PADM3 NOT PADM3\n    Y = COINCIDENT EDGE X EXTENT_PADM3\n    LENGTH Y > 10.000\n    ']

['RA_M3', '@ Rule A (Device Class M3) : upper metal min enclosure of nitride 2.000\n      ENC PADM3 THICKMETAL_M3 < 1.995 OUTSIDE ALSO\n    ']

['RC_M3', '@ Rule C (Device Class M3) : min Al to Al distance : 2.000\n      X = SIZE EXTENT_PADM3 BY 4.000\n    Y = (THICKMETAL_M3 INTERACT PADM3) AND X\n    Z = Y OR (HOLES Y)\n    EXT Z < 2.000 SPACE\n    ']

['R1_M4', '@ Rule 1 (Device Class M4) : minimum pad opening window >= 54.000 x 108.000\n      PAD_NOTCH_FILLED = EXTENT_PADM4 OR (EXT PADM4 <= 3.000 NOTCH REGION)\n    BPADR    = NOT RECTANGLE PAD_NOTCH_FILLED >= 54.000 BY >=108.000\n      BWPADP   = INT PAD_NOTCH_FILLED < 54.000 REGION OPPOSITE ABUT>0<90\n      GWPADP   = PAD_NOTCH_FILLED OUTSIDE BWPADP\n    BLPADP:1 = INT [GWPADP] < 108.000 OPPOSITE ABUT>0<90\n      BLPADP   = GWPADP WITH EDGE BLPADP:1 >2\n      BPADR OR ( BWPADP OR BLPADP )\n    ']

['R1imp_M4', '@  Rule R1imp (Device Class M4) : 45 degrees notches are forbidden on pad opening\n    X = ANGLE (EXTENT_PADM4 NOT PADM4) ==45\n    (EXTENT_PADM4 NOT PADM4) WITH EDGE X >1\n    ']

['R3_M4', '@ Rule 3 (Device Class M4) : maximum size of chamfer in the corner of pad is 10.000um in both direction\n    X= EXTENT_PADM4 NOT PADM4\n    Y = COINCIDENT EDGE X EXTENT_PADM4\n    LENGTH Y > 10.000\n    ']

['RA_M4', '@ Rule A (Device Class M4) : upper metal min enclosure of nitride 2.000\n      ENC PADM4 THICKMETAL_M4 < 1.995 OUTSIDE ALSO\n    ']

['RC_M4', '@ Rule C (Device Class M4) : min Al to Al distance : 2.000\n      X = SIZE EXTENT_PADM4 BY 4.000\n    Y = (THICKMETAL_M4 INTERACT PADM4) AND X\n    Z = Y OR (HOLES Y)\n    EXT Z < 2.000 SPACE\n    ']

['R1_N1', '@ Rule 1 (Device Class N1) : minimum pad opening window >= 44.000 x 108.000\n      PAD_NOTCH_FILLED = EXTENT_PADN1 OR (EXT PADN1 <= 3.000 NOTCH REGION)\n    BPADR    = NOT RECTANGLE PAD_NOTCH_FILLED >= 44.000 BY >=108.000\n      BWPADP   = INT PAD_NOTCH_FILLED < 44.000 REGION OPPOSITE ABUT>0<90\n      GWPADP   = PAD_NOTCH_FILLED OUTSIDE BWPADP\n    BLPADP:1 = INT [GWPADP] < 108.000 OPPOSITE ABUT>0<90\n      BLPADP   = GWPADP WITH EDGE BLPADP:1 >2\n      BPADR OR ( BWPADP OR BLPADP )\n    ']

['R1imp_N1', '@  Rule R1imp (Device Class N1) : 45 degrees notches are forbidden on pad opening\n    X = ANGLE (EXTENT_PADN1 NOT PADN1) ==45\n    (EXTENT_PADN1 NOT PADN1) WITH EDGE X >1\n    ']

['R3_N1', '@ Rule 3 (Device Class N1) : maximum size of chamfer in the corner of pad is 10.000um in both direction\n    X= EXTENT_PADN1 NOT PADN1\n    Y = COINCIDENT EDGE X EXTENT_PADN1\n    LENGTH Y > 10.000\n    ']

['RA_N1', '@ Rule A (Device Class N1) : upper metal min enclosure of nitride 2.000\n      ENC PADN1 THICKMETAL_N1 < 1.995 OUTSIDE ALSO\n    ']

['RC_N1', '@ Rule C (Device Class N1) : min Al to Al distance : 2.000\n      X = SIZE EXTENT_PADN1 BY 4.000\n    Y = (THICKMETAL_N1 INTERACT PADN1) AND X\n    Z = Y OR (HOLES Y)\n    EXT Z < 2.000 SPACE\n    ']

['RB_B1', '@ Rule RB_B1 : Bond pad distance to any external edge of sealring >= 22.000\n    Y = SEALRING OR (HOLES SEALRING)\n    ENC PADB1 Y < 22.000 ABUT<90 SINGULAR\n    ']

['RB_B2', '@ Rule RB_B2 : Bond pad distance to any external edge of sealring >= 22.000\n    Y = SEALRING OR (HOLES SEALRING)\n    ENC PADB2 Y < 22.000 ABUT<90 SINGULAR\n    ']

['RB_B3', '@ Rule RB_B3 : Bond pad distance to any external edge of sealring >= 22.000\n    Y = SEALRING OR (HOLES SEALRING)\n    ENC PADB3 Y < 22.000 ABUT<90 SINGULAR\n    ']

['RB_B4', '@ Rule RB_B4 : Bond pad distance to any external edge of sealring >= 22.000\n    Y = SEALRING OR (HOLES SEALRING)\n    ENC PADB4 Y < 22.000 ABUT<90 SINGULAR\n    ']

['RB_C1', '@ Rule RB_C1 : Bond pad distance to any external edge of sealring >= 22.000\n    Y = SEALRING OR (HOLES SEALRING)\n    ENC PADC1 Y < 22.000 ABUT<90 SINGULAR\n    ']

['RB_C2', '@ Rule RB_C2 : Bond pad distance to any external edge of sealring >= 22.000\n    Y = SEALRING OR (HOLES SEALRING)\n    ENC PADC2 Y < 22.000 ABUT<90 SINGULAR\n    ']

['RB_C3', '@ Rule RB_C3 : Bond pad distance to any external edge of sealring >= 22.000\n    Y = SEALRING OR (HOLES SEALRING)\n    ENC PADC3 Y < 22.000 ABUT<90 SINGULAR\n    ']

['RB_C4', '@ Rule RB_C4 : Bond pad distance to any external edge of sealring >= 22.000\n    Y = SEALRING OR (HOLES SEALRING)\n    ENC PADC4 Y < 22.000 ABUT<90 SINGULAR\n    ']

['RB_C5', '@ Rule RB_C5 : Bond pad distance to any external edge of sealring >= 22.000\n    Y = SEALRING OR (HOLES SEALRING)\n    ENC PADC5 Y < 22.000 ABUT<90 SINGULAR\n    ']

['RB_C6', '@ Rule RB_C6 : Bond pad distance to any external edge of sealring >= 22.000\n    Y = SEALRING OR (HOLES SEALRING)\n    ENC PADC6 Y < 22.000 ABUT<90 SINGULAR\n    ']

['RB_C7', '@ Rule RB_C7 : Bond pad distance to any external edge of sealring >= 22.000\n    Y = SEALRING OR (HOLES SEALRING)\n    ENC PADC7 Y < 22.000 ABUT<90 SINGULAR\n    ']

['RB_C8', '@ Rule RB_C8 : Bond pad distance to any external edge of sealring >= 22.000\n    Y = SEALRING OR (HOLES SEALRING)\n    ENC PADC8 Y < 22.000 ABUT<90 SINGULAR\n    ']

['RB_C9', '@ Rule RB_C9 : Bond pad distance to any external edge of sealring >= 22.000\n    Y = SEALRING OR (HOLES SEALRING)\n    ENC PADC9 Y < 22.000 ABUT<90 SINGULAR\n    ']

['RB_C10', '@ Rule RB_C10 : Bond pad distance to any external edge of sealring >= 22.000\n    Y = SEALRING OR (HOLES SEALRING)\n    ENC PADC10 Y < 22.000 ABUT<90 SINGULAR\n    ']

['RB_E1', '@ Rule RB_E1 : Bond pad distance to any external edge of sealring >= 22.000\n    Y = SEALRING OR (HOLES SEALRING)\n    ENC PADE1 Y < 22.000 ABUT<90 SINGULAR\n    ']

['RB_E2', '@ Rule RB_E2 : Bond pad distance to any external edge of sealring >= 22.000\n    Y = SEALRING OR (HOLES SEALRING)\n    ENC PADE2 Y < 22.000 ABUT<90 SINGULAR\n    ']

['RB_F1', '@ Rule RB_F1 : Bond pad distance to any external edge of sealring >= 22.000\n    Y = SEALRING OR (HOLES SEALRING)\n    ENC PADF1 Y < 22.000 ABUT<90 SINGULAR\n    ']

['RB_F2', '@ Rule RB_F2 : Bond pad distance to any external edge of sealring >= 22.000\n    Y = SEALRING OR (HOLES SEALRING)\n    ENC PADF2 Y < 22.000 ABUT<90 SINGULAR\n    ']

['RB_F3', '@ Rule RB_F3 : Bond pad distance to any external edge of sealring >= 22.000\n    Y = SEALRING OR (HOLES SEALRING)\n    ENC PADF3 Y < 22.000 ABUT<90 SINGULAR\n    ']

['RB_F4', '@ Rule RB_F4 : Bond pad distance to any external edge of sealring >= 22.000\n    Y = SEALRING OR (HOLES SEALRING)\n    ENC PADF4 Y < 22.000 ABUT<90 SINGULAR\n    ']

['RB_F5', '@ Rule RB_F5 : Bond pad distance to any external edge of sealring >= 22.000\n    Y = SEALRING OR (HOLES SEALRING)\n    ENC PADF5 Y < 22.000 ABUT<90 SINGULAR\n    ']

['RB_F9', '@ Rule RB_F9 : Bond pad distance to any external edge of sealring >= 22.000\n    Y = SEALRING OR (HOLES SEALRING)\n    ENC PADF9 Y < 22.000 ABUT<90 SINGULAR\n    ']

['RB_F10_E1s', '@ Rule RB_F10_E1s : Bond pad distance to any external edge of sealring >= 22.000\n    Y = SEALRING OR (HOLES SEALRING)\n    ENC PADF10_E1s Y < 22.000 ABUT<90 SINGULAR\n    ']

['RB_G1', '@ Rule RB_G1 : Bond pad distance to any external edge of sealring >= 22.000\n    Y = SEALRING OR (HOLES SEALRING)\n    ENC PADG1 Y < 22.000 ABUT<90 SINGULAR\n    ']

['RB_G2', '@ Rule RB_G2 : Bond pad distance to any external edge of sealring >= 22.000\n    Y = SEALRING OR (HOLES SEALRING)\n    ENC PADG2 Y < 22.000 ABUT<90 SINGULAR\n    ']

['RB_H1', '@ Rule RB_H1 : Bond pad distance to any external edge of sealring >= 22.000\n    Y = SEALRING OR (HOLES SEALRING)\n    ENC PADH1 Y < 22.000 ABUT<90 SINGULAR\n    ']

['RB_H2', '@ Rule RB_H2 : Bond pad distance to any external edge of sealring >= 22.000\n    Y = SEALRING OR (HOLES SEALRING)\n    ENC PADH2 Y < 22.000 ABUT<90 SINGULAR\n    ']

['RB_H3_F1s', '@ Rule RB_H3_F1s : Bond pad distance to any external edge of sealring >= 22.000\n    Y = SEALRING OR (HOLES SEALRING)\n    ENC PADH3_F1s Y < 22.000 ABUT<90 SINGULAR\n    ']

['RB_J1', '@ Rule RB_J1 : Bond pad distance to any external edge of sealring >= 22.000\n    Y = SEALRING OR (HOLES SEALRING)\n    ENC PADJ1 Y < 22.000 ABUT<90 SINGULAR\n    ']

['RB_J2_G1s', '@ Rule RB_J2_G1s : Bond pad distance to any external edge of sealring >= 22.000\n    Y = SEALRING OR (HOLES SEALRING)\n    ENC PADJ2_G1s Y < 22.000 ABUT<90 SINGULAR\n    ']

['RB_I1', '@ Rule RB_I1 : Bond pad distance to any external edge of sealring >= 18.000\n    Y = SEALRING OR (HOLES SEALRING)\n    ENC PADI1 Y < 18.000 ABUT<90 SINGULAR\n    ']

['RB_I2_H1s', '@ Rule RB_I2_H1s : Bond pad distance to any external edge of sealring >= 22.000\n    Y = SEALRING OR (HOLES SEALRING)\n    ENC PADI2_H1s Y < 22.000 ABUT<90 SINGULAR\n    ']

['RB_M2_J1s', '@ Rule RB_M2_J1s : Bond pad distance to any external edge of sealring >= 22.000\n    Y = SEALRING OR (HOLES SEALRING)\n    ENC PADM2_J1s Y < 22.000 ABUT<90 SINGULAR\n    ']

['RG_B1', '@ Rule G (Device Class B1) : pad opening distance to any mask layer >= 25.000\n                          @ This criterion is not to be taken into account for CUP pads. Only distance from last metal (Alucap if it exists) to any mask layer is checked for this CUP configuration\n    EXT (PADB1 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (PHYSIK_AND_DEEP_LAYERS OR (HOLES PHYSIK_AND_DEEP_LAYERS INNER EMPTY)) < 25.000 ABUT>0<90 MEASURE ALL REGION\n        EXT (PADB1 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME1_C1_B1 OR (HOLES ME1_C1_B1 INNER EMPTY)) < 25.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADB1 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME2_C1_B1 OR (HOLES ME2_C1_B1 INNER EMPTY)) < 25.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADB1 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME3_C1_B1 OR (HOLES ME3_C1_B1 INNER EMPTY)) < 25.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADB1 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME4_C1_B1 OR (HOLES ME4_C1_B1 INNER EMPTY)) < 25.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADB1 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME5_C1_B1 OR (HOLES ME5_C1_B1 INNER EMPTY)) < 25.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADB1 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME6_C1_B1 OR (HOLES ME6_C1_B1 INNER EMPTY)) < 25.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADB1 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME7_C1_B1 OR (HOLES ME7_C1_B1 INNER EMPTY)) < 25.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADB1 NOT DUMPAD) (THICKMETAL_B1 OR (HOLES THICKMETAL_B1 INNER EMPTY)) < 25.000 ABUT>0<90 MEASURE ALL REGION  NOT CONNECTED\n    ']

['R2_B1', '@ Rule 2 (Device Class B1) : minimum pad pitch >= 150.000\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1B1 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 EXTENT_PADB1\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_B1 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 (EXTENT_PAD NOT EXTENT_PADB1)\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR_TOTAL_C1B1 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 (BULK NOT EXTENT_PADB1)\n    CORNER_PAD_TOTAL_C1B1 = EXTENT_PADB1 INTERACT CORNER_PAD2:_TOTAL_C1\n    CORNER_PAD_MIRROR_TOTAL_C1B1 = TOUCH EDGE EXTENT_PADB1 (BULK  NOT CORNER_PAD2:_TOTAL_C1)\n\n    \n    \n    \n    \n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1B1 EDGE_TO_CHECK:GOOD_PAD_MIRROR_TOTAL_C1B1 < 150.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1B1 CORNER_PAD_TOTAL_C1B1 < 150.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD_TOTAL_C1B1 CORNER_PAD_MIRROR_TOTAL_C1B1  < 150.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1B1 EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_B1 < 150.000  MEASURE ALL OPPOSITE EXTENDED 200\n    \n     ']

['RNr_B1', '@ Rule Nr Max Number of row = 1.0 \n      EXTEND_PAD_TOPBOTTOM = GROW EXTENT_PADB1 TOP BY 100 BOTTOM BY 100 \n    EXTEND_PAD_TOPBOTTOM_NEIGHBOR = EXTEND_PAD_TOPBOTTOM INTERACT PAD >1\n    EXTEND_PAD_RIGHTLEFT = GROW EXTENT_PADB1 RIGHT BY 100 LEFT BY 100\n    EXTEND_PAD_RIGHTLEFT_NEIGHBOR = EXTEND_PAD_RIGHTLEFT INTERACT PAD >1\n    ((PADB1 INTERACT EXTEND_PAD_TOPBOTTOM_NEIGHBOR) INTERACT EXTEND_PAD_RIGHTLEFT_NEIGHBOR) NOT INTERACT CORNER_FILTER_B1\n    ']

['RG_B2', '@ Rule G (Device Class B2) : pad opening distance to any mask layer >= 10.000\n                          @ This criterion is not to be taken into account for CUP pads. Only distance from last metal (Alucap if it exists) to any mask layer is checked for this CUP configuration\n    EXT (PADB2 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (PHYSIK_AND_DEEP_LAYERS OR (HOLES PHYSIK_AND_DEEP_LAYERS INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION\n        EXT (PADB2 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME1_C1_B2 OR (HOLES ME1_C1_B2 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADB2 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME2_C1_B2 OR (HOLES ME2_C1_B2 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADB2 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME3_C1_B2 OR (HOLES ME3_C1_B2 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADB2 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME4_C1_B2 OR (HOLES ME4_C1_B2 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADB2 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME5_C1_B2 OR (HOLES ME5_C1_B2 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADB2 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME6_C1_B2 OR (HOLES ME6_C1_B2 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADB2 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME7_C1_B2 OR (HOLES ME7_C1_B2 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADB2 NOT DUMPAD) (THICKMETAL_B2 OR (HOLES THICKMETAL_B2 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION  NOT CONNECTED\n    ']

['R2_B2', '@ Rule 2 (Device Class B2) : minimum pad pitch >= 188.000\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1B2 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 EXTENT_PADB2\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_B2 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 (EXTENT_PAD NOT EXTENT_PADB2)\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR_TOTAL_C1B2 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 (BULK NOT EXTENT_PADB2)\n    CORNER_PAD_TOTAL_C1B2 = EXTENT_PADB2 INTERACT CORNER_PAD2:_TOTAL_C1\n    CORNER_PAD_MIRROR_TOTAL_C1B2 = TOUCH EDGE EXTENT_PADB2 (BULK  NOT CORNER_PAD2:_TOTAL_C1)\n\n    \n    \n    \n    \n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1B2 EDGE_TO_CHECK:GOOD_PAD_MIRROR_TOTAL_C1B2 < 188.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1B2 CORNER_PAD_TOTAL_C1B2 < 188.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD_TOTAL_C1B2 CORNER_PAD_MIRROR_TOTAL_C1B2  < 188.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1B2 EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_B2 < 188.000  MEASURE ALL OPPOSITE EXTENDED 200\n    \n     ']

['RNr_B2', '@ Rule Nr Max Number of row = 1.0 \n      EXTEND_PAD_TOPBOTTOM = GROW EXTENT_PADB2 TOP BY 100 BOTTOM BY 100 \n    EXTEND_PAD_TOPBOTTOM_NEIGHBOR = EXTEND_PAD_TOPBOTTOM INTERACT PAD >1\n    EXTEND_PAD_RIGHTLEFT = GROW EXTENT_PADB2 RIGHT BY 100 LEFT BY 100\n    EXTEND_PAD_RIGHTLEFT_NEIGHBOR = EXTEND_PAD_RIGHTLEFT INTERACT PAD >1\n    ((PADB2 INTERACT EXTEND_PAD_TOPBOTTOM_NEIGHBOR) INTERACT EXTEND_PAD_RIGHTLEFT_NEIGHBOR) NOT INTERACT CORNER_FILTER_B2\n    ']

['RG_B3', '@ Rule G (Device Class B3) : pad opening distance to any mask layer >= 10.000\n                          @ This criterion is not to be taken into account for CUP pads. Only distance from last metal (Alucap if it exists) to any mask layer is checked for this CUP configuration\n    EXT (PADB3 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (PHYSIK_AND_DEEP_LAYERS OR (HOLES PHYSIK_AND_DEEP_LAYERS INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION\n        EXT (PADB3 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME1_C1_B3 OR (HOLES ME1_C1_B3 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADB3 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME2_C1_B3 OR (HOLES ME2_C1_B3 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADB3 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME3_C1_B3 OR (HOLES ME3_C1_B3 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADB3 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME4_C1_B3 OR (HOLES ME4_C1_B3 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADB3 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME5_C1_B3 OR (HOLES ME5_C1_B3 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADB3 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME6_C1_B3 OR (HOLES ME6_C1_B3 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADB3 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME7_C1_B3 OR (HOLES ME7_C1_B3 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADB3 NOT DUMPAD) (THICKMETAL_B3 OR (HOLES THICKMETAL_B3 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION  NOT CONNECTED\n    ']

['R2_B3', '@ Rule 2 (Device Class B3) : minimum pad pitch >= 110.000\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1B3 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 EXTENT_PADB3\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_B3 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 (EXTENT_PAD NOT EXTENT_PADB3)\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR_TOTAL_C1B3 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 (BULK NOT EXTENT_PADB3)\n    CORNER_PAD_TOTAL_C1B3 = EXTENT_PADB3 INTERACT CORNER_PAD2:_TOTAL_C1\n    CORNER_PAD_MIRROR_TOTAL_C1B3 = TOUCH EDGE EXTENT_PADB3 (BULK  NOT CORNER_PAD2:_TOTAL_C1)\n\n    \n    \n    \n    \n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1B3 EDGE_TO_CHECK:GOOD_PAD_MIRROR_TOTAL_C1B3 < 110.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1B3 CORNER_PAD_TOTAL_C1B3 < 110.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD_TOTAL_C1B3 CORNER_PAD_MIRROR_TOTAL_C1B3  < 110.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1B3 EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_B3 < 110.000  MEASURE ALL OPPOSITE EXTENDED 200\n    \n     ']

['RNr_B3', '@ Rule Nr Max Number of row = 1.0 \n      EXTEND_PAD_TOPBOTTOM = GROW EXTENT_PADB3 TOP BY 100 BOTTOM BY 100 \n    EXTEND_PAD_TOPBOTTOM_NEIGHBOR = EXTEND_PAD_TOPBOTTOM INTERACT PAD >1\n    EXTEND_PAD_RIGHTLEFT = GROW EXTENT_PADB3 RIGHT BY 100 LEFT BY 100\n    EXTEND_PAD_RIGHTLEFT_NEIGHBOR = EXTEND_PAD_RIGHTLEFT INTERACT PAD >1\n    ((PADB3 INTERACT EXTEND_PAD_TOPBOTTOM_NEIGHBOR) INTERACT EXTEND_PAD_RIGHTLEFT_NEIGHBOR) NOT INTERACT CORNER_FILTER_B3\n    ']

['RG_B4', '@ Rule G (Device Class B4) : pad opening distance to any mask layer >= 10.000\n                          @ This criterion is not to be taken into account for CUP pads. Only distance from last metal (Alucap if it exists) to any mask layer is checked for this CUP configuration\n    EXT (PADB4 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (PHYSIK_AND_DEEP_LAYERS OR (HOLES PHYSIK_AND_DEEP_LAYERS INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION\n        EXT (PADB4 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME1_C1_B4 OR (HOLES ME1_C1_B4 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADB4 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME2_C1_B4 OR (HOLES ME2_C1_B4 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADB4 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME3_C1_B4 OR (HOLES ME3_C1_B4 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADB4 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME4_C1_B4 OR (HOLES ME4_C1_B4 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADB4 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME5_C1_B4 OR (HOLES ME5_C1_B4 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADB4 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME6_C1_B4 OR (HOLES ME6_C1_B4 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADB4 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME7_C1_B4 OR (HOLES ME7_C1_B4 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADB4 NOT DUMPAD) (THICKMETAL_B4 OR (HOLES THICKMETAL_B4 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION  NOT CONNECTED\n    ']

['R2_B4', '@ Rule 2 (Device Class B4) : minimum pad pitch >= 101.000\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1B4 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 EXTENT_PADB4\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_B4 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 (EXTENT_PAD NOT EXTENT_PADB4)\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR_TOTAL_C1B4 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 (BULK NOT EXTENT_PADB4)\n    CORNER_PAD_TOTAL_C1B4 = EXTENT_PADB4 INTERACT CORNER_PAD2:_TOTAL_C1\n    CORNER_PAD_MIRROR_TOTAL_C1B4 = TOUCH EDGE EXTENT_PADB4 (BULK  NOT CORNER_PAD2:_TOTAL_C1)\n\n    \n    \n    \n    \n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1B4 EDGE_TO_CHECK:GOOD_PAD_MIRROR_TOTAL_C1B4 < 101.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1B4 CORNER_PAD_TOTAL_C1B4 < 101.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD_TOTAL_C1B4 CORNER_PAD_MIRROR_TOTAL_C1B4  < 101.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1B4 EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_B4 < 101.000  MEASURE ALL OPPOSITE EXTENDED 200\n    \n     ']

['RNr_B4', '@ Rule Nr Max Number of row = 1.0 \n      EXTEND_PAD_TOPBOTTOM = GROW EXTENT_PADB4 TOP BY 100 BOTTOM BY 100 \n    EXTEND_PAD_TOPBOTTOM_NEIGHBOR = EXTEND_PAD_TOPBOTTOM INTERACT PAD >1\n    EXTEND_PAD_RIGHTLEFT = GROW EXTENT_PADB4 RIGHT BY 100 LEFT BY 100\n    EXTEND_PAD_RIGHTLEFT_NEIGHBOR = EXTEND_PAD_RIGHTLEFT INTERACT PAD >1\n    ((PADB4 INTERACT EXTEND_PAD_TOPBOTTOM_NEIGHBOR) INTERACT EXTEND_PAD_RIGHTLEFT_NEIGHBOR) NOT INTERACT CORNER_FILTER_B4\n    ']

['RG_C1', '@ Rule G (Device Class C1) : pad opening distance to any mask layer >= 25.000\n                          @ This criterion is not to be taken into account for CUP pads. Only distance from last metal (Alucap if it exists) to any mask layer is checked for this CUP configuration\n    EXT (PADC1 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (PHYSIK_AND_DEEP_LAYERS OR (HOLES PHYSIK_AND_DEEP_LAYERS INNER EMPTY)) < 25.000 ABUT>0<90 MEASURE ALL REGION\n        EXT (PADC1 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME1_C1_C1 OR (HOLES ME1_C1_C1 INNER EMPTY)) < 25.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADC1 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME2_C1_C1 OR (HOLES ME2_C1_C1 INNER EMPTY)) < 25.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADC1 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME3_C1_C1 OR (HOLES ME3_C1_C1 INNER EMPTY)) < 25.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADC1 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME4_C1_C1 OR (HOLES ME4_C1_C1 INNER EMPTY)) < 25.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADC1 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME5_C1_C1 OR (HOLES ME5_C1_C1 INNER EMPTY)) < 25.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADC1 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME6_C1_C1 OR (HOLES ME6_C1_C1 INNER EMPTY)) < 25.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADC1 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME7_C1_C1 OR (HOLES ME7_C1_C1 INNER EMPTY)) < 25.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADC1 NOT DUMPAD) (THICKMETAL_C1 OR (HOLES THICKMETAL_C1 INNER EMPTY)) < 25.000 ABUT>0<90 MEASURE ALL REGION  NOT CONNECTED\n    ']

['R2_C1', '@ Rule 2 (Device Class C1) : minimum pad pitch >= 150.000\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1C1 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 EXTENT_PADC1\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_C1 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 (EXTENT_PAD NOT EXTENT_PADC1)\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR_TOTAL_C1C1 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 (BULK NOT EXTENT_PADC1)\n    CORNER_PAD_TOTAL_C1C1 = EXTENT_PADC1 INTERACT CORNER_PAD2:_TOTAL_C1\n    CORNER_PAD_MIRROR_TOTAL_C1C1 = TOUCH EDGE EXTENT_PADC1 (BULK  NOT CORNER_PAD2:_TOTAL_C1)\n\n    \n    \n    \n    \n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1C1 EDGE_TO_CHECK:GOOD_PAD_MIRROR_TOTAL_C1C1 < 150.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1C1 CORNER_PAD_TOTAL_C1C1 < 150.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD_TOTAL_C1C1 CORNER_PAD_MIRROR_TOTAL_C1C1  < 150.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1C1 EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_C1 < 150.000  MEASURE ALL OPPOSITE EXTENDED 200\n    \n     ']

['RNr_C1', '@ Rule Nr Max Number of row = 1.0 \n      EXTEND_PAD_TOPBOTTOM = GROW EXTENT_PADC1 TOP BY 100 BOTTOM BY 100 \n    EXTEND_PAD_TOPBOTTOM_NEIGHBOR = EXTEND_PAD_TOPBOTTOM INTERACT PAD >1\n    EXTEND_PAD_RIGHTLEFT = GROW EXTENT_PADC1 RIGHT BY 100 LEFT BY 100\n    EXTEND_PAD_RIGHTLEFT_NEIGHBOR = EXTEND_PAD_RIGHTLEFT INTERACT PAD >1\n    ((PADC1 INTERACT EXTEND_PAD_TOPBOTTOM_NEIGHBOR) INTERACT EXTEND_PAD_RIGHTLEFT_NEIGHBOR) NOT INTERACT CORNER_FILTER_C1\n    ']

['RG_C2', '@ Rule G (Device Class C2) : pad opening distance to any mask layer >= 10.000\n                          @ This criterion is not to be taken into account for CUP pads. Only distance from last metal (Alucap if it exists) to any mask layer is checked for this CUP configuration\n    EXT (PADC2 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (PHYSIK_AND_DEEP_LAYERS OR (HOLES PHYSIK_AND_DEEP_LAYERS INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION\n        EXT (PADC2 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME1_C1_C2 OR (HOLES ME1_C1_C2 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADC2 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME2_C1_C2 OR (HOLES ME2_C1_C2 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADC2 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME3_C1_C2 OR (HOLES ME3_C1_C2 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADC2 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME4_C1_C2 OR (HOLES ME4_C1_C2 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADC2 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME5_C1_C2 OR (HOLES ME5_C1_C2 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADC2 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME6_C1_C2 OR (HOLES ME6_C1_C2 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADC2 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME7_C1_C2 OR (HOLES ME7_C1_C2 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADC2 NOT DUMPAD) (THICKMETAL_C2 OR (HOLES THICKMETAL_C2 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION  NOT CONNECTED\n    ']

['R2_C2', '@ Rule 2 (Device Class C2) : minimum pad pitch >= 160.000\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1C2 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 EXTENT_PADC2\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_C2 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 (EXTENT_PAD NOT EXTENT_PADC2)\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR_TOTAL_C1C2 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 (BULK NOT EXTENT_PADC2)\n    CORNER_PAD_TOTAL_C1C2 = EXTENT_PADC2 INTERACT CORNER_PAD2:_TOTAL_C1\n    CORNER_PAD_MIRROR_TOTAL_C1C2 = TOUCH EDGE EXTENT_PADC2 (BULK  NOT CORNER_PAD2:_TOTAL_C1)\n\n    \n    \n    \n    \n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1C2 EDGE_TO_CHECK:GOOD_PAD_MIRROR_TOTAL_C1C2 < 160.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1C2 CORNER_PAD_TOTAL_C1C2 < 160.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD_TOTAL_C1C2 CORNER_PAD_MIRROR_TOTAL_C1C2  < 160.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1C2 EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_C2 < 160.000  MEASURE ALL OPPOSITE EXTENDED 200\n    \n     ']

['RNr_C2', '@ Rule Nr Max Number of row = 1.0 \n      EXTEND_PAD_TOPBOTTOM = GROW EXTENT_PADC2 TOP BY 100 BOTTOM BY 100 \n    EXTEND_PAD_TOPBOTTOM_NEIGHBOR = EXTEND_PAD_TOPBOTTOM INTERACT PAD >1\n    EXTEND_PAD_RIGHTLEFT = GROW EXTENT_PADC2 RIGHT BY 100 LEFT BY 100\n    EXTEND_PAD_RIGHTLEFT_NEIGHBOR = EXTEND_PAD_RIGHTLEFT INTERACT PAD >1\n    ((PADC2 INTERACT EXTEND_PAD_TOPBOTTOM_NEIGHBOR) INTERACT EXTEND_PAD_RIGHTLEFT_NEIGHBOR) NOT INTERACT CORNER_FILTER_C2\n    ']

['RG_C3', '@ Rule G (Device Class C3) : pad opening distance to any mask layer >= 10.000\n                          @ This criterion is not to be taken into account for CUP pads. Only distance from last metal (Alucap if it exists) to any mask layer is checked for this CUP configuration\n    EXT (PADC3 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (PHYSIK_AND_DEEP_LAYERS OR (HOLES PHYSIK_AND_DEEP_LAYERS INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION\n        EXT (PADC3 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME1_C1_C3 OR (HOLES ME1_C1_C3 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADC3 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME2_C1_C3 OR (HOLES ME2_C1_C3 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADC3 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME3_C1_C3 OR (HOLES ME3_C1_C3 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADC3 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME4_C1_C3 OR (HOLES ME4_C1_C3 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADC3 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME5_C1_C3 OR (HOLES ME5_C1_C3 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADC3 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME6_C1_C3 OR (HOLES ME6_C1_C3 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADC3 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME7_C1_C3 OR (HOLES ME7_C1_C3 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADC3 NOT DUMPAD) (THICKMETAL_C3 OR (HOLES THICKMETAL_C3 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION  NOT CONNECTED\n    ']

['R2_C3', '@ Rule 2 (Device Class C3) : minimum pad pitch >= 190.000\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1C3 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 EXTENT_PADC3\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_C3 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 (EXTENT_PAD NOT EXTENT_PADC3)\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR_TOTAL_C1C3 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 (BULK NOT EXTENT_PADC3)\n    CORNER_PAD_TOTAL_C1C3 = EXTENT_PADC3 INTERACT CORNER_PAD2:_TOTAL_C1\n    CORNER_PAD_MIRROR_TOTAL_C1C3 = TOUCH EDGE EXTENT_PADC3 (BULK  NOT CORNER_PAD2:_TOTAL_C1)\n\n    \n    \n    \n    \n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1C3 EDGE_TO_CHECK:GOOD_PAD_MIRROR_TOTAL_C1C3 < 190.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1C3 CORNER_PAD_TOTAL_C1C3 < 190.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD_TOTAL_C1C3 CORNER_PAD_MIRROR_TOTAL_C1C3  < 190.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1C3 EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_C3 < 190.000  MEASURE ALL OPPOSITE EXTENDED 200\n    \n     ']

['RNr_C3', '@ Rule Nr Max Number of row = 1.0 \n      EXTEND_PAD_TOPBOTTOM = GROW EXTENT_PADC3 TOP BY 100 BOTTOM BY 100 \n    EXTEND_PAD_TOPBOTTOM_NEIGHBOR = EXTEND_PAD_TOPBOTTOM INTERACT PAD >1\n    EXTEND_PAD_RIGHTLEFT = GROW EXTENT_PADC3 RIGHT BY 100 LEFT BY 100\n    EXTEND_PAD_RIGHTLEFT_NEIGHBOR = EXTEND_PAD_RIGHTLEFT INTERACT PAD >1\n    ((PADC3 INTERACT EXTEND_PAD_TOPBOTTOM_NEIGHBOR) INTERACT EXTEND_PAD_RIGHTLEFT_NEIGHBOR) NOT INTERACT CORNER_FILTER_C3\n    ']

['RG_C4', '@ Rule G (Device Class C4) : pad opening distance to any mask layer >= 10.000\n                          @ This criterion is not to be taken into account for CUP pads. Only distance from last metal (Alucap if it exists) to any mask layer is checked for this CUP configuration\n    EXT (PADC4 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (PHYSIK_AND_DEEP_LAYERS OR (HOLES PHYSIK_AND_DEEP_LAYERS INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION\n        EXT (PADC4 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME1_C1_C4 OR (HOLES ME1_C1_C4 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADC4 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME2_C1_C4 OR (HOLES ME2_C1_C4 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADC4 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME3_C1_C4 OR (HOLES ME3_C1_C4 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADC4 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME4_C1_C4 OR (HOLES ME4_C1_C4 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADC4 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME5_C1_C4 OR (HOLES ME5_C1_C4 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADC4 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME6_C1_C4 OR (HOLES ME6_C1_C4 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADC4 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME7_C1_C4 OR (HOLES ME7_C1_C4 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADC4 NOT DUMPAD) (THICKMETAL_C4 OR (HOLES THICKMETAL_C4 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION  NOT CONNECTED\n    ']

['R2_C4', '@ Rule 2 (Device Class C4) : minimum pad pitch >= 178.000\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1C4 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 EXTENT_PADC4\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_C4 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 (EXTENT_PAD NOT EXTENT_PADC4)\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR_TOTAL_C1C4 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 (BULK NOT EXTENT_PADC4)\n    CORNER_PAD_TOTAL_C1C4 = EXTENT_PADC4 INTERACT CORNER_PAD2:_TOTAL_C1\n    CORNER_PAD_MIRROR_TOTAL_C1C4 = TOUCH EDGE EXTENT_PADC4 (BULK  NOT CORNER_PAD2:_TOTAL_C1)\n\n    \n    \n    \n    \n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1C4 EDGE_TO_CHECK:GOOD_PAD_MIRROR_TOTAL_C1C4 < 178.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1C4 CORNER_PAD_TOTAL_C1C4 < 178.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD_TOTAL_C1C4 CORNER_PAD_MIRROR_TOTAL_C1C4  < 178.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1C4 EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_C4 < 178.000  MEASURE ALL OPPOSITE EXTENDED 200\n    \n     ']

['RNr_C4', '@ Rule Nr Max Number of row = 1.0 \n      EXTEND_PAD_TOPBOTTOM = GROW EXTENT_PADC4 TOP BY 100 BOTTOM BY 100 \n    EXTEND_PAD_TOPBOTTOM_NEIGHBOR = EXTEND_PAD_TOPBOTTOM INTERACT PAD >1\n    EXTEND_PAD_RIGHTLEFT = GROW EXTENT_PADC4 RIGHT BY 100 LEFT BY 100\n    EXTEND_PAD_RIGHTLEFT_NEIGHBOR = EXTEND_PAD_RIGHTLEFT INTERACT PAD >1\n    ((PADC4 INTERACT EXTEND_PAD_TOPBOTTOM_NEIGHBOR) INTERACT EXTEND_PAD_RIGHTLEFT_NEIGHBOR) NOT INTERACT CORNER_FILTER_C4\n    ']

['RG_C5', '@ Rule G (Device Class C5) : pad opening distance to any mask layer >= 10.000\n                          @ This criterion is not to be taken into account for CUP pads. Only distance from last metal (Alucap if it exists) to any mask layer is checked for this CUP configuration\n    EXT (PADC5 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (PHYSIK_AND_DEEP_LAYERS OR (HOLES PHYSIK_AND_DEEP_LAYERS INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION\n        EXT (PADC5 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME1_C1_C5 OR (HOLES ME1_C1_C5 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADC5 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME2_C1_C5 OR (HOLES ME2_C1_C5 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADC5 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME3_C1_C5 OR (HOLES ME3_C1_C5 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADC5 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME4_C1_C5 OR (HOLES ME4_C1_C5 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADC5 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME5_C1_C5 OR (HOLES ME5_C1_C5 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADC5 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME6_C1_C5 OR (HOLES ME6_C1_C5 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADC5 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME7_C1_C5 OR (HOLES ME7_C1_C5 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADC5 NOT DUMPAD) (THICKMETAL_C5 OR (HOLES THICKMETAL_C5 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION  NOT CONNECTED\n    ']

['R2_C5', '@ Rule 2 (Device Class C5) : minimum pad pitch >= 183.000\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1C5 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 EXTENT_PADC5\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_C5 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 (EXTENT_PAD NOT EXTENT_PADC5)\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR_TOTAL_C1C5 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 (BULK NOT EXTENT_PADC5)\n    CORNER_PAD_TOTAL_C1C5 = EXTENT_PADC5 INTERACT CORNER_PAD2:_TOTAL_C1\n    CORNER_PAD_MIRROR_TOTAL_C1C5 = TOUCH EDGE EXTENT_PADC5 (BULK  NOT CORNER_PAD2:_TOTAL_C1)\n\n    \n    \n    \n    \n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1C5 EDGE_TO_CHECK:GOOD_PAD_MIRROR_TOTAL_C1C5 < 183.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1C5 CORNER_PAD_TOTAL_C1C5 < 183.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD_TOTAL_C1C5 CORNER_PAD_MIRROR_TOTAL_C1C5  < 183.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1C5 EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_C5 < 183.000  MEASURE ALL OPPOSITE EXTENDED 200\n    \n     ']

['RNr_C5', '@ Rule Nr Max Number of row = 1.0 \n      EXTEND_PAD_TOPBOTTOM = GROW EXTENT_PADC5 TOP BY 100 BOTTOM BY 100 \n    EXTEND_PAD_TOPBOTTOM_NEIGHBOR = EXTEND_PAD_TOPBOTTOM INTERACT PAD >1\n    EXTEND_PAD_RIGHTLEFT = GROW EXTENT_PADC5 RIGHT BY 100 LEFT BY 100\n    EXTEND_PAD_RIGHTLEFT_NEIGHBOR = EXTEND_PAD_RIGHTLEFT INTERACT PAD >1\n    ((PADC5 INTERACT EXTEND_PAD_TOPBOTTOM_NEIGHBOR) INTERACT EXTEND_PAD_RIGHTLEFT_NEIGHBOR) NOT INTERACT CORNER_FILTER_C5\n    ']

['RG_C6', '@ Rule G (Device Class C6) : pad opening distance to any mask layer >= 35.000\n                          @ This criterion is not to be taken into account for CUP pads. Only distance from last metal (Alucap if it exists) to any mask layer is checked for this CUP configuration\n    EXT (PADC6 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (PHYSIK_AND_DEEP_LAYERS OR (HOLES PHYSIK_AND_DEEP_LAYERS INNER EMPTY)) < 35.000 ABUT>0<90 MEASURE ALL REGION\n        EXT (PADC6 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME1_C1_C6 OR (HOLES ME1_C1_C6 INNER EMPTY)) < 35.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADC6 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME2_C1_C6 OR (HOLES ME2_C1_C6 INNER EMPTY)) < 35.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADC6 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME3_C1_C6 OR (HOLES ME3_C1_C6 INNER EMPTY)) < 35.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADC6 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME4_C1_C6 OR (HOLES ME4_C1_C6 INNER EMPTY)) < 35.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADC6 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME5_C1_C6 OR (HOLES ME5_C1_C6 INNER EMPTY)) < 35.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADC6 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME6_C1_C6 OR (HOLES ME6_C1_C6 INNER EMPTY)) < 35.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADC6 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME7_C1_C6 OR (HOLES ME7_C1_C6 INNER EMPTY)) < 35.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADC6 NOT DUMPAD) (THICKMETAL_C6 OR (HOLES THICKMETAL_C6 INNER EMPTY)) < 35.000 ABUT>0<90 MEASURE ALL REGION  NOT CONNECTED\n    ']

['R2_C6', '@ Rule 2 (Device Class C6) : minimum pad pitch >= 210.000\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1C6 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 EXTENT_PADC6\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_C6 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 (EXTENT_PAD NOT EXTENT_PADC6)\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR_TOTAL_C1C6 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 (BULK NOT EXTENT_PADC6)\n    CORNER_PAD_TOTAL_C1C6 = EXTENT_PADC6 INTERACT CORNER_PAD2:_TOTAL_C1\n    CORNER_PAD_MIRROR_TOTAL_C1C6 = TOUCH EDGE EXTENT_PADC6 (BULK  NOT CORNER_PAD2:_TOTAL_C1)\n\n    \n    \n    \n    \n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1C6 EDGE_TO_CHECK:GOOD_PAD_MIRROR_TOTAL_C1C6 < 210.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1C6 CORNER_PAD_TOTAL_C1C6 < 210.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD_TOTAL_C1C6 CORNER_PAD_MIRROR_TOTAL_C1C6  < 210.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1C6 EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_C6 < 210.000  MEASURE ALL OPPOSITE EXTENDED 200\n    \n     ']

['RNr_C6', '@ Rule Nr Max Number of row = 1.0 \n      EXTEND_PAD_TOPBOTTOM = GROW EXTENT_PADC6 TOP BY 100 BOTTOM BY 100 \n    EXTEND_PAD_TOPBOTTOM_NEIGHBOR = EXTEND_PAD_TOPBOTTOM INTERACT PAD >1\n    EXTEND_PAD_RIGHTLEFT = GROW EXTENT_PADC6 RIGHT BY 100 LEFT BY 100\n    EXTEND_PAD_RIGHTLEFT_NEIGHBOR = EXTEND_PAD_RIGHTLEFT INTERACT PAD >1\n    ((PADC6 INTERACT EXTEND_PAD_TOPBOTTOM_NEIGHBOR) INTERACT EXTEND_PAD_RIGHTLEFT_NEIGHBOR) NOT INTERACT CORNER_FILTER_C6\n    ']

['RG_C7', '@ Rule G (Device Class C7) : pad opening distance to any mask layer >= 10.000\n                          @ This criterion is not to be taken into account for CUP pads. Only distance from last metal (Alucap if it exists) to any mask layer is checked for this CUP configuration\n    EXT (PADC7 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (PHYSIK_AND_DEEP_LAYERS OR (HOLES PHYSIK_AND_DEEP_LAYERS INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION\n        EXT (PADC7 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME1_C1_C7 OR (HOLES ME1_C1_C7 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADC7 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME2_C1_C7 OR (HOLES ME2_C1_C7 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADC7 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME3_C1_C7 OR (HOLES ME3_C1_C7 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADC7 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME4_C1_C7 OR (HOLES ME4_C1_C7 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADC7 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME5_C1_C7 OR (HOLES ME5_C1_C7 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADC7 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME6_C1_C7 OR (HOLES ME6_C1_C7 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADC7 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME7_C1_C7 OR (HOLES ME7_C1_C7 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADC7 NOT DUMPAD) (THICKMETAL_C7 OR (HOLES THICKMETAL_C7 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION  NOT CONNECTED\n    ']

['R2_C7', '@ Rule 2 (Device Class C7) : minimum pad pitch >= 200.000\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1C7 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 EXTENT_PADC7\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_C7 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 (EXTENT_PAD NOT EXTENT_PADC7)\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR_TOTAL_C1C7 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 (BULK NOT EXTENT_PADC7)\n    CORNER_PAD_TOTAL_C1C7 = EXTENT_PADC7 INTERACT CORNER_PAD2:_TOTAL_C1\n    CORNER_PAD_MIRROR_TOTAL_C1C7 = TOUCH EDGE EXTENT_PADC7 (BULK  NOT CORNER_PAD2:_TOTAL_C1)\n\n    \n    \n    \n    \n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1C7 EDGE_TO_CHECK:GOOD_PAD_MIRROR_TOTAL_C1C7 < 200.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1C7 CORNER_PAD_TOTAL_C1C7 < 200.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD_TOTAL_C1C7 CORNER_PAD_MIRROR_TOTAL_C1C7  < 200.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1C7 EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_C7 < 200.000  MEASURE ALL OPPOSITE EXTENDED 200\n    \n     ']

['RNr_C7', '@ Rule Nr Max Number of row = 1.0 \n      EXTEND_PAD_TOPBOTTOM = GROW EXTENT_PADC7 TOP BY 100 BOTTOM BY 100 \n    EXTEND_PAD_TOPBOTTOM_NEIGHBOR = EXTEND_PAD_TOPBOTTOM INTERACT PAD >1\n    EXTEND_PAD_RIGHTLEFT = GROW EXTENT_PADC7 RIGHT BY 100 LEFT BY 100\n    EXTEND_PAD_RIGHTLEFT_NEIGHBOR = EXTEND_PAD_RIGHTLEFT INTERACT PAD >1\n    ((PADC7 INTERACT EXTEND_PAD_TOPBOTTOM_NEIGHBOR) INTERACT EXTEND_PAD_RIGHTLEFT_NEIGHBOR) NOT INTERACT CORNER_FILTER_C7\n    ']

['RG_C8', '@ Rule G (Device Class C8) : pad opening distance to any mask layer >= 10.000\n                          @ This criterion is not to be taken into account for CUP pads. Only distance from last metal (Alucap if it exists) to any mask layer is checked for this CUP configuration\n    EXT (PADC8 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (PHYSIK_AND_DEEP_LAYERS OR (HOLES PHYSIK_AND_DEEP_LAYERS INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION\n        EXT (PADC8 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME1_C1_C8 OR (HOLES ME1_C1_C8 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADC8 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME2_C1_C8 OR (HOLES ME2_C1_C8 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADC8 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME3_C1_C8 OR (HOLES ME3_C1_C8 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADC8 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME4_C1_C8 OR (HOLES ME4_C1_C8 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADC8 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME5_C1_C8 OR (HOLES ME5_C1_C8 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADC8 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME6_C1_C8 OR (HOLES ME6_C1_C8 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADC8 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME7_C1_C8 OR (HOLES ME7_C1_C8 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADC8 NOT DUMPAD) (THICKMETAL_C8 OR (HOLES THICKMETAL_C8 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION  NOT CONNECTED\n    ']

['R2_C8', '@ Rule 2 (Device Class C8) : minimum pad pitch >= 240.000\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1C8 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 EXTENT_PADC8\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_C8 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 (EXTENT_PAD NOT EXTENT_PADC8)\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR_TOTAL_C1C8 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 (BULK NOT EXTENT_PADC8)\n    CORNER_PAD_TOTAL_C1C8 = EXTENT_PADC8 INTERACT CORNER_PAD2:_TOTAL_C1\n    CORNER_PAD_MIRROR_TOTAL_C1C8 = TOUCH EDGE EXTENT_PADC8 (BULK  NOT CORNER_PAD2:_TOTAL_C1)\n\n    \n    \n    \n    \n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1C8 EDGE_TO_CHECK:GOOD_PAD_MIRROR_TOTAL_C1C8 < 240.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1C8 CORNER_PAD_TOTAL_C1C8 < 240.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD_TOTAL_C1C8 CORNER_PAD_MIRROR_TOTAL_C1C8  < 240.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1C8 EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_C8 < 240.000  MEASURE ALL OPPOSITE EXTENDED 200\n    \n     ']

['RNr_C8', '@ Rule Nr Max Number of row = 1.0 \n      EXTEND_PAD_TOPBOTTOM = GROW EXTENT_PADC8 TOP BY 100 BOTTOM BY 100 \n    EXTEND_PAD_TOPBOTTOM_NEIGHBOR = EXTEND_PAD_TOPBOTTOM INTERACT PAD >1\n    EXTEND_PAD_RIGHTLEFT = GROW EXTENT_PADC8 RIGHT BY 100 LEFT BY 100\n    EXTEND_PAD_RIGHTLEFT_NEIGHBOR = EXTEND_PAD_RIGHTLEFT INTERACT PAD >1\n    ((PADC8 INTERACT EXTEND_PAD_TOPBOTTOM_NEIGHBOR) INTERACT EXTEND_PAD_RIGHTLEFT_NEIGHBOR) NOT INTERACT CORNER_FILTER_C8\n    ']

['RG_C9', '@ Rule G (Device Class C9) : pad opening distance to any mask layer >= 10.000\n                          @ This criterion is not to be taken into account for CUP pads. Only distance from last metal (Alucap if it exists) to any mask layer is checked for this CUP configuration\n    EXT (PADC9 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (PHYSIK_AND_DEEP_LAYERS OR (HOLES PHYSIK_AND_DEEP_LAYERS INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION\n        EXT (PADC9 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME1_C1_C9 OR (HOLES ME1_C1_C9 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADC9 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME2_C1_C9 OR (HOLES ME2_C1_C9 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADC9 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME3_C1_C9 OR (HOLES ME3_C1_C9 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADC9 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME4_C1_C9 OR (HOLES ME4_C1_C9 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADC9 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME5_C1_C9 OR (HOLES ME5_C1_C9 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADC9 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME6_C1_C9 OR (HOLES ME6_C1_C9 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADC9 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME7_C1_C9 OR (HOLES ME7_C1_C9 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADC9 NOT DUMPAD) (THICKMETAL_C9 OR (HOLES THICKMETAL_C9 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION  NOT CONNECTED\n    ']

['R2_C9', '@ Rule 2 (Device Class C9) : minimum pad pitch >= 180.000\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1C9 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 EXTENT_PADC9\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_C9 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 (EXTENT_PAD NOT EXTENT_PADC9)\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR_TOTAL_C1C9 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 (BULK NOT EXTENT_PADC9)\n    CORNER_PAD_TOTAL_C1C9 = EXTENT_PADC9 INTERACT CORNER_PAD2:_TOTAL_C1\n    CORNER_PAD_MIRROR_TOTAL_C1C9 = TOUCH EDGE EXTENT_PADC9 (BULK  NOT CORNER_PAD2:_TOTAL_C1)\n\n    \n    \n    \n    \n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1C9 EDGE_TO_CHECK:GOOD_PAD_MIRROR_TOTAL_C1C9 < 180.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1C9 CORNER_PAD_TOTAL_C1C9 < 180.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD_TOTAL_C1C9 CORNER_PAD_MIRROR_TOTAL_C1C9  < 180.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1C9 EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_C9 < 180.000  MEASURE ALL OPPOSITE EXTENDED 200\n    \n     ']

['RNr_C9', '@ Rule Nr Max Number of row = 1.0 \n      EXTEND_PAD_TOPBOTTOM = GROW EXTENT_PADC9 TOP BY 100 BOTTOM BY 100 \n    EXTEND_PAD_TOPBOTTOM_NEIGHBOR = EXTEND_PAD_TOPBOTTOM INTERACT PAD >1\n    EXTEND_PAD_RIGHTLEFT = GROW EXTENT_PADC9 RIGHT BY 100 LEFT BY 100\n    EXTEND_PAD_RIGHTLEFT_NEIGHBOR = EXTEND_PAD_RIGHTLEFT INTERACT PAD >1\n    ((PADC9 INTERACT EXTEND_PAD_TOPBOTTOM_NEIGHBOR) INTERACT EXTEND_PAD_RIGHTLEFT_NEIGHBOR) NOT INTERACT CORNER_FILTER_C9\n    ']

['RG_C10', '@ Rule G (Device Class C10) : pad opening distance to any mask layer >= 10.000\n                          @ This criterion is not to be taken into account for CUP pads. Only distance from last metal (Alucap if it exists) to any mask layer is checked for this CUP configuration\n    EXT (PADC10 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (PHYSIK_AND_DEEP_LAYERS OR (HOLES PHYSIK_AND_DEEP_LAYERS INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION\n        EXT (PADC10 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME1_C1_C10 OR (HOLES ME1_C1_C10 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADC10 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME2_C1_C10 OR (HOLES ME2_C1_C10 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADC10 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME3_C1_C10 OR (HOLES ME3_C1_C10 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADC10 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME4_C1_C10 OR (HOLES ME4_C1_C10 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADC10 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME5_C1_C10 OR (HOLES ME5_C1_C10 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADC10 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME6_C1_C10 OR (HOLES ME6_C1_C10 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADC10 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME7_C1_C10 OR (HOLES ME7_C1_C10 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADC10 NOT DUMPAD) (THICKMETAL_C10 OR (HOLES THICKMETAL_C10 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION  NOT CONNECTED\n    ']

['R2_C10', '@ Rule 2 (Device Class C10) : minimum pad pitch >= 190.000\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1C10 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 EXTENT_PADC10\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_C10 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 (EXTENT_PAD NOT EXTENT_PADC10)\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR_TOTAL_C1C10 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 (BULK NOT EXTENT_PADC10)\n    CORNER_PAD_TOTAL_C1C10 = EXTENT_PADC10 INTERACT CORNER_PAD2:_TOTAL_C1\n    CORNER_PAD_MIRROR_TOTAL_C1C10 = TOUCH EDGE EXTENT_PADC10 (BULK  NOT CORNER_PAD2:_TOTAL_C1)\n\n    \n    \n    \n    \n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1C10 EDGE_TO_CHECK:GOOD_PAD_MIRROR_TOTAL_C1C10 < 190.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1C10 CORNER_PAD_TOTAL_C1C10 < 190.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD_TOTAL_C1C10 CORNER_PAD_MIRROR_TOTAL_C1C10  < 190.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1C10 EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_C10 < 190.000  MEASURE ALL OPPOSITE EXTENDED 200\n    \n     ']

['RNr_C10', '@ Rule Nr Max Number of row = 1.0 \n      EXTEND_PAD_TOPBOTTOM = GROW EXTENT_PADC10 TOP BY 100 BOTTOM BY 100 \n    EXTEND_PAD_TOPBOTTOM_NEIGHBOR = EXTEND_PAD_TOPBOTTOM INTERACT PAD >1\n    EXTEND_PAD_RIGHTLEFT = GROW EXTENT_PADC10 RIGHT BY 100 LEFT BY 100\n    EXTEND_PAD_RIGHTLEFT_NEIGHBOR = EXTEND_PAD_RIGHTLEFT INTERACT PAD >1\n    ((PADC10 INTERACT EXTEND_PAD_TOPBOTTOM_NEIGHBOR) INTERACT EXTEND_PAD_RIGHTLEFT_NEIGHBOR) NOT INTERACT CORNER_FILTER_C10\n    ']

['RG_E1', '@ Rule G (Device Class E1) : pad opening distance to any mask layer >= 15.000\n                          @ This criterion is not to be taken into account for CUP pads. Only distance from last metal (Alucap if it exists) to any mask layer is checked for this CUP configuration\n    EXT (PADE1 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (PHYSIK_AND_DEEP_LAYERS OR (HOLES PHYSIK_AND_DEEP_LAYERS INNER EMPTY)) < 15.000 ABUT>0<90 MEASURE ALL REGION\n        EXT (PADE1 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME1_C1_E1 OR (HOLES ME1_C1_E1 INNER EMPTY)) < 15.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADE1 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME2_C1_E1 OR (HOLES ME2_C1_E1 INNER EMPTY)) < 15.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADE1 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME3_C1_E1 OR (HOLES ME3_C1_E1 INNER EMPTY)) < 15.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADE1 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME4_C1_E1 OR (HOLES ME4_C1_E1 INNER EMPTY)) < 15.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADE1 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME5_C1_E1 OR (HOLES ME5_C1_E1 INNER EMPTY)) < 15.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADE1 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME6_C1_E1 OR (HOLES ME6_C1_E1 INNER EMPTY)) < 15.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADE1 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME7_C1_E1 OR (HOLES ME7_C1_E1 INNER EMPTY)) < 15.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADE1 NOT DUMPAD) (THICKMETAL_E1 OR (HOLES THICKMETAL_E1 INNER EMPTY)) < 15.000 ABUT>0<90 MEASURE ALL REGION  NOT CONNECTED\n    ']

['R2_E1', '@ Rule 2 (Device Class E1) : minimum pad pitch >= 100.000\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1E1 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 EXTENT_PADE1\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_E1 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 (EXTENT_PAD NOT EXTENT_PADE1)\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR_TOTAL_C1E1 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 (BULK NOT EXTENT_PADE1)\n    CORNER_PAD_TOTAL_C1E1 = EXTENT_PADE1 INTERACT CORNER_PAD2:_TOTAL_C1\n    CORNER_PAD_MIRROR_TOTAL_C1E1 = TOUCH EDGE EXTENT_PADE1 (BULK  NOT CORNER_PAD2:_TOTAL_C1)\n\n    \n    \n    \n    \n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1E1 EDGE_TO_CHECK:GOOD_PAD_MIRROR_TOTAL_C1E1 < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1E1 CORNER_PAD_TOTAL_C1E1 < 100.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD_TOTAL_C1E1 CORNER_PAD_MIRROR_TOTAL_C1E1  < 100.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1E1 EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_E1 < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n    \n     ']

['RNr_E1', '@ Rule Nr Max Number of row = 1.0 \n      EXTEND_PAD_TOPBOTTOM = GROW EXTENT_PADE1 TOP BY 100 BOTTOM BY 100 \n    EXTEND_PAD_TOPBOTTOM_NEIGHBOR = EXTEND_PAD_TOPBOTTOM INTERACT PAD >1\n    EXTEND_PAD_RIGHTLEFT = GROW EXTENT_PADE1 RIGHT BY 100 LEFT BY 100\n    EXTEND_PAD_RIGHTLEFT_NEIGHBOR = EXTEND_PAD_RIGHTLEFT INTERACT PAD >1\n    ((PADE1 INTERACT EXTEND_PAD_TOPBOTTOM_NEIGHBOR) INTERACT EXTEND_PAD_RIGHTLEFT_NEIGHBOR) NOT INTERACT CORNER_FILTER_E1\n    ']

['RG_E2', '@ Rule G (Device Class E2) : pad opening distance to any mask layer >= 10.000\n                          @ This criterion is not to be taken into account for CUP pads. Only distance from last metal (Alucap if it exists) to any mask layer is checked for this CUP configuration\n    EXT (PADE2 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (PHYSIK_AND_DEEP_LAYERS OR (HOLES PHYSIK_AND_DEEP_LAYERS INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION\n        EXT (PADE2 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME1_C1_E2 OR (HOLES ME1_C1_E2 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADE2 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME2_C1_E2 OR (HOLES ME2_C1_E2 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADE2 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME3_C1_E2 OR (HOLES ME3_C1_E2 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADE2 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME4_C1_E2 OR (HOLES ME4_C1_E2 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADE2 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME5_C1_E2 OR (HOLES ME5_C1_E2 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADE2 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME6_C1_E2 OR (HOLES ME6_C1_E2 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADE2 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME7_C1_E2 OR (HOLES ME7_C1_E2 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADE2 NOT DUMPAD) (THICKMETAL_E2 OR (HOLES THICKMETAL_E2 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION  NOT CONNECTED\n    ']

['R2_E2', '@ Rule 2 (Device Class E2) : minimum pad pitch >= 110.000\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1E2 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 EXTENT_PADE2\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_E2 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 (EXTENT_PAD NOT EXTENT_PADE2)\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR_TOTAL_C1E2 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 (BULK NOT EXTENT_PADE2)\n    CORNER_PAD_TOTAL_C1E2 = EXTENT_PADE2 INTERACT CORNER_PAD2:_TOTAL_C1\n    CORNER_PAD_MIRROR_TOTAL_C1E2 = TOUCH EDGE EXTENT_PADE2 (BULK  NOT CORNER_PAD2:_TOTAL_C1)\n\n    \n    \n    \n    \n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1E2 EDGE_TO_CHECK:GOOD_PAD_MIRROR_TOTAL_C1E2 < 110.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1E2 CORNER_PAD_TOTAL_C1E2 < 110.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD_TOTAL_C1E2 CORNER_PAD_MIRROR_TOTAL_C1E2  < 110.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1E2 EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_E2 < 110.000  MEASURE ALL OPPOSITE EXTENDED 200\n    \n     ']

['RNr_E2', '@ Rule Nr Max Number of row = 1.0 \n      EXTEND_PAD_TOPBOTTOM = GROW EXTENT_PADE2 TOP BY 100 BOTTOM BY 100 \n    EXTEND_PAD_TOPBOTTOM_NEIGHBOR = EXTEND_PAD_TOPBOTTOM INTERACT PAD >1\n    EXTEND_PAD_RIGHTLEFT = GROW EXTENT_PADE2 RIGHT BY 100 LEFT BY 100\n    EXTEND_PAD_RIGHTLEFT_NEIGHBOR = EXTEND_PAD_RIGHTLEFT INTERACT PAD >1\n    ((PADE2 INTERACT EXTEND_PAD_TOPBOTTOM_NEIGHBOR) INTERACT EXTEND_PAD_RIGHTLEFT_NEIGHBOR) NOT INTERACT CORNER_FILTER_E2\n    ']

['RG_F1', '@ Rule G (Device Class F1) : pad opening distance to any mask layer >= 10.000\n                          @ This criterion is not to be taken into account for CUP pads. Only distance from last metal (Alucap if it exists) to any mask layer is checked for this CUP configuration\n    EXT (PADF1 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (PHYSIK_AND_DEEP_LAYERS OR (HOLES PHYSIK_AND_DEEP_LAYERS INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION\n        EXT (PADF1 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME1_C1_F1 OR (HOLES ME1_C1_F1 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADF1 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME2_C1_F1 OR (HOLES ME2_C1_F1 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADF1 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME3_C1_F1 OR (HOLES ME3_C1_F1 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADF1 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME4_C1_F1 OR (HOLES ME4_C1_F1 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADF1 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME5_C1_F1 OR (HOLES ME5_C1_F1 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADF1 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME6_C1_F1 OR (HOLES ME6_C1_F1 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADF1 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME7_C1_F1 OR (HOLES ME7_C1_F1 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADF1 NOT DUMPAD) (THICKMETAL_F1 OR (HOLES THICKMETAL_F1 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION  NOT CONNECTED\n    ']

['R2_F1', '@ Rule 2 (Device Class F1) : minimum pad pitch >= 80.000\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1F1 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 EXTENT_PADF1\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_F1 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 (EXTENT_PAD NOT EXTENT_PADF1)\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR_TOTAL_C1F1 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 (BULK NOT EXTENT_PADF1)\n    CORNER_PAD_TOTAL_C1F1 = EXTENT_PADF1 INTERACT CORNER_PAD2:_TOTAL_C1\n    CORNER_PAD_MIRROR_TOTAL_C1F1 = TOUCH EDGE EXTENT_PADF1 (BULK  NOT CORNER_PAD2:_TOTAL_C1)\n\n    \n    \n    \n    \n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1F1 EDGE_TO_CHECK:GOOD_PAD_MIRROR_TOTAL_C1F1 < 80.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1F1 CORNER_PAD_TOTAL_C1F1 < 80.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD_TOTAL_C1F1 CORNER_PAD_MIRROR_TOTAL_C1F1  < 80.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1F1 EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_F1 < 80.000  MEASURE ALL OPPOSITE EXTENDED 200\n    \n     ']

['RNr_F1', '@ Rule Nr Max Number of row = 1.0 \n      EXTEND_PAD_TOPBOTTOM = GROW EXTENT_PADF1 TOP BY 100 BOTTOM BY 100 \n    EXTEND_PAD_TOPBOTTOM_NEIGHBOR = EXTEND_PAD_TOPBOTTOM INTERACT PAD >1\n    EXTEND_PAD_RIGHTLEFT = GROW EXTENT_PADF1 RIGHT BY 100 LEFT BY 100\n    EXTEND_PAD_RIGHTLEFT_NEIGHBOR = EXTEND_PAD_RIGHTLEFT INTERACT PAD >1\n    ((PADF1 INTERACT EXTEND_PAD_TOPBOTTOM_NEIGHBOR) INTERACT EXTEND_PAD_RIGHTLEFT_NEIGHBOR) NOT INTERACT CORNER_FILTER_F1\n    ']

['RG_F2', '@ Rule G (Device Class F2) : pad opening distance to any mask layer >= 7.000\n                          @ This criterion is not to be taken into account for CUP pads. Only distance from last metal (Alucap if it exists) to any mask layer is checked for this CUP configuration\n    EXT (PADF2 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (PHYSIK_AND_DEEP_LAYERS OR (HOLES PHYSIK_AND_DEEP_LAYERS INNER EMPTY)) < 7.000 ABUT>0<90 MEASURE ALL REGION\n        EXT (PADF2 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME1_C1_F2 OR (HOLES ME1_C1_F2 INNER EMPTY)) < 7.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADF2 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME2_C1_F2 OR (HOLES ME2_C1_F2 INNER EMPTY)) < 7.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADF2 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME3_C1_F2 OR (HOLES ME3_C1_F2 INNER EMPTY)) < 7.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADF2 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME4_C1_F2 OR (HOLES ME4_C1_F2 INNER EMPTY)) < 7.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADF2 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME5_C1_F2 OR (HOLES ME5_C1_F2 INNER EMPTY)) < 7.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADF2 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME6_C1_F2 OR (HOLES ME6_C1_F2 INNER EMPTY)) < 7.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADF2 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME7_C1_F2 OR (HOLES ME7_C1_F2 INNER EMPTY)) < 7.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADF2 NOT DUMPAD) (THICKMETAL_F2 OR (HOLES THICKMETAL_F2 INNER EMPTY)) < 7.000 ABUT>0<90 MEASURE ALL REGION  NOT CONNECTED\n    ']

['R2_F2', '@ Rule 2 (Device Class F2) : minimum pad pitch >= 80.000\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1F2 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 EXTENT_PADF2\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_F2 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 (EXTENT_PAD NOT EXTENT_PADF2)\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR_TOTAL_C1F2 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 (BULK NOT EXTENT_PADF2)\n    CORNER_PAD_TOTAL_C1F2 = EXTENT_PADF2 INTERACT CORNER_PAD2:_TOTAL_C1\n    CORNER_PAD_MIRROR_TOTAL_C1F2 = TOUCH EDGE EXTENT_PADF2 (BULK  NOT CORNER_PAD2:_TOTAL_C1)\n\n    \n    \n    \n    \n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1F2 EDGE_TO_CHECK:GOOD_PAD_MIRROR_TOTAL_C1F2 < 80.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1F2 CORNER_PAD_TOTAL_C1F2 < 80.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD_TOTAL_C1F2 CORNER_PAD_MIRROR_TOTAL_C1F2  < 80.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1F2 EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_F2 < 80.000  MEASURE ALL OPPOSITE EXTENDED 200\n    \n     ']

['RNr_F2', '@ Rule Nr Max Number of row = 1.0 \n      EXTEND_PAD_TOPBOTTOM = GROW EXTENT_PADF2 TOP BY 100 BOTTOM BY 100 \n    EXTEND_PAD_TOPBOTTOM_NEIGHBOR = EXTEND_PAD_TOPBOTTOM INTERACT PAD >1\n    EXTEND_PAD_RIGHTLEFT = GROW EXTENT_PADF2 RIGHT BY 100 LEFT BY 100\n    EXTEND_PAD_RIGHTLEFT_NEIGHBOR = EXTEND_PAD_RIGHTLEFT INTERACT PAD >1\n    ((PADF2 INTERACT EXTEND_PAD_TOPBOTTOM_NEIGHBOR) INTERACT EXTEND_PAD_RIGHTLEFT_NEIGHBOR) NOT INTERACT CORNER_FILTER_F2\n    ']

['RG_F3', '@ Rule G (Device Class F3) : pad opening distance to any mask layer >= 7.000\n                          @ This criterion is not to be taken into account for CUP pads. Only distance from last metal (Alucap if it exists) to any mask layer is checked for this CUP configuration\n    EXT (PADF3 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (PHYSIK_AND_DEEP_LAYERS OR (HOLES PHYSIK_AND_DEEP_LAYERS INNER EMPTY)) < 7.000 ABUT>0<90 MEASURE ALL REGION\n        EXT (PADF3 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME1_C1_F3 OR (HOLES ME1_C1_F3 INNER EMPTY)) < 7.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADF3 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME2_C1_F3 OR (HOLES ME2_C1_F3 INNER EMPTY)) < 7.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADF3 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME3_C1_F3 OR (HOLES ME3_C1_F3 INNER EMPTY)) < 7.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADF3 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME4_C1_F3 OR (HOLES ME4_C1_F3 INNER EMPTY)) < 7.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADF3 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME5_C1_F3 OR (HOLES ME5_C1_F3 INNER EMPTY)) < 7.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADF3 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME6_C1_F3 OR (HOLES ME6_C1_F3 INNER EMPTY)) < 7.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADF3 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME7_C1_F3 OR (HOLES ME7_C1_F3 INNER EMPTY)) < 7.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADF3 NOT DUMPAD) (THICKMETAL_F3 OR (HOLES THICKMETAL_F3 INNER EMPTY)) < 7.000 ABUT>0<90 MEASURE ALL REGION  NOT CONNECTED\n    ']

['R2_F3', '@ Rule 2 (Device Class F3) : minimum pad pitch >= 90.000\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1F3 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 EXTENT_PADF3\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_F3 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 (EXTENT_PAD NOT EXTENT_PADF3)\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR_TOTAL_C1F3 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 (BULK NOT EXTENT_PADF3)\n    CORNER_PAD_TOTAL_C1F3 = EXTENT_PADF3 INTERACT CORNER_PAD2:_TOTAL_C1\n    CORNER_PAD_MIRROR_TOTAL_C1F3 = TOUCH EDGE EXTENT_PADF3 (BULK  NOT CORNER_PAD2:_TOTAL_C1)\n\n    \n    \n    \n    \n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1F3 EDGE_TO_CHECK:GOOD_PAD_MIRROR_TOTAL_C1F3 < 90.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1F3 CORNER_PAD_TOTAL_C1F3 < 90.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD_TOTAL_C1F3 CORNER_PAD_MIRROR_TOTAL_C1F3  < 90.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1F3 EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_F3 < 90.000  MEASURE ALL OPPOSITE EXTENDED 200\n    \n     ']

['RNr_F3', '@ Rule Nr Max Number of row = 1.0 \n      EXTEND_PAD_TOPBOTTOM = GROW EXTENT_PADF3 TOP BY 100 BOTTOM BY 100 \n    EXTEND_PAD_TOPBOTTOM_NEIGHBOR = EXTEND_PAD_TOPBOTTOM INTERACT PAD >1\n    EXTEND_PAD_RIGHTLEFT = GROW EXTENT_PADF3 RIGHT BY 100 LEFT BY 100\n    EXTEND_PAD_RIGHTLEFT_NEIGHBOR = EXTEND_PAD_RIGHTLEFT INTERACT PAD >1\n    ((PADF3 INTERACT EXTEND_PAD_TOPBOTTOM_NEIGHBOR) INTERACT EXTEND_PAD_RIGHTLEFT_NEIGHBOR) NOT INTERACT CORNER_FILTER_F3\n    ']

['RG_F4', '@ Rule G (Device Class F4) : pad opening distance to any mask layer >= 10.000\n                          @ This criterion is not to be taken into account for CUP pads. Only distance from last metal (Alucap if it exists) to any mask layer is checked for this CUP configuration\n    EXT (PADF4 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (PHYSIK_AND_DEEP_LAYERS OR (HOLES PHYSIK_AND_DEEP_LAYERS INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION\n        EXT (PADF4 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME1_C1_F4 OR (HOLES ME1_C1_F4 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADF4 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME2_C1_F4 OR (HOLES ME2_C1_F4 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADF4 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME3_C1_F4 OR (HOLES ME3_C1_F4 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADF4 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME4_C1_F4 OR (HOLES ME4_C1_F4 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADF4 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME5_C1_F4 OR (HOLES ME5_C1_F4 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADF4 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME6_C1_F4 OR (HOLES ME6_C1_F4 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADF4 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME7_C1_F4 OR (HOLES ME7_C1_F4 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADF4 NOT DUMPAD) (THICKMETAL_F4 OR (HOLES THICKMETAL_F4 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION  NOT CONNECTED\n    ']

['R2_F4', '@ Rule 2 (Device Class F4) : minimum pad pitch >= 110.000\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1F4 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 EXTENT_PADF4\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_F4 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 (EXTENT_PAD NOT EXTENT_PADF4)\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR_TOTAL_C1F4 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 (BULK NOT EXTENT_PADF4)\n    CORNER_PAD_TOTAL_C1F4 = EXTENT_PADF4 INTERACT CORNER_PAD2:_TOTAL_C1\n    CORNER_PAD_MIRROR_TOTAL_C1F4 = TOUCH EDGE EXTENT_PADF4 (BULK  NOT CORNER_PAD2:_TOTAL_C1)\n\n    \n    \n    \n    \n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1F4 EDGE_TO_CHECK:GOOD_PAD_MIRROR_TOTAL_C1F4 < 110.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1F4 CORNER_PAD_TOTAL_C1F4 < 110.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD_TOTAL_C1F4 CORNER_PAD_MIRROR_TOTAL_C1F4  < 110.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1F4 EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_F4 < 110.000  MEASURE ALL OPPOSITE EXTENDED 200\n    \n     ']

['RNr_F4', '@ Rule Nr Max Number of row = 1.0 \n      EXTEND_PAD_TOPBOTTOM = GROW EXTENT_PADF4 TOP BY 100 BOTTOM BY 100 \n    EXTEND_PAD_TOPBOTTOM_NEIGHBOR = EXTEND_PAD_TOPBOTTOM INTERACT PAD >1\n    EXTEND_PAD_RIGHTLEFT = GROW EXTENT_PADF4 RIGHT BY 100 LEFT BY 100\n    EXTEND_PAD_RIGHTLEFT_NEIGHBOR = EXTEND_PAD_RIGHTLEFT INTERACT PAD >1\n    ((PADF4 INTERACT EXTEND_PAD_TOPBOTTOM_NEIGHBOR) INTERACT EXTEND_PAD_RIGHTLEFT_NEIGHBOR) NOT INTERACT CORNER_FILTER_F4\n    ']

['RG_F5', '@ Rule G (Device Class F5) : pad opening distance to any mask layer >= 10.000\n                          @ This criterion is not to be taken into account for CUP pads. Only distance from last metal (Alucap if it exists) to any mask layer is checked for this CUP configuration\n    EXT (PADF5 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (PHYSIK_AND_DEEP_LAYERS OR (HOLES PHYSIK_AND_DEEP_LAYERS INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION\n        EXT (PADF5 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME1_C1_F5 OR (HOLES ME1_C1_F5 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADF5 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME2_C1_F5 OR (HOLES ME2_C1_F5 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADF5 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME3_C1_F5 OR (HOLES ME3_C1_F5 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADF5 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME4_C1_F5 OR (HOLES ME4_C1_F5 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADF5 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME5_C1_F5 OR (HOLES ME5_C1_F5 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADF5 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME6_C1_F5 OR (HOLES ME6_C1_F5 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADF5 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME7_C1_F5 OR (HOLES ME7_C1_F5 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADF5 NOT DUMPAD) (THICKMETAL_F5 OR (HOLES THICKMETAL_F5 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION  NOT CONNECTED\n    ']

['R2_F5', '@ Rule 2 (Device Class F5) : minimum pad pitch >= 80.000\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1F5 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 EXTENT_PADF5\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_F5 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 (EXTENT_PAD NOT EXTENT_PADF5)\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR_TOTAL_C1F5 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 (BULK NOT EXTENT_PADF5)\n    CORNER_PAD_TOTAL_C1F5 = EXTENT_PADF5 INTERACT CORNER_PAD2:_TOTAL_C1\n    CORNER_PAD_MIRROR_TOTAL_C1F5 = TOUCH EDGE EXTENT_PADF5 (BULK  NOT CORNER_PAD2:_TOTAL_C1)\n\n    \n    \n    \n    \n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1F5 EDGE_TO_CHECK:GOOD_PAD_MIRROR_TOTAL_C1F5 < 80.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1F5 CORNER_PAD_TOTAL_C1F5 < 80.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD_TOTAL_C1F5 CORNER_PAD_MIRROR_TOTAL_C1F5  < 80.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1F5 EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_F5 < 80.000  MEASURE ALL OPPOSITE EXTENDED 200\n    \n     ']

['RNr_F5', '@ Rule Nr Max Number of row = 1.0 \n      EXTEND_PAD_TOPBOTTOM = GROW EXTENT_PADF5 TOP BY 100 BOTTOM BY 100 \n    EXTEND_PAD_TOPBOTTOM_NEIGHBOR = EXTEND_PAD_TOPBOTTOM INTERACT PAD >1\n    EXTEND_PAD_RIGHTLEFT = GROW EXTENT_PADF5 RIGHT BY 100 LEFT BY 100\n    EXTEND_PAD_RIGHTLEFT_NEIGHBOR = EXTEND_PAD_RIGHTLEFT INTERACT PAD >1\n    ((PADF5 INTERACT EXTEND_PAD_TOPBOTTOM_NEIGHBOR) INTERACT EXTEND_PAD_RIGHTLEFT_NEIGHBOR) NOT INTERACT CORNER_FILTER_F5\n    ']

['RG_F9', '@ Rule G (Device Class F9) : pad opening distance to any mask layer >= 10.000\n                          @ This criterion is not to be taken into account for CUP pads. Only distance from last metal (Alucap if it exists) to any mask layer is checked for this CUP configuration\n    EXT (PADF9 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (PHYSIK_AND_DEEP_LAYERS OR (HOLES PHYSIK_AND_DEEP_LAYERS INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION\n        EXT (PADF9 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME1_C1_F9 OR (HOLES ME1_C1_F9 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADF9 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME2_C1_F9 OR (HOLES ME2_C1_F9 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADF9 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME3_C1_F9 OR (HOLES ME3_C1_F9 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADF9 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME4_C1_F9 OR (HOLES ME4_C1_F9 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADF9 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME5_C1_F9 OR (HOLES ME5_C1_F9 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADF9 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME6_C1_F9 OR (HOLES ME6_C1_F9 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADF9 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME7_C1_F9 OR (HOLES ME7_C1_F9 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADF9 NOT DUMPAD) (THICKMETAL_F9 OR (HOLES THICKMETAL_F9 INNER EMPTY)) < 10.000 ABUT>0<90 MEASURE ALL REGION  NOT CONNECTED\n    ']

['R2_F9', '@ Rule 2 (Device Class F9) : minimum pad pitch >= 150.000\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1F9 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 EXTENT_PADF9\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_F9 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 (EXTENT_PAD NOT EXTENT_PADF9)\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR_TOTAL_C1F9 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 (BULK NOT EXTENT_PADF9)\n    CORNER_PAD_TOTAL_C1F9 = EXTENT_PADF9 INTERACT CORNER_PAD2:_TOTAL_C1\n    CORNER_PAD_MIRROR_TOTAL_C1F9 = TOUCH EDGE EXTENT_PADF9 (BULK  NOT CORNER_PAD2:_TOTAL_C1)\n\n    \n    \n    \n    \n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1F9 EDGE_TO_CHECK:GOOD_PAD_MIRROR_TOTAL_C1F9 < 150.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1F9 CORNER_PAD_TOTAL_C1F9 < 150.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD_TOTAL_C1F9 CORNER_PAD_MIRROR_TOTAL_C1F9  < 150.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1F9 EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_F9 < 150.000  MEASURE ALL OPPOSITE EXTENDED 200\n    \n     ']

['RNr_F9', '@ Rule Nr Max Number of row = 1.0 \n      EXTEND_PAD_TOPBOTTOM = GROW EXTENT_PADF9 TOP BY 100 BOTTOM BY 100 \n    EXTEND_PAD_TOPBOTTOM_NEIGHBOR = EXTEND_PAD_TOPBOTTOM INTERACT PAD >1\n    EXTEND_PAD_RIGHTLEFT = GROW EXTENT_PADF9 RIGHT BY 100 LEFT BY 100\n    EXTEND_PAD_RIGHTLEFT_NEIGHBOR = EXTEND_PAD_RIGHTLEFT INTERACT PAD >1\n    ((PADF9 INTERACT EXTEND_PAD_TOPBOTTOM_NEIGHBOR) INTERACT EXTEND_PAD_RIGHTLEFT_NEIGHBOR) NOT INTERACT CORNER_FILTER_F9\n    ']

['RG_F10_E1s', '@ Rule G (Device Class F10_E1s) : pad opening distance to any mask layer >= 10.800\n                          @ This criterion is not to be taken into account for CUP pads. Only distance from last metal (Alucap if it exists) to any mask layer is checked for this CUP configuration\n    EXT (PADF10_E1s NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (PHYSIK_AND_DEEP_LAYERS OR (HOLES PHYSIK_AND_DEEP_LAYERS INNER EMPTY)) < 10.800 ABUT>0<90 MEASURE ALL REGION\n        EXT (PADF10_E1s NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME1_C1_F10_E1s OR (HOLES ME1_C1_F10_E1s INNER EMPTY)) < 10.800 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADF10_E1s NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME2_C1_F10_E1s OR (HOLES ME2_C1_F10_E1s INNER EMPTY)) < 10.800 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADF10_E1s NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME3_C1_F10_E1s OR (HOLES ME3_C1_F10_E1s INNER EMPTY)) < 10.800 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADF10_E1s NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME4_C1_F10_E1s OR (HOLES ME4_C1_F10_E1s INNER EMPTY)) < 10.800 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADF10_E1s NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME5_C1_F10_E1s OR (HOLES ME5_C1_F10_E1s INNER EMPTY)) < 10.800 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADF10_E1s NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME6_C1_F10_E1s OR (HOLES ME6_C1_F10_E1s INNER EMPTY)) < 10.800 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADF10_E1s NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME7_C1_F10_E1s OR (HOLES ME7_C1_F10_E1s INNER EMPTY)) < 10.800 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADF10_E1s NOT DUMPAD) (THICKMETAL_F10_E1s OR (HOLES THICKMETAL_F10_E1s INNER EMPTY)) < 10.800 ABUT>0<90 MEASURE ALL REGION  NOT CONNECTED\n    ']

['R2_F10_E1s', '@ Rule 2 (Device Class F10_E1s) : minimum pad pitch >= 90.000\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1F10_E1s = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 EXTENT_PADF10_E1s\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_F10_E1s = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 (EXTENT_PAD NOT EXTENT_PADF10_E1s)\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR_TOTAL_C1F10_E1s = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 (BULK NOT EXTENT_PADF10_E1s)\n    CORNER_PAD_TOTAL_C1F10_E1s = EXTENT_PADF10_E1s INTERACT CORNER_PAD2:_TOTAL_C1\n    CORNER_PAD_MIRROR_TOTAL_C1F10_E1s = TOUCH EDGE EXTENT_PADF10_E1s (BULK  NOT CORNER_PAD2:_TOTAL_C1)\n\n    \n    \n    \n    \n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1F10_E1s EDGE_TO_CHECK:GOOD_PAD_MIRROR_TOTAL_C1F10_E1s < 90.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1F10_E1s CORNER_PAD_TOTAL_C1F10_E1s < 90.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD_TOTAL_C1F10_E1s CORNER_PAD_MIRROR_TOTAL_C1F10_E1s  < 90.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1F10_E1s EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_F10_E1s < 90.000  MEASURE ALL OPPOSITE EXTENDED 200\n    \n     ']

['RNr_F10_E1s', '@ Rule Nr Max Number of row = 1.0 \n      EXTEND_PAD_TOPBOTTOM = GROW EXTENT_PADF10_E1s TOP BY 100 BOTTOM BY 100 \n    EXTEND_PAD_TOPBOTTOM_NEIGHBOR = EXTEND_PAD_TOPBOTTOM INTERACT PAD >1\n    EXTEND_PAD_RIGHTLEFT = GROW EXTENT_PADF10_E1s RIGHT BY 100 LEFT BY 100\n    EXTEND_PAD_RIGHTLEFT_NEIGHBOR = EXTEND_PAD_RIGHTLEFT INTERACT PAD >1\n    ((PADF10_E1s INTERACT EXTEND_PAD_TOPBOTTOM_NEIGHBOR) INTERACT EXTEND_PAD_RIGHTLEFT_NEIGHBOR) NOT INTERACT CORNER_FILTER_F10_E1s\n    ']

['RG_H1', '@ Rule G (Device Class H1) : pad opening distance to any mask layer >= 4.000\n                          @ This criterion is not to be taken into account for CUP pads. Only distance from last metal (Alucap if it exists) to any mask layer is checked for this CUP configuration\n    EXT (PADH1 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (PHYSIK_AND_DEEP_LAYERS OR (HOLES PHYSIK_AND_DEEP_LAYERS INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION\n        EXT (PADH1 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME1_C1_H1 OR (HOLES ME1_C1_H1 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADH1 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME2_C1_H1 OR (HOLES ME2_C1_H1 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADH1 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME3_C1_H1 OR (HOLES ME3_C1_H1 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADH1 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME4_C1_H1 OR (HOLES ME4_C1_H1 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADH1 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME5_C1_H1 OR (HOLES ME5_C1_H1 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADH1 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME6_C1_H1 OR (HOLES ME6_C1_H1 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADH1 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME7_C1_H1 OR (HOLES ME7_C1_H1 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADH1 NOT DUMPAD) (THICKMETAL_H1 OR (HOLES THICKMETAL_H1 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION  NOT CONNECTED\n    ']

['R2_H1', '@ Rule 2 (Device Class H1) : minimum pad pitch >= 65.000\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1H1 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 EXTENT_PADH1\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_H1 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 (EXTENT_PAD NOT EXTENT_PADH1)\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR_TOTAL_C1H1 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 (BULK NOT EXTENT_PADH1)\n    CORNER_PAD_TOTAL_C1H1 = EXTENT_PADH1 INTERACT CORNER_PAD2:_TOTAL_C1\n    CORNER_PAD_MIRROR_TOTAL_C1H1 = TOUCH EDGE EXTENT_PADH1 (BULK  NOT CORNER_PAD2:_TOTAL_C1)\n\n    \n    \n    \n    \n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1H1 EDGE_TO_CHECK:GOOD_PAD_MIRROR_TOTAL_C1H1 < 65.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1H1 CORNER_PAD_TOTAL_C1H1 < 65.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD_TOTAL_C1H1 CORNER_PAD_MIRROR_TOTAL_C1H1  < 65.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1H1 EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_H1 < 65.000  MEASURE ALL OPPOSITE EXTENDED 200\n    \n     ']

['RNr_H1', '@ Rule Nr Max Number of row = 1.0 \n      EXTEND_PAD_TOPBOTTOM = GROW EXTENT_PADH1 TOP BY 100 BOTTOM BY 100 \n    EXTEND_PAD_TOPBOTTOM_NEIGHBOR = EXTEND_PAD_TOPBOTTOM INTERACT PAD >1\n    EXTEND_PAD_RIGHTLEFT = GROW EXTENT_PADH1 RIGHT BY 100 LEFT BY 100\n    EXTEND_PAD_RIGHTLEFT_NEIGHBOR = EXTEND_PAD_RIGHTLEFT INTERACT PAD >1\n    ((PADH1 INTERACT EXTEND_PAD_TOPBOTTOM_NEIGHBOR) INTERACT EXTEND_PAD_RIGHTLEFT_NEIGHBOR) NOT INTERACT CORNER_FILTER_H1\n    ']

['RG_H2', '@ Rule G (Device Class H2) : pad opening distance to any mask layer >= 3.500\n                          @ This criterion is not to be taken into account for CUP pads. Only distance from last metal (Alucap if it exists) to any mask layer is checked for this CUP configuration\n    EXT (PADH2 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (PHYSIK_AND_DEEP_LAYERS OR (HOLES PHYSIK_AND_DEEP_LAYERS INNER EMPTY)) < 3.500 ABUT>0<90 MEASURE ALL REGION\n        EXT (PADH2 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME1_C1_H2 OR (HOLES ME1_C1_H2 INNER EMPTY)) < 3.500 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADH2 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME2_C1_H2 OR (HOLES ME2_C1_H2 INNER EMPTY)) < 3.500 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADH2 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME3_C1_H2 OR (HOLES ME3_C1_H2 INNER EMPTY)) < 3.500 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADH2 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME4_C1_H2 OR (HOLES ME4_C1_H2 INNER EMPTY)) < 3.500 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADH2 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME5_C1_H2 OR (HOLES ME5_C1_H2 INNER EMPTY)) < 3.500 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADH2 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME6_C1_H2 OR (HOLES ME6_C1_H2 INNER EMPTY)) < 3.500 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADH2 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME7_C1_H2 OR (HOLES ME7_C1_H2 INNER EMPTY)) < 3.500 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADH2 NOT DUMPAD) (THICKMETAL_H2 OR (HOLES THICKMETAL_H2 INNER EMPTY)) < 3.500 ABUT>0<90 MEASURE ALL REGION  NOT CONNECTED\n    ']

['R2_H2', '@ Rule 2 (Device Class H2) : minimum pad pitch >= 65.000\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1H2 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 EXTENT_PADH2\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_H2 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 (EXTENT_PAD NOT EXTENT_PADH2)\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR_TOTAL_C1H2 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 (BULK NOT EXTENT_PADH2)\n    CORNER_PAD_TOTAL_C1H2 = EXTENT_PADH2 INTERACT CORNER_PAD2:_TOTAL_C1\n    CORNER_PAD_MIRROR_TOTAL_C1H2 = TOUCH EDGE EXTENT_PADH2 (BULK  NOT CORNER_PAD2:_TOTAL_C1)\n\n    \n    \n    \n    \n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1H2 EDGE_TO_CHECK:GOOD_PAD_MIRROR_TOTAL_C1H2 < 65.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1H2 CORNER_PAD_TOTAL_C1H2 < 65.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD_TOTAL_C1H2 CORNER_PAD_MIRROR_TOTAL_C1H2  < 65.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1H2 EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_H2 < 65.000  MEASURE ALL OPPOSITE EXTENDED 200\n    \n     ']

['RNr_H2', '@ Rule Nr Max Number of row = 1.0 \n      EXTEND_PAD_TOPBOTTOM = GROW EXTENT_PADH2 TOP BY 100 BOTTOM BY 100 \n    EXTEND_PAD_TOPBOTTOM_NEIGHBOR = EXTEND_PAD_TOPBOTTOM INTERACT PAD >1\n    EXTEND_PAD_RIGHTLEFT = GROW EXTENT_PADH2 RIGHT BY 100 LEFT BY 100\n    EXTEND_PAD_RIGHTLEFT_NEIGHBOR = EXTEND_PAD_RIGHTLEFT INTERACT PAD >1\n    ((PADH2 INTERACT EXTEND_PAD_TOPBOTTOM_NEIGHBOR) INTERACT EXTEND_PAD_RIGHTLEFT_NEIGHBOR) NOT INTERACT CORNER_FILTER_H2\n    ']

['RG_H3_F1s', '@ Rule G (Device Class H3_F1s) : pad opening distance to any mask layer >= 4.500\n                          @ This criterion is not to be taken into account for CUP pads. Only distance from last metal (Alucap if it exists) to any mask layer is checked for this CUP configuration\n    EXT (PADH3_F1s NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (PHYSIK_AND_DEEP_LAYERS OR (HOLES PHYSIK_AND_DEEP_LAYERS INNER EMPTY)) < 4.500 ABUT>0<90 MEASURE ALL REGION\n        EXT (PADH3_F1s NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME1_C1_H3_F1s OR (HOLES ME1_C1_H3_F1s INNER EMPTY)) < 4.500 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADH3_F1s NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME2_C1_H3_F1s OR (HOLES ME2_C1_H3_F1s INNER EMPTY)) < 4.500 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADH3_F1s NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME3_C1_H3_F1s OR (HOLES ME3_C1_H3_F1s INNER EMPTY)) < 4.500 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADH3_F1s NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME4_C1_H3_F1s OR (HOLES ME4_C1_H3_F1s INNER EMPTY)) < 4.500 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADH3_F1s NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME5_C1_H3_F1s OR (HOLES ME5_C1_H3_F1s INNER EMPTY)) < 4.500 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADH3_F1s NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME6_C1_H3_F1s OR (HOLES ME6_C1_H3_F1s INNER EMPTY)) < 4.500 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADH3_F1s NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME7_C1_H3_F1s OR (HOLES ME7_C1_H3_F1s INNER EMPTY)) < 4.500 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADH3_F1s NOT DUMPAD) (THICKMETAL_H3_F1s OR (HOLES THICKMETAL_H3_F1s INNER EMPTY)) < 4.500 ABUT>0<90 MEASURE ALL REGION  NOT CONNECTED\n    ']

['R2_H3_F1s', '@ Rule 2 (Device Class H3_F1s) : minimum pad pitch >= 72.000\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1H3_F1s = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 EXTENT_PADH3_F1s\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_H3_F1s = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 (EXTENT_PAD NOT EXTENT_PADH3_F1s)\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR_TOTAL_C1H3_F1s = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 (BULK NOT EXTENT_PADH3_F1s)\n    CORNER_PAD_TOTAL_C1H3_F1s = EXTENT_PADH3_F1s INTERACT CORNER_PAD2:_TOTAL_C1\n    CORNER_PAD_MIRROR_TOTAL_C1H3_F1s = TOUCH EDGE EXTENT_PADH3_F1s (BULK  NOT CORNER_PAD2:_TOTAL_C1)\n\n    \n    \n    \n    \n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1H3_F1s EDGE_TO_CHECK:GOOD_PAD_MIRROR_TOTAL_C1H3_F1s < 72.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1H3_F1s CORNER_PAD_TOTAL_C1H3_F1s < 72.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD_TOTAL_C1H3_F1s CORNER_PAD_MIRROR_TOTAL_C1H3_F1s  < 72.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1H3_F1s EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_H3_F1s < 72.000  MEASURE ALL OPPOSITE EXTENDED 200\n    \n     ']

['RNr_H3_F1s', '@ Rule Nr Max Number of row = 1.0 \n      EXTEND_PAD_TOPBOTTOM = GROW EXTENT_PADH3_F1s TOP BY 100 BOTTOM BY 100 \n    EXTEND_PAD_TOPBOTTOM_NEIGHBOR = EXTEND_PAD_TOPBOTTOM INTERACT PAD >1\n    EXTEND_PAD_RIGHTLEFT = GROW EXTENT_PADH3_F1s RIGHT BY 100 LEFT BY 100\n    EXTEND_PAD_RIGHTLEFT_NEIGHBOR = EXTEND_PAD_RIGHTLEFT INTERACT PAD >1\n    ((PADH3_F1s INTERACT EXTEND_PAD_TOPBOTTOM_NEIGHBOR) INTERACT EXTEND_PAD_RIGHTLEFT_NEIGHBOR) NOT INTERACT CORNER_FILTER_H3_F1s\n    ']

['RG_H4', '@ Rule G (Device Class H4) : pad opening distance to any mask layer >= 4.000\n                          @ This criterion is not to be taken into account for CUP pads. Only distance from last metal (Alucap if it exists) to any mask layer is checked for this CUP configuration\n    EXT (PADH4 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (PHYSIK_AND_DEEP_LAYERS OR (HOLES PHYSIK_AND_DEEP_LAYERS INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION\n        EXT (PADH4 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME1_C1_H4 OR (HOLES ME1_C1_H4 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADH4 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME2_C1_H4 OR (HOLES ME2_C1_H4 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADH4 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME3_C1_H4 OR (HOLES ME3_C1_H4 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADH4 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME4_C1_H4 OR (HOLES ME4_C1_H4 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADH4 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME5_C1_H4 OR (HOLES ME5_C1_H4 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADH4 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME6_C1_H4 OR (HOLES ME6_C1_H4 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADH4 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME7_C1_H4 OR (HOLES ME7_C1_H4 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADH4 NOT DUMPAD) (THICKMETAL_H4 OR (HOLES THICKMETAL_H4 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION  NOT CONNECTED\n    ']

['R2_H4', '@ Rule 2 (Device Class H4) : minimum pad pitch >= 65.000\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1H4 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 EXTENT_PADH4\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_H4 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 (EXTENT_PAD NOT EXTENT_PADH4)\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR_TOTAL_C1H4 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 (BULK NOT EXTENT_PADH4)\n    CORNER_PAD_TOTAL_C1H4 = EXTENT_PADH4 INTERACT CORNER_PAD2:_TOTAL_C1\n    CORNER_PAD_MIRROR_TOTAL_C1H4 = TOUCH EDGE EXTENT_PADH4 (BULK  NOT CORNER_PAD2:_TOTAL_C1)\n\n    \n    \n    \n    \n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1H4 EDGE_TO_CHECK:GOOD_PAD_MIRROR_TOTAL_C1H4 < 65.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1H4 CORNER_PAD_TOTAL_C1H4 < 65.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD_TOTAL_C1H4 CORNER_PAD_MIRROR_TOTAL_C1H4  < 65.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1H4 EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_H4 < 65.000  MEASURE ALL OPPOSITE EXTENDED 200\n    \n     ']

['RNr_H4', '@ Rule Nr Max Number of row = 1.0 \n      EXTEND_PAD_TOPBOTTOM = GROW EXTENT_PADH4 TOP BY 100 BOTTOM BY 100 \n    EXTEND_PAD_TOPBOTTOM_NEIGHBOR = EXTEND_PAD_TOPBOTTOM INTERACT PAD >1\n    EXTEND_PAD_RIGHTLEFT = GROW EXTENT_PADH4 RIGHT BY 100 LEFT BY 100\n    EXTEND_PAD_RIGHTLEFT_NEIGHBOR = EXTEND_PAD_RIGHTLEFT INTERACT PAD >1\n    ((PADH4 INTERACT EXTEND_PAD_TOPBOTTOM_NEIGHBOR) INTERACT EXTEND_PAD_RIGHTLEFT_NEIGHBOR) NOT INTERACT CORNER_FILTER_H4\n    ']

['RG_H5', '@ Rule G (Device Class H5) : pad opening distance to any mask layer >= 4.000\n                          @ This criterion is not to be taken into account for CUP pads. Only distance from last metal (Alucap if it exists) to any mask layer is checked for this CUP configuration\n    EXT (PADH5 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (PHYSIK_AND_DEEP_LAYERS OR (HOLES PHYSIK_AND_DEEP_LAYERS INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION\n        EXT (PADH5 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME1_C1_H5 OR (HOLES ME1_C1_H5 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADH5 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME2_C1_H5 OR (HOLES ME2_C1_H5 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADH5 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME3_C1_H5 OR (HOLES ME3_C1_H5 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADH5 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME4_C1_H5 OR (HOLES ME4_C1_H5 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADH5 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME5_C1_H5 OR (HOLES ME5_C1_H5 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADH5 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME6_C1_H5 OR (HOLES ME6_C1_H5 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADH5 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME7_C1_H5 OR (HOLES ME7_C1_H5 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADH5 NOT DUMPAD) (THICKMETAL_H5 OR (HOLES THICKMETAL_H5 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION  NOT CONNECTED\n    ']

['R2_H5', '@ Rule 2 (Device Class H5) : minimum pad pitch >= 65.000\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1H5 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 EXTENT_PADH5\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_H5 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 (EXTENT_PAD NOT EXTENT_PADH5)\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR_TOTAL_C1H5 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 (BULK NOT EXTENT_PADH5)\n    CORNER_PAD_TOTAL_C1H5 = EXTENT_PADH5 INTERACT CORNER_PAD2:_TOTAL_C1\n    CORNER_PAD_MIRROR_TOTAL_C1H5 = TOUCH EDGE EXTENT_PADH5 (BULK  NOT CORNER_PAD2:_TOTAL_C1)\n\n    \n    \n    \n    \n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1H5 EDGE_TO_CHECK:GOOD_PAD_MIRROR_TOTAL_C1H5 < 65.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1H5 CORNER_PAD_TOTAL_C1H5 < 65.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD_TOTAL_C1H5 CORNER_PAD_MIRROR_TOTAL_C1H5  < 65.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1H5 EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_H5 < 65.000  MEASURE ALL OPPOSITE EXTENDED 200\n    \n     ']

['RNr_H5', '@ Rule Nr Max Number of row = 1.0 \n      EXTEND_PAD_TOPBOTTOM = GROW EXTENT_PADH5 TOP BY 100 BOTTOM BY 100 \n    EXTEND_PAD_TOPBOTTOM_NEIGHBOR = EXTEND_PAD_TOPBOTTOM INTERACT PAD >1\n    EXTEND_PAD_RIGHTLEFT = GROW EXTENT_PADH5 RIGHT BY 100 LEFT BY 100\n    EXTEND_PAD_RIGHTLEFT_NEIGHBOR = EXTEND_PAD_RIGHTLEFT INTERACT PAD >1\n    ((PADH5 INTERACT EXTEND_PAD_TOPBOTTOM_NEIGHBOR) INTERACT EXTEND_PAD_RIGHTLEFT_NEIGHBOR) NOT INTERACT CORNER_FILTER_H5\n    ']

['RG_I1', '@ Rule G (Device Class I1) : pad opening distance to any mask layer >= 4.000\n                          @ This criterion is not to be taken into account for CUP pads. Only distance from last metal (Alucap if it exists) to any mask layer is checked for this CUP configuration\n    EXT (PADI1 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (PHYSIK_AND_DEEP_LAYERS OR (HOLES PHYSIK_AND_DEEP_LAYERS INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION\n        EXT (PADI1 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME1_C1_I1 OR (HOLES ME1_C1_I1 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADI1 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME2_C1_I1 OR (HOLES ME2_C1_I1 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADI1 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME3_C1_I1 OR (HOLES ME3_C1_I1 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADI1 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME4_C1_I1 OR (HOLES ME4_C1_I1 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADI1 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME5_C1_I1 OR (HOLES ME5_C1_I1 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADI1 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME6_C1_I1 OR (HOLES ME6_C1_I1 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADI1 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME7_C1_I1 OR (HOLES ME7_C1_I1 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADI1 NOT DUMPAD) (THICKMETAL_I1 OR (HOLES THICKMETAL_I1 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION  NOT CONNECTED\n    ']

['R2_I1', '@ Rule 2 (Device Class I1) : minimum pad pitch >= 50.000\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1I1 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 EXTENT_PADI1\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_I1 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 (EXTENT_PAD NOT EXTENT_PADI1)\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR_TOTAL_C1I1 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 (BULK NOT EXTENT_PADI1)\n    CORNER_PAD_TOTAL_C1I1 = EXTENT_PADI1 INTERACT CORNER_PAD2:_TOTAL_C1\n    CORNER_PAD_MIRROR_TOTAL_C1I1 = TOUCH EDGE EXTENT_PADI1 (BULK  NOT CORNER_PAD2:_TOTAL_C1)\n\n    \n    \n    \n    \n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1I1 EDGE_TO_CHECK:GOOD_PAD_MIRROR_TOTAL_C1I1 < 50.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1I1 CORNER_PAD_TOTAL_C1I1 < 50.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD_TOTAL_C1I1 CORNER_PAD_MIRROR_TOTAL_C1I1  < 50.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1I1 EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_I1 < 50.000  MEASURE ALL OPPOSITE EXTENDED 200\n    \n     ']

['RNr_I1', '@ Rule Nr Max Number of row = 1.0 \n      EXTEND_PAD_TOPBOTTOM = GROW EXTENT_PADI1 TOP BY 100 BOTTOM BY 100 \n    EXTEND_PAD_TOPBOTTOM_NEIGHBOR = EXTEND_PAD_TOPBOTTOM INTERACT PAD >1\n    EXTEND_PAD_RIGHTLEFT = GROW EXTENT_PADI1 RIGHT BY 100 LEFT BY 100\n    EXTEND_PAD_RIGHTLEFT_NEIGHBOR = EXTEND_PAD_RIGHTLEFT INTERACT PAD >1\n    ((PADI1 INTERACT EXTEND_PAD_TOPBOTTOM_NEIGHBOR) INTERACT EXTEND_PAD_RIGHTLEFT_NEIGHBOR) NOT INTERACT CORNER_FILTER_I1\n    ']

['RG_I2_H1s', '@ Rule G (Device Class I2_H1s) : pad opening distance to any mask layer >= 3.600\n                          @ This criterion is not to be taken into account for CUP pads. Only distance from last metal (Alucap if it exists) to any mask layer is checked for this CUP configuration\n    EXT (PADI2_H1s NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (PHYSIK_AND_DEEP_LAYERS OR (HOLES PHYSIK_AND_DEEP_LAYERS INNER EMPTY)) < 3.600 ABUT>0<90 MEASURE ALL REGION\n        EXT (PADI2_H1s NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME1_C1_I2_H1s OR (HOLES ME1_C1_I2_H1s INNER EMPTY)) < 3.600 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADI2_H1s NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME2_C1_I2_H1s OR (HOLES ME2_C1_I2_H1s INNER EMPTY)) < 3.600 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADI2_H1s NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME3_C1_I2_H1s OR (HOLES ME3_C1_I2_H1s INNER EMPTY)) < 3.600 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADI2_H1s NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME4_C1_I2_H1s OR (HOLES ME4_C1_I2_H1s INNER EMPTY)) < 3.600 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADI2_H1s NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME5_C1_I2_H1s OR (HOLES ME5_C1_I2_H1s INNER EMPTY)) < 3.600 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADI2_H1s NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME6_C1_I2_H1s OR (HOLES ME6_C1_I2_H1s INNER EMPTY)) < 3.600 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADI2_H1s NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME7_C1_I2_H1s OR (HOLES ME7_C1_I2_H1s INNER EMPTY)) < 3.600 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADI2_H1s NOT DUMPAD) (THICKMETAL_I2_H1s OR (HOLES THICKMETAL_I2_H1s INNER EMPTY)) < 3.600 ABUT>0<90 MEASURE ALL REGION  NOT CONNECTED\n    ']

['R2_I2_H1s', '@ Rule 2 (Device Class I2_H1s) : minimum pad pitch >= 58.500\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1I2_H1s = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 EXTENT_PADI2_H1s\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_I2_H1s = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 (EXTENT_PAD NOT EXTENT_PADI2_H1s)\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR_TOTAL_C1I2_H1s = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 (BULK NOT EXTENT_PADI2_H1s)\n    CORNER_PAD_TOTAL_C1I2_H1s = EXTENT_PADI2_H1s INTERACT CORNER_PAD2:_TOTAL_C1\n    CORNER_PAD_MIRROR_TOTAL_C1I2_H1s = TOUCH EDGE EXTENT_PADI2_H1s (BULK  NOT CORNER_PAD2:_TOTAL_C1)\n\n    \n    \n    \n    \n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1I2_H1s EDGE_TO_CHECK:GOOD_PAD_MIRROR_TOTAL_C1I2_H1s < 58.500  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1I2_H1s CORNER_PAD_TOTAL_C1I2_H1s < 58.500 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD_TOTAL_C1I2_H1s CORNER_PAD_MIRROR_TOTAL_C1I2_H1s  < 58.500 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1I2_H1s EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_I2_H1s < 58.500  MEASURE ALL OPPOSITE EXTENDED 200\n    \n     ']

['RNr_I2_H1s', '@ Rule Nr Max Number of row = 1.0 \n      EXTEND_PAD_TOPBOTTOM = GROW EXTENT_PADI2_H1s TOP BY 100 BOTTOM BY 100 \n    EXTEND_PAD_TOPBOTTOM_NEIGHBOR = EXTEND_PAD_TOPBOTTOM INTERACT PAD >1\n    EXTEND_PAD_RIGHTLEFT = GROW EXTENT_PADI2_H1s RIGHT BY 100 LEFT BY 100\n    EXTEND_PAD_RIGHTLEFT_NEIGHBOR = EXTEND_PAD_RIGHTLEFT INTERACT PAD >1\n    ((PADI2_H1s INTERACT EXTEND_PAD_TOPBOTTOM_NEIGHBOR) INTERACT EXTEND_PAD_RIGHTLEFT_NEIGHBOR) NOT INTERACT CORNER_FILTER_I2_H1s\n    ']

['RG_I3', '@ Rule G (Device Class I3) : pad opening distance to any mask layer >= 4.000\n                          @ This criterion is not to be taken into account for CUP pads. Only distance from last metal (Alucap if it exists) to any mask layer is checked for this CUP configuration\n    EXT (PADI3 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (PHYSIK_AND_DEEP_LAYERS OR (HOLES PHYSIK_AND_DEEP_LAYERS INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION\n        EXT (PADI3 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME1_C1_I3 OR (HOLES ME1_C1_I3 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADI3 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME2_C1_I3 OR (HOLES ME2_C1_I3 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADI3 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME3_C1_I3 OR (HOLES ME3_C1_I3 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADI3 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME4_C1_I3 OR (HOLES ME4_C1_I3 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADI3 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME5_C1_I3 OR (HOLES ME5_C1_I3 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADI3 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME6_C1_I3 OR (HOLES ME6_C1_I3 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADI3 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME7_C1_I3 OR (HOLES ME7_C1_I3 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADI3 NOT DUMPAD) (THICKMETAL_I3 OR (HOLES THICKMETAL_I3 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION  NOT CONNECTED\n    ']

['R2_I3', '@ Rule 2 (Device Class I3) : minimum pad pitch >= 50.000\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1I3 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 EXTENT_PADI3\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_I3 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 (EXTENT_PAD NOT EXTENT_PADI3)\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR_TOTAL_C1I3 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 (BULK NOT EXTENT_PADI3)\n    CORNER_PAD_TOTAL_C1I3 = EXTENT_PADI3 INTERACT CORNER_PAD2:_TOTAL_C1\n    CORNER_PAD_MIRROR_TOTAL_C1I3 = TOUCH EDGE EXTENT_PADI3 (BULK  NOT CORNER_PAD2:_TOTAL_C1)\n\n    \n    \n    \n    \n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1I3 EDGE_TO_CHECK:GOOD_PAD_MIRROR_TOTAL_C1I3 < 50.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1I3 CORNER_PAD_TOTAL_C1I3 < 50.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD_TOTAL_C1I3 CORNER_PAD_MIRROR_TOTAL_C1I3  < 50.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1I3 EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_I3 < 50.000  MEASURE ALL OPPOSITE EXTENDED 200\n    \n     ']

['RNr_I3', '@ Rule Nr Max Number of row = 1.0 \n      EXTEND_PAD_TOPBOTTOM = GROW EXTENT_PADI3 TOP BY 100 BOTTOM BY 100 \n    EXTEND_PAD_TOPBOTTOM_NEIGHBOR = EXTEND_PAD_TOPBOTTOM INTERACT PAD >1\n    EXTEND_PAD_RIGHTLEFT = GROW EXTENT_PADI3 RIGHT BY 100 LEFT BY 100\n    EXTEND_PAD_RIGHTLEFT_NEIGHBOR = EXTEND_PAD_RIGHTLEFT INTERACT PAD >1\n    ((PADI3 INTERACT EXTEND_PAD_TOPBOTTOM_NEIGHBOR) INTERACT EXTEND_PAD_RIGHTLEFT_NEIGHBOR) NOT INTERACT CORNER_FILTER_I3\n    ']

['RG_I4', '@ Rule G (Device Class I4) : pad opening distance to any mask layer >= 4.000\n                          @ This criterion is not to be taken into account for CUP pads. Only distance from last metal (Alucap if it exists) to any mask layer is checked for this CUP configuration\n    EXT (PADI4 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (PHYSIK_AND_DEEP_LAYERS OR (HOLES PHYSIK_AND_DEEP_LAYERS INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION\n        EXT (PADI4 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME1_C1_I4 OR (HOLES ME1_C1_I4 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADI4 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME2_C1_I4 OR (HOLES ME2_C1_I4 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADI4 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME3_C1_I4 OR (HOLES ME3_C1_I4 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADI4 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME4_C1_I4 OR (HOLES ME4_C1_I4 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADI4 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME5_C1_I4 OR (HOLES ME5_C1_I4 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADI4 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME6_C1_I4 OR (HOLES ME6_C1_I4 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADI4 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME7_C1_I4 OR (HOLES ME7_C1_I4 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADI4 NOT DUMPAD) (THICKMETAL_I4 OR (HOLES THICKMETAL_I4 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION  NOT CONNECTED\n    ']

['R2_I4', '@ Rule 2 (Device Class I4) : minimum pad pitch >= 50.000\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1I4 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 EXTENT_PADI4\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_I4 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 (EXTENT_PAD NOT EXTENT_PADI4)\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR_TOTAL_C1I4 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 (BULK NOT EXTENT_PADI4)\n    CORNER_PAD_TOTAL_C1I4 = EXTENT_PADI4 INTERACT CORNER_PAD2:_TOTAL_C1\n    CORNER_PAD_MIRROR_TOTAL_C1I4 = TOUCH EDGE EXTENT_PADI4 (BULK  NOT CORNER_PAD2:_TOTAL_C1)\n\n    \n    \n    \n    \n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1I4 EDGE_TO_CHECK:GOOD_PAD_MIRROR_TOTAL_C1I4 < 50.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1I4 CORNER_PAD_TOTAL_C1I4 < 50.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD_TOTAL_C1I4 CORNER_PAD_MIRROR_TOTAL_C1I4  < 50.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1I4 EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_I4 < 50.000  MEASURE ALL OPPOSITE EXTENDED 200\n    \n     ']

['RNr_I4', '@ Rule Nr Max Number of row = 1.0 \n      EXTEND_PAD_TOPBOTTOM = GROW EXTENT_PADI4 TOP BY 100 BOTTOM BY 100 \n    EXTEND_PAD_TOPBOTTOM_NEIGHBOR = EXTEND_PAD_TOPBOTTOM INTERACT PAD >1\n    EXTEND_PAD_RIGHTLEFT = GROW EXTENT_PADI4 RIGHT BY 100 LEFT BY 100\n    EXTEND_PAD_RIGHTLEFT_NEIGHBOR = EXTEND_PAD_RIGHTLEFT INTERACT PAD >1\n    ((PADI4 INTERACT EXTEND_PAD_TOPBOTTOM_NEIGHBOR) INTERACT EXTEND_PAD_RIGHTLEFT_NEIGHBOR) NOT INTERACT CORNER_FILTER_I4\n    ']

['RG_I5', '@ Rule G (Device Class I5) : pad opening distance to any mask layer >= 4.000\n                          @ This criterion is not to be taken into account for CUP pads. Only distance from last metal (Alucap if it exists) to any mask layer is checked for this CUP configuration\n    EXT (PADI5 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (PHYSIK_AND_DEEP_LAYERS OR (HOLES PHYSIK_AND_DEEP_LAYERS INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION\n        EXT (PADI5 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME1_C1_I5 OR (HOLES ME1_C1_I5 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADI5 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME2_C1_I5 OR (HOLES ME2_C1_I5 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADI5 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME3_C1_I5 OR (HOLES ME3_C1_I5 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADI5 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME4_C1_I5 OR (HOLES ME4_C1_I5 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADI5 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME5_C1_I5 OR (HOLES ME5_C1_I5 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADI5 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME6_C1_I5 OR (HOLES ME6_C1_I5 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADI5 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME7_C1_I5 OR (HOLES ME7_C1_I5 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADI5 NOT DUMPAD) (THICKMETAL_I5 OR (HOLES THICKMETAL_I5 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION  NOT CONNECTED\n    ']

['R2_I5', '@ Rule 2 (Device Class I5) : minimum pad pitch >= 50.000\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1I5 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 EXTENT_PADI5\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_I5 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 (EXTENT_PAD NOT EXTENT_PADI5)\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR_TOTAL_C1I5 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 (BULK NOT EXTENT_PADI5)\n    CORNER_PAD_TOTAL_C1I5 = EXTENT_PADI5 INTERACT CORNER_PAD2:_TOTAL_C1\n    CORNER_PAD_MIRROR_TOTAL_C1I5 = TOUCH EDGE EXTENT_PADI5 (BULK  NOT CORNER_PAD2:_TOTAL_C1)\n\n    \n    \n    \n    \n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1I5 EDGE_TO_CHECK:GOOD_PAD_MIRROR_TOTAL_C1I5 < 50.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1I5 CORNER_PAD_TOTAL_C1I5 < 50.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD_TOTAL_C1I5 CORNER_PAD_MIRROR_TOTAL_C1I5  < 50.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1I5 EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_I5 < 50.000  MEASURE ALL OPPOSITE EXTENDED 200\n    \n     ']

['RNr_I5', '@ Rule Nr Max Number of row = 1.0 \n      EXTEND_PAD_TOPBOTTOM = GROW EXTENT_PADI5 TOP BY 100 BOTTOM BY 100 \n    EXTEND_PAD_TOPBOTTOM_NEIGHBOR = EXTEND_PAD_TOPBOTTOM INTERACT PAD >1\n    EXTEND_PAD_RIGHTLEFT = GROW EXTENT_PADI5 RIGHT BY 100 LEFT BY 100\n    EXTEND_PAD_RIGHTLEFT_NEIGHBOR = EXTEND_PAD_RIGHTLEFT INTERACT PAD >1\n    ((PADI5 INTERACT EXTEND_PAD_TOPBOTTOM_NEIGHBOR) INTERACT EXTEND_PAD_RIGHTLEFT_NEIGHBOR) NOT INTERACT CORNER_FILTER_I5\n    ']

['RG_I6', '@ Rule G (Device Class I6) : pad opening distance to any mask layer >= 4.000\n                          @ This criterion is not to be taken into account for CUP pads. Only distance from last metal (Alucap if it exists) to any mask layer is checked for this CUP configuration\n    EXT (PADI6 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (PHYSIK_AND_DEEP_LAYERS OR (HOLES PHYSIK_AND_DEEP_LAYERS INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION\n        EXT (PADI6 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME1_C1_I6 OR (HOLES ME1_C1_I6 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADI6 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME2_C1_I6 OR (HOLES ME2_C1_I6 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADI6 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME3_C1_I6 OR (HOLES ME3_C1_I6 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADI6 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME4_C1_I6 OR (HOLES ME4_C1_I6 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADI6 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME5_C1_I6 OR (HOLES ME5_C1_I6 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADI6 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME6_C1_I6 OR (HOLES ME6_C1_I6 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADI6 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME7_C1_I6 OR (HOLES ME7_C1_I6 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADI6 NOT DUMPAD) (THICKMETAL_I6 OR (HOLES THICKMETAL_I6 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION  NOT CONNECTED\n    ']

['R2_I6', '@ Rule 2 (Device Class I6) : minimum pad pitch >= 60.000\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1I6 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 EXTENT_PADI6\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_I6 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 (EXTENT_PAD NOT EXTENT_PADI6)\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR_TOTAL_C1I6 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 (BULK NOT EXTENT_PADI6)\n    CORNER_PAD_TOTAL_C1I6 = EXTENT_PADI6 INTERACT CORNER_PAD2:_TOTAL_C1\n    CORNER_PAD_MIRROR_TOTAL_C1I6 = TOUCH EDGE EXTENT_PADI6 (BULK  NOT CORNER_PAD2:_TOTAL_C1)\n\n    \n    \n    \n    \n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1I6 EDGE_TO_CHECK:GOOD_PAD_MIRROR_TOTAL_C1I6 < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1I6 CORNER_PAD_TOTAL_C1I6 < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD_TOTAL_C1I6 CORNER_PAD_MIRROR_TOTAL_C1I6  < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1I6 EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_I6 < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n    \n     ']

['RNr_I6', '@ Rule Nr Max Number of row = 1.0 \n      EXTEND_PAD_TOPBOTTOM = GROW EXTENT_PADI6 TOP BY 100 BOTTOM BY 100 \n    EXTEND_PAD_TOPBOTTOM_NEIGHBOR = EXTEND_PAD_TOPBOTTOM INTERACT PAD >1\n    EXTEND_PAD_RIGHTLEFT = GROW EXTENT_PADI6 RIGHT BY 100 LEFT BY 100\n    EXTEND_PAD_RIGHTLEFT_NEIGHBOR = EXTEND_PAD_RIGHTLEFT INTERACT PAD >1\n    ((PADI6 INTERACT EXTEND_PAD_TOPBOTTOM_NEIGHBOR) INTERACT EXTEND_PAD_RIGHTLEFT_NEIGHBOR) NOT INTERACT CORNER_FILTER_I6\n    ']

['RG_I7', '@ Rule G (Device Class I7) : pad opening distance to any mask layer >= 4.000\n                          @ This criterion is not to be taken into account for CUP pads. Only distance from last metal (Alucap if it exists) to any mask layer is checked for this CUP configuration\n    EXT (PADI7 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (PHYSIK_AND_DEEP_LAYERS OR (HOLES PHYSIK_AND_DEEP_LAYERS INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION\n        EXT (PADI7 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME1_C1_I7 OR (HOLES ME1_C1_I7 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADI7 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME2_C1_I7 OR (HOLES ME2_C1_I7 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADI7 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME3_C1_I7 OR (HOLES ME3_C1_I7 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADI7 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME4_C1_I7 OR (HOLES ME4_C1_I7 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADI7 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME5_C1_I7 OR (HOLES ME5_C1_I7 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADI7 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME6_C1_I7 OR (HOLES ME6_C1_I7 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADI7 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME7_C1_I7 OR (HOLES ME7_C1_I7 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADI7 NOT DUMPAD) (THICKMETAL_I7 OR (HOLES THICKMETAL_I7 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION  NOT CONNECTED\n    ']

['R2_I7', '@ Rule 2 (Device Class I7) : minimum pad pitch >= 60.000\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1I7 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 EXTENT_PADI7\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_I7 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 (EXTENT_PAD NOT EXTENT_PADI7)\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR_TOTAL_C1I7 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 (BULK NOT EXTENT_PADI7)\n    CORNER_PAD_TOTAL_C1I7 = EXTENT_PADI7 INTERACT CORNER_PAD2:_TOTAL_C1\n    CORNER_PAD_MIRROR_TOTAL_C1I7 = TOUCH EDGE EXTENT_PADI7 (BULK  NOT CORNER_PAD2:_TOTAL_C1)\n\n    \n    \n    \n    \n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1I7 EDGE_TO_CHECK:GOOD_PAD_MIRROR_TOTAL_C1I7 < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1I7 CORNER_PAD_TOTAL_C1I7 < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD_TOTAL_C1I7 CORNER_PAD_MIRROR_TOTAL_C1I7  < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1I7 EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_I7 < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n    \n     ']

['RNr_I7', '@ Rule Nr Max Number of row = 1.0 \n      EXTEND_PAD_TOPBOTTOM = GROW EXTENT_PADI7 TOP BY 100 BOTTOM BY 100 \n    EXTEND_PAD_TOPBOTTOM_NEIGHBOR = EXTEND_PAD_TOPBOTTOM INTERACT PAD >1\n    EXTEND_PAD_RIGHTLEFT = GROW EXTENT_PADI7 RIGHT BY 100 LEFT BY 100\n    EXTEND_PAD_RIGHTLEFT_NEIGHBOR = EXTEND_PAD_RIGHTLEFT INTERACT PAD >1\n    ((PADI7 INTERACT EXTEND_PAD_TOPBOTTOM_NEIGHBOR) INTERACT EXTEND_PAD_RIGHTLEFT_NEIGHBOR) NOT INTERACT CORNER_FILTER_I7\n    ']

['RG_I8', '@ Rule G (Device Class I8) : pad opening distance to any mask layer >= 4.000\n                          @ This criterion is not to be taken into account for CUP pads. Only distance from last metal (Alucap if it exists) to any mask layer is checked for this CUP configuration\n    EXT (PADI8 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (PHYSIK_AND_DEEP_LAYERS OR (HOLES PHYSIK_AND_DEEP_LAYERS INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION\n        EXT (PADI8 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME1_C1_I8 OR (HOLES ME1_C1_I8 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADI8 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME2_C1_I8 OR (HOLES ME2_C1_I8 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADI8 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME3_C1_I8 OR (HOLES ME3_C1_I8 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADI8 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME4_C1_I8 OR (HOLES ME4_C1_I8 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADI8 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME5_C1_I8 OR (HOLES ME5_C1_I8 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADI8 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME6_C1_I8 OR (HOLES ME6_C1_I8 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADI8 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME7_C1_I8 OR (HOLES ME7_C1_I8 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADI8 NOT DUMPAD) (THICKMETAL_I8 OR (HOLES THICKMETAL_I8 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION  NOT CONNECTED\n    ']

['R2_I8', '@ Rule 2 (Device Class I8) : minimum pad pitch >= 58.000\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1I8 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 EXTENT_PADI8\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_I8 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 (EXTENT_PAD NOT EXTENT_PADI8)\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR_TOTAL_C1I8 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 (BULK NOT EXTENT_PADI8)\n    CORNER_PAD_TOTAL_C1I8 = EXTENT_PADI8 INTERACT CORNER_PAD2:_TOTAL_C1\n    CORNER_PAD_MIRROR_TOTAL_C1I8 = TOUCH EDGE EXTENT_PADI8 (BULK  NOT CORNER_PAD2:_TOTAL_C1)\n\n    \n    \n    \n    \n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1I8 EDGE_TO_CHECK:GOOD_PAD_MIRROR_TOTAL_C1I8 < 58.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1I8 CORNER_PAD_TOTAL_C1I8 < 58.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD_TOTAL_C1I8 CORNER_PAD_MIRROR_TOTAL_C1I8  < 58.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1I8 EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_I8 < 58.000  MEASURE ALL OPPOSITE EXTENDED 200\n    \n     ']

['RNr_I8', '@ Rule Nr Max Number of row = 1.0 \n      EXTEND_PAD_TOPBOTTOM = GROW EXTENT_PADI8 TOP BY 100 BOTTOM BY 100 \n    EXTEND_PAD_TOPBOTTOM_NEIGHBOR = EXTEND_PAD_TOPBOTTOM INTERACT PAD >1\n    EXTEND_PAD_RIGHTLEFT = GROW EXTENT_PADI8 RIGHT BY 100 LEFT BY 100\n    EXTEND_PAD_RIGHTLEFT_NEIGHBOR = EXTEND_PAD_RIGHTLEFT INTERACT PAD >1\n    ((PADI8 INTERACT EXTEND_PAD_TOPBOTTOM_NEIGHBOR) INTERACT EXTEND_PAD_RIGHTLEFT_NEIGHBOR) NOT INTERACT CORNER_FILTER_I8\n    ']

['RG_K1', '@ Rule G (Device Class K1) : pad opening distance to any mask layer >= 4.000\n                          @ This criterion is not to be taken into account for CUP pads. Only distance from last metal (Alucap if it exists) to any mask layer is checked for this CUP configuration\n    EXT (PADK1 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (PHYSIK_AND_DEEP_LAYERS OR (HOLES PHYSIK_AND_DEEP_LAYERS INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION\n        EXT (PADK1 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME1_C1_K1 OR (HOLES ME1_C1_K1 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADK1 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME2_C1_K1 OR (HOLES ME2_C1_K1 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADK1 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME3_C1_K1 OR (HOLES ME3_C1_K1 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADK1 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME4_C1_K1 OR (HOLES ME4_C1_K1 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADK1 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME5_C1_K1 OR (HOLES ME5_C1_K1 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADK1 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME6_C1_K1 OR (HOLES ME6_C1_K1 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADK1 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME7_C1_K1 OR (HOLES ME7_C1_K1 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADK1 NOT DUMPAD) (THICKMETAL_K1 OR (HOLES THICKMETAL_K1 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION  NOT CONNECTED\n    ']

['R2_K1', '@ Rule 2 (Device Class K1) : minimum pad pitch >= 40.000\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1K1 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 EXTENT_PADK1\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_K1 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 (EXTENT_PAD NOT EXTENT_PADK1)\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR_TOTAL_C1K1 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 (BULK NOT EXTENT_PADK1)\n    CORNER_PAD_TOTAL_C1K1 = EXTENT_PADK1 INTERACT CORNER_PAD2:_TOTAL_C1\n    CORNER_PAD_MIRROR_TOTAL_C1K1 = TOUCH EDGE EXTENT_PADK1 (BULK  NOT CORNER_PAD2:_TOTAL_C1)\n\n    \n    \n    \n    \n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1K1 EDGE_TO_CHECK:GOOD_PAD_MIRROR_TOTAL_C1K1 < 40.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1K1 CORNER_PAD_TOTAL_C1K1 < 40.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD_TOTAL_C1K1 CORNER_PAD_MIRROR_TOTAL_C1K1  < 40.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1K1 EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_K1 < 40.000  MEASURE ALL OPPOSITE EXTENDED 200\n    \n     ']

['RNr_K1', '@ Rule Nr Max Number of row = 1.0 \n      EXTEND_PAD_TOPBOTTOM = GROW EXTENT_PADK1 TOP BY 100 BOTTOM BY 100 \n    EXTEND_PAD_TOPBOTTOM_NEIGHBOR = EXTEND_PAD_TOPBOTTOM INTERACT PAD >1\n    EXTEND_PAD_RIGHTLEFT = GROW EXTENT_PADK1 RIGHT BY 100 LEFT BY 100\n    EXTEND_PAD_RIGHTLEFT_NEIGHBOR = EXTEND_PAD_RIGHTLEFT INTERACT PAD >1\n    ((PADK1 INTERACT EXTEND_PAD_TOPBOTTOM_NEIGHBOR) INTERACT EXTEND_PAD_RIGHTLEFT_NEIGHBOR) NOT INTERACT CORNER_FILTER_K1\n    ']

['R32_H4', '@ Rule 32 notch dimension must be 1.5 x 3.0 um for NITRIDE                          \n    NOT RECTANGLE NOTCH_NITRIDE_H4 == 3.000 BY ==1.500\n      PADH4 NOT (PADH4 INTERACT NOTCH_NITRIDE_H4 ==2)\n\n']

['R32b_H4', '@ Rule 32b (Device Class H4) : notches must be present inside probing area\n    (MKR_tp AND CB_STD) NOT (MKR_tp INTERACT NOTCH_NITRIDE_H4 == 2)\n    ']

['RB_H4', '@ Rule RB_H4 : Bond pad distance to any external edge of sealring >= 18.000\n    Y = SEALRING OR (HOLES SEALRING)\n    X = PADH4 AND MKR_wb\n    Z = PADH4 AND MKR_tp\n    ENC X Y < 18.000 ABUT<90 SINGULAR\n    ENC Z Y < 13.000 ABUT<90 SINGULAR\n    ']

['R32_M3', '@ Rule 32 notch dimension must be 1.5 x 3.0 um for NITRIDE                          \n    NOT RECTANGLE NOTCH_NITRIDE_M3 == 3.000 BY ==1.500\n      PADM3 NOT (PADM3 INTERACT NOTCH_NITRIDE_M3 ==2)\n\n']

['R32b_M3', '@ Rule 32b (Device Class M3) : notches must be present inside probing area\n    (MKR_tp AND CB_STD) NOT (MKR_tp INTERACT NOTCH_NITRIDE_M3 == 2)\n    ']

['RB_M3', '@ Rule RB_M3 : Bond pad distance to any external edge of sealring >= 18.000\n    Y = SEALRING OR (HOLES SEALRING)\n    X = PADM3 AND MKR_wb\n    Z = PADM3 AND MKR_tp\n    ENC X Y < 18.000 ABUT<90 SINGULAR\n    ENC Z Y < 13.000 ABUT<90 SINGULAR\n    ']

['R32_I3', '@ Rule 32 notch dimension must be 1.5 x 3.0 um for NITRIDE                          \n    NOT RECTANGLE NOTCH_NITRIDE_I3 == 3.000 BY ==1.500\n      PADI3 NOT (PADI3 INTERACT NOTCH_NITRIDE_I3 ==2)\n\n']

['R32b_I3', '@ Rule 32b (Device Class I3) : notches must be present inside probing area\n    (MKR_tp AND CB_STD) NOT (MKR_tp INTERACT NOTCH_NITRIDE_I3 == 2)\n    ']

['RB_I3', '@ Rule RB_I3 : Bond pad distance to any external edge of sealring >= 18.000\n    Y = SEALRING OR (HOLES SEALRING)\n    X = PADI3 AND MKR_wb\n    Z = PADI3 AND MKR_tp\n    ENC X Y < 18.000 ABUT<90 SINGULAR\n    ENC Z Y < 13.000 ABUT<90 SINGULAR\n    ']

['R32_I5', '@ Rule 32 notch dimension must be 1.5 x 3.0 um for NITRIDE                          \n    NOT RECTANGLE NOTCH_NITRIDE_I5 == 3.000 BY ==1.500\n      PADI5 NOT (PADI5 INTERACT NOTCH_NITRIDE_I5 ==2)\n\n']

['R32b_I5', '@ Rule 32b (Device Class I5) : notches must be present inside probing area\n    (MKR_tp AND CB_STD) NOT (MKR_tp INTERACT NOTCH_NITRIDE_I5 == 2)\n    ']

['RB_I5', '@ Rule RB_I5 : Bond pad distance to any external edge of sealring >= 18.000\n    Y = SEALRING OR (HOLES SEALRING)\n    X = PADI5 AND MKR_wb\n    Z = PADI5 AND MKR_tp\n    ENC X Y < 18.000 ABUT<90 SINGULAR\n    ENC Z Y < 13.000 ABUT<90 SINGULAR\n    ']

['R32_I6', '@ Rule 32 notch dimension must be 1.5 x 3.0 um for NITRIDE                          \n    NOT RECTANGLE NOTCH_NITRIDE_I6 == 3.000 BY ==1.500\n      PADI6 NOT (PADI6 INTERACT NOTCH_NITRIDE_I6 ==2)\n\n']

['R32b_I6', '@ Rule 32b (Device Class I6) : notches must be present inside probing area\n    (MKR_tp AND CB_STD) NOT (MKR_tp INTERACT NOTCH_NITRIDE_I6 == 2)\n    ']

['RB_I6', '@ Rule RB_I6 : Bond pad distance to any external edge of sealring >= 18.000\n    Y = SEALRING OR (HOLES SEALRING)\n    X = PADI6 AND MKR_wb\n    Z = PADI6 AND MKR_tp\n    ENC X Y < 18.000 ABUT<90 SINGULAR\n    ENC Z Y < 13.000 ABUT<90 SINGULAR\n    ']

['R32_I8', '@ Rule 32 notch dimension must be 1.5 x 3.0 um for NITRIDE                          \n    NOT RECTANGLE NOTCH_NITRIDE_I8 == 3.000 BY ==1.500\n      PADI8 NOT (PADI8 INTERACT NOTCH_NITRIDE_I8 ==2)\n\n']

['R32b_I8', '@ Rule 32b (Device Class I8) : notches must be present inside probing area\n    (MKR_tp AND CB_STD) NOT (MKR_tp INTERACT NOTCH_NITRIDE_I8 == 2)\n    ']

['RB_I8', '@ Rule RB_I8 : Bond pad distance to any external edge of sealring >= 18.000\n    Y = SEALRING OR (HOLES SEALRING)\n    X = PADI8 AND MKR_wb\n    Z = PADI8 AND MKR_tp\n    ENC X Y < 18.000 ABUT<90 SINGULAR\n    ENC Z Y < 13.000 ABUT<90 SINGULAR\n    ']

['R32_H5', '@ Rule 32 notch dimension must be 1.5 x 3.0 um\n                    @ 4 notches are mandatory\n    NOT RECTANGLE NOTCH_PAD == 3.000 BY ==1.500\n      PADH5 NOT (PADH5 INTERACT NOTCH_PAD ==4)\n']

['R32b_H5', '@ Rule 32b (Device Class H5) : distance from outside die edge of the pad to notch (min = max) 76.000\n    Z_C1 = TOUCH EDGE EXTENT_PADH5 NOTCH_PAD\n    X_C1 = EXPAND EDGE ((COINCIDENT EDGE MKR_wb EXTENT_PADH5) NOT COINCIDENT EDGE Z_C1) INSIDE BY 76.000  \n    Y_C1 = EXPAND EDGE ((COINCIDENT EDGE MKR_wb EXTENT_PADH5) NOT COINCIDENT EDGE Z_C1) INSIDE BY 79.000  \n    X_second_C1 = EXPAND EDGE ((COINCIDENT EDGE MKR_wb EXTENT_PADH5) NOT COINCIDENT EDGE Z_C1) INSIDE BY 44.000  \n    Y_second_C1 = EXPAND EDGE ((COINCIDENT EDGE MKR_wb EXTENT_PADH5) NOT COINCIDENT EDGE Z_C1) INSIDE BY 47.000  \n    (NOTCH_PAD INTERACT (Y_C1 OR Y_second_C1)) NOT INSIDE ((Y_C1 NOT X_C1) OR (Y_second_C1 NOT X_second_C1))\n\n    ']

['RB_H5', '@ Rule RB_H5 : Bond pad distance to any external edge of sealring >= 18.000\n    Y = SEALRING OR (HOLES SEALRING)\n    X = PADH5 AND MKR_wb\n    Z = PADH5 AND MKR_tp\n    ENC X Y < 18.000 ABUT<90 SINGULAR\n    ENC Z Y < 13.000 ABUT<90 SINGULAR\n    ']

['R32_I7', '@ Rule 32 notch dimension must be 1.5 x 3.0 um\n                    @ 4 notches are mandatory\n    NOT RECTANGLE NOTCH_PAD == 3.000 BY ==1.500\n      PADI7 NOT (PADI7 INTERACT NOTCH_PAD ==4)\n']

['R32b_I7', '@ Rule 32b (Device Class I7) : distance from outside die edge of the pad to notch (min = max) 76.000\n    Z_C1 = TOUCH EDGE EXTENT_PADI7 NOTCH_PAD\n    X_C1 = EXPAND EDGE ((COINCIDENT EDGE MKR_wb EXTENT_PADI7) NOT COINCIDENT EDGE Z_C1) INSIDE BY 76.000  \n    Y_C1 = EXPAND EDGE ((COINCIDENT EDGE MKR_wb EXTENT_PADI7) NOT COINCIDENT EDGE Z_C1) INSIDE BY 79.000  \n    X_second_C1 = EXPAND EDGE ((COINCIDENT EDGE MKR_wb EXTENT_PADI7) NOT COINCIDENT EDGE Z_C1) INSIDE BY 44.000  \n    Y_second_C1 = EXPAND EDGE ((COINCIDENT EDGE MKR_wb EXTENT_PADI7) NOT COINCIDENT EDGE Z_C1) INSIDE BY 47.000  \n    (NOTCH_PAD INTERACT (Y_C1 OR Y_second_C1)) NOT INSIDE ((Y_C1 NOT X_C1) OR (Y_second_C1 NOT X_second_C1))\n\n    ']

['RB_I7', '@ Rule RB_I7 : Bond pad distance to any external edge of sealring >= 18.000\n    Y = SEALRING OR (HOLES SEALRING)\n    X = PADI7 AND MKR_wb\n    Z = PADI7 AND MKR_tp\n    ENC X Y < 18.000 ABUT<90 SINGULAR\n    ENC Z Y < 13.000 ABUT<90 SINGULAR\n    ']

['R32_K1', '@ Rule 32 notch dimension must be 1.5 x 3.0 um\n                    @ 4 notches are mandatory\n    NOT RECTANGLE NOTCH_PAD == 3.000 BY ==1.500\n      PADK1 NOT (PADK1 INTERACT NOTCH_PAD ==4)\n']

['R32b_K1', '@ Rule 32b (Device Class K1) : distance from outside die edge of the pad to notch (min = max) 76.000\n    Z_C1 = TOUCH EDGE EXTENT_PADK1 NOTCH_PAD\n    X_C1 = EXPAND EDGE ((COINCIDENT EDGE MKR_wb EXTENT_PADK1) NOT COINCIDENT EDGE Z_C1) INSIDE BY 76.000  \n    Y_C1 = EXPAND EDGE ((COINCIDENT EDGE MKR_wb EXTENT_PADK1) NOT COINCIDENT EDGE Z_C1) INSIDE BY 79.000  \n    X_second_C1 = EXPAND EDGE ((COINCIDENT EDGE MKR_wb EXTENT_PADK1) NOT COINCIDENT EDGE Z_C1) INSIDE BY 44.000  \n    Y_second_C1 = EXPAND EDGE ((COINCIDENT EDGE MKR_wb EXTENT_PADK1) NOT COINCIDENT EDGE Z_C1) INSIDE BY 47.000  \n    (NOTCH_PAD INTERACT (Y_C1 OR Y_second_C1)) NOT INSIDE ((Y_C1 NOT X_C1) OR (Y_second_C1 NOT X_second_C1))\n\n    ']

['RB_K1', '@ Rule RB_K1 : Bond pad distance to any external edge of sealring >= 18.000\n    Y = SEALRING OR (HOLES SEALRING)\n    X = PADK1 AND MKR_wb\n    Z = PADK1 AND MKR_tp\n    ENC X Y < 18.000 ABUT<90 SINGULAR\n    ENC Z Y < 13.000 ABUT<90 SINGULAR\n    ']

['R32_M4', '@ Rule 32 notch dimension must be 1.5 x 3.0 um\n                    @ 4 notches are mandatory\n    NOT RECTANGLE NOTCH_PAD == 3.000 BY ==1.500\n      PADM4 NOT (PADM4 INTERACT NOTCH_PAD ==4)\n']

['R32b_M4', '@ Rule 32b (Device Class M4) : distance from outside die edge of the pad to notch (min = max) 76.000\n    Z_C1 = TOUCH EDGE EXTENT_PADM4 NOTCH_PAD\n    X_C1 = EXPAND EDGE ((COINCIDENT EDGE MKR_wb EXTENT_PADM4) NOT COINCIDENT EDGE Z_C1) INSIDE BY 76.000  \n    Y_C1 = EXPAND EDGE ((COINCIDENT EDGE MKR_wb EXTENT_PADM4) NOT COINCIDENT EDGE Z_C1) INSIDE BY 79.000  \n    X_second_C1 = EXPAND EDGE ((COINCIDENT EDGE MKR_wb EXTENT_PADM4) NOT COINCIDENT EDGE Z_C1) INSIDE BY 44.000  \n    Y_second_C1 = EXPAND EDGE ((COINCIDENT EDGE MKR_wb EXTENT_PADM4) NOT COINCIDENT EDGE Z_C1) INSIDE BY 47.000  \n    (NOTCH_PAD INTERACT (Y_C1 OR Y_second_C1)) NOT INSIDE ((Y_C1 NOT X_C1) OR (Y_second_C1 NOT X_second_C1))\n\n    ']

['RB_M4', '@ Rule RB_M4 : Bond pad distance to any external edge of sealring >= 18.000\n    Y = SEALRING OR (HOLES SEALRING)\n    X = PADM4 AND MKR_wb\n    Z = PADM4 AND MKR_tp\n    ENC X Y < 18.000 ABUT<90 SINGULAR\n    ENC Z Y < 13.000 ABUT<90 SINGULAR\n    ']

['R32_N1', '@ Rule 32 notch dimension must be 1.5 x 3.0 um\n                    @ 4 notches are mandatory\n    NOT RECTANGLE NOTCH_PAD == 3.000 BY ==1.500\n      PADN1 NOT (PADN1 INTERACT NOTCH_PAD ==4)\n']

['R32b_N1', '@ Rule 32b (Device Class N1) : distance from outside die edge of the pad to notch (min = max) 76.000\n    Z_C1 = TOUCH EDGE EXTENT_PADN1 NOTCH_PAD\n    X_C1 = EXPAND EDGE ((COINCIDENT EDGE MKR_wb EXTENT_PADN1) NOT COINCIDENT EDGE Z_C1) INSIDE BY 76.000  \n    Y_C1 = EXPAND EDGE ((COINCIDENT EDGE MKR_wb EXTENT_PADN1) NOT COINCIDENT EDGE Z_C1) INSIDE BY 79.000  \n    X_second_C1 = EXPAND EDGE ((COINCIDENT EDGE MKR_wb EXTENT_PADN1) NOT COINCIDENT EDGE Z_C1) INSIDE BY 44.000  \n    Y_second_C1 = EXPAND EDGE ((COINCIDENT EDGE MKR_wb EXTENT_PADN1) NOT COINCIDENT EDGE Z_C1) INSIDE BY 47.000  \n    (NOTCH_PAD INTERACT (Y_C1 OR Y_second_C1)) NOT INSIDE ((Y_C1 NOT X_C1) OR (Y_second_C1 NOT X_second_C1))\n\n    ']

['RB_N1', '@ Rule RB_N1 : Bond pad distance to any external edge of sealring >= 18.000\n    Y = SEALRING OR (HOLES SEALRING)\n    X = PADN1 AND MKR_wb\n    Z = PADN1 AND MKR_tp\n    ENC X Y < 18.000 ABUT<90 SINGULAR\n    ENC Z Y < 13.000 ABUT<90 SINGULAR\n    ']

['R32_I4', '@ Rule 32 notch dimension must be 1.5 x 3.0 um for NITRIDE                          \n    NOT RECTANGLE NOTCH_NITRIDE_I4 == 3.000 BY ==1.500\n      PADI4 NOT (PADI4 INTERACT NOTCH_NITRIDE_I4 ==4)\n\n']

['R32b_I4', '@ Rule 32b (Device Class I4) : distance from outside die edge of the pad to notch (min = max) 76.000\n    Z_C1 = TOUCH EDGE EXTENT_PADI4 NOTCH_PAD\n    X_C1 = EXPAND EDGE ((COINCIDENT EDGE MKR_wb EXTENT_PADI4) NOT COINCIDENT EDGE Z_C1) INSIDE BY 76.000  \n    Y_C1 = EXPAND EDGE ((COINCIDENT EDGE MKR_wb EXTENT_PADI4) NOT COINCIDENT EDGE Z_C1) INSIDE BY 79.000  \n    X_second_C1 = EXPAND EDGE ((COINCIDENT EDGE MKR_wb EXTENT_PADI4) NOT COINCIDENT EDGE Z_C1) INSIDE BY 44.000  \n    Y_second_C1 = EXPAND EDGE ((COINCIDENT EDGE MKR_wb EXTENT_PADI4) NOT COINCIDENT EDGE Z_C1) INSIDE BY 47.000  \n    (NOTCH_PAD INTERACT (Y_C1 OR Y_second_C1)) NOT INSIDE ((Y_C1 NOT X_C1) OR (Y_second_C1 NOT X_second_C1))\n\n    ']

['RB_I4', '@ Rule RB_I4 : Bond pad distance to any external edge of sealring >= 18.000\n    Y = SEALRING OR (HOLES SEALRING)\n    X = PADI4 AND MKR_wb\n    Z = PADI4 AND MKR_tp\n    ENC X Y < 18.000 ABUT<90 SINGULAR\n    ENC Z Y < 13.000 ABUT<90 SINGULAR\n    ']

['R32_I4', '@ Rule 32 notch dimension must be 1.5 x 3.0 um\n                    @ 4 notches are mandatory\n    NOT RECTANGLE NOTCH_PAD == 3.000 BY ==1.500\n      PADI4 NOT (PADI4 INTERACT NOTCH_PAD ==4)\n']

['R32b_I4', '@ Rule 32b (Device Class I4) : distance from outside die edge of the pad to notch (min = max) 76.000\n    Z_C1 = TOUCH EDGE EXTENT_PADI4 NOTCH_PAD\n    X_C1 = EXPAND EDGE ((COINCIDENT EDGE MKR_wb EXTENT_PADI4) NOT COINCIDENT EDGE Z_C1) INSIDE BY 76.000  \n    Y_C1 = EXPAND EDGE ((COINCIDENT EDGE MKR_wb EXTENT_PADI4) NOT COINCIDENT EDGE Z_C1) INSIDE BY 79.000  \n    X_second_C1 = EXPAND EDGE ((COINCIDENT EDGE MKR_wb EXTENT_PADI4) NOT COINCIDENT EDGE Z_C1) INSIDE BY 44.000  \n    Y_second_C1 = EXPAND EDGE ((COINCIDENT EDGE MKR_wb EXTENT_PADI4) NOT COINCIDENT EDGE Z_C1) INSIDE BY 47.000  \n    (NOTCH_PAD INTERACT (Y_C1 OR Y_second_C1)) NOT INSIDE ((Y_C1 NOT X_C1) OR (Y_second_C1 NOT X_second_C1))\n\n    ']

['RB_I4', '@ Rule RB_I4 : Bond pad distance to any external edge of sealring >= 18.000\n    Y = SEALRING OR (HOLES SEALRING)\n    X = PADI4 AND MKR_wb\n    Z = PADI4 AND MKR_tp\n    ENC X Y < 18.000 ABUT<90 SINGULAR\n    ENC Z Y < 13.000 ABUT<90 SINGULAR\n    ']

['RE_G1', '@ Rule E (Device Class G1) : distance Emin > 20.000\n        CORNER_PAD2:1_C1G1 = EXTENT_PADG1 INTERACT CORNER_PAD:1_C1\n    EXT (BORDER:1_C1 NOT CORNER_PAD2:1_C1G1) (EXTENT_PADG1 NOT DUMPAD) < 20.000 OPPOSITE PROJECTING \n        CORNER_PAD2:2_C1G1 = EXTENT_PADG1 INTERACT CORNER_PAD:2_C1\n    EXT (BORDER:2_C1 NOT CORNER_PAD2:2_C1G1) (EXTENT_PADG1 NOT DUMPAD) < 20.000 OPPOSITE PROJECTING \n        CORNER_PAD2:3_C1G1 = EXTENT_PADG1 INTERACT CORNER_PAD:3_C1\n    EXT (BORDER:3_C1 NOT CORNER_PAD2:3_C1G1) (EXTENT_PADG1 NOT DUMPAD) < 20.000 OPPOSITE PROJECTING \n        CORNER_PAD2:4_C1G1 = EXTENT_PADG1 INTERACT CORNER_PAD:4_C1\n    EXT (BORDER:4_C1 NOT CORNER_PAD2:4_C1G1) (EXTENT_PADG1 NOT DUMPAD) < 20.000 OPPOSITE PROJECTING \n        CORNER_PAD2:5_C1G1 = EXTENT_PADG1 INTERACT CORNER_PAD:5_C1\n    EXT (BORDER:5_C1 NOT CORNER_PAD2:5_C1G1) (EXTENT_PADG1 NOT DUMPAD) < 20.000 OPPOSITE PROJECTING \n        CORNER_PAD2:6_C1G1 = EXTENT_PADG1 INTERACT CORNER_PAD:6_C1\n    EXT (BORDER:6_C1 NOT CORNER_PAD2:6_C1G1) (EXTENT_PADG1 NOT DUMPAD) < 20.000 OPPOSITE PROJECTING \n        CORNER_PAD2:7_C1G1 = EXTENT_PADG1 INTERACT CORNER_PAD:7_C1\n    EXT (BORDER:7_C1 NOT CORNER_PAD2:7_C1G1) (EXTENT_PADG1 NOT DUMPAD) < 20.000 OPPOSITE PROJECTING \n        CORNER_PAD2:8_C1G1 = EXTENT_PADG1 INTERACT CORNER_PAD:8_C1\n    EXT (BORDER:8_C1 NOT CORNER_PAD2:8_C1G1) (EXTENT_PADG1 NOT DUMPAD) < 20.000 OPPOSITE PROJECTING \n        CORNER_PAD2:9_C1G1 = EXTENT_PADG1 INTERACT CORNER_PAD:9_C1\n    EXT (BORDER:9_C1 NOT CORNER_PAD2:9_C1G1) (EXTENT_PADG1 NOT DUMPAD) < 20.000 OPPOSITE PROJECTING \n        CORNER_PAD2:10_C1G1 = EXTENT_PADG1 INTERACT CORNER_PAD:10_C1\n    EXT (BORDER:10_C1 NOT CORNER_PAD2:10_C1G1) (EXTENT_PADG1 NOT DUMPAD) < 20.000 OPPOSITE PROJECTING \n        CORNER_PAD2:11_C1G1 = EXTENT_PADG1 INTERACT CORNER_PAD:11_C1\n    EXT (BORDER:11_C1 NOT CORNER_PAD2:11_C1G1) (EXTENT_PADG1 NOT DUMPAD) < 20.000 OPPOSITE PROJECTING \n        CORNER_PAD2:12_C1G1 = EXTENT_PADG1 INTERACT CORNER_PAD:12_C1\n    EXT (BORDER:12_C1 NOT CORNER_PAD2:12_C1G1) (EXTENT_PADG1 NOT DUMPAD) < 20.000 OPPOSITE PROJECTING \n        CORNER_PAD2:13_C1G1 = EXTENT_PADG1 INTERACT CORNER_PAD:13_C1\n    EXT (BORDER:13_C1 NOT CORNER_PAD2:13_C1G1) (EXTENT_PADG1 NOT DUMPAD) < 20.000 OPPOSITE PROJECTING \n        CORNER_PAD2:14_C1G1 = EXTENT_PADG1 INTERACT CORNER_PAD:14_C1\n    EXT (BORDER:14_C1 NOT CORNER_PAD2:14_C1G1) (EXTENT_PADG1 NOT DUMPAD) < 20.000 OPPOSITE PROJECTING \n        CORNER_PAD2:15_C1G1 = EXTENT_PADG1 INTERACT CORNER_PAD:15_C1\n    EXT (BORDER:15_C1 NOT CORNER_PAD2:15_C1G1) (EXTENT_PADG1 NOT DUMPAD) < 20.000 OPPOSITE PROJECTING \n        CORNER_PAD2:16_C1G1 = EXTENT_PADG1 INTERACT CORNER_PAD:16_C1\n    EXT (BORDER:16_C1 NOT CORNER_PAD2:16_C1G1) (EXTENT_PADG1 NOT DUMPAD) < 20.000 OPPOSITE PROJECTING \n        CORNER_PAD2:17_C1G1 = EXTENT_PADG1 INTERACT CORNER_PAD:17_C1\n    EXT (BORDER:17_C1 NOT CORNER_PAD2:17_C1G1) (EXTENT_PADG1 NOT DUMPAD) < 20.000 OPPOSITE PROJECTING \n        CORNER_PAD2:18_C1G1 = EXTENT_PADG1 INTERACT CORNER_PAD:18_C1\n    EXT (BORDER:18_C1 NOT CORNER_PAD2:18_C1G1) (EXTENT_PADG1 NOT DUMPAD) < 20.000 OPPOSITE PROJECTING \n        CORNER_PAD2:19_C1G1 = EXTENT_PADG1 INTERACT CORNER_PAD:19_C1\n    EXT (BORDER:19_C1 NOT CORNER_PAD2:19_C1G1) (EXTENT_PADG1 NOT DUMPAD) < 20.000 OPPOSITE PROJECTING \n        CORNER_PAD2:20_C1G1 = EXTENT_PADG1 INTERACT CORNER_PAD:20_C1\n    EXT (BORDER:20_C1 NOT CORNER_PAD2:20_C1G1) (EXTENT_PADG1 NOT DUMPAD) < 20.000 OPPOSITE PROJECTING \n        ']

['R2_G1', '@ Rule 2 (Device Class G1) : minimum pad pitch on the same row >= 100.000\n\n//Row of pads #1\n    EDGE_TO_CHECK:GOOD_PAD:1_C1G1 = TOUCH EDGE EDGE_GOOD_PAD:21_C1 EXTENT_PADG1\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:1_C1G1 = TOUCH EDGE EDGE_GOOD_PAD:21_C1 (BULK NOT EXTENT_PADG1)\n    CORNER_PAD2:1_C1G1 = EXTENT_PADG1 INTERACT CORNER_PAD:1_C1\n    CORNER_PAD_MIRROR:1_C1G1 = TOUCH EDGE EXTENT_PADG1 (BULK  NOT CORNER_PAD2:1_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:1_C1G1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:1_C1G1  < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:1_C1G1 CORNER_PAD2:1_C1G1  < 100.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:1_C1G1 CORNER_PAD_MIRROR:1_C1G1  < 100.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:1_C1G1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:1_C1  < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #1\n//Row of pads #2\n    EDGE_TO_CHECK:GOOD_PAD:2_C1G1 = TOUCH EDGE EDGE_GOOD_PAD:22_C1 EXTENT_PADG1\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:2_C1G1 = TOUCH EDGE EDGE_GOOD_PAD:22_C1 (BULK NOT EXTENT_PADG1)\n    CORNER_PAD2:2_C1G1 = EXTENT_PADG1 INTERACT CORNER_PAD:2_C1\n    CORNER_PAD_MIRROR:2_C1G1 = TOUCH EDGE EXTENT_PADG1 (BULK  NOT CORNER_PAD2:2_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:2_C1G1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:2_C1G1  < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:2_C1G1 CORNER_PAD2:2_C1G1  < 100.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:2_C1G1 CORNER_PAD_MIRROR:2_C1G1  < 100.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:2_C1G1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:2_C1  < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #2\n//Row of pads #3\n    EDGE_TO_CHECK:GOOD_PAD:3_C1G1 = TOUCH EDGE EDGE_GOOD_PAD:23_C1 EXTENT_PADG1\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:3_C1G1 = TOUCH EDGE EDGE_GOOD_PAD:23_C1 (BULK NOT EXTENT_PADG1)\n    CORNER_PAD2:3_C1G1 = EXTENT_PADG1 INTERACT CORNER_PAD:3_C1\n    CORNER_PAD_MIRROR:3_C1G1 = TOUCH EDGE EXTENT_PADG1 (BULK  NOT CORNER_PAD2:3_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:3_C1G1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:3_C1G1  < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:3_C1G1 CORNER_PAD2:3_C1G1  < 100.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:3_C1G1 CORNER_PAD_MIRROR:3_C1G1  < 100.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:3_C1G1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:3_C1  < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #3\n//Row of pads #4\n    EDGE_TO_CHECK:GOOD_PAD:4_C1G1 = TOUCH EDGE EDGE_GOOD_PAD:24_C1 EXTENT_PADG1\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:4_C1G1 = TOUCH EDGE EDGE_GOOD_PAD:24_C1 (BULK NOT EXTENT_PADG1)\n    CORNER_PAD2:4_C1G1 = EXTENT_PADG1 INTERACT CORNER_PAD:4_C1\n    CORNER_PAD_MIRROR:4_C1G1 = TOUCH EDGE EXTENT_PADG1 (BULK  NOT CORNER_PAD2:4_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:4_C1G1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:4_C1G1  < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:4_C1G1 CORNER_PAD2:4_C1G1  < 100.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:4_C1G1 CORNER_PAD_MIRROR:4_C1G1  < 100.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:4_C1G1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:4_C1  < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #4\n//Row of pads #5\n    EDGE_TO_CHECK:GOOD_PAD:5_C1G1 = TOUCH EDGE EDGE_GOOD_PAD:25_C1 EXTENT_PADG1\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:5_C1G1 = TOUCH EDGE EDGE_GOOD_PAD:25_C1 (BULK NOT EXTENT_PADG1)\n    CORNER_PAD2:5_C1G1 = EXTENT_PADG1 INTERACT CORNER_PAD:5_C1\n    CORNER_PAD_MIRROR:5_C1G1 = TOUCH EDGE EXTENT_PADG1 (BULK  NOT CORNER_PAD2:5_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:5_C1G1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:5_C1G1  < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:5_C1G1 CORNER_PAD2:5_C1G1  < 100.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:5_C1G1 CORNER_PAD_MIRROR:5_C1G1  < 100.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:5_C1G1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:5_C1  < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #5\n//Row of pads #6\n    EDGE_TO_CHECK:GOOD_PAD:6_C1G1 = TOUCH EDGE EDGE_GOOD_PAD:26_C1 EXTENT_PADG1\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:6_C1G1 = TOUCH EDGE EDGE_GOOD_PAD:26_C1 (BULK NOT EXTENT_PADG1)\n    CORNER_PAD2:6_C1G1 = EXTENT_PADG1 INTERACT CORNER_PAD:6_C1\n    CORNER_PAD_MIRROR:6_C1G1 = TOUCH EDGE EXTENT_PADG1 (BULK  NOT CORNER_PAD2:6_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:6_C1G1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:6_C1G1  < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:6_C1G1 CORNER_PAD2:6_C1G1  < 100.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:6_C1G1 CORNER_PAD_MIRROR:6_C1G1  < 100.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:6_C1G1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:6_C1  < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #6\n//Row of pads #7\n    EDGE_TO_CHECK:GOOD_PAD:7_C1G1 = TOUCH EDGE EDGE_GOOD_PAD:27_C1 EXTENT_PADG1\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:7_C1G1 = TOUCH EDGE EDGE_GOOD_PAD:27_C1 (BULK NOT EXTENT_PADG1)\n    CORNER_PAD2:7_C1G1 = EXTENT_PADG1 INTERACT CORNER_PAD:7_C1\n    CORNER_PAD_MIRROR:7_C1G1 = TOUCH EDGE EXTENT_PADG1 (BULK  NOT CORNER_PAD2:7_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:7_C1G1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:7_C1G1  < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:7_C1G1 CORNER_PAD2:7_C1G1  < 100.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:7_C1G1 CORNER_PAD_MIRROR:7_C1G1  < 100.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:7_C1G1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:7_C1  < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #7\n//Row of pads #8\n    EDGE_TO_CHECK:GOOD_PAD:8_C1G1 = TOUCH EDGE EDGE_GOOD_PAD:28_C1 EXTENT_PADG1\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:8_C1G1 = TOUCH EDGE EDGE_GOOD_PAD:28_C1 (BULK NOT EXTENT_PADG1)\n    CORNER_PAD2:8_C1G1 = EXTENT_PADG1 INTERACT CORNER_PAD:8_C1\n    CORNER_PAD_MIRROR:8_C1G1 = TOUCH EDGE EXTENT_PADG1 (BULK  NOT CORNER_PAD2:8_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:8_C1G1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:8_C1G1  < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:8_C1G1 CORNER_PAD2:8_C1G1  < 100.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:8_C1G1 CORNER_PAD_MIRROR:8_C1G1  < 100.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:8_C1G1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:8_C1  < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #8\n//Row of pads #9\n    EDGE_TO_CHECK:GOOD_PAD:9_C1G1 = TOUCH EDGE EDGE_GOOD_PAD:29_C1 EXTENT_PADG1\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:9_C1G1 = TOUCH EDGE EDGE_GOOD_PAD:29_C1 (BULK NOT EXTENT_PADG1)\n    CORNER_PAD2:9_C1G1 = EXTENT_PADG1 INTERACT CORNER_PAD:9_C1\n    CORNER_PAD_MIRROR:9_C1G1 = TOUCH EDGE EXTENT_PADG1 (BULK  NOT CORNER_PAD2:9_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:9_C1G1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:9_C1G1  < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:9_C1G1 CORNER_PAD2:9_C1G1  < 100.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:9_C1G1 CORNER_PAD_MIRROR:9_C1G1  < 100.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:9_C1G1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:9_C1  < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #9\n//Row of pads #10\n    EDGE_TO_CHECK:GOOD_PAD:10_C1G1 = TOUCH EDGE EDGE_GOOD_PAD:210_C1 EXTENT_PADG1\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:10_C1G1 = TOUCH EDGE EDGE_GOOD_PAD:210_C1 (BULK NOT EXTENT_PADG1)\n    CORNER_PAD2:10_C1G1 = EXTENT_PADG1 INTERACT CORNER_PAD:10_C1\n    CORNER_PAD_MIRROR:10_C1G1 = TOUCH EDGE EXTENT_PADG1 (BULK  NOT CORNER_PAD2:10_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:10_C1G1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:10_C1G1  < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:10_C1G1 CORNER_PAD2:10_C1G1  < 100.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:10_C1G1 CORNER_PAD_MIRROR:10_C1G1  < 100.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:10_C1G1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:10_C1  < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #10\n//Row of pads #11\n    EDGE_TO_CHECK:GOOD_PAD:11_C1G1 = TOUCH EDGE EDGE_GOOD_PAD:211_C1 EXTENT_PADG1\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:11_C1G1 = TOUCH EDGE EDGE_GOOD_PAD:211_C1 (BULK NOT EXTENT_PADG1)\n    CORNER_PAD2:11_C1G1 = EXTENT_PADG1 INTERACT CORNER_PAD:11_C1\n    CORNER_PAD_MIRROR:11_C1G1 = TOUCH EDGE EXTENT_PADG1 (BULK  NOT CORNER_PAD2:11_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:11_C1G1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:11_C1G1  < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:11_C1G1 CORNER_PAD2:11_C1G1  < 100.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:11_C1G1 CORNER_PAD_MIRROR:11_C1G1  < 100.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:11_C1G1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:11_C1  < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #11\n//Row of pads #12\n    EDGE_TO_CHECK:GOOD_PAD:12_C1G1 = TOUCH EDGE EDGE_GOOD_PAD:212_C1 EXTENT_PADG1\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:12_C1G1 = TOUCH EDGE EDGE_GOOD_PAD:212_C1 (BULK NOT EXTENT_PADG1)\n    CORNER_PAD2:12_C1G1 = EXTENT_PADG1 INTERACT CORNER_PAD:12_C1\n    CORNER_PAD_MIRROR:12_C1G1 = TOUCH EDGE EXTENT_PADG1 (BULK  NOT CORNER_PAD2:12_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:12_C1G1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:12_C1G1  < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:12_C1G1 CORNER_PAD2:12_C1G1  < 100.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:12_C1G1 CORNER_PAD_MIRROR:12_C1G1  < 100.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:12_C1G1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:12_C1  < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #12\n//Row of pads #13\n    EDGE_TO_CHECK:GOOD_PAD:13_C1G1 = TOUCH EDGE EDGE_GOOD_PAD:213_C1 EXTENT_PADG1\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:13_C1G1 = TOUCH EDGE EDGE_GOOD_PAD:213_C1 (BULK NOT EXTENT_PADG1)\n    CORNER_PAD2:13_C1G1 = EXTENT_PADG1 INTERACT CORNER_PAD:13_C1\n    CORNER_PAD_MIRROR:13_C1G1 = TOUCH EDGE EXTENT_PADG1 (BULK  NOT CORNER_PAD2:13_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:13_C1G1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:13_C1G1  < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:13_C1G1 CORNER_PAD2:13_C1G1  < 100.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:13_C1G1 CORNER_PAD_MIRROR:13_C1G1  < 100.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:13_C1G1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:13_C1  < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #13\n//Row of pads #14\n    EDGE_TO_CHECK:GOOD_PAD:14_C1G1 = TOUCH EDGE EDGE_GOOD_PAD:214_C1 EXTENT_PADG1\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:14_C1G1 = TOUCH EDGE EDGE_GOOD_PAD:214_C1 (BULK NOT EXTENT_PADG1)\n    CORNER_PAD2:14_C1G1 = EXTENT_PADG1 INTERACT CORNER_PAD:14_C1\n    CORNER_PAD_MIRROR:14_C1G1 = TOUCH EDGE EXTENT_PADG1 (BULK  NOT CORNER_PAD2:14_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:14_C1G1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:14_C1G1  < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:14_C1G1 CORNER_PAD2:14_C1G1  < 100.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:14_C1G1 CORNER_PAD_MIRROR:14_C1G1  < 100.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:14_C1G1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:14_C1  < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #14\n//Row of pads #15\n    EDGE_TO_CHECK:GOOD_PAD:15_C1G1 = TOUCH EDGE EDGE_GOOD_PAD:215_C1 EXTENT_PADG1\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:15_C1G1 = TOUCH EDGE EDGE_GOOD_PAD:215_C1 (BULK NOT EXTENT_PADG1)\n    CORNER_PAD2:15_C1G1 = EXTENT_PADG1 INTERACT CORNER_PAD:15_C1\n    CORNER_PAD_MIRROR:15_C1G1 = TOUCH EDGE EXTENT_PADG1 (BULK  NOT CORNER_PAD2:15_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:15_C1G1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:15_C1G1  < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:15_C1G1 CORNER_PAD2:15_C1G1  < 100.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:15_C1G1 CORNER_PAD_MIRROR:15_C1G1  < 100.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:15_C1G1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:15_C1  < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #15\n//Row of pads #16\n    EDGE_TO_CHECK:GOOD_PAD:16_C1G1 = TOUCH EDGE EDGE_GOOD_PAD:216_C1 EXTENT_PADG1\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:16_C1G1 = TOUCH EDGE EDGE_GOOD_PAD:216_C1 (BULK NOT EXTENT_PADG1)\n    CORNER_PAD2:16_C1G1 = EXTENT_PADG1 INTERACT CORNER_PAD:16_C1\n    CORNER_PAD_MIRROR:16_C1G1 = TOUCH EDGE EXTENT_PADG1 (BULK  NOT CORNER_PAD2:16_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:16_C1G1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:16_C1G1  < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:16_C1G1 CORNER_PAD2:16_C1G1  < 100.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:16_C1G1 CORNER_PAD_MIRROR:16_C1G1  < 100.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:16_C1G1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:16_C1  < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #16\n//Row of pads #17\n    EDGE_TO_CHECK:GOOD_PAD:17_C1G1 = TOUCH EDGE EDGE_GOOD_PAD:217_C1 EXTENT_PADG1\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:17_C1G1 = TOUCH EDGE EDGE_GOOD_PAD:217_C1 (BULK NOT EXTENT_PADG1)\n    CORNER_PAD2:17_C1G1 = EXTENT_PADG1 INTERACT CORNER_PAD:17_C1\n    CORNER_PAD_MIRROR:17_C1G1 = TOUCH EDGE EXTENT_PADG1 (BULK  NOT CORNER_PAD2:17_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:17_C1G1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:17_C1G1  < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:17_C1G1 CORNER_PAD2:17_C1G1  < 100.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:17_C1G1 CORNER_PAD_MIRROR:17_C1G1  < 100.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:17_C1G1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:17_C1  < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #17\n//Row of pads #18\n    EDGE_TO_CHECK:GOOD_PAD:18_C1G1 = TOUCH EDGE EDGE_GOOD_PAD:218_C1 EXTENT_PADG1\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:18_C1G1 = TOUCH EDGE EDGE_GOOD_PAD:218_C1 (BULK NOT EXTENT_PADG1)\n    CORNER_PAD2:18_C1G1 = EXTENT_PADG1 INTERACT CORNER_PAD:18_C1\n    CORNER_PAD_MIRROR:18_C1G1 = TOUCH EDGE EXTENT_PADG1 (BULK  NOT CORNER_PAD2:18_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:18_C1G1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:18_C1G1  < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:18_C1G1 CORNER_PAD2:18_C1G1  < 100.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:18_C1G1 CORNER_PAD_MIRROR:18_C1G1  < 100.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:18_C1G1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:18_C1  < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #18\n//Row of pads #19\n    EDGE_TO_CHECK:GOOD_PAD:19_C1G1 = TOUCH EDGE EDGE_GOOD_PAD:219_C1 EXTENT_PADG1\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:19_C1G1 = TOUCH EDGE EDGE_GOOD_PAD:219_C1 (BULK NOT EXTENT_PADG1)\n    CORNER_PAD2:19_C1G1 = EXTENT_PADG1 INTERACT CORNER_PAD:19_C1\n    CORNER_PAD_MIRROR:19_C1G1 = TOUCH EDGE EXTENT_PADG1 (BULK  NOT CORNER_PAD2:19_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:19_C1G1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:19_C1G1  < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:19_C1G1 CORNER_PAD2:19_C1G1  < 100.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:19_C1G1 CORNER_PAD_MIRROR:19_C1G1  < 100.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:19_C1G1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:19_C1  < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #19\n//Row of pads #20\n    EDGE_TO_CHECK:GOOD_PAD:20_C1G1 = TOUCH EDGE EDGE_GOOD_PAD:220_C1 EXTENT_PADG1\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:20_C1G1 = TOUCH EDGE EDGE_GOOD_PAD:220_C1 (BULK NOT EXTENT_PADG1)\n    CORNER_PAD2:20_C1G1 = EXTENT_PADG1 INTERACT CORNER_PAD:20_C1\n    CORNER_PAD_MIRROR:20_C1G1 = TOUCH EDGE EXTENT_PADG1 (BULK  NOT CORNER_PAD2:20_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:20_C1G1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:20_C1G1  < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:20_C1G1 CORNER_PAD2:20_C1G1  < 100.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:20_C1G1 CORNER_PAD_MIRROR:20_C1G1  < 100.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:20_C1G1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:20_C1  < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #20\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_G1 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 (EXTENT_PAD NOT EXTENT_PADG1)\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1G1 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 EXTENT_PADG1\n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1G1 EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_G1 < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n\n    ']

['RE_G2', '@ Rule E (Device Class G2) : distance Emin > 20.000\n        CORNER_PAD2:1_C1G2 = EXTENT_PADG2 INTERACT CORNER_PAD:1_C1\n    EXT (BORDER:1_C1 NOT CORNER_PAD2:1_C1G2) (EXTENT_PADG2 NOT DUMPAD) < 20.000 OPPOSITE PROJECTING \n        CORNER_PAD2:2_C1G2 = EXTENT_PADG2 INTERACT CORNER_PAD:2_C1\n    EXT (BORDER:2_C1 NOT CORNER_PAD2:2_C1G2) (EXTENT_PADG2 NOT DUMPAD) < 20.000 OPPOSITE PROJECTING \n        CORNER_PAD2:3_C1G2 = EXTENT_PADG2 INTERACT CORNER_PAD:3_C1\n    EXT (BORDER:3_C1 NOT CORNER_PAD2:3_C1G2) (EXTENT_PADG2 NOT DUMPAD) < 20.000 OPPOSITE PROJECTING \n        CORNER_PAD2:4_C1G2 = EXTENT_PADG2 INTERACT CORNER_PAD:4_C1\n    EXT (BORDER:4_C1 NOT CORNER_PAD2:4_C1G2) (EXTENT_PADG2 NOT DUMPAD) < 20.000 OPPOSITE PROJECTING \n        CORNER_PAD2:5_C1G2 = EXTENT_PADG2 INTERACT CORNER_PAD:5_C1\n    EXT (BORDER:5_C1 NOT CORNER_PAD2:5_C1G2) (EXTENT_PADG2 NOT DUMPAD) < 20.000 OPPOSITE PROJECTING \n        CORNER_PAD2:6_C1G2 = EXTENT_PADG2 INTERACT CORNER_PAD:6_C1\n    EXT (BORDER:6_C1 NOT CORNER_PAD2:6_C1G2) (EXTENT_PADG2 NOT DUMPAD) < 20.000 OPPOSITE PROJECTING \n        CORNER_PAD2:7_C1G2 = EXTENT_PADG2 INTERACT CORNER_PAD:7_C1\n    EXT (BORDER:7_C1 NOT CORNER_PAD2:7_C1G2) (EXTENT_PADG2 NOT DUMPAD) < 20.000 OPPOSITE PROJECTING \n        CORNER_PAD2:8_C1G2 = EXTENT_PADG2 INTERACT CORNER_PAD:8_C1\n    EXT (BORDER:8_C1 NOT CORNER_PAD2:8_C1G2) (EXTENT_PADG2 NOT DUMPAD) < 20.000 OPPOSITE PROJECTING \n        CORNER_PAD2:9_C1G2 = EXTENT_PADG2 INTERACT CORNER_PAD:9_C1\n    EXT (BORDER:9_C1 NOT CORNER_PAD2:9_C1G2) (EXTENT_PADG2 NOT DUMPAD) < 20.000 OPPOSITE PROJECTING \n        CORNER_PAD2:10_C1G2 = EXTENT_PADG2 INTERACT CORNER_PAD:10_C1\n    EXT (BORDER:10_C1 NOT CORNER_PAD2:10_C1G2) (EXTENT_PADG2 NOT DUMPAD) < 20.000 OPPOSITE PROJECTING \n        CORNER_PAD2:11_C1G2 = EXTENT_PADG2 INTERACT CORNER_PAD:11_C1\n    EXT (BORDER:11_C1 NOT CORNER_PAD2:11_C1G2) (EXTENT_PADG2 NOT DUMPAD) < 20.000 OPPOSITE PROJECTING \n        CORNER_PAD2:12_C1G2 = EXTENT_PADG2 INTERACT CORNER_PAD:12_C1\n    EXT (BORDER:12_C1 NOT CORNER_PAD2:12_C1G2) (EXTENT_PADG2 NOT DUMPAD) < 20.000 OPPOSITE PROJECTING \n        CORNER_PAD2:13_C1G2 = EXTENT_PADG2 INTERACT CORNER_PAD:13_C1\n    EXT (BORDER:13_C1 NOT CORNER_PAD2:13_C1G2) (EXTENT_PADG2 NOT DUMPAD) < 20.000 OPPOSITE PROJECTING \n        CORNER_PAD2:14_C1G2 = EXTENT_PADG2 INTERACT CORNER_PAD:14_C1\n    EXT (BORDER:14_C1 NOT CORNER_PAD2:14_C1G2) (EXTENT_PADG2 NOT DUMPAD) < 20.000 OPPOSITE PROJECTING \n        CORNER_PAD2:15_C1G2 = EXTENT_PADG2 INTERACT CORNER_PAD:15_C1\n    EXT (BORDER:15_C1 NOT CORNER_PAD2:15_C1G2) (EXTENT_PADG2 NOT DUMPAD) < 20.000 OPPOSITE PROJECTING \n        CORNER_PAD2:16_C1G2 = EXTENT_PADG2 INTERACT CORNER_PAD:16_C1\n    EXT (BORDER:16_C1 NOT CORNER_PAD2:16_C1G2) (EXTENT_PADG2 NOT DUMPAD) < 20.000 OPPOSITE PROJECTING \n        CORNER_PAD2:17_C1G2 = EXTENT_PADG2 INTERACT CORNER_PAD:17_C1\n    EXT (BORDER:17_C1 NOT CORNER_PAD2:17_C1G2) (EXTENT_PADG2 NOT DUMPAD) < 20.000 OPPOSITE PROJECTING \n        CORNER_PAD2:18_C1G2 = EXTENT_PADG2 INTERACT CORNER_PAD:18_C1\n    EXT (BORDER:18_C1 NOT CORNER_PAD2:18_C1G2) (EXTENT_PADG2 NOT DUMPAD) < 20.000 OPPOSITE PROJECTING \n        CORNER_PAD2:19_C1G2 = EXTENT_PADG2 INTERACT CORNER_PAD:19_C1\n    EXT (BORDER:19_C1 NOT CORNER_PAD2:19_C1G2) (EXTENT_PADG2 NOT DUMPAD) < 20.000 OPPOSITE PROJECTING \n        CORNER_PAD2:20_C1G2 = EXTENT_PADG2 INTERACT CORNER_PAD:20_C1\n    EXT (BORDER:20_C1 NOT CORNER_PAD2:20_C1G2) (EXTENT_PADG2 NOT DUMPAD) < 20.000 OPPOSITE PROJECTING \n        ']

['R2_G2', '@ Rule 2 (Device Class G2) : minimum pad pitch on the same row >= 100.000\n\n//Row of pads #1\n    EDGE_TO_CHECK:GOOD_PAD:1_C1G2 = TOUCH EDGE EDGE_GOOD_PAD:21_C1 EXTENT_PADG2\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:1_C1G2 = TOUCH EDGE EDGE_GOOD_PAD:21_C1 (BULK NOT EXTENT_PADG2)\n    CORNER_PAD2:1_C1G2 = EXTENT_PADG2 INTERACT CORNER_PAD:1_C1\n    CORNER_PAD_MIRROR:1_C1G2 = TOUCH EDGE EXTENT_PADG2 (BULK  NOT CORNER_PAD2:1_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:1_C1G2 EDGE_TO_CHECK:GOOD_PAD_MIRROR:1_C1G2  < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:1_C1G2 CORNER_PAD2:1_C1G2  < 100.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:1_C1G2 CORNER_PAD_MIRROR:1_C1G2  < 100.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:1_C1G2 EDGE_TO_CHECK:GOOD_PAD_MIRROR:1_C1  < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #1\n//Row of pads #2\n    EDGE_TO_CHECK:GOOD_PAD:2_C1G2 = TOUCH EDGE EDGE_GOOD_PAD:22_C1 EXTENT_PADG2\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:2_C1G2 = TOUCH EDGE EDGE_GOOD_PAD:22_C1 (BULK NOT EXTENT_PADG2)\n    CORNER_PAD2:2_C1G2 = EXTENT_PADG2 INTERACT CORNER_PAD:2_C1\n    CORNER_PAD_MIRROR:2_C1G2 = TOUCH EDGE EXTENT_PADG2 (BULK  NOT CORNER_PAD2:2_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:2_C1G2 EDGE_TO_CHECK:GOOD_PAD_MIRROR:2_C1G2  < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:2_C1G2 CORNER_PAD2:2_C1G2  < 100.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:2_C1G2 CORNER_PAD_MIRROR:2_C1G2  < 100.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:2_C1G2 EDGE_TO_CHECK:GOOD_PAD_MIRROR:2_C1  < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #2\n//Row of pads #3\n    EDGE_TO_CHECK:GOOD_PAD:3_C1G2 = TOUCH EDGE EDGE_GOOD_PAD:23_C1 EXTENT_PADG2\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:3_C1G2 = TOUCH EDGE EDGE_GOOD_PAD:23_C1 (BULK NOT EXTENT_PADG2)\n    CORNER_PAD2:3_C1G2 = EXTENT_PADG2 INTERACT CORNER_PAD:3_C1\n    CORNER_PAD_MIRROR:3_C1G2 = TOUCH EDGE EXTENT_PADG2 (BULK  NOT CORNER_PAD2:3_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:3_C1G2 EDGE_TO_CHECK:GOOD_PAD_MIRROR:3_C1G2  < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:3_C1G2 CORNER_PAD2:3_C1G2  < 100.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:3_C1G2 CORNER_PAD_MIRROR:3_C1G2  < 100.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:3_C1G2 EDGE_TO_CHECK:GOOD_PAD_MIRROR:3_C1  < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #3\n//Row of pads #4\n    EDGE_TO_CHECK:GOOD_PAD:4_C1G2 = TOUCH EDGE EDGE_GOOD_PAD:24_C1 EXTENT_PADG2\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:4_C1G2 = TOUCH EDGE EDGE_GOOD_PAD:24_C1 (BULK NOT EXTENT_PADG2)\n    CORNER_PAD2:4_C1G2 = EXTENT_PADG2 INTERACT CORNER_PAD:4_C1\n    CORNER_PAD_MIRROR:4_C1G2 = TOUCH EDGE EXTENT_PADG2 (BULK  NOT CORNER_PAD2:4_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:4_C1G2 EDGE_TO_CHECK:GOOD_PAD_MIRROR:4_C1G2  < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:4_C1G2 CORNER_PAD2:4_C1G2  < 100.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:4_C1G2 CORNER_PAD_MIRROR:4_C1G2  < 100.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:4_C1G2 EDGE_TO_CHECK:GOOD_PAD_MIRROR:4_C1  < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #4\n//Row of pads #5\n    EDGE_TO_CHECK:GOOD_PAD:5_C1G2 = TOUCH EDGE EDGE_GOOD_PAD:25_C1 EXTENT_PADG2\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:5_C1G2 = TOUCH EDGE EDGE_GOOD_PAD:25_C1 (BULK NOT EXTENT_PADG2)\n    CORNER_PAD2:5_C1G2 = EXTENT_PADG2 INTERACT CORNER_PAD:5_C1\n    CORNER_PAD_MIRROR:5_C1G2 = TOUCH EDGE EXTENT_PADG2 (BULK  NOT CORNER_PAD2:5_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:5_C1G2 EDGE_TO_CHECK:GOOD_PAD_MIRROR:5_C1G2  < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:5_C1G2 CORNER_PAD2:5_C1G2  < 100.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:5_C1G2 CORNER_PAD_MIRROR:5_C1G2  < 100.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:5_C1G2 EDGE_TO_CHECK:GOOD_PAD_MIRROR:5_C1  < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #5\n//Row of pads #6\n    EDGE_TO_CHECK:GOOD_PAD:6_C1G2 = TOUCH EDGE EDGE_GOOD_PAD:26_C1 EXTENT_PADG2\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:6_C1G2 = TOUCH EDGE EDGE_GOOD_PAD:26_C1 (BULK NOT EXTENT_PADG2)\n    CORNER_PAD2:6_C1G2 = EXTENT_PADG2 INTERACT CORNER_PAD:6_C1\n    CORNER_PAD_MIRROR:6_C1G2 = TOUCH EDGE EXTENT_PADG2 (BULK  NOT CORNER_PAD2:6_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:6_C1G2 EDGE_TO_CHECK:GOOD_PAD_MIRROR:6_C1G2  < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:6_C1G2 CORNER_PAD2:6_C1G2  < 100.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:6_C1G2 CORNER_PAD_MIRROR:6_C1G2  < 100.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:6_C1G2 EDGE_TO_CHECK:GOOD_PAD_MIRROR:6_C1  < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #6\n//Row of pads #7\n    EDGE_TO_CHECK:GOOD_PAD:7_C1G2 = TOUCH EDGE EDGE_GOOD_PAD:27_C1 EXTENT_PADG2\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:7_C1G2 = TOUCH EDGE EDGE_GOOD_PAD:27_C1 (BULK NOT EXTENT_PADG2)\n    CORNER_PAD2:7_C1G2 = EXTENT_PADG2 INTERACT CORNER_PAD:7_C1\n    CORNER_PAD_MIRROR:7_C1G2 = TOUCH EDGE EXTENT_PADG2 (BULK  NOT CORNER_PAD2:7_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:7_C1G2 EDGE_TO_CHECK:GOOD_PAD_MIRROR:7_C1G2  < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:7_C1G2 CORNER_PAD2:7_C1G2  < 100.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:7_C1G2 CORNER_PAD_MIRROR:7_C1G2  < 100.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:7_C1G2 EDGE_TO_CHECK:GOOD_PAD_MIRROR:7_C1  < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #7\n//Row of pads #8\n    EDGE_TO_CHECK:GOOD_PAD:8_C1G2 = TOUCH EDGE EDGE_GOOD_PAD:28_C1 EXTENT_PADG2\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:8_C1G2 = TOUCH EDGE EDGE_GOOD_PAD:28_C1 (BULK NOT EXTENT_PADG2)\n    CORNER_PAD2:8_C1G2 = EXTENT_PADG2 INTERACT CORNER_PAD:8_C1\n    CORNER_PAD_MIRROR:8_C1G2 = TOUCH EDGE EXTENT_PADG2 (BULK  NOT CORNER_PAD2:8_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:8_C1G2 EDGE_TO_CHECK:GOOD_PAD_MIRROR:8_C1G2  < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:8_C1G2 CORNER_PAD2:8_C1G2  < 100.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:8_C1G2 CORNER_PAD_MIRROR:8_C1G2  < 100.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:8_C1G2 EDGE_TO_CHECK:GOOD_PAD_MIRROR:8_C1  < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #8\n//Row of pads #9\n    EDGE_TO_CHECK:GOOD_PAD:9_C1G2 = TOUCH EDGE EDGE_GOOD_PAD:29_C1 EXTENT_PADG2\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:9_C1G2 = TOUCH EDGE EDGE_GOOD_PAD:29_C1 (BULK NOT EXTENT_PADG2)\n    CORNER_PAD2:9_C1G2 = EXTENT_PADG2 INTERACT CORNER_PAD:9_C1\n    CORNER_PAD_MIRROR:9_C1G2 = TOUCH EDGE EXTENT_PADG2 (BULK  NOT CORNER_PAD2:9_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:9_C1G2 EDGE_TO_CHECK:GOOD_PAD_MIRROR:9_C1G2  < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:9_C1G2 CORNER_PAD2:9_C1G2  < 100.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:9_C1G2 CORNER_PAD_MIRROR:9_C1G2  < 100.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:9_C1G2 EDGE_TO_CHECK:GOOD_PAD_MIRROR:9_C1  < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #9\n//Row of pads #10\n    EDGE_TO_CHECK:GOOD_PAD:10_C1G2 = TOUCH EDGE EDGE_GOOD_PAD:210_C1 EXTENT_PADG2\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:10_C1G2 = TOUCH EDGE EDGE_GOOD_PAD:210_C1 (BULK NOT EXTENT_PADG2)\n    CORNER_PAD2:10_C1G2 = EXTENT_PADG2 INTERACT CORNER_PAD:10_C1\n    CORNER_PAD_MIRROR:10_C1G2 = TOUCH EDGE EXTENT_PADG2 (BULK  NOT CORNER_PAD2:10_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:10_C1G2 EDGE_TO_CHECK:GOOD_PAD_MIRROR:10_C1G2  < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:10_C1G2 CORNER_PAD2:10_C1G2  < 100.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:10_C1G2 CORNER_PAD_MIRROR:10_C1G2  < 100.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:10_C1G2 EDGE_TO_CHECK:GOOD_PAD_MIRROR:10_C1  < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #10\n//Row of pads #11\n    EDGE_TO_CHECK:GOOD_PAD:11_C1G2 = TOUCH EDGE EDGE_GOOD_PAD:211_C1 EXTENT_PADG2\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:11_C1G2 = TOUCH EDGE EDGE_GOOD_PAD:211_C1 (BULK NOT EXTENT_PADG2)\n    CORNER_PAD2:11_C1G2 = EXTENT_PADG2 INTERACT CORNER_PAD:11_C1\n    CORNER_PAD_MIRROR:11_C1G2 = TOUCH EDGE EXTENT_PADG2 (BULK  NOT CORNER_PAD2:11_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:11_C1G2 EDGE_TO_CHECK:GOOD_PAD_MIRROR:11_C1G2  < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:11_C1G2 CORNER_PAD2:11_C1G2  < 100.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:11_C1G2 CORNER_PAD_MIRROR:11_C1G2  < 100.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:11_C1G2 EDGE_TO_CHECK:GOOD_PAD_MIRROR:11_C1  < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #11\n//Row of pads #12\n    EDGE_TO_CHECK:GOOD_PAD:12_C1G2 = TOUCH EDGE EDGE_GOOD_PAD:212_C1 EXTENT_PADG2\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:12_C1G2 = TOUCH EDGE EDGE_GOOD_PAD:212_C1 (BULK NOT EXTENT_PADG2)\n    CORNER_PAD2:12_C1G2 = EXTENT_PADG2 INTERACT CORNER_PAD:12_C1\n    CORNER_PAD_MIRROR:12_C1G2 = TOUCH EDGE EXTENT_PADG2 (BULK  NOT CORNER_PAD2:12_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:12_C1G2 EDGE_TO_CHECK:GOOD_PAD_MIRROR:12_C1G2  < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:12_C1G2 CORNER_PAD2:12_C1G2  < 100.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:12_C1G2 CORNER_PAD_MIRROR:12_C1G2  < 100.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:12_C1G2 EDGE_TO_CHECK:GOOD_PAD_MIRROR:12_C1  < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #12\n//Row of pads #13\n    EDGE_TO_CHECK:GOOD_PAD:13_C1G2 = TOUCH EDGE EDGE_GOOD_PAD:213_C1 EXTENT_PADG2\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:13_C1G2 = TOUCH EDGE EDGE_GOOD_PAD:213_C1 (BULK NOT EXTENT_PADG2)\n    CORNER_PAD2:13_C1G2 = EXTENT_PADG2 INTERACT CORNER_PAD:13_C1\n    CORNER_PAD_MIRROR:13_C1G2 = TOUCH EDGE EXTENT_PADG2 (BULK  NOT CORNER_PAD2:13_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:13_C1G2 EDGE_TO_CHECK:GOOD_PAD_MIRROR:13_C1G2  < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:13_C1G2 CORNER_PAD2:13_C1G2  < 100.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:13_C1G2 CORNER_PAD_MIRROR:13_C1G2  < 100.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:13_C1G2 EDGE_TO_CHECK:GOOD_PAD_MIRROR:13_C1  < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #13\n//Row of pads #14\n    EDGE_TO_CHECK:GOOD_PAD:14_C1G2 = TOUCH EDGE EDGE_GOOD_PAD:214_C1 EXTENT_PADG2\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:14_C1G2 = TOUCH EDGE EDGE_GOOD_PAD:214_C1 (BULK NOT EXTENT_PADG2)\n    CORNER_PAD2:14_C1G2 = EXTENT_PADG2 INTERACT CORNER_PAD:14_C1\n    CORNER_PAD_MIRROR:14_C1G2 = TOUCH EDGE EXTENT_PADG2 (BULK  NOT CORNER_PAD2:14_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:14_C1G2 EDGE_TO_CHECK:GOOD_PAD_MIRROR:14_C1G2  < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:14_C1G2 CORNER_PAD2:14_C1G2  < 100.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:14_C1G2 CORNER_PAD_MIRROR:14_C1G2  < 100.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:14_C1G2 EDGE_TO_CHECK:GOOD_PAD_MIRROR:14_C1  < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #14\n//Row of pads #15\n    EDGE_TO_CHECK:GOOD_PAD:15_C1G2 = TOUCH EDGE EDGE_GOOD_PAD:215_C1 EXTENT_PADG2\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:15_C1G2 = TOUCH EDGE EDGE_GOOD_PAD:215_C1 (BULK NOT EXTENT_PADG2)\n    CORNER_PAD2:15_C1G2 = EXTENT_PADG2 INTERACT CORNER_PAD:15_C1\n    CORNER_PAD_MIRROR:15_C1G2 = TOUCH EDGE EXTENT_PADG2 (BULK  NOT CORNER_PAD2:15_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:15_C1G2 EDGE_TO_CHECK:GOOD_PAD_MIRROR:15_C1G2  < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:15_C1G2 CORNER_PAD2:15_C1G2  < 100.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:15_C1G2 CORNER_PAD_MIRROR:15_C1G2  < 100.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:15_C1G2 EDGE_TO_CHECK:GOOD_PAD_MIRROR:15_C1  < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #15\n//Row of pads #16\n    EDGE_TO_CHECK:GOOD_PAD:16_C1G2 = TOUCH EDGE EDGE_GOOD_PAD:216_C1 EXTENT_PADG2\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:16_C1G2 = TOUCH EDGE EDGE_GOOD_PAD:216_C1 (BULK NOT EXTENT_PADG2)\n    CORNER_PAD2:16_C1G2 = EXTENT_PADG2 INTERACT CORNER_PAD:16_C1\n    CORNER_PAD_MIRROR:16_C1G2 = TOUCH EDGE EXTENT_PADG2 (BULK  NOT CORNER_PAD2:16_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:16_C1G2 EDGE_TO_CHECK:GOOD_PAD_MIRROR:16_C1G2  < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:16_C1G2 CORNER_PAD2:16_C1G2  < 100.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:16_C1G2 CORNER_PAD_MIRROR:16_C1G2  < 100.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:16_C1G2 EDGE_TO_CHECK:GOOD_PAD_MIRROR:16_C1  < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #16\n//Row of pads #17\n    EDGE_TO_CHECK:GOOD_PAD:17_C1G2 = TOUCH EDGE EDGE_GOOD_PAD:217_C1 EXTENT_PADG2\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:17_C1G2 = TOUCH EDGE EDGE_GOOD_PAD:217_C1 (BULK NOT EXTENT_PADG2)\n    CORNER_PAD2:17_C1G2 = EXTENT_PADG2 INTERACT CORNER_PAD:17_C1\n    CORNER_PAD_MIRROR:17_C1G2 = TOUCH EDGE EXTENT_PADG2 (BULK  NOT CORNER_PAD2:17_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:17_C1G2 EDGE_TO_CHECK:GOOD_PAD_MIRROR:17_C1G2  < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:17_C1G2 CORNER_PAD2:17_C1G2  < 100.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:17_C1G2 CORNER_PAD_MIRROR:17_C1G2  < 100.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:17_C1G2 EDGE_TO_CHECK:GOOD_PAD_MIRROR:17_C1  < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #17\n//Row of pads #18\n    EDGE_TO_CHECK:GOOD_PAD:18_C1G2 = TOUCH EDGE EDGE_GOOD_PAD:218_C1 EXTENT_PADG2\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:18_C1G2 = TOUCH EDGE EDGE_GOOD_PAD:218_C1 (BULK NOT EXTENT_PADG2)\n    CORNER_PAD2:18_C1G2 = EXTENT_PADG2 INTERACT CORNER_PAD:18_C1\n    CORNER_PAD_MIRROR:18_C1G2 = TOUCH EDGE EXTENT_PADG2 (BULK  NOT CORNER_PAD2:18_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:18_C1G2 EDGE_TO_CHECK:GOOD_PAD_MIRROR:18_C1G2  < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:18_C1G2 CORNER_PAD2:18_C1G2  < 100.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:18_C1G2 CORNER_PAD_MIRROR:18_C1G2  < 100.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:18_C1G2 EDGE_TO_CHECK:GOOD_PAD_MIRROR:18_C1  < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #18\n//Row of pads #19\n    EDGE_TO_CHECK:GOOD_PAD:19_C1G2 = TOUCH EDGE EDGE_GOOD_PAD:219_C1 EXTENT_PADG2\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:19_C1G2 = TOUCH EDGE EDGE_GOOD_PAD:219_C1 (BULK NOT EXTENT_PADG2)\n    CORNER_PAD2:19_C1G2 = EXTENT_PADG2 INTERACT CORNER_PAD:19_C1\n    CORNER_PAD_MIRROR:19_C1G2 = TOUCH EDGE EXTENT_PADG2 (BULK  NOT CORNER_PAD2:19_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:19_C1G2 EDGE_TO_CHECK:GOOD_PAD_MIRROR:19_C1G2  < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:19_C1G2 CORNER_PAD2:19_C1G2  < 100.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:19_C1G2 CORNER_PAD_MIRROR:19_C1G2  < 100.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:19_C1G2 EDGE_TO_CHECK:GOOD_PAD_MIRROR:19_C1  < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #19\n//Row of pads #20\n    EDGE_TO_CHECK:GOOD_PAD:20_C1G2 = TOUCH EDGE EDGE_GOOD_PAD:220_C1 EXTENT_PADG2\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:20_C1G2 = TOUCH EDGE EDGE_GOOD_PAD:220_C1 (BULK NOT EXTENT_PADG2)\n    CORNER_PAD2:20_C1G2 = EXTENT_PADG2 INTERACT CORNER_PAD:20_C1\n    CORNER_PAD_MIRROR:20_C1G2 = TOUCH EDGE EXTENT_PADG2 (BULK  NOT CORNER_PAD2:20_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:20_C1G2 EDGE_TO_CHECK:GOOD_PAD_MIRROR:20_C1G2  < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:20_C1G2 CORNER_PAD2:20_C1G2  < 100.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:20_C1G2 CORNER_PAD_MIRROR:20_C1G2  < 100.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:20_C1G2 EDGE_TO_CHECK:GOOD_PAD_MIRROR:20_C1  < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #20\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_G2 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 (EXTENT_PAD NOT EXTENT_PADG2)\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1G2 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 EXTENT_PADG2\n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1G2 EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_G2 < 100.000  MEASURE ALL OPPOSITE EXTENDED 200\n\n    ']

['RE_J1', '@ Rule E (Device Class J1) : distance Emin > 20.000\n        CORNER_PAD2:1_C1J1 = EXTENT_PADJ1 INTERACT CORNER_PAD:1_C1\n    EXT (BORDER:1_C1 NOT CORNER_PAD2:1_C1J1) (EXTENT_PADJ1 NOT DUMPAD) < 20.000 OPPOSITE PROJECTING \n        CORNER_PAD2:2_C1J1 = EXTENT_PADJ1 INTERACT CORNER_PAD:2_C1\n    EXT (BORDER:2_C1 NOT CORNER_PAD2:2_C1J1) (EXTENT_PADJ1 NOT DUMPAD) < 20.000 OPPOSITE PROJECTING \n        CORNER_PAD2:3_C1J1 = EXTENT_PADJ1 INTERACT CORNER_PAD:3_C1\n    EXT (BORDER:3_C1 NOT CORNER_PAD2:3_C1J1) (EXTENT_PADJ1 NOT DUMPAD) < 20.000 OPPOSITE PROJECTING \n        CORNER_PAD2:4_C1J1 = EXTENT_PADJ1 INTERACT CORNER_PAD:4_C1\n    EXT (BORDER:4_C1 NOT CORNER_PAD2:4_C1J1) (EXTENT_PADJ1 NOT DUMPAD) < 20.000 OPPOSITE PROJECTING \n        CORNER_PAD2:5_C1J1 = EXTENT_PADJ1 INTERACT CORNER_PAD:5_C1\n    EXT (BORDER:5_C1 NOT CORNER_PAD2:5_C1J1) (EXTENT_PADJ1 NOT DUMPAD) < 20.000 OPPOSITE PROJECTING \n        CORNER_PAD2:6_C1J1 = EXTENT_PADJ1 INTERACT CORNER_PAD:6_C1\n    EXT (BORDER:6_C1 NOT CORNER_PAD2:6_C1J1) (EXTENT_PADJ1 NOT DUMPAD) < 20.000 OPPOSITE PROJECTING \n        CORNER_PAD2:7_C1J1 = EXTENT_PADJ1 INTERACT CORNER_PAD:7_C1\n    EXT (BORDER:7_C1 NOT CORNER_PAD2:7_C1J1) (EXTENT_PADJ1 NOT DUMPAD) < 20.000 OPPOSITE PROJECTING \n        CORNER_PAD2:8_C1J1 = EXTENT_PADJ1 INTERACT CORNER_PAD:8_C1\n    EXT (BORDER:8_C1 NOT CORNER_PAD2:8_C1J1) (EXTENT_PADJ1 NOT DUMPAD) < 20.000 OPPOSITE PROJECTING \n        CORNER_PAD2:9_C1J1 = EXTENT_PADJ1 INTERACT CORNER_PAD:9_C1\n    EXT (BORDER:9_C1 NOT CORNER_PAD2:9_C1J1) (EXTENT_PADJ1 NOT DUMPAD) < 20.000 OPPOSITE PROJECTING \n        CORNER_PAD2:10_C1J1 = EXTENT_PADJ1 INTERACT CORNER_PAD:10_C1\n    EXT (BORDER:10_C1 NOT CORNER_PAD2:10_C1J1) (EXTENT_PADJ1 NOT DUMPAD) < 20.000 OPPOSITE PROJECTING \n        CORNER_PAD2:11_C1J1 = EXTENT_PADJ1 INTERACT CORNER_PAD:11_C1\n    EXT (BORDER:11_C1 NOT CORNER_PAD2:11_C1J1) (EXTENT_PADJ1 NOT DUMPAD) < 20.000 OPPOSITE PROJECTING \n        CORNER_PAD2:12_C1J1 = EXTENT_PADJ1 INTERACT CORNER_PAD:12_C1\n    EXT (BORDER:12_C1 NOT CORNER_PAD2:12_C1J1) (EXTENT_PADJ1 NOT DUMPAD) < 20.000 OPPOSITE PROJECTING \n        CORNER_PAD2:13_C1J1 = EXTENT_PADJ1 INTERACT CORNER_PAD:13_C1\n    EXT (BORDER:13_C1 NOT CORNER_PAD2:13_C1J1) (EXTENT_PADJ1 NOT DUMPAD) < 20.000 OPPOSITE PROJECTING \n        CORNER_PAD2:14_C1J1 = EXTENT_PADJ1 INTERACT CORNER_PAD:14_C1\n    EXT (BORDER:14_C1 NOT CORNER_PAD2:14_C1J1) (EXTENT_PADJ1 NOT DUMPAD) < 20.000 OPPOSITE PROJECTING \n        CORNER_PAD2:15_C1J1 = EXTENT_PADJ1 INTERACT CORNER_PAD:15_C1\n    EXT (BORDER:15_C1 NOT CORNER_PAD2:15_C1J1) (EXTENT_PADJ1 NOT DUMPAD) < 20.000 OPPOSITE PROJECTING \n        CORNER_PAD2:16_C1J1 = EXTENT_PADJ1 INTERACT CORNER_PAD:16_C1\n    EXT (BORDER:16_C1 NOT CORNER_PAD2:16_C1J1) (EXTENT_PADJ1 NOT DUMPAD) < 20.000 OPPOSITE PROJECTING \n        CORNER_PAD2:17_C1J1 = EXTENT_PADJ1 INTERACT CORNER_PAD:17_C1\n    EXT (BORDER:17_C1 NOT CORNER_PAD2:17_C1J1) (EXTENT_PADJ1 NOT DUMPAD) < 20.000 OPPOSITE PROJECTING \n        CORNER_PAD2:18_C1J1 = EXTENT_PADJ1 INTERACT CORNER_PAD:18_C1\n    EXT (BORDER:18_C1 NOT CORNER_PAD2:18_C1J1) (EXTENT_PADJ1 NOT DUMPAD) < 20.000 OPPOSITE PROJECTING \n        CORNER_PAD2:19_C1J1 = EXTENT_PADJ1 INTERACT CORNER_PAD:19_C1\n    EXT (BORDER:19_C1 NOT CORNER_PAD2:19_C1J1) (EXTENT_PADJ1 NOT DUMPAD) < 20.000 OPPOSITE PROJECTING \n        CORNER_PAD2:20_C1J1 = EXTENT_PADJ1 INTERACT CORNER_PAD:20_C1\n    EXT (BORDER:20_C1 NOT CORNER_PAD2:20_C1J1) (EXTENT_PADJ1 NOT DUMPAD) < 20.000 OPPOSITE PROJECTING \n        ']

['R2_J1', '@ Rule 2 (Device Class J1) : minimum pad pitch on the same row >= 80.000\n\n//Row of pads #1\n    EDGE_TO_CHECK:GOOD_PAD:1_C1J1 = TOUCH EDGE EDGE_GOOD_PAD:21_C1 EXTENT_PADJ1\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:1_C1J1 = TOUCH EDGE EDGE_GOOD_PAD:21_C1 (BULK NOT EXTENT_PADJ1)\n    CORNER_PAD2:1_C1J1 = EXTENT_PADJ1 INTERACT CORNER_PAD:1_C1\n    CORNER_PAD_MIRROR:1_C1J1 = TOUCH EDGE EXTENT_PADJ1 (BULK  NOT CORNER_PAD2:1_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:1_C1J1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:1_C1J1  < 80.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:1_C1J1 CORNER_PAD2:1_C1J1  < 80.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:1_C1J1 CORNER_PAD_MIRROR:1_C1J1  < 80.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:1_C1J1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:1_C1  < 80.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #1\n//Row of pads #2\n    EDGE_TO_CHECK:GOOD_PAD:2_C1J1 = TOUCH EDGE EDGE_GOOD_PAD:22_C1 EXTENT_PADJ1\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:2_C1J1 = TOUCH EDGE EDGE_GOOD_PAD:22_C1 (BULK NOT EXTENT_PADJ1)\n    CORNER_PAD2:2_C1J1 = EXTENT_PADJ1 INTERACT CORNER_PAD:2_C1\n    CORNER_PAD_MIRROR:2_C1J1 = TOUCH EDGE EXTENT_PADJ1 (BULK  NOT CORNER_PAD2:2_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:2_C1J1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:2_C1J1  < 80.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:2_C1J1 CORNER_PAD2:2_C1J1  < 80.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:2_C1J1 CORNER_PAD_MIRROR:2_C1J1  < 80.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:2_C1J1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:2_C1  < 80.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #2\n//Row of pads #3\n    EDGE_TO_CHECK:GOOD_PAD:3_C1J1 = TOUCH EDGE EDGE_GOOD_PAD:23_C1 EXTENT_PADJ1\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:3_C1J1 = TOUCH EDGE EDGE_GOOD_PAD:23_C1 (BULK NOT EXTENT_PADJ1)\n    CORNER_PAD2:3_C1J1 = EXTENT_PADJ1 INTERACT CORNER_PAD:3_C1\n    CORNER_PAD_MIRROR:3_C1J1 = TOUCH EDGE EXTENT_PADJ1 (BULK  NOT CORNER_PAD2:3_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:3_C1J1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:3_C1J1  < 80.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:3_C1J1 CORNER_PAD2:3_C1J1  < 80.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:3_C1J1 CORNER_PAD_MIRROR:3_C1J1  < 80.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:3_C1J1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:3_C1  < 80.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #3\n//Row of pads #4\n    EDGE_TO_CHECK:GOOD_PAD:4_C1J1 = TOUCH EDGE EDGE_GOOD_PAD:24_C1 EXTENT_PADJ1\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:4_C1J1 = TOUCH EDGE EDGE_GOOD_PAD:24_C1 (BULK NOT EXTENT_PADJ1)\n    CORNER_PAD2:4_C1J1 = EXTENT_PADJ1 INTERACT CORNER_PAD:4_C1\n    CORNER_PAD_MIRROR:4_C1J1 = TOUCH EDGE EXTENT_PADJ1 (BULK  NOT CORNER_PAD2:4_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:4_C1J1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:4_C1J1  < 80.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:4_C1J1 CORNER_PAD2:4_C1J1  < 80.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:4_C1J1 CORNER_PAD_MIRROR:4_C1J1  < 80.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:4_C1J1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:4_C1  < 80.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #4\n//Row of pads #5\n    EDGE_TO_CHECK:GOOD_PAD:5_C1J1 = TOUCH EDGE EDGE_GOOD_PAD:25_C1 EXTENT_PADJ1\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:5_C1J1 = TOUCH EDGE EDGE_GOOD_PAD:25_C1 (BULK NOT EXTENT_PADJ1)\n    CORNER_PAD2:5_C1J1 = EXTENT_PADJ1 INTERACT CORNER_PAD:5_C1\n    CORNER_PAD_MIRROR:5_C1J1 = TOUCH EDGE EXTENT_PADJ1 (BULK  NOT CORNER_PAD2:5_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:5_C1J1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:5_C1J1  < 80.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:5_C1J1 CORNER_PAD2:5_C1J1  < 80.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:5_C1J1 CORNER_PAD_MIRROR:5_C1J1  < 80.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:5_C1J1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:5_C1  < 80.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #5\n//Row of pads #6\n    EDGE_TO_CHECK:GOOD_PAD:6_C1J1 = TOUCH EDGE EDGE_GOOD_PAD:26_C1 EXTENT_PADJ1\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:6_C1J1 = TOUCH EDGE EDGE_GOOD_PAD:26_C1 (BULK NOT EXTENT_PADJ1)\n    CORNER_PAD2:6_C1J1 = EXTENT_PADJ1 INTERACT CORNER_PAD:6_C1\n    CORNER_PAD_MIRROR:6_C1J1 = TOUCH EDGE EXTENT_PADJ1 (BULK  NOT CORNER_PAD2:6_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:6_C1J1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:6_C1J1  < 80.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:6_C1J1 CORNER_PAD2:6_C1J1  < 80.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:6_C1J1 CORNER_PAD_MIRROR:6_C1J1  < 80.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:6_C1J1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:6_C1  < 80.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #6\n//Row of pads #7\n    EDGE_TO_CHECK:GOOD_PAD:7_C1J1 = TOUCH EDGE EDGE_GOOD_PAD:27_C1 EXTENT_PADJ1\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:7_C1J1 = TOUCH EDGE EDGE_GOOD_PAD:27_C1 (BULK NOT EXTENT_PADJ1)\n    CORNER_PAD2:7_C1J1 = EXTENT_PADJ1 INTERACT CORNER_PAD:7_C1\n    CORNER_PAD_MIRROR:7_C1J1 = TOUCH EDGE EXTENT_PADJ1 (BULK  NOT CORNER_PAD2:7_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:7_C1J1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:7_C1J1  < 80.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:7_C1J1 CORNER_PAD2:7_C1J1  < 80.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:7_C1J1 CORNER_PAD_MIRROR:7_C1J1  < 80.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:7_C1J1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:7_C1  < 80.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #7\n//Row of pads #8\n    EDGE_TO_CHECK:GOOD_PAD:8_C1J1 = TOUCH EDGE EDGE_GOOD_PAD:28_C1 EXTENT_PADJ1\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:8_C1J1 = TOUCH EDGE EDGE_GOOD_PAD:28_C1 (BULK NOT EXTENT_PADJ1)\n    CORNER_PAD2:8_C1J1 = EXTENT_PADJ1 INTERACT CORNER_PAD:8_C1\n    CORNER_PAD_MIRROR:8_C1J1 = TOUCH EDGE EXTENT_PADJ1 (BULK  NOT CORNER_PAD2:8_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:8_C1J1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:8_C1J1  < 80.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:8_C1J1 CORNER_PAD2:8_C1J1  < 80.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:8_C1J1 CORNER_PAD_MIRROR:8_C1J1  < 80.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:8_C1J1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:8_C1  < 80.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #8\n//Row of pads #9\n    EDGE_TO_CHECK:GOOD_PAD:9_C1J1 = TOUCH EDGE EDGE_GOOD_PAD:29_C1 EXTENT_PADJ1\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:9_C1J1 = TOUCH EDGE EDGE_GOOD_PAD:29_C1 (BULK NOT EXTENT_PADJ1)\n    CORNER_PAD2:9_C1J1 = EXTENT_PADJ1 INTERACT CORNER_PAD:9_C1\n    CORNER_PAD_MIRROR:9_C1J1 = TOUCH EDGE EXTENT_PADJ1 (BULK  NOT CORNER_PAD2:9_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:9_C1J1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:9_C1J1  < 80.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:9_C1J1 CORNER_PAD2:9_C1J1  < 80.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:9_C1J1 CORNER_PAD_MIRROR:9_C1J1  < 80.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:9_C1J1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:9_C1  < 80.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #9\n//Row of pads #10\n    EDGE_TO_CHECK:GOOD_PAD:10_C1J1 = TOUCH EDGE EDGE_GOOD_PAD:210_C1 EXTENT_PADJ1\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:10_C1J1 = TOUCH EDGE EDGE_GOOD_PAD:210_C1 (BULK NOT EXTENT_PADJ1)\n    CORNER_PAD2:10_C1J1 = EXTENT_PADJ1 INTERACT CORNER_PAD:10_C1\n    CORNER_PAD_MIRROR:10_C1J1 = TOUCH EDGE EXTENT_PADJ1 (BULK  NOT CORNER_PAD2:10_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:10_C1J1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:10_C1J1  < 80.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:10_C1J1 CORNER_PAD2:10_C1J1  < 80.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:10_C1J1 CORNER_PAD_MIRROR:10_C1J1  < 80.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:10_C1J1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:10_C1  < 80.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #10\n//Row of pads #11\n    EDGE_TO_CHECK:GOOD_PAD:11_C1J1 = TOUCH EDGE EDGE_GOOD_PAD:211_C1 EXTENT_PADJ1\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:11_C1J1 = TOUCH EDGE EDGE_GOOD_PAD:211_C1 (BULK NOT EXTENT_PADJ1)\n    CORNER_PAD2:11_C1J1 = EXTENT_PADJ1 INTERACT CORNER_PAD:11_C1\n    CORNER_PAD_MIRROR:11_C1J1 = TOUCH EDGE EXTENT_PADJ1 (BULK  NOT CORNER_PAD2:11_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:11_C1J1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:11_C1J1  < 80.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:11_C1J1 CORNER_PAD2:11_C1J1  < 80.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:11_C1J1 CORNER_PAD_MIRROR:11_C1J1  < 80.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:11_C1J1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:11_C1  < 80.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #11\n//Row of pads #12\n    EDGE_TO_CHECK:GOOD_PAD:12_C1J1 = TOUCH EDGE EDGE_GOOD_PAD:212_C1 EXTENT_PADJ1\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:12_C1J1 = TOUCH EDGE EDGE_GOOD_PAD:212_C1 (BULK NOT EXTENT_PADJ1)\n    CORNER_PAD2:12_C1J1 = EXTENT_PADJ1 INTERACT CORNER_PAD:12_C1\n    CORNER_PAD_MIRROR:12_C1J1 = TOUCH EDGE EXTENT_PADJ1 (BULK  NOT CORNER_PAD2:12_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:12_C1J1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:12_C1J1  < 80.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:12_C1J1 CORNER_PAD2:12_C1J1  < 80.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:12_C1J1 CORNER_PAD_MIRROR:12_C1J1  < 80.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:12_C1J1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:12_C1  < 80.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #12\n//Row of pads #13\n    EDGE_TO_CHECK:GOOD_PAD:13_C1J1 = TOUCH EDGE EDGE_GOOD_PAD:213_C1 EXTENT_PADJ1\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:13_C1J1 = TOUCH EDGE EDGE_GOOD_PAD:213_C1 (BULK NOT EXTENT_PADJ1)\n    CORNER_PAD2:13_C1J1 = EXTENT_PADJ1 INTERACT CORNER_PAD:13_C1\n    CORNER_PAD_MIRROR:13_C1J1 = TOUCH EDGE EXTENT_PADJ1 (BULK  NOT CORNER_PAD2:13_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:13_C1J1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:13_C1J1  < 80.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:13_C1J1 CORNER_PAD2:13_C1J1  < 80.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:13_C1J1 CORNER_PAD_MIRROR:13_C1J1  < 80.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:13_C1J1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:13_C1  < 80.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #13\n//Row of pads #14\n    EDGE_TO_CHECK:GOOD_PAD:14_C1J1 = TOUCH EDGE EDGE_GOOD_PAD:214_C1 EXTENT_PADJ1\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:14_C1J1 = TOUCH EDGE EDGE_GOOD_PAD:214_C1 (BULK NOT EXTENT_PADJ1)\n    CORNER_PAD2:14_C1J1 = EXTENT_PADJ1 INTERACT CORNER_PAD:14_C1\n    CORNER_PAD_MIRROR:14_C1J1 = TOUCH EDGE EXTENT_PADJ1 (BULK  NOT CORNER_PAD2:14_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:14_C1J1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:14_C1J1  < 80.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:14_C1J1 CORNER_PAD2:14_C1J1  < 80.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:14_C1J1 CORNER_PAD_MIRROR:14_C1J1  < 80.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:14_C1J1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:14_C1  < 80.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #14\n//Row of pads #15\n    EDGE_TO_CHECK:GOOD_PAD:15_C1J1 = TOUCH EDGE EDGE_GOOD_PAD:215_C1 EXTENT_PADJ1\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:15_C1J1 = TOUCH EDGE EDGE_GOOD_PAD:215_C1 (BULK NOT EXTENT_PADJ1)\n    CORNER_PAD2:15_C1J1 = EXTENT_PADJ1 INTERACT CORNER_PAD:15_C1\n    CORNER_PAD_MIRROR:15_C1J1 = TOUCH EDGE EXTENT_PADJ1 (BULK  NOT CORNER_PAD2:15_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:15_C1J1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:15_C1J1  < 80.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:15_C1J1 CORNER_PAD2:15_C1J1  < 80.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:15_C1J1 CORNER_PAD_MIRROR:15_C1J1  < 80.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:15_C1J1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:15_C1  < 80.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #15\n//Row of pads #16\n    EDGE_TO_CHECK:GOOD_PAD:16_C1J1 = TOUCH EDGE EDGE_GOOD_PAD:216_C1 EXTENT_PADJ1\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:16_C1J1 = TOUCH EDGE EDGE_GOOD_PAD:216_C1 (BULK NOT EXTENT_PADJ1)\n    CORNER_PAD2:16_C1J1 = EXTENT_PADJ1 INTERACT CORNER_PAD:16_C1\n    CORNER_PAD_MIRROR:16_C1J1 = TOUCH EDGE EXTENT_PADJ1 (BULK  NOT CORNER_PAD2:16_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:16_C1J1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:16_C1J1  < 80.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:16_C1J1 CORNER_PAD2:16_C1J1  < 80.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:16_C1J1 CORNER_PAD_MIRROR:16_C1J1  < 80.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:16_C1J1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:16_C1  < 80.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #16\n//Row of pads #17\n    EDGE_TO_CHECK:GOOD_PAD:17_C1J1 = TOUCH EDGE EDGE_GOOD_PAD:217_C1 EXTENT_PADJ1\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:17_C1J1 = TOUCH EDGE EDGE_GOOD_PAD:217_C1 (BULK NOT EXTENT_PADJ1)\n    CORNER_PAD2:17_C1J1 = EXTENT_PADJ1 INTERACT CORNER_PAD:17_C1\n    CORNER_PAD_MIRROR:17_C1J1 = TOUCH EDGE EXTENT_PADJ1 (BULK  NOT CORNER_PAD2:17_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:17_C1J1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:17_C1J1  < 80.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:17_C1J1 CORNER_PAD2:17_C1J1  < 80.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:17_C1J1 CORNER_PAD_MIRROR:17_C1J1  < 80.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:17_C1J1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:17_C1  < 80.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #17\n//Row of pads #18\n    EDGE_TO_CHECK:GOOD_PAD:18_C1J1 = TOUCH EDGE EDGE_GOOD_PAD:218_C1 EXTENT_PADJ1\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:18_C1J1 = TOUCH EDGE EDGE_GOOD_PAD:218_C1 (BULK NOT EXTENT_PADJ1)\n    CORNER_PAD2:18_C1J1 = EXTENT_PADJ1 INTERACT CORNER_PAD:18_C1\n    CORNER_PAD_MIRROR:18_C1J1 = TOUCH EDGE EXTENT_PADJ1 (BULK  NOT CORNER_PAD2:18_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:18_C1J1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:18_C1J1  < 80.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:18_C1J1 CORNER_PAD2:18_C1J1  < 80.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:18_C1J1 CORNER_PAD_MIRROR:18_C1J1  < 80.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:18_C1J1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:18_C1  < 80.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #18\n//Row of pads #19\n    EDGE_TO_CHECK:GOOD_PAD:19_C1J1 = TOUCH EDGE EDGE_GOOD_PAD:219_C1 EXTENT_PADJ1\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:19_C1J1 = TOUCH EDGE EDGE_GOOD_PAD:219_C1 (BULK NOT EXTENT_PADJ1)\n    CORNER_PAD2:19_C1J1 = EXTENT_PADJ1 INTERACT CORNER_PAD:19_C1\n    CORNER_PAD_MIRROR:19_C1J1 = TOUCH EDGE EXTENT_PADJ1 (BULK  NOT CORNER_PAD2:19_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:19_C1J1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:19_C1J1  < 80.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:19_C1J1 CORNER_PAD2:19_C1J1  < 80.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:19_C1J1 CORNER_PAD_MIRROR:19_C1J1  < 80.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:19_C1J1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:19_C1  < 80.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #19\n//Row of pads #20\n    EDGE_TO_CHECK:GOOD_PAD:20_C1J1 = TOUCH EDGE EDGE_GOOD_PAD:220_C1 EXTENT_PADJ1\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:20_C1J1 = TOUCH EDGE EDGE_GOOD_PAD:220_C1 (BULK NOT EXTENT_PADJ1)\n    CORNER_PAD2:20_C1J1 = EXTENT_PADJ1 INTERACT CORNER_PAD:20_C1\n    CORNER_PAD_MIRROR:20_C1J1 = TOUCH EDGE EXTENT_PADJ1 (BULK  NOT CORNER_PAD2:20_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:20_C1J1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:20_C1J1  < 80.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:20_C1J1 CORNER_PAD2:20_C1J1  < 80.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:20_C1J1 CORNER_PAD_MIRROR:20_C1J1  < 80.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:20_C1J1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:20_C1  < 80.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #20\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_J1 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 (EXTENT_PAD NOT EXTENT_PADJ1)\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1J1 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 EXTENT_PADJ1\n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1J1 EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_J1 < 80.000  MEASURE ALL OPPOSITE EXTENDED 200\n\n    ']

['RE_J2_G1s', '@ Rule E (Device Class J2_G1s) : distance Emin > 15.000\n        CORNER_PAD2:1_C1J2_G1s = EXTENT_PADJ2_G1s INTERACT CORNER_PAD:1_C1\n    EXT (BORDER:1_C1 NOT CORNER_PAD2:1_C1J2_G1s) (EXTENT_PADJ2_G1s NOT DUMPAD) < 15.000 OPPOSITE PROJECTING \n        CORNER_PAD2:2_C1J2_G1s = EXTENT_PADJ2_G1s INTERACT CORNER_PAD:2_C1\n    EXT (BORDER:2_C1 NOT CORNER_PAD2:2_C1J2_G1s) (EXTENT_PADJ2_G1s NOT DUMPAD) < 15.000 OPPOSITE PROJECTING \n        CORNER_PAD2:3_C1J2_G1s = EXTENT_PADJ2_G1s INTERACT CORNER_PAD:3_C1\n    EXT (BORDER:3_C1 NOT CORNER_PAD2:3_C1J2_G1s) (EXTENT_PADJ2_G1s NOT DUMPAD) < 15.000 OPPOSITE PROJECTING \n        CORNER_PAD2:4_C1J2_G1s = EXTENT_PADJ2_G1s INTERACT CORNER_PAD:4_C1\n    EXT (BORDER:4_C1 NOT CORNER_PAD2:4_C1J2_G1s) (EXTENT_PADJ2_G1s NOT DUMPAD) < 15.000 OPPOSITE PROJECTING \n        CORNER_PAD2:5_C1J2_G1s = EXTENT_PADJ2_G1s INTERACT CORNER_PAD:5_C1\n    EXT (BORDER:5_C1 NOT CORNER_PAD2:5_C1J2_G1s) (EXTENT_PADJ2_G1s NOT DUMPAD) < 15.000 OPPOSITE PROJECTING \n        CORNER_PAD2:6_C1J2_G1s = EXTENT_PADJ2_G1s INTERACT CORNER_PAD:6_C1\n    EXT (BORDER:6_C1 NOT CORNER_PAD2:6_C1J2_G1s) (EXTENT_PADJ2_G1s NOT DUMPAD) < 15.000 OPPOSITE PROJECTING \n        CORNER_PAD2:7_C1J2_G1s = EXTENT_PADJ2_G1s INTERACT CORNER_PAD:7_C1\n    EXT (BORDER:7_C1 NOT CORNER_PAD2:7_C1J2_G1s) (EXTENT_PADJ2_G1s NOT DUMPAD) < 15.000 OPPOSITE PROJECTING \n        CORNER_PAD2:8_C1J2_G1s = EXTENT_PADJ2_G1s INTERACT CORNER_PAD:8_C1\n    EXT (BORDER:8_C1 NOT CORNER_PAD2:8_C1J2_G1s) (EXTENT_PADJ2_G1s NOT DUMPAD) < 15.000 OPPOSITE PROJECTING \n        CORNER_PAD2:9_C1J2_G1s = EXTENT_PADJ2_G1s INTERACT CORNER_PAD:9_C1\n    EXT (BORDER:9_C1 NOT CORNER_PAD2:9_C1J2_G1s) (EXTENT_PADJ2_G1s NOT DUMPAD) < 15.000 OPPOSITE PROJECTING \n        CORNER_PAD2:10_C1J2_G1s = EXTENT_PADJ2_G1s INTERACT CORNER_PAD:10_C1\n    EXT (BORDER:10_C1 NOT CORNER_PAD2:10_C1J2_G1s) (EXTENT_PADJ2_G1s NOT DUMPAD) < 15.000 OPPOSITE PROJECTING \n        CORNER_PAD2:11_C1J2_G1s = EXTENT_PADJ2_G1s INTERACT CORNER_PAD:11_C1\n    EXT (BORDER:11_C1 NOT CORNER_PAD2:11_C1J2_G1s) (EXTENT_PADJ2_G1s NOT DUMPAD) < 15.000 OPPOSITE PROJECTING \n        CORNER_PAD2:12_C1J2_G1s = EXTENT_PADJ2_G1s INTERACT CORNER_PAD:12_C1\n    EXT (BORDER:12_C1 NOT CORNER_PAD2:12_C1J2_G1s) (EXTENT_PADJ2_G1s NOT DUMPAD) < 15.000 OPPOSITE PROJECTING \n        CORNER_PAD2:13_C1J2_G1s = EXTENT_PADJ2_G1s INTERACT CORNER_PAD:13_C1\n    EXT (BORDER:13_C1 NOT CORNER_PAD2:13_C1J2_G1s) (EXTENT_PADJ2_G1s NOT DUMPAD) < 15.000 OPPOSITE PROJECTING \n        CORNER_PAD2:14_C1J2_G1s = EXTENT_PADJ2_G1s INTERACT CORNER_PAD:14_C1\n    EXT (BORDER:14_C1 NOT CORNER_PAD2:14_C1J2_G1s) (EXTENT_PADJ2_G1s NOT DUMPAD) < 15.000 OPPOSITE PROJECTING \n        CORNER_PAD2:15_C1J2_G1s = EXTENT_PADJ2_G1s INTERACT CORNER_PAD:15_C1\n    EXT (BORDER:15_C1 NOT CORNER_PAD2:15_C1J2_G1s) (EXTENT_PADJ2_G1s NOT DUMPAD) < 15.000 OPPOSITE PROJECTING \n        CORNER_PAD2:16_C1J2_G1s = EXTENT_PADJ2_G1s INTERACT CORNER_PAD:16_C1\n    EXT (BORDER:16_C1 NOT CORNER_PAD2:16_C1J2_G1s) (EXTENT_PADJ2_G1s NOT DUMPAD) < 15.000 OPPOSITE PROJECTING \n        CORNER_PAD2:17_C1J2_G1s = EXTENT_PADJ2_G1s INTERACT CORNER_PAD:17_C1\n    EXT (BORDER:17_C1 NOT CORNER_PAD2:17_C1J2_G1s) (EXTENT_PADJ2_G1s NOT DUMPAD) < 15.000 OPPOSITE PROJECTING \n        CORNER_PAD2:18_C1J2_G1s = EXTENT_PADJ2_G1s INTERACT CORNER_PAD:18_C1\n    EXT (BORDER:18_C1 NOT CORNER_PAD2:18_C1J2_G1s) (EXTENT_PADJ2_G1s NOT DUMPAD) < 15.000 OPPOSITE PROJECTING \n        CORNER_PAD2:19_C1J2_G1s = EXTENT_PADJ2_G1s INTERACT CORNER_PAD:19_C1\n    EXT (BORDER:19_C1 NOT CORNER_PAD2:19_C1J2_G1s) (EXTENT_PADJ2_G1s NOT DUMPAD) < 15.000 OPPOSITE PROJECTING \n        CORNER_PAD2:20_C1J2_G1s = EXTENT_PADJ2_G1s INTERACT CORNER_PAD:20_C1\n    EXT (BORDER:20_C1 NOT CORNER_PAD2:20_C1J2_G1s) (EXTENT_PADJ2_G1s NOT DUMPAD) < 15.000 OPPOSITE PROJECTING \n        ']

['R2_J2_G1s', '@ Rule 2 (Device Class J2_G1s) : minimum pad pitch on the same row >= 90.000\n\n//Row of pads #1\n    EDGE_TO_CHECK:GOOD_PAD:1_C1J2_G1s = TOUCH EDGE EDGE_GOOD_PAD:21_C1 EXTENT_PADJ2_G1s\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:1_C1J2_G1s = TOUCH EDGE EDGE_GOOD_PAD:21_C1 (BULK NOT EXTENT_PADJ2_G1s)\n    CORNER_PAD2:1_C1J2_G1s = EXTENT_PADJ2_G1s INTERACT CORNER_PAD:1_C1\n    CORNER_PAD_MIRROR:1_C1J2_G1s = TOUCH EDGE EXTENT_PADJ2_G1s (BULK  NOT CORNER_PAD2:1_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:1_C1J2_G1s EDGE_TO_CHECK:GOOD_PAD_MIRROR:1_C1J2_G1s  < 90.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:1_C1J2_G1s CORNER_PAD2:1_C1J2_G1s  < 90.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:1_C1J2_G1s CORNER_PAD_MIRROR:1_C1J2_G1s  < 90.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:1_C1J2_G1s EDGE_TO_CHECK:GOOD_PAD_MIRROR:1_C1  < 90.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #1\n//Row of pads #2\n    EDGE_TO_CHECK:GOOD_PAD:2_C1J2_G1s = TOUCH EDGE EDGE_GOOD_PAD:22_C1 EXTENT_PADJ2_G1s\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:2_C1J2_G1s = TOUCH EDGE EDGE_GOOD_PAD:22_C1 (BULK NOT EXTENT_PADJ2_G1s)\n    CORNER_PAD2:2_C1J2_G1s = EXTENT_PADJ2_G1s INTERACT CORNER_PAD:2_C1\n    CORNER_PAD_MIRROR:2_C1J2_G1s = TOUCH EDGE EXTENT_PADJ2_G1s (BULK  NOT CORNER_PAD2:2_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:2_C1J2_G1s EDGE_TO_CHECK:GOOD_PAD_MIRROR:2_C1J2_G1s  < 90.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:2_C1J2_G1s CORNER_PAD2:2_C1J2_G1s  < 90.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:2_C1J2_G1s CORNER_PAD_MIRROR:2_C1J2_G1s  < 90.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:2_C1J2_G1s EDGE_TO_CHECK:GOOD_PAD_MIRROR:2_C1  < 90.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #2\n//Row of pads #3\n    EDGE_TO_CHECK:GOOD_PAD:3_C1J2_G1s = TOUCH EDGE EDGE_GOOD_PAD:23_C1 EXTENT_PADJ2_G1s\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:3_C1J2_G1s = TOUCH EDGE EDGE_GOOD_PAD:23_C1 (BULK NOT EXTENT_PADJ2_G1s)\n    CORNER_PAD2:3_C1J2_G1s = EXTENT_PADJ2_G1s INTERACT CORNER_PAD:3_C1\n    CORNER_PAD_MIRROR:3_C1J2_G1s = TOUCH EDGE EXTENT_PADJ2_G1s (BULK  NOT CORNER_PAD2:3_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:3_C1J2_G1s EDGE_TO_CHECK:GOOD_PAD_MIRROR:3_C1J2_G1s  < 90.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:3_C1J2_G1s CORNER_PAD2:3_C1J2_G1s  < 90.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:3_C1J2_G1s CORNER_PAD_MIRROR:3_C1J2_G1s  < 90.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:3_C1J2_G1s EDGE_TO_CHECK:GOOD_PAD_MIRROR:3_C1  < 90.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #3\n//Row of pads #4\n    EDGE_TO_CHECK:GOOD_PAD:4_C1J2_G1s = TOUCH EDGE EDGE_GOOD_PAD:24_C1 EXTENT_PADJ2_G1s\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:4_C1J2_G1s = TOUCH EDGE EDGE_GOOD_PAD:24_C1 (BULK NOT EXTENT_PADJ2_G1s)\n    CORNER_PAD2:4_C1J2_G1s = EXTENT_PADJ2_G1s INTERACT CORNER_PAD:4_C1\n    CORNER_PAD_MIRROR:4_C1J2_G1s = TOUCH EDGE EXTENT_PADJ2_G1s (BULK  NOT CORNER_PAD2:4_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:4_C1J2_G1s EDGE_TO_CHECK:GOOD_PAD_MIRROR:4_C1J2_G1s  < 90.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:4_C1J2_G1s CORNER_PAD2:4_C1J2_G1s  < 90.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:4_C1J2_G1s CORNER_PAD_MIRROR:4_C1J2_G1s  < 90.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:4_C1J2_G1s EDGE_TO_CHECK:GOOD_PAD_MIRROR:4_C1  < 90.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #4\n//Row of pads #5\n    EDGE_TO_CHECK:GOOD_PAD:5_C1J2_G1s = TOUCH EDGE EDGE_GOOD_PAD:25_C1 EXTENT_PADJ2_G1s\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:5_C1J2_G1s = TOUCH EDGE EDGE_GOOD_PAD:25_C1 (BULK NOT EXTENT_PADJ2_G1s)\n    CORNER_PAD2:5_C1J2_G1s = EXTENT_PADJ2_G1s INTERACT CORNER_PAD:5_C1\n    CORNER_PAD_MIRROR:5_C1J2_G1s = TOUCH EDGE EXTENT_PADJ2_G1s (BULK  NOT CORNER_PAD2:5_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:5_C1J2_G1s EDGE_TO_CHECK:GOOD_PAD_MIRROR:5_C1J2_G1s  < 90.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:5_C1J2_G1s CORNER_PAD2:5_C1J2_G1s  < 90.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:5_C1J2_G1s CORNER_PAD_MIRROR:5_C1J2_G1s  < 90.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:5_C1J2_G1s EDGE_TO_CHECK:GOOD_PAD_MIRROR:5_C1  < 90.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #5\n//Row of pads #6\n    EDGE_TO_CHECK:GOOD_PAD:6_C1J2_G1s = TOUCH EDGE EDGE_GOOD_PAD:26_C1 EXTENT_PADJ2_G1s\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:6_C1J2_G1s = TOUCH EDGE EDGE_GOOD_PAD:26_C1 (BULK NOT EXTENT_PADJ2_G1s)\n    CORNER_PAD2:6_C1J2_G1s = EXTENT_PADJ2_G1s INTERACT CORNER_PAD:6_C1\n    CORNER_PAD_MIRROR:6_C1J2_G1s = TOUCH EDGE EXTENT_PADJ2_G1s (BULK  NOT CORNER_PAD2:6_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:6_C1J2_G1s EDGE_TO_CHECK:GOOD_PAD_MIRROR:6_C1J2_G1s  < 90.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:6_C1J2_G1s CORNER_PAD2:6_C1J2_G1s  < 90.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:6_C1J2_G1s CORNER_PAD_MIRROR:6_C1J2_G1s  < 90.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:6_C1J2_G1s EDGE_TO_CHECK:GOOD_PAD_MIRROR:6_C1  < 90.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #6\n//Row of pads #7\n    EDGE_TO_CHECK:GOOD_PAD:7_C1J2_G1s = TOUCH EDGE EDGE_GOOD_PAD:27_C1 EXTENT_PADJ2_G1s\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:7_C1J2_G1s = TOUCH EDGE EDGE_GOOD_PAD:27_C1 (BULK NOT EXTENT_PADJ2_G1s)\n    CORNER_PAD2:7_C1J2_G1s = EXTENT_PADJ2_G1s INTERACT CORNER_PAD:7_C1\n    CORNER_PAD_MIRROR:7_C1J2_G1s = TOUCH EDGE EXTENT_PADJ2_G1s (BULK  NOT CORNER_PAD2:7_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:7_C1J2_G1s EDGE_TO_CHECK:GOOD_PAD_MIRROR:7_C1J2_G1s  < 90.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:7_C1J2_G1s CORNER_PAD2:7_C1J2_G1s  < 90.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:7_C1J2_G1s CORNER_PAD_MIRROR:7_C1J2_G1s  < 90.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:7_C1J2_G1s EDGE_TO_CHECK:GOOD_PAD_MIRROR:7_C1  < 90.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #7\n//Row of pads #8\n    EDGE_TO_CHECK:GOOD_PAD:8_C1J2_G1s = TOUCH EDGE EDGE_GOOD_PAD:28_C1 EXTENT_PADJ2_G1s\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:8_C1J2_G1s = TOUCH EDGE EDGE_GOOD_PAD:28_C1 (BULK NOT EXTENT_PADJ2_G1s)\n    CORNER_PAD2:8_C1J2_G1s = EXTENT_PADJ2_G1s INTERACT CORNER_PAD:8_C1\n    CORNER_PAD_MIRROR:8_C1J2_G1s = TOUCH EDGE EXTENT_PADJ2_G1s (BULK  NOT CORNER_PAD2:8_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:8_C1J2_G1s EDGE_TO_CHECK:GOOD_PAD_MIRROR:8_C1J2_G1s  < 90.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:8_C1J2_G1s CORNER_PAD2:8_C1J2_G1s  < 90.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:8_C1J2_G1s CORNER_PAD_MIRROR:8_C1J2_G1s  < 90.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:8_C1J2_G1s EDGE_TO_CHECK:GOOD_PAD_MIRROR:8_C1  < 90.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #8\n//Row of pads #9\n    EDGE_TO_CHECK:GOOD_PAD:9_C1J2_G1s = TOUCH EDGE EDGE_GOOD_PAD:29_C1 EXTENT_PADJ2_G1s\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:9_C1J2_G1s = TOUCH EDGE EDGE_GOOD_PAD:29_C1 (BULK NOT EXTENT_PADJ2_G1s)\n    CORNER_PAD2:9_C1J2_G1s = EXTENT_PADJ2_G1s INTERACT CORNER_PAD:9_C1\n    CORNER_PAD_MIRROR:9_C1J2_G1s = TOUCH EDGE EXTENT_PADJ2_G1s (BULK  NOT CORNER_PAD2:9_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:9_C1J2_G1s EDGE_TO_CHECK:GOOD_PAD_MIRROR:9_C1J2_G1s  < 90.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:9_C1J2_G1s CORNER_PAD2:9_C1J2_G1s  < 90.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:9_C1J2_G1s CORNER_PAD_MIRROR:9_C1J2_G1s  < 90.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:9_C1J2_G1s EDGE_TO_CHECK:GOOD_PAD_MIRROR:9_C1  < 90.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #9\n//Row of pads #10\n    EDGE_TO_CHECK:GOOD_PAD:10_C1J2_G1s = TOUCH EDGE EDGE_GOOD_PAD:210_C1 EXTENT_PADJ2_G1s\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:10_C1J2_G1s = TOUCH EDGE EDGE_GOOD_PAD:210_C1 (BULK NOT EXTENT_PADJ2_G1s)\n    CORNER_PAD2:10_C1J2_G1s = EXTENT_PADJ2_G1s INTERACT CORNER_PAD:10_C1\n    CORNER_PAD_MIRROR:10_C1J2_G1s = TOUCH EDGE EXTENT_PADJ2_G1s (BULK  NOT CORNER_PAD2:10_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:10_C1J2_G1s EDGE_TO_CHECK:GOOD_PAD_MIRROR:10_C1J2_G1s  < 90.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:10_C1J2_G1s CORNER_PAD2:10_C1J2_G1s  < 90.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:10_C1J2_G1s CORNER_PAD_MIRROR:10_C1J2_G1s  < 90.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:10_C1J2_G1s EDGE_TO_CHECK:GOOD_PAD_MIRROR:10_C1  < 90.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #10\n//Row of pads #11\n    EDGE_TO_CHECK:GOOD_PAD:11_C1J2_G1s = TOUCH EDGE EDGE_GOOD_PAD:211_C1 EXTENT_PADJ2_G1s\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:11_C1J2_G1s = TOUCH EDGE EDGE_GOOD_PAD:211_C1 (BULK NOT EXTENT_PADJ2_G1s)\n    CORNER_PAD2:11_C1J2_G1s = EXTENT_PADJ2_G1s INTERACT CORNER_PAD:11_C1\n    CORNER_PAD_MIRROR:11_C1J2_G1s = TOUCH EDGE EXTENT_PADJ2_G1s (BULK  NOT CORNER_PAD2:11_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:11_C1J2_G1s EDGE_TO_CHECK:GOOD_PAD_MIRROR:11_C1J2_G1s  < 90.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:11_C1J2_G1s CORNER_PAD2:11_C1J2_G1s  < 90.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:11_C1J2_G1s CORNER_PAD_MIRROR:11_C1J2_G1s  < 90.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:11_C1J2_G1s EDGE_TO_CHECK:GOOD_PAD_MIRROR:11_C1  < 90.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #11\n//Row of pads #12\n    EDGE_TO_CHECK:GOOD_PAD:12_C1J2_G1s = TOUCH EDGE EDGE_GOOD_PAD:212_C1 EXTENT_PADJ2_G1s\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:12_C1J2_G1s = TOUCH EDGE EDGE_GOOD_PAD:212_C1 (BULK NOT EXTENT_PADJ2_G1s)\n    CORNER_PAD2:12_C1J2_G1s = EXTENT_PADJ2_G1s INTERACT CORNER_PAD:12_C1\n    CORNER_PAD_MIRROR:12_C1J2_G1s = TOUCH EDGE EXTENT_PADJ2_G1s (BULK  NOT CORNER_PAD2:12_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:12_C1J2_G1s EDGE_TO_CHECK:GOOD_PAD_MIRROR:12_C1J2_G1s  < 90.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:12_C1J2_G1s CORNER_PAD2:12_C1J2_G1s  < 90.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:12_C1J2_G1s CORNER_PAD_MIRROR:12_C1J2_G1s  < 90.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:12_C1J2_G1s EDGE_TO_CHECK:GOOD_PAD_MIRROR:12_C1  < 90.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #12\n//Row of pads #13\n    EDGE_TO_CHECK:GOOD_PAD:13_C1J2_G1s = TOUCH EDGE EDGE_GOOD_PAD:213_C1 EXTENT_PADJ2_G1s\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:13_C1J2_G1s = TOUCH EDGE EDGE_GOOD_PAD:213_C1 (BULK NOT EXTENT_PADJ2_G1s)\n    CORNER_PAD2:13_C1J2_G1s = EXTENT_PADJ2_G1s INTERACT CORNER_PAD:13_C1\n    CORNER_PAD_MIRROR:13_C1J2_G1s = TOUCH EDGE EXTENT_PADJ2_G1s (BULK  NOT CORNER_PAD2:13_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:13_C1J2_G1s EDGE_TO_CHECK:GOOD_PAD_MIRROR:13_C1J2_G1s  < 90.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:13_C1J2_G1s CORNER_PAD2:13_C1J2_G1s  < 90.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:13_C1J2_G1s CORNER_PAD_MIRROR:13_C1J2_G1s  < 90.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:13_C1J2_G1s EDGE_TO_CHECK:GOOD_PAD_MIRROR:13_C1  < 90.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #13\n//Row of pads #14\n    EDGE_TO_CHECK:GOOD_PAD:14_C1J2_G1s = TOUCH EDGE EDGE_GOOD_PAD:214_C1 EXTENT_PADJ2_G1s\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:14_C1J2_G1s = TOUCH EDGE EDGE_GOOD_PAD:214_C1 (BULK NOT EXTENT_PADJ2_G1s)\n    CORNER_PAD2:14_C1J2_G1s = EXTENT_PADJ2_G1s INTERACT CORNER_PAD:14_C1\n    CORNER_PAD_MIRROR:14_C1J2_G1s = TOUCH EDGE EXTENT_PADJ2_G1s (BULK  NOT CORNER_PAD2:14_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:14_C1J2_G1s EDGE_TO_CHECK:GOOD_PAD_MIRROR:14_C1J2_G1s  < 90.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:14_C1J2_G1s CORNER_PAD2:14_C1J2_G1s  < 90.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:14_C1J2_G1s CORNER_PAD_MIRROR:14_C1J2_G1s  < 90.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:14_C1J2_G1s EDGE_TO_CHECK:GOOD_PAD_MIRROR:14_C1  < 90.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #14\n//Row of pads #15\n    EDGE_TO_CHECK:GOOD_PAD:15_C1J2_G1s = TOUCH EDGE EDGE_GOOD_PAD:215_C1 EXTENT_PADJ2_G1s\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:15_C1J2_G1s = TOUCH EDGE EDGE_GOOD_PAD:215_C1 (BULK NOT EXTENT_PADJ2_G1s)\n    CORNER_PAD2:15_C1J2_G1s = EXTENT_PADJ2_G1s INTERACT CORNER_PAD:15_C1\n    CORNER_PAD_MIRROR:15_C1J2_G1s = TOUCH EDGE EXTENT_PADJ2_G1s (BULK  NOT CORNER_PAD2:15_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:15_C1J2_G1s EDGE_TO_CHECK:GOOD_PAD_MIRROR:15_C1J2_G1s  < 90.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:15_C1J2_G1s CORNER_PAD2:15_C1J2_G1s  < 90.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:15_C1J2_G1s CORNER_PAD_MIRROR:15_C1J2_G1s  < 90.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:15_C1J2_G1s EDGE_TO_CHECK:GOOD_PAD_MIRROR:15_C1  < 90.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #15\n//Row of pads #16\n    EDGE_TO_CHECK:GOOD_PAD:16_C1J2_G1s = TOUCH EDGE EDGE_GOOD_PAD:216_C1 EXTENT_PADJ2_G1s\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:16_C1J2_G1s = TOUCH EDGE EDGE_GOOD_PAD:216_C1 (BULK NOT EXTENT_PADJ2_G1s)\n    CORNER_PAD2:16_C1J2_G1s = EXTENT_PADJ2_G1s INTERACT CORNER_PAD:16_C1\n    CORNER_PAD_MIRROR:16_C1J2_G1s = TOUCH EDGE EXTENT_PADJ2_G1s (BULK  NOT CORNER_PAD2:16_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:16_C1J2_G1s EDGE_TO_CHECK:GOOD_PAD_MIRROR:16_C1J2_G1s  < 90.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:16_C1J2_G1s CORNER_PAD2:16_C1J2_G1s  < 90.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:16_C1J2_G1s CORNER_PAD_MIRROR:16_C1J2_G1s  < 90.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:16_C1J2_G1s EDGE_TO_CHECK:GOOD_PAD_MIRROR:16_C1  < 90.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #16\n//Row of pads #17\n    EDGE_TO_CHECK:GOOD_PAD:17_C1J2_G1s = TOUCH EDGE EDGE_GOOD_PAD:217_C1 EXTENT_PADJ2_G1s\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:17_C1J2_G1s = TOUCH EDGE EDGE_GOOD_PAD:217_C1 (BULK NOT EXTENT_PADJ2_G1s)\n    CORNER_PAD2:17_C1J2_G1s = EXTENT_PADJ2_G1s INTERACT CORNER_PAD:17_C1\n    CORNER_PAD_MIRROR:17_C1J2_G1s = TOUCH EDGE EXTENT_PADJ2_G1s (BULK  NOT CORNER_PAD2:17_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:17_C1J2_G1s EDGE_TO_CHECK:GOOD_PAD_MIRROR:17_C1J2_G1s  < 90.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:17_C1J2_G1s CORNER_PAD2:17_C1J2_G1s  < 90.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:17_C1J2_G1s CORNER_PAD_MIRROR:17_C1J2_G1s  < 90.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:17_C1J2_G1s EDGE_TO_CHECK:GOOD_PAD_MIRROR:17_C1  < 90.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #17\n//Row of pads #18\n    EDGE_TO_CHECK:GOOD_PAD:18_C1J2_G1s = TOUCH EDGE EDGE_GOOD_PAD:218_C1 EXTENT_PADJ2_G1s\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:18_C1J2_G1s = TOUCH EDGE EDGE_GOOD_PAD:218_C1 (BULK NOT EXTENT_PADJ2_G1s)\n    CORNER_PAD2:18_C1J2_G1s = EXTENT_PADJ2_G1s INTERACT CORNER_PAD:18_C1\n    CORNER_PAD_MIRROR:18_C1J2_G1s = TOUCH EDGE EXTENT_PADJ2_G1s (BULK  NOT CORNER_PAD2:18_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:18_C1J2_G1s EDGE_TO_CHECK:GOOD_PAD_MIRROR:18_C1J2_G1s  < 90.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:18_C1J2_G1s CORNER_PAD2:18_C1J2_G1s  < 90.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:18_C1J2_G1s CORNER_PAD_MIRROR:18_C1J2_G1s  < 90.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:18_C1J2_G1s EDGE_TO_CHECK:GOOD_PAD_MIRROR:18_C1  < 90.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #18\n//Row of pads #19\n    EDGE_TO_CHECK:GOOD_PAD:19_C1J2_G1s = TOUCH EDGE EDGE_GOOD_PAD:219_C1 EXTENT_PADJ2_G1s\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:19_C1J2_G1s = TOUCH EDGE EDGE_GOOD_PAD:219_C1 (BULK NOT EXTENT_PADJ2_G1s)\n    CORNER_PAD2:19_C1J2_G1s = EXTENT_PADJ2_G1s INTERACT CORNER_PAD:19_C1\n    CORNER_PAD_MIRROR:19_C1J2_G1s = TOUCH EDGE EXTENT_PADJ2_G1s (BULK  NOT CORNER_PAD2:19_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:19_C1J2_G1s EDGE_TO_CHECK:GOOD_PAD_MIRROR:19_C1J2_G1s  < 90.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:19_C1J2_G1s CORNER_PAD2:19_C1J2_G1s  < 90.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:19_C1J2_G1s CORNER_PAD_MIRROR:19_C1J2_G1s  < 90.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:19_C1J2_G1s EDGE_TO_CHECK:GOOD_PAD_MIRROR:19_C1  < 90.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #19\n//Row of pads #20\n    EDGE_TO_CHECK:GOOD_PAD:20_C1J2_G1s = TOUCH EDGE EDGE_GOOD_PAD:220_C1 EXTENT_PADJ2_G1s\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:20_C1J2_G1s = TOUCH EDGE EDGE_GOOD_PAD:220_C1 (BULK NOT EXTENT_PADJ2_G1s)\n    CORNER_PAD2:20_C1J2_G1s = EXTENT_PADJ2_G1s INTERACT CORNER_PAD:20_C1\n    CORNER_PAD_MIRROR:20_C1J2_G1s = TOUCH EDGE EXTENT_PADJ2_G1s (BULK  NOT CORNER_PAD2:20_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:20_C1J2_G1s EDGE_TO_CHECK:GOOD_PAD_MIRROR:20_C1J2_G1s  < 90.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:20_C1J2_G1s CORNER_PAD2:20_C1J2_G1s  < 90.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:20_C1J2_G1s CORNER_PAD_MIRROR:20_C1J2_G1s  < 90.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:20_C1J2_G1s EDGE_TO_CHECK:GOOD_PAD_MIRROR:20_C1  < 90.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #20\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_J2_G1s = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 (EXTENT_PAD NOT EXTENT_PADJ2_G1s)\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1J2_G1s = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 EXTENT_PADJ2_G1s\n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1J2_G1s EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_J2_G1s < 90.000  MEASURE ALL OPPOSITE EXTENDED 200\n\n    ']

['RE_M2_J1s', '@ Rule E (Device Class M2_J1s) : distance Emin > 18.000\n        CORNER_PAD2:1_C1M2_J1s = EXTENT_PADM2_J1s INTERACT CORNER_PAD:1_C1\n    EXT (BORDER:1_C1 NOT CORNER_PAD2:1_C1M2_J1s) (EXTENT_PADM2_J1s NOT DUMPAD) < 18.000 OPPOSITE PROJECTING \n        CORNER_PAD2:2_C1M2_J1s = EXTENT_PADM2_J1s INTERACT CORNER_PAD:2_C1\n    EXT (BORDER:2_C1 NOT CORNER_PAD2:2_C1M2_J1s) (EXTENT_PADM2_J1s NOT DUMPAD) < 18.000 OPPOSITE PROJECTING \n        CORNER_PAD2:3_C1M2_J1s = EXTENT_PADM2_J1s INTERACT CORNER_PAD:3_C1\n    EXT (BORDER:3_C1 NOT CORNER_PAD2:3_C1M2_J1s) (EXTENT_PADM2_J1s NOT DUMPAD) < 18.000 OPPOSITE PROJECTING \n        CORNER_PAD2:4_C1M2_J1s = EXTENT_PADM2_J1s INTERACT CORNER_PAD:4_C1\n    EXT (BORDER:4_C1 NOT CORNER_PAD2:4_C1M2_J1s) (EXTENT_PADM2_J1s NOT DUMPAD) < 18.000 OPPOSITE PROJECTING \n        CORNER_PAD2:5_C1M2_J1s = EXTENT_PADM2_J1s INTERACT CORNER_PAD:5_C1\n    EXT (BORDER:5_C1 NOT CORNER_PAD2:5_C1M2_J1s) (EXTENT_PADM2_J1s NOT DUMPAD) < 18.000 OPPOSITE PROJECTING \n        CORNER_PAD2:6_C1M2_J1s = EXTENT_PADM2_J1s INTERACT CORNER_PAD:6_C1\n    EXT (BORDER:6_C1 NOT CORNER_PAD2:6_C1M2_J1s) (EXTENT_PADM2_J1s NOT DUMPAD) < 18.000 OPPOSITE PROJECTING \n        CORNER_PAD2:7_C1M2_J1s = EXTENT_PADM2_J1s INTERACT CORNER_PAD:7_C1\n    EXT (BORDER:7_C1 NOT CORNER_PAD2:7_C1M2_J1s) (EXTENT_PADM2_J1s NOT DUMPAD) < 18.000 OPPOSITE PROJECTING \n        CORNER_PAD2:8_C1M2_J1s = EXTENT_PADM2_J1s INTERACT CORNER_PAD:8_C1\n    EXT (BORDER:8_C1 NOT CORNER_PAD2:8_C1M2_J1s) (EXTENT_PADM2_J1s NOT DUMPAD) < 18.000 OPPOSITE PROJECTING \n        CORNER_PAD2:9_C1M2_J1s = EXTENT_PADM2_J1s INTERACT CORNER_PAD:9_C1\n    EXT (BORDER:9_C1 NOT CORNER_PAD2:9_C1M2_J1s) (EXTENT_PADM2_J1s NOT DUMPAD) < 18.000 OPPOSITE PROJECTING \n        CORNER_PAD2:10_C1M2_J1s = EXTENT_PADM2_J1s INTERACT CORNER_PAD:10_C1\n    EXT (BORDER:10_C1 NOT CORNER_PAD2:10_C1M2_J1s) (EXTENT_PADM2_J1s NOT DUMPAD) < 18.000 OPPOSITE PROJECTING \n        CORNER_PAD2:11_C1M2_J1s = EXTENT_PADM2_J1s INTERACT CORNER_PAD:11_C1\n    EXT (BORDER:11_C1 NOT CORNER_PAD2:11_C1M2_J1s) (EXTENT_PADM2_J1s NOT DUMPAD) < 18.000 OPPOSITE PROJECTING \n        CORNER_PAD2:12_C1M2_J1s = EXTENT_PADM2_J1s INTERACT CORNER_PAD:12_C1\n    EXT (BORDER:12_C1 NOT CORNER_PAD2:12_C1M2_J1s) (EXTENT_PADM2_J1s NOT DUMPAD) < 18.000 OPPOSITE PROJECTING \n        CORNER_PAD2:13_C1M2_J1s = EXTENT_PADM2_J1s INTERACT CORNER_PAD:13_C1\n    EXT (BORDER:13_C1 NOT CORNER_PAD2:13_C1M2_J1s) (EXTENT_PADM2_J1s NOT DUMPAD) < 18.000 OPPOSITE PROJECTING \n        CORNER_PAD2:14_C1M2_J1s = EXTENT_PADM2_J1s INTERACT CORNER_PAD:14_C1\n    EXT (BORDER:14_C1 NOT CORNER_PAD2:14_C1M2_J1s) (EXTENT_PADM2_J1s NOT DUMPAD) < 18.000 OPPOSITE PROJECTING \n        CORNER_PAD2:15_C1M2_J1s = EXTENT_PADM2_J1s INTERACT CORNER_PAD:15_C1\n    EXT (BORDER:15_C1 NOT CORNER_PAD2:15_C1M2_J1s) (EXTENT_PADM2_J1s NOT DUMPAD) < 18.000 OPPOSITE PROJECTING \n        CORNER_PAD2:16_C1M2_J1s = EXTENT_PADM2_J1s INTERACT CORNER_PAD:16_C1\n    EXT (BORDER:16_C1 NOT CORNER_PAD2:16_C1M2_J1s) (EXTENT_PADM2_J1s NOT DUMPAD) < 18.000 OPPOSITE PROJECTING \n        CORNER_PAD2:17_C1M2_J1s = EXTENT_PADM2_J1s INTERACT CORNER_PAD:17_C1\n    EXT (BORDER:17_C1 NOT CORNER_PAD2:17_C1M2_J1s) (EXTENT_PADM2_J1s NOT DUMPAD) < 18.000 OPPOSITE PROJECTING \n        CORNER_PAD2:18_C1M2_J1s = EXTENT_PADM2_J1s INTERACT CORNER_PAD:18_C1\n    EXT (BORDER:18_C1 NOT CORNER_PAD2:18_C1M2_J1s) (EXTENT_PADM2_J1s NOT DUMPAD) < 18.000 OPPOSITE PROJECTING \n        CORNER_PAD2:19_C1M2_J1s = EXTENT_PADM2_J1s INTERACT CORNER_PAD:19_C1\n    EXT (BORDER:19_C1 NOT CORNER_PAD2:19_C1M2_J1s) (EXTENT_PADM2_J1s NOT DUMPAD) < 18.000 OPPOSITE PROJECTING \n        CORNER_PAD2:20_C1M2_J1s = EXTENT_PADM2_J1s INTERACT CORNER_PAD:20_C1\n    EXT (BORDER:20_C1 NOT CORNER_PAD2:20_C1M2_J1s) (EXTENT_PADM2_J1s NOT DUMPAD) < 18.000 OPPOSITE PROJECTING \n        ']

['R2_M2_J1s', '@ Rule 2 (Device Class M2_J1s) : minimum pad pitch on the same row >= 72.000\n\n//Row of pads #1\n    EDGE_TO_CHECK:GOOD_PAD:1_C1M2_J1s = TOUCH EDGE EDGE_GOOD_PAD:21_C1 EXTENT_PADM2_J1s\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:1_C1M2_J1s = TOUCH EDGE EDGE_GOOD_PAD:21_C1 (BULK NOT EXTENT_PADM2_J1s)\n    CORNER_PAD2:1_C1M2_J1s = EXTENT_PADM2_J1s INTERACT CORNER_PAD:1_C1\n    CORNER_PAD_MIRROR:1_C1M2_J1s = TOUCH EDGE EXTENT_PADM2_J1s (BULK  NOT CORNER_PAD2:1_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:1_C1M2_J1s EDGE_TO_CHECK:GOOD_PAD_MIRROR:1_C1M2_J1s  < 72.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:1_C1M2_J1s CORNER_PAD2:1_C1M2_J1s  < 72.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:1_C1M2_J1s CORNER_PAD_MIRROR:1_C1M2_J1s  < 72.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:1_C1M2_J1s EDGE_TO_CHECK:GOOD_PAD_MIRROR:1_C1  < 72.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #1\n//Row of pads #2\n    EDGE_TO_CHECK:GOOD_PAD:2_C1M2_J1s = TOUCH EDGE EDGE_GOOD_PAD:22_C1 EXTENT_PADM2_J1s\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:2_C1M2_J1s = TOUCH EDGE EDGE_GOOD_PAD:22_C1 (BULK NOT EXTENT_PADM2_J1s)\n    CORNER_PAD2:2_C1M2_J1s = EXTENT_PADM2_J1s INTERACT CORNER_PAD:2_C1\n    CORNER_PAD_MIRROR:2_C1M2_J1s = TOUCH EDGE EXTENT_PADM2_J1s (BULK  NOT CORNER_PAD2:2_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:2_C1M2_J1s EDGE_TO_CHECK:GOOD_PAD_MIRROR:2_C1M2_J1s  < 72.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:2_C1M2_J1s CORNER_PAD2:2_C1M2_J1s  < 72.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:2_C1M2_J1s CORNER_PAD_MIRROR:2_C1M2_J1s  < 72.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:2_C1M2_J1s EDGE_TO_CHECK:GOOD_PAD_MIRROR:2_C1  < 72.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #2\n//Row of pads #3\n    EDGE_TO_CHECK:GOOD_PAD:3_C1M2_J1s = TOUCH EDGE EDGE_GOOD_PAD:23_C1 EXTENT_PADM2_J1s\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:3_C1M2_J1s = TOUCH EDGE EDGE_GOOD_PAD:23_C1 (BULK NOT EXTENT_PADM2_J1s)\n    CORNER_PAD2:3_C1M2_J1s = EXTENT_PADM2_J1s INTERACT CORNER_PAD:3_C1\n    CORNER_PAD_MIRROR:3_C1M2_J1s = TOUCH EDGE EXTENT_PADM2_J1s (BULK  NOT CORNER_PAD2:3_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:3_C1M2_J1s EDGE_TO_CHECK:GOOD_PAD_MIRROR:3_C1M2_J1s  < 72.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:3_C1M2_J1s CORNER_PAD2:3_C1M2_J1s  < 72.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:3_C1M2_J1s CORNER_PAD_MIRROR:3_C1M2_J1s  < 72.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:3_C1M2_J1s EDGE_TO_CHECK:GOOD_PAD_MIRROR:3_C1  < 72.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #3\n//Row of pads #4\n    EDGE_TO_CHECK:GOOD_PAD:4_C1M2_J1s = TOUCH EDGE EDGE_GOOD_PAD:24_C1 EXTENT_PADM2_J1s\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:4_C1M2_J1s = TOUCH EDGE EDGE_GOOD_PAD:24_C1 (BULK NOT EXTENT_PADM2_J1s)\n    CORNER_PAD2:4_C1M2_J1s = EXTENT_PADM2_J1s INTERACT CORNER_PAD:4_C1\n    CORNER_PAD_MIRROR:4_C1M2_J1s = TOUCH EDGE EXTENT_PADM2_J1s (BULK  NOT CORNER_PAD2:4_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:4_C1M2_J1s EDGE_TO_CHECK:GOOD_PAD_MIRROR:4_C1M2_J1s  < 72.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:4_C1M2_J1s CORNER_PAD2:4_C1M2_J1s  < 72.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:4_C1M2_J1s CORNER_PAD_MIRROR:4_C1M2_J1s  < 72.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:4_C1M2_J1s EDGE_TO_CHECK:GOOD_PAD_MIRROR:4_C1  < 72.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #4\n//Row of pads #5\n    EDGE_TO_CHECK:GOOD_PAD:5_C1M2_J1s = TOUCH EDGE EDGE_GOOD_PAD:25_C1 EXTENT_PADM2_J1s\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:5_C1M2_J1s = TOUCH EDGE EDGE_GOOD_PAD:25_C1 (BULK NOT EXTENT_PADM2_J1s)\n    CORNER_PAD2:5_C1M2_J1s = EXTENT_PADM2_J1s INTERACT CORNER_PAD:5_C1\n    CORNER_PAD_MIRROR:5_C1M2_J1s = TOUCH EDGE EXTENT_PADM2_J1s (BULK  NOT CORNER_PAD2:5_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:5_C1M2_J1s EDGE_TO_CHECK:GOOD_PAD_MIRROR:5_C1M2_J1s  < 72.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:5_C1M2_J1s CORNER_PAD2:5_C1M2_J1s  < 72.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:5_C1M2_J1s CORNER_PAD_MIRROR:5_C1M2_J1s  < 72.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:5_C1M2_J1s EDGE_TO_CHECK:GOOD_PAD_MIRROR:5_C1  < 72.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #5\n//Row of pads #6\n    EDGE_TO_CHECK:GOOD_PAD:6_C1M2_J1s = TOUCH EDGE EDGE_GOOD_PAD:26_C1 EXTENT_PADM2_J1s\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:6_C1M2_J1s = TOUCH EDGE EDGE_GOOD_PAD:26_C1 (BULK NOT EXTENT_PADM2_J1s)\n    CORNER_PAD2:6_C1M2_J1s = EXTENT_PADM2_J1s INTERACT CORNER_PAD:6_C1\n    CORNER_PAD_MIRROR:6_C1M2_J1s = TOUCH EDGE EXTENT_PADM2_J1s (BULK  NOT CORNER_PAD2:6_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:6_C1M2_J1s EDGE_TO_CHECK:GOOD_PAD_MIRROR:6_C1M2_J1s  < 72.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:6_C1M2_J1s CORNER_PAD2:6_C1M2_J1s  < 72.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:6_C1M2_J1s CORNER_PAD_MIRROR:6_C1M2_J1s  < 72.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:6_C1M2_J1s EDGE_TO_CHECK:GOOD_PAD_MIRROR:6_C1  < 72.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #6\n//Row of pads #7\n    EDGE_TO_CHECK:GOOD_PAD:7_C1M2_J1s = TOUCH EDGE EDGE_GOOD_PAD:27_C1 EXTENT_PADM2_J1s\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:7_C1M2_J1s = TOUCH EDGE EDGE_GOOD_PAD:27_C1 (BULK NOT EXTENT_PADM2_J1s)\n    CORNER_PAD2:7_C1M2_J1s = EXTENT_PADM2_J1s INTERACT CORNER_PAD:7_C1\n    CORNER_PAD_MIRROR:7_C1M2_J1s = TOUCH EDGE EXTENT_PADM2_J1s (BULK  NOT CORNER_PAD2:7_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:7_C1M2_J1s EDGE_TO_CHECK:GOOD_PAD_MIRROR:7_C1M2_J1s  < 72.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:7_C1M2_J1s CORNER_PAD2:7_C1M2_J1s  < 72.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:7_C1M2_J1s CORNER_PAD_MIRROR:7_C1M2_J1s  < 72.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:7_C1M2_J1s EDGE_TO_CHECK:GOOD_PAD_MIRROR:7_C1  < 72.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #7\n//Row of pads #8\n    EDGE_TO_CHECK:GOOD_PAD:8_C1M2_J1s = TOUCH EDGE EDGE_GOOD_PAD:28_C1 EXTENT_PADM2_J1s\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:8_C1M2_J1s = TOUCH EDGE EDGE_GOOD_PAD:28_C1 (BULK NOT EXTENT_PADM2_J1s)\n    CORNER_PAD2:8_C1M2_J1s = EXTENT_PADM2_J1s INTERACT CORNER_PAD:8_C1\n    CORNER_PAD_MIRROR:8_C1M2_J1s = TOUCH EDGE EXTENT_PADM2_J1s (BULK  NOT CORNER_PAD2:8_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:8_C1M2_J1s EDGE_TO_CHECK:GOOD_PAD_MIRROR:8_C1M2_J1s  < 72.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:8_C1M2_J1s CORNER_PAD2:8_C1M2_J1s  < 72.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:8_C1M2_J1s CORNER_PAD_MIRROR:8_C1M2_J1s  < 72.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:8_C1M2_J1s EDGE_TO_CHECK:GOOD_PAD_MIRROR:8_C1  < 72.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #8\n//Row of pads #9\n    EDGE_TO_CHECK:GOOD_PAD:9_C1M2_J1s = TOUCH EDGE EDGE_GOOD_PAD:29_C1 EXTENT_PADM2_J1s\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:9_C1M2_J1s = TOUCH EDGE EDGE_GOOD_PAD:29_C1 (BULK NOT EXTENT_PADM2_J1s)\n    CORNER_PAD2:9_C1M2_J1s = EXTENT_PADM2_J1s INTERACT CORNER_PAD:9_C1\n    CORNER_PAD_MIRROR:9_C1M2_J1s = TOUCH EDGE EXTENT_PADM2_J1s (BULK  NOT CORNER_PAD2:9_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:9_C1M2_J1s EDGE_TO_CHECK:GOOD_PAD_MIRROR:9_C1M2_J1s  < 72.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:9_C1M2_J1s CORNER_PAD2:9_C1M2_J1s  < 72.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:9_C1M2_J1s CORNER_PAD_MIRROR:9_C1M2_J1s  < 72.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:9_C1M2_J1s EDGE_TO_CHECK:GOOD_PAD_MIRROR:9_C1  < 72.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #9\n//Row of pads #10\n    EDGE_TO_CHECK:GOOD_PAD:10_C1M2_J1s = TOUCH EDGE EDGE_GOOD_PAD:210_C1 EXTENT_PADM2_J1s\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:10_C1M2_J1s = TOUCH EDGE EDGE_GOOD_PAD:210_C1 (BULK NOT EXTENT_PADM2_J1s)\n    CORNER_PAD2:10_C1M2_J1s = EXTENT_PADM2_J1s INTERACT CORNER_PAD:10_C1\n    CORNER_PAD_MIRROR:10_C1M2_J1s = TOUCH EDGE EXTENT_PADM2_J1s (BULK  NOT CORNER_PAD2:10_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:10_C1M2_J1s EDGE_TO_CHECK:GOOD_PAD_MIRROR:10_C1M2_J1s  < 72.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:10_C1M2_J1s CORNER_PAD2:10_C1M2_J1s  < 72.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:10_C1M2_J1s CORNER_PAD_MIRROR:10_C1M2_J1s  < 72.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:10_C1M2_J1s EDGE_TO_CHECK:GOOD_PAD_MIRROR:10_C1  < 72.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #10\n//Row of pads #11\n    EDGE_TO_CHECK:GOOD_PAD:11_C1M2_J1s = TOUCH EDGE EDGE_GOOD_PAD:211_C1 EXTENT_PADM2_J1s\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:11_C1M2_J1s = TOUCH EDGE EDGE_GOOD_PAD:211_C1 (BULK NOT EXTENT_PADM2_J1s)\n    CORNER_PAD2:11_C1M2_J1s = EXTENT_PADM2_J1s INTERACT CORNER_PAD:11_C1\n    CORNER_PAD_MIRROR:11_C1M2_J1s = TOUCH EDGE EXTENT_PADM2_J1s (BULK  NOT CORNER_PAD2:11_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:11_C1M2_J1s EDGE_TO_CHECK:GOOD_PAD_MIRROR:11_C1M2_J1s  < 72.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:11_C1M2_J1s CORNER_PAD2:11_C1M2_J1s  < 72.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:11_C1M2_J1s CORNER_PAD_MIRROR:11_C1M2_J1s  < 72.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:11_C1M2_J1s EDGE_TO_CHECK:GOOD_PAD_MIRROR:11_C1  < 72.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #11\n//Row of pads #12\n    EDGE_TO_CHECK:GOOD_PAD:12_C1M2_J1s = TOUCH EDGE EDGE_GOOD_PAD:212_C1 EXTENT_PADM2_J1s\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:12_C1M2_J1s = TOUCH EDGE EDGE_GOOD_PAD:212_C1 (BULK NOT EXTENT_PADM2_J1s)\n    CORNER_PAD2:12_C1M2_J1s = EXTENT_PADM2_J1s INTERACT CORNER_PAD:12_C1\n    CORNER_PAD_MIRROR:12_C1M2_J1s = TOUCH EDGE EXTENT_PADM2_J1s (BULK  NOT CORNER_PAD2:12_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:12_C1M2_J1s EDGE_TO_CHECK:GOOD_PAD_MIRROR:12_C1M2_J1s  < 72.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:12_C1M2_J1s CORNER_PAD2:12_C1M2_J1s  < 72.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:12_C1M2_J1s CORNER_PAD_MIRROR:12_C1M2_J1s  < 72.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:12_C1M2_J1s EDGE_TO_CHECK:GOOD_PAD_MIRROR:12_C1  < 72.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #12\n//Row of pads #13\n    EDGE_TO_CHECK:GOOD_PAD:13_C1M2_J1s = TOUCH EDGE EDGE_GOOD_PAD:213_C1 EXTENT_PADM2_J1s\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:13_C1M2_J1s = TOUCH EDGE EDGE_GOOD_PAD:213_C1 (BULK NOT EXTENT_PADM2_J1s)\n    CORNER_PAD2:13_C1M2_J1s = EXTENT_PADM2_J1s INTERACT CORNER_PAD:13_C1\n    CORNER_PAD_MIRROR:13_C1M2_J1s = TOUCH EDGE EXTENT_PADM2_J1s (BULK  NOT CORNER_PAD2:13_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:13_C1M2_J1s EDGE_TO_CHECK:GOOD_PAD_MIRROR:13_C1M2_J1s  < 72.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:13_C1M2_J1s CORNER_PAD2:13_C1M2_J1s  < 72.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:13_C1M2_J1s CORNER_PAD_MIRROR:13_C1M2_J1s  < 72.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:13_C1M2_J1s EDGE_TO_CHECK:GOOD_PAD_MIRROR:13_C1  < 72.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #13\n//Row of pads #14\n    EDGE_TO_CHECK:GOOD_PAD:14_C1M2_J1s = TOUCH EDGE EDGE_GOOD_PAD:214_C1 EXTENT_PADM2_J1s\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:14_C1M2_J1s = TOUCH EDGE EDGE_GOOD_PAD:214_C1 (BULK NOT EXTENT_PADM2_J1s)\n    CORNER_PAD2:14_C1M2_J1s = EXTENT_PADM2_J1s INTERACT CORNER_PAD:14_C1\n    CORNER_PAD_MIRROR:14_C1M2_J1s = TOUCH EDGE EXTENT_PADM2_J1s (BULK  NOT CORNER_PAD2:14_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:14_C1M2_J1s EDGE_TO_CHECK:GOOD_PAD_MIRROR:14_C1M2_J1s  < 72.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:14_C1M2_J1s CORNER_PAD2:14_C1M2_J1s  < 72.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:14_C1M2_J1s CORNER_PAD_MIRROR:14_C1M2_J1s  < 72.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:14_C1M2_J1s EDGE_TO_CHECK:GOOD_PAD_MIRROR:14_C1  < 72.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #14\n//Row of pads #15\n    EDGE_TO_CHECK:GOOD_PAD:15_C1M2_J1s = TOUCH EDGE EDGE_GOOD_PAD:215_C1 EXTENT_PADM2_J1s\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:15_C1M2_J1s = TOUCH EDGE EDGE_GOOD_PAD:215_C1 (BULK NOT EXTENT_PADM2_J1s)\n    CORNER_PAD2:15_C1M2_J1s = EXTENT_PADM2_J1s INTERACT CORNER_PAD:15_C1\n    CORNER_PAD_MIRROR:15_C1M2_J1s = TOUCH EDGE EXTENT_PADM2_J1s (BULK  NOT CORNER_PAD2:15_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:15_C1M2_J1s EDGE_TO_CHECK:GOOD_PAD_MIRROR:15_C1M2_J1s  < 72.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:15_C1M2_J1s CORNER_PAD2:15_C1M2_J1s  < 72.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:15_C1M2_J1s CORNER_PAD_MIRROR:15_C1M2_J1s  < 72.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:15_C1M2_J1s EDGE_TO_CHECK:GOOD_PAD_MIRROR:15_C1  < 72.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #15\n//Row of pads #16\n    EDGE_TO_CHECK:GOOD_PAD:16_C1M2_J1s = TOUCH EDGE EDGE_GOOD_PAD:216_C1 EXTENT_PADM2_J1s\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:16_C1M2_J1s = TOUCH EDGE EDGE_GOOD_PAD:216_C1 (BULK NOT EXTENT_PADM2_J1s)\n    CORNER_PAD2:16_C1M2_J1s = EXTENT_PADM2_J1s INTERACT CORNER_PAD:16_C1\n    CORNER_PAD_MIRROR:16_C1M2_J1s = TOUCH EDGE EXTENT_PADM2_J1s (BULK  NOT CORNER_PAD2:16_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:16_C1M2_J1s EDGE_TO_CHECK:GOOD_PAD_MIRROR:16_C1M2_J1s  < 72.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:16_C1M2_J1s CORNER_PAD2:16_C1M2_J1s  < 72.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:16_C1M2_J1s CORNER_PAD_MIRROR:16_C1M2_J1s  < 72.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:16_C1M2_J1s EDGE_TO_CHECK:GOOD_PAD_MIRROR:16_C1  < 72.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #16\n//Row of pads #17\n    EDGE_TO_CHECK:GOOD_PAD:17_C1M2_J1s = TOUCH EDGE EDGE_GOOD_PAD:217_C1 EXTENT_PADM2_J1s\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:17_C1M2_J1s = TOUCH EDGE EDGE_GOOD_PAD:217_C1 (BULK NOT EXTENT_PADM2_J1s)\n    CORNER_PAD2:17_C1M2_J1s = EXTENT_PADM2_J1s INTERACT CORNER_PAD:17_C1\n    CORNER_PAD_MIRROR:17_C1M2_J1s = TOUCH EDGE EXTENT_PADM2_J1s (BULK  NOT CORNER_PAD2:17_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:17_C1M2_J1s EDGE_TO_CHECK:GOOD_PAD_MIRROR:17_C1M2_J1s  < 72.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:17_C1M2_J1s CORNER_PAD2:17_C1M2_J1s  < 72.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:17_C1M2_J1s CORNER_PAD_MIRROR:17_C1M2_J1s  < 72.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:17_C1M2_J1s EDGE_TO_CHECK:GOOD_PAD_MIRROR:17_C1  < 72.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #17\n//Row of pads #18\n    EDGE_TO_CHECK:GOOD_PAD:18_C1M2_J1s = TOUCH EDGE EDGE_GOOD_PAD:218_C1 EXTENT_PADM2_J1s\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:18_C1M2_J1s = TOUCH EDGE EDGE_GOOD_PAD:218_C1 (BULK NOT EXTENT_PADM2_J1s)\n    CORNER_PAD2:18_C1M2_J1s = EXTENT_PADM2_J1s INTERACT CORNER_PAD:18_C1\n    CORNER_PAD_MIRROR:18_C1M2_J1s = TOUCH EDGE EXTENT_PADM2_J1s (BULK  NOT CORNER_PAD2:18_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:18_C1M2_J1s EDGE_TO_CHECK:GOOD_PAD_MIRROR:18_C1M2_J1s  < 72.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:18_C1M2_J1s CORNER_PAD2:18_C1M2_J1s  < 72.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:18_C1M2_J1s CORNER_PAD_MIRROR:18_C1M2_J1s  < 72.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:18_C1M2_J1s EDGE_TO_CHECK:GOOD_PAD_MIRROR:18_C1  < 72.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #18\n//Row of pads #19\n    EDGE_TO_CHECK:GOOD_PAD:19_C1M2_J1s = TOUCH EDGE EDGE_GOOD_PAD:219_C1 EXTENT_PADM2_J1s\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:19_C1M2_J1s = TOUCH EDGE EDGE_GOOD_PAD:219_C1 (BULK NOT EXTENT_PADM2_J1s)\n    CORNER_PAD2:19_C1M2_J1s = EXTENT_PADM2_J1s INTERACT CORNER_PAD:19_C1\n    CORNER_PAD_MIRROR:19_C1M2_J1s = TOUCH EDGE EXTENT_PADM2_J1s (BULK  NOT CORNER_PAD2:19_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:19_C1M2_J1s EDGE_TO_CHECK:GOOD_PAD_MIRROR:19_C1M2_J1s  < 72.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:19_C1M2_J1s CORNER_PAD2:19_C1M2_J1s  < 72.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:19_C1M2_J1s CORNER_PAD_MIRROR:19_C1M2_J1s  < 72.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:19_C1M2_J1s EDGE_TO_CHECK:GOOD_PAD_MIRROR:19_C1  < 72.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #19\n//Row of pads #20\n    EDGE_TO_CHECK:GOOD_PAD:20_C1M2_J1s = TOUCH EDGE EDGE_GOOD_PAD:220_C1 EXTENT_PADM2_J1s\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:20_C1M2_J1s = TOUCH EDGE EDGE_GOOD_PAD:220_C1 (BULK NOT EXTENT_PADM2_J1s)\n    CORNER_PAD2:20_C1M2_J1s = EXTENT_PADM2_J1s INTERACT CORNER_PAD:20_C1\n    CORNER_PAD_MIRROR:20_C1M2_J1s = TOUCH EDGE EXTENT_PADM2_J1s (BULK  NOT CORNER_PAD2:20_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:20_C1M2_J1s EDGE_TO_CHECK:GOOD_PAD_MIRROR:20_C1M2_J1s  < 72.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:20_C1M2_J1s CORNER_PAD2:20_C1M2_J1s  < 72.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:20_C1M2_J1s CORNER_PAD_MIRROR:20_C1M2_J1s  < 72.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:20_C1M2_J1s EDGE_TO_CHECK:GOOD_PAD_MIRROR:20_C1  < 72.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #20\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_M2_J1s = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 (EXTENT_PAD NOT EXTENT_PADM2_J1s)\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1M2_J1s = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 EXTENT_PADM2_J1s\n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1M2_J1s EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_M2_J1s < 72.000  MEASURE ALL OPPOSITE EXTENDED 200\n\n    ']

['RE_M3', '@ Rule E (Device Class M3) : distance Emin > 6.000\n        CORNER_PAD2:1_C1M3 = EXTENT_PADM3 INTERACT CORNER_PAD:1_C1\n    EXT (BORDER:1_C1 NOT CORNER_PAD2:1_C1M3) (EXTENT_PADM3 NOT DUMPAD) < 6.000 OPPOSITE PROJECTING \n        CORNER_PAD2:2_C1M3 = EXTENT_PADM3 INTERACT CORNER_PAD:2_C1\n    EXT (BORDER:2_C1 NOT CORNER_PAD2:2_C1M3) (EXTENT_PADM3 NOT DUMPAD) < 6.000 OPPOSITE PROJECTING \n        CORNER_PAD2:3_C1M3 = EXTENT_PADM3 INTERACT CORNER_PAD:3_C1\n    EXT (BORDER:3_C1 NOT CORNER_PAD2:3_C1M3) (EXTENT_PADM3 NOT DUMPAD) < 6.000 OPPOSITE PROJECTING \n        CORNER_PAD2:4_C1M3 = EXTENT_PADM3 INTERACT CORNER_PAD:4_C1\n    EXT (BORDER:4_C1 NOT CORNER_PAD2:4_C1M3) (EXTENT_PADM3 NOT DUMPAD) < 6.000 OPPOSITE PROJECTING \n        CORNER_PAD2:5_C1M3 = EXTENT_PADM3 INTERACT CORNER_PAD:5_C1\n    EXT (BORDER:5_C1 NOT CORNER_PAD2:5_C1M3) (EXTENT_PADM3 NOT DUMPAD) < 6.000 OPPOSITE PROJECTING \n        CORNER_PAD2:6_C1M3 = EXTENT_PADM3 INTERACT CORNER_PAD:6_C1\n    EXT (BORDER:6_C1 NOT CORNER_PAD2:6_C1M3) (EXTENT_PADM3 NOT DUMPAD) < 6.000 OPPOSITE PROJECTING \n        CORNER_PAD2:7_C1M3 = EXTENT_PADM3 INTERACT CORNER_PAD:7_C1\n    EXT (BORDER:7_C1 NOT CORNER_PAD2:7_C1M3) (EXTENT_PADM3 NOT DUMPAD) < 6.000 OPPOSITE PROJECTING \n        CORNER_PAD2:8_C1M3 = EXTENT_PADM3 INTERACT CORNER_PAD:8_C1\n    EXT (BORDER:8_C1 NOT CORNER_PAD2:8_C1M3) (EXTENT_PADM3 NOT DUMPAD) < 6.000 OPPOSITE PROJECTING \n        CORNER_PAD2:9_C1M3 = EXTENT_PADM3 INTERACT CORNER_PAD:9_C1\n    EXT (BORDER:9_C1 NOT CORNER_PAD2:9_C1M3) (EXTENT_PADM3 NOT DUMPAD) < 6.000 OPPOSITE PROJECTING \n        CORNER_PAD2:10_C1M3 = EXTENT_PADM3 INTERACT CORNER_PAD:10_C1\n    EXT (BORDER:10_C1 NOT CORNER_PAD2:10_C1M3) (EXTENT_PADM3 NOT DUMPAD) < 6.000 OPPOSITE PROJECTING \n        CORNER_PAD2:11_C1M3 = EXTENT_PADM3 INTERACT CORNER_PAD:11_C1\n    EXT (BORDER:11_C1 NOT CORNER_PAD2:11_C1M3) (EXTENT_PADM3 NOT DUMPAD) < 6.000 OPPOSITE PROJECTING \n        CORNER_PAD2:12_C1M3 = EXTENT_PADM3 INTERACT CORNER_PAD:12_C1\n    EXT (BORDER:12_C1 NOT CORNER_PAD2:12_C1M3) (EXTENT_PADM3 NOT DUMPAD) < 6.000 OPPOSITE PROJECTING \n        CORNER_PAD2:13_C1M3 = EXTENT_PADM3 INTERACT CORNER_PAD:13_C1\n    EXT (BORDER:13_C1 NOT CORNER_PAD2:13_C1M3) (EXTENT_PADM3 NOT DUMPAD) < 6.000 OPPOSITE PROJECTING \n        CORNER_PAD2:14_C1M3 = EXTENT_PADM3 INTERACT CORNER_PAD:14_C1\n    EXT (BORDER:14_C1 NOT CORNER_PAD2:14_C1M3) (EXTENT_PADM3 NOT DUMPAD) < 6.000 OPPOSITE PROJECTING \n        CORNER_PAD2:15_C1M3 = EXTENT_PADM3 INTERACT CORNER_PAD:15_C1\n    EXT (BORDER:15_C1 NOT CORNER_PAD2:15_C1M3) (EXTENT_PADM3 NOT DUMPAD) < 6.000 OPPOSITE PROJECTING \n        CORNER_PAD2:16_C1M3 = EXTENT_PADM3 INTERACT CORNER_PAD:16_C1\n    EXT (BORDER:16_C1 NOT CORNER_PAD2:16_C1M3) (EXTENT_PADM3 NOT DUMPAD) < 6.000 OPPOSITE PROJECTING \n        CORNER_PAD2:17_C1M3 = EXTENT_PADM3 INTERACT CORNER_PAD:17_C1\n    EXT (BORDER:17_C1 NOT CORNER_PAD2:17_C1M3) (EXTENT_PADM3 NOT DUMPAD) < 6.000 OPPOSITE PROJECTING \n        CORNER_PAD2:18_C1M3 = EXTENT_PADM3 INTERACT CORNER_PAD:18_C1\n    EXT (BORDER:18_C1 NOT CORNER_PAD2:18_C1M3) (EXTENT_PADM3 NOT DUMPAD) < 6.000 OPPOSITE PROJECTING \n        CORNER_PAD2:19_C1M3 = EXTENT_PADM3 INTERACT CORNER_PAD:19_C1\n    EXT (BORDER:19_C1 NOT CORNER_PAD2:19_C1M3) (EXTENT_PADM3 NOT DUMPAD) < 6.000 OPPOSITE PROJECTING \n        CORNER_PAD2:20_C1M3 = EXTENT_PADM3 INTERACT CORNER_PAD:20_C1\n    EXT (BORDER:20_C1 NOT CORNER_PAD2:20_C1M3) (EXTENT_PADM3 NOT DUMPAD) < 6.000 OPPOSITE PROJECTING \n        ']

['R2_M3', '@ Rule 2 (Device Class M3) : minimum pad pitch on the same row >= 60.000\n\n//Row of pads #1\n    EDGE_TO_CHECK:GOOD_PAD:1_C1M3 = TOUCH EDGE EDGE_GOOD_PAD:21_C1 EXTENT_PADM3\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:1_C1M3 = TOUCH EDGE EDGE_GOOD_PAD:21_C1 (BULK NOT EXTENT_PADM3)\n    CORNER_PAD2:1_C1M3 = EXTENT_PADM3 INTERACT CORNER_PAD:1_C1\n    CORNER_PAD_MIRROR:1_C1M3 = TOUCH EDGE EXTENT_PADM3 (BULK  NOT CORNER_PAD2:1_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:1_C1M3 EDGE_TO_CHECK:GOOD_PAD_MIRROR:1_C1M3  < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:1_C1M3 CORNER_PAD2:1_C1M3  < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:1_C1M3 CORNER_PAD_MIRROR:1_C1M3  < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:1_C1M3 EDGE_TO_CHECK:GOOD_PAD_MIRROR:1_C1  < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #1\n//Row of pads #2\n    EDGE_TO_CHECK:GOOD_PAD:2_C1M3 = TOUCH EDGE EDGE_GOOD_PAD:22_C1 EXTENT_PADM3\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:2_C1M3 = TOUCH EDGE EDGE_GOOD_PAD:22_C1 (BULK NOT EXTENT_PADM3)\n    CORNER_PAD2:2_C1M3 = EXTENT_PADM3 INTERACT CORNER_PAD:2_C1\n    CORNER_PAD_MIRROR:2_C1M3 = TOUCH EDGE EXTENT_PADM3 (BULK  NOT CORNER_PAD2:2_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:2_C1M3 EDGE_TO_CHECK:GOOD_PAD_MIRROR:2_C1M3  < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:2_C1M3 CORNER_PAD2:2_C1M3  < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:2_C1M3 CORNER_PAD_MIRROR:2_C1M3  < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:2_C1M3 EDGE_TO_CHECK:GOOD_PAD_MIRROR:2_C1  < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #2\n//Row of pads #3\n    EDGE_TO_CHECK:GOOD_PAD:3_C1M3 = TOUCH EDGE EDGE_GOOD_PAD:23_C1 EXTENT_PADM3\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:3_C1M3 = TOUCH EDGE EDGE_GOOD_PAD:23_C1 (BULK NOT EXTENT_PADM3)\n    CORNER_PAD2:3_C1M3 = EXTENT_PADM3 INTERACT CORNER_PAD:3_C1\n    CORNER_PAD_MIRROR:3_C1M3 = TOUCH EDGE EXTENT_PADM3 (BULK  NOT CORNER_PAD2:3_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:3_C1M3 EDGE_TO_CHECK:GOOD_PAD_MIRROR:3_C1M3  < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:3_C1M3 CORNER_PAD2:3_C1M3  < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:3_C1M3 CORNER_PAD_MIRROR:3_C1M3  < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:3_C1M3 EDGE_TO_CHECK:GOOD_PAD_MIRROR:3_C1  < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #3\n//Row of pads #4\n    EDGE_TO_CHECK:GOOD_PAD:4_C1M3 = TOUCH EDGE EDGE_GOOD_PAD:24_C1 EXTENT_PADM3\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:4_C1M3 = TOUCH EDGE EDGE_GOOD_PAD:24_C1 (BULK NOT EXTENT_PADM3)\n    CORNER_PAD2:4_C1M3 = EXTENT_PADM3 INTERACT CORNER_PAD:4_C1\n    CORNER_PAD_MIRROR:4_C1M3 = TOUCH EDGE EXTENT_PADM3 (BULK  NOT CORNER_PAD2:4_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:4_C1M3 EDGE_TO_CHECK:GOOD_PAD_MIRROR:4_C1M3  < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:4_C1M3 CORNER_PAD2:4_C1M3  < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:4_C1M3 CORNER_PAD_MIRROR:4_C1M3  < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:4_C1M3 EDGE_TO_CHECK:GOOD_PAD_MIRROR:4_C1  < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #4\n//Row of pads #5\n    EDGE_TO_CHECK:GOOD_PAD:5_C1M3 = TOUCH EDGE EDGE_GOOD_PAD:25_C1 EXTENT_PADM3\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:5_C1M3 = TOUCH EDGE EDGE_GOOD_PAD:25_C1 (BULK NOT EXTENT_PADM3)\n    CORNER_PAD2:5_C1M3 = EXTENT_PADM3 INTERACT CORNER_PAD:5_C1\n    CORNER_PAD_MIRROR:5_C1M3 = TOUCH EDGE EXTENT_PADM3 (BULK  NOT CORNER_PAD2:5_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:5_C1M3 EDGE_TO_CHECK:GOOD_PAD_MIRROR:5_C1M3  < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:5_C1M3 CORNER_PAD2:5_C1M3  < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:5_C1M3 CORNER_PAD_MIRROR:5_C1M3  < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:5_C1M3 EDGE_TO_CHECK:GOOD_PAD_MIRROR:5_C1  < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #5\n//Row of pads #6\n    EDGE_TO_CHECK:GOOD_PAD:6_C1M3 = TOUCH EDGE EDGE_GOOD_PAD:26_C1 EXTENT_PADM3\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:6_C1M3 = TOUCH EDGE EDGE_GOOD_PAD:26_C1 (BULK NOT EXTENT_PADM3)\n    CORNER_PAD2:6_C1M3 = EXTENT_PADM3 INTERACT CORNER_PAD:6_C1\n    CORNER_PAD_MIRROR:6_C1M3 = TOUCH EDGE EXTENT_PADM3 (BULK  NOT CORNER_PAD2:6_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:6_C1M3 EDGE_TO_CHECK:GOOD_PAD_MIRROR:6_C1M3  < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:6_C1M3 CORNER_PAD2:6_C1M3  < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:6_C1M3 CORNER_PAD_MIRROR:6_C1M3  < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:6_C1M3 EDGE_TO_CHECK:GOOD_PAD_MIRROR:6_C1  < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #6\n//Row of pads #7\n    EDGE_TO_CHECK:GOOD_PAD:7_C1M3 = TOUCH EDGE EDGE_GOOD_PAD:27_C1 EXTENT_PADM3\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:7_C1M3 = TOUCH EDGE EDGE_GOOD_PAD:27_C1 (BULK NOT EXTENT_PADM3)\n    CORNER_PAD2:7_C1M3 = EXTENT_PADM3 INTERACT CORNER_PAD:7_C1\n    CORNER_PAD_MIRROR:7_C1M3 = TOUCH EDGE EXTENT_PADM3 (BULK  NOT CORNER_PAD2:7_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:7_C1M3 EDGE_TO_CHECK:GOOD_PAD_MIRROR:7_C1M3  < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:7_C1M3 CORNER_PAD2:7_C1M3  < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:7_C1M3 CORNER_PAD_MIRROR:7_C1M3  < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:7_C1M3 EDGE_TO_CHECK:GOOD_PAD_MIRROR:7_C1  < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #7\n//Row of pads #8\n    EDGE_TO_CHECK:GOOD_PAD:8_C1M3 = TOUCH EDGE EDGE_GOOD_PAD:28_C1 EXTENT_PADM3\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:8_C1M3 = TOUCH EDGE EDGE_GOOD_PAD:28_C1 (BULK NOT EXTENT_PADM3)\n    CORNER_PAD2:8_C1M3 = EXTENT_PADM3 INTERACT CORNER_PAD:8_C1\n    CORNER_PAD_MIRROR:8_C1M3 = TOUCH EDGE EXTENT_PADM3 (BULK  NOT CORNER_PAD2:8_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:8_C1M3 EDGE_TO_CHECK:GOOD_PAD_MIRROR:8_C1M3  < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:8_C1M3 CORNER_PAD2:8_C1M3  < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:8_C1M3 CORNER_PAD_MIRROR:8_C1M3  < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:8_C1M3 EDGE_TO_CHECK:GOOD_PAD_MIRROR:8_C1  < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #8\n//Row of pads #9\n    EDGE_TO_CHECK:GOOD_PAD:9_C1M3 = TOUCH EDGE EDGE_GOOD_PAD:29_C1 EXTENT_PADM3\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:9_C1M3 = TOUCH EDGE EDGE_GOOD_PAD:29_C1 (BULK NOT EXTENT_PADM3)\n    CORNER_PAD2:9_C1M3 = EXTENT_PADM3 INTERACT CORNER_PAD:9_C1\n    CORNER_PAD_MIRROR:9_C1M3 = TOUCH EDGE EXTENT_PADM3 (BULK  NOT CORNER_PAD2:9_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:9_C1M3 EDGE_TO_CHECK:GOOD_PAD_MIRROR:9_C1M3  < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:9_C1M3 CORNER_PAD2:9_C1M3  < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:9_C1M3 CORNER_PAD_MIRROR:9_C1M3  < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:9_C1M3 EDGE_TO_CHECK:GOOD_PAD_MIRROR:9_C1  < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #9\n//Row of pads #10\n    EDGE_TO_CHECK:GOOD_PAD:10_C1M3 = TOUCH EDGE EDGE_GOOD_PAD:210_C1 EXTENT_PADM3\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:10_C1M3 = TOUCH EDGE EDGE_GOOD_PAD:210_C1 (BULK NOT EXTENT_PADM3)\n    CORNER_PAD2:10_C1M3 = EXTENT_PADM3 INTERACT CORNER_PAD:10_C1\n    CORNER_PAD_MIRROR:10_C1M3 = TOUCH EDGE EXTENT_PADM3 (BULK  NOT CORNER_PAD2:10_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:10_C1M3 EDGE_TO_CHECK:GOOD_PAD_MIRROR:10_C1M3  < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:10_C1M3 CORNER_PAD2:10_C1M3  < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:10_C1M3 CORNER_PAD_MIRROR:10_C1M3  < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:10_C1M3 EDGE_TO_CHECK:GOOD_PAD_MIRROR:10_C1  < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #10\n//Row of pads #11\n    EDGE_TO_CHECK:GOOD_PAD:11_C1M3 = TOUCH EDGE EDGE_GOOD_PAD:211_C1 EXTENT_PADM3\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:11_C1M3 = TOUCH EDGE EDGE_GOOD_PAD:211_C1 (BULK NOT EXTENT_PADM3)\n    CORNER_PAD2:11_C1M3 = EXTENT_PADM3 INTERACT CORNER_PAD:11_C1\n    CORNER_PAD_MIRROR:11_C1M3 = TOUCH EDGE EXTENT_PADM3 (BULK  NOT CORNER_PAD2:11_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:11_C1M3 EDGE_TO_CHECK:GOOD_PAD_MIRROR:11_C1M3  < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:11_C1M3 CORNER_PAD2:11_C1M3  < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:11_C1M3 CORNER_PAD_MIRROR:11_C1M3  < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:11_C1M3 EDGE_TO_CHECK:GOOD_PAD_MIRROR:11_C1  < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #11\n//Row of pads #12\n    EDGE_TO_CHECK:GOOD_PAD:12_C1M3 = TOUCH EDGE EDGE_GOOD_PAD:212_C1 EXTENT_PADM3\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:12_C1M3 = TOUCH EDGE EDGE_GOOD_PAD:212_C1 (BULK NOT EXTENT_PADM3)\n    CORNER_PAD2:12_C1M3 = EXTENT_PADM3 INTERACT CORNER_PAD:12_C1\n    CORNER_PAD_MIRROR:12_C1M3 = TOUCH EDGE EXTENT_PADM3 (BULK  NOT CORNER_PAD2:12_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:12_C1M3 EDGE_TO_CHECK:GOOD_PAD_MIRROR:12_C1M3  < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:12_C1M3 CORNER_PAD2:12_C1M3  < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:12_C1M3 CORNER_PAD_MIRROR:12_C1M3  < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:12_C1M3 EDGE_TO_CHECK:GOOD_PAD_MIRROR:12_C1  < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #12\n//Row of pads #13\n    EDGE_TO_CHECK:GOOD_PAD:13_C1M3 = TOUCH EDGE EDGE_GOOD_PAD:213_C1 EXTENT_PADM3\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:13_C1M3 = TOUCH EDGE EDGE_GOOD_PAD:213_C1 (BULK NOT EXTENT_PADM3)\n    CORNER_PAD2:13_C1M3 = EXTENT_PADM3 INTERACT CORNER_PAD:13_C1\n    CORNER_PAD_MIRROR:13_C1M3 = TOUCH EDGE EXTENT_PADM3 (BULK  NOT CORNER_PAD2:13_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:13_C1M3 EDGE_TO_CHECK:GOOD_PAD_MIRROR:13_C1M3  < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:13_C1M3 CORNER_PAD2:13_C1M3  < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:13_C1M3 CORNER_PAD_MIRROR:13_C1M3  < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:13_C1M3 EDGE_TO_CHECK:GOOD_PAD_MIRROR:13_C1  < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #13\n//Row of pads #14\n    EDGE_TO_CHECK:GOOD_PAD:14_C1M3 = TOUCH EDGE EDGE_GOOD_PAD:214_C1 EXTENT_PADM3\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:14_C1M3 = TOUCH EDGE EDGE_GOOD_PAD:214_C1 (BULK NOT EXTENT_PADM3)\n    CORNER_PAD2:14_C1M3 = EXTENT_PADM3 INTERACT CORNER_PAD:14_C1\n    CORNER_PAD_MIRROR:14_C1M3 = TOUCH EDGE EXTENT_PADM3 (BULK  NOT CORNER_PAD2:14_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:14_C1M3 EDGE_TO_CHECK:GOOD_PAD_MIRROR:14_C1M3  < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:14_C1M3 CORNER_PAD2:14_C1M3  < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:14_C1M3 CORNER_PAD_MIRROR:14_C1M3  < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:14_C1M3 EDGE_TO_CHECK:GOOD_PAD_MIRROR:14_C1  < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #14\n//Row of pads #15\n    EDGE_TO_CHECK:GOOD_PAD:15_C1M3 = TOUCH EDGE EDGE_GOOD_PAD:215_C1 EXTENT_PADM3\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:15_C1M3 = TOUCH EDGE EDGE_GOOD_PAD:215_C1 (BULK NOT EXTENT_PADM3)\n    CORNER_PAD2:15_C1M3 = EXTENT_PADM3 INTERACT CORNER_PAD:15_C1\n    CORNER_PAD_MIRROR:15_C1M3 = TOUCH EDGE EXTENT_PADM3 (BULK  NOT CORNER_PAD2:15_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:15_C1M3 EDGE_TO_CHECK:GOOD_PAD_MIRROR:15_C1M3  < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:15_C1M3 CORNER_PAD2:15_C1M3  < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:15_C1M3 CORNER_PAD_MIRROR:15_C1M3  < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:15_C1M3 EDGE_TO_CHECK:GOOD_PAD_MIRROR:15_C1  < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #15\n//Row of pads #16\n    EDGE_TO_CHECK:GOOD_PAD:16_C1M3 = TOUCH EDGE EDGE_GOOD_PAD:216_C1 EXTENT_PADM3\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:16_C1M3 = TOUCH EDGE EDGE_GOOD_PAD:216_C1 (BULK NOT EXTENT_PADM3)\n    CORNER_PAD2:16_C1M3 = EXTENT_PADM3 INTERACT CORNER_PAD:16_C1\n    CORNER_PAD_MIRROR:16_C1M3 = TOUCH EDGE EXTENT_PADM3 (BULK  NOT CORNER_PAD2:16_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:16_C1M3 EDGE_TO_CHECK:GOOD_PAD_MIRROR:16_C1M3  < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:16_C1M3 CORNER_PAD2:16_C1M3  < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:16_C1M3 CORNER_PAD_MIRROR:16_C1M3  < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:16_C1M3 EDGE_TO_CHECK:GOOD_PAD_MIRROR:16_C1  < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #16\n//Row of pads #17\n    EDGE_TO_CHECK:GOOD_PAD:17_C1M3 = TOUCH EDGE EDGE_GOOD_PAD:217_C1 EXTENT_PADM3\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:17_C1M3 = TOUCH EDGE EDGE_GOOD_PAD:217_C1 (BULK NOT EXTENT_PADM3)\n    CORNER_PAD2:17_C1M3 = EXTENT_PADM3 INTERACT CORNER_PAD:17_C1\n    CORNER_PAD_MIRROR:17_C1M3 = TOUCH EDGE EXTENT_PADM3 (BULK  NOT CORNER_PAD2:17_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:17_C1M3 EDGE_TO_CHECK:GOOD_PAD_MIRROR:17_C1M3  < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:17_C1M3 CORNER_PAD2:17_C1M3  < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:17_C1M3 CORNER_PAD_MIRROR:17_C1M3  < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:17_C1M3 EDGE_TO_CHECK:GOOD_PAD_MIRROR:17_C1  < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #17\n//Row of pads #18\n    EDGE_TO_CHECK:GOOD_PAD:18_C1M3 = TOUCH EDGE EDGE_GOOD_PAD:218_C1 EXTENT_PADM3\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:18_C1M3 = TOUCH EDGE EDGE_GOOD_PAD:218_C1 (BULK NOT EXTENT_PADM3)\n    CORNER_PAD2:18_C1M3 = EXTENT_PADM3 INTERACT CORNER_PAD:18_C1\n    CORNER_PAD_MIRROR:18_C1M3 = TOUCH EDGE EXTENT_PADM3 (BULK  NOT CORNER_PAD2:18_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:18_C1M3 EDGE_TO_CHECK:GOOD_PAD_MIRROR:18_C1M3  < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:18_C1M3 CORNER_PAD2:18_C1M3  < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:18_C1M3 CORNER_PAD_MIRROR:18_C1M3  < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:18_C1M3 EDGE_TO_CHECK:GOOD_PAD_MIRROR:18_C1  < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #18\n//Row of pads #19\n    EDGE_TO_CHECK:GOOD_PAD:19_C1M3 = TOUCH EDGE EDGE_GOOD_PAD:219_C1 EXTENT_PADM3\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:19_C1M3 = TOUCH EDGE EDGE_GOOD_PAD:219_C1 (BULK NOT EXTENT_PADM3)\n    CORNER_PAD2:19_C1M3 = EXTENT_PADM3 INTERACT CORNER_PAD:19_C1\n    CORNER_PAD_MIRROR:19_C1M3 = TOUCH EDGE EXTENT_PADM3 (BULK  NOT CORNER_PAD2:19_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:19_C1M3 EDGE_TO_CHECK:GOOD_PAD_MIRROR:19_C1M3  < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:19_C1M3 CORNER_PAD2:19_C1M3  < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:19_C1M3 CORNER_PAD_MIRROR:19_C1M3  < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:19_C1M3 EDGE_TO_CHECK:GOOD_PAD_MIRROR:19_C1  < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #19\n//Row of pads #20\n    EDGE_TO_CHECK:GOOD_PAD:20_C1M3 = TOUCH EDGE EDGE_GOOD_PAD:220_C1 EXTENT_PADM3\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:20_C1M3 = TOUCH EDGE EDGE_GOOD_PAD:220_C1 (BULK NOT EXTENT_PADM3)\n    CORNER_PAD2:20_C1M3 = EXTENT_PADM3 INTERACT CORNER_PAD:20_C1\n    CORNER_PAD_MIRROR:20_C1M3 = TOUCH EDGE EXTENT_PADM3 (BULK  NOT CORNER_PAD2:20_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:20_C1M3 EDGE_TO_CHECK:GOOD_PAD_MIRROR:20_C1M3  < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:20_C1M3 CORNER_PAD2:20_C1M3  < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:20_C1M3 CORNER_PAD_MIRROR:20_C1M3  < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:20_C1M3 EDGE_TO_CHECK:GOOD_PAD_MIRROR:20_C1  < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #20\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_M3 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 (EXTENT_PAD NOT EXTENT_PADM3)\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1M3 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 EXTENT_PADM3\n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1M3 EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_M3 < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n\n    ']

['RE_M4', '@ Rule E (Device Class M4) : distance Emin > 6.000\n        CORNER_PAD2:1_C1M4 = EXTENT_PADM4 INTERACT CORNER_PAD:1_C1\n    EXT (BORDER:1_C1 NOT CORNER_PAD2:1_C1M4) (EXTENT_PADM4 NOT DUMPAD) < 6.000 OPPOSITE PROJECTING \n        CORNER_PAD2:2_C1M4 = EXTENT_PADM4 INTERACT CORNER_PAD:2_C1\n    EXT (BORDER:2_C1 NOT CORNER_PAD2:2_C1M4) (EXTENT_PADM4 NOT DUMPAD) < 6.000 OPPOSITE PROJECTING \n        CORNER_PAD2:3_C1M4 = EXTENT_PADM4 INTERACT CORNER_PAD:3_C1\n    EXT (BORDER:3_C1 NOT CORNER_PAD2:3_C1M4) (EXTENT_PADM4 NOT DUMPAD) < 6.000 OPPOSITE PROJECTING \n        CORNER_PAD2:4_C1M4 = EXTENT_PADM4 INTERACT CORNER_PAD:4_C1\n    EXT (BORDER:4_C1 NOT CORNER_PAD2:4_C1M4) (EXTENT_PADM4 NOT DUMPAD) < 6.000 OPPOSITE PROJECTING \n        CORNER_PAD2:5_C1M4 = EXTENT_PADM4 INTERACT CORNER_PAD:5_C1\n    EXT (BORDER:5_C1 NOT CORNER_PAD2:5_C1M4) (EXTENT_PADM4 NOT DUMPAD) < 6.000 OPPOSITE PROJECTING \n        CORNER_PAD2:6_C1M4 = EXTENT_PADM4 INTERACT CORNER_PAD:6_C1\n    EXT (BORDER:6_C1 NOT CORNER_PAD2:6_C1M4) (EXTENT_PADM4 NOT DUMPAD) < 6.000 OPPOSITE PROJECTING \n        CORNER_PAD2:7_C1M4 = EXTENT_PADM4 INTERACT CORNER_PAD:7_C1\n    EXT (BORDER:7_C1 NOT CORNER_PAD2:7_C1M4) (EXTENT_PADM4 NOT DUMPAD) < 6.000 OPPOSITE PROJECTING \n        CORNER_PAD2:8_C1M4 = EXTENT_PADM4 INTERACT CORNER_PAD:8_C1\n    EXT (BORDER:8_C1 NOT CORNER_PAD2:8_C1M4) (EXTENT_PADM4 NOT DUMPAD) < 6.000 OPPOSITE PROJECTING \n        CORNER_PAD2:9_C1M4 = EXTENT_PADM4 INTERACT CORNER_PAD:9_C1\n    EXT (BORDER:9_C1 NOT CORNER_PAD2:9_C1M4) (EXTENT_PADM4 NOT DUMPAD) < 6.000 OPPOSITE PROJECTING \n        CORNER_PAD2:10_C1M4 = EXTENT_PADM4 INTERACT CORNER_PAD:10_C1\n    EXT (BORDER:10_C1 NOT CORNER_PAD2:10_C1M4) (EXTENT_PADM4 NOT DUMPAD) < 6.000 OPPOSITE PROJECTING \n        CORNER_PAD2:11_C1M4 = EXTENT_PADM4 INTERACT CORNER_PAD:11_C1\n    EXT (BORDER:11_C1 NOT CORNER_PAD2:11_C1M4) (EXTENT_PADM4 NOT DUMPAD) < 6.000 OPPOSITE PROJECTING \n        CORNER_PAD2:12_C1M4 = EXTENT_PADM4 INTERACT CORNER_PAD:12_C1\n    EXT (BORDER:12_C1 NOT CORNER_PAD2:12_C1M4) (EXTENT_PADM4 NOT DUMPAD) < 6.000 OPPOSITE PROJECTING \n        CORNER_PAD2:13_C1M4 = EXTENT_PADM4 INTERACT CORNER_PAD:13_C1\n    EXT (BORDER:13_C1 NOT CORNER_PAD2:13_C1M4) (EXTENT_PADM4 NOT DUMPAD) < 6.000 OPPOSITE PROJECTING \n        CORNER_PAD2:14_C1M4 = EXTENT_PADM4 INTERACT CORNER_PAD:14_C1\n    EXT (BORDER:14_C1 NOT CORNER_PAD2:14_C1M4) (EXTENT_PADM4 NOT DUMPAD) < 6.000 OPPOSITE PROJECTING \n        CORNER_PAD2:15_C1M4 = EXTENT_PADM4 INTERACT CORNER_PAD:15_C1\n    EXT (BORDER:15_C1 NOT CORNER_PAD2:15_C1M4) (EXTENT_PADM4 NOT DUMPAD) < 6.000 OPPOSITE PROJECTING \n        CORNER_PAD2:16_C1M4 = EXTENT_PADM4 INTERACT CORNER_PAD:16_C1\n    EXT (BORDER:16_C1 NOT CORNER_PAD2:16_C1M4) (EXTENT_PADM4 NOT DUMPAD) < 6.000 OPPOSITE PROJECTING \n        CORNER_PAD2:17_C1M4 = EXTENT_PADM4 INTERACT CORNER_PAD:17_C1\n    EXT (BORDER:17_C1 NOT CORNER_PAD2:17_C1M4) (EXTENT_PADM4 NOT DUMPAD) < 6.000 OPPOSITE PROJECTING \n        CORNER_PAD2:18_C1M4 = EXTENT_PADM4 INTERACT CORNER_PAD:18_C1\n    EXT (BORDER:18_C1 NOT CORNER_PAD2:18_C1M4) (EXTENT_PADM4 NOT DUMPAD) < 6.000 OPPOSITE PROJECTING \n        CORNER_PAD2:19_C1M4 = EXTENT_PADM4 INTERACT CORNER_PAD:19_C1\n    EXT (BORDER:19_C1 NOT CORNER_PAD2:19_C1M4) (EXTENT_PADM4 NOT DUMPAD) < 6.000 OPPOSITE PROJECTING \n        CORNER_PAD2:20_C1M4 = EXTENT_PADM4 INTERACT CORNER_PAD:20_C1\n    EXT (BORDER:20_C1 NOT CORNER_PAD2:20_C1M4) (EXTENT_PADM4 NOT DUMPAD) < 6.000 OPPOSITE PROJECTING \n        ']

['R2_M4', '@ Rule 2 (Device Class M4) : minimum pad pitch on the same row >= 60.000\n\n//Row of pads #1\n    EDGE_TO_CHECK:GOOD_PAD:1_C1M4 = TOUCH EDGE EDGE_GOOD_PAD:21_C1 EXTENT_PADM4\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:1_C1M4 = TOUCH EDGE EDGE_GOOD_PAD:21_C1 (BULK NOT EXTENT_PADM4)\n    CORNER_PAD2:1_C1M4 = EXTENT_PADM4 INTERACT CORNER_PAD:1_C1\n    CORNER_PAD_MIRROR:1_C1M4 = TOUCH EDGE EXTENT_PADM4 (BULK  NOT CORNER_PAD2:1_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:1_C1M4 EDGE_TO_CHECK:GOOD_PAD_MIRROR:1_C1M4  < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:1_C1M4 CORNER_PAD2:1_C1M4  < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:1_C1M4 CORNER_PAD_MIRROR:1_C1M4  < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:1_C1M4 EDGE_TO_CHECK:GOOD_PAD_MIRROR:1_C1  < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #1\n//Row of pads #2\n    EDGE_TO_CHECK:GOOD_PAD:2_C1M4 = TOUCH EDGE EDGE_GOOD_PAD:22_C1 EXTENT_PADM4\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:2_C1M4 = TOUCH EDGE EDGE_GOOD_PAD:22_C1 (BULK NOT EXTENT_PADM4)\n    CORNER_PAD2:2_C1M4 = EXTENT_PADM4 INTERACT CORNER_PAD:2_C1\n    CORNER_PAD_MIRROR:2_C1M4 = TOUCH EDGE EXTENT_PADM4 (BULK  NOT CORNER_PAD2:2_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:2_C1M4 EDGE_TO_CHECK:GOOD_PAD_MIRROR:2_C1M4  < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:2_C1M4 CORNER_PAD2:2_C1M4  < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:2_C1M4 CORNER_PAD_MIRROR:2_C1M4  < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:2_C1M4 EDGE_TO_CHECK:GOOD_PAD_MIRROR:2_C1  < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #2\n//Row of pads #3\n    EDGE_TO_CHECK:GOOD_PAD:3_C1M4 = TOUCH EDGE EDGE_GOOD_PAD:23_C1 EXTENT_PADM4\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:3_C1M4 = TOUCH EDGE EDGE_GOOD_PAD:23_C1 (BULK NOT EXTENT_PADM4)\n    CORNER_PAD2:3_C1M4 = EXTENT_PADM4 INTERACT CORNER_PAD:3_C1\n    CORNER_PAD_MIRROR:3_C1M4 = TOUCH EDGE EXTENT_PADM4 (BULK  NOT CORNER_PAD2:3_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:3_C1M4 EDGE_TO_CHECK:GOOD_PAD_MIRROR:3_C1M4  < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:3_C1M4 CORNER_PAD2:3_C1M4  < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:3_C1M4 CORNER_PAD_MIRROR:3_C1M4  < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:3_C1M4 EDGE_TO_CHECK:GOOD_PAD_MIRROR:3_C1  < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #3\n//Row of pads #4\n    EDGE_TO_CHECK:GOOD_PAD:4_C1M4 = TOUCH EDGE EDGE_GOOD_PAD:24_C1 EXTENT_PADM4\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:4_C1M4 = TOUCH EDGE EDGE_GOOD_PAD:24_C1 (BULK NOT EXTENT_PADM4)\n    CORNER_PAD2:4_C1M4 = EXTENT_PADM4 INTERACT CORNER_PAD:4_C1\n    CORNER_PAD_MIRROR:4_C1M4 = TOUCH EDGE EXTENT_PADM4 (BULK  NOT CORNER_PAD2:4_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:4_C1M4 EDGE_TO_CHECK:GOOD_PAD_MIRROR:4_C1M4  < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:4_C1M4 CORNER_PAD2:4_C1M4  < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:4_C1M4 CORNER_PAD_MIRROR:4_C1M4  < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:4_C1M4 EDGE_TO_CHECK:GOOD_PAD_MIRROR:4_C1  < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #4\n//Row of pads #5\n    EDGE_TO_CHECK:GOOD_PAD:5_C1M4 = TOUCH EDGE EDGE_GOOD_PAD:25_C1 EXTENT_PADM4\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:5_C1M4 = TOUCH EDGE EDGE_GOOD_PAD:25_C1 (BULK NOT EXTENT_PADM4)\n    CORNER_PAD2:5_C1M4 = EXTENT_PADM4 INTERACT CORNER_PAD:5_C1\n    CORNER_PAD_MIRROR:5_C1M4 = TOUCH EDGE EXTENT_PADM4 (BULK  NOT CORNER_PAD2:5_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:5_C1M4 EDGE_TO_CHECK:GOOD_PAD_MIRROR:5_C1M4  < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:5_C1M4 CORNER_PAD2:5_C1M4  < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:5_C1M4 CORNER_PAD_MIRROR:5_C1M4  < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:5_C1M4 EDGE_TO_CHECK:GOOD_PAD_MIRROR:5_C1  < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #5\n//Row of pads #6\n    EDGE_TO_CHECK:GOOD_PAD:6_C1M4 = TOUCH EDGE EDGE_GOOD_PAD:26_C1 EXTENT_PADM4\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:6_C1M4 = TOUCH EDGE EDGE_GOOD_PAD:26_C1 (BULK NOT EXTENT_PADM4)\n    CORNER_PAD2:6_C1M4 = EXTENT_PADM4 INTERACT CORNER_PAD:6_C1\n    CORNER_PAD_MIRROR:6_C1M4 = TOUCH EDGE EXTENT_PADM4 (BULK  NOT CORNER_PAD2:6_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:6_C1M4 EDGE_TO_CHECK:GOOD_PAD_MIRROR:6_C1M4  < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:6_C1M4 CORNER_PAD2:6_C1M4  < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:6_C1M4 CORNER_PAD_MIRROR:6_C1M4  < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:6_C1M4 EDGE_TO_CHECK:GOOD_PAD_MIRROR:6_C1  < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #6\n//Row of pads #7\n    EDGE_TO_CHECK:GOOD_PAD:7_C1M4 = TOUCH EDGE EDGE_GOOD_PAD:27_C1 EXTENT_PADM4\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:7_C1M4 = TOUCH EDGE EDGE_GOOD_PAD:27_C1 (BULK NOT EXTENT_PADM4)\n    CORNER_PAD2:7_C1M4 = EXTENT_PADM4 INTERACT CORNER_PAD:7_C1\n    CORNER_PAD_MIRROR:7_C1M4 = TOUCH EDGE EXTENT_PADM4 (BULK  NOT CORNER_PAD2:7_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:7_C1M4 EDGE_TO_CHECK:GOOD_PAD_MIRROR:7_C1M4  < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:7_C1M4 CORNER_PAD2:7_C1M4  < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:7_C1M4 CORNER_PAD_MIRROR:7_C1M4  < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:7_C1M4 EDGE_TO_CHECK:GOOD_PAD_MIRROR:7_C1  < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #7\n//Row of pads #8\n    EDGE_TO_CHECK:GOOD_PAD:8_C1M4 = TOUCH EDGE EDGE_GOOD_PAD:28_C1 EXTENT_PADM4\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:8_C1M4 = TOUCH EDGE EDGE_GOOD_PAD:28_C1 (BULK NOT EXTENT_PADM4)\n    CORNER_PAD2:8_C1M4 = EXTENT_PADM4 INTERACT CORNER_PAD:8_C1\n    CORNER_PAD_MIRROR:8_C1M4 = TOUCH EDGE EXTENT_PADM4 (BULK  NOT CORNER_PAD2:8_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:8_C1M4 EDGE_TO_CHECK:GOOD_PAD_MIRROR:8_C1M4  < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:8_C1M4 CORNER_PAD2:8_C1M4  < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:8_C1M4 CORNER_PAD_MIRROR:8_C1M4  < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:8_C1M4 EDGE_TO_CHECK:GOOD_PAD_MIRROR:8_C1  < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #8\n//Row of pads #9\n    EDGE_TO_CHECK:GOOD_PAD:9_C1M4 = TOUCH EDGE EDGE_GOOD_PAD:29_C1 EXTENT_PADM4\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:9_C1M4 = TOUCH EDGE EDGE_GOOD_PAD:29_C1 (BULK NOT EXTENT_PADM4)\n    CORNER_PAD2:9_C1M4 = EXTENT_PADM4 INTERACT CORNER_PAD:9_C1\n    CORNER_PAD_MIRROR:9_C1M4 = TOUCH EDGE EXTENT_PADM4 (BULK  NOT CORNER_PAD2:9_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:9_C1M4 EDGE_TO_CHECK:GOOD_PAD_MIRROR:9_C1M4  < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:9_C1M4 CORNER_PAD2:9_C1M4  < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:9_C1M4 CORNER_PAD_MIRROR:9_C1M4  < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:9_C1M4 EDGE_TO_CHECK:GOOD_PAD_MIRROR:9_C1  < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #9\n//Row of pads #10\n    EDGE_TO_CHECK:GOOD_PAD:10_C1M4 = TOUCH EDGE EDGE_GOOD_PAD:210_C1 EXTENT_PADM4\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:10_C1M4 = TOUCH EDGE EDGE_GOOD_PAD:210_C1 (BULK NOT EXTENT_PADM4)\n    CORNER_PAD2:10_C1M4 = EXTENT_PADM4 INTERACT CORNER_PAD:10_C1\n    CORNER_PAD_MIRROR:10_C1M4 = TOUCH EDGE EXTENT_PADM4 (BULK  NOT CORNER_PAD2:10_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:10_C1M4 EDGE_TO_CHECK:GOOD_PAD_MIRROR:10_C1M4  < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:10_C1M4 CORNER_PAD2:10_C1M4  < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:10_C1M4 CORNER_PAD_MIRROR:10_C1M4  < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:10_C1M4 EDGE_TO_CHECK:GOOD_PAD_MIRROR:10_C1  < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #10\n//Row of pads #11\n    EDGE_TO_CHECK:GOOD_PAD:11_C1M4 = TOUCH EDGE EDGE_GOOD_PAD:211_C1 EXTENT_PADM4\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:11_C1M4 = TOUCH EDGE EDGE_GOOD_PAD:211_C1 (BULK NOT EXTENT_PADM4)\n    CORNER_PAD2:11_C1M4 = EXTENT_PADM4 INTERACT CORNER_PAD:11_C1\n    CORNER_PAD_MIRROR:11_C1M4 = TOUCH EDGE EXTENT_PADM4 (BULK  NOT CORNER_PAD2:11_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:11_C1M4 EDGE_TO_CHECK:GOOD_PAD_MIRROR:11_C1M4  < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:11_C1M4 CORNER_PAD2:11_C1M4  < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:11_C1M4 CORNER_PAD_MIRROR:11_C1M4  < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:11_C1M4 EDGE_TO_CHECK:GOOD_PAD_MIRROR:11_C1  < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #11\n//Row of pads #12\n    EDGE_TO_CHECK:GOOD_PAD:12_C1M4 = TOUCH EDGE EDGE_GOOD_PAD:212_C1 EXTENT_PADM4\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:12_C1M4 = TOUCH EDGE EDGE_GOOD_PAD:212_C1 (BULK NOT EXTENT_PADM4)\n    CORNER_PAD2:12_C1M4 = EXTENT_PADM4 INTERACT CORNER_PAD:12_C1\n    CORNER_PAD_MIRROR:12_C1M4 = TOUCH EDGE EXTENT_PADM4 (BULK  NOT CORNER_PAD2:12_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:12_C1M4 EDGE_TO_CHECK:GOOD_PAD_MIRROR:12_C1M4  < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:12_C1M4 CORNER_PAD2:12_C1M4  < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:12_C1M4 CORNER_PAD_MIRROR:12_C1M4  < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:12_C1M4 EDGE_TO_CHECK:GOOD_PAD_MIRROR:12_C1  < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #12\n//Row of pads #13\n    EDGE_TO_CHECK:GOOD_PAD:13_C1M4 = TOUCH EDGE EDGE_GOOD_PAD:213_C1 EXTENT_PADM4\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:13_C1M4 = TOUCH EDGE EDGE_GOOD_PAD:213_C1 (BULK NOT EXTENT_PADM4)\n    CORNER_PAD2:13_C1M4 = EXTENT_PADM4 INTERACT CORNER_PAD:13_C1\n    CORNER_PAD_MIRROR:13_C1M4 = TOUCH EDGE EXTENT_PADM4 (BULK  NOT CORNER_PAD2:13_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:13_C1M4 EDGE_TO_CHECK:GOOD_PAD_MIRROR:13_C1M4  < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:13_C1M4 CORNER_PAD2:13_C1M4  < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:13_C1M4 CORNER_PAD_MIRROR:13_C1M4  < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:13_C1M4 EDGE_TO_CHECK:GOOD_PAD_MIRROR:13_C1  < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #13\n//Row of pads #14\n    EDGE_TO_CHECK:GOOD_PAD:14_C1M4 = TOUCH EDGE EDGE_GOOD_PAD:214_C1 EXTENT_PADM4\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:14_C1M4 = TOUCH EDGE EDGE_GOOD_PAD:214_C1 (BULK NOT EXTENT_PADM4)\n    CORNER_PAD2:14_C1M4 = EXTENT_PADM4 INTERACT CORNER_PAD:14_C1\n    CORNER_PAD_MIRROR:14_C1M4 = TOUCH EDGE EXTENT_PADM4 (BULK  NOT CORNER_PAD2:14_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:14_C1M4 EDGE_TO_CHECK:GOOD_PAD_MIRROR:14_C1M4  < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:14_C1M4 CORNER_PAD2:14_C1M4  < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:14_C1M4 CORNER_PAD_MIRROR:14_C1M4  < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:14_C1M4 EDGE_TO_CHECK:GOOD_PAD_MIRROR:14_C1  < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #14\n//Row of pads #15\n    EDGE_TO_CHECK:GOOD_PAD:15_C1M4 = TOUCH EDGE EDGE_GOOD_PAD:215_C1 EXTENT_PADM4\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:15_C1M4 = TOUCH EDGE EDGE_GOOD_PAD:215_C1 (BULK NOT EXTENT_PADM4)\n    CORNER_PAD2:15_C1M4 = EXTENT_PADM4 INTERACT CORNER_PAD:15_C1\n    CORNER_PAD_MIRROR:15_C1M4 = TOUCH EDGE EXTENT_PADM4 (BULK  NOT CORNER_PAD2:15_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:15_C1M4 EDGE_TO_CHECK:GOOD_PAD_MIRROR:15_C1M4  < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:15_C1M4 CORNER_PAD2:15_C1M4  < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:15_C1M4 CORNER_PAD_MIRROR:15_C1M4  < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:15_C1M4 EDGE_TO_CHECK:GOOD_PAD_MIRROR:15_C1  < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #15\n//Row of pads #16\n    EDGE_TO_CHECK:GOOD_PAD:16_C1M4 = TOUCH EDGE EDGE_GOOD_PAD:216_C1 EXTENT_PADM4\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:16_C1M4 = TOUCH EDGE EDGE_GOOD_PAD:216_C1 (BULK NOT EXTENT_PADM4)\n    CORNER_PAD2:16_C1M4 = EXTENT_PADM4 INTERACT CORNER_PAD:16_C1\n    CORNER_PAD_MIRROR:16_C1M4 = TOUCH EDGE EXTENT_PADM4 (BULK  NOT CORNER_PAD2:16_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:16_C1M4 EDGE_TO_CHECK:GOOD_PAD_MIRROR:16_C1M4  < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:16_C1M4 CORNER_PAD2:16_C1M4  < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:16_C1M4 CORNER_PAD_MIRROR:16_C1M4  < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:16_C1M4 EDGE_TO_CHECK:GOOD_PAD_MIRROR:16_C1  < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #16\n//Row of pads #17\n    EDGE_TO_CHECK:GOOD_PAD:17_C1M4 = TOUCH EDGE EDGE_GOOD_PAD:217_C1 EXTENT_PADM4\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:17_C1M4 = TOUCH EDGE EDGE_GOOD_PAD:217_C1 (BULK NOT EXTENT_PADM4)\n    CORNER_PAD2:17_C1M4 = EXTENT_PADM4 INTERACT CORNER_PAD:17_C1\n    CORNER_PAD_MIRROR:17_C1M4 = TOUCH EDGE EXTENT_PADM4 (BULK  NOT CORNER_PAD2:17_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:17_C1M4 EDGE_TO_CHECK:GOOD_PAD_MIRROR:17_C1M4  < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:17_C1M4 CORNER_PAD2:17_C1M4  < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:17_C1M4 CORNER_PAD_MIRROR:17_C1M4  < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:17_C1M4 EDGE_TO_CHECK:GOOD_PAD_MIRROR:17_C1  < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #17\n//Row of pads #18\n    EDGE_TO_CHECK:GOOD_PAD:18_C1M4 = TOUCH EDGE EDGE_GOOD_PAD:218_C1 EXTENT_PADM4\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:18_C1M4 = TOUCH EDGE EDGE_GOOD_PAD:218_C1 (BULK NOT EXTENT_PADM4)\n    CORNER_PAD2:18_C1M4 = EXTENT_PADM4 INTERACT CORNER_PAD:18_C1\n    CORNER_PAD_MIRROR:18_C1M4 = TOUCH EDGE EXTENT_PADM4 (BULK  NOT CORNER_PAD2:18_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:18_C1M4 EDGE_TO_CHECK:GOOD_PAD_MIRROR:18_C1M4  < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:18_C1M4 CORNER_PAD2:18_C1M4  < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:18_C1M4 CORNER_PAD_MIRROR:18_C1M4  < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:18_C1M4 EDGE_TO_CHECK:GOOD_PAD_MIRROR:18_C1  < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #18\n//Row of pads #19\n    EDGE_TO_CHECK:GOOD_PAD:19_C1M4 = TOUCH EDGE EDGE_GOOD_PAD:219_C1 EXTENT_PADM4\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:19_C1M4 = TOUCH EDGE EDGE_GOOD_PAD:219_C1 (BULK NOT EXTENT_PADM4)\n    CORNER_PAD2:19_C1M4 = EXTENT_PADM4 INTERACT CORNER_PAD:19_C1\n    CORNER_PAD_MIRROR:19_C1M4 = TOUCH EDGE EXTENT_PADM4 (BULK  NOT CORNER_PAD2:19_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:19_C1M4 EDGE_TO_CHECK:GOOD_PAD_MIRROR:19_C1M4  < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:19_C1M4 CORNER_PAD2:19_C1M4  < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:19_C1M4 CORNER_PAD_MIRROR:19_C1M4  < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:19_C1M4 EDGE_TO_CHECK:GOOD_PAD_MIRROR:19_C1  < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #19\n//Row of pads #20\n    EDGE_TO_CHECK:GOOD_PAD:20_C1M4 = TOUCH EDGE EDGE_GOOD_PAD:220_C1 EXTENT_PADM4\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:20_C1M4 = TOUCH EDGE EDGE_GOOD_PAD:220_C1 (BULK NOT EXTENT_PADM4)\n    CORNER_PAD2:20_C1M4 = EXTENT_PADM4 INTERACT CORNER_PAD:20_C1\n    CORNER_PAD_MIRROR:20_C1M4 = TOUCH EDGE EXTENT_PADM4 (BULK  NOT CORNER_PAD2:20_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:20_C1M4 EDGE_TO_CHECK:GOOD_PAD_MIRROR:20_C1M4  < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:20_C1M4 CORNER_PAD2:20_C1M4  < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:20_C1M4 CORNER_PAD_MIRROR:20_C1M4  < 60.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:20_C1M4 EDGE_TO_CHECK:GOOD_PAD_MIRROR:20_C1  < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #20\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_M4 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 (EXTENT_PAD NOT EXTENT_PADM4)\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1M4 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 EXTENT_PADM4\n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1M4 EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_M4 < 60.000  MEASURE ALL OPPOSITE EXTENDED 200\n\n    ']

['RE_N1', '@ Rule E (Device Class N1) : distance Emin > 6.000\n        CORNER_PAD2:1_C1N1 = EXTENT_PADN1 INTERACT CORNER_PAD:1_C1\n    EXT (BORDER:1_C1 NOT CORNER_PAD2:1_C1N1) (EXTENT_PADN1 NOT DUMPAD) < 6.000 OPPOSITE PROJECTING \n        CORNER_PAD2:2_C1N1 = EXTENT_PADN1 INTERACT CORNER_PAD:2_C1\n    EXT (BORDER:2_C1 NOT CORNER_PAD2:2_C1N1) (EXTENT_PADN1 NOT DUMPAD) < 6.000 OPPOSITE PROJECTING \n        CORNER_PAD2:3_C1N1 = EXTENT_PADN1 INTERACT CORNER_PAD:3_C1\n    EXT (BORDER:3_C1 NOT CORNER_PAD2:3_C1N1) (EXTENT_PADN1 NOT DUMPAD) < 6.000 OPPOSITE PROJECTING \n        CORNER_PAD2:4_C1N1 = EXTENT_PADN1 INTERACT CORNER_PAD:4_C1\n    EXT (BORDER:4_C1 NOT CORNER_PAD2:4_C1N1) (EXTENT_PADN1 NOT DUMPAD) < 6.000 OPPOSITE PROJECTING \n        CORNER_PAD2:5_C1N1 = EXTENT_PADN1 INTERACT CORNER_PAD:5_C1\n    EXT (BORDER:5_C1 NOT CORNER_PAD2:5_C1N1) (EXTENT_PADN1 NOT DUMPAD) < 6.000 OPPOSITE PROJECTING \n        CORNER_PAD2:6_C1N1 = EXTENT_PADN1 INTERACT CORNER_PAD:6_C1\n    EXT (BORDER:6_C1 NOT CORNER_PAD2:6_C1N1) (EXTENT_PADN1 NOT DUMPAD) < 6.000 OPPOSITE PROJECTING \n        CORNER_PAD2:7_C1N1 = EXTENT_PADN1 INTERACT CORNER_PAD:7_C1\n    EXT (BORDER:7_C1 NOT CORNER_PAD2:7_C1N1) (EXTENT_PADN1 NOT DUMPAD) < 6.000 OPPOSITE PROJECTING \n        CORNER_PAD2:8_C1N1 = EXTENT_PADN1 INTERACT CORNER_PAD:8_C1\n    EXT (BORDER:8_C1 NOT CORNER_PAD2:8_C1N1) (EXTENT_PADN1 NOT DUMPAD) < 6.000 OPPOSITE PROJECTING \n        CORNER_PAD2:9_C1N1 = EXTENT_PADN1 INTERACT CORNER_PAD:9_C1\n    EXT (BORDER:9_C1 NOT CORNER_PAD2:9_C1N1) (EXTENT_PADN1 NOT DUMPAD) < 6.000 OPPOSITE PROJECTING \n        CORNER_PAD2:10_C1N1 = EXTENT_PADN1 INTERACT CORNER_PAD:10_C1\n    EXT (BORDER:10_C1 NOT CORNER_PAD2:10_C1N1) (EXTENT_PADN1 NOT DUMPAD) < 6.000 OPPOSITE PROJECTING \n        CORNER_PAD2:11_C1N1 = EXTENT_PADN1 INTERACT CORNER_PAD:11_C1\n    EXT (BORDER:11_C1 NOT CORNER_PAD2:11_C1N1) (EXTENT_PADN1 NOT DUMPAD) < 6.000 OPPOSITE PROJECTING \n        CORNER_PAD2:12_C1N1 = EXTENT_PADN1 INTERACT CORNER_PAD:12_C1\n    EXT (BORDER:12_C1 NOT CORNER_PAD2:12_C1N1) (EXTENT_PADN1 NOT DUMPAD) < 6.000 OPPOSITE PROJECTING \n        CORNER_PAD2:13_C1N1 = EXTENT_PADN1 INTERACT CORNER_PAD:13_C1\n    EXT (BORDER:13_C1 NOT CORNER_PAD2:13_C1N1) (EXTENT_PADN1 NOT DUMPAD) < 6.000 OPPOSITE PROJECTING \n        CORNER_PAD2:14_C1N1 = EXTENT_PADN1 INTERACT CORNER_PAD:14_C1\n    EXT (BORDER:14_C1 NOT CORNER_PAD2:14_C1N1) (EXTENT_PADN1 NOT DUMPAD) < 6.000 OPPOSITE PROJECTING \n        CORNER_PAD2:15_C1N1 = EXTENT_PADN1 INTERACT CORNER_PAD:15_C1\n    EXT (BORDER:15_C1 NOT CORNER_PAD2:15_C1N1) (EXTENT_PADN1 NOT DUMPAD) < 6.000 OPPOSITE PROJECTING \n        CORNER_PAD2:16_C1N1 = EXTENT_PADN1 INTERACT CORNER_PAD:16_C1\n    EXT (BORDER:16_C1 NOT CORNER_PAD2:16_C1N1) (EXTENT_PADN1 NOT DUMPAD) < 6.000 OPPOSITE PROJECTING \n        CORNER_PAD2:17_C1N1 = EXTENT_PADN1 INTERACT CORNER_PAD:17_C1\n    EXT (BORDER:17_C1 NOT CORNER_PAD2:17_C1N1) (EXTENT_PADN1 NOT DUMPAD) < 6.000 OPPOSITE PROJECTING \n        CORNER_PAD2:18_C1N1 = EXTENT_PADN1 INTERACT CORNER_PAD:18_C1\n    EXT (BORDER:18_C1 NOT CORNER_PAD2:18_C1N1) (EXTENT_PADN1 NOT DUMPAD) < 6.000 OPPOSITE PROJECTING \n        CORNER_PAD2:19_C1N1 = EXTENT_PADN1 INTERACT CORNER_PAD:19_C1\n    EXT (BORDER:19_C1 NOT CORNER_PAD2:19_C1N1) (EXTENT_PADN1 NOT DUMPAD) < 6.000 OPPOSITE PROJECTING \n        CORNER_PAD2:20_C1N1 = EXTENT_PADN1 INTERACT CORNER_PAD:20_C1\n    EXT (BORDER:20_C1 NOT CORNER_PAD2:20_C1N1) (EXTENT_PADN1 NOT DUMPAD) < 6.000 OPPOSITE PROJECTING \n        ']

['R2_N1', '@ Rule 2 (Device Class N1) : minimum pad pitch on the same row >= 50.000\n\n//Row of pads #1\n    EDGE_TO_CHECK:GOOD_PAD:1_C1N1 = TOUCH EDGE EDGE_GOOD_PAD:21_C1 EXTENT_PADN1\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:1_C1N1 = TOUCH EDGE EDGE_GOOD_PAD:21_C1 (BULK NOT EXTENT_PADN1)\n    CORNER_PAD2:1_C1N1 = EXTENT_PADN1 INTERACT CORNER_PAD:1_C1\n    CORNER_PAD_MIRROR:1_C1N1 = TOUCH EDGE EXTENT_PADN1 (BULK  NOT CORNER_PAD2:1_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:1_C1N1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:1_C1N1  < 50.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:1_C1N1 CORNER_PAD2:1_C1N1  < 50.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:1_C1N1 CORNER_PAD_MIRROR:1_C1N1  < 50.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:1_C1N1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:1_C1  < 50.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #1\n//Row of pads #2\n    EDGE_TO_CHECK:GOOD_PAD:2_C1N1 = TOUCH EDGE EDGE_GOOD_PAD:22_C1 EXTENT_PADN1\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:2_C1N1 = TOUCH EDGE EDGE_GOOD_PAD:22_C1 (BULK NOT EXTENT_PADN1)\n    CORNER_PAD2:2_C1N1 = EXTENT_PADN1 INTERACT CORNER_PAD:2_C1\n    CORNER_PAD_MIRROR:2_C1N1 = TOUCH EDGE EXTENT_PADN1 (BULK  NOT CORNER_PAD2:2_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:2_C1N1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:2_C1N1  < 50.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:2_C1N1 CORNER_PAD2:2_C1N1  < 50.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:2_C1N1 CORNER_PAD_MIRROR:2_C1N1  < 50.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:2_C1N1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:2_C1  < 50.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #2\n//Row of pads #3\n    EDGE_TO_CHECK:GOOD_PAD:3_C1N1 = TOUCH EDGE EDGE_GOOD_PAD:23_C1 EXTENT_PADN1\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:3_C1N1 = TOUCH EDGE EDGE_GOOD_PAD:23_C1 (BULK NOT EXTENT_PADN1)\n    CORNER_PAD2:3_C1N1 = EXTENT_PADN1 INTERACT CORNER_PAD:3_C1\n    CORNER_PAD_MIRROR:3_C1N1 = TOUCH EDGE EXTENT_PADN1 (BULK  NOT CORNER_PAD2:3_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:3_C1N1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:3_C1N1  < 50.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:3_C1N1 CORNER_PAD2:3_C1N1  < 50.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:3_C1N1 CORNER_PAD_MIRROR:3_C1N1  < 50.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:3_C1N1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:3_C1  < 50.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #3\n//Row of pads #4\n    EDGE_TO_CHECK:GOOD_PAD:4_C1N1 = TOUCH EDGE EDGE_GOOD_PAD:24_C1 EXTENT_PADN1\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:4_C1N1 = TOUCH EDGE EDGE_GOOD_PAD:24_C1 (BULK NOT EXTENT_PADN1)\n    CORNER_PAD2:4_C1N1 = EXTENT_PADN1 INTERACT CORNER_PAD:4_C1\n    CORNER_PAD_MIRROR:4_C1N1 = TOUCH EDGE EXTENT_PADN1 (BULK  NOT CORNER_PAD2:4_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:4_C1N1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:4_C1N1  < 50.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:4_C1N1 CORNER_PAD2:4_C1N1  < 50.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:4_C1N1 CORNER_PAD_MIRROR:4_C1N1  < 50.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:4_C1N1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:4_C1  < 50.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #4\n//Row of pads #5\n    EDGE_TO_CHECK:GOOD_PAD:5_C1N1 = TOUCH EDGE EDGE_GOOD_PAD:25_C1 EXTENT_PADN1\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:5_C1N1 = TOUCH EDGE EDGE_GOOD_PAD:25_C1 (BULK NOT EXTENT_PADN1)\n    CORNER_PAD2:5_C1N1 = EXTENT_PADN1 INTERACT CORNER_PAD:5_C1\n    CORNER_PAD_MIRROR:5_C1N1 = TOUCH EDGE EXTENT_PADN1 (BULK  NOT CORNER_PAD2:5_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:5_C1N1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:5_C1N1  < 50.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:5_C1N1 CORNER_PAD2:5_C1N1  < 50.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:5_C1N1 CORNER_PAD_MIRROR:5_C1N1  < 50.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:5_C1N1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:5_C1  < 50.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #5\n//Row of pads #6\n    EDGE_TO_CHECK:GOOD_PAD:6_C1N1 = TOUCH EDGE EDGE_GOOD_PAD:26_C1 EXTENT_PADN1\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:6_C1N1 = TOUCH EDGE EDGE_GOOD_PAD:26_C1 (BULK NOT EXTENT_PADN1)\n    CORNER_PAD2:6_C1N1 = EXTENT_PADN1 INTERACT CORNER_PAD:6_C1\n    CORNER_PAD_MIRROR:6_C1N1 = TOUCH EDGE EXTENT_PADN1 (BULK  NOT CORNER_PAD2:6_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:6_C1N1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:6_C1N1  < 50.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:6_C1N1 CORNER_PAD2:6_C1N1  < 50.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:6_C1N1 CORNER_PAD_MIRROR:6_C1N1  < 50.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:6_C1N1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:6_C1  < 50.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #6\n//Row of pads #7\n    EDGE_TO_CHECK:GOOD_PAD:7_C1N1 = TOUCH EDGE EDGE_GOOD_PAD:27_C1 EXTENT_PADN1\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:7_C1N1 = TOUCH EDGE EDGE_GOOD_PAD:27_C1 (BULK NOT EXTENT_PADN1)\n    CORNER_PAD2:7_C1N1 = EXTENT_PADN1 INTERACT CORNER_PAD:7_C1\n    CORNER_PAD_MIRROR:7_C1N1 = TOUCH EDGE EXTENT_PADN1 (BULK  NOT CORNER_PAD2:7_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:7_C1N1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:7_C1N1  < 50.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:7_C1N1 CORNER_PAD2:7_C1N1  < 50.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:7_C1N1 CORNER_PAD_MIRROR:7_C1N1  < 50.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:7_C1N1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:7_C1  < 50.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #7\n//Row of pads #8\n    EDGE_TO_CHECK:GOOD_PAD:8_C1N1 = TOUCH EDGE EDGE_GOOD_PAD:28_C1 EXTENT_PADN1\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:8_C1N1 = TOUCH EDGE EDGE_GOOD_PAD:28_C1 (BULK NOT EXTENT_PADN1)\n    CORNER_PAD2:8_C1N1 = EXTENT_PADN1 INTERACT CORNER_PAD:8_C1\n    CORNER_PAD_MIRROR:8_C1N1 = TOUCH EDGE EXTENT_PADN1 (BULK  NOT CORNER_PAD2:8_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:8_C1N1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:8_C1N1  < 50.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:8_C1N1 CORNER_PAD2:8_C1N1  < 50.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:8_C1N1 CORNER_PAD_MIRROR:8_C1N1  < 50.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:8_C1N1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:8_C1  < 50.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #8\n//Row of pads #9\n    EDGE_TO_CHECK:GOOD_PAD:9_C1N1 = TOUCH EDGE EDGE_GOOD_PAD:29_C1 EXTENT_PADN1\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:9_C1N1 = TOUCH EDGE EDGE_GOOD_PAD:29_C1 (BULK NOT EXTENT_PADN1)\n    CORNER_PAD2:9_C1N1 = EXTENT_PADN1 INTERACT CORNER_PAD:9_C1\n    CORNER_PAD_MIRROR:9_C1N1 = TOUCH EDGE EXTENT_PADN1 (BULK  NOT CORNER_PAD2:9_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:9_C1N1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:9_C1N1  < 50.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:9_C1N1 CORNER_PAD2:9_C1N1  < 50.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:9_C1N1 CORNER_PAD_MIRROR:9_C1N1  < 50.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:9_C1N1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:9_C1  < 50.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #9\n//Row of pads #10\n    EDGE_TO_CHECK:GOOD_PAD:10_C1N1 = TOUCH EDGE EDGE_GOOD_PAD:210_C1 EXTENT_PADN1\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:10_C1N1 = TOUCH EDGE EDGE_GOOD_PAD:210_C1 (BULK NOT EXTENT_PADN1)\n    CORNER_PAD2:10_C1N1 = EXTENT_PADN1 INTERACT CORNER_PAD:10_C1\n    CORNER_PAD_MIRROR:10_C1N1 = TOUCH EDGE EXTENT_PADN1 (BULK  NOT CORNER_PAD2:10_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:10_C1N1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:10_C1N1  < 50.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:10_C1N1 CORNER_PAD2:10_C1N1  < 50.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:10_C1N1 CORNER_PAD_MIRROR:10_C1N1  < 50.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:10_C1N1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:10_C1  < 50.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #10\n//Row of pads #11\n    EDGE_TO_CHECK:GOOD_PAD:11_C1N1 = TOUCH EDGE EDGE_GOOD_PAD:211_C1 EXTENT_PADN1\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:11_C1N1 = TOUCH EDGE EDGE_GOOD_PAD:211_C1 (BULK NOT EXTENT_PADN1)\n    CORNER_PAD2:11_C1N1 = EXTENT_PADN1 INTERACT CORNER_PAD:11_C1\n    CORNER_PAD_MIRROR:11_C1N1 = TOUCH EDGE EXTENT_PADN1 (BULK  NOT CORNER_PAD2:11_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:11_C1N1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:11_C1N1  < 50.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:11_C1N1 CORNER_PAD2:11_C1N1  < 50.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:11_C1N1 CORNER_PAD_MIRROR:11_C1N1  < 50.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:11_C1N1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:11_C1  < 50.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #11\n//Row of pads #12\n    EDGE_TO_CHECK:GOOD_PAD:12_C1N1 = TOUCH EDGE EDGE_GOOD_PAD:212_C1 EXTENT_PADN1\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:12_C1N1 = TOUCH EDGE EDGE_GOOD_PAD:212_C1 (BULK NOT EXTENT_PADN1)\n    CORNER_PAD2:12_C1N1 = EXTENT_PADN1 INTERACT CORNER_PAD:12_C1\n    CORNER_PAD_MIRROR:12_C1N1 = TOUCH EDGE EXTENT_PADN1 (BULK  NOT CORNER_PAD2:12_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:12_C1N1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:12_C1N1  < 50.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:12_C1N1 CORNER_PAD2:12_C1N1  < 50.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:12_C1N1 CORNER_PAD_MIRROR:12_C1N1  < 50.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:12_C1N1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:12_C1  < 50.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #12\n//Row of pads #13\n    EDGE_TO_CHECK:GOOD_PAD:13_C1N1 = TOUCH EDGE EDGE_GOOD_PAD:213_C1 EXTENT_PADN1\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:13_C1N1 = TOUCH EDGE EDGE_GOOD_PAD:213_C1 (BULK NOT EXTENT_PADN1)\n    CORNER_PAD2:13_C1N1 = EXTENT_PADN1 INTERACT CORNER_PAD:13_C1\n    CORNER_PAD_MIRROR:13_C1N1 = TOUCH EDGE EXTENT_PADN1 (BULK  NOT CORNER_PAD2:13_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:13_C1N1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:13_C1N1  < 50.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:13_C1N1 CORNER_PAD2:13_C1N1  < 50.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:13_C1N1 CORNER_PAD_MIRROR:13_C1N1  < 50.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:13_C1N1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:13_C1  < 50.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #13\n//Row of pads #14\n    EDGE_TO_CHECK:GOOD_PAD:14_C1N1 = TOUCH EDGE EDGE_GOOD_PAD:214_C1 EXTENT_PADN1\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:14_C1N1 = TOUCH EDGE EDGE_GOOD_PAD:214_C1 (BULK NOT EXTENT_PADN1)\n    CORNER_PAD2:14_C1N1 = EXTENT_PADN1 INTERACT CORNER_PAD:14_C1\n    CORNER_PAD_MIRROR:14_C1N1 = TOUCH EDGE EXTENT_PADN1 (BULK  NOT CORNER_PAD2:14_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:14_C1N1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:14_C1N1  < 50.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:14_C1N1 CORNER_PAD2:14_C1N1  < 50.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:14_C1N1 CORNER_PAD_MIRROR:14_C1N1  < 50.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:14_C1N1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:14_C1  < 50.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #14\n//Row of pads #15\n    EDGE_TO_CHECK:GOOD_PAD:15_C1N1 = TOUCH EDGE EDGE_GOOD_PAD:215_C1 EXTENT_PADN1\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:15_C1N1 = TOUCH EDGE EDGE_GOOD_PAD:215_C1 (BULK NOT EXTENT_PADN1)\n    CORNER_PAD2:15_C1N1 = EXTENT_PADN1 INTERACT CORNER_PAD:15_C1\n    CORNER_PAD_MIRROR:15_C1N1 = TOUCH EDGE EXTENT_PADN1 (BULK  NOT CORNER_PAD2:15_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:15_C1N1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:15_C1N1  < 50.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:15_C1N1 CORNER_PAD2:15_C1N1  < 50.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:15_C1N1 CORNER_PAD_MIRROR:15_C1N1  < 50.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:15_C1N1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:15_C1  < 50.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #15\n//Row of pads #16\n    EDGE_TO_CHECK:GOOD_PAD:16_C1N1 = TOUCH EDGE EDGE_GOOD_PAD:216_C1 EXTENT_PADN1\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:16_C1N1 = TOUCH EDGE EDGE_GOOD_PAD:216_C1 (BULK NOT EXTENT_PADN1)\n    CORNER_PAD2:16_C1N1 = EXTENT_PADN1 INTERACT CORNER_PAD:16_C1\n    CORNER_PAD_MIRROR:16_C1N1 = TOUCH EDGE EXTENT_PADN1 (BULK  NOT CORNER_PAD2:16_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:16_C1N1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:16_C1N1  < 50.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:16_C1N1 CORNER_PAD2:16_C1N1  < 50.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:16_C1N1 CORNER_PAD_MIRROR:16_C1N1  < 50.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:16_C1N1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:16_C1  < 50.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #16\n//Row of pads #17\n    EDGE_TO_CHECK:GOOD_PAD:17_C1N1 = TOUCH EDGE EDGE_GOOD_PAD:217_C1 EXTENT_PADN1\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:17_C1N1 = TOUCH EDGE EDGE_GOOD_PAD:217_C1 (BULK NOT EXTENT_PADN1)\n    CORNER_PAD2:17_C1N1 = EXTENT_PADN1 INTERACT CORNER_PAD:17_C1\n    CORNER_PAD_MIRROR:17_C1N1 = TOUCH EDGE EXTENT_PADN1 (BULK  NOT CORNER_PAD2:17_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:17_C1N1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:17_C1N1  < 50.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:17_C1N1 CORNER_PAD2:17_C1N1  < 50.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:17_C1N1 CORNER_PAD_MIRROR:17_C1N1  < 50.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:17_C1N1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:17_C1  < 50.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #17\n//Row of pads #18\n    EDGE_TO_CHECK:GOOD_PAD:18_C1N1 = TOUCH EDGE EDGE_GOOD_PAD:218_C1 EXTENT_PADN1\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:18_C1N1 = TOUCH EDGE EDGE_GOOD_PAD:218_C1 (BULK NOT EXTENT_PADN1)\n    CORNER_PAD2:18_C1N1 = EXTENT_PADN1 INTERACT CORNER_PAD:18_C1\n    CORNER_PAD_MIRROR:18_C1N1 = TOUCH EDGE EXTENT_PADN1 (BULK  NOT CORNER_PAD2:18_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:18_C1N1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:18_C1N1  < 50.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:18_C1N1 CORNER_PAD2:18_C1N1  < 50.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:18_C1N1 CORNER_PAD_MIRROR:18_C1N1  < 50.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:18_C1N1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:18_C1  < 50.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #18\n//Row of pads #19\n    EDGE_TO_CHECK:GOOD_PAD:19_C1N1 = TOUCH EDGE EDGE_GOOD_PAD:219_C1 EXTENT_PADN1\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:19_C1N1 = TOUCH EDGE EDGE_GOOD_PAD:219_C1 (BULK NOT EXTENT_PADN1)\n    CORNER_PAD2:19_C1N1 = EXTENT_PADN1 INTERACT CORNER_PAD:19_C1\n    CORNER_PAD_MIRROR:19_C1N1 = TOUCH EDGE EXTENT_PADN1 (BULK  NOT CORNER_PAD2:19_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:19_C1N1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:19_C1N1  < 50.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:19_C1N1 CORNER_PAD2:19_C1N1  < 50.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:19_C1N1 CORNER_PAD_MIRROR:19_C1N1  < 50.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:19_C1N1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:19_C1  < 50.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #19\n//Row of pads #20\n    EDGE_TO_CHECK:GOOD_PAD:20_C1N1 = TOUCH EDGE EDGE_GOOD_PAD:220_C1 EXTENT_PADN1\n    EDGE_TO_CHECK:GOOD_PAD_MIRROR:20_C1N1 = TOUCH EDGE EDGE_GOOD_PAD:220_C1 (BULK NOT EXTENT_PADN1)\n    CORNER_PAD2:20_C1N1 = EXTENT_PADN1 INTERACT CORNER_PAD:20_C1\n    CORNER_PAD_MIRROR:20_C1N1 = TOUCH EDGE EXTENT_PADN1 (BULK  NOT CORNER_PAD2:20_C1)\n\n    ENC EDGE_TO_CHECK:GOOD_PAD:20_C1N1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:20_C1N1  < 50.000  MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:20_C1N1 CORNER_PAD2:20_C1N1  < 50.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC CORNER_PAD2:20_C1N1 CORNER_PAD_MIRROR:20_C1N1  < 50.000 MEASURE ALL OPPOSITE EXTENDED 200\n    ENC EDGE_TO_CHECK:GOOD_PAD:20_C1N1 EDGE_TO_CHECK:GOOD_PAD_MIRROR:20_C1  < 50.000  MEASURE ALL OPPOSITE EXTENDED 200\n// End of row #20\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_N1 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 (EXTENT_PAD NOT EXTENT_PADN1)\n    EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1N1 = TOUCH EDGE EDGE_GOOD_PAD:2_TOTAL_C1 EXTENT_PADN1\n    ENC EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1N1 EDGE_TO_CHECK:GOOD_PAD_TOTAL_C1_NOT_N1 < 50.000  MEASURE ALL OPPOSITE EXTENDED 200\n\n    ']

['RG_M3', '@ Rule G (Device Class M3) : pad opening distance to any mask layer >= 4.000\n                          @ This criterion is not to be taken into account for CUP pads. Only distance from last metal (Alucap if it exists) to any mask layer is checked for this CUP configuration\n    EXT (PADM3 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (PHYSIK_AND_DEEP_LAYERS OR (HOLES PHYSIK_AND_DEEP_LAYERS INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION\n        EXT (PADM3 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME1_C1_M3 OR (HOLES ME1_C1_M3 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADM3 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME2_C1_M3 OR (HOLES ME2_C1_M3 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADM3 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME3_C1_M3 OR (HOLES ME3_C1_M3 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADM3 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME4_C1_M3 OR (HOLES ME4_C1_M3 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADM3 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME5_C1_M3 OR (HOLES ME5_C1_M3 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADM3 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME6_C1_M3 OR (HOLES ME6_C1_M3 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADM3 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME7_C1_M3 OR (HOLES ME7_C1_M3 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADM3 NOT DUMPAD) (THICKMETAL_M3 OR (HOLES THICKMETAL_M3 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION  NOT CONNECTED\n']

['RG_M4', '@ Rule G (Device Class M4) : pad opening distance to any mask layer >= 4.000\n                          @ This criterion is not to be taken into account for CUP pads. Only distance from last metal (Alucap if it exists) to any mask layer is checked for this CUP configuration\n    EXT (PADM4 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (PHYSIK_AND_DEEP_LAYERS OR (HOLES PHYSIK_AND_DEEP_LAYERS INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION\n        EXT (PADM4 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME1_C1_M4 OR (HOLES ME1_C1_M4 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADM4 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME2_C1_M4 OR (HOLES ME2_C1_M4 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADM4 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME3_C1_M4 OR (HOLES ME3_C1_M4 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADM4 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME4_C1_M4 OR (HOLES ME4_C1_M4 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADM4 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME5_C1_M4 OR (HOLES ME5_C1_M4 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADM4 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME6_C1_M4 OR (HOLES ME6_C1_M4 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADM4 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME7_C1_M4 OR (HOLES ME7_C1_M4 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADM4 NOT DUMPAD) (THICKMETAL_M4 OR (HOLES THICKMETAL_M4 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION  NOT CONNECTED\n']

['RG_N1', '@ Rule G (Device Class N1) : pad opening distance to any mask layer >= 4.000\n                          @ This criterion is not to be taken into account for CUP pads. Only distance from last metal (Alucap if it exists) to any mask layer is checked for this CUP configuration\n    EXT (PADN1 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (PHYSIK_AND_DEEP_LAYERS OR (HOLES PHYSIK_AND_DEEP_LAYERS INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION\n        EXT (PADN1 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME1_C1_N1 OR (HOLES ME1_C1_N1 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADN1 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME2_C1_N1 OR (HOLES ME2_C1_N1 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADN1 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME3_C1_N1 OR (HOLES ME3_C1_N1 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADN1 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME4_C1_N1 OR (HOLES ME4_C1_N1 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADN1 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME5_C1_N1 OR (HOLES ME5_C1_N1 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADN1 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME6_C1_N1 OR (HOLES ME6_C1_N1 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADN1 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (ME7_C1_N1 OR (HOLES ME7_C1_N1 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION NOT CONNECTED\n        EXT (PADN1 NOT DUMPAD) (THICKMETAL_N1 OR (HOLES THICKMETAL_N1 INNER EMPTY)) < 4.000 ABUT>0<90 MEASURE ALL REGION  NOT CONNECTED\n']

['RG_G1', '@ Rule G (Device Class G1) : pad opening distance to any mask layer >= 8.000\n                          @ This criterion is not to be taken into account for CUP pads. Only distance from last metal (Alucap if it exists) to any mask layer is checked for this CUP configuration\n    EXT (PADG1 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (NOCADLAYERS_WITHOUT_METAL_C1 OR (HOLES NOCADLAYERS_WITHOUT_METAL_C1 INNER EMPTY)) < 8.000 ABUT>0<90 MEASURE ALL\n    EXT (PADG1 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) ((ALL_METAL_C1 OR (HOLES ALL_METAL_C1  INNER EMPTY)) NOT INTERACT PAD) < 8.000 ABUT>0<90 MEASURE ALL\n    EXT (PADG1 NOT DUMPAD) THICKMETAL_G1 < 8.000 ABUT>0<90 MEASURE ALL REGION \n    ']

['RG_G2', '@ Rule G (Device Class G2) : pad opening distance to any mask layer >= 7.000\n                          @ This criterion is not to be taken into account for CUP pads. Only distance from last metal (Alucap if it exists) to any mask layer is checked for this CUP configuration\n    EXT (PADG2 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (NOCADLAYERS_WITHOUT_METAL_C1 OR (HOLES NOCADLAYERS_WITHOUT_METAL_C1 INNER EMPTY)) < 7.000 ABUT>0<90 MEASURE ALL\n    EXT (PADG2 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) ((ALL_METAL_C1 OR (HOLES ALL_METAL_C1  INNER EMPTY)) NOT INTERACT PAD) < 7.000 ABUT>0<90 MEASURE ALL\n    EXT (PADG2 NOT DUMPAD) THICKMETAL_G2 < 7.000 ABUT>0<90 MEASURE ALL REGION \n    ']

['RG_J1', '@ Rule G (Device Class J1) : pad opening distance to any mask layer >= 5.000\n                          @ This criterion is not to be taken into account for CUP pads. Only distance from last metal (Alucap if it exists) to any mask layer is checked for this CUP configuration\n    EXT (PADJ1 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (NOCADLAYERS_WITHOUT_METAL_C1 OR (HOLES NOCADLAYERS_WITHOUT_METAL_C1 INNER EMPTY)) < 5.000 ABUT>0<90 MEASURE ALL\n    EXT (PADJ1 NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) ((ALL_METAL_C1 OR (HOLES ALL_METAL_C1  INNER EMPTY)) NOT INTERACT PAD) < 5.000 ABUT>0<90 MEASURE ALL\n    EXT (PADJ1 NOT DUMPAD) THICKMETAL_J1 < 5.000 ABUT>0<90 MEASURE ALL REGION \n    ']

['RG_J2_G1s', '@ Rule G (Device Class J2_G1s) : pad opening distance to any mask layer >= 4.500\n                          @ This criterion is not to be taken into account for CUP pads. Only distance from last metal (Alucap if it exists) to any mask layer is checked for this CUP configuration\n    EXT (PADJ2_G1s NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (NOCADLAYERS_WITHOUT_METAL_C1 OR (HOLES NOCADLAYERS_WITHOUT_METAL_C1 INNER EMPTY)) < 4.500 ABUT>0<90 MEASURE ALL\n    EXT (PADJ2_G1s NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) ((ALL_METAL_C1 OR (HOLES ALL_METAL_C1  INNER EMPTY)) NOT INTERACT PAD) < 4.500 ABUT>0<90 MEASURE ALL\n    EXT (PADJ2_G1s NOT DUMPAD) THICKMETAL_J2_G1s < 4.500 ABUT>0<90 MEASURE ALL REGION \n    ']

['RG_M2_J1s', '@ Rule G (Device Class M2_J1s) : pad opening distance to any mask layer >= 4.500\n                          @ This criterion is not to be taken into account for CUP pads. Only distance from last metal (Alucap if it exists) to any mask layer is checked for this CUP configuration\n    EXT (PADM2_J1s NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) (NOCADLAYERS_WITHOUT_METAL_C1 OR (HOLES NOCADLAYERS_WITHOUT_METAL_C1 INNER EMPTY)) < 4.500 ABUT>0<90 MEASURE ALL\n    EXT (PADM2_J1s NOT INTERACT (PAD_CUP_C1 OR DUMPAD)) ((ALL_METAL_C1 OR (HOLES ALL_METAL_C1  INNER EMPTY)) NOT INTERACT PAD) < 4.500 ABUT>0<90 MEASURE ALL\n    EXT (PADM2_J1s NOT DUMPAD) THICKMETAL_M2_J1s < 4.500 ABUT>0<90 MEASURE ALL REGION \n    ']

['RBP.imp1_FlipChip_P_STD', '@ Rule BP.imp1 (Device Class FlipChip_P_STD) : pad opening window must be octagonal\n  PAD_FC VERTEX >= 3 <=7\n    ']

['RBP1_FlipChip_P_STD', '@ Rule BP1 (Device Class FlipChip_P_STD) : Minimum width of upper metal enclose nitride opening windows of pad flip_chip must be >= 115um\n        @ and nitride bumping must be centered inside the upper metal pad\n    MIN_WIDTH_OF_UPMETAL = ( SIZE PAD_FC BY 17.5 ) AND UPMETALPAD_FC \n    INT MIN_WIDTH_OF_UPMETAL < 115 OPPOSITE PARALLEL \n        ']

['RBP2_FlipChip_P_STD', '@ Rule BP2 (Device Class FlipChip_P_STD) : pad opening window min=max == 80 um x 80 um\n        PAD_FC INTERACT (PAD_FC NOT PADBUMP_OPEN_WINDOW)\n        INT PAD_FC < 80 ABUT>0<90 SINGULAR OPPOSITE PARALLEL\n    ']

['RBP3_FlipChip_P_STD', '@ Rule BP3 (Device Class FlipChip_P_STD) : Upper metal enclosure of nitride bumping must be >= 17um\n        ENC PAD_FC UPMETALPAD_FC < 17\n        ']

['RBP4_P_FlipChip_P_STD', '@ Rule BP4 (Device Class FlipChip_P_STD) : Euclidian bump pitch  P between all pads through all rows >= 200um\n        CENTER_OF_PADBUMP_MIN = SIZE CENTER_OF_PADBUMP BY -0.495\n    EXT CENTER_OF_PADBUMP_MIN < 199.99 ABUT>0<90 PARALLEL ONLY REGION\n        ']

['RBP5_FlipChip_P_STD', '@ Rule BP5 : Minimum Distance from Passivation opening center to Internal edge of Seal Ring : 62 um\n    EXT CENTER_OF_PADBUMP SEALRING_BUMP <  61.5 ABUT>0<90 PARALLEL ONLY REGION\n    \n    ']

['RBP.imp1_FlipChip_S_STD', '@ Rule BP.imp1 (Device Class FlipChip_S_STD) : pad opening window must be octagonal\n  PAD_FC VERTEX >= 3 <=7\n    ']

['RBP1_FlipChip_S_STD', '@ Rule BP1 (Device Class FlipChip_S_STD) : Minimum width of upper metal enclose nitride opening windows of pad flip_chip must be >= 115um\n        @ and nitride bumping must be centered inside the upper metal pad\n    MIN_WIDTH_OF_UPMETAL = ( SIZE PAD_FC BY 17.5 ) AND UPMETALPAD_FC \n    INT MIN_WIDTH_OF_UPMETAL < 115 OPPOSITE PARALLEL \n        ']

['RBP2_FlipChip_S_STD', '@ Rule BP2 (Device Class FlipChip_S_STD) : pad opening window min=max == 80 um x 80 um\n        PAD_FC INTERACT (PAD_FC NOT PADBUMP_OPEN_WINDOW)\n        INT PAD_FC < 80 ABUT>0<90 SINGULAR OPPOSITE PARALLEL\n    ']

['RBP3_FlipChip_S_STD', '@ Rule BP3 (Device Class FlipChip_S_STD) : Upper metal enclosure of nitride bumping must be >= 17um\n        ENC PAD_FC UPMETALPAD_FC < 17\n        ']

['RBP4_P_FlipChip_S_STD', '@ Rule BP4 (Device Class FlipChip_S_STD) : Euclidian bump pitch  P between all pads through all rows >= 200um\n        CENTER_OF_PADBUMP_MIN = SIZE CENTER_OF_PADBUMP BY -0.495\n    EXT CENTER_OF_PADBUMP_MIN < 199.99 ABUT>0<90 PARALLEL ONLY REGION\n        ']

['RBP5_FlipChip_S_STD', '@ Rule BP5 : Minimum Distance from Passivation opening center to Internal edge of Seal Ring : 62 um\n    EXT CENTER_OF_PADBUMP SEALRING_BUMP <  61.5 ABUT>0<90 PARALLEL ONLY REGION\n    \n    ']

['RBP.imp1_FlipChip_A_STD', '@ Rule BP.imp1 (Device Class FlipChip_A_STD) : pad opening window must be octagonal\n  PAD_FC VERTEX >= 3 <=7\n    ']

['RBP1_FlipChip_A_STD', '@ Rule BP1 (Device Class FlipChip_A_STD) : Minimum width of upper metal enclose nitride opening windows of pad flip_chip must be >= 115um\n        @ and nitride bumping must be centered inside the upper metal pad\n    MIN_WIDTH_OF_UPMETAL = ( SIZE PAD_FC BY 17.5 ) AND UPMETALPAD_FC \n    INT MIN_WIDTH_OF_UPMETAL < 115 OPPOSITE PARALLEL \n        ']

['RBP2_FlipChip_A_STD', '@ Rule BP2 (Device Class FlipChip_A_STD) : pad opening window min=max == 80 um x 80 um\n        PAD_FC INTERACT (PAD_FC NOT PADBUMP_OPEN_WINDOW)\n        INT PAD_FC < 80 ABUT>0<90 SINGULAR OPPOSITE PARALLEL\n    ']

['RBP3_FlipChip_A_STD', '@ Rule BP3 (Device Class FlipChip_A_STD) : Upper metal enclosure of nitride bumping must be >= 17um\n        ENC PAD_FC UPMETALPAD_FC < 17\n        ']

['RBP4_P_FlipChip_A_STD', '@ Rule BP4 (Device Class FlipChip_A_STD) : Euclidian bump pitch  P between all pads through all rows >= 250um\n        CENTER_OF_PADBUMP_MIN = SIZE CENTER_OF_PADBUMP BY -0.495\n    EXT CENTER_OF_PADBUMP_MIN < 249.99 ABUT>0<90 PARALLEL ONLY REGION\n        ']

['RBP5_FlipChip_A_STD', '@ Rule BP5 : Minimum Distance from Passivation opening center to Internal edge of Seal Ring : 58 um\n    EXT CENTER_OF_PADBUMP SEALRING_BUMP <  57.5 ABUT>0<90 PARALLEL ONLY REGION\n    \n    ']

['RBP.imp1_FlipChip_SA_STD', '@ Rule BP.imp1 (Device Class FlipChip_SA_STD) : pad opening window must be octagonal\n  PAD_FC VERTEX >= 3 <=7\n    ']

['RBP1_FlipChip_SA_STD', '@ Rule BP1 (Device Class FlipChip_SA_STD) : Minimum width of upper metal enclose nitride opening windows of pad flip_chip must be >= 115um\n        @ and nitride bumping must be centered inside the upper metal pad\n    MIN_WIDTH_OF_UPMETAL = ( SIZE PAD_FC BY 17.5 ) AND UPMETALPAD_FC \n    INT MIN_WIDTH_OF_UPMETAL < 115 OPPOSITE PARALLEL \n        ']

['RBP2_FlipChip_SA_STD', '@ Rule BP2 (Device Class FlipChip_SA_STD) : pad opening window min=max == 80 um x 80 um\n        PAD_FC INTERACT (PAD_FC NOT PADBUMP_OPEN_WINDOW)\n        INT PAD_FC < 80 ABUT>0<90 SINGULAR OPPOSITE PARALLEL\n    ']

['RBP3_FlipChip_SA_STD', '@ Rule BP3 (Device Class FlipChip_SA_STD) : Upper metal enclosure of nitride bumping must be >= 17um\n        ENC PAD_FC UPMETALPAD_FC < 17\n        ']

['RBP4_P_FlipChip_SA_STD', '@ Rule BP4 (Device Class FlipChip_SA_STD) : Euclidian bump pitch  P between all pads through all rows >= 227um\n        CENTER_OF_PADBUMP_MIN = SIZE CENTER_OF_PADBUMP BY -0.495\n    EXT CENTER_OF_PADBUMP_MIN < 226.99 ABUT>0<90 PARALLEL ONLY REGION\n        ']

['RBP5_FlipChip_SA_STD', '@ Rule BP5 : Minimum Distance from Passivation opening center to Internal edge of Seal Ring : 92 um\n    EXT CENTER_OF_PADBUMP SEALRING_BUMP <  91.5 ABUT>0<90 PARALLEL ONLY REGION\n    \n    ']

['RBP.imp1_FlipChip_S_STDLC', '@ Rule BP.imp1 (Device Class FlipChip_S_STDLC) : pad opening window must be octagonal\n  PAD_FC VERTEX >= 3 <=7\n    ']

['RBP1_FlipChip_S_STDLC', '@ Rule BP1 (Device Class FlipChip_S_STDLC) : Minimum width of upper metal enclose nitride opening windows of pad flip_chip must be >= 115um\n        @ and nitride bumping must be centered inside the upper metal pad\n    MIN_WIDTH_OF_UPMETAL = ( SIZE PAD_FC BY 17.5 ) AND UPMETALPAD_FC \n    INT MIN_WIDTH_OF_UPMETAL < 115 OPPOSITE PARALLEL \n        ']

['RBP2_FlipChip_S_STDLC', '@ Rule BP2 (Device Class FlipChip_S_STDLC) : pad opening window min=max == 80 um x 80 um\n        PAD_FC INTERACT (PAD_FC NOT PADBUMP_OPEN_WINDOW)\n        INT PAD_FC < 80 ABUT>0<90 SINGULAR OPPOSITE PARALLEL\n    ']

['RBP3_FlipChip_S_STDLC', '@ Rule BP3 (Device Class FlipChip_S_STDLC) : Upper metal enclosure of nitride bumping must be >= 17um\n        ENC PAD_FC UPMETALPAD_FC < 17\n        ']

['RBP4_P_FlipChip_S_STDLC', '@ Rule BP4 (Device Class FlipChip_S_STDLC) : Euclidian bump pitch  P between all pads through all rows >= 200um\n        CENTER_OF_PADBUMP_MIN = SIZE CENTER_OF_PADBUMP BY -0.495\n    EXT CENTER_OF_PADBUMP_MIN < 199.99 ABUT>0<90 PARALLEL ONLY REGION\n        ']

['RBP5_FlipChip_S_STDLC', '@ Rule BP5 : Minimum Distance from Passivation opening center to Internal edge of Seal Ring : 62 um\n    EXT CENTER_OF_PADBUMP SEALRING_BUMP <  61.5 ABUT>0<90 PARALLEL ONLY REGION\n    \n    ']

['RBP.imp1_FlipChip_P_ADV', '@ Rule BP.imp1 (Device Class FlipChip_P_ADV) : pad opening window must be octagonal\n  PAD_FC VERTEX >= 3 <=7\n    ']

['RBP1_FlipChip_P_ADV', '@ Rule BP1 (Device Class FlipChip_P_ADV) : Minimum width of upper metal enclose nitride opening windows of pad flip_chip must be >= 102um\n        @ and nitride bumping must be centered inside the upper metal pad\n    MIN_WIDTH_OF_UPMETAL = ( SIZE PAD_FC BY 16 ) AND UPMETALPAD_FC \n    INT MIN_WIDTH_OF_UPMETAL < 102 OPPOSITE PARALLEL \n        ']

['RBP2_FlipChip_P_ADV', '@ Rule BP2 (Device Class FlipChip_P_ADV) : pad opening window min=max == 70 um x 70 um\n        PAD_FC INTERACT (PAD_FC NOT PADBUMP_OPEN_WINDOW)\n        INT PAD_FC < 70 ABUT>0<90 SINGULAR OPPOSITE PARALLEL\n    ']

['RBP3_FlipChip_P_ADV', '@ Rule BP3 (Device Class FlipChip_P_ADV) : Upper metal enclosure of nitride bumping must be >= 16um\n        ENC PAD_FC UPMETALPAD_FC < 16\n        ']

['RBP4_P_FlipChip_P_ADV', '@ Rule BP4 (Device Class FlipChip_P_ADV) : Euclidian bump pitch  P between all pads through all rows >= 152um\n        CENTER_OF_PADBUMP_MIN = SIZE CENTER_OF_PADBUMP BY -0.495\n    EXT CENTER_OF_PADBUMP_MIN < 151.99 ABUT>0<90 PARALLEL ONLY REGION\n        ']

['RBP5_FlipChip_P_ADV', '@ Rule BP5 : Minimum Distance from Passivation opening center to Internal edge of Seal Ring : 80.5 um\n    EXT CENTER_OF_PADBUMP SEALRING_BUMP <  80 ABUT>0<90 PARALLEL ONLY REGION\n    \n    ']

['RBP.imp1_FlipChip_S_ADV', '@ Rule BP.imp1 (Device Class FlipChip_S_ADV) : pad opening window must be octagonal\n  PAD_FC VERTEX >= 3 <=7\n    ']

['RBP1_FlipChip_S_ADV', '@ Rule BP1 (Device Class FlipChip_S_ADV) : Minimum width of upper metal enclose nitride opening windows of pad flip_chip must be >= 102um\n        @ and nitride bumping must be centered inside the upper metal pad\n    MIN_WIDTH_OF_UPMETAL = ( SIZE PAD_FC BY 16 ) AND UPMETALPAD_FC \n    INT MIN_WIDTH_OF_UPMETAL < 102 OPPOSITE PARALLEL \n        ']

['RBP2_FlipChip_S_ADV', '@ Rule BP2 (Device Class FlipChip_S_ADV) : pad opening window min=max == 70 um x 70 um\n        PAD_FC INTERACT (PAD_FC NOT PADBUMP_OPEN_WINDOW)\n        INT PAD_FC < 70 ABUT>0<90 SINGULAR OPPOSITE PARALLEL\n    ']

['RBP3_FlipChip_S_ADV', '@ Rule BP3 (Device Class FlipChip_S_ADV) : Upper metal enclosure of nitride bumping must be >= 16um\n        ENC PAD_FC UPMETALPAD_FC < 16\n        ']

['RBP4_P_FlipChip_S_ADV', '@ Rule BP4 (Device Class FlipChip_S_ADV) : Euclidian bump pitch  P between all pads through all rows >= 170um\n        CENTER_OF_PADBUMP_MIN = SIZE CENTER_OF_PADBUMP BY -0.495\n    EXT CENTER_OF_PADBUMP_MIN < 169.99 ABUT>0<90 PARALLEL ONLY REGION\n        ']

['RBP5_FlipChip_S_ADV', '@ Rule BP5 : Minimum Distance from Passivation opening center to Internal edge of Seal Ring : 80.5 um\n    EXT CENTER_OF_PADBUMP SEALRING_BUMP <  80 ABUT>0<90 PARALLEL ONLY REGION\n    \n    ']

['RBP.imp1_FlipChip_A_ADV', '@ Rule BP.imp1 (Device Class FlipChip_A_ADV) : pad opening window must be octagonal\n  PAD_FC VERTEX >= 3 <=7\n    ']

['RBP1_FlipChip_A_ADV', '@ Rule BP1 (Device Class FlipChip_A_ADV) : Minimum width of upper metal enclose nitride opening windows of pad flip_chip must be >= 102um\n        @ and nitride bumping must be centered inside the upper metal pad\n    MIN_WIDTH_OF_UPMETAL = ( SIZE PAD_FC BY 16 ) AND UPMETALPAD_FC \n    INT MIN_WIDTH_OF_UPMETAL < 102 OPPOSITE PARALLEL \n        ']

['RBP2_FlipChip_A_ADV', '@ Rule BP2 (Device Class FlipChip_A_ADV) : pad opening window min=max == 70 um x 70 um\n        PAD_FC INTERACT (PAD_FC NOT PADBUMP_OPEN_WINDOW)\n        INT PAD_FC < 70 ABUT>0<90 SINGULAR OPPOSITE PARALLEL\n    ']

['RBP3_FlipChip_A_ADV', '@ Rule BP3 (Device Class FlipChip_A_ADV) : Upper metal enclosure of nitride bumping must be >= 16um\n        ENC PAD_FC UPMETALPAD_FC < 16\n        ']

['RBP4_P_FlipChip_A_ADV', '@ Rule BP4 (Device Class FlipChip_A_ADV) : Euclidian bump pitch  P between all pads through all rows >= 225um\n        CENTER_OF_PADBUMP_MIN = SIZE CENTER_OF_PADBUMP BY -0.495\n    EXT CENTER_OF_PADBUMP_MIN < 224.99 ABUT>0<90 PARALLEL ONLY REGION\n        ']

['RBP5_FlipChip_A_ADV', '@ Rule BP5 : Minimum Distance from Passivation opening center to Internal edge of Seal Ring : 70 um\n    EXT CENTER_OF_PADBUMP SEALRING_BUMP <  69.5 ABUT>0<90 PARALLEL ONLY REGION\n    \n    ']

['RBP.imp1_FlipChip_SA_ADV', '@ Rule BP.imp1 (Device Class FlipChip_SA_ADV) : pad opening window must be octagonal\n  PAD_FC VERTEX >= 3 <=7\n    ']

['RBP1_FlipChip_SA_ADV', '@ Rule BP1 (Device Class FlipChip_SA_ADV) : Minimum width of upper metal enclose nitride opening windows of pad flip_chip must be >= 102um\n        @ and nitride bumping must be centered inside the upper metal pad\n    MIN_WIDTH_OF_UPMETAL = ( SIZE PAD_FC BY 16 ) AND UPMETALPAD_FC \n    INT MIN_WIDTH_OF_UPMETAL < 102 OPPOSITE PARALLEL \n        ']

['RBP2_FlipChip_SA_ADV', '@ Rule BP2 (Device Class FlipChip_SA_ADV) : pad opening window min=max == 70 um x 70 um\n        PAD_FC INTERACT (PAD_FC NOT PADBUMP_OPEN_WINDOW)\n        INT PAD_FC < 70 ABUT>0<90 SINGULAR OPPOSITE PARALLEL\n    ']

['RBP3_FlipChip_SA_ADV', '@ Rule BP3 (Device Class FlipChip_SA_ADV) : Upper metal enclosure of nitride bumping must be >= 16um\n        ENC PAD_FC UPMETALPAD_FC < 16\n        ']

['RBP4_P_FlipChip_SA_ADV', '@ Rule BP4 (Device Class FlipChip_SA_ADV) : Euclidian bump pitch  P between all pads through all rows >= 180um\n        CENTER_OF_PADBUMP_MIN = SIZE CENTER_OF_PADBUMP BY -0.495\n    EXT CENTER_OF_PADBUMP_MIN < 179.99 ABUT>0<90 PARALLEL ONLY REGION\n        ']

['RBP5_FlipChip_SA_ADV', '@ Rule BP5 : Minimum Distance from Passivation opening center to Internal edge of Seal Ring : 80.5 um\n    EXT CENTER_OF_PADBUMP SEALRING_BUMP <  80 ABUT>0<90 PARALLEL ONLY REGION\n    \n    ']

['RBP.imp1_FlipChip_A_SP1', '@ Rule BP.imp1 (Device Class FlipChip_A_SP1) : pad opening window must be octagonal\n  PAD_FC VERTEX >= 3 <=7\n    ']

['RBP1_FlipChip_A_SP1', '@ Rule BP1 (Device Class FlipChip_A_SP1) : Minimum width of upper metal enclose nitride opening windows of pad flip_chip must be >= 93um\n        @ and nitride bumping must be centered inside the upper metal pad\n    MIN_WIDTH_OF_UPMETAL = ( SIZE PAD_FC BY 16.5 ) AND UPMETALPAD_FC \n    INT MIN_WIDTH_OF_UPMETAL < 93 OPPOSITE PARALLEL \n        ']

['RBP2_FlipChip_A_SP1', '@ Rule BP2 (Device Class FlipChip_A_SP1) : pad opening window min=max == 60 um x 60 um\n        PAD_FC INTERACT (PAD_FC NOT PADBUMP_OPEN_WINDOW)\n        INT PAD_FC < 60 ABUT>0<90 SINGULAR OPPOSITE PARALLEL\n    ']

['RBP3_FlipChip_A_SP1', '@ Rule BP3 (Device Class FlipChip_A_SP1) : Upper metal enclosure of nitride bumping must be >= 16um\n        ENC PAD_FC UPMETALPAD_FC < 16\n        ']

['RBP4_P_FlipChip_A_SP1', '@ Rule BP4 (Device Class FlipChip_A_SP1) : Euclidian bump pitch  P between all pads through all rows >= 200um\n        CENTER_OF_PADBUMP_MIN = SIZE CENTER_OF_PADBUMP BY -0.495\n    EXT CENTER_OF_PADBUMP_MIN < 199.99 ABUT>0<90 PARALLEL ONLY REGION\n        ']

['RBP5_FlipChip_A_SP1', '@ Rule BP5 : Minimum Distance from Passivation opening center to Internal edge of Seal Ring : 56 um\n    EXT CENTER_OF_PADBUMP SEALRING_BUMP <  55.5 ABUT>0<90 PARALLEL ONLY REGION\n    \n    ']

['RBP.imp1_FlipChip_A_SP2', '@ Rule BP.imp1 (Device Class FlipChip_A_SP2) : pad opening window must be octagonal\n  PAD_FC VERTEX >= 3 <=7\n    ']

['RBP1_FlipChip_A_SP2', '@ Rule BP1 (Device Class FlipChip_A_SP2) : Minimum width of upper metal enclose nitride opening windows of pad flip_chip must be >= 90um\n        @ and nitride bumping must be centered inside the upper metal pad\n    MIN_WIDTH_OF_UPMETAL = ( SIZE PAD_FC BY 15 ) AND UPMETALPAD_FC \n    INT MIN_WIDTH_OF_UPMETAL < 90 OPPOSITE PARALLEL \n        ']

['RBP2_FlipChip_A_SP2', '@ Rule BP2 (Device Class FlipChip_A_SP2) : pad opening window min=max == 60 um x 60 um\n        PAD_FC INTERACT (PAD_FC NOT PADBUMP_OPEN_WINDOW)\n        INT PAD_FC < 60 ABUT>0<90 SINGULAR OPPOSITE PARALLEL\n    ']

['RBP3_FlipChip_A_SP2', '@ Rule BP3 (Device Class FlipChip_A_SP2) : Upper metal enclosure of nitride bumping must be >= 15um\n        ENC PAD_FC UPMETALPAD_FC < 15\n        ']

['RBP4_P_FlipChip_A_SP2', '@ Rule BP4 (Device Class FlipChip_A_SP2) : Euclidian bump pitch  P between all pads through all rows >= 177um\n        CENTER_OF_PADBUMP_MIN = SIZE CENTER_OF_PADBUMP BY -0.495\n    EXT CENTER_OF_PADBUMP_MIN < 176.99 ABUT>0<90 PARALLEL ONLY REGION\n        ']

['RBP5_FlipChip_A_SP2', '@ Rule BP5 : Minimum Distance from Passivation opening center to Internal edge of Seal Ring : 51 um\n    EXT CENTER_OF_PADBUMP SEALRING_BUMP <  50.5 ABUT>0<90 PARALLEL ONLY REGION\n    \n    ']

['RBP.imp1_FlipChip_P_SP3', '@ Rule BP.imp1 (Device Class FlipChip_P_SP3) : pad opening window must be octagonal\n  PAD_FC VERTEX >= 3 <=7\n    ']

['RBP1_FlipChip_P_SP3', '@ Rule BP1 (Device Class FlipChip_P_SP3) : Minimum width of upper metal enclose nitride opening windows of pad flip_chip must be >= 88um\n        @ and nitride bumping must be centered inside the upper metal pad\n    MIN_WIDTH_OF_UPMETAL = ( SIZE PAD_FC BY 16.5 ) AND UPMETALPAD_FC \n    INT MIN_WIDTH_OF_UPMETAL < 88 OPPOSITE PARALLEL \n        ']

['RBP2_FlipChip_P_SP3', '@ Rule BP2 (Device Class FlipChip_P_SP3) : pad opening window min=max == 55 um x 55 um\n        PAD_FC INTERACT (PAD_FC NOT PADBUMP_OPEN_WINDOW)\n        INT PAD_FC < 55 ABUT>0<90 SINGULAR OPPOSITE PARALLEL\n    ']

['RBP3_FlipChip_P_SP3', '@ Rule BP3 (Device Class FlipChip_P_SP3) : Upper metal enclosure of nitride bumping must be >= 16um\n        ENC PAD_FC UPMETALPAD_FC < 16\n        ']

['RBP4_P_FlipChip_P_SP3', '@ Rule BP4 (Device Class FlipChip_P_SP3) : Euclidian bump pitch  P between all pads through all rows >= 130um\n        CENTER_OF_PADBUMP_MIN = SIZE CENTER_OF_PADBUMP BY -0.495\n    EXT CENTER_OF_PADBUMP_MIN < 129.99 ABUT>0<90 PARALLEL ONLY REGION\n        ']

['RBP5_FlipChip_P_SP3', '@ Rule BP5 : Minimum Distance from Passivation opening center to Internal edge of Seal Ring : 62 um\n    EXT CENTER_OF_PADBUMP SEALRING_BUMP <  61.5 ABUT>0<90 PARALLEL ONLY REGION\n    \n    ']

['RBP.imp1_FlipChip_S_SP3', '@ Rule BP.imp1 (Device Class FlipChip_S_SP3) : pad opening window must be octagonal\n  PAD_FC VERTEX >= 3 <=7\n    ']

['RBP1_FlipChip_S_SP3', '@ Rule BP1 (Device Class FlipChip_S_SP3) : Minimum width of upper metal enclose nitride opening windows of pad flip_chip must be >= 88um\n        @ and nitride bumping must be centered inside the upper metal pad\n    MIN_WIDTH_OF_UPMETAL = ( SIZE PAD_FC BY 16.5 ) AND UPMETALPAD_FC \n    INT MIN_WIDTH_OF_UPMETAL < 88 OPPOSITE PARALLEL \n        ']

['RBP2_FlipChip_S_SP3', '@ Rule BP2 (Device Class FlipChip_S_SP3) : pad opening window min=max == 55 um x 55 um\n        PAD_FC INTERACT (PAD_FC NOT PADBUMP_OPEN_WINDOW)\n        INT PAD_FC < 55 ABUT>0<90 SINGULAR OPPOSITE PARALLEL\n    ']

['RBP3_FlipChip_S_SP3', '@ Rule BP3 (Device Class FlipChip_S_SP3) : Upper metal enclosure of nitride bumping must be >= 16um\n        ENC PAD_FC UPMETALPAD_FC < 16\n        ']

['RBP4_P_FlipChip_S_SP3', '@ Rule BP4 (Device Class FlipChip_S_SP3) : Euclidian bump pitch  P between all pads through all rows >= 170um\n        CENTER_OF_PADBUMP_MIN = SIZE CENTER_OF_PADBUMP BY -0.495\n    EXT CENTER_OF_PADBUMP_MIN < 169.99 ABUT>0<90 PARALLEL ONLY REGION\n        ']

['RBP5_FlipChip_S_SP3', '@ Rule BP5 : Minimum Distance from Passivation opening center to Internal edge of Seal Ring : 62 um\n    EXT CENTER_OF_PADBUMP SEALRING_BUMP <  61.5 ABUT>0<90 PARALLEL ONLY REGION\n    \n    ']

['RBP.imp1_FlipChip_P_SP5', '@ Rule BP.imp1 (Device Class FlipChip_P_SP5) : pad opening window must be octagonal\n  PAD_FC VERTEX >= 3 <=7\n    ']

['RBP1_FlipChip_P_SP5', '@ Rule BP1 (Device Class FlipChip_P_SP5) : Minimum width of upper metal enclose nitride opening windows of pad flip_chip must be >= 75um\n        @ and nitride bumping must be centered inside the upper metal pad\n    MIN_WIDTH_OF_UPMETAL = ( SIZE PAD_FC BY 15 ) AND UPMETALPAD_FC \n    INT MIN_WIDTH_OF_UPMETAL < 75 OPPOSITE PARALLEL \n        ']

['RBP2_FlipChip_P_SP5', '@ Rule BP2 (Device Class FlipChip_P_SP5) : pad opening window min=max == 45 um x 45 um\n        PAD_FC INTERACT (PAD_FC NOT PADBUMP_OPEN_WINDOW)\n        INT PAD_FC < 45 ABUT>0<90 SINGULAR OPPOSITE PARALLEL\n    ']

['RBP3_FlipChip_P_SP5', '@ Rule BP3 (Device Class FlipChip_P_SP5) : Upper metal enclosure of nitride bumping must be >= 28um\n        ENC PAD_FC UPMETALPAD_FC < 28\n        ']

['RBP4_P_FlipChip_P_SP5', '@ Rule BP4 (Device Class FlipChip_P_SP5) : Euclidian bump pitch  P between all pads through all rows >= 100um\n        CENTER_OF_PADBUMP_MIN = SIZE CENTER_OF_PADBUMP BY -0.495\n    EXT CENTER_OF_PADBUMP_MIN < 99.99 ABUT>0<90 PARALLEL ONLY REGION\n        ']

['RBP5_FlipChip_P_SP5', '@ Rule BP5 : Minimum Distance from Passivation opening center to Internal edge of Seal Ring : 60 um\n    EXT CENTER_OF_PADBUMP SEALRING_BUMP <  59.5 ABUT>0<90 PARALLEL ONLY REGION\n    \n    ']

['RBP.imp1_FlipChip_A_SP5', '@ Rule BP.imp1 (Device Class FlipChip_A_SP5) : pad opening window must be octagonal\n  PAD_FC VERTEX >= 3 <=7\n    ']

['RBP1_FlipChip_A_SP5', '@ Rule BP1 (Device Class FlipChip_A_SP5) : Minimum width of upper metal enclose nitride opening windows of pad flip_chip must be >= 75um\n        @ and nitride bumping must be centered inside the upper metal pad\n    MIN_WIDTH_OF_UPMETAL = ( SIZE PAD_FC BY 15 ) AND UPMETALPAD_FC \n    INT MIN_WIDTH_OF_UPMETAL < 75 OPPOSITE PARALLEL \n        ']

['RBP2_FlipChip_A_SP5', '@ Rule BP2 (Device Class FlipChip_A_SP5) : pad opening window min=max == 45 um x 45 um\n        PAD_FC INTERACT (PAD_FC NOT PADBUMP_OPEN_WINDOW)\n        INT PAD_FC < 45 ABUT>0<90 SINGULAR OPPOSITE PARALLEL\n    ']

['RBP3_FlipChip_A_SP5', '@ Rule BP3 (Device Class FlipChip_A_SP5) : Upper metal enclosure of nitride bumping must be >= 28um\n        ENC PAD_FC UPMETALPAD_FC < 28\n        ']

['RBP4_P_FlipChip_A_SP5', '@ Rule BP4 (Device Class FlipChip_A_SP5) : Euclidian bump pitch  P between all pads through all rows >= 100um\n        CENTER_OF_PADBUMP_MIN = SIZE CENTER_OF_PADBUMP BY -0.495\n    EXT CENTER_OF_PADBUMP_MIN < 99.99 ABUT>0<90 PARALLEL ONLY REGION\n        ']

['RBP5_FlipChip_A_SP5', '@ Rule BP5 : Minimum Distance from Passivation opening center to Internal edge of Seal Ring : 60 um\n    EXT CENTER_OF_PADBUMP SEALRING_BUMP <  59.5 ABUT>0<90 PARALLEL ONLY REGION\n    \n    ']

['RBP.imp1_FlipChip_P_SP6', '@ Rule BP.imp1 (Device Class FlipChip_P_SP6) : pad opening window must be octagonal\n  PAD_FC VERTEX >= 3 <=7\n    ']

['RBP1_FlipChip_P_SP6', '@ Rule BP1 (Device Class FlipChip_P_SP6) : Minimum width of upper metal enclose nitride opening windows of pad flip_chip must be >= 56um\n        @ and nitride bumping must be centered inside the upper metal pad\n    MIN_WIDTH_OF_UPMETAL = ( SIZE PAD_FC BY 11.5 ) AND UPMETALPAD_FC \n    INT MIN_WIDTH_OF_UPMETAL < 56 OPPOSITE PARALLEL \n        ']

['RBP2_FlipChip_P_SP6', '@ Rule BP2 (Device Class FlipChip_P_SP6) : pad opening window min=max == 33 um x 33 um\n        PAD_FC INTERACT (PAD_FC NOT PADBUMP_OPEN_WINDOW)\n        INT PAD_FC < 33 ABUT>0<90 SINGULAR OPPOSITE PARALLEL\n    ']

['RBP3_FlipChip_P_SP6', '@ Rule BP3 (Device Class FlipChip_P_SP6) : Upper metal enclosure of nitride bumping must be >= 28um\n        ENC PAD_FC UPMETALPAD_FC < 28\n        ']

['RBP4_P_FlipChip_P_SP6', '@ Rule BP4 (Device Class FlipChip_P_SP6) : Euclidian bump pitch  P between all pads through all rows >= 80um\n        CENTER_OF_PADBUMP_MIN = SIZE CENTER_OF_PADBUMP BY -0.495\n    EXT CENTER_OF_PADBUMP_MIN < 79.99 ABUT>0<90 PARALLEL ONLY REGION\n        ']

['RBP5_FlipChip_P_SP6', '@ Rule BP5 : Minimum Distance from Passivation opening center to Internal edge of Seal Ring : 52 um\n    EXT CENTER_OF_PADBUMP SEALRING_BUMP <  51.5 ABUT>0<90 PARALLEL ONLY REGION\n    \n    ']

['RBP.imp1_FlipChip_A_SP6', '@ Rule BP.imp1 (Device Class FlipChip_A_SP6) : pad opening window must be octagonal\n  PAD_FC VERTEX >= 3 <=7\n    ']

['RBP1_FlipChip_A_SP6', '@ Rule BP1 (Device Class FlipChip_A_SP6) : Minimum width of upper metal enclose nitride opening windows of pad flip_chip must be >= 56um\n        @ and nitride bumping must be centered inside the upper metal pad\n    MIN_WIDTH_OF_UPMETAL = ( SIZE PAD_FC BY 11.5 ) AND UPMETALPAD_FC \n    INT MIN_WIDTH_OF_UPMETAL < 56 OPPOSITE PARALLEL \n        ']

['RBP2_FlipChip_A_SP6', '@ Rule BP2 (Device Class FlipChip_A_SP6) : pad opening window min=max == 33 um x 33 um\n        PAD_FC INTERACT (PAD_FC NOT PADBUMP_OPEN_WINDOW)\n        INT PAD_FC < 33 ABUT>0<90 SINGULAR OPPOSITE PARALLEL\n    ']

['RBP3_FlipChip_A_SP6', '@ Rule BP3 (Device Class FlipChip_A_SP6) : Upper metal enclosure of nitride bumping must be >= 28um\n        ENC PAD_FC UPMETALPAD_FC < 28\n        ']

['RBP4_P_FlipChip_A_SP6', '@ Rule BP4 (Device Class FlipChip_A_SP6) : Euclidian bump pitch  P between all pads through all rows >= 80um\n        CENTER_OF_PADBUMP_MIN = SIZE CENTER_OF_PADBUMP BY -0.495\n    EXT CENTER_OF_PADBUMP_MIN < 79.99 ABUT>0<90 PARALLEL ONLY REGION\n        ']

['RBP5_FlipChip_A_SP6', '@ Rule BP5 : Minimum Distance from Passivation opening center to Internal edge of Seal Ring : 52 um\n    EXT CENTER_OF_PADBUMP SEALRING_BUMP <  51.5 ABUT>0<90 PARALLEL ONLY REGION\n    \n    ']

['RBP4_A_FlipChip_S_STD', '@ Rule BP4 (Device Class FlipChip_S_STD) : Manhattan pitch (A) between pads from same row >= 283um\n  EXT BORDER_PAD_FC_1  < 203 \n  EXT BORDER_PAD_FC_2  < 203 \n  EXT BORDER_PAD_FC_3  < 203 \n  EXT BORDER_PAD_FC_4  < 203 \n  EXT BORDER_PAD_FC_5  < 203 \n  EXT BORDER_PAD_FC_6  < 203 \n  EXT BORDER_PAD_FC_7  < 203 \n  EXT BORDER_PAD_FC_8  < 203 \n  EXT BORDER_PAD_FC_9  < 203 \n  EXT BORDER_PAD_FC_10  < 203 \n  EXT BORDER_PAD_FC_11  < 203 \n  EXT BORDER_PAD_FC_12  < 203 \n  EXT BORDER_PAD_FC_13  < 203 \n  EXT BORDER_PAD_FC_14  < 203 \n  EXT BORDER_PAD_FC_15  < 203 \n  EXT BORDER_PAD_FC_16  < 203 \n  EXT BORDER_PAD_FC_17  < 203 \n  EXT BORDER_PAD_FC_18  < 203 \n  EXT BORDER_PAD_FC_19  < 203 \n  EXT BORDER_PAD_FC_20  < 203 \n  EXT BORDER_PAD_FC_21  < 203 \n  EXT BORDER_PAD_FC_22  < 203 \n  EXT BORDER_PAD_FC_23  < 203 \n  EXT BORDER_PAD_FC_24  < 203 \n  EXT BORDER_PAD_FC_25  < 203 \n  EXT BORDER_PAD_FC_26  < 203 \n  EXT BORDER_PAD_FC_27  < 203 \n  EXT BORDER_PAD_FC_28  < 203 \n  EXT BORDER_PAD_FC_29  < 203 \n  EXT BORDER_PAD_FC_30  < 203 \n \n   \n    ']

['RBP4_B_FlipChip_S_STD', '@ Rule BP4 (Device Class FlipChip_S_STD) : Manhattan pitch (B) between pads from different rows >= 142um\n  INT (PAD_FC_RING_1 NOT ENCLOSE EXTPAD_FC_1 ) < 142\n  INT (PAD_FC_RING_2 NOT ENCLOSE EXTPAD_FC_2 ) < 142\n  INT (PAD_FC_RING_3 NOT ENCLOSE EXTPAD_FC_3 ) < 142\n  INT (PAD_FC_RING_4 NOT ENCLOSE EXTPAD_FC_4 ) < 142\n  INT (PAD_FC_RING_5 NOT ENCLOSE EXTPAD_FC_5 ) < 142\n  INT (PAD_FC_RING_6 NOT ENCLOSE EXTPAD_FC_6 ) < 142\n  INT (PAD_FC_RING_7 NOT ENCLOSE EXTPAD_FC_7 ) < 142\n  INT (PAD_FC_RING_8 NOT ENCLOSE EXTPAD_FC_8 ) < 142\n  INT (PAD_FC_RING_9 NOT ENCLOSE EXTPAD_FC_9 ) < 142\n  INT (PAD_FC_RING_10 NOT ENCLOSE EXTPAD_FC_10 ) < 142\n  INT (PAD_FC_RING_11 NOT ENCLOSE EXTPAD_FC_11 ) < 142\n  INT (PAD_FC_RING_12 NOT ENCLOSE EXTPAD_FC_12 ) < 142\n  INT (PAD_FC_RING_13 NOT ENCLOSE EXTPAD_FC_13 ) < 142\n  INT (PAD_FC_RING_14 NOT ENCLOSE EXTPAD_FC_14 ) < 142\n  INT (PAD_FC_RING_15 NOT ENCLOSE EXTPAD_FC_15 ) < 142\n  INT (PAD_FC_RING_16 NOT ENCLOSE EXTPAD_FC_16 ) < 142\n  INT (PAD_FC_RING_17 NOT ENCLOSE EXTPAD_FC_17 ) < 142\n  INT (PAD_FC_RING_18 NOT ENCLOSE EXTPAD_FC_18 ) < 142\n  INT (PAD_FC_RING_19 NOT ENCLOSE EXTPAD_FC_19 ) < 142\n  INT (PAD_FC_RING_20 NOT ENCLOSE EXTPAD_FC_20 ) < 142\n  INT (PAD_FC_RING_21 NOT ENCLOSE EXTPAD_FC_21 ) < 142\n  INT (PAD_FC_RING_22 NOT ENCLOSE EXTPAD_FC_22 ) < 142\n  INT (PAD_FC_RING_23 NOT ENCLOSE EXTPAD_FC_23 ) < 142\n  INT (PAD_FC_RING_24 NOT ENCLOSE EXTPAD_FC_24 ) < 142\n  INT (PAD_FC_RING_25 NOT ENCLOSE EXTPAD_FC_25 ) < 142\n  INT (PAD_FC_RING_26 NOT ENCLOSE EXTPAD_FC_26 ) < 142\n  INT (PAD_FC_RING_27 NOT ENCLOSE EXTPAD_FC_27 ) < 142\n  INT (PAD_FC_RING_28 NOT ENCLOSE EXTPAD_FC_28 ) < 142\n  INT (PAD_FC_RING_29 NOT ENCLOSE EXTPAD_FC_29 ) < 142\n  INT (PAD_FC_RING_30 NOT ENCLOSE EXTPAD_FC_30 ) < 142\n    ']

['RBP6_FlipChip_S_STD', '@ Rule BP6 : Number of rows (min=max) for 2 rows staggered class : 2\n    COPY EXTPAD_FC_3    \n    ']

['RBP4_A_FlipChip_S_STDLC', '@ Rule BP4 (Device Class FlipChip_S_STDLC) : Manhattan pitch (A) between pads from same row >= 250um\n  EXT BORDER_PAD_FC_1  < 170 \n  EXT BORDER_PAD_FC_2  < 170 \n  EXT BORDER_PAD_FC_3  < 170 \n  EXT BORDER_PAD_FC_4  < 170 \n  EXT BORDER_PAD_FC_5  < 170 \n  EXT BORDER_PAD_FC_6  < 170 \n  EXT BORDER_PAD_FC_7  < 170 \n  EXT BORDER_PAD_FC_8  < 170 \n  EXT BORDER_PAD_FC_9  < 170 \n  EXT BORDER_PAD_FC_10  < 170 \n  EXT BORDER_PAD_FC_11  < 170 \n  EXT BORDER_PAD_FC_12  < 170 \n  EXT BORDER_PAD_FC_13  < 170 \n  EXT BORDER_PAD_FC_14  < 170 \n  EXT BORDER_PAD_FC_15  < 170 \n  EXT BORDER_PAD_FC_16  < 170 \n  EXT BORDER_PAD_FC_17  < 170 \n  EXT BORDER_PAD_FC_18  < 170 \n  EXT BORDER_PAD_FC_19  < 170 \n  EXT BORDER_PAD_FC_20  < 170 \n  EXT BORDER_PAD_FC_21  < 170 \n  EXT BORDER_PAD_FC_22  < 170 \n  EXT BORDER_PAD_FC_23  < 170 \n  EXT BORDER_PAD_FC_24  < 170 \n  EXT BORDER_PAD_FC_25  < 170 \n  EXT BORDER_PAD_FC_26  < 170 \n  EXT BORDER_PAD_FC_27  < 170 \n  EXT BORDER_PAD_FC_28  < 170 \n  EXT BORDER_PAD_FC_29  < 170 \n  EXT BORDER_PAD_FC_30  < 170 \n \n   \n    ']

['RBP4_B_FlipChip_S_STDLC', '@ Rule BP4 (Device Class FlipChip_S_STDLC) : Manhattan pitch (B) between pads from different rows >= 160um\n  INT (PAD_FC_RING_1 NOT ENCLOSE EXTPAD_FC_1 ) < 160\n  INT (PAD_FC_RING_2 NOT ENCLOSE EXTPAD_FC_2 ) < 160\n  INT (PAD_FC_RING_3 NOT ENCLOSE EXTPAD_FC_3 ) < 160\n  INT (PAD_FC_RING_4 NOT ENCLOSE EXTPAD_FC_4 ) < 160\n  INT (PAD_FC_RING_5 NOT ENCLOSE EXTPAD_FC_5 ) < 160\n  INT (PAD_FC_RING_6 NOT ENCLOSE EXTPAD_FC_6 ) < 160\n  INT (PAD_FC_RING_7 NOT ENCLOSE EXTPAD_FC_7 ) < 160\n  INT (PAD_FC_RING_8 NOT ENCLOSE EXTPAD_FC_8 ) < 160\n  INT (PAD_FC_RING_9 NOT ENCLOSE EXTPAD_FC_9 ) < 160\n  INT (PAD_FC_RING_10 NOT ENCLOSE EXTPAD_FC_10 ) < 160\n  INT (PAD_FC_RING_11 NOT ENCLOSE EXTPAD_FC_11 ) < 160\n  INT (PAD_FC_RING_12 NOT ENCLOSE EXTPAD_FC_12 ) < 160\n  INT (PAD_FC_RING_13 NOT ENCLOSE EXTPAD_FC_13 ) < 160\n  INT (PAD_FC_RING_14 NOT ENCLOSE EXTPAD_FC_14 ) < 160\n  INT (PAD_FC_RING_15 NOT ENCLOSE EXTPAD_FC_15 ) < 160\n  INT (PAD_FC_RING_16 NOT ENCLOSE EXTPAD_FC_16 ) < 160\n  INT (PAD_FC_RING_17 NOT ENCLOSE EXTPAD_FC_17 ) < 160\n  INT (PAD_FC_RING_18 NOT ENCLOSE EXTPAD_FC_18 ) < 160\n  INT (PAD_FC_RING_19 NOT ENCLOSE EXTPAD_FC_19 ) < 160\n  INT (PAD_FC_RING_20 NOT ENCLOSE EXTPAD_FC_20 ) < 160\n  INT (PAD_FC_RING_21 NOT ENCLOSE EXTPAD_FC_21 ) < 160\n  INT (PAD_FC_RING_22 NOT ENCLOSE EXTPAD_FC_22 ) < 160\n  INT (PAD_FC_RING_23 NOT ENCLOSE EXTPAD_FC_23 ) < 160\n  INT (PAD_FC_RING_24 NOT ENCLOSE EXTPAD_FC_24 ) < 160\n  INT (PAD_FC_RING_25 NOT ENCLOSE EXTPAD_FC_25 ) < 160\n  INT (PAD_FC_RING_26 NOT ENCLOSE EXTPAD_FC_26 ) < 160\n  INT (PAD_FC_RING_27 NOT ENCLOSE EXTPAD_FC_27 ) < 160\n  INT (PAD_FC_RING_28 NOT ENCLOSE EXTPAD_FC_28 ) < 160\n  INT (PAD_FC_RING_29 NOT ENCLOSE EXTPAD_FC_29 ) < 160\n  INT (PAD_FC_RING_30 NOT ENCLOSE EXTPAD_FC_30 ) < 160\n    ']

['RBP6_FlipChip_S_STDLC', '@ Rule BP6 : Number of rows (min=max) for 2 rows staggered class : 2\n    COPY EXTPAD_FC_3    \n    ']

['RBP4_A_FlipChip_S_ADV', '@ Rule BP4 (Device Class FlipChip_S_ADV) : Manhattan pitch (A) between pads from same row >= 220um\n  EXT BORDER_PAD_FC_1  < 150 \n  EXT BORDER_PAD_FC_2  < 150 \n  EXT BORDER_PAD_FC_3  < 150 \n  EXT BORDER_PAD_FC_4  < 150 \n  EXT BORDER_PAD_FC_5  < 150 \n  EXT BORDER_PAD_FC_6  < 150 \n  EXT BORDER_PAD_FC_7  < 150 \n  EXT BORDER_PAD_FC_8  < 150 \n  EXT BORDER_PAD_FC_9  < 150 \n  EXT BORDER_PAD_FC_10  < 150 \n  EXT BORDER_PAD_FC_11  < 150 \n  EXT BORDER_PAD_FC_12  < 150 \n  EXT BORDER_PAD_FC_13  < 150 \n  EXT BORDER_PAD_FC_14  < 150 \n  EXT BORDER_PAD_FC_15  < 150 \n  EXT BORDER_PAD_FC_16  < 150 \n  EXT BORDER_PAD_FC_17  < 150 \n  EXT BORDER_PAD_FC_18  < 150 \n  EXT BORDER_PAD_FC_19  < 150 \n  EXT BORDER_PAD_FC_20  < 150 \n  EXT BORDER_PAD_FC_21  < 150 \n  EXT BORDER_PAD_FC_22  < 150 \n  EXT BORDER_PAD_FC_23  < 150 \n  EXT BORDER_PAD_FC_24  < 150 \n  EXT BORDER_PAD_FC_25  < 150 \n  EXT BORDER_PAD_FC_26  < 150 \n  EXT BORDER_PAD_FC_27  < 150 \n  EXT BORDER_PAD_FC_28  < 150 \n  EXT BORDER_PAD_FC_29  < 150 \n  EXT BORDER_PAD_FC_30  < 150 \n \n   \n    ']

['RBP4_B_FlipChip_S_ADV', '@ Rule BP4 (Device Class FlipChip_S_ADV) : Manhattan pitch (B) between pads from different rows >= 130um\n  INT (PAD_FC_RING_1 NOT ENCLOSE EXTPAD_FC_1 ) < 130\n  INT (PAD_FC_RING_2 NOT ENCLOSE EXTPAD_FC_2 ) < 130\n  INT (PAD_FC_RING_3 NOT ENCLOSE EXTPAD_FC_3 ) < 130\n  INT (PAD_FC_RING_4 NOT ENCLOSE EXTPAD_FC_4 ) < 130\n  INT (PAD_FC_RING_5 NOT ENCLOSE EXTPAD_FC_5 ) < 130\n  INT (PAD_FC_RING_6 NOT ENCLOSE EXTPAD_FC_6 ) < 130\n  INT (PAD_FC_RING_7 NOT ENCLOSE EXTPAD_FC_7 ) < 130\n  INT (PAD_FC_RING_8 NOT ENCLOSE EXTPAD_FC_8 ) < 130\n  INT (PAD_FC_RING_9 NOT ENCLOSE EXTPAD_FC_9 ) < 130\n  INT (PAD_FC_RING_10 NOT ENCLOSE EXTPAD_FC_10 ) < 130\n  INT (PAD_FC_RING_11 NOT ENCLOSE EXTPAD_FC_11 ) < 130\n  INT (PAD_FC_RING_12 NOT ENCLOSE EXTPAD_FC_12 ) < 130\n  INT (PAD_FC_RING_13 NOT ENCLOSE EXTPAD_FC_13 ) < 130\n  INT (PAD_FC_RING_14 NOT ENCLOSE EXTPAD_FC_14 ) < 130\n  INT (PAD_FC_RING_15 NOT ENCLOSE EXTPAD_FC_15 ) < 130\n  INT (PAD_FC_RING_16 NOT ENCLOSE EXTPAD_FC_16 ) < 130\n  INT (PAD_FC_RING_17 NOT ENCLOSE EXTPAD_FC_17 ) < 130\n  INT (PAD_FC_RING_18 NOT ENCLOSE EXTPAD_FC_18 ) < 130\n  INT (PAD_FC_RING_19 NOT ENCLOSE EXTPAD_FC_19 ) < 130\n  INT (PAD_FC_RING_20 NOT ENCLOSE EXTPAD_FC_20 ) < 130\n  INT (PAD_FC_RING_21 NOT ENCLOSE EXTPAD_FC_21 ) < 130\n  INT (PAD_FC_RING_22 NOT ENCLOSE EXTPAD_FC_22 ) < 130\n  INT (PAD_FC_RING_23 NOT ENCLOSE EXTPAD_FC_23 ) < 130\n  INT (PAD_FC_RING_24 NOT ENCLOSE EXTPAD_FC_24 ) < 130\n  INT (PAD_FC_RING_25 NOT ENCLOSE EXTPAD_FC_25 ) < 130\n  INT (PAD_FC_RING_26 NOT ENCLOSE EXTPAD_FC_26 ) < 130\n  INT (PAD_FC_RING_27 NOT ENCLOSE EXTPAD_FC_27 ) < 130\n  INT (PAD_FC_RING_28 NOT ENCLOSE EXTPAD_FC_28 ) < 130\n  INT (PAD_FC_RING_29 NOT ENCLOSE EXTPAD_FC_29 ) < 130\n  INT (PAD_FC_RING_30 NOT ENCLOSE EXTPAD_FC_30 ) < 130\n    ']

['RBP6_FlipChip_S_ADV', '@ Rule BP6 : Number of rows (min=max) for 2 rows staggered class : 2\n    COPY EXTPAD_FC_3    \n    ']

['RBP4_A_FlipChip_S_SP3', '@ Rule BP4 (Device Class FlipChip_S_SP3) : Manhattan pitch (A) between pads from same row >= 170um\n  EXT BORDER_PAD_FC_1  < 115 \n  EXT BORDER_PAD_FC_2  < 115 \n  EXT BORDER_PAD_FC_3  < 115 \n  EXT BORDER_PAD_FC_4  < 115 \n  EXT BORDER_PAD_FC_5  < 115 \n  EXT BORDER_PAD_FC_6  < 115 \n  EXT BORDER_PAD_FC_7  < 115 \n  EXT BORDER_PAD_FC_8  < 115 \n  EXT BORDER_PAD_FC_9  < 115 \n  EXT BORDER_PAD_FC_10  < 115 \n  EXT BORDER_PAD_FC_11  < 115 \n  EXT BORDER_PAD_FC_12  < 115 \n  EXT BORDER_PAD_FC_13  < 115 \n  EXT BORDER_PAD_FC_14  < 115 \n  EXT BORDER_PAD_FC_15  < 115 \n  EXT BORDER_PAD_FC_16  < 115 \n  EXT BORDER_PAD_FC_17  < 115 \n  EXT BORDER_PAD_FC_18  < 115 \n  EXT BORDER_PAD_FC_19  < 115 \n  EXT BORDER_PAD_FC_20  < 115 \n  EXT BORDER_PAD_FC_21  < 115 \n  EXT BORDER_PAD_FC_22  < 115 \n  EXT BORDER_PAD_FC_23  < 115 \n  EXT BORDER_PAD_FC_24  < 115 \n  EXT BORDER_PAD_FC_25  < 115 \n  EXT BORDER_PAD_FC_26  < 115 \n  EXT BORDER_PAD_FC_27  < 115 \n  EXT BORDER_PAD_FC_28  < 115 \n  EXT BORDER_PAD_FC_29  < 115 \n  EXT BORDER_PAD_FC_30  < 115 \n \n   \n    ']

['RBP4_B_FlipChip_S_SP3', '@ Rule BP4 (Device Class FlipChip_S_SP3) : Manhattan pitch (B) between pads from different rows >= 150um\n  INT (PAD_FC_RING_1 NOT ENCLOSE EXTPAD_FC_1 ) < 150\n  INT (PAD_FC_RING_2 NOT ENCLOSE EXTPAD_FC_2 ) < 150\n  INT (PAD_FC_RING_3 NOT ENCLOSE EXTPAD_FC_3 ) < 150\n  INT (PAD_FC_RING_4 NOT ENCLOSE EXTPAD_FC_4 ) < 150\n  INT (PAD_FC_RING_5 NOT ENCLOSE EXTPAD_FC_5 ) < 150\n  INT (PAD_FC_RING_6 NOT ENCLOSE EXTPAD_FC_6 ) < 150\n  INT (PAD_FC_RING_7 NOT ENCLOSE EXTPAD_FC_7 ) < 150\n  INT (PAD_FC_RING_8 NOT ENCLOSE EXTPAD_FC_8 ) < 150\n  INT (PAD_FC_RING_9 NOT ENCLOSE EXTPAD_FC_9 ) < 150\n  INT (PAD_FC_RING_10 NOT ENCLOSE EXTPAD_FC_10 ) < 150\n  INT (PAD_FC_RING_11 NOT ENCLOSE EXTPAD_FC_11 ) < 150\n  INT (PAD_FC_RING_12 NOT ENCLOSE EXTPAD_FC_12 ) < 150\n  INT (PAD_FC_RING_13 NOT ENCLOSE EXTPAD_FC_13 ) < 150\n  INT (PAD_FC_RING_14 NOT ENCLOSE EXTPAD_FC_14 ) < 150\n  INT (PAD_FC_RING_15 NOT ENCLOSE EXTPAD_FC_15 ) < 150\n  INT (PAD_FC_RING_16 NOT ENCLOSE EXTPAD_FC_16 ) < 150\n  INT (PAD_FC_RING_17 NOT ENCLOSE EXTPAD_FC_17 ) < 150\n  INT (PAD_FC_RING_18 NOT ENCLOSE EXTPAD_FC_18 ) < 150\n  INT (PAD_FC_RING_19 NOT ENCLOSE EXTPAD_FC_19 ) < 150\n  INT (PAD_FC_RING_20 NOT ENCLOSE EXTPAD_FC_20 ) < 150\n  INT (PAD_FC_RING_21 NOT ENCLOSE EXTPAD_FC_21 ) < 150\n  INT (PAD_FC_RING_22 NOT ENCLOSE EXTPAD_FC_22 ) < 150\n  INT (PAD_FC_RING_23 NOT ENCLOSE EXTPAD_FC_23 ) < 150\n  INT (PAD_FC_RING_24 NOT ENCLOSE EXTPAD_FC_24 ) < 150\n  INT (PAD_FC_RING_25 NOT ENCLOSE EXTPAD_FC_25 ) < 150\n  INT (PAD_FC_RING_26 NOT ENCLOSE EXTPAD_FC_26 ) < 150\n  INT (PAD_FC_RING_27 NOT ENCLOSE EXTPAD_FC_27 ) < 150\n  INT (PAD_FC_RING_28 NOT ENCLOSE EXTPAD_FC_28 ) < 150\n  INT (PAD_FC_RING_29 NOT ENCLOSE EXTPAD_FC_29 ) < 150\n  INT (PAD_FC_RING_30 NOT ENCLOSE EXTPAD_FC_30 ) < 150\n    ']

['RBP6_FlipChip_S_SP3', '@ Rule BP6 : Number of rows (min=max) for 2 rows staggered class : 2\n    COPY EXTPAD_FC_3    \n    ']

['RBP6_FlipChip_P_STD', '@ Rule BP6 : Number of rows (min=max) for peripheral class : 1\n    COPY EXTPAD_FC_2    \n    ']

['RBP6_FlipChip_P_ADV', '@ Rule BP6 : Number of rows (min=max) for peripheral class : 1\n    COPY EXTPAD_FC_2    \n    ']

['RBP6_FlipChip_P_SP3', '@ Rule BP6 : Number of rows (min=max) for peripheral class : 1\n    COPY EXTPAD_FC_2    \n    ']

['RBP6_FlipChip_P_SP5', '@ Rule BP6 : Number of rows (min=max) for peripheral class : 1\n    COPY EXTPAD_FC_2    \n    ']

['RBP6_FlipChip_P_SP6', '@ Rule BP6 : Number of rows (min=max) for peripheral class : 1\n    COPY EXTPAD_FC_2    \n    ']

['//RBPCorners', '@ Rule BPCorners : Corner Bump Should be avoided : Minimum distance from passivation opening center to internal edge of seal ring is 250um\n//      COPY CORNER_PAD_FC \n//']

['SR.R.2', '@ Rule SR.R.2: The die seal ring must be a continuous ring around the entire chip consisting of 2 rings on all metals with 3 rings of CO and all vias (2 on inner, 1 on the outer metal). The outer metal ring is covered by CB. The die seal ring must be covered with MKR;sealring.\n    NOT DONUT CO_SR\n    NOT DONUT VIA1_SR\n    NOT DONUT VIA2_SR\n    NOT DONUT VIA3_SR\n    NOT DONUT VIA4_SR\n    NOT DONUT VIA5_SR\n    NOT DONUT VIA6_SR\n    NOT DONUT SEALRING_TC\n    SEALRING_TC INTERACT OD_SEALRING !=2\n    SEALRING_TC INTERACT M1_SEALRING !=2\n    SEALRING_TC INTERACT M1_SEALRING !=2\n    SEALRING_TC INTERACT M2_SEALRING !=2\n    SEALRING_TC INTERACT M3_SEALRING !=2\n    SEALRING_TC INTERACT M4_SEALRING !=2\n    SEALRING_TC INTERACT M5_SEALRING !=2\n    SEALRING_TC INTERACT M6_SEALRING !=2\n    SEALRING_TC INTERACT M7_SEALRING !=2\n    CRACK_RING = M1i INTERACT CB_SEALRING\n    CRACK_RING INTERACT CO_SR !=1\n    CRACK_RING INTERACT VIA1_SR !=1\n    CRACK_RING INTERACT VIA2_SR !=1\n    CRACK_RING INTERACT VIA3_SR !=1\n    CRACK_RING INTERACT VIA4_SR !=1\n    CRACK_RING INTERACT VIA5_SR !=1\n    CRACK_RING INTERACT VIA6_SR !=1\n    MGS_RING = M1i NOT INTERACT CB_SEALRING\n    MGS_RING INTERACT CO_SR !=2\n    MGS_RING INTERACT VIA1_SR !=2\n    MGS_RING INTERACT VIA2_SR !=2\n    MGS_RING INTERACT VIA3_SR !=2\n    MGS_RING INTERACT VIA4_SR !=2\n    MGS_RING INTERACT VIA5_SR !=2\n    MGS_RING INTERACT VIA6_SR !=2\n']

['SR.D.1', '@ Rule SR.D.1: Distance of die seal ring Metal to any NW, DNW, unrelated PO, NP or any dummy (these shapes not allowed under MKR;sealring). Metal Space within MKR;sealring. Space of Metal inside MKR;sealring to other metal.: 3.000\n    X1 = EXT M1 M1_SEALRING < 3.000 ABUT >0<90 SINGULAR OPPOSITE REGION\n    X1 NOT SEALRING_TC\n    X2 = EXT M2 M2_SEALRING < 3.000 ABUT >0<90 SINGULAR OPPOSITE REGION\n    X2 NOT SEALRING_TC\n    X3 = EXT M3 M3_SEALRING < 3.000 ABUT >0<90 SINGULAR OPPOSITE REGION\n    X3 NOT SEALRING_TC\n    X4 = EXT M4 M4_SEALRING < 3.000 ABUT >0<90 SINGULAR OPPOSITE REGION\n    X4 NOT SEALRING_TC\n    X5 = EXT M5 M5_SEALRING < 3.000 ABUT >0<90 SINGULAR OPPOSITE REGION\n    X5 NOT SEALRING_TC\n    X6 = EXT M6 M6_SEALRING < 3.000 ABUT >0<90 SINGULAR OPPOSITE REGION\n    X6 NOT SEALRING_TC\n    X7 = EXT M7 M7_SEALRING < 3.000 ABUT >0<90 SINGULAR OPPOSITE REGION\n    X7 NOT SEALRING_TC\n    XOD = EXT OD M1_SEALRING < 3.000 ABUT >0<90 SINGULAR OPPOSITE REGION\n    XOD NOT SEALRING_TC\n    XNWEL = EXT NWEL M1_SEALRING < 3.000 ABUT >0<90 SINGULAR OPPOSITE INSIDE ALSO REGION\n    XNWEL NOT SEALRING_TC\n    XDNWEL = EXT DNW M1_SEALRING < 3.000 ABUT >0<90 SINGULAR OPPOSITE INSIDE ALSO REGION\n    XDNWEL NOT SEALRING_TC\n    XPOLY = EXT POLY M1_SEALRING < 3.000 ABUT >0<90 SINGULAR OPPOSITE INSIDE ALSO REGION\n    XPOLY NOT SEALRING_TC\n    XNP = EXT NP M1_SEALRING < 3.000 ABUT >0<90 SINGULAR OPPOSITE INSIDE ALSO REGION\n    XNP NOT SEALRING_TC\n']

['SR.D.2', '@ Rule SR.D.2: CB Distance to metal of inner metal ring: 2.000\n    EXT M1_MGS CB < 2.000 ABUT >0<90 SINGULAR OPPOSITE REGION\n    EXT M2_MGS CB < 2.000 ABUT >0<90 SINGULAR OPPOSITE REGION\n    EXT M3_MGS CB < 2.000 ABUT >0<90 SINGULAR OPPOSITE REGION\n    EXT M4_MGS CB < 2.000 ABUT >0<90 SINGULAR OPPOSITE REGION\n    EXT M5_MGS CB < 2.000 ABUT >0<90 SINGULAR OPPOSITE REGION\n    EXT M6_MGS CB < 2.000 ABUT >0<90 SINGULAR OPPOSITE REGION\n    EXT M7_MGS CB < 2.000 ABUT >0<90 SINGULAR OPPOSITE REGION\n']

['SR.EN.4', '@ Rule SR.EN.4: MKR;sealring Enclosure of CB: 1.000\n    X = HOLES CB_SEALRING\n    Y = SEALRING_TC NOT X\n    Y WITH WIDTH < 5\n    Y WITH WIDTH > 5\n']

['SR.W.4', '@ Rule SR.W.4: VIAn Width in seal ring (min=max width of continuous VIAn rings): 0.280\n    VIA5_SR WITH WIDTH < 0.280\n    VIA5_SR WITH WIDTH > 0.2872\n    VIA6_SR WITH WIDTH < 0.280\n    VIA6_SR WITH WIDTH > 0.2872\n']

['SR.W.5', '@ Rule SR.W.5: VIAx Width in seal ring (min=max width of continuous VIAx rings): 0.130\n    VIA1_SR WITH WIDTH < 0.130\n    VIA1_SR WITH WIDTH > 0.1372\n    VIA2_SR WITH WIDTH < 0.130\n    VIA2_SR WITH WIDTH > 0.1372\n    VIA3_SR WITH WIDTH < 0.130\n    VIA3_SR WITH WIDTH > 0.1372\n    VIA4_SR WITH WIDTH < 0.130\n    VIA4_SR WITH WIDTH > 0.1372\n']

['SR.W.6', '@ Rule SR.W.6: CO Width in seal ring (min=max width of continuous CO rings): 0.120\n    CO_SR WITH WIDTH < 0.120\n    CO_SR WITH WIDTH > 0.1272\n']

['SR.W.7', '@ Rule SR.W.7: CB Width in die seal ring (min=max width of continuous CB rings): 4.000\n    CB_SEALRING WITH WIDTH < 4.000\n    CB_SEALRING WITH WIDTH > 4.0072\n']

['SR.S.1', '@ Rule SR.S.1: VIAn Space in die seal ring (space between continuous VIAn rings in inner metal ring) : 1.120\n    X6 = M6_MGS NOT VIA5_SR\n    Y6 = X6 TOUCH  VIA5_SR == 2\n    Y6 WITH WIDTH < 1.1092\n    Y6 WITH WIDTH > 1.1236\n    X7 = M7_MGS NOT VIA6_SR\n    Y7 = X7 TOUCH  VIA6_SR == 2\n    Y7 WITH WIDTH < 1.1092\n    Y7 WITH WIDTH > 1.1236\n']

['SR.S.4', '@ Rule SR.S.4: Metal Space in die seal ring (space between inner and outer metal ring): 3.000\n    EXT M1_CRACK M1_MGS < 3.000 ABUT <90 SINGULAR\n    EXT M2_CRACK M2_MGS < 3.000 ABUT <90 SINGULAR\n    EXT M3_CRACK M3_MGS < 3.000 ABUT <90 SINGULAR\n    EXT M4_CRACK M4_MGS < 3.000 ABUT <90 SINGULAR\n    EXT M5_CRACK M5_MGS < 3.000 ABUT <90 SINGULAR\n    EXT M6_CRACK M6_MGS < 3.000 ABUT <90 SINGULAR\n    EXT M7_CRACK M7_MGS < 3.000 ABUT <90 SINGULAR\n']

['SR.S.2', '@ Rule SR.S.2: VIAx Space in die seal ring (space between continuous VIAx rings in inner metal ring): 1.270\n    X1 = M2_MGS NOT VIA1_SR\n    Y1 = X1 TOUCH  VIA1_SR == 2\n    Y1 WITH WIDTH < 1.2592\n    Y1 WITH WIDTH > 1.2736\n    X2 = M3_MGS NOT VIA2_SR\n    Y2 = X2 TOUCH  VIA2_SR == 2\n    Y2 WITH WIDTH < 1.2592\n    Y2 WITH WIDTH > 1.2736\n    X3 = M4_MGS NOT VIA3_SR\n    Y3 = X3 TOUCH  VIA3_SR == 2\n    Y3 WITH WIDTH < 1.2592\n    Y3 WITH WIDTH > 1.2736\n    X4 = M5_MGS NOT VIA4_SR\n    Y4 = X4 TOUCH  VIA4_SR == 2\n    Y4 WITH WIDTH < 1.2592\n    Y4 WITH WIDTH > 1.2736\n']

['SR.S.3', '@ Rule SR.S.3: CO Space in die seal ring (space between continuous CO rings in inner metal ring): 1.280\n    X = M1_MGS NOT CO_SR\n    Y = X TOUCH CO_SR == 2\n    Y WITH WIDTH < 1.2692\n    Y WITH WIDTH > 1.2836\n']

['SR.EN.1', '@ Rule SR.EN.1: Metal Enclosure of VIAn (continuous ring): 0.360\n    ENC VIA5_SR M5_SEALRING < 0.3564 ABUT <90 SINGULAR OUTSIDE ALSO\n    ENC VIA6_SR M6_SEALRING < 0.3564 ABUT <90 SINGULAR OUTSIDE ALSO\n']

['SR.EN.2', '@ Rule SR.EN.2: Metal Enclosure of VIAx (continuous ring): 0.435\n    ENC VIA1_SR M1_SEALRING < 0.435 ABUT <90 ANGLED ==0 REGION SINGULAR OUTSIDE ALSO\n    ENC VIA2_SR M2_SEALRING < 0.435 ABUT <90 ANGLED ==0 REGION SINGULAR OUTSIDE ALSO\n    ENC VIA3_SR M3_SEALRING < 0.435 ABUT <90 ANGLED ==0 REGION SINGULAR OUTSIDE ALSO\n    ENC VIA4_SR M4_SEALRING < 0.435 ABUT <90 ANGLED ==0 REGION SINGULAR OUTSIDE ALSO\n\n    ENC VIA1_SR M1_SEALRING < 0.4313 ABUT <90 SINGULAR ANGLED ==2 REGION OUTSIDE ALSO\n    ENC VIA2_SR M2_SEALRING < 0.4313 ABUT <90 SINGULAR ANGLED ==2 REGION OUTSIDE ALSO\n    ENC VIA3_SR M3_SEALRING < 0.4313 ABUT <90 SINGULAR ANGLED ==2 REGION OUTSIDE ALSO\n    ENC VIA4_SR M4_SEALRING < 0.4313 ABUT <90 SINGULAR ANGLED ==2 REGION OUTSIDE ALSO\n']

['SR.EN.3', '@ Rule SR.EN.3: M1 Enclosure of CO (continuous ring): 0.440\n    ENC CO_SR M5i < 0.4364 ABUT <90 SINGULAR OUTSIDE ALSO\n']

['SR.L.1', '@ Rule SR.L.1: Die seal ring corner exclusion length (only sealring, corner-L and stress relief pattern are allowed inside the zone defined by MKR;sealring): 70.00\n    A = ANGLE SEALRING_TC == 45\n    B = EXPAND EDGE  A INSIDE BY 55 EXTEND BY 18.4\n    C = B AND ((HOLES SEALRING_TC) OR SEALRING_TC)\n    D = ANGLE C !=45\n    LENGTH D < 70.00\n']

['SR.L.2', '@ Rule SR.L.2: Die seal ring metal corner length (corner-L placed in triangle outside the sealring metal): 30.00\n    A = ANGLE M7_SEALRING == 45\n    B = COINCIDENT EDGE A (RNGX_M_2_SR OR (HOLES RNGX_M_2_SR)) \n    C = EXPAND EDGE B OUTSIDE BY 24 EXTEND BY 4  \n        D = ANGLE (C AND SEALRING_TC)!=45\n    LENGTH D < 30.00\n']

['RSR.R.2', '@ Rule RSR.R.2: The die seal ring must be a continuous ring around the entire chip consisting of 2 rings on all metals with 3 rings of CO and all vias (2 on inner, 1 on the outer metal). The outer metal ring is covered by CB;via, AP and NITRIDE. The die seal ring must be covered with MKR;sealring.\n    @ This DRC error is flagging because the old-sealring structure is used here.\n    @ Please replace it by generating back the latest sealring generator part of this DK so that DRC and sealring will be thus fully in-line.\n    NOT DONUT CO_SR_MZ\n    NOT DONUT VIA1_SR_MZ\n    NOT DONUT VIA2_SR_MZ\n    NOT DONUT VIA3_SR_MZ\n    NOT DONUT VIA4_SR_MZ\n    NOT DONUT VIA5_SR_MZ\n    NOT DONUT VIA6_SR_MZ\n    NOT DONUT SEALRING_TC_MZ\n    SEALRING_TC_MZ INTERACT OD_SEALRING_MZ !=2\n    SEALRING_TC_MZ INTERACT M1_SEALRING_MZ !=2\n    SEALRING_TC_MZ INTERACT M2_SEALRING_MZ !=2\n    SEALRING_TC_MZ INTERACT M3_SEALRING_MZ !=2\n    SEALRING_TC_MZ INTERACT M4_SEALRING_MZ !=2\n    SEALRING_TC_MZ INTERACT M5_SEALRING_MZ !=2\n    SEALRING_TC_MZ INTERACT M6_SEALRING_MZ !=2\n    SEALRING_TC_MZ INTERACT M7_SEALRING_MZ !=2\n    CRACK_RING = M1i INTERACT CB_via_SEALRING_MZ\n    CRACK_RING INTERACT CO_SR_MZ !=1\n    CRACK_RING INTERACT VIA1_SR_MZ !=1\n    CRACK_RING INTERACT VIA2_SR_MZ !=1\n    CRACK_RING INTERACT VIA3_SR_MZ !=1\n    CRACK_RING INTERACT VIA4_SR_MZ !=1\n    CRACK_RING INTERACT VIA5_SR_MZ !=1\n    CRACK_RING INTERACT VIA6_SR_MZ !=1\n    MGS_RING = M1i NOT INTERACT CB_via_SEALRING_MZ\n    MGS_RING INTERACT CO_SR_MZ !=2\n    MGS_RING INTERACT VIA1_SR_MZ !=2\n    MGS_RING INTERACT VIA2_SR_MZ !=2\n    MGS_RING INTERACT VIA3_SR_MZ !=2\n    MGS_RING INTERACT VIA4_SR_MZ !=2\n    MGS_RING INTERACT VIA5_SR_MZ !=2\n    MGS_RING INTERACT VIA6_SR_MZ !=2\n']

['RSR.R.3', '@ Rule RSR.R.3: NITRIDE is drawn line-on-line with CB;via\n    A = NITRIDE_SEALRING_MZ AND CB_via_SEALRING_MZ\n    (CB_via_SEALRING_MZ INTERACT NITRIDE_SEALRING_MZ) NOT A\n    NITRIDE_SEALRING_MZ NOT A\n']

['RSR.W.4', '@ Rule RSR.W.4: VIAn Width in seal ring (min=max width of continuous VIAn rings): 0.280\n    VIA5_SR_MZ WITH WIDTH < 0.280\n    VIA5_SR_MZ WITH WIDTH > 0.280+2*Accuracy\n    VIA6_SR_MZ WITH WIDTH < 0.280\n    VIA6_SR_MZ WITH WIDTH > 0.280+2*Accuracy\n']

['RSR.W.5', '@ Rule RSR.W.5: VIAx Width in seal ring (min=max width of continuous VIAx rings): 0.130\n    VIA1_SR_MZ WITH WIDTH < 0.130\n    VIA1_SR_MZ WITH WIDTH > 0.130+2*Accuracy    \n    VIA2_SR_MZ WITH WIDTH < 0.130\n    VIA2_SR_MZ WITH WIDTH > 0.130+2*Accuracy    \n    VIA3_SR_MZ WITH WIDTH < 0.130\n    VIA3_SR_MZ WITH WIDTH > 0.130+2*Accuracy    \n    VIA4_SR_MZ WITH WIDTH < 0.130\n    VIA4_SR_MZ WITH WIDTH > 0.130+2*Accuracy    \n']

['RSR.W.6', '@ Rule RSR.W.6: CO Width in seal ring (min=max width of continuous CO rings): 0.120\n    CO_SR_MZ WITH WIDTH < 0.120\n    CO_SR_MZ WITH WIDTH > 0.120+2*Accuracy    \n']

['RSR.W.7', '@ Rule RSR.W.7: CB;via and NITRIDE Width in die seal ring (min=max width of continuous CB;via and NITRIDE rings, except at corners): 3.000\n    (CB_via_SEALRING_MZ AND NITRIDE_SEALRING_MZ) WITH WIDTH < 3.000\n    CORNERS_SR_CB = HOLES CB_via_SEALRING_MZ INNER <= 6000 \n    CB_more_width = (CB_via_SEALRING_MZ AND NITRIDE_SEALRING_MZ) WITH WIDTH > 3.000+2*Accuracy\n    CB_more_width NOT INTERACT CORNERS_SR_CB\n    (CB_via_SEALRING_MZ AND NITRIDE_SEALRING_MZ) INTERACT CB_more_width !=8 \n']

['RSR.W.8', '@ Rule RSR.W.8: AP Width in die seal ring (min=max width of continuous AP rings, except at corners): 5.000\n    AP_SEALRING_MZ WITH WIDTH < 5.000\n    CORNERS_SR_AP = HOLES AP_SEALRING_MZ INNER <= 6000 \n    AP_more_width = AP_SEALRING_MZ WITH WIDTH > 5.000+2*Accuracy\n    AP_more_width NOT INTERACT CORNERS_SR_AP\n    AP_SEALRING_MZ INTERACT AP_more_width !=8 \n']

['RSR.S.1', '@ Rule RSR.S.1: VIAn Space in die seal ring (space between continuous VIAn rings in inner metal ring): 1.120\n    EXT VIA5_SR_MZ < 1.115 ABUT < 90 SINGULAR\n    EXT VIA6_SR_MZ < 1.115 ABUT < 90 SINGULAR\n']

['RSR.S.2', '@ Rule RSR.S.2: VIAx Space in die seal ring (space between continuous VIAx rings in inner metal ring): 1.270\n    EXT VIA1_SR_MZ < 1.265 ABUT < 90 SINGULAR\n    EXT VIA2_SR_MZ < 1.265 ABUT < 90 SINGULAR\n    EXT VIA3_SR_MZ < 1.265 ABUT < 90 SINGULAR\n    EXT VIA4_SR_MZ < 1.265 ABUT < 90 SINGULAR\n']

['RSR.S.3', '@ Rule RSR.S.3: CO Space in die seal ring (space between continuous CO rings in inner metal ring): 1.280\n    EXT CO_SR_MZ < 1.275 ABUT < 90 SINGULAR\n']

['RSR.S.4', '@ Rule RSR.S.4: Metal Space in die seal ring (space between inner and outer metal ring): 3.000\n    EXT M1_CRACK_MZ M1_MGS_MZ < 3.000 ABUT < 90 SINGULAR\n    EXT M2_CRACK_MZ M2_MGS_MZ < 3.000 ABUT < 90 SINGULAR\n    EXT M3_CRACK_MZ M3_MGS_MZ < 3.000 ABUT < 90 SINGULAR\n    EXT M4_CRACK_MZ M4_MGS_MZ < 3.000 ABUT < 90 SINGULAR\n    EXT M5_CRACK_MZ M5_MGS_MZ < 3.000 ABUT < 90 SINGULAR\n    EXT M6_CRACK_MZ M6_MGS_MZ < 3.000 ABUT < 90 SINGULAR\n    EXT M7_CRACK_MZ M7_MGS_MZ < 3.000 ABUT < 90 SINGULAR\n']

['RSR.D.1', '@ Rule RSR.D.1: Distance of die seal ring Metal to any NW, DNW, unrelated PO, NP or any dummy (these shapes not allowed under MKR;sealring). Metal Space within MKR;sealring. Space of Metal inside MKR;sealring to other metal.: 3.000\n    //space to unrelated metal:\n    EXT (M1 NOT SEALRING_TC_MZ) M1_SEALRING_MZ < 3.000 ABUT >0<90 SINGULAR\n    EXT (M2 NOT SEALRING_TC_MZ) M2_SEALRING_MZ < 3.000 ABUT >0<90 SINGULAR\n    EXT (M3 NOT SEALRING_TC_MZ) M3_SEALRING_MZ < 3.000 ABUT >0<90 SINGULAR\n    EXT (M4 NOT SEALRING_TC_MZ) M4_SEALRING_MZ < 3.000 ABUT >0<90 SINGULAR\n    EXT (M5 NOT SEALRING_TC_MZ) M5_SEALRING_MZ < 3.000 ABUT >0<90 SINGULAR\n    EXT (M6 NOT SEALRING_TC_MZ) M6_SEALRING_MZ < 3.000 ABUT >0<90 SINGULAR\n    EXT (M7 NOT SEALRING_TC_MZ) M7_SEALRING_MZ < 3.000 ABUT >0<90 SINGULAR\n    EXT (ALUCAP NOT SEALRING_TC_MZ) AP_SEALRING_MZ < 3.000 ABUT >0<90 SINGULAR\n    //space to unrelated metal inside MKR,sealring : detected as not donut, as opposite to the ring.\n    STRESS_RP = INSIDE (PP AND ((ENCLOSE (HOLES (DONUT OD >1)INNER) POLY == 1) OR (DONUT OD >1))) SEALRING_TC_MZ \n\n    OD_SEALRING_MZ NOT ((DONUT OD_SEALRING_MZ) OR STRESS_RP) \n    M1_SEALRING_MZ NOT ((DONUT M1_SEALRING_MZ) OR STRESS_RP)\n    M2_SEALRING_MZ NOT ((DONUT M2_SEALRING_MZ) OR STRESS_RP)\n    M3_SEALRING_MZ NOT ((DONUT M3_SEALRING_MZ) OR STRESS_RP)\n    M4_SEALRING_MZ NOT ((DONUT M4_SEALRING_MZ) OR STRESS_RP)\n    M5_SEALRING_MZ NOT ((DONUT M5_SEALRING_MZ) OR STRESS_RP)\n    M6_SEALRING_MZ NOT ((DONUT M6_SEALRING_MZ) OR STRESS_RP)\n    M7_SEALRING_MZ NOT ((DONUT M7_SEALRING_MZ) OR STRESS_RP)\n    AP_SEALRING_MZ NOT ((DONUT AP_SEALRING_MZ) OR STRESS_RP)\n    //Distance of seal ring metal to unrelated OD, PO:\n    XOD = EXT OD M1_SEALRING_MZ < 3.000 ABUT >0<90 SINGULAR OPPOSITE REGION\n    XOD NOT SEALRING_TC_MZ\n    XPO = EXT POLY M1_SEALRING_MZ < 3.000 ABUT >0<90 SINGULAR OPPOSITE REGION\n    XPO NOT SEALRING_TC_MZ    \n    \n    \n    //distance of seal ring metal to any NW, DNW, NP:\n    XNWEL = EXT NWEL M1_SEALRING_MZ < 3.000 ABUT >0<90 SINGULAR OPPOSITE INSIDE ALSO REGION\n    XNWEL NOT SEALRING_TC_MZ\n    XDNWEL = EXT DNW M1_SEALRING_MZ < 3.000 ABUT >0<90 SINGULAR OPPOSITE INSIDE ALSO REGION\n    XDNWEL NOT SEALRING_TC_MZ\n    XNP = EXT NP M1_SEALRING_MZ < 3.000 ABUT >0<90 SINGULAR OPPOSITE INSIDE ALSO REGION\n    XNP NOT SEALRING_TC_MZ\n    \n    //NW, DNW, PO, NP not allowed under MKR, sealring\n    NWEL AND SEALRING_TC_MZ\n    DNW AND SEALRING_TC_MZ\n    NP AND SEALRING_TC_MZ\n']

['RSR.D.2', '@ Rule RSR.D.2: CB;via Distance to metal of inner metal ring, except at corners: 2.000\n    EXT M1_MGS_MZ CB < 2.000 ABUT >0<90 SINGULAR OPPOSITE REGION ANGLED ==0\n    EXT M2_MGS_MZ CB < 2.000 ABUT >0<90 SINGULAR OPPOSITE REGION ANGLED ==0\n    EXT M3_MGS_MZ CB < 2.000 ABUT >0<90 SINGULAR OPPOSITE REGION ANGLED ==0\n    EXT M4_MGS_MZ CB < 2.000 ABUT >0<90 SINGULAR OPPOSITE REGION ANGLED ==0\n    EXT M5_MGS_MZ CB < 2.000 ABUT >0<90 SINGULAR OPPOSITE REGION ANGLED ==0\n    EXT M6_MGS_MZ CB < 2.000 ABUT >0<90 SINGULAR OPPOSITE REGION ANGLED ==0\n    EXT M7_MGS_MZ CB < 2.000 ABUT >0<90 SINGULAR OPPOSITE REGION ANGLED ==0\n']

['RSR.D.3', '@ Rule RSR.D.3: CB;via Distance to metal of inner metal ring at corners: 1.000\n    EXT M1_MGS_MZ CB < 1.000 ABUT >0<90 SINGULAR OPPOSITE REGION ANGLED ==2\n    EXT M2_MGS_MZ CB < 1.000 ABUT >0<90 SINGULAR OPPOSITE REGION ANGLED ==2\n    EXT M3_MGS_MZ CB < 1.000 ABUT >0<90 SINGULAR OPPOSITE REGION ANGLED ==2\n    EXT M4_MGS_MZ CB < 1.000 ABUT >0<90 SINGULAR OPPOSITE REGION ANGLED ==2\n    EXT M5_MGS_MZ CB < 1.000 ABUT >0<90 SINGULAR OPPOSITE REGION ANGLED ==2\n    EXT M6_MGS_MZ CB < 1.000 ABUT >0<90 SINGULAR OPPOSITE REGION ANGLED ==2\n    EXT M7_MGS_MZ CB < 1.000 ABUT >0<90 SINGULAR OPPOSITE REGION ANGLED ==2\n']

['RSR.EN.1', '@ Rule RSR.EN.1: Metal Enclosure of VIAn (continuous ring): 0.360\n    ENC VIA5_SR_MZ M6_SEALRING_MZ < 0.355 ABUT < 90 SINGULAR OUTSIDE ALSO\n    ENC VIA6_SR_MZ M7_SEALRING_MZ < 0.355 ABUT < 90 SINGULAR OUTSIDE ALSO\n']

['RSR.EN.2', '@ Rule RSR.EN.2: Metal Enclosure of VIAx (continuous ring): 0.435\n    ENC VIA1_SR_MZ M2_SEALRING_MZ < 0.43 ABUT < 90 SINGULAR OUTSIDE ALSO\n    ENC VIA2_SR_MZ M3_SEALRING_MZ < 0.43 ABUT < 90 SINGULAR OUTSIDE ALSO\n    ENC VIA3_SR_MZ M4_SEALRING_MZ < 0.43 ABUT < 90 SINGULAR OUTSIDE ALSO\n    ENC VIA4_SR_MZ M5_SEALRING_MZ < 0.43 ABUT < 90 SINGULAR OUTSIDE ALSO\n']

['RSR.EN.3', '@ Rule RSR.EN.3: M1 Enclosure of CO (continuous ring): 0.440\n    ENC CO_SR_MZ M1i < 0.435 ABUT < 90 SINGULAR OUTSIDE ALSO\n']

['RSR.EN.4', '@ Rule RSR.EN.4: MKR;sealring Enclosure of CB;via: 1.000\n    ENC CB_via_SEALRING_MZ SEALRING_TC_MZ < 1.000 ABUT < 90 SINGULAR OUTSIDE ALSO\n']

['RSR.EN.5', '@ Rule RSR.EN.5: AP enclosure of CB;via: 1.000\n    ENC CB_via_SEALRING_MZ AP_SEALRING_MZ < 1.000 ABUT < 90 SINGULAR OUTSIDE ALSO\n']

['RSR.L.1', '@ Rule RSR.L.1: Die seal ring corner exclusion length (only sealring, corner-L and stress relief pattern are allowed inside the zone defined by MKR;sealring): 70.00\n    A = ANGLE SEALRING_TC_MZ == 45\n    B = EXPAND EDGE  A INSIDE BY 55 EXTEND BY 18.4\n    C = B AND ((HOLES SEALRING_TC_MZ) OR SEALRING_TC_MZ)\n    D = ANGLE C !=45\n    LENGTH D < 70.00\n']

['GEN.MRC.1', '@ Rule GEN.MRC.1: Layers with purpose mask (dt 10) not to be drawn\n    COPY ALL_MASK\n']

['GEN.MRC.3', '@ Rule GEN.MRC.1: Layers with purpose cd (dt 32) not to be drawn\n    COPY FSIZE\n']

['GEN.MRC.2.1', '@ Rule GEN.MRC.2.1: Layers with purpose noprocessing (dt 31) must be covered by marker logo and marker sealring.\n    (NOSIZE NOT SEALRING_TC) NOT LOGO\n']

['GEN.MRC.2.2', '@ Rule GEN.MRC.2.2: noprocessing shape distance to any drawing shape (noprocessing shape are not allowed under drawing shape): 3.000\n    EXT ACTIVE_ng OD_dg < 3.000 ABUT <90 SINGULAR INSIDE ALSO\n    EXT DNW_ng DNW_dg < 3.000 ABUT <90 SINGULAR INSIDE ALSO\n    EXT NWEL_ng NWEL_dg < 3.000 ABUT <90 SINGULAR INSIDE ALSO\n    EXT ADHVTN_ng ADHVTN_dg < 3.000 ABUT <90 SINGULAR INSIDE ALSO\n    EXT ADHVTP_ng ADHVTP_dg < 3.000 ABUT <90 SINGULAR INSIDE ALSO\n    EXT OD2_33_ng OD2_33_dg < 3.000 ABUT <90 SINGULAR INSIDE ALSO\n    EXT OD2_25_ng OD2_25_dg < 3.000 ABUT <90 SINGULAR INSIDE ALSO\n    EXT VTL_N_ng VTL_N_dg < 3.000 ABUT <90 SINGULAR INSIDE ALSO\n    EXT VTL_P_ng VTL_P_dg < 3.000 ABUT <90 SINGULAR INSIDE ALSO\n    EXT NP_ng NP_dg < 3.000 ABUT <90 SINGULAR INSIDE ALSO\n    EXT PP_ng PP_dg < 3.000 ABUT <90 SINGULAR INSIDE ALSO\n    EXT RPOi_ng RPOi_dg < 3.000 ABUT <90 SINGULAR INSIDE ALSO\n    EXT PRESIST_0_ng PRESIST_0_dg < 3.000 ABUT <90 SINGULAR INSIDE ALSO\n    EXT POLY_ng POLY < 3.000 ABUT <90 SINGULAR INSIDE ALSO \n    EXT CONTACT_ng COi_dg < 3.000 ABUT <90 SINGULAR INSIDE ALSO\n    EXT ME1_ng M1_dg < 3.000 ABUT <90 SINGULAR INSIDE ALSO\n    EXT VI1_ng VIA1i_dg < 3.000 ABUT <90 SINGULAR INSIDE ALSO\n    EXT ME2_ng M2i_dg < 3.000 ABUT <90 SINGULAR INSIDE ALSO\n    EXT VI2_ng VIA2i_dg < 3.000 ABUT <90 SINGULAR INSIDE ALSO\n    EXT ME3_ng M3i_dg < 3.000 ABUT <90 SINGULAR INSIDE ALSO\n    EXT VI3_ng VIA3i_dg < 3.000 ABUT <90 SINGULAR INSIDE ALSO\n    EXT ME4_ng M4i_dg < 3.000 ABUT <90 SINGULAR INSIDE ALSO\n    EXT VI4_ng VIA4i_dg < 3.000 ABUT <90 SINGULAR INSIDE ALSO\n    EXT ME5_ng M5i_dg < 3.000 ABUT <90 SINGULAR INSIDE ALSO\n    EXT VI5_ng VIA5i_dg < 3.000 ABUT <90 SINGULAR INSIDE ALSO\n    EXT ME6_ng M6i_dg < 3.000 ABUT <90 SINGULAR INSIDE ALSO\n    EXT VI6_ng VIA6i_dg < 3.000 ABUT <90 SINGULAR INSIDE ALSO\n    EXT ME7_ng M7i_dg < 3.000 ABUT <90 SINGULAR INSIDE ALSO\n    EXT CB_ng CBi < 3.000 ABUT <90 SINGULAR INSIDE ALSO\n    (EXT ALUCAP_ng ALUCAP < 3.000 ABUT <90 SINGULAR INSIDE ALSO REGION ) NOT  SEALRING_TC_MZ\n    EXT ELEC1_ng ELEC1_dm < 3.000 ABUT <90 SINGULAR INSIDE ALSO\n    EXT ELEC2_ng ELEC2_dm < 3.000 ABUT <90 SINGULAR INSIDE ALSO\n    EXT BOTMIM_ng BOTMIM < 3.000 ABUT <90 SINGULAR INSIDE ALSO\n    EXT MKTOPMIM_ng MKTOPMIM < 3.000 ABUT <90 SINGULAR INSIDE ALSO    \n']

['GEN.MRC.4', '@ Rule GEN.MRC.4: Not supported layers: OD18, PSPO, CELLVT.\n    (((OD2_18_drg OR OD2_18_msk) OR OD2_18_dm) OR OD2_18_ng) OR OD2_18_gdr\n    COPY POLY_PSPO\n    CELLVT_dm OR CELLVT_gdr\n']

['CAD.DM.1', '@ Rule CAD.DM1.1: CO_dm layer interacting with OD_drawing layer.\n    CO_dm INTERACT OD_drg SINGULAR ALSO\n']

['CAD.DM.2', '@ Rule CAD.DM1.2: OD_dm layer interacting with CO_drawing layer.\n    OD_dm INTERACT COi_dg SINGULAR ALSO\n']

['CAD.DM.3', '@ Rule CAD.DM1.1: PO_dm layer interacting with OD_drawing layer.\n    POLYG_dm INTERACT OD_drg SINGULAR ALSO\n']

['CAD.DM.4', '@ Rule CAD.DM1.2: OD_dm layer interacting with PO_drawing layer.\n    OD_dm INTERACT POLYG_drg SINGULAR ALSO\n']

['OD.D.1', '@ Rule OD.D.1: Max space without OD or OD;dummy: 40.000\n    ACTSIZED = SIZE XALLACT BY 20\n    CHIP NOT ACTSIZED\n']

['OD.R.3', '@ Rule OD.R.3: Minimum OD + OD;dummy density over local 150um x 150um areas stepped in 75um increments: 0.2\n    DENSITY XALLACT < 0.2 WINDOW 150/Win_dev STEP 75/Step_dev INSIDE OF LAYER CHIP BACKUP PRINT OD.R.3.density\n    DENSITY XALLACT < 1 WINDOW 150/Win_dev STEP 75/Step_dev INSIDE OF LAYER CHIP BACKUP PRINT ONLY STAT_OD.R.3.density\n']

['OD.R.3.1', '@ Rule OD.R.3.1: Maximum OD + OD;dummy density over local 150um x 150um areas stepped in 75um increments. Rule applies if window contains any active OD (Source/Drain) that is not covered with OD2.: 0.8\n    DENSITY XALLACT ODc > 0.8 WINDOW 150/Win_dev STEP 75/Step_dev [AREA(XALLACT)/(AREA()*!!AREA(ODc))] INSIDE OF LAYER CHIP BACKUP PRINT OD.R.3.1.density\n']

['OD.R.3.2', '@ Rule OD.R.3.2: Maximum OD + OD;dummy density over local 150um x 150um areas stepped in 75um increments within OD2. Rule applies if all active OD (Source/Drain) within the window is covered with OD2.: 0.9\n    DENSITY XALLACT ODc > 0.9 WINDOW 150/Win_dev STEP 75/Step_dev [AREA(XALLACT)/(AREA()*!AREA(ODc))] INSIDE OF LAYER CHIP BACKUP PRINT OD.R.3.2.density\n']

['OD.R.2', '@ Rule OD.R.2: Minimum OD + OD;dummy density across full chip: 0.25\n    DENSITY XALLACT < 0.25 INSIDE OF LAYER CHIP PRINT OD.R.2.density\n']

['OD.R.2.1', '@ Rule OD.R.2.1: Maximum OD + OD;dummy density across full chip: 0.75\n    DENSITY XALLACT > 0.75 INSIDE OF LAYER CHIP PRINT OD.R.2.1.density\n']

['PO.R.1', '@ Rule PO.R.1: Min PO density across full chip after dummies insertion: 0.14\n    DENSITY POLY_DENS < 0.14 INSIDE OF LAYER CHIP PRINT PO.R.1.density\n    DENSITY POLY_DENS < 1 INSIDE OF LAYER CHIP PRINT ONLY STAT_PO.R.1.density\n']

['PO.R.2', '@ Rule PO.R.2: Max PO density across full chip after dummies insertion: 0.5\n    DENSITY POLY_DENS > 0.5 INSIDE OF LAYER CHIP PRINT PO.R.2.density\n']

['M1.R.2', '@ Rule M1.R.2: M1 density over local 100 um x 100 um areas stepped in 50um increments . Dummy patterns (M1;dummy and M1;dummy_O) are required to keep density > 15%. Exclusions from minimum density check: M1 under MKR;inddmy.: 0.15\n    EA_S = (SIZE INDDMYSIZE BY 100) AND CHIP  \n    A = DENSITY M1_MIN_DENS INDDMYSIZE < 0.15 WINDOW 100/(Win_edge*Win_dev) STEP 50/(Win_edge*Step_dev) [AREA(M1_MIN_DENS)/(AREA()-AREA(INDDMYSIZE))] INSIDE OF LAYER CHIP BACKUP PRINT M1.R.2.density \n    (A NOT INDDMYSIZE) NOT INSIDE EA_S    \n    B = DENSITY M1_MIN_DENS INDDMYSIZE < 0.15 WINDOW 100/(Win_edge*Win_dev) STEP 50/(Win_edge*Step_dev) [AREA(M1_MIN_DENS)/(AREA()-AREA(INDDMYSIZE))] INSIDE OF LAYER EA_S BACKUP PRINT M1.R.2.ea.density \n    (B NOT INDDMYSIZE) WITH WIDTH > 100/4\n    DENSITY M1_DENS < 1 WINDOW 100/(Win_edge*Win_dev) STEP 50/(Win_edge*Step_dev) INSIDE OF LAYER CHIP BACKUP PRINT ONLY STAT_M1.R.2.density \n']

['M1.R.2.1', '@ Rule M1.R.2.1: Maximum M1 density over local 100 um x 100 um areas stepped in 50um increments.:0.7\n    DENSITY M1_DENS  > 0.7 WINDOW 100/Win_dev STEP 50/Step_dev INSIDE OF LAYER CHIP BACKUP PRINT M1.R.2.1.density \n']

['M1.R.4', '@ Rule M1.R.4: M1 widths and spaces have to be chosen such that Maximum M1 density over local 20 um x 20 um areas stepped in 10 um increments cannot exceed this value: 0.9\n    DENSITY M1_DENS > 0.9 WINDOW 20/Win_dev STEP 10/Step_dev INSIDE OF LAYER CHIP BACKUP PRINT M1.R.4.density \n']

['M2.R.1', '@ Rule M2.R.1: Metal density over local 100 um x 100 um areas stepped in 50um increments. Dummy patterns (Mi;dummy and Mi;dummy_O) are required to keep density > 15%. Exclusions from minimum density check: Mx under MKR;inddmy.:0.15\n    EA_S = (SIZE INDDMYSIZE BY 100) AND CHIP \n    A = DENSITY M2_MIN_DENS INDDMYSIZE < 0.15 WINDOW 100/(Win_edge*Win_dev) STEP 50/(Win_edge*Step_dev) [AREA(M2_MIN_DENS)/(AREA()-AREA(INDDMYSIZE))] INSIDE OF LAYER CHIP BACKUP PRINT M2.R.1.density \n    (A NOT INDDMYSIZE) NOT INSIDE EA_S    \n    B = DENSITY M2_MIN_DENS INDDMYSIZE < 0.15 WINDOW 100/(Win_edge*Win_dev) STEP 50/(Win_edge*Step_dev) [AREA(M2_MIN_DENS)/(AREA()-AREA(INDDMYSIZE))] INSIDE OF LAYER EA_S BACKUP PRINT M2.R.1.ea.density \n    (B NOT INDDMYSIZE) WITH WIDTH > 100/4\n    DENSITY M2_DENS < 1 WINDOW 100/(Win_edge*Win_dev) STEP 50/(Win_edge*Step_dev) INSIDE OF LAYER CHIP BACKUP PRINT ONLY STAT_M2.R.1.density\n']

['M2.R.1.1', '@ Rule M2.R.1.1: Maximum Metal density over local 100 um x 100 um areas stepped in 50um increments.: 0.7\n    DENSITY M2_DENS  > 0.7 WINDOW 100/Win_dev STEP 50/Step_dev INSIDE OF LAYER CHIP BACKUP PRINT M2.R.1.1.density \n']

['M2.R.4', '@ Rule M2.R.4: Mi widths and spaces have to be chosen such that Maximum Mi density over local 20 um x 20 um areas stepped in 10 um increments cannot exceed this value: 0.9\n    DENSITY M2_DENS > 0.9  WINDOW 20/Win_dev STEP 10/Step_dev INSIDE OF LAYER CHIP BACKUP PRINT M2.R.4.density \n']

['M3.R.1', '@ Rule M3.R.1: Metal density over local 100 um x 100 um areas stepped in 50um increments. Dummy patterns (Mi;dummy and Mi;dummy_O) are required to keep density > 15%. Exclusions from minimum density check: Mx under MKR;inddmy.:0.15\n    EA_S = (SIZE INDDMYSIZE BY 100) AND CHIP \n    A = DENSITY M3_MIN_DENS INDDMYSIZE < 0.15 WINDOW 100/(Win_edge*Win_dev) STEP 50/(Win_edge*Step_dev) [AREA(M3_MIN_DENS)/(AREA()-AREA(INDDMYSIZE))] INSIDE OF LAYER CHIP BACKUP PRINT M3.R.1.density \n    (A NOT INDDMYSIZE) NOT INSIDE EA_S    \n    B = DENSITY M3_MIN_DENS INDDMYSIZE < 0.15 WINDOW 100/(Win_edge*Win_dev) STEP 50/(Win_edge*Step_dev) [AREA(M3_MIN_DENS)/(AREA()-AREA(INDDMYSIZE))] INSIDE OF LAYER EA_S BACKUP PRINT M3.R.1.ea.density \n    (B NOT INDDMYSIZE) WITH WIDTH > 100/4\n    DENSITY M3_DENS < 1 WINDOW 100/(Win_edge*Win_dev) STEP 50/(Win_edge*Step_dev) INSIDE OF LAYER CHIP BACKUP PRINT ONLY STAT_M3.R.1.density\n']

['M3.R.1.1', '@ Rule M3.R.1.1: Maximum Metal density over local 100 um x 100 um areas stepped in 50um increments.: 0.7\n    DENSITY M3_DENS  > 0.7 WINDOW 100/Win_dev STEP 50/Step_dev INSIDE OF LAYER CHIP BACKUP PRINT M3.R.1.1.density \n']

['M3.R.4', '@ Rule M3.R.4: Mi widths and spaces have to be chosen such that Maximum Mi density over local 20 um x 20 um areas stepped in 10 um increments cannot exceed this value: 0.9\n    DENSITY M3_DENS > 0.9  WINDOW 20/Win_dev STEP 10/Step_dev INSIDE OF LAYER CHIP BACKUP PRINT M3.R.4.density \n']

['M4.R.1', '@ Rule M4.R.1: Metal density over local 100 um x 100 um areas stepped in 50um increments. Dummy patterns (Mi;dummy and Mi;dummy_O) are required to keep density > 15%. Exclusions from minimum density check: Mx under MKR;inddmy.:0.15\n    EA_S = (SIZE INDDMYSIZE BY 100) AND CHIP \n    A = DENSITY M4_MIN_DENS INDDMYSIZE < 0.15 WINDOW 100/(Win_edge*Win_dev) STEP 50/(Win_edge*Step_dev) [AREA(M4_MIN_DENS)/(AREA()-AREA(INDDMYSIZE))] INSIDE OF LAYER CHIP BACKUP PRINT M4.R.1.density \n    (A NOT INDDMYSIZE) NOT INSIDE EA_S    \n    B = DENSITY M4_MIN_DENS INDDMYSIZE < 0.15 WINDOW 100/(Win_edge*Win_dev) STEP 50/(Win_edge*Step_dev) [AREA(M4_MIN_DENS)/(AREA()-AREA(INDDMYSIZE))] INSIDE OF LAYER EA_S BACKUP PRINT M4.R.1.ea.density \n    (B NOT INDDMYSIZE) WITH WIDTH > 100/4\n    DENSITY M4_DENS < 1 WINDOW 100/(Win_edge*Win_dev) STEP 50/(Win_edge*Step_dev) INSIDE OF LAYER CHIP BACKUP PRINT ONLY STAT_M4.R.1.density\n']

['M4.R.1.1', '@ Rule M4.R.1.1: Maximum Metal density over local 100 um x 100 um areas stepped in 50um increments.: 0.7\n    DENSITY M4_DENS  > 0.7 WINDOW 100/Win_dev STEP 50/Step_dev INSIDE OF LAYER CHIP BACKUP PRINT M4.R.1.1.density \n']

['M4.R.4', '@ Rule M4.R.4: Mi widths and spaces have to be chosen such that Maximum Mi density over local 20 um x 20 um areas stepped in 10 um increments cannot exceed this value: 0.9\n    DENSITY M4_DENS > 0.9  WINDOW 20/Win_dev STEP 10/Step_dev INSIDE OF LAYER CHIP BACKUP PRINT M4.R.4.density \n']

['M5.R.1', '@ Rule M5.R.1: Metal density over local 100 um x 100 um areas stepped in 50um increments. Dummy patterns (Mi;dummy and Mi;dummy_O) are required to keep density > 15%. Exclusions from minimum density check: Mx under MKR;inddmy.:0.15\n    EA_S = (SIZE INDDMYSIZE BY 100) AND CHIP \n    A = DENSITY M5_MIN_DENS INDDMYSIZE < 0.15 WINDOW 100/(Win_edge*Win_dev) STEP 50/(Win_edge*Step_dev) [AREA(M5_MIN_DENS)/(AREA()-AREA(INDDMYSIZE))] INSIDE OF LAYER CHIP BACKUP PRINT M5.R.1.density \n    (A NOT INDDMYSIZE) NOT INSIDE EA_S    \n    B = DENSITY M5_MIN_DENS INDDMYSIZE < 0.15 WINDOW 100/(Win_edge*Win_dev) STEP 50/(Win_edge*Step_dev) [AREA(M5_MIN_DENS)/(AREA()-AREA(INDDMYSIZE))] INSIDE OF LAYER EA_S BACKUP PRINT M5.R.1.ea.density \n    (B NOT INDDMYSIZE) WITH WIDTH > 100/4\n    DENSITY M5_DENS < 1 WINDOW 100/(Win_edge*Win_dev) STEP 50/(Win_edge*Step_dev) INSIDE OF LAYER CHIP BACKUP PRINT ONLY STAT_M5.R.1.density\n']

['M5.R.1.1', '@ Rule M5.R.1.1: Maximum Metal density over local 100 um x 100 um areas stepped in 50um increments.: 0.7\n    DENSITY M5_DENS  > 0.7 WINDOW 100/Win_dev STEP 50/Step_dev INSIDE OF LAYER CHIP BACKUP PRINT M5.R.1.1.density \n']

['M5.R.4', '@ Rule M5.R.4: Mi widths and spaces have to be chosen such that Maximum Mi density over local 20 um x 20 um areas stepped in 10 um increments cannot exceed this value: 0.9\n    DENSITY M5_DENS > 0.9  WINDOW 20/Win_dev STEP 10/Step_dev INSIDE OF LAYER CHIP BACKUP PRINT M5.R.4.density \n']

['M6.R.1', '@ Rule M6.R.1: Metal density over local 100 um x 100 um areas stepped in 50 um increments. Dummy patterns (Mi;dummy and Mi;dummy_O) are required to keep density > 20%. Exclusions from minimum density check: Mtop under BOTMIM, Mn under MKR;inddmy.: 0.2\n    EA_S = (SIZE INDDMYSIZE BY 100) AND CHIP \n    A = DENSITY M6_MIN_DENS INDDMYSIZE < 0.2 WINDOW 100/(Win_edge*Win_dev) STEP 50/(Win_edge*Step_dev) [AREA(M6_MIN_DENS)/(AREA()-AREA(INDDMYSIZE))] INSIDE OF LAYER CHIP BACKUP PRINT M6.R.1.density \n    (A NOT INDDMYSIZE) NOT INSIDE EA_S    \n    B = DENSITY M6_MIN_DENS INDDMYSIZE < 0.2 WINDOW 100/(Win_edge*Win_dev) STEP 50/(Win_edge*Step_dev) [AREA(M6_MIN_DENS)/(AREA()-AREA(INDDMYSIZE))] INSIDE OF LAYER EA_S BACKUP PRINT M6.R.1.ea.density \n    (B NOT INDDMYSIZE) WITH WIDTH > 100/4\n    DENSITY M6_DENS < 1 WINDOW 100/(Win_edge*Win_dev) STEP 50/(Win_edge*Step_dev) INSIDE OF LAYER CHIP BACKUP PRINT ONLY STAT_M6.R.1.density\n']

['M6.R.1.1', '@ Rule M6.R.1.1: Maximum Metal density over local 100 um x 100 um areas stepped in 50um increments. Exclusions from maximum density check: Mtop under CB, CB;via or LMARK. : 0.8\n    DENSITY M6_DENS > 0.8 WINDOW 100/Win_dev STEP 50/Step_dev INSIDE OF LAYER CHIP BACKUP PRINT M6.R.1.1.density \n']

['M6.R.4', '@ Rule M6.R.4: Mi widths and spaces have to be chosen such that Maximum Mi density over local 20 um x 20 um areas stepped in 10 um increments cannot exceed this value (Exclusions: Mtop under CB, CB;via or LMARK): 0.9\n    DENSITY M6_DENS > 0.9 WINDOW 20/Win_dev STEP 10/Step_dev INSIDE OF LAYER CHIP BACKUP PRINT M6.R.4.density \n']

['M6.W.2', '@ Rule M6.W.2: Maximum width (Exclusion: Mtop under CB, CB;via or LMARK): 12.00 \n    (SIZE M6 BY 6 UNDEROVER TRUNCATE 6) AND M6\n']

['M7.R.1', '@ Rule M7.R.1: Metal density over local 100 um x 100 um areas stepped in 50 um increments. Dummy patterns (Mi;dummy and Mi;dummy_O) are required to keep density > 20%. Exclusions from minimum density check: Mtop under BOTMIM, Mn under MKR;inddmy.: 0.2\n    EA_S = (SIZE BOT_OR_IND BY 100) AND CHIP \n    A = DENSITY M7_MIN_DENS BOT_OR_IND < 0.2 WINDOW 100/(Win_edge*Win_dev) STEP 50/(Win_edge*Step_dev) [AREA(M7_MIN_DENS)/(AREA()-AREA(BOT_OR_IND))] INSIDE OF LAYER CHIP BACKUP PRINT M7.R.1.density \n    (A NOT BOT_OR_IND) NOT INSIDE EA_S    \n    B = DENSITY M7_MIN_DENS BOT_OR_IND < 0.2 WINDOW 100/(Win_edge*Win_dev) STEP 50/(Win_edge*Step_dev) [AREA(M7_MIN_DENS)/(AREA()-AREA(BOT_OR_IND))] INSIDE OF LAYER EA_S BACKUP PRINT M7.R.1.ea.density \n    (B NOT BOT_OR_IND) WITH WIDTH > 100/4\n    DENSITY M7_DENS < 1 WINDOW 100/(Win_edge*Win_dev) STEP 50/(Win_edge*Step_dev) INSIDE OF LAYER CHIP BACKUP PRINT ONLY STAT_M7.R.1.density\n']

['M7.R.1.1', '@ Rule M7.R.1.1: Maximum Metal density over local 100 um x 100 um areas stepped in 50um increments. Exclusions from maximum density check: Mtop under CB, CB;via or LMARK. : 0.8\n    EA_S = (SIZE EA2 BY 100) AND CHIP \n    A = DENSITY M7_MAX_DENS EA2 > 0.8 WINDOW 100/Win_dev STEP 50/Step_dev [AREA(M7_MAX_DENS)/(AREA()-AREA(EA2))] INSIDE OF LAYER CHIP BACKUP PRINT M7.R.1.1.density \n    (A NOT EA2) NOT INSIDE EA_S    \n    B = DENSITY M7_MAX_DENS EA2 > 0.8 WINDOW 100/Win_dev STEP 50/Step_dev [AREA(M7_MAX_DENS)/(AREA()-AREA(EA2))] INSIDE OF LAYER EA_S BACKUP PRINT M7.R.1.1.ea.density \n    (B NOT EA2) WITH WIDTH > 100/4\n']

['M7.R.4', '@ Rule M7.R.4: Mi widths and spaces have to be chosen such that Maximum Mi density over local 20 um x 20 um areas stepped in 10 um increments cannot exceed this value (Exclusions: Mtop under CB, CB;via or LMARK): 0.9\n    EA_S = (SIZE EA2 BY 20) AND CHIP \n    A = DENSITY M7_MAX_DENS EA2 > 0.9 WINDOW 20/Win_dev STEP 10/Step_dev [AREA(M7_MAX_DENS)/(AREA()-AREA(EA2))] INSIDE OF LAYER CHIP BACKUP PRINT M7.R.4.density \n    (A NOT EA2) NOT INSIDE EA_S    \n    B = DENSITY M7_MAX_DENS EA2 > 0.9 WINDOW 20/Win_dev STEP 10/Step_dev [AREA(M7_MAX_DENS)/(AREA()-AREA(EA2))] INSIDE OF LAYER EA_S BACKUP PRINT M7.R.4.ea.density \n    (B NOT EA2) WITH WIDTH > 20/4\n']

['M7.W.2', '@ Rule M7.W.2: Maximum width (Exclusion: Mtop under CB, CB;via or LMARK): 12.00 \n    (SIZE (M7 NOT EA2) BY 6 UNDEROVER TRUNCATE 6) AND (M7 NOT EA2)\n']

['AP.R.2', '@ Rule AP.R.2: Minimum AP density after dummy insertion across full chip : 0.1\n    DENSITY ALUCAP_DENS < 0.1 INSIDE OF LAYER CHIP PRINT AP.R.2.density\n']

['AP.R.2.1', '@ Rule AP.R.2.1: Maximum AP density across full chip: 0.6\n    DENSITY ALUCAP_DENS > 0.6 INSIDE OF LAYER CHIP PRINT AP.R.2.1.density\n']

['DOD.W.1', '@ Rule DOD.W.1: Minimum OD;dummy Width: 0.500\n    INT (ACTIVE_dy NOT INTERACT LMARK) < 0.500 ABUT <90 SINGULAR REGION\n']

['DOD.W.2', '@ Rule DOD.W.2: Maximum OD;dummy Width: 5.000\n    WITH WIDTH (ACTIVE_dy NOT INTERACT LMARK) > 5.000\n']

['DOD.S.1', '@ Rule DOD.S.1: Minimum OD;dummy Space: 0.400\n    EXT ACTIVE_dy < 0.400 ABUT >0<90 SINGULAR\n']

['DOD.D.1', '@ Rule DOD.D.1: OD;dummy Distance to OD (not allowed to interact with OD): 0.600\n    EXT ACTIVE_dy OD < 0.600 ABUT <90 SINGULAR INSIDE ALSO\n']

['DOD.D.2', '@ Rule DOD.D.2: OD;dummy Distance to PO (not allowed to interact with PO): 0.600\n    EXT ACTIVE_dy POLY < 0.600 ABUT <90 SINGULAR INSIDE ALSO\n']

['DOD.D.3', '@ Rule DOD.D.3: OD;dummy Distance to NW/PW boundary (OD;dummy must not cross the NW/PW boundary): 0.600\n    ACTIVE_dy CUT NWEL\n    EXT ACTIVE_dy NWEL < 0.600 ABUT <90 SINGULAR\n    ENC ACTIVE_dy NWEL < 0.600 ABUT <90 SINGULAR\n']

['DOD.D.5', '@ Rule DOD.D.5: OD;dummy Distance to MKR;sealring (OD;dummy not allowed in sealring): 0.000\n    ACTIVE_dy AND SEALRING_TC\n']

['DOD.D.6', '@ Rule DOD.D.6: OD;dummy Distance to FW, POFUSE, and laser fuse alignment target (L-shape Mtop opening under LMARK) (OD;dummy not allowed under these shapes): 1.200 \n    EXT ACTIVE_dy FW < 1.200 ABUT <90 SINGULAR INSIDE ALSO\n    EXT ACTIVE_dy HOLE_LMARK < 1.200 ABUT <90 SINGULAR INSIDE ALSO \n    EXT ACTIVE_dy POFUSE < 1.200 ABUT <90 SINGULAR INSIDE ALSO\n']

['DOD.D.7', '@ Rule DOD.D.7: OD;dummy Distance to PO;dummy (not allowed to interact with each other): 0.300\n    EXT POLY_dy ACTIVE_dy < 0.300 ABUT <90 SINGULAR INSIDE ALSO\n']

['DPO.W.1', '@ Rule DPO.W.1: Minimum PO;dummy Width: 0.400\n    INT (POLY_dy NOT NWELFT) < 0.400 ABUT <90 SINGULAR REGION\n']

['DPO.W.2', '@ Rule DPO.W.2: Maximum PO;dummy Width: 5.000\n    WITH WIDTH (POLY_dy NOT NWELFT) > 5.000\n']

['DPO.S.1', '@ Rule DPO.S.1: Minimum PO;dummy Space: 0.300\n    EXT (POLY_dy NOT NWELFT) < 0.300 ABUT >0<90 SINGULAR REGION\n']

['DPO.D.1', '@ Rule DPO.D.1: PO;dummy Distance to OD (not allowed to interact with OD): 0.200\n    EXT POLY_dy OD < 0.200 ABUT <90 SINGULAR INSIDE ALSO\n']

['DPO.D.2', '@ Rule DPO.D.2: PO;dummy Distance to PO (not allowed to interact with PO): 0.500\n    EXT POLY_dy POLY < 0.500 ABUT <90 SINGULAR INSIDE ALSO\n']

['DPO.D.5', '@ Rule DPO.D.5: PO;dummy Distance to MKR;sealring (PO;dummy not allowed in sealring): 0.000\n    POLY_dy AND SEALRING_TC\n']

['DPO.D.6', '@ Rule DPO.D.6: PO;dummy Distance to FW, POFUSE, and laser fuse alignment target (L-shape Mtop opening under LMARK) (PO;dummy not allowed under these shapes): 1.200\n    EXT POLY_dy FW < 1.200 ABUT <90 SINGULAR INSIDE ALSO\n    EXT POLY_dy POFUSE < 1.200 ABUT <90 SINGULAR INSIDE ALSO\n    EXT POLY_dy HOLE_LMARK < 1.200 ABUT <90 SINGULAR INSIDE ALSO \n']

['DM1.W.1', '@ Rule DM1.W.1: Minimum M1;dummy Width: 0.320\n    INT ME1_dy < 0.320 ABUT >0<90 SINGULAR REGION\n']

['DM1.W.3', '@ Rule DM1.W.3: Maximum M1;dummy Width: 3.000\n    WITH WIDTH ME1_dy > 3.000\n']

['DM1.S.1', '@ Rule DM1.S.1: Minimum M1;dummy Space: 0.400\n    EXT ME1_dy < 0.400 ABUT >0<90 SINGULAR REGION\n']

['DM1.A.1', '@ Rule DM1.A.1: Minimum M1;dummy Area: 0.320\n    AREA ME1_dy < 0.320\n']

['DM1.D.1', '@ Rule DM1.D.1: Minimum M1;dummy Distance to M1 (exclusion zone). Any dummy structure that exceeds length of 4.5, must use an exclusion zone >= 1.5. M1;dummy is not allowed to interact with the corresponding metal drawing layer M1: 0.600\n    LME1_dy = LENGTH ME1_dy > 4.500\n    ME1_dy_notwithL = ME1_dy NOT WITH EDGE LME1_dy  \n    ME1_dy_withL = ME1_dy WITH EDGE LME1_dy\n    EXT ME1_dy_notwithL M1i_dg_tO < 0.600 ABUT ==0 SINGULAR REGION INSIDE ALSO\n    EXT ME1_dy_withL M1i_dg_tO < 1.500 ABUT ==0 SINGULAR REGION INSIDE ALSO\n']

['DM1.D.3', '@ Rule DM1.D.3 Minimum M1;dummy Distance to FW, POFUSE, and laser fuse alignment target (L-shape Mtop opening under LMARK). Dummies are not allowed to interact with these shapes.: 5.000\n    EXT ME1_dy FW < 5.000 ABUT ==0 SINGULAR REGION INSIDE ALSO\n    EXT ME1_dy POFUSE < 5.000 ABUT ==0 SINGULAR REGION INSIDE ALSO \n    EXT ME1_dy HOLE_LMARK < 5.000 ABUT ==0 SINGULAR REGION INSIDE ALSO \n']

['DM1.D.4', '@ Rule DM1.D.4: Minimum M1;dummy Distance to MKR;sealring (dummies not allowed in sealring): 0.000\n    ME1_dy AND SEALRING_TC\n']

['DM1.R.2', '@ Rule DM1.R.2: M1;dummy must be rectangles or squares orthogonal to grid\n    ME1_dy NOT RECTANGLE ORTHOGONAL ONLY\n']

['DOM1.A.1', '@ Rule DOM1.A.1: Minimum M1;dummy_O Area: 0.070\n    AREA ME1_tO < 0.070\n']

['DOM1.R.1', '@ Rule DOM1.R.1: M1;dummy_O are not allowed to interact with M1 or M1;dummy shapes\n    ME1_tO INTERACT ((M1i OR M1_gdr) OR ME1_dy) SINGULAR ALSO\n']

['DOM1.R.2', '@ Rule DOM1.R.2: M1;dummy_O must be rectangle or square orthogonal to grid, with a maximum allowed length of 6.0 um and maximum width of 0.21 um\n    NOT RECTANGLE ME1_tO <= 6.000 BY <= 0.210 ORTHOGONAL ONLY\n']

['DM2.W.1', '@ Rule DM2.W.1: Minimum Mx;dummy Width: 0.320\n    INT ME2_dy < 0.320 ABUT >0<90 SINGULAR REGION\n']

['DM2.W.3', '@ Rule DM2.W.3: Maximum Mx;dummy Width: 3.000\n    WITH WIDTH ME2_dy > 3.000\n']

['DM2.S.1', '@ Rule DM2.S.1: Minimum Mx;dummy Space: 0.400\n    EXT ME2_dy < 0.400 ABUT >0<90 SINGULAR REGION\n']

['DM2.A.1', '@ Rule DM2.A.1: Minimum Mx;dummy Area: 0.320\n    AREA ME2_dy < 0.320\n']

['DM2.D.1', '@ Rule DM2.D.1: Minimum Mx;dummy Distance to Mx (exclusion zone). Any dummy structure that exceeds length of 4.5, must use an exclusion zone >= 1.5. Mx;dummy is not allowed to interact with the corresponding metal drawing layer Mx: 0.600\n    LME2_dy = LENGTH ME2_dy > 4.500\n    ME2_dy_notwithL = ME2_dy NOT WITH EDGE LME2_dy  \n    ME2_dy_withL = ME2_dy WITH EDGE LME2_dy\n    EXT ME2_dy_notwithL M2i_dg_tO < 0.600 ABUT ==0 SINGULAR REGION INSIDE ALSO\n    EXT ME2_dy_withL M2i_dg_tO < 1.500 ABUT ==0 SINGULAR REGION INSIDE ALSO\n']

['DM2.D.3', '@ Rule DM2.D.3: Minimum Mx;dummy Distance to FW and laser fuse alignment target (L-shape Mtop opening under LMARK). Dummies are not allowed to interact with these shapes.: 5.000\n    EXT ME2_dy FW < 5.000 ABUT ==0 SINGULAR REGION INSIDE ALSO\n    EXT ME2_dy HOLE_LMARK < 5.000 ABUT ==0 SINGULAR REGION INSIDE ALSO\n']

['DM2.D.4', '@ Rule DM2.D.4: Minimum Mx;dummy Distance to MKR;sealring (dummies not allowed in sealring): 0.000\n    ME2_dy AND SEALRING_TC\n']

['DM2.R.2', '@ Rule DM2.R.2: Mx;dummy must be rectangles or squares orthogonal to grid\n    ME2_dy NOT RECTANGLE ORTHOGONAL ONLY\n']

['DOM2.A.1', '@ Rule DOM2.A.1: Minimum Mx;dummy_O Area: 0.070\n    AREA ME2_tO < 0.070\n']

['DOM2.R.1', '@ Rule DOM2.R.1: Mx;dummy_O are not allowed to interact with Mx or Mx;dummy shapes\n    ME2_tO INTERACT ((M2i OR M2_gdr) OR ME2_dy) SINGULAR ALSO\n']

['DOM2.R.2', '@ Rule DOM2.R.2: Mx;dummy_O must be rectangle or square orthogonal to grid, with a maximum allowed length of 6.0 um and maximum width of 0.21 um\n    NOT RECTANGLE ME2_tO <= 6.000 BY <= 0.210 ORTHOGONAL ONLY\n']

['DM3.W.1', '@ Rule DM3.W.1: Minimum Mx;dummy Width: 0.320\n    INT ME3_dy < 0.320 ABUT >0<90 SINGULAR REGION\n']

['DM3.W.3', '@ Rule DM3.W.3: Maximum Mx;dummy Width: 3.000\n    WITH WIDTH ME3_dy > 3.000\n']

['DM3.S.1', '@ Rule DM3.S.1: Minimum Mx;dummy Space: 0.400\n    EXT ME3_dy < 0.400 ABUT >0<90 SINGULAR REGION\n']

['DM3.A.1', '@ Rule DM3.A.1: Minimum Mx;dummy Area: 0.320\n    AREA ME3_dy < 0.320\n']

['DM3.D.1', '@ Rule DM3.D.1: Minimum Mx;dummy Distance to Mx (exclusion zone). Any dummy structure that exceeds length of 4.5, must use an exclusion zone >= 1.5. Mx;dummy is not allowed to interact with the corresponding metal drawing layer Mx: 0.600\n    LME3_dy = LENGTH ME3_dy > 4.500\n    ME3_dy_notwithL = ME3_dy NOT WITH EDGE LME3_dy  \n    ME3_dy_withL = ME3_dy WITH EDGE LME3_dy\n    EXT ME3_dy_notwithL M3i_dg_tO < 0.600 ABUT ==0 SINGULAR REGION INSIDE ALSO\n    EXT ME3_dy_withL M3i_dg_tO < 1.500 ABUT ==0 SINGULAR REGION INSIDE ALSO\n']

['DM3.D.3', '@ Rule DM3.D.3: Minimum Mx;dummy Distance to FW and laser fuse alignment target (L-shape Mtop opening under LMARK). Dummies are not allowed to interact with these shapes.: 5.000\n    EXT ME3_dy FW < 5.000 ABUT ==0 SINGULAR REGION INSIDE ALSO\n    EXT ME3_dy HOLE_LMARK < 5.000 ABUT ==0 SINGULAR REGION INSIDE ALSO\n']

['DM3.D.4', '@ Rule DM3.D.4: Minimum Mx;dummy Distance to MKR;sealring (dummies not allowed in sealring): 0.000\n    ME3_dy AND SEALRING_TC\n']

['DM3.R.2', '@ Rule DM3.R.2: Mx;dummy must be rectangles or squares orthogonal to grid\n    ME3_dy NOT RECTANGLE ORTHOGONAL ONLY\n']

['DOM3.A.1', '@ Rule DOM3.A.1: Minimum Mx;dummy_O Area: 0.070\n    AREA ME3_tO < 0.070\n']

['DOM3.R.1', '@ Rule DOM3.R.1: Mx;dummy_O are not allowed to interact with Mx or Mx;dummy shapes\n    ME3_tO INTERACT ((M3i OR M3_gdr) OR ME3_dy) SINGULAR ALSO\n']

['DOM3.R.2', '@ Rule DOM3.R.2: Mx;dummy_O must be rectangle or square orthogonal to grid, with a maximum allowed length of 6.0 um and maximum width of 0.21 um\n    NOT RECTANGLE ME3_tO <= 6.000 BY <= 0.210 ORTHOGONAL ONLY\n']

['DM4.W.1', '@ Rule DM4.W.1: Minimum Mx;dummy Width: 0.320\n    INT ME4_dy < 0.320 ABUT >0<90 SINGULAR REGION\n']

['DM4.W.3', '@ Rule DM4.W.3: Maximum Mx;dummy Width: 3.000\n    WITH WIDTH ME4_dy > 3.000\n']

['DM4.S.1', '@ Rule DM4.S.1: Minimum Mx;dummy Space: 0.400\n    EXT ME4_dy < 0.400 ABUT >0<90 SINGULAR REGION\n']

['DM4.A.1', '@ Rule DM4.A.1: Minimum Mx;dummy Area: 0.320\n    AREA ME4_dy < 0.320\n']

['DM4.D.1', '@ Rule DM4.D.1: Minimum Mx;dummy Distance to Mx (exclusion zone). Any dummy structure that exceeds length of 4.5, must use an exclusion zone >= 1.5. Mx;dummy is not allowed to interact with the corresponding metal drawing layer Mx: 0.600\n    LME4_dy = LENGTH ME4_dy > 4.500\n    ME4_dy_notwithL = ME4_dy NOT WITH EDGE LME4_dy  \n    ME4_dy_withL = ME4_dy WITH EDGE LME4_dy\n    EXT ME4_dy_notwithL M4i_dg_tO < 0.600 ABUT ==0 SINGULAR REGION INSIDE ALSO\n    EXT ME4_dy_withL M4i_dg_tO < 1.500 ABUT ==0 SINGULAR REGION INSIDE ALSO\n']

['DM4.D.3', '@ Rule DM4.D.3: Minimum Mx;dummy Distance to FW and laser fuse alignment target (L-shape Mtop opening under LMARK). Dummies are not allowed to interact with these shapes.: 5.000\n    EXT ME4_dy FW < 5.000 ABUT ==0 SINGULAR REGION INSIDE ALSO\n    EXT ME4_dy HOLE_LMARK < 5.000 ABUT ==0 SINGULAR REGION INSIDE ALSO\n']

['DM4.D.4', '@ Rule DM4.D.4: Minimum Mx;dummy Distance to MKR;sealring (dummies not allowed in sealring): 0.000\n    ME4_dy AND SEALRING_TC\n']

['DM4.R.2', '@ Rule DM4.R.2: Mx;dummy must be rectangles or squares orthogonal to grid\n    ME4_dy NOT RECTANGLE ORTHOGONAL ONLY\n']

['DOM4.A.1', '@ Rule DOM4.A.1: Minimum Mx;dummy_O Area: 0.070\n    AREA ME4_tO < 0.070\n']

['DOM4.R.1', '@ Rule DOM4.R.1: Mx;dummy_O are not allowed to interact with Mx or Mx;dummy shapes\n    ME4_tO INTERACT ((M4i OR M4_gdr) OR ME4_dy) SINGULAR ALSO\n']

['DOM4.R.2', '@ Rule DOM4.R.2: Mx;dummy_O must be rectangle or square orthogonal to grid, with a maximum allowed length of 6.0 um and maximum width of 0.21 um\n    NOT RECTANGLE ME4_tO <= 6.000 BY <= 0.210 ORTHOGONAL ONLY\n']

['DM5.W.1', '@ Rule DM5.W.1: Minimum Mx;dummy Width: 0.320\n    INT ME5_dy < 0.320 ABUT >0<90 SINGULAR REGION\n']

['DM5.W.3', '@ Rule DM5.W.3: Maximum Mx;dummy Width: 3.000\n    WITH WIDTH ME5_dy > 3.000\n']

['DM5.S.1', '@ Rule DM5.S.1: Minimum Mx;dummy Space: 0.400\n    EXT ME5_dy < 0.400 ABUT >0<90 SINGULAR REGION\n']

['DM5.A.1', '@ Rule DM5.A.1: Minimum Mx;dummy Area: 0.320\n    AREA ME5_dy < 0.320\n']

['DM5.D.1', '@ Rule DM5.D.1: Minimum Mx;dummy Distance to Mx (exclusion zone). Any dummy structure that exceeds length of 4.5, must use an exclusion zone >= 1.5. Mx;dummy is not allowed to interact with the corresponding metal drawing layer Mx: 0.600\n    LME5_dy = LENGTH ME5_dy > 4.500\n    ME5_dy_notwithL = ME5_dy NOT WITH EDGE LME5_dy  \n    ME5_dy_withL = ME5_dy WITH EDGE LME5_dy\n    EXT ME5_dy_notwithL M5i_dg_tO < 0.600 ABUT ==0 SINGULAR REGION INSIDE ALSO\n    EXT ME5_dy_withL M5i_dg_tO < 1.500 ABUT ==0 SINGULAR REGION INSIDE ALSO\n']

['DM5.D.3', '@ Rule DM5.D.3: Minimum Mx;dummy Distance to FW and laser fuse alignment target (L-shape Mtop opening under LMARK). Dummies are not allowed to interact with these shapes.: 5.000\n    EXT ME5_dy FW < 5.000 ABUT ==0 SINGULAR REGION INSIDE ALSO\n    EXT ME5_dy HOLE_LMARK < 5.000 ABUT ==0 SINGULAR REGION INSIDE ALSO\n']

['DM5.D.4', '@ Rule DM5.D.4: Minimum Mx;dummy Distance to MKR;sealring (dummies not allowed in sealring): 0.000\n    ME5_dy AND SEALRING_TC\n']

['DM5.R.2', '@ Rule DM5.R.2: Mx;dummy must be rectangles or squares orthogonal to grid\n    ME5_dy NOT RECTANGLE ORTHOGONAL ONLY\n']

['DOM5.A.1', '@ Rule DOM5.A.1: Minimum Mx;dummy_O Area: 0.070\n    AREA ME5_tO < 0.070\n']

['DOM5.R.1', '@ Rule DOM5.R.1: Mx;dummy_O are not allowed to interact with Mx or Mx;dummy shapes\n    ME5_tO INTERACT ((M5i OR M5_gdr) OR ME5_dy) SINGULAR ALSO\n']

['DOM5.R.2', '@ Rule DOM5.R.2: Mx;dummy_O must be rectangle or square orthogonal to grid, with a maximum allowed length of 6.0 um and maximum width of 0.21 um\n    NOT RECTANGLE ME5_tO <= 6.000 BY <= 0.210 ORTHOGONAL ONLY\n']

['DM6.W.2', '@ Rule DM6.W.2: Minimum Mn;dummy Width: 0.600\n    INT ME6_dy < 0.600 ABUT >0<90 SINGULAR REGION\n']

['DM6.W.3', '@ Rule DM6.W.3: Maximum Mn;dummy Width: 3.000\n    WITH WIDTH ME6_dy > 3.000\n']

['DM6.S.2', '@ Rule DM6.S.2: Minimum Mn;dummy Space: 0.800\n    EXT ME6_dy < 0.800 ABUT >0<90 SINGULAR REGION\n']

['DM6.A.2', '@ Rule DM6.A.2: Minimum Mn;dummy Area: 0.600\n    AREA ME6_dy < 0.600\n']

['DM6.D.2', '@ Rule DM6.D.2: Minimum Mn;dummy Distance to Mn (exclusion zone). Mn;dummy is not allowed to interact with the corresponding metal drawing layer Mn: 0.600\n    EXT ME6_dy M6i < 0.600 ABUT ==0 SINGULAR REGION INSIDE ALSO\n']

['DM6.D.3', '@ Rule DM6.D.3: Minimum Mn;dummy Distance to FW and laser fuse alignment target (L-shape Mtop opening under LMARK). Dummies are not allowed to interact with these shapes.: 5.000\n    EXT ME6_dy FW < 5.000 ABUT ==0 SINGULAR REGION INSIDE ALSO\n    EXT ME6_dy HOLE_LMARK < 5.000 ABUT ==0 SINGULAR REGION INSIDE ALSO\n']

['DM6.D.4', '@ Rule DM6.D.4: Minimum Mn;dummy Distance to MKR;sealring (dummies not allowed in sealring): 0.000\n    ME6_dy AND SEALRING_TC\n']

['DM6.R.2', '@ Rule DM6.R.2: Mn;dummy must be rectangles or squares orthogonal to grid\n    ME6_dy NOT RECTANGLE ORTHOGONAL ONLY\n']

['DM7.W.2', '@ Rule DM7.W.2: Minimum Mn;dummy Width: 0.600\n    INT ME7_dy < 0.600 ABUT >0<90 SINGULAR REGION\n']

['DM7.W.3', '@ Rule DM7.W.3: Maximum Mn;dummy Width: 3.000\n    WITH WIDTH ME7_dy > 3.000\n']

['DM7.S.2', '@ Rule DM7.S.2: Minimum Mn;dummy Space: 0.800\n    EXT ME7_dy < 0.800 ABUT >0<90 SINGULAR REGION\n']

['DM7.A.2', '@ Rule DM7.A.2: Minimum Mn;dummy Area: 0.600\n    AREA ME7_dy < 0.600\n']

['DM7.D.2', '@ Rule DM7.D.2: Minimum Mn;dummy Distance to Mn (exclusion zone). Mn;dummy is not allowed to interact with the corresponding metal drawing layer Mn: 0.600\n    EXT ME7_dy M7i < 0.600 ABUT ==0 SINGULAR REGION INSIDE ALSO\n']

['DM7.D.3', '@ Rule DM7.D.3: Minimum Mn;dummy Distance to FW and laser fuse alignment target (L-shape Mtop opening under LMARK). Dummies are not allowed to interact with these shapes.: 5.000\n    EXT ME7_dy FW < 5.000 ABUT ==0 SINGULAR REGION INSIDE ALSO\n    EXT ME7_dy HOLE_LMARK < 5.000 ABUT ==0 SINGULAR REGION INSIDE ALSO\n']

['DM7.D.4', '@ Rule DM7.D.4: Minimum Mn;dummy Distance to MKR;sealring (dummies not allowed in sealring): 0.000\n    ME7_dy AND SEALRING_TC\n']

['DM7.R.2', '@ Rule DM7.R.2: Mn;dummy must be rectangles or squares orthogonal to grid\n    ME7_dy NOT RECTANGLE ORTHOGONAL ONLY\n']

['DAP.W.1', '@ Rule DAP.W.1: AP;dummy Width: 2.500\n    INT ALUCAP_dy < 2.500 ABUT >0<90 SINGULAR\n']

['DAP.S.1', '@ Rule DAP.S.1: AP;dummy Space: 2.000\n    EXT ALUCAP_dy < 2.000 ABUT >0<90 SINGULAR\n']

['DAP.D.1', '@ Rule DAP.D.1: AP;dummy Distance to AP. Dummies are not allowed to interact with these shapes.: 5.000\n    EXT ALUCAP_dy ALUCAP < 5.000 ABUT <90 SINGULAR INSIDE ALSO\n']

['DAP.D.2', '@ Rule DAP.D.2: AP;dummy Distance to CB, CB;via, NITRIDE, NITRIDE;bump. Dummies are not allowed to interact with these shapes.: 5.000\n    EXT ALUCAP_dy (((CBi OR CB_via) OR NITRIDE_dg) OR NIT_bp) < 5.000 ABUT <90 SINGULAR INSIDE ALSO\n']

['DAP.D.3', '@ Rule DAP.D.3: AP;dummy Distance to FW (laser fuse window), LMARK (laser fuse alignment key), MKR;inddmy, BOTMIM, and MKR;logo. Dummies are not allowed to interact with these shapes.: 5.000\n    EXT ALUCAP_dy FW < 5.000 ABUT <90 SINGULAR INSIDE ALSO\n    EXT ALUCAP_dy LMARK < 5.000 ABUT <90 SINGULAR INSIDE ALSO\n    EXT ALUCAP_dy INDDMY < 5.000 ABUT <90 SINGULAR INSIDE ALSO\n    EXT ALUCAP_dy LOGO < 5.000 ABUT <90 SINGULAR INSIDE ALSO\n    EXT ALUCAP_dy BOTMIM < 5.000 ABUT <90 SINGULAR INSIDE ALSO\n']

['DAP.D.4', '@ Rule DAP.D.4: AP;dummy Distance to MKR;sealring (dummies not allowed in sealring): 0.000\n    ALUCAP_dy AND SEALRING_TC \n']

['DCTM.MRC.1', '@ Rule DCTM.MRC.1: dummy topmim is not allowed on topmim. Distance to topmim: 3.5\n    EXT MKTOPMIM_dy MKTOPMIM < 3.5 ABUT<90 SINGULAR INSIDE ALSO\n']

['DCBM.MRC.1', '@ Rule DCBM.MRC.1: dummy botmim is not allowed on botmim. Distance to botmim: 2.5\n    EXT BOTMIM_dy BOTMIM < 2.5 ABUT<90 SINGULAR INSIDE ALSO\n']

['DCBM.W.1', '@ Rule DCBM.W.1: BOTMIM;dummy Width: 4.500\n    INT BOTMIM_dy < 4.500 ABUT >0<90 SINGULAR\n']

['DCBM.S.1', '@ Rule DCBM.S.1: BOTMIM;dummy Space: 2.500\n    EXT BOTMIM_dy < 2.500 ABUT >0<90 SINGULAR\n']

['DCBM.R.2', '@ Rule DCBM.R.2: BOTMIM;dummy must not intersect Mtop (drawn metal) \n    BOTMIM_dy AND M7i\n']

['DCBM.MRC.2', '@ Rule DCBM.MRC.1: BOTMIM dummy exclusion distance to FW: 5.000\n    BOTMIM_dy AND (SIZE CB_lr BY 5.000)\n']

['DCBM.MRC.3', '@ Rule DCBM.MRC.2: BOTMIM dummy exclusion distance to target (LMARK): 0.000\n    BOTMIM_dy AND LMARK\n']

['DCBM.R.1', '@ Rule DCBM.R.1: BOTMIM;dummy must completely cover MKTOPMIM;dummy \n    MKTOPMIM_dy NOT BOTMIM_dy\n']

['GEN.1', '@ Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data is not allowed.\n// From substrat to PO:\n    OFFGRID DNW_dg 5\n    OFFGRID DNW_msk 5\n    OFFGRID DNW_ng 5\n    OFFGRID DNW_fg 5\n    OFFGRID NWEL_dg 5\n    OFFGRID NWEL_hd 5\n    OFFGRID NWEL_msk 5\n    OFFGRID NWEL_ng 5\n    OFFGRID NW_gdr 5\n    OFFGRID NT_N_dg 5\n    OFFGRID NT_N_ng 5\n    OFFGRID NT_N_msk 5\n    OFFGRID OD_drg 5\n    OFFGRID OD_hd 5\n    OFFGRID OD_msk 5\n    OFFGRID ACTIVE_dy 5\n    OFFGRID ACTIVE_ng 5\n    OFFGRID ACTIVE_fg 5\n    OFFGRID OD2_33_drg 5\n    OFFGRID OD2_33_msk 5\n    OFFGRID OD2_33_ng 5\n    OFFGRID OD2_33_gdr 5\n    OFFGRID OD2_25_drg 5\n    OFFGRID OD2_25_msk 5\n    OFFGRID OD2_25_ng 5\n    OFFGRID OD2_25_gdr 5\n// From PO to CO:\n    OFFGRID POLYG_drg 5\n    OFFGRID POLYG_hd 5\n    OFFGRID POLYG_msk 5\n    OFFGRID POLY_dy 5\n    OFFGRID POLY_ng 5\n    OFFGRID POLY_fg 5\n    OFFGRID PP_dg 5\n    OFFGRID PP_hd 5\n    OFFGRID PP_msk 5\n    OFFGRID PP_ng 5\n    OFFGRID PP_gdr 5\n    OFFGRID NP_drg 5\n    OFFGRID NP_hd 5\n    OFFGRID NP_msk 5\n    OFFGRID NP_ng 5\n    OFFGRID NP_gdr 5\n    OFFGRID RPOi_dg 5\n    OFFGRID RPOi_msk 5\n    OFFGRID RPOi_ng 5\n    OFFGRID RPO_gdr 5\n    OFFGRID ADHVTN_dg 5\n    OFFGRID ADHVTN_hd 5\n    OFFGRID ADHVTN_msk 5\n    OFFGRID ADHVTN_ng 5\n    OFFGRID VTH_N_gdr 5\n    OFFGRID ADHVTP_dg 5\n    OFFGRID ADHVTP_hd 5\n    OFFGRID ADHVTP_msk 5\n    OFFGRID ADHVTP_ng 5\n    OFFGRID VTH_P_gdr 5\n    OFFGRID VTL_N_dg 5\n    OFFGRID VTL_N_hd 5\n    OFFGRID VTL_N_msk 5\n    OFFGRID VTL_N_ng 5\n    OFFGRID VTL_N_gdr 5\n    OFFGRID VTL_P_dg 5\n    OFFGRID VTL_P_hd 5\n    OFFGRID VTL_P_msk 5\n    OFFGRID VTL_P_ng 5\n    OFFGRID VTL_P_gdr 5\n// From CO to Mtop:\n    OFFGRID COi_dg 5\n    OFFGRID CO_hd 5\n    OFFGRID CONTACT_ng 5\n    OFFGRID CONTACT_fg 5\n    OFFGRID M1_drg 5\n    OFFGRID M1_hd 5\n    OFFGRID ME1_dy 5\n    OFFGRID ME1_tO 5\n    OFFGRID ME1_ng 5\n    OFFGRID ME1_fg 5\n    OFFGRID VIA1i_dg 5\n    OFFGRID VIA1_hd 5\n    OFFGRID VI1_ng 5\n    OFFGRID VI1_fg 5\n    OFFGRID M2i_dg 5\n    OFFGRID M2_hd 5\n    OFFGRID ME2_dy 5\n    OFFGRID ME2_tO 5\n    OFFGRID ME2_ng 5\n    OFFGRID ME2_fg 5\n    OFFGRID VIA2i_dg 5\n    OFFGRID VIA2_hd 5\n    OFFGRID VI2_ng 5\n    OFFGRID VI2_fg 5\n    OFFGRID M3i_dg 5\n    OFFGRID M3_hd 5\n    OFFGRID ME3_dy 5\n    OFFGRID ME3_tO 5\n    OFFGRID ME3_ng 5\n    OFFGRID ME3_fg 5\n    OFFGRID VIA3i_dg 5\n    OFFGRID VIA3_hd 5\n    OFFGRID VI3_ng 5\n    OFFGRID VI3_fg 5\n    OFFGRID M4i_dg 5\n    OFFGRID M4_hd 5\n    OFFGRID ME4_dy 5\n    OFFGRID ME4_tO 5\n    OFFGRID ME4_ng 5\n    OFFGRID ME4_fg 5\n    OFFGRID VIA4i_dg 5\n    OFFGRID VIA4_hd 5\n    OFFGRID VI4_ng 5\n    OFFGRID VI4_fg 5\n    OFFGRID M5i_dg 5\n    OFFGRID M5_hd 5\n    OFFGRID ME5_dy 5\n    OFFGRID ME5_tO 5\n    OFFGRID ME5_ng 5\n    OFFGRID ME5_fg 5\n    OFFGRID VIA5i_dg 5\n    OFFGRID VIA5_hd 5\n    OFFGRID VI5_ng 5\n    OFFGRID VI5_fg 5\n    OFFGRID M6i_dg 5\n    OFFGRID M6_hd 5\n    OFFGRID ME6_dy 5\n    OFFGRID ME6_ng 5\n    OFFGRID ME6_fg 5\n    OFFGRID VIA6i_dg 5\n    OFFGRID VIA6_hd 5\n    OFFGRID VI6_ng 5\n    OFFGRID VI6_fg 5\n    OFFGRID M7i_dg 5\n    OFFGRID M7_hd 5\n    OFFGRID ME7_dy 5\n    OFFGRID ME7_ng 5\n    OFFGRID ME7_fg 5\n// Add:\n    OFFGRID BOTMIMi 5\n    OFFGRID BOTMIM_dy 5\n    OFFGRID BOTMIM_ng 5\n    OFFGRID BOTMIM_gdr 5\n    OFFGRID MKTOPMIMi 5\n    OFFGRID MKTOPMIM_dy 5\n    OFFGRID MKTOPMIM_ng 5\n    OFFGRID MKTOPMIM_gdr 5\n    OFFGRID ALUCAP 5\n    OFFGRID ALUCAP_dy 5\n    OFFGRID ALUCAP_ng 5\n    OFFGRID AP_gdr 5\n// Misc: \n    OFFGRID CBi 5\n    OFFGRID CB_ng 5\n    OFFGRID CB_gdr 5\n    OFFGRID CB_via 5\n    OFFGRID CB_lr 5\n    OFFGRID FUSE_gdr 5\n    OFFGRID DMSRMi 5\n    OFFGRID NITRIDE_dg 5\n    OFFGRID NITRIDE_gdr 5\n    OFFGRID NIT_bp 5\n    OFFGRID PRESIST_0_dg 5\n    OFFGRID PRESIST_0_ng 5\n    OFFGRID HRI_gdr 5\n// DRAM: \n    OFFGRID CELLIMP_dm 5\n    OFFGRID CELLIMP_gdr 5\n    OFFGRID NP_dm 5\n    OFFGRID OD_dm 5\n    OFFGRID OD2_33_dm 5\n    OFFGRID OD2_25_dm 5\n    OFFGRID POLYG_dm 5\n    OFFGRID CO_dm 5\n    OFFGRID M1_dm 5\n    OFFGRID LIL_dm 5\n    OFFGRID LIL_gdr 5\n    OFFGRID ELEC1_dm 5\n    OFFGRID ELEC1_msk 5\n    OFFGRID ELEC1_ng 5\n    OFFGRID ELEC1_gdr 5\n    OFFGRID ELEC2_dm 5\n    OFFGRID ELEC2_msk 5\n    OFFGRID ELEC2_ng 5\n    OFFGRID ELEC2_gdr 5\n    OFFGRID CTELEC2 5\n    OFFGRID CTDRAM_gdr 5\n// MKR used for CAD2MASK \n    OFFGRID LMARK 5\n    OFFGRID LMARK_gdr 5\n    OFFGRID BJTDMY 5\n    OFFGRID POFUSE 5\n    OFFGRID mkr_GP 5\n    OFFGRID mkr_LP 5\n    OFFGRID MKR_GATED 5\n    OFFGRID RHDMY 5\n// Historic layers \n    OFFGRID NWDMY 5\n    OFFGRID RODMY 5\n    OFFGRID RPDMY 5\n    OFFGRID SRAMDP 5\n    OFFGRID SRAMPG 5\n    OFFGRID SRAMSP 5\n// Mask layers \n    OFFGRID NW2V_gdr 5\n    OFFGRID PW_bk 5\n    OFFGRID PW_gdr 5\n    OFFGRID PW2V_gdr 5\n    OFFGRID VTNCELL_gdr 5\n    OFFGRID N2V_mk 5\n    OFFGRID N2V_gdr1 5\n    OFFGRID N2V_gdr2 5\n    OFFGRID P2V_gdr 5\n    OFFGRID N1V_bk 5\n    OFFGRID N1V_mk 5\n    OFFGRID N1V_gdr 5\n    OFFGRID P1V_gdr 5\n    OFFGRID PP2V_gdr 5\n']

['GEN.4', '@ Rule GEN.4: Minimum width and minimum space rules must be followed for any layer;datatype that results in a physical feature. Specifically, shapes with acute angles do not fulfill these requirements and are forbidden in any layer;datatype that results in a physical feature.\n    INT NW_gdr < 0.620 ABUT <90\n    EXT NW_gdr < 0.620 ABUT >0<90 SINGULAR\n    INT OD_gdr < 0.110 ABUT <90\n    EXT OD_gdr < 0.140 ABUT >0<90 SINGULAR\n    INT OD2_33_gdr < 0.620 ABUT <90\n    EXT OD2_33_gdr < 0.620 ABUT >0<90 SINGULAR\n    INT OD2_25_gdr < 0.620 ABUT <90\n    EXT OD2_25_gdr < 0.620 ABUT >0<90 SINGULAR\n    INT PO_gdr < 0.100 ABUT <90\n    EXT PO_gdr < 0.140 ABUT >0<90 SINGULAR\n    INT PP_gdr < 0.240 ABUT <90\n    EXT PP_gdr < 0.240 ABUT >0<90 SINGULAR\n    INT NP_gdr < 0.240 ABUT <90\n    EXT NP_gdr < 0.240 ABUT >0<90 SINGULAR\n    INT RPO_gdr < 0.430 ABUT <90\n    EXT RPO_gdr < 0.430 ABUT >0<90 SINGULAR\n    INT VTL_N_gdr < 0.400 ABUT <90\n    EXT VTL_N_gdr < 0.240 ABUT >0<90 SINGULAR\n    INT VTL_P_gdr < 0.400 ABUT <90\n    EXT VTL_P_gdr < 0.240 ABUT >0<90 SINGULAR\n    INT VTH_N_gdr < 0.400 ABUT <90\n    EXT VTH_N_gdr < 0.240 ABUT >0<90 SINGULAR\n    INT VTH_P_gdr < 0.400 ABUT <90\n    EXT VTH_P_gdr < 0.240 ABUT >0<90 SINGULAR\n    INT HRI_gdr < 0.720 ABUT <90\n    EXT HRI_gdr < 0.310 ABUT >0<90 SINGULAR\n    INT FUSE_gdr < 0.800 ABUT <90\n    EXT FUSE_gdr < 4.000 ABUT >0<90 SINGULAR\n    INT NW2V_gdr < 0.620 ABUT <90\n    EXT NW2V_gdr < 0.620 ABUT >0<90 SINGULAR\n    INT PW_gdr < 0.620 ABUT <90\n    EXT PW_gdr < 0.620 ABUT >0<90 SINGULAR\n    INT VTNCELL_gdr < 0.240 ABUT <90\n    EXT VTNCELL_gdr < 0.240 ABUT >0<90 SINGULAR\n    INT N1V_gdr < 0.240 ABUT <90\n    EXT N1V_gdr < 0.240 ABUT >0<90 SINGULAR\n    INT N2V_gdr < 0.240 ABUT <90\n    EXT N2V_gdr < 0.240 ABUT >0<90 SINGULAR\n    INT PW2V_gdr < 0.620 ABUT <90\n    EXT PW2V_gdr < 0.620 ABUT >0<90 SINGULAR\n    INT P1V_gdr < 0.240 ABUT <90\n    EXT P1V_gdr < 0.240 ABUT >0<90 SINGULAR\n    INT P2V_gdr < 0.240 ABUT <90\n    EXT P2V_gdr < 0.240 ABUT >0<90 SINGULAR\n    INT PP2V_gdr < 0.240 ABUT <90\n    EXT PP2V_gdr < 0.240 ABUT >0<90 SINGULAR\n    INT NITRIDE_gdr < 2.000 ABUT <90\n    EXT NITRIDE_gdr < 2.000 ABUT >0<90 SINGULAR\n    INT CTDRAM_gdr < 0.120 ABUT <90\n    EXT CTDRAM_gdr < 0.140 ABUT >0<90 SINGULAR\n    INT LIL_gdr < 0.120 ABUT <90\n    EXT LIL_gdr < 0.140 ABUT >0<90 SINGULAR\n    INT ELEC1_gdr < 0.180 ABUT <90\n    EXT ELEC1_gdr < 0.100 ABUT >0<90 SINGULAR\n    INT ELEC2_gdr < 0.220 ABUT <90\n    EXT ELEC2_gdr < 0.300 ABUT >0<90 SINGULAR\n    INT CELLIMP_gdr < 0.400 ABUT <90\n    EXT CELLIMP_gdr < 0.400 ABUT >0<90 SINGULAR\n\n    INT CO_gdr < 0.400 ABUT <90\n    EXT CO_gdr < 0.400 ABUT >0<90 SINGULAR\n    INT M1_gdr < 0.400 ABUT <90\n    EXT M1_gdr < 0.400 ABUT >0<90 SINGULAR\n    INT VIA1_gdr < 0.400 ABUT <90\n    EXT VIA1_gdr < 0.400 ABUT >0<90 SINGULAR\n    INT M2_gdr < 0.400 ABUT <90\n    EXT M2_gdr < 0.400 ABUT >0<90 SINGULAR\n    INT VIA2_gdr < 0.400 ABUT <90\n    EXT VIA2_gdr < 0.400 ABUT >0<90 SINGULAR\n    INT M3_gdr < 0.400 ABUT <90\n    EXT M3_gdr < 0.400 ABUT >0<90 SINGULAR\n    INT VIA3_gdr < 0.400 ABUT <90\n    EXT VIA3_gdr < 0.400 ABUT >0<90 SINGULAR\n    INT M4_gdr < 0.400 ABUT <90\n    EXT M4_gdr < 0.400 ABUT >0<90 SINGULAR\n    INT VIA4_gdr < 0.400 ABUT <90\n    EXT VIA4_gdr < 0.400 ABUT >0<90 SINGULAR\n    INT M5_gdr < 0.400 ABUT <90\n    EXT M5_gdr < 0.400 ABUT >0<90 SINGULAR\n    INT VIA5_gdr < 0.400 ABUT <90\n    EXT VIA5_gdr < 0.400 ABUT >0<90 SINGULAR\n    INT M6_gdr < 0.400 ABUT <90\n    EXT M6_gdr < 0.400 ABUT >0<90 SINGULAR\n    INT VIA6_gdr < 0.400 ABUT <90\n    EXT VIA6_gdr < 0.400 ABUT >0<90 SINGULAR\n    INT M7_gdr < 0.400 ABUT <90\n    EXT M7_gdr < 0.400 ABUT >0<90 SINGULAR\n\n    INT LMARK_gdr < 6.000 ABUT <90    \n\n    INT AP_gdr < 1.000 ABUT <90        // C_AP.W.1 (min=1) has a less restrictive value than AP.W.1 (min=3)\n    EXT AP_gdr < 2.000 ABUT >0<90 SINGULAR\n    \n    INT NT_N_ng < 0.400 ABUT <90\n    EXT NT_N_ng < 0.400 ABUT >0<90 SINGULAR\n    INT NT_N_msk < 0.400 ABUT <90\n    EXT NT_N_msk < 0.400 ABUT >0<90 SINGULAR\n    \n// Modification due to CORNER L:\n    INT (DNW_gdr NOT CORL_SR) < 3.000 ABUT <90\n    INT (DNW_gdr AND CORL_SR) < 1.500 ABUT <90    \n    EXT DNW_gdr < 4.800 ABUT >0<90 SINGULAR\n\n    INT (CB_gdr NOT CORL_SR) < 3.000 ABUT <90\n    INT (CB_gdr AND CORL_SR) < 1.500 ABUT <90    \n    EXT CB_gdr < 6.000 ABUT >0<90 SINGULAR\n\n    INT (BOTMIM_gdr NOT CORL_SR) < 4.5 ABUT <90\n    INT (BOTMIM_gdr AND CORL_SR) < 1.500 ABUT <90    \n    EXT BOTMIM_gdr < 2.5 ABUT >0<90 SINGULAR\n\n    INT (MKTOPMIM_gdr NOT CORL_SR) < 3.500 ABUT <90\n    INT (MKTOPMIM_gdr AND CORL_SR) < 1.500 ABUT <90    \n    EXT MKTOPMIM_gdr < 3.500 ABUT >0<90 SINGULAR\n\n']

['SIZE.MRC.1', '@ Rule SIZE.MRC.1: Chip size (Data extent of tape-out design block) must be multiple of 2um in x- and y-dimension.\n    SEALRING_FULL = EXTENTS SEALRING_TC\n    A = RECTANGLES 2 2 2 INSIDE OF LAYER SEALRING_FULL\n    B = SIZE A BY 1 OVERUNDER                  \n    C = XOR B SEALRING_FULL\n    D = C WITH WIDTH != 2\n    SEALRING_TC INTERACT D\n']

['TP.R.1', '@ Rule TP.R.1: MKR;tp must cover CB opening of e-Beam test-point (a e-Beam test-point is a CB covered by MKR;tp that does not interact with NITRIDE) \n    ( (CBi INTERACT  MKR_TP) NOT INTERACT NITRIDE_dg ) NOT MKR_TP\n']

['OD.W.2', "@ Rule OD.W.2: Width of transistor : 0.120 \n   R1 =     INT GATE_L < 0.120 ABUT >0<90 REGION\n   M = FDRC INSIDE CELL '*FR_ODXWX2_*' '*FR_2X1Xa_*'\n   R1 NOT INTERACT M\n   R2 = R1 INTERACT M\n   R2 INTERACT (SIZE (R2 XOR M) BY -0.001)\n     "]

['OD.W.1', "@ Rule OD.W.1: Width: 0.110 \n   R1 =       INT OD < 0.110 ABUT <90 SINGULAR REGION\n   M = FDRC INSIDE CELL '*FR_ODXWX1_*' '*FR_2X2_*'\n   R1 NOT INTERACT M\n   R2 = R1 INTERACT M\n   R2 INTERACT (SIZE (R2 XOR M) BY -0.001)\n     "]

['OD.W.2.2', '@ Rule OD.W.2.2: Width of 3.3 V transistors: 0.400 \n      INT (GATE_L INSIDE EDGE OD2_33_dg) < 0.400 ABUT >0<90\n']

['OD.W.2.1', '@ Rule OD.W.2.1: Width of 2.5 V transistors: 0.400 \n      INT (GATE_L INSIDE EDGE OD2_25_dg) < 0.400 ABUT >0<90\n']

['OD.S.1', '@ Rule OD.S.1: Space: 0.140 \n    EXT OD < 0.140 ABUT <90 SINGULAR \n']

['OD.A.1', '@ Rule OD.A.1: Area: 0.060 \n    AREA OD < 0.060\n']

['OD.A.2', '@ Rule OD.A.2: Enclosed area: 0.085\n    HOLES OD < 0.085\n']

['OD.S.4', '@ Rule OD.S.4: Space (within OD2): 0.180 \n    EXT ((OD NOT OD_dm) AND OD2) < 0.180 ABUT <90 SINGULAR REGION\n']

['OD.S.3', "@ Rule OD.S.3: Space between 2 OD segments of U-shaped OD or OD enclosed area (notch): 0.200 \n    A = CONVEX EDGE OD == 0 WITH LENGTH < 0.200\n   R1 =     EXPAND EDGE A BY 0.005\n   M = FDRC INSIDE CELL '*FR_ODXSX3_*' '*FR_2X14_*'\n   R1 NOT INTERACT M\n   R2 = R1 INTERACT M\n   R2 INTERACT (SIZE (R2 XOR M) BY -0.001)\n     "]

['the', 'combination of NP + PP']

['OD.S.5', '@ Rule OD.S.5: Space between two OD with a parallel length >= 0.3um (L) if at least one of the corresponding OD regions has width > 0.23 um (W) and at least one of the OD is crossed by PO. Rule only applies for distances < 0.16um from the gate edge where the PO crosses the OD edge.: 0.160\n    SZ_OD = (SIZE OD BY 0.115 UNDEROVER TRUNCATE 0.115) AND OD\n    \n    GATE_W23 = LENGTH GATE_W > 0.230\n    GATE23 = GATE WITH EDGE GATE_W23\n    OD_GATE23 = SZ_OD INTERACT GATE23\n    \n    X = EXPAND EDGE GATE_L INSIDE BY 0.005 EXTEND BY 0.160\n    Y = (LENGTH X > 0.005) COIN INSIDE EDGE OD\n    Z = EXT [Y] OD < 0.160 OPPOSITE\n    E = OD TOUCH INSIDE EDGE Z\n    T = EXT E OD < 0.160 OPPOSITE REGION PROJ >= 0.300\n    T TOUCH OD_GATE23\n']

['OD.L.1', '@ Rule OD.L.1: Maximum length of OD connected to butted OD (strap) when width of this OD is < 0.15um: 0.500\n      SD = DACT NOT GATE\n      PSD = SD AND PP\n    NSD = SD AND NP\n    BUTTED_PSTRAP = PSD TOUCH NSTP\n    BUTTED_NSTRAP = NSD TOUCH PSTP\n    BUTTED_STRAP = BUTTED_PSTRAP OR BUTTED_NSTRAP\n    Y = BUTTED_STRAP COINCIDENT EDGE OD\n    Z = INT Y  < 0.150 PROJ > 0.500 REGION\n    Z NOT INTERACT GATE\n']

['OD.L.2', '@ Rule OD.L.2: Maximum OD length between 2 CO as well as between 1 CO and the OD line end when the OD width is < 0.15um: 25.00\n    LONG_OD_1 = AREA (OD NOT ME1_fringeC) > 2.75\n     LONG_OD_2 = INT LONG_OD_1 < 0.150 OPPOSITE REGION\n    LONG_OD = (OD NOT ME1_fringeC) INTERACT LONG_OD_2 \n    ODCHECK = LONG_OD INTERACT CO\n      CHECK_CO = CO INTERACT ODCHECK\n      CO_A = SIZE CHECK_CO BY 12.5 INSIDE OF ODCHECK STEP 0.14\n      OD_A = ODCHECK INTERACT CO_A == 1\n      OD_B = ODCHECK INTERACT CO_A > 1\n      CO_B = CO_A INTERACT OD_A\n      CO_C = SIZE CO_B BY 12.5 INSIDE OF OD_A STEP 0.14\n      BAD = (OD_A NOT CO_C) OR (OD_B NOT CO_A)\n      BAD_EDGE = BAD COIN INSIDE EDGE OD\n    ODCHECK WITH EDGE BAD_EDGE\n']

['OD.PIN.CAD.1', '@ Rule OD.PIN.CAD.1: OD purpose PIN without DRAWING\n    OD_pin NOT ODi\n']

['NW.W.1', "@ Rule NW.W.1: Width : 0.620 \n   R1 =     (INT NWEL < 0.620 ABUT <90 SINGULAR REGION) NOT INSIDE SRAM_EXCLUDE\n   M = FDRC INSIDE CELL '*FR_NWXWX1_*' '*FR_1X1Xa_*'\n   R1 NOT INTERACT M\n   R2 = R1 INTERACT M\n   R2 INTERACT (SIZE (R2 XOR M) BY -0.001)\n     "]

['NW.S.2', '@ Rule NW.S.2: Space of two NW1V at different potential : 1.000 \n    EXT NW1V_NODAL < 1.000 ABUT <90 NOT CONNECTED SINGULAR REGION\n']

['NW.S.1', '@ Rule NW.S.1: Space: 0.620 \n    (EXT NWEL < 0.620 ABUT <90 SINGULAR REGION) NOT INSIDE SRAM_EXCLUDE\n']

['NW.S.3', '@ Rule NW.S.3: NW1V Space to NW2V (align if less): 1.200 \n    EXT NW1V_NODAL NW2V_NODAL < 1.200 ABUT <90 NOT CONNECTED SINGULAR REGION\n']

['NW.S.4', '@ Rule NW.S.4: Space of two NW2V at different potential: 1.200\n    EXT NW2V_NODAL < 1.200 ABUT <90 NOT CONNECTED SINGULAR REGION\n']

['NW.A.1', "@ Rule NW.A.1: Area : 1.550 \n   R1 =     AREA NWEL < 1.550\n   M = FDRC INSIDE CELL '*FR_NWXAX1_*' '*FR_1X10_*'\n   R1 NOT INTERACT M\n   R2 = R1 INTERACT M\n   R2 INTERACT (SIZE (R2 XOR M) BY -0.001)\n     "]

['NW.A.2', '@ Rule NW.A.2: Enclosed area: 1.550 \n    (HOLES NWEL < 1.550) NOT INSIDE SRAM_EXCLUDE\n']

['NW.EN.2', "@ Rule NW.EN.2: Enclosure of P+ OD : 0.220\n    X = ENC PPOD NWEL < 0.220 ABUT <90 SINGULAR OVERLAP REGION \n   R1 =     X NOT INTERACT PW_bk\n   M = FDRC INSIDE CELL '*FR_NWXENX2_*' '*FR_1X4Xa_*'\n   R1 NOT INTERACT M\n   R2 = R1 INTERACT M\n   R2 INTERACT (SIZE (R2 XOR M) BY -0.001)\n     "]

['NW.EN.3', '@ Rule NW.EN.3: Enclosure of P+ OD in OD2: 0.310\n    ENC PPOD2 NWEL < 0.310 ABUT <90 REGION SINGULAR\n']

['NW.D.2', "@ Rule NW.D.2: Distance to N+ OD: 0.220\n    X = EXT NPOD NONWR < 0.220 ABUT <90 SINGULAR OVERLAP REGION\n   R1 =     X NOT INTERACT PW_bk\n   M = FDRC INSIDE CELL '*FR_NWXDX2_*' '*FR_1X6Xa_*'\n   R1 NOT INTERACT M\n   R2 = R1 INTERACT M\n   R2 INTERACT (SIZE (R2 XOR M) BY -0.001)\n     "]

['NW.D.3', '@ Rule NW.D.3: Distance to N+ OD in OD2: 0.310\n    EXT NPOD2 NWEL < 0.310 ABUT <90 SINGULAR REGION\n']

['NW.EN.1', "@ Rule NW.EN.1: Enclosure of NWELL strap : 0.170\n    X = ENC NPOD NONWR < 0.170 ABUT <90 SINGULAR OVERLAP REGION\n   R1 =     X NOT INTERACT PW_bk\n   M = FDRC INSIDE CELL '*FR_NWXENX1_*' '*FR_NWXENX1_*'\n   R1 NOT INTERACT M\n   R2 = R1 INTERACT M\n   R2 INTERACT (SIZE (R2 XOR M) BY -0.001)\n     "]

['NW.D.1', "@ Rule NW.D.1: Distance to PWELL strap: 0.170 \n      X = EXT PPOD NWELi < 0.170 ABUT <90 OVERLAP SINGULAR REGION\n   R1 =     X NOT INTERACT PW_bk\n   M = FDRC INSIDE CELL '*FR_NWXDX1_*' '*FR_NWXDX1_*'\n   R1 NOT INTERACT M\n   R2 = R1 INTERACT M\n   R2 INTERACT (SIZE (R2 XOR M) BY -0.001)\n     "]

['PWB.W.1:', 'NW or PW;blk']

['to', 'NW or PW;blk']

['PWB.A.1', '@ Rule PWB.A.1: PW;blk Area, except when abutted with NW: 1.550\n       PW_abut_NW = PW_bk_ns TOUCH NWEL\n       PW_nabut_NW = PW_bk_ns NOT PW_abut_NW\n       AREA PW_nabut_NW < 1.550\n']

['PWB.A.2:', 'NW or PW;blk']

['PWB.R.1', '@ Rule PWB.R.1: PW;blk must not intersect NW\n    (PW_bk_ns AND NWEL) NOT FILTER_PWB.R.1\n']

['DR.OL.1', '@ Rule DR.OL.1: Transistor Length: PW Overlap of NMOS-GATE, NW overlap of PMOS-GATE (NW boundary in Drift-MOS OD must be covered by PO): 0.500\n    EXT SourceNDrift ODDrift_PW_bk < 0.500 ABUT <90 SINGULAR REGION\n    EXT SourcePDrift ODDrift_PW_bk < 0.500 ABUT <90 SINGULAR REGION\n']

['DR.OL.2', '@ Rule DR.OL.2: NW Overlap of NMOS-GATE, PW Overlap of PMOS-GATE: 0.150\n    INT GATE_Drift (PWEL NOT PW_bk) < 0.150 SINGULAR REGION PARALLEL ONLY\n    INT GATE_Drift NWEL < 0.150 SINGULAR REGION PARALLEL ONLY\n']

['DR.EX.1', '@ Rule DR.EX.1: NW Extension on Drift-MOS OD : 0.220\n    ENC ODDrift (NWEL AND PW_bk_DrNMOS) < 0.220 ABUT <90 SINGULAR REGION  // check done on drift-NMOS (A)\n']

['DR.D.1', '@ Rule DR.D.1: NW Distance to Drift-MOS OD: 0.220\n    ENC ODDrift PW_bk_DrPMOS < 0.220 ABUT <90 SINGULAR REGION  // check done on drift-PMOS (B)\n']

['DR.R.1', '@ Rule DR.R.1: OD2 must cover all Drift-MOS OD\n    ODDrift NOT OD2\n']

['GD.OL.1', '@ Rule GD.OL.1: NP Overlap of Gate of gated diode: 0.150\n    INT GATE_GatedDiode NP < 0.150 ABUT <90 SINGULAR REGION\n']

['GD.OL.2', '@ Rule GD.OL.2: PP Overlap of Gate of gated diode: 0.150\n    INT GATE_GatedDiode PP < 0.150 ABUT <90 SINGULAR REGION\n']

['GD.EX.1', '@ Rule GD.EX.1: NP Extension on Gate: 0.220\n    X = NP NOT FILTER_GD.EX.1\n    ENC GATE_GatedDiode X < 0.220 ABUT <90 OPPOSITE\n    \n']

['GD.EX.2', '@ Rule GD.EX.2: PP Extension on Gate: 0.220\n    ENC GATE_GatedDiode PP < 0.220 ABUT <90 OPPOSITE\n']

['GD.R.1', '@ Rule GD.R.1: MKR;GATED must be drawn line-on-line with Gate of gated diode \n    (GATE_GatedDiode NOT MKR_GATED) NOT FILTER_GD.R.1\n    (MKR_GATED NOT GATE_GatedDiode) NOT FILTER_GD.R.1\n']

['GD.R.2', '@ Rule GD.R.2: Gated diode not allowed outside OD2 (MKR;GATED outside OD2 not allowed) \n    MKR_GATED NOT OD2\n']

['NP.W.1', '@ Rule NP.W.1: Width: 0.240 \n    (INT NP < 0.240 ABUT <90 SINGULAR REGION) NOT INSIDE SRAM_EXCLUDE\n']

['NP.S.1', '@ Rule NP.S.1: Space: 0.240 \n    (EXT NP < 0.240 ABUT <90 SINGULAR REGION) NOT INSIDE SRAM_EXCLUDE\n']

['NP.D.1', "@ Rule NP.D.1: Distance to a P+ OD (not along PO) other than PW strap: 0.130 \n   R1 =     EXT NP PACT < 0.130 ABUT >0<90 INSIDE ALSO SINGULAR REGION\n    X = EXT NP [PACT] < 0.001 ABUT == 0\n    Y = EXPAND EDGE X OUTSIDE BY 0.001\n   R2 =     Y NOT INTERACT NPOD\n   R3 = R1 OR R2\n   M = FDRC INSIDE CELL '*FR_NPXDX1_*' '*FR_16X3_*'\n   R3 NOT INTERACT M\n   R4 = R3 INTERACT M\n   R4 INTERACT (SIZE (R4 XOR M) BY -0.001)\n     "]

['NP.D.2', '@ Rule NP.D.2: Distance (in PW) to a non butted PW strap: 0.020 \n    EXT NP PSTP < 0.020 ABUT >0<90 INSIDE ALSO SINGULAR REGION\n    X = EXT NP [PSTP] < 0.001 ABUT == 0\n    Y = EXPAND EDGE X OUTSIDE BY 0.001\n    Y NOT INTERACT NPOD\n']

['NP.D.3', '@ Rule NP.D.3: Distance (including NW strap) to P+ Gate on OD: 0.320 \n    EXT GATEP_W NSTP_PACT_BTE < 0.320 ABUT <90 OPPOSITE\n']

['NP.EN.2', "@ Rule NP.EN.2: Enclosure of Gate on OD: 0.320 \n   R1 =     ENC GATEN_W NACT_PSTP_BTE < 0.320 ABUT <90 OPPOSITE REGION\n   M = FDRC INSIDE CELL '*FR_NPXENX2_*' '*FR_NPXENX2_*'\n   R1 NOT INTERACT M\n   R2 = R1 INTERACT M\n   R2 INTERACT (SIZE (R2 XOR M) BY -0.001)\n     "]

['NP.OL.1', "@ Rule NP.OL.1: Overlap of N+ OD: 0.130 \n   R1 =     INT OD NP < 0.130 ABUT >0<90 SINGULAR REGION\n   M = FDRC INSIDE CELL '*FR_NPXOLX1_*' '*FR_NPXOLX1_*'\n   R1 NOT INTERACT M\n   R2 = R1 INTERACT M\n   R2 INTERACT (SIZE (R2 XOR M) BY -0.001)\n     "]

['NP.EX.1', "@ Rule NP.EX.1: Extension on OD (other than NW strap): 0.130 \n    A = NACT NOT ODWR\n   R1 =     ENC A NP < 0.130 ABUT >0<90 SINGULAR REGION\n    X = ENC [A] NP < 0.001 ABUT == 0\n    Y = EXPAND EDGE X OUTSIDE BY 0.001\n   R2 =     Y NOT INTERACT (OD NOT NPOD)\n   R3 = R1 OR R2\n   M = FDRC INSIDE CELL '*FR_NPXEXX1_*' '*FR_16X8_*'\n   R3 NOT INTERACT M\n   R4 = R3 INTERACT M\n   R4 INTERACT (SIZE (R4 XOR M) BY -0.001)\n     "]

['NP.EX.2', '@ Rule NP.EX.2: Extension on OD (NW strap): 0.020 \n    ENC NSTP NP < 0.020 ABUT >0<90 SINGULAR REGION\n    X = ENC [NSTP] NP < 0.001 ABUT == 0\n    Y = EXPAND EDGE X OUTSIDE BY 0.001\n    (Y NOT INTERACT PPOD) NOT FILTER_NP.EX.2 \n']

['NP.D.4', '@ Rule NP.D.4: Distance from a butted N+ OD to the related PO edge if butting P+ OD is extending < 0.22 in NW: 0.320\n    A1 = EXPAND EDGE PACT_NSTP_BTE INSIDE by 0.005\n    A2 = COIN EDGE OD A1\n    W = TOUCH EDGE PACT A2\n    A = LENGTH W < 0.220\n    B = PACT WITH EDGE A\n    C = NSTP TOUCH B\n    Y = EXPAND EDGE (GATE_PP COINCIDENT EDGE B) OUTSIDE BY 0.220\n    Z = Y COINCIDENT EDGE POLY\n    (EXT Z C < 0.320 ABUT >0<90 OPPOSITE REGION) INTERACT ((EXPAND EDGE Z OUTSIDE BY 0.320) INTERACT (EXPAND EDGE (COIN EDGE NSTP PACT) BY 0.001))\n']

['NP.A.1', '@ Rule NP.A.1: Area: 0.122 \n    AREA NP < 0.122\n']

['NP.A.2', '@ Rule NP.A.2: Enclosed area: 0.122 \n    (HOLES NP < 0.122) NOT INSIDE SRAM_EXCLUDE\n']

['NP.EN.1', "@ Rule NP.EN.1: Enclosure of Gate (square corner) (except varactors): 0.220\n   R1 =     EXGATE_NP NOT NP\n   M = FDRC INSIDE CELL '*FR_NPXENX1_*' '*FR_16X13_*'\n   R1 NOT INTERACT M\n   R2 = R1 INTERACT M\n   R2 INTERACT (SIZE (R2 XOR M) BY -0.001)\n     "]

['of', 'NP .not. NW .and. OD2 .not. BarfromLDD']

['of', 'NP .not. NW .not. OD2 .not. BarfromLDD']

['NP.A.3', '@ Rule NP.A.3: Area of N+ OD butted to a P+OD: 0.040 \n    Y = NSTP WITH EDGE NSTP_PACT_BTE\n    AREA Y < 0.040 \n']

['NP.D.5_PP.D.5', '@ Rule NP.D.5: Distance to OD for an NP edge forming a butted N+ OD/P+ OD (allowed for up to 0.13um distance from butted N+ OD/P+ OD): 0.000\n                          @ Rule PP.D.5: Distance to OD for an PP edge forming a butted N+ OD/P+ OD (allowed for up to 0.13um distance from butted N+ OD/P+ OD): 0.000\n     PP_EDGE = PP COIN EDGE OD\n    NP_EDGE = NP COIN EDGE OD\n   \n    PSTP_GEOM = EXPAND EDGE PSTP_NACT_BTE OUTSIDE BY 0.001 INSIDE BY 0.001 EXTEND BY 0.130\n    PSTP_GEOM_HALF = PSTP_GEOM AND IMP \n    BAD_PSTP_GEOM = PSTP_GEOM NOT PSTP_GEOM_HALF\n    BAD_PSTP_GEOM COIN EDGE OD\n    NSTP_GEOM = EXPAND EDGE NSTP_PACT_BTE OUTSIDE BY 0.001 INSIDE BY 0.001 EXTEND BY 0.130\n    NSTP_GEOM_HALF = NSTP_GEOM AND IMP \n    BAD_NSTP_GEOM = NSTP_GEOM NOT NSTP_GEOM_HALF\n    BAD_NSTP_GEOM COIN EDGE OD\n\n    C = EXPAND EDGE PP_EDGE OUTSIDE BY 0.001 INSIDE BY 0.001\n    D = EXPAND EDGE NP_EDGE OUTSIDE BY 0.001 INSIDE BY 0.001\n    BAD_IMP = D OR C\n    BAD_IMP NOT (PSTP_GEOM OR NSTP_GEOM)\n']

['PP.W.1', '@ Rule PP.W.1: Width: 0.240 \n    (INT PP < 0.240 ABUT <90 SINGULAR REGION) NOT INSIDE SRAM_EXCLUDE\n']

['PP.S.1', '@ Rule PP.S.1: Space: 0.240 \n    (EXT PP < 0.240 ABUT <90 SINGULAR REGION) NOT INSIDE SRAM_EXCLUDE\n']

['PP.D.1', "@ Rule PP.D.1: Distance to N+ OD (not along PO) other than NW strap: 0.130 \n   R1 =     EXT PP NACT < 0.130 ABUT >0<90 INSIDE ALSO SINGULAR REGION\n    X = EXT PP [NACT] < 0.001 ABUT == 0\n    Y = EXPAND EDGE X OUTSIDE BY 0.001\n   R2 =     Y NOT INTERACT PPOD\n   R3 = R1 OR R2\n   M = FDRC INSIDE CELL '*FR_PPXDX1_*' '*FR_17X3_*'\n   R3 NOT INTERACT M\n   R4 = R3 INTERACT M\n   R4 INTERACT (SIZE (R4 XOR M) BY -0.001)\n     "]

['PP.D.2', '@ Rule PP.D.2: Distance (in NW) to non butted NW strap: 0.020 \n    EXT PP NSTP < 0.020 ABUT >0<90 INSIDE ALSO SINGULAR REGION\n    X = EXT PP [NSTP] < 0.001 ABUT == 0\n    Y = EXPAND EDGE X OUTSIDE BY 0.001\n    Y NOT INTERACT PPOD\n']

['PP.D.3', "@ Rule PP.D.3: Distance (including PW strap) to N+ Gate on OD: 0.320 \n   R1 =     EXT GATEN_W PSTP_NACT_BTE < 0.320 ABUT <90 OPPOSITE REGION\n   M = FDRC INSIDE CELL '*FR_PPXDX3_*' '*FR_PPXDX3_*'\n   R1 NOT INTERACT M\n   R2 = R1 INTERACT M\n   R2 INTERACT (SIZE (R2 XOR M) BY -0.001)\n     "]

['PP.EN.2', '@ Rule PP.EN.2: Enclosure of Gate on OD: 0.320 \n    ENC GATEP_W PACT_NSTP_BTE < 0.320 ABUT <90 OPPOSITE\n']

['PP.OL.1', "@ Rule PP.OL.1: Overlap of P+ OD: 0.130 \n   R1 =     INT OD PP < 0.130  ABUT >0<90 SINGULAR REGION\n   M = FDRC INSIDE CELL '*FR_PPXOLX1_*' '*FR_PPXOLX1_*'\n   R1 NOT INTERACT M\n   R2 = R1 INTERACT M\n   R2 INTERACT (SIZE (R2 XOR M) BY -0.001)\n     "]

['PP.EX.1', "@ Rule PP.EX.1: Extension on OD (other than PW strap): 0.130 \n   R1 =     ENC PACT PP < 0.130 ABUT >0<90 SINGULAR REGION\n    X = ENC [PACT] PP < 0.001 ABUT == 0\n    Y = EXPAND EDGE X OUTSIDE BY 0.001\n   R2 =     Y NOT INTERACT (OD NOT PPOD)\n   R3 = R1 OR R2\n   M = FDRC INSIDE CELL '*FR_PPXEXX1_*' '*FR_17X8_*'\n   R3 NOT INTERACT M\n   R4 = R3 INTERACT M\n   R4 INTERACT (SIZE (R4 XOR M) BY -0.001)\n     "]

['PP.EX.2', '@ Rule PP.EX.2 Extension on OD (PW strap): 0.020 \n    ENC PSTP PP < 0.020 ABUT >0<90 SINGULAR REGION\n    X = ENC [PSTP] PP < 0.001 ABUT == 0\n    Y = EXPAND EDGE X OUTSIDE BY 0.001\n    Y NOT INTERACT NPOD\n']

['PP.D.4', "@ Rule PP.D.4: Distance from a butted P+ OD to the related PO edge if butting N+ OD is extending < 0.22 in PW: 0.320\n    A1 = EXPAND EDGE NACT_PSTP_BTE INSIDE by 0.005\n    A2 = COIN EDGE OD A1\n    W = TOUCH EDGE NACT A2\n    A = LENGTH W < 0.220\n    B = NACT WITH EDGE A    \n    C = PSTP TOUCH B\n    Y = EXPAND EDGE (GATE_NP COINCIDENT EDGE B) OUTSIDE BY 0.220\n    Z = Y COINCIDENT EDGE POLY\n   R1 =      (EXT Z C < 0.320 ABUT >0<90 OPPOSITE REGION) INTERACT ((EXPAND EDGE Z OUTSIDE BY 0.320) INTERACT (EXPAND EDGE (COIN EDGE PSTP NACT) BY 0.001))\n   M = FDRC INSIDE CELL '*FR_PPXDX4_*' '*FR_PPXDX4_*'\n   R1 NOT INTERACT M\n   R2 = R1 INTERACT M\n   R2 INTERACT (SIZE (R2 XOR M) BY -0.001)\n     "]

['PP.A.1', '@ Rule PP.A.1: Area: 0.122 \n    AREA PP < 0.122\n']

['PP.A.2', '@ Rule PP.A.2: Enclosed area: 0.122 \n    (HOLES PP < 0.122) NOT INSIDE SRAM_EXCLUDE\n']

['PP.EN.1', "@ Rule PP.EN.1: Enclosure of Gate (square corner) (except varactors): 0.220\n   R1 =     EXGATE_PP NOT PP\n   M = FDRC INSIDE CELL '*FR_PPXENX1_*' '*FR_17X13_*'\n   R1 NOT INTERACT M\n   R2 = R1 INTERACT M\n   R2 INTERACT (SIZE (R2 XOR M) BY -0.001)\n     "]

['PP.EX.3:', 'Combination of NP + PP']

['NP.EX.3:', 'Combination of NP + PP']

['PP.R.1_NP.R.1', '@ Rule PP.R.1_NP.R.1: Intersection with NP is not allowed \n    PP AND NP\n']

['of', 'PP .and. NW .and. OD2 .not. BarfromLDD']

['of', 'PP .and. NW .not. OD2 .not. BarfromLDD']

['of', 'PP .and. OD2']

['of', 'PP .not. OD2']

['PP.A.3', '@ Rule PP.A.3: Area of P+ OD butted to an N+ OD: 0.040 \n    y = PSTP WITH EDGE PSTP_NACT_BTE\n    AREA Y < 0.040 \n']

['SRM.W.1', '@ Rule SRM.W.1: Width (if error shape intersects OD): 0.280  \n    (INT DMSRM < 0.280 ABUT <90 SINGULAR REGION) AND ODi\n']

['SRM.S.1', '@ Rule SRM.S.1: Space (if error shape intersects OD): 0.280  \n    (EXT DMSRM < 0.280 ABUT <90 SINGULAR REGION) AND ODi\n']

['SRM.EN.1', '@ Rule SRM.EN.1: Enclosure of OD of MOS: 0.070 \n    ENC (DACT INTERACT POLY) DMSRM < 0.070 ABUT <90 SINGULAR INSIDE ALSO  \n']

['SRM.EN.2', '@ Rule SRM.EN.2: Enclosure of Gate: 0.220 \n    ENC GATE DMSRM < 0.220 ABUT <90 SINGULAR\n']

['SRM.D.1', '@ Rule SRM.D.1: Distance to OD of MOS not using SRM: 0.070\n         EXT DMSRM (ACTIVSD NOT INTERACT DMSRM) < 0.070 ABUT <90 SINGULAR\n']

['SRM.D.2', '@ Rule SRM.D.2: Distance to Gate not using SRM: 0.170\n      EXT DMSRM (ALLGATE OUTSIDE DMSRM) < 0.170 ABUT <90 SINGULAR\n']

['SRM.EX.1', "@ Rule SRM.EX.1: SRM Extension on NW (if error shape intersects OD. Align if less): 0.280\n   R1 =     (ENC NWELi DMSRM < 0.280 ABUT >0<90 SINGULAR REGION) AND ODi\n   M = FDRC INSIDE CELL '*FR_SMXEXX1_*' '*FR_SMXEXX1_*'\n   R1 NOT INTERACT M\n   R2 = R1 INTERACT M\n   R2 INTERACT (SIZE (R2 XOR M) BY -0.001)\n     "]

['intersect', 'Gate within SRM']

['MSRM.R.2', '@ Rule MSRM.R.2: MKR;srmperi must be a rectangle\n    NOT RECTANGLE MKR_srmperi\n']

['by', 'SRM upsized 200.00']

['MSRM.D.1', '@ Rule MSRM.D.1: CO Distance to Gate within MKR;srmperi (CO completely within marker): 0.055\n    EXT (CO INSIDE MKR_srmperi) (GATE INSIDE MKR_srmperi) < 0.055 ABUT <90 SINGULAR INSIDE ALSO\n']

['S_CO.D.5', '@ Rule S_CO.D.5: Distance of CO on OD to Gate on OD2: 0.130\n    EXT COOD_GP HV_GATE < 0.130 ABUT <90 INSIDE ALSO SINGULAR\n']

['VTH_N.W.1', '@ Rule VTH_N.W.1: Width (with exception of touching standard cell library cells) : 0.400\n    A = INT VTH_N < 0.400 ABUT >0<90 REGION\n    B = INT VTH_N == track_l OPPOSITE EXTENDED 0.001 REGION\n    C = AREA B == track_l*0.001 \n    A NOT INTERACT C         \n    \n    D= EXTENTS C        \n    E= SIZE D BY 0.001    \n    F = INSIDE EDGE VTH_N E    \n    G = TOUCH EDGE VTH_N F    \n        LENGTH G < edge_l    \n']

['VTH_N.S.1', '@ Rule VTH_N.S.1: Space (with exception of touching standard cell library cells): 0.240\n    EXT VTH_N < 0.240 ABUT >0<90 REGION\n    \n    A = EXT VTH_N < 0.001 SINGULAR REGION    \n    B = TOUCH EDGE VTH_N A            \n    LENGTH B < edge_l            \n']

['VTH_N.EN.1', "@ Rule VTH_N.EN.1: Enclosure of Gate: 0.220 \n   R1 =     ENC GATE_NP VTH_N < 0.220 ABUT <90 SINGULAR INSIDE ALSO REGION\n   M = FDRC INSIDE CELL '*FR_VTH_NXENX1_*' '*FR_82X4Xa_*'\n   R1 NOT INTERACT M\n   R2 = R1 INTERACT M\n   R2 INTERACT (SIZE (R2 XOR M) BY -0.001)\n     "]

['VTH_N.D.1', "@ Rule VTH_N.D.1: Distance to Gate not using VTH_N: 0.220\n   R1 =     EXT VTH_N GATENOADHN < 0.220 ABUT <90 REGION\n   M = FDRC INSIDE CELL '*FR_VTH_NXDX1_*' '*FR_82X6Xa_*'\n   R1 NOT INTERACT M\n   R2 = R1 INTERACT M\n   R2 INTERACT (SIZE (R2 XOR M) BY -0.001)\n     "]

['VTH_N.A.1', '@ Rule VTH_N.A.1: Area: 0.400\n    AREA VTH_N < 0.400\n']

['VTH_N.A.2', '@ Rule VTH_N.A.2: Enclosed area: 0.400\n    AREA ADHVTNH < 0.400\n']

['VTH_N.R.1', '@ Rule VTH_N.R.1: VTH_N must not intersect P-Channel (transistor and varactor), P+ SD, OD2\n    VTH_N AND P_CHANNEL                                          // P-Channel transistor and varactor (layer)\n    VTH_N AND PACT                                  // P+ SD (layer)\n    VTH_N AND OD2                                  // if OD2 overlap VTH_N\n']

['VTH_P.W.1', '@ Rule VTH_P.W.1: Width (with exception of touching standard cell library cells) : 0.400\n    A = INT VTH_P < 0.400 ABUT >0<90 REGION\n    B = INT VTH_P == track_l OPPOSITE EXTENDED 0.001 REGION\n    C = AREA B == track_l*0.001 \n    A NOT INTERACT C         \n    \n    D= EXTENTS C        \n    E= SIZE D BY 0.001    \n    F = INSIDE EDGE VTH_P E    \n    G = TOUCH EDGE VTH_P F    \n        LENGTH G < edge_l    \n']

['VTH_P.S.1', '@ Rule VTH_P.S.1: Space (with exception of touching standard cell library cells): 0.240\n    EXT VTH_P < 0.240 ABUT >0<90 REGION\n\n    A = EXT VTH_P < 0.001 SINGULAR REGION    \n    B = TOUCH EDGE VTH_P A            \n    LENGTH B < edge_l            \n']

['VTH_P.EN.1', "@ Rule VTH_P.EN.1: Enclosure of Gate: 0.220 \n   R1 =     ENC GATE_PP VTH_P < 0.220 ABUT <90 SINGULAR INSIDE ALSO REGION\n   M = FDRC INSIDE CELL '*FR_VTH_PXENX1_*' '*FR_83X4Xa_*'\n   R1 NOT INTERACT M\n   R2 = R1 INTERACT M\n   R2 INTERACT (SIZE (R2 XOR M) BY -0.001)\n     "]

['VTH_P.D.1', "@ Rule VTH_P.D.1: Distance to Gate not using VTH_P: 0.220\n   R1 =     EXT VTH_P GATENOADHP < 0.220 ABUT <90 REGION\n   M = FDRC INSIDE CELL '*FR_VTH_PXDX1_*' '*FR_83X6Xa_*'\n   R1 NOT INTERACT M\n   R2 = R1 INTERACT M\n   R2 INTERACT (SIZE (R2 XOR M) BY -0.001)\n     "]

['VTH_P.A.1', '@ Rule VTH_P.A.1: Area: 0.400\n    AREA VTH_P < 0.400\n']

['VTH_P.A.2', '@ Rule VTH_P.A.2: Enclosed area: 0.400\n    AREA ADHVTPH < 0.400\n']

['VTH_P.R.1', '@ Rule VTH_P.R.1: VTH_P must not intersect N-Channel (transistor and varactor), N+ SD, OD2\n    VTH_P AND N_CHANNEL            // N-Channel transistor and varactor (layer)\n    VTH_P AND NACT                // N+ SD (layer)\n    VTH_P AND OD2                // if OD2 overlap VTH_P\n']

['LP.MRC.1', '@ Rule LP.MRC.1: VTL_N and VTL_P layers not allowed in LP process option\n    COPY VTL_N\n    COPY VTL_P\n']

['PO.W.4', '@ Rule PO.W.4: Transistor length for 2.5V NMOS and PMOS: 0.280 \n    (INT HV_GATE_W_25 < 0.280 ABUT <90 REGION) NOT FILTER_PO.W.4\n\n']

['PO.W.1', '@ Rule PO.W.1: Width: 0.100 \n    INT POLY < 0.100 ABUT <90 SINGULAR REGION\n']

['PO.S.2', '@ Rule PO.S.2: PO space on OD for thin oxide NMOS and PMOS: 0.150 \n    EXT LV_GATE_W < 0.150\n']

['PO.S.3', "@ Rule PO.S.3: PO space on OD for 2.5V NMOS and PMOS: 0.250 \n   R1 =     EXT HV_NGATE_W < 0.250 REGION\n   R2 =     EXT HV_PGATE_W < 0.250 REGION\n   R3 = R1 OR R2\n   M = FDRC INSIDE CELL '*FR_POXSX3_*' '*FR_POXSX3_*'\n   R3 NOT INTERACT M\n   R4 = R3 INTERACT M\n   R4 INTERACT (SIZE (R4 XOR M) BY -0.001)\n     "]

['PO.S.1', "@ Rule PO.S.1: Space on field oxide: 0.140 \n   R1 =     EXT POLY < 0.140 ABUT <90 SINGULAR  REGION\n   M = FDRC INSIDE CELL '*FR_POXSX1_*' '*FR_13X4Xc_*'\n   R1 NOT INTERACT M\n   R2 = R1 INTERACT M\n   R2 INTERACT (SIZE (R2 XOR M) BY -0.001)\n     "]

['PO.D.1', "@ Rule PO.D.1: Distance of a PO on field to an OD: 0.050 \n   R1 =     EXT (POLY NOT POLYG_dm) OD < 0.050 ABUT <89.5 SINGULAR REGION\n   M = FDRC INSIDE CELL '*FR_POXDX1_*' '*FR_13X5Xa_*'\n   R1 NOT INTERACT M\n   R2 = R1 INTERACT M\n   R2 INTERACT (SIZE (R2 XOR M) BY -0.001)\n     "]

['PO.D.2', "@ Rule PO.D.2: Distance to OD corner when PO and OD are in the same MOS transistor, if W<0.2 um: 0.100\n    X = EXT OD EXPAND_GATE < 0.100 ABUT <90 OPPOSITE REGION\n   R1 =     X OUTSIDE POLY\n   M = FDRC INSIDE CELL '*FR_POXDX2_*' '*FR_13X5Xb_*'\n   R1 NOT INTERACT M\n   R2 = R1 INTERACT M\n   R2 INTERACT (SIZE (R2 XOR M) BY -0.001)\n     "]

['PO.D.3', "@ Rule PO.D.3: Distance between PO corner on field and Gate when PO and Gate are in the same MOS transistor, and W<0.2 um: 0.100\n      GATE_W_CONV_EDGE = CONVEX EDGE GATE_W <= 1 \n      SMALL_GATE_W3 = LENGTH GATE_W_CONV_EDGE < 0.200\n     SMALL_GATE3 = GATE WITH EDGE SMALL_GATE_W3\n   R1 =     EXT SMALL_GATE3 POLY < 0.100 PERP ONLY REGION\n   M = FDRC INSIDE CELL '*FR_POXDX3_*' '*FR_13X5Xc_*'\n   R1 NOT INTERACT M\n   R2 = R1 INTERACT M\n   R2 INTERACT (SIZE (R2 XOR M) BY -0.001)\n     "]

['PO.EX.1', "@ Rule PO.EX.1: OD Extension on PO (width of source and drain): 0.150 \n   R1 =     ENC POLY OD < 0.150 ABUT <89.5 OPPOSITE SINGULAR REGION\n   M = FDRC INSIDE CELL '*FR_POXEXX1_*' '*FR_13X6_*'\n   R1 NOT INTERACT M\n   R2 = R1 INTERACT M\n   R2 INTERACT (SIZE (R2 XOR M) BY -0.001)\n     "]

['PO.EX.2', "@ Rule PO.EX.2: PO Gate extension on OD (endcap): 0.160 \n   R1 =     ENC OD POLY < 0.160 ABUT <89.5 SINGULAR OPPOSITE REGION\n   M = FDRC INSIDE CELL '*FR_POXEXX2_*' '*FR_13X7_*'\n   R1 NOT INTERACT M\n   R2 = R1 INTERACT M\n   R2 INTERACT (SIZE (R2 XOR M) BY -0.001)\n     "]

['PO.EX.3', "@ Rule PO.EX.3: PO Gate extension on OD (endcap) when L-shaped OD to PO distance is < 0.1: 0.180\n    X = ENC OD POLY < 0.180 ABUT <90 OPPOSITE REGION\n    Y = EXT (CONVEX EDGE (NOT TOUCH EDGE X GATE_L) ==1) OD < 0.100 ABUT >0<90 OPPOSITE REGION \n    Z = EXPAND EDGE GATE_W OUTSIDE BY 0.005 \n   R1 =     Y TOUCH Z\n   M = FDRC INSIDE CELL '*FR_POXEXX3_*' '*FR_13X7Xb_*'\n   R1 NOT INTERACT M\n   R2 = R1 INTERACT M\n   R2 INTERACT (SIZE (R2 XOR M) BY -0.001)\n     "]

['PO.A.1', '@ Rule PO.A.1: Area: 0.060\n    AREA POLY < 0.060\n']

['PO.A.2', '@ Rule PO.A.2: Enclosed area: 0.110\n    HOLES POLY < 0.110\n']

['PO.S.4', '@ Rule PO.S.4: Space if at least one PO width is > 0.23 um (W) and if the parallel PO run length (between both PO) is > 0.3 um (L): 0.180 \n    X = EXT POLY_23S POLY < 0.180 OPPOSITE REGION MEASURE ALL\n    ENCLOSE RECTANGLE X 0.095 0.305\n']

['PO.L.1', '@ Rule PO.L.1: Maximum PO length between 2 CO as well as between 1 CO and the PO line end when the PO width <0.13 um: 25.00\n    LONG_PO_1 = AREA (POLY NOT POLYG_dm)> 2.5\n    LONG_PO_2 = INT LONG_PO_1 < 0.130 OPPOSITE REGION\n    LONG_PO = POLY INTERACT LONG_PO_2 \n      CHECK_PO = LONG_PO INTERACT CO\n      CHECK_CO = CO INTERACT CHECK_PO\n      CO_A = SIZE CHECK_CO BY 12.5 INSIDE OF CHECK_PO STEP 0.14\n      PO_A = CHECK_PO INTERACT CO_A == 1\n      PO_B = CHECK_PO INTERACT CO_A > 1\n      CO_B = CO_A INTERACT PO_A\n      CO_C = SIZE CO_B BY 12.5 INSIDE OF PO_A STEP 0.14\n      BAD = (PO_A NOT CO_C) OR (PO_B NOT CO_A)\n      BAD_EDGE = BAD COIN INSIDE EDGE POLY\n      CHECK_PO WITH EDGE BAD_EDGE    \n']

['PO.R.5', "@ Rule PO.R.5: PO must be fully covered by the combination NP + PP (except for HIPO resistor and PO fuse) \n   R1 =     POLY_NOT_HIPO_POFUSE NOT IMP\n   M = FDRC INSIDE CELL '*FR_POXX5_*' '*FR_POXX5_*'\n   R1 NOT INTERACT M\n   R2 = R1 INTERACT M\n   R2 INTERACT (SIZE (R2 XOR M) BY -0.001)\n     "]

['PO.PIN.CAD.1', '@ Rule PO.PIN.CAD.1: POLY purpose PIN without DRAWING\n    PO_pin NOT POLYGi\n']

['RPO.W.1', '@ Rule RPO.W.1: Width: 0.430 \n    INT RPO < 0.430 ABUT <90 SINGULAR REGION\n']

['RPO.S.1', '@ Rule RPO.S.1: Space: 0.430 \n    EXT RPO < 0.430 ABUT <90 SINGULAR REGION\n']

['RPO.D.1', '@ Rule RPO.D.1: Distance to OD on field: 0.220 \n    EXT RPO OD < 0.220 ABUT <90 SINGULAR REGION\n']

['RPO.D.2', '@ Rule RPO.D.2: Distance to CO (on OD or on PO. RPO overlap with CO not allowed): 0.220 \n    EXT RPO CO < 0.220 ABUT <90 INSIDE ALSO SINGULAR\n']

['RPO.D.3', '@ Rule RPO.D.3: Distance to PO Gate, on OD: 0.380 \n    (EXT RPO GATE < 0.380 ABUT <90 SINGULAR REGION) NOT FILTER_RPO.D.3\n']

['RPO.EX.1', '@ Rule RPO.EX.1: Extension on related OD for unsilicided OD (S/D or OD resistor): 0.220 \n    ENC OD RPO < 0.220 ABUT <90 SINGULAR REGION\n']

['RPO.EX.2', '@ Rule RPO.EX.2: OD extension on RPO: 0.220 \n    ENC RPO OD < 0.220 ABUT <90 SINGULAR REGION\n']

['RPO.EX.4', '@ Rule RPO.EX.4: Extension on PO on field (RPO must overlap PO on both sides): 0.220 \n    ENC FPO1A (RPO NOT FILTER_RPO.EX.4) < 0.220 ABUT <90 SINGULAR\n    A = (RPO NOT FILTER_RPO.EX.4) INSIDE EDGE FPO1A\n    CONVEX EDGE A > 0\n']

['RPO.EX.5', '@ Rule RPO.EX.5: Extension on unsilicided OD or PO (if RPO width > 10.0um): 0.300\n       RPO_10 = (RPO WITH WIDTH > 10.000)  NOT FILTER_RPO.EX.5\n    ENC POLY RPO_10 < 0.300 ABUT <90\n    ENC OD RPO_10 < 0.300 ABUT <90    \n']

['RPO.A.1', '@ Rule RPO.A.1: Area: 1.000\n    AREA RPO < 1.000\n']

['RPO.D.4', '@ Rule RPO.D.4: Distance to PO on field: 0.300 \n    EXT RPO FPO1A < 0.300 ABUT <90 SINGULAR\n']

['RPO.R.2', '@ Rule RPO.R.2: Unsilicided PO or OD can only be either NP or PP (butted NP/PP not allowed within RPO)\n    Y = (ODPO_RPO INTERACT NP) INTERACT PP\n    (Y OUTSIDE HRI) NOT FILTER_RPO.R.2\n    (PP NOT FILTER_RPO.R.2) INSIDE EDGE (POLY_SALI OUTSIDE HRI) \n    (NP NOT FILTER_RPO.R.2) INSIDE EDGE (POLY_SALI OUTSIDE HRI) \n']

['RPO.A.2', '@ Rule RPO.A.2: Enclosed area: 1.000\n    HOLES (RPO NOT FILTER_RPO.A.2)< 1.000\n']

['RPO.S.2', '@ Rule RPO.S.2: PO space to PO within RPO: 0.250 \n    EXT POLY_SALI < 0.250 ABUT <90 SINGULAR REGION\n']

['RPO.D.5:', 'Unsilicided PO or OD']

['RPO.D.6:', 'Unsilicided PO or OD']

['RPO.D.7:', 'Unsilicided PO or OD']

['RPO.EX.3', '@ Rule RPO.EX.3: Extension on PO, on OD: 0.300\n    ENC GATEN_W SIPAC < 0.300 ABUT <90\n    ENC GATEP_W SIPAC < 0.300 ABUT <90\n']

['DNW.R.1', '@ Rule DNW.R.1: DNW edge must be fully enclosed by NW\n    DNW OUTSIDE EDGE NWEL\n']

['DNW.W.1', '@ Rule DNW.W.1: Width: 3.000 \n    (INT DNW < 3.000 ABUT <90 SINGULAR REGION) NOT INSIDE SRAM_EXCLUDE\n']

['DNW.S.1', '@ Rule DNW.S.1: Space: 4.800 \n    (EXT DNW < 4.800 ABUT <90 SINGULAR REGION) NOT INSIDE SRAM_EXCLUDE\n']

['DNW.S.2', '@ Rule DNW.S.2: RW Space (Width of NW between two RW) if one RW is at different potential <= 1.2V : 1.000 \n    (EXT RW1V_NODAL < 1.000 ABUT <90 NOT CONNECTED SINGULAR REGION) NOT INSIDE SRAM_EXCLUDE\n']

['DNW.S.3', '@ Rule DNW.S.3: RW Space (Width of NW between two RW) if one RW is at different potential > 1.2V : 1.200 \n    (EXT RW2V_NODAL < 1.200 ABUT <90 NOT CONNECTED SINGULAR REGION) NOT INSIDE SRAM_EXCLUDE\n    (EXT RW1V_NODAL RW2V_NODAL < 1.200 ABUT <90 NOT CONNECTED SINGULAR REGION) NOT INSIDE SRAM_EXCLUDE\n']

['DNW.EN.1', '@ Rule DNW.EN.1: Enclosure by NW: 1.500 \n    ENC DNW NWEL < 1.500 ABUT <90 SINGULAR REGION\n']

['DNW.OL.1', '@ Rule DNW.OL.1: Overlap of NW : 0.400 \n    (INT DNW NWEL < 0.400 ABUT <90 SINGULAR REGION) NOT INSIDE SRAM_EXCLUDE\n']

['DNW.D.1', '@ Rule DNW.D.1: Distance to NW on different net: 3.300\n    EXT DNW NWEL < 3.300 ABUT <90 SINGULAR REGION MEASURE ALL NOT CONNECTED\n']

['DNW.D.2', '@ Rule DNW.D.2: Distance to N+ SD: 1.820\n    EXT DNW NACT < 1.820 ABUT <90 SINGULAR REGION\n']

['DNW.D.3', '@ Rule DNW.D.3: Distance to PFET Gate (P-Channel) : 1.000\n    EXT DNW GATE_P < 1.000 ABUT <90 SINGULAR REGION OVERLAP\n']

['DNW.EN.2', '@ Rule DNW.EN.2: Enclosure of PFET Gate (P-Channel): 0.500\n    ENC GATE_P DNW < 0.500 ABUT <90 REGION SINGULAR\n']

['of', 'Native VT (NT_N), Drift-NMOS, PNP (MKR;BJT)']

['NT_N.W.1', '@ Rule NT_N.W.1: Width: 0.620\n    INT NT_N < 0.620 ABUT <90 SINGULAR REGION\n']

['NT_N.S.1', '@ Rule NT_N.S.1: Space: 0.620\n    EXT NT_N < 0.620 ABUT <90 SINGULAR REGION\n']

['NT_N.A.1', '@ Rule NT_N.A.1: Area: 1.550\n    AREA NT_N < 1.550\n']

['NT_N.A.2', '@ Rule NT_N.A.2: Enclosed area: 1.550\n    HOLES NT_N < 1.550\n']

['NT_N.W.2', '@ Rule NT_N.W.2: Transistor Length of native device: 1.200\n       INT (HV_GATE_W_25 INSIDE EDGE NT_N) < 1.200 ABUT <90 REGION\n       INT (HV_GATE_W_33 INSIDE EDGE NT_N) < 1.200 ABUT <90 REGION    \n']

['NT_N.W.3', '@ Rule NT_N.W.3: Transistor Width of native device: 0.500\n    INT (GATE_L INSIDE EDGE NT_N) < 0.500 ABUT <90 REGION\n']

['NT_N.EN.1', '@ Rule NT_N.EN.1: Enclosure of OD (min=max): 0.260\n    OD_NT = OD AND NT_N\n    A = SIZE OD_NT BY 0.260\n    (NT_N INTERACT A) NOT A\n    A NOT (NT_N INTERACT A)\n    NT_N INTERACT OD_NT >1\n']

['NT_N.EX.1', '@ Rule NT_N.EX.1: PO Extension on OD of native device (endcap): 0.350\n    ENC (OD INTERACT NT_N) POLY < 0.350 ABUT <89.5 SINGULAR OPPOSITE REGION\n']

['to', 'Source/Drain outside NT_N']

['NT_N.D.2', '@ Rule NT_N.D.2: Distance to NW: 1.200\n    EXT NT_N NWEL < 1.200 ABUT <90 SINGULAR REGION\n']

['NT_N.R.1', '@ Rule NT_N.R.1: NT_N must not intersect NW, DNW, VTH_N Gate, VTL_N Gate, or P+ OD\n    NT_N AND NWEL\n    NT_N AND DNW\n    NT_N AND (GATE_N AND VTH_N)\n    NT_N AND (GATE_N AND VTL_N)\n    NT_N AND PPOD\n']

['NT_N.R.3', '@ Rule NT_N.R.3: OD within NT_N must be covered by OD2 (only thick oxide native device is allowed)\n    (OD AND NT_N) NOT OD2\n']

['on', 'Source/Drain or Gate']

['OD2.EX.2', '@ Rule OD2.EX.2: P+ SD Extension on OD2: 0.130\n    ENC OD2 PACT < 0.130 ABUT <90 SINGULAR REGION     \n']

['OD2.S.1', '@ Rule OD2.S.1: Space. Merge if less: 0.620 \n    EXT OD2 < 0.620 ABUT <90 SINGULAR REGION\n']

['OD2.D.1', '@ Rule OD2.D.1: Distance to Source/Drain OD (well straps excluded): 0.270 \n    EXT OD2 DACT < 0.270 ABUT <90 SINGULAR REGION\n']

['OD2.D.2', '@ Rule OD2.D.2: Distance to Gate of thin oxide MOS: 0.340 \n    EXT OD2 GATE < 0.340 ABUT <90 SINGULAR\n']

['OD2.EN.1', '@ Rule OD2.EN.1: Enclosure of Gate of 2.5V or 3.3 V MOS in S/D direction: 0.340 \n    ENC GATE_W OD2 < 0.340 ABUT <90 REGION\n    GATE CUT OD2\n']

['of', 'OD2 .and. NW']

['of', 'OD2 .not. (NW .or. NT_N.or. PW;blk)']

['of', 'NW .not. OD2']

['of', '(.not. OD2) .not. (NW .or. NT_N .or. PW;blk)']

['OD2.W.1', '@ Rule OD2.W.1: Width: 0.620\n    INT OD2 < 0.620\n']

['OD2.MRC.1', '@ Rule OD2.MRC.1: OD_33 and OD_25 are mutually exclusive process options: cannot be used on the same die. \n    OD2 = OD2_33_dg OR OD2_33_dm\n    OD2_25 = OD2_25_dg OR OD2_25_dm\n    (BULK INTERACT OD2) AND OD2_25\n']

['OD2.OL.1', '@ Rule OD2.OL.1: Overlap of P+ SD: 0.130\n      INT PACT OD2 < 0.130 ABUT >0<90 SINGULAR REGION\n']

['R_OD2.B.1', '@ Rule R_OD2.B.1: OD2 Overlap of NW (align if less) (NWELLGO2 mask): 0.620\n      INT NWEL OD2 < 0.620 ABUT >0<90 SINGULAR REGION\n']

['on', 'NW or PW;blk']

['R_OD2.B.3', '@ Rule R_OD2.B.3: NW Extension on OD2 (align if less) (NWELL mask): 0.620\n      ENC OD2 NWEL < 0.620 ABUT >0<90 SINGULAR REGION\n']

['to', 'NW or PW;blk']

['of', 'OD2 or NW or PW;blk']

['CO.W.1', "@ Rule CO.W.1: Width (width = length, min = max): 0.120\n    A = NOT RECTANGLE CO == 0.120 BY == 0.120\n   R1 =     A NOT VIA_EXD\n   M = FDRC INSIDE CELL '*FR_COXWX1_*' '*FR_19X1_*'\n   R1 NOT INTERACT M\n   R2 = R1 INTERACT M\n   R2 INTERACT (SIZE (R2 XOR M) BY -0.001)\n     "]

['CO.S.1', "@ Rule CO.S.1: Space: 0.140\n   R1 =     EXT CO < 0.140 ABUT <90 SINGULAR  REGION\n   M = FDRC INSIDE CELL '*FR_COXSX1_*' '*FR_19X2Xa_*'\n   R1 NOT INTERACT M\n   R2 = R1 INTERACT M\n   R2 INTERACT (SIZE (R2 XOR M) BY -0.001)\n     "]

['CO.S.2', "@ Rule CO.S.2: Space to CO in an array (CO with 3 or more CO within < 0.18 um distance): 0.160\n    CO_CK = COi_dg NOT DMSRM\n    COA = CO_CK WITH NEIGHBOR >= 3 Space < 0.18 \n   R1 =     EXT COA CO_CK < 0.16  REGION\n    X = EXT CO < 0.180 REGION PROJ\n    Y = EXT CO < 0.180 REGION NOT PROJ\n    BAD_CONTACT1 = CO INTERACT X > 2\n    BAD_CONTACT2 = CO INTERACT Y > 2\n    W = CO INTERACT X == 2\n    BAD_CONTACT3 = W INTERACT Y >= 1\n    Z = CO INTERACT X == 1\n    BAD_CONTACT4 = Z INTERACT Y >= 2\n    BAD_CONTACT = ((BAD_CONTACT1 OR BAD_CONTACT2) OR BAD_CONTACT3) OR BAD_CONTACT4\n   R2 =     EXT BAD_CONTACT CO < 0.160 REGION\n   R3 = R1 OR R2\n   M = FDRC INSIDE CELL '*FR_COXSX2_*' '*FR_COXSX2_*'\n   R3 NOT INTERACT M\n   R4 = R3 INTERACT M\n   R4 INTERACT (SIZE (R4 XOR M) BY -0.001)\n     "]

['of', 'CO on OD']

['of', 'CO on PO']

['by', 'PO or OD']

['by', 'PO or OD']

['CO.D.2', "@ Rule CO.D.2: Distance to butted N+ OD: 0.060 \n   R1 =     EXT NACT_PSTP_BTE COOD < 0.060 ABUT <90 INSIDE ALSO REGION\n   R2 =     EXT NSTP_PACT_BTE COOD < 0.060 ABUT <90 INSIDE ALSO  REGION\n   R3 = R1 OR R2\n   R4 =     EXT COOD NP < 0.001 ABUT <90 SINGULAR REGION\n   R5 = R3 OR R4\n   M = FDRC INSIDE CELL '*FR_COXDX2_*' '*FR_COXDX2_*'\n   R5 NOT INTERACT M\n   R6 = R5 INTERACT M\n   R6 INTERACT (SIZE (R6 XOR M) BY -0.001)\n     "]

['CO.D.1', "@ Rule CO.D.1: Distance to butted P+ OD: 0.060 \n   R1 =     EXT PACT_NSTP_BTE COOD < 0.060 ABUT <90 INSIDE ALSO REGION\n   R2 =     EXT PSTP_NACT_BTE COOD < 0.060 ABUT <90 INSIDE ALSO REGION\n   R3 = R1 OR R2\n   R4 =     EXT COOD PP < 0.001 ABUT <90 SINGULAR REGION\n   R5 = R3 OR R4\n   M = FDRC INSIDE CELL '*FR_COXDX1_*' '*FR_COXDX1_*'\n   R5 NOT INTERACT M\n   R6 = R5 INTERACT M\n   R6 INTERACT (SIZE (R6 XOR M) BY -0.001)\n     "]

['of', 'CO on OD']

['CO.CAD.1', '@ Rule CO.CAD.1: Contact on OD or PO resistor body not allowed.\n    (OD AND (RPDMY OR OD_res)) AND CO\n    (POLY AND (RPDMY OR PO_res)) AND CO    \n']

['M1.W.1', '@ Rule M1.W.1: Width : 0.120 \n    INT M1_dg_tO < 0.120 ABUT <90 SINGULAR\n']

['M1.W.2', '@ Rule M1.W.2: Maximum width: 12.00 \n    (SIZE M1 BY 6 UNDEROVER TRUNCATE 6) AND M1\n']

['M1.S.1', '@ Rule M1.S.1: Space: 0.120            \n    A = EXT M1i_dg_tO ME1_tO < 0.120 ABUT <90 SINGULAR REGION    \n    B = EXT M1i_dg_tO M1i    < 0.120 ABUT <90 SINGULAR REGION    \n    C = B NOT INSIDE SRAM_EXCLUDE                        \n    D = B WITH EDGE (B COIN INSIDE EDGE SRAM_EXCLUDE)            \n    A OR (C OR D)\n']

['M1.S.3.1', '@ Rule M1.S.3.1: Space if at least one metal line width is > 0.3 um (W1) and if the parallel metal run length (between both metals) > 0.52 um (L1): 0.170    \n    A = EXT ME1_3_1 ME1_tO < 0.170 OPPOSITE MEASURE ALL REGION        \n    B = EXT ME1_3_1 M1i    < 0.170 OPPOSITE MEASURE ALL REGION        \n    C = B NOT INSIDE SRAM_EXCLUDE                            \n    D = B WITH EDGE (B COIN INSIDE EDGE SRAM_EXCLUDE)                \n    E = A OR (C OR D)\n    ENCLOSE RECTANGLE E 0.120 0.521\n']

['M1.S.3.2', '@ Rule M1.S.3.2: Space if at least one metal line width is > 1.50 um (W2) and if the parallel metal run length (between both metals) > 1.50 um (L2): 0.500     \n    A = EXT ME1_3_2 ME1_tO < 0.500 OPPOSITE MEASURE ALL REGION        \n    B = EXT ME1_3_2 M1i    < 0.500 OPPOSITE MEASURE ALL REGION        \n    C = B NOT INSIDE SRAM_EXCLUDE                            \n    D = B WITH EDGE (B COIN INSIDE EDGE SRAM_EXCLUDE)                \n    E = A OR (C OR D)\n    ENCLOSE RECTANGLE E 0.005 1.501\n']

['M1.S.3.4', '@ Rule M1.S.3.4: Space if at least one metal line width is > 4.50 um (W4) and if the parallel metal run length (between both metals) > 4.50 um (L4): 1.500    \n    A = EXT ME1_3_4 ME1_tO < 1.500 OPPOSITE MEASURE ALL REGION     \n    B = EXT ME1_3_4 M1i    < 1.500 OPPOSITE MEASURE ALL REGION     \n    C = B NOT INSIDE SRAM_EXCLUDE                            \n    D = B WITH EDGE (B COIN INSIDE EDGE SRAM_EXCLUDE)                \n    E = A OR (C OR D)\n    ENCLOSE RECTANGLE E 0.005 4.501\n']

['by', 'PO or OD']

['M1.A.1', "@ Rule M1.A.1: Area: 0.058 \n   R1 =     AREA M1 < 0.058\n   M = FDRC INSIDE CELL '*FR_M1XAX1_*' '*FR_23X5_*'\n   R1 NOT INTERACT M\n   R2 = R1 INTERACT M\n   R2 INTERACT (SIZE (R2 XOR M) BY -0.001)\n     "]

['M1.A.2', '@ Rule M1.A.2: Enclosed area: 0.200\n    HOLES M1 < 0.200\n']

['M1.PIN.CAD.1', '@ Rule M1.PIN.CAD.1: Metal1 purpose PIN without DRAWING\n    M1_pin NOT M1i\n']

['VIA1.W.1', '@ Rule VIA1.W.1: Width (width = length, min = max): 0.130\n    A = NOT RECTANGLE VIA1 == 0.130 BY == 0.130\n    A NOT VIA_EXD\n']

['VIA1.S.1', '@ Rule VIA1.S.1: Space: 0.150\n    EXT VIA1 < 0.150 ABUT <90 SINGULAR REGION\n']

['VIA1.S.2', '@ Rule VIA1.S.2: VIAi Space to VIAi in an array (VIAi with 3 or more VIAi within < 0.19 um distance): 0.170\n    VIA1_array = VIA1 WITH NEIGHBOR >= 3 Space < 0.190\n    EXT VIA1_array VIA1 < 0.170 SINGULAR REGION\n']

['VIA1.EN.1_VIA1.EX.1', "@ Rule VIA1.EN.1: Enclosure of VIAi by Mi : 0.005\n                            @ Rule VIA1.EX.1: Mi Extension on VIAi on at least 2 opposite sides: 0.050 \n   R1 =     RECTANGLE ENCLOSURE (VIA1 NOT RNGX) M1i OUTSIDE ALSO SINGULAR GOOD 0.005 0.050 OPPOSITE 0.005 0.050 OPPOSITE\n   M = FDRC INSIDE CELL '*FR_VIA1XENX1_VIA1XEXX1_*' '*FR_VIA1XENX1_VIA1XEXX1_*'\n   R1 NOT INTERACT M\n   R2 = R1 INTERACT M\n   R2 INTERACT (SIZE (R2 XOR M) BY -0.001)\n     "]

['VIA1.R.5', "@ Rule VIA1.R.5: At least 2 VIAi at space <= 0.29 um (S1), or at least 4 VIAi with space <= 0.57 um (S1') are required to connect Mi and Mi+1 when one of these 2 metals has width 0.42 um (W1) < w <= 0.98 um (W2)\n    M1M2_V1R5  =  (M2 AND M1Wide) OR (M1 AND M2Wide)\n    v1_R5b     = V1_RX AND M1M2_V1R5\n    M1M2_V1R5_C1 = M1M2_V1R5 INTERACT V1_R5b\n    M1M2_V1R5_C2 = M2OvpM1 INTERACT M1M2_V1R5_C1\n    v1_R5c = V1_RX AND M1M2_V1R5_C2\n    \n    M1M2_V1R5_A = M1M2_V1R5_C2 INTERACT V1_R5c >=4\n    v1_R5c_A = V1_R5c AND M1M2_V1R5_A\n    M1M2_V1R5_B = M1M2_V1R5_C2 INTERACT V1_R5c < 4\n    v1_R5c_B = V1_R5c AND M1M2_V1R5_B\n\n    good_4v1 = ((SIZE V1_R5c_A BY 0.285 INSIDE OF M1M2_V1R5_C2 STEP 0.1) AND M1M2_V1R5_A) INTERACT V1_R5c_A >=4\n    good_2v1 = ((SIZE V1_R5c_B BY 0.145 INSIDE OF M1M2_V1R5_C2 STEP 0.1) AND M1M2_V1R5_B) INTERACT V1_R5c_B >=2\n    good_4v1_2 = ((SIZE V1_R5c_A BY 0.145 INSIDE OF M1M2_V1R5_C2 STEP 0.1) AND M1M2_V1R5_A) INTERACT V1_R5c_A >=2\n\n    CHECKED_AREA = M1M2_V1R5_C2 INTERACT ((good_2v1 OR good_4v1) OR good_4v1_2)\n\n    X=(V1_R5c_A OR V1_R5c_B) NOT INTERACT CHECKED_AREA\n    X NOT INTERACT (M1Big OR M2Big)\n"]

['VIA1.R.6', "@ Rule VIA1.R.6: At least 4 VIAi at space <= 0.29 um (S2), or at least 9 VIAi with space <= 0.77 um (S2') are required to connect Mi and Mi+1 when one of these 2 metals has width > 0.98 um (W2)\n    M1M2_V1R5  =  (M2 AND M1Big) OR (M1 AND M2Big)\n    v1_R5b     = V1_RX AND M1M2_V1R5\n    M1M2_V1R5_C1 = M1M2_V1R5 INTERACT V1_R5b\n    M1M2_V1R5_C2 = M2OvpM1 INTERACT M1M2_V1R5_C1\n    v1_R5c = V1_RX AND M1M2_V1R5_C2\n    \n    M1M2_V1R5_A = M1M2_V1R5_C2 INTERACT V1_R5c >=9\n    v1_R5c_A = V1_R5c AND M1M2_V1R5_A\n    M1M2_V1R5_B = M1M2_V1R5_C2 INTERACT V1_R5c < 9\n    v1_R5c_B = V1_R5c AND M1M2_V1R5_B\n    \n    good_4v1 = ((SIZE V1_R5c_A BY 0.385 INSIDE OF M1M2_V1R5_C2 STEP 0.1) AND M1M2_V1R5_A) INTERACT V1_R5c_A >=9\n    good_2v1 = ((SIZE V1_R5c_B BY 0.145 INSIDE OF M1M2_V1R5_C2 STEP 0.1) AND M1M2_V1R5_B) INTERACT V1_R5c_B >=4 < 9\n    good_4v1_2 = ((SIZE V1_R5c_A BY 0.145 INSIDE OF M1M2_V1R5_C2 STEP 0.1) AND M1M2_V1R5_A) INTERACT V1_R5c_A >=4 < 9\n    \n    CHECKED_AREA = M1M2_V1R5_C2 INTERACT ((good_2v1 OR good_4v1) OR good_4v1_2)\n\n    (V1_R5c_A OR V1_R5c_B)  NOT INTERACT CHECKED_AREA\n"]

['VIA1.R.7.1', '@ Rule VIA1.R.7.1: At least 2 VIAi within the same Mi/Mi+1 intersection must be used for a connection that has a VIAi <= 1 um (L1) away from a metal plate with height > 0.7 um (H1) and width > 0.7 um (W1)\n    BRANCH_M1 = ((SIZE M1Wide_0.700_VIA1 BY 1.000 INSIDE OF M1 STEP 0.08) NOT M1Wide_0.700_VIA1) AND M2\n    BAD_BRANCH_M1 = BRANCH_M1 INTERACT VIA1 == 1\n    BAD_REGION_M1 = (M2OvpM1 INTERACT BAD_BRANCH_M1) INTERACT VIA1 == 1\n    (VIA1 INTERACT BAD_REGION_M1) NOT VIA_EXD\n\n    BRANCH_M2 = ((SIZE M2Wide_0.700_VIA1 BY 1.000 INSIDE OF M2 STEP 0.08) NOT M2Wide_0.700_VIA1) AND M1\n    BAD_BRANCH_M2 = BRANCH_M2 INTERACT VIA1 == 1\n    BAD_REGION_M2 = (M2OvpM1 INTERACT BAD_BRANCH_M2) INTERACT VIA1 == 1\n    (VIA1 INTERACT BAD_REGION_M2) NOT VIA_EXD\n']

['VIA1.R.7.2', '@ Rule VIA1.R.7.2: At least 2 VIAi within the same Mi/Mi+1 intersection must be used for a connection that has a VIAi <= 2 um (L2) away from a metal plate with height > 2 um (H2) and width > 2 um (W2)\n    BRANCH_M1 = ((SIZE M1Wide_2.000_VIA1 BY 2.000 INSIDE OF M1 STEP 0.08) NOT M1Wide_2.000_VIA1) AND M2\n    BAD_BRANCH_M1 = BRANCH_M1 INTERACT VIA1 == 1\n    BAD_REGION_M1 = (M2OvpM1 INTERACT BAD_BRANCH_M1) INTERACT VIA1 == 1\n    (VIA1 INTERACT BAD_REGION_M1) NOT VIA_EXD\n\n    BRANCH_M2 = ((SIZE M2Wide_2.000_VIA1 BY 2.000 INSIDE OF M2 STEP 0.08) NOT M2Wide_2.000_VIA1) AND M1\n    BAD_BRANCH_M2 = BRANCH_M2 INTERACT VIA1 == 1\n    BAD_REGION_M2 = (M2OvpM1 INTERACT BAD_BRANCH_M2) INTERACT VIA1 == 1\n    (VIA1 INTERACT BAD_REGION_M2) NOT VIA_EXD\n']

['VIA1.R.7.3', '@ Rule VIA1.R.7.3: At least 2 VIAi within the same Mi/Mi+1 intersection must be used for a connection that has a VIAi <= 5 um (L3) away from a metal plate with height > 10 um (H3) and width > 3 um (W3)\n    BRANCH_M1 = ((SIZE M1Big_3.000_VIA1 BY 5.000 INSIDE OF M1 STEP 0.08) NOT M1Wide_3.000_VIA1) AND M2\n    BAD_BRANCH_M1 = BRANCH_M1 INTERACT VIA1 == 1\n    BAD_REGION_M1 = (M2OvpM1 INTERACT BAD_BRANCH_M1) INTERACT VIA1 == 1\n    (VIA1 INTERACT BAD_REGION_M1) NOT VIA_EXD\n\n    BRANCH_M2 = ((SIZE M2Big_3.000_VIA1 BY 5.000 INSIDE OF M2 STEP 0.08) NOT M2Wide_3.000_VIA1) AND M1\n    BAD_BRANCH_M2 = BRANCH_M2 INTERACT VIA1 == 1\n    BAD_REGION_M2 = (M2OvpM1 INTERACT BAD_BRANCH_M2) INTERACT VIA1 == 1\n    (VIA1 INTERACT BAD_REGION_M2) NOT VIA_EXD\n']

['M2.W.1', '@ Rule M2.W.1: Width: 0.140 \n    INT M2_dg_tO < 0.140 ABUT <90 SINGULAR \n']

['M2.W.2', '@ Rule M2.W.2: Maximum Width: 12.00 \n    (SIZE M2 BY 6 UNDEROVER TRUNCATE 6) AND M2\n']

['M2.S.1', '@ Rule M2.S.1: Space: 0.140 \n    EXT M2_dg_tO < 0.140 ABUT <90 SINGULAR \n']

['M2.S.3.1', "@ Rule M2.S.3.1: Space if at least one metal line width is > 0.21 um (W1) and if the parallel metal run length (between both metals) > 0.52 um (L1): 0.190 \n        X = EXT ME2_3_1 M2_dg_tO < 0.190 OPPOSITE MEASURE ALL REGION \n   R1 =     ENCLOSE RECTANGLE X 0.005 0.521\n   M = FDRC INSIDE CELL '*FR_M2XSX3X1_*' '*FR_27X2Xb_*'\n   R1 NOT INTERACT M\n   R2 = R1 INTERACT M\n   R2 INTERACT (SIZE (R2 XOR M) BY -0.001)\n     "]

['M2.S.3.2', '@ Rule M2.S.3.2: Space if at least one metal line width is > 1.50 um (W2) and if the parallel metal run length (between both metals) > 1.50 um (L2): 0.500 \n        X=EXT ME2_3_2 M2_dg_tO < 0.500 OPPOSITE MEASURE ALL REGION  \n    ENCLOSE RECTANGLE X 0.005 1.501\n']

['M2.S.3.4', '@ Rule M2.S.3.4: Space if at least one metal line width is > 4.50 um (W4) and if the parallel metal run length (between both metals) > 4.50 um (L4): 1.500 \n        X=EXT ME2_3_4 M2_dg_tO < 1.500 OPPOSITE MEASURE ALL REGION  \n    ENCLOSE RECTANGLE X 0.005 4.501\n']

['M2.EN.1_M2.EX.1', '@ Rule M2.EN.1: Enclosure of VIAi-1 by Mi: 0.005 \n          @ Rule M2.EX.1: Extension on VIAi-1 by Mi on at least 2 opposite sides: 0.050\n    RECTANGLE ENCLOSURE (VIA1 NOT RNGX) M2 OUTSIDE ALSO SINGULAR GOOD 0.005 0.050 OPPOSITE 0.005 0.050 OPPOSITE\n']

['M2.A.1', '@ Rule M2.A.1: Area: 0.070\n    AREA M2 < 0.070\n']

['M2.A.2', '@ Rule M2.A.2: Enclosed area: 0.200 \n    HOLES M2 < 0.200\n']

['M2.PIN.CAD.1', '@ Rule M2.PIN.CAD.1: Metal2 purpose PIN without DRAWING\n    M2_pin NOT M2i\n']

['VIA2.W.1', '@ Rule VIA2.W.1: Width (width = length, min = max): 0.130\n    A = NOT RECTANGLE VIA2 == 0.130 BY == 0.130\n    A NOT VIA_EXD\n']

['VIA2.S.1', '@ Rule VIA2.S.1: Space: 0.150\n    EXT VIA2 < 0.150 ABUT <90 SINGULAR REGION\n']

['VIA2.S.2', '@ Rule VIA2.S.2: VIAi Space to VIAi in an array (VIAi with 3 or more VIAi within < 0.19 um distance): 0.170\n    VIA2_array = VIA2 WITH NEIGHBOR >= 3 Space < 0.190\n    EXT VIA2_array VIA2 < 0.170 SINGULAR REGION\n']

['VIA2.EN.1_VIA2.EX.1', '@ Rule VIA2.EN.1: Enclosure of VIAi by Mi : 0.005\n                            @ Rule VIA2.EX.1: Mi Extension on VIAi on at least 2 opposite sides: 0.050 \n    RECTANGLE ENCLOSURE (VIA2 NOT RNGX) M2i OUTSIDE ALSO SINGULAR GOOD 0.005 0.050 OPPOSITE 0.005 0.050 OPPOSITE\n']

['VIA2.R.5', "@ Rule VIA2.R.5: At least 2 VIAi at space <= 0.29 um (S1), or at least 4 VIAi with space <= 0.57 um (S1') are required to connect Mi and Mi+1 when one of these 2 metals has width 0.42 um (W1) < w <= 0.98 um (W2)\n    M2M3_V2R5  =  (M3 AND M2Wide) OR (M2 AND M3Wide)\n    v2_R5b     = V2_RX AND M2M3_V2R5\n    M2M3_V2R5_C2 = M2M3_V2R5 INTERACT V2_R5b\n    M2M3_V2R5_C3 = M3OvpM2 INTERACT M2M3_V2R5_C2\n    v2_R5c = V2_RX AND M2M3_V2R5_C3\n    \n    M2M3_V2R5_A = M2M3_V2R5_C3 INTERACT V2_R5c >=4\n    v2_R5c_A = V2_R5c AND M2M3_V2R5_A\n    M2M3_V2R5_B = M2M3_V2R5_C3 INTERACT V2_R5c < 4\n    v2_R5c_B = V2_R5c AND M2M3_V2R5_B\n\n    good_4v2 = ((SIZE V2_R5c_A BY 0.285 INSIDE OF M2M3_V2R5_C3 STEP 0.1) AND M2M3_V2R5_A) INTERACT V2_R5c_A >=4\n    good_2v2 = ((SIZE V2_R5c_B BY 0.145 INSIDE OF M2M3_V2R5_C3 STEP 0.1) AND M2M3_V2R5_B) INTERACT V2_R5c_B >=2\n    good_4v2_2 = ((SIZE V2_R5c_A BY 0.145 INSIDE OF M2M3_V2R5_C3 STEP 0.1) AND M2M3_V2R5_A) INTERACT V2_R5c_A >=2\n\n    CHECKED_AREA = M2M3_V2R5_C3 INTERACT ((good_2v2 OR good_4v2) OR good_4v2_2)\n\n    X=(V2_R5c_A OR V2_R5c_B) NOT INTERACT CHECKED_AREA\n    X NOT INTERACT (M2Big OR M3Big)\n"]

['VIA2.R.6', "@ Rule VIA2.R.6: At least 4 VIAi at space <= 0.29 um (S2), or at least 9 VIAi with space <= 0.77 um (S2') are required to connect Mi and Mi+1 when one of these 2 metals has width > 0.98 um (W2)\n    M2M3_V2R5  =  (M3 AND M2Big) OR (M2 AND M3Big)\n    v2_R5b     = V2_RX AND M2M3_V2R5\n    M2M3_V2R5_C2 = M2M3_V2R5 INTERACT V2_R5b\n    M2M3_V2R5_C3 = M3OvpM2 INTERACT M2M3_V2R5_C2\n    v2_R5c = V2_RX AND M2M3_V2R5_C3\n    \n    M2M3_V2R5_A = M2M3_V2R5_C3 INTERACT V2_R5c >=9\n    v2_R5c_A = V2_R5c AND M2M3_V2R5_A\n    M2M3_V2R5_B = M2M3_V2R5_C3 INTERACT V2_R5c < 9\n    v2_R5c_B = V2_R5c AND M2M3_V2R5_B\n    \n    good_4v2 = ((SIZE V2_R5c_A BY 0.385 INSIDE OF M2M3_V2R5_C3 STEP 0.1) AND M2M3_V2R5_A) INTERACT V2_R5c_A >=9\n    good_2v2 = ((SIZE V2_R5c_B BY 0.145 INSIDE OF M2M3_V2R5_C3 STEP 0.1) AND M2M3_V2R5_B) INTERACT V2_R5c_B >=4 < 9\n    good_4v2_2 = ((SIZE V2_R5c_A BY 0.145 INSIDE OF M2M3_V2R5_C3 STEP 0.1) AND M2M3_V2R5_A) INTERACT V2_R5c_A >=4 < 9\n    \n    CHECKED_AREA = M2M3_V2R5_C3 INTERACT ((good_2v2 OR good_4v2) OR good_4v2_2)\n\n    (V2_R5c_A OR V2_R5c_B)  NOT INTERACT CHECKED_AREA\n"]

['VIA2.R.7.1', '@ Rule VIA2.R.7.1: At least 2 VIAi within the same Mi/Mi+1 intersection must be used for a connection that has a VIAi <= 1 um (L1) away from a metal plate with height > 0.7 um (H1) and width > 0.7 um (W1)\n    BRANCH_M2 = ((SIZE M2Wide_0.700_VIA2 BY 1.000 INSIDE OF M2 STEP 0.08) NOT M2Wide_0.700_VIA2) AND M3\n    BAD_BRANCH_M2 = BRANCH_M2 INTERACT VIA2 == 1\n    BAD_REGION_M2 = (M3OvpM2 INTERACT BAD_BRANCH_M2) INTERACT VIA2 == 1\n    (VIA2 INTERACT BAD_REGION_M2) NOT VIA_EXD\n\n    BRANCH_M3 = ((SIZE M3Wide_0.700_VIA2 BY 1.000 INSIDE OF M3 STEP 0.08) NOT M3Wide_0.700_VIA2) AND M2\n    BAD_BRANCH_M3 = BRANCH_M3 INTERACT VIA2 == 1\n    BAD_REGION_M3 = (M3OvpM2 INTERACT BAD_BRANCH_M3) INTERACT VIA2 == 1\n    (VIA2 INTERACT BAD_REGION_M3) NOT VIA_EXD\n']

['VIA2.R.7.2', '@ Rule VIA2.R.7.2: At least 2 VIAi within the same Mi/Mi+1 intersection must be used for a connection that has a VIAi <= 2 um (L2) away from a metal plate with height > 2 um (H2) and width > 2 um (W2)\n    BRANCH_M2 = ((SIZE M2Wide_2.000_VIA2 BY 2.000 INSIDE OF M2 STEP 0.08) NOT M2Wide_2.000_VIA2) AND M3\n    BAD_BRANCH_M2 = BRANCH_M2 INTERACT VIA2 == 1\n    BAD_REGION_M2 = (M3OvpM2 INTERACT BAD_BRANCH_M2) INTERACT VIA2 == 1\n    (VIA2 INTERACT BAD_REGION_M2) NOT VIA_EXD\n\n    BRANCH_M3 = ((SIZE M3Wide_2.000_VIA2 BY 2.000 INSIDE OF M3 STEP 0.08) NOT M3Wide_2.000_VIA2) AND M2\n    BAD_BRANCH_M3 = BRANCH_M3 INTERACT VIA2 == 1\n    BAD_REGION_M3 = (M3OvpM2 INTERACT BAD_BRANCH_M3) INTERACT VIA2 == 1\n    (VIA2 INTERACT BAD_REGION_M3) NOT VIA_EXD\n']

['VIA2.R.7.3', '@ Rule VIA2.R.7.3: At least 2 VIAi within the same Mi/Mi+1 intersection must be used for a connection that has a VIAi <= 5 um (L3) away from a metal plate with height > 10 um (H3) and width > 3 um (W3)\n    BRANCH_M2 = ((SIZE M2Big_3.000_VIA2 BY 5.000 INSIDE OF M2 STEP 0.08) NOT M2Wide_3.000_VIA2) AND M3\n    BAD_BRANCH_M2 = BRANCH_M2 INTERACT VIA2 == 1\n    BAD_REGION_M2 = (M3OvpM2 INTERACT BAD_BRANCH_M2) INTERACT VIA2 == 1\n    (VIA2 INTERACT BAD_REGION_M2) NOT VIA_EXD\n\n    BRANCH_M3 = ((SIZE M3Big_3.000_VIA2 BY 5.000 INSIDE OF M3 STEP 0.08) NOT M3Wide_3.000_VIA2) AND M2\n    BAD_BRANCH_M3 = BRANCH_M3 INTERACT VIA2 == 1\n    BAD_REGION_M3 = (M3OvpM2 INTERACT BAD_BRANCH_M3) INTERACT VIA2 == 1\n    (VIA2 INTERACT BAD_REGION_M3) NOT VIA_EXD\n']

['M3.W.1', '@ Rule M3.W.1: Width: 0.140 \n    INT M3_dg_tO < 0.140 ABUT <90 SINGULAR \n']

['M3.W.2', '@ Rule M3.W.2: Maximum Width: 12.00 \n    (SIZE M3 BY 6 UNDEROVER TRUNCATE 6) AND M3\n']

['M3.S.1', '@ Rule M3.S.1: Space: 0.140 \n    EXT M3_dg_tO < 0.140 ABUT <90 SINGULAR \n']

['M3.S.3.1', '@ Rule M3.S.3.1: Space if at least one metal line width is > 0.21 um (W1) and if the parallel metal run length (between both metals) > 0.52 um (L1): 0.190 \n        X = EXT ME3_3_1 M3_dg_tO < 0.190 OPPOSITE MEASURE ALL REGION \n    ENCLOSE RECTANGLE X 0.005 0.521\n']

['M3.S.3.2', '@ Rule M3.S.3.2: Space if at least one metal line width is > 1.50 um (W2) and if the parallel metal run length (between both metals) > 1.50 um (L2): 0.500 \n        X=EXT ME3_3_2 M3_dg_tO < 0.500 OPPOSITE MEASURE ALL REGION  \n    ENCLOSE RECTANGLE X 0.005 1.501\n']

['M3.S.3.4', '@ Rule M3.S.3.4: Space if at least one metal line width is > 4.50 um (W4) and if the parallel metal run length (between both metals) > 4.50 um (L4): 1.500 \n        X=EXT ME3_3_4 M3_dg_tO < 1.500 OPPOSITE MEASURE ALL REGION  \n    ENCLOSE RECTANGLE X 0.005 4.501\n']

['M3.EN.1_M3.EX.1', '@ Rule M3.EN.1: Enclosure of VIAi-1 by Mi: 0.005 \n          @ Rule M3.EX.1: Extension on VIAi-1 by Mi on at least 2 opposite sides: 0.050\n    RECTANGLE ENCLOSURE (VIA2 NOT RNGX) M3 OUTSIDE ALSO SINGULAR GOOD 0.005 0.050 OPPOSITE 0.005 0.050 OPPOSITE\n']

['M3.A.1', '@ Rule M3.A.1: Area: 0.070\n    AREA M3 < 0.070\n']

['M3.A.2', '@ Rule M3.A.2: Enclosed area: 0.200 \n    HOLES M3 < 0.200\n']

['M3.PIN.CAD.1', '@ Rule M3.PIN.CAD.1: Metal3 purpose PIN without DRAWING\n    M3_pin NOT M3i\n']

['VIA3.W.1', '@ Rule VIA3.W.1: Width (width = length, min = max): 0.130\n    A = NOT RECTANGLE VIA3 == 0.130 BY == 0.130\n    A NOT VIA_EXD\n']

['VIA3.S.1', '@ Rule VIA3.S.1: Space: 0.150\n    EXT VIA3 < 0.150 ABUT <90 SINGULAR REGION\n']

['VIA3.S.2', '@ Rule VIA3.S.2: VIAi Space to VIAi in an array (VIAi with 3 or more VIAi within < 0.19 um distance): 0.170\n    VIA3_array = VIA3 WITH NEIGHBOR >= 3 Space < 0.190\n    EXT VIA3_array VIA3 < 0.170 SINGULAR REGION\n']

['VIA3.EN.1_VIA3.EX.1', '@ Rule VIA3.EN.1: Enclosure of VIAi by Mi : 0.005\n                            @ Rule VIA3.EX.1: Mi Extension on VIAi on at least 2 opposite sides: 0.050 \n    RECTANGLE ENCLOSURE (VIA3 NOT RNGX) M3i OUTSIDE ALSO SINGULAR GOOD 0.005 0.050 OPPOSITE 0.005 0.050 OPPOSITE\n']

['VIA3.R.5', "@ Rule VIA3.R.5: At least 2 VIAi at space <= 0.29 um (S1), or at least 4 VIAi with space <= 0.57 um (S1') are required to connect Mi and Mi+1 when one of these 2 metals has width 0.42 um (W1) < w <= 0.98 um (W2)\n    M3M4_V3R5  =  (M4 AND M3Wide) OR (M3 AND M4Wide)\n    v3_R5b     = V3_RX AND M3M4_V3R5\n    M3M4_V3R5_C3 = M3M4_V3R5 INTERACT V3_R5b\n    M3M4_V3R5_C4 = M4OvpM3 INTERACT M3M4_V3R5_C3\n    v3_R5c = V3_RX AND M3M4_V3R5_C4\n    \n    M3M4_V3R5_A = M3M4_V3R5_C4 INTERACT V3_R5c >=4\n    v3_R5c_A = V3_R5c AND M3M4_V3R5_A\n    M3M4_V3R5_B = M3M4_V3R5_C4 INTERACT V3_R5c < 4\n    v3_R5c_B = V3_R5c AND M3M4_V3R5_B\n\n    good_4v3 = ((SIZE V3_R5c_A BY 0.285 INSIDE OF M3M4_V3R5_C4 STEP 0.1) AND M3M4_V3R5_A) INTERACT V3_R5c_A >=4\n    good_2v3 = ((SIZE V3_R5c_B BY 0.145 INSIDE OF M3M4_V3R5_C4 STEP 0.1) AND M3M4_V3R5_B) INTERACT V3_R5c_B >=2\n    good_4v3_2 = ((SIZE V3_R5c_A BY 0.145 INSIDE OF M3M4_V3R5_C4 STEP 0.1) AND M3M4_V3R5_A) INTERACT V3_R5c_A >=2\n\n    CHECKED_AREA = M3M4_V3R5_C4 INTERACT ((good_2v3 OR good_4v3) OR good_4v3_2)\n\n    X=(V3_R5c_A OR V3_R5c_B) NOT INTERACT CHECKED_AREA\n    X NOT INTERACT (M3Big OR M4Big)\n"]

['VIA3.R.6', "@ Rule VIA3.R.6: At least 4 VIAi at space <= 0.29 um (S2), or at least 9 VIAi with space <= 0.77 um (S2') are required to connect Mi and Mi+1 when one of these 2 metals has width > 0.98 um (W2)\n    M3M4_V3R5  =  (M4 AND M3Big) OR (M3 AND M4Big)\n    v3_R5b     = V3_RX AND M3M4_V3R5\n    M3M4_V3R5_C3 = M3M4_V3R5 INTERACT V3_R5b\n    M3M4_V3R5_C4 = M4OvpM3 INTERACT M3M4_V3R5_C3\n    v3_R5c = V3_RX AND M3M4_V3R5_C4\n    \n    M3M4_V3R5_A = M3M4_V3R5_C4 INTERACT V3_R5c >=9\n    v3_R5c_A = V3_R5c AND M3M4_V3R5_A\n    M3M4_V3R5_B = M3M4_V3R5_C4 INTERACT V3_R5c < 9\n    v3_R5c_B = V3_R5c AND M3M4_V3R5_B\n    \n    good_4v3 = ((SIZE V3_R5c_A BY 0.385 INSIDE OF M3M4_V3R5_C4 STEP 0.1) AND M3M4_V3R5_A) INTERACT V3_R5c_A >=9\n    good_2v3 = ((SIZE V3_R5c_B BY 0.145 INSIDE OF M3M4_V3R5_C4 STEP 0.1) AND M3M4_V3R5_B) INTERACT V3_R5c_B >=4 < 9\n    good_4v3_2 = ((SIZE V3_R5c_A BY 0.145 INSIDE OF M3M4_V3R5_C4 STEP 0.1) AND M3M4_V3R5_A) INTERACT V3_R5c_A >=4 < 9\n    \n    CHECKED_AREA = M3M4_V3R5_C4 INTERACT ((good_2v3 OR good_4v3) OR good_4v3_2)\n\n    (V3_R5c_A OR V3_R5c_B)  NOT INTERACT CHECKED_AREA\n"]

['VIA3.R.7.1', '@ Rule VIA3.R.7.1: At least 2 VIAi within the same Mi/Mi+1 intersection must be used for a connection that has a VIAi <= 1 um (L1) away from a metal plate with height > 0.7 um (H1) and width > 0.7 um (W1)\n    BRANCH_M3 = ((SIZE M3Wide_0.700_VIA3 BY 1.000 INSIDE OF M3 STEP 0.08) NOT M3Wide_0.700_VIA3) AND M4\n    BAD_BRANCH_M3 = BRANCH_M3 INTERACT VIA3 == 1\n    BAD_REGION_M3 = (M4OvpM3 INTERACT BAD_BRANCH_M3) INTERACT VIA3 == 1\n    (VIA3 INTERACT BAD_REGION_M3) NOT VIA_EXD\n\n    BRANCH_M4 = ((SIZE M4Wide_0.700_VIA3 BY 1.000 INSIDE OF M4 STEP 0.08) NOT M4Wide_0.700_VIA3) AND M3\n    BAD_BRANCH_M4 = BRANCH_M4 INTERACT VIA3 == 1\n    BAD_REGION_M4 = (M4OvpM3 INTERACT BAD_BRANCH_M4) INTERACT VIA3 == 1\n    (VIA3 INTERACT BAD_REGION_M4) NOT VIA_EXD\n']

['VIA3.R.7.2', '@ Rule VIA3.R.7.2: At least 2 VIAi within the same Mi/Mi+1 intersection must be used for a connection that has a VIAi <= 2 um (L2) away from a metal plate with height > 2 um (H2) and width > 2 um (W2)\n    BRANCH_M3 = ((SIZE M3Wide_2.000_VIA3 BY 2.000 INSIDE OF M3 STEP 0.08) NOT M3Wide_2.000_VIA3) AND M4\n    BAD_BRANCH_M3 = BRANCH_M3 INTERACT VIA3 == 1\n    BAD_REGION_M3 = (M4OvpM3 INTERACT BAD_BRANCH_M3) INTERACT VIA3 == 1\n    (VIA3 INTERACT BAD_REGION_M3) NOT VIA_EXD\n\n    BRANCH_M4 = ((SIZE M4Wide_2.000_VIA3 BY 2.000 INSIDE OF M4 STEP 0.08) NOT M4Wide_2.000_VIA3) AND M3\n    BAD_BRANCH_M4 = BRANCH_M4 INTERACT VIA3 == 1\n    BAD_REGION_M4 = (M4OvpM3 INTERACT BAD_BRANCH_M4) INTERACT VIA3 == 1\n    (VIA3 INTERACT BAD_REGION_M4) NOT VIA_EXD\n']

['VIA3.R.7.3', '@ Rule VIA3.R.7.3: At least 2 VIAi within the same Mi/Mi+1 intersection must be used for a connection that has a VIAi <= 5 um (L3) away from a metal plate with height > 10 um (H3) and width > 3 um (W3)\n    BRANCH_M3 = ((SIZE M3Big_3.000_VIA3 BY 5.000 INSIDE OF M3 STEP 0.08) NOT M3Wide_3.000_VIA3) AND M4\n    BAD_BRANCH_M3 = BRANCH_M3 INTERACT VIA3 == 1\n    BAD_REGION_M3 = (M4OvpM3 INTERACT BAD_BRANCH_M3) INTERACT VIA3 == 1\n    (VIA3 INTERACT BAD_REGION_M3) NOT VIA_EXD\n\n    BRANCH_M4 = ((SIZE M4Big_3.000_VIA3 BY 5.000 INSIDE OF M4 STEP 0.08) NOT M4Wide_3.000_VIA3) AND M3\n    BAD_BRANCH_M4 = BRANCH_M4 INTERACT VIA3 == 1\n    BAD_REGION_M4 = (M4OvpM3 INTERACT BAD_BRANCH_M4) INTERACT VIA3 == 1\n    (VIA3 INTERACT BAD_REGION_M4) NOT VIA_EXD\n']

['M4.W.1', '@ Rule M4.W.1: Width: 0.140 \n    INT M4_dg_tO < 0.140 ABUT <90 SINGULAR \n']

['M4.W.2', '@ Rule M4.W.2: Maximum Width: 12.00 \n    (SIZE M4 BY 6 UNDEROVER TRUNCATE 6) AND M4\n']

['M4.S.1', '@ Rule M4.S.1: Space: 0.140 \n    EXT M4_dg_tO < 0.140 ABUT <90 SINGULAR \n']

['M4.S.3.1', '@ Rule M4.S.3.1: Space if at least one metal line width is > 0.21 um (W1) and if the parallel metal run length (between both metals) > 0.52 um (L1): 0.190 \n        X = EXT ME4_3_1 M4_dg_tO < 0.190 OPPOSITE MEASURE ALL REGION \n    ENCLOSE RECTANGLE X 0.005 0.521\n']

['M4.S.3.2', '@ Rule M4.S.3.2: Space if at least one metal line width is > 1.50 um (W2) and if the parallel metal run length (between both metals) > 1.50 um (L2): 0.500 \n        X=EXT ME4_3_2 M4_dg_tO < 0.500 OPPOSITE MEASURE ALL REGION  \n    ENCLOSE RECTANGLE X 0.005 1.501\n']

['M4.S.3.4', '@ Rule M4.S.3.4: Space if at least one metal line width is > 4.50 um (W4) and if the parallel metal run length (between both metals) > 4.50 um (L4): 1.500 \n        X=EXT ME4_3_4 M4_dg_tO < 1.500 OPPOSITE MEASURE ALL REGION  \n    ENCLOSE RECTANGLE X 0.005 4.501\n']

['M4.EN.1_M4.EX.1', '@ Rule M4.EN.1: Enclosure of VIAi-1 by Mi: 0.005 \n          @ Rule M4.EX.1: Extension on VIAi-1 by Mi on at least 2 opposite sides: 0.050\n    RECTANGLE ENCLOSURE (VIA3 NOT RNGX) M4 OUTSIDE ALSO SINGULAR GOOD 0.005 0.050 OPPOSITE 0.005 0.050 OPPOSITE\n']

['M4.A.1', '@ Rule M4.A.1: Area: 0.070\n    AREA M4 < 0.070\n']

['M4.A.2', '@ Rule M4.A.2: Enclosed area: 0.200 \n    HOLES M4 < 0.200\n']

['M4.PIN.CAD.1', '@ Rule M4.PIN.CAD.1: Metal4 purpose PIN without DRAWING\n    M4_pin NOT M4i\n']

['VIA4.W.1', '@ Rule VIA4.W.1: Width (width = length, min = max): 0.130\n    A = NOT RECTANGLE VIA4 == 0.130 BY == 0.130\n    A NOT VIA_EXD\n']

['VIA4.S.1', '@ Rule VIA4.S.1: Space: 0.150\n    EXT VIA4 < 0.150 ABUT <90 SINGULAR REGION\n']

['VIA4.S.2', '@ Rule VIA4.S.2: VIAi Space to VIAi in an array (VIAi with 3 or more VIAi within < 0.19 um distance): 0.170\n    VIA4_array = VIA4 WITH NEIGHBOR >= 3 Space < 0.190\n    EXT VIA4_array VIA4 < 0.170 SINGULAR REGION\n']

['VIA4.EN.1_VIA4.EX.1', '@ Rule VIA4.EN.1: Enclosure of VIAi by Mi : 0.005\n                            @ Rule VIA4.EX.1: Mi Extension on VIAi on at least 2 opposite sides: 0.050 \n    RECTANGLE ENCLOSURE (VIA4 NOT RNGX) M4i OUTSIDE ALSO SINGULAR GOOD 0.005 0.050 OPPOSITE 0.005 0.050 OPPOSITE\n']

['VIA4.R.5', "@ Rule VIA4.R.5: At least 2 VIAi at space <= 0.29 um (S1), or at least 4 VIAi with space <= 0.57 um (S1') are required to connect Mi and Mi+1 when one of these 2 metals has width 0.42 um (W1) < w <= 0.98 um (W2)\n    M4M5_V4R5  =  (M5 AND M4Wide) OR (M4 AND M5Wide)\n    v4_R5b     = V4_RX AND M4M5_V4R5\n    M4M5_V4R5_C4 = M4M5_V4R5 INTERACT V4_R5b\n    M4M5_V4R5_C5 = M5OvpM4 INTERACT M4M5_V4R5_C4\n    v4_R5c = V4_RX AND M4M5_V4R5_C5\n    \n    M4M5_V4R5_A = M4M5_V4R5_C5 INTERACT V4_R5c >=4\n    v4_R5c_A = V4_R5c AND M4M5_V4R5_A\n    M4M5_V4R5_B = M4M5_V4R5_C5 INTERACT V4_R5c < 4\n    v4_R5c_B = V4_R5c AND M4M5_V4R5_B\n\n    good_4v4 = ((SIZE V4_R5c_A BY 0.285 INSIDE OF M4M5_V4R5_C5 STEP 0.1) AND M4M5_V4R5_A) INTERACT V4_R5c_A >=4\n    good_2v4 = ((SIZE V4_R5c_B BY 0.145 INSIDE OF M4M5_V4R5_C5 STEP 0.1) AND M4M5_V4R5_B) INTERACT V4_R5c_B >=2\n    good_4v4_2 = ((SIZE V4_R5c_A BY 0.145 INSIDE OF M4M5_V4R5_C5 STEP 0.1) AND M4M5_V4R5_A) INTERACT V4_R5c_A >=2\n\n    CHECKED_AREA = M4M5_V4R5_C5 INTERACT ((good_2v4 OR good_4v4) OR good_4v4_2)\n\n    X=(V4_R5c_A OR V4_R5c_B) NOT INTERACT CHECKED_AREA\n    X NOT INTERACT (M4Big OR M5Big)\n"]

['VIA4.R.6', "@ Rule VIA4.R.6: At least 4 VIAi at space <= 0.29 um (S2), or at least 9 VIAi with space <= 0.77 um (S2') are required to connect Mi and Mi+1 when one of these 2 metals has width > 0.98 um (W2)\n    M4M5_V4R5  =  (M5 AND M4Big) OR (M4 AND M5Big)\n    v4_R5b     = V4_RX AND M4M5_V4R5\n    M4M5_V4R5_C4 = M4M5_V4R5 INTERACT V4_R5b\n    M4M5_V4R5_C5 = M5OvpM4 INTERACT M4M5_V4R5_C4\n    v4_R5c = V4_RX AND M4M5_V4R5_C5\n    \n    M4M5_V4R5_A = M4M5_V4R5_C5 INTERACT V4_R5c >=9\n    v4_R5c_A = V4_R5c AND M4M5_V4R5_A\n    M4M5_V4R5_B = M4M5_V4R5_C5 INTERACT V4_R5c < 9\n    v4_R5c_B = V4_R5c AND M4M5_V4R5_B\n    \n    good_4v4 = ((SIZE V4_R5c_A BY 0.385 INSIDE OF M4M5_V4R5_C5 STEP 0.1) AND M4M5_V4R5_A) INTERACT V4_R5c_A >=9\n    good_2v4 = ((SIZE V4_R5c_B BY 0.145 INSIDE OF M4M5_V4R5_C5 STEP 0.1) AND M4M5_V4R5_B) INTERACT V4_R5c_B >=4 < 9\n    good_4v4_2 = ((SIZE V4_R5c_A BY 0.145 INSIDE OF M4M5_V4R5_C5 STEP 0.1) AND M4M5_V4R5_A) INTERACT V4_R5c_A >=4 < 9\n    \n    CHECKED_AREA = M4M5_V4R5_C5 INTERACT ((good_2v4 OR good_4v4) OR good_4v4_2)\n\n    (V4_R5c_A OR V4_R5c_B)  NOT INTERACT CHECKED_AREA\n"]

['VIA4.R.7.1', '@ Rule VIA4.R.7.1: At least 2 VIAi within the same Mi/Mi+1 intersection must be used for a connection that has a VIAi <= 1 um (L1) away from a metal plate with height > 0.7 um (H1) and width > 0.7 um (W1)\n    BRANCH_M4 = ((SIZE M4Wide_0.700_VIA4 BY 1.000 INSIDE OF M4 STEP 0.08) NOT M4Wide_0.700_VIA4) AND M5\n    BAD_BRANCH_M4 = BRANCH_M4 INTERACT VIA4 == 1\n    BAD_REGION_M4 = (M5OvpM4 INTERACT BAD_BRANCH_M4) INTERACT VIA4 == 1\n    (VIA4 INTERACT BAD_REGION_M4) NOT VIA_EXD\n\n    BRANCH_M5 = ((SIZE M5Wide_0.700_VIA4 BY 1.000 INSIDE OF M5 STEP 0.08) NOT M5Wide_0.700_VIA4) AND M4\n    BAD_BRANCH_M5 = BRANCH_M5 INTERACT VIA4 == 1\n    BAD_REGION_M5 = (M5OvpM4 INTERACT BAD_BRANCH_M5) INTERACT VIA4 == 1\n    (VIA4 INTERACT BAD_REGION_M5) NOT VIA_EXD\n']

['VIA4.R.7.2', '@ Rule VIA4.R.7.2: At least 2 VIAi within the same Mi/Mi+1 intersection must be used for a connection that has a VIAi <= 2 um (L2) away from a metal plate with height > 2 um (H2) and width > 2 um (W2)\n    BRANCH_M4 = ((SIZE M4Wide_2.000_VIA4 BY 2.000 INSIDE OF M4 STEP 0.08) NOT M4Wide_2.000_VIA4) AND M5\n    BAD_BRANCH_M4 = BRANCH_M4 INTERACT VIA4 == 1\n    BAD_REGION_M4 = (M5OvpM4 INTERACT BAD_BRANCH_M4) INTERACT VIA4 == 1\n    (VIA4 INTERACT BAD_REGION_M4) NOT VIA_EXD\n\n    BRANCH_M5 = ((SIZE M5Wide_2.000_VIA4 BY 2.000 INSIDE OF M5 STEP 0.08) NOT M5Wide_2.000_VIA4) AND M4\n    BAD_BRANCH_M5 = BRANCH_M5 INTERACT VIA4 == 1\n    BAD_REGION_M5 = (M5OvpM4 INTERACT BAD_BRANCH_M5) INTERACT VIA4 == 1\n    (VIA4 INTERACT BAD_REGION_M5) NOT VIA_EXD\n']

['VIA4.R.7.3', '@ Rule VIA4.R.7.3: At least 2 VIAi within the same Mi/Mi+1 intersection must be used for a connection that has a VIAi <= 5 um (L3) away from a metal plate with height > 10 um (H3) and width > 3 um (W3)\n    BRANCH_M4 = ((SIZE M4Big_3.000_VIA4 BY 5.000 INSIDE OF M4 STEP 0.08) NOT M4Wide_3.000_VIA4) AND M5\n    BAD_BRANCH_M4 = BRANCH_M4 INTERACT VIA4 == 1\n    BAD_REGION_M4 = (M5OvpM4 INTERACT BAD_BRANCH_M4) INTERACT VIA4 == 1\n    (VIA4 INTERACT BAD_REGION_M4) NOT VIA_EXD\n\n    BRANCH_M5 = ((SIZE M5Big_3.000_VIA4 BY 5.000 INSIDE OF M5 STEP 0.08) NOT M5Wide_3.000_VIA4) AND M4\n    BAD_BRANCH_M5 = BRANCH_M5 INTERACT VIA4 == 1\n    BAD_REGION_M5 = (M5OvpM4 INTERACT BAD_BRANCH_M5) INTERACT VIA4 == 1\n    (VIA4 INTERACT BAD_REGION_M5) NOT VIA_EXD\n']

['inside', 'VIA1 upsized by 30um']

['inside', 'VIA2 upsized by 30um']

['inside', 'VIA3 upsized by 30um']

['inside', 'VIA4 upsized by 30um']

['M5.W.1', '@ Rule M5.W.1: Width: 0.140 \n    INT M5_dg_tO < 0.140 ABUT <90 SINGULAR \n']

['M5.W.2', '@ Rule M5.W.2: Maximum Width: 12.00 \n    (SIZE M5 BY 6 UNDEROVER TRUNCATE 6) AND M5\n']

['M5.S.1', '@ Rule M5.S.1: Space: 0.140 \n    EXT M5_dg_tO < 0.140 ABUT <90 SINGULAR \n']

['M5.S.3.1', '@ Rule M5.S.3.1: Space if at least one metal line width is > 0.21 um (W1) and if the parallel metal run length (between both metals) > 0.52 um (L1): 0.190 \n        X = EXT ME5_3_1 M5_dg_tO < 0.190 OPPOSITE MEASURE ALL REGION \n    ENCLOSE RECTANGLE X 0.005 0.521\n']

['M5.S.3.2', '@ Rule M5.S.3.2: Space if at least one metal line width is > 1.50 um (W2) and if the parallel metal run length (between both metals) > 1.50 um (L2): 0.500 \n        X=EXT ME5_3_2 M5_dg_tO < 0.500 OPPOSITE MEASURE ALL REGION  \n    ENCLOSE RECTANGLE X 0.005 1.501\n']

['M5.S.3.4', '@ Rule M5.S.3.4: Space if at least one metal line width is > 4.50 um (W4) and if the parallel metal run length (between both metals) > 4.50 um (L4): 1.500 \n        X=EXT ME5_3_4 M5_dg_tO < 1.500 OPPOSITE MEASURE ALL REGION  \n    ENCLOSE RECTANGLE X 0.005 4.501\n']

['M5.EN.1_M5.EX.1', '@ Rule M5.EN.1: Enclosure of VIAi-1 by Mi: 0.005 \n          @ Rule M5.EX.1: Extension on VIAi-1 by Mi on at least 2 opposite sides: 0.050\n    RECTANGLE ENCLOSURE (VIA4 NOT RNGX) M5 OUTSIDE ALSO SINGULAR GOOD 0.005 0.050 OPPOSITE 0.005 0.050 OPPOSITE\n']

['M5.A.1', '@ Rule M5.A.1: Area: 0.070\n    AREA M5 < 0.070\n']

['M5.A.2', '@ Rule M5.A.2: Enclosed area: 0.200 \n    HOLES M5 < 0.200\n']

['M5.PIN.CAD.1', '@ Rule M5.PIN.CAD.1: Metal5 purpose PIN without DRAWING\n    M5_pin NOT M5i\n']

['VIA5.W.1', '@ Rule VIA5.W.1: Width (width = length, min = max): 0.360\n    A = NOT RECTANGLE VIA5 == 0.360 BY == 0.360\n    A NOT VIA_EXD\n']

['VIA5.S.1', '@ Rule VIA5.S.1: Space : 0.340 \n    EXT VIA5 < 0.340 ABUT <90 SINGULAR REGION\n']

['VIA5.S.2', '@ Rule VIA5.S.2: Space to VIAi in an array (VIAi with 3 or more VIAi within < 0.56 um distance): 0.540\n    VIA5_array = VIA5 WITH NEIGHBOR >= 3 Space < 0.560\n    EXT VIA5_array VIA5 < 0.540 SINGULAR REGION\n']

['VIA5.EN.1_VIA5.EX.1', '@ Rule VIA5.EN.1: Enclosure of VIAi by Mi (Metal under VIAi) : 0.030  \n             @ Rule VIA5.EX.1: Mi (Metal under VIAi) Extension on VIAi on at least 2 opposite sides: 0.080\n    RECTANGLE ENCLOSURE (VIA5 NOT RNGX ) M5 OUTSIDE ALSO SINGULAR GOOD 0.030 0.080 OPPOSITE 0.030 0.080 OPPOSITE\n']

['VIA5.R.4', '@ Rule VIA5.R.4: At least 2 VIAi with space <= 1.7 um (S1) are required to connect Mi and Mi+1 when one of these 2 metals has width > 1.8 um (W1)\n       M6OvpM5W = M6 AND M5Huge\n       Checked_VIA5 = (((VIA5 NOT VIA_EXD) NOT F_V5) NOT R_V5) NOT OUTSIDE M6OvpM5W\n       V5Merged = (SIZE (((VIA5 NOT VIA_EXD) NOT F_V5) NOT R_V5) BY 0.85) AND M6OvpM5\n       GM6OvpM5W_B = V5Merged ENCLOSE (((VIA5 NOT VIA_EXD) NOT F_V5) NOT R_V5) > 1\n       Checked_VIA5 OUTSIDE GM6OvpM5W_B\n\n       M5OvpM6W = M5 AND M6Huge\n       Checked_VIA5_2 = (((VIA5 NOT VIA_EXD) NOT F_V5) NOT R_V5) NOT OUTSIDE M5OvpM6W\n       GM5OvpM6W_B = V5Merged ENCLOSE (((VIA5 NOT VIA_EXD) NOT F_V5) NOT R_V5) > 1\n       Checked_VIA5_2 OUTSIDE GM5OvpM6W_B\n']

['VIA5.R.5', '@ Rule VIA5.R.5: At least 2 VIAi within the same Mi/Mi+1 intersection must be used for a connection that has a VIAi <= 5 um (L2) away from a metal plate with height > 10 um (H2) and width > 3 um (W2)\n    BRANCH_M5 = ((SIZE M5Big_3.000_VIA5 BY 5.000 INSIDE OF M5 STEP 0.08) NOT M5Wide_3.000_VIA5) AND M6\n    BAD_BRANCH_M5 = BRANCH_M5 INTERACT VIA5 == 1\n    BAD_REGION_M5 = (M6OvpM5 INTERACT BAD_BRANCH_M5) INTERACT VIA5 == 1\n    (VIA5 INTERACT BAD_REGION_M5) NOT VIA_EXD\n\n    BRANCH_M6 = ((SIZE M6Big_3.000_VIA5 BY 5.000 INSIDE OF M6 STEP 0.08) NOT M6Wide_3.000_VIA5) AND M5\n    BAD_BRANCH_M6 = BRANCH_M6 INTERACT VIA5 == 1\n    BAD_REGION_M6 = (M6OvpM5 INTERACT BAD_BRANCH_M6) INTERACT VIA5 == 1\n    (VIA5 INTERACT BAD_REGION_M6) NOT VIA_EXD\n']

['M6.W.1', '@ Rule M6.W.1: Width: 0.420 \n    INT M6 < 0.420 ABUT <90 SINGULAR REGION\n']

['M6.S.1', '@ Rule M6.S.1: Space : 0.420 \n    EXT M6 < 0.420 ABUT <90 SINGULAR REGION\n']

['M6.S.3.1', '@ Rule M6.S.3.1: Space if at least one metal line width is > 1.50 um (W1) and if the parallel metal run length (between both metals) > 1.50 um (L1): 0.500\n    X=EXT ME6_3_1 M6 < 0.500 OPPOSITE MEASURE ALL REGION  \n    ENCLOSE RECTANGLE X 0.005 1.501\n']

['M6.S.3.3', '@ Rule M6.S.3.3: Space if at least one metal line width is > 4.50 um (W3) and if the parallel metal run length (between both metals) > 4.50 um (L3): 1.500\n        X=EXT ME6_3_3 M6 < 1.500 OPPOSITE MEASURE ALL REGION  \n    ENCLOSE RECTANGLE X 0.005 4.501\n']

['M6.EN.1_M6.EX.1', '@ Rule M6.EN.1: Enclosure of VIAi-1 by Mi: 0.030\n         @ Rule M6.EX.1: Enclosure of VIAi-1 by Mi: 0.080\n    RECTANGLE ENCLOSURE (VIA5 NOT RNGX) M6 OUTSIDE ALSO SINGULAR GOOD 0.030 0.080 OPPOSITE 0.030 0.080 OPPOSITE\n']

['M6.A.1', '@ Rule M6.A.1: Area : 0.565\n    AREA M6 < 0.565\n']

['M6.A.2', '@ Rule M6.A.2: Enclosed area: 0.565 \n    HOLES M6 < 0.565\n']

['M6.PIN.CAD.1', '@ Rule M6.PIN.CAD.1: Metal6 purpose PIN without DRAWING\n    M6_pin NOT M6i\n']

['VIA6.W.1', '@ Rule VIA6.W.1: Width (width = length, min = max): 0.360\n    A = NOT RECTANGLE VIA6 == 0.360 BY == 0.360\n    A NOT VIA_EXD\n']

['VIA6.S.1', '@ Rule VIA6.S.1: Space : 0.340 \n    EXT VIA6 < 0.340 ABUT <90 SINGULAR REGION\n']

['VIA6.S.2', '@ Rule VIA6.S.2: Space to VIAi in an array (VIAi with 3 or more VIAi within < 0.56 um distance): 0.540\n    VIA6_array = VIA6 WITH NEIGHBOR >= 3 Space < 0.560\n    EXT VIA6_array VIA6 < 0.540 SINGULAR REGION\n']

['VIA6.EN.1_VIA6.EX.1', '@ Rule VIA6.EN.1: Enclosure of VIAi by Mi (Metal under VIAi) : 0.030  \n             @ Rule VIA6.EX.1: Mi (Metal under VIAi) Extension on VIAi on at least 2 opposite sides: 0.080\n    RECTANGLE ENCLOSURE (VIA6 NOT RNGX ) M6 OUTSIDE ALSO SINGULAR GOOD 0.030 0.080 OPPOSITE 0.030 0.080 OPPOSITE\n']

['VIA6.R.4', '@ Rule VIA6.R.4: At least 2 VIAi with space <= 1.7 um (S1) are required to connect Mi and Mi+1 when one of these 2 metals has width > 1.8 um (W1)\n       M7OvpM6W = M7 AND M6Huge\n       Checked_VIA6 = (((VIA6 NOT VIA_EXD) NOT F_V6) NOT R_V6) NOT OUTSIDE M7OvpM6W\n       V6Merged = (SIZE (((VIA6 NOT VIA_EXD) NOT F_V6) NOT R_V6) BY 0.85) AND M7OvpM6\n       GM7OvpM6W_B = V6Merged ENCLOSE (((VIA6 NOT VIA_EXD) NOT F_V6) NOT R_V6) > 1\n       Checked_VIA6 OUTSIDE GM7OvpM6W_B\n\n       M6OvpM7W = M6 AND M7Huge\n       Checked_VIA6_2 = (((VIA6 NOT VIA_EXD) NOT F_V6) NOT R_V6) NOT OUTSIDE M6OvpM7W\n       GM6OvpM7W_B = V6Merged ENCLOSE (((VIA6 NOT VIA_EXD) NOT F_V6) NOT R_V6) > 1\n       Checked_VIA6_2 OUTSIDE GM6OvpM7W_B\n']

['VIA6.R.5', '@ Rule VIA6.R.5: At least 2 VIAi within the same Mi/Mi+1 intersection must be used for a connection that has a VIAi <= 5 um (L2) away from a metal plate with height > 10 um (H2) and width > 3 um (W2)\n    BRANCH_M6 = ((SIZE M6Big_3.000_VIA6 BY 5.000 INSIDE OF M6 STEP 0.08) NOT M6Wide_3.000_VIA6) AND M7\n    BAD_BRANCH_M6 = BRANCH_M6 INTERACT VIA6 == 1\n    BAD_REGION_M6 = (M7OvpM6 INTERACT BAD_BRANCH_M6) INTERACT VIA6 == 1\n    (VIA6 INTERACT BAD_REGION_M6) NOT VIA_EXD\n\n    BRANCH_M7 = ((SIZE M7Big_3.000_VIA6 BY 5.000 INSIDE OF M7 STEP 0.08) NOT M7Wide_3.000_VIA6) AND M6\n    BAD_BRANCH_M7 = BRANCH_M7 INTERACT VIA6 == 1\n    BAD_REGION_M7 = (M7OvpM6 INTERACT BAD_BRANCH_M7) INTERACT VIA6 == 1\n    (VIA6 INTERACT BAD_REGION_M7) NOT VIA_EXD\n']

['M7.W.1', '@ Rule M7.W.1: Width: 0.420 \n    INT M7 < 0.420 ABUT <90 SINGULAR REGION\n']

['M7.S.1', '@ Rule M7.S.1: Space : 0.420 \n    EXT M7 < 0.420 ABUT <90 SINGULAR REGION\n']

['M7.S.3.1', '@ Rule M7.S.3.1: Space if at least one metal line width is > 1.50 um (W1) and if the parallel metal run length (between both metals) > 1.50 um (L1): 0.500\n    X=EXT ME7_3_1 M7 < 0.500 OPPOSITE MEASURE ALL REGION  \n    ENCLOSE RECTANGLE X 0.005 1.501\n']

['M7.S.3.3', '@ Rule M7.S.3.3: Space if at least one metal line width is > 4.50 um (W3) and if the parallel metal run length (between both metals) > 4.50 um (L3): 1.500\n        X=EXT ME7_3_3 M7 < 1.500 OPPOSITE MEASURE ALL REGION  \n    ENCLOSE RECTANGLE X 0.005 4.501\n']

['M7.EN.1_M7.EX.1', '@ Rule M7.EN.1: Enclosure of VIAi-1 by Mi: 0.030\n         @ Rule M7.EX.1: Enclosure of VIAi-1 by Mi: 0.080\n    RECTANGLE ENCLOSURE (VIA6 NOT RNGX) M7 OUTSIDE ALSO SINGULAR GOOD 0.030 0.080 OPPOSITE 0.030 0.080 OPPOSITE\n']

['M7.A.1', '@ Rule M7.A.1: Area : 0.565\n    AREA M7 < 0.565\n']

['M7.A.2', '@ Rule M7.A.2: Enclosed area: 0.565 \n    HOLES M7 < 0.565\n']

['M7.PIN.CAD.1', '@ Rule M7.PIN.CAD.1: Metal7 purpose PIN without DRAWING\n    M7_pin NOT M7i\n']

['MSUB.CAD.EN.1', '@ Rule MSUB.CAD.EN.1: Enclosure of NW: 0.000\n    (MSUB_0 INSIDE EDGE NWEL) NOT COINCIDENT EDGE NWEL\n']

['MSUB.CAD.D.1', '@ Rule MSUB.CAD.D.1: Distance to NW: 0.005\n    EXT MSUB_0 NWEL < 0.005 ABUT <90 SINGULAR\n']

['MSUB.CAD.R.1', '@ Rule MSUB.CAD.R.1: (MKR, msub) cannot cut NW\n    CUT NWEL MSUB_0\n']

['MSUB.CAD.EN.2', '@ Rule MSUB.CAD.EN.2: Enclosure of (PW, blk): 0.000\n    (MSUB_0 INSIDE EDGE PW_bk) NOT COINCIDENT EDGE PW_bk\n']

['MSUB.CAD.D.2', '@ Rule MSUB.CAD.D.2: Distance to (PW, blk): 0.005\n    EXT MSUB_0 PW_bk < 0.005 ABUT <90 SINGULAR\n']

['MSUB.CAD.R.2', '@ Rule MSUB.CAD.R.2: (MKR, msub) cannot cut (PW, blk)\n    CUT PW_bk MSUB_0\n']

['MSUB.CAD.EN.3', '@ Rule MSUB.CAD.EN.3: Enclosure of OD: 0.000\n    (MSUB_0 INSIDE EDGE OD) NOT COINCIDENT EDGE OD\n']

['MSUB.CAD.D.3', '@ Rule MSUB.CAD.D.3: Distance to OD: 0.005\n    EXT MSUB_0 OD < 0.005 ABUT <90 SINGULAR REGION\n']

['MSUB.CAD.R.3', '@ Rule MSUB.CAD.R.3: (MKR, msub) cannot cut OD\n    CUT OD MSUB_0\n']

['MSUB.CAD.R.4', '@ Rule MSUB.CAD.R.4: (MKR, msub) cannot be enclosed by OD\n    (MSUB_0 INSIDE OD) NOT (MSUB_0 WITH EDGE ( MSUB_0 COIN INSIDE EDGE OD) == 4 )\n']

['HRI.W.2', '@ Rule HRI.W.2: PO width within HRI (minimum resistor width): 1.000\n    INT (POLY AND HRI) < 1.000 ABUT >0<90 SINGULAR\n    (POLY AND HRI) NOT RECTANGLE\n']

['HRI.EN.1', '@ Rule HRI.EN.1: Enclosure of PO: 0.260\n    ENC POLY HRI < 0.260 ABUT <90 SINGULAR REGION INSIDE ALSO\n']

['HRI.W.1', '@ Rule HRI.W.1: Width: 0.720\n    INT HRI < 0.720 ABUT >0<90 SINGULAR\n']

['HRI.S.1', '@ Rule HRI.S.1: Space: 0.310\n    EXT HRI < 0.310 ABUT >0<90 SINGULAR\n']

['HRI.D.1', '@ Rule HRI.D.1: Distance to OD (HRI must not interact with OD): 0.260\n    EXT HRI OD < 0.260 ABUT ==0 SINGULAR REGION INSIDE ALSO\n']

['HRI.D.2', '@ Rule HRI.D.2: Distance to PO: 0.260\n    EXT HRI POLY < 0.260 ABUT <90 SINGULAR\n    HRI AND (POLY NOT RHPOLY)\n']

['HRI.OL.1', '@ Rule HRI.OL.1: Overlap of PP (min = max): 0.300\n    X = RPO AND POLY\n    Y = X AND PP\n    Z = Y AND HRI\n      C = INT PPHEAD RPO == 0.300 ABUT <90 OPPOSITE MEASURE COINCIDENT REGION\n    Z XOR C\n']

['HRI.L.1', '@ Rule HRI.L.1: Resistor length (defined by PP space to PP): 3.000\n    X = RHBODY COINCIDENT INSIDE EDGE POLY\n    PATH LENGTH X < 3.000\n']

['RES.W.1', '@ Rule RES.W.1: PO or OD width of a PO/OD resistor (minimum resistor width) : 0.240\n    INT RESODPO < 0.240\n']

['RES.EN.1', '@ Rule RES.EN.1: NP Enclosure of PO/OD of an N+ resistor (N+ resistor must be completely covered by NP): 0.200\n    ENC RESODPO_N NP < 0.200 ABUT <90 SINGULAR REGION OUTSIDE ALSO\n']

['RES.D.1', '@ Rule RES.D.1: NP Distance to PO/OD of a P+ resistor (P+ resistor must not interact with NP): 0.200\n    EXT RESODPO_P NP < 0.200 ABUT ==0 SINGULAR REGION INSIDE ALSO\n']

['RES.EN.2', '@ Rule RES.EN.2: PP Enclosure of PO/OD of a P+ resistor (P+ resistor must be completely covered by PP): 0.200\n    ENC RESODPO_P PP < 0.200 ABUT <90 SINGULAR REGION OUTSIDE ALSO\n']

['RES.D.2', '@ Rule RES.D.2: PP Distance to PO/OD of an N+ resistor (N+ resistor must not interact with PP): 0.200\n    EXT RESODPO_N PP < 0.200 ABUT ==0 SINGULAR REGION INSIDE ALSO\n']

['RES.R.1', '@ Rule RES.R.1: N+ or P+ poly resistor is not allowed on OD (PO of poly resistor must not intersect OD)\n    (RHDMY AND POLY) AND OD\n']

['RES.MRC.1', '@ Rule RES.MRC.1: RH layer must be used for resistors only\n       RHDMY NOT INTERACT ((PO_res OR OD_res) OR RPO)\n']

['DEV.GEN.1', '@ Rule DEV.GEN.1: The MIM capacitor cmimmk are not authorized for design\n//         MKCAPMIM = ( BOTMIM INTERACT ( BOTMIM XOR MKTOPMIM ) ) AND MKTOPMIM\n//     COPY MKCAPMIM\n// ']

['CAD.GEN.1', '@ Rule CAD.GEN.1: The CAD layers BOTMIM, BOTMIM;dummy, MKTOPMIM and MKTOPMIM;dummy are not authorized for design\n//         COPY BOTMIM\n//     COPY BOTMIM_dy\n//     COPY MKTOPMIM\n//     COPY MKTOPMIM_dy\n// ']

['CTM.W.1', '@ Rule CTM.W.1: MKTOPMIM Width: 3.500\n    INT MKTOPMIM < 3.500 ABUT >0<90 SINGULAR\n']

['CTM.S.1', '@ Rule CTM.S.1: MKTOPMIM Space: 3.500\n    EXT MKTOPMIM < 3.500 ABUT >0<90 SINGULAR\n']

['CTM.A.1', '@ Rule CTM.A.1: Maximum MKTOPMIM Area: 20000.\n    AREA MKTOPMIM > 20000.\n']

['CTM.DEN.1', '@ Rule CTM.DEN.1: Minimum MKTOPMIM density within a window that is 500um larger than the MIM capacitor (MKTOPMIM): 0.1\n    DENSITY DENSTOPMIM MKTOPMIM_dy WINDOWHKTOPMIM [(AREA(DENSTOPMIM)+ AREA(MKTOPMIM_dy)) / AREA(WINDOWHKTOPMIM)] < 0.1 INSIDE OF LAYER CP_WINDOWHKTOPMIM PRINT CTM.DEN.1.density\n']

['under', 'BOTMIM upsize 25.00']

['by', '(BOTMIM upsize 25.00) .not. BOTMIM']

['CTM.EN.1_CTM.R.1', '@ Rule CTM.EN.1: MKTOPMIM Enclosure by BOTMIM: 0.500\n                           @ Rule CTM.R.1: MKTOPMIM must be completely covered by BOTMIM\n    ENC MKTOPMIM BOTMIM < 0.500 ABUT <90 SINGULAR OUTSIDE ALSO\n']

['CTM.EN.2', '@ Rule CTM.EN.2: MKTOPMIM Enclosure of CB;via: 0.500\n    ENC CB_VIA_TOPMIM MKTOPMIM < 0.500 ABUT <90 SINGULAR OUTSIDE ALSO\n']

['CTM.D.1', '@ Rule CTM.D.1: MKTOPMIM Distance to CB;via: 0.700\n    EXT CB_via MKTOPMIM < 0.700 ABUT <90 SINGULAR OVERLAP\n']

['CTM.D.2', '@ Rule CTM.D.2: MKTOPMIM Distance to AP on different net (AP must not intersect MKTOPMIM on different net): 0.600\n    EXT ALUCAP MKTOPMIM < 0.600 ABUT <90 SINGULAR REGION NOT CONNECTED INSIDE ALSO\n']

['CBM.W.1', '@ Rule CBM.W.1: BOTMIM Width: 4.500\n    INT BOTMIM < 4.500 ABUT >0<90 SINGULAR\n']

['CBM.S.1', '@ Rule CBM.S.1: BOTMIM Space: 2.500\n    EXT BOTMIM < 2.500 ABUT >0<90 SINGULAR\n']

['CBM.EN.1', '@ Rule CBM.EN.1: BOTMIM Enclosure of CB;via: 0.300\n    ENC CB_VIA_BOTMIM BOTMIM < 0.300 ABUT <90 SINGULAR OUTSIDE ALSO\n']

['CBM.D.1', '@ Rule CBM.D.1: BOTMIM Distance to CB;via: 2.000\n    EXT BOTMIM CB_VIA < 2.000 ABUT >0<90 SINGULAR REGION MEASURE ALL\n']

['CBM.D.2', '@ Rule CBM.D.2: BOTMIM Distance to Mtop on a different net (not allowed to interact) : 2.000\n    EXT M7i BOTMIM < 2.000 ABUT >0<90 SINGULAR REGION NOT CONNECTED INSIDE ALSO\n']

['CBM.W.2', '@ Rule CBM.W.2: Maximum Mtop width (including Mtop;dummy and Mtop;dummy_O) under BOTMIM: 0.900\n    SIZE ((M7i OR ME7_dy) AND BOTMIM) UNDEROVER BY 0.45 TRUNCATE 0.45\n']

['C_CBV.W.1', '@ Rule C_CBV.W.1: CB;via Width (CB;via that connect AP to BOTMIM or MKTOPMIM, and for any CB;via on an AP shape that also has CB;via connecting to BOTMIM or MKTOPMIM) (width=length,min=max): 1.000\n    NOT RECTANGLE CB_VIA_MIM_AP == 1.000 BY == 1.000\n']

['C_CBV.S.1', '@ Rule C_CBV.S.1: CB;via Space (CB;via that connect AP to BOTMIM or MKTOPMIM, and for any CB;via on an AP shape that also has CB;via connecting to BOTMIM or MKTOPMIM): 1.000\n    EXT CB_VIA_MIM_AP < 1.000 ABUT >0<90 SINGULAR REGION\n']

['C_AP.W.1', '@ Rule C_AP.W.1: AP Width (any AP shape that has CB;via connecting it to BOTMIM or MKTOPMIM): 1.000 \n    INT ALUCAP_MIM < 1.000 ABUT >0<90 SINGULAR REGION\n']

['CMIM.ANT.5a', '@ Rule CMIM.ANT.5a: Maximum number of CB;via connected to each MIM capacitor plate if area < 200 um2: 4\n          TOPMIMAREA_S ENCLOSE CB_via > 4\n          (BOTMIMAREA_S NOT MKTOPMIM) ENCLOSE CB_via > 4\n']

['CMIM.ANT.5b', '@ Rule CMIM.ANT.5b: Maximum number of CB;via connected to each MIM capacitor plate if 200 um2 <= area < 500 um2: 10\n          TOPMIMAREA_M ENCLOSE CB_via > 10\n          (BOTMIMAREA_M NOT MKTOPMIM) ENCLOSE CB_via > 10\n']

['CMIM.ANT.6', '@ Rule CMIM.ANT.6: Maximum number of CB;via connected to each MIM capacitor plate if area >= 500 um2: 30\n          TOPMIMAREA_L ENCLOSE CB_via > 30\n          (BOTMIMAREA_L NOT MKTOPMIM) ENCLOSE CB_via > 30\n']

['CMIM.ANT.8', '@ Rule CMIM.ANT.8: Maximum drawn ratio of AP sidewall area to the MIM capacitor area connected directly to it .: 5000\n       NET AREA RATIO ALUCAP MKTOPMIM > 5000\n       [PERIMETER(ALUCAP) * AP_thick / AREA(MKTOPMIM)]\n    NET AREA RATIO ALUCAP BOT_AND_TOP > 5000 \n       [PERIMETER(ALUCAP) * AP_thick / AREA(BOT_AND_TOP)]\n']

['CMIM.ANT.9', '@ Rule CMIM.ANT.9: Maximum AP Antenna ratio : 400\n    NET AREA RATIO ALUCAP ALUCAP_MKTOPMIM_NO_DIO > 400 [ AREA(ALUCAP)/AREA(ALUCAP_MKTOPMIM_NO_DIO)]\n    NET AREA RATIO ALUCAP ALUCAP_BOT_AND_TOP_NO_DIO > 400 [ AREA(ALUCAP)/AREA(ALUCAP_BOT_AND_TOP_NO_DIO)]\n']

['CMIM.ANT.2', '@ Rule CMIM.ANT.2: In case of shared BOTMIM plate, the number of CB;via connected to the common BOTMIM plate must be the sum of the number of CB;via connected to MKTOPMIM plate.\n    NET AREA RATIO PADOPENMIM PADOPENTOPMIM != 1\n']

['CMIM.ANT.3', '@ Rule CMIM.ANT.3: The two plates must be simultaneously either floating (it must be the case at BOTMIM and MKTOPMIM levels) or non floating (it is the general case at AP level) \n    FLOATBOTMIM1 INTERACT NFLOATTMIM\n    FLOATTMIM1 INTERACT NFLOATBMIM\n']

['I_Mn.W.1', '@ Rule I_Mn.W.1: Minimum Metal Width (applicable to all Mn, Mx drawing levels within MKR;inddmy: coil, connectors and center tab, but not to the dummies, and not to M1): 1.500\n\n    INT M2_INDDMY < 1.500 ABUT <90 SINGULAR\n    INT M3_INDDMY < 1.500 ABUT <90 SINGULAR\n    INT M4_INDDMY < 1.500 ABUT <90 SINGULAR\n    INT M5_INDDMY < 1.500 ABUT <90 SINGULAR\n    INT M6_INDDMY < 1.500 ABUT <90 SINGULAR\n    INT M7_INDDMY < 1.500 ABUT <90 SINGULAR\n']

['I_Mn.S.1', '@ Rule I_Mn.S.1: Minimum Metal Space (applicable to all Mn, Mx drawing levels within MKR;inddmy: coil, connectors and center tab, but not to the dummies, and not to M1): 1.500\n    EXT M3_INDDMY < 1.500 ABUT <90 SINGULAR\n    EXT M4_INDDMY < 1.500 ABUT <90 SINGULAR\n    EXT M5_INDDMY < 1.500 ABUT <90 SINGULAR\n    EXT M6_INDDMY < 1.500 ABUT <90 SINGULAR\n    EXT M7_INDDMY < 1.500 ABUT <90 SINGULAR\n']

['I_DUM.D.1', '@ Rule I_DUM.D.1: Minimum Metal;dummy Distance to Metal : 5.000\n    EXT M1_INDDMY M1DUM_INDDMY < 5.000 ABUT <90 OPPOSITE  INSIDE ALSO MEASURE ALL\n    EXT M1_INDDMY M1DUM_INDDMY < 5.000 CORNER MEASURE ALL\n    EXT M2_INDDMY M2DUM_INDDMY < 5.000 ABUT <90 OPPOSITE  INSIDE ALSO MEASURE ALL\n    EXT M2_INDDMY M2DUM_INDDMY < 5.000 CORNER MEASURE ALL\n    EXT M3_INDDMY M3DUM_INDDMY < 5.000 ABUT <90 OPPOSITE  INSIDE ALSO MEASURE ALL\n    EXT M3_INDDMY M3DUM_INDDMY < 5.000 CORNER MEASURE ALL\n    EXT M4_INDDMY M4DUM_INDDMY < 5.000 ABUT <90 OPPOSITE  INSIDE ALSO MEASURE ALL\n    EXT M4_INDDMY M4DUM_INDDMY < 5.000 CORNER MEASURE ALL\n    EXT M5_INDDMY M5DUM_INDDMY < 5.000 ABUT <90 OPPOSITE  INSIDE ALSO MEASURE ALL\n    EXT M5_INDDMY M5DUM_INDDMY < 5.000 CORNER MEASURE ALL\n    EXT M6_INDDMY M6DUM_INDDMY < 5.000 ABUT <90 OPPOSITE  INSIDE ALSO MEASURE ALL\n    EXT M6_INDDMY M6DUM_INDDMY < 5.000 CORNER MEASURE ALL\n    EXT M7_INDDMY M7DUM_INDDMY < 5.000 ABUT <90 OPPOSITE  INSIDE ALSO MEASURE ALL\n    EXT M7_INDDMY M7DUM_INDDMY < 5.000 CORNER MEASURE ALL\n']

['//I_DUM.DEN.1', '@ Rule I_DUM.DEN.1: Density-Transition Ring minimum density (the ring must contain dummies, and also may contain metal to connect the inductors). The density transition ring is defined as the 18um (W) wide ring inside coincident with MKR;inddmy. : 0.2\n//    X_M1 = DENSITY M1DENS_INDDMY_RING INDDMY_RING < 0.2 INSIDE OF LAYER CP_INDDMY_RING [AREA(M1DENS_INDDMY_RING)/AREA(INDDMY_RING)] PRINT I_DUM.DEN.1_M1.density\n//    X_M1 AND INDDMY_RING\n//    X_M2 = DENSITY M2DENS_INDDMY_RING INDDMY_RING < 0.2 INSIDE OF LAYER CP_INDDMY_RING [AREA(M2DENS_INDDMY_RING)/AREA(INDDMY_RING)] PRINT I_DUM.DEN.1_M2.density\n//    X_M2 AND INDDMY_RING\n//    X_M3 = DENSITY M3DENS_INDDMY_RING INDDMY_RING < 0.2 INSIDE OF LAYER CP_INDDMY_RING [AREA(M3DENS_INDDMY_RING)/AREA(INDDMY_RING)] PRINT I_DUM.DEN.1_M3.density\n//    X_M3 AND INDDMY_RING\n//    X_M4 = DENSITY M4DENS_INDDMY_RING INDDMY_RING < 0.2 INSIDE OF LAYER CP_INDDMY_RING [AREA(M4DENS_INDDMY_RING)/AREA(INDDMY_RING)] PRINT I_DUM.DEN.1_M4.density\n//    X_M4 AND INDDMY_RING\n//    X_M5 = DENSITY M5DENS_INDDMY_RING INDDMY_RING < 0.2 INSIDE OF LAYER CP_INDDMY_RING [AREA(M5DENS_INDDMY_RING)/AREA(INDDMY_RING)] PRINT I_DUM.DEN.1_M5.density\n//    X_M5 AND INDDMY_RING\n//    X_M6 = DENSITY M6DENS_INDDMY_RING INDDMY_RING < 0.2 INSIDE OF LAYER CP_INDDMY_RING [AREA(M6DENS_INDDMY_RING)/AREA(INDDMY_RING)] PRINT I_DUM.DEN.1_M6.density\n//    X_M6 AND INDDMY_RING\n//    X_M7 = DENSITY M7DENS_INDDMY_RING INDDMY_RING < 0.2 INSIDE OF LAYER CP_INDDMY_RING [AREA(M7DENS_INDDMY_RING)/AREA(INDDMY_RING)] PRINT I_DUM.DEN.1_M7.density\n//    X_M7 AND INDDMY_RING\n//']

['//I_DUM.DEN.2', '@ Rule I_DUM.DEN.2: Minimum Metal Density within MKR;inddmy: 0.05\n//    CP_INDDMY = COPY INDDMY\n//    X_M1 = DENSITY M1DENS_INDDMY INDDMY < 0.05 INSIDE OF LAYER CP_INDDMY [AREA(M1DENS_INDDMY)/AREA(INDDMY)] PRINT I_DUM.DEN.2_M1.density\n//    X_M1 AND INDDMY\n//     X_M2 = DENSITY M2DENS_INDDMY INDDMY < 0.05 INSIDE OF LAYER CP_INDDMY [AREA(M2DENS_INDDMY)/AREA(INDDMY)] PRINT I_DUM.DEN.2_M2.density\n//    X_M2 AND INDDMY\n//    X_M3 = DENSITY M3DENS_INDDMY INDDMY < 0.05 INSIDE OF LAYER CP_INDDMY [AREA(M3DENS_INDDMY)/AREA(INDDMY)] PRINT I_DUM.DEN.2_M3.density\n//    X_M3 AND INDDMY\n//     X_M4 = DENSITY M4DENS_INDDMY INDDMY < 0.05 INSIDE OF LAYER CP_INDDMY [AREA(M4DENS_INDDMY)/AREA(INDDMY)] PRINT I_DUM.DEN.2_M4.density\n//    X_M4 AND INDDMY\n//     X_M5 = DENSITY M5DENS_INDDMY INDDMY < 0.05 INSIDE OF LAYER CP_INDDMY [AREA(M5DENS_INDDMY)/AREA(INDDMY)] PRINT I_DUM.DEN.2_M5.density\n//    X_M5 AND INDDMY\n//     X_M6 = DENSITY M6DENS_INDDMY INDDMY < 0.05 INSIDE OF LAYER CP_INDDMY [AREA(M6DENS_INDDMY)/AREA(INDDMY)] PRINT I_DUM.DEN.2_M6.density\n//    X_M6 AND INDDMY\n//     X_M7 = DENSITY M7DENS_INDDMY INDDMY < 0.05 INSIDE OF LAYER CP_INDDMY [AREA(M7DENS_INDDMY)/AREA(INDDMY)] PRINT I_DUM.DEN.2_M7.density\n//    X_M7 AND INDDMY\n//']

['FMOM.W.1', '@ Rule FMOM.W.1: Metal Width of capacitor finger (min = max): 0.18\n    X_M1 = INT M1_FINGER == 0.18 REGION\n    Y_M1 = INT M1_FINGER < 0.5 REGION\n    Y_M1 NOT X_M1\n    X_M2 = INT M2_FINGER == 0.18 REGION\n    Y_M2 = INT M2_FINGER < 0.5 REGION\n    Y_M2 NOT X_M2\n    X_M3 = INT M3_FINGER == 0.18 REGION\n    Y_M3 = INT M3_FINGER < 0.5 REGION\n    Y_M3 NOT X_M3\n    X_M4 = INT M4_FINGER == 0.18 REGION\n    Y_M4 = INT M4_FINGER < 0.5 REGION\n    Y_M4 NOT X_M4\n    X_M5 = INT M5_FINGER == 0.18 REGION\n    Y_M5 = INT M5_FINGER < 0.5 REGION\n    Y_M5 NOT X_M5\n']

['FMOM.S.1', '@ Rule FMOM.S.1: Metal Space between capacitor finger (min = max): 0.18\n    X_M1 = SIZE M1_FINGER BY 0.09\n    Y_M1 = SIZE M1_FINGER BY 0.09 OVERLAP ONLY\n    Y_M1 OR (ME1_fringeC INTERACT X_M1 > 1)\n    X_M2 = SIZE M2_FINGER BY 0.09\n    Y_M2 = SIZE M2_FINGER BY 0.09 OVERLAP ONLY\n    Y_M2 OR (ME2_fringeC INTERACT X_M2 > 1)\n    X_M3 = SIZE M3_FINGER BY 0.09\n    Y_M3 = SIZE M3_FINGER BY 0.09 OVERLAP ONLY\n    Y_M3 OR (ME3_fringeC INTERACT X_M3 > 1)\n    X_M4 = SIZE M4_FINGER BY 0.09\n    Y_M4 = SIZE M4_FINGER BY 0.09 OVERLAP ONLY\n    Y_M4 OR (ME4_fringeC INTERACT X_M4 > 1)\n    X_M5 = SIZE M5_FINGER BY 0.09\n    Y_M5 = SIZE M5_FINGER BY 0.09 OVERLAP ONLY\n    Y_M5 OR (ME5_fringeC INTERACT X_M5 > 1)\n']

['FMOM.S.2', '@ Rule FMOM.S.2: Metal Space between metal bus and metal finger: 1.0\n    EXT M1_BUS_4_2 M1_FINGER < 1.0 ABUT >0<90 OPPOSITE\n    EXT M2_BUS_4_2 M2_FINGER < 1.0 ABUT >0<90 OPPOSITE\n    EXT M3_BUS_4_2 M3_FINGER < 1.0 ABUT >0<90 OPPOSITE\n    EXT M4_BUS_4_2 M4_FINGER < 1.0 ABUT >0<90 OPPOSITE\n    EXT M5_BUS_4_2 M5_FINGER < 1.0 ABUT >0<90 OPPOSITE\n']

['FMOM.L.1', '@ Rule FMOM.L.1: Minimum finger length: 10\n    INT M1_FINGER == 0.18 OPPOSITE PARALLEL PROJ < 11\n    INT M2_FINGER == 0.18 OPPOSITE PARALLEL PROJ < 11\n    INT M3_FINGER == 0.18 OPPOSITE PARALLEL PROJ < 11\n    INT M4_FINGER == 0.18 OPPOSITE PARALLEL PROJ < 11\n    INT M5_FINGER == 0.18 OPPOSITE PARALLEL PROJ < 11\n']

['FMOM.L.2', '@ Rule FMOM.L.2: Maximum finger length : 200\n    INT M1_FINGER == 0.18 OPPOSITE PARALLEL PROJ > 201\n    INT M2_FINGER == 0.18 OPPOSITE PARALLEL PROJ > 201\n    INT M3_FINGER == 0.18 OPPOSITE PARALLEL PROJ > 201\n    INT M4_FINGER == 0.18 OPPOSITE PARALLEL PROJ > 201\n    INT M5_FINGER == 0.18 OPPOSITE PARALLEL PROJ > 201\n']

['FMOM.R.1', '@ Rule FMOM.R.1: Minimum finger number: 11\n    ME1_fringeC INTERACT M1_FINGER < 11\n    ME2_fringeC INTERACT M2_FINGER < 11\n    ME3_fringeC INTERACT M3_FINGER < 11\n    ME4_fringeC INTERACT M4_FINGER < 11\n    ME5_fringeC INTERACT M5_FINGER < 11\n']

['FMOM.W.11', '@ Rule FMOM.W.11: PO Width of poly stripes (min = max): 0.34\n    X_PO = INT PO_SHIELD == 0.34 REGION\n    Y_PO = INT PO_SHIELD < 0.8 REGION\n    Y_PO NOT X_PO\n']

['FMOM.W.12', '@ Rule FMOM.W.12: OD Width of N+ OD stripes (min = max): 0.18\n    X_OD = INT SZ_OD_SHIELD1 == 0.18 REGION\n    Y_OD = INT SZ_OD_SHIELD1 < 0.5 REGION\n    Y_OD NOT X_OD\n']

['FMOM.D.11', '@ Rule FMOM.D.11: PO Distance to OD for shield stripes: 0.10\n    SHIELD = OD_SHIELD OR PO_SHIELD\n    X_SHIELD = SIZE SHIELD BY 0.05\n    Y_SHIELD = SIZE SHIELD BY 0.05 OVERLAP ONLY\n    Y_SHIELD OR ((MKR_MOM AND FRINGE) INTERACT X_SHIELD > 1)\n    \n']

['FMOM.S.12', '@ Rule FMOM.S.12: M1-M6 shield bus Space to FMOM Metal: 0.54.\n    X = (M2_FINGER COINCIDENT EDGE (MKR_MOM AND FRINGE)) NOT COINCIDENT EDGE M1_BUS_4\n    Y = EXPAND EDGE X OUTSIDE BY 0.54\n    Y AND M1\n    Y AND M2\n    Y AND M3\n    Y AND M4\n    Y AND M5\n']

['FMOM.MRC.1', '@ Rule FMOM.MRC.1: At least one via mandatory on each metal level shield.\n    Y = M6_SHIELD NOT (MKR_MOM AND FRINGE)\n    Z = (HOLES M6_SHIELD) INTERACT (MKR_MOM AND FRINGE)\n    Z1 = Y AND (M1 TOUCH Z)\n    Z1 NOT INTERACT VIA1\n    \n    Z2 = Y AND (M2 TOUCH Z)\n    Z2 NOT INTERACT VIA2\n    \n    Z3 = Y AND (M3 TOUCH Z)\n    Z3 NOT INTERACT VIA3\n    \n    Z4 = Y AND (M4 TOUCH Z)\n    Z4 NOT INTERACT VIA4\n    \n']

['BIP.R.2', '@ Rule BIP.R.2: OD (Emitter) of bipolar transistor must be covered by BJTDMY\n    (NPOD INTERACT BJTDMY) CUT BJTDMY \n    (PPOD INTERACT BJTDMY) CUT BJTDMY\n']

['FW.W.1', '@ Rule FW.W.1: Width of Mtop fuse metal body (min = max, head excepted): 0.800\n    X = INT FUSE_BODY_LENGTH == 0.800 REGION OPPOSITE\n    FUSE_BODY NOT X\n']

['FW.S.1', '@ Rule FW.S.1: Space of Mtop fuse metal body (for fuse heads of a dog-bone fuse a space of 3.5 is allowed): 4.000\n    EXT F_M7 < 4.000 REGION\n']

['FW.S.2', '@ Rule FW.S.2: Space between two PO and metals in the connection stack on the opposite ends of the fuse: 10.000\n    X = EXT F_PO < 10.000 REGION\n    Y = X INSIDE FW\n    Y INSIDE F_M7\n    X1 = EXT F_M1_1 < 10.000 REGION\n    Y1 = X1 INSIDE FW\n    Y1 INSIDE F_M7\n    X2 = EXT F_M2_1 < 10.000 REGION\n    Y2 = X2 INSIDE FW\n    Y2 INSIDE F_M7\n    X3 = EXT F_M3_1 < 10.000 REGION\n    Y3 = X3 INSIDE FW\n    Y3 INSIDE F_M7\n    X4 = EXT F_M4_1 < 10.000 REGION\n    Y4 = X4 INSIDE FW\n    Y4 INSIDE F_M7\n    X5 = EXT F_M5_1 < 10.000 REGION\n    Y5 = X5 INSIDE FW\n    Y5 INSIDE F_M7\n    X6 = EXT F_M6_1 < 10.000 REGION\n    Y6 = X6 INSIDE FW\n    Y6 INSIDE F_M7\n']

['FW.W.2', '@ Rule FW.W.2: FW (laser fuse window) Width: 13.000\n    INT FW < 13.000 \n']

['FW.S.3', '@ Rule FW.S.3: FW (laser fuse window) Space: 8.000\n    EXT FW < 8.000 ABUT <90 SINGULAR\n']

['FW.D.1', '@ Rule FW.D.1: FW (laser fuse window) Distance to NW (FW must not interact with NW): 5.000\n    EXT FW NWEL < 5.000 ABUT <90 SINGULAR REGION INSIDE ALSO\n']

['ring', 'MKR;sealring .not. PMDMY']

['FW.D.3', '@ Rule FW.D.3: FW Distance to CB, CB;via, AP (FW must not interact with these shapes): 5.000\n    EXT FW CBi < 5.000 ABUT ==0 SINGULAR REGION INSIDE ALSO\n    EXT FW CB_via < 5.000 ABUT ==0 SINGULAR REGION INSIDE ALSO\n    EXT FW ALUCAP < 5.000 ABUT ==0 SINGULAR REGION INSIDE ALSO\n']

['FW.EN.1', '@ Rule FW.EN.1: FW (laser fuse window) Enclosure of metal (applies to metal fuse length direction, and to metal islands in the connecting stack in all directions): 0.500\n    X = FW INSIDE EDGE POLY\n    ENC F_M1 X < 0.500 ABUT <90 OPPOSITE\n    ENC F_M2 X < 0.500 ABUT <90 OPPOSITE\n    ENC F_M3 X < 0.500 ABUT <90 OPPOSITE\n    ENC F_M4 X < 0.500 ABUT <90 OPPOSITE\n    ENC F_M5 X < 0.500 ABUT <90 OPPOSITE\n    ENC F_M6 X < 0.500 ABUT <90 OPPOSITE\n    ENC F_M7 X < 0.500 ABUT <90 OPPOSITE\n']

['FW.EX.1', '@ Rule FW.EX.1: FW (laser fuse window) Extension on fuse metal measured orthogonal to metal fuse direction : 8.000\n    ENC (LENGTH FUSE_BODY_LENGTH > 10.000 ) FW < 8.000 ABUT <90 \n']

['FW.EN.2', '@ Rule FW.EN.2: PO enclosure of CO, M1 enclosure of CO, Metal enclosure of VIA in fuse connection stack: 0.120\n    ENC F_CO F_PO < 0.120 ABUT <90 OVERLAP SINGULAR\n    ENC F_CO F_M1 < 0.120 ABUT <90 OVERLAP SINGULAR\n    ENC F_V1 F_M1 < 0.120 ABUT <90 OVERLAP SINGULAR\n    ENC F_V1 F_M2 < 0.120 ABUT <90 OVERLAP SINGULAR\n    ENC F_V2 F_M2 < 0.120 ABUT <90 OVERLAP SINGULAR\n    ENC F_V2 F_M3 < 0.120 ABUT <90 OVERLAP SINGULAR\n    ENC F_V3 F_M3 < 0.120 ABUT <90 OVERLAP SINGULAR\n    ENC F_V3 F_M4 < 0.120 ABUT <90 OVERLAP SINGULAR\n    ENC F_V4 F_M4 < 0.120 ABUT <90 OVERLAP SINGULAR\n    ENC F_V4 F_M5 < 0.120 ABUT <90 OVERLAP SINGULAR\n    ENC F_V5 F_M5 < 0.120 ABUT <90 OVERLAP SINGULAR\n    ENC F_V5 F_M6 < 0.120 ABUT <90 OVERLAP SINGULAR\n    ENC F_V6 F_M6 < 0.120 ABUT <90 OVERLAP SINGULAR\n    ENC F_V6 F_M7 < 0.120 ABUT <90 OVERLAP SINGULAR\n']

['FW.R.1', '@ Rule FW.R.1: Use minimum 2 CO, VIAx, VIAn to connect the fuse\n    F_M7 INTERACT CO <4\n    F_M7 INTERACT VIA1 <4\n    F_M7 INTERACT VIA2 <4\n    F_M7 INTERACT VIA3 <4\n    F_M7 INTERACT VIA4 <4\n  \n    F_M7 INTERACT VIA5 <4\n    F_M7 INTERACT VIA6 <4\n  \n']

['LM.MRC.1', '@ Rule LM.MRC.1: Laser fuse alignment targets must be drawn at the same metal level as metal fuses.\n      @ Rule LM.MRC.1: There must be at least 3 alignment targets per die.\n      @ Rule LM.MRC.1: The rectangle delimited by the targets must enclose all fuse boxes of the die.\n    BULK_FUSE_CHECKED = (BULK INTERACT FW) INTERACT (LMARK OR SEALRING_TC)     // the rule is checked only if fuse exists AND (LMARK or SR)           \n    X = BULK_FUSE_CHECKED INTERACT (M7 AND FW)           // targets must be at the same metal level as the laser fuses\n    Y = BULK_FUSE_CHECKED INTERACT (M7 AND LMARK) > 2      // minimum of 3 alignement targets per die\n    X NOT Y \n    FW NOT (EXTENT ((HOLES M7) INSIDE LMARK)) // the rectangle delimited by the targets must enclose all fuse boxes of the die           \n']

['FPR.D.1', '@ Rule FPR.D.1: Metal of protection ring Distance to FW (laser fuse window): 1.000\n    EXT FW R_M1 < 1.000 ABUT <90\n    EXT FW R_M2 < 1.000 ABUT <90\n    EXT FW R_M3 < 1.000 ABUT <90\n    EXT FW R_M4 < 1.000 ABUT <90\n    EXT FW R_M5 < 1.000 ABUT <90\n    EXT FW R_M6 < 1.000 ABUT <90\n    EXT FW R_MT < 1.000 ABUT <90\n']

['FPR.R.1', '@ Rule FPR.R.1: VIA rings are continuous. Width of the rings follow rule VIAx.W.1 for VIAx, and FPR.W.1 for VIAn\n    NOT DONUT R_V1\n    NOT DONUT R_V2\n    NOT DONUT R_V3\n    NOT DONUT R_V4\n    NOT DONUT R_V5\n    NOT DONUT R_V6\n    WITH WIDTH R_V1 < 0.129\n    WITH WIDTH R_V1 > 0.131\n    WITH WIDTH R_V2 < 0.129\n    WITH WIDTH R_V2 > 0.131\n    WITH WIDTH R_V3 < 0.129\n    WITH WIDTH R_V3 > 0.131\n    WITH WIDTH R_V4 < 0.129\n    WITH WIDTH R_V4 > 0.131\n']

['FPR.R.2', '@ Rule FPR.R.2: PMDMY must be drawn line-on-line with the outer metal edge of the protection ring\n    A = PMDMY AND M7\n    (M7 CUT PMDMY) NOT A\n    \n    HOLES_M7 = HOLES M7\n    B = (PMDMY AND M7) NOT HOLES_M7\n    X = PMDMY NOT HOLES_M7\n    X XOR B\n']

['FPR.R.3', '@ Rule FPR.R.3: MKR;sealring must cover the protection ring and must be identical to Mtop of the protection ring \n    RNGX NOT SEALRING_FPR\n    SEALRING_FPR NOT M7\n']

['FPR.W.1', '@ Rule FPR.W.1: Width of VIAn rings (VIAx uses regular width): 0.280\n    WITH WIDTH R_V5 <  0.279 \n    WITH WIDTH R_V5 >  0.281 \n    \n    WITH WIDTH R_V6 <  0.279 \n    WITH WIDTH R_V6 >  0.281 \n    \n']

['FPR.EN.1', '@ Rule FPR.EN.1: Metal enclosure of VIAx : 0.600\n    ENC R_V1 R_M1 < 0.600 ABUT <90 SINGULAR REGION INSIDE ALSO\n    ENC R_V1 R_M2 < 0.600 ABUT <90 SINGULAR REGION INSIDE ALSO\n    ENC R_V2 R_M2 < 0.600 ABUT <90 SINGULAR REGION INSIDE ALSO\n    ENC R_V2 R_M3 < 0.600 ABUT <90 SINGULAR REGION INSIDE ALSO\n    ENC R_V3 R_M3 < 0.600 ABUT <90 SINGULAR REGION INSIDE ALSO\n    ENC R_V3 R_M4 < 0.600 ABUT <90 SINGULAR REGION INSIDE ALSO\n    ENC R_V4 R_M4 < 0.600 ABUT <90 SINGULAR REGION INSIDE ALSO\n    ENC R_V4 R_M5 < 0.600 ABUT <90 SINGULAR REGION INSIDE ALSO\n']

['FPR.EN.2', '@ Rule FPR.EN.2: Metal enclosure of VIAn: 0.520\n    ENC R_V5 R_M6 < 0.520 ABUT <90 SINGULAR REGION INSIDE ALSO\n    ENC R_VT R_MT < 0.520 ABUT SINGULAR REGION\n']

['LM.W.1', '@ Rule LM.W.1: Alignment target width (i.e. Mtop space): 6.000\n    INT TARGET < 6.000 ABUT <90 SINGULAR REGION\n']

['LM.L.1', '@ Rule LM.L.1: Alignment target length (length of external edge of L-shape): 30.000\n    NOT RECTANGLE (EXTENTS TARGET) >=30.000 BY >=30.000\n']

['LM.W.2', '@ Rule LM.W.2: Mtop width at end of alignment target L-shape (LMARK enclosure of L-shape): 5.000\n    ENC (LENGTH TARGET_SIDE_EXT == 6.000) LMARK < 5.000 ABUT REGION\n']

['LM.W.3', '@ Rule LM.W.3: Mtop width parallel to alignment target L-shape (LMARK extension on L-shape parallel to leg). Mtop forming alignment target is excluded from regular maximum metal width rule Mn.W.2 and local density rule Mn.R.4: 27.000\n    ENC (LENGTH TARGET_SIDE_EXT == 30.000) LMARK < 27.000 ABUT REGION\n']

['LM.D.1', '@ Rule LM.D.1: LMARK Distance to MKR;sealring (they must not interact) : 13.000\n    EXT LMARK SEALRING_TC < 13.000 ABUT ==0 SINGULAR REGION INSIDE ALSO\n']

['LM.D.2', '@ Rule LM.D.2: LMARK Distance to unrelated Mtop: 3.000\n    EXT LMARK M7 < 3.000\n']

['LM.R.1', '@ Rule LM.R.1: LMARK must be drawn line-on-line with outer bound of Mtop of alignment target\n    A = LMARK AND M7\n    (M7 CUT LMARK) NOT A\n    \n    HOLES_M7 = HOLES M7\n    B = (LMARK AND M7) NOT HOLES_M7\n    X = LMARK NOT HOLES_M7\n    X XOR B\n']

['LM.R.2', '@ Rule LM.R.2: No OD, PO or metal drawing shapes nor dummies are allowed under L-shape opening of alignment target. No AP or AP;dummy allowed above LMARK.\n    XALLACT AND TARGET\n    POLY_DENS AND TARGET    \n    M1_DENS AND TARGET\n    M2_DENS AND TARGET\n    M3_DENS AND TARGET\n    M4_DENS AND TARGET\n    M5_DENS AND TARGET\n    M6_DENS AND TARGET\n    M7_DENS AND TARGET\n    ALUCAP AND LMARK\n    ALUCAP_dy AND LMARK\n']

['PF.MRC.1', '@ Rule PF.MRC.1: Fuse heads are required at both extremities of fuse body and are aligned on MKR;fuselink.\n      @ Rule PF.MRC.1: POFUSE must enclose at least 1 MKR;fuselink.\n      @ Rule PF.MRC.1: MKR;fuselink must be covered by POFUSE.        \n    COPY BAD_MKR_fuselink\n    POFUSE NOT ENCLOSE MKR_fuselink\n    MKR_fuselink NOT POFUSE\n']

['PF.W.1', '@ Rule PF.W.1: POFUSE Width within NP: 0.240\n    INT (POFUSE AND NP) < 0.240 ABUT <90 SINGULAR REGION\n']

['PF.S.1', '@ Rule PF.S.1: POFUSE Space within NP: 0.240\n    EXT (POFUSE AND NP) < 0.240 ABUT <90 SINGULAR REGION \n']

['PF.W.2', '@ Rule PF.W.2: PO Width within MKR;fuselink (fuse body width, min=max): 0.130\n    LENGTH (TOUCH EDGE (COINCIDENT EDGE POLY_FUSE_BODY MKR_fuselink) POLY_FUSE_HEAD)!= 0.130\n']

['PF.W.3', '@ Rule PF.W.3: PO Width of fuse head (MKR;fuselink Width): 1.360\n    LENGTH (COINCIDENT OUTSIDE EDGE POLY_FUSE_HEAD GOOD_MKR_fuselink) != 1.360\n    POLY_FUSE_HEAD NOT POLY\n']

['PF.L.1', '@ Rule PF.L.1: PO Length within MKR;fuselink (fuse body length = MKR;fuselink Length) (min=max): 1.040\n    LENGTH (NOT INSIDE EDGE (POLY_FUSE_BODY INSIDE GOOD_MKR_fuselink) POLY) != 1.040\n']

['PF.EN.1', '@ Rule PF.EN.1: POFUSE Enclosure of PO (PO of poly fuse must be covered by POFUSE): 0.320\n    ENC POLY_FUSE POFUSE < 0.320 ABUT <90 SINGULAR REGION OUTSIDE ALSO\n']

['PF.EN.2', '@ Rule PF.EN.2: PO Enclosure of CO within POFUSE: 0.200\n    ENC (CO AND POFUSE) POLY_FUSE < 0.200 ABUT <90 SINGULAR REGION\n']

['PF.EN.3', '@ Rule PF.EN.3: M1 Enclosure of CO within POFUSE: 0.100\n    ENC (CO AND POFUSE) M1 < 0.100 ABUT <90 SINGULAR REGION\n']

['PF.D.1', '@ Rule PF.D.1: MKR;fuselink Distance to CO (PO Enclosure of CO in direction towards fuse body): 0.430\n    EXT (CO AND POFUSE) (EXPAND EDGE (COINCIDENT EDGE MKR_fuselink POLY_FUSE_HEAD) INSIDE BY 0.005) < 0.430 ABUT <90 SINGULAR REGION\n']

['PF.D.2', '@ Rule PF.D.2: MKR;fuselink Distance to M1 (M1 must not interact with MKR;fuselink): 0.230\n    EXT M1 MKR_fuselink < 0.230 ABUT ==0 SINGULAR REGION INSIDE ALSO\n']

['PF.D.3', '@ Rule PF.D.3: POFUSE Distance to OD, NW, unrelated PO (POFUSE must not interact with OD, NW): 0.320\n    EXT POFUSE OD < 0.320 ABUT ==0 SINGULAR REGION INSIDE ALSO\n    EXT POFUSE NWEL < 0.320 ABUT ==0 SINGULAR REGION INSIDE ALSO\n    EXT CP_POFUSE ILP1i < 0.320 ABUT ==0 SINGULAR REGION INSIDE ALSO NOT CONNECTED // between POFUSE and POLY not related to this POFUSE\n']

['PF.R.1', '@ Rule PF.R.1: Minimum Number of CO in fuse poly head: 8\n    POLY_FUSE_HEAD INTERACT  CO < 8\n    POLY_FUSE_HEAD NOT INTERACT CO\n']

['PF.R.2', '@ Rule PF.R.2: Number of PO fuse body under MKR;fuselink (Exactly one PO fuse body must be centered): 1\n    MKR_fuselink INTERACT (POLY_FUSE_BODY AND (EXPAND EDGE (NOT TOUCH EDGE MKR_fuselink POLY) INSIDE BY 0.615))\n']

['PF.R.3', '@ Rule PF.R.3: NP must completely cover PO fuse body\n    POFUSE NOT NPi\n']

['cover', '(((Gate of Varactor) sizing 0.19) and OD) sizing 0.13']

['LUP.D.1_LUP.D.2', '@ Rule LUP.D.1: Maximum distance from any point inside Source/Drain OD area to the nearest OD of a well tie within the same NW or PW (see LUP.D.2 for special treatment of SRAM): 30.000 um\n                  @ Rule LUP.D.2: Maximum distance from any point inside Source/Drain OD area to the nearest OD of a well tie within the same NW or PW in SRAM region (marked with layer SRM). The distance is defined by the larger of the zones I, II: (I) OD of well tie sized by A inside the well (=LUP.D.1), (II) OD of well tie upsized by 1.5um in one direction and value B in the other direction.   : 40.000 um\n// PSTRAP vs NMOS -> LUP.D.1N, LUP.D.2N\n// create LUP.D.2 specific "cross" checking region\n    PSTP_SRM = PSTP AND DMSRM\n    PSTP_SRM_SZ15 = SIZE PSTP_SRM BY 1.5\n    PSTP_SRM_SZ_EXP = EXPAND EDGE PSTP_SRM_SZ15 BY 38.5\n    PSTP_SRM_SZ_EXP_PW = PSTP_SRM_SZ_EXP AND PWELi\n    PSTP_LUP_SRM = SIZE PSTP_SRM BY 40 INSIDE OF PSTP_SRM_SZ_EXP_PW STEP 0.600\n// create LUP.D.1 standard checking region\n    PSTP_LUP = SIZE PSTP BY 30 INSIDE OF PWELi STEP 0.600\n// to avoid outputing LUP.D.1 in LUP.D.2 specific region\n    LUPD2N_NOT_LUPD1N = PSTP_SRM_SZ_EXP NOT PSTP_LUP\n// to avoid outputing LUP.D.2 in LUP.D.1 region (could be avoided if the two checks are merged)\n    PSTP_LUP1 = SIZE PSTP BY 30\n// create checking region for LUP.D.1 and LUP.D.2\n    LUPN_AREA = PSTP_LUP OR PSTP_LUP_SRM\n// actual check\n    LUPD1_N  = NASD NOT LUPN_AREA\n    NASD_SRM = NASD AND DMSRM\n    LUPD2_N  = NASD_SRM NOT LUPN_AREA\n    LUPD1_N OR LUPD2_N\n// NSTRAP vs PMOS -> LUP.D.1P, LUP.D.2P\n// create LUP.D.2 specific "cross" checking region\n    NSTP_SRM = NSTP AND DMSRM\n    NSTP_SRM_SZ15 = SIZE NSTP_SRM BY 1.5\n    NSTP_SRM_SZ_EXP = EXPAND EDGE NSTP_SRM_SZ15 BY 38.5\n    NSTP_SRM_SZ_EXP_NW = NSTP_SRM_SZ_EXP AND NWELi\n    NSTP_LUP_SRM = SIZE NSTP_SRM BY 40 INSIDE OF NSTP_SRM_SZ_EXP_NW STEP 0.600\n// create LUP.D.1 standard checking region\n    NSTP_LUP = SIZE NSTP BY 30 INSIDE OF NWELi STEP 0.600\n// to avoid outputing LUP.D.1 in LUP.D.2 specific region\n    LUPD2P_NOT_LUPD1P = NSTP_SRM_SZ_EXP NOT NSTP_LUP\n// to avoid outputing LUP.D.2 in LUP.D.1 region (could be avoided if the two checks are merged)\n    NSTP_LUP1 = SIZE NSTP BY 30\n// create checking region for LUP.D.1 and LUP.D.2\n    LUPP_AREA = NSTP_LUP OR NSTP_LUP_SRM\n// actual check\n    LUPD1_P  = PASD NOT LUPP_AREA\n    PASD_SRM = PASD AND DMSRM\n    LUPD2_P  = PASD_SRM NOT LUPP_AREA\n    LUPD1_P OR LUPD2_P\n']

['D_CO.W.1', "@ Rule D_CO.W.1: CO;dm and CO must not interact\n   R1 =     CTELEC2 INTERACT CO_dm\n   R2 =     CO_dm INTERACT (COi_dg OR CO_hd)\n   R3 = R1 OR R2\n   R4 =     CTELEC2 INTERACT (COi_dg OR CO_hd)\n   R5 = R3 OR R4\n   M = FDRC INSIDE CELL '*FR_D_COXWX1_*' '*FR_COXWX1_D_*'\n   R5 NOT INTERACT M\n   R6 = R5 INTERACT M\n   R6 INTERACT (SIZE (R6 XOR M) BY -0.001)\n     "]

['D_CO.D.4', "@ Rule D_CO.D.4: Distance of CO;dm on OD;dm to PO (on OD25;dm or OD33;dm): 0.080 \n   R1 =     EXT COOD_DM GATE_DM < 0.080 ABUT <90 INSIDE ALSO SINGULAR REGION\n   M = FDRC INSIDE CELL '*FR_D_COXDX4_*' '*FR_COXDX4_D_*'\n   R1 NOT INTERACT M\n   R2 = R1 INTERACT M\n   R2 INTERACT (SIZE (R2 XOR M) BY -0.001)\n     "]

['by', 'PO or OD']

['D_OD.W.2', '@ Rule D_OD.W.2: Minimum OD;dm width (gate width) of DRAM MOS (on OD25;dm or OD33;dm): 0.160 \n    INT HV_NGATE_L_DM < 0.160 ABUT <90\n']

['D_PO.W.2', "@ Rule D_PO.W.2: Minimum PO;dm width (gate length) of DRAM MOS (on OD25;dm or OD33;dm): 0.180 \n   R1 =     INT HV_NGATE_W_DM < 0.180 ABUT <90 REGION\n   M = FDRC INSIDE CELL '*FR_D_POXWX2_*' '*FR_POXWX2_D_*'\n   R1 NOT INTERACT M\n   R2 = R1 INTERACT M\n   R2 INTERACT (SIZE (R2 XOR M) BY -0.001)\n     "]

['D_OD.S.1', "@ Rule D_OD.S.1: OD;dm space inside OD25;dm or OD33;dm\n   R1 =     EXT ODGO2_dm < 0.140 ABUT <90 SINGULAR REGION\n   M = FDRC INSIDE CELL '*FR_D_ODXSX1_*' '*FR_ODXSX1_D_*'\n   R1 NOT INTERACT M\n   R2 = R1 INTERACT M\n   R2 INTERACT (SIZE (R2 XOR M) BY -0.001)\n     "]

['D_GEN.1', '@ Rule D_GEN.1: Minimum overlap of layer purpose dm with corresponding layer purpose drawing is minimum width of the drawing layer.\n    INT OD_dg OD_dm < 0.110 ABUT <90\n    INT OD2_33_dg OD2_33_dm < 0.620 ABUT <90\n    INT OD2_25_dg OD2_25_dm < 0.620 ABUT <90\n    INT POLYG_dg POLYG_dm < 0.100 ABUT <90\n    INT NP_dg NP_dm < 0.240 ABUT <90\n    INT M1_dg M1_dm < 0.120 ABUT <90 \n']

['D_OD.R.1', '@ Rule D_OD.R.1: OD;dm must be completely covered by CELLIMP;dm\n    OD_dm NOT CELLIMP_dm\n']

['D_PO.R.5', '@ Rule D_PO.R.5: PO;dm must be completely covered by CELLIMP;dm\n    POLYG_dm NOT CELLIMP_dm\n']

['D_CO.R.3', '@ Rule D_CO.R.3: CO;dm inside RPO not allowed\n    CO_dm AND RPO\n']

['by', 'PO;dm and OD;dm']

['D_LIL.W.1', "@ Rule D_LIL.W.1: Width (width = length, min. = max.): 0.120\n   R1 =     NOT RECTANGLE LIL_dm == 0.120 BY == 0.120 \n   M = FDRC INSIDE CELL '*FR_D_LILXWX1_*' '*FR_D39X1_*'\n   R1 NOT INTERACT M\n   R2 = R1 INTERACT M\n   R2 INTERACT (SIZE (R2 XOR M) BY -0.001)\n     "]

['D_LIL.S.1', "@ Rule D_LIL.S.1: Space: 0.140\n   R1 =     EXT LIL_dm < 0.140 SINGULAR REGION\n   M = FDRC INSIDE CELL '*FR_D_LILXSX1_*' '*FR_D39X2_*'\n   R1 NOT INTERACT M\n   R2 = R1 INTERACT M\n   R2 INTERACT (SIZE (R2 XOR M) BY -0.001)\n     "]

['D_LIL.D.1', "@ Rule D_LIL.D.1: Distance to PO: 0.080\n   R1 =     EXT LIL_dm POLY < 0.080  REGION\n   M = FDRC INSIDE CELL '*FR_D_LILXDX1_*' '*FR_D39X3_*'\n   R1 NOT INTERACT M\n   R2 = R1 INTERACT M\n   R2 INTERACT (SIZE (R2 XOR M) BY -0.001)\n     "]

['D_LIL.D.2', "@ Rule D_LIL.D.2: Distance of LIL;dm on PO to OD: 0.100\n   R1 =     EXT (LIL_dm AND POLY) OD < 0.100 SINGULAR REGION\n   M = FDRC INSIDE CELL '*FR_D_LILXDX2_*' '*FR_D_LILXDX2_*'\n   R1 NOT INTERACT M\n   R2 = R1 INTERACT M\n   R2 INTERACT (SIZE (R2 XOR M) BY -0.001)\n     "]

['D_LIL.EN.1', "@ Rule D_LIL.EN.1: Enclosure by OD: 0.020\n   R1 =     ENC LIL_dm OD < 0.020 ABUT <90 SINGULAR INSIDE ALSO REGION\n   M = FDRC INSIDE CELL '*FR_D_LILXENX1_*' '*FR_D39X4_*'\n   R1 NOT INTERACT M\n   R2 = R1 INTERACT M\n   R2 INTERACT (SIZE (R2 XOR M) BY -0.001)\n     "]

['D_LIL.EN.2', "@ Rule D_LIL.EN.2: Enclosure by PO: 0.020\n   R1 =     ENC LIL_dm POLY < 0.020 ABUT SINGULAR INSIDE ALSO REGION\n   M = FDRC INSIDE CELL '*FR_D_LILXENX2_*' '*FR_D_LILXENX2_*'\n   R1 NOT INTERACT M\n   R2 = R1 INTERACT M\n   R2 INTERACT (SIZE (R2 XOR M) BY -0.001)\n     "]

['D_LIL.EX.1', "@ Rule D_LIL.EX.1: PO Extension on LIL;dm on at least 2 opposite sides: 0.050\n   R1 =     RECTANGLE ENCLOSURE LIL_dm POLY ABUT <90 SINGULAR GOOD 0 0.050 OPPOSITE 0 0.050 OPPOSITE\n   M = FDRC INSIDE CELL '*FR_D_LILXEXX1_*' '*FR_D_LIL_EXX1_*'\n   R1 NOT INTERACT M\n   R2 = R1 INTERACT M\n   R2 INTERACT (SIZE (R2 XOR M) BY -0.001)\n     "]

['D_LIL.R.1', "@ Rule D_LIL.R.1: LIL;dm on GATE not allowed\n   R1 =     LIL_dm AND GATE\n   M = FDRC INSIDE CELL '*FR_D_LILXX1_*' '*FR_D_LILXX1_*'\n   R1 NOT INTERACT M\n   R2 = R1 INTERACT M\n   R2 INTERACT (SIZE (R2 XOR M) BY -0.001)\n     "]

['D_LIL.R.2', '@ Rule D_LIL.R.2: LIL;dm on RPO not allowed\n    LIL_dm AND RPO\n']

['D_LIL.R.3', "@ Rule D_LIL.R.3: LIL;dm must be fully covered by OD or PO\n   R1 =     LIL_dm NOT (OD OR POLY)\n   M = FDRC INSIDE CELL '*FR_D_LILXX3_*' '*FR_D_LILXX3_*'\n   R1 NOT INTERACT M\n   R2 = R1 INTERACT M\n   R2 INTERACT (SIZE (R2 XOR M) BY -0.001)\n     "]

['on', 'NP or CELLIMP;dm']

['D_ELEC1.W.1', "@ Rule D_ELEC1.W.1: Width: 0.180\n   R1 =     INT ELEC1 < 0.180 ABUT >0<90 SINGULAR REGION\n   M = FDRC INSIDE CELL '*FR_D_ELEC1XWX1_*' '*FR_D_ELEC1XWX1_*'\n   R1 NOT INTERACT M\n   R2 = R1 INTERACT M\n   R2 INTERACT (SIZE (R2 XOR M) BY -0.001)\n     "]

['D_ELEC1.S.1', "@ Rule D_ELEC1.S.1: Space: 0.100\n   R1 =     EXT ELEC1 < 0.100 ABUT >0<90 SINGULAR REGION\n   M = FDRC INSIDE CELL '*FR_D_ELEC1XSX1_*' '*FR_D_ELEC1XSX1_*'\n   R1 NOT INTERACT M\n   R2 = R1 INTERACT M\n   R2 INTERACT (SIZE (R2 XOR M) BY -0.001)\n     "]

['D_ELEC1.EN.1', "@ Rule D_ELEC1.EN.1: Enclosure of LIL;dm (LIL;dm must be fully covered by ELEC1;dm): 0.030\n   R1 =     ENC LIL_dm ELEC1 < 0.030 ABUT <90 OUTSIDE ALSO SINGULAR REGION\n   M = FDRC INSIDE CELL '*FR_D_ELEC1XENX1_*' '*FR_D_ELEC1XENX1_*'\n   R1 NOT INTERACT M\n   R2 = R1 INTERACT M\n   R2 INTERACT (SIZE (R2 XOR M) BY -0.001)\n     "]

['D_ELEC1.R.1', '@ Rule D_ELEC1.R.1: ELEC1 must be covered fully by ELEC2\n    ELEC1 NOT ELEC2 \n']

['D_ELEC2.W.1', "@ Rule D_ELEC2.W.1: Width: 0.220\n   R1 =     INT ELEC2 < 0.220 ABUT >0<90 SINGULAR REGION\n   M = FDRC INSIDE CELL '*FR_D_ELEC2XWX1_*' '*FR_D_ELEC2XWX1_*'\n   R1 NOT INTERACT M\n   R2 = R1 INTERACT M\n   R2 INTERACT (SIZE (R2 XOR M) BY -0.001)\n     "]

['D_ELEC2.S.1', '@ Rule D_ELEC2.S.1: Space: 0.300\n    EXT ELEC2 < 0.300 ABUT >0<90 SINGULAR REGION\n']

['D_ELEC2.EN.1', "@ Rule D_ELEC2.EN.1: Enclosure of ELEC1;dm (for ELEC2;dm edge that forms hole of 0.3um x 0.3um): 0.060\n    X = ENC ELEC1 ELEC2 < 0.060 ABUT <90 SINGULAR OUTSIDE ALSO REGION\n   R1 =     X INTERACT HOLE_ELEC2\n   M = FDRC INSIDE CELL '*FR_D_ELEC2XENX1_*' '*FR_D_ELEC2XENX1_*'\n   R1 NOT INTERACT M\n   R2 = R1 INTERACT M\n   R2 INTERACT (SIZE (R2 XOR M) BY -0.001)\n     "]

['D_ELEC2.EN.2', "@ Rule D_ELEC2.EN.2: Enclosure of ELEC1;dm (except for ELEC2;dm edge that forms hole of 0.3um x 0.3um): 0.130\n    X = ENC ELEC1 ELEC2 < 0.130 ABUT <90 SINGULAR OUTSIDE ALSO REGION\n   R1 =     X NOT INTERACT HOLE_ELEC2\n   M = FDRC INSIDE CELL '*FR_D_ELEC2XENX2_*' '*FR_D_ELEC2XENX2_*'\n   R1 NOT INTERACT M\n   R2 = R1 INTERACT M\n   R2 INTERACT (SIZE (R2 XOR M) BY -0.001)\n     "]

['D_ELEC2.D.1', '@ Rule D_ELEC2.D.1: Distance to CO;dm (for ELEC2;dm edge that forms hole of 0.3um x 0.3um): 0.090\n    ENC CO_dm HOLE_ELEC2 < 0.090 ABUT <90 SINGULAR REGION \n    CO_dm CUT HOLE_ELEC2\n']

['D_ELEC2.D.2', "@ Rule D_ELEC2.D.2: Distance to CO or CO;dm (except for ELEC2;dm edge that forms hole of 0.3um x 0.3um): 0.130\n    X = EXT ELEC2 CO < 0.130 ABUT <90 SINGULAR REGION\n   R1 =     X OUTSIDE HOLE_ELEC2\n   M = FDRC INSIDE CELL '*FR_D_ELEC2XDX2_*' '*FR_D_ELEC2XDX2_*'\n   R1 NOT INTERACT M\n   R2 = R1 INTERACT M\n   R2 INTERACT (SIZE (R2 XOR M) BY -0.001)\n     "]

['D_ELEC2.R.1', '@ Rule D_ELEC2.R.1: No CO or CO;dm allowed above ELEC2;dm\n    CO AND ELEC2\n']

['D_CO2.W.1', '@ Rule D_CO2.W.1: Width (width = length, min = max): 0.120\n    NOT RECTANGLE CTELEC2 == 0.120 BY == 0.120\n']

['D_CO2.S.1', '@ Rule D_CO2.S.1: Space: 0.300\n    EXT CTELEC2 < 0.300 ABUT >0<90 SINGULAR\n']

['D_CO2.EN.1', "@ Rule D_CO2.EN.1: Enclosure by ELEC2;dm (CO;CTELEC2 must be fully covered by ELEC2;dm): 0.130\n   R1 =     ENC CTELEC2 ELEC2  < 0.130 ABUT <90 SINGULAR OUTSIDE ALSO REGION\n   M = FDRC INSIDE CELL '*FR_D_CO2XENX1_*' '*FR_D_CO2XENX1_*'\n   R1 NOT INTERACT M\n   R2 = R1 INTERACT M\n   R2 INTERACT (SIZE (R2 XOR M) BY -0.001)\n     "]

['D_CIMP.W.1', '@ Rule D_CIMP.W.1: CELLIMP;dm Width: 0.400\n    INT CELLIMP_dm < 0.400 ABUT >0<90 SINGULAR REGION\n']

['D_CIMP.S.1', '@ Rule D_CIMP.S.1: CELLIMP;dm Space: 0.400\n    EXT CELLIMP_dm < 0.400 ABUT >0<90 SINGULAR REGION\n']

['D_CIMP.A.1', '@ Rule D_CIMP.A.1: CELLIMP;dm Area: 1.550\n    AREA CELLIMP_dm < 1.550\n']

['D_CIMP.A.2', '@ Rule D_CIMP.A.2: CELLIMP;dm Enclosed Area: 0.250\n    HOLES CELLIMP_dm < 0.250\n']

['D_CIMP.EN.1', '@ Rule D_CIMP.EN.1: CELLIMP;dm Enclosure of OD: 0.150\n    ENC OD CELLIMP_dm  < 0.150 ABUT <90 SINGULAR REGION\n']

['D_CIMP.EN.2', '@ Rule D_CIMP.EN.2: CELLIMP;dm Enclosure of Gate: 0.220\n    ENC GATE CELLIMP_dm  < 0.220 ABUT <90 SINGULAR REGION\n']

['D_CIMP.D.1', '@ Rule D_CIMP.D.1: CELLIMP;dm Distance to OD: 0.020\n    EXT CELLIMP_dm OD < 0.020 ABUT <90 SINGULAR\n']

['D_CIMP.D.2', '@ Rule D_CIMP.D.2: CELLIMP;dm Distance to Gate: 0.220\n    EXT CELLIMP_dm GATE < 0.220 ABUT <90 SINGULAR\n']

['D_CIMP.R.1', '@ Rule D_CIMP.R.1: CELLIMP;dm Intersection with PP is not allowed \n    CELLIMP_dm AND PP\n']

['WB.W.1', '@ Rule WB.W.1: Bonding Area Width : 30.000\n    INT BONDING_AREA < 30.000 ABUT >0<90 SINGULAR REGION\n']

['WB.D.1', '@ Rule WB.D.1: Mtop Distance to unrelated CB or CB;via (to limit distance for pads and distance between pad and wiring metal) : 3.000\n    EXT M7_FORPAD CBs_PAD < 3.000 ABUT >0<90 SINGULAR REGION MEASURE ALL NOT CONNECTED\n']

['WB.S.2', '@ Rule WB.S.2: M4, M5, ..., Mtop Space (within downsized bonding area): 1.000\n       EXT M4X_WB < 1.000 ABUT >0<90 SINGULAR REGION \n       EXT M5X_WB < 1.000 ABUT >0<90 SINGULAR REGION \n       EXT M6Z_WB < 1.000 ABUT >0<90 SINGULAR REGION \n       EXT M7Z_WB < 1.000 ABUT >0<90 SINGULAR REGION \n      \n']

['WB.R.2', '@ Rule WB.R.2: NITRIDE may extend on maximal one edge of MKR;wb\n    MKR_WB INTERACT (EXPAND EDGE (INSIDE EDGE MKR_WB (NITRIDE_dg INTERACT MKR_WB)) OUTSIDE by 0.005) > 1\n']

['WB.DEN.1_M1', '@ Rule WB.DEN.1_M1: M1, M2, M3 minimum density over local 20um x 20um areas stepped in 5um increments (if check window is within downsized bonding area): 0.2\n    DENSITY M1_WB_DENS < 0.2 WINDOW 20/Win_dev STEP 5/Step_dev INSIDE OF LAYER WB_DENS BACKUP PRINT WB.DEN.1_M1.density \n']

['WB.DEN.1_M2', '@ Rule WB.DEN.1_M2: M1, M2, M3 minimum density over local 20um x 20um areas stepped in 5um increments (if check window is within downsized bonding area): 0.2\n    DENSITY M2_WB_DENS < 0.2 WINDOW 20/Win_dev STEP 5/Step_dev INSIDE OF LAYER WB_DENS BACKUP PRINT WB.DEN.1_M2.density \n']

['WB.DEN.1_M3', '@ Rule WB.DEN.1_M3: M1, M2, M3 minimum density over local 20um x 20um areas stepped in 5um increments (if check window is within downsized bonding area): 0.2\n    DENSITY M3_WB_DENS < 0.2 WINDOW 20/Win_dev STEP 5/Step_dev INSIDE OF LAYER WB_DENS BACKUP PRINT WB.DEN.1_M3.density \n']

['WB.DEN.1.1_M4', '@ Rule WB.DEN.1.1_M4: M4, M5, ..., Mtop minimum density over local 20um x 20um areas stepped in 5um increments (if check window is within downsized bonding area): 0.3\n    DENSITY M4_WB_DENS < 0.3 WINDOW 20/Win_dev STEP 5/Step_dev INSIDE OF LAYER WB_DENS BACKUP PRINT WB.DEN.1.1_M4.density \n']

['WB.DEN.1.1_M5', '@ Rule WB.DEN.1.1_M5: M4, M5, ..., Mtop minimum density over local 20um x 20um areas stepped in 5um increments (if check window is within downsized bonding area): 0.3\n    DENSITY M5_WB_DENS < 0.3 WINDOW 20/Win_dev STEP 5/Step_dev INSIDE OF LAYER WB_DENS BACKUP PRINT WB.DEN.1.1_M5.density \n']

['WB.DEN.1.1_M6', '@ Rule WB.DEN.1.1_M6: M4, M5, ..., Mtop minimum density over local 20um x 20um areas stepped in 5um increments (if check window is within downsized bonding area): 0.3\n    DENSITY M6_WB_DENS < 0.3 WINDOW 20/Win_dev STEP 5/Step_dev INSIDE OF LAYER WB_DENS BACKUP PRINT WB.DEN.1.1_M6.density \n']

['WB.DEN.1.1_M7', '@ Rule WB.DEN.1.1_M7: M4, M5, ..., Mtop minimum density over local 20um x 20um areas stepped in 5um increments (if check window is within downsized bonding area): 0.3\n    DENSITY M7_WB_DENS < 0.3 WINDOW 20/Win_dev STEP 5/Step_dev INSIDE OF LAYER WB_DENS BACKUP PRINT WB.DEN.1.1_M7.density \n']

['WB.DEN.2_M1', '@ Rule WB.DEN.2_M1: M1, M2, M3, ..., Mtop-1 maximum density over local 20um x 20um areas stepped in 5um increments (if check window is within downsized bonding area): 0.8\n    DENSITY M1_WB_DENS > 0.8 WINDOW 20/Win_dev STEP 5/Step_dev INSIDE OF LAYER WB_DENS BACKUP PRINT WB.DEN.2_M1.density \n']

['WB.DEN.2_M2', '@ Rule WB.DEN.2_M2: M1, M2, M3, ..., Mtop-1 maximum density over local 20um x 20um areas stepped in 5um increments (if check window is within downsized bonding area): 0.8\n    DENSITY M2_WB_DENS > 0.8 WINDOW 20/Win_dev STEP 5/Step_dev INSIDE OF LAYER WB_DENS BACKUP PRINT WB.DEN.2_M2.density \n']

['WB.DEN.2_M3', '@ Rule WB.DEN.2_M3: M1, M2, M3, ..., Mtop-1 maximum density over local 20um x 20um areas stepped in 5um increments (if check window is within downsized bonding area): 0.8\n    DENSITY M3_WB_DENS > 0.8 WINDOW 20/Win_dev STEP 5/Step_dev INSIDE OF LAYER WB_DENS BACKUP PRINT WB.DEN.2_M3.density \n']

['WB.DEN.2_M4', '@ Rule WB.DEN.2_M4: M1, M2, M3, ..., Mtop-1 maximum density over local 20um x 20um areas stepped in 5um increments (if check window is within downsized bonding area): 0.8\n    DENSITY M4_WB_DENS > 0.8 WINDOW 20/Win_dev STEP 5/Step_dev INSIDE OF LAYER WB_DENS BACKUP PRINT WB.DEN.2_M4.density \n']

['WB.DEN.2_M5', '@ Rule WB.DEN.2_M5: M1, M2, M3, ..., Mtop-1 maximum density over local 20um x 20um areas stepped in 5um increments (if check window is within downsized bonding area): 0.8\n    DENSITY M5_WB_DENS > 0.8 WINDOW 20/Win_dev STEP 5/Step_dev INSIDE OF LAYER WB_DENS BACKUP PRINT WB.DEN.2_M5.density \n']

['WB.DEN.2_M6', '@ Rule WB.DEN.2_M6: M1, M2, M3, ..., Mtop-1 maximum density over local 20um x 20um areas stepped in 5um increments (if check window is within downsized bonding area): 0.8\n    DENSITY M6_WB_DENS > 0.8 WINDOW 20/Win_dev STEP 5/Step_dev INSIDE OF LAYER WB_DENS BACKUP PRINT WB.DEN.2_M6.density \n']

['combination', 'Mtop-1 .or. ... .or. M4']

['S_WB.W.1', '@ Rule S_WB.W.1: M1, Mx, Mn (up to Mtop-1) Width for connection ring (except: minimum 3.0 at 45deg corners): 5.000\n    INT (M1 AND CR_STD) < 5.000 ABUT <90 OPPOSITE PARALLEL\n    INT (M1 AND CR_STD) < 3.000 ABUT <90 ANGLED OPPOSITE PARALLEL\n    INT (M2 AND CR_STD) < 5.000 ABUT <90 OPPOSITE PARALLEL\n    INT (M2 AND CR_STD) < 3.000 ABUT <90 ANGLED OPPOSITE PARALLEL\n    INT (M3 AND CR_STD) < 5.000 ABUT <90 OPPOSITE PARALLEL\n    INT (M3 AND CR_STD) < 3.000 ABUT <90 ANGLED OPPOSITE PARALLEL\n    INT (M4 AND CR_STD) < 5.000 ABUT <90 OPPOSITE PARALLEL\n    INT (M4 AND CR_STD) < 3.000 ABUT <90 ANGLED OPPOSITE PARALLEL\n    INT (M5 AND CR_STD) < 5.000 ABUT <90 OPPOSITE PARALLEL\n    INT (M5 AND CR_STD) < 3.000 ABUT <90 ANGLED OPPOSITE PARALLEL\n    INT (M6 AND CR_STD) < 5.000 ABUT <90 OPPOSITE PARALLEL\n    INT (M6 AND CR_STD) < 3.000 ABUT <90 ANGLED OPPOSITE PARALLEL\n']

['S_WB.W.2', '@ Rule S_WB.W.2: M1, Mx, Mn Width in grid (min = max): 1.500\n       SZPAD = SIZE (CB_pad INTERACT HOLES_CR_STD) BY -28\n       Y1 = SZPAD AND M1\n       Y1 WITH WIDTH < 1.500\n       Y1 WITH WIDTH > 1.500\n       Y2 = SZPAD AND M2\n       Y2 WITH WIDTH < 1.500\n       Y2 WITH WIDTH > 1.500\n       Y3 = SZPAD AND M3\n       Y3 WITH WIDTH < 1.500\n       Y3 WITH WIDTH > 1.500\n       Y4 = SZPAD AND M4\n       Y4 WITH WIDTH < 1.500\n       Y4 WITH WIDTH > 1.500\n       Y5 = SZPAD AND M5\n       Y5 WITH WIDTH < 1.500\n       Y5 WITH WIDTH > 1.500\n       Y6 = SZPAD AND M6\n       Y6 WITH WIDTH < 1.500\n       Y6 WITH WIDTH > 1.500\n']

['S_WB.S.2', '@ Rule S_WB.S.2: M1, Mx, Mn Space (use min = max inside grid): 1.000\n       X_M1 = SIZE M1_STD BY 1.000/2\n       Y_M1 = SIZE M1_STD BY 1.000/2 OVERLAP ONLY\n       Y_M1 OR (HOLES_CR_STD INTERACT X_M1 > 1)\n       X_M2 = SIZE M2_STD BY 1.000/2\n       Y_M2 = SIZE M2_STD BY 1.000/2 OVERLAP ONLY\n       Y_M2 OR (HOLES_CR_STD INTERACT X_M2 > 1)\n       X_M3 = SIZE M3_STD BY 1.000/2\n       Y_M3 = SIZE M3_STD BY 1.000/2 OVERLAP ONLY\n       Y_M3 OR (HOLES_CR_STD INTERACT X_M3 > 1)\n       X_M4 = SIZE M4_STD BY 1.000/2\n       Y_M4 = SIZE M4_STD BY 1.000/2 OVERLAP ONLY\n       Y_M4 OR (HOLES_CR_STD INTERACT X_M4 > 1)\n       X_M5 = SIZE M5_STD BY 1.000/2\n       Y_M5 = SIZE M5_STD BY 1.000/2 OVERLAP ONLY\n       Y_M5 OR (HOLES_CR_STD INTERACT X_M5 > 1)\n       X_M6 = SIZE M6_STD BY 1.000/2\n       Y_M6 = SIZE M6_STD BY 1.000/2 OVERLAP ONLY\n       Y_M6 OR (HOLES_CR_STD INTERACT X_M6 > 1)\n']

['S_WB.S.3', '@ Rule S_WB.S.3: Maximum M1, Mx, Mn Space of grids to metal connection ring: 3.500\n       M1_STD_NOT_PAD WITH WIDTH > 3.500\n       M2_STD_NOT_PAD WITH WIDTH > 3.500\n       M3_STD_NOT_PAD WITH WIDTH > 3.500\n       M4_STD_NOT_PAD WITH WIDTH > 3.500\n       M5_STD_NOT_PAD WITH WIDTH > 3.500\n       M6_STD_NOT_PAD WITH WIDTH > 3.500\n     \n']

['S_WB.S.4', '@ Rule S_WB.S.4: VIAx Space in grid: 0.220\n       EXT VIA1_STD < 0.220 ABUT >0< 90 SINGULAR REGION\n       EXT VIA2_STD < 0.220 ABUT >0< 90 SINGULAR REGION\n       EXT VIA3_STD < 0.220 ABUT >0< 90 SINGULAR REGION\n       EXT VIA4_STD < 0.220 ABUT >0< 90 SINGULAR REGION\n     \n']

['S_WB.S.5', '@ Rule S_WB.S.5: VIAn Space in grid (is same as array space VIAn.S.2): 0.540\n    EXT VIA5_STD < 0.540 ABUT <90 SINGULAR\n    EXT VIA6_STD < 0.540 ABUT <90 SINGULAR\n    \n']

['S_WB.EN.2', '@ Rule S_WB.EN.2: M1, Mx, Mn Enclosure of CB for connection ring: 2.000\n    ENC CB_STD M1 < 2.000 ABUT <90\n    ENC CB_STD M2 < 2.000 ABUT <90\n    ENC CB_STD M3 < 2.000 ABUT <90\n    ENC CB_STD M4 < 2.000 ABUT <90\n    ENC CB_STD M5 < 2.000 ABUT <90\n    ENC CB_STD M6 < 2.000 ABUT <90\n    \n']

['S_WB.EN.3', '@ Rule S_WB.EN.3: Metal (above and below) Enclosure of VIAx: 0.160\n    ENC VIA1_STD M1 < 0.160 ABUT <90 SINGULAR OUTSIDE ALSO\n    ENC VIA1_STD M2 < 0.160 ABUT <90 SINGULAR OUTSIDE ALSO\n    ENC VIA2_STD M2 < 0.160 ABUT <90 SINGULAR OUTSIDE ALSO\n    ENC VIA2_STD M3 < 0.160 ABUT <90 SINGULAR OUTSIDE ALSO\n    ENC VIA3_STD M3 < 0.160 ABUT <90 SINGULAR OUTSIDE ALSO\n    ENC VIA3_STD M4 < 0.160 ABUT <90 SINGULAR OUTSIDE ALSO\n    ENC VIA4_STD M4 < 0.160 ABUT <90 SINGULAR OUTSIDE ALSO\n    ENC VIA4_STD M5 < 0.160 ABUT <90 SINGULAR OUTSIDE ALSO\n    \n']

['S_WB.EN.4', '@ Rule S_WB.EN.4: Metal (above and below) Enclosure of VIAn: 0.120\n    ENC VIA5_STD M5 < 0.120 ABUT <90 SINGULAR OUTSIDE ALSO\n    ENC VIA5_STD M6 < 0.120 ABUT <90 SINGULAR OUTSIDE ALSO\n    ENC VIA6_STD M6 < 0.120 ABUT <90 SINGULAR OUTSIDE ALSO\n    ENC VIA6_STD M7 < 0.120 ABUT <90 SINGULAR OUTSIDE ALSO\n    \n']

['S_WB.L.1', '@ Rule S_WB.L.1: Metals must have 45deg beveled corners. Minimum M1, Mx, Mn Corner Length: 2.000\n    \n    V1 = M1 INTERACT CB_STD\n    W1 = (HOLES V1) OR V1\n    X1 = (SIZE W1 BY 6 UNDEROVER TRUNCATE 6) AND W1\n    Y1 = V1 AND X1\n    Z1 = ANGLE Y1 == 45\n    LENGTH Z1 < 2.000 * COS45\n    Y1 NOT WITH EDGE Z1\n    V2 = M2 INTERACT CB_STD\n    W2 = (HOLES V2) OR V2\n    X2 = (SIZE W2 BY 6 UNDEROVER TRUNCATE 6) AND W2\n    Y2 = V2 AND X2\n    Z2 = ANGLE Y2 == 45\n    LENGTH Z2 < 2.000 * COS45\n    Y2 NOT WITH EDGE Z2\n    V3 = M3 INTERACT CB_STD\n    W3 = (HOLES V3) OR V3\n    X3 = (SIZE W3 BY 6 UNDEROVER TRUNCATE 6) AND W3\n    Y3 = V3 AND X3\n    Z3 = ANGLE Y3 == 45\n    LENGTH Z3 < 2.000 * COS45\n    Y3 NOT WITH EDGE Z3\n    V4 = M4 INTERACT CB_STD\n    W4 = (HOLES V4) OR V4\n    X4 = (SIZE W4 BY 6 UNDEROVER TRUNCATE 6) AND W4\n    Y4 = V4 AND X4\n    Z4 = ANGLE Y4 == 45\n    LENGTH Z4 < 2.000 * COS45\n    Y4 NOT WITH EDGE Z4\n    V5 = M5 INTERACT CB_STD\n    W5 = (HOLES V5) OR V5\n    X5 = (SIZE W5 BY 6 UNDEROVER TRUNCATE 6) AND W5\n    Y5 = V5 AND X5\n    Z5 = ANGLE Y5 == 45\n    LENGTH Z5 < 2.000 * COS45\n    Y5 NOT WITH EDGE Z5\n    V6 = M6 INTERACT CB_STD\n    W6 = (HOLES V6) OR V6\n    X6 = (SIZE W6 BY 6 UNDEROVER TRUNCATE 6) AND W6\n    Y6 = V6 AND X6\n    Z6 = ANGLE Y6 == 45\n    LENGTH Z6 < 2.000 * COS45\n    Y6 NOT WITH EDGE Z6\n    V7 = M7 INTERACT CB_STD\n    W7 = (HOLES V7) OR V7\n    X7 = (SIZE W7 BY 6 UNDEROVER TRUNCATE 6) AND W7\n    Y7 = V7 AND X7\n    Z7 = ANGLE Y7 == 45\n    LENGTH Z7 < 2.000 * COS45\n    Y7 NOT WITH EDGE Z7\n']

['S_WB.R.3', '@ Rule S_WB.R.3: Standard pad consists of solid Mtop, and a fill pattern below. The fill pattern must consist of all metals (M1 to Mtop-1) and vias (VIA1 to VIAtop) levels. It must not contain any CO.\n    CO AND HOLES_CR_STD\n    HOLES_CR_STD NOT INTERACT VIA1\n    HOLES_CR_STD NOT INTERACT M1\n    HOLES_CR_STD NOT INTERACT VIA2\n    HOLES_CR_STD NOT INTERACT M2\n    HOLES_CR_STD NOT INTERACT VIA3\n    HOLES_CR_STD NOT INTERACT M3\n    HOLES_CR_STD NOT INTERACT VIA4\n    HOLES_CR_STD NOT INTERACT M4\n    HOLES_CR_STD NOT INTERACT VIA5\n    HOLES_CR_STD NOT INTERACT M5\n    HOLES_CR_STD NOT INTERACT VIA6\n    HOLES_CR_STD NOT INTERACT M6\n']

['S_WB.R.4', '@ Rule S_WB.R.4: Number of VIAx in each metal intersection inside bonding area: 16\n    X1 = M1_STD AND M2_STD\n    X1 INTERACT VIA1_STD < 16\n    X1 NOT INTERACT VIA1_STD\n    X2 = M2_STD AND M3_STD\n    X2 INTERACT VIA2_STD < 16\n    X2 NOT INTERACT VIA2_STD\n    X3 = M3_STD AND M4_STD\n    X3 INTERACT VIA3_STD < 16\n    X3 NOT INTERACT VIA3_STD\n    X4 = M4_STD AND M5_STD\n    X4 INTERACT VIA4_STD < 16\n    X4 NOT INTERACT VIA4_STD\n    \n']

['S_WB.R.5', '@ Rule S_WB.R.5: Number of VIAn in each metal intersection inside bonding area: 4\n    X5 = SIZE VIA5_STD BY 0.540/2 OVERUNDER\n    X5 INTERACT VIA5_STD < 4\n    (M4_STD AND (M5_STD AND M6)) NOT INTERACT VIA5_STD\n    \n    X6 = SIZE VIA6_STD BY 0.540/2 OVERUNDER\n    X6 INTERACT VIA6_STD < 4\n    (M5_STD AND (M6_STD AND M7)) NOT INTERACT VIA6_STD\n    \n    \n']

['CB.W.1:', 'CB or CB;via']

['CB.S.1', '@ Rule CB.S.1: CB Space: 6.000\n    EXT CBi < 6.000 ABUT >0<90 SINGULAR REGION\n']

['CB.S.2', '@ Rule CB.S.2: CB;via Space (except CB;via in MIM): 2.000\n    EXT CB_VIA_METAL:1 < 2.000 ABUT >0<90 SINGULAR REGION //CB_via on MIM not considered\n']

['CB.EN.1:', 'CB or CB;via']

['cover', 'CB or CB;via']

['CB.R.1', '@ Rule CB.R.1: CB must not interact with CB;via\n    CB_via INTERACT CBi\n']

['AP.W.1', '@ Rule AP.W.1: AP Width (except in MIM): 3.000 \n    INT (ALUCAP NOT ALUCAP_MIM) < 3.000 ABUT >0<90 SINGULAR REGION\n']

['AP.W.2', '@ Rule AP.W.2: Maximum AP width (excluding AP under NITRIDE or NITRIDE;bump): 35.000 \n    ((ALUCAP NOT (NITRIDE_dg or NIT_bp)) NOT FILTER_I.AP.W.1)  WITH WIDTH > 35.000\n']

['AP.S.1', '@ Rule AP.S.1: AP Space: 2.000 \n    EXT ALUCAP < 2.000 ABUT >0<90 SINGULAR REGION\n']

['AP.EN.1', '@ Rule AP.EN.1: AP Enclosure of CB;via (AP must cover CB;via): 0.700 \n    ENC CB_via ALUCAP < 0.700 ABUT <90 SINGULAR REGION OUTSIDE ALSO INSIDE ALSO\n']

['AP.D.1', '@ Rule AP.D.1: AP Distance to CB (AP must not interact with CB): 4.000 \n    EXT ALUCAP CBi < 4.000 ABUT ==0 SINGULAR REGION INSIDE ALSO\n']

['AP.PIN.CAD.1', '@ Rule AP.PIN.CAD.1: AP purpose PIN without DRAWING\n    AP_pin NOT ALUCAP\n']

['NIT.W.1:', 'NITRIDE or NITRIDE;bump']

['NIT.S.1:', 'NITRIDE or NITRIDE;bump']

['NIT.EN.1:', 'NITRIDE or NITRIDE;bump']

['NIT.D.1:', 'NITRIDE or NITRIDE;bump']

['NIT.OL.1', '@ Rule NIT.OL.1: CB;via Overlap of NITRIDE (align if less): 2.000\n    INT CB_via NITRIDE_dg < 2.000 ABUT >0<90 SINGULAR REGION    \n']

['NIT.EX.1', '@ Rule NIT.EX.1: CB;via Extension on NITRIDE (align if less): 2.000\n    ENC NITRIDE_dg CB_via  < 2.000 ABUT >0<90 SINGULAR REGION\n']

['NIT.D.2', '@ Rule NIT.D.2: NITRIDE;bump Distance to CB;via (CB;via must not straddle NITRIDE;bump, it must be either completely inside or completely outside NITRIDE;bump): 2.000\n    EXT NIT_bp CB_via < 2.000 ABUT <90 SINGULAR REGION\n        CB_via CUT NIT_bp\n']

['layer', 'MKR;wb or MKR;tp']

['NIT.R.3', '@ Rule NIT.R.3: NITRIDE must not interact with NITRIDE;bump\n    NITRIDE_dg INTERACT NIT_bp\n']

['LOGO.EN.1', '@ Rule LOGO.EN.1: MKR;logo Enclosure of OD, PO and metal shapes on datatype 31 (MKR;logo layer must cover the logo area): 3.000\n    ENC ACTIVE_ng LOGO < 3.000 ABUT <90 SINGULAR REGION INSIDE ALSO\n    ENC POLY_ng LOGO < 3.000 ABUT <90 SINGULAR REGION INSIDE ALSO\n    ENC ME1_ng LOGO < 3.000 ABUT <90 SINGULAR REGION INSIDE ALSO\n    ENC ME2_ng LOGO < 3.000 ABUT <90 SINGULAR REGION INSIDE ALSO\n    ENC ME3_ng LOGO < 3.000 ABUT <90 SINGULAR REGION INSIDE ALSO\n    ENC ME4_ng LOGO < 3.000 ABUT <90 SINGULAR REGION INSIDE ALSO\n    ENC ME5_ng LOGO < 3.000 ABUT <90 SINGULAR REGION INSIDE ALSO\n    ENC ME6_ng LOGO < 3.000 ABUT <90 SINGULAR REGION INSIDE ALSO\n    ENC ME7_ng LOGO < 3.000 ABUT <90 SINGULAR REGION INSIDE ALSO\n']

['LOGO.D.1', '@ Rule LOGO.D.1: MKR;logo Distance to CB, CB;via, AP, FW, NITRIDE (MKR;logo must not interact with these shapes): 2.000\n    EXT LOGO CB < 2.000 ABUT ==0 SINGULAR REGION INSIDE ALSO\n    EXT LOGO CB_via < 2.000 ABUT ==0 SINGULAR REGION INSIDE ALSO\n    EXT LOGO ALUCAP < 2.000 ABUT ==0 SINGULAR REGION INSIDE ALSO\n    EXT LOGO FW < 2.000 ABUT ==0 SINGULAR REGION INSIDE ALSO\n    EXT LOGO NITRIDE_dg < 2.000 ABUT ==0 SINGULAR REGION INSIDE ALSO\n']

['M1.Sense.down.CAD.1', '@ Rule M1.Sense.down.CAD.1: Metal1,..., Metal1 are forbidden under metal1 sense.\n    ME1_sense_down AND M1\n']

['M1.Sense.up.CAD.1', '@ Rule M1.Sense.up.CAD.1: Metal1,..., Metal7 are forbidden on metal1 sense upward.\n    ME1_sense_up AND M1\n    ME1_sense_up AND M2\n    ME1_sense_up AND M3\n    ME1_sense_up AND M4\n    ME1_sense_up AND M5\n    ME1_sense_up AND M6\n    ME1_sense_up AND M7\n']

['M2.Sense.down.CAD.1', '@ Rule M2.Sense.down.CAD.1: Metal1,..., Metal2 are forbidden under metal2 sense.\n    ME2_sense_down AND M1\n    ME2_sense_down AND M2\n']

['M2.Sense.up.CAD.1', '@ Rule M2.Sense.up.CAD.1: Metal2,..., Metal7 are forbidden on metal2 sense upward.\n    ME2_sense_up AND M2\n    ME2_sense_up AND M3\n    ME2_sense_up AND M4\n    ME2_sense_up AND M5\n    ME2_sense_up AND M6\n    ME2_sense_up AND M7\n']

['M3.Sense.down.CAD.1', '@ Rule M3.Sense.down.CAD.1: Metal1,..., Metal3 are forbidden under metal3 sense.\n    ME3_sense_down AND M1\n    ME3_sense_down AND M2\n    ME3_sense_down AND M3\n']

['M3.Sense.up.CAD.1', '@ Rule M3.Sense.up.CAD.1: Metal3,..., Metal7 are forbidden on metal3 sense upward.\n    ME3_sense_up AND M3\n    ME3_sense_up AND M4\n    ME3_sense_up AND M5\n    ME3_sense_up AND M6\n    ME3_sense_up AND M7\n']

['M4.Sense.down.CAD.1', '@ Rule M4.Sense.down.CAD.1: Metal1,..., Metal4 are forbidden under metal4 sense.\n    ME4_sense_down AND M1\n    ME4_sense_down AND M2\n    ME4_sense_down AND M3\n    ME4_sense_down AND M4\n']

['M4.Sense.up.CAD.1', '@ Rule M4.Sense.up.CAD.1: Metal4,..., Metal7 are forbidden on metal4 sense upward.\n    ME4_sense_up AND M4\n    ME4_sense_up AND M5\n    ME4_sense_up AND M6\n    ME4_sense_up AND M7\n']

['M5.Sense.down.CAD.1', '@ Rule M5.Sense.down.CAD.1: Metal1,..., Metal5 are forbidden under metal5 sense.\n    ME5_sense_down AND M1\n    ME5_sense_down AND M2\n    ME5_sense_down AND M3\n    ME5_sense_down AND M4\n    ME5_sense_down AND M5\n']

['M5.Sense.up.CAD.1', '@ Rule M5.Sense.up.CAD.1: Metal5,..., Metal7 are forbidden on metal5 sense upward.\n    ME5_sense_up AND M5\n    ME5_sense_up AND M6\n    ME5_sense_up AND M7\n']

['M6.Sense.down.CAD.1', '@ Rule M6.Sense.down.CAD.1: Metal1,..., Metal6 are forbidden under metal6 sense.\n    ME6_sense_down AND M1\n    ME6_sense_down AND M2\n    ME6_sense_down AND M3\n    ME6_sense_down AND M4\n    ME6_sense_down AND M5\n    ME6_sense_down AND M6\n']

['M6.Sense.up.CAD.1', '@ Rule M6.Sense.up.CAD.1: Metal6,..., Metal7 are forbidden on metal6 sense upward.\n    ME6_sense_up AND M6\n    ME6_sense_up AND M7\n']

['M7.Sense.down.CAD.1', '@ Rule M7.Sense.down.CAD.1: Metal1,..., Metal7 are forbidden under metal7 sense.\n    ME7_sense_down AND M1\n    ME7_sense_down AND M2\n    ME7_sense_down AND M3\n    ME7_sense_down AND M4\n    ME7_sense_down AND M5\n    ME7_sense_down AND M6\n    ME7_sense_down AND M7\n']

['M7.Sense.up.CAD.1', '@ Rule M7.Sense.up.CAD.1: Metal7,..., Metal7 are forbidden on metal7 sense upward.\n    ME7_sense_up AND M7\n']

['CORL.L.1', '@ Rule CORL.L.1: Corner L length. (min = max) : 6.500\n    CORL_small_EXT    = EXTENTS CORL_small_SR\n    CORL_small_COMP    = CORL_small_EXT NOT CORL_small\n    NOT RECTANGLE CORL_small_COMP == 6.500 BY == 6.500\n    \n    CORL_large_EXT    = EXTENTS CORL_large_SR\n    CORL_large_COMP    = CORL_large_EXT NOT CORL_large\n    NOT RECTANGLE CORL_large_COMP == 6.500 BY == 6.500\n']

['CORL.W.1', '@ Rule CORL.W.1: Corner L width (min = max) for:OD, DNW, NW, NW2V, PW, PW2V, VTH_N, VTH_P, VTNCELL, OD33, OD25, PO, N1V, P1V, N2V, P2V, VTL_N, VTL_P, NP, PP, PP2V, RPO, M1, ..., Mtop, CB, AP, HRI, CELLIMP, ELEC2, BOTMIM, MKTOPMIM: 1.500\n    CORL_large_SR WITH WIDTH != 1.500\n']

['CORL.W.2', '@ Rule CORL.W.2: Corner L width (min = max) for:CO, VIA1, ..., VIAtop, ELEC1, CTDRAM: 0.500\n    CORL_small_SR WITH WIDTH != 0.500\n']

['CORL.MRC.1', '@ Rule CORL.MRC.1: Four Corner L defining a rectangle shall be drawn in the four corners of the die (minimum requirement is three).\n    (BULK INTERACT (SEALRING_TC OR SEALRING_TC_MZ)) INTERACT CORL_SR < 3    // the rule is checked only if SR exists\n    (BULK INTERACT (SEALRING_TC OR SEALRING_TC_MZ)) NOT INTERACT CORL_SR    \n']

['POB.R.1', '@ Rule POB.R.1: PO Bias markers cannot intersect each others\n        POBIASP_drawing2 AND ((((POBIASP_drawing4 OR POBIASP_drawing6) OR POBIASM_drawing2) OR POBIASM_drawing4) OR POBIASM_drawing6)\n        POBIASP_drawing4 AND (((POBIASP_drawing6 OR POBIASM_drawing2) OR POBIASM_drawing4) OR POBIASM_drawing6)\n        POBIASP_drawing6 AND ((POBIASM_drawing2 OR POBIASM_drawing4) OR POBIASM_drawing6)\n        POBIASM_drawing2 AND (POBIASM_drawing4 OR POBIASM_drawing6)\n        POBIASM_drawing4 AND POBIASM_drawing6\n      ']

['POB.EN.1', '@ Rule POB.EN.1: PO Bias marker enclosure of gate : 0.010\n        ENC ALLGATE POBIASP_drawing2 < 0.010 ABUT <90 SINGULAR INSIDE ALSO\n        ENC ALLGATE POBIASP_drawing4 < 0.010 ABUT <90 SINGULAR INSIDE ALSO\n        ENC ALLGATE POBIASP_drawing6 < 0.010 ABUT <90 SINGULAR INSIDE ALSO\n        ENC ALLGATE POBIASM_drawing2 < 0.010 ABUT <90 SINGULAR INSIDE ALSO\n        ENC ALLGATE POBIASM_drawing4 < 0.010 ABUT <90 SINGULAR INSIDE ALSO\n        ENC ALLGATE POBIASM_drawing6 < 0.010 ABUT <90 SINGULAR INSIDE ALSO\n      ']

['POB.D.1', '@ Rule POB.D.1: PO Bias marker distance to unrelated gate : 0.010\n        EXT POBIASP_drawing2 ALLGATE < 0.010 ABUT<90 SINGULAR\n        EXT POBIASP_drawing4 ALLGATE < 0.010 ABUT<90 SINGULAR\n        EXT POBIASP_drawing6 ALLGATE < 0.010 ABUT<90 SINGULAR\n        EXT POBIASM_drawing2 ALLGATE < 0.010 ABUT<90 SINGULAR\n        EXT POBIASM_drawing4 ALLGATE < 0.010 ABUT<90 SINGULAR\n        EXT POBIASM_drawing6 ALLGATE < 0.010 ABUT<90 SINGULAR\n      ']

['POB.R.2.1', '@ Rule POB.R.2.1 POBIASM;drawing2 not allowed on gate with gate length < 0.105\n        EDGEGATE = ALLGATE COINCIDENT EDGE POLY\n        EDGEGATE105 = LENGTH EDGEGATE < 0.105\n        ALLGATE105 = ALLGATE INTERACT (EXPAND EDGE EDGEGATE105 BY 0.01) == 2\n        POBIASM_drawing2 AND ALLGATE105\n      ']

['POB.R.2.2', '@ Rule POB.R.2.2 POBIASM;drawing4 not allowed on gate with gate length < 0.105\n        EDGEGATE = ALLGATE COINCIDENT EDGE POLY\n        EDGEGATE105 = LENGTH EDGEGATE < 0.105\n        ALLGATE105 = ALLGATE INTERACT (EXPAND EDGE EDGEGATE105 BY 0.01) == 2\n        POBIASM_drawing4 AND ALLGATE105\n      ']

['POB.R.2.3', '@ Rule POB.R.2.3 POBIASM;drawing6 not allowed on gate with gate length < 0.110\n        EDGEGATE = ALLGATE COINCIDENT EDGE POLY\n        EDGEGATE110 = LENGTH EDGEGATE < 0.110\n        ALLGATE110 = ALLGATE INTERACT (EXPAND EDGE EDGEGATE110 BY 0.01) == 2\n        POBIASM_drawing6 AND ALLGATE110\n      ']

['Mask_Rule_1', '@ Mask Rule 1 : mask patterns must not overlap circuit.\n                ADHVTN_0 INTERACT FNOSIZE:42\n            ']

['Mask_Rule_2', '@ Mask Rule 2 : corners patterns distance to circuit >= 3.\n                EXT MFGPP_0 ADHVTN_0 < 3 ABUT<90 SINGULAR\n            ']

['Mask_Rule_3', '@ Mask Rule 3 : mask patterns except corners distance to circuit >= 3.\n                EXT MFGPP_nsz ADHVTN_0 < 3 ABUT<90 SINGULAR\n            ']

['Mask_Rule_4', '@ Mask Rule 4 : mask patterns must not overlap circuit.\n                ADHVTP_0 INTERACT FNOSIZE:42\n            ']

['Mask_Rule_5', '@ Mask Rule 5 : corners patterns distance to circuit >= 3.\n                EXT MFGPP_0 ADHVTP_0 < 3 ABUT<90 SINGULAR\n            ']

['Mask_Rule_6', '@ Mask Rule 6 : mask patterns except corners distance to circuit >= 3.\n                EXT MFGPP_nsz ADHVTP_0 < 3 ABUT<90 SINGULAR\n            ']

['Rany.imp1', '@ Rule any.imp1 : All auxiliary layers with purposes fsizing and nosizing must be\n            @ inside of MFGPP_0 layer.\n              FNOSIZE:1 NOT MFGPP_0\n      ']

['Rany.imp2', "@ Rule any.imp2 : Layer with purposes fsizing and nosizing mustn't interact\n            @ with proper layer with purpose drawing.\n              (NWELL_nsz OR NWELL_fsz) INTERACT NWELL SINGULAR ALSO\n          (ACTIVE_nsz OR ACTIVE_fsz) INTERACT ACTIVE SINGULAR ALSO\n          (POLY_nsz OR POLY_fsz) INTERACT POLY SINGULAR ALSO\n          (PRESIST_nsz OR PRESIST_fsz) INTERACT PRESIST SINGULAR ALSO\n          (SIPROT_nsz OR SIPROT_fsz) INTERACT SIPROT SINGULAR ALSO\n          NITRIDE_nsz INTERACT NITRIDE SINGULAR ALSO\n          (NLDD_nsz OR NLDD_fsz) INTERACT NLDD SINGULAR ALSO\n          (PLDD_nsz OR PLDD_fsz) INTERACT PLDD SINGULAR ALSO\n          (NPLUS_nsz OR NPLUS_fsz) INTERACT NPLUS SINGULAR ALSO\n          (PPLUS_nsz OR PPLUS_fsz) INTERACT PPLUS SINGULAR ALSO\n          (ADHVTN_nsz OR ADHVTN_fsz) INTERACT ADHVTN SINGULAR ALSO\n          (ADHVTP_nsz OR ADHVTP_fsz) INTERACT ADHVTP SINGULAR ALSO\n          (CONTACT_nsz OR CONTACT_fsz) INTERACT CONTACT SINGULAR ALSO\n          (METAL1_nsz OR METAL1_fsz) INTERACT ME1 SINGULAR ALSO\n          (VI1_nsz OR VI1_fsz) INTERACT VI1 SINGULAR ALSO\n          (METAL2_nsz OR METAL2_fsz) INTERACT ME2 SINGULAR ALSO\n          (VI2_nsz OR VI2_fsz) INTERACT VI2 SINGULAR ALSO\n          (METAL3_nsz OR METAL3_fsz) INTERACT ME3 SINGULAR ALSO\n          (VI3_nsz OR VI3_fsz) INTERACT VI3 SINGULAR ALSO\n          (METAL4_nsz OR METAL4_fsz) INTERACT ME4 SINGULAR ALSO\n          (VI4_nsz OR VI4_fsz) INTERACT VI4 SINGULAR ALSO\n          (METAL5_nsz OR METAL5_fsz) INTERACT ME5 SINGULAR ALSO\n          (MIM5_nsz OR MIM5_fsz) INTERACT MIM5 SINGULAR ALSO\n          (HKMIM5_nsz OR HKMIM5_fsz) INTERACT HKMIM5 SINGULAR ALSO\n          (VI5_nsz OR VI5_fsz) INTERACT VI5 SINGULAR ALSO\n          (METAL6_nsz OR METAL6_fsz) INTERACT ME6 SINGULAR ALSO\n          (LIL_nsz OR LIL_fsz) INTERACT LIL SINGULAR ALSO\n          (NWELL2_nsz OR NWELL2_fsz) INTERACT NWELL2 SINGULAR ALSO\n          (PWELL2_nsz OR PWELL2_fsz) INTERACT PWELL2 SINGULAR ALSO\n          (OTP_nsz OR OTP_fsz) INTERACT OTP SINGULAR ALSO\n          (VFB_nsz OR VFB_fsz) INTERACT VFB SINGULAR ALSO\n          (PRL_nsz OR PRL_fsz) INTERACT PRL SINGULAR ALSO\n          (NEXT_nsz OR NEXT_fsz) INTERACT NEXT SINGULAR ALSO\n          (PEXT_nsz OR PEXT_fsz) INTERACT PEXT SINGULAR ALSO\n          (NEXT_5V_nsz OR NEXT_5V_fsz) INTERACT NEXT_5V SINGULAR ALSO\n          (PEXT_5V_nsz OR PEXT_5V_fsz) INTERACT PEXT_5V SINGULAR ALSO\n          (GO2_nsz OR GO2_fsz) INTERACT GO2 SINGULAR ALSO\n          (GO2_5V_nsz OR GO2_5V_fsz) INTERACT GO2_5V SINGULAR ALSO\n          (NISO_nsz OR NISO_fsz) INTERACT NISO SINGULAR ALSO\n      "]

['Rany.imp3', "@ Rule any.imp3 : MFGPP_0 layer mustn't overlap ACTIVE, POLY, metals.\n              (MFGPP_0 AND ACTIVE) NOT SEALRING_LAY\n              (MFGPP_0 AND POLY) NOT SEALRING_LAY\n              (MFGPP_1 AND ME1) NOT SEALRING_LAY\n              (MFGPP_2 AND ME2) NOT SEALRING_LAY\n              (MFGPP_3 AND ME3) NOT SEALRING_LAY\n              (MFGPP_4 AND ME4) NOT SEALRING_LAY\n              (MFGPP_5 AND ME5) NOT SEALRING_LAY\n              (MFGPP_6 AND ME6) NOT SEALRING_LAY\n          "]

['Rany.imp4', '@ Rule any.imp4 : MFGPP_0 distance to external metals >= 3.0.\n              EXT MFGPP_1 ME1 < 3.0 ABUT<90 SINGULAR REGION\n              EXT MFGPP_2 ME2 < 3.0 ABUT<90 SINGULAR REGION\n              EXT MFGPP_3 ME3 < 3.0 ABUT<90 SINGULAR REGION\n              EXT MFGPP_4 ME4 < 3.0 ABUT<90 SINGULAR REGION\n              EXT MFGPP_5 ME5 < 3.0 ABUT<90 SINGULAR REGION\n              EXT MFGPP_6 ME6 < 3.0 ABUT<90 SINGULAR REGION\n          ']

['R2.du1', '@ Rule 2.du1 : dummy ACTIVE is not allowed on ACTIVE.\n         @ Rule 2.du1 : dummy ACTIVE distance to ACTIVE >= 2.\n           ACTIVE_4 AND ACTIVE\n           EXT ACTIVE_4 ACTIVE < 2 ABUT<90 SINGULAR\n       ']

['R2.du2', '@ Rule 2.du2 : dummy ACTIVE is not allowed under POLY.\n         @ Rule 2.du2 : dummy ACTIVE distance to poly >= 2.\n           ACTIVE_4 AND POLY\n           EXT ACTIVE_4 POLY < 2 ABUT<90 SINGULAR\n       ']

['R2.du3_R2.du3a', '@ Rule 2.du3 - 2.du3a : dummy ACTIVE crossing NWELL/PWELL or NWELL/PWELL2 boundary is not allowed.\n                 @ Rule 2.du3 - 2.du3a : dummy ACTIVE distance to NWELL >= 2.\n                 @ Rule 2.du3 - 2.du3a : dummy ACTIVE enclosure by NWELL >= 2.\n                   EXT DUMINW DUMONW < 0.025 ABUT<90 SINGULAR\n                   EXT ACTIVE_4 NWELL < 2 ABUT<90 SINGULAR\n                   ENC ACTIVE_4 NWELL < 2 ABUT<90 SINGULAR\n               ']

['R2.du3a', '@ Rule 2.du3a : dummy ACTIVE crossing NWELL2/PWELL and NWELL2/PWELL2 boundary is not allowed.\n          @ Rule 2.du3a : dummy ACTIVE distance to NWELL2 >= 2.\n          @ Rule 2.du3a : dummy ACTIVE enclosure by NWELL2 >= 2.\n            EXT DUMINW2 DUMONW2 < 0.025 ABUT<90 SINGULAR\n            EXT ACTIVE_4 NWELL2 < 2 ABUT<90 SINGULAR\n            ENC ACTIVE_4 NWELL2 < 2 ABUT<90 SINGULAR\n        ']

['R2.du4', '@ Rule 2.du4 : dummy ACTIVE is not allowed on RNWELL.\n         @ Rule 2.du4 : dummy ACTIVE distance to RNWELL >= 2.\n           ACTIVE_4 AND RNWELL_0\n           EXT ACTIVE_4 RNWELL_0 < 2 ABUT<90 SINGULAR\n       ']

['R2.du5', '@ Rule 2.du5 : dummy ACTIVE is not allowed under LIL \n         @ Rule 2.du5 : dummy ACTIVE distance to LIL >= 2\n           ACTIVE_4 AND LIL\n           EXT ACTIVE_4 LIL < 2 ABUT<90 SINGULAR\n       ']

['R2.du6', '@ Rule 2.du6 : dummy ACTIVE is not allowed under pad.\n         @ Rule 2.du6 : dummy ACTIVE distance to pad >= 5.\n           ACTIVE_4 AND PAD\n           EXT ACTIVE_4 PAD < 5 ABUT<90 SINGULAR\n       ']

['R2.du7a', '@ Rule 2.du7a : dummy ACTIVE is not allowed under masks patterns.\n            ACTIVE_4 AND MASKPAT\n        ']

['R2.du7b', '@ Rule 2.du7b : dummy ACTIVE distance to Corner L >= 3.\n            EXT ACTIVE_4 MFGPPDG < 3 ABUT<90 SINGULAR REGION\n        ']

['R2.du7c', '@ Rule 2.du7c : dummy ACTIVE distance to others masks patterns >= 3.\n            EXT ACTIVE_4 MFGPPNG < 3 ABUT<90 SINGULAR REGION\n        ']

['R2.du8', '@ Rule 2.du8 : dummy ACTIVE width = 4 x 4.\n           NOT RECTANGLE ACTIVE_4 == 4 BY == 4\n       ']

['R2.du9', '@ Rule 2.du9 : dummy ACTIVE space = 2.\n          EXT ACTIVE_4 < 2 SPACE ABUT>0<90 SINGULAR\n       ']

['//R2.du.10_11_12_13', '@ Rule 2.du.10_11_12_13 : maximum width in both direction of areas without dummy active = 10.0\n//  COPY EPTYDAC:1\n//']

['R2.du14', '@ Rule 2.du14 : maximum area width without active < 200.\n          @ The check works for chips with length of sides > 200u.\n            ACTSIZED = SIZE TMPACT_4 BY 100\n            VOID = (BULK_3 NOT ACTSIZED) NOT CORBULK_3\n        (SIZE VOID BY 100) AND BULK_3\n    ']

['R13.du1', '@ Rule 13.du1 : dummy POLY is not allowed on ACTIVE.\n          @ Rule 13.du1 : dummy POLY distance to ACTIVE >= 2.\n            POLY_4 AND ACTIVE\n            EXT POLY_4 ACTIVE < 2 ABUT<90 SINGULAR\n        ']

['R13.du2', '@ Rule 13.du2 : dummy POLY is not allowed under POLY.\n          @ Rule 13.du2 : dummy POLY distance to POLY >= 2.\n            POLY_4 AND POLY\n            EXT POLY_4 POLY < 2 ABUT<90 SINGULAR\n        ']

['R13.du6', '@ Rule 13.du6 : dummy POLY is not allowed under pad.\n         @ Rule 13.du6 : dummy POLY distance to pad >= 5.\n           POLY_4 AND PAD\n           EXT POLY_4 PAD < 5 ABUT<90 SINGULAR\n        ']

['R13.du7a', '@ Rule 13.du.7a : dummy POLY is not allowed under masks patterns.\n             POLY_4 AND MASKPAT\n         ']

['R13.du7b', '@ Rule 13.du.7b : dummy POLY distance to Corner L >= 3.\n             EXT POLY_4 MFGPPDG < 3 ABUT<90 SINGULAR REGION\n         ']

['R13.du7c', '@ Rule 13.du.7c : dummy POLY distance to others masks patterns >= 3.\n             EXT POLY_4 MFGPPNG < 3 ABUT<90 SINGULAR REGION\n         ']

['R13.du8', '@ Rule 13.du8 : dummy POLY width = 3 x 3.\n            NOT RECTANGLE POLY_4 == 3 BY == 3\n        ']

['R13.du9', '@ Rule 13.du9 : dummy poly space = 3.\n            EXT POLY_4 < 3 SPACE ABUT>0<90 SINGULAR\n        ']

['R23.du1', '@ Rule 23.du1 : dummy metal1 is not allowed on metal1.\n          @ Rule 23.du1 : dummy metal1 distance to metal1 >= 1.5.\n            ME1_4 AND ME1\n            EXT ME1_4 ME1 < 1.5 ABUT<90 SINGULAR\n        ']

['R23.du2a', '@ Rule 23.du2a : dummy metal1 is not allowed under masks patterns.\n             ME1_4 AND MASKPAT\n         ']

['R23.du2b', '@ Rule 23.du2b : dummy metal1 distance to Corner L >= 3.\n             EXT ME1_4 MFGPPDG < 3 ABUT<90 SINGULAR REGION\n         ']

['R23.du2c', '@ Rule 23.du2c : dummy metal1 distance to others masks patterns >= 3.\n             EXT ME1_4 MFGPPNG < 3 ABUT<90 SINGULAR REGION\n         ']

['R23.du3', '@ Rule 23.du3 : min dummy metal1 size 0.32 x 0.96.\n            NOT RECTANGLE ME1_4 >= 0.32 BY >= 0.96\n        ']

['R23.du4', '@ Rule 23.du4 : dummy metal1 space = 0.32.\n            EXT ME1_4 < 0.32 SPACE ABUT>0<90 SINGULAR\n        ']

['R23.du6', '@ Rule 23.du6 : dummy metal1 is not allowed under pad.\n          @ Rule 23.du6 : dummy metal1 distance to pad >= ^SIZE_PAD.\n            ME1_4 AND PAD\n            EXT ME1_4 PAD < SIZE_PAD ABUT<90 SINGULAR\n        ']

['//R23.du5', '@ Rule 23.du5 : maximum width in both direction of areas without dummy metal1 = 30.0.\n//            COPY EPTYDM1:1\n//        ']

['R27.du1', '@ Rule 27.du1 : dummy metal2 is not allowed on metal2.\n          @ Rule 27.du1 : dummy metal2 distance to metal2 >= 1.5.\n            ME2_4 AND ME2\n            EXT ME2_4 ME2 < 1.5 ABUT<90 SINGULAR\n        ']

['R27.du2a', '@ Rule 27.du2a : dummy metal2 is not allowed under masks patterns.\n             ME2_4 AND MASKPAT\n         ']

['R27.du2b', '@ Rule 27.du2b : dummy metal2 distance to Corner L >= 3.\n             EXT ME2_4 MFGPPDG < 3 ABUT<90 SINGULAR REGION\n         ']

['R27.du2c', '@ Rule 27.du2c : dummy metal2 distance to others masks patterns >= 3.\n             EXT ME2_4 MFGPPNG < 3 ABUT<90 SINGULAR REGION\n         ']

['R27.du3', '@ Rule 27.du3 : min dummy metal2 size 0.32 x 0.96.\n            NOT RECTANGLE ME2_4 >= 0.96 BY >= 0.32\n        ']

['R27.du4', '@ Rule 27.du4 : dummy metal2 space = 0.32.\n            EXT ME2_4 < 0.32 SPACE ABUT>0<90 SINGULAR\n        ']

['R27.du6', '@ Rule 27.du6 : dummy metal2 is not allowed under pad.\n          @ Rule 27.du6 : dummy metal2 distance to pad >= ^SIZE_PAD.\n            ME2_4 AND PAD\n            EXT ME2_4 PAD < SIZE_PAD ABUT<90 SINGULAR\n        ']

['//R27.du5', '@ Rule 27.du5 : maximum width in both direction of areas without dummy metal2 = 30.0.\n//            COPY EPTYDM2:1\n//        ']

['R34.du1', '@ Rule 34.du1 : dummy metal3 is not allowed on metal3.\n          @ Rule 34.du1 : dummy metal3 distance to metal3 >= 1.5.\n            ME3_4 AND ME3\n            EXT ME3_4 ME3 < 1.5 ABUT<90 SINGULAR\n        ']

['R34.du2a', '@ Rule 34.du2a : dummy metal3 is not allowed under masks patterns.\n             ME3_4 AND MASKPAT\n         ']

['R34.du2b', '@ Rule 34.du2b : dummy metal3 distance to Corner L >= 3.\n            EXT ME3_4 MFGPPDG < 3 ABUT<90 SINGULAR REGION\n        ']

['R34.du2c', '@ Rule 34.du2c : dummy metal3 distance to others masks patterns >= 3.\n            EXT ME3_4 MFGPPNG < 3 ABUT<90 SINGULAR REGION\n        ']

['R34.du3', '@ Rule 34.du3 : min dummy metal3 size 0.32 x 0.96.\n            NOT RECTANGLE ME3_4 >= 0.32 BY >= 0.96\n        ']

['R34.du4', '@ Rule 34.du4 : dummy metal3 space = 0.32.\n            EXT ME3_4 < 0.32 SPACE ABUT>0<90 SINGULAR\n        ']

['R34.du6', '@ Rule 34.du6 : dummy metal3 is not allowed under pad.\n          @ Rule 34.du.6 : dummy metal3 distance to pad >= ^SIZE_PAD.\n            ME3_4 AND PAD\n            EXT ME3_4 PAD < SIZE_PAD ABUT<90 SINGULAR\n        ']

['//R34.du5', '@ Rule 34.du5 : maximum width in both direction of areas without dummy metal3 = 30.0.\n//           COPY EPTYDM3:1\n//        ']

['R36.du1', '@ Rule 36.du1 : dummy metal4 is not allowed on metal4.\n          @ Rule 36.du1 : dummy metal4 distance to metal4 >= 1.5.\n            ME4_4 AND ME4\n            EXT ME4_4 ME4 < 1.5 ABUT<90 SINGULAR\n        ']

['R36.du2a', '@ Rule 36.du2a : dummy metal4 is not allowed under masks patterns.\n             ME4_4 AND MASKPAT\n         ']

['R36.du2b', '@ Rule 36.du2b : dummy metal4 distance to Corner L >= 3.\n             EXT ME4_4 MFGPPDG < 3 ABUT<90 SINGULAR REGION\n         ']

['R36.du2c', '@ Rule 36.du2c : dummy metal4 distance to others masks patterns >= 3.\n             EXT ME4_4 MFGPPNG < 3 ABUT<90 SINGULAR REGION\n         ']

['R36.du3', '@ Rule 36.du3 : min dummy metal4 size 0.32 x 0.96.\n            NOT RECTANGLE ME4_4 >= 0.96 BY >= 0.32\n        ']

['R36.du4', '@ Rule 36.du4 : dummy metal4 space = 0.32.\n            EXT ME4_4 < 0.32 SPACE ABUT>0<90 SINGULAR\n        ']

['R36.du6', '@ Rule 36.du6 : dummy metal4 is not allowed under pad.\n          @ Rule 36.du6 : dummy metal4 distance to pad >= ^SIZE_PAD.\n            ME4_4 AND PAD\n            EXT ME4_4 PAD < SIZE_PAD ABUT<90 SINGULAR\n        ']

['//R36.du5', '@ Rule 36.du5 : maximum width in both direction of areas without dummy metal4 = 30.0.\n//           COPY EPTYDM4:1\n//        ']

['R53.du1', '@ Rule 53.du1 : dummy metal5 is not allowed on metal5.\n          @ Rule 53.du1 : dummy metal5 distance to metal5 >= 2.\n            ME5_4 AND ME5\n            EXT ME5_4 ME5 < 2 ABUT<90 SINGULAR\n        ']

['R53.du2a', '@ Rule 53.du2a : dummy metal5 is not allowed under masks patterns.\n             ME5_4 AND MASKPAT\n         ']

['R53.du2b', '@ Rule 53.du.2b : dummy metal5 distance to Corner L >= 3.\n             EXT ME5_4 MFGPPDG < 3 ABUT<90 SINGULAR REGION\n         ']

['R53.du2c', '@ Rule 53.du.2c : dummy metal5 distance to others masks patterns >= 3.\n             EXT ME5_4 MFGPPNG < 3 ABUT<90 SINGULAR REGION\n         ']

['R53.du3', '@ Rule 53.du3 : min dummy metal5 width >= 2.\n           INT ME5_4 < 2 ABUT>0<90 REGION\n        ']

['R53.du4', '@ Rule 53.du4 : dummy metal5 space = 1.4.\n           EXT ME5_4 < 1.4 SPACE ABUT>0<90 SINGULAR\n        ']

['R53.du6', '@ Rule 53.du6 : dummy metal5 is not allowed under pad.\n          @ Rule 53.du6 : dummy metal5 distance to pad >= ^SIZE_PAD.\n            ME5_4 AND PAD\n            EXT ME5_4 PAD < SIZE_PAD ABUT<90 SINGULAR\n        ']

['//R53.du5', '@ Rule 53.du5 : maximum width in both direction of areas without dummy metal5 = 30.0.\n//           COPY EPTYDM5:1\n//        ']

['R55.du1', '@ Rule 55.du1 : dummy metal6 is not allowed on metal6.\n          @ Rule 55.du1 : dummy metal6 distance to metal6 >= 2.\n            ME6_4 AND ME6\n            EXT ME6_4 ME6 < 2 ABUT<90 SINGULAR\n        ']

['R55.du2a', '@ Rule 55.du2a : dummy metal6 is not allowed under masks patterns.\n             ME6_4 AND MASKPAT\n         ']

['R55.du2b', '@ Rule 55.du2b : dummy metal6 distance to Corner L >= 3.\n             EXT ME6_4 MFGPPDG < 3 ABUT<90 SINGULAR REGION\n         ']

['R55.du2c', '@ Rule 55.du2c : dummy metal6 distance to others masks patterns >= 3.\n             EXT ME6_4 MFGPPNG < 3 ABUT<90 SINGULAR REGION\n         ']

['R55.du3', '@ Rule 55.du3 : min dummy metal6 width >= 2.\n            INT ME6_4 < 2 ABUT>0<90 REGION\n        ']

['R55.du4', '@ Rule 55.du4 : dummy metal6 space = 1.4.\n            EXT ME6_4 < 1.4 SPACE ABUT>0<90 SINGULAR\n        ']

['R55.du6', '@ Rule 55.du6 : dummy metal6 is not allowed under pad.\n          @ Rule 55.du6 : dummy metal6 distance to pad >= ^SIZE_PAD.\n            ME6_4 AND PAD\n            EXT ME6_4 PAD < SIZE_PAD ABUT<90 SINGULAR\n        ']

['//R55.du5', '@ Rule 55.du5 : maximum width in both direction of areas without dummy metal6 = 30.0.\n//            COPY EPTYDM6:1\n//        ']

['R80.du1', '@ Rule 80.du1 : dummy MIM5 is not allowed on MIM5.\n          @ Rule 80.du1 : dummy MIM5 distance to mim5 >= 2.\n            MIM5_4 AND MIM5\n            EXT MIM5_4 MIM5 < 2 ABUT<90 SINGULAR\n        ']

['R80.du2a', '@ Rule 80.du2a : dummy MIM5 is not allowed under masks patterns.\n             MIM5_4 AND MASKPAT\n         ']

['R80.du2b', '@ Rule 80.du2b : dummy MIM5 distance to Corner L >= 3.\n             EXT MIM5_4 MFGPPDG < 3 ABUT<90 SINGULAR REGION\n         ']

['R80.du2c', '@ Rule 80.du2c : dummy MIM5 distance to others masks patterns >= 3.\n             EXT MIM5_4 MFGPPNG < 3 ABUT<90 SINGULAR REGION\n         ']

['R80.du3', '@ Rule 80.du3 : dummy MIM5 is not allowed under pad.\n          @ Rule 80.du3 : dummy MIM5 distance to pad >= ^SIZE_PAD.\n            MIM5_4 AND PAD\n            EXT MIM5_4 PAD < SIZE_PAD ABUT<90 SINGULAR\n        ']

['R80.du4', '@ Rule 80.du4 : dummy metal5 is required under dummy MIM5.\n           MIM5_4 NOT ME5_4\n        ']

['R80.du5', '@ Rule 80.du5 : dummy MIM5 is not allowed on metal5.\n            MIM5_4 AND ME5\n        ']

['R80.du6', '@ Rule 80.du6 : dummy MIM5 is required over dummy metal5.\n            (ME5_4 NOT INTERACT MIM5_4) NOT (BULK NOT INTERACT MIM5)\n        ']

['R92.du1', '@ Rule 92.du1 : dummy HKMIM5 is not allowed on HKMIM5.\n          @ Rule 92.du1 : dummy HKMIM5 distance to hkmim5 >= 2.\n            HKMIM5_4 AND HKMIM5\n            EXT HKMIM5_4 HKMIM5 < 2 ABUT<90 SINGULAR\n         ']

['R92.du2a', '@ Rule 92.du2a : dummy HKMIM5 is not allowed under masks patterns.\n             HKMIM5_4 AND MASKPAT\n         ']

['R92.du2b', '@ Rule 92.du2b : dummy HKMIM5 distance to Corner L >= 3.\n             EXT HKMIM5_4 MFGPPDG < 3 ABUT<90 SINGULAR REGION\n         ']

['R92.du2c', '@ Rule 92.du2c : dummy HKMIM5 distance to others masks patterns >= 3.\n             EXT HKMIM5_4 MFGPPNG < 3 ABUT<90 SINGULAR REGION\n         ']

['R92.du3', '@ Rule 92.du3 : dummy HKMIM5 is not allowed under pad.\n          @ Rule 92.du3 : dummy HKMIM5 distance to pad >= ^SIZE_PAD.\n            HKMIM5_4 AND PAD\n            EXT HKMIM5_4 PAD < SIZE_PAD ABUT<90 SINGULAR\n        ']

['R92.du4', '@ Rule 92.du4 : dummy metal5 is required under dummy HKMIM5.\n            HKMIM5_4 NOT ME5_4\n        ']

['R92.du5', '@ Rule 92.du5 : dummy HKMIM5 is not allowed on metal5.\n            HKMIM5_4 AND ME5\n        ']

['R92.du6', '@ Rule 92.du6 : dummy HKMIM5 is required over dummy metal5.\n            (ME5_4 NOT INTERACT HKMIM5_4) NOT (BULK NOT INTERACT HKMIM5)\n        ']

['R2.du15', '@ Rule 2.du15 : Min ACTIVE density by 1x1mm window >= 0.2.\n            DENSITY XALLACT < 0.2 WINDOW 1000 1000 STEP 500 PRINT "./densWIN1_ACT" BACKUP\n        ']

['R2.du16', '@ Rule 2.du16 : Min ACTIVE density across full chip >= 0.25.\n            DENSITY XALLACT < 0.25  PRINT "./densTOT_ACT"\n        ']

['R13.12', '@ Rule 13.12 : Minimum POLY total density >= 0.15.\n           DENSITY XALLPOL < 0.15 PRINT "./densTOT_POLY" \n       ']

['R23.6', '@ Rule 23.6 : Minimum metal1 density by 0.5x0.5mm window >= 0.2.\n          DENSITY XALLM1 < 0.2 WINDOW 500 500 STEP 250 PRINT "./min_densWIN_M1" BACKUP\n      ']

['R23.7', '@ Rule 23.7 : Maximum metal1 density by 0.5x0.5mm window =< 0.55.\n          DENSITY XALLM1 > 0.55 WINDOW 500 500 STEP 250 PRINT "./max_densWIN_M1" BACKUP\n      ']

['R27.6', '@ Rule 27.6 : Minimum metal2 density by 0.5x0.5mm window >= 0.2.\n          DENSITY XALLM2 < 0.2 WINDOW 500 500 STEP 250 PRINT "./min_densWIN_M2" BACKUP\n      ']

['R27.7', '@ Rule 27.7 : Maximum metal2 density by 0.5x0.5mm window =< 0.55.\n          DENSITY XALLM2 > 0.55 WINDOW 500 500 STEP 250 PRINT "./max_densWIN_M2" BACKUP\n      ']

['R34.6', '@ Rule 34.6 : Minimum metal3 density by 0.5x0.5mm window >= 0.2.\n          DENSITY XALLM3 < 0.2 WINDOW 500 500 STEP 250 PRINT "./min_densWIN_M3" BACKUP\n      ']

['R34.7', '@ Rule 34.7 : Maximum metal3 density by 0.5x0.5mm window =< 0.55.\n          DENSITY XALLM3 > 0.55 WINDOW 500 500 STEP 250 PRINT "./max_densWIN_M3" BACKUP\n      ']

['R36.6', '@ Rule 36.6 : Minimum metal4 density by 0.5x0.5mm window >= 0.2.\n          DENSITY XALLM4 < 0.2 WINDOW 500 500 STEP 250 PRINT "./min_densWIN_M4" BACKUP\n      ']

['R36.7', '@ Rule 36.7 : Maximum metal4 density by 0.5x0.5mm window =< 0.85.\n          DENSITY XALLM4 > 0.85 WINDOW 500 500 STEP 250 PRINT "./max_densWIN_M4" BACKUP\n      ']

['R53.6', '@ Rule 53.6 : Minimum metal5 density by 0.5x0.5mm window >= 0.33.\n          DENSITY XALLM5 < 0.33 WINDOW 500 500 STEP 250 PRINT "./min_densWIN_M5" BACKUP\n      ']

['R53.7', '@ Rule 53.7 : Maximum metal5 density by 0.5x0.5mm window =< 0.85.\n          DENSITY XALLM5 > 0.85 WINDOW 500 500 STEP 250 PRINT "./max_densWIN_M5" BACKUP\n      ']

['RMT80.8', '@ Rule MT80.8 : Minimum MIM5 density by 1x1mm window around MIM5 >= 0.05.\n            DENSITY XALLMIM5 < 0.05 WINDOW 1000 1000 STEP 100 INSIDE OF LAYER WINDOWMIM5 PRINT "./min_densWIN_MIM5"\n        ']

['RMT80.9', '@ Rule MT80.9 : Maximum MIM5 density by 1x1mm window around MIM5 =< 0.85.\n            DENSITY XALLMIM5 > 0.85 WINDOW 1000 1000 STEP 100 INSIDE OF LAYER WINDOWMIM5 PRINT "./max_densWIN_MIM5"\n        ']

['RM92.8', '@ Rule M92.8 : Minimum HKMIM5 density by 1x1mm window around HKMIM5 >= 0.05.\n             DENSITY XALLHKMIM5 < 0.05 WINDOW 1000 1000 STEP 100 INSIDE OF LAYER WINDOWHKMIM5 PRINT "./min_densWIN_HKMIM5"  \n         ']

['R55.5', '@ Rule 55.5 : Minimum metal6 density across full chip >= 0.33.\n          DENSITY XALLM6 < 0.33 PRINT "./densTOT_M6"\n      ']

['RNG1.fuse', '@ Rule NG1.fuse : NITRIDE opening for laser fuse enclosure by ACTIVE of guard (fuse end) >= 1.5.\n              OPENNG1 = TOUCH INSIDE EDGE FUSEOPEN FUSEM3IN \n              EXT OPENNG1 ACTIVE < 1.5 ABUT<90 REGION\n          ']

['RNG2.fuse', '@ Rule NG2.fuse : NITRIDE opening for laser fuse enclosure by ACTIVE of guard (fuse side) >= 2.0.\n              OPENNG2 = NOT TOUCH INSIDE EDGE FUSEOPEN FUSEM3IN\n              EXT OPENNG2 ACTIVE < 2.0 ABUT<90 REGION\n          ']

['RNM1.fuse.a', '@ Rule NM1.fuse : NITRIDE opening for laser fuse distance to ME4, ME3 (except fuse or fuse interconnect bridge). \n                EXT FUSEOPEN ME4NOTFUSE < 5.0 REGION INSIDE ALSO\n                EXT FUSEOPEN ME3NOTFUSE < 5.0 REGION INSIDE ALSO\n            ']

['RNM1.fuse.b', '@ Rule NM1.fuse : NITRIDE opening for laser fuse distance to ME5 (except fuse or fuse interconnect bridge). \n                EXT FUSEOPEN ME5 < 5.0 REGION INSIDE ALSO\n        ']

['RNM1.fuse.c', '@ Rule NM1.fuse : NITRIDE opening for laser fuse distance to ME6 (except fuse or fuse interconnect bridge).\n                EXT FUSEOPEN ME6 < 5.0 REGION INSIDE ALSO\n        ']

['RNM2.fuse', '@ Rule NM2.fuse : NITRIDE opening for laser fuse distance to ME2, ME1 (except plug on active of guard biasing).\n              EXT FUSEOPEN ME2NOTFUSE < 2.5 REGION INSIDE ALSO\n              EXT FUSEOPEN ME1NOTFUSE < 2.5 REGION INSIDE ALSO\n          ']

['RNM3.fuse', '@ Rule NM3.fuse : NITRIDE opening for laser fuse distance to ME2, ME1 ( only ME1, ME2 connected on guard ring).\n              EXT FUSEOPEN MET1RING < 1.5 REGION INSIDE ALSO\n              EXT FUSEOPEN MET2RING < 1.5 REGION INSIDE ALSO\n          ']

['RNF2.fuse', '@ Rule NF2.fuse : NITRIDE opening for laser fuse enclosure of last fuse (fuse side) >= 5.0.\n              ENC TMPFUSE FUSEOPEN < 5.0 ABUT<90 PROJECTING > 7\n          ']

['RNF1.fuse', '@ Rule NF1.fuse : NITRIDE opening for laser fuse enclosure of fuse end (end of W wide metal) >= 2.5.\n              INT FUSEOPEN MET3FUSE < 2.5 ABUT<90 REGION\n          ']

['RNF3.fuse', '@ Rule NF3.fuse : NITRIDE opening for laser fuse enclosure of fuse metal (fuse metal including vias covering) >= 1.0.\n              ENC FUSHEAD FUSEOPEN  < 1.0 ABUT<90 PROJECTING <= 7\n          ']

['RW.fuse', '@ Rule W.fuse : Fuse width (metal side) min = max = 1.0.\n            INT FUSEME4 < 1.0 REGION\n            WITH EDGE FUSHEAD FUSEME4\n        ']

['RL.fuse', '@ Rule L.fuse : Fuse length (metal heads) >= 8.0.\n            X = FUSEME4 LENGTH < 8.0\n            Y = WITH EDGE FUSEM4IN X\n        Y NOT FUSHEAD\n        ']

['RS.fuse', '@ Rule S.fuse : Fuse space (metal side) >= 4.0.\n            EXT FUSEME4 < 4.0 REGION\n        ']

['RE1.target', '@ Rule E1.target : Alignment Target side dist to any level (Y) > 25.\n           TARGET_SIDE_VER CUT ALL_LAYER:31\n           TARGET_SIDE_VER INSIDE ALL_LAYER:31\n           ']

['RE2.target', '@ Rule E2.target : Alignment Target side dist to any level (X) > 25.\n           TARGET_SIDE_HOR CUT ALL_LAYER:31\n           TARGET_SIDE_HOR INSIDE ALL_LAYER:31\n           ']

['RE3.target', '@ Rule E3.target : Alignment Target end dist to any level > 3.\n           EXT END_EDGE:1 ALL_LAYER:31 < 3\n           ']

['RWmin.target', '@ Rule Wmin.target : Alignment Target min Width >= 6.\n             INT ME4_28 < 6 OPPOSITE PARALLEL REGION\n             ']

['RWmax.target', '@ Rule Wmax.target : Alignment Target max Width >= 10.\n             SIZE ME4_28 BY 5 UNDEROVER\n             ']

['RL.target', '@ Rule L.target : Alignment Target min Length >= 27.\n          LENGTH TARGET_SIDE < 27\n          ']

['R31.eb24', '@ Rule 31.eb24 : NITRIDE opening for micropad width >= 2.0.\n             INT NITRIDE_33 < 2.0 ABUT>0<90 SINGULAR\n         ']

['R31.ebI1_R31.ebI3', '@ Rule 31.ebI1 : NITRIDE opening for micropad enclosure by ME6 >= 1.0.\n                    @ Rule 31.ebI3 : NITRIDE opening for micropad should be on ME6.\n                      ENC NITRIDE_33 ME6 < 1.0 ABUT<90 SINGULAR OUTSIDE ALSO\n                  ']

['R31.ebI4', '@ Rule 31.ebI4 : NITRIDE opening for micropad must not be on PAD.\n             AND NITRIDE_33 NITRIDE_0\n         ']

['R31.ebI5', '@ Rule 31.ebI5 : NITRIDE opening for micropad dist to PAD >= 50.\n             EXT NITRIDE_33 NITRIDE_0 < 50 ABUT<90 SINGULAR\n         ']

['R31.ebI6', "@ Rule 31.ebI6 : NITRID opening for micropad not allowed if the design isn't a prototype\n           @ (the switch prototype for ebeam must then be set to yes).\n             OR NITRIDE_33\n         "]

['OFFGRID_ADHVTN', '@ Offgrid vertex on ADHVTN.\n                   OFFGRID ADHVTN_0 20\n                   OFFGRID ADHVTN_30 20\n               ']

['OFFGRID_ADHVTP', '@ Offgrid vertex on ADHVTP.\n                   OFFGRID ADHVTP_0 20\n                   OFFGRID ADHVTP_30 20\n               ']

['OFFGRID_RNWELL', '@ Offgrid vertex on RNWELL.\n                   OFFGRID RNWELL_0 20\n               ']

['OFFGRID_NWELL', '@ Offgrid vertex on NWELL.\n                  OFFGRID NWELL_0 20\n                  OFFGRID NWELL_30 20\n              ']

['OFFGRID_NWELL2', '@ Offgrid vertex on NWELL2.\n                   OFFGRID NWELL2_0 20\n                   OFFGRID NWELL2_30 20\n               ']

['OFFGRID_PWELL2', '@ Offgrid vertex on PWELL2.\n                   OFFGRID PWELL2_0 20\n                   OFFGRID PWELL2_30 20\n               ']

['OFFGRID_OTP', '@ Offgrid vertex on OTP.\n                OFFGRID OTP_0 20\n                OFFGRID OTP_30 20\n            ']

['OFFGRID_ACTIVE', '@ Offgrid vertex on ACTIVE.\n                   OFFGRID ACTIVE_0 20\n                   OFFGRID ACTIVE_30 20\n               ']

['OFFGRID_ACTIVE_4', '@ Offgrid vertex on DUMMY ACTIVE.\n                     OFFGRID ACTIVE_4 20\n                 ']

['OFFGRID_POLY', '@ Offgrid vertex on POLY.\n                 OFFGRID POLY_0 20\n                 OFFGRID POLY_30 20\n             ']

['OFFGRID_NPLUS', '@ Offgrid vertex on NPLUS.\n                  OFFGRID NPLUS_0 20\n                  OFFGRID NPLUS_30 20\n              ']

['OFFGRID_NLDD', '@ Offgrid vertex on NLDD.\n                 OFFGRID NLDD_0 20\n                 OFFGRID NLDD_30 20\n             ']

['OFFGRID_PLDD', '@ Offgrid vertex on PLDD.\n                 OFFGRID PLDD_0  20\n                 OFFGRID PLDD_30 20\n             ']

['OFFGRID_PPLUS', '@ Offgrid vertex on PPLUS.\n                  OFFGRID PPLUS_0 20\n                  OFFGRID PPLUS_30 20\n              ']

['OFFGRID_SIPROT', '@ Offgrid vertex on SIPROT.\n                   OFFGRID SIPROT_0 20\n                   OFFGRID SIPROT_30 20\n               ']

['OFFGRID_NITRIDE', '@ Offgrid vertex on NITRIDE.\n                    OFFGRID NITRIDE_0 20\n                ']

['OFFGRID_NITRIDE_bg', '@ Offgrid vertex on NITRIDE_bg.\n                       OFFGRID NITRIDE_bumping 20\n                   ']

['OFFGRID_LIL', '@ Offgrid vertex on LIL.\n                OFFGRID LIL_0 20\n                OFFGRID LIL_30 20\n            ']

['OFFGRID_CONTACT', '@ Offgrid vertex on CONTACT.\n                    OFFGRID CONTACT_0 20\n                    OFFGRID CONTACT_30 20\n                ']

['OFFGRID_ME1', '@ Offgrid vertex on ME1.\n                OFFGRID ME1_0 20\n                OFFGRID ME1_30 20\n            ']

['OFFGRID_VI1', '@ Offgrid vertex on VI1.\n                OFFGRID VI1_0 20\n                OFFGRID VI1_30 20\n            ']

['OFFGRID_ME2', '@ Offgrid vertex on ME2.\n                OFFGRID ME2_0 20\n                OFFGRID ME2_30 20\n            ']

['OFFGRID_VI2', '@ Offgrid vertex on VI2.\n                OFFGRID VI2_0 20\n                OFFGRID VI2_30 20\n            ']

['OFFGRID_ME3', '@ Offgrid vertex on ME3.\n                OFFGRID ME3_0 20\n                OFFGRID ME3_30 20\n            ']

['OFFGRID_VI3', '@ Offgrid vertex on VI3.\n                OFFGRID VI3_0 20\n                OFFGRID VI3_30 20\n            ']

['OFFGRID_ME4', '@ Offgrid vertex on ME4.\n                OFFGRID ME4_0 20\n                OFFGRID ME4_30 20\n            ']

['OFFGRID_VI4', '@ Offgrid vertex on VI4.\n                OFFGRID VI4_0 20\n                OFFGRID VI4_30 20\n            ']

['OFFGRID_ME5', '@ Offgrid vertex on ME5.\n                OFFGRID ME5_0 20\n                OFFGRID ME5_30 20\n            ']

['OFFGRID_VI5', '@ Offgrid vertex on VI5.\n                OFFGRID VI5_0 20\n                OFFGRID VI5_30 20\n            ']

['OFFGRID_ME6', '@ Offgrid vertex on ME6.\n                OFFGRID ME6_0 20\n                OFFGRID ME6_30 20\n            ']

['OFFGRID_VFB', '@ Offgrid vertex on VFB.\n                OFFGRID VFB_0 20\n                OFFGRID VFB_30 20\n            ']

['OFFGRID_PRL', '@ Offgrid vertex on PRL.\n                OFFGRID PRL_0 20\n                OFFGRID PRL_30 20\n            ']

['OFFGRID_NATIVE', '@ Offgrid vertex on NATIVE.\n                   OFFGRID NATIVE_0 20\n               ']

['OFFGRID_NEXT', '@ Offgrid vertex on NEXT.\n                 OFFGRID NEXT_0 20\n             ']

['OFFGRID_NEXT_5V', '@ Offgrid vertex on NEXT_5V.\n                    OFFGRID NEXT_5V_0 20\n                ']

['OFFGRID_PEXT', '@ Offgrid vertex on PEXT.\n                 OFFGRID PEXT_0 20\n             ']

['OFFGRID_PEXT_5V', '@ Offgrid vertex on PEXT_5V.\n                    OFFGRID PEXT_5V_0 20\n                ']

['OFFGRID_GO2', '@ Offgrid vertex on GO2.\n                OFFGRID GO2_0 20\n            ']

['OFFGRID_GO2_5V', '@ Offgrid vertex on GO2_5V.\n                   OFFGRID GO2_5V_0 20\n               ']

['OFFGRID_MIM5', '@ Offgrid vertex on MIM5.\n                 OFFGRID MIM5_0 20\n             ']

['OFFGRID_HKMIM5', '@ Offgrid vertex on HKMIM5.\n                   OFFGRID HKMIM5_0 20\n               ']

['OFFGRID_PRESIST', '@ Offgrid vertex on PRESIST.\n                    OFFGRID PRESIST 20\n                ']

['OFFGRID_CTELEC2', '@ Offgrid vertex on CTELEC2.\n                    OFFGRID CTELEC2 20\n                ']

['OFFGRID_CELLVT', '@ Offgrid vertex on CELLVT.\n                   OFFGRID CELLVT 20\n               ']

['OFFGRID_CELLIMP', '@ Offgrid vertex on CELLIMP.\n                    OFFGRID CELLIMP 20\n                ']

['OFFGRID_NEPI', '@ Offgrid vertex on EPI.\n                 OFFGRID NEPI_0 20\n             ']

['OFFGRID_NISO', '@ Offgrid vertex on NISO.\n                 OFFGRID NISO_0 20\n             ']

['NON_45_DEG_ADHVTN', '@ Non 45 degree angle ADHVTN.\n                      ANGLE ADHVTN_0 >0 <45\n                      ANGLE ADHVTN_0 >45 <90\n                      ANGLE ADHVTN_30 >0 <45\n                      ANGLE ADHVTN_30 >45 <90\n                  ']

['NON_45_DEG_ADHVTP', '@ Non 45 degree angle ADHVTP.\n                      ANGLE ADHVTP_0  >0 <45\n                      ANGLE ADHVTP_0  >45 <90\n                      ANGLE ADHVTP_30 >0 <45\n                      ANGLE ADHVTP_30 >45 <90\n                  ']

['NON_45_DEG_RNWELL', '@ Non 45 degree angle RNWELL.\n                      ANGLE RNWELL_0 >0 <45\n                      ANGLE RNWELL_0 >45 <90\n                  ']

['NON_45_DEG_NWELL', '@ Non 45 degree angle NWELL.\n                     ANGLE NWELL_0 >0 <45\n                     ANGLE NWELL_0 >45 <90\n                     ANGLE NWELL_30 >0 <45\n                     ANGLE NWELL_30 >45 <90\n                 ']

['NON_45_DEG_NWELL2', '@ Non 45 degree angle NWELL2.\n                      ANGLE NWELL2_0 >0 <45\n                      ANGLE NWELL2_0 >45 <90\n                      ANGLE NWELL2_30 >0 <45\n                      ANGLE NWELL2_30 >45 <90\n                  ']

['NON_45_DEG_PWELL2', '@ Non 45 degree angle PWELL2.\n                      ANGLE PWELL2_0 >0 <45\n                      ANGLE PWELL2_0 >45 <90\n                      ANGLE PWELL2_30 >0 <45\n                      ANGLE PWELL2_30 >45 <90\n                  ']

['NON_45_DEG_OTP', '@ Non 45 degree angle OTP.\n                   ANGLE OTP_0 >0 <45\n                   ANGLE OTP_0 >45 <90\n                   ANGLE OTP_30 >0 <45\n                   ANGLE OTP_30 >45 <90\n               ']

['NON_45_DEG_ACTIVE', '@ Non 45 degree angle ACTIVE.\n                      ANGLE ACTIVE_0 >0 <45\n                      ANGLE ACTIVE_0 >45 <90\n                      ANGLE ACTIVE_30 >0 <45\n                      ANGLE ACTIVE_30 >45 <90\n                  ']

['NON_45_DEG_POLY', '@ Non 45 degree angle POLY.\n                    ANGLE POLY_0 >0 <45\n                    ANGLE POLY_0 >45 <90\n                    ANGLE POLY_30 >0 <45\n                    ANGLE POLY_30 >45 <90\n                ']

['NON_45_DEG_NPLUS', '@ Non 45 degree angle NPLUS.\n                     ANGLE NPLUS_0 >0 <45\n                     ANGLE NPLUS_0 >45 <90\n                     ANGLE NPLUS_30 >0 <45\n                     ANGLE NPLUS_30 >45 <90\n                 ']

['NON_45_DEG_NLDD', '@ Non 45 degree angle NLDD.\n                    ANGLE NLDD_0 >0 <45\n                    ANGLE NLDD_0 >45 <90\n                    ANGLE NLDD_30 >0 <45\n                    ANGLE NLDD_30 >45 <90\n                ']

['NON_45_DEG_PLDD', '@ Non 45 degree angle PLDD.\n                    ANGLE PLDD_0 >0 <45\n                    ANGLE PLDD_0 >45 <90\n                    ANGLE PLDD_30 >0 <45\n                    ANGLE PLDD_30 >45 <90\n                ']

['NON_45_DEG_PPLUS', '@ Non 45 degree angle PPLUS.\n                     ANGLE PPLUS_0 >0 <45\n                     ANGLE PPLUS_0 >45 <90\n                     ANGLE PPLUS_30 >0 <45\n                     ANGLE PPLUS_30 >45 <90\n                 ']

['NON_45_DEG_SIPROT', '@ Non 45 degree angle SIPROT.\n                      ANGLE SIPROT_0 >0 <45\n                      ANGLE SIPROT_0 >45 <90\n                      ANGLE SIPROT_30 >0 <45\n                      ANGLE SIPROT_30 >45 <90\n                  ']

['NON_45_DEG_NITRIDE', '@ Non 45 degree angle NITRIDE.\n                       ANGLE NITRIDE >0 <45\n                       ANGLE NITRIDE >45 <90\n                   ']

['NON_90_DEG_LIL', '@ Non 90 degree angle LIL.\n                   ANGLE LIL_0 >0 <45\n               ANGLE LIL_0 >45 <90\n                   ANGLE LIL_30 >0 <45\n               ANGLE LIL_30 >45 <90\n               ']

['NON_45_DEG_CONTACT', '@ Non 45 degree angle CONTACT.\n                       ANGLE CONTACT_0 >0 <45\n                       ANGLE CONTACT_0 >45 <90\n                       ANGLE CONTACT_30 >0 <45\n                       ANGLE CONTACT_30 >45 <90\n                   ']

['NON_45_DEG_ME1', '@ Non 45 degree angle ME1.\n                   ANGLE ME1_0 >0 <45\n                   ANGLE ME1_0 >45 <90\n                   ANGLE ME1_30 >0 <45\n                   ANGLE ME1_30 >45 <90\n               ']

['NON_45_DEG_VI1', '@ Non 45 degree angle VI1.\n                   ANGLE VI1_0 >0 <45\n                   ANGLE VI1_0 >45 <90\n                   ANGLE VI1_30 >0 <45\n                   ANGLE VI1_30 >45 <90\n               ']

['NON_45_DEG_ME2', '@ Non 45 degree angle ME2.\n                   ANGLE ME2_0 >0 <45\n                   ANGLE ME2_0 >45 <90\n                   ANGLE ME2_30 >0 <45\n                   ANGLE ME2_30 >45 <90\n               ']

['NON_45_DEG_VI2', '@ Non 45 degree angle VI2.\n                   ANGLE VI2_0 >0 <45\n                   ANGLE VI2_0 >45 <90\n                   ANGLE VI2_30 >0 <45\n                   ANGLE VI2_30 >45 <90\n               ']

['NON_45_DEG_ME3', '@ Non 45 degree angle ME3.\n                   ANGLE ME3_0 >0 <45\n                   ANGLE ME3_0 >45 <90\n                   ANGLE ME3_30 >0 <45\n                   ANGLE ME3_30 >45 <90\n               ']

['NON_45_DEG_VI3', '@ Non 45 degree angle VI3.\n                   ANGLE VI3_0 >0 <45\n                   ANGLE VI3_0 >45 <90\n                   ANGLE VI3_30 >0 <45\n                   ANGLE VI3_30 >45 <90\n               ']

['NON_45_DEG_ME4', '@ Non 45 degree angle ME4.\n                   ANGLE ME4_0 >0 <45\n                   ANGLE ME4_0 >45 <90\n                   ANGLE ME4_30 >0 <45\n                   ANGLE ME4_30 >45 <90\n               ']

['NON_45_DEG_VI4', '@ Non 45 degree angle VI4.\n                   ANGLE VI4_0 >0 <45\n                   ANGLE VI4_0 >45 <90\n                   ANGLE VI4_30 >0 <45\n                   ANGLE VI4_30 >45 <90\n               ']

['NON_45_DEG_ME5', '@ Non 45 degree angle ME5.\n                   ANGLE ME5_0 >0 <45\n                   ANGLE ME5_0 >45 <90\n                   ANGLE ME5_30 >0 <45\n                   ANGLE ME5_30 >45 <90\n               ']

['NON_45_DEG_VI5', '@ Non 45 degree angle VI5.\n                   ANGLE VI5_0 >0 <45\n                   ANGLE VI5_0 >45 <90\n                   ANGLE VI5_30 >0 <45\n                   ANGLE VI5_30 >45 <90\n               ']

['NON_45_DEG_ME6', '@ Non 45 degree angle ME6.\n                   ANGLE ME6_0 >0 <45\n                   ANGLE ME6_0 >45 <90\n                   ANGLE ME6_30 >0 <45\n                   ANGLE ME6_30 >45 <90\n               ']

['NON_45_DEG_VFB', '@ Non 45 degree angle VFB.\n                   ANGLE VFB_0 >0 <45\n                   ANGLE VFB_0 >45 <90\n                   ANGLE VFB_30 >0 <45\n                   ANGLE VFB_30 >45 <90\n               ']

['NON_45_DEG_PRL', '@ Non 45 degree angle PRL.\n                   ANGLE PRL_0 >0 <45\n                   ANGLE PRL_0 >45 <90\n                   ANGLE PRL_30 >0 <45\n                   ANGLE PRL_30 >45 <90\n               ']

['NON_45_DEG_NATIVE', '@ Non 45 degree angle NATIVE.\n                      ANGLE NATIVE_0 >0 <45\n                      ANGLE NATIVE_0 >45 <90\n                  ']

['NON_45_DEG_NEXT', '@ Non 45 degree angle NEXT.\n                    ANGLE NEXT_0 >0 <45\n                    ANGLE NEXT_0 >45 <90\n                ']

['NON_45_DEG_NEXT_5V', '@ Non 45 degree angle NEXT_5V.\n                    ANGLE NEXT_5V_0 >0 <45\n                    ANGLE NEXT_5V_0 >45 <90\n                ']

['NON_45_DEG_PEXT', '@ Non 45 degree angle PEXT.\n                    ANGLE PEXT_0 >0 <45\n                    ANGLE PEXT_0 >45 <90\n                ']

['NON_45_DEG_PEXT_5V', '@ Non 45 degree angle PEXT_5V.\n                    ANGLE PEXT_5V_0 >0 <45\n                    ANGLE PEXT_5V_0 >45 <90\n                ']

['NON_45_DEG_GO2', '@ Non 45 degree angle GO2.\n                   ANGLE GO2_0 >0 <45\n                   ANGLE GO2_0 >45 <90\n               ']

['NON_45_DEG_GO2_5V', '@ Non 45 degree angle GO2_5V.\n                      ANGLE GO2_5V_0 >0 <45\n                      ANGLE GO2_5V_0 >45 <90\n                  ']

['NON_45_DEG_MIM5', '@ Non 45 degree angle MIM5.\n                    ANGLE MIM5_0 >0 <45\n                    ANGLE MIM5_0 >45 <90\n                ']

['NON_45_DEG_HKMIM5', '@ Non 45 degree angle HKMIM5.\n                      ANGLE HKMIM5_0 >0 <45\n                      ANGLE HKMIM5_0 >45 <90\n                  ']

['NON_45_DEG_PRESIST', '@ Non 45 degree angle PRESIST.\n                       ANGLE PRESIST >0 <45\n                       ANGLE PRESIST >45 <90\n                   ']

['NON_45_DEG_NEPI', '@ Non 45 degree angle EPI.\n                    ANGLE NEPI_0 >0 <45\n                ANGLE NEPI_0 >45 <90\n                ']

['NON_45_DEG_CTELEC2', '@ Non 45 degree angle CTELEC2.\n                       ANGLE CTELEC2 >0 <45\n                       ANGLE CTELEC2 >45 <90\n                   ']

['NON_45_DEG_CELLVT', '@ Non 45 degree angle CELLVT.\n                      ANGLE CELLVT >0 <45\n                      ANGLE CELLVT >45 <90\n                  ']

['NON_45_DEG_CELLIMP', '@ Non 45 degree angle CELLIMP.\n                       ANGLE CELLIMP >0 <45\n                       ANGLE CELLIMP >45 <90\n                   ']

['NON_45_DEG_NISO', '@ Non 45 degree angle NISO.\n                    ANGLE NISO_0 >0 <45\n                    ANGLE NISO_0 >45 <90\n                ']

['RHC8REC.1_2_3', '@ Rule HC8REC.1 : Only metals crossing HC8REC are allowed.\n        @ Rule HC8REC.2 : HC8REC enclosure of all layers (except metal) >= 0.5.\n        @ Rule HC8REC.3 : HC8REC distance to all layers (except metal) >= 0.5.\n          ACTIVE INTERACT HC8REC:3\n          POLY INTERACT HC8REC:3\n          NLDD INTERACT HC8REC:3 \n          PLDD INTERACT HC8REC:3\n          NPLUS INTERACT HC8REC:3\n          PPLUS INTERACT HC8REC:3\n          ADHVTN INTERACT HC8REC:3\n          ADHVTP INTERACT HC8REC:3\n          NWELL INTERACT HC8REC:3\n          RNWELL INTERACT HC8REC:3\n          SIPROT INTERACT HC8REC:3\n          CONTACT INTERACT HC8REC:3\n          LIL INTERACT HC8REC:3\n          GO2 INTERACT HC8REC:3 \n          NEXT INTERACT HC8REC:3\n          PEXT INTERACT HC8REC:3\n          NISO INTERACT HC8REC:3\n          NATIVE INTERACT HC8REC:3 \n          ']

['RHC8REC.4', '@ Rule HC8REC.4 : ADHVTN and/or ADHVTP not allowed on HC8REC.\n          ADHVTN AND HC8REC\n          ADHVTP AND HC8REC\n      ']

['R2X1Xa', "@ Rule 2.1a : MOS transistor width >= 0.28.\n           R1 = INT GATEND < 0.28 ABUT>0<90 REGION\n           M = FDRC INSIDE CELL '*FR_2X1Xa_*'\n           R1 INTERACT (SIZE (R1 XOR M) BY -0.001)\n       "]

['R2.1b', '@ Rule 2.1b : MOS transistor width for thick gate oxide >= 0.5.\n          INT NGO2D < 0.5 ABUT>0<90 OPPOSITE\n      INT PGO2D < 0.5 ABUT>0<90 OPPOSITE\n      ']

['R2.1c', '@ Rule 2.1c : Channel width for 5V transistors >= 0.28.\n          INT GATEND_5V < 0.28 ABUT>0<90 REGION\n      ']

['R2Ximp1', "@ Rule 2.imp1 ACTIVE without implant is not allowed.\n            R1 = COPY BADACTIVE:1\n            M = FDRC INSIDE CELL '*FR_2Ximp1_*'\n            R1 INTERACT (SIZE (R1 XOR M) BY -0.001)\n        "]

['R2.imp2', '@ Rule 2.imp2 ACTIVE with PLDD or NLDD without NPLUS or PPLUS is not allowed.\n            PLDDACT AND NLDDACT\n    ']

['R2X2', "@ Rule 2.2 : N+ active width > 0.28.\n         R1 = INT NACTIVE < 0.28 ABUT>0<90 SINGULAR REGION\n         M = FDRC INSIDE CELL '*FR_2X2_*'\n         R1 INTERACT (SIZE (R1 XOR M) BY -0.001)\n     "]

['R2X3', "@ Rule 2.3 : P+ active  width > 0.28.\n         R1 = INT PACTIVE < 0.28 ABUT>0<90 SINGULAR REGION\n         M = FDRC INSIDE CELL '*FR_2X3_*'\n         R1 INTERACT (SIZE (R1 XOR M) BY -0.001)\n     "]

['R2X5', "@ Rule 2.5 : ACTIVE space > 0.32.\n         R1 = EXT ACTIVE < 0.32 ABUT>0<90 SINGULAR REGION\n         M = FDRC INSIDE CELL '*FR_2X5_*'\n         R1 INTERACT (SIZE (R1 XOR M) BY -0.001)\n     "]

['R2.6', '@ Rule 2.6 : NWELL strap distance to PWELL strap > 0.36.\n         EXT NSTRAP:2 PSTRAP < 0.36 ABUT>0<90 SINGULAR\n     ']

['R2.7', '@ Rule 2.7 : ACTIVE minimum area 0.1.\n         R = NOT AREA ACTIVE >= 0.1\n     R OUTSIDE HC8REC\n     ']

['R2.8', '@ Rule 2.8 : ACTIVE minimum enclosed area 0.32.\n         AREA ACTIVEH < 0.32\n     ']

['R1X1', "@ Rule 1.1 : NWELL width >= 1.0.\n         R1 = INT NWELL < 1.0 ABUT>0<90 SINGULAR REGION\n         M = FDRC INSIDE CELL '*FR_1X1_*'\n         R1 INTERACT (SIZE (R1 XOR M) BY -0.001)\n     "]

['R1.2a', '@ Rule 1.2a : NWELL space >= 1.0.\n          EXT NWELL < 1.0 ABUT>=0<90 SINGULAR REGION\n      ']

['//R1.3', '@ Rule 1.3 : nwell space for different nets > 1.0.\n//         EXT NWELLC:1 < 1.0 NOT CONNECTED ABUT>0<90 SINGULAR\n//         X = BAD_NWELL OR NWELFT:1\n//         EXT X < 1.0 SPACE ABUT>=0<90 SINGULAR\n//         EXT X NWELLC:1 < 1.0 ABUT>=0<90 SINGULAR\n//     ']

['R1.2b', '@ Rule 1.2b : NWELL space if one NWELL is at ground > 1.4.\n          EXT NWELLC_NOT NWELLC_GND < 1.4 ABUT>=0<90 SINGULAR REGION\n      ']

['R1.5c', '@ Rule 1.5c : NWELL intersection with NWELL strap > 0.4.\n          INT NCRSNW NWELL < 0.4 ABUT>0<90 MEASURE COINCIDENT\n      ']

['R1.7', '@ Rule 1.7 : NWELL distance to PWELL strap except pdrift >= 0.18.\n         EXT ( NWELL NOT INTERACT PDRACPO ) PSTRAP < 0.18 ABUT<90 SINGULAR REGION\n     ']

['R1.9', '@ Rule 1.9 : NWELL space after +0.24um sizing >= 0.52.\n         EXT NWELLSZ < 0.52 ABUT>=0<90 SINGULAR REGION\n     ']

['R1X4', "@ Rule 1.4 : NWELL enclosure of P+ active except pdrift >= 0.4.\n         R1 = ENC PINNW ( NWELL NOT INTERACT PDRACPO ) < 0.4 ABUT<90 SINGULAR REGION\n         M = FDRC INSIDE CELL '*FR_1X4_*'\n         R1 INTERACT (SIZE (R1 XOR M) BY -0.001)\n     "]

['R1.5a', '@ Rule 1.5a : NWELL enclosure of NWELL strap,\n        @ if NWELL boundary does not cross NWELL strap > 0.18.\n          R1 = ENC NSTRAP:2 NWELL < 0.18 ABUT>0<45 SINGULAR REGION\n      R2 = ENC NSTRAP:2 NWELL < 0.18 ABUT>45<90 SINGULAR REGION\n      R1 OR R2\n      ']

['R1X6', "@ Rule 1.6 : NWELL distance to N+ active >= 0.4.\n          R1 = EXT NWELL NINPWON < 0.4 ABUT<90 SINGULAR REGION\n          M = FDRC INSIDE CELL '*FR_1X6_*'\n          R1 INTERACT (SIZE (R1 XOR M) BY -0.001)\n      "]

['R1.11', '@ Rule 1.11 : NWELL enclosure of P+ active with PEXT >= 0.8.\n          X = PACTIVE ENCLOSE PGO2IO\n          ENC X NWELL  < 0.8 ABUT<90\n      ']

['R1.12', '@ Rule 1.12 : NWELL distance to N+ active with NEXT >= 0.8.\n      Y = NACTIVE ENCLOSE NGO2IO\n          EXT Y NWELL < 0.8 ABUT<90\n      ']

['R1.imp1', '@ Rule 1.imp1 : Floating NWELL is not allowed.\n        NWELLC OUTSIDE ACTIVE\n    ']

['R2.imp1', '@ Rule 2.imp1 : Floating NWELL2 is not allowed.\n        NWELL2C OUTSIDE ACTIVE\n    ']

['R8.imp1', '@ Rule 8.imp1 : Floating PWELL is not allowed.\n            NWNISO OUTSIDE ACTIVE\n    ']

['R89.1', '@ Rule 89.1 : NWELL2 width >= 1.0.\n          INT NWELL2 < 1.0 ABUT>0<90 SINGULAR REGION\n      ']

['R89.2a', '@ Rule R89.2a : NWELL2 space >= 1.0\n           EXT NWELL2 < 1.0 ABUT>0<90 SINGULAR REGION\n']

['R89.2b', '@ Rule 89.2b : NWELL2 space for different nets > 2.0.\n           EXT NWELL2:1 < 2.0 NOT CONNECTED ABUT>0<90 SINGULAR REGION\n       EXT BAD_NWELL2 < 2.0 SPACE ABUT>0<90 SINGULAR REGION\n       EXT BAD_NWELL2 NWELL2:1 < 2.0 ABUT>0<90 SINGULAR REGION\n       ']

['R89.3', '@ Rule 89.3 : NWELL2 enclosure of P+ active >= 0.4.\n          ENC PACTIVE NWELL2 < 0.4 ABUT>=0<90 SINGULAR REGION\n      ']

['R89.4', '@ Rule 89.4 : NWELL2 distance to P+ active, except for NWELL2 resistor >= 0.2.\n          EXT NW2_NOT_RNW2 PACTIVE < 0.2 ABUT>=0<90 SINGULAR REGION\n      ']

['R89.5a', '@ Rule 89.5a : NWELL2 enclosure of N+ active >= 0.2.\n           ENC NACTIVENW2 NWELL2 < 0.2 ABUT>=0<90 SINGULAR REGION\n       ']

['R89.5c', '@ Rule 89.5c : NWELL2 intersection with N+ active >= 0.4.\n           INT NCRSNW2 NWELL2 < 0.4 ABUT>0<90 MEASURE COINCIDENT\n       ']

['R89.6', '@ Rule 89.6 : NWELL2 distance to N+ active, except for NWELL2 resistor >= 0.4.\n          EXT NW2_NOT_RNW2 NACTIVE < 0.4 ABUT>=0<90 SINGULAR REGION\n      ']

['R89.7', '@ Rule 89.7 : NWELL2 enclosure of P+ active with PEXT_5V >= 0.8.\n          ENC PACT_PEXT_5V NWELL2 < 0.8 ABUT>=0<90 SINGULAR REGION\n      ']

['R89.8', '@ Rule 89.8 : NWELL2 distance to N+ active with NEXT_5V >= 0.8.\n          EXT NACT_NEXT_5V NWELL2 < 0.8 ABUT>=0<90 SINGULAR REGION\n      ']

['R89.9a', '@ Rule 89.9a : NWELL2 space to NWELL >= 1.2.\n     @ Rule 89.14 : Allowed the formation of NWELL and NWELL2 butt\n       EXT NWELL2 NWELL < 1.2 ABUT>0<90 SINGULAR REGION\n       ']

['R89.9b', '@ Rule 89.9b : NWELL2 space to NWELL of different net >= 2.0.\n      @ Rule 89.14 : Allowed the formation of NWELL and NWELL2 butt\n           EXT NWELL2:1 NWELLC:1 < 2.0 NOT CONNECTED ABUT>0<90 SINGULAR REGION\n       EXT BAD_NWELL2 NWELLC:1 < 2.0 ABUT>0<90 SINGULAR REGION\n       EXT NWELL2:1 BAD_NWELL < 2.0 ABUT>0<90 SINGULAR REGION\n       EXT BAD_NWELL2 BAD_NWELL < 2.0 ABUT>0<90 SINGULAR REGION\n       ']

['R89.12', '@ Rule 89.12 : NLDD or PLDD on NWELL2 are not allowed.\n           NLDD AND NWELL2\n           PLDD AND NWELL2\n       ']

['R89.13_R89.11', '@ Rule 89.13 : NWELL2 space to PWELL2 >= 1.0.\n                @ Rule 89.11 : NWELL2/PWELL2 abutting cointact is allowed.\n                  EXT NWELL2 PWELL2 < 1.0 ABUT>0<90 SINGULAR REGION\n              ']

['R89.15', '@ Rule 89.15 : Intersection NWELL/NWELL2 not allowed     \n        NWELL AND NWELL2\n    ']

['R90.1', '@ Rule 90.1 : PWELL2 width >= 1.0.\n          INT PWELL2 < 1.0 ABUT>0<90 SINGULAR REGION\n      ']

['R90.2', '@ Rule 90.2 : PWELL2 space >= 1.0.\n          EXT PWELL2 < 1.0 ABUT>0<90 SINGULAR REGION\n      ']

['R90.3', '@ Rule 90.3 : PWELL2 enclosure of N+ active >= 0.4.\n          ENC NACTIVE PWELL2 < 0.4 ABUT>=0<90 SINGULAR REGION\n      ']

['R90.4', '@ Rule 90.4 : PWELL2 distance to N+ active other than NWELL/NWELL2 strap >= 0.4.\n          EXT PWELL2 NACTNONSTRAP < 0.4 ABUT>=0<90 SINGULAR REGION\n      ']

['R90.4a', '@ Rule 90.4a : PWELL2 distance to NWELL/NWELL2 strap >= 0.2.\n           EXT PWELL2 NSTRAP_ALL < 0.2 ABUT>=0<90 SINGULAR REGION\n       ']

['R90.5a', '@ Rule 90.5a : PWELL2 enclosure of P+ active >= 0.2.\n           ENC PACTIVE PWELL2 < 0.2 ABUT>=0<90 SINGULAR REGION\n       ']

['R90.5c', '@ Rule 90.5c : PWELL2 intersection with P+ active >= 0.4.\n           INT PCRSPW2 PWELL2 < 0.4 ABUT>0<90 MEASURE COINCIDENT\n       ']

['R90.6', '@ Rule 90.6 : PWELL2 enclosure of N+ active with NEXT_5V\n        @ and in 5V ESD transistors >= 0.8.\n      ENC NACT_NEXT_5V PWELL2 < 0.8 ABUT>=0<90 SINGULAR REGION\n      ENC NACT_IN_ESD PWELL2 < 0.8 ABUT>=0<90 SINGULAR REGION\n      ']

['R90.7', '@ Rule 90.7 : PWELL2 distance to P+ active with PEXT_5V >= 0.8.\n          EXT PACT_PEXT_5V PWELL2 < 0.8 ABUT>=0<90 SINGULAR REGION\n      ']

['R90.9_R90.11', '@ Rule 90.9 : PWELL2 space to NWELL >= 1.0.\n               @ Rule 90.11 : PWELL2/NWELL abutting cointact is allowed.\n                 EXT PWELL2 NWELL < 1.0 ABUT>0<90 SINGULAR REGION\n             ']

['R90.10', '@ Rule 90.10 : NLDD and PLDD on PWELL2 is not allowed.\n           NLDD AND PWELL2\n           PLDD AND PWELL2\n       ']

['R90.12', '@ Rule 90.12 : Intersection NWELL/PWELL2 or NWELL2/PWELL2 not allowed     \n        NWELL AND PWELL2\n        NWELL2 AND PWELL2\n    ']

['R112.1', '@ Rule 112.1 : RNWELL width >= 1.0.\n           INT RNWELL < 1.0 ABUT>0<90 SINGULAR\n    ']

['R112.2', '@ Rule 112.2 : RNWELL space >= 1.0.\n           EXT RNWELL < 1.0 ABUT>0<90 SINGULAR\n    ']

['R112.3a', '@ Rule 112.3a : RNWELL distance to NWELL >= 1.0.\n            EXT RNWELL NWELL < 1.0 ABUT<90 SINGULAR REGION\n    ']

['R112.3b', '@ Rule 112.3.b : RNWELL distance to NWELL if NWELL is at ground >= 1.4.\n            EXT RNWELL NWELLC_GND < 1.4 ABUT>0<90 SINGULAR REGION\n    ']

['R112.3c', '@ Rule 112.3c : RNWELL distance to NWELL2 >= 1.2.\n            EXT RNWELL NWELL2 < 1.2 ABUT<90 SINGULAR REGION\n    ']

['R112.3d', '@ Rule 112.3.d : RNWELL distance to NWELL2 if NWELL2 is at ground >= 2.0.\n            EXT RNWELL NWELL2C_GND < 2.0 ABUT>0<90 SINGULAR REGION\n    ']

['R112.5c', '@ Rule 112.5c : RNWELL intersection with N+ active >= 0.4.\n            INT NCRSRNW RNWELL < 0.4 ABUT>0<90 MEASURE COINCIDENT\n    ']

['R112.6', '@ Rule 112.6 : RNWELL distance to N+ active >= 0.64.\n           X = NINPW NOT NCRSRNW\n           EXT RNWELL X < 0.64 ABUT<90 SINGULAR\n       ']

['R112.7', '@ Rule 112.7 : RNWELL distance to PWELL strap >= 0.32.\n           EXT RNWELL PSTRAP < 0.32 ABUT<90 SINGULAR REGION\n    ']

['R112.7a', '@ Rule 112.7a : RNWELL distance to PWELL2 strap >= 0.32.\n            EXT RNWELL PSTRAP_5V < 0.32 ABUT<90 SINGULAR REGION\n    ']

['R112.8', '@ Rule 112.8 : RNWELL space after +0.24um sizing >= 0.52.\n         EXT RNWELSZ < 0.52 ABUT>0<90 SINGULAR\n    ']

['R112.9', '@ Rule 112.9 : RNWELL distance to NWELL or NEPI after +0.24um sizing >= 0.52.\n         EXT RNWELSZ NWELLSZ < 0.52 ABUT<90 SINGULAR\n     NEPISZ = SIZE NEPI BY 0.24\n     EXT RNWELSZ NEPISZ < 0.52 ABUT<90 SINGULAR\n    ']

['//R112.10', '@ Rule 112.10 : P+ active in RNWELL is not allowed.\n//          RNWELL AND PACTIVE\n//    ']

['R112.11', '@ Rule 112.11 : POLY in RNWELL is not allowed.\n            RNWELL AND POLY\n    ']

['R112.12', '@ Rule 112.12 : NWELL resistor width >= 0.7.\n            X = RESNW COINCIDENT INSIDE EDGE RNWELL\n            INT X < 0.7 ABUT>0<90\n    ']

['R112.13', '@ Rule 112.13 : NWELL resistor length >= 1.4.\n            X = RESNW COINCIDENT OUTSIDE EDGE RNWELLT\n            INT X < 1.4 ABUT>0<90\n    ']

['R112.imp1', '@ Rule 112.imp1 : floating RNWELL is not allowed under pads.\n              (RNWELL INTERACT PAD) OUTSIDE ACTIVE\n      ']

['R112.14', '@ Rule 112.14 : N+ active head enclosure by RNWELL >= 0.3.\n          X = RESNWT NOT NCRSRNW\n          ENC X RNWELL < 0.3 ABUT< 90 SINGULAR\n    ']

['R112.10', "@ Rule 112.10 : P+ active in RNWELL is not allowed.\n            (RNWELL_0 NOT INSIDE  CELL '*IOOTP_RNW*') AND PACTNOEM\n    "]

['R112.15', '@ Rule 112.15 : NISO in RNWELL is not allowed.\n          NISO AND RNWELL\n        ']

['R112.17_112.18', '@ Rule 112.18 : RNWELL distance to PWELL2 >= 1.0\n                 @ Rule 112.17 : Abutt formation of RNWELL and PWELL2 is allowed.\n                   EXT RNWELL PWELL2 < 1.0 ABUT>0<90 SINGULAR REGION\n           ']

['R82.1', '@ Rule 82.1 : ADHVTN width >= 0.48.\n          INT ADHVTN < 0.48 ABUT>0<90 OPPOSITE SINGULAR\n      ']

['R82.2', '@ Rule 82.2 : ADHVTN space >=0.48.\n          EXT ADHVTN < 0.48 ABUT>0<90 SINGULAR\n      ']

['R82X3', "@ Rule 82.3 : ADHVTN enclosure of N+ gate >= 0.36.\n          R1 = ENC NGATELL:1 ADHVTN < 0.36 ABUT <90 SINGULAR REGION\n          M = FDRC INSIDE CELL '*FR_82X3_*'\n          R1 INTERACT (SIZE (R1 XOR M) BY -0.001)\n      "]

['R82X4', "@ Rule 82.4 : ADHVTN distance to gate of mos without ADHVTN >= 0.26.\n          R1 = EXT ADHVTN GATENOADHN < 0.26 ABUT <90 SINGULAR REGION\n          M = FDRC INSIDE CELL '*FR_82X4_*'\n          R1 INTERACT (SIZE (R1 XOR M) BY -0.001)\n      "]

['R82.5', '@ Rule 82.5 : ADHVTN distance to ACTIVE of mos without ADHVTN >= 0.08.\n          EXT ADHVTN ACTIVSDLVT < 0.08 ABUT <90 SINGULAR REGION\n      ']

['R82.6', '@ Rule 82.6 : ADHVTN minimum diagonal width for inner corners only > 0.22.\n          INT ADHVTN < 0.22 ABUT>0<90 SINGULAR\n      ']

['R82.imp1', '@ Rule 82.imp1 : ADHVTN not allowed on pgate sized by 0.26.\n             PGATESZ:1 AND ADHVTN\n     ']

['R82.imp2', '@ Rule 82.imp2 : ADHVTN mandatory on gate of low leakage nmos.\n             (GATE_N INTERACT ADHVTN) NOT ADHVTN\n     ']

['R83.1', '@ Rule 83.1 : ADHVTP width >= 0.48.\n          INT ADHVTP < 0.48 ABUT>0<90 OPPOSITE SINGULAR\n      ']

['R83.2', '@ Rule 83.2 : ADHVTP space >= 0.48.\n         EXT ADHVTP < 0.48 ABUT>0<90 SINGULAR\n      ']

['R83X3', "@ Rule 83.3 : ADHVTP enclosure of P+ gate >= 0.36.\n          R1 = ENC PGATELL:1 ADHVTP < 0.36 ABUT <90 SINGULAR REGION\n          M = FDRC INSIDE CELL '*FR_83X3_*'\n          R1 INTERACT (SIZE (R1 XOR M) BY -0.001)\n      "]

['R83X4', "@ Rule 83.4 : ADHVTP distance to gate of mos without ADHVTP >= 0.26.\n          R1 = EXT ADHVTP GATENOADHP < 0.26 ABUT <90 SINGULAR REGION\n          M = FDRC INSIDE CELL '*FR_83X4_*'\n          R1 INTERACT (SIZE (R1 XOR M) BY -0.001)\n      "]

['R83.5', '@ Rule 83.5 : ADHVTP distance to ACTIVE of mos without ADHVTP >= 0.08.\n          EXT ADHVTP ACTIVSDLVT < 0.08 ABUT <90 SINGULAR\n      ']

['R83.6', '@ Rule 83.6 : ADHVTP minimum diagonal width for inner corners only > 0.22.\n          INT ADHVTP < 0.22 ABUT>0<90 SINGULAR\n      ']

['R83.imp1', '@ Rule 83.imp1 : ADHVTP not allowed on ngate sized by 0.26.\n             NGATESZ:1 AND ADHVTP\n     ']

['R83.imp2', '@ Rule 83.imp2 : ADHVTP mandatory on pgate of low leakage pmos.\n             (GATE_P INTERACT ADHVTP) NOT ADHVTP\n     ']

['R13X1Xa', "@ Rule 13.1a : POLY width >= 0.18.\n            R1 = INT POLY < 0.18 ABUT>0<90 SINGULAR REGION\n            M = FDRC INSIDE CELL '*FR_13X1Xa_*'\n            R1 INTERACT (SIZE (R1 XOR M) BY -0.001)\n        "]

['R13.1b', '@ Rule 13.1b : Min transistor length for thin gate oxide transistors >= 0.18.\n           INT GATENL < 0.18 ABUT>0<90\n       ']

['R13.1c', "@ Rule 13.1c : Min transistor length for thick gate oxide I/O's transistors >= 0.34.\n           INT NGO2L < 0.34 ABUT>0<90\n           INT NGO2ESDL < 0.34 ABUT>0<90\n           INT PGO2L < 0.34 ABUT>0<90\n       "]

['R13.1d', '@ Rule 13.1d : Chanel length for 5V transistors >= 0.5.\n           INT GATENL_5V < 0.5 ABUT>0<90\n       ']

['R13X2Xa', "@ Rule 13.2a : POLY space >= 0.28.\n            R1 = EXT POLY < 0.28 ABUT>0<90 SINGULAR REGION\n            M = FDRC INSIDE CELL '*FR_13X2*'\n            R1 INTERACT (SIZE (R1 XOR M) BY -0.001)\n        "]

['R13.2b', '@ Rule 13.2b : POLY space on ACTIVE without CONTACT >= 0.28.\n           X = ACTPOL:1 COINCIDENT INSIDE EDGE POLY\n           EXT X < 0.28 ABUT>0<90\n       ']

['R13.2c', '@ Rule 13.2c : POLY space on ACTIVE when contacted.\n     @ if L is lower than 5 um >= 0.36.\n           X = ALLGATE COINCIDENT OUTSIDE EDGE DSC\n           EXT X < 0.36 ABUT>0<90\n       ']

['R13.2d', '@ Rule 13.2d : POLY space on ACTIVE when contacted.\n     @ if L is higher or equal to 5 um >= 0.44.\n           X1 = ALLGATE COINCIDENT OUTSIDE EDGE DSC\n       X2 = LENGTH X1 >= 5\n           R = EXT X2 < 0.44 ABUT>0<90 PROJECTING OPPOSITE REGION\n       R OUTSIDE HC8REC\n       ']

['R_13X3', "@ Rule 13.3 : poly extension on active (Endcap) >= 0.2\n           R0 = ENC GATENDANDH_5V LPOLY_0 < 0.2 ABUT< 90 REGION\n           R1 = ENC GATEND LPOLY_0 < 0.2 ABUT< 90 REGION\n           R2 = ENC NGO2D LPOLY_0 < 0.2 ABUT< 90 REGION\n           R3 = (R0 OR R1) OR R2\n           R4 = ENC PGO2D LPOLY_0 < 0.2 ABUT< 90 REGION\n           R5 = R3 OR R4\n           M = FDRC INSIDE CELL '*FR_13X3_*'\n           R5 INTERACT (SIZE (R5 XOR M) BY -0.001)\n       "]

['R13X4Xa', "@ Rule 13.4a : POLY distance to ACTIVE corner >= 0.16.\n            R1N = EXT N_POLY_TR ACTINCORNEDG < 0.16 ABUT< 90 REGION\n        R1P = EXT P_POLY_TR ACTINCORPEDG < 0.16 ABUT< 90 REGION\n            R1 = R1N OR R1P\n            M = FDRC INSIDE CELL '*FR_13X4Xa_*'\n            R1 INTERACT (SIZE (R1 XOR M) BY -0.001)\n        "]

['R13X4Xb', "@ Rule 13.4b : POLY corner distance to ACTIVE >= 0.16.\n            R1 = EXT POLYINCOR ACTIVEDRSRC < 0.16 ABUT< 90 OPPOSITE REGION\n//             R1 = EXT POLYINCOR ACTIVEDRSRC < 0.12 ABUT< 90 OPPOSITE REGION\n            M = FDRC INSIDE CELL '*FR_13X4*'\n            R1 INTERACT (SIZE (R1 XOR M) BY -0.001)\n        "]

['R13X4Xc', "@ Rule 13.4c : POLY distance to ACTIVE >= 0.12.\n            R1 = EXT POLYNOHAMM ACTIVE < 0.12 ABUT< 90 SINGULAR REGION\n            M = FDRC INSIDE CELL '*FR_13X4*'\n            R1 INTERACT (SIZE (R1 XOR M) BY -0.001)\n        "]

['R13X4i2', "@ Rule 13.4i2 : POLY space to ACTIVE when contacted by LIL >= 0.12.\n            R1 = EXT LILPOL ACTIVE < 0.12 ABUT<90 OVERLAP SINGULAR REGION\n            M = FDRC INSIDE CELL '*FR_13X4i2_*'\n            R1 INTERACT (SIZE (R1 XOR M) BY -0.001)\n        "]

['R13X5Xa', '@ Rule 13.5a : Minimum uncontacted source and drain width if L is <= 5um equals 0.36um\n          @              "uncontacted" means - at distance more than 5um from contact window.\n            R1 = ENC NGATW ACTIVE < 0.36 ABUT<90 OPPOSITE REGION\n            R2 = ENC PGATW ACTIVE < 0.36 ABUT<90 OPPOSITE REGION\n            R3 = R1 OR R2\n            M = FDRC INSIDE CELL \'*FR_13X5*\'\n            R3 INTERACT (SIZE (R3 XOR M) BY -0.001)\n        ']

['R13.5b', '@ Rule 13.5b : Minimum uncontacted source and drain width if L is higher 5um equals 0.44\n         @              "uncontacted" means - at distance more than 5um from contact window.\n       R = ENC LAYER7 ACTIVE < 0.44 ABUT<90 OPPOSITE REGION\n       R OUTSIDE HC8REC\n       ']

['R13.5_H8', '@ Rule 13.5_H8 : Minimum N & P Source/Drain Width limited by active = 0.36um.\n       R = ENC LAYER7 ACTIVE < 0.36 ABUT<90 OPPOSITE REGION\n       R INSIDE HC8REC\n     ']

['R13.6', '@ Rule 13.6 : POLY over inward ACTIVE corner is not allowed.\n          EXT ACTOVPO:2 < 0.1 ABUT >0 < 180 INTERSECTING ONLY\n      ']

['R13.6.', '@ Rule 13.6. : POLY over outward ACTIVE corner not allowed.\n           INT ACTOVPO:2 < 0.1 ABUT >0 < 180 INTERSECTING ONLY\n       ']

['R13X7', "@ Rule 13.7 : POLY on ACTIVE distance to edge of non mos ACTIVE > 0.32.\n          X = PNOTMOS COINCIDENT INSIDE EDGE POLY\n          R1 = ENC X ACTIVE < 0.32 ABUT<90 REGION\n          M = FDRC INSIDE CELL '*FR_13X7_*'\n          R1 INTERACT (SIZE (R1 XOR M) BY -0.001)\n      "]

['R13.8', '@ Rule 13.8 : 90deg angles on ACTIVE are forbiden.\n      POLYINCOR:2 AND ACTIVE\n      POOVACT = POLYNOCPONW:2 INSIDE EDGE ACTIVE\n      INT POOVACT < 0.02 ABUT >0 < 45 INTERSECTING ONLY\n      INT POOVACT < 0.02 ABUT >45 < 135 INTERSECTING ONLY\n      INT POOVACT < 0.02 ABUT >135 < 180 INTERSECTING ONLY\n      ']

['R13.8_H8', '@ Rule 13.8_H8 : POLY space >= 0.36.\n           X1 = ALLGATE COINCIDENT OUTSIDE EDGE DSC\n       X2 = LENGTH X1 > 5\n           R = EXT X2 < 0.36 ABUT>0<90 PROJECTING OPPOSITE REGION\n       R INSIDE HC8REC\n        ']

['R13.9', '@ Rule 13.9 : Min length of 45deg POLY line between two inside corners in the same direction = 0.3.\n      POOVACT = POLY INSIDE EDGE ACTIVE\n      POLYX5 = EXT POOVACT < 0.02 ABUT == 135 INTERSECTING ONLY REGION\n      POOVACTSZ = RECTANGLE (EXPAND EDGE POOVACT INSIDE BY 0.02 )\n      BADPOLY45 = NOT LENGTH ( POOVACTSZ TOUCH POLYX5 == 2 ) > 0.3\n      R = BADPOLY45 COINCIDENT INSIDE EDGE POLY\n      R OUTSIDE EDGE HC8REC\n      ']

['R13.10', '@ Rule 13.10 : POLY distance to NWELL on ACTIVE in case this ACTIVE crosses NWELL boundary >= 0.56.\n           X = NWELL INSIDE EDGE NCRSNW\n           Y:1 = COPY ACTPOL:1  \n           Y:2 = Y:1 NOT NDRACPO \n       Z = Y:2 COINCIDENT INSIDE EDGE POLY\n       EXT Z X < 0.56  ABUT<90 INSIDE ALSO\n           (Y:2 COINCIDENT INSIDE EDGE NCRSNW ) COINCIDENT INSIDE EDGE NWELL\n']

['R13.10a', '@ Rule 13.10a : POLY distance to NWELL2 on ACTIVE in case this ACTIVE crosses NWELL2 boundary >= 0.56.\n            X = NWELL2 INSIDE EDGE NCRSNW2\n        Z = ACTPOL:1 COINCIDENT INSIDE EDGE POLY\n        EXT Z X < 0.56  ABUT<90\n    ']

['R13.11', '@ Rule 13.11 POLY distance to RNWELL on ACTIVE in case this ACTIVE crosses the RNWELL boundary >= 0.56.\n           X = RNWELL INSIDE EDGE NCRSRNW\n           Y:3 = COPY ACTPOL:1  \n           Y:4 = Y:3 NOT NDRACPO \n           Z = ACTPOL:1 COINCIDENT INSIDE EDGE POLY\n           EXT Z X < 0.56  ABUT<90 INSIDE ALSO\n           (Y:4 COINCIDENT INSIDE EDGE NCRSRNW ) COINCIDENT INSIDE EDGE RNWELL\n    ']

['R13.13', '@ Rule 13.13 : POLY without implant is not allowed except for RHIPO resistor.\n           (( POLY NOT ALLIMPLANT:1 ) NOT HC8REC ) NOT PRESIST\n       ']

['R14.imp1a', '@ Rule 14.imp1 : NMOS gate must be inside NLDD.\n              NGATE:7 CUT NLDD\n          NGATELL:1 CUT NLDD\n          ']

['R14.imp2a', '@ Rule 14.imp2 : PMOS gate must not be inside NLDD.\n              PGATE:8 AND NLDD\n          PGATELL:1 AND NLDD\n          ']

['R14.1', '@ Rule 14.1 : NLDD width >= 0.48.\n          INT NLDD < 0.48 ABUT>0<90 SINGULAR\n      ']

['R14.2', '@ Rule 14.2 : NLDD space >= 0.48.\n          EXT NLDD < 0.48 ABUT>0<90 SINGULAR\n      ']

['R14X3', "@ Rule 14.3 : NLDD enclosure of N+ gate >= 0.58.\n          R1 = ENC NGATE:7 NLDD < 0.58 ABUT<90 SINGULAR REGION\n          R2 = ENC NGATELL:1 NLDD < 0.58 ABUT<90 SINGULAR REGION\n          R3 = R1 OR R2\n          M = FDRC INSIDE CELL '*FR_14X3_*'\n          R3 INTERACT (SIZE (R3 XOR M) BY -0.001)\n      "]

['R14.4', '@ Rule 14.4 : NLDD distance to active resistors > 0.26.\n      EXT ACTIVERES NLDD < 0.26 ABUT<90\n      NLDD  INSIDE EDGE ACTIVERES\n      ']

['R14.5', '@ Rule 14.5 : NLDD distance to poly resistors > 0.26.\n      EXT RPOLY NLDD < 0.26 ABUT<90\n      NLDD  INSIDE EDGE RPOLY\n      ']

['R14X8', "@ Rule 14.8 : NLDD distance to P+ active other than PWELL strap > 0.22.\n          R1 = EXT PACTNOSTRP NLDD < 0.22 ABUT<90 REGION\n          R2 = EXPAND EDGE (NLDD INSIDE EDGE PACTNOSTRP) OUTSIDE BY 0.02\n          R3 = R1 OR R2\n          M = FDRC INSIDE CELL '*FR_14X8_*'\n          R3 INTERACT (SIZE (R3 XOR M) BY -0.001)\n      "]

['R14.6', '@ Rule 14.6 : NLDD distance to ACTIVE covered with NEXT or PEXT > 0.26.\n      EXT ACTIVEXT NLDD < 0.26 ABUT<90\n      NLDD  INSIDE EDGE ACTIVEXT\n      ']

['R14.imp3', '@ Rule 14.imp3 : ACTIVE strap with NLDD without nplus is not allowed.\n             COPY NLDDSTRAP\n     ']

['R15.imp1a', '@ Rule 15.imp1 : PMOS gate must be inside PLDD.\n              PGATE:8 CUT PLDD\n          PGATELL:1 CUT PLDD\n          ']

['R15.imp2a', '@ Rule 15.imp2 : NMOS gate must not be inside PLDD.\n              NGATE:7 AND PLDD\n          NGATELL:1 AND PLDD\n          ']

['R15.1', '@ Rule 15.1 : PLDD width >= 0.48.\n          INT PLDD < 0.48 ABUT>0<90 SINGULAR\n      ']

['R15.2', '@ Rule 15.2 : PLDD space >= 0.48.\n          EXT PLDD < 0.48 ABUT>0<90 SINGULAR\n      ']

['R15X3', "@ Rule 15.3 : PLDD enclosure of P+ gate >= 0.58.\n          R1 = ENC PGATE:8 PLDD < 0.58 ABUT<90 SINGULAR REGION\n          R2 = ENC PGATELL:1 PLDD < 0.58 ABUT<90 SINGULAR REGION\n          R3 = R1 OR R2\n          M = FDRC INSIDE CELL '*FR_15X3_*'\n          R3 INTERACT (SIZE (R3 XOR M) BY -0.001)\n      "]

['R15.4', '@ Rule 15.4 : PLDD distance to active resistors > 0.26.\n      EXT ACTIVERES PLDD < 0.26 ABUT<90\n      PLDD  INSIDE EDGE ACTIVERES\n      ']

['R15.5', '@ Rule 15.5 : PLDD distance to poly resistors > 0.26.\n      EXT RPOLY PLDD < 0.26 ABUT<90\n      PLDD  INSIDE EDGE RPOLY\n      ']

['R15X8', "@ Rule 15.8 : PLDD distance to  N active other than NWELL strap > 0.22.\n          R1 = EXT NACTNOSTRN PLDD < 0.22 ABUT<90 REGION\n          R2 = EXPAND EDGE (PLDD  INSIDE EDGE NACTNOSTRN) OUTSIDE BY 0.02\n          R3 = R1 OR R2\n          M = FDRC INSIDE CELL '*FR_15X8_*'\n          R3 INTERACT (SIZE (R3 XOR M) BY -0.001)\n      "]

['R15.6', '@ Rule 15.6 : PLDD distance to ACTIVE covered with NEXT or PEXT > 0.26.\n      EXT ACTIVEXT PLDD < 0.26 ABUT<90\n      PLDD  INSIDE EDGE ACTIVEXT\n      ']

['R15.imp3', '@ Rule 15.imp3 : ACTIVE strap with PLDD without pplus is not allowed.\n             COPY PLDDSTRAP\n     ']

['R16.1', '@ Rule 16.1 : nplus width >= 0.48.\n          INT NPLUS < 0.48 ABUT>0<90 SINGULAR\n    ']

['R16.2', '@ Rule 16.2 : nplus space >= 0.48.\n          EXT NPLUS < 0.48 ABUT>0<90 SINGULAR\n    ']

['R16X3', "@ Rule 16.3 : nplus minimum area 0.36.\n          R1 = NOT AREA NPLUS >= 0.36\n          M = FDRC INSIDE CELL '*FR_16X3_*'\n          R1 INTERACT (SIZE (R1 XOR M) BY -0.001)\n      "]

['R16X4_R16X4a', "@ Rule 16.4_16.4a : NPLUS enclosure of N+ active other than NWELL/NWELL2 strap >= 0.26.\n                 R2 = ENC ACTNONSTRAPEDGE NPLUS < 0.26 ABUT<90 REGION\n         R3 = ENC ACTNONSTRAP NPLUS < 0.26 ABUT<90 SINGULAR REGION\n         R4 = R3 NOT ACTIVE\n         R = R2 OR R4\n                 R1 = R OUTSIDE HC8REC\n                 M = FDRC INSIDE CELL '*FR_16X4_*'\n                 R1 INTERACT (SIZE (R1 XOR M) BY -0.001)\n             "]

['R16.3_H8a', '@ Rule 16.3_H8 : nplus enclosure of N+ active >= 0.20.\n              R = ENC ACTNONSTRAPEDGE NPLUS < 0.20 ABUT<90 REGION\n          R INSIDE HC8REC\n      ']

['R16.5_R16.5a', '@ Rule 16.5_16.5a : NPLUS distance to ACTIVE other than PWELL/PWELL2 strap >= 0.26.\n             R = EXT ACTNOPSTRAP NPLUS < 0.26 ABUT<90 SINGULAR REGION\n             R OUTSIDE HC8REC\n             ']

['R16.4_H8', '@ Rule 16.4_H8 : nplus dist to P+ active >0.20.\n         R = EXT ACTNOSTRAP NPLUS < 0.20 ABUT>0<90 REGION\n         R INSIDE HC8REC\n     ']

['R16X6Xa_R16X6Xc', "@ Rule 16.6a_16.6c: NPLUS enclosure of NWELL/NWELL2 strap >= 0.1.\n                    NSTRAPEDGE = NSTRAP:2_ALL COINCIDENT INSIDE EDGE ACTIVE\n            R2 = ENC NSTRAPEDGE NPLUS < 0.1 ABUT<90 REGION\n            R3 = ENC NSTRAP:2_ALL NPLUS < 0.1 ABUT<90 SINGULAR REGION\n            R4 = R3 NOT ACTIVE\n            R1 = R2 OR R4\n                    M = FDRC INSIDE CELL '*FR_16X6Xa_*'\n                    R1 INTERACT (SIZE (R1 XOR M) BY -0.001)\n                "]

['R16.6b', '@ Rule 16.6b: NPLUS enclosure of NWELL strap on that NWELL side,\n         @ where distance from NWELL strap to NWELL boundary is <= 0.24, >= 0.18.\n           X = ENC NSTRAP:2 NWELL <= 0.24 ABUT<90 REGION\n       Y = NSTRAP:2 COINCIDENT EDGE X\n       ENC Y NPLUS < 0.18 ABUT>=0<90 REGION\n       ']

['R16.6d', '@ Rule 16.6d: NPLUS enclosure of NWELL2 strap on that NWELL2 side,\n         @ where distance from NWELL2 strap to NWELL2 boundary is <= 0.24, >= 0.18.\n       X = ENC NSTRAP:1_5V NWELL2 <= 0.24 ABUT<90 REGION\n       Y = NSTRAP:1_5V COINCIDENT EDGE X\n       ENC Y NPLUS < 0.18 ABUT>=0<90 REGION\n       ']

['R16.7a_R16.7c', '@ Rule 16.7a_16.7c: NPLUS distance to PWELL/PWELL2 strap >= 0.1.\n              R1 = EXT PSTRAP NPLUS < 0.1 ABUT<90 SINGULAR REGION\n              R2 = EXT PSTRAP_5V NPLUS < 0.1 ABUT<90 SINGULAR REGION\n          R3 = R1 OR R2\n          R3 NOT ACTIVE\n          ']

['R16.7b_R16.7d', '@ Rule 16.7b_16.7d: NPLUS distance to PWELL/PWELL2 strap on NWELL/NWELL2 side,\n                @ if distance from PWELL/PWELL2 strap to NWELL/NWELL2 is <= 0.24, >= 0.18.\n              X1 = EXT PSTRAP NWELL <= 0.24 ABUT<90 REGION\n              Y1 = PSTRAP COINCIDENT EDGE X1\n              EXT Y1 NPLUS < 0.18 ABUT>0<90 REGION\n\n              X2 = EXT PSTRAP NWELL2 <= 0.24 ABUT<90 REGION\n              Y2 = PSTRAP COINCIDENT EDGE X2\n              EXT Y2 NPLUS < 0.18 ABUT>0<90 REGION\n\n              X3 = EXT PSTRAP_5V NWELL <= 0.24 ABUT<90 REGION\n              Y3 = PSTRAP_5V COINCIDENT EDGE X3\n              EXT Y3 NPLUS < 0.18 ABUT>0<90 REGION\n\n              X4 = EXT PSTRAP_5V NWELL2 <= 0.24 ABUT<90 REGION\n              Y4 = PSTRAP_5V COINCIDENT EDGE X4\n              EXT Y4 NPLUS < 0.18 ABUT>0<90 REGION\n          ']

['R16X8_R16X8a', "@ Rule 16.8_16.8a : N+ active width of abutting NWELL/NWELL2 strap >= 0.28.\n                 R1 = INT NPLUS NSTRTP_ALL < 0.28 ABUT>0<90 SINGULAR MEASURE COINCIDENT REGION\n                 M = FDRC INSIDE CELL '*FR_16X8_*'\n                 R1 INTERACT (SIZE (R1 XOR M) BY -0.001)\n             "]

['R16.9', '@ Rule 16.9 : POLY gate distance to N+ active of abutting NWELL strap >= 0.4.\n          X = PINNW COINCIDENT OUTSIDE EDGE NSTRTP\n          ENC PGATW X < 0.4 ABUT<90 PROJECTING\n          ENC PGATW X < 0.4 CORNER TO CORNER\n      ']

['R16.9a', '@ Rule 16.9a : POLY gate distance to N+ active of abutting NWELL2 strap,\n         @              except for H-type devices and OTP >= 0.4.\n           X = PINNW2 COINCIDENT OUTSIDE EDGE NSTRTP_5V\n           ENC PGATE_5V X < 0.4 ABUT<90 PROJECTING\n           ENC PGATE_5V X < 0.4 CORNER TO CORNER\n       ']

['R16.imp1', '@ Rule 16.imp1 : nplus crossing POLY gate not allowed.\n            X = GATE NOT SIPROT:1\n            NPLUS COINCIDENT INSIDE EDGE X\n    ']

['R16X11', "@ Rule 16.11 : nplus distance to p+ implant in case of abutting strap = 0 (min=max).\n           X1 = (ACTIVE NOT PPLUS) AND (ACTIVE NOT NPLUS)\n           R1 = ( X1 TOUCH NSTRAP:2 ) OR ( X1 TOUCH PDIFF0:1 )\n           M = FDRC INSIDE CELL '*FR_16X11_*'\n           R1 INTERACT (SIZE (R1 XOR M) BY -0.001)\n       "]

['R16.12', '@ Rule 16.12 : extension on POLY in case of N+ silicided poly resistor >= 0.26.\n       R = ENC POLYR NPLUS < 0.26 ABUT <90 REGION\n       R OUTSIDE HC8REC\n       ']

['R70.1', '@ Rule 70.1 : NATIVE width >= 0.48.\n          INT NATIVE < 0.48 ABUT>0<90 SINGULAR\n      ']

['R70.2', '@ Rule 70.2 : NATIVE space >= 0.48.\n          EXT NATIVE < 0.48 ABUT>0<90 SINGULAR\n      ']

['R70.3', '@ Rule 70.3 : NATIVE enclosure of unsalicided poly >= 0.3.\n          X = POLY AND SIPO\n          ENC X NATIVE < 0.3 ABUT<90\n      ']

['R70.4', '@ Rule 70.4 : All unsilicided N+ poly must be covered by NATIVE layer.\n          X = ((POLY AND SIPO) AND NPLUS) INTERACT NATIVE\n      X NOT NATIVE\n      ']

['R70.5', '@ Rule 70.5 : All unsilicided P+ POLY must be covered by NATIVE.\n          X = ((POLY AND SIPO) AND PPLUS) INTERACT NATIVE\n      X NOT NATIVE\n      ']

['R70.imp1', '@ Rule 70.imp1 : rpo1p are not recommended.\n             (( RPOLY AND PPLUS ) NOT PRESIST) NOT MRHBD:1\n     ']

['R17.1', '@ Rule 17.1 : pplus width >= 0.48.\n          INT PPLUS < 0.48 ABUT>0<90 SINGULAR\n      ']

['R17.2', '@ Rule 17.2 : pplus space >= 0.48.\n          EXT PPLUS < 0.48 ABUT>0<90 SINGULAR\n      ']

['R17.3', '@ Rule 17.3 : pplus minimum area 0.36.\n          NOT AREA PPLUS >= 0.36\n      ']

['R17.4_R17.4a', '@ Rule 17.4_17.4a : PPLUS enclosure of P+ active other than PWELL/PWELL2 strap >= 0.26.\n                 ACTNOPSTRAPEDGE = ACTNOPSTRAP COINCIDENT INSIDE EDGE ACTIVE\n         R1 = ENC ACTNOPSTRAPEDGE PPLUS < 0.26 ABUT<90 REGION\n         R2 = ENC ACTNOPSTRAP PPLUS < 0.26 ABUT<90 SINGULAR REGION\n         R3 = R2 NOT ACTIVE\n         R = R1 OR R3\n             R OUTSIDE HC8REC\n             ']

['R17.3_H8', '@ Rule 17.3_H8 : pplus enclosure of P+ active >= 0.20.\n             R = ENC ACTNOSTRAPEDGE PPLUS < 0.20 ABUT<90 REGION\n         R INSIDE HC8REC \n     ']

['R17X5_R17X5a', "@ Rule 17.5_17.5a : PPLUS distance to ACTIVE other than NWELL/NWELL2 strap > 0.26.\n             R = EXT ACTNONSTRAP PPLUS < 0.26 ABUT<90 SINGULAR REGION\n                 R1 = R OUTSIDE HC8REC\n                 M = FDRC INSIDE CELL '*FR_17X5_*'\n                 R1 INTERACT (SIZE (R1 XOR M) BY -0.001)\n             "]

['R17.4_H8', '@ Rule 17.4_H8 : pplus distance to N+ active > 0.20.\n         R = EXT ACTNOSTRAP PPLUS < 0.20 ABUT>0<90 REGION\n         R INSIDE HC8REC\n     ']

['R17X6Xa_R17X6Xc', "@ Rule 17.6a_17.6c : PPLUS enclosure of PWELL/PWELL2 strap >= 0.1.\n                    PSTRAPEDGE = PSTRAP_ALL COINCIDENT INSIDE EDGE ACTIVE\n                    R2 = ENC PSTRAPEDGE PPLUS < 0.1 ABUT<90 REGION\n            R3 = ENC PSTRAP_ALL PPLUS < 0.1 ABUT<90 SINGULAR REGION\n            R4 = R3 NOT ACTIVE\n            R1 = R2 OR R4\n                    M = FDRC INSIDE CELL '*FR_17X6Xa_*'\n                    R1 INTERACT (SIZE (R1 XOR M) BY -0.001)\n                "]

['R17.6b', '@ Rule 17.6b: PPLUS enclosure of PWELL strap on that PWELL side,\n         @ where distance from PWELL strap to PWELL boundary is <= 0.24, >= 0.18.\n       X = EXT PSTRAP WELL_ALL <= 0.24 ABUT<90 PROJECTING REGION\n       Y = PSTRAP COINCIDENT EDGE X\n       ENC Y PPLUS < 0.18 ABUT>0<90\n    ']

['R17.6d', '@ Rule 17.6d : PPLUS enclosure of PWELL2 strap on that PWELL2 side,\n         @ where distance from PWELL2 strap to PWELL2 boundary is <= 0.24, >= 0.18.\n       X = ENC PSTRAP_5V PWELL2 <= 0.24 ABUT<90 PROJECTING REGION\n       Y = PSTRAP_5V COINCIDENT EDGE X\n       ENC Y PPLUS < 0.18 ABUT>0<90\n    ']

['R17.7a_R17.7c', '@ Rule 17.7a_17.7c : PPLUS distance to NWELL/NWELL2 strap >= 0.1.\n              R = EXT NSTRAP:2_ALL PPLUS < 0.1 ABUT<90 SINGULAR REGION\n          R NOT ACTIVE\n          ']

['R17.7b_R17.7d', '@ Rule 17.7b_17.7d : PPLUS distance to NWELL/NWELL2 strap on PWELL/PWELL2 side,\n                  @ if distance from NWELL/NWELL2 strap to PWELL/PWELL2 is <= 0.24, >= 0.18.\n                X1 = ENC NSTRAP:1 NWELL_ALL <= 0.24 ABUT<90 REGION\n                Y1 = NSTRAP:1 COINCIDENT EDGE X1\n                EXT Y1 PPLUS < 0.18 ABUT>0<90 REGION\n        \n                X2 = EXT NSTRAP:1 PWELL2 <= 0.24 ABUT<90 REGION\n                Y2 = NSTRAP:1 COINCIDENT EDGE X2\n                EXT Y2 PPLUS < 0.18 ABUT>0<90 REGION\n        \n                X3 = ENC NSTRAP:1_5V NWELL_ALL <= 0.24 ABUT<90 REGION\n                Y3 = NSTRAP:1_5V COINCIDENT EDGE X3\n                EXT Y3 PPLUS < 0.18 ABUT>0<90 REGION\n        \n                X4 = EXT NSTRAP:1_5V PWELL2 <= 0.24 ABUT<90 REGION\n                Y4 = NSTRAP:1_5V COINCIDENT EDGE X4\n                EXT Y4 PPLUS < 0.18 ABUT>0<90 REGION\n            ']

['R17.8_R17.8a', '@ Rule 17.8_17.8a : P+ active width of abutting PWELL/PWELL2 strap >= 0.28.\n                 INT PPLUS PSTRTN_ALL < 0.28 ABUT>0<90 SINGULAR MEASURE COINCIDENT\n         ']

['R17.9', '@ Rule 17.9 : POLY gate space to P+ active of abutting PWELL strap >= 0.4.\n          X = NINPW COINCIDENT OUTSIDE EDGE PSTRTN\n          ENC NGATW X < 0.4 ABUT<90 PROJECTING\n          ENC NGATW X < 0.4 CORNER TO CORNER\n      ']

['R17.9a', '@ Rule 17.9a : POLY gate space to P+ active of abutting PWELL2 strap,\n         @              except for H-type devices and OTP >= 0.4.\n           X = NINPW2 COINCIDENT OUTSIDE EDGE PSTRTN_5V\n           ENC NGATE_5V X < 0.4 ABUT<90 PROJECTING\n           ENC NGATE_5V X < 0.4 CORNER TO CORNER\n       ']

['R17.imp1', '@ Rule 17.imp1 : pplus crossing POLY gate is not allowed.\n             X = GATE NOT SIPROT:1\n             PPLUS COINCIDENT INSIDE EDGE X\n    ']

['R17.11', '@ Rule 17.11 : pplus distance to n+ implant in case of abutting strap = 0 (min=max).\n            X1 = (ACTIVE NOT PPLUS) AND (ACTIVE NOT NPLUS)\n       (X1 TOUCH PSTRAP ) OR (X1 TOUCH NDIFF0:1 )\n    ']

['R17.12', '@ Rule 17.12 : Superposition of N+ and P+ implant is not allowed.\n      NPLUS AND PPLUS\n       ']

['R18.1', '@ Rule 18.1 : SIPROT width >= 0.48.\n          INT SIPROT < 0.48 ABUT>0<90 SINGULAR\n      ']

['R18.1.special_app', '@ Rule 18.1 : SIPROT width >= 0.40 (special application).\n                      INT SIPROT_RHBD:1 < 0.48 ABUT>0<90 SINGULAR\n                  ']

['R18.2', '@ Rule 18.2 : SIPROT space >= 0.48.\n          EXT SIPROT < 0.48 ABUT>0<90 SINGULAR\n      ']

['R18.2.special_app', '@ Rule 18.2 : SIPROT space >= 0.40 (special application).\n                      EXT SIPROT_RHBD:1 < 0.40 ABUT>0<90 SINGULAR\n              ']

['R18.3', '@ Rule 18.3 : SIPROT extension on ACTIVE for unsalicided S/D >= 0.3.\n          ENC ACTIVE SIPROT < 0.3 ABUT<90 SINGULAR\n      ']

['R18.3.special_app', '@ Rule 18.3 (special application): SIPROT extension on ACTIVE for unsalicided S/D >= 0.26.\n                      ENC ACTIVE SIPROT_RHBD:1 < 0.26 ABUT<90 SINGULAR\n              ']

['R18.4', '@ Rule 18.4 : SIPROT intersection of ACTIVE for unsalicided S/D >= 0.24.\n          INT SIPROT ACTIVE < 0.24 ABUT<90 SINGULAR MEASURE COINCIDENT\n      ']

['R18.4.special_app', '@ Rule 18.4 : SIPROT intersection of ACTIVE for unsalicided S/D >= 0.22 (special application).\n                      INT SIPROT_RHBD:1 ACTIVE < 0.22 ABUT<90 SINGULAR MEASURE COINCIDENT\n              ']

['R18.5', '@ Rule 18.5 : ACTIVE extension on salicide protection >= 0.32.\n          ENC SIPROT ACTIVE < 0.32 ABUT<90 SINGULAR\n      ']

['R18.5.special_app', '@ Rule 18.5 : ACTIVE extension on salicide protection >= 0.28 (special application).\n                      ENC SIPROT_RHBD:1 ACTIVE < 0.28 ABUT<90 SINGULAR\n              ']

['R18.6', '@ Rule 18.6 : SIPROT extension on POLY on ACTIVE >= 0.56.\n          ENC NGATW SIPAC < 0.56 ABUT<90\n          ENC PGATW SIPAC < 0.56 ABUT<90\n      ']

['R18.6.special_app', '@ Rule 18.6 : SIPROT extension on POLY on ACTIVE >= 0.50 (special application).\n                      ENC NGATW SIPAC_RHBD:1 < 0.50 ABUT<90\n                      ENC PGATW SIPAC_RHBD:1 < 0.50 ABUT<90\n              ']

['R18.7', '@ Rule 18.7 : distance to CONTACT (on ACTIVE or on POLY) >= 0.2.\n          EXT SIPROT CTA:4 < 0.2 ABUT<90 SINGULAR\n          EXT SIPROT CTP:3 < 0.2 ABUT<90 SINGULAR\n    ']

['R18.7.special_app', '@ Rule 18.7 (special application): distance to CONTACT (on ACTIVE or on POLY) >= 0.18.\n                      EXT SIPROT_RHBD:1 CTA:4 < 0.18 ABUT<90 SINGULAR\n                      EXT SIPROT_RHBD:1 CTP:3 < 0.18 ABUT<90 SINGULAR\n              ']

['R18.8', '@ Rule 18.8 : SIPROT space to ACTIVE on field >= 0.24.\n          EXT SIPROT ACTIVE < 0.24 ABUT<90 SINGULAR\n      ']

['R18.8.special_app', '@ Rule 18.8 (special application): SIPROT space to ACTIVE on field >=0.22.\n                      EXT SIPROT_RHBD:1 ACTIVE < 0.22 ABUT<90 SINGULAR\n              ']

['R18.9', '@ Rule 18.9 : SIPROT space to POLY on field >= 0.24.\n          EXT SIPROT POFIELD < 0.24 ABUT<90 SINGULAR\n      ']

['R18.9.special_app', '@ Rule 18.9 (special application): SIPROT space to POLY on field >= 0.22.\n                      EXT SIPROT_RHBD:1 POFIELD < 0.22 ABUT<90 SINGULAR\n              ']

['R18.10', '@ Rule 18.10 : SIPROT distance to LIL >= 0.2.\n           EXT LIL SIPROT < 0.2 ABUT<90 SINGULAR\n       ']

['R18.10.special_app', '@ Rule 18.10 (special application): SIPROT distance to LIL >= 0.18.\n                       EXT LIL SIPROT_RHBD:1 < 0.18 ABUT<90 SINGULAR\n               ']

['R18.11', '@ Rule 18.11 : SIPROT extension on POLY on field >= 0.3\n           ENC POFIELD SIPROT < 0.3 ABUT<90 SINGULAR\n       ']

['R18.11.special_app', '@ Rule 18.11 (special application): SIPROT extension on POLY on field >= 0.26.\n                       ENC POFIELD SIPROT_RHBD:1 < 0.26 ABUT<90 SINGULAR\n               ']

['R18.12', '@ Rule 18.12 : salicide protection must overlap gate on both sides.\n          ALLGATE CUT SIPROT\n    ']

['R18.13', '@ Rule 18.13 : SIPROT on ACTIVE distance to POLY gate >= 0.4.\n           EXT NGATW SIPAC < 0.4 ABUT<90\n           EXT PGATW SIPAC < 0.4 ABUT<90\n       ']

['R18.13.special_app', '@ Rule 18.13 : SIPROT on ACTIVE distance to POLY gate >= 0.36.\n                       EXT NGATW SIPAC_RHBD:1 < 0.36 ABUT<90\n                       EXT PGATW SIPAC_RHBD:1 < 0.36 ABUT<90\n               ']

['R18.14', '@ Rule 18.14 : pplus or nplus crossing unsalicided POLY not allowed except for RHIPO resistor.\n        PPLUS INSIDE EDGE ( (POLY AND SIPROT) NOT PRESIST )\n       NPLUS INSIDE EDGE ( (POLY AND SIPROT) NOT PRESIST )\n       ']

['R18.15', '@ Rule 18.15 : N+ poly extension on SIPROT >= 0.48.\n           ENC SIPROT PPOLN < 0.48 ABUT<90\n       ']

['R18.15.special_app', '@ Rule 18.15 (special application): N+ poly extension on SIPROT >= 0.44.\n                       ENC SIPROT_RHBD:1 PPOLN < 0.44 ABUT<90\n               ']

['R18.16', '@ Rule 18.16 : P+ poly extension on SIPROT >= 0.48.\n           ENC SIPROT PPOLP < 0.48 ABUT<90\n       ']

['R18.16.special_app', '@ Rule 18.16 (special application): P+ poly extension on SIPROT >= 0.44.\n                       ENC SIPROT_RHBD:1 PPOLP < 0.44 ABUT<90\n               ']

['R18.17', '@ Rule 18.17 : SIPROT must cross P+ implant boundary in case of abutting strap.\n           ACT_NOT_SIPROT INSIDE STRT\n       ']

['R18.18', '@ Rule 18.18 : N+ ACTIVE extention on SIPROT in case of abutting PWELL strap >= 0.48.\n           X = PSTRTN COINCIDENT OUTSIDE EDGE NACTIVE\n           EXT X SIPAC < 0.48 ABUT<90\n       ']

['R18.18.special_app', '@ Rule 18.18 (special application): N+ ACTIVE extention on SIPROT in case of abutting PWELL strap >= 0.44.\n                       X = PSTRTN COINCIDENT OUTSIDE EDGE NACTIVE\n                       EXT X SIPAC_RHBD:1 < 0.44 ABUT<90\n               ']

['R18.18a', '@ Rule 18.18a : N+ ACTIVE extention on SIPROT in case of abutting PWELL2 strap >= 0.48.\n                          X = PSTRTN_5V COINCIDENT OUTSIDE EDGE NACTIVE\n                          EXT X SIPAC < 0.48 ABUT<90\n    ']

['R18.19', '@ Rule 18.19 : P+ ACTIVE extention on SIPROT in case of abutting NWELL strap >= 0.48.\n           X = PPLUS COINCIDENT OUTSIDE EDGE NSTRTP\n           ENC SIPAC X < 0.48 ABUT<90\n       ']

['R18.19.special_app', '@ Rule 18.19 (special application): P+ ACTIVE extention on SIPROT in case of abutting NWELL strap >= 0.44.\n                       X = PPLUS COINCIDENT OUTSIDE EDGE NSTRTP\n                       ENC SIPAC_RHBD:1 X < 0.44 ABUT<90\n               ']

['R18.19a', '@ Rule 18.19a : P+ ACTIVE extention on SIPROT in case of abutting NWELL2 strap >= 0.48.\n            X = PPLUS COINCIDENT OUTSIDE EDGE NSTRTP_5V\n            ENC SIPAC X < 0.48 ABUT<90\n    ']

['R18.20', '@ Rule 18.20 : POLY extension on SIPROT >= 0.32.\n           ENC SIPROT POLY < 0.32 ABUT<90 SINGULAR\n       ']

['R18.20.special_app', '@ Rule 18.20 (special application): POLY extension on SIPROT >= 0.28.\n                       ENC SIPROT_RHBD:1 POLY < 0.28 ABUT<90 SINGULAR\n                   ']

['R18.21', '@ Rule 18.21 : SIPROT intersection of POLY for unsalicided POLY >= 0.24.\n           INT SIPROT POLY < 0.24 ABUT<90 SINGULAR MEASURE COINCIDENT\n       ']

['R18.21.special_app', '@ Rule 18.21 (special application): SIPROT intersection of POLY for unsalicided POLY >= 0.22.\n                       INT SIPROT_RHBD:1 POLY < 0.22 ABUT<90 SINGULAR MEASURE COINCIDENT\n               ']

['R18.22', '@ Rule 18.22 : nplus enclosure of unsalicided POLY >= 0.3.\n           X = SIPO COINCIDENT INSIDE EDGE POLY\n           ENC X NPLUS < 0.3 ABUT<90\n       ']

['R18.22.special_app', '@ Rule 18.22 (special application): nplus enclosure of unsalicided POLY >= 0.26.\n          X = SIPO_RHBD:1 COINCIDENT INSIDE EDGE POLY\n          ENC X NPLUS < 0.26 ABUT<90\n        ']

['R18.23', '@ Rule 18.23 : pplus enclosure of unsalicided POLY >= 0.3.\n           X = SIPO COINCIDENT INSIDE EDGE POLY\n           ENC X PPLUS < 0.3 ABUT<90\n       ']

['R18.23.special_app', '@ Rule 18.23 (special application): pplus enclosure of unsalicided POLY >= 0.26.\n                       X = SIPO_RHBD:1 COINCIDENT INSIDE EDGE POLY\n                       ENC X PPLUS < 0.26 ABUT<90\n                   ']

['R18.imp1', '@ Rule 18.imp1 : SIPROT over marker mres is required.\n             MRESDEV NOT SIPROT\n         ']

['R18.24', '@ Rule 18.24 : Unsalicided POLY distance to unsalicided ACTIVE >= 0.52.\n           X = POLY AND SIPROT\n       Y = ACTIVE AND SIPROT\n       EXT X Y < 0.52 ABUT<90 SINGULAR\n       ']

['R18.24.special_app', '@ Rule 18.24 (special application): Unsalicided POLY distance to unsalicided ACTIVE >= 0.46.\n                       X = POLY AND SIPROT_RHBD:1\n                   Y = ACTIVE AND SIPROT_RHBD:1\n                   EXT X Y < 0.46 ABUT<90 SINGULAR\n               ']

['R19.1', '@ Rule 19.1 : CONTACT width 0.24 X 0.24.\n          NOT RECTANGLE CONTACT == 0.24 BY == 0.24\n      ']

['R19.2', '@ Rule 19.2 : CONTACT space >= 0.32.\n          EXT CONTACT < 0.32 ABUT>0<90 SINGULAR\n      ']

['R19.3', '@ Rule 19.3 : CONTACT enclosure by POLY >= 0.02.\n          X = CTP:3 NOT LILEXT:1\n          ENC X POLY < 0.02 ABUT<90 SINGULAR OUTSIDE ALSO\n      ']

['R19.4', '@ Rule 19.4 : CONTACT enclosure by ACTIVE  >= 0.02.\n          X = CTA:4 NOT LILEXT:1\n          ENC X ACTIVE < 0.02 ABUT<90 SINGULAR OUTSIDE ALSO\n      ']

['R19.5', '@ Rule 19.5 : CONTACT on POLY distance to unrelated ACTIVE >= 0.14.\n          EXT CTP:3 ACTIVE < 0.14 ABUT<90 SINGULAR\n      ']

['R19.6', '@ Rule 19.6 : CONTACT on ACTIVE distance to unrelated POLY >= 0.14.\n          X_0 = CTA:4 NOT CONTACT_30\n          X_30 = CTA:4 AND CONTACT_30\n          EXT X_0 LPOLY_0 < 0.14 ABUT<90 SINGULAR INSIDE ALSO\n          EXT X_0 POLY_30 < 0.14 ABUT<90 SINGULAR INSIDE ALSO\n          EXT X_30 LPOLY_0 < 0.14 ABUT<90 SINGULAR INSIDE ALSO\n      ']

['R19.8', '@ Rule 19.8 : CONTACT to POLY over ACTIVE is forbidden.\n          CTP:3 AND ACTIVE\n      ']

['R19.9', '@ Rule 19.9 : CONTACT inside silicide protection is not allowed.\n          CONTACT AND SIPROT\n      ']

['R19Ximp1', "@ Rule 19.imp1 : CONTACT without ACTIVE nor POLY nor LIL.\n             R1 = COPY BADCT:2\n             M = FDRC INSIDE CELL '*FR_19Ximp1_*'\n             R1 INTERACT (SIZE (R1 XOR M) BY -0.001)\n         "]

['//R19.imp2', '@ Rule 19.imp2 : CONTACT is not covered by ME1.\n//         CONTACT NOT ME1\n//    ']

['R23.1', '@ Rule 23.1 : ME1 minimum width >= 0.32.\n          INT ME1 < 0.32 ABUT>0<90 SINGULAR\n      ']

['R23X2', "@ Rule 23.2 : ME1 minimum space >= 0.32.\n          R1 = EXT ME1 < 0.32 ABUT>0<90 SINGULAR REGION\n          M = FDRC INSIDE CELL '*FR_23X2_*'\n          R1 INTERACT (SIZE (R1 XOR M) BY -0.001)\n      "]

['R23X3_R19Ximp2', "@ Rule 23.3 : ME1 enclosure of CONTACT >= 0.04.\n                 @ Rule 19.imp2 : CONTACT is not covered by ME1.\n                   R1 = ENC CONTACT ME1 < 0.04 ABUT<90 SINGULAR OUTSIDE ALSO REGION\n                   M = FDRC INSIDE CELL '*FR_23X3_R19Ximp2_*'\n                   R1 INTERACT (SIZE (R1 XOR M) BY -0.001)\n               "]

['R23X5', "@ Rule 23.5 : ME1 minimum area 0.2 (except dummy datatype 4).\n          R1 = NOT AREA ME1 >= 0.2\n          M = FDRC INSIDE CELL '*FR_23X5_*'\n          R1 INTERACT (SIZE (R1 XOR M) BY -0.001)\n      "]

['R25.1', '@ Rule 25.1 : VI1 size 0.32 X 0.32.\n          NOT RECTANGLE NBPDV1 == 0.32 BY == 0.32\n      ']

['R25.2', '@ Rule 25.2 : VI1 space >= 0.32.\n          EXT NBPDV1 < 0.32 ABUT>0<90 SINGULAR\n      ']

['R25.3_R25.imp1', '@ Rule 25.3 : VI1 enclosure by ME1 >= 0.0.\n                 @ Rule 25.imp1 : VI1 without ME1.\n                   NBPDV1 NOT ME1\n           ']

['R27.1', '@ Rule 27.1 : ME2 width >= 0.32.\n          INT ME2 < 0.32 ABUT>0<90 SINGULAR\n      ']

['R27X2', "@ Rule 27.2 : ME2 space >= 0.32.\n          R1 = EXT ME2 < 0.32 ABUT>0<90 SINGULAR REGION\n          M = FDRC INSIDE CELL '*FR_27X2_*'\n          R1 INTERACT (SIZE (R1 XOR M) BY -0.001)\n      "]

['R27.3', '@ Rule 27.3 : ME2 enclosure of VI1 >= 0.00.\n          NBPDV1 NOT ME2 \n      ']

['R27X5', "@ Rule 27.5 : ME2 minimum area 0.2 (except dummy datatype 4).\n          R1 = NOT AREA ME2 >= 0.2\n          M = FDRC INSIDE CELL '*FR_27X5_*'\n          R1 INTERACT (SIZE (R1 XOR M) BY -0.001)\n      "]

['R32.1', '@ Rule 32.1 : VI2 size 0.32 X 0.32.\n          NOT RECTANGLE NBPDV2 == 0.32 BY == 0.32\n      ']

['R32.2', '@ Rule 32.2 : VI2 space >= 0.32.\n          EXT NBPDV2 < 0.32 ABUT>0<90 SINGULAR\n      ']

['R32.3_R32.imp1', '@ Rule 32.3 : VI2 enclosure by ME2 >= 0.0.\n                 @ Rule 32.imp1 : VI2 without ME2.\n                   NBPDV2 NOT ME2\n           ']

['R34.1', '@ Rule 34.1 : ME3 width >= 0.32.\n          INT ME3 < 0.32 ABUT>0<90 SINGULAR\n      ']

['R34.2', '@ Rule 34.2 : ME3 space >= 0.32.\n          EXT ME3 < 0.32 ABUT>0<90 SINGULAR\n      ']

['R34.3', '@ Rule 34.3 : ME3 enclosure of VI2 >= 0.0.\n          NBPDV2 NOT ME3\n      ']

['R34X5', "@ Rule 34.5 : ME3 minimum area 0.2 (except dummy datatype 4).\n          R1 = NOT AREA ME3 >= 0.2\n          M = FDRC INSIDE CELL '*FR_34X5_*'\n          R1 INTERACT (SIZE (R1 XOR M) BY -0.001)\n      "]

['R35.1', '@ Rule 35.1 : VI3 size 0.32 X 0.32.\n          NOT RECTANGLE NBPDV3 == 0.32 BY == 0.32\n      ']

['R35.2', '@ Rule 35.2 : VI3 space >= 0.32.\n          EXT NBPDV3 < 0.32 ABUT>0<90 SINGULAR\n      ']

['R35.3_R35.imp1', '@ Rule 35.3 : VI3 enclosure by ME3 >= 0.0.\n                 @ Rule 35.imp1 : VI3 without ME3.\n                   NBPDV3 NOT ME3\n           ']

['R36.1', '@ Rule 36.1 : ME4 width  >= 0.32.\n          INT ME4 < 0.32 ABUT>0<90 SINGULAR\n    ']

['R36.2', '@ Rule 36.2 : ME4 space >= 0.32.\n          EXT ME4 < 0.32 ABUT>0<90 SINGULAR\n      ']

['R36.3', '@ Rule 36.3 : ME4 enclosure of VI3 >= 0.0.\n          NBPDV3 NOT ME4\n      ']

['R36.5', '@ Rule 36.5 : ME4 minimum area 0.2 (except dummy datatype 4).\n          NOT AREA ME4 >= 0.2\n      ']

['R52.1', '@ Rule 52.1 : VI4 size 0.32 X 0.32.\n          NOT RECTANGLE NBPDV4 == 0.32 BY == 0.32\n      ']

['R52.2', '@ Rule 52.2 : VI4 minimum space >= 0.32.\n          EXT NBPDV4 < 0.32 ABUT>0<90 SINGULAR\n      ']

['R52.3_R52.imp1', '@ Rule 52.3 : VI4 enclosure by ME4 >= 0.0.\n                 @ Rule 52.imp1 : VI4 without ME4.\n                   NBPDV4 NOT ME4\n           ']

['R53.1', '@ Rule 53.1 : ME5 width >= 0.64.\n          INT ME5 < 0.64 ABUT>0<90 SINGULAR\n      ']

['R53.3', '@ Rule 53.3 : ME5 enclosure of VI4 >= 0.16.\n          ENC NBPDV4 ME5 < 0.16 ABUT<90 SINGULAR OUTSIDE ALSO\n      ']

['R53.2', '@ Rule 53.2 : ME5 space >= 0.64.\n          EXT ME5NOMIM:1 < 0.64 ABUT>0<90 SINGULAR\n      ']

['R54.1', '@ Rule 54.1 : VI5 size 0.6 X 0.6.\n          NOT RECTANGLE NBPDV5 == 0.6 BY == 0.6\n      ']

['R54.2', '@ Rule 54.2 : VI5 space >= 0.36.\n          EXT NBPDV5 < 0.36 ABUT>0<90 SINGULAR\n      ']

['R54.3_R54.imp1', '@ Rule 54.3 : VI5 enclosure by ME5 >= 0.02.\n                 @ Rule 54.imp1 : VI5 without ME5.\n                   ENC NBPDV5 ME5 < 0.02 ABUT<90 SINGULAR OUTSIDE ALSO\n           ']

['R55.1', '@ Rule 55.1 : ME6 width >= 0.64.\n          INT ME6 < 0.64 ABUT>0<90 SINGULAR\n      ']

['R55.2', '@ Rule 55.2 : ME6 space >= 0.64.\n          EXT ME6 < 0.64 ABUT>0<90 SINGULAR\n      ']

['R55.3', '@ Rule 55.3 : ME6 enclosure of VI5 >= 0.02.\n          ENC NBPDV5 ME6 < 0.02 ABUT<90 SINGULAR OUTSIDE ALSO\n      ']

['R64.1', '@ Rule 64.1 : VFB size 0.6 X 0.6.\n          NOT RECTANGLE NBPDVFB == 0.6 BY == 0.6\n      ']

['R64.2', '@ Rule 64.2 : VFB space >= 0.36\n         EXT NBPDVFB < 0.36 ABUT>0<90 SINGULAR\n    ']

['R64.3_R64.imp1', '@ Rule 64.3 : VFB enclosure by ME6 >= 0.3.\n                 @ Rule 64.imp1 : VFB without ME6.\n                   ENC NBPDVFB ME6 < 0.3 ABUT<90 SINGULAR OUTSIDE ALSO\n           ']

['R66.1', '@ Rule 66.1 : PRL width >= 10.0.\n          INT PRL < 10.0 ABUT>0<90 SINGULAR\n      ']

['R66.2', '@ Rule 66.2 : PRL space >= 4.0.\n          EXT PRL < 4.0 ABUT>0<90 SINGULAR\n      ']

['R66.3', '@ Rule 66.3 : PRL enclosure of VFB >= 1.0.\n          ENC NBPDVFB PRL < 1.0 ABUT<90 SINGULAR OUTSIDE ALSO\n      ']

['R66.4', '@ Rule 66.4 : PRL is not allowed for routing.\n          PRL NOT INTERACT PAD_FC\n      ']

['R39X1', "@ Rule 39.1 : LIL width = 0.24.\n          R1 = INT LILEXT:1 < 0.24 ABUT>0<90 SINGULAR REGION\n          M = FDRC INSIDE CELL '*FR_39X1_*'\n          R1 INTERACT (SIZE (R1 XOR M) BY -0.001)\n      "]

['R39X1X', "@ Rule 39.1.a : LIL maximum width = 0.24.\n           LILS:1 = SIZE LILEXT:1  BY -0.12\n           LILS:2 = SIZE LILS:1 BY 0.12\n           R1 = LILEXT:1 AND LILS:2\n           M = FDRC INSIDE CELL '*FR_39X1X_*'\n           R1 INTERACT (SIZE (R1 XOR M) BY -0.001)\n       "]

['R39X2', "@ Rule 39.2 : LIL minimum space >= 0.32.\n          R1 = EXT LILEXT:1 < 0.32 ABUT>0<90  SINGULAR REGION\n          M = FDRC INSIDE CELL '*FR_39X2_*'\n          R1 INTERACT (SIZE (R1 XOR M) BY -0.001)\n      "]

['R39X3', "@ Rule 39.3 : LIL minimum intersection with POLY >= 0.24.\n          POLIBAD = INT LILPOL < 0.24 ABUT<90 OPPOSITE REGION\n          POLILOK = AREA (LILPOL NOT POLIBAD) >= 0.0576 \n          POLIBUT = POLIBAD TOUCH POLILOK\n          R1 = ((LILPOL NOT POLILOK) NOT POLIBUT ) AND POLIBAD\n          M = FDRC INSIDE CELL '*FR_39X3_*'\n          R1 INTERACT (SIZE (R1 XOR M) BY -0.001)\n      "]

['R39X4', "@ Rule 39.4 : LIL minimum intersection with ACTIVE >= 0.24.\n          ACLIBAD = INT LILACT < 0.24 ABUT<90 OPPOSITE REGION\n          ACLILOK = AREA (LILACT NOT ACLIBAD) >= 0.0576\n          ACLIBUT = ACLIBAD TOUCH ACLILOK\n          R1 = ((LILACT NOT ACLILOK) NOT ACLIBUT ) AND ACLIBAD\n          M = FDRC INSIDE CELL '*FR_39X4_*'\n          R1 INTERACT (SIZE (R1 XOR M) BY -0.001)\n      "]

['R39X5', "@ Rule 39.5 : LIL distance to unrelated ACTIVE >= 0.14.\n          R1 = EXT LILINT SALI < 0.14 NOT CONNECTED ABUT<90 SINGULAR REGION\n          M = FDRC INSIDE CELL '*FR_39X5_*'\n          R1 INTERACT (SIZE (R1 XOR M) BY -0.001)\n      "]

['R39.5', '@ Rule 39.5 : LIL distance to unrelated ACTIVE >= 0.14.\n      LILSZ = LIL SIZE BY -0.02\n      ACTLIL = ACTIVE OR LILSZ \n      EXT ACTLIL < 0.04 SPACE ABUT<90 SINGULAR\n      ']

['R39X5X', "@ Rule 39.5 : LIL distance to unrelated ACTIVE >= 0.14.\n           R1 = EXT LILINT LDDSALI < 0.14 NOT CONNECTED ABUT<90 SINGULAR REGION\n           M = FDRC INSIDE CELL '*FR_39X5X_*'\n           R1 INTERACT (SIZE (R1 XOR M) BY -0.001)\n       "]

['R39.6', '@ Rule 39.6 : LIL distance to unrelated POLY >= 0.14.\n          EXT POLCONN:3 LILINT  < 0.14  NOT CONNECTED REGION\n          EXT LILINT POLCONN:3 < 0.1  SINGULAR CORNER NOT CONNECTED\n          Y = TOUCH POLCONN:3 LILINT\n      X = COINCIDENT OUTSIDE EDGE Y LILINT\n      COPY X\n      ']

['R39X7', "@ Rule 39.7 LIL distance to CONTACT >= 0.32.\n      TMPLIL = EXT LILINT CONTACT < 0.32 SINGULAR ABUT>=0<90 REGION\n          R1 = TMPLIL OUTSIDE LILINT\n          M = FDRC INSIDE CELL '*FR_39X7_*'\n          R1 INTERACT (SIZE (R1 XOR M) BY -0.001)\n      "]

['R39.7', '@ Rule 39.7 LIL distance to CONTACT >= 0.32.\n      X = COINCIDENT OUTSIDE EDGE LIL CONTACT\n      LENGTH X < 0.24\n      ']

['R39.8', '@ Rule 39.8 : LIL contact to POLY over ACTIVE not allowed.\n          LILEXT:1 AND ACTPOL:1 \n      ']

['R39X9', "@ Rule 39.9 : LIL enclosure by POLY >= 0.02.\n          R1 = ENC LILENCPO4 POLY < 0.02 ABUT>45<90  REGION\n          R2 = ENC LILENCPO4 POLY < 0.02 ABUT<45 REGION\n          R3 = R1 OR R2\n          R4 = EXPAND EDGE (LILEXT:1 COINCIDENT INSIDE EDGE POLY) OUTSIDE BY 0.02\n          R5 = R3 OR R4\n          M = FDRC INSIDE CELL '*FR_39X9_*'\n          R5 INTERACT (SIZE (R5 XOR M) BY -0.001)\n      "]

['R39X10Xa', "@ Rule 39.10a : LIL enclosure by ACTIVE if length of intersection with ACTIVE is < 0.48 >= 0.02.\n         LILMIS  =  AREA LILIN1 < 0.1152\n         LILCONF:0 =  (LILMIS AND ACTIVE ) NOT SIPROT \n         LILINACT = LILCONF:0 INSIDE EDGE ACTIVE\n         LILINACT2 = INT LILINACT == 0.24 OPPOSITE REGION\n         LILINACT3 = AREA LILINACT2 >= 0.0576\n         LILCONF:1 = LILCONF:0 OUTSIDE LILINACT3    \n         LILENC1 = COINCIDENT OUTSIDE EDGE LILCONF:1 LILNOIN1\n         LILENC2 = LILCONF:1 INSIDE EDGE BULK\n         LILENC30 =  LILENC2 NOT COINCIDENT EDGE LILENC1\n         LILENC3 = LENGTH LILENC30 != 0.24\n             R1 = ENC LILENC3 ACTIVE < 0.02 ABUT<90  OPPOSITE REGION\n             M = FDRC INSIDE CELL '*FR_39X10Xa_*'\n             R1 INTERACT (SIZE (R1 XOR M) BY -0.001)\n         "]

['R39.10a', '@ Rule 39.10a : LIL enclosure by ACTIVE if length of intersection with ACTIVE is < 0.48 >= 0.02.\n        LILSQ = AREA LILIN1 == 0.0576\n        LIL24ENC1 = COINCIDENT OUTSIDE EDGE LILSQ LILNOIN1\n        LIL24ENC2 = LILSQ INSIDE EDGE BULK\n            LIL24ENC3 =  LIL24ENC2 NOT COINCIDENT EDGE LIL24ENC1\n        LILCOINACT = LILEXT:1 INSIDE ACTIVE \n        LIL24BIS = AREA LILCOINACT == 0.0576\n        LIL24ENC1BIS = COINCIDENT EDGE LIL24BIS ACTIVE\n        LIL24ENC1BISEXP = EXPAND EDGE  LIL24ENC1BIS INSIDE BY 0.02\n        LIL24ENC1BISSZ = EXPAND EDGE  LIL24ENC1BIS OUTSIDE BY 0.02\n        LIL24COIN = LIL24ENC1BISSZ TOUCH  LIL24ENC1BISEXP >= 2\n        ENC LIL24ENC3 ACTIVE < 0.02 ABUT<90 OPPOSITE\n        ENC LIL24COIN ACTIVE < 0.02 ABUT<90 OPPOSITE\n        ']

['R39X11', "@ Rule 39.11 : LIL end of line with inward corner < 0.4 away, distance to POLY >= 0.24.\n           LILINCOR:1 = EXT LILINT < 0.020 ABUT == 90 INTERSECTING ONLY REGION\n       LILINCOR = LILINT COINCIDENT OUTSIDE EDGE LILINCOR:1\n        LILINCORBAD = NOT LENGTH ( TOUCH EDGE LILINT LILINCOR ) >= 0.4\n           X = EXPAND EDGE LILINCORBAD INSIDE BY 0.020\n       LILENDINCORBAD:0 = NOT LENGTH ( TOUCH EDGE LILINT X ) >= 0.26\n       LILENDINCORBAD = LILENDINCORBAD:0 NOT TOUCH EDGE  LILINCOR:1\n           R1 = EXT POLY LILENDINCORBAD < 0.24  REGION\n           M = FDRC INSIDE CELL '*FR_39X11_*'\n           R1 INTERACT (SIZE (R1 XOR M) BY -0.001)\n       "]

['R39.12', '@ Rule 39.12 : LIL with SIPROT is not allowed.\n           LIL AND SIPROT\n       ']

['R39.13', '@ Rule 39.13 : LIL 45 degre angles are forbidden.\n           ANGLE LIL == 45\n       ']

['R39.14', '@ Rule 39.14 : min LIL enclosed area.\n             HOLES LIL < 0.36\n    ']

['RD19.2', '@ Rule D19.2 : Contact_c2 minimum space >= 0.32.\n           EXT CTELEC2 < 0.32 ABUT>0<90 SINGULAR\n       ']

['RD19.1', '@ Rule D19.1 : Contact_c2 width = 0.24 X 0.24.\n           NOT RECTANGLE CTELEC2 == 0.24 BY == 0.24\n       ']

['RD51.1', '@ Rule D51.1 CELLVT width >= 0.48.\n           INT CELLVT < 0.48 ABUT>0<90 SINGULAR\n       ']

['RD51.2', '@ Rule D51.2 CELLVT space >= 0.48.\n           EXT CELLVT < 0.48 ABUT>0<90 SINGULAR\n       ']

['RD51.3', '@ Rule D51.3 CELLVT enclosure of Active >= 0.26.\n           ENC ACTIVE CELLVT < 0.26 ABUT<90 SINGULAR\n       ']

['RD51.4', '@ Rule D51.4 CELLVT distance to Active >= 0.26.\n           EXT CELLVT ACTIVE < 0.26 ABUT<90 SINGULAR \n       ']

['RD43.1', '@ Rule D43.1 CELLIMP width >= 0.48.\n       INT CELLIMP < 0.48 ABUT>0<90 SINGULAR\n       ']

['RD43.2', '@ Rule D43.2 CELLIMP space >= 0.48.\n       EXT CELLIMP < 0.48 ABUT>0<90 SINGULAR\n       ']

['RD43.3', '@ Rule D43.3 CELLIMP enclosure of ACTIVE >= 0.26.\n       ENC ACTIVE CELLIMP < 0.26 ABUT<90 SINGULAR\n       ']

['RD43.4', '@ Rule D43.4 CELLIMP distance to ACTIVE >= 0.26.\n       EXT CELLIMP ACTIVE < 0.26 ABUT<90 SINGULAR \n       ']

['R65.1', '@ Rule 65.1 : EPI width >= 1.\n          INT NEPI < 1 ABUT>0<90 SINGULAR\n      ']

['R65.2', '@ Rule 65.2 : EPI space >= 1.\n          EXT NEPI < 1 ABUT>0<90 SINGULAR\n      ']

['R65.3', '@ Rule 65.3 : EPI with ACTIVE is forbidden, NEPI must be used as isolation wall.\n          NEPI AND ACTIVE\n      ']

['R65.4', '@ Rule 65.4 : EPI distance to ACTIVE >= 1.\n          EXT NEPI ACTIVE < 1 ABUT<90 SINGULAR INSIDE ALSO \n      ']

['R65.5', '@ Rule 65.5 : EPI distance to NWELL >= 1.\n          EXT NEPI NWELL < 1 ABUT<90 SINGULAR INSIDE ALSO \n      ']

['R65.6', '@ Rule 65.6 : EPI distance to RNWELL >= 1.\n          EXT NEPI RNWELL < 1 ABUT<90 SINGULAR INSIDE ALSO\n      ']

['R65.7_R65.8', '@ Rule 65.7 : EPI distance to NISO >= 1.\n              @ Rule 65.8 : EPI abutting to Niso allowed\n                EXT NEPI NISO < 1 ABUT>0<90 SINGULAR INSIDE ALSO \n            ']

['RMT80.1', '@ Rule MT80.1 : MIM5 width >= 3.5.\n            INT MIM5 < 3.5 ABUT>0<90 SINGULAR\n        ']

['RMT80.2', '@ Rule MT80.2 : MIM5 space >= 3.5.\n            EXT MIM5 < 3.5 ABUT>0<90 SINGULAR\n        ']

['RMT80.3', '@ Rule MT80.3 : MIM5 maximum area = 20000.\n            AREA MIM5 > 20000\n        ']

['RMT80.5', '@ Rule MT80.5 : ME5 is required under MIM5\n          @ or MIM5 enclosure by ME5 >= 1.2.\n            ENC MIM5 ME5 < 1.2 ABUT<90 SINGULAR OUTSIDE ALSO\n        ']

['RMT80.6', '@ Rule MT80.6 : MIM5 enclosure of VI5 >= 0.5.\n            ENC VIMIM5C MIM5 < 0.5 ABUT<90 SINGULAR\n        ']

['RMT80.7', '@ Rule MT80.7 : MIM5 distance to unrelated VI5 >= 0.5.\n            EXT MIM5 VI5 < 0.5 ABUT<90 SINGULAR\n        ']

['RMT_53.1', '@ Rule MT_53.1 : Width of a ME5 capacitor plate >= 5.9.\n             INT MIM5BASE < 5.9 ABUT>0<90 SINGULAR\n         ']

['RMT_53.2', '@ Rule MT_53.2 : Space of a ME5 capacitor plate >= 1.1.\n             X = EXT MIM5PLATE < 1.1 ABUT>0<90 SINGULAR REGION\n         X OUTSIDE ME5\n         EXT MIM5PLATE ME5NOMIM:1 < 1.1 ABUT>0<90 SINGULAR\n         ']

['RMT_53.3', '@ Rule MT_53.3 : Enclosure of VI4 by ME5 capacitor plate >= 0.3.\n             EXT VI4INSIDEMIM5P TMP3MIM5 < 0.3 ABUT>0<90 SINGULAR\n             EXT VI4CUTMIM5P TMP4MIM5 < 0.3 ABUT>0<90 SINGULAR\n     ']

['RMT_53.4', '@ Rule MT_53.4 : Enclosure of VI5 by ME5 capacitor plate >= 0.3.\n             EXT VI5INSIDEMIM5P TMP1MIM5 < 0.3 ABUT>0<90 SINGULAR\n             EXT VI5CUTMIM5P TMP2MIM5    < 0.3 ABUT>0<90 SINGULAR\n         ']

['RMT_55.1_MT_55.2', '@ Rule MT_55.1 : M6 not allowed over MIM5 if at different potential\n                          @ Rule MT_55.2 : M6 dist to MIM5 if at different potential >=0.64\n          EXT MIM5C M6C:2 < 0.64 OVERLAP NOT CONNECTED\n        ']

['RMT_53.1a', '@ Rule MT_53.1 : Width of a ME5 capacitor plate >= 5.9.\n              INT HKMIM5BASE < 5.9 ABUT>0<90 SINGULAR\n          ']

['RMT_53.2a', '@ Rule MT_53.2 : Space of a Metal5 capacitor plate >= 1.1.\n              X = EXT HKMIM5PLATE < 1.1 ABUT>0<90 SINGULAR REGION\n          X OUTSIDE ME5\n          EXT HKMIM5PLATE ME5NOMIM:1 < 1.1 ABUT>0<90 SINGULAR\n          ']

['RMT_53.3a', '@ Rule MT_53.3 : Enclosure of VI4 by ME5 capacitor plate >= 0.3.\n              EXT VI4INSIDEHKMIM5P TMP3HKMIM5 < 0.3 ABUT>0<90 SINGULAR\n              EXT VI4CUTHKMIM5P TMP4HKMIM5  < 0.3 ABUT>0<90 SINGULAR\n      ']

['RMT_53.4a', '@ Rule MT_53.4 : Enclosure of VI5 by ME5 capacitor plate >= 0.3.\n              EXT VI5INSIDEHKMIM5P TMP1HKMIM5 < 0.3 ABUT>0<90 SINGULAR\n              EXT VI5CUTHKMIM5P TMP2HKMIM5 < 0.3 ABUT>0<90 SINGULAR\n          ']

['RM92.1', '@ Rule M92.1 : HKMIM5 width >= 3.5.\n           INT HKMIM5 < 3.5 ABUT>0<90 SINGULAR\n       ']

['RM92.2', '@ Rule M92.2 : HKMIM5 space >= 3.5.\n           EXT HKMIM5 < 3.5 ABUT>0<90 SINGULAR\n       ']

['RM92.3', '@ Rule M92.3 : HKMIM5 maximum area = 20000.\n           AREA HKMIM5 > 20000\n       ']

['RM92.5', '@ Rule M92.5 : ME5 is required under HKMIM5\n         @ or HKMIM5 enclosure by ME5 >= 1.2.\n           ENC HKMIM5 ME5 < 1.2 ABUT<90 SINGULAR OUTSIDE ALSO\n       ']

['RM92.6', '@ Rule M92.6 : HKMIM5 enclosure of VI5 >= 0.5.\n           ENC VIHKMIM5C HKMIM5 < 0.5 ABUT<90 SINGULAR\n       ']

['RM92.7', '@ Rule M92.7 : HKMIM5 distance to unrelated VI5 >= 0.5.\n           EXT HKMIM5 VI5 < 0.5 ABUT<90 SINGULAR\n       ']

['RM92.imp1', '@ Rule M92.imp1 : MIM5 capacitors can not be used with HKMIM5 capacitors.\n          ((BULK INTERACT HKMIM5) AND (BULK INTERACT MIM5)) AND (MIM5 OR HKMIM5)\n          ']

['RF2.1', '@ Rule F2.1 : hipo resistor is not allowed on ACTIVE.\n          PRESIST AND ACTIVE\n      ']

['RF13.1_RF13.2', '@ Rule F13.1 : hipo resistor POLY must be placed on NWELL.\n                @ Rule F13.2 : hipo resistor POLY enclosure by NWELL >= 1.5.\n                  ENC RHPOLY NWELL < 1.5 ABUT<90 SINGULAR OUTSIDE ALSO\n          ']

['RF13.3', '@ Rule F13.3 : hipo resistor width >= 0.8.\n           INT (RHBODY NOT INTERACT NORULECHECK_RPOLY_Rw:0) < 0.8 ABUT>0<90 SINGULAR\n       ']

['RF13.4', '@ Rule F13.4 : hipo resistor space >= 0.54.\n           EXT RHBODY < 0.54 SPACE ABUT>0<90\n       ']

['RF26.1', '@ Rule F26.1 : PRESIST width >= 0.64.\n           INT PRESIST < 0.64 ABUT>0<90 SINGULAR\n       ']

['RF26.2', '@ Rule F26.2 : PRESIST space >= 0.64.\n           EXT PRESIST < 0.64 ABUT>0<90 SINGULAR\n       ']

['RF26.3', '@ Rule F26.3 : PRESIST distance to ACTIVE >= 0.34.\n           EXT PRESIST ACTIVE < 0.34 ABUT<90 SINGULAR INSIDE ALSO\n       ']

['RF26.4', '@ Rule F26.4 : PRESIST distance to POLY >= 0.7.\n           EXT PRESIST POLY < 0.7 ABUT<90 SINGULAR\n           PRESIST AND (POLY NOT RHPOLY)\n       ']

['RF26.5', '@ Rule F26.5 : PRESIST distance to pplus >= 0.54.\n           EXT PRESIST PPLUS < 0.54 ABUT<90 SINGULAR\n       PRESIST AND (PPLUS OUTSIDE RHHEAD)\n       ']

['RF26.9_RF26.10', '@ Rule F26.9 : POLY of hipo resistor crossing PRESIST boundary is forbidden.\n                 @ Rule F26.10 : presist enclosure of poly of hipo resistor >=1.1\n               ENC RHPOLY PRESIST < 1.1 ABUT<90 SINGULAR OUTSIDE ALSO\n           ']

['RF17.1', '@ Rule F17.1 : pplus must be placed on heads of hipo resistor.\n       RHTERM NOT PPLUS\n       ']

['RF17.2', '@ Rule F17.2 : pplus intersection with POLY of hipo resistor >= 1.14.\n       INT PPHEAD RHPOLY < 1.14 ABUT<90 MEASURE COINCIDENT\n       ']

['RF17.3', '@ Rule F17.3 : pplus extension on POLY of hipo resistor >= 0.34.\n           ENC RHPOLY PPLUS < 0.34 ABUT<90 SINGULAR\n       ']

['RF17.4', '@ Rule F17.4 : hipo resistor length >= 3.5.\n           X = RHBODY COINCIDENT INSIDE EDGE POLY\n           PATH LENGTH X < 3.5\n       ']

['RF18.1', '@ Rule F18.1 : SIPROT intersection with pplus on heads of hipo resistor >= 0.34.\n       INT PPHEAD SIPROT < 0.34 ABUT<90 MEASURE COINCIDENT\n       ']

['RF19.1', '@ Rule F19.1 : HIPO resistor CONTACT distance to SIPROT = 0.28 (min=max).\n       CTRH = CONTACT INTERACT RHHEAD\n       SIPROTRH = SIPROT INTERACT RHBODY\n       X = SIZE (SIPROTRH OR CTRH) BY 0.14\n       SIPROTRH INTERACT (RHPOLY INTERACT X > 1)\n       EXT SIPROTRH CTRH < 0.28\n']

['R24.1', '@ Rule 24.1 : NISO width > 2.0.\n          INT NISO < 2.0 ABUT>0<90 SINGULAR\n      ']

['R24.2', '@ Rule 24.2 : NISO space > 2.0.\n          EXT NISO < 2.0 ABUT>0<90 SINGULAR\n      ']

['R24.4', '@ Rule 24.4 : NISO intersection with NWELL guard-ring >= 0.4.\n          INT NISO NWELL < 0.4 ABUT<90 SINGULAR MEASURE COINCIDENT\n      ']

['R24.11', '@ Rule 24.11 : NISO crossing NWELL hole boundary is not allowed.\n           NWHNISO NOT NISO\n       ']

['R24.4a', '@ Rule 24.4a : NISO intersection with NWELL2 guard-ring >= 0.5.\n          INT NISO NWELL2 < 0.5 ABUT<90 SINGULAR MEASURE COINCIDENT \n       ']

['R24.11a', '@ Rule 24.11a : NISO crossing NWELL2 hole boundary is not allowed.\n            NWH2NISO NOT NISO\n        ']

['R24.3', '@ Rule 24.3 : NISO enclosure by NWELL >= 1.6.\n          ENC NISO NWELL < 1.6 ABUT<90 SINGULAR\n      ']

['R24.3a', '@ Rule 24.3a : NISO enclosure by NWELL2 >= 1.6.\n          ENC NISO NWELL2 < 1.6 ABUT<90 SINGULAR\n       ']

['R24.7', '@ Rule 24.7 : NWELLS (nwell and nwell2) layers overlapping NISO must be at the same potential.\n          NWELL_ALL2 INTERACT (NISO NOT NISOC_ALL) \n          ']

['RB24.imp1', '@ Rule B24.imp1 : NWELL/NWELL2 guard-ring is required.\n        NISO OUTSIDE ( NWHOLE OR NW2HOLE )\n        ((NISO INTERACT ( NWHOLE OR NW2HOLE ) ) NOT NWELL) NOT ( NWHOLE OR NW2HOLE )\n      ']

['RB24.10', '@ Rule B24.10 : We recommend isolating the side walls of PWELL/PWELL2 with NWELL \n              NISO OUTSIDE NWHOLE\n              ((NISO INTERACT NWHOLE) NOT NWELL) NOT NWHOLE\n      ']

['R24.5b', '@ Rule 24.5b : NISO enclosure of NWELL strap >= 0.58.\n        ENC NSTRAP:2 NISO < 0.58 ABUT<90 SINGULAR\n       ']

['R24.5a', '@ Rule 24.5a : NISO enclosure of PWELL strap >= 0.58.\n        ENC PSTRAP NISO < 0.58 ABUT<90 SINGULAR\n       ']

['R24.5d', '@ Rule 24.5d : NISO enclosure of PWELL2 strap >= 0.6.\n        ENC PSTRAP_5V NISO < 0.6 ABUT<90 SINGULAR\n       ']

['R24.5e', '@ Rule 24.5e : NISO enclosure of NWELL2 strap >= 0.6.\n        ENC NSTRAP:1_5V NISO < 0.6 ABUT<90 SINGULAR\n       ']

['R24.6.b', '@ Rule 24.6.b : NISO enclosure of p+ active in NWELL  >=0.8                                  \n         ENC PINNW NISO < 0.8 ABUT<90 SINGULAR\n    ']

['R24.6a', '@ Rule 24.6a : NISO enclosure of n+ active in PWELL >= 0.8.\n        ENC NINPW NISO < 0.8 ABUT<90 SINGULAR\n       ']

['R24.6c', '@ Rule 24.6c : NISO enclosure of n+ active in PWELL2 >= 1.\n        ENC NINPW2 NISO < 1 ABUT<90 SINGULAR\n       ']

['R24.6.d', '@ Rule 24.6.d : NISO enclosure of p+ active in NWELL  >=1                                  \n         ENC PINNW2 NISO < 1 ABUT<90 SINGULAR\n        ']

['R24.imp2', '@ Rule 24.imp2 : POLY/NWELL capacitor is not allowed on NOSO.\n             CP1NW AND NISO\n         ']

['RNDR13.1', '@ Rule NDR13.1 : gate length on ndrift >= 1.0.\n             INT NDGATESYM < 1.0 ABUT>0<90 SINGULAR\n     ']

['RNDR13.2', '@ Rule NDR13.2 : POLY overlap NWELL ACTIVE on ndrift >= 1.5.\n         INT ACTPOL:1 NDRNW < 1.5 ABUT>0<90 OPPOSITE PARALLEL SINGULAR\n     ']

['RNDR2.1', '@ Rule NDR2.1 : source drain space on ndrift >= 1.5\n            EXT NDRACTD NDRACTS < 1.5 ABUT<90 OPPOSITE PARALLEL SINGULAR\n        ']

['RPDR13.1', '@ Rule PDR13.1 : gate length on pdrift >= 0.8.\n             INT PDGATESYM < 0.8 ABUT>0<90 SINGULAR\n     ']

['RPDR13.2', '@ Rule PDR13.2 : POLY overlap PWELL ACTIVE on pdrift >= 1.0.\n         INT ACTPOL:1 PDRPWNISO < 1.0 ABUT>0<90 OPPOSITE PARALLEL SINGULAR\n     ']

['RPDR2.1', '@ Rule PDR2.1 : source drain space on pdrift >= 0.7.\n            EXT PDRACTD PDRACTS < 0.7 ABUT<90 OPPOSITE PARALLEL SINGULAR\n        ']

['R6.1', '@ Rule 6.1 GO2 width > 0.48.\n          INT GO2 < 0.48 ABUT>0<90 SINGULAR     \n      ']

['R6.2', '@ Rule 6.2 GO2 space > 0.48.\n     EXT GO2 < 0.48 ABUT>0<90 SINGULAR\n     ']

['R6.4', '@ Rule 6.4 : GO2 enclosure of active >= 0.5.\n         ENC ACTNOSTRAPBUTCPO1NW:2 GO2 < 0.5 ABUT<90 SINGULAR\n    ']

['R6.5', '@ Rule 6.5 : GO2 distance to source/drain active >= 0.5.\n         EXT GO2 ACTNOSTRAP < 0.5 ABUT>=0<90 SINGULAR\n     ']

['R6.imp2', '@ Rule 6.imp2 : Mos P double oxide without PEXT or with PLDD is not allowed.\n            COPY BADPGO2\n    ']

['R6.imp1', '@ Rule 6.imp1 : Mos N double oxide without NEXT or with NLDD is not allowed.\n      COPY BADNGO2:3\n    ']

['R6.6', '@ Rule 6.6 : GO2 accross mos diffusion is not allowed.\n     GO2 INSIDE EDGE ACTNOSTRAP\n     ']

['R7.1', '@ Rule 7.1 : GO2_5V width > 0.84.\n         INT GO2_5V < 0.84 ABUT>0<90 SINGULAR REGION\n     ']

['R7.2', '@ Rule 7.2 : GO2_5V space > 0.84.\n         EXT GO2_5V < 0.84 ABUT>0<90 SINGULAR REGION\n     ']

['R7.4', '@ Rule 7.4 : GO2_5V enclosure of source/drain active > 0.50.\n         ENC ACTCUTPOL GO2_5V < 0.50 ABUT>=0<90 SINGULAR REGION\n     ']

['R7.5', '@ Rule 7.5 : GO2_5V distance to source/drain active > 0.50.\n         EXT ACTCUTPOL GO2_5V < 0.50 ABUT>=0<90 SINGULAR REGION\n     ']

['R7.6', '@ Rule 7.6 : GO2_5V across source/drain active is not allowed, except OTP cell.\n         GO2_5V INSIDE EDGE ACTCUTPOL_OTP\n     ']

['R91.1', '@ Rule 91.1 : OTP width >= 0.48.\n         INT OTP < 0.48 ABUT>0<90 SINGULAR REGION\n      ']

['R91.2', '@ Rule 91.2 : OTP space >= 0.48.\n         EXT OTP < 0.48 ABUT>0<90 SINGULAR REGION\n      ']

['R91.3', '@ Rule R91.3 : OTP area >= 0.36.\n          NOT AREA OTP >= 0.36\n      ']

['R91.4', '@ Rule 91.4 : OTP enclosure of ACTIVE >= 0.26.\n          ENC ACTIVE OTP < 0.26 ABUT>=0<90 SINGULAR REGION\n      ']

['R76.1', '@ Rule 76.1 : NEXT width >= 0.48.\n          INT NEXT < 0.48 ABUT>0<90 SINGULAR\n      ']

['R76.2', '@ Rule 76.2 : NEXT space >= 0.48.\n          EXT NEXT < 0.48 ABUT>0<90 SINGULAR\n      ']

['R76.3', '@ Rule 76.3 : NEXT enclosure of ACTIVE >= 0.26.\n          ENC ACTIVE NEXT < 0.26 ABUT<90 SINGULAR\n      NEXT INSIDE EDGE (ACTIVE NOT ACTH_5V)\n      ']

['R76.4', '@ Rule 76.4 : NEXT distance to active resistors >= 0.26.\n      EXT ACTIVERES NEXT < 0.26 ABUT<90\n      NEXT INSIDE EDGE ACTIVERES\n      ']

['R76.5', '@ Rule 76.5 : NEXT distance to poly resistors >= 0.26.\n      EXT RPOLY NEXT < 0.26 ABUT<90\n      NEXT INSIDE EDGE RPOLY\n      ']

['R76.6', '@ Rule 76.6 : NEXT distance to active covered with NLDD or PLDD >= 0.26.\n      EXT ACTIVLDD NEXT < 0.26 SINGULAR ABUT<90\n      NEXT INSIDE EDGE ACTIVLDD\n      ']

['R76.8', '@ Rule 76.8 : NEXT distance to  P active other than Pwell strap >= 0.26.\n      EXT PACTNOSTRP NEXT < 0.26 SINGULAR ABUT<90\n      NEXT INSIDE EDGE PACTNOSTRP\n      ']

['R76.9', '@ Rule 76.9 : ACTIVE must not be crossed by NEXT boundary.\n      (ACTIVE NOT ACTH_5V) CUT NEXT\n      ']

['R76.imp', '@ Rule R76.imp NEXT AND NLDD are alternative layers.\n            NEXT AND NLDD\n        ']

['R78.1', '@ Rule 78.1 : NEXT_5V width >= 0.48.\n          INT NEXT_5V < 0.48 ABUT>0<90 SINGULAR REGION\n      ']

['R78.2', '@ Rule 78.2 : NEXT_5V space >= 0.48.\n          EXT NEXT_5V < 0.48 ABUT>0<90 SINGULAR REGION\n      ']

['R78.3', '@ Rule 78.3 : NEXT_5V enclosure of ACTIVE >= 0.26.\n          ENC ACTIVE NEXT_5V < 0.26 ABUT<90 SINGULAR REGION\n      NEXT_5V INSIDE EDGE (ACTIVE NOT ACTH_5V)\n      ']

['R78.4', '@ Rule 78.4 : NEXT_5V distance to active resistors >= 0.26.\n      EXT ACTIVERES NEXT_5V < 0.26 ABUT<90 REGION\n      NEXT_5V INSIDE EDGE ACTIVERES\n      ']

['R78.5', '@ Rule 78.5 : NEXT_5V distance to poly resistors >= 0.26.\n      EXT RPOLY NEXT_5V < 0.26 ABUT<90 REGION\n      NEXT_5V INSIDE EDGE RPOLY\n      ']

['R78.6', '@ Rule 78.6 : NEXT_5V without PWELL2 or NWELL2 is not allowed.\n          (NEXT_5V NOT PWELL2) NOT NWELL2\n      ']

['R78.7', '@ Rule 78.7 : NEXT_5V distance to P active other than PWELL2 straps >= 0.26.\n      EXT PACTNOSTRP_5V NEXT_5V < 0.26 ABUT<90 SINGULAR REGION\n      NEXT_5V INSIDE EDGE PACTNOSTRP_5V\n      ']

['R78.8', '@ Rule 78.8 : ACTIVE must not be crossed by NEXT_5V boundary.\n      (ACTIVE NOT ACTH_5V) CUT NEXT_5V\n      ']

['R78.imp', '@ Rule R78.imp : NEXT_5V AND NEXT are alternative layers,\n          @                NEXT_5V AND NLDD are alternative layers.\n            NEXT_5V AND NEXT\n        NEXT_5V AND NLDD\n        ']

['R77.1', '@ Rule 77.1 : PEXT width >= 0.48.\n          INT PEXT < 0.48 ABUT>0<90 SINGULAR\n      ']

['R77.2', '@ Rule 77.2 : PEXT space >= 0.48.\n          EXT PEXT < 0.48 ABUT>0<90 SINGULAR\n      ']

['R77.3', '@ Rule 77.3 : PEXT enclosure of ACTIVE >= 0.26.\n          ENC ACTIVE PEXT < 0.26 ABUT<90 SINGULAR\n      PEXT INSIDE EDGE (ACTIVE NOT ACTH_5V)\n      ']

['R77.4', '@ Rule 77.4 : PEXT distance to active resistors >= 0.26.\n      EXT ACTIVERES PEXT < 0.26 ABUT<90\n      PEXT  INSIDE EDGE ACTIVERES\n      ']

['R77.5', '@ Rule 77.5 : PEXT distance to poly resistors >= 0.26.\n      EXT RPOLY PEXT < 0.26 ABUT<90\n      PEXT  INSIDE EDGE RPOLY\n      ']

['R77.6', '@ Rule 77.6 : PEXT distance to ACTIVE covered with NLDD or PLDD >= 0.26.\n      EXT ACTIVLDD PEXT < 0.26 SINGULAR ABUT<90\n      PEXT  INSIDE EDGE ACTIVLDD\n      ']

['R77.8', '@ Rule 77.8 : PEXT distance to N active other than NWELL strap >= 0.26.\n      EXT NACTNOSTRN PEXT < 0.26 SINGULAR ABUT<90\n      PEXT INSIDE EDGE NACTNOSTRN\n      ']

['R77.9', '@ Rule 77.9 : Active must not be crossed by PEXT boundary.\n      (ACTIVE NOT ACTH_5V) CUT PEXT\n      ']

['R77.imp', '@ Rule R77.imp PEXT AND PLDD are alternative layers.\n            PEXT AND PLDD\n        ']

['R79.1', '@ Rule 79.1 PEXT_5V width >= 0.48.\n          INT PEXT_5V < 0.48 ABUT>0<90 SINGULAR REGION\n      ']

['R79.2', '@ Rule 79.2 PEXT_5V space >= 0.48.\n          EXT PEXT_5V < 0.48 ABUT>0<90 SINGULAR REGION\n      ']

['R79.3', '@ Rule 79.3 : PEXT_5V enclosure of ACTIVE >= 0.26.\n          ENC ACTIVE PEXT_5V < 0.26 ABUT<90 SINGULAR REGION\n      PEXT_5V INSIDE EDGE (ACTIVE NOT ACTH_5V)\n      ']

['R79.4', '@ Rule 79.4 : PEXT_5V distance to active resistors >= 0.26.\n      EXT ACTIVERES PEXT_5V < 0.26 ABUT<90 REGION\n      PEXT_5V INSIDE EDGE ACTIVERES\n      ']

['R79.5', '@ Rule 79.5 : PEXT_5V distance to poly resistors >= 0.26.\n      EXT RPOLY PEXT_5V < 0.26 ABUT<90 REGION\n      PEXT_5V INSIDE EDGE RPOLY\n      ']

['R79.6', '@ Rule 79.6 : PEXT_5V without NWELL2 or PWELL2 is not allowed.\n          (PEXT_5V NOT PWELL2) NOT NWELL2\n      ']

['R79.7', '@ Rule 79.7 : PEXT_5V distance to N active other than NWELL2 strap >= 0.26.\n      EXT NACTNOSTRN_5V PEXT_5V < 0.26 ABUT<90 SINGULAR REGION\n      PEXT_5V INSIDE EDGE NACTNOSTRN_5V\n      ']

['R79.8', '@ Rule 79.8 : ACTIVE must not be crossed by PEXT_5V boundary.\n      (ACTIVE NOT ACTH_5V) CUT PEXT_5V\n      ']

['R79.imp', '@ Rule R79.imp : PEXT_5V AND PEXT are alternative layers,\n          @                PEXT_5V AND PLDD are alternative layers.\n            PEXT_5V AND PEXT\n        PEXT_5V AND PLDD\n        ']

['R5_3.imp', '@ Rule 5_3.imp : 5V layers are not compatible with 3V layers.\n             ((BULK INTERACT LAYERS_5V) AND (BULK INTERACT LAYERS_3V)) AND (LAYERS_5V OR LAYERS_3V)\n         ']

['RALLHD', "@ Rule ALLHD : high density purpose present outside high density memories.\n           R = OR HD\n           M = FDRC INSIDE CELL 'FR_ALLHD_*'\n           R INTERACT (SIZE (R XOR M) BY -0.001)\n    "]

['R31.1', '@ Rule 31.1 : ME6 enclosure of pad opening >= 3.0.\n          ENC PAD BPDMT6 < 3.0 ABUT<90 SINGULAR\n      ']

['R31.2', '@ Rule 31.2 : NWELL enclosure of pad opening >= 3.0.\n          ENC PAD BPDNWL < 3.0 ABUT<90 SINGULAR\n      ']

['R31.2a', '@ Rule 31.2 : RNWELL enclosure of pad opening >= 3.0.\n           ENC PAD BPDRNWL < 3.0 ABUT<90 SINGULAR\n       ']

['R31.3', '@ Rule 31.3 : ME1 enclosure of VI1 >= 0.34.\n          ENC BPDVI1 BPDMT1 < 0.34 ABUT<90 SINGULAR\n      ']

['R31.4', '@ Rule 31.4 : ME2 enclosure of VI2 >= 0.34.\n          ENC BPDVI2 BPDMT2 < 0.34 ABUT<90 SINGULAR\n      ']

['R31.5', '@ Rule 31.5 : ME3 enclosure of VI3 >= 0.34.\n          ENC BPDVI3 BPDMT3 < 0.34 ABUT<90 SINGULAR\n      ']

['R31.6', '@ Rule 31.6 : ME4 enclosure of VI4 >= 0.34.\n          ENC BPDVI4 BPDMT4 < 0.34 ABUT<90 SINGULAR\n      ']

['R31.7', '@ Rule 31.7 : ME5 enclosure of VI5 >= 0.2.\n          ENC BPDVI5 BPDMT5 < 0.2 ABUT<90 SINGULAR\n      ']

['R31.8', '@ Rule 31.8 : VI1 size in the pad = 0.32.\n          INT BPDVI1 < 0.32 ABUT>0<90 SINGULAR\n          NOT RECTANGLE BPDVI1 == 0.32 BY == 0.32\n      ']

['R31.9', '@ Rule 31.9 : VI1 space in the pad = 1.68.\n          EXT BPDVI1 < 1.68 ABUT>0<90 SINGULAR\n          BPV1SZ_1 = SIZE BPDVI1 BY 0.84\n          BPV1SZ = SIZE BPV1SZ_1 BY -0.84\n          BPV1BS:1 = EXT BPV1SZ < 150 SPACE OPPOSITE REGION ABUT>0<90\n          BPV1BS:2 = BPV1BS:1 INSIDE PAD\n          BPV1BS:3 = EXT BPV1SZ < 150 NOTCH OPPOSITE REGION ABUT>0<90\n          BPV1BS:4 = BPV1BS:3 INSIDE PAD\n          BPV1BS:2 OR BPV1BS:4\n      ']

['R31.10', '@ Rule 31.10 : VI2 size in the pad = 0.32.\n           INT BPDVI2 < 0.32 ABUT>0<90 SINGULAR\n           NOT RECTANGLE BPDVI2 == 0.32 BY == 0.32\n       ']

['R31.11', '@ Rule 31.11 : VI2 space in the pad = 1.68.\n           EXT BPDVI2 < 1.68 ABUT>0<90 SINGULAR\n           BPV2SZ_1 = SIZE BPDVI2 BY 0.84\n           BPV2SZ = SIZE BPV2SZ_1 BY -0.84\n           BPV2BS:1 = EXT BPV2SZ < 150 SPACE OPPOSITE REGION ABUT>0<90\n           BPV2BS:2 = BPV2BS:1 INSIDE PAD\n           BPV2BS:3 = EXT BPV2SZ < 150 NOTCH OPPOSITE REGION ABUT>0<90\n           BPV2BS:4 = BPV2BS:3 INSIDE PAD\n           BPV2BS:2 OR BPV2BS:4\n       ']

['R31.12', '@ Rule 31.12 : VI3 size in the pad = 0.32.\n           INT BPDVI3 < 0.32 ABUT>0<90 SINGULAR\n           NOT RECTANGLE BPDVI3 == 0.32 BY == 0.32\n       ']

['R31.13', '@ Rule 31.13 : VI3 space in the pad = 1.68.\n           EXT BPDVI3 < 1.68 ABUT>0<90 SINGULAR\n           BPV3SZ_1 = SIZE BPDVI3 BY 0.84\n           BPV3SZ = SIZE BPV3SZ_1 BY -0.84\n           BPV3BS:1 = EXT BPV3SZ < 150 SPACE OPPOSITE REGION ABUT>0<90\n           BPV3BS:2 = BPV3BS:1 INSIDE PAD\n           BPV3BS:3 = EXT BPV3SZ < 150 NOTCH OPPOSITE REGION ABUT>0<90\n           BPV3BS:4 = BPV3BS:3 INSIDE PAD\n           BPV3BS:2 OR BPV3BS:4\n       ']

['R31.14', '@ Rule 31.14 : VI4 size in the pad = 0.32.\n           INT BPDVI4 < 0.32 ABUT>0<90 SINGULAR\n           NOT RECTANGLE BPDVI4 == 0.32 BY == 0.32\n       ']

['R31.15', '@ Rule 31.15 : VI4 space in the pad = 1.68.\n           EXT BPDVI4 < 1.68 ABUT>0<90 SINGULAR\n           BPV4SZ_1 = SIZE BPDVI4 BY 0.84\n           BPV4SZ = SIZE BPV4SZ_1 BY -0.84\n           BPV4BS:1 = EXT BPV4SZ < 150 SPACE OPPOSITE REGION ABUT>0<90\n           BPV4BS:2 = BPV4BS:1 INSIDE PAD\n           BPV4BS:3 = EXT BPV4SZ < 150 NOTCH OPPOSITE REGION ABUT>0<90\n           BPV4BS:4 = BPV4BS:3 INSIDE PAD\n           BPV4BS:2 OR BPV4BS:4\n       ']

['R31.16', '@ Rule 31.16 : VI5 size in the pad = 0.6.\n           INT BPDVI5 < 0.6 ABUT>0<90 SINGULAR\n           NOT RECTANGLE BPDVI5 == 0.6 BY == 0.6\n       ']

['R31.17', '@ Rule 31.17 : VI5 space in the pad = 1.4.\n           EXT BPDVI5 < 1.4 ABUT>0<90 SINGULAR\n           BPV5SZ_1 = SIZE BPDVI5 BY 0.7\n           BPV5SZ = SIZE BPV5SZ_1 BY -0.7\n           BPV5BS:1 = EXT BPV5SZ < 150 SPACE OPPOSITE REGION ABUT>0<90\n           BPV5BS:2 = BPV5BS:1 INSIDE PAD\n           BPV5BS:3 = EXT BPV5SZ < 150 NOTCH OPPOSITE REGION ABUT>0<90\n           BPV5BS:4 = BPV5BS:3 INSIDE PAD\n           BPV5BS:2 OR BPV5BS:4\n       ']

['R31.18', '@ Rule 31.18 : ME1 width in the matrix = 1.0.\n           INT BPDMT1 < 1.0 ABUT>0<90 SINGULAR\n           BPDMT1W =  SIZE BPDMT1 BY -0.5 \n       BPDMT1W:1 = SIZE BPDMT1W BY 0.5\n       COPY BPDMT1W:1\n       ']

['R31.19', '@ Rule 31.19 : ME1 space in the matrix = 1.0.\n           EXT BPDMT1 < 1.0 ABUT>0<90 SINGULAR\n           BPMT1SZ_1 = SIZE BPDMT1 BY 0.5\n           BPMT1SZ = SIZE BPMT1SZ_1 BY -0.5\n           BPMT1SZ:1 = EXT BPMT1SZ < 150 SPACE OPPOSITE REGION ABUT>0<90\n           BPMT1BS:2 = BPMT1SZ:1 INSIDE PAD\n           BPMT1BS:3 = EXT BPMT1SZ < 150 NOTCH OPPOSITE REGION ABUT>0<90\n           BPMT1BS:4 = BPMT1BS:3 INSIDE PAD\n           BPMT1BS:2 OR BPMT1BS:4\n       ']

['R31.20', '@ Rule 31.20 : ME2 width in the matrix = 1.0.\n           INT BPDMT2 < 1.0 ABUT>0<90 SINGULAR\n           BPDMT2W =  SIZE BPDMT2 BY -0.5 \n       BPDMT2W:1 = SIZE BPDMT2W BY 0.5\n       COPY BPDMT2W:1\n       ']

['R31.21', '@ Rule 31.21 : ME2 space in the matrix = 1.0.\n           EXT BPDMT2 < 1.0 ABUT>0<90 SINGULAR\n           BPMT2SZ_1 = SIZE BPDMT2 BY 0.5\n           BPMT2SZ = SIZE BPMT2SZ_1 BY -0.5\n           BPMT2SZ:1 = EXT BPMT2SZ < 150 SPACE OPPOSITE REGION ABUT>0<90\n           BPMT2BS:2 = BPMT2SZ:1 INSIDE PAD\n           BPMT2BS:3 = EXT BPMT2SZ < 150 NOTCH OPPOSITE REGION ABUT>0<90\n           BPMT2BS:4 = BPMT2BS:3 INSIDE PAD\n           BPMT2BS:2 OR BPMT2BS:4\n       ']

['R31.22', '@ Rule 31.22 :  ME3 width in the matrix = 1.0.\n           INT BPDMT3 < 1.0 ABUT>0<90 SINGULAR\n           BPDMT3W =  SIZE BPDMT3 BY -0.5 \n       BPDMT3W:1 = SIZE BPDMT3W BY 0.5\n       COPY BPDMT3W:1\n       ']

['R31.23', '@ Rule 31.23 : ME3 space in the matrix = 1.0.\n           EXT BPDMT3 < 1.0 ABUT>0<90 SINGULAR\n           BPMT3SZ_1 = SIZE BPDMT3 BY 0.5\n           BPMT3SZ = SIZE BPMT3SZ_1 BY -0.5\n           BPMT3SZ:1 = EXT BPMT3SZ < 150 SPACE OPPOSITE REGION ABUT>0<90\n           BPMT3BS:2 = BPMT3SZ:1 INSIDE PAD\n           BPMT3BS:3 = EXT BPMT3SZ < 150 NOTCH OPPOSITE REGION ABUT>0<90\n           BPMT3BS:4 = BPMT3BS:3 INSIDE PAD\n           BPMT3BS:2 OR BPMT3BS:4\n       ']

['R31.24', '@ Rule 31.24 : ME4 width in the matrix = 1.0.\n           INT BPDMT4 < 1.0 ABUT>0<90 SINGULAR\n           BPDMT4W =  SIZE BPDMT4 BY -0.5 \n       BPDMT4W:1 = SIZE BPDMT4W BY 0.5\n       COPY BPDMT4W:1\n       ']

['R31.25', '@ Rule 31.25 : ME4 space in the matrix = 1.0.\n           EXT BPDMT4 < 1.0 ABUT>0<90 SINGULAR\n           BPMT4SZ_1 = SIZE BPDMT4 BY 0.5\n           BPMT4SZ = SIZE BPMT4SZ_1 BY -0.5\n           BPMT4SZ:1 = EXT BPMT4SZ < 150 SPACE OPPOSITE REGION ABUT>0<90\n           BPMT4BS:2 = BPMT4SZ:1 INSIDE PAD\n           BPMT4BS:3 = EXT BPMT4SZ < 150 NOTCH OPPOSITE REGION ABUT>0<90\n           BPMT4BS:4 = BPMT4BS:3 INSIDE PAD\n           BPMT4BS:2 OR BPMT4BS:4\n       ']

['R31.26', '@ Rule 31.26 :  ME5 width in the matrix = 1.0.\n           INT BPDMT5 < 1.0 ABUT>0<90 SINGULAR\n           BPDMT5W =  SIZE BPDMT5 BY -0.5 \n       BPDMT5W:1 = SIZE BPDMT5W BY 0.5\n       COPY BPDMT5W:1\n       ']

['R31.27', '@ Rule 31.27 : ME5 space in the matrix = 1.0.\n           EXT BPDMT5 < 1.0 ABUT>0<90 SINGULAR\n           BPMT5SZ_1 = SIZE BPDMT5 BY 0.5\n           BPMT5SZ = SIZE BPMT5SZ_1 BY -0.5\n           BPMT5SZ:1 = EXT BPMT5SZ < 150 SPACE OPPOSITE REGION ABUT>0<90\n           BPMT5BS:2 = BPMT5SZ:1 INSIDE PAD\n           BPMT5BS:3 = EXT BPMT5SZ < 150 NOTCH OPPOSITE REGION ABUT>0<90\n           BPMT5BS:4 = BPMT5BS:3 INSIDE PAD\n           BPMT5BS:2 OR BPMT5BS:4\n       ']

['R31.28', '@ Rule 31.28 : ACTIVE is not allowed under pad.\n           PAD AND ACT_WO_ACTMFG\n       ']

['R31.29', '@ Rule 31.29 : POLY is not allowed under pad\n           PAD AND POLY\n       ']

['R31.imp1', '@ Rule 31.imp1 : ME1 max area on PAD =< 137.\n             BPMT1 = ME1 AND STDPAD:3\n         AREA BPMT1 > 137\n     ']

['R31.imp2', '@ Rule 31.imp2 : ME2 max area on PAD =< 137.\n             BPMT2 = ME2 AND PAD\n         AREA BPMT2 > 137\n     ']

['R31.imp3', '@ Rule 31.imp3 : ME3 max area on PAD =< 137.\n             BPMT3 = ME3 AND PAD\n         AREA BPMT3 > 137\n     ']

['R31.imp4', '@ Rule 31.imp4 : ME4 max area on PAD =< 137.\n             BPMT4 = ME4 AND PAD\n         AREA BPMT4 > 137\n     ']

['R31.imp5', '@ Rule 31.imp5 : ME5 max area on PAD =< 137.\n             BPMT5 = ME5 AND PAD\n         AREA BPMT5 > 137\n     ']

['R31.imp6', '@ Rule 31.imp6 : ME1 is required under standard pad.\n             STDPAD:3 OUTSIDE ME1\n     ']

['R31.imp7', '@ Rule 31.imp7 : VI1 is required under standard pad.\n             STDPAD:3 OUTSIDE VI1\n     ']

['R31.imp8', '@ Rule 31.imp8 : ME2 is required under standard pad.\n             STDPAD:3 OUTSIDE ME2\n     ']

['R31.imp9', '@ Rule 31.imp9 : VI2 is required under standard pad.\n             STDPAD:3 OUTSIDE VI2\n     ']

['R31.imp10', '@ Rule 31.imp10 : ME3 is required under standard pad.\n              STDPAD:3 OUTSIDE ME3\n      ']

['R31.imp11', '@ Rule 31.imp11 : VI3 is required under standard pad.\n              STDPAD:3 OUTSIDE VI3\n      ']

['R31.imp12', '@ Rule 31.imp12 : ME4 is required under standard pad.\n              STDPAD:3 OUTSIDE ME4\n      ']

['R31.imp13', '@ Rule 31.imp13 : VI4 is required under standard pad.\n              STDPAD:3 OUTSIDE VI4\n      ']

['R31.imp14', '@ Rule 31.imp14 : ME5 is required under pad.\n              PAD OUTSIDE ME5\n      ']

['R31.imp15', '@ Rule 31.imp15 : VI5 is required under pad.\n              PAD OUTSIDE VI5\n      ']

['R31.imp16', '@ Rule 31.imp16 : ME6 is required under pad.\n              PAD NOT ME6\n      ']

['RB31.1', '@ Rule B31.1 : NITRIDE drawing not allowed with PRL.\n           NITRIDE AND PRL\n       ']

['RB31.2', '@ Rule B31.2 : PRL is mandatory under NITRIDE bumping.\n           PAD_FC NOT PRL\n       ']

['RBU.1', '@ Rule BU.1 : ME6 enclosure of NITRIDE >= 5.0.\n          ENC PAD_FC UPMETALPAD_FC < 5.0 ABUT<90 SINGULAR\n      ']

['RBP1_FlipChip', '@ Rule BP1 (Device Class FlipChip) : Minimum width of upper metal enclose nitride opening windows of pad flip_chip must be >= 115um\n                @ and nitride bumping must be centered inside the upper metal pad.\n              MIN_WIDTH_OF_UPMETAL = ( SIZE PAD_FC BY 17.5 ) AND UPMETALPAD_FC \n              INT MIN_WIDTH_OF_UPMETAL < 115 OPPOSITE PARALLEL \n              ']

['RBP3_FlipChip', '@ Rule BP3 (Device Class FlipChip) : Upper metal enclosure of NITRIDE bumping must be >= 17um.\n                  ENC PAD_FC UPMETALPAD_FC < 17\n              ']

['RBP.imp1_FlipChip', '@ Rule BP.imp1 (Device Class FlipChip) : pad opening window must be octagonal.\n                      PAD_FC VERTEX >= 3 <=7\n              ']

['RBP2_FlipChip', '@ Rule BP2 (Device Class FlipChip) : pad opening window min=max == 80 um x 80 um.\n                  PAD_FC INTERACT (PAD_FC NOT PADBUMP_OPEN_WINDOW)\n                  INT PAD_FC < 80 ABUT>0<90 SINGULAR OPPOSITE PARALLEL\n          ']

['RBP4_FlipChip', '@ Rule BP4 (Device Class FlipChip) : minimum pad pitch >= 250um.\n                  EXT PAD_FC  < 170\n          ']

['RBP5_FlipChip', '@ Rule BP5 (Device Class FlipChip) : Minimum distance from pad center to scribe line >= 92 um.\n              NITRIDE_bumpingSZ = SIZE NITRIDE_bumping BY 39\n              SEALRING_BUMP INSIDE EDGE NITRIDE_bumpingSZ\n          ']

['RCAP01.1', '@ Rule CAP01.1 : NWELL enclosure of ACTIVE of capacitor POLY/NWELL >= 0.3.\n         ENC CP1NWAC:2 NWELL < 0.3 ABUT<90\n    ']

['RCAP19.1', '@ Rule CAP19.1 : maximum number of CONTACT on POLY = 4.\n             X = PO1CAPNW ENCLOSE PO1CTCAPNW > 4\n             Y = PO1CAPNWNOTGO2 ENCLOSE PO1CTCAPNWNOTGO2 > 4\n             PO1CTCAPNW INTERACT X\n             PO1CTCAPNWNOTGO2 INTERACT Y\n         ']

['RCAP13.2', '@ Rule CAP13.2 : maximum POLY top plate area of POLY/NWELL double oxide capacitor = 1000 um2.\n             AREA CP1NWA > 1000 \n         ']

['RCAP13.3', '@ Rule CAP13.3 : maximum POLY top plate area of POLY/NWELL simple oxide capacitor = 100 um2.\n             AREA CP1NWANOTGO2 > 100 \n         ']

['RCAP13.4a', '@ Rule CAP13.4a : maximum cumulated capacitor area (without GO2) if circuit >= 1mm2 <= 0.01.\n          Y = C AND CP1NWNOTGO2\n          DENSITY Y > 0.01\n      ']

['RCAP13.4b', '@ Rule CAP13.4b : maximum POLY area par capacitor (without GO2) if circuit < 1mm2 <= 10000\n          X = B AND CP1NWNOTGO2\n          AREA X > 10000\n      ']

['RHTT.1', '@ Rule RHTT.1 : Chanel width for H-type 5V transistors >= 0.52.\n           INT GATEH_5V_L < 0.52 ABUT>0<90 OPPOSITE\n       ']

['RHTT.2', '@ Rule RHTT.2 : Chanel length for H-type 5V transistors >= 0.50.\n           INT GATEH_5V_W < 0.50 ABUT>0<90 OPPOSITE\n       ']

['RHTT.3', '@ Rule RHTT.3 : Fixed width of gate finger of transistor, except for OTP cell == 0.24.\n           INT GATEH_5V_BEAM_WO_OTP < 0.24 ABUT>0<90 OPPOSITE\n       SIZE GATEH_5V_BEAM_WO_OTP BY 0.12 UNDEROVER\n       ']

['RHTT.4', '@ Rule RHTT.4 : Width of ACTIVE for well contact in H-type transistor, except for OTP cell >= 0.40.\n           INT WC_H_5V_WO_OTP < 0.40 ABUT>0<90 OPPOSITE\n       ']

['RHTT.5', '@ Rule RHTT.5 : Drawing of N+/NEXT_5V and P+/PEXT_5V in S/D is the same.\n           (SD_NEXT_5 XOR SD_NPLUS) AND ACTIVE  //ticket added active for sd only \n           (SD_PEXT_5 XOR SD_PPLUS) AND ACTIVE\n           ACT_H5_WCP AND PEXT_5V\n           ACT_H5_WCN AND NEXT_5V\n       ']

['RHTT.6', '@ Rule RHTT.6 : Fixed POLY intersection with Well contact implantation in H-type transistor == 0.12.\n           INT POLYWC_H_5V_WO_OTP < 0.12 ABUT>0<90 OPPOSITE\n       SIZE POLYWC_H_5V_WO_OTP BY 0.06 UNDEROVER\n       ']

['RHTT.7', '@ Rule RHTT.7 : Well contact distance to Poly in H-type transistor >= 0.14.\n           EXT CONTACT GATEH_5V < 0.14 ABUT<90 REGION\n       ']

['RHTT.8', '@ Rule RHTT.8 : Well contact areas of H-type transistors must be shorted in metall.\n           X1 = GATEH_5V TOUCH WC_H_5V > 1 BY NET\n       WC_H_5V TOUCH X1\n       ']

['RHTT.9', '@ Rule RHTT.9 : NPLUS is abutting to PPLUS over POLY.\n           (GATEH_5V NOT NPLUS) NOT PPLUS\n       (GATEH_5V AND NPLUS) AND PPLUS\n       ']

['RNW2.1', '@ Rule RNW2.1 : Width of NWELL2 resistors >= 1.0.\n           INT RNWELL2_W < 1.0 ABUT>0<90\n       ']

['RNW2.3', '@ Rule RNW2.3 : Length of NWELL2 resistors >= 1.0.\n           EXT NACTRNW2 < 1.0 ABUT>0<90\n       ']

['RNW2.2', '@ Rule RNW2.2 : Recommended width of NWELL2 resistors for analog use >= 3.2.\n           INT RNWELL2_W < 3.2 ABUT>0<90\n       ']

['RNW2.4', '@ Rule RNW2.4 : Recommended length of NWELL2 resistors for analog use >= 1.4.\n           EXT NACTRNW2 < 1.4 ABUT>0<90\n       ']

['RNW2.5', '@ Rule RNW2.5 : N+ active contact head enclosure by NWELL2 >= 0.3.\n           ENC NACTRNW2 NWELL2 < 0.3 ABUT>=0<90 SINGULAR REGION\n       ']

['RNW2.6', "@ Rule RNW2.6 : Distance from resistor's area to NWELL or NWELL2\n         @ if NWELL and NWELL2 are at ground >= 2.0.\n           EXT RNW2_REG NWELLC_GND < 2.0 ABUT>0<90 SINGULAR REGION\n       EXT RNW2_REG NWELL2C_GND < 2.0 ABUT>0<90 SINGULAR REGION\n       "]

['RNW2.7', "@ Rule RNW2.7 : Distance from resistor's area to N+ active > 0.84.\n           EXT RNW2_REG NACTIVE < 0.84 ABUT<90 SINGULAR REGION\n       "]

['RNW2.8', "@ Rule RNW2.8 : Distance from resistor's area to P+ active > 0.6.\n           EXT RNW2_REG PACTIVE < 0.6 ABUT<90 SINGULAR REGION\n       "]

['RNW2.9', '@ Rule RNW2.9 : Poly on NWELL2 resistor is not allowed.\n            RNWELL2 AND POLY\n        ']

['RNW2.10', '@ Rule RNW2.10 : DAA in NWELL2 resistor is not allowed.\n            RNWELL2 AND ACTIVE_4\n        ']

['RNW2.11', '@ Rule RNW2.11 : P+ active on NWELL2 resistor is not allowed.\n            RNWELL2 AND PACTIVE\n        ']

['RCAPNNW2.1', '@ Rule RCAPNNW2.1 : MAX POLY area per capacitor with GO2_5V == 1000 um2.\n               AREA CP1NWA_5 > 1000 \n           ']

['RCAPNNW2.2', '@ Rule RCAPNNW2.2 : Maximum number of CONTACT on N+POLY == 4.\n             X = PO1CAPNW_5 ENCLOSE PO1CTCAPNW_5 > 4\n             PO1CTCAPNW_5 INTERACT X\n           ']

['R2.1.d', '@ Rule R2.1.d : Chanel width for OTP cell transistor >= 1.0.\n           INT GATEH_5V_L_OTP < 1.0 ABUT>0<90 OPPOSITE\n       ']

['R13.1.e', '@ Rule R13.1.e : Chanel length for OTP cell transistor >= 0.80.\n            INT GATEH_5V_W_OTP < 0.80 ABUT>0<90 OPPOSITE\n        ']

['R91.6', '@ Rule R91.6 : OTP enclosure of POLY >= 0.24.\n          ENC POLY OTP < 0.24 ABUT<90 SINGULAR\n      ']

['R7.9', '@ Rule R7.9 : GO2_5V enclosure of gate of cell transistor >= 0.26.\n          ENC GATEH_5V_OTP GO2_5V < 0.26 ABUT<90 SINGULAR\n     ']

['R7.10', '@ Rule R7.10 : GO2_5V distance to top plate of OTP capacitor >= 0.26.\n          EXT POLY_PLATE_OTP GO2_5V < 0.26 ABUT<90 SINGULAR REGION\n      ']

['R16.13', '@ Rule R16.13 : Intersection of sidewall of gate and N+ area >= 0.26.\n           INT GATEH_5V_BEAM_OTP_N < 0.26 ABUT>0<90 REGION\n       ']

['R17.13', '@ Rule R17.13 : Intersection of sidewall of gate and N+ area >= 0.26.\n           INT GATEH_5V_BEAM_OTP_P < 0.26 ABUT>0<90 REGION\n       ']

['R78.9', '@ Rule R78.9 : Layer NEXT_5V coincides with layer NPLUS in memory cell.\n          NEXT_5V_OTP XOR NPLUS_OTP\n       ']

['R79.9', '@ Rule R79.9 : Layer PEXT_5V coincides with layer PPLUS in memory cell.\n          PEXT_5V_OTP XOR PPLUS_OTP\n       ']

['POLY_ANT', '@ Rule POLY_ANT: Gates exceeding antenna ratio of 60 at the POLY stage.\n             NET AREA RATIO POL_P GAT_P >= 60 ACCUMULATE\n             NET AREA RATIO PRINT BAD_GAT0P "./gate.atPoly"\n         ']

['POLY_XPO', '@ Rule POLY_XPO : POLY parts causing ratio violation at the POLY stage.\n             NET AREA RATIO POL_P BAD_GATEP > 0\n         ']

['LIL_ANT', '@ Rule LIL : Gates exceeding antenna ratio of 60 at the LIL stage.\n            NET AREA RATIO LIL_CK_L GAT_L >= 60 ACCUMULATE POL_ACC\n            NET AREA RATIO PRINT BAD_GAT0L "./gate.atLil"\n        ']

['LIL_XPOL', '@ Rule LIL_XPOL : Poly parts involved in ratio violation at the LIL stage.\n             NET AREA RATIO POL_L BAD_GATEL > 0\n         ']

['LIL_XLIL', '@ Rule LIL_XLIL : Lil parts involved in ratio violation at the LIL stage.\n             NET AREA RATIO LIL_CK_L BAD_GATEL > 0\n         ']

['M1_XANT', '@ Rule M1_XANT : Gates exceeding antenna ratio of 60 at the ME1 stage.\n            NET AREA RATIO  M1_CK_A GAT_A  >= 60 ACCUMULATE LIL_ACC\n            NET AREA RATIO PRINT BAD_GATE01 "./gate.atM1"\n        ']

['M1_XPOL', '@ Rule M1_XPOL : POLY parts involved in ratio violation at ME1 stage.\n            NET AREA RATIO POL_A BAD_GATE1 > 0\n        ']

['M1_XLIL', '@ Rule M1_XLIL : Lil parts involved in ratio violation at metal1 stage.\n            NET AREA RATIO LIL_CK_A BAD_GATE1 > 0\n        ']

['M1_XME1', '@ Rule M1_XME1 : Metal1 parts involved in ratio violation at metal1 stage.\n            NET AREA RATIO M1_CK_A BAD_GATE1 > 0\n        ']

['M2_XANT', '@ Rule M2_ANT: Gates exceeding antenna ratio of 60 at the ME2 stage.\n            NET AREA RATIO  M2_CK_B GAT_B >= 60 ACCUMULATE M1_ACC\n            NET AREA RATIO PRINT BAD_GATE02 "./gate.atM2"\n        ']

['M2_XPOL', '@ Rule M2_XPOL : Poly parts involved in ratio violation at ME2 stage.\n            NET AREA RATIO POL_B BAD_GATE2 > 0\n        ']

['M2_XLIL', '@ Rule M2_XLIL : LIL parts involved in ratio violation at ME2 stage.\n            NET AREA RATIO LIL_CK_B BAD_GATE2 > 0\n        ']

['M2_XME1', '@ Rule M2_XME1 : ME1 parts involved in ratio violation at ME2 stage.\n            NET AREA RATIO M1_CK_B BAD_GATE2 > 0\n        ']

['M2_XME2', '@ Rule M2_XME2 : ME2 parts involved in ratio violation at ME2 stage.\n            NET AREA RATIO M2_CK_B BAD_GATE2 >0\n        ']

['M3_XANT', '@ Rule M3_XANT : Gates exceeding antenna ratio of 60 at the ME3 stage.\n            NET AREA RATIO M3_CK_C GAT_C >= 60 ACCUMULATE M2_ACC\n            NET AREA RATIO PRINT BAD_GATE03 "./gate.atM3"\n        ']

['M3_XPOL', '@ Rule M3_XPOL : POLY parts involved in ratio violation at ME3 stage.\n            NET AREA RATIO POL_C BAD_GATE3 > 0\n        ']

['M3_XLIL', '@Rule M3_XLIL : LIL parts involved in ratio violation at ME3 stage.\n            NET AREA RATIO LIL_CK_C BAD_GATE3 > 0\n          ']

['M3_XME1', '@ Rule M3_XME1 : ME1 parts involved in ratio violation at ME3 stage.\n            NET AREA RATIO M1_CK_C BAD_GATE3 > 0\n        ']

['M3_XME2', '@ Rule M3_XME2 : ME2 parts involved in ratio violation at ME3 stage.\n            NET AREA RATIO M2_CK_C BAD_GATE3 > 0\n        ']

['M3_XME3', '@ Rule M3_XME3 : ME3 parts involved in ratio violation at ME3 stage.\n            NET AREA RATIO M3_CK_C BAD_GATE3 > 0\n        ']

['M4_XANT', '@ Rule M4_XANT: Gates exceeding antenna ratio of 60 at the ME4 stage.\n            NET AREA RATIO  M4_CK_D GAT_D >= 60 ACCUMULATE M3_ACC\n            NET AREA RATIO PRINT BAD_GATE04 "./gate.atM4"\n        ']

['M4_XPOL', '@ Rule M4_XPOL : POLY parts involved in ratio violation at ME4 stage.\n            NET AREA RATIO POL_D BAD_GATE4 > 0\n        ']

['M4_XLIL', '@ Rule M4_XLIL : LIL parts involved in ratio violation at ME4 stage.\n            NET AREA RATIO LIL_CK_D BAD_GATE4 > 0\n        ']

['M4_XME1', '@ Rule M4_XME1 : ME1 parts involved in ratio violation at ME4 stage.\n            NET AREA RATIO M1_CK_D BAD_GATE4 > 0\n        ']

['M4_XME2', '@Rule M4_XME2 : ME2 parts involved in ratio violation at ME4 stage.\n             NET AREA RATIO M2_CK_D BAD_GATE4 > 0\n           ']

['M4_XME3', '@Rule M4_XME3 : ME3 parts involved in ratio violation at ME4 stage.\n             NET AREA RATIO M3_CK_D BAD_GATE4 > 0\n           ']

['M4_XME4', '@Rule M4_XME4 : ME4 parts involved in ratio violation at ME4 stage.\n             NET AREA RATIO M4_CK_D BAD_GATE4 > 0\n           ']

['M5_XANT', '@ Rule M5_XANT: Gates exceeding antenna ratio of 60 at the ME5 stage\n            NET AREA RATIO M5_CK_E GAT_E >= 60 ACCUMULATE M4_ACC\n            NET AREA RATIO PRINT BAD_GATE05 "./gate.atM5"\n        ']

['M5_XPOL', '@ Rule M5_XPOL : POLY parts involved in ratio violation at ME5 stage.\n            NET AREA RATIO POL_E BAD_GATE5 > 0\n        ']

['M5_XLIL', '@ Rule M5_XLIL : LIL parts involved in ratio violation at ME5 stage.\n            NET AREA RATIO LIL_CK_E BAD_GATE5 > 0\n        ']

['M5_XME1', '@Rule M5_XME1 : ME1 parts involved in ratio violation at ME5 stage.\n             NET AREA RATIO M1_CK_E BAD_GATE5 > 0\n           ']

['M5_XME2', '@Rule M5_XME2 : ME2 parts involved in ratio violation at ME5 stage.\n             NET AREA RATIO M2_CK_E BAD_GATE5 > 0\n           ']

['M5_XME3', '@Rule M5_XME3 : ME3 parts involved in ratio violation at ME5 stage.\n             NET AREA RATIO M3_CK_E BAD_GATE5 > 0\n           ']

['M5_XME4', '@Rule M5_XME4 : ME4 parts involved in ratio violation at ME5 stage.\n             NET AREA RATIO M4_CK_E BAD_GATE5 > 0\n           ']

['M5_XME5', '@Rule M5_XME5 : ME5 parts involved in ratio violation at ME5 stage.\n             NET AREA RATIO M5_CK_E BAD_GATE5 > 0\n           ']

['M6_XANT', '@ Rule M6_XANT: Gates exceeding antenna ratio of 60 at the metal6 stage\n            NET AREA RATIO  M6_CK_F GAT_F >= 60 ACCUMULATE M5_ACC\n            NET AREA RATIO PRINT BAD_GATE06 "./gate.atM6"\n        ']

['M6_XPOL', '@ Rule M6_XPOL : POLY parts involved in ratio violation at ME6 stage.\n            NET AREA RATIO POL_F BAD_GATE6 > 0\n        ']

['M6_XLIL', '@ Rule M6_XLIL : LIL parts involved in ratio violation at ME6 stage.\n            NET AREA RATIO LIL_CK_F BAD_GATE6 > 0\n        ']

['M6_XME1', '@ Rule M6_XME1 : ME1 parts involved in ratio violation at ME6 stage.\n            NET AREA RATIO M1_CK_F BAD_GATE6 > 0\n        ']

['M6_XME2', '@ Rule M6_XME2 : ME2 parts involved in ratio violation at ME6 stage.\n            NET AREA RATIO M2_CK_F BAD_GATE6 > 0\n        ']

['M6_XME3', '@ Rule M6_XME3 : ME3 parts involved in ratio violation at ME6 stage.\n            NET AREA RATIO M3_CK_F BAD_GATE6 > 0\n        ']

['M6_XME4', '@ Rule M6_XME4 : ME4 parts involved in ratio violation at ME6 stage.\n            NET AREA RATIO M4_CK_F BAD_GATE6 > 0\n        ']

['M6_XME5', '@ Rule M6_XME5 : ME5 parts involved in ratio violation at ME6 stage\n            NET AREA RATIO M5_CK_F BAD_GATE6 > 0\n        ']

['M6_XME6', '@ Rule M6_XME6 : ME6 parts involved in ratio violation at ME6 stage.\n            NET AREA RATIO M6_CK_F BAD_GATE6 > 0\n        ']

['RMT.ANT.1', '@ Rule MT.ANT.1: Capacitors in parallel must have separated ME5 plates.\n              ME5 INTERACT MIM5 > 1\n          ']

['RMT.ANT.3', '@ Rule MT.ANT.3: If ME5 of MIM capacitor is connected through ME4,\n        @ this ME4 must be connected to other devices, ground or Vdd through\n        @ a ME6 line.\n              MIM5 NOT TMP:3\n          ']

['MT.XME5', '@ Rule MT.XME5 : ME5 parts involved in rule MT.ANT.3 violation.\n            NET AREA RATIO ME5_M BAD_ME5PLATE > 0\n    ']

['MT.XME4', '@ Rule MT.XME4 : ME4 parts involved in rule MT.ANT.3 violation.\n            NET AREA RATIO ME4_M BAD_ME5PLATE > 0\n    ']

['MT.XME3', '@ Rule MT.XME3 : ME3 parts involved in rule MT.ANT.3 violation.\n            NET AREA RATIO ME3_M BAD_ME5PLATE > 0\n    ']

['MT.XME2', '@ Rule MT.XME2 : ME2 parts involved in rule MT.ANT.3 violation.\n            NET AREA RATIO ME2_M BAD_ME5PLATE > 0\n    ']

['MT.XME1', '@ Rule MT.XME1 : ME1 parts involved in rule MT.ANT.3 violation.\n            NET AREA RATIO ME1_M BAD_ME5PLATE > 0\n        ']

['MT.XLIL', '@ Rule MT.XLIL : LIL parts involved in rule MT.ANT.3 violation.\n            NET AREA RATIO LIL_M BAD_ME5PLATE > 0\n    ']

['RMT.ANT.4', '@ Rule MT.ANT.4 : Maximum number of VI5 over MIM5\n            @ of MIM5 capacitor plate if area < 1000 um2 = 4.\n              X = (MIM5 INTERACT MIM5AREA) ENCLOSE VI5 > 4\n              VI5 INTERACT X\n          ']

['RMT.ANT.5', '@ Rule MT.ANT.5 : Maximum number of VI5 over MIM5\n            @ of MIM5 capacitor plate if area >= 1000 um2 = +2 via / 500 um2.\n              NET AREA RATIO VI5MIM5 MIM5C2 > 1.44\n          [(AREA(VI5MIM5) * 1000) / AREA(MIM5C2)]\n          ']

['RMT.ANT.6', '@ Rule MT.ANT.6 : The number of VI5 connected to MIM5 plate\n            @ should be identical to the number of VI5 over ME5 plate,\n            @ including the VI5 connected through ME4.\n              NET AREA RATIO VI5ME5 VIMIM5 != 1\n              NET AREA RATIO VIMIM5 VI5ME5 != 1\n              NET AREA RATIO VIMIM5 VI5ME5 == 0\n          ']

['//RMT.ANT.7', '@ Rule MT.ANT.7: The standard pad including a great number of VI5 and VI4,\n//            @ the direct connection to a ME5 capacitor plate through ME5 and ME4\n//          @ is not allowed.\n//        ']

['//RMT.ANT.8', '@ Rule MT.ANT.8: If ME6 connected to the plates of the capacitor, the length\n//          @ of the two ME6 connections must be minimized if possible, identical.\n//          ']

['RMT.ANT.9', '@ Rule MT.ANT.9 : Maximum length of ME6 connected to\n        @ each plate of the MIM capacitor = 1000 um.\n          X = ME6 INTERACT ((VI5 AND MIM5) OR (VI5 AND (ME5 INTERACT MIM5)))\n          PERIMETER X > 2000\n      ']

['RMT.ANT.10', '@ Rule MT.ANT.10 : Maximum ME6 antenna ratio = 400.\n               NET AREA RATIO M6C:2 MIM5C > 400\n           ']

['RMT.ANT.1.HK', '@ Rule MT.ANT.1.HK: Capacitors in parallel must have separated ME5 plates.\n                 ME5 INTERACT HKMIM5 > 1\n             ']

['RMT.ANT.3.HK', '@ Rule MT.ANT.3.HK: If ME5 of HKMIM capacitor is connected through ME4,\n           @ this ME4 must be connected to other devices, ground or Vdd through\n           @ a ME6 line.\n                 HKMIM5 NOT TMP:3\n             ']

['MT.XME5.HK', '@ Rule MT.XME5.HK : ME5 parts involved in rule MT.ANT.3.HK violation \n               NET AREA RATIO ME5_M BAD_ME5PLATE_HKMIM5 > 0\n       ']

['MT.XME4.HK', '@ Rule MT.XME4.HK : ME4 parts involved in rule MT.ANT.3.HK violation \n               NET AREA RATIO ME4_M BAD_ME5PLATE_HKMIM5 > 0\n       ']

['MT.XME3.HK', '@ Rule MT.XME3.HK : ME3 parts involved in rule MT.ANT.3.HK violation \n               NET AREA RATIO ME3_M BAD_ME5PLATE_HKMIM5 > 0\n       ']

['MT.XME2.HK', '@ Rule MT.XME2.HK : ME2 parts involved in rule MT.ANT.3.HK violation \n               NET AREA RATIO ME2_M BAD_ME5PLATE_HKMIM5 > 0\n       ']

['MT.XME1.HK', '@ Rule MT.XME1.HK : ME1 parts involved in rule MT.ANT.3.HK violation \n               NET AREA RATIO ME1_M BAD_ME5PLATE_HKMIM5 > 0\n       ']

['MT.XLIL.HK', '@ Rule MT.XLIL.HK : LIL parts involved in rule MT.ANT.3.HK violation \n               NET AREA RATIO LIL_M BAD_ME5PLATE_HKMIM5 > 0\n       ']

['RMT.ANT.4.HK', '@ MT.ANT.4.HK : Maximum number of VIA5 over HKMIM5 \n               @ of HKMIM5 capacitor plate if area < 1000 um2 = 4.\n                 X = (HKMIM5 INTERACT HKMIM5AREA) ENCLOSE VI5 > 4\n                 VI5 INTERACT X \n             ']

['RMT.ANT.5.HK', '@ Rule MT.ANT.5.HK: Maximum number of VI5 over HKMIM5 \n               @ of HKMIM5 capacitor plate if area > 1000 um2  = +2 via / 500 um2.\n                 NET AREA RATIO VI5HKMIM5 HKMIM5C2 > 1.44\n             [(AREA(VI5HKMIM5) * 1000) / AREA(HKMIM5C2)]\n             ']

['RMT.ANT.6.HK', '@ Rule MT.ANT.6.HK: The number of VI5 connected to HKMIM5 plate\n               @ should be identical to the number of VI5 connected ME5 plate,\n               @ including the VI5 connected through ME4.\n                 NET AREA RATIO VI5ME5NOHKM VIHKMIM5 != 1\n                 NET AREA RATIO VIHKMIM5 VI5ME5NOHKM != 1\n             NET AREA RATIO VIHKMIM5 VI5ME5NOHKM == 0\n             ']

['//RMT.ANT.7.HK', '@ Rule MT.ANT.7.HK: The standard pad including a great number of VI5 and VI4,\n//               @ the direct connection to a ME5 capacitor plate through ME5 and ME4\n//             @ is not allowed.\n//             ']

['//RMT.ANT.8.HK', '@ Rule MT.ANT.8.HK: If ME6 connected to the plates of the capacitor, the length\n//             @ of the two ME6 connections must be minimized if possible, identical.\n//             ']

['RMT.ANT.9.HK', '@ Rule MT.ANT.9.HK: Maximum length of ME6 connected to\n           @ each plate of the HKMIM capacitor = 1000 um.\n             X = ME6 INTERACT ((VI5 AND HKMIM5) OR (VI5 AND (ME5 INTERACT HKMIM5)))\n             PERIMETER X > 2000\n      ']

['RMT.ANT.10.HK', '@ Rule MT.ANT.10.HK: Maximum ME6 antenna ratio = 400.\n                  NET AREA RATIO M6C:2 HKMIM5C > 400\n              ']

['RSL.1_M1', '@ Rule SL.1_M1 : Carving by slot is mandatory in wide ME1 lines.\n         COPY ME1WID\n         ']

['RSL.1_M2', '@ Rule SL.1_M2 : Carving by slot is mandatory in wide ME2 lines.\n         COPY ME2WID\n         ']

['RSL.1_M3', '@ Rule SL.1_M3 : Carving by slot is mandatory in wide ME3 lines.\n         COPY ME3WID\n         ']

['RSL.1_M4', '@ Rule SL.1_M4 : Carving by slot is mandatory in wide ME4 lines.\n         COPY ME4WID\n         ']

['RSL.1_M5', '@ Rule SL.1_M5 : Carving by slot is mandatory in wide ME5 lines.\n         COPY ME5WID\n         ']

['RSL.1_M6', '@ Rule SL.1_M6 : Carving by slot is mandatory in wide ME6 lines.\n         COPY ME6WID\n         ']

['RSL.2_M1', '@ Rule SL.2_M1 : Minimum slot density in wide ME1 lines = 9%.\n             DENSITY ME1WIDHOL INSIDE OF LAYER ME1WIDH BY RECTANGLE RDB dens_M1.rdb < 0.09\n         ']

['RSL.2_M2', '@ Rule SL.2_M2 : Minimum slot density in wide ME2 lines = 9%.\n             DENSITY ME2WIDHOL INSIDE OF LAYER ME2WIDH BY RECTANGLE RDB dens_M2.rdb < 0.09\n         ']

['RSL.2_M3', '@ Rule SL.2_M3 : Minimum slot density in wide ME3 lines = 9%.\n             DENSITY ME3WIDHOL INSIDE OF LAYER ME3WIDH BY RECTANGLE RDB dens_M3.rdb < 0.09\n         ']

['RSL.2_M4', '@ Rule SL.2_M4 : Minimum slot density in wide ME4 lines = 9%.\n             DENSITY ME4WIDHOL INSIDE OF LAYER ME4WIDH BY RECTANGLE RDB dens_M4.rdb < 0.09\n         ']

['RSL.2_M5', '@ Rule SL.2_M5 : Minimum slot density in wide ME5 lines = 9%.\n             DENSITY ME5WIDHOL INSIDE OF LAYER ME5WIDH BY RECTANGLE RDB dens_M5.rdb < 0.09\n         ']

['RSL.2_M6', '@ Rule SL.2_M6 : Minimum slot density in wide ME6 lines = 9%.\n             DENSITY ME6WIDHOL INSIDE OF LAYER ME6WIDH BY RECTANGLE RDB dens_M6.rdb < 0.09\n         ']

['RSL.3_M1', '@ Rule SL.3_M1 : Allowed no carving by ME1 slots in bond pads.\n             HOLES (M1 AND PAD)\n         ']

['RSL.3_M2', '@ Rule SL.3_M2 : Allowed no carving by ME2 slots in bond pads.\n             HOLES (M2 AND PAD)\n         ']

['RSL.3_M3', '@ Rule SL.3_M3 : Allowed no carving by ME3 slots in bond pads.\n             HOLES (M3 AND PAD)\n         ']

['RSL.3_M4', '@ Rule SL.3_M4 : Allowed no carving by ME4 slots in bond pads.\n             HOLES (M4 AND PAD)\n         ']

['RSL.3_M5', '@ Rule SL.3_M5 : Allowed no carving by ME5 slots in bond pads.\n             HOLES (M5 AND PAD)\n         ']

['RSL.3_M6', '@ Rule SL.3_M6 : Allowed no carving by ME6 slots in bond pads.\n             HOLES (M6 AND PAD)\n         ']

['RSLR.5a_M1', '@ Rule SLR.5a_M1 : Minimum slot space if ME1 width 12 <= W <= 30 equals 7.0.\n           EXT ME1HOL1 < 7.0\n           ']

['RSLR.5a_M2', '@ Rule SLR.5a_M2 : Minimum slot space if ME2 width 12 <= W <= 30 equals 7.0.\n           EXT ME2HOL1 < 7.0\n           ']

['RSLR.5a_M3', '@ Rule SLR.5a_M3 : Minimum slot space if ME3 width 12 <= W <= 30 equals 7.0.\n           EXT ME3HOL1 < 7.0\n           ']

['RSLR.5a_M4', '@ Rule SLR.5a_M4 : Minimum slot space if ME4 width 12 <= W <= 30 equals 7.0.\n           EXT ME4HOL1 < 7.0\n           ']

['RSLR.5a_M5', '@ Rule SLR.5a_M5 : Minimum slot space if ME5 width 12 <= W <= 30 equals 7.0.\n           EXT ME5HOL1 < 7.0\n           ']

['RSLR.5a_M6', '@ Rule SLR.5a_M6 : Minimum slot space if ME6 width 12 <= W <= 30 equals 7.0.\n           EXT ME6HOL1 < 7.0\n           ']

['RSLR.5b_M1', '@ Rule SLR.5b_M1 : Minimum slot space if ME1 width W > 30 equals 10.0.\n           EXT ME1HOL2 < 10.0\n           ']

['RSLR.5b_M2', '@ Rule SLR.5b_M2 : Minimum slot space if ME2 width W > 30 equals 10.0.\n           EXT ME2HOL2 < 10.0\n           ']

['RSLR.5b_M3', '@ Rule SLR.5b_M3 : Minimum slot space if ME3 width W > 30 equals 10.0.\n           EXT ME3HOL2 < 10.0\n           ']

['RSLR.5b_M4', '@ Rule SLR.5b_M4 : Minimum slot space if ME4 width W > 30 equals 10.0.\n           EXT ME4HOL2 < 10.0\n           ']

['RSLR.5b_M5', '@ Rule SLR.5b_M5 : Minimum slot space if ME5 width W > 30 equals 10.0.\n           EXT ME5HOL2 < 10.0\n           ']

['RSLR.5b_M6', '@ Rule SLR.5b_M6 : Minimum slot space if ME6 width W > 30 equals 10.0.\n           EXT ME6HOL2 < 10.0\n           ']

['RSLR.6b_M1', '@ Rule SLR.6b_M1 : Minimum slot length if ME1 width W > 30 equals 10.0.\n               RECTANGLE ME1HOL2 >=3.0<10.0 BY >=3.0<10.0\n           ']

['RSLR.6b_M2', '@ Rule SLR.6b_M2 : Minimum slot length if ME2 width W > 30 equals 10.0.\n               RECTANGLE ME2HOL2 >=3.0<10.0 BY >=3.0<10.0\n           ']

['RSLR.6b_M3', '@ Rule SLR.6b_M3 : Minimum slot length if ME3 width W > 30 equals 10.0.\n               RECTANGLE ME3HOL2 >=3.0<10.0 BY >=3.0<10.0\n           ']

['RSLR.6b_M4', '@ Rule SLR.6b_M4 : Minimum slot length if ME4 width W > 30 equals 10.0.\n               RECTANGLE ME4HOL2 >=3.0<10.0 BY >=3.0<10.0\n           ']

['RSLR.6b_M5', '@ Rule SLR.6b_M5 : Minimum slot length if ME5 width W > 30 equals 10.0.\n               RECTANGLE ME5HOL2 >=3.0<10.0 BY >=3.0<10.0\n           ']

['RSLR.6b_M6', '@ Rule SLR.6b_M6 : Minimum slot length if ME6 width W > 30 equals 10.0.\n               RECTANGLE ME6HOL2 >=3.0<10.0 BY >=3.0<10.0\n           ']

['RSLR.7a_M1', '@ Rule SLR.7a_M1 : Maximum slot length if ME1 width 12 <= W <= 30 equals 14.0.\n               RECTANGLE ME1HOL1 > 14.0\n           ']

['RSLR.7a_M2', '@ Rule SLR.7a_M2 : Maximum slot length if ME2 width 12 <= W <= 30 equals 14.0.\n               RECTANGLE ME2HOL1 > 14.0\n           ']

['RSLR.7a_M3', '@ Rule SLR.7a_M3 : Maximum slot length if ME3 width 12 <= W <= 30 equals 14.0.\n               RECTANGLE ME3HOL1 > 14.0\n           ']

['RSLR.7a_M4', '@ Rule SLR.7a_M4 : Maximum slot length if ME4 width 12 <= W <= 30 equals 14.0.\n               RECTANGLE ME4HOL1 > 14.0\n           ']

['RSLR.7a_M5', '@ Rule SLR.7a_M5 : Maximum slot length if ME5 width 12 <= W <= 30 equals 14.0.\n               RECTANGLE ME5HOL1 > 14.0\n           ']

['RSLR.7a_M6', '@ Rule SLR.7a_M6 : Maximum slot length if ME6 width 12 <= W <= 30 equals 14.0.\n               RECTANGLE ME6HOL1 > 14.0\n           ']

['RSLR.8a_M1', '@ Rule SLR.8a_M1 : Minimum slot enclosure by ME1 if ME1 width 12 <= W <= 30 equals 3.0.\n           ENC ME1HOL1 ME1WID18 < 3.0\n           ']

['RSLR.8a_M2', '@ Rule SLR.8a_M2 : Minimum slot enclosure by ME2 if ME2 width 12 <= W <= 30 equals 3.0.\n           ENC ME2HOL1 ME2WID18 < 3.0\n           ']

['RSLR.8a_M3', '@ Rule SLR.8a_M3 : Minimum slot enclosure by ME3 if ME3 width 12 <= W <= 30 equals 3.0.\n           ENC ME3HOL1 ME3WID18 < 3.0\n           ']

['RSLR.8a_M4', '@ Rule SLR.8a_M4 : Minimum slot enclosure by ME4 if ME4 width 12 <= W <= 30 equals 3.0.\n           ENC ME4HOL1 ME4WID18 < 3.0\n           ']

['RSLR.8a_M5', '@ Rule SLR.8a_M5 : Minimum slot enclosure by ME5 if ME5 width 12 <= W <= 30 equals 3.0.\n           ENC ME5HOL1 ME5WID18 < 3.0\n           ']

['RSLR.8a_M6', '@ Rule SLR.8a_M6 : Minimum slot enclosure by ME6 if ME6 width 12 <= W <= 30 equals 3.0.\n           ENC ME6HOL1 ME6WID18 < 3.0\n           ']

['RSLR.8b_M1', '@ Rule SLR.8b_M1 : Minimum slot enclosure by ME1 if ME1 width W > 30 equals 7.0.\n           ENC ME1HOL2 ME1WID28 < 7.0\n           ']

['RSLR.8b_M2', '@ Rule SLR.8b_M2 : Minimum slot enclosure by ME2 if ME2 width W > 30 equals 7.0.\n           ENC ME2HOL2 ME2WID28 < 7.0\n           ']

['RSLR.8b_M3', '@ Rule SLR.8b_M3 : Minimum slot enclosure by ME3 if ME3 width W > 30 equals 7.0.\n           ENC ME3HOL2 ME3WID28 < 7.0\n           ']

['RSLR.8b_M4', '@ Rule SLR.8b_M4 : Minimum slot enclosure by ME4 if ME4 width W > 30 equals 7.0.\n           ENC ME4HOL2 ME4WID28 < 7.0\n           ']

['RSLR.8b_M5', '@ Rule SLR.8b_M5 : Minimum slot enclosure by ME5 if ME5 width W > 30 equals 7.0.\n           ENC ME5HOL2 ME5WID28 < 7.0\n           ']

['RSLR.8b_M6', '@ Rule SLR.8b_M6 : Minimum slot enclosure by ME6 if ME6 width W > 30 equals 7.0.\n           ENC ME6HOL2 ME6WID28 < 7.0\n           ']

