
TP3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000027a0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000009c  08002930  08002930  00012930  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080029cc  080029cc  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  080029cc  080029cc  000129cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080029d4  080029d4  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080029d4  080029d4  000129d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080029d8  080029d8  000129d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080029dc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020070  2**0
                  CONTENTS
 10 .bss          00000054  20000070  20000070  00020070  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200000c4  200000c4  00020070  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 13 .debug_info   00005c73  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000162a  00000000  00000000  00025d13  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000005c0  00000000  00000000  00027340  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000004f8  00000000  00000000  00027900  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021492  00000000  00000000  00027df8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000078b2  00000000  00000000  0004928a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c61bd  00000000  00000000  00050b3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00116cf9  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00001938  00000000  00000000  00116d4c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08002918 	.word	0x08002918

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08002918 	.word	0x08002918

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000280:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000284:	f000 b974 	b.w	8000570 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468e      	mov	lr, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d14d      	bne.n	800034a <__udivmoddi4+0xaa>
 80002ae:	428a      	cmp	r2, r1
 80002b0:	4694      	mov	ip, r2
 80002b2:	d969      	bls.n	8000388 <__udivmoddi4+0xe8>
 80002b4:	fab2 f282 	clz	r2, r2
 80002b8:	b152      	cbz	r2, 80002d0 <__udivmoddi4+0x30>
 80002ba:	fa01 f302 	lsl.w	r3, r1, r2
 80002be:	f1c2 0120 	rsb	r1, r2, #32
 80002c2:	fa20 f101 	lsr.w	r1, r0, r1
 80002c6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ca:	ea41 0e03 	orr.w	lr, r1, r3
 80002ce:	4094      	lsls	r4, r2
 80002d0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002d4:	0c21      	lsrs	r1, r4, #16
 80002d6:	fbbe f6f8 	udiv	r6, lr, r8
 80002da:	fa1f f78c 	uxth.w	r7, ip
 80002de:	fb08 e316 	mls	r3, r8, r6, lr
 80002e2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002e6:	fb06 f107 	mul.w	r1, r6, r7
 80002ea:	4299      	cmp	r1, r3
 80002ec:	d90a      	bls.n	8000304 <__udivmoddi4+0x64>
 80002ee:	eb1c 0303 	adds.w	r3, ip, r3
 80002f2:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 80002f6:	f080 811f 	bcs.w	8000538 <__udivmoddi4+0x298>
 80002fa:	4299      	cmp	r1, r3
 80002fc:	f240 811c 	bls.w	8000538 <__udivmoddi4+0x298>
 8000300:	3e02      	subs	r6, #2
 8000302:	4463      	add	r3, ip
 8000304:	1a5b      	subs	r3, r3, r1
 8000306:	b2a4      	uxth	r4, r4
 8000308:	fbb3 f0f8 	udiv	r0, r3, r8
 800030c:	fb08 3310 	mls	r3, r8, r0, r3
 8000310:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000314:	fb00 f707 	mul.w	r7, r0, r7
 8000318:	42a7      	cmp	r7, r4
 800031a:	d90a      	bls.n	8000332 <__udivmoddi4+0x92>
 800031c:	eb1c 0404 	adds.w	r4, ip, r4
 8000320:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000324:	f080 810a 	bcs.w	800053c <__udivmoddi4+0x29c>
 8000328:	42a7      	cmp	r7, r4
 800032a:	f240 8107 	bls.w	800053c <__udivmoddi4+0x29c>
 800032e:	4464      	add	r4, ip
 8000330:	3802      	subs	r0, #2
 8000332:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000336:	1be4      	subs	r4, r4, r7
 8000338:	2600      	movs	r6, #0
 800033a:	b11d      	cbz	r5, 8000344 <__udivmoddi4+0xa4>
 800033c:	40d4      	lsrs	r4, r2
 800033e:	2300      	movs	r3, #0
 8000340:	e9c5 4300 	strd	r4, r3, [r5]
 8000344:	4631      	mov	r1, r6
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	428b      	cmp	r3, r1
 800034c:	d909      	bls.n	8000362 <__udivmoddi4+0xc2>
 800034e:	2d00      	cmp	r5, #0
 8000350:	f000 80ef 	beq.w	8000532 <__udivmoddi4+0x292>
 8000354:	2600      	movs	r6, #0
 8000356:	e9c5 0100 	strd	r0, r1, [r5]
 800035a:	4630      	mov	r0, r6
 800035c:	4631      	mov	r1, r6
 800035e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000362:	fab3 f683 	clz	r6, r3
 8000366:	2e00      	cmp	r6, #0
 8000368:	d14a      	bne.n	8000400 <__udivmoddi4+0x160>
 800036a:	428b      	cmp	r3, r1
 800036c:	d302      	bcc.n	8000374 <__udivmoddi4+0xd4>
 800036e:	4282      	cmp	r2, r0
 8000370:	f200 80f9 	bhi.w	8000566 <__udivmoddi4+0x2c6>
 8000374:	1a84      	subs	r4, r0, r2
 8000376:	eb61 0303 	sbc.w	r3, r1, r3
 800037a:	2001      	movs	r0, #1
 800037c:	469e      	mov	lr, r3
 800037e:	2d00      	cmp	r5, #0
 8000380:	d0e0      	beq.n	8000344 <__udivmoddi4+0xa4>
 8000382:	e9c5 4e00 	strd	r4, lr, [r5]
 8000386:	e7dd      	b.n	8000344 <__udivmoddi4+0xa4>
 8000388:	b902      	cbnz	r2, 800038c <__udivmoddi4+0xec>
 800038a:	deff      	udf	#255	; 0xff
 800038c:	fab2 f282 	clz	r2, r2
 8000390:	2a00      	cmp	r2, #0
 8000392:	f040 8092 	bne.w	80004ba <__udivmoddi4+0x21a>
 8000396:	eba1 010c 	sub.w	r1, r1, ip
 800039a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800039e:	fa1f fe8c 	uxth.w	lr, ip
 80003a2:	2601      	movs	r6, #1
 80003a4:	0c20      	lsrs	r0, r4, #16
 80003a6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003aa:	fb07 1113 	mls	r1, r7, r3, r1
 80003ae:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003b2:	fb0e f003 	mul.w	r0, lr, r3
 80003b6:	4288      	cmp	r0, r1
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x12c>
 80003ba:	eb1c 0101 	adds.w	r1, ip, r1
 80003be:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x12a>
 80003c4:	4288      	cmp	r0, r1
 80003c6:	f200 80cb 	bhi.w	8000560 <__udivmoddi4+0x2c0>
 80003ca:	4643      	mov	r3, r8
 80003cc:	1a09      	subs	r1, r1, r0
 80003ce:	b2a4      	uxth	r4, r4
 80003d0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003d4:	fb07 1110 	mls	r1, r7, r0, r1
 80003d8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003dc:	fb0e fe00 	mul.w	lr, lr, r0
 80003e0:	45a6      	cmp	lr, r4
 80003e2:	d908      	bls.n	80003f6 <__udivmoddi4+0x156>
 80003e4:	eb1c 0404 	adds.w	r4, ip, r4
 80003e8:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 80003ec:	d202      	bcs.n	80003f4 <__udivmoddi4+0x154>
 80003ee:	45a6      	cmp	lr, r4
 80003f0:	f200 80bb 	bhi.w	800056a <__udivmoddi4+0x2ca>
 80003f4:	4608      	mov	r0, r1
 80003f6:	eba4 040e 	sub.w	r4, r4, lr
 80003fa:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003fe:	e79c      	b.n	800033a <__udivmoddi4+0x9a>
 8000400:	f1c6 0720 	rsb	r7, r6, #32
 8000404:	40b3      	lsls	r3, r6
 8000406:	fa22 fc07 	lsr.w	ip, r2, r7
 800040a:	ea4c 0c03 	orr.w	ip, ip, r3
 800040e:	fa20 f407 	lsr.w	r4, r0, r7
 8000412:	fa01 f306 	lsl.w	r3, r1, r6
 8000416:	431c      	orrs	r4, r3
 8000418:	40f9      	lsrs	r1, r7
 800041a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800041e:	fa00 f306 	lsl.w	r3, r0, r6
 8000422:	fbb1 f8f9 	udiv	r8, r1, r9
 8000426:	0c20      	lsrs	r0, r4, #16
 8000428:	fa1f fe8c 	uxth.w	lr, ip
 800042c:	fb09 1118 	mls	r1, r9, r8, r1
 8000430:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000434:	fb08 f00e 	mul.w	r0, r8, lr
 8000438:	4288      	cmp	r0, r1
 800043a:	fa02 f206 	lsl.w	r2, r2, r6
 800043e:	d90b      	bls.n	8000458 <__udivmoddi4+0x1b8>
 8000440:	eb1c 0101 	adds.w	r1, ip, r1
 8000444:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000448:	f080 8088 	bcs.w	800055c <__udivmoddi4+0x2bc>
 800044c:	4288      	cmp	r0, r1
 800044e:	f240 8085 	bls.w	800055c <__udivmoddi4+0x2bc>
 8000452:	f1a8 0802 	sub.w	r8, r8, #2
 8000456:	4461      	add	r1, ip
 8000458:	1a09      	subs	r1, r1, r0
 800045a:	b2a4      	uxth	r4, r4
 800045c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000460:	fb09 1110 	mls	r1, r9, r0, r1
 8000464:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000468:	fb00 fe0e 	mul.w	lr, r0, lr
 800046c:	458e      	cmp	lr, r1
 800046e:	d908      	bls.n	8000482 <__udivmoddi4+0x1e2>
 8000470:	eb1c 0101 	adds.w	r1, ip, r1
 8000474:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000478:	d26c      	bcs.n	8000554 <__udivmoddi4+0x2b4>
 800047a:	458e      	cmp	lr, r1
 800047c:	d96a      	bls.n	8000554 <__udivmoddi4+0x2b4>
 800047e:	3802      	subs	r0, #2
 8000480:	4461      	add	r1, ip
 8000482:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000486:	fba0 9402 	umull	r9, r4, r0, r2
 800048a:	eba1 010e 	sub.w	r1, r1, lr
 800048e:	42a1      	cmp	r1, r4
 8000490:	46c8      	mov	r8, r9
 8000492:	46a6      	mov	lr, r4
 8000494:	d356      	bcc.n	8000544 <__udivmoddi4+0x2a4>
 8000496:	d053      	beq.n	8000540 <__udivmoddi4+0x2a0>
 8000498:	b15d      	cbz	r5, 80004b2 <__udivmoddi4+0x212>
 800049a:	ebb3 0208 	subs.w	r2, r3, r8
 800049e:	eb61 010e 	sbc.w	r1, r1, lr
 80004a2:	fa01 f707 	lsl.w	r7, r1, r7
 80004a6:	fa22 f306 	lsr.w	r3, r2, r6
 80004aa:	40f1      	lsrs	r1, r6
 80004ac:	431f      	orrs	r7, r3
 80004ae:	e9c5 7100 	strd	r7, r1, [r5]
 80004b2:	2600      	movs	r6, #0
 80004b4:	4631      	mov	r1, r6
 80004b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	40d8      	lsrs	r0, r3
 80004c0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c4:	fa21 f303 	lsr.w	r3, r1, r3
 80004c8:	4091      	lsls	r1, r2
 80004ca:	4301      	orrs	r1, r0
 80004cc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d0:	fa1f fe8c 	uxth.w	lr, ip
 80004d4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004d8:	fb07 3610 	mls	r6, r7, r0, r3
 80004dc:	0c0b      	lsrs	r3, r1, #16
 80004de:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004e2:	fb00 f60e 	mul.w	r6, r0, lr
 80004e6:	429e      	cmp	r6, r3
 80004e8:	fa04 f402 	lsl.w	r4, r4, r2
 80004ec:	d908      	bls.n	8000500 <__udivmoddi4+0x260>
 80004ee:	eb1c 0303 	adds.w	r3, ip, r3
 80004f2:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 80004f6:	d22f      	bcs.n	8000558 <__udivmoddi4+0x2b8>
 80004f8:	429e      	cmp	r6, r3
 80004fa:	d92d      	bls.n	8000558 <__udivmoddi4+0x2b8>
 80004fc:	3802      	subs	r0, #2
 80004fe:	4463      	add	r3, ip
 8000500:	1b9b      	subs	r3, r3, r6
 8000502:	b289      	uxth	r1, r1
 8000504:	fbb3 f6f7 	udiv	r6, r3, r7
 8000508:	fb07 3316 	mls	r3, r7, r6, r3
 800050c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000510:	fb06 f30e 	mul.w	r3, r6, lr
 8000514:	428b      	cmp	r3, r1
 8000516:	d908      	bls.n	800052a <__udivmoddi4+0x28a>
 8000518:	eb1c 0101 	adds.w	r1, ip, r1
 800051c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000520:	d216      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 8000522:	428b      	cmp	r3, r1
 8000524:	d914      	bls.n	8000550 <__udivmoddi4+0x2b0>
 8000526:	3e02      	subs	r6, #2
 8000528:	4461      	add	r1, ip
 800052a:	1ac9      	subs	r1, r1, r3
 800052c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000530:	e738      	b.n	80003a4 <__udivmoddi4+0x104>
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e705      	b.n	8000344 <__udivmoddi4+0xa4>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e3      	b.n	8000304 <__udivmoddi4+0x64>
 800053c:	4618      	mov	r0, r3
 800053e:	e6f8      	b.n	8000332 <__udivmoddi4+0x92>
 8000540:	454b      	cmp	r3, r9
 8000542:	d2a9      	bcs.n	8000498 <__udivmoddi4+0x1f8>
 8000544:	ebb9 0802 	subs.w	r8, r9, r2
 8000548:	eb64 0e0c 	sbc.w	lr, r4, ip
 800054c:	3801      	subs	r0, #1
 800054e:	e7a3      	b.n	8000498 <__udivmoddi4+0x1f8>
 8000550:	4646      	mov	r6, r8
 8000552:	e7ea      	b.n	800052a <__udivmoddi4+0x28a>
 8000554:	4620      	mov	r0, r4
 8000556:	e794      	b.n	8000482 <__udivmoddi4+0x1e2>
 8000558:	4640      	mov	r0, r8
 800055a:	e7d1      	b.n	8000500 <__udivmoddi4+0x260>
 800055c:	46d0      	mov	r8, sl
 800055e:	e77b      	b.n	8000458 <__udivmoddi4+0x1b8>
 8000560:	3b02      	subs	r3, #2
 8000562:	4461      	add	r1, ip
 8000564:	e732      	b.n	80003cc <__udivmoddi4+0x12c>
 8000566:	4630      	mov	r0, r6
 8000568:	e709      	b.n	800037e <__udivmoddi4+0xde>
 800056a:	4464      	add	r4, ip
 800056c:	3802      	subs	r0, #2
 800056e:	e742      	b.n	80003f6 <__udivmoddi4+0x156>

08000570 <__aeabi_idiv0>:
 8000570:	4770      	bx	lr
 8000572:	bf00      	nop

08000574 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000574:	b580      	push	{r7, lr}
 8000576:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000578:	f000 fb5e 	bl	8000c38 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800057c:	f000 f80a 	bl	8000594 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000580:	f000 f874 	bl	800066c <MX_GPIO_Init>
  MX_RTC_Init();
 8000584:	f000 f8a0 	bl	80006c8 <MX_RTC_Init>
  init_usart();
 8000588:	f000 fa94 	bl	8000ab4 <init_usart>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  Print_RTC_To_UART();
 800058c:	f000 f916 	bl	80007bc <Print_RTC_To_UART>
 8000590:	e7fc      	b.n	800058c <main+0x18>
	...

08000594 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000594:	b580      	push	{r7, lr}
 8000596:	b094      	sub	sp, #80	; 0x50
 8000598:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800059a:	f107 0320 	add.w	r3, r7, #32
 800059e:	2230      	movs	r2, #48	; 0x30
 80005a0:	2100      	movs	r1, #0
 80005a2:	4618      	mov	r0, r3
 80005a4:	f001 fd42 	bl	800202c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005a8:	f107 030c 	add.w	r3, r7, #12
 80005ac:	2200      	movs	r2, #0
 80005ae:	601a      	str	r2, [r3, #0]
 80005b0:	605a      	str	r2, [r3, #4]
 80005b2:	609a      	str	r2, [r3, #8]
 80005b4:	60da      	str	r2, [r3, #12]
 80005b6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80005b8:	2300      	movs	r3, #0
 80005ba:	60bb      	str	r3, [r7, #8]
 80005bc:	4b29      	ldr	r3, [pc, #164]	; (8000664 <SystemClock_Config+0xd0>)
 80005be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005c0:	4a28      	ldr	r2, [pc, #160]	; (8000664 <SystemClock_Config+0xd0>)
 80005c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80005c6:	6413      	str	r3, [r2, #64]	; 0x40
 80005c8:	4b26      	ldr	r3, [pc, #152]	; (8000664 <SystemClock_Config+0xd0>)
 80005ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80005d0:	60bb      	str	r3, [r7, #8]
 80005d2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005d4:	2300      	movs	r3, #0
 80005d6:	607b      	str	r3, [r7, #4]
 80005d8:	4b23      	ldr	r3, [pc, #140]	; (8000668 <SystemClock_Config+0xd4>)
 80005da:	681b      	ldr	r3, [r3, #0]
 80005dc:	4a22      	ldr	r2, [pc, #136]	; (8000668 <SystemClock_Config+0xd4>)
 80005de:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80005e2:	6013      	str	r3, [r2, #0]
 80005e4:	4b20      	ldr	r3, [pc, #128]	; (8000668 <SystemClock_Config+0xd4>)
 80005e6:	681b      	ldr	r3, [r3, #0]
 80005e8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80005ec:	607b      	str	r3, [r7, #4]
 80005ee:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 80005f0:	2309      	movs	r3, #9
 80005f2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80005f4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80005f8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80005fa:	2301      	movs	r3, #1
 80005fc:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005fe:	2302      	movs	r3, #2
 8000600:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000602:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000606:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000608:	2308      	movs	r3, #8
 800060a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 800060c:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000610:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000612:	2302      	movs	r3, #2
 8000614:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000616:	2307      	movs	r3, #7
 8000618:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800061a:	f107 0320 	add.w	r3, r7, #32
 800061e:	4618      	mov	r0, r3
 8000620:	f000 fc86 	bl	8000f30 <HAL_RCC_OscConfig>
 8000624:	4603      	mov	r3, r0
 8000626:	2b00      	cmp	r3, #0
 8000628:	d001      	beq.n	800062e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800062a:	f000 f847 	bl	80006bc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800062e:	230f      	movs	r3, #15
 8000630:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000632:	2302      	movs	r3, #2
 8000634:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000636:	2300      	movs	r3, #0
 8000638:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800063a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800063e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000640:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000644:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000646:	f107 030c 	add.w	r3, r7, #12
 800064a:	2105      	movs	r1, #5
 800064c:	4618      	mov	r0, r3
 800064e:	f000 fee7 	bl	8001420 <HAL_RCC_ClockConfig>
 8000652:	4603      	mov	r3, r0
 8000654:	2b00      	cmp	r3, #0
 8000656:	d001      	beq.n	800065c <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8000658:	f000 f830 	bl	80006bc <Error_Handler>
  }
}
 800065c:	bf00      	nop
 800065e:	3750      	adds	r7, #80	; 0x50
 8000660:	46bd      	mov	sp, r7
 8000662:	bd80      	pop	{r7, pc}
 8000664:	40023800 	.word	0x40023800
 8000668:	40007000 	.word	0x40007000

0800066c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800066c:	b480      	push	{r7}
 800066e:	b083      	sub	sp, #12
 8000670:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000672:	2300      	movs	r3, #0
 8000674:	607b      	str	r3, [r7, #4]
 8000676:	4b10      	ldr	r3, [pc, #64]	; (80006b8 <MX_GPIO_Init+0x4c>)
 8000678:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800067a:	4a0f      	ldr	r2, [pc, #60]	; (80006b8 <MX_GPIO_Init+0x4c>)
 800067c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000680:	6313      	str	r3, [r2, #48]	; 0x30
 8000682:	4b0d      	ldr	r3, [pc, #52]	; (80006b8 <MX_GPIO_Init+0x4c>)
 8000684:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000686:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800068a:	607b      	str	r3, [r7, #4]
 800068c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800068e:	2300      	movs	r3, #0
 8000690:	603b      	str	r3, [r7, #0]
 8000692:	4b09      	ldr	r3, [pc, #36]	; (80006b8 <MX_GPIO_Init+0x4c>)
 8000694:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000696:	4a08      	ldr	r2, [pc, #32]	; (80006b8 <MX_GPIO_Init+0x4c>)
 8000698:	f043 0301 	orr.w	r3, r3, #1
 800069c:	6313      	str	r3, [r2, #48]	; 0x30
 800069e:	4b06      	ldr	r3, [pc, #24]	; (80006b8 <MX_GPIO_Init+0x4c>)
 80006a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006a2:	f003 0301 	and.w	r3, r3, #1
 80006a6:	603b      	str	r3, [r7, #0]
 80006a8:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80006aa:	bf00      	nop
 80006ac:	370c      	adds	r7, #12
 80006ae:	46bd      	mov	sp, r7
 80006b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b4:	4770      	bx	lr
 80006b6:	bf00      	nop
 80006b8:	40023800 	.word	0x40023800

080006bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006bc:	b480      	push	{r7}
 80006be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006c0:	b672      	cpsid	i
}
 80006c2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80006c4:	e7fe      	b.n	80006c4 <Error_Handler+0x8>
	...

080006c8 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
void MX_RTC_Init(void)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	b086      	sub	sp, #24
 80006cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80006ce:	1d3b      	adds	r3, r7, #4
 80006d0:	2200      	movs	r2, #0
 80006d2:	601a      	str	r2, [r3, #0]
 80006d4:	605a      	str	r2, [r3, #4]
 80006d6:	609a      	str	r2, [r3, #8]
 80006d8:	60da      	str	r2, [r3, #12]
 80006da:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 80006dc:	2300      	movs	r3, #0
 80006de:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80006e0:	4b24      	ldr	r3, [pc, #144]	; (8000774 <MX_RTC_Init+0xac>)
 80006e2:	4a25      	ldr	r2, [pc, #148]	; (8000778 <MX_RTC_Init+0xb0>)
 80006e4:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80006e6:	4b23      	ldr	r3, [pc, #140]	; (8000774 <MX_RTC_Init+0xac>)
 80006e8:	2200      	movs	r2, #0
 80006ea:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80006ec:	4b21      	ldr	r3, [pc, #132]	; (8000774 <MX_RTC_Init+0xac>)
 80006ee:	227f      	movs	r2, #127	; 0x7f
 80006f0:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80006f2:	4b20      	ldr	r3, [pc, #128]	; (8000774 <MX_RTC_Init+0xac>)
 80006f4:	22ff      	movs	r2, #255	; 0xff
 80006f6:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80006f8:	4b1e      	ldr	r3, [pc, #120]	; (8000774 <MX_RTC_Init+0xac>)
 80006fa:	2200      	movs	r2, #0
 80006fc:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80006fe:	4b1d      	ldr	r3, [pc, #116]	; (8000774 <MX_RTC_Init+0xac>)
 8000700:	2200      	movs	r2, #0
 8000702:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000704:	4b1b      	ldr	r3, [pc, #108]	; (8000774 <MX_RTC_Init+0xac>)
 8000706:	2200      	movs	r2, #0
 8000708:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800070a:	481a      	ldr	r0, [pc, #104]	; (8000774 <MX_RTC_Init+0xac>)
 800070c:	f001 f956 	bl	80019bc <HAL_RTC_Init>
 8000710:	4603      	mov	r3, r0
 8000712:	2b00      	cmp	r3, #0
 8000714:	d001      	beq.n	800071a <MX_RTC_Init+0x52>
  {
    Error_Handler();
 8000716:	f7ff ffd1 	bl	80006bc <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 800071a:	2300      	movs	r3, #0
 800071c:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 800071e:	2300      	movs	r3, #0
 8000720:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8000722:	2300      	movs	r3, #0
 8000724:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000726:	2300      	movs	r3, #0
 8000728:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800072a:	2300      	movs	r3, #0
 800072c:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 800072e:	1d3b      	adds	r3, r7, #4
 8000730:	2201      	movs	r2, #1
 8000732:	4619      	mov	r1, r3
 8000734:	480f      	ldr	r0, [pc, #60]	; (8000774 <MX_RTC_Init+0xac>)
 8000736:	f001 f9b7 	bl	8001aa8 <HAL_RTC_SetTime>
 800073a:	4603      	mov	r3, r0
 800073c:	2b00      	cmp	r3, #0
 800073e:	d001      	beq.n	8000744 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8000740:	f7ff ffbc 	bl	80006bc <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_FRIDAY;
 8000744:	2305      	movs	r3, #5
 8000746:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_MARCH;
 8000748:	2303      	movs	r3, #3
 800074a:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x31;
 800074c:	2331      	movs	r3, #49	; 0x31
 800074e:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x23;
 8000750:	2323      	movs	r3, #35	; 0x23
 8000752:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000754:	463b      	mov	r3, r7
 8000756:	2201      	movs	r2, #1
 8000758:	4619      	mov	r1, r3
 800075a:	4806      	ldr	r0, [pc, #24]	; (8000774 <MX_RTC_Init+0xac>)
 800075c:	f001 fa9c 	bl	8001c98 <HAL_RTC_SetDate>
 8000760:	4603      	mov	r3, r0
 8000762:	2b00      	cmp	r3, #0
 8000764:	d001      	beq.n	800076a <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 8000766:	f7ff ffa9 	bl	80006bc <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800076a:	bf00      	nop
 800076c:	3718      	adds	r7, #24
 800076e:	46bd      	mov	sp, r7
 8000770:	bd80      	pop	{r7, pc}
 8000772:	bf00      	nop
 8000774:	2000008c 	.word	0x2000008c
 8000778:	40002800 	.word	0x40002800

0800077c <Read_Time_And_Date>:

void Read_Time_And_Date(RTC_DateTypeDef *sDate,RTC_TimeTypeDef *sTime, uint32_t Format){
 800077c:	b580      	push	{r7, lr}
 800077e:	b084      	sub	sp, #16
 8000780:	af00      	add	r7, sp, #0
 8000782:	60f8      	str	r0, [r7, #12]
 8000784:	60b9      	str	r1, [r7, #8]
 8000786:	607a      	str	r2, [r7, #4]
	if (HAL_RTC_GetTime(&hrtc,sTime,Format)!= HAL_OK){
 8000788:	687a      	ldr	r2, [r7, #4]
 800078a:	68b9      	ldr	r1, [r7, #8]
 800078c:	480a      	ldr	r0, [pc, #40]	; (80007b8 <Read_Time_And_Date+0x3c>)
 800078e:	f001 fa25 	bl	8001bdc <HAL_RTC_GetTime>
 8000792:	4603      	mov	r3, r0
 8000794:	2b00      	cmp	r3, #0
 8000796:	d001      	beq.n	800079c <Read_Time_And_Date+0x20>
		RTC_Error_Handler();
 8000798:	f000 f8c2 	bl	8000920 <RTC_Error_Handler>
	}
	if (HAL_RTC_GetDate(&hrtc,sDate,Format) != HAL_OK){
 800079c:	687a      	ldr	r2, [r7, #4]
 800079e:	68f9      	ldr	r1, [r7, #12]
 80007a0:	4805      	ldr	r0, [pc, #20]	; (80007b8 <Read_Time_And_Date+0x3c>)
 80007a2:	f001 fafd 	bl	8001da0 <HAL_RTC_GetDate>
 80007a6:	4603      	mov	r3, r0
 80007a8:	2b00      	cmp	r3, #0
 80007aa:	d001      	beq.n	80007b0 <Read_Time_And_Date+0x34>
		RTC_Error_Handler();
 80007ac:	f000 f8b8 	bl	8000920 <RTC_Error_Handler>
	}
}
 80007b0:	bf00      	nop
 80007b2:	3710      	adds	r7, #16
 80007b4:	46bd      	mov	sp, r7
 80007b6:	bd80      	pop	{r7, pc}
 80007b8:	2000008c 	.word	0x2000008c

080007bc <Print_RTC_To_UART>:

void Print_RTC_To_UART(){
 80007bc:	b580      	push	{r7, lr}
 80007be:	b088      	sub	sp, #32
 80007c0:	af00      	add	r7, sp, #0
	//Defining a Time and Date struct to read using HAL function
	RTC_TimeTypeDef sTime = {0};
 80007c2:	1d3b      	adds	r3, r7, #4
 80007c4:	2200      	movs	r2, #0
 80007c6:	601a      	str	r2, [r3, #0]
 80007c8:	605a      	str	r2, [r3, #4]
 80007ca:	609a      	str	r2, [r3, #8]
 80007cc:	60da      	str	r2, [r3, #12]
 80007ce:	611a      	str	r2, [r3, #16]
	RTC_DateTypeDef sDate = {0};
 80007d0:	2300      	movs	r3, #0
 80007d2:	603b      	str	r3, [r7, #0]

	//Reading
	Read_Time_And_Date(&sDate,&sTime,RTC_FORMAT_BIN);
 80007d4:	1d39      	adds	r1, r7, #4
 80007d6:	463b      	mov	r3, r7
 80007d8:	2200      	movs	r2, #0
 80007da:	4618      	mov	r0, r3
 80007dc:	f7ff ffce 	bl	800077c <Read_Time_And_Date>

	//Converting the result in the structs to readable string
	char * time = sTime_To_String(&sTime);
 80007e0:	1d3b      	adds	r3, r7, #4
 80007e2:	4618      	mov	r0, r3
 80007e4:	f000 f820 	bl	8000828 <sTime_To_String>
 80007e8:	61f8      	str	r0, [r7, #28]
	char * date = sDate_To_String(&sDate);
 80007ea:	463b      	mov	r3, r7
 80007ec:	4618      	mov	r0, r3
 80007ee:	f000 f839 	bl	8000864 <sDate_To_String>
 80007f2:	61b8      	str	r0, [r7, #24]
	//Writing tu Usart
	serial_puts("The date time is ");
 80007f4:	480a      	ldr	r0, [pc, #40]	; (8000820 <Print_RTC_To_UART+0x64>)
 80007f6:	f000 f9d9 	bl	8000bac <serial_puts>
	serial_puts(date);
 80007fa:	69b8      	ldr	r0, [r7, #24]
 80007fc:	f000 f9d6 	bl	8000bac <serial_puts>
	serial_puts("The current time is ");
 8000800:	4808      	ldr	r0, [pc, #32]	; (8000824 <Print_RTC_To_UART+0x68>)
 8000802:	f000 f9d3 	bl	8000bac <serial_puts>
	serial_puts(time);
 8000806:	69f8      	ldr	r0, [r7, #28]
 8000808:	f000 f9d0 	bl	8000bac <serial_puts>

	//Freeing the buffer
	free(date);
 800080c:	69b8      	ldr	r0, [r7, #24]
 800080e:	f001 fc05 	bl	800201c <free>
	free(time);
 8000812:	69f8      	ldr	r0, [r7, #28]
 8000814:	f001 fc02 	bl	800201c <free>


}
 8000818:	bf00      	nop
 800081a:	3720      	adds	r7, #32
 800081c:	46bd      	mov	sp, r7
 800081e:	bd80      	pop	{r7, pc}
 8000820:	08002930 	.word	0x08002930
 8000824:	08002944 	.word	0x08002944

08000828 <sTime_To_String>:

char* sTime_To_String(RTC_TimeTypeDef *sTime){
 8000828:	b580      	push	{r7, lr}
 800082a:	b086      	sub	sp, #24
 800082c:	af02      	add	r7, sp, #8
 800082e:	6078      	str	r0, [r7, #4]
	char* hour_buffer = (char*) malloc(sizeof(char)*80);
 8000830:	2050      	movs	r0, #80	; 0x50
 8000832:	f001 fbeb 	bl	800200c <malloc>
 8000836:	4603      	mov	r3, r0
 8000838:	60fb      	str	r3, [r7, #12]
	sprintf(hour_buffer, "%02d:%02d:%02d\r\n", sTime->Hours, sTime->Minutes, sTime->Seconds);  // format time string
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	781b      	ldrb	r3, [r3, #0]
 800083e:	461a      	mov	r2, r3
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	785b      	ldrb	r3, [r3, #1]
 8000844:	4619      	mov	r1, r3
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	789b      	ldrb	r3, [r3, #2]
 800084a:	9300      	str	r3, [sp, #0]
 800084c:	460b      	mov	r3, r1
 800084e:	4904      	ldr	r1, [pc, #16]	; (8000860 <sTime_To_String+0x38>)
 8000850:	68f8      	ldr	r0, [r7, #12]
 8000852:	f001 fce3 	bl	800221c <siprintf>
	return hour_buffer;
 8000856:	68fb      	ldr	r3, [r7, #12]
}
 8000858:	4618      	mov	r0, r3
 800085a:	3710      	adds	r7, #16
 800085c:	46bd      	mov	sp, r7
 800085e:	bd80      	pop	{r7, pc}
 8000860:	0800295c 	.word	0x0800295c

08000864 <sDate_To_String>:

char* sDate_To_String(RTC_DateTypeDef *sDate){
 8000864:	b580      	push	{r7, lr}
 8000866:	b086      	sub	sp, #24
 8000868:	af02      	add	r7, sp, #8
 800086a:	6078      	str	r0, [r7, #4]
	char* date_buffer = (char*) malloc(sizeof(char)*80);
 800086c:	2050      	movs	r0, #80	; 0x50
 800086e:	f001 fbcd 	bl	800200c <malloc>
 8000872:	4603      	mov	r3, r0
 8000874:	60fb      	str	r3, [r7, #12]
	char day[4];
	switch (sDate->WeekDay){
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	781b      	ldrb	r3, [r3, #0]
 800087a:	3b01      	subs	r3, #1
 800087c:	2b06      	cmp	r3, #6
 800087e:	d826      	bhi.n	80008ce <sDate_To_String+0x6a>
 8000880:	a201      	add	r2, pc, #4	; (adr r2, 8000888 <sDate_To_String+0x24>)
 8000882:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000886:	bf00      	nop
 8000888:	080008a5 	.word	0x080008a5
 800088c:	080008ab 	.word	0x080008ab
 8000890:	080008b1 	.word	0x080008b1
 8000894:	080008b7 	.word	0x080008b7
 8000898:	080008bd 	.word	0x080008bd
 800089c:	080008c3 	.word	0x080008c3
 80008a0:	080008c9 	.word	0x080008c9
		case RTC_WEEKDAY_MONDAY :
			strcpy(day,"Mon");
 80008a4:	4b16      	ldr	r3, [pc, #88]	; (8000900 <sDate_To_String+0x9c>)
 80008a6:	60bb      	str	r3, [r7, #8]
			break;
 80008a8:	e013      	b.n	80008d2 <sDate_To_String+0x6e>
		case RTC_WEEKDAY_TUESDAY :
			strcpy(day,"Tue");
 80008aa:	4b16      	ldr	r3, [pc, #88]	; (8000904 <sDate_To_String+0xa0>)
 80008ac:	60bb      	str	r3, [r7, #8]
			break;
 80008ae:	e010      	b.n	80008d2 <sDate_To_String+0x6e>
		case RTC_WEEKDAY_WEDNESDAY :
			strcpy(day,"Wed");
 80008b0:	4b15      	ldr	r3, [pc, #84]	; (8000908 <sDate_To_String+0xa4>)
 80008b2:	60bb      	str	r3, [r7, #8]
			break;
 80008b4:	e00d      	b.n	80008d2 <sDate_To_String+0x6e>
		case RTC_WEEKDAY_THURSDAY :
			strcpy(day,"Thu");
 80008b6:	4b15      	ldr	r3, [pc, #84]	; (800090c <sDate_To_String+0xa8>)
 80008b8:	60bb      	str	r3, [r7, #8]
			break;
 80008ba:	e00a      	b.n	80008d2 <sDate_To_String+0x6e>
		case RTC_WEEKDAY_FRIDAY :
			strcpy(day,"Fri");
 80008bc:	4b14      	ldr	r3, [pc, #80]	; (8000910 <sDate_To_String+0xac>)
 80008be:	60bb      	str	r3, [r7, #8]
			break;
 80008c0:	e007      	b.n	80008d2 <sDate_To_String+0x6e>
		case RTC_WEEKDAY_SATURDAY :
			strcpy(day,"Sat");
 80008c2:	4b14      	ldr	r3, [pc, #80]	; (8000914 <sDate_To_String+0xb0>)
 80008c4:	60bb      	str	r3, [r7, #8]
			break;
 80008c6:	e004      	b.n	80008d2 <sDate_To_String+0x6e>
		case RTC_WEEKDAY_SUNDAY :
			strcpy(day,"Sun");
 80008c8:	4b13      	ldr	r3, [pc, #76]	; (8000918 <sDate_To_String+0xb4>)
 80008ca:	60bb      	str	r3, [r7, #8]
			break;
 80008cc:	e001      	b.n	80008d2 <sDate_To_String+0x6e>
		default :
			strcpy(day,"Mon");
 80008ce:	4b0c      	ldr	r3, [pc, #48]	; (8000900 <sDate_To_String+0x9c>)
 80008d0:	60bb      	str	r3, [r7, #8]
	}
	sprintf(date_buffer, "%s %02d-%02d-20%02d\r\n", day, sDate->Date, sDate->Month, sDate->Year);  // format date string
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	789b      	ldrb	r3, [r3, #2]
 80008d6:	4618      	mov	r0, r3
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	785b      	ldrb	r3, [r3, #1]
 80008dc:	4619      	mov	r1, r3
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	78db      	ldrb	r3, [r3, #3]
 80008e2:	f107 0208 	add.w	r2, r7, #8
 80008e6:	9301      	str	r3, [sp, #4]
 80008e8:	9100      	str	r1, [sp, #0]
 80008ea:	4603      	mov	r3, r0
 80008ec:	490b      	ldr	r1, [pc, #44]	; (800091c <sDate_To_String+0xb8>)
 80008ee:	68f8      	ldr	r0, [r7, #12]
 80008f0:	f001 fc94 	bl	800221c <siprintf>
	return date_buffer;
 80008f4:	68fb      	ldr	r3, [r7, #12]
}
 80008f6:	4618      	mov	r0, r3
 80008f8:	3710      	adds	r7, #16
 80008fa:	46bd      	mov	sp, r7
 80008fc:	bd80      	pop	{r7, pc}
 80008fe:	bf00      	nop
 8000900:	006e6f4d 	.word	0x006e6f4d
 8000904:	00657554 	.word	0x00657554
 8000908:	00646557 	.word	0x00646557
 800090c:	00756854 	.word	0x00756854
 8000910:	00697246 	.word	0x00697246
 8000914:	00746153 	.word	0x00746153
 8000918:	006e7553 	.word	0x006e7553
 800091c:	08002970 	.word	0x08002970

08000920 <RTC_Error_Handler>:

}


void RTC_Error_Handler()
{
 8000920:	b480      	push	{r7}
 8000922:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000924:	b672      	cpsid	i
}
 8000926:	bf00      	nop
  __disable_irq();
  while (1)
 8000928:	e7fe      	b.n	8000928 <RTC_Error_Handler+0x8>
	...

0800092c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	b082      	sub	sp, #8
 8000930:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000932:	2300      	movs	r3, #0
 8000934:	607b      	str	r3, [r7, #4]
 8000936:	4b10      	ldr	r3, [pc, #64]	; (8000978 <HAL_MspInit+0x4c>)
 8000938:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800093a:	4a0f      	ldr	r2, [pc, #60]	; (8000978 <HAL_MspInit+0x4c>)
 800093c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000940:	6453      	str	r3, [r2, #68]	; 0x44
 8000942:	4b0d      	ldr	r3, [pc, #52]	; (8000978 <HAL_MspInit+0x4c>)
 8000944:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000946:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800094a:	607b      	str	r3, [r7, #4]
 800094c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800094e:	2300      	movs	r3, #0
 8000950:	603b      	str	r3, [r7, #0]
 8000952:	4b09      	ldr	r3, [pc, #36]	; (8000978 <HAL_MspInit+0x4c>)
 8000954:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000956:	4a08      	ldr	r2, [pc, #32]	; (8000978 <HAL_MspInit+0x4c>)
 8000958:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800095c:	6413      	str	r3, [r2, #64]	; 0x40
 800095e:	4b06      	ldr	r3, [pc, #24]	; (8000978 <HAL_MspInit+0x4c>)
 8000960:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000962:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000966:	603b      	str	r3, [r7, #0]
 8000968:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800096a:	2007      	movs	r0, #7
 800096c:	f000 faac 	bl	8000ec8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000970:	bf00      	nop
 8000972:	3708      	adds	r7, #8
 8000974:	46bd      	mov	sp, r7
 8000976:	bd80      	pop	{r7, pc}
 8000978:	40023800 	.word	0x40023800

0800097c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	b086      	sub	sp, #24
 8000980:	af00      	add	r7, sp, #0
 8000982:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000984:	f107 0308 	add.w	r3, r7, #8
 8000988:	2200      	movs	r2, #0
 800098a:	601a      	str	r2, [r3, #0]
 800098c:	605a      	str	r2, [r3, #4]
 800098e:	609a      	str	r2, [r3, #8]
 8000990:	60da      	str	r2, [r3, #12]
  if(hrtc->Instance==RTC)
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	681b      	ldr	r3, [r3, #0]
 8000996:	4a0c      	ldr	r2, [pc, #48]	; (80009c8 <HAL_RTC_MspInit+0x4c>)
 8000998:	4293      	cmp	r3, r2
 800099a:	d111      	bne.n	80009c0 <HAL_RTC_MspInit+0x44>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800099c:	2302      	movs	r3, #2
 800099e:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80009a0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80009a4:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80009a6:	f107 0308 	add.w	r3, r7, #8
 80009aa:	4618      	mov	r0, r3
 80009ac:	f000 ff24 	bl	80017f8 <HAL_RCCEx_PeriphCLKConfig>
 80009b0:	4603      	mov	r3, r0
 80009b2:	2b00      	cmp	r3, #0
 80009b4:	d001      	beq.n	80009ba <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 80009b6:	f7ff fe81 	bl	80006bc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80009ba:	4b04      	ldr	r3, [pc, #16]	; (80009cc <HAL_RTC_MspInit+0x50>)
 80009bc:	2201      	movs	r2, #1
 80009be:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80009c0:	bf00      	nop
 80009c2:	3718      	adds	r7, #24
 80009c4:	46bd      	mov	sp, r7
 80009c6:	bd80      	pop	{r7, pc}
 80009c8:	40002800 	.word	0x40002800
 80009cc:	42470e3c 	.word	0x42470e3c

080009d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80009d0:	b480      	push	{r7}
 80009d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80009d4:	e7fe      	b.n	80009d4 <NMI_Handler+0x4>

080009d6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80009d6:	b480      	push	{r7}
 80009d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80009da:	e7fe      	b.n	80009da <HardFault_Handler+0x4>

080009dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80009dc:	b480      	push	{r7}
 80009de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80009e0:	e7fe      	b.n	80009e0 <MemManage_Handler+0x4>

080009e2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80009e2:	b480      	push	{r7}
 80009e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80009e6:	e7fe      	b.n	80009e6 <BusFault_Handler+0x4>

080009e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80009e8:	b480      	push	{r7}
 80009ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80009ec:	e7fe      	b.n	80009ec <UsageFault_Handler+0x4>

080009ee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80009ee:	b480      	push	{r7}
 80009f0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80009f2:	bf00      	nop
 80009f4:	46bd      	mov	sp, r7
 80009f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009fa:	4770      	bx	lr

080009fc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80009fc:	b480      	push	{r7}
 80009fe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a00:	bf00      	nop
 8000a02:	46bd      	mov	sp, r7
 8000a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a08:	4770      	bx	lr

08000a0a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a0a:	b480      	push	{r7}
 8000a0c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a0e:	bf00      	nop
 8000a10:	46bd      	mov	sp, r7
 8000a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a16:	4770      	bx	lr

08000a18 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a1c:	f000 f95e 	bl	8000cdc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a20:	bf00      	nop
 8000a22:	bd80      	pop	{r7, pc}

08000a24 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	b086      	sub	sp, #24
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a2c:	4a14      	ldr	r2, [pc, #80]	; (8000a80 <_sbrk+0x5c>)
 8000a2e:	4b15      	ldr	r3, [pc, #84]	; (8000a84 <_sbrk+0x60>)
 8000a30:	1ad3      	subs	r3, r2, r3
 8000a32:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000a34:	697b      	ldr	r3, [r7, #20]
 8000a36:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000a38:	4b13      	ldr	r3, [pc, #76]	; (8000a88 <_sbrk+0x64>)
 8000a3a:	681b      	ldr	r3, [r3, #0]
 8000a3c:	2b00      	cmp	r3, #0
 8000a3e:	d102      	bne.n	8000a46 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a40:	4b11      	ldr	r3, [pc, #68]	; (8000a88 <_sbrk+0x64>)
 8000a42:	4a12      	ldr	r2, [pc, #72]	; (8000a8c <_sbrk+0x68>)
 8000a44:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000a46:	4b10      	ldr	r3, [pc, #64]	; (8000a88 <_sbrk+0x64>)
 8000a48:	681a      	ldr	r2, [r3, #0]
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	4413      	add	r3, r2
 8000a4e:	693a      	ldr	r2, [r7, #16]
 8000a50:	429a      	cmp	r2, r3
 8000a52:	d207      	bcs.n	8000a64 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000a54:	f001 fab0 	bl	8001fb8 <__errno>
 8000a58:	4603      	mov	r3, r0
 8000a5a:	220c      	movs	r2, #12
 8000a5c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000a5e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000a62:	e009      	b.n	8000a78 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000a64:	4b08      	ldr	r3, [pc, #32]	; (8000a88 <_sbrk+0x64>)
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000a6a:	4b07      	ldr	r3, [pc, #28]	; (8000a88 <_sbrk+0x64>)
 8000a6c:	681a      	ldr	r2, [r3, #0]
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	4413      	add	r3, r2
 8000a72:	4a05      	ldr	r2, [pc, #20]	; (8000a88 <_sbrk+0x64>)
 8000a74:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000a76:	68fb      	ldr	r3, [r7, #12]
}
 8000a78:	4618      	mov	r0, r3
 8000a7a:	3718      	adds	r7, #24
 8000a7c:	46bd      	mov	sp, r7
 8000a7e:	bd80      	pop	{r7, pc}
 8000a80:	20020000 	.word	0x20020000
 8000a84:	00000400 	.word	0x00000400
 8000a88:	200000ac 	.word	0x200000ac
 8000a8c:	200000c8 	.word	0x200000c8

08000a90 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a90:	b480      	push	{r7}
 8000a92:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a94:	4b06      	ldr	r3, [pc, #24]	; (8000ab0 <SystemInit+0x20>)
 8000a96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000a9a:	4a05      	ldr	r2, [pc, #20]	; (8000ab0 <SystemInit+0x20>)
 8000a9c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000aa0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000aa4:	bf00      	nop
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aac:	4770      	bx	lr
 8000aae:	bf00      	nop
 8000ab0:	e000ed00 	.word	0xe000ed00

08000ab4 <init_usart>:
#include "stm32f4xx_hal.h"
#include "usart2.h"


// USART2 Initialization
void init_usart(void){
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	af00      	add	r7, sp, #0

	//Initialize PA2 as USART2_TX and PA3 as USART2_RX
	//Activate A port
	SET_BIT(RCC->AHB1ENR,RCC_AHB1ENR_GPIOAEN);
 8000ab8:	4b29      	ldr	r3, [pc, #164]	; (8000b60 <init_usart+0xac>)
 8000aba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000abc:	4a28      	ldr	r2, [pc, #160]	; (8000b60 <init_usart+0xac>)
 8000abe:	f043 0301 	orr.w	r3, r3, #1
 8000ac2:	6313      	str	r3, [r2, #48]	; 0x30
    /* Setup PA2 and PA3 as Alternate Function */
	//MODIFY_REG(GPIOA->MODER, GPIO_MODER_MODER2, 0b01);
	//MODIFY_REG(GPIOA->MODER, GPIO_MODER_MODER3, 0b01);
	GPIOA->MODER |= 0x000000A0;
 8000ac4:	4b27      	ldr	r3, [pc, #156]	; (8000b64 <init_usart+0xb0>)
 8000ac6:	681b      	ldr	r3, [r3, #0]
 8000ac8:	4a26      	ldr	r2, [pc, #152]	; (8000b64 <init_usart+0xb0>)
 8000aca:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 8000ace:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &= 0xFFFFFFAF;
 8000ad0:	4b24      	ldr	r3, [pc, #144]	; (8000b64 <init_usart+0xb0>)
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	4a23      	ldr	r2, [pc, #140]	; (8000b64 <init_usart+0xb0>)
 8000ad6:	f023 0350 	bic.w	r3, r3, #80	; 0x50
 8000ada:	6013      	str	r3, [r2, #0]
	/* Setup Alternate function as USART2 */
	GPIOA->AFR[0] &= 0xFFFF77FF;
 8000adc:	4b21      	ldr	r3, [pc, #132]	; (8000b64 <init_usart+0xb0>)
 8000ade:	6a1b      	ldr	r3, [r3, #32]
 8000ae0:	4a20      	ldr	r2, [pc, #128]	; (8000b64 <init_usart+0xb0>)
 8000ae2:	f423 4308 	bic.w	r3, r3, #34816	; 0x8800
 8000ae6:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= 0x00007700;
 8000ae8:	4b1e      	ldr	r3, [pc, #120]	; (8000b64 <init_usart+0xb0>)
 8000aea:	6a1b      	ldr	r3, [r3, #32]
 8000aec:	4a1d      	ldr	r2, [pc, #116]	; (8000b64 <init_usart+0xb0>)
 8000aee:	f443 43ee 	orr.w	r3, r3, #30464	; 0x7700
 8000af2:	6213      	str	r3, [r2, #32]
	/* Push pull output */
	GPIOA->OTYPER &= 0xFFFFFFF3;
 8000af4:	4b1b      	ldr	r3, [pc, #108]	; (8000b64 <init_usart+0xb0>)
 8000af6:	685b      	ldr	r3, [r3, #4]
 8000af8:	4a1a      	ldr	r2, [pc, #104]	; (8000b64 <init_usart+0xb0>)
 8000afa:	f023 030c 	bic.w	r3, r3, #12
 8000afe:	6053      	str	r3, [r2, #4]
	/* Pull up resistor on */
	GPIOA->PUPDR &= 0xFFFFFF5F;
 8000b00:	4b18      	ldr	r3, [pc, #96]	; (8000b64 <init_usart+0xb0>)
 8000b02:	68db      	ldr	r3, [r3, #12]
 8000b04:	4a17      	ldr	r2, [pc, #92]	; (8000b64 <init_usart+0xb0>)
 8000b06:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8000b0a:	60d3      	str	r3, [r2, #12]
	GPIOA->PUPDR |= 0x00000050;
 8000b0c:	4b15      	ldr	r3, [pc, #84]	; (8000b64 <init_usart+0xb0>)
 8000b0e:	68db      	ldr	r3, [r3, #12]
 8000b10:	4a14      	ldr	r2, [pc, #80]	; (8000b64 <init_usart+0xb0>)
 8000b12:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 8000b16:	60d3      	str	r3, [r2, #12]
	/* Output speed set to VeryHigh */
	GPIOA->OSPEEDR |= 0x000000F0;
 8000b18:	4b12      	ldr	r3, [pc, #72]	; (8000b64 <init_usart+0xb0>)
 8000b1a:	689b      	ldr	r3, [r3, #8]
 8000b1c:	4a11      	ldr	r2, [pc, #68]	; (8000b64 <init_usart+0xb0>)
 8000b1e:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 8000b22:	6093      	str	r3, [r2, #8]


	//Activate USART2 Clock
	SET_BIT(RCC->APB1ENR,RCC_APB1ENR_USART2EN);
 8000b24:	4b0e      	ldr	r3, [pc, #56]	; (8000b60 <init_usart+0xac>)
 8000b26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b28:	4a0d      	ldr	r2, [pc, #52]	; (8000b60 <init_usart+0xac>)
 8000b2a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b2e:	6413      	str	r3, [r2, #64]	; 0x40
	//Enable USART, no TE no RE yet, Oversampling = 8, 8bit mode, no parity
	//Enable Tx and Rx
	USART2->CR1 = 0x0000800C;
 8000b30:	4b0d      	ldr	r3, [pc, #52]	; (8000b68 <init_usart+0xb4>)
 8000b32:	f248 020c 	movw	r2, #32780	; 0x800c
 8000b36:	60da      	str	r2, [r3, #12]
	// No LIN mode, No clock output (synchronous mode)
	USART2->CR2 = 0x00000000;
 8000b38:	4b0b      	ldr	r3, [pc, #44]	; (8000b68 <init_usart+0xb4>)
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	611a      	str	r2, [r3, #16]
	// No control mode, 3 sample point,
	USART2->CR3 = 0x00000000;
 8000b3e:	4b0a      	ldr	r3, [pc, #40]	; (8000b68 <init_usart+0xb4>)
 8000b40:	2200      	movs	r2, #0
 8000b42:	615a      	str	r2, [r3, #20]
	// 19200bauds -> USARTDIV = 273.4375 -> Mantissa = 273d=0x111 , Fraction = 0.4375*16 = 7d = 0x7
	USART2->BRR = 0x00001117;
 8000b44:	4b08      	ldr	r3, [pc, #32]	; (8000b68 <init_usart+0xb4>)
 8000b46:	f241 1217 	movw	r2, #4375	; 0x1117
 8000b4a:	609a      	str	r2, [r3, #8]
	//Enable UART
	USART2->CR1 = 0x0000A00C;
 8000b4c:	4b06      	ldr	r3, [pc, #24]	; (8000b68 <init_usart+0xb4>)
 8000b4e:	f24a 020c 	movw	r2, #40972	; 0xa00c
 8000b52:	60da      	str	r2, [r3, #12]
	//SET_BIT(USART2->CR1, USART_CR1_UE );

	HAL_Delay(1);
 8000b54:	2001      	movs	r0, #1
 8000b56:	f000 f8e1 	bl	8000d1c <HAL_Delay>
}
 8000b5a:	bf00      	nop
 8000b5c:	bd80      	pop	{r7, pc}
 8000b5e:	bf00      	nop
 8000b60:	40023800 	.word	0x40023800
 8000b64:	40020000 	.word	0x40020000
 8000b68:	40004400 	.word	0x40004400

08000b6c <serial_putc>:
	NVIC_SetPriority(USART2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
	NVIC_EnableIRQ(USART2_IRQn);
}

void serial_putc(char c)
{
 8000b6c:	b480      	push	{r7}
 8000b6e:	b083      	sub	sp, #12
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	4603      	mov	r3, r0
 8000b74:	71fb      	strb	r3, [r7, #7]
	//Load data to register
	USART2->DR = c;
 8000b76:	4a0c      	ldr	r2, [pc, #48]	; (8000ba8 <serial_putc+0x3c>)
 8000b78:	79fb      	ldrb	r3, [r7, #7]
 8000b7a:	6053      	str	r3, [r2, #4]
	while(!(USART2->SR & 0x00000080));
 8000b7c:	bf00      	nop
 8000b7e:	4b0a      	ldr	r3, [pc, #40]	; (8000ba8 <serial_putc+0x3c>)
 8000b80:	681b      	ldr	r3, [r3, #0]
 8000b82:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000b86:	2b00      	cmp	r3, #0
 8000b88:	d0f9      	beq.n	8000b7e <serial_putc+0x12>
	while(!(USART2->SR & 0x00000040));
 8000b8a:	bf00      	nop
 8000b8c:	4b06      	ldr	r3, [pc, #24]	; (8000ba8 <serial_putc+0x3c>)
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d0f9      	beq.n	8000b8c <serial_putc+0x20>
}
 8000b98:	bf00      	nop
 8000b9a:	bf00      	nop
 8000b9c:	370c      	adds	r7, #12
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop
 8000ba8:	40004400 	.word	0x40004400

08000bac <serial_puts>:

void serial_puts( char *msg)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b084      	sub	sp, #16
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	6078      	str	r0, [r7, #4]
	int cnt = 0;;
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	60fb      	str	r3, [r7, #12]
	while(msg[cnt] != '\0'){
 8000bb8:	e009      	b.n	8000bce <serial_puts+0x22>
		serial_putc(msg[cnt]);
 8000bba:	68fb      	ldr	r3, [r7, #12]
 8000bbc:	687a      	ldr	r2, [r7, #4]
 8000bbe:	4413      	add	r3, r2
 8000bc0:	781b      	ldrb	r3, [r3, #0]
 8000bc2:	4618      	mov	r0, r3
 8000bc4:	f7ff ffd2 	bl	8000b6c <serial_putc>
		cnt++;
 8000bc8:	68fb      	ldr	r3, [r7, #12]
 8000bca:	3301      	adds	r3, #1
 8000bcc:	60fb      	str	r3, [r7, #12]
	while(msg[cnt] != '\0'){
 8000bce:	68fb      	ldr	r3, [r7, #12]
 8000bd0:	687a      	ldr	r2, [r7, #4]
 8000bd2:	4413      	add	r3, r2
 8000bd4:	781b      	ldrb	r3, [r3, #0]
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d1ef      	bne.n	8000bba <serial_puts+0xe>
	}
}
 8000bda:	bf00      	nop
 8000bdc:	bf00      	nop
 8000bde:	3710      	adds	r7, #16
 8000be0:	46bd      	mov	sp, r7
 8000be2:	bd80      	pop	{r7, pc}

08000be4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000be4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000c1c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000be8:	480d      	ldr	r0, [pc, #52]	; (8000c20 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000bea:	490e      	ldr	r1, [pc, #56]	; (8000c24 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000bec:	4a0e      	ldr	r2, [pc, #56]	; (8000c28 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000bee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000bf0:	e002      	b.n	8000bf8 <LoopCopyDataInit>

08000bf2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000bf2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000bf4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000bf6:	3304      	adds	r3, #4

08000bf8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000bf8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000bfa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000bfc:	d3f9      	bcc.n	8000bf2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000bfe:	4a0b      	ldr	r2, [pc, #44]	; (8000c2c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000c00:	4c0b      	ldr	r4, [pc, #44]	; (8000c30 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000c02:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c04:	e001      	b.n	8000c0a <LoopFillZerobss>

08000c06 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c06:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c08:	3204      	adds	r2, #4

08000c0a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c0a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c0c:	d3fb      	bcc.n	8000c06 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000c0e:	f7ff ff3f 	bl	8000a90 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000c12:	f001 f9d7 	bl	8001fc4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c16:	f7ff fcad 	bl	8000574 <main>
  bx  lr    
 8000c1a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000c1c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000c20:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c24:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000c28:	080029dc 	.word	0x080029dc
  ldr r2, =_sbss
 8000c2c:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000c30:	200000c4 	.word	0x200000c4

08000c34 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c34:	e7fe      	b.n	8000c34 <ADC_IRQHandler>
	...

08000c38 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000c3c:	4b0e      	ldr	r3, [pc, #56]	; (8000c78 <HAL_Init+0x40>)
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	4a0d      	ldr	r2, [pc, #52]	; (8000c78 <HAL_Init+0x40>)
 8000c42:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000c46:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000c48:	4b0b      	ldr	r3, [pc, #44]	; (8000c78 <HAL_Init+0x40>)
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	4a0a      	ldr	r2, [pc, #40]	; (8000c78 <HAL_Init+0x40>)
 8000c4e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000c52:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c54:	4b08      	ldr	r3, [pc, #32]	; (8000c78 <HAL_Init+0x40>)
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	4a07      	ldr	r2, [pc, #28]	; (8000c78 <HAL_Init+0x40>)
 8000c5a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c5e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c60:	2003      	movs	r0, #3
 8000c62:	f000 f931 	bl	8000ec8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c66:	2000      	movs	r0, #0
 8000c68:	f000 f808 	bl	8000c7c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c6c:	f7ff fe5e 	bl	800092c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c70:	2300      	movs	r3, #0
}
 8000c72:	4618      	mov	r0, r3
 8000c74:	bd80      	pop	{r7, pc}
 8000c76:	bf00      	nop
 8000c78:	40023c00 	.word	0x40023c00

08000c7c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b082      	sub	sp, #8
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c84:	4b12      	ldr	r3, [pc, #72]	; (8000cd0 <HAL_InitTick+0x54>)
 8000c86:	681a      	ldr	r2, [r3, #0]
 8000c88:	4b12      	ldr	r3, [pc, #72]	; (8000cd4 <HAL_InitTick+0x58>)
 8000c8a:	781b      	ldrb	r3, [r3, #0]
 8000c8c:	4619      	mov	r1, r3
 8000c8e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c92:	fbb3 f3f1 	udiv	r3, r3, r1
 8000c96:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c9a:	4618      	mov	r0, r3
 8000c9c:	f000 f93b 	bl	8000f16 <HAL_SYSTICK_Config>
 8000ca0:	4603      	mov	r3, r0
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d001      	beq.n	8000caa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000ca6:	2301      	movs	r3, #1
 8000ca8:	e00e      	b.n	8000cc8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	2b0f      	cmp	r3, #15
 8000cae:	d80a      	bhi.n	8000cc6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	6879      	ldr	r1, [r7, #4]
 8000cb4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000cb8:	f000 f911 	bl	8000ede <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000cbc:	4a06      	ldr	r2, [pc, #24]	; (8000cd8 <HAL_InitTick+0x5c>)
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	e000      	b.n	8000cc8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000cc6:	2301      	movs	r3, #1
}
 8000cc8:	4618      	mov	r0, r3
 8000cca:	3708      	adds	r7, #8
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	bd80      	pop	{r7, pc}
 8000cd0:	20000000 	.word	0x20000000
 8000cd4:	20000008 	.word	0x20000008
 8000cd8:	20000004 	.word	0x20000004

08000cdc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000cdc:	b480      	push	{r7}
 8000cde:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ce0:	4b06      	ldr	r3, [pc, #24]	; (8000cfc <HAL_IncTick+0x20>)
 8000ce2:	781b      	ldrb	r3, [r3, #0]
 8000ce4:	461a      	mov	r2, r3
 8000ce6:	4b06      	ldr	r3, [pc, #24]	; (8000d00 <HAL_IncTick+0x24>)
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	4413      	add	r3, r2
 8000cec:	4a04      	ldr	r2, [pc, #16]	; (8000d00 <HAL_IncTick+0x24>)
 8000cee:	6013      	str	r3, [r2, #0]
}
 8000cf0:	bf00      	nop
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf8:	4770      	bx	lr
 8000cfa:	bf00      	nop
 8000cfc:	20000008 	.word	0x20000008
 8000d00:	200000b0 	.word	0x200000b0

08000d04 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d04:	b480      	push	{r7}
 8000d06:	af00      	add	r7, sp, #0
  return uwTick;
 8000d08:	4b03      	ldr	r3, [pc, #12]	; (8000d18 <HAL_GetTick+0x14>)
 8000d0a:	681b      	ldr	r3, [r3, #0]
}
 8000d0c:	4618      	mov	r0, r3
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d14:	4770      	bx	lr
 8000d16:	bf00      	nop
 8000d18:	200000b0 	.word	0x200000b0

08000d1c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b084      	sub	sp, #16
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000d24:	f7ff ffee 	bl	8000d04 <HAL_GetTick>
 8000d28:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000d2e:	68fb      	ldr	r3, [r7, #12]
 8000d30:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000d34:	d005      	beq.n	8000d42 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000d36:	4b0a      	ldr	r3, [pc, #40]	; (8000d60 <HAL_Delay+0x44>)
 8000d38:	781b      	ldrb	r3, [r3, #0]
 8000d3a:	461a      	mov	r2, r3
 8000d3c:	68fb      	ldr	r3, [r7, #12]
 8000d3e:	4413      	add	r3, r2
 8000d40:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000d42:	bf00      	nop
 8000d44:	f7ff ffde 	bl	8000d04 <HAL_GetTick>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	68bb      	ldr	r3, [r7, #8]
 8000d4c:	1ad3      	subs	r3, r2, r3
 8000d4e:	68fa      	ldr	r2, [r7, #12]
 8000d50:	429a      	cmp	r2, r3
 8000d52:	d8f7      	bhi.n	8000d44 <HAL_Delay+0x28>
  {
  }
}
 8000d54:	bf00      	nop
 8000d56:	bf00      	nop
 8000d58:	3710      	adds	r7, #16
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	bd80      	pop	{r7, pc}
 8000d5e:	bf00      	nop
 8000d60:	20000008 	.word	0x20000008

08000d64 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d64:	b480      	push	{r7}
 8000d66:	b085      	sub	sp, #20
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	f003 0307 	and.w	r3, r3, #7
 8000d72:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d74:	4b0c      	ldr	r3, [pc, #48]	; (8000da8 <__NVIC_SetPriorityGrouping+0x44>)
 8000d76:	68db      	ldr	r3, [r3, #12]
 8000d78:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d7a:	68ba      	ldr	r2, [r7, #8]
 8000d7c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000d80:	4013      	ands	r3, r2
 8000d82:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d84:	68fb      	ldr	r3, [r7, #12]
 8000d86:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d88:	68bb      	ldr	r3, [r7, #8]
 8000d8a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d8c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d90:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d94:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d96:	4a04      	ldr	r2, [pc, #16]	; (8000da8 <__NVIC_SetPriorityGrouping+0x44>)
 8000d98:	68bb      	ldr	r3, [r7, #8]
 8000d9a:	60d3      	str	r3, [r2, #12]
}
 8000d9c:	bf00      	nop
 8000d9e:	3714      	adds	r7, #20
 8000da0:	46bd      	mov	sp, r7
 8000da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da6:	4770      	bx	lr
 8000da8:	e000ed00 	.word	0xe000ed00

08000dac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000dac:	b480      	push	{r7}
 8000dae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000db0:	4b04      	ldr	r3, [pc, #16]	; (8000dc4 <__NVIC_GetPriorityGrouping+0x18>)
 8000db2:	68db      	ldr	r3, [r3, #12]
 8000db4:	0a1b      	lsrs	r3, r3, #8
 8000db6:	f003 0307 	and.w	r3, r3, #7
}
 8000dba:	4618      	mov	r0, r3
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc2:	4770      	bx	lr
 8000dc4:	e000ed00 	.word	0xe000ed00

08000dc8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000dc8:	b480      	push	{r7}
 8000dca:	b083      	sub	sp, #12
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	4603      	mov	r3, r0
 8000dd0:	6039      	str	r1, [r7, #0]
 8000dd2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000dd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	db0a      	blt.n	8000df2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ddc:	683b      	ldr	r3, [r7, #0]
 8000dde:	b2da      	uxtb	r2, r3
 8000de0:	490c      	ldr	r1, [pc, #48]	; (8000e14 <__NVIC_SetPriority+0x4c>)
 8000de2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000de6:	0112      	lsls	r2, r2, #4
 8000de8:	b2d2      	uxtb	r2, r2
 8000dea:	440b      	add	r3, r1
 8000dec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000df0:	e00a      	b.n	8000e08 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000df2:	683b      	ldr	r3, [r7, #0]
 8000df4:	b2da      	uxtb	r2, r3
 8000df6:	4908      	ldr	r1, [pc, #32]	; (8000e18 <__NVIC_SetPriority+0x50>)
 8000df8:	79fb      	ldrb	r3, [r7, #7]
 8000dfa:	f003 030f 	and.w	r3, r3, #15
 8000dfe:	3b04      	subs	r3, #4
 8000e00:	0112      	lsls	r2, r2, #4
 8000e02:	b2d2      	uxtb	r2, r2
 8000e04:	440b      	add	r3, r1
 8000e06:	761a      	strb	r2, [r3, #24]
}
 8000e08:	bf00      	nop
 8000e0a:	370c      	adds	r7, #12
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e12:	4770      	bx	lr
 8000e14:	e000e100 	.word	0xe000e100
 8000e18:	e000ed00 	.word	0xe000ed00

08000e1c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e1c:	b480      	push	{r7}
 8000e1e:	b089      	sub	sp, #36	; 0x24
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	60f8      	str	r0, [r7, #12]
 8000e24:	60b9      	str	r1, [r7, #8]
 8000e26:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e28:	68fb      	ldr	r3, [r7, #12]
 8000e2a:	f003 0307 	and.w	r3, r3, #7
 8000e2e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e30:	69fb      	ldr	r3, [r7, #28]
 8000e32:	f1c3 0307 	rsb	r3, r3, #7
 8000e36:	2b04      	cmp	r3, #4
 8000e38:	bf28      	it	cs
 8000e3a:	2304      	movcs	r3, #4
 8000e3c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e3e:	69fb      	ldr	r3, [r7, #28]
 8000e40:	3304      	adds	r3, #4
 8000e42:	2b06      	cmp	r3, #6
 8000e44:	d902      	bls.n	8000e4c <NVIC_EncodePriority+0x30>
 8000e46:	69fb      	ldr	r3, [r7, #28]
 8000e48:	3b03      	subs	r3, #3
 8000e4a:	e000      	b.n	8000e4e <NVIC_EncodePriority+0x32>
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e50:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000e54:	69bb      	ldr	r3, [r7, #24]
 8000e56:	fa02 f303 	lsl.w	r3, r2, r3
 8000e5a:	43da      	mvns	r2, r3
 8000e5c:	68bb      	ldr	r3, [r7, #8]
 8000e5e:	401a      	ands	r2, r3
 8000e60:	697b      	ldr	r3, [r7, #20]
 8000e62:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e64:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000e68:	697b      	ldr	r3, [r7, #20]
 8000e6a:	fa01 f303 	lsl.w	r3, r1, r3
 8000e6e:	43d9      	mvns	r1, r3
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e74:	4313      	orrs	r3, r2
         );
}
 8000e76:	4618      	mov	r0, r3
 8000e78:	3724      	adds	r7, #36	; 0x24
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e80:	4770      	bx	lr
	...

08000e84 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b082      	sub	sp, #8
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	3b01      	subs	r3, #1
 8000e90:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000e94:	d301      	bcc.n	8000e9a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e96:	2301      	movs	r3, #1
 8000e98:	e00f      	b.n	8000eba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e9a:	4a0a      	ldr	r2, [pc, #40]	; (8000ec4 <SysTick_Config+0x40>)
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	3b01      	subs	r3, #1
 8000ea0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000ea2:	210f      	movs	r1, #15
 8000ea4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000ea8:	f7ff ff8e 	bl	8000dc8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000eac:	4b05      	ldr	r3, [pc, #20]	; (8000ec4 <SysTick_Config+0x40>)
 8000eae:	2200      	movs	r2, #0
 8000eb0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000eb2:	4b04      	ldr	r3, [pc, #16]	; (8000ec4 <SysTick_Config+0x40>)
 8000eb4:	2207      	movs	r2, #7
 8000eb6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000eb8:	2300      	movs	r3, #0
}
 8000eba:	4618      	mov	r0, r3
 8000ebc:	3708      	adds	r7, #8
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	bd80      	pop	{r7, pc}
 8000ec2:	bf00      	nop
 8000ec4:	e000e010 	.word	0xe000e010

08000ec8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b082      	sub	sp, #8
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ed0:	6878      	ldr	r0, [r7, #4]
 8000ed2:	f7ff ff47 	bl	8000d64 <__NVIC_SetPriorityGrouping>
}
 8000ed6:	bf00      	nop
 8000ed8:	3708      	adds	r7, #8
 8000eda:	46bd      	mov	sp, r7
 8000edc:	bd80      	pop	{r7, pc}

08000ede <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000ede:	b580      	push	{r7, lr}
 8000ee0:	b086      	sub	sp, #24
 8000ee2:	af00      	add	r7, sp, #0
 8000ee4:	4603      	mov	r3, r0
 8000ee6:	60b9      	str	r1, [r7, #8]
 8000ee8:	607a      	str	r2, [r7, #4]
 8000eea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000eec:	2300      	movs	r3, #0
 8000eee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000ef0:	f7ff ff5c 	bl	8000dac <__NVIC_GetPriorityGrouping>
 8000ef4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ef6:	687a      	ldr	r2, [r7, #4]
 8000ef8:	68b9      	ldr	r1, [r7, #8]
 8000efa:	6978      	ldr	r0, [r7, #20]
 8000efc:	f7ff ff8e 	bl	8000e1c <NVIC_EncodePriority>
 8000f00:	4602      	mov	r2, r0
 8000f02:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f06:	4611      	mov	r1, r2
 8000f08:	4618      	mov	r0, r3
 8000f0a:	f7ff ff5d 	bl	8000dc8 <__NVIC_SetPriority>
}
 8000f0e:	bf00      	nop
 8000f10:	3718      	adds	r7, #24
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bd80      	pop	{r7, pc}

08000f16 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f16:	b580      	push	{r7, lr}
 8000f18:	b082      	sub	sp, #8
 8000f1a:	af00      	add	r7, sp, #0
 8000f1c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f1e:	6878      	ldr	r0, [r7, #4]
 8000f20:	f7ff ffb0 	bl	8000e84 <SysTick_Config>
 8000f24:	4603      	mov	r3, r0
}
 8000f26:	4618      	mov	r0, r3
 8000f28:	3708      	adds	r7, #8
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	bd80      	pop	{r7, pc}
	...

08000f30 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b086      	sub	sp, #24
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d101      	bne.n	8000f42 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000f3e:	2301      	movs	r3, #1
 8000f40:	e267      	b.n	8001412 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	f003 0301 	and.w	r3, r3, #1
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d075      	beq.n	800103a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000f4e:	4b88      	ldr	r3, [pc, #544]	; (8001170 <HAL_RCC_OscConfig+0x240>)
 8000f50:	689b      	ldr	r3, [r3, #8]
 8000f52:	f003 030c 	and.w	r3, r3, #12
 8000f56:	2b04      	cmp	r3, #4
 8000f58:	d00c      	beq.n	8000f74 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000f5a:	4b85      	ldr	r3, [pc, #532]	; (8001170 <HAL_RCC_OscConfig+0x240>)
 8000f5c:	689b      	ldr	r3, [r3, #8]
 8000f5e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000f62:	2b08      	cmp	r3, #8
 8000f64:	d112      	bne.n	8000f8c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000f66:	4b82      	ldr	r3, [pc, #520]	; (8001170 <HAL_RCC_OscConfig+0x240>)
 8000f68:	685b      	ldr	r3, [r3, #4]
 8000f6a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000f6e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8000f72:	d10b      	bne.n	8000f8c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f74:	4b7e      	ldr	r3, [pc, #504]	; (8001170 <HAL_RCC_OscConfig+0x240>)
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d05b      	beq.n	8001038 <HAL_RCC_OscConfig+0x108>
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	685b      	ldr	r3, [r3, #4]
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d157      	bne.n	8001038 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8000f88:	2301      	movs	r3, #1
 8000f8a:	e242      	b.n	8001412 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	685b      	ldr	r3, [r3, #4]
 8000f90:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000f94:	d106      	bne.n	8000fa4 <HAL_RCC_OscConfig+0x74>
 8000f96:	4b76      	ldr	r3, [pc, #472]	; (8001170 <HAL_RCC_OscConfig+0x240>)
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	4a75      	ldr	r2, [pc, #468]	; (8001170 <HAL_RCC_OscConfig+0x240>)
 8000f9c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000fa0:	6013      	str	r3, [r2, #0]
 8000fa2:	e01d      	b.n	8000fe0 <HAL_RCC_OscConfig+0xb0>
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	685b      	ldr	r3, [r3, #4]
 8000fa8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000fac:	d10c      	bne.n	8000fc8 <HAL_RCC_OscConfig+0x98>
 8000fae:	4b70      	ldr	r3, [pc, #448]	; (8001170 <HAL_RCC_OscConfig+0x240>)
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	4a6f      	ldr	r2, [pc, #444]	; (8001170 <HAL_RCC_OscConfig+0x240>)
 8000fb4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000fb8:	6013      	str	r3, [r2, #0]
 8000fba:	4b6d      	ldr	r3, [pc, #436]	; (8001170 <HAL_RCC_OscConfig+0x240>)
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	4a6c      	ldr	r2, [pc, #432]	; (8001170 <HAL_RCC_OscConfig+0x240>)
 8000fc0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000fc4:	6013      	str	r3, [r2, #0]
 8000fc6:	e00b      	b.n	8000fe0 <HAL_RCC_OscConfig+0xb0>
 8000fc8:	4b69      	ldr	r3, [pc, #420]	; (8001170 <HAL_RCC_OscConfig+0x240>)
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	4a68      	ldr	r2, [pc, #416]	; (8001170 <HAL_RCC_OscConfig+0x240>)
 8000fce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000fd2:	6013      	str	r3, [r2, #0]
 8000fd4:	4b66      	ldr	r3, [pc, #408]	; (8001170 <HAL_RCC_OscConfig+0x240>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	4a65      	ldr	r2, [pc, #404]	; (8001170 <HAL_RCC_OscConfig+0x240>)
 8000fda:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000fde:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	685b      	ldr	r3, [r3, #4]
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d013      	beq.n	8001010 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fe8:	f7ff fe8c 	bl	8000d04 <HAL_GetTick>
 8000fec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000fee:	e008      	b.n	8001002 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000ff0:	f7ff fe88 	bl	8000d04 <HAL_GetTick>
 8000ff4:	4602      	mov	r2, r0
 8000ff6:	693b      	ldr	r3, [r7, #16]
 8000ff8:	1ad3      	subs	r3, r2, r3
 8000ffa:	2b64      	cmp	r3, #100	; 0x64
 8000ffc:	d901      	bls.n	8001002 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8000ffe:	2303      	movs	r3, #3
 8001000:	e207      	b.n	8001412 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001002:	4b5b      	ldr	r3, [pc, #364]	; (8001170 <HAL_RCC_OscConfig+0x240>)
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800100a:	2b00      	cmp	r3, #0
 800100c:	d0f0      	beq.n	8000ff0 <HAL_RCC_OscConfig+0xc0>
 800100e:	e014      	b.n	800103a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001010:	f7ff fe78 	bl	8000d04 <HAL_GetTick>
 8001014:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001016:	e008      	b.n	800102a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001018:	f7ff fe74 	bl	8000d04 <HAL_GetTick>
 800101c:	4602      	mov	r2, r0
 800101e:	693b      	ldr	r3, [r7, #16]
 8001020:	1ad3      	subs	r3, r2, r3
 8001022:	2b64      	cmp	r3, #100	; 0x64
 8001024:	d901      	bls.n	800102a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001026:	2303      	movs	r3, #3
 8001028:	e1f3      	b.n	8001412 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800102a:	4b51      	ldr	r3, [pc, #324]	; (8001170 <HAL_RCC_OscConfig+0x240>)
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001032:	2b00      	cmp	r3, #0
 8001034:	d1f0      	bne.n	8001018 <HAL_RCC_OscConfig+0xe8>
 8001036:	e000      	b.n	800103a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001038:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	f003 0302 	and.w	r3, r3, #2
 8001042:	2b00      	cmp	r3, #0
 8001044:	d063      	beq.n	800110e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001046:	4b4a      	ldr	r3, [pc, #296]	; (8001170 <HAL_RCC_OscConfig+0x240>)
 8001048:	689b      	ldr	r3, [r3, #8]
 800104a:	f003 030c 	and.w	r3, r3, #12
 800104e:	2b00      	cmp	r3, #0
 8001050:	d00b      	beq.n	800106a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001052:	4b47      	ldr	r3, [pc, #284]	; (8001170 <HAL_RCC_OscConfig+0x240>)
 8001054:	689b      	ldr	r3, [r3, #8]
 8001056:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800105a:	2b08      	cmp	r3, #8
 800105c:	d11c      	bne.n	8001098 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800105e:	4b44      	ldr	r3, [pc, #272]	; (8001170 <HAL_RCC_OscConfig+0x240>)
 8001060:	685b      	ldr	r3, [r3, #4]
 8001062:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001066:	2b00      	cmp	r3, #0
 8001068:	d116      	bne.n	8001098 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800106a:	4b41      	ldr	r3, [pc, #260]	; (8001170 <HAL_RCC_OscConfig+0x240>)
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	f003 0302 	and.w	r3, r3, #2
 8001072:	2b00      	cmp	r3, #0
 8001074:	d005      	beq.n	8001082 <HAL_RCC_OscConfig+0x152>
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	68db      	ldr	r3, [r3, #12]
 800107a:	2b01      	cmp	r3, #1
 800107c:	d001      	beq.n	8001082 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800107e:	2301      	movs	r3, #1
 8001080:	e1c7      	b.n	8001412 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001082:	4b3b      	ldr	r3, [pc, #236]	; (8001170 <HAL_RCC_OscConfig+0x240>)
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	691b      	ldr	r3, [r3, #16]
 800108e:	00db      	lsls	r3, r3, #3
 8001090:	4937      	ldr	r1, [pc, #220]	; (8001170 <HAL_RCC_OscConfig+0x240>)
 8001092:	4313      	orrs	r3, r2
 8001094:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001096:	e03a      	b.n	800110e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	68db      	ldr	r3, [r3, #12]
 800109c:	2b00      	cmp	r3, #0
 800109e:	d020      	beq.n	80010e2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80010a0:	4b34      	ldr	r3, [pc, #208]	; (8001174 <HAL_RCC_OscConfig+0x244>)
 80010a2:	2201      	movs	r2, #1
 80010a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80010a6:	f7ff fe2d 	bl	8000d04 <HAL_GetTick>
 80010aa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010ac:	e008      	b.n	80010c0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80010ae:	f7ff fe29 	bl	8000d04 <HAL_GetTick>
 80010b2:	4602      	mov	r2, r0
 80010b4:	693b      	ldr	r3, [r7, #16]
 80010b6:	1ad3      	subs	r3, r2, r3
 80010b8:	2b02      	cmp	r3, #2
 80010ba:	d901      	bls.n	80010c0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80010bc:	2303      	movs	r3, #3
 80010be:	e1a8      	b.n	8001412 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010c0:	4b2b      	ldr	r3, [pc, #172]	; (8001170 <HAL_RCC_OscConfig+0x240>)
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	f003 0302 	and.w	r3, r3, #2
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d0f0      	beq.n	80010ae <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010cc:	4b28      	ldr	r3, [pc, #160]	; (8001170 <HAL_RCC_OscConfig+0x240>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	691b      	ldr	r3, [r3, #16]
 80010d8:	00db      	lsls	r3, r3, #3
 80010da:	4925      	ldr	r1, [pc, #148]	; (8001170 <HAL_RCC_OscConfig+0x240>)
 80010dc:	4313      	orrs	r3, r2
 80010de:	600b      	str	r3, [r1, #0]
 80010e0:	e015      	b.n	800110e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80010e2:	4b24      	ldr	r3, [pc, #144]	; (8001174 <HAL_RCC_OscConfig+0x244>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80010e8:	f7ff fe0c 	bl	8000d04 <HAL_GetTick>
 80010ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80010ee:	e008      	b.n	8001102 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80010f0:	f7ff fe08 	bl	8000d04 <HAL_GetTick>
 80010f4:	4602      	mov	r2, r0
 80010f6:	693b      	ldr	r3, [r7, #16]
 80010f8:	1ad3      	subs	r3, r2, r3
 80010fa:	2b02      	cmp	r3, #2
 80010fc:	d901      	bls.n	8001102 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80010fe:	2303      	movs	r3, #3
 8001100:	e187      	b.n	8001412 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001102:	4b1b      	ldr	r3, [pc, #108]	; (8001170 <HAL_RCC_OscConfig+0x240>)
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	f003 0302 	and.w	r3, r3, #2
 800110a:	2b00      	cmp	r3, #0
 800110c:	d1f0      	bne.n	80010f0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	f003 0308 	and.w	r3, r3, #8
 8001116:	2b00      	cmp	r3, #0
 8001118:	d036      	beq.n	8001188 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	695b      	ldr	r3, [r3, #20]
 800111e:	2b00      	cmp	r3, #0
 8001120:	d016      	beq.n	8001150 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001122:	4b15      	ldr	r3, [pc, #84]	; (8001178 <HAL_RCC_OscConfig+0x248>)
 8001124:	2201      	movs	r2, #1
 8001126:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001128:	f7ff fdec 	bl	8000d04 <HAL_GetTick>
 800112c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800112e:	e008      	b.n	8001142 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001130:	f7ff fde8 	bl	8000d04 <HAL_GetTick>
 8001134:	4602      	mov	r2, r0
 8001136:	693b      	ldr	r3, [r7, #16]
 8001138:	1ad3      	subs	r3, r2, r3
 800113a:	2b02      	cmp	r3, #2
 800113c:	d901      	bls.n	8001142 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800113e:	2303      	movs	r3, #3
 8001140:	e167      	b.n	8001412 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001142:	4b0b      	ldr	r3, [pc, #44]	; (8001170 <HAL_RCC_OscConfig+0x240>)
 8001144:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001146:	f003 0302 	and.w	r3, r3, #2
 800114a:	2b00      	cmp	r3, #0
 800114c:	d0f0      	beq.n	8001130 <HAL_RCC_OscConfig+0x200>
 800114e:	e01b      	b.n	8001188 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001150:	4b09      	ldr	r3, [pc, #36]	; (8001178 <HAL_RCC_OscConfig+0x248>)
 8001152:	2200      	movs	r2, #0
 8001154:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001156:	f7ff fdd5 	bl	8000d04 <HAL_GetTick>
 800115a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800115c:	e00e      	b.n	800117c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800115e:	f7ff fdd1 	bl	8000d04 <HAL_GetTick>
 8001162:	4602      	mov	r2, r0
 8001164:	693b      	ldr	r3, [r7, #16]
 8001166:	1ad3      	subs	r3, r2, r3
 8001168:	2b02      	cmp	r3, #2
 800116a:	d907      	bls.n	800117c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800116c:	2303      	movs	r3, #3
 800116e:	e150      	b.n	8001412 <HAL_RCC_OscConfig+0x4e2>
 8001170:	40023800 	.word	0x40023800
 8001174:	42470000 	.word	0x42470000
 8001178:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800117c:	4b88      	ldr	r3, [pc, #544]	; (80013a0 <HAL_RCC_OscConfig+0x470>)
 800117e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001180:	f003 0302 	and.w	r3, r3, #2
 8001184:	2b00      	cmp	r3, #0
 8001186:	d1ea      	bne.n	800115e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	f003 0304 	and.w	r3, r3, #4
 8001190:	2b00      	cmp	r3, #0
 8001192:	f000 8097 	beq.w	80012c4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001196:	2300      	movs	r3, #0
 8001198:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800119a:	4b81      	ldr	r3, [pc, #516]	; (80013a0 <HAL_RCC_OscConfig+0x470>)
 800119c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800119e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d10f      	bne.n	80011c6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80011a6:	2300      	movs	r3, #0
 80011a8:	60bb      	str	r3, [r7, #8]
 80011aa:	4b7d      	ldr	r3, [pc, #500]	; (80013a0 <HAL_RCC_OscConfig+0x470>)
 80011ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011ae:	4a7c      	ldr	r2, [pc, #496]	; (80013a0 <HAL_RCC_OscConfig+0x470>)
 80011b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011b4:	6413      	str	r3, [r2, #64]	; 0x40
 80011b6:	4b7a      	ldr	r3, [pc, #488]	; (80013a0 <HAL_RCC_OscConfig+0x470>)
 80011b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011be:	60bb      	str	r3, [r7, #8]
 80011c0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80011c2:	2301      	movs	r3, #1
 80011c4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011c6:	4b77      	ldr	r3, [pc, #476]	; (80013a4 <HAL_RCC_OscConfig+0x474>)
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d118      	bne.n	8001204 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80011d2:	4b74      	ldr	r3, [pc, #464]	; (80013a4 <HAL_RCC_OscConfig+0x474>)
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	4a73      	ldr	r2, [pc, #460]	; (80013a4 <HAL_RCC_OscConfig+0x474>)
 80011d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80011dc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80011de:	f7ff fd91 	bl	8000d04 <HAL_GetTick>
 80011e2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011e4:	e008      	b.n	80011f8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80011e6:	f7ff fd8d 	bl	8000d04 <HAL_GetTick>
 80011ea:	4602      	mov	r2, r0
 80011ec:	693b      	ldr	r3, [r7, #16]
 80011ee:	1ad3      	subs	r3, r2, r3
 80011f0:	2b02      	cmp	r3, #2
 80011f2:	d901      	bls.n	80011f8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80011f4:	2303      	movs	r3, #3
 80011f6:	e10c      	b.n	8001412 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011f8:	4b6a      	ldr	r3, [pc, #424]	; (80013a4 <HAL_RCC_OscConfig+0x474>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001200:	2b00      	cmp	r3, #0
 8001202:	d0f0      	beq.n	80011e6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	689b      	ldr	r3, [r3, #8]
 8001208:	2b01      	cmp	r3, #1
 800120a:	d106      	bne.n	800121a <HAL_RCC_OscConfig+0x2ea>
 800120c:	4b64      	ldr	r3, [pc, #400]	; (80013a0 <HAL_RCC_OscConfig+0x470>)
 800120e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001210:	4a63      	ldr	r2, [pc, #396]	; (80013a0 <HAL_RCC_OscConfig+0x470>)
 8001212:	f043 0301 	orr.w	r3, r3, #1
 8001216:	6713      	str	r3, [r2, #112]	; 0x70
 8001218:	e01c      	b.n	8001254 <HAL_RCC_OscConfig+0x324>
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	689b      	ldr	r3, [r3, #8]
 800121e:	2b05      	cmp	r3, #5
 8001220:	d10c      	bne.n	800123c <HAL_RCC_OscConfig+0x30c>
 8001222:	4b5f      	ldr	r3, [pc, #380]	; (80013a0 <HAL_RCC_OscConfig+0x470>)
 8001224:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001226:	4a5e      	ldr	r2, [pc, #376]	; (80013a0 <HAL_RCC_OscConfig+0x470>)
 8001228:	f043 0304 	orr.w	r3, r3, #4
 800122c:	6713      	str	r3, [r2, #112]	; 0x70
 800122e:	4b5c      	ldr	r3, [pc, #368]	; (80013a0 <HAL_RCC_OscConfig+0x470>)
 8001230:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001232:	4a5b      	ldr	r2, [pc, #364]	; (80013a0 <HAL_RCC_OscConfig+0x470>)
 8001234:	f043 0301 	orr.w	r3, r3, #1
 8001238:	6713      	str	r3, [r2, #112]	; 0x70
 800123a:	e00b      	b.n	8001254 <HAL_RCC_OscConfig+0x324>
 800123c:	4b58      	ldr	r3, [pc, #352]	; (80013a0 <HAL_RCC_OscConfig+0x470>)
 800123e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001240:	4a57      	ldr	r2, [pc, #348]	; (80013a0 <HAL_RCC_OscConfig+0x470>)
 8001242:	f023 0301 	bic.w	r3, r3, #1
 8001246:	6713      	str	r3, [r2, #112]	; 0x70
 8001248:	4b55      	ldr	r3, [pc, #340]	; (80013a0 <HAL_RCC_OscConfig+0x470>)
 800124a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800124c:	4a54      	ldr	r2, [pc, #336]	; (80013a0 <HAL_RCC_OscConfig+0x470>)
 800124e:	f023 0304 	bic.w	r3, r3, #4
 8001252:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	689b      	ldr	r3, [r3, #8]
 8001258:	2b00      	cmp	r3, #0
 800125a:	d015      	beq.n	8001288 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800125c:	f7ff fd52 	bl	8000d04 <HAL_GetTick>
 8001260:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001262:	e00a      	b.n	800127a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001264:	f7ff fd4e 	bl	8000d04 <HAL_GetTick>
 8001268:	4602      	mov	r2, r0
 800126a:	693b      	ldr	r3, [r7, #16]
 800126c:	1ad3      	subs	r3, r2, r3
 800126e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001272:	4293      	cmp	r3, r2
 8001274:	d901      	bls.n	800127a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001276:	2303      	movs	r3, #3
 8001278:	e0cb      	b.n	8001412 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800127a:	4b49      	ldr	r3, [pc, #292]	; (80013a0 <HAL_RCC_OscConfig+0x470>)
 800127c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800127e:	f003 0302 	and.w	r3, r3, #2
 8001282:	2b00      	cmp	r3, #0
 8001284:	d0ee      	beq.n	8001264 <HAL_RCC_OscConfig+0x334>
 8001286:	e014      	b.n	80012b2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001288:	f7ff fd3c 	bl	8000d04 <HAL_GetTick>
 800128c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800128e:	e00a      	b.n	80012a6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001290:	f7ff fd38 	bl	8000d04 <HAL_GetTick>
 8001294:	4602      	mov	r2, r0
 8001296:	693b      	ldr	r3, [r7, #16]
 8001298:	1ad3      	subs	r3, r2, r3
 800129a:	f241 3288 	movw	r2, #5000	; 0x1388
 800129e:	4293      	cmp	r3, r2
 80012a0:	d901      	bls.n	80012a6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80012a2:	2303      	movs	r3, #3
 80012a4:	e0b5      	b.n	8001412 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80012a6:	4b3e      	ldr	r3, [pc, #248]	; (80013a0 <HAL_RCC_OscConfig+0x470>)
 80012a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80012aa:	f003 0302 	and.w	r3, r3, #2
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d1ee      	bne.n	8001290 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80012b2:	7dfb      	ldrb	r3, [r7, #23]
 80012b4:	2b01      	cmp	r3, #1
 80012b6:	d105      	bne.n	80012c4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80012b8:	4b39      	ldr	r3, [pc, #228]	; (80013a0 <HAL_RCC_OscConfig+0x470>)
 80012ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012bc:	4a38      	ldr	r2, [pc, #224]	; (80013a0 <HAL_RCC_OscConfig+0x470>)
 80012be:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80012c2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	699b      	ldr	r3, [r3, #24]
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	f000 80a1 	beq.w	8001410 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80012ce:	4b34      	ldr	r3, [pc, #208]	; (80013a0 <HAL_RCC_OscConfig+0x470>)
 80012d0:	689b      	ldr	r3, [r3, #8]
 80012d2:	f003 030c 	and.w	r3, r3, #12
 80012d6:	2b08      	cmp	r3, #8
 80012d8:	d05c      	beq.n	8001394 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	699b      	ldr	r3, [r3, #24]
 80012de:	2b02      	cmp	r3, #2
 80012e0:	d141      	bne.n	8001366 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80012e2:	4b31      	ldr	r3, [pc, #196]	; (80013a8 <HAL_RCC_OscConfig+0x478>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012e8:	f7ff fd0c 	bl	8000d04 <HAL_GetTick>
 80012ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80012ee:	e008      	b.n	8001302 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80012f0:	f7ff fd08 	bl	8000d04 <HAL_GetTick>
 80012f4:	4602      	mov	r2, r0
 80012f6:	693b      	ldr	r3, [r7, #16]
 80012f8:	1ad3      	subs	r3, r2, r3
 80012fa:	2b02      	cmp	r3, #2
 80012fc:	d901      	bls.n	8001302 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80012fe:	2303      	movs	r3, #3
 8001300:	e087      	b.n	8001412 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001302:	4b27      	ldr	r3, [pc, #156]	; (80013a0 <HAL_RCC_OscConfig+0x470>)
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800130a:	2b00      	cmp	r3, #0
 800130c:	d1f0      	bne.n	80012f0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	69da      	ldr	r2, [r3, #28]
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	6a1b      	ldr	r3, [r3, #32]
 8001316:	431a      	orrs	r2, r3
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800131c:	019b      	lsls	r3, r3, #6
 800131e:	431a      	orrs	r2, r3
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001324:	085b      	lsrs	r3, r3, #1
 8001326:	3b01      	subs	r3, #1
 8001328:	041b      	lsls	r3, r3, #16
 800132a:	431a      	orrs	r2, r3
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001330:	061b      	lsls	r3, r3, #24
 8001332:	491b      	ldr	r1, [pc, #108]	; (80013a0 <HAL_RCC_OscConfig+0x470>)
 8001334:	4313      	orrs	r3, r2
 8001336:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001338:	4b1b      	ldr	r3, [pc, #108]	; (80013a8 <HAL_RCC_OscConfig+0x478>)
 800133a:	2201      	movs	r2, #1
 800133c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800133e:	f7ff fce1 	bl	8000d04 <HAL_GetTick>
 8001342:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001344:	e008      	b.n	8001358 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001346:	f7ff fcdd 	bl	8000d04 <HAL_GetTick>
 800134a:	4602      	mov	r2, r0
 800134c:	693b      	ldr	r3, [r7, #16]
 800134e:	1ad3      	subs	r3, r2, r3
 8001350:	2b02      	cmp	r3, #2
 8001352:	d901      	bls.n	8001358 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001354:	2303      	movs	r3, #3
 8001356:	e05c      	b.n	8001412 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001358:	4b11      	ldr	r3, [pc, #68]	; (80013a0 <HAL_RCC_OscConfig+0x470>)
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001360:	2b00      	cmp	r3, #0
 8001362:	d0f0      	beq.n	8001346 <HAL_RCC_OscConfig+0x416>
 8001364:	e054      	b.n	8001410 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001366:	4b10      	ldr	r3, [pc, #64]	; (80013a8 <HAL_RCC_OscConfig+0x478>)
 8001368:	2200      	movs	r2, #0
 800136a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800136c:	f7ff fcca 	bl	8000d04 <HAL_GetTick>
 8001370:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001372:	e008      	b.n	8001386 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001374:	f7ff fcc6 	bl	8000d04 <HAL_GetTick>
 8001378:	4602      	mov	r2, r0
 800137a:	693b      	ldr	r3, [r7, #16]
 800137c:	1ad3      	subs	r3, r2, r3
 800137e:	2b02      	cmp	r3, #2
 8001380:	d901      	bls.n	8001386 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001382:	2303      	movs	r3, #3
 8001384:	e045      	b.n	8001412 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001386:	4b06      	ldr	r3, [pc, #24]	; (80013a0 <HAL_RCC_OscConfig+0x470>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800138e:	2b00      	cmp	r3, #0
 8001390:	d1f0      	bne.n	8001374 <HAL_RCC_OscConfig+0x444>
 8001392:	e03d      	b.n	8001410 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	699b      	ldr	r3, [r3, #24]
 8001398:	2b01      	cmp	r3, #1
 800139a:	d107      	bne.n	80013ac <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800139c:	2301      	movs	r3, #1
 800139e:	e038      	b.n	8001412 <HAL_RCC_OscConfig+0x4e2>
 80013a0:	40023800 	.word	0x40023800
 80013a4:	40007000 	.word	0x40007000
 80013a8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80013ac:	4b1b      	ldr	r3, [pc, #108]	; (800141c <HAL_RCC_OscConfig+0x4ec>)
 80013ae:	685b      	ldr	r3, [r3, #4]
 80013b0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	699b      	ldr	r3, [r3, #24]
 80013b6:	2b01      	cmp	r3, #1
 80013b8:	d028      	beq.n	800140c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80013ba:	68fb      	ldr	r3, [r7, #12]
 80013bc:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80013c4:	429a      	cmp	r2, r3
 80013c6:	d121      	bne.n	800140c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80013d2:	429a      	cmp	r2, r3
 80013d4:	d11a      	bne.n	800140c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80013d6:	68fa      	ldr	r2, [r7, #12]
 80013d8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80013dc:	4013      	ands	r3, r2
 80013de:	687a      	ldr	r2, [r7, #4]
 80013e0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80013e2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80013e4:	4293      	cmp	r3, r2
 80013e6:	d111      	bne.n	800140c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013f2:	085b      	lsrs	r3, r3, #1
 80013f4:	3b01      	subs	r3, #1
 80013f6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80013f8:	429a      	cmp	r2, r3
 80013fa:	d107      	bne.n	800140c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001406:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001408:	429a      	cmp	r2, r3
 800140a:	d001      	beq.n	8001410 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800140c:	2301      	movs	r3, #1
 800140e:	e000      	b.n	8001412 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001410:	2300      	movs	r3, #0
}
 8001412:	4618      	mov	r0, r3
 8001414:	3718      	adds	r7, #24
 8001416:	46bd      	mov	sp, r7
 8001418:	bd80      	pop	{r7, pc}
 800141a:	bf00      	nop
 800141c:	40023800 	.word	0x40023800

08001420 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b084      	sub	sp, #16
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
 8001428:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	2b00      	cmp	r3, #0
 800142e:	d101      	bne.n	8001434 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001430:	2301      	movs	r3, #1
 8001432:	e0cc      	b.n	80015ce <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001434:	4b68      	ldr	r3, [pc, #416]	; (80015d8 <HAL_RCC_ClockConfig+0x1b8>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	f003 0307 	and.w	r3, r3, #7
 800143c:	683a      	ldr	r2, [r7, #0]
 800143e:	429a      	cmp	r2, r3
 8001440:	d90c      	bls.n	800145c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001442:	4b65      	ldr	r3, [pc, #404]	; (80015d8 <HAL_RCC_ClockConfig+0x1b8>)
 8001444:	683a      	ldr	r2, [r7, #0]
 8001446:	b2d2      	uxtb	r2, r2
 8001448:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800144a:	4b63      	ldr	r3, [pc, #396]	; (80015d8 <HAL_RCC_ClockConfig+0x1b8>)
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	f003 0307 	and.w	r3, r3, #7
 8001452:	683a      	ldr	r2, [r7, #0]
 8001454:	429a      	cmp	r2, r3
 8001456:	d001      	beq.n	800145c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001458:	2301      	movs	r3, #1
 800145a:	e0b8      	b.n	80015ce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	f003 0302 	and.w	r3, r3, #2
 8001464:	2b00      	cmp	r3, #0
 8001466:	d020      	beq.n	80014aa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	f003 0304 	and.w	r3, r3, #4
 8001470:	2b00      	cmp	r3, #0
 8001472:	d005      	beq.n	8001480 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001474:	4b59      	ldr	r3, [pc, #356]	; (80015dc <HAL_RCC_ClockConfig+0x1bc>)
 8001476:	689b      	ldr	r3, [r3, #8]
 8001478:	4a58      	ldr	r2, [pc, #352]	; (80015dc <HAL_RCC_ClockConfig+0x1bc>)
 800147a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800147e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	f003 0308 	and.w	r3, r3, #8
 8001488:	2b00      	cmp	r3, #0
 800148a:	d005      	beq.n	8001498 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800148c:	4b53      	ldr	r3, [pc, #332]	; (80015dc <HAL_RCC_ClockConfig+0x1bc>)
 800148e:	689b      	ldr	r3, [r3, #8]
 8001490:	4a52      	ldr	r2, [pc, #328]	; (80015dc <HAL_RCC_ClockConfig+0x1bc>)
 8001492:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001496:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001498:	4b50      	ldr	r3, [pc, #320]	; (80015dc <HAL_RCC_ClockConfig+0x1bc>)
 800149a:	689b      	ldr	r3, [r3, #8]
 800149c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	689b      	ldr	r3, [r3, #8]
 80014a4:	494d      	ldr	r1, [pc, #308]	; (80015dc <HAL_RCC_ClockConfig+0x1bc>)
 80014a6:	4313      	orrs	r3, r2
 80014a8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	f003 0301 	and.w	r3, r3, #1
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d044      	beq.n	8001540 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	685b      	ldr	r3, [r3, #4]
 80014ba:	2b01      	cmp	r3, #1
 80014bc:	d107      	bne.n	80014ce <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014be:	4b47      	ldr	r3, [pc, #284]	; (80015dc <HAL_RCC_ClockConfig+0x1bc>)
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d119      	bne.n	80014fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80014ca:	2301      	movs	r3, #1
 80014cc:	e07f      	b.n	80015ce <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	685b      	ldr	r3, [r3, #4]
 80014d2:	2b02      	cmp	r3, #2
 80014d4:	d003      	beq.n	80014de <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80014da:	2b03      	cmp	r3, #3
 80014dc:	d107      	bne.n	80014ee <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80014de:	4b3f      	ldr	r3, [pc, #252]	; (80015dc <HAL_RCC_ClockConfig+0x1bc>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d109      	bne.n	80014fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80014ea:	2301      	movs	r3, #1
 80014ec:	e06f      	b.n	80015ce <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014ee:	4b3b      	ldr	r3, [pc, #236]	; (80015dc <HAL_RCC_ClockConfig+0x1bc>)
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	f003 0302 	and.w	r3, r3, #2
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d101      	bne.n	80014fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80014fa:	2301      	movs	r3, #1
 80014fc:	e067      	b.n	80015ce <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80014fe:	4b37      	ldr	r3, [pc, #220]	; (80015dc <HAL_RCC_ClockConfig+0x1bc>)
 8001500:	689b      	ldr	r3, [r3, #8]
 8001502:	f023 0203 	bic.w	r2, r3, #3
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	685b      	ldr	r3, [r3, #4]
 800150a:	4934      	ldr	r1, [pc, #208]	; (80015dc <HAL_RCC_ClockConfig+0x1bc>)
 800150c:	4313      	orrs	r3, r2
 800150e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001510:	f7ff fbf8 	bl	8000d04 <HAL_GetTick>
 8001514:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001516:	e00a      	b.n	800152e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001518:	f7ff fbf4 	bl	8000d04 <HAL_GetTick>
 800151c:	4602      	mov	r2, r0
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	1ad3      	subs	r3, r2, r3
 8001522:	f241 3288 	movw	r2, #5000	; 0x1388
 8001526:	4293      	cmp	r3, r2
 8001528:	d901      	bls.n	800152e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800152a:	2303      	movs	r3, #3
 800152c:	e04f      	b.n	80015ce <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800152e:	4b2b      	ldr	r3, [pc, #172]	; (80015dc <HAL_RCC_ClockConfig+0x1bc>)
 8001530:	689b      	ldr	r3, [r3, #8]
 8001532:	f003 020c 	and.w	r2, r3, #12
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	685b      	ldr	r3, [r3, #4]
 800153a:	009b      	lsls	r3, r3, #2
 800153c:	429a      	cmp	r2, r3
 800153e:	d1eb      	bne.n	8001518 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001540:	4b25      	ldr	r3, [pc, #148]	; (80015d8 <HAL_RCC_ClockConfig+0x1b8>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	f003 0307 	and.w	r3, r3, #7
 8001548:	683a      	ldr	r2, [r7, #0]
 800154a:	429a      	cmp	r2, r3
 800154c:	d20c      	bcs.n	8001568 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800154e:	4b22      	ldr	r3, [pc, #136]	; (80015d8 <HAL_RCC_ClockConfig+0x1b8>)
 8001550:	683a      	ldr	r2, [r7, #0]
 8001552:	b2d2      	uxtb	r2, r2
 8001554:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001556:	4b20      	ldr	r3, [pc, #128]	; (80015d8 <HAL_RCC_ClockConfig+0x1b8>)
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	f003 0307 	and.w	r3, r3, #7
 800155e:	683a      	ldr	r2, [r7, #0]
 8001560:	429a      	cmp	r2, r3
 8001562:	d001      	beq.n	8001568 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001564:	2301      	movs	r3, #1
 8001566:	e032      	b.n	80015ce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	f003 0304 	and.w	r3, r3, #4
 8001570:	2b00      	cmp	r3, #0
 8001572:	d008      	beq.n	8001586 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001574:	4b19      	ldr	r3, [pc, #100]	; (80015dc <HAL_RCC_ClockConfig+0x1bc>)
 8001576:	689b      	ldr	r3, [r3, #8]
 8001578:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	68db      	ldr	r3, [r3, #12]
 8001580:	4916      	ldr	r1, [pc, #88]	; (80015dc <HAL_RCC_ClockConfig+0x1bc>)
 8001582:	4313      	orrs	r3, r2
 8001584:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	f003 0308 	and.w	r3, r3, #8
 800158e:	2b00      	cmp	r3, #0
 8001590:	d009      	beq.n	80015a6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001592:	4b12      	ldr	r3, [pc, #72]	; (80015dc <HAL_RCC_ClockConfig+0x1bc>)
 8001594:	689b      	ldr	r3, [r3, #8]
 8001596:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	691b      	ldr	r3, [r3, #16]
 800159e:	00db      	lsls	r3, r3, #3
 80015a0:	490e      	ldr	r1, [pc, #56]	; (80015dc <HAL_RCC_ClockConfig+0x1bc>)
 80015a2:	4313      	orrs	r3, r2
 80015a4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80015a6:	f000 f821 	bl	80015ec <HAL_RCC_GetSysClockFreq>
 80015aa:	4602      	mov	r2, r0
 80015ac:	4b0b      	ldr	r3, [pc, #44]	; (80015dc <HAL_RCC_ClockConfig+0x1bc>)
 80015ae:	689b      	ldr	r3, [r3, #8]
 80015b0:	091b      	lsrs	r3, r3, #4
 80015b2:	f003 030f 	and.w	r3, r3, #15
 80015b6:	490a      	ldr	r1, [pc, #40]	; (80015e0 <HAL_RCC_ClockConfig+0x1c0>)
 80015b8:	5ccb      	ldrb	r3, [r1, r3]
 80015ba:	fa22 f303 	lsr.w	r3, r2, r3
 80015be:	4a09      	ldr	r2, [pc, #36]	; (80015e4 <HAL_RCC_ClockConfig+0x1c4>)
 80015c0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80015c2:	4b09      	ldr	r3, [pc, #36]	; (80015e8 <HAL_RCC_ClockConfig+0x1c8>)
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	4618      	mov	r0, r3
 80015c8:	f7ff fb58 	bl	8000c7c <HAL_InitTick>

  return HAL_OK;
 80015cc:	2300      	movs	r3, #0
}
 80015ce:	4618      	mov	r0, r3
 80015d0:	3710      	adds	r7, #16
 80015d2:	46bd      	mov	sp, r7
 80015d4:	bd80      	pop	{r7, pc}
 80015d6:	bf00      	nop
 80015d8:	40023c00 	.word	0x40023c00
 80015dc:	40023800 	.word	0x40023800
 80015e0:	08002988 	.word	0x08002988
 80015e4:	20000000 	.word	0x20000000
 80015e8:	20000004 	.word	0x20000004

080015ec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80015ec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80015f0:	b094      	sub	sp, #80	; 0x50
 80015f2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80015f4:	2300      	movs	r3, #0
 80015f6:	647b      	str	r3, [r7, #68]	; 0x44
 80015f8:	2300      	movs	r3, #0
 80015fa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80015fc:	2300      	movs	r3, #0
 80015fe:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8001600:	2300      	movs	r3, #0
 8001602:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001604:	4b79      	ldr	r3, [pc, #484]	; (80017ec <HAL_RCC_GetSysClockFreq+0x200>)
 8001606:	689b      	ldr	r3, [r3, #8]
 8001608:	f003 030c 	and.w	r3, r3, #12
 800160c:	2b08      	cmp	r3, #8
 800160e:	d00d      	beq.n	800162c <HAL_RCC_GetSysClockFreq+0x40>
 8001610:	2b08      	cmp	r3, #8
 8001612:	f200 80e1 	bhi.w	80017d8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001616:	2b00      	cmp	r3, #0
 8001618:	d002      	beq.n	8001620 <HAL_RCC_GetSysClockFreq+0x34>
 800161a:	2b04      	cmp	r3, #4
 800161c:	d003      	beq.n	8001626 <HAL_RCC_GetSysClockFreq+0x3a>
 800161e:	e0db      	b.n	80017d8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001620:	4b73      	ldr	r3, [pc, #460]	; (80017f0 <HAL_RCC_GetSysClockFreq+0x204>)
 8001622:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8001624:	e0db      	b.n	80017de <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001626:	4b73      	ldr	r3, [pc, #460]	; (80017f4 <HAL_RCC_GetSysClockFreq+0x208>)
 8001628:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800162a:	e0d8      	b.n	80017de <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800162c:	4b6f      	ldr	r3, [pc, #444]	; (80017ec <HAL_RCC_GetSysClockFreq+0x200>)
 800162e:	685b      	ldr	r3, [r3, #4]
 8001630:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001634:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001636:	4b6d      	ldr	r3, [pc, #436]	; (80017ec <HAL_RCC_GetSysClockFreq+0x200>)
 8001638:	685b      	ldr	r3, [r3, #4]
 800163a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800163e:	2b00      	cmp	r3, #0
 8001640:	d063      	beq.n	800170a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001642:	4b6a      	ldr	r3, [pc, #424]	; (80017ec <HAL_RCC_GetSysClockFreq+0x200>)
 8001644:	685b      	ldr	r3, [r3, #4]
 8001646:	099b      	lsrs	r3, r3, #6
 8001648:	2200      	movs	r2, #0
 800164a:	63bb      	str	r3, [r7, #56]	; 0x38
 800164c:	63fa      	str	r2, [r7, #60]	; 0x3c
 800164e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001650:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001654:	633b      	str	r3, [r7, #48]	; 0x30
 8001656:	2300      	movs	r3, #0
 8001658:	637b      	str	r3, [r7, #52]	; 0x34
 800165a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800165e:	4622      	mov	r2, r4
 8001660:	462b      	mov	r3, r5
 8001662:	f04f 0000 	mov.w	r0, #0
 8001666:	f04f 0100 	mov.w	r1, #0
 800166a:	0159      	lsls	r1, r3, #5
 800166c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001670:	0150      	lsls	r0, r2, #5
 8001672:	4602      	mov	r2, r0
 8001674:	460b      	mov	r3, r1
 8001676:	4621      	mov	r1, r4
 8001678:	1a51      	subs	r1, r2, r1
 800167a:	6139      	str	r1, [r7, #16]
 800167c:	4629      	mov	r1, r5
 800167e:	eb63 0301 	sbc.w	r3, r3, r1
 8001682:	617b      	str	r3, [r7, #20]
 8001684:	f04f 0200 	mov.w	r2, #0
 8001688:	f04f 0300 	mov.w	r3, #0
 800168c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001690:	4659      	mov	r1, fp
 8001692:	018b      	lsls	r3, r1, #6
 8001694:	4651      	mov	r1, sl
 8001696:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800169a:	4651      	mov	r1, sl
 800169c:	018a      	lsls	r2, r1, #6
 800169e:	4651      	mov	r1, sl
 80016a0:	ebb2 0801 	subs.w	r8, r2, r1
 80016a4:	4659      	mov	r1, fp
 80016a6:	eb63 0901 	sbc.w	r9, r3, r1
 80016aa:	f04f 0200 	mov.w	r2, #0
 80016ae:	f04f 0300 	mov.w	r3, #0
 80016b2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80016b6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80016ba:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80016be:	4690      	mov	r8, r2
 80016c0:	4699      	mov	r9, r3
 80016c2:	4623      	mov	r3, r4
 80016c4:	eb18 0303 	adds.w	r3, r8, r3
 80016c8:	60bb      	str	r3, [r7, #8]
 80016ca:	462b      	mov	r3, r5
 80016cc:	eb49 0303 	adc.w	r3, r9, r3
 80016d0:	60fb      	str	r3, [r7, #12]
 80016d2:	f04f 0200 	mov.w	r2, #0
 80016d6:	f04f 0300 	mov.w	r3, #0
 80016da:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80016de:	4629      	mov	r1, r5
 80016e0:	024b      	lsls	r3, r1, #9
 80016e2:	4621      	mov	r1, r4
 80016e4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80016e8:	4621      	mov	r1, r4
 80016ea:	024a      	lsls	r2, r1, #9
 80016ec:	4610      	mov	r0, r2
 80016ee:	4619      	mov	r1, r3
 80016f0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80016f2:	2200      	movs	r2, #0
 80016f4:	62bb      	str	r3, [r7, #40]	; 0x28
 80016f6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80016f8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80016fc:	f7fe fdb8 	bl	8000270 <__aeabi_uldivmod>
 8001700:	4602      	mov	r2, r0
 8001702:	460b      	mov	r3, r1
 8001704:	4613      	mov	r3, r2
 8001706:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001708:	e058      	b.n	80017bc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800170a:	4b38      	ldr	r3, [pc, #224]	; (80017ec <HAL_RCC_GetSysClockFreq+0x200>)
 800170c:	685b      	ldr	r3, [r3, #4]
 800170e:	099b      	lsrs	r3, r3, #6
 8001710:	2200      	movs	r2, #0
 8001712:	4618      	mov	r0, r3
 8001714:	4611      	mov	r1, r2
 8001716:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800171a:	623b      	str	r3, [r7, #32]
 800171c:	2300      	movs	r3, #0
 800171e:	627b      	str	r3, [r7, #36]	; 0x24
 8001720:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001724:	4642      	mov	r2, r8
 8001726:	464b      	mov	r3, r9
 8001728:	f04f 0000 	mov.w	r0, #0
 800172c:	f04f 0100 	mov.w	r1, #0
 8001730:	0159      	lsls	r1, r3, #5
 8001732:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001736:	0150      	lsls	r0, r2, #5
 8001738:	4602      	mov	r2, r0
 800173a:	460b      	mov	r3, r1
 800173c:	4641      	mov	r1, r8
 800173e:	ebb2 0a01 	subs.w	sl, r2, r1
 8001742:	4649      	mov	r1, r9
 8001744:	eb63 0b01 	sbc.w	fp, r3, r1
 8001748:	f04f 0200 	mov.w	r2, #0
 800174c:	f04f 0300 	mov.w	r3, #0
 8001750:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001754:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001758:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800175c:	ebb2 040a 	subs.w	r4, r2, sl
 8001760:	eb63 050b 	sbc.w	r5, r3, fp
 8001764:	f04f 0200 	mov.w	r2, #0
 8001768:	f04f 0300 	mov.w	r3, #0
 800176c:	00eb      	lsls	r3, r5, #3
 800176e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001772:	00e2      	lsls	r2, r4, #3
 8001774:	4614      	mov	r4, r2
 8001776:	461d      	mov	r5, r3
 8001778:	4643      	mov	r3, r8
 800177a:	18e3      	adds	r3, r4, r3
 800177c:	603b      	str	r3, [r7, #0]
 800177e:	464b      	mov	r3, r9
 8001780:	eb45 0303 	adc.w	r3, r5, r3
 8001784:	607b      	str	r3, [r7, #4]
 8001786:	f04f 0200 	mov.w	r2, #0
 800178a:	f04f 0300 	mov.w	r3, #0
 800178e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001792:	4629      	mov	r1, r5
 8001794:	028b      	lsls	r3, r1, #10
 8001796:	4621      	mov	r1, r4
 8001798:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800179c:	4621      	mov	r1, r4
 800179e:	028a      	lsls	r2, r1, #10
 80017a0:	4610      	mov	r0, r2
 80017a2:	4619      	mov	r1, r3
 80017a4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80017a6:	2200      	movs	r2, #0
 80017a8:	61bb      	str	r3, [r7, #24]
 80017aa:	61fa      	str	r2, [r7, #28]
 80017ac:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80017b0:	f7fe fd5e 	bl	8000270 <__aeabi_uldivmod>
 80017b4:	4602      	mov	r2, r0
 80017b6:	460b      	mov	r3, r1
 80017b8:	4613      	mov	r3, r2
 80017ba:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80017bc:	4b0b      	ldr	r3, [pc, #44]	; (80017ec <HAL_RCC_GetSysClockFreq+0x200>)
 80017be:	685b      	ldr	r3, [r3, #4]
 80017c0:	0c1b      	lsrs	r3, r3, #16
 80017c2:	f003 0303 	and.w	r3, r3, #3
 80017c6:	3301      	adds	r3, #1
 80017c8:	005b      	lsls	r3, r3, #1
 80017ca:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80017cc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80017ce:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80017d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80017d4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80017d6:	e002      	b.n	80017de <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80017d8:	4b05      	ldr	r3, [pc, #20]	; (80017f0 <HAL_RCC_GetSysClockFreq+0x204>)
 80017da:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80017dc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80017de:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80017e0:	4618      	mov	r0, r3
 80017e2:	3750      	adds	r7, #80	; 0x50
 80017e4:	46bd      	mov	sp, r7
 80017e6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80017ea:	bf00      	nop
 80017ec:	40023800 	.word	0x40023800
 80017f0:	00f42400 	.word	0x00f42400
 80017f4:	007a1200 	.word	0x007a1200

080017f8 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b086      	sub	sp, #24
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001800:	2300      	movs	r3, #0
 8001802:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8001804:	2300      	movs	r3, #0
 8001806:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	f003 0301 	and.w	r3, r3, #1
 8001810:	2b00      	cmp	r3, #0
 8001812:	d105      	bne.n	8001820 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800181c:	2b00      	cmp	r3, #0
 800181e:	d035      	beq.n	800188c <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8001820:	4b62      	ldr	r3, [pc, #392]	; (80019ac <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8001822:	2200      	movs	r2, #0
 8001824:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8001826:	f7ff fa6d 	bl	8000d04 <HAL_GetTick>
 800182a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800182c:	e008      	b.n	8001840 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800182e:	f7ff fa69 	bl	8000d04 <HAL_GetTick>
 8001832:	4602      	mov	r2, r0
 8001834:	697b      	ldr	r3, [r7, #20]
 8001836:	1ad3      	subs	r3, r2, r3
 8001838:	2b02      	cmp	r3, #2
 800183a:	d901      	bls.n	8001840 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800183c:	2303      	movs	r3, #3
 800183e:	e0b0      	b.n	80019a2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001840:	4b5b      	ldr	r3, [pc, #364]	; (80019b0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001848:	2b00      	cmp	r3, #0
 800184a:	d1f0      	bne.n	800182e <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	685b      	ldr	r3, [r3, #4]
 8001850:	019a      	lsls	r2, r3, #6
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	689b      	ldr	r3, [r3, #8]
 8001856:	071b      	lsls	r3, r3, #28
 8001858:	4955      	ldr	r1, [pc, #340]	; (80019b0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800185a:	4313      	orrs	r3, r2
 800185c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8001860:	4b52      	ldr	r3, [pc, #328]	; (80019ac <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8001862:	2201      	movs	r2, #1
 8001864:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8001866:	f7ff fa4d 	bl	8000d04 <HAL_GetTick>
 800186a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800186c:	e008      	b.n	8001880 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800186e:	f7ff fa49 	bl	8000d04 <HAL_GetTick>
 8001872:	4602      	mov	r2, r0
 8001874:	697b      	ldr	r3, [r7, #20]
 8001876:	1ad3      	subs	r3, r2, r3
 8001878:	2b02      	cmp	r3, #2
 800187a:	d901      	bls.n	8001880 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800187c:	2303      	movs	r3, #3
 800187e:	e090      	b.n	80019a2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001880:	4b4b      	ldr	r3, [pc, #300]	; (80019b0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001888:	2b00      	cmp	r3, #0
 800188a:	d0f0      	beq.n	800186e <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	f003 0302 	and.w	r3, r3, #2
 8001894:	2b00      	cmp	r3, #0
 8001896:	f000 8083 	beq.w	80019a0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800189a:	2300      	movs	r3, #0
 800189c:	60fb      	str	r3, [r7, #12]
 800189e:	4b44      	ldr	r3, [pc, #272]	; (80019b0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80018a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018a2:	4a43      	ldr	r2, [pc, #268]	; (80019b0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80018a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018a8:	6413      	str	r3, [r2, #64]	; 0x40
 80018aa:	4b41      	ldr	r3, [pc, #260]	; (80019b0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80018ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018b2:	60fb      	str	r3, [r7, #12]
 80018b4:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80018b6:	4b3f      	ldr	r3, [pc, #252]	; (80019b4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	4a3e      	ldr	r2, [pc, #248]	; (80019b4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80018bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80018c0:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80018c2:	f7ff fa1f 	bl	8000d04 <HAL_GetTick>
 80018c6:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80018c8:	e008      	b.n	80018dc <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80018ca:	f7ff fa1b 	bl	8000d04 <HAL_GetTick>
 80018ce:	4602      	mov	r2, r0
 80018d0:	697b      	ldr	r3, [r7, #20]
 80018d2:	1ad3      	subs	r3, r2, r3
 80018d4:	2b02      	cmp	r3, #2
 80018d6:	d901      	bls.n	80018dc <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 80018d8:	2303      	movs	r3, #3
 80018da:	e062      	b.n	80019a2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80018dc:	4b35      	ldr	r3, [pc, #212]	; (80019b4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d0f0      	beq.n	80018ca <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80018e8:	4b31      	ldr	r3, [pc, #196]	; (80019b0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80018ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018ec:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80018f0:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80018f2:	693b      	ldr	r3, [r7, #16]
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d02f      	beq.n	8001958 <HAL_RCCEx_PeriphCLKConfig+0x160>
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	68db      	ldr	r3, [r3, #12]
 80018fc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001900:	693a      	ldr	r2, [r7, #16]
 8001902:	429a      	cmp	r2, r3
 8001904:	d028      	beq.n	8001958 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001906:	4b2a      	ldr	r3, [pc, #168]	; (80019b0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001908:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800190a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800190e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001910:	4b29      	ldr	r3, [pc, #164]	; (80019b8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8001912:	2201      	movs	r2, #1
 8001914:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001916:	4b28      	ldr	r3, [pc, #160]	; (80019b8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8001918:	2200      	movs	r2, #0
 800191a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800191c:	4a24      	ldr	r2, [pc, #144]	; (80019b0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800191e:	693b      	ldr	r3, [r7, #16]
 8001920:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8001922:	4b23      	ldr	r3, [pc, #140]	; (80019b0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001924:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001926:	f003 0301 	and.w	r3, r3, #1
 800192a:	2b01      	cmp	r3, #1
 800192c:	d114      	bne.n	8001958 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800192e:	f7ff f9e9 	bl	8000d04 <HAL_GetTick>
 8001932:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001934:	e00a      	b.n	800194c <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001936:	f7ff f9e5 	bl	8000d04 <HAL_GetTick>
 800193a:	4602      	mov	r2, r0
 800193c:	697b      	ldr	r3, [r7, #20]
 800193e:	1ad3      	subs	r3, r2, r3
 8001940:	f241 3288 	movw	r2, #5000	; 0x1388
 8001944:	4293      	cmp	r3, r2
 8001946:	d901      	bls.n	800194c <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8001948:	2303      	movs	r3, #3
 800194a:	e02a      	b.n	80019a2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800194c:	4b18      	ldr	r3, [pc, #96]	; (80019b0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800194e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001950:	f003 0302 	and.w	r3, r3, #2
 8001954:	2b00      	cmp	r3, #0
 8001956:	d0ee      	beq.n	8001936 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	68db      	ldr	r3, [r3, #12]
 800195c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001960:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001964:	d10d      	bne.n	8001982 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8001966:	4b12      	ldr	r3, [pc, #72]	; (80019b0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001968:	689b      	ldr	r3, [r3, #8]
 800196a:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	68db      	ldr	r3, [r3, #12]
 8001972:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8001976:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800197a:	490d      	ldr	r1, [pc, #52]	; (80019b0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800197c:	4313      	orrs	r3, r2
 800197e:	608b      	str	r3, [r1, #8]
 8001980:	e005      	b.n	800198e <HAL_RCCEx_PeriphCLKConfig+0x196>
 8001982:	4b0b      	ldr	r3, [pc, #44]	; (80019b0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001984:	689b      	ldr	r3, [r3, #8]
 8001986:	4a0a      	ldr	r2, [pc, #40]	; (80019b0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001988:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800198c:	6093      	str	r3, [r2, #8]
 800198e:	4b08      	ldr	r3, [pc, #32]	; (80019b0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001990:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	68db      	ldr	r3, [r3, #12]
 8001996:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800199a:	4905      	ldr	r1, [pc, #20]	; (80019b0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800199c:	4313      	orrs	r3, r2
 800199e:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80019a0:	2300      	movs	r3, #0
}
 80019a2:	4618      	mov	r0, r3
 80019a4:	3718      	adds	r7, #24
 80019a6:	46bd      	mov	sp, r7
 80019a8:	bd80      	pop	{r7, pc}
 80019aa:	bf00      	nop
 80019ac:	42470068 	.word	0x42470068
 80019b0:	40023800 	.word	0x40023800
 80019b4:	40007000 	.word	0x40007000
 80019b8:	42470e40 	.word	0x42470e40

080019bc <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b084      	sub	sp, #16
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80019c4:	2301      	movs	r3, #1
 80019c6:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d101      	bne.n	80019d2 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 80019ce:	2301      	movs	r3, #1
 80019d0:	e066      	b.n	8001aa0 <HAL_RTC_Init+0xe4>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	7f5b      	ldrb	r3, [r3, #29]
 80019d6:	b2db      	uxtb	r3, r3
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d105      	bne.n	80019e8 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	2200      	movs	r2, #0
 80019e0:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80019e2:	6878      	ldr	r0, [r7, #4]
 80019e4:	f7fe ffca 	bl	800097c <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	2202      	movs	r2, #2
 80019ec:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	22ca      	movs	r2, #202	; 0xca
 80019f4:	625a      	str	r2, [r3, #36]	; 0x24
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	2253      	movs	r2, #83	; 0x53
 80019fc:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80019fe:	6878      	ldr	r0, [r7, #4]
 8001a00:	f000 fa45 	bl	8001e8e <RTC_EnterInitMode>
 8001a04:	4603      	mov	r3, r0
 8001a06:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8001a08:	7bfb      	ldrb	r3, [r7, #15]
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d12c      	bne.n	8001a68 <HAL_RTC_Init+0xac>
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	689b      	ldr	r3, [r3, #8]
 8001a14:	687a      	ldr	r2, [r7, #4]
 8001a16:	6812      	ldr	r2, [r2, #0]
 8001a18:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8001a1c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001a20:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	6899      	ldr	r1, [r3, #8]
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	685a      	ldr	r2, [r3, #4]
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	691b      	ldr	r3, [r3, #16]
 8001a30:	431a      	orrs	r2, r3
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	695b      	ldr	r3, [r3, #20]
 8001a36:	431a      	orrs	r2, r3
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	430a      	orrs	r2, r1
 8001a3e:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	687a      	ldr	r2, [r7, #4]
 8001a46:	68d2      	ldr	r2, [r2, #12]
 8001a48:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	6919      	ldr	r1, [r3, #16]
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	689b      	ldr	r3, [r3, #8]
 8001a54:	041a      	lsls	r2, r3, #16
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	430a      	orrs	r2, r1
 8001a5c:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8001a5e:	6878      	ldr	r0, [r7, #4]
 8001a60:	f000 fa4c 	bl	8001efc <RTC_ExitInitMode>
 8001a64:	4603      	mov	r3, r0
 8001a66:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8001a68:	7bfb      	ldrb	r3, [r7, #15]
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d113      	bne.n	8001a96 <HAL_RTC_Init+0xda>
  {
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001a7c:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	699a      	ldr	r2, [r3, #24]
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	430a      	orrs	r2, r1
 8001a8e:	641a      	str	r2, [r3, #64]	; 0x40

    hrtc->State = HAL_RTC_STATE_READY;
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	2201      	movs	r2, #1
 8001a94:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	22ff      	movs	r2, #255	; 0xff
 8001a9c:	625a      	str	r2, [r3, #36]	; 0x24

  return status;
 8001a9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001aa0:	4618      	mov	r0, r3
 8001aa2:	3710      	adds	r7, #16
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	bd80      	pop	{r7, pc}

08001aa8 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8001aa8:	b590      	push	{r4, r7, lr}
 8001aaa:	b087      	sub	sp, #28
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	60f8      	str	r0, [r7, #12]
 8001ab0:	60b9      	str	r1, [r7, #8]
 8001ab2:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	7f1b      	ldrb	r3, [r3, #28]
 8001abc:	2b01      	cmp	r3, #1
 8001abe:	d101      	bne.n	8001ac4 <HAL_RTC_SetTime+0x1c>
 8001ac0:	2302      	movs	r3, #2
 8001ac2:	e087      	b.n	8001bd4 <HAL_RTC_SetTime+0x12c>
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	2201      	movs	r2, #1
 8001ac8:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	2202      	movs	r2, #2
 8001ace:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d126      	bne.n	8001b24 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	689b      	ldr	r3, [r3, #8]
 8001adc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d102      	bne.n	8001aea <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8001ae4:	68bb      	ldr	r3, [r7, #8]
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8001aea:	68bb      	ldr	r3, [r7, #8]
 8001aec:	781b      	ldrb	r3, [r3, #0]
 8001aee:	4618      	mov	r0, r3
 8001af0:	f000 fa29 	bl	8001f46 <RTC_ByteToBcd2>
 8001af4:	4603      	mov	r3, r0
 8001af6:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8001af8:	68bb      	ldr	r3, [r7, #8]
 8001afa:	785b      	ldrb	r3, [r3, #1]
 8001afc:	4618      	mov	r0, r3
 8001afe:	f000 fa22 	bl	8001f46 <RTC_ByteToBcd2>
 8001b02:	4603      	mov	r3, r0
 8001b04:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8001b06:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8001b08:	68bb      	ldr	r3, [r7, #8]
 8001b0a:	789b      	ldrb	r3, [r3, #2]
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	f000 fa1a 	bl	8001f46 <RTC_ByteToBcd2>
 8001b12:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8001b14:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8001b18:	68bb      	ldr	r3, [r7, #8]
 8001b1a:	78db      	ldrb	r3, [r3, #3]
 8001b1c:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8001b1e:	4313      	orrs	r3, r2
 8001b20:	617b      	str	r3, [r7, #20]
 8001b22:	e018      	b.n	8001b56 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	689b      	ldr	r3, [r3, #8]
 8001b2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d102      	bne.n	8001b38 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8001b32:	68bb      	ldr	r3, [r7, #8]
 8001b34:	2200      	movs	r2, #0
 8001b36:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8001b38:	68bb      	ldr	r3, [r7, #8]
 8001b3a:	781b      	ldrb	r3, [r3, #0]
 8001b3c:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8001b3e:	68bb      	ldr	r3, [r7, #8]
 8001b40:	785b      	ldrb	r3, [r3, #1]
 8001b42:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8001b44:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8001b46:	68ba      	ldr	r2, [r7, #8]
 8001b48:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8001b4a:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8001b4c:	68bb      	ldr	r3, [r7, #8]
 8001b4e:	78db      	ldrb	r3, [r3, #3]
 8001b50:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8001b52:	4313      	orrs	r3, r2
 8001b54:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	22ca      	movs	r2, #202	; 0xca
 8001b5c:	625a      	str	r2, [r3, #36]	; 0x24
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	2253      	movs	r2, #83	; 0x53
 8001b64:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8001b66:	68f8      	ldr	r0, [r7, #12]
 8001b68:	f000 f991 	bl	8001e8e <RTC_EnterInitMode>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8001b70:	7cfb      	ldrb	r3, [r7, #19]
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d120      	bne.n	8001bb8 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	681a      	ldr	r2, [r3, #0]
 8001b7a:	697b      	ldr	r3, [r7, #20]
 8001b7c:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8001b80:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8001b84:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	689a      	ldr	r2, [r3, #8]
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001b94:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	6899      	ldr	r1, [r3, #8]
 8001b9c:	68bb      	ldr	r3, [r7, #8]
 8001b9e:	68da      	ldr	r2, [r3, #12]
 8001ba0:	68bb      	ldr	r3, [r7, #8]
 8001ba2:	691b      	ldr	r3, [r3, #16]
 8001ba4:	431a      	orrs	r2, r3
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	430a      	orrs	r2, r1
 8001bac:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8001bae:	68f8      	ldr	r0, [r7, #12]
 8001bb0:	f000 f9a4 	bl	8001efc <RTC_ExitInitMode>
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8001bb8:	7cfb      	ldrb	r3, [r7, #19]
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d102      	bne.n	8001bc4 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	2201      	movs	r2, #1
 8001bc2:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	22ff      	movs	r2, #255	; 0xff
 8001bca:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	2200      	movs	r2, #0
 8001bd0:	771a      	strb	r2, [r3, #28]

  return status;
 8001bd2:	7cfb      	ldrb	r3, [r7, #19]
}
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	371c      	adds	r7, #28
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	bd90      	pop	{r4, r7, pc}

08001bdc <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b086      	sub	sp, #24
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	60f8      	str	r0, [r7, #12]
 8001be4:	60b9      	str	r1, [r7, #8]
 8001be6:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8001be8:	2300      	movs	r3, #0
 8001bea:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001bf2:	68bb      	ldr	r3, [r7, #8]
 8001bf4:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	691b      	ldr	r3, [r3, #16]
 8001bfc:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8001c00:	68bb      	ldr	r3, [r7, #8]
 8001c02:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8001c0e:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8001c12:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8001c14:	697b      	ldr	r3, [r7, #20]
 8001c16:	0c1b      	lsrs	r3, r3, #16
 8001c18:	b2db      	uxtb	r3, r3
 8001c1a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001c1e:	b2da      	uxtb	r2, r3
 8001c20:	68bb      	ldr	r3, [r7, #8]
 8001c22:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8001c24:	697b      	ldr	r3, [r7, #20]
 8001c26:	0a1b      	lsrs	r3, r3, #8
 8001c28:	b2db      	uxtb	r3, r3
 8001c2a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001c2e:	b2da      	uxtb	r2, r3
 8001c30:	68bb      	ldr	r3, [r7, #8]
 8001c32:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8001c34:	697b      	ldr	r3, [r7, #20]
 8001c36:	b2db      	uxtb	r3, r3
 8001c38:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001c3c:	b2da      	uxtb	r2, r3
 8001c3e:	68bb      	ldr	r3, [r7, #8]
 8001c40:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8001c42:	697b      	ldr	r3, [r7, #20]
 8001c44:	0d9b      	lsrs	r3, r3, #22
 8001c46:	b2db      	uxtb	r3, r3
 8001c48:	f003 0301 	and.w	r3, r3, #1
 8001c4c:	b2da      	uxtb	r2, r3
 8001c4e:	68bb      	ldr	r3, [r7, #8]
 8001c50:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d11a      	bne.n	8001c8e <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8001c58:	68bb      	ldr	r3, [r7, #8]
 8001c5a:	781b      	ldrb	r3, [r3, #0]
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	f000 f98f 	bl	8001f80 <RTC_Bcd2ToByte>
 8001c62:	4603      	mov	r3, r0
 8001c64:	461a      	mov	r2, r3
 8001c66:	68bb      	ldr	r3, [r7, #8]
 8001c68:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8001c6a:	68bb      	ldr	r3, [r7, #8]
 8001c6c:	785b      	ldrb	r3, [r3, #1]
 8001c6e:	4618      	mov	r0, r3
 8001c70:	f000 f986 	bl	8001f80 <RTC_Bcd2ToByte>
 8001c74:	4603      	mov	r3, r0
 8001c76:	461a      	mov	r2, r3
 8001c78:	68bb      	ldr	r3, [r7, #8]
 8001c7a:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8001c7c:	68bb      	ldr	r3, [r7, #8]
 8001c7e:	789b      	ldrb	r3, [r3, #2]
 8001c80:	4618      	mov	r0, r3
 8001c82:	f000 f97d 	bl	8001f80 <RTC_Bcd2ToByte>
 8001c86:	4603      	mov	r3, r0
 8001c88:	461a      	mov	r2, r3
 8001c8a:	68bb      	ldr	r3, [r7, #8]
 8001c8c:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8001c8e:	2300      	movs	r3, #0
}
 8001c90:	4618      	mov	r0, r3
 8001c92:	3718      	adds	r7, #24
 8001c94:	46bd      	mov	sp, r7
 8001c96:	bd80      	pop	{r7, pc}

08001c98 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8001c98:	b590      	push	{r4, r7, lr}
 8001c9a:	b087      	sub	sp, #28
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	60f8      	str	r0, [r7, #12]
 8001ca0:	60b9      	str	r1, [r7, #8]
 8001ca2:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	7f1b      	ldrb	r3, [r3, #28]
 8001cac:	2b01      	cmp	r3, #1
 8001cae:	d101      	bne.n	8001cb4 <HAL_RTC_SetDate+0x1c>
 8001cb0:	2302      	movs	r3, #2
 8001cb2:	e071      	b.n	8001d98 <HAL_RTC_SetDate+0x100>
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	2201      	movs	r2, #1
 8001cb8:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	2202      	movs	r2, #2
 8001cbe:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d10e      	bne.n	8001ce4 <HAL_RTC_SetDate+0x4c>
 8001cc6:	68bb      	ldr	r3, [r7, #8]
 8001cc8:	785b      	ldrb	r3, [r3, #1]
 8001cca:	f003 0310 	and.w	r3, r3, #16
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d008      	beq.n	8001ce4 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8001cd2:	68bb      	ldr	r3, [r7, #8]
 8001cd4:	785b      	ldrb	r3, [r3, #1]
 8001cd6:	f023 0310 	bic.w	r3, r3, #16
 8001cda:	b2db      	uxtb	r3, r3
 8001cdc:	330a      	adds	r3, #10
 8001cde:	b2da      	uxtb	r2, r3
 8001ce0:	68bb      	ldr	r3, [r7, #8]
 8001ce2:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d11c      	bne.n	8001d24 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8001cea:	68bb      	ldr	r3, [r7, #8]
 8001cec:	78db      	ldrb	r3, [r3, #3]
 8001cee:	4618      	mov	r0, r3
 8001cf0:	f000 f929 	bl	8001f46 <RTC_ByteToBcd2>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8001cf8:	68bb      	ldr	r3, [r7, #8]
 8001cfa:	785b      	ldrb	r3, [r3, #1]
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	f000 f922 	bl	8001f46 <RTC_ByteToBcd2>
 8001d02:	4603      	mov	r3, r0
 8001d04:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8001d06:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8001d08:	68bb      	ldr	r3, [r7, #8]
 8001d0a:	789b      	ldrb	r3, [r3, #2]
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	f000 f91a 	bl	8001f46 <RTC_ByteToBcd2>
 8001d12:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8001d14:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8001d18:	68bb      	ldr	r3, [r7, #8]
 8001d1a:	781b      	ldrb	r3, [r3, #0]
 8001d1c:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8001d1e:	4313      	orrs	r3, r2
 8001d20:	617b      	str	r3, [r7, #20]
 8001d22:	e00e      	b.n	8001d42 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8001d24:	68bb      	ldr	r3, [r7, #8]
 8001d26:	78db      	ldrb	r3, [r3, #3]
 8001d28:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8001d2a:	68bb      	ldr	r3, [r7, #8]
 8001d2c:	785b      	ldrb	r3, [r3, #1]
 8001d2e:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8001d30:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8001d32:	68ba      	ldr	r2, [r7, #8]
 8001d34:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8001d36:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8001d38:	68bb      	ldr	r3, [r7, #8]
 8001d3a:	781b      	ldrb	r3, [r3, #0]
 8001d3c:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8001d3e:	4313      	orrs	r3, r2
 8001d40:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	22ca      	movs	r2, #202	; 0xca
 8001d48:	625a      	str	r2, [r3, #36]	; 0x24
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	2253      	movs	r2, #83	; 0x53
 8001d50:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8001d52:	68f8      	ldr	r0, [r7, #12]
 8001d54:	f000 f89b 	bl	8001e8e <RTC_EnterInitMode>
 8001d58:	4603      	mov	r3, r0
 8001d5a:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8001d5c:	7cfb      	ldrb	r3, [r7, #19]
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d10c      	bne.n	8001d7c <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	681a      	ldr	r2, [r3, #0]
 8001d66:	697b      	ldr	r3, [r7, #20]
 8001d68:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8001d6c:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8001d70:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8001d72:	68f8      	ldr	r0, [r7, #12]
 8001d74:	f000 f8c2 	bl	8001efc <RTC_ExitInitMode>
 8001d78:	4603      	mov	r3, r0
 8001d7a:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8001d7c:	7cfb      	ldrb	r3, [r7, #19]
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d102      	bne.n	8001d88 <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	2201      	movs	r2, #1
 8001d86:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	22ff      	movs	r2, #255	; 0xff
 8001d8e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	2200      	movs	r2, #0
 8001d94:	771a      	strb	r2, [r3, #28]

  return status;
 8001d96:	7cfb      	ldrb	r3, [r7, #19]
}
 8001d98:	4618      	mov	r0, r3
 8001d9a:	371c      	adds	r7, #28
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	bd90      	pop	{r4, r7, pc}

08001da0 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b086      	sub	sp, #24
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	60f8      	str	r0, [r7, #12]
 8001da8:	60b9      	str	r1, [r7, #8]
 8001daa:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8001dac:	2300      	movs	r3, #0
 8001dae:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	685b      	ldr	r3, [r3, #4]
 8001db6:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8001dba:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8001dbe:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8001dc0:	697b      	ldr	r3, [r7, #20]
 8001dc2:	0c1b      	lsrs	r3, r3, #16
 8001dc4:	b2da      	uxtb	r2, r3
 8001dc6:	68bb      	ldr	r3, [r7, #8]
 8001dc8:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8001dca:	697b      	ldr	r3, [r7, #20]
 8001dcc:	0a1b      	lsrs	r3, r3, #8
 8001dce:	b2db      	uxtb	r3, r3
 8001dd0:	f003 031f 	and.w	r3, r3, #31
 8001dd4:	b2da      	uxtb	r2, r3
 8001dd6:	68bb      	ldr	r3, [r7, #8]
 8001dd8:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8001dda:	697b      	ldr	r3, [r7, #20]
 8001ddc:	b2db      	uxtb	r3, r3
 8001dde:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001de2:	b2da      	uxtb	r2, r3
 8001de4:	68bb      	ldr	r3, [r7, #8]
 8001de6:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8001de8:	697b      	ldr	r3, [r7, #20]
 8001dea:	0b5b      	lsrs	r3, r3, #13
 8001dec:	b2db      	uxtb	r3, r3
 8001dee:	f003 0307 	and.w	r3, r3, #7
 8001df2:	b2da      	uxtb	r2, r3
 8001df4:	68bb      	ldr	r3, [r7, #8]
 8001df6:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d11a      	bne.n	8001e34 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8001dfe:	68bb      	ldr	r3, [r7, #8]
 8001e00:	78db      	ldrb	r3, [r3, #3]
 8001e02:	4618      	mov	r0, r3
 8001e04:	f000 f8bc 	bl	8001f80 <RTC_Bcd2ToByte>
 8001e08:	4603      	mov	r3, r0
 8001e0a:	461a      	mov	r2, r3
 8001e0c:	68bb      	ldr	r3, [r7, #8]
 8001e0e:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8001e10:	68bb      	ldr	r3, [r7, #8]
 8001e12:	785b      	ldrb	r3, [r3, #1]
 8001e14:	4618      	mov	r0, r3
 8001e16:	f000 f8b3 	bl	8001f80 <RTC_Bcd2ToByte>
 8001e1a:	4603      	mov	r3, r0
 8001e1c:	461a      	mov	r2, r3
 8001e1e:	68bb      	ldr	r3, [r7, #8]
 8001e20:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8001e22:	68bb      	ldr	r3, [r7, #8]
 8001e24:	789b      	ldrb	r3, [r3, #2]
 8001e26:	4618      	mov	r0, r3
 8001e28:	f000 f8aa 	bl	8001f80 <RTC_Bcd2ToByte>
 8001e2c:	4603      	mov	r3, r0
 8001e2e:	461a      	mov	r2, r3
 8001e30:	68bb      	ldr	r3, [r7, #8]
 8001e32:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8001e34:	2300      	movs	r3, #0
}
 8001e36:	4618      	mov	r0, r3
 8001e38:	3718      	adds	r7, #24
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	bd80      	pop	{r7, pc}

08001e3e <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8001e3e:	b580      	push	{r7, lr}
 8001e40:	b084      	sub	sp, #16
 8001e42:	af00      	add	r7, sp, #0
 8001e44:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001e46:	2300      	movs	r3, #0
 8001e48:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	68da      	ldr	r2, [r3, #12]
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8001e58:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001e5a:	f7fe ff53 	bl	8000d04 <HAL_GetTick>
 8001e5e:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8001e60:	e009      	b.n	8001e76 <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8001e62:	f7fe ff4f 	bl	8000d04 <HAL_GetTick>
 8001e66:	4602      	mov	r2, r0
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	1ad3      	subs	r3, r2, r3
 8001e6c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001e70:	d901      	bls.n	8001e76 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8001e72:	2303      	movs	r3, #3
 8001e74:	e007      	b.n	8001e86 <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	68db      	ldr	r3, [r3, #12]
 8001e7c:	f003 0320 	and.w	r3, r3, #32
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d0ee      	beq.n	8001e62 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8001e84:	2300      	movs	r3, #0
}
 8001e86:	4618      	mov	r0, r3
 8001e88:	3710      	adds	r7, #16
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	bd80      	pop	{r7, pc}

08001e8e <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8001e8e:	b580      	push	{r7, lr}
 8001e90:	b084      	sub	sp, #16
 8001e92:	af00      	add	r7, sp, #0
 8001e94:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001e96:	2300      	movs	r3, #0
 8001e98:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	68db      	ldr	r3, [r3, #12]
 8001ea4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d122      	bne.n	8001ef2 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	68da      	ldr	r2, [r3, #12]
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001eba:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001ebc:	f7fe ff22 	bl	8000d04 <HAL_GetTick>
 8001ec0:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8001ec2:	e00c      	b.n	8001ede <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8001ec4:	f7fe ff1e 	bl	8000d04 <HAL_GetTick>
 8001ec8:	4602      	mov	r2, r0
 8001eca:	68bb      	ldr	r3, [r7, #8]
 8001ecc:	1ad3      	subs	r3, r2, r3
 8001ece:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001ed2:	d904      	bls.n	8001ede <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	2204      	movs	r2, #4
 8001ed8:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8001eda:	2301      	movs	r3, #1
 8001edc:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	68db      	ldr	r3, [r3, #12]
 8001ee4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d102      	bne.n	8001ef2 <RTC_EnterInitMode+0x64>
 8001eec:	7bfb      	ldrb	r3, [r7, #15]
 8001eee:	2b01      	cmp	r3, #1
 8001ef0:	d1e8      	bne.n	8001ec4 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8001ef2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	3710      	adds	r7, #16
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	bd80      	pop	{r7, pc}

08001efc <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b084      	sub	sp, #16
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001f04:	2300      	movs	r3, #0
 8001f06:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	68da      	ldr	r2, [r3, #12]
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001f16:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	689b      	ldr	r3, [r3, #8]
 8001f1e:	f003 0320 	and.w	r3, r3, #32
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d10a      	bne.n	8001f3c <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8001f26:	6878      	ldr	r0, [r7, #4]
 8001f28:	f7ff ff89 	bl	8001e3e <HAL_RTC_WaitForSynchro>
 8001f2c:	4603      	mov	r3, r0
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d004      	beq.n	8001f3c <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	2204      	movs	r2, #4
 8001f36:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8001f38:	2301      	movs	r3, #1
 8001f3a:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8001f3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f3e:	4618      	mov	r0, r3
 8001f40:	3710      	adds	r7, #16
 8001f42:	46bd      	mov	sp, r7
 8001f44:	bd80      	pop	{r7, pc}

08001f46 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8001f46:	b480      	push	{r7}
 8001f48:	b085      	sub	sp, #20
 8001f4a:	af00      	add	r7, sp, #0
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	71fb      	strb	r3, [r7, #7]
  uint8_t bcdhigh = 0U;
 8001f50:	2300      	movs	r3, #0
 8001f52:	73fb      	strb	r3, [r7, #15]

  while (number >= 10U)
 8001f54:	e005      	b.n	8001f62 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8001f56:	7bfb      	ldrb	r3, [r7, #15]
 8001f58:	3301      	adds	r3, #1
 8001f5a:	73fb      	strb	r3, [r7, #15]
    number -= 10U;
 8001f5c:	79fb      	ldrb	r3, [r7, #7]
 8001f5e:	3b0a      	subs	r3, #10
 8001f60:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8001f62:	79fb      	ldrb	r3, [r7, #7]
 8001f64:	2b09      	cmp	r3, #9
 8001f66:	d8f6      	bhi.n	8001f56 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8001f68:	7bfb      	ldrb	r3, [r7, #15]
 8001f6a:	011b      	lsls	r3, r3, #4
 8001f6c:	b2da      	uxtb	r2, r3
 8001f6e:	79fb      	ldrb	r3, [r7, #7]
 8001f70:	4313      	orrs	r3, r2
 8001f72:	b2db      	uxtb	r3, r3
}
 8001f74:	4618      	mov	r0, r3
 8001f76:	3714      	adds	r7, #20
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7e:	4770      	bx	lr

08001f80 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8001f80:	b480      	push	{r7}
 8001f82:	b085      	sub	sp, #20
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	4603      	mov	r3, r0
 8001f88:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp = 0U;
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	73fb      	strb	r3, [r7, #15]
  tmp = ((uint8_t)(number & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8001f8e:	79fb      	ldrb	r3, [r7, #7]
 8001f90:	091b      	lsrs	r3, r3, #4
 8001f92:	b2db      	uxtb	r3, r3
 8001f94:	461a      	mov	r2, r3
 8001f96:	0092      	lsls	r2, r2, #2
 8001f98:	4413      	add	r3, r2
 8001f9a:	005b      	lsls	r3, r3, #1
 8001f9c:	73fb      	strb	r3, [r7, #15]
  return (tmp + (number & (uint8_t)0x0F));
 8001f9e:	79fb      	ldrb	r3, [r7, #7]
 8001fa0:	f003 030f 	and.w	r3, r3, #15
 8001fa4:	b2da      	uxtb	r2, r3
 8001fa6:	7bfb      	ldrb	r3, [r7, #15]
 8001fa8:	4413      	add	r3, r2
 8001faa:	b2db      	uxtb	r3, r3
}
 8001fac:	4618      	mov	r0, r3
 8001fae:	3714      	adds	r7, #20
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb6:	4770      	bx	lr

08001fb8 <__errno>:
 8001fb8:	4b01      	ldr	r3, [pc, #4]	; (8001fc0 <__errno+0x8>)
 8001fba:	6818      	ldr	r0, [r3, #0]
 8001fbc:	4770      	bx	lr
 8001fbe:	bf00      	nop
 8001fc0:	2000000c 	.word	0x2000000c

08001fc4 <__libc_init_array>:
 8001fc4:	b570      	push	{r4, r5, r6, lr}
 8001fc6:	4d0d      	ldr	r5, [pc, #52]	; (8001ffc <__libc_init_array+0x38>)
 8001fc8:	4c0d      	ldr	r4, [pc, #52]	; (8002000 <__libc_init_array+0x3c>)
 8001fca:	1b64      	subs	r4, r4, r5
 8001fcc:	10a4      	asrs	r4, r4, #2
 8001fce:	2600      	movs	r6, #0
 8001fd0:	42a6      	cmp	r6, r4
 8001fd2:	d109      	bne.n	8001fe8 <__libc_init_array+0x24>
 8001fd4:	4d0b      	ldr	r5, [pc, #44]	; (8002004 <__libc_init_array+0x40>)
 8001fd6:	4c0c      	ldr	r4, [pc, #48]	; (8002008 <__libc_init_array+0x44>)
 8001fd8:	f000 fc9e 	bl	8002918 <_init>
 8001fdc:	1b64      	subs	r4, r4, r5
 8001fde:	10a4      	asrs	r4, r4, #2
 8001fe0:	2600      	movs	r6, #0
 8001fe2:	42a6      	cmp	r6, r4
 8001fe4:	d105      	bne.n	8001ff2 <__libc_init_array+0x2e>
 8001fe6:	bd70      	pop	{r4, r5, r6, pc}
 8001fe8:	f855 3b04 	ldr.w	r3, [r5], #4
 8001fec:	4798      	blx	r3
 8001fee:	3601      	adds	r6, #1
 8001ff0:	e7ee      	b.n	8001fd0 <__libc_init_array+0xc>
 8001ff2:	f855 3b04 	ldr.w	r3, [r5], #4
 8001ff6:	4798      	blx	r3
 8001ff8:	3601      	adds	r6, #1
 8001ffa:	e7f2      	b.n	8001fe2 <__libc_init_array+0x1e>
 8001ffc:	080029d4 	.word	0x080029d4
 8002000:	080029d4 	.word	0x080029d4
 8002004:	080029d4 	.word	0x080029d4
 8002008:	080029d8 	.word	0x080029d8

0800200c <malloc>:
 800200c:	4b02      	ldr	r3, [pc, #8]	; (8002018 <malloc+0xc>)
 800200e:	4601      	mov	r1, r0
 8002010:	6818      	ldr	r0, [r3, #0]
 8002012:	f000 b87f 	b.w	8002114 <_malloc_r>
 8002016:	bf00      	nop
 8002018:	2000000c 	.word	0x2000000c

0800201c <free>:
 800201c:	4b02      	ldr	r3, [pc, #8]	; (8002028 <free+0xc>)
 800201e:	4601      	mov	r1, r0
 8002020:	6818      	ldr	r0, [r3, #0]
 8002022:	f000 b80b 	b.w	800203c <_free_r>
 8002026:	bf00      	nop
 8002028:	2000000c 	.word	0x2000000c

0800202c <memset>:
 800202c:	4402      	add	r2, r0
 800202e:	4603      	mov	r3, r0
 8002030:	4293      	cmp	r3, r2
 8002032:	d100      	bne.n	8002036 <memset+0xa>
 8002034:	4770      	bx	lr
 8002036:	f803 1b01 	strb.w	r1, [r3], #1
 800203a:	e7f9      	b.n	8002030 <memset+0x4>

0800203c <_free_r>:
 800203c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800203e:	2900      	cmp	r1, #0
 8002040:	d044      	beq.n	80020cc <_free_r+0x90>
 8002042:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002046:	9001      	str	r0, [sp, #4]
 8002048:	2b00      	cmp	r3, #0
 800204a:	f1a1 0404 	sub.w	r4, r1, #4
 800204e:	bfb8      	it	lt
 8002050:	18e4      	addlt	r4, r4, r3
 8002052:	f000 f903 	bl	800225c <__malloc_lock>
 8002056:	4a1e      	ldr	r2, [pc, #120]	; (80020d0 <_free_r+0x94>)
 8002058:	9801      	ldr	r0, [sp, #4]
 800205a:	6813      	ldr	r3, [r2, #0]
 800205c:	b933      	cbnz	r3, 800206c <_free_r+0x30>
 800205e:	6063      	str	r3, [r4, #4]
 8002060:	6014      	str	r4, [r2, #0]
 8002062:	b003      	add	sp, #12
 8002064:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8002068:	f000 b8fe 	b.w	8002268 <__malloc_unlock>
 800206c:	42a3      	cmp	r3, r4
 800206e:	d908      	bls.n	8002082 <_free_r+0x46>
 8002070:	6825      	ldr	r5, [r4, #0]
 8002072:	1961      	adds	r1, r4, r5
 8002074:	428b      	cmp	r3, r1
 8002076:	bf01      	itttt	eq
 8002078:	6819      	ldreq	r1, [r3, #0]
 800207a:	685b      	ldreq	r3, [r3, #4]
 800207c:	1949      	addeq	r1, r1, r5
 800207e:	6021      	streq	r1, [r4, #0]
 8002080:	e7ed      	b.n	800205e <_free_r+0x22>
 8002082:	461a      	mov	r2, r3
 8002084:	685b      	ldr	r3, [r3, #4]
 8002086:	b10b      	cbz	r3, 800208c <_free_r+0x50>
 8002088:	42a3      	cmp	r3, r4
 800208a:	d9fa      	bls.n	8002082 <_free_r+0x46>
 800208c:	6811      	ldr	r1, [r2, #0]
 800208e:	1855      	adds	r5, r2, r1
 8002090:	42a5      	cmp	r5, r4
 8002092:	d10b      	bne.n	80020ac <_free_r+0x70>
 8002094:	6824      	ldr	r4, [r4, #0]
 8002096:	4421      	add	r1, r4
 8002098:	1854      	adds	r4, r2, r1
 800209a:	42a3      	cmp	r3, r4
 800209c:	6011      	str	r1, [r2, #0]
 800209e:	d1e0      	bne.n	8002062 <_free_r+0x26>
 80020a0:	681c      	ldr	r4, [r3, #0]
 80020a2:	685b      	ldr	r3, [r3, #4]
 80020a4:	6053      	str	r3, [r2, #4]
 80020a6:	4421      	add	r1, r4
 80020a8:	6011      	str	r1, [r2, #0]
 80020aa:	e7da      	b.n	8002062 <_free_r+0x26>
 80020ac:	d902      	bls.n	80020b4 <_free_r+0x78>
 80020ae:	230c      	movs	r3, #12
 80020b0:	6003      	str	r3, [r0, #0]
 80020b2:	e7d6      	b.n	8002062 <_free_r+0x26>
 80020b4:	6825      	ldr	r5, [r4, #0]
 80020b6:	1961      	adds	r1, r4, r5
 80020b8:	428b      	cmp	r3, r1
 80020ba:	bf04      	itt	eq
 80020bc:	6819      	ldreq	r1, [r3, #0]
 80020be:	685b      	ldreq	r3, [r3, #4]
 80020c0:	6063      	str	r3, [r4, #4]
 80020c2:	bf04      	itt	eq
 80020c4:	1949      	addeq	r1, r1, r5
 80020c6:	6021      	streq	r1, [r4, #0]
 80020c8:	6054      	str	r4, [r2, #4]
 80020ca:	e7ca      	b.n	8002062 <_free_r+0x26>
 80020cc:	b003      	add	sp, #12
 80020ce:	bd30      	pop	{r4, r5, pc}
 80020d0:	200000b4 	.word	0x200000b4

080020d4 <sbrk_aligned>:
 80020d4:	b570      	push	{r4, r5, r6, lr}
 80020d6:	4e0e      	ldr	r6, [pc, #56]	; (8002110 <sbrk_aligned+0x3c>)
 80020d8:	460c      	mov	r4, r1
 80020da:	6831      	ldr	r1, [r6, #0]
 80020dc:	4605      	mov	r5, r0
 80020de:	b911      	cbnz	r1, 80020e6 <sbrk_aligned+0x12>
 80020e0:	f000 f88c 	bl	80021fc <_sbrk_r>
 80020e4:	6030      	str	r0, [r6, #0]
 80020e6:	4621      	mov	r1, r4
 80020e8:	4628      	mov	r0, r5
 80020ea:	f000 f887 	bl	80021fc <_sbrk_r>
 80020ee:	1c43      	adds	r3, r0, #1
 80020f0:	d00a      	beq.n	8002108 <sbrk_aligned+0x34>
 80020f2:	1cc4      	adds	r4, r0, #3
 80020f4:	f024 0403 	bic.w	r4, r4, #3
 80020f8:	42a0      	cmp	r0, r4
 80020fa:	d007      	beq.n	800210c <sbrk_aligned+0x38>
 80020fc:	1a21      	subs	r1, r4, r0
 80020fe:	4628      	mov	r0, r5
 8002100:	f000 f87c 	bl	80021fc <_sbrk_r>
 8002104:	3001      	adds	r0, #1
 8002106:	d101      	bne.n	800210c <sbrk_aligned+0x38>
 8002108:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800210c:	4620      	mov	r0, r4
 800210e:	bd70      	pop	{r4, r5, r6, pc}
 8002110:	200000b8 	.word	0x200000b8

08002114 <_malloc_r>:
 8002114:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002118:	1ccd      	adds	r5, r1, #3
 800211a:	f025 0503 	bic.w	r5, r5, #3
 800211e:	3508      	adds	r5, #8
 8002120:	2d0c      	cmp	r5, #12
 8002122:	bf38      	it	cc
 8002124:	250c      	movcc	r5, #12
 8002126:	2d00      	cmp	r5, #0
 8002128:	4607      	mov	r7, r0
 800212a:	db01      	blt.n	8002130 <_malloc_r+0x1c>
 800212c:	42a9      	cmp	r1, r5
 800212e:	d905      	bls.n	800213c <_malloc_r+0x28>
 8002130:	230c      	movs	r3, #12
 8002132:	603b      	str	r3, [r7, #0]
 8002134:	2600      	movs	r6, #0
 8002136:	4630      	mov	r0, r6
 8002138:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800213c:	4e2e      	ldr	r6, [pc, #184]	; (80021f8 <_malloc_r+0xe4>)
 800213e:	f000 f88d 	bl	800225c <__malloc_lock>
 8002142:	6833      	ldr	r3, [r6, #0]
 8002144:	461c      	mov	r4, r3
 8002146:	bb34      	cbnz	r4, 8002196 <_malloc_r+0x82>
 8002148:	4629      	mov	r1, r5
 800214a:	4638      	mov	r0, r7
 800214c:	f7ff ffc2 	bl	80020d4 <sbrk_aligned>
 8002150:	1c43      	adds	r3, r0, #1
 8002152:	4604      	mov	r4, r0
 8002154:	d14d      	bne.n	80021f2 <_malloc_r+0xde>
 8002156:	6834      	ldr	r4, [r6, #0]
 8002158:	4626      	mov	r6, r4
 800215a:	2e00      	cmp	r6, #0
 800215c:	d140      	bne.n	80021e0 <_malloc_r+0xcc>
 800215e:	6823      	ldr	r3, [r4, #0]
 8002160:	4631      	mov	r1, r6
 8002162:	4638      	mov	r0, r7
 8002164:	eb04 0803 	add.w	r8, r4, r3
 8002168:	f000 f848 	bl	80021fc <_sbrk_r>
 800216c:	4580      	cmp	r8, r0
 800216e:	d13a      	bne.n	80021e6 <_malloc_r+0xd2>
 8002170:	6821      	ldr	r1, [r4, #0]
 8002172:	3503      	adds	r5, #3
 8002174:	1a6d      	subs	r5, r5, r1
 8002176:	f025 0503 	bic.w	r5, r5, #3
 800217a:	3508      	adds	r5, #8
 800217c:	2d0c      	cmp	r5, #12
 800217e:	bf38      	it	cc
 8002180:	250c      	movcc	r5, #12
 8002182:	4629      	mov	r1, r5
 8002184:	4638      	mov	r0, r7
 8002186:	f7ff ffa5 	bl	80020d4 <sbrk_aligned>
 800218a:	3001      	adds	r0, #1
 800218c:	d02b      	beq.n	80021e6 <_malloc_r+0xd2>
 800218e:	6823      	ldr	r3, [r4, #0]
 8002190:	442b      	add	r3, r5
 8002192:	6023      	str	r3, [r4, #0]
 8002194:	e00e      	b.n	80021b4 <_malloc_r+0xa0>
 8002196:	6822      	ldr	r2, [r4, #0]
 8002198:	1b52      	subs	r2, r2, r5
 800219a:	d41e      	bmi.n	80021da <_malloc_r+0xc6>
 800219c:	2a0b      	cmp	r2, #11
 800219e:	d916      	bls.n	80021ce <_malloc_r+0xba>
 80021a0:	1961      	adds	r1, r4, r5
 80021a2:	42a3      	cmp	r3, r4
 80021a4:	6025      	str	r5, [r4, #0]
 80021a6:	bf18      	it	ne
 80021a8:	6059      	strne	r1, [r3, #4]
 80021aa:	6863      	ldr	r3, [r4, #4]
 80021ac:	bf08      	it	eq
 80021ae:	6031      	streq	r1, [r6, #0]
 80021b0:	5162      	str	r2, [r4, r5]
 80021b2:	604b      	str	r3, [r1, #4]
 80021b4:	4638      	mov	r0, r7
 80021b6:	f104 060b 	add.w	r6, r4, #11
 80021ba:	f000 f855 	bl	8002268 <__malloc_unlock>
 80021be:	f026 0607 	bic.w	r6, r6, #7
 80021c2:	1d23      	adds	r3, r4, #4
 80021c4:	1af2      	subs	r2, r6, r3
 80021c6:	d0b6      	beq.n	8002136 <_malloc_r+0x22>
 80021c8:	1b9b      	subs	r3, r3, r6
 80021ca:	50a3      	str	r3, [r4, r2]
 80021cc:	e7b3      	b.n	8002136 <_malloc_r+0x22>
 80021ce:	6862      	ldr	r2, [r4, #4]
 80021d0:	42a3      	cmp	r3, r4
 80021d2:	bf0c      	ite	eq
 80021d4:	6032      	streq	r2, [r6, #0]
 80021d6:	605a      	strne	r2, [r3, #4]
 80021d8:	e7ec      	b.n	80021b4 <_malloc_r+0xa0>
 80021da:	4623      	mov	r3, r4
 80021dc:	6864      	ldr	r4, [r4, #4]
 80021de:	e7b2      	b.n	8002146 <_malloc_r+0x32>
 80021e0:	4634      	mov	r4, r6
 80021e2:	6876      	ldr	r6, [r6, #4]
 80021e4:	e7b9      	b.n	800215a <_malloc_r+0x46>
 80021e6:	230c      	movs	r3, #12
 80021e8:	603b      	str	r3, [r7, #0]
 80021ea:	4638      	mov	r0, r7
 80021ec:	f000 f83c 	bl	8002268 <__malloc_unlock>
 80021f0:	e7a1      	b.n	8002136 <_malloc_r+0x22>
 80021f2:	6025      	str	r5, [r4, #0]
 80021f4:	e7de      	b.n	80021b4 <_malloc_r+0xa0>
 80021f6:	bf00      	nop
 80021f8:	200000b4 	.word	0x200000b4

080021fc <_sbrk_r>:
 80021fc:	b538      	push	{r3, r4, r5, lr}
 80021fe:	4d06      	ldr	r5, [pc, #24]	; (8002218 <_sbrk_r+0x1c>)
 8002200:	2300      	movs	r3, #0
 8002202:	4604      	mov	r4, r0
 8002204:	4608      	mov	r0, r1
 8002206:	602b      	str	r3, [r5, #0]
 8002208:	f7fe fc0c 	bl	8000a24 <_sbrk>
 800220c:	1c43      	adds	r3, r0, #1
 800220e:	d102      	bne.n	8002216 <_sbrk_r+0x1a>
 8002210:	682b      	ldr	r3, [r5, #0]
 8002212:	b103      	cbz	r3, 8002216 <_sbrk_r+0x1a>
 8002214:	6023      	str	r3, [r4, #0]
 8002216:	bd38      	pop	{r3, r4, r5, pc}
 8002218:	200000bc 	.word	0x200000bc

0800221c <siprintf>:
 800221c:	b40e      	push	{r1, r2, r3}
 800221e:	b500      	push	{lr}
 8002220:	b09c      	sub	sp, #112	; 0x70
 8002222:	ab1d      	add	r3, sp, #116	; 0x74
 8002224:	9002      	str	r0, [sp, #8]
 8002226:	9006      	str	r0, [sp, #24]
 8002228:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800222c:	4809      	ldr	r0, [pc, #36]	; (8002254 <siprintf+0x38>)
 800222e:	9107      	str	r1, [sp, #28]
 8002230:	9104      	str	r1, [sp, #16]
 8002232:	4909      	ldr	r1, [pc, #36]	; (8002258 <siprintf+0x3c>)
 8002234:	f853 2b04 	ldr.w	r2, [r3], #4
 8002238:	9105      	str	r1, [sp, #20]
 800223a:	6800      	ldr	r0, [r0, #0]
 800223c:	9301      	str	r3, [sp, #4]
 800223e:	a902      	add	r1, sp, #8
 8002240:	f000 f874 	bl	800232c <_svfiprintf_r>
 8002244:	9b02      	ldr	r3, [sp, #8]
 8002246:	2200      	movs	r2, #0
 8002248:	701a      	strb	r2, [r3, #0]
 800224a:	b01c      	add	sp, #112	; 0x70
 800224c:	f85d eb04 	ldr.w	lr, [sp], #4
 8002250:	b003      	add	sp, #12
 8002252:	4770      	bx	lr
 8002254:	2000000c 	.word	0x2000000c
 8002258:	ffff0208 	.word	0xffff0208

0800225c <__malloc_lock>:
 800225c:	4801      	ldr	r0, [pc, #4]	; (8002264 <__malloc_lock+0x8>)
 800225e:	f000 baf9 	b.w	8002854 <__retarget_lock_acquire_recursive>
 8002262:	bf00      	nop
 8002264:	200000c0 	.word	0x200000c0

08002268 <__malloc_unlock>:
 8002268:	4801      	ldr	r0, [pc, #4]	; (8002270 <__malloc_unlock+0x8>)
 800226a:	f000 baf4 	b.w	8002856 <__retarget_lock_release_recursive>
 800226e:	bf00      	nop
 8002270:	200000c0 	.word	0x200000c0

08002274 <__ssputs_r>:
 8002274:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002278:	688e      	ldr	r6, [r1, #8]
 800227a:	429e      	cmp	r6, r3
 800227c:	4682      	mov	sl, r0
 800227e:	460c      	mov	r4, r1
 8002280:	4690      	mov	r8, r2
 8002282:	461f      	mov	r7, r3
 8002284:	d838      	bhi.n	80022f8 <__ssputs_r+0x84>
 8002286:	898a      	ldrh	r2, [r1, #12]
 8002288:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800228c:	d032      	beq.n	80022f4 <__ssputs_r+0x80>
 800228e:	6825      	ldr	r5, [r4, #0]
 8002290:	6909      	ldr	r1, [r1, #16]
 8002292:	eba5 0901 	sub.w	r9, r5, r1
 8002296:	6965      	ldr	r5, [r4, #20]
 8002298:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800229c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80022a0:	3301      	adds	r3, #1
 80022a2:	444b      	add	r3, r9
 80022a4:	106d      	asrs	r5, r5, #1
 80022a6:	429d      	cmp	r5, r3
 80022a8:	bf38      	it	cc
 80022aa:	461d      	movcc	r5, r3
 80022ac:	0553      	lsls	r3, r2, #21
 80022ae:	d531      	bpl.n	8002314 <__ssputs_r+0xa0>
 80022b0:	4629      	mov	r1, r5
 80022b2:	f7ff ff2f 	bl	8002114 <_malloc_r>
 80022b6:	4606      	mov	r6, r0
 80022b8:	b950      	cbnz	r0, 80022d0 <__ssputs_r+0x5c>
 80022ba:	230c      	movs	r3, #12
 80022bc:	f8ca 3000 	str.w	r3, [sl]
 80022c0:	89a3      	ldrh	r3, [r4, #12]
 80022c2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80022c6:	81a3      	strh	r3, [r4, #12]
 80022c8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80022cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80022d0:	6921      	ldr	r1, [r4, #16]
 80022d2:	464a      	mov	r2, r9
 80022d4:	f000 fac0 	bl	8002858 <memcpy>
 80022d8:	89a3      	ldrh	r3, [r4, #12]
 80022da:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80022de:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80022e2:	81a3      	strh	r3, [r4, #12]
 80022e4:	6126      	str	r6, [r4, #16]
 80022e6:	6165      	str	r5, [r4, #20]
 80022e8:	444e      	add	r6, r9
 80022ea:	eba5 0509 	sub.w	r5, r5, r9
 80022ee:	6026      	str	r6, [r4, #0]
 80022f0:	60a5      	str	r5, [r4, #8]
 80022f2:	463e      	mov	r6, r7
 80022f4:	42be      	cmp	r6, r7
 80022f6:	d900      	bls.n	80022fa <__ssputs_r+0x86>
 80022f8:	463e      	mov	r6, r7
 80022fa:	6820      	ldr	r0, [r4, #0]
 80022fc:	4632      	mov	r2, r6
 80022fe:	4641      	mov	r1, r8
 8002300:	f000 fab8 	bl	8002874 <memmove>
 8002304:	68a3      	ldr	r3, [r4, #8]
 8002306:	1b9b      	subs	r3, r3, r6
 8002308:	60a3      	str	r3, [r4, #8]
 800230a:	6823      	ldr	r3, [r4, #0]
 800230c:	4433      	add	r3, r6
 800230e:	6023      	str	r3, [r4, #0]
 8002310:	2000      	movs	r0, #0
 8002312:	e7db      	b.n	80022cc <__ssputs_r+0x58>
 8002314:	462a      	mov	r2, r5
 8002316:	f000 fac7 	bl	80028a8 <_realloc_r>
 800231a:	4606      	mov	r6, r0
 800231c:	2800      	cmp	r0, #0
 800231e:	d1e1      	bne.n	80022e4 <__ssputs_r+0x70>
 8002320:	6921      	ldr	r1, [r4, #16]
 8002322:	4650      	mov	r0, sl
 8002324:	f7ff fe8a 	bl	800203c <_free_r>
 8002328:	e7c7      	b.n	80022ba <__ssputs_r+0x46>
	...

0800232c <_svfiprintf_r>:
 800232c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002330:	4698      	mov	r8, r3
 8002332:	898b      	ldrh	r3, [r1, #12]
 8002334:	061b      	lsls	r3, r3, #24
 8002336:	b09d      	sub	sp, #116	; 0x74
 8002338:	4607      	mov	r7, r0
 800233a:	460d      	mov	r5, r1
 800233c:	4614      	mov	r4, r2
 800233e:	d50e      	bpl.n	800235e <_svfiprintf_r+0x32>
 8002340:	690b      	ldr	r3, [r1, #16]
 8002342:	b963      	cbnz	r3, 800235e <_svfiprintf_r+0x32>
 8002344:	2140      	movs	r1, #64	; 0x40
 8002346:	f7ff fee5 	bl	8002114 <_malloc_r>
 800234a:	6028      	str	r0, [r5, #0]
 800234c:	6128      	str	r0, [r5, #16]
 800234e:	b920      	cbnz	r0, 800235a <_svfiprintf_r+0x2e>
 8002350:	230c      	movs	r3, #12
 8002352:	603b      	str	r3, [r7, #0]
 8002354:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002358:	e0d1      	b.n	80024fe <_svfiprintf_r+0x1d2>
 800235a:	2340      	movs	r3, #64	; 0x40
 800235c:	616b      	str	r3, [r5, #20]
 800235e:	2300      	movs	r3, #0
 8002360:	9309      	str	r3, [sp, #36]	; 0x24
 8002362:	2320      	movs	r3, #32
 8002364:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002368:	f8cd 800c 	str.w	r8, [sp, #12]
 800236c:	2330      	movs	r3, #48	; 0x30
 800236e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8002518 <_svfiprintf_r+0x1ec>
 8002372:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002376:	f04f 0901 	mov.w	r9, #1
 800237a:	4623      	mov	r3, r4
 800237c:	469a      	mov	sl, r3
 800237e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002382:	b10a      	cbz	r2, 8002388 <_svfiprintf_r+0x5c>
 8002384:	2a25      	cmp	r2, #37	; 0x25
 8002386:	d1f9      	bne.n	800237c <_svfiprintf_r+0x50>
 8002388:	ebba 0b04 	subs.w	fp, sl, r4
 800238c:	d00b      	beq.n	80023a6 <_svfiprintf_r+0x7a>
 800238e:	465b      	mov	r3, fp
 8002390:	4622      	mov	r2, r4
 8002392:	4629      	mov	r1, r5
 8002394:	4638      	mov	r0, r7
 8002396:	f7ff ff6d 	bl	8002274 <__ssputs_r>
 800239a:	3001      	adds	r0, #1
 800239c:	f000 80aa 	beq.w	80024f4 <_svfiprintf_r+0x1c8>
 80023a0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80023a2:	445a      	add	r2, fp
 80023a4:	9209      	str	r2, [sp, #36]	; 0x24
 80023a6:	f89a 3000 	ldrb.w	r3, [sl]
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	f000 80a2 	beq.w	80024f4 <_svfiprintf_r+0x1c8>
 80023b0:	2300      	movs	r3, #0
 80023b2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80023b6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80023ba:	f10a 0a01 	add.w	sl, sl, #1
 80023be:	9304      	str	r3, [sp, #16]
 80023c0:	9307      	str	r3, [sp, #28]
 80023c2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80023c6:	931a      	str	r3, [sp, #104]	; 0x68
 80023c8:	4654      	mov	r4, sl
 80023ca:	2205      	movs	r2, #5
 80023cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80023d0:	4851      	ldr	r0, [pc, #324]	; (8002518 <_svfiprintf_r+0x1ec>)
 80023d2:	f7fd fefd 	bl	80001d0 <memchr>
 80023d6:	9a04      	ldr	r2, [sp, #16]
 80023d8:	b9d8      	cbnz	r0, 8002412 <_svfiprintf_r+0xe6>
 80023da:	06d0      	lsls	r0, r2, #27
 80023dc:	bf44      	itt	mi
 80023de:	2320      	movmi	r3, #32
 80023e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80023e4:	0711      	lsls	r1, r2, #28
 80023e6:	bf44      	itt	mi
 80023e8:	232b      	movmi	r3, #43	; 0x2b
 80023ea:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80023ee:	f89a 3000 	ldrb.w	r3, [sl]
 80023f2:	2b2a      	cmp	r3, #42	; 0x2a
 80023f4:	d015      	beq.n	8002422 <_svfiprintf_r+0xf6>
 80023f6:	9a07      	ldr	r2, [sp, #28]
 80023f8:	4654      	mov	r4, sl
 80023fa:	2000      	movs	r0, #0
 80023fc:	f04f 0c0a 	mov.w	ip, #10
 8002400:	4621      	mov	r1, r4
 8002402:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002406:	3b30      	subs	r3, #48	; 0x30
 8002408:	2b09      	cmp	r3, #9
 800240a:	d94e      	bls.n	80024aa <_svfiprintf_r+0x17e>
 800240c:	b1b0      	cbz	r0, 800243c <_svfiprintf_r+0x110>
 800240e:	9207      	str	r2, [sp, #28]
 8002410:	e014      	b.n	800243c <_svfiprintf_r+0x110>
 8002412:	eba0 0308 	sub.w	r3, r0, r8
 8002416:	fa09 f303 	lsl.w	r3, r9, r3
 800241a:	4313      	orrs	r3, r2
 800241c:	9304      	str	r3, [sp, #16]
 800241e:	46a2      	mov	sl, r4
 8002420:	e7d2      	b.n	80023c8 <_svfiprintf_r+0x9c>
 8002422:	9b03      	ldr	r3, [sp, #12]
 8002424:	1d19      	adds	r1, r3, #4
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	9103      	str	r1, [sp, #12]
 800242a:	2b00      	cmp	r3, #0
 800242c:	bfbb      	ittet	lt
 800242e:	425b      	neglt	r3, r3
 8002430:	f042 0202 	orrlt.w	r2, r2, #2
 8002434:	9307      	strge	r3, [sp, #28]
 8002436:	9307      	strlt	r3, [sp, #28]
 8002438:	bfb8      	it	lt
 800243a:	9204      	strlt	r2, [sp, #16]
 800243c:	7823      	ldrb	r3, [r4, #0]
 800243e:	2b2e      	cmp	r3, #46	; 0x2e
 8002440:	d10c      	bne.n	800245c <_svfiprintf_r+0x130>
 8002442:	7863      	ldrb	r3, [r4, #1]
 8002444:	2b2a      	cmp	r3, #42	; 0x2a
 8002446:	d135      	bne.n	80024b4 <_svfiprintf_r+0x188>
 8002448:	9b03      	ldr	r3, [sp, #12]
 800244a:	1d1a      	adds	r2, r3, #4
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	9203      	str	r2, [sp, #12]
 8002450:	2b00      	cmp	r3, #0
 8002452:	bfb8      	it	lt
 8002454:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8002458:	3402      	adds	r4, #2
 800245a:	9305      	str	r3, [sp, #20]
 800245c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8002528 <_svfiprintf_r+0x1fc>
 8002460:	7821      	ldrb	r1, [r4, #0]
 8002462:	2203      	movs	r2, #3
 8002464:	4650      	mov	r0, sl
 8002466:	f7fd feb3 	bl	80001d0 <memchr>
 800246a:	b140      	cbz	r0, 800247e <_svfiprintf_r+0x152>
 800246c:	2340      	movs	r3, #64	; 0x40
 800246e:	eba0 000a 	sub.w	r0, r0, sl
 8002472:	fa03 f000 	lsl.w	r0, r3, r0
 8002476:	9b04      	ldr	r3, [sp, #16]
 8002478:	4303      	orrs	r3, r0
 800247a:	3401      	adds	r4, #1
 800247c:	9304      	str	r3, [sp, #16]
 800247e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002482:	4826      	ldr	r0, [pc, #152]	; (800251c <_svfiprintf_r+0x1f0>)
 8002484:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002488:	2206      	movs	r2, #6
 800248a:	f7fd fea1 	bl	80001d0 <memchr>
 800248e:	2800      	cmp	r0, #0
 8002490:	d038      	beq.n	8002504 <_svfiprintf_r+0x1d8>
 8002492:	4b23      	ldr	r3, [pc, #140]	; (8002520 <_svfiprintf_r+0x1f4>)
 8002494:	bb1b      	cbnz	r3, 80024de <_svfiprintf_r+0x1b2>
 8002496:	9b03      	ldr	r3, [sp, #12]
 8002498:	3307      	adds	r3, #7
 800249a:	f023 0307 	bic.w	r3, r3, #7
 800249e:	3308      	adds	r3, #8
 80024a0:	9303      	str	r3, [sp, #12]
 80024a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80024a4:	4433      	add	r3, r6
 80024a6:	9309      	str	r3, [sp, #36]	; 0x24
 80024a8:	e767      	b.n	800237a <_svfiprintf_r+0x4e>
 80024aa:	fb0c 3202 	mla	r2, ip, r2, r3
 80024ae:	460c      	mov	r4, r1
 80024b0:	2001      	movs	r0, #1
 80024b2:	e7a5      	b.n	8002400 <_svfiprintf_r+0xd4>
 80024b4:	2300      	movs	r3, #0
 80024b6:	3401      	adds	r4, #1
 80024b8:	9305      	str	r3, [sp, #20]
 80024ba:	4619      	mov	r1, r3
 80024bc:	f04f 0c0a 	mov.w	ip, #10
 80024c0:	4620      	mov	r0, r4
 80024c2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80024c6:	3a30      	subs	r2, #48	; 0x30
 80024c8:	2a09      	cmp	r2, #9
 80024ca:	d903      	bls.n	80024d4 <_svfiprintf_r+0x1a8>
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d0c5      	beq.n	800245c <_svfiprintf_r+0x130>
 80024d0:	9105      	str	r1, [sp, #20]
 80024d2:	e7c3      	b.n	800245c <_svfiprintf_r+0x130>
 80024d4:	fb0c 2101 	mla	r1, ip, r1, r2
 80024d8:	4604      	mov	r4, r0
 80024da:	2301      	movs	r3, #1
 80024dc:	e7f0      	b.n	80024c0 <_svfiprintf_r+0x194>
 80024de:	ab03      	add	r3, sp, #12
 80024e0:	9300      	str	r3, [sp, #0]
 80024e2:	462a      	mov	r2, r5
 80024e4:	4b0f      	ldr	r3, [pc, #60]	; (8002524 <_svfiprintf_r+0x1f8>)
 80024e6:	a904      	add	r1, sp, #16
 80024e8:	4638      	mov	r0, r7
 80024ea:	f3af 8000 	nop.w
 80024ee:	1c42      	adds	r2, r0, #1
 80024f0:	4606      	mov	r6, r0
 80024f2:	d1d6      	bne.n	80024a2 <_svfiprintf_r+0x176>
 80024f4:	89ab      	ldrh	r3, [r5, #12]
 80024f6:	065b      	lsls	r3, r3, #25
 80024f8:	f53f af2c 	bmi.w	8002354 <_svfiprintf_r+0x28>
 80024fc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80024fe:	b01d      	add	sp, #116	; 0x74
 8002500:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002504:	ab03      	add	r3, sp, #12
 8002506:	9300      	str	r3, [sp, #0]
 8002508:	462a      	mov	r2, r5
 800250a:	4b06      	ldr	r3, [pc, #24]	; (8002524 <_svfiprintf_r+0x1f8>)
 800250c:	a904      	add	r1, sp, #16
 800250e:	4638      	mov	r0, r7
 8002510:	f000 f87a 	bl	8002608 <_printf_i>
 8002514:	e7eb      	b.n	80024ee <_svfiprintf_r+0x1c2>
 8002516:	bf00      	nop
 8002518:	08002998 	.word	0x08002998
 800251c:	080029a2 	.word	0x080029a2
 8002520:	00000000 	.word	0x00000000
 8002524:	08002275 	.word	0x08002275
 8002528:	0800299e 	.word	0x0800299e

0800252c <_printf_common>:
 800252c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002530:	4616      	mov	r6, r2
 8002532:	4699      	mov	r9, r3
 8002534:	688a      	ldr	r2, [r1, #8]
 8002536:	690b      	ldr	r3, [r1, #16]
 8002538:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800253c:	4293      	cmp	r3, r2
 800253e:	bfb8      	it	lt
 8002540:	4613      	movlt	r3, r2
 8002542:	6033      	str	r3, [r6, #0]
 8002544:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002548:	4607      	mov	r7, r0
 800254a:	460c      	mov	r4, r1
 800254c:	b10a      	cbz	r2, 8002552 <_printf_common+0x26>
 800254e:	3301      	adds	r3, #1
 8002550:	6033      	str	r3, [r6, #0]
 8002552:	6823      	ldr	r3, [r4, #0]
 8002554:	0699      	lsls	r1, r3, #26
 8002556:	bf42      	ittt	mi
 8002558:	6833      	ldrmi	r3, [r6, #0]
 800255a:	3302      	addmi	r3, #2
 800255c:	6033      	strmi	r3, [r6, #0]
 800255e:	6825      	ldr	r5, [r4, #0]
 8002560:	f015 0506 	ands.w	r5, r5, #6
 8002564:	d106      	bne.n	8002574 <_printf_common+0x48>
 8002566:	f104 0a19 	add.w	sl, r4, #25
 800256a:	68e3      	ldr	r3, [r4, #12]
 800256c:	6832      	ldr	r2, [r6, #0]
 800256e:	1a9b      	subs	r3, r3, r2
 8002570:	42ab      	cmp	r3, r5
 8002572:	dc26      	bgt.n	80025c2 <_printf_common+0x96>
 8002574:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002578:	1e13      	subs	r3, r2, #0
 800257a:	6822      	ldr	r2, [r4, #0]
 800257c:	bf18      	it	ne
 800257e:	2301      	movne	r3, #1
 8002580:	0692      	lsls	r2, r2, #26
 8002582:	d42b      	bmi.n	80025dc <_printf_common+0xb0>
 8002584:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002588:	4649      	mov	r1, r9
 800258a:	4638      	mov	r0, r7
 800258c:	47c0      	blx	r8
 800258e:	3001      	adds	r0, #1
 8002590:	d01e      	beq.n	80025d0 <_printf_common+0xa4>
 8002592:	6823      	ldr	r3, [r4, #0]
 8002594:	68e5      	ldr	r5, [r4, #12]
 8002596:	6832      	ldr	r2, [r6, #0]
 8002598:	f003 0306 	and.w	r3, r3, #6
 800259c:	2b04      	cmp	r3, #4
 800259e:	bf08      	it	eq
 80025a0:	1aad      	subeq	r5, r5, r2
 80025a2:	68a3      	ldr	r3, [r4, #8]
 80025a4:	6922      	ldr	r2, [r4, #16]
 80025a6:	bf0c      	ite	eq
 80025a8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80025ac:	2500      	movne	r5, #0
 80025ae:	4293      	cmp	r3, r2
 80025b0:	bfc4      	itt	gt
 80025b2:	1a9b      	subgt	r3, r3, r2
 80025b4:	18ed      	addgt	r5, r5, r3
 80025b6:	2600      	movs	r6, #0
 80025b8:	341a      	adds	r4, #26
 80025ba:	42b5      	cmp	r5, r6
 80025bc:	d11a      	bne.n	80025f4 <_printf_common+0xc8>
 80025be:	2000      	movs	r0, #0
 80025c0:	e008      	b.n	80025d4 <_printf_common+0xa8>
 80025c2:	2301      	movs	r3, #1
 80025c4:	4652      	mov	r2, sl
 80025c6:	4649      	mov	r1, r9
 80025c8:	4638      	mov	r0, r7
 80025ca:	47c0      	blx	r8
 80025cc:	3001      	adds	r0, #1
 80025ce:	d103      	bne.n	80025d8 <_printf_common+0xac>
 80025d0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80025d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80025d8:	3501      	adds	r5, #1
 80025da:	e7c6      	b.n	800256a <_printf_common+0x3e>
 80025dc:	18e1      	adds	r1, r4, r3
 80025de:	1c5a      	adds	r2, r3, #1
 80025e0:	2030      	movs	r0, #48	; 0x30
 80025e2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80025e6:	4422      	add	r2, r4
 80025e8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80025ec:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80025f0:	3302      	adds	r3, #2
 80025f2:	e7c7      	b.n	8002584 <_printf_common+0x58>
 80025f4:	2301      	movs	r3, #1
 80025f6:	4622      	mov	r2, r4
 80025f8:	4649      	mov	r1, r9
 80025fa:	4638      	mov	r0, r7
 80025fc:	47c0      	blx	r8
 80025fe:	3001      	adds	r0, #1
 8002600:	d0e6      	beq.n	80025d0 <_printf_common+0xa4>
 8002602:	3601      	adds	r6, #1
 8002604:	e7d9      	b.n	80025ba <_printf_common+0x8e>
	...

08002608 <_printf_i>:
 8002608:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800260c:	7e0f      	ldrb	r7, [r1, #24]
 800260e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002610:	2f78      	cmp	r7, #120	; 0x78
 8002612:	4691      	mov	r9, r2
 8002614:	4680      	mov	r8, r0
 8002616:	460c      	mov	r4, r1
 8002618:	469a      	mov	sl, r3
 800261a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800261e:	d807      	bhi.n	8002630 <_printf_i+0x28>
 8002620:	2f62      	cmp	r7, #98	; 0x62
 8002622:	d80a      	bhi.n	800263a <_printf_i+0x32>
 8002624:	2f00      	cmp	r7, #0
 8002626:	f000 80d8 	beq.w	80027da <_printf_i+0x1d2>
 800262a:	2f58      	cmp	r7, #88	; 0x58
 800262c:	f000 80a3 	beq.w	8002776 <_printf_i+0x16e>
 8002630:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002634:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002638:	e03a      	b.n	80026b0 <_printf_i+0xa8>
 800263a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800263e:	2b15      	cmp	r3, #21
 8002640:	d8f6      	bhi.n	8002630 <_printf_i+0x28>
 8002642:	a101      	add	r1, pc, #4	; (adr r1, 8002648 <_printf_i+0x40>)
 8002644:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002648:	080026a1 	.word	0x080026a1
 800264c:	080026b5 	.word	0x080026b5
 8002650:	08002631 	.word	0x08002631
 8002654:	08002631 	.word	0x08002631
 8002658:	08002631 	.word	0x08002631
 800265c:	08002631 	.word	0x08002631
 8002660:	080026b5 	.word	0x080026b5
 8002664:	08002631 	.word	0x08002631
 8002668:	08002631 	.word	0x08002631
 800266c:	08002631 	.word	0x08002631
 8002670:	08002631 	.word	0x08002631
 8002674:	080027c1 	.word	0x080027c1
 8002678:	080026e5 	.word	0x080026e5
 800267c:	080027a3 	.word	0x080027a3
 8002680:	08002631 	.word	0x08002631
 8002684:	08002631 	.word	0x08002631
 8002688:	080027e3 	.word	0x080027e3
 800268c:	08002631 	.word	0x08002631
 8002690:	080026e5 	.word	0x080026e5
 8002694:	08002631 	.word	0x08002631
 8002698:	08002631 	.word	0x08002631
 800269c:	080027ab 	.word	0x080027ab
 80026a0:	682b      	ldr	r3, [r5, #0]
 80026a2:	1d1a      	adds	r2, r3, #4
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	602a      	str	r2, [r5, #0]
 80026a8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80026ac:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80026b0:	2301      	movs	r3, #1
 80026b2:	e0a3      	b.n	80027fc <_printf_i+0x1f4>
 80026b4:	6820      	ldr	r0, [r4, #0]
 80026b6:	6829      	ldr	r1, [r5, #0]
 80026b8:	0606      	lsls	r6, r0, #24
 80026ba:	f101 0304 	add.w	r3, r1, #4
 80026be:	d50a      	bpl.n	80026d6 <_printf_i+0xce>
 80026c0:	680e      	ldr	r6, [r1, #0]
 80026c2:	602b      	str	r3, [r5, #0]
 80026c4:	2e00      	cmp	r6, #0
 80026c6:	da03      	bge.n	80026d0 <_printf_i+0xc8>
 80026c8:	232d      	movs	r3, #45	; 0x2d
 80026ca:	4276      	negs	r6, r6
 80026cc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80026d0:	485e      	ldr	r0, [pc, #376]	; (800284c <_printf_i+0x244>)
 80026d2:	230a      	movs	r3, #10
 80026d4:	e019      	b.n	800270a <_printf_i+0x102>
 80026d6:	680e      	ldr	r6, [r1, #0]
 80026d8:	602b      	str	r3, [r5, #0]
 80026da:	f010 0f40 	tst.w	r0, #64	; 0x40
 80026de:	bf18      	it	ne
 80026e0:	b236      	sxthne	r6, r6
 80026e2:	e7ef      	b.n	80026c4 <_printf_i+0xbc>
 80026e4:	682b      	ldr	r3, [r5, #0]
 80026e6:	6820      	ldr	r0, [r4, #0]
 80026e8:	1d19      	adds	r1, r3, #4
 80026ea:	6029      	str	r1, [r5, #0]
 80026ec:	0601      	lsls	r1, r0, #24
 80026ee:	d501      	bpl.n	80026f4 <_printf_i+0xec>
 80026f0:	681e      	ldr	r6, [r3, #0]
 80026f2:	e002      	b.n	80026fa <_printf_i+0xf2>
 80026f4:	0646      	lsls	r6, r0, #25
 80026f6:	d5fb      	bpl.n	80026f0 <_printf_i+0xe8>
 80026f8:	881e      	ldrh	r6, [r3, #0]
 80026fa:	4854      	ldr	r0, [pc, #336]	; (800284c <_printf_i+0x244>)
 80026fc:	2f6f      	cmp	r7, #111	; 0x6f
 80026fe:	bf0c      	ite	eq
 8002700:	2308      	moveq	r3, #8
 8002702:	230a      	movne	r3, #10
 8002704:	2100      	movs	r1, #0
 8002706:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800270a:	6865      	ldr	r5, [r4, #4]
 800270c:	60a5      	str	r5, [r4, #8]
 800270e:	2d00      	cmp	r5, #0
 8002710:	bfa2      	ittt	ge
 8002712:	6821      	ldrge	r1, [r4, #0]
 8002714:	f021 0104 	bicge.w	r1, r1, #4
 8002718:	6021      	strge	r1, [r4, #0]
 800271a:	b90e      	cbnz	r6, 8002720 <_printf_i+0x118>
 800271c:	2d00      	cmp	r5, #0
 800271e:	d04d      	beq.n	80027bc <_printf_i+0x1b4>
 8002720:	4615      	mov	r5, r2
 8002722:	fbb6 f1f3 	udiv	r1, r6, r3
 8002726:	fb03 6711 	mls	r7, r3, r1, r6
 800272a:	5dc7      	ldrb	r7, [r0, r7]
 800272c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8002730:	4637      	mov	r7, r6
 8002732:	42bb      	cmp	r3, r7
 8002734:	460e      	mov	r6, r1
 8002736:	d9f4      	bls.n	8002722 <_printf_i+0x11a>
 8002738:	2b08      	cmp	r3, #8
 800273a:	d10b      	bne.n	8002754 <_printf_i+0x14c>
 800273c:	6823      	ldr	r3, [r4, #0]
 800273e:	07de      	lsls	r6, r3, #31
 8002740:	d508      	bpl.n	8002754 <_printf_i+0x14c>
 8002742:	6923      	ldr	r3, [r4, #16]
 8002744:	6861      	ldr	r1, [r4, #4]
 8002746:	4299      	cmp	r1, r3
 8002748:	bfde      	ittt	le
 800274a:	2330      	movle	r3, #48	; 0x30
 800274c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002750:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8002754:	1b52      	subs	r2, r2, r5
 8002756:	6122      	str	r2, [r4, #16]
 8002758:	f8cd a000 	str.w	sl, [sp]
 800275c:	464b      	mov	r3, r9
 800275e:	aa03      	add	r2, sp, #12
 8002760:	4621      	mov	r1, r4
 8002762:	4640      	mov	r0, r8
 8002764:	f7ff fee2 	bl	800252c <_printf_common>
 8002768:	3001      	adds	r0, #1
 800276a:	d14c      	bne.n	8002806 <_printf_i+0x1fe>
 800276c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002770:	b004      	add	sp, #16
 8002772:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002776:	4835      	ldr	r0, [pc, #212]	; (800284c <_printf_i+0x244>)
 8002778:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800277c:	6829      	ldr	r1, [r5, #0]
 800277e:	6823      	ldr	r3, [r4, #0]
 8002780:	f851 6b04 	ldr.w	r6, [r1], #4
 8002784:	6029      	str	r1, [r5, #0]
 8002786:	061d      	lsls	r5, r3, #24
 8002788:	d514      	bpl.n	80027b4 <_printf_i+0x1ac>
 800278a:	07df      	lsls	r7, r3, #31
 800278c:	bf44      	itt	mi
 800278e:	f043 0320 	orrmi.w	r3, r3, #32
 8002792:	6023      	strmi	r3, [r4, #0]
 8002794:	b91e      	cbnz	r6, 800279e <_printf_i+0x196>
 8002796:	6823      	ldr	r3, [r4, #0]
 8002798:	f023 0320 	bic.w	r3, r3, #32
 800279c:	6023      	str	r3, [r4, #0]
 800279e:	2310      	movs	r3, #16
 80027a0:	e7b0      	b.n	8002704 <_printf_i+0xfc>
 80027a2:	6823      	ldr	r3, [r4, #0]
 80027a4:	f043 0320 	orr.w	r3, r3, #32
 80027a8:	6023      	str	r3, [r4, #0]
 80027aa:	2378      	movs	r3, #120	; 0x78
 80027ac:	4828      	ldr	r0, [pc, #160]	; (8002850 <_printf_i+0x248>)
 80027ae:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80027b2:	e7e3      	b.n	800277c <_printf_i+0x174>
 80027b4:	0659      	lsls	r1, r3, #25
 80027b6:	bf48      	it	mi
 80027b8:	b2b6      	uxthmi	r6, r6
 80027ba:	e7e6      	b.n	800278a <_printf_i+0x182>
 80027bc:	4615      	mov	r5, r2
 80027be:	e7bb      	b.n	8002738 <_printf_i+0x130>
 80027c0:	682b      	ldr	r3, [r5, #0]
 80027c2:	6826      	ldr	r6, [r4, #0]
 80027c4:	6961      	ldr	r1, [r4, #20]
 80027c6:	1d18      	adds	r0, r3, #4
 80027c8:	6028      	str	r0, [r5, #0]
 80027ca:	0635      	lsls	r5, r6, #24
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	d501      	bpl.n	80027d4 <_printf_i+0x1cc>
 80027d0:	6019      	str	r1, [r3, #0]
 80027d2:	e002      	b.n	80027da <_printf_i+0x1d2>
 80027d4:	0670      	lsls	r0, r6, #25
 80027d6:	d5fb      	bpl.n	80027d0 <_printf_i+0x1c8>
 80027d8:	8019      	strh	r1, [r3, #0]
 80027da:	2300      	movs	r3, #0
 80027dc:	6123      	str	r3, [r4, #16]
 80027de:	4615      	mov	r5, r2
 80027e0:	e7ba      	b.n	8002758 <_printf_i+0x150>
 80027e2:	682b      	ldr	r3, [r5, #0]
 80027e4:	1d1a      	adds	r2, r3, #4
 80027e6:	602a      	str	r2, [r5, #0]
 80027e8:	681d      	ldr	r5, [r3, #0]
 80027ea:	6862      	ldr	r2, [r4, #4]
 80027ec:	2100      	movs	r1, #0
 80027ee:	4628      	mov	r0, r5
 80027f0:	f7fd fcee 	bl	80001d0 <memchr>
 80027f4:	b108      	cbz	r0, 80027fa <_printf_i+0x1f2>
 80027f6:	1b40      	subs	r0, r0, r5
 80027f8:	6060      	str	r0, [r4, #4]
 80027fa:	6863      	ldr	r3, [r4, #4]
 80027fc:	6123      	str	r3, [r4, #16]
 80027fe:	2300      	movs	r3, #0
 8002800:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002804:	e7a8      	b.n	8002758 <_printf_i+0x150>
 8002806:	6923      	ldr	r3, [r4, #16]
 8002808:	462a      	mov	r2, r5
 800280a:	4649      	mov	r1, r9
 800280c:	4640      	mov	r0, r8
 800280e:	47d0      	blx	sl
 8002810:	3001      	adds	r0, #1
 8002812:	d0ab      	beq.n	800276c <_printf_i+0x164>
 8002814:	6823      	ldr	r3, [r4, #0]
 8002816:	079b      	lsls	r3, r3, #30
 8002818:	d413      	bmi.n	8002842 <_printf_i+0x23a>
 800281a:	68e0      	ldr	r0, [r4, #12]
 800281c:	9b03      	ldr	r3, [sp, #12]
 800281e:	4298      	cmp	r0, r3
 8002820:	bfb8      	it	lt
 8002822:	4618      	movlt	r0, r3
 8002824:	e7a4      	b.n	8002770 <_printf_i+0x168>
 8002826:	2301      	movs	r3, #1
 8002828:	4632      	mov	r2, r6
 800282a:	4649      	mov	r1, r9
 800282c:	4640      	mov	r0, r8
 800282e:	47d0      	blx	sl
 8002830:	3001      	adds	r0, #1
 8002832:	d09b      	beq.n	800276c <_printf_i+0x164>
 8002834:	3501      	adds	r5, #1
 8002836:	68e3      	ldr	r3, [r4, #12]
 8002838:	9903      	ldr	r1, [sp, #12]
 800283a:	1a5b      	subs	r3, r3, r1
 800283c:	42ab      	cmp	r3, r5
 800283e:	dcf2      	bgt.n	8002826 <_printf_i+0x21e>
 8002840:	e7eb      	b.n	800281a <_printf_i+0x212>
 8002842:	2500      	movs	r5, #0
 8002844:	f104 0619 	add.w	r6, r4, #25
 8002848:	e7f5      	b.n	8002836 <_printf_i+0x22e>
 800284a:	bf00      	nop
 800284c:	080029a9 	.word	0x080029a9
 8002850:	080029ba 	.word	0x080029ba

08002854 <__retarget_lock_acquire_recursive>:
 8002854:	4770      	bx	lr

08002856 <__retarget_lock_release_recursive>:
 8002856:	4770      	bx	lr

08002858 <memcpy>:
 8002858:	440a      	add	r2, r1
 800285a:	4291      	cmp	r1, r2
 800285c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8002860:	d100      	bne.n	8002864 <memcpy+0xc>
 8002862:	4770      	bx	lr
 8002864:	b510      	push	{r4, lr}
 8002866:	f811 4b01 	ldrb.w	r4, [r1], #1
 800286a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800286e:	4291      	cmp	r1, r2
 8002870:	d1f9      	bne.n	8002866 <memcpy+0xe>
 8002872:	bd10      	pop	{r4, pc}

08002874 <memmove>:
 8002874:	4288      	cmp	r0, r1
 8002876:	b510      	push	{r4, lr}
 8002878:	eb01 0402 	add.w	r4, r1, r2
 800287c:	d902      	bls.n	8002884 <memmove+0x10>
 800287e:	4284      	cmp	r4, r0
 8002880:	4623      	mov	r3, r4
 8002882:	d807      	bhi.n	8002894 <memmove+0x20>
 8002884:	1e43      	subs	r3, r0, #1
 8002886:	42a1      	cmp	r1, r4
 8002888:	d008      	beq.n	800289c <memmove+0x28>
 800288a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800288e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002892:	e7f8      	b.n	8002886 <memmove+0x12>
 8002894:	4402      	add	r2, r0
 8002896:	4601      	mov	r1, r0
 8002898:	428a      	cmp	r2, r1
 800289a:	d100      	bne.n	800289e <memmove+0x2a>
 800289c:	bd10      	pop	{r4, pc}
 800289e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80028a2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80028a6:	e7f7      	b.n	8002898 <memmove+0x24>

080028a8 <_realloc_r>:
 80028a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80028ac:	4680      	mov	r8, r0
 80028ae:	4614      	mov	r4, r2
 80028b0:	460e      	mov	r6, r1
 80028b2:	b921      	cbnz	r1, 80028be <_realloc_r+0x16>
 80028b4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80028b8:	4611      	mov	r1, r2
 80028ba:	f7ff bc2b 	b.w	8002114 <_malloc_r>
 80028be:	b92a      	cbnz	r2, 80028cc <_realloc_r+0x24>
 80028c0:	f7ff fbbc 	bl	800203c <_free_r>
 80028c4:	4625      	mov	r5, r4
 80028c6:	4628      	mov	r0, r5
 80028c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80028cc:	f000 f81b 	bl	8002906 <_malloc_usable_size_r>
 80028d0:	4284      	cmp	r4, r0
 80028d2:	4607      	mov	r7, r0
 80028d4:	d802      	bhi.n	80028dc <_realloc_r+0x34>
 80028d6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80028da:	d812      	bhi.n	8002902 <_realloc_r+0x5a>
 80028dc:	4621      	mov	r1, r4
 80028de:	4640      	mov	r0, r8
 80028e0:	f7ff fc18 	bl	8002114 <_malloc_r>
 80028e4:	4605      	mov	r5, r0
 80028e6:	2800      	cmp	r0, #0
 80028e8:	d0ed      	beq.n	80028c6 <_realloc_r+0x1e>
 80028ea:	42bc      	cmp	r4, r7
 80028ec:	4622      	mov	r2, r4
 80028ee:	4631      	mov	r1, r6
 80028f0:	bf28      	it	cs
 80028f2:	463a      	movcs	r2, r7
 80028f4:	f7ff ffb0 	bl	8002858 <memcpy>
 80028f8:	4631      	mov	r1, r6
 80028fa:	4640      	mov	r0, r8
 80028fc:	f7ff fb9e 	bl	800203c <_free_r>
 8002900:	e7e1      	b.n	80028c6 <_realloc_r+0x1e>
 8002902:	4635      	mov	r5, r6
 8002904:	e7df      	b.n	80028c6 <_realloc_r+0x1e>

08002906 <_malloc_usable_size_r>:
 8002906:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800290a:	1f18      	subs	r0, r3, #4
 800290c:	2b00      	cmp	r3, #0
 800290e:	bfbc      	itt	lt
 8002910:	580b      	ldrlt	r3, [r1, r0]
 8002912:	18c0      	addlt	r0, r0, r3
 8002914:	4770      	bx	lr
	...

08002918 <_init>:
 8002918:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800291a:	bf00      	nop
 800291c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800291e:	bc08      	pop	{r3}
 8002920:	469e      	mov	lr, r3
 8002922:	4770      	bx	lr

08002924 <_fini>:
 8002924:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002926:	bf00      	nop
 8002928:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800292a:	bc08      	pop	{r3}
 800292c:	469e      	mov	lr, r3
 800292e:	4770      	bx	lr
