; ModuleID = '../data/hip_kernels/2331/0/main.cu'
source_filename = "../data/hip_kernels/2331/0/main.cu"
target datalayout = "e-p:64:64-p1:64:64-p2:32:32-p3:32:32-p4:64:64-p5:32:32-p6:32:32-i64:64-v16:16-v24:32-v32:32-v48:64-v96:128-v192:256-v256:256-v512:512-v1024:1024-v2048:2048-n32:64-S32-A5-G1-ni:7"
target triple = "amdgcn-amd-amdhsa"

@_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists = internal unnamed_addr addrspace(3) global [8192 x float] undef, align 16
@_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other = internal unnamed_addr addrspace(3) global [128 x float] undef, align 16

; Function Attrs: convergent mustprogress norecurse nounwind
define protected amdgpu_kernel void @_Z14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iii(float addrspace(1)* nocapture readonly %0, float addrspace(1)* nocapture readonly %1, float addrspace(1)* nocapture readonly %2, float addrspace(1)* nocapture readonly %3, i32 addrspace(1)* nocapture readonly %4, i32 addrspace(1)* nocapture readonly %5, i32 addrspace(1)* nocapture writeonly %6, i32 addrspace(1)* nocapture writeonly %7, float addrspace(1)* nocapture writeonly %8, i32 addrspace(1)* nocapture %9, i32 %10, i32 %11, i32 %12) local_unnamed_addr #0 {
  %14 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4
  %15 = tail call i32 @llvm.amdgcn.workgroup.id.x()
  %16 = tail call align 4 dereferenceable(64) i8 addrspace(4)* @llvm.amdgcn.dispatch.ptr()
  %17 = getelementptr i8, i8 addrspace(4)* %16, i64 4
  %18 = bitcast i8 addrspace(4)* %17 to i16 addrspace(4)*
  %19 = load i16, i16 addrspace(4)* %18, align 4, !range !5, !invariant.load !6
  %20 = zext i16 %19 to i32
  %21 = mul i32 %15, %20
  %22 = add i32 %21, %14
  %23 = zext i32 %22 to i64
  %24 = getelementptr inbounds float, float addrspace(1)* %2, i64 %23
  %25 = load float, float addrspace(1)* %24, align 4, !tbaa !7, !amdgpu.noclobber !6
  %26 = getelementptr inbounds i32, i32 addrspace(1)* %4, i64 %23
  %27 = load i32, i32 addrspace(1)* %26, align 4, !tbaa !11, !amdgpu.noclobber !6
  %28 = add nuw nsw i32 %14, 64
  %29 = shl i32 %21, 7
  %30 = add i32 %29, %14
  %31 = zext i32 %30 to i64
  %32 = getelementptr inbounds float, float addrspace(1)* %0, i64 %31
  %33 = load float, float addrspace(1)* %32, align 4, !tbaa !7, !amdgpu.noclobber !6
  %34 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %14
  store float %33, float addrspace(3)* %34, align 4, !tbaa !7
  %35 = add i32 %28, %29
  %36 = zext i32 %35 to i64
  %37 = getelementptr inbounds float, float addrspace(1)* %0, i64 %36
  %38 = load float, float addrspace(1)* %37, align 4, !tbaa !7, !amdgpu.noclobber !6
  %39 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %28
  store float %38, float addrspace(3)* %39, align 4, !tbaa !7
  %40 = shl i32 %21, 7
  %41 = add i32 %40, 128
  %42 = add i32 %41, %14
  %43 = zext i32 %42 to i64
  %44 = getelementptr inbounds float, float addrspace(1)* %0, i64 %43
  %45 = load float, float addrspace(1)* %44, align 4, !tbaa !7, !amdgpu.noclobber !6
  %46 = add nuw nsw i32 %14, 128
  %47 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %46
  store float %45, float addrspace(3)* %47, align 4, !tbaa !7
  %48 = add i32 %28, %41
  %49 = zext i32 %48 to i64
  %50 = getelementptr inbounds float, float addrspace(1)* %0, i64 %49
  %51 = load float, float addrspace(1)* %50, align 4, !tbaa !7, !amdgpu.noclobber !6
  %52 = add nuw nsw i32 %14, 192
  %53 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %52
  store float %51, float addrspace(3)* %53, align 4, !tbaa !7
  %54 = shl i32 %21, 7
  %55 = add i32 %54, 256
  %56 = add i32 %55, %14
  %57 = zext i32 %56 to i64
  %58 = getelementptr inbounds float, float addrspace(1)* %0, i64 %57
  %59 = load float, float addrspace(1)* %58, align 4, !tbaa !7, !amdgpu.noclobber !6
  %60 = add nuw nsw i32 %14, 256
  %61 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %60
  store float %59, float addrspace(3)* %61, align 4, !tbaa !7
  %62 = add i32 %28, %55
  %63 = zext i32 %62 to i64
  %64 = getelementptr inbounds float, float addrspace(1)* %0, i64 %63
  %65 = load float, float addrspace(1)* %64, align 4, !tbaa !7, !amdgpu.noclobber !6
  %66 = add nuw nsw i32 %14, 320
  %67 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %66
  store float %65, float addrspace(3)* %67, align 4, !tbaa !7
  %68 = shl i32 %21, 7
  %69 = add i32 %68, 384
  %70 = add i32 %69, %14
  %71 = zext i32 %70 to i64
  %72 = getelementptr inbounds float, float addrspace(1)* %0, i64 %71
  %73 = load float, float addrspace(1)* %72, align 4, !tbaa !7, !amdgpu.noclobber !6
  %74 = add nuw nsw i32 %14, 384
  %75 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %74
  store float %73, float addrspace(3)* %75, align 4, !tbaa !7
  %76 = add i32 %28, %69
  %77 = zext i32 %76 to i64
  %78 = getelementptr inbounds float, float addrspace(1)* %0, i64 %77
  %79 = load float, float addrspace(1)* %78, align 4, !tbaa !7, !amdgpu.noclobber !6
  %80 = add nuw nsw i32 %14, 448
  %81 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %80
  store float %79, float addrspace(3)* %81, align 4, !tbaa !7
  %82 = shl i32 %21, 7
  %83 = add i32 %82, 512
  %84 = add i32 %83, %14
  %85 = zext i32 %84 to i64
  %86 = getelementptr inbounds float, float addrspace(1)* %0, i64 %85
  %87 = load float, float addrspace(1)* %86, align 4, !tbaa !7, !amdgpu.noclobber !6
  %88 = add nuw nsw i32 %14, 512
  %89 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %88
  store float %87, float addrspace(3)* %89, align 4, !tbaa !7
  %90 = add i32 %28, %83
  %91 = zext i32 %90 to i64
  %92 = getelementptr inbounds float, float addrspace(1)* %0, i64 %91
  %93 = load float, float addrspace(1)* %92, align 4, !tbaa !7, !amdgpu.noclobber !6
  %94 = add nuw nsw i32 %14, 576
  %95 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %94
  store float %93, float addrspace(3)* %95, align 4, !tbaa !7
  %96 = shl i32 %21, 7
  %97 = add i32 %96, 640
  %98 = add i32 %97, %14
  %99 = zext i32 %98 to i64
  %100 = getelementptr inbounds float, float addrspace(1)* %0, i64 %99
  %101 = load float, float addrspace(1)* %100, align 4, !tbaa !7, !amdgpu.noclobber !6
  %102 = add nuw nsw i32 %14, 640
  %103 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %102
  store float %101, float addrspace(3)* %103, align 4, !tbaa !7
  %104 = add i32 %28, %97
  %105 = zext i32 %104 to i64
  %106 = getelementptr inbounds float, float addrspace(1)* %0, i64 %105
  %107 = load float, float addrspace(1)* %106, align 4, !tbaa !7, !amdgpu.noclobber !6
  %108 = add nuw nsw i32 %14, 704
  %109 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %108
  store float %107, float addrspace(3)* %109, align 4, !tbaa !7
  %110 = shl i32 %21, 7
  %111 = add i32 %110, 768
  %112 = add i32 %111, %14
  %113 = zext i32 %112 to i64
  %114 = getelementptr inbounds float, float addrspace(1)* %0, i64 %113
  %115 = load float, float addrspace(1)* %114, align 4, !tbaa !7, !amdgpu.noclobber !6
  %116 = add nuw nsw i32 %14, 768
  %117 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %116
  store float %115, float addrspace(3)* %117, align 4, !tbaa !7
  %118 = add i32 %28, %111
  %119 = zext i32 %118 to i64
  %120 = getelementptr inbounds float, float addrspace(1)* %0, i64 %119
  %121 = load float, float addrspace(1)* %120, align 4, !tbaa !7, !amdgpu.noclobber !6
  %122 = add nuw nsw i32 %14, 832
  %123 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %122
  store float %121, float addrspace(3)* %123, align 4, !tbaa !7
  %124 = shl i32 %21, 7
  %125 = add i32 %124, 896
  %126 = add i32 %125, %14
  %127 = zext i32 %126 to i64
  %128 = getelementptr inbounds float, float addrspace(1)* %0, i64 %127
  %129 = load float, float addrspace(1)* %128, align 4, !tbaa !7, !amdgpu.noclobber !6
  %130 = add nuw nsw i32 %14, 896
  %131 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %130
  store float %129, float addrspace(3)* %131, align 4, !tbaa !7
  %132 = add i32 %28, %125
  %133 = zext i32 %132 to i64
  %134 = getelementptr inbounds float, float addrspace(1)* %0, i64 %133
  %135 = load float, float addrspace(1)* %134, align 4, !tbaa !7, !amdgpu.noclobber !6
  %136 = add nuw nsw i32 %14, 960
  %137 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %136
  store float %135, float addrspace(3)* %137, align 4, !tbaa !7
  %138 = shl i32 %21, 7
  %139 = add i32 %138, 1024
  %140 = add i32 %139, %14
  %141 = zext i32 %140 to i64
  %142 = getelementptr inbounds float, float addrspace(1)* %0, i64 %141
  %143 = load float, float addrspace(1)* %142, align 4, !tbaa !7, !amdgpu.noclobber !6
  %144 = or i32 %14, 1024
  %145 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %144
  store float %143, float addrspace(3)* %145, align 4, !tbaa !7
  %146 = add i32 %28, %139
  %147 = zext i32 %146 to i64
  %148 = getelementptr inbounds float, float addrspace(1)* %0, i64 %147
  %149 = load float, float addrspace(1)* %148, align 4, !tbaa !7, !amdgpu.noclobber !6
  %150 = add nuw nsw i32 %14, 1088
  %151 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %150
  store float %149, float addrspace(3)* %151, align 4, !tbaa !7
  %152 = shl i32 %21, 7
  %153 = add i32 %152, 1152
  %154 = add i32 %153, %14
  %155 = zext i32 %154 to i64
  %156 = getelementptr inbounds float, float addrspace(1)* %0, i64 %155
  %157 = load float, float addrspace(1)* %156, align 4, !tbaa !7, !amdgpu.noclobber !6
  %158 = add nuw nsw i32 %14, 1152
  %159 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %158
  store float %157, float addrspace(3)* %159, align 4, !tbaa !7
  %160 = add i32 %28, %153
  %161 = zext i32 %160 to i64
  %162 = getelementptr inbounds float, float addrspace(1)* %0, i64 %161
  %163 = load float, float addrspace(1)* %162, align 4, !tbaa !7, !amdgpu.noclobber !6
  %164 = add nuw nsw i32 %14, 1216
  %165 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %164
  store float %163, float addrspace(3)* %165, align 4, !tbaa !7
  %166 = shl i32 %21, 7
  %167 = add i32 %166, 1280
  %168 = add i32 %167, %14
  %169 = zext i32 %168 to i64
  %170 = getelementptr inbounds float, float addrspace(1)* %0, i64 %169
  %171 = load float, float addrspace(1)* %170, align 4, !tbaa !7, !amdgpu.noclobber !6
  %172 = add nuw nsw i32 %14, 1280
  %173 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %172
  store float %171, float addrspace(3)* %173, align 4, !tbaa !7
  %174 = add i32 %28, %167
  %175 = zext i32 %174 to i64
  %176 = getelementptr inbounds float, float addrspace(1)* %0, i64 %175
  %177 = load float, float addrspace(1)* %176, align 4, !tbaa !7, !amdgpu.noclobber !6
  %178 = add nuw nsw i32 %14, 1344
  %179 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %178
  store float %177, float addrspace(3)* %179, align 4, !tbaa !7
  %180 = shl i32 %21, 7
  %181 = add i32 %180, 1408
  %182 = add i32 %181, %14
  %183 = zext i32 %182 to i64
  %184 = getelementptr inbounds float, float addrspace(1)* %0, i64 %183
  %185 = load float, float addrspace(1)* %184, align 4, !tbaa !7, !amdgpu.noclobber !6
  %186 = add nuw nsw i32 %14, 1408
  %187 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %186
  store float %185, float addrspace(3)* %187, align 4, !tbaa !7
  %188 = add i32 %28, %181
  %189 = zext i32 %188 to i64
  %190 = getelementptr inbounds float, float addrspace(1)* %0, i64 %189
  %191 = load float, float addrspace(1)* %190, align 4, !tbaa !7, !amdgpu.noclobber !6
  %192 = add nuw nsw i32 %14, 1472
  %193 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %192
  store float %191, float addrspace(3)* %193, align 4, !tbaa !7
  %194 = shl i32 %21, 7
  %195 = add i32 %194, 1536
  %196 = add i32 %195, %14
  %197 = zext i32 %196 to i64
  %198 = getelementptr inbounds float, float addrspace(1)* %0, i64 %197
  %199 = load float, float addrspace(1)* %198, align 4, !tbaa !7, !amdgpu.noclobber !6
  %200 = add nuw nsw i32 %14, 1536
  %201 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %200
  store float %199, float addrspace(3)* %201, align 4, !tbaa !7
  %202 = add i32 %28, %195
  %203 = zext i32 %202 to i64
  %204 = getelementptr inbounds float, float addrspace(1)* %0, i64 %203
  %205 = load float, float addrspace(1)* %204, align 4, !tbaa !7, !amdgpu.noclobber !6
  %206 = add nuw nsw i32 %14, 1600
  %207 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %206
  store float %205, float addrspace(3)* %207, align 4, !tbaa !7
  %208 = shl i32 %21, 7
  %209 = add i32 %208, 1664
  %210 = add i32 %209, %14
  %211 = zext i32 %210 to i64
  %212 = getelementptr inbounds float, float addrspace(1)* %0, i64 %211
  %213 = load float, float addrspace(1)* %212, align 4, !tbaa !7, !amdgpu.noclobber !6
  %214 = add nuw nsw i32 %14, 1664
  %215 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %214
  store float %213, float addrspace(3)* %215, align 4, !tbaa !7
  %216 = add i32 %28, %209
  %217 = zext i32 %216 to i64
  %218 = getelementptr inbounds float, float addrspace(1)* %0, i64 %217
  %219 = load float, float addrspace(1)* %218, align 4, !tbaa !7, !amdgpu.noclobber !6
  %220 = add nuw nsw i32 %14, 1728
  %221 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %220
  store float %219, float addrspace(3)* %221, align 4, !tbaa !7
  %222 = shl i32 %21, 7
  %223 = add i32 %222, 1792
  %224 = add i32 %223, %14
  %225 = zext i32 %224 to i64
  %226 = getelementptr inbounds float, float addrspace(1)* %0, i64 %225
  %227 = load float, float addrspace(1)* %226, align 4, !tbaa !7, !amdgpu.noclobber !6
  %228 = add nuw nsw i32 %14, 1792
  %229 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %228
  store float %227, float addrspace(3)* %229, align 4, !tbaa !7
  %230 = add i32 %28, %223
  %231 = zext i32 %230 to i64
  %232 = getelementptr inbounds float, float addrspace(1)* %0, i64 %231
  %233 = load float, float addrspace(1)* %232, align 4, !tbaa !7, !amdgpu.noclobber !6
  %234 = add nuw nsw i32 %14, 1856
  %235 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %234
  store float %233, float addrspace(3)* %235, align 4, !tbaa !7
  %236 = shl i32 %21, 7
  %237 = add i32 %236, 1920
  %238 = add i32 %237, %14
  %239 = zext i32 %238 to i64
  %240 = getelementptr inbounds float, float addrspace(1)* %0, i64 %239
  %241 = load float, float addrspace(1)* %240, align 4, !tbaa !7, !amdgpu.noclobber !6
  %242 = add nuw nsw i32 %14, 1920
  %243 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %242
  store float %241, float addrspace(3)* %243, align 4, !tbaa !7
  %244 = add i32 %28, %237
  %245 = zext i32 %244 to i64
  %246 = getelementptr inbounds float, float addrspace(1)* %0, i64 %245
  %247 = load float, float addrspace(1)* %246, align 4, !tbaa !7, !amdgpu.noclobber !6
  %248 = add nuw nsw i32 %14, 1984
  %249 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %248
  store float %247, float addrspace(3)* %249, align 4, !tbaa !7
  %250 = shl i32 %21, 7
  %251 = add i32 %250, 2048
  %252 = add i32 %251, %14
  %253 = zext i32 %252 to i64
  %254 = getelementptr inbounds float, float addrspace(1)* %0, i64 %253
  %255 = load float, float addrspace(1)* %254, align 4, !tbaa !7, !amdgpu.noclobber !6
  %256 = or i32 %14, 2048
  %257 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %256
  store float %255, float addrspace(3)* %257, align 4, !tbaa !7
  %258 = add i32 %28, %251
  %259 = zext i32 %258 to i64
  %260 = getelementptr inbounds float, float addrspace(1)* %0, i64 %259
  %261 = load float, float addrspace(1)* %260, align 4, !tbaa !7, !amdgpu.noclobber !6
  %262 = add nuw nsw i32 %14, 2112
  %263 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %262
  store float %261, float addrspace(3)* %263, align 4, !tbaa !7
  %264 = shl i32 %21, 7
  %265 = add i32 %264, 2176
  %266 = add i32 %265, %14
  %267 = zext i32 %266 to i64
  %268 = getelementptr inbounds float, float addrspace(1)* %0, i64 %267
  %269 = load float, float addrspace(1)* %268, align 4, !tbaa !7, !amdgpu.noclobber !6
  %270 = add nuw nsw i32 %14, 2176
  %271 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %270
  store float %269, float addrspace(3)* %271, align 4, !tbaa !7
  %272 = add i32 %28, %265
  %273 = zext i32 %272 to i64
  %274 = getelementptr inbounds float, float addrspace(1)* %0, i64 %273
  %275 = load float, float addrspace(1)* %274, align 4, !tbaa !7, !amdgpu.noclobber !6
  %276 = add nuw nsw i32 %14, 2240
  %277 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %276
  store float %275, float addrspace(3)* %277, align 4, !tbaa !7
  %278 = shl i32 %21, 7
  %279 = add i32 %278, 2304
  %280 = add i32 %279, %14
  %281 = zext i32 %280 to i64
  %282 = getelementptr inbounds float, float addrspace(1)* %0, i64 %281
  %283 = load float, float addrspace(1)* %282, align 4, !tbaa !7, !amdgpu.noclobber !6
  %284 = add nuw nsw i32 %14, 2304
  %285 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %284
  store float %283, float addrspace(3)* %285, align 4, !tbaa !7
  %286 = add i32 %28, %279
  %287 = zext i32 %286 to i64
  %288 = getelementptr inbounds float, float addrspace(1)* %0, i64 %287
  %289 = load float, float addrspace(1)* %288, align 4, !tbaa !7, !amdgpu.noclobber !6
  %290 = add nuw nsw i32 %14, 2368
  %291 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %290
  store float %289, float addrspace(3)* %291, align 4, !tbaa !7
  %292 = shl i32 %21, 7
  %293 = add i32 %292, 2432
  %294 = add i32 %293, %14
  %295 = zext i32 %294 to i64
  %296 = getelementptr inbounds float, float addrspace(1)* %0, i64 %295
  %297 = load float, float addrspace(1)* %296, align 4, !tbaa !7, !amdgpu.noclobber !6
  %298 = add nuw nsw i32 %14, 2432
  %299 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %298
  store float %297, float addrspace(3)* %299, align 4, !tbaa !7
  %300 = add i32 %28, %293
  %301 = zext i32 %300 to i64
  %302 = getelementptr inbounds float, float addrspace(1)* %0, i64 %301
  %303 = load float, float addrspace(1)* %302, align 4, !tbaa !7, !amdgpu.noclobber !6
  %304 = add nuw nsw i32 %14, 2496
  %305 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %304
  store float %303, float addrspace(3)* %305, align 4, !tbaa !7
  %306 = shl i32 %21, 7
  %307 = add i32 %306, 2560
  %308 = add i32 %307, %14
  %309 = zext i32 %308 to i64
  %310 = getelementptr inbounds float, float addrspace(1)* %0, i64 %309
  %311 = load float, float addrspace(1)* %310, align 4, !tbaa !7, !amdgpu.noclobber !6
  %312 = add nuw nsw i32 %14, 2560
  %313 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %312
  store float %311, float addrspace(3)* %313, align 4, !tbaa !7
  %314 = add i32 %28, %307
  %315 = zext i32 %314 to i64
  %316 = getelementptr inbounds float, float addrspace(1)* %0, i64 %315
  %317 = load float, float addrspace(1)* %316, align 4, !tbaa !7, !amdgpu.noclobber !6
  %318 = add nuw nsw i32 %14, 2624
  %319 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %318
  store float %317, float addrspace(3)* %319, align 4, !tbaa !7
  %320 = shl i32 %21, 7
  %321 = add i32 %320, 2688
  %322 = add i32 %321, %14
  %323 = zext i32 %322 to i64
  %324 = getelementptr inbounds float, float addrspace(1)* %0, i64 %323
  %325 = load float, float addrspace(1)* %324, align 4, !tbaa !7, !amdgpu.noclobber !6
  %326 = add nuw nsw i32 %14, 2688
  %327 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %326
  store float %325, float addrspace(3)* %327, align 4, !tbaa !7
  %328 = add i32 %28, %321
  %329 = zext i32 %328 to i64
  %330 = getelementptr inbounds float, float addrspace(1)* %0, i64 %329
  %331 = load float, float addrspace(1)* %330, align 4, !tbaa !7, !amdgpu.noclobber !6
  %332 = add nuw nsw i32 %14, 2752
  %333 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %332
  store float %331, float addrspace(3)* %333, align 4, !tbaa !7
  %334 = shl i32 %21, 7
  %335 = add i32 %334, 2816
  %336 = add i32 %335, %14
  %337 = zext i32 %336 to i64
  %338 = getelementptr inbounds float, float addrspace(1)* %0, i64 %337
  %339 = load float, float addrspace(1)* %338, align 4, !tbaa !7, !amdgpu.noclobber !6
  %340 = add nuw nsw i32 %14, 2816
  %341 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %340
  store float %339, float addrspace(3)* %341, align 4, !tbaa !7
  %342 = add i32 %28, %335
  %343 = zext i32 %342 to i64
  %344 = getelementptr inbounds float, float addrspace(1)* %0, i64 %343
  %345 = load float, float addrspace(1)* %344, align 4, !tbaa !7, !amdgpu.noclobber !6
  %346 = add nuw nsw i32 %14, 2880
  %347 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %346
  store float %345, float addrspace(3)* %347, align 4, !tbaa !7
  %348 = shl i32 %21, 7
  %349 = add i32 %348, 2944
  %350 = add i32 %349, %14
  %351 = zext i32 %350 to i64
  %352 = getelementptr inbounds float, float addrspace(1)* %0, i64 %351
  %353 = load float, float addrspace(1)* %352, align 4, !tbaa !7, !amdgpu.noclobber !6
  %354 = add nuw nsw i32 %14, 2944
  %355 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %354
  store float %353, float addrspace(3)* %355, align 4, !tbaa !7
  %356 = add i32 %28, %349
  %357 = zext i32 %356 to i64
  %358 = getelementptr inbounds float, float addrspace(1)* %0, i64 %357
  %359 = load float, float addrspace(1)* %358, align 4, !tbaa !7, !amdgpu.noclobber !6
  %360 = add nuw nsw i32 %14, 3008
  %361 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %360
  store float %359, float addrspace(3)* %361, align 4, !tbaa !7
  %362 = shl i32 %21, 7
  %363 = add i32 %362, 3072
  %364 = add i32 %363, %14
  %365 = zext i32 %364 to i64
  %366 = getelementptr inbounds float, float addrspace(1)* %0, i64 %365
  %367 = load float, float addrspace(1)* %366, align 4, !tbaa !7, !amdgpu.noclobber !6
  %368 = or i32 %14, 3072
  %369 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %368
  store float %367, float addrspace(3)* %369, align 4, !tbaa !7
  %370 = add i32 %28, %363
  %371 = zext i32 %370 to i64
  %372 = getelementptr inbounds float, float addrspace(1)* %0, i64 %371
  %373 = load float, float addrspace(1)* %372, align 4, !tbaa !7, !amdgpu.noclobber !6
  %374 = add nuw nsw i32 %14, 3136
  %375 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %374
  store float %373, float addrspace(3)* %375, align 4, !tbaa !7
  %376 = shl i32 %21, 7
  %377 = add i32 %376, 3200
  %378 = add i32 %377, %14
  %379 = zext i32 %378 to i64
  %380 = getelementptr inbounds float, float addrspace(1)* %0, i64 %379
  %381 = load float, float addrspace(1)* %380, align 4, !tbaa !7, !amdgpu.noclobber !6
  %382 = add nuw nsw i32 %14, 3200
  %383 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %382
  store float %381, float addrspace(3)* %383, align 4, !tbaa !7
  %384 = add i32 %28, %377
  %385 = zext i32 %384 to i64
  %386 = getelementptr inbounds float, float addrspace(1)* %0, i64 %385
  %387 = load float, float addrspace(1)* %386, align 4, !tbaa !7, !amdgpu.noclobber !6
  %388 = add nuw nsw i32 %14, 3264
  %389 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %388
  store float %387, float addrspace(3)* %389, align 4, !tbaa !7
  %390 = shl i32 %21, 7
  %391 = add i32 %390, 3328
  %392 = add i32 %391, %14
  %393 = zext i32 %392 to i64
  %394 = getelementptr inbounds float, float addrspace(1)* %0, i64 %393
  %395 = load float, float addrspace(1)* %394, align 4, !tbaa !7, !amdgpu.noclobber !6
  %396 = add nuw nsw i32 %14, 3328
  %397 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %396
  store float %395, float addrspace(3)* %397, align 4, !tbaa !7
  %398 = add i32 %28, %391
  %399 = zext i32 %398 to i64
  %400 = getelementptr inbounds float, float addrspace(1)* %0, i64 %399
  %401 = load float, float addrspace(1)* %400, align 4, !tbaa !7, !amdgpu.noclobber !6
  %402 = add nuw nsw i32 %14, 3392
  %403 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %402
  store float %401, float addrspace(3)* %403, align 4, !tbaa !7
  %404 = shl i32 %21, 7
  %405 = add i32 %404, 3456
  %406 = add i32 %405, %14
  %407 = zext i32 %406 to i64
  %408 = getelementptr inbounds float, float addrspace(1)* %0, i64 %407
  %409 = load float, float addrspace(1)* %408, align 4, !tbaa !7, !amdgpu.noclobber !6
  %410 = add nuw nsw i32 %14, 3456
  %411 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %410
  store float %409, float addrspace(3)* %411, align 4, !tbaa !7
  %412 = add i32 %28, %405
  %413 = zext i32 %412 to i64
  %414 = getelementptr inbounds float, float addrspace(1)* %0, i64 %413
  %415 = load float, float addrspace(1)* %414, align 4, !tbaa !7, !amdgpu.noclobber !6
  %416 = add nuw nsw i32 %14, 3520
  %417 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %416
  store float %415, float addrspace(3)* %417, align 4, !tbaa !7
  %418 = shl i32 %21, 7
  %419 = add i32 %418, 3584
  %420 = add i32 %419, %14
  %421 = zext i32 %420 to i64
  %422 = getelementptr inbounds float, float addrspace(1)* %0, i64 %421
  %423 = load float, float addrspace(1)* %422, align 4, !tbaa !7, !amdgpu.noclobber !6
  %424 = add nuw nsw i32 %14, 3584
  %425 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %424
  store float %423, float addrspace(3)* %425, align 4, !tbaa !7
  %426 = add i32 %28, %419
  %427 = zext i32 %426 to i64
  %428 = getelementptr inbounds float, float addrspace(1)* %0, i64 %427
  %429 = load float, float addrspace(1)* %428, align 4, !tbaa !7, !amdgpu.noclobber !6
  %430 = add nuw nsw i32 %14, 3648
  %431 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %430
  store float %429, float addrspace(3)* %431, align 4, !tbaa !7
  %432 = shl i32 %21, 7
  %433 = add i32 %432, 3712
  %434 = add i32 %433, %14
  %435 = zext i32 %434 to i64
  %436 = getelementptr inbounds float, float addrspace(1)* %0, i64 %435
  %437 = load float, float addrspace(1)* %436, align 4, !tbaa !7, !amdgpu.noclobber !6
  %438 = add nuw nsw i32 %14, 3712
  %439 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %438
  store float %437, float addrspace(3)* %439, align 4, !tbaa !7
  %440 = add i32 %28, %433
  %441 = zext i32 %440 to i64
  %442 = getelementptr inbounds float, float addrspace(1)* %0, i64 %441
  %443 = load float, float addrspace(1)* %442, align 4, !tbaa !7, !amdgpu.noclobber !6
  %444 = add nuw nsw i32 %14, 3776
  %445 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %444
  store float %443, float addrspace(3)* %445, align 4, !tbaa !7
  %446 = shl i32 %21, 7
  %447 = add i32 %446, 3840
  %448 = add i32 %447, %14
  %449 = zext i32 %448 to i64
  %450 = getelementptr inbounds float, float addrspace(1)* %0, i64 %449
  %451 = load float, float addrspace(1)* %450, align 4, !tbaa !7, !amdgpu.noclobber !6
  %452 = add nuw nsw i32 %14, 3840
  %453 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %452
  store float %451, float addrspace(3)* %453, align 4, !tbaa !7
  %454 = add i32 %28, %447
  %455 = zext i32 %454 to i64
  %456 = getelementptr inbounds float, float addrspace(1)* %0, i64 %455
  %457 = load float, float addrspace(1)* %456, align 4, !tbaa !7, !amdgpu.noclobber !6
  %458 = add nuw nsw i32 %14, 3904
  %459 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %458
  store float %457, float addrspace(3)* %459, align 4, !tbaa !7
  %460 = shl i32 %21, 7
  %461 = add i32 %460, 3968
  %462 = add i32 %461, %14
  %463 = zext i32 %462 to i64
  %464 = getelementptr inbounds float, float addrspace(1)* %0, i64 %463
  %465 = load float, float addrspace(1)* %464, align 4, !tbaa !7, !amdgpu.noclobber !6
  %466 = add nuw nsw i32 %14, 3968
  %467 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %466
  store float %465, float addrspace(3)* %467, align 4, !tbaa !7
  %468 = add i32 %28, %461
  %469 = zext i32 %468 to i64
  %470 = getelementptr inbounds float, float addrspace(1)* %0, i64 %469
  %471 = load float, float addrspace(1)* %470, align 4, !tbaa !7, !amdgpu.noclobber !6
  %472 = add nuw nsw i32 %14, 4032
  %473 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %472
  store float %471, float addrspace(3)* %473, align 4, !tbaa !7
  %474 = shl i32 %21, 7
  %475 = add i32 %474, 4096
  %476 = add i32 %475, %14
  %477 = zext i32 %476 to i64
  %478 = getelementptr inbounds float, float addrspace(1)* %0, i64 %477
  %479 = load float, float addrspace(1)* %478, align 4, !tbaa !7, !amdgpu.noclobber !6
  %480 = or i32 %14, 4096
  %481 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %480
  store float %479, float addrspace(3)* %481, align 4, !tbaa !7
  %482 = add i32 %28, %475
  %483 = zext i32 %482 to i64
  %484 = getelementptr inbounds float, float addrspace(1)* %0, i64 %483
  %485 = load float, float addrspace(1)* %484, align 4, !tbaa !7, !amdgpu.noclobber !6
  %486 = add nuw nsw i32 %14, 4160
  %487 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %486
  store float %485, float addrspace(3)* %487, align 4, !tbaa !7
  %488 = shl i32 %21, 7
  %489 = add i32 %488, 4224
  %490 = add i32 %489, %14
  %491 = zext i32 %490 to i64
  %492 = getelementptr inbounds float, float addrspace(1)* %0, i64 %491
  %493 = load float, float addrspace(1)* %492, align 4, !tbaa !7, !amdgpu.noclobber !6
  %494 = add nuw nsw i32 %14, 4224
  %495 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %494
  store float %493, float addrspace(3)* %495, align 4, !tbaa !7
  %496 = add i32 %28, %489
  %497 = zext i32 %496 to i64
  %498 = getelementptr inbounds float, float addrspace(1)* %0, i64 %497
  %499 = load float, float addrspace(1)* %498, align 4, !tbaa !7, !amdgpu.noclobber !6
  %500 = add nuw nsw i32 %14, 4288
  %501 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %500
  store float %499, float addrspace(3)* %501, align 4, !tbaa !7
  %502 = shl i32 %21, 7
  %503 = add i32 %502, 4352
  %504 = add i32 %503, %14
  %505 = zext i32 %504 to i64
  %506 = getelementptr inbounds float, float addrspace(1)* %0, i64 %505
  %507 = load float, float addrspace(1)* %506, align 4, !tbaa !7, !amdgpu.noclobber !6
  %508 = add nuw nsw i32 %14, 4352
  %509 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %508
  store float %507, float addrspace(3)* %509, align 4, !tbaa !7
  %510 = add i32 %28, %503
  %511 = zext i32 %510 to i64
  %512 = getelementptr inbounds float, float addrspace(1)* %0, i64 %511
  %513 = load float, float addrspace(1)* %512, align 4, !tbaa !7, !amdgpu.noclobber !6
  %514 = add nuw nsw i32 %14, 4416
  %515 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %514
  store float %513, float addrspace(3)* %515, align 4, !tbaa !7
  %516 = shl i32 %21, 7
  %517 = add i32 %516, 4480
  %518 = add i32 %517, %14
  %519 = zext i32 %518 to i64
  %520 = getelementptr inbounds float, float addrspace(1)* %0, i64 %519
  %521 = load float, float addrspace(1)* %520, align 4, !tbaa !7, !amdgpu.noclobber !6
  %522 = add nuw nsw i32 %14, 4480
  %523 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %522
  store float %521, float addrspace(3)* %523, align 4, !tbaa !7
  %524 = add i32 %28, %517
  %525 = zext i32 %524 to i64
  %526 = getelementptr inbounds float, float addrspace(1)* %0, i64 %525
  %527 = load float, float addrspace(1)* %526, align 4, !tbaa !7, !amdgpu.noclobber !6
  %528 = add nuw nsw i32 %14, 4544
  %529 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %528
  store float %527, float addrspace(3)* %529, align 4, !tbaa !7
  %530 = shl i32 %21, 7
  %531 = add i32 %530, 4608
  %532 = add i32 %531, %14
  %533 = zext i32 %532 to i64
  %534 = getelementptr inbounds float, float addrspace(1)* %0, i64 %533
  %535 = load float, float addrspace(1)* %534, align 4, !tbaa !7, !amdgpu.noclobber !6
  %536 = add nuw nsw i32 %14, 4608
  %537 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %536
  store float %535, float addrspace(3)* %537, align 4, !tbaa !7
  %538 = add i32 %28, %531
  %539 = zext i32 %538 to i64
  %540 = getelementptr inbounds float, float addrspace(1)* %0, i64 %539
  %541 = load float, float addrspace(1)* %540, align 4, !tbaa !7, !amdgpu.noclobber !6
  %542 = add nuw nsw i32 %14, 4672
  %543 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %542
  store float %541, float addrspace(3)* %543, align 4, !tbaa !7
  %544 = shl i32 %21, 7
  %545 = add i32 %544, 4736
  %546 = add i32 %545, %14
  %547 = zext i32 %546 to i64
  %548 = getelementptr inbounds float, float addrspace(1)* %0, i64 %547
  %549 = load float, float addrspace(1)* %548, align 4, !tbaa !7, !amdgpu.noclobber !6
  %550 = add nuw nsw i32 %14, 4736
  %551 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %550
  store float %549, float addrspace(3)* %551, align 4, !tbaa !7
  %552 = add i32 %28, %545
  %553 = zext i32 %552 to i64
  %554 = getelementptr inbounds float, float addrspace(1)* %0, i64 %553
  %555 = load float, float addrspace(1)* %554, align 4, !tbaa !7, !amdgpu.noclobber !6
  %556 = add nuw nsw i32 %14, 4800
  %557 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %556
  store float %555, float addrspace(3)* %557, align 4, !tbaa !7
  %558 = shl i32 %21, 7
  %559 = add i32 %558, 4864
  %560 = add i32 %559, %14
  %561 = zext i32 %560 to i64
  %562 = getelementptr inbounds float, float addrspace(1)* %0, i64 %561
  %563 = load float, float addrspace(1)* %562, align 4, !tbaa !7, !amdgpu.noclobber !6
  %564 = add nuw nsw i32 %14, 4864
  %565 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %564
  store float %563, float addrspace(3)* %565, align 4, !tbaa !7
  %566 = add i32 %28, %559
  %567 = zext i32 %566 to i64
  %568 = getelementptr inbounds float, float addrspace(1)* %0, i64 %567
  %569 = load float, float addrspace(1)* %568, align 4, !tbaa !7, !amdgpu.noclobber !6
  %570 = add nuw nsw i32 %14, 4928
  %571 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %570
  store float %569, float addrspace(3)* %571, align 4, !tbaa !7
  %572 = shl i32 %21, 7
  %573 = add i32 %572, 4992
  %574 = add i32 %573, %14
  %575 = zext i32 %574 to i64
  %576 = getelementptr inbounds float, float addrspace(1)* %0, i64 %575
  %577 = load float, float addrspace(1)* %576, align 4, !tbaa !7, !amdgpu.noclobber !6
  %578 = add nuw nsw i32 %14, 4992
  %579 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %578
  store float %577, float addrspace(3)* %579, align 4, !tbaa !7
  %580 = add i32 %28, %573
  %581 = zext i32 %580 to i64
  %582 = getelementptr inbounds float, float addrspace(1)* %0, i64 %581
  %583 = load float, float addrspace(1)* %582, align 4, !tbaa !7, !amdgpu.noclobber !6
  %584 = add nuw nsw i32 %14, 5056
  %585 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %584
  store float %583, float addrspace(3)* %585, align 4, !tbaa !7
  %586 = shl i32 %21, 7
  %587 = add i32 %586, 5120
  %588 = add i32 %587, %14
  %589 = zext i32 %588 to i64
  %590 = getelementptr inbounds float, float addrspace(1)* %0, i64 %589
  %591 = load float, float addrspace(1)* %590, align 4, !tbaa !7, !amdgpu.noclobber !6
  %592 = or i32 %14, 5120
  %593 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %592
  store float %591, float addrspace(3)* %593, align 4, !tbaa !7
  %594 = add i32 %28, %587
  %595 = zext i32 %594 to i64
  %596 = getelementptr inbounds float, float addrspace(1)* %0, i64 %595
  %597 = load float, float addrspace(1)* %596, align 4, !tbaa !7, !amdgpu.noclobber !6
  %598 = add nuw nsw i32 %14, 5184
  %599 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %598
  store float %597, float addrspace(3)* %599, align 4, !tbaa !7
  %600 = shl i32 %21, 7
  %601 = add i32 %600, 5248
  %602 = add i32 %601, %14
  %603 = zext i32 %602 to i64
  %604 = getelementptr inbounds float, float addrspace(1)* %0, i64 %603
  %605 = load float, float addrspace(1)* %604, align 4, !tbaa !7, !amdgpu.noclobber !6
  %606 = add nuw nsw i32 %14, 5248
  %607 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %606
  store float %605, float addrspace(3)* %607, align 4, !tbaa !7
  %608 = add i32 %28, %601
  %609 = zext i32 %608 to i64
  %610 = getelementptr inbounds float, float addrspace(1)* %0, i64 %609
  %611 = load float, float addrspace(1)* %610, align 4, !tbaa !7, !amdgpu.noclobber !6
  %612 = add nuw nsw i32 %14, 5312
  %613 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %612
  store float %611, float addrspace(3)* %613, align 4, !tbaa !7
  %614 = shl i32 %21, 7
  %615 = add i32 %614, 5376
  %616 = add i32 %615, %14
  %617 = zext i32 %616 to i64
  %618 = getelementptr inbounds float, float addrspace(1)* %0, i64 %617
  %619 = load float, float addrspace(1)* %618, align 4, !tbaa !7, !amdgpu.noclobber !6
  %620 = add nuw nsw i32 %14, 5376
  %621 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %620
  store float %619, float addrspace(3)* %621, align 4, !tbaa !7
  %622 = add i32 %28, %615
  %623 = zext i32 %622 to i64
  %624 = getelementptr inbounds float, float addrspace(1)* %0, i64 %623
  %625 = load float, float addrspace(1)* %624, align 4, !tbaa !7, !amdgpu.noclobber !6
  %626 = add nuw nsw i32 %14, 5440
  %627 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %626
  store float %625, float addrspace(3)* %627, align 4, !tbaa !7
  %628 = shl i32 %21, 7
  %629 = add i32 %628, 5504
  %630 = add i32 %629, %14
  %631 = zext i32 %630 to i64
  %632 = getelementptr inbounds float, float addrspace(1)* %0, i64 %631
  %633 = load float, float addrspace(1)* %632, align 4, !tbaa !7, !amdgpu.noclobber !6
  %634 = add nuw nsw i32 %14, 5504
  %635 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %634
  store float %633, float addrspace(3)* %635, align 4, !tbaa !7
  %636 = add i32 %28, %629
  %637 = zext i32 %636 to i64
  %638 = getelementptr inbounds float, float addrspace(1)* %0, i64 %637
  %639 = load float, float addrspace(1)* %638, align 4, !tbaa !7, !amdgpu.noclobber !6
  %640 = add nuw nsw i32 %14, 5568
  %641 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %640
  store float %639, float addrspace(3)* %641, align 4, !tbaa !7
  %642 = shl i32 %21, 7
  %643 = add i32 %642, 5632
  %644 = add i32 %643, %14
  %645 = zext i32 %644 to i64
  %646 = getelementptr inbounds float, float addrspace(1)* %0, i64 %645
  %647 = load float, float addrspace(1)* %646, align 4, !tbaa !7, !amdgpu.noclobber !6
  %648 = add nuw nsw i32 %14, 5632
  %649 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %648
  store float %647, float addrspace(3)* %649, align 4, !tbaa !7
  %650 = add i32 %28, %643
  %651 = zext i32 %650 to i64
  %652 = getelementptr inbounds float, float addrspace(1)* %0, i64 %651
  %653 = load float, float addrspace(1)* %652, align 4, !tbaa !7, !amdgpu.noclobber !6
  %654 = add nuw nsw i32 %14, 5696
  %655 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %654
  store float %653, float addrspace(3)* %655, align 4, !tbaa !7
  %656 = shl i32 %21, 7
  %657 = add i32 %656, 5760
  %658 = add i32 %657, %14
  %659 = zext i32 %658 to i64
  %660 = getelementptr inbounds float, float addrspace(1)* %0, i64 %659
  %661 = load float, float addrspace(1)* %660, align 4, !tbaa !7, !amdgpu.noclobber !6
  %662 = add nuw nsw i32 %14, 5760
  %663 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %662
  store float %661, float addrspace(3)* %663, align 4, !tbaa !7
  %664 = add i32 %28, %657
  %665 = zext i32 %664 to i64
  %666 = getelementptr inbounds float, float addrspace(1)* %0, i64 %665
  %667 = load float, float addrspace(1)* %666, align 4, !tbaa !7, !amdgpu.noclobber !6
  %668 = add nuw nsw i32 %14, 5824
  %669 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %668
  store float %667, float addrspace(3)* %669, align 4, !tbaa !7
  %670 = shl i32 %21, 7
  %671 = add i32 %670, 5888
  %672 = add i32 %671, %14
  %673 = zext i32 %672 to i64
  %674 = getelementptr inbounds float, float addrspace(1)* %0, i64 %673
  %675 = load float, float addrspace(1)* %674, align 4, !tbaa !7, !amdgpu.noclobber !6
  %676 = add nuw nsw i32 %14, 5888
  %677 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %676
  store float %675, float addrspace(3)* %677, align 4, !tbaa !7
  %678 = add i32 %28, %671
  %679 = zext i32 %678 to i64
  %680 = getelementptr inbounds float, float addrspace(1)* %0, i64 %679
  %681 = load float, float addrspace(1)* %680, align 4, !tbaa !7, !amdgpu.noclobber !6
  %682 = add nuw nsw i32 %14, 5952
  %683 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %682
  store float %681, float addrspace(3)* %683, align 4, !tbaa !7
  %684 = shl i32 %21, 7
  %685 = add i32 %684, 6016
  %686 = add i32 %685, %14
  %687 = zext i32 %686 to i64
  %688 = getelementptr inbounds float, float addrspace(1)* %0, i64 %687
  %689 = load float, float addrspace(1)* %688, align 4, !tbaa !7, !amdgpu.noclobber !6
  %690 = add nuw nsw i32 %14, 6016
  %691 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %690
  store float %689, float addrspace(3)* %691, align 4, !tbaa !7
  %692 = add i32 %28, %685
  %693 = zext i32 %692 to i64
  %694 = getelementptr inbounds float, float addrspace(1)* %0, i64 %693
  %695 = load float, float addrspace(1)* %694, align 4, !tbaa !7, !amdgpu.noclobber !6
  %696 = add nuw nsw i32 %14, 6080
  %697 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %696
  store float %695, float addrspace(3)* %697, align 4, !tbaa !7
  %698 = shl i32 %21, 7
  %699 = add i32 %698, 6144
  %700 = add i32 %699, %14
  %701 = zext i32 %700 to i64
  %702 = getelementptr inbounds float, float addrspace(1)* %0, i64 %701
  %703 = load float, float addrspace(1)* %702, align 4, !tbaa !7, !amdgpu.noclobber !6
  %704 = or i32 %14, 6144
  %705 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %704
  store float %703, float addrspace(3)* %705, align 4, !tbaa !7
  %706 = add i32 %28, %699
  %707 = zext i32 %706 to i64
  %708 = getelementptr inbounds float, float addrspace(1)* %0, i64 %707
  %709 = load float, float addrspace(1)* %708, align 4, !tbaa !7, !amdgpu.noclobber !6
  %710 = add nuw nsw i32 %14, 6208
  %711 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %710
  store float %709, float addrspace(3)* %711, align 4, !tbaa !7
  %712 = shl i32 %21, 7
  %713 = add i32 %712, 6272
  %714 = add i32 %713, %14
  %715 = zext i32 %714 to i64
  %716 = getelementptr inbounds float, float addrspace(1)* %0, i64 %715
  %717 = load float, float addrspace(1)* %716, align 4, !tbaa !7, !amdgpu.noclobber !6
  %718 = add nuw nsw i32 %14, 6272
  %719 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %718
  store float %717, float addrspace(3)* %719, align 4, !tbaa !7
  %720 = add i32 %28, %713
  %721 = zext i32 %720 to i64
  %722 = getelementptr inbounds float, float addrspace(1)* %0, i64 %721
  %723 = load float, float addrspace(1)* %722, align 4, !tbaa !7, !amdgpu.noclobber !6
  %724 = add nuw nsw i32 %14, 6336
  %725 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %724
  store float %723, float addrspace(3)* %725, align 4, !tbaa !7
  %726 = shl i32 %21, 7
  %727 = add i32 %726, 6400
  %728 = add i32 %727, %14
  %729 = zext i32 %728 to i64
  %730 = getelementptr inbounds float, float addrspace(1)* %0, i64 %729
  %731 = load float, float addrspace(1)* %730, align 4, !tbaa !7, !amdgpu.noclobber !6
  %732 = add nuw nsw i32 %14, 6400
  %733 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %732
  store float %731, float addrspace(3)* %733, align 4, !tbaa !7
  %734 = add i32 %28, %727
  %735 = zext i32 %734 to i64
  %736 = getelementptr inbounds float, float addrspace(1)* %0, i64 %735
  %737 = load float, float addrspace(1)* %736, align 4, !tbaa !7, !amdgpu.noclobber !6
  %738 = add nuw nsw i32 %14, 6464
  %739 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %738
  store float %737, float addrspace(3)* %739, align 4, !tbaa !7
  %740 = shl i32 %21, 7
  %741 = add i32 %740, 6528
  %742 = add i32 %741, %14
  %743 = zext i32 %742 to i64
  %744 = getelementptr inbounds float, float addrspace(1)* %0, i64 %743
  %745 = load float, float addrspace(1)* %744, align 4, !tbaa !7, !amdgpu.noclobber !6
  %746 = add nuw nsw i32 %14, 6528
  %747 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %746
  store float %745, float addrspace(3)* %747, align 4, !tbaa !7
  %748 = add i32 %28, %741
  %749 = zext i32 %748 to i64
  %750 = getelementptr inbounds float, float addrspace(1)* %0, i64 %749
  %751 = load float, float addrspace(1)* %750, align 4, !tbaa !7, !amdgpu.noclobber !6
  %752 = add nuw nsw i32 %14, 6592
  %753 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %752
  store float %751, float addrspace(3)* %753, align 4, !tbaa !7
  %754 = shl i32 %21, 7
  %755 = add i32 %754, 6656
  %756 = add i32 %755, %14
  %757 = zext i32 %756 to i64
  %758 = getelementptr inbounds float, float addrspace(1)* %0, i64 %757
  %759 = load float, float addrspace(1)* %758, align 4, !tbaa !7, !amdgpu.noclobber !6
  %760 = add nuw nsw i32 %14, 6656
  %761 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %760
  store float %759, float addrspace(3)* %761, align 4, !tbaa !7
  %762 = add i32 %28, %755
  %763 = zext i32 %762 to i64
  %764 = getelementptr inbounds float, float addrspace(1)* %0, i64 %763
  %765 = load float, float addrspace(1)* %764, align 4, !tbaa !7, !amdgpu.noclobber !6
  %766 = add nuw nsw i32 %14, 6720
  %767 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %766
  store float %765, float addrspace(3)* %767, align 4, !tbaa !7
  %768 = shl i32 %21, 7
  %769 = add i32 %768, 6784
  %770 = add i32 %769, %14
  %771 = zext i32 %770 to i64
  %772 = getelementptr inbounds float, float addrspace(1)* %0, i64 %771
  %773 = load float, float addrspace(1)* %772, align 4, !tbaa !7, !amdgpu.noclobber !6
  %774 = add nuw nsw i32 %14, 6784
  %775 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %774
  store float %773, float addrspace(3)* %775, align 4, !tbaa !7
  %776 = add i32 %28, %769
  %777 = zext i32 %776 to i64
  %778 = getelementptr inbounds float, float addrspace(1)* %0, i64 %777
  %779 = load float, float addrspace(1)* %778, align 4, !tbaa !7, !amdgpu.noclobber !6
  %780 = add nuw nsw i32 %14, 6848
  %781 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %780
  store float %779, float addrspace(3)* %781, align 4, !tbaa !7
  %782 = shl i32 %21, 7
  %783 = add i32 %782, 6912
  %784 = add i32 %783, %14
  %785 = zext i32 %784 to i64
  %786 = getelementptr inbounds float, float addrspace(1)* %0, i64 %785
  %787 = load float, float addrspace(1)* %786, align 4, !tbaa !7, !amdgpu.noclobber !6
  %788 = add nuw nsw i32 %14, 6912
  %789 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %788
  store float %787, float addrspace(3)* %789, align 4, !tbaa !7
  %790 = add i32 %28, %783
  %791 = zext i32 %790 to i64
  %792 = getelementptr inbounds float, float addrspace(1)* %0, i64 %791
  %793 = load float, float addrspace(1)* %792, align 4, !tbaa !7, !amdgpu.noclobber !6
  %794 = add nuw nsw i32 %14, 6976
  %795 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %794
  store float %793, float addrspace(3)* %795, align 4, !tbaa !7
  %796 = shl i32 %21, 7
  %797 = add i32 %796, 7040
  %798 = add i32 %797, %14
  %799 = zext i32 %798 to i64
  %800 = getelementptr inbounds float, float addrspace(1)* %0, i64 %799
  %801 = load float, float addrspace(1)* %800, align 4, !tbaa !7, !amdgpu.noclobber !6
  %802 = add nuw nsw i32 %14, 7040
  %803 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %802
  store float %801, float addrspace(3)* %803, align 4, !tbaa !7
  %804 = add i32 %28, %797
  %805 = zext i32 %804 to i64
  %806 = getelementptr inbounds float, float addrspace(1)* %0, i64 %805
  %807 = load float, float addrspace(1)* %806, align 4, !tbaa !7, !amdgpu.noclobber !6
  %808 = add nuw nsw i32 %14, 7104
  %809 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %808
  store float %807, float addrspace(3)* %809, align 4, !tbaa !7
  %810 = shl i32 %21, 7
  %811 = add i32 %810, 7168
  %812 = add i32 %811, %14
  %813 = zext i32 %812 to i64
  %814 = getelementptr inbounds float, float addrspace(1)* %0, i64 %813
  %815 = load float, float addrspace(1)* %814, align 4, !tbaa !7, !amdgpu.noclobber !6
  %816 = or i32 %14, 7168
  %817 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %816
  store float %815, float addrspace(3)* %817, align 4, !tbaa !7
  %818 = add i32 %28, %811
  %819 = zext i32 %818 to i64
  %820 = getelementptr inbounds float, float addrspace(1)* %0, i64 %819
  %821 = load float, float addrspace(1)* %820, align 4, !tbaa !7, !amdgpu.noclobber !6
  %822 = add nuw nsw i32 %14, 7232
  %823 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %822
  store float %821, float addrspace(3)* %823, align 4, !tbaa !7
  %824 = shl i32 %21, 7
  %825 = add i32 %824, 7296
  %826 = add i32 %825, %14
  %827 = zext i32 %826 to i64
  %828 = getelementptr inbounds float, float addrspace(1)* %0, i64 %827
  %829 = load float, float addrspace(1)* %828, align 4, !tbaa !7, !amdgpu.noclobber !6
  %830 = add nuw nsw i32 %14, 7296
  %831 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %830
  store float %829, float addrspace(3)* %831, align 4, !tbaa !7
  %832 = add i32 %28, %825
  %833 = zext i32 %832 to i64
  %834 = getelementptr inbounds float, float addrspace(1)* %0, i64 %833
  %835 = load float, float addrspace(1)* %834, align 4, !tbaa !7, !amdgpu.noclobber !6
  %836 = add nuw nsw i32 %14, 7360
  %837 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %836
  store float %835, float addrspace(3)* %837, align 4, !tbaa !7
  %838 = shl i32 %21, 7
  %839 = add i32 %838, 7424
  %840 = add i32 %839, %14
  %841 = zext i32 %840 to i64
  %842 = getelementptr inbounds float, float addrspace(1)* %0, i64 %841
  %843 = load float, float addrspace(1)* %842, align 4, !tbaa !7, !amdgpu.noclobber !6
  %844 = add nuw nsw i32 %14, 7424
  %845 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %844
  store float %843, float addrspace(3)* %845, align 4, !tbaa !7
  %846 = add i32 %28, %839
  %847 = zext i32 %846 to i64
  %848 = getelementptr inbounds float, float addrspace(1)* %0, i64 %847
  %849 = load float, float addrspace(1)* %848, align 4, !tbaa !7, !amdgpu.noclobber !6
  %850 = add nuw nsw i32 %14, 7488
  %851 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %850
  store float %849, float addrspace(3)* %851, align 4, !tbaa !7
  %852 = shl i32 %21, 7
  %853 = add i32 %852, 7552
  %854 = add i32 %853, %14
  %855 = zext i32 %854 to i64
  %856 = getelementptr inbounds float, float addrspace(1)* %0, i64 %855
  %857 = load float, float addrspace(1)* %856, align 4, !tbaa !7, !amdgpu.noclobber !6
  %858 = add nuw nsw i32 %14, 7552
  %859 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %858
  store float %857, float addrspace(3)* %859, align 4, !tbaa !7
  %860 = add i32 %28, %853
  %861 = zext i32 %860 to i64
  %862 = getelementptr inbounds float, float addrspace(1)* %0, i64 %861
  %863 = load float, float addrspace(1)* %862, align 4, !tbaa !7, !amdgpu.noclobber !6
  %864 = add nuw nsw i32 %14, 7616
  %865 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %864
  store float %863, float addrspace(3)* %865, align 4, !tbaa !7
  %866 = shl i32 %21, 7
  %867 = add i32 %866, 7680
  %868 = add i32 %867, %14
  %869 = zext i32 %868 to i64
  %870 = getelementptr inbounds float, float addrspace(1)* %0, i64 %869
  %871 = load float, float addrspace(1)* %870, align 4, !tbaa !7, !amdgpu.noclobber !6
  %872 = add nuw nsw i32 %14, 7680
  %873 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %872
  store float %871, float addrspace(3)* %873, align 4, !tbaa !7
  %874 = add i32 %28, %867
  %875 = zext i32 %874 to i64
  %876 = getelementptr inbounds float, float addrspace(1)* %0, i64 %875
  %877 = load float, float addrspace(1)* %876, align 4, !tbaa !7, !amdgpu.noclobber !6
  %878 = add nuw nsw i32 %14, 7744
  %879 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %878
  store float %877, float addrspace(3)* %879, align 4, !tbaa !7
  %880 = shl i32 %21, 7
  %881 = add i32 %880, 7808
  %882 = add i32 %881, %14
  %883 = zext i32 %882 to i64
  %884 = getelementptr inbounds float, float addrspace(1)* %0, i64 %883
  %885 = load float, float addrspace(1)* %884, align 4, !tbaa !7, !amdgpu.noclobber !6
  %886 = add nuw nsw i32 %14, 7808
  %887 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %886
  store float %885, float addrspace(3)* %887, align 4, !tbaa !7
  %888 = add i32 %28, %881
  %889 = zext i32 %888 to i64
  %890 = getelementptr inbounds float, float addrspace(1)* %0, i64 %889
  %891 = load float, float addrspace(1)* %890, align 4, !tbaa !7, !amdgpu.noclobber !6
  %892 = add nuw nsw i32 %14, 7872
  %893 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %892
  store float %891, float addrspace(3)* %893, align 4, !tbaa !7
  %894 = shl i32 %21, 7
  %895 = add i32 %894, 7936
  %896 = add i32 %895, %14
  %897 = zext i32 %896 to i64
  %898 = getelementptr inbounds float, float addrspace(1)* %0, i64 %897
  %899 = load float, float addrspace(1)* %898, align 4, !tbaa !7, !amdgpu.noclobber !6
  %900 = add nuw nsw i32 %14, 7936
  %901 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %900
  store float %899, float addrspace(3)* %901, align 4, !tbaa !7
  %902 = add i32 %28, %895
  %903 = zext i32 %902 to i64
  %904 = getelementptr inbounds float, float addrspace(1)* %0, i64 %903
  %905 = load float, float addrspace(1)* %904, align 4, !tbaa !7, !amdgpu.noclobber !6
  %906 = add nuw nsw i32 %14, 8000
  %907 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %906
  store float %905, float addrspace(3)* %907, align 4, !tbaa !7
  %908 = shl i32 %21, 7
  %909 = add i32 %908, 8064
  %910 = add i32 %909, %14
  %911 = zext i32 %910 to i64
  %912 = getelementptr inbounds float, float addrspace(1)* %0, i64 %911
  %913 = load float, float addrspace(1)* %912, align 4, !tbaa !7, !amdgpu.noclobber !6
  %914 = add nuw nsw i32 %14, 8064
  %915 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %914
  store float %913, float addrspace(3)* %915, align 4, !tbaa !7
  %916 = add i32 %28, %909
  %917 = zext i32 %916 to i64
  %918 = getelementptr inbounds float, float addrspace(1)* %0, i64 %917
  %919 = load float, float addrspace(1)* %918, align 4, !tbaa !7, !amdgpu.noclobber !6
  %920 = add nuw nsw i32 %14, 8128
  %921 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %920
  store float %919, float addrspace(3)* %921, align 4, !tbaa !7
  %922 = icmp eq i32 %11, 0
  br i1 %922, label %1187, label %923

923:                                              ; preds = %13
  %924 = getelementptr inbounds [128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 %14
  %925 = getelementptr inbounds [128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 %28
  %926 = icmp ult i32 %22, %10
  %927 = shl nuw nsw i32 %14, 7
  %928 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %927
  %929 = add nuw nsw i32 %927, 1
  %930 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %929
  %931 = add nuw nsw i32 %927, 2
  %932 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %931
  %933 = add nuw nsw i32 %927, 3
  %934 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %933
  %935 = add nuw nsw i32 %927, 4
  %936 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %935
  %937 = add nuw nsw i32 %927, 5
  %938 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %937
  %939 = add nuw nsw i32 %927, 6
  %940 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %939
  %941 = add nuw nsw i32 %927, 7
  %942 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %941
  %943 = add nuw nsw i32 %927, 8
  %944 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %943
  %945 = add nuw nsw i32 %927, 9
  %946 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %945
  %947 = add nuw nsw i32 %927, 10
  %948 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %947
  %949 = add nuw nsw i32 %927, 11
  %950 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %949
  %951 = add nuw nsw i32 %927, 12
  %952 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %951
  %953 = add nuw nsw i32 %927, 13
  %954 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %953
  %955 = add nuw nsw i32 %927, 14
  %956 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %955
  %957 = add nuw nsw i32 %927, 15
  %958 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %957
  %959 = add nuw nsw i32 %927, 16
  %960 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %959
  %961 = add nuw nsw i32 %927, 17
  %962 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %961
  %963 = add nuw nsw i32 %927, 18
  %964 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %963
  %965 = add nuw nsw i32 %927, 19
  %966 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %965
  %967 = add nuw nsw i32 %927, 20
  %968 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %967
  %969 = add nuw nsw i32 %927, 21
  %970 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %969
  %971 = add nuw nsw i32 %927, 22
  %972 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %971
  %973 = add nuw nsw i32 %927, 23
  %974 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %973
  %975 = add nuw nsw i32 %927, 24
  %976 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %975
  %977 = add nuw nsw i32 %927, 25
  %978 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %977
  %979 = add nuw nsw i32 %927, 26
  %980 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %979
  %981 = add nuw nsw i32 %927, 27
  %982 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %981
  %983 = add nuw nsw i32 %927, 28
  %984 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %983
  %985 = add nuw nsw i32 %927, 29
  %986 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %985
  %987 = add nuw nsw i32 %927, 30
  %988 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %987
  %989 = add nuw nsw i32 %927, 31
  %990 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %989
  %991 = add nuw nsw i32 %927, 32
  %992 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %991
  %993 = add nuw nsw i32 %927, 33
  %994 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %993
  %995 = add nuw nsw i32 %927, 34
  %996 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %995
  %997 = add nuw nsw i32 %927, 35
  %998 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %997
  %999 = add nuw nsw i32 %927, 36
  %1000 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %999
  %1001 = add nuw nsw i32 %927, 37
  %1002 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1001
  %1003 = add nuw nsw i32 %927, 38
  %1004 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1003
  %1005 = add nuw nsw i32 %927, 39
  %1006 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1005
  %1007 = add nuw nsw i32 %927, 40
  %1008 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1007
  %1009 = add nuw nsw i32 %927, 41
  %1010 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1009
  %1011 = add nuw nsw i32 %927, 42
  %1012 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1011
  %1013 = add nuw nsw i32 %927, 43
  %1014 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1013
  %1015 = add nuw nsw i32 %927, 44
  %1016 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1015
  %1017 = add nuw nsw i32 %927, 45
  %1018 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1017
  %1019 = add nuw nsw i32 %927, 46
  %1020 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1019
  %1021 = add nuw nsw i32 %927, 47
  %1022 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1021
  %1023 = add nuw nsw i32 %927, 48
  %1024 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1023
  %1025 = add nuw nsw i32 %927, 49
  %1026 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1025
  %1027 = add nuw nsw i32 %927, 50
  %1028 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1027
  %1029 = add nuw nsw i32 %927, 51
  %1030 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1029
  %1031 = add nuw nsw i32 %927, 52
  %1032 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1031
  %1033 = add nuw nsw i32 %927, 53
  %1034 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1033
  %1035 = add nuw nsw i32 %927, 54
  %1036 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1035
  %1037 = add nuw nsw i32 %927, 55
  %1038 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1037
  %1039 = add nuw nsw i32 %927, 56
  %1040 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1039
  %1041 = add nuw nsw i32 %927, 57
  %1042 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1041
  %1043 = add nuw nsw i32 %927, 58
  %1044 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1043
  %1045 = add nuw nsw i32 %927, 59
  %1046 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1045
  %1047 = add nuw nsw i32 %927, 60
  %1048 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1047
  %1049 = add nuw nsw i32 %927, 61
  %1050 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1049
  %1051 = add nuw nsw i32 %927, 62
  %1052 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1051
  %1053 = add nuw nsw i32 %927, 63
  %1054 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1053
  %1055 = add nuw nsw i32 %927, 64
  %1056 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1055
  %1057 = add nuw nsw i32 %927, 65
  %1058 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1057
  %1059 = add nuw nsw i32 %927, 66
  %1060 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1059
  %1061 = add nuw nsw i32 %927, 67
  %1062 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1061
  %1063 = add nuw nsw i32 %927, 68
  %1064 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1063
  %1065 = add nuw nsw i32 %927, 69
  %1066 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1065
  %1067 = add nuw nsw i32 %927, 70
  %1068 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1067
  %1069 = add nuw nsw i32 %927, 71
  %1070 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1069
  %1071 = add nuw nsw i32 %927, 72
  %1072 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1071
  %1073 = add nuw nsw i32 %927, 73
  %1074 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1073
  %1075 = add nuw nsw i32 %927, 74
  %1076 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1075
  %1077 = add nuw nsw i32 %927, 75
  %1078 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1077
  %1079 = add nuw nsw i32 %927, 76
  %1080 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1079
  %1081 = add nuw nsw i32 %927, 77
  %1082 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1081
  %1083 = add nuw nsw i32 %927, 78
  %1084 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1083
  %1085 = add nuw nsw i32 %927, 79
  %1086 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1085
  %1087 = add nuw nsw i32 %927, 80
  %1088 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1087
  %1089 = add nuw nsw i32 %927, 81
  %1090 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1089
  %1091 = add nuw nsw i32 %927, 82
  %1092 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1091
  %1093 = add nuw nsw i32 %927, 83
  %1094 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1093
  %1095 = add nuw nsw i32 %927, 84
  %1096 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1095
  %1097 = add nuw nsw i32 %927, 85
  %1098 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1097
  %1099 = add nuw nsw i32 %927, 86
  %1100 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1099
  %1101 = add nuw nsw i32 %927, 87
  %1102 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1101
  %1103 = add nuw nsw i32 %927, 88
  %1104 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1103
  %1105 = add nuw nsw i32 %927, 89
  %1106 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1105
  %1107 = add nuw nsw i32 %927, 90
  %1108 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1107
  %1109 = add nuw nsw i32 %927, 91
  %1110 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1109
  %1111 = add nuw nsw i32 %927, 92
  %1112 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1111
  %1113 = add nuw nsw i32 %927, 93
  %1114 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1113
  %1115 = add nuw nsw i32 %927, 94
  %1116 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1115
  %1117 = add nuw nsw i32 %927, 95
  %1118 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1117
  %1119 = add nuw nsw i32 %927, 96
  %1120 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1119
  %1121 = add nuw nsw i32 %927, 97
  %1122 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1121
  %1123 = add nuw nsw i32 %927, 98
  %1124 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1123
  %1125 = add nuw nsw i32 %927, 99
  %1126 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1125
  %1127 = add nuw nsw i32 %927, 100
  %1128 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1127
  %1129 = add nuw nsw i32 %927, 101
  %1130 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1129
  %1131 = add nuw nsw i32 %927, 102
  %1132 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1131
  %1133 = add nuw nsw i32 %927, 103
  %1134 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1133
  %1135 = add nuw nsw i32 %927, 104
  %1136 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1135
  %1137 = add nuw nsw i32 %927, 105
  %1138 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1137
  %1139 = add nuw nsw i32 %927, 106
  %1140 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1139
  %1141 = add nuw nsw i32 %927, 107
  %1142 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1141
  %1143 = add nuw nsw i32 %927, 108
  %1144 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1143
  %1145 = add nuw nsw i32 %927, 109
  %1146 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1145
  %1147 = add nuw nsw i32 %927, 110
  %1148 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1147
  %1149 = add nuw nsw i32 %927, 111
  %1150 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1149
  %1151 = add nuw nsw i32 %927, 112
  %1152 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1151
  %1153 = add nuw nsw i32 %927, 113
  %1154 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1153
  %1155 = add nuw nsw i32 %927, 114
  %1156 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1155
  %1157 = add nuw nsw i32 %927, 115
  %1158 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1157
  %1159 = add nuw nsw i32 %927, 116
  %1160 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1159
  %1161 = add nuw nsw i32 %927, 117
  %1162 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1161
  %1163 = add nuw nsw i32 %927, 118
  %1164 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1163
  %1165 = add nuw nsw i32 %927, 119
  %1166 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1165
  %1167 = add nuw nsw i32 %927, 120
  %1168 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1167
  %1169 = add nuw nsw i32 %927, 121
  %1170 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1169
  %1171 = add nuw nsw i32 %927, 122
  %1172 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1171
  %1173 = add nuw nsw i32 %927, 123
  %1174 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1173
  %1175 = add nuw nsw i32 %927, 124
  %1176 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1175
  %1177 = add nuw nsw i32 %927, 125
  %1178 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1177
  %1179 = add nuw nsw i32 %927, 126
  %1180 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1179
  %1181 = add nuw nsw i32 %927, 127
  %1182 = getelementptr inbounds [8192 x float], [8192 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5hists, i32 0, i32 %1181
  br label %1183

1183:                                             ; preds = %923, %1857
  %1184 = phi i32 [ 0, %923 ], [ %1858, %1857 ]
  %1185 = load i32, i32 addrspace(1)* %9, align 4, !tbaa !11
  %1186 = icmp slt i32 %1185, %12
  br i1 %1186, label %1188, label %1187

1187:                                             ; preds = %1183, %1857, %13
  ret void

1188:                                             ; preds = %1183
  %1189 = shl i32 %1184, 7
  %1190 = add i32 %1189, %14
  %1191 = zext i32 %1190 to i64
  %1192 = getelementptr inbounds float, float addrspace(1)* %1, i64 %1191
  %1193 = load float, float addrspace(1)* %1192, align 4, !tbaa !7
  store float %1193, float addrspace(3)* %924, align 4, !tbaa !7
  %1194 = add i32 %1190, 64
  %1195 = zext i32 %1194 to i64
  %1196 = getelementptr inbounds float, float addrspace(1)* %1, i64 %1195
  %1197 = load float, float addrspace(1)* %1196, align 4, !tbaa !7
  store float %1197, float addrspace(3)* %925, align 4, !tbaa !7
  fence syncscope("workgroup") release
  tail call void @llvm.amdgcn.s.barrier()
  fence syncscope("workgroup") acquire
  br i1 %926, label %1198, label %1857

1198:                                             ; preds = %1188
  %1199 = load float, float addrspace(3)* %928, align 16, !tbaa !7
  %1200 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 0), align 16, !tbaa !7
  %1201 = fsub contract float %1199, %1200
  %1202 = tail call float @llvm.fabs.f32(float %1201)
  %1203 = load float, float addrspace(3)* %930, align 4, !tbaa !7
  %1204 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 1), align 4, !tbaa !7
  %1205 = fsub contract float %1203, %1204
  %1206 = tail call float @llvm.fabs.f32(float %1205)
  %1207 = fadd contract float %1202, %1206
  %1208 = load float, float addrspace(3)* %932, align 8, !tbaa !7
  %1209 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 2), align 8, !tbaa !7
  %1210 = fsub contract float %1208, %1209
  %1211 = tail call float @llvm.fabs.f32(float %1210)
  %1212 = fadd contract float %1207, %1211
  %1213 = load float, float addrspace(3)* %934, align 4, !tbaa !7
  %1214 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 3), align 4, !tbaa !7
  %1215 = fsub contract float %1213, %1214
  %1216 = tail call float @llvm.fabs.f32(float %1215)
  %1217 = fadd contract float %1212, %1216
  %1218 = load float, float addrspace(3)* %936, align 16, !tbaa !7
  %1219 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 4), align 16, !tbaa !7
  %1220 = fsub contract float %1218, %1219
  %1221 = tail call float @llvm.fabs.f32(float %1220)
  %1222 = fadd contract float %1217, %1221
  %1223 = load float, float addrspace(3)* %938, align 4, !tbaa !7
  %1224 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 5), align 4, !tbaa !7
  %1225 = fsub contract float %1223, %1224
  %1226 = tail call float @llvm.fabs.f32(float %1225)
  %1227 = fadd contract float %1222, %1226
  %1228 = load float, float addrspace(3)* %940, align 8, !tbaa !7
  %1229 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 6), align 8, !tbaa !7
  %1230 = fsub contract float %1228, %1229
  %1231 = tail call float @llvm.fabs.f32(float %1230)
  %1232 = fadd contract float %1227, %1231
  %1233 = load float, float addrspace(3)* %942, align 4, !tbaa !7
  %1234 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 7), align 4, !tbaa !7
  %1235 = fsub contract float %1233, %1234
  %1236 = tail call float @llvm.fabs.f32(float %1235)
  %1237 = fadd contract float %1232, %1236
  %1238 = load float, float addrspace(3)* %944, align 16, !tbaa !7
  %1239 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 8), align 16, !tbaa !7
  %1240 = fsub contract float %1238, %1239
  %1241 = tail call float @llvm.fabs.f32(float %1240)
  %1242 = fadd contract float %1237, %1241
  %1243 = load float, float addrspace(3)* %946, align 4, !tbaa !7
  %1244 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 9), align 4, !tbaa !7
  %1245 = fsub contract float %1243, %1244
  %1246 = tail call float @llvm.fabs.f32(float %1245)
  %1247 = fadd contract float %1242, %1246
  %1248 = load float, float addrspace(3)* %948, align 8, !tbaa !7
  %1249 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 10), align 8, !tbaa !7
  %1250 = fsub contract float %1248, %1249
  %1251 = tail call float @llvm.fabs.f32(float %1250)
  %1252 = fadd contract float %1247, %1251
  %1253 = load float, float addrspace(3)* %950, align 4, !tbaa !7
  %1254 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 11), align 4, !tbaa !7
  %1255 = fsub contract float %1253, %1254
  %1256 = tail call float @llvm.fabs.f32(float %1255)
  %1257 = fadd contract float %1252, %1256
  %1258 = load float, float addrspace(3)* %952, align 16, !tbaa !7
  %1259 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 12), align 16, !tbaa !7
  %1260 = fsub contract float %1258, %1259
  %1261 = tail call float @llvm.fabs.f32(float %1260)
  %1262 = fadd contract float %1257, %1261
  %1263 = load float, float addrspace(3)* %954, align 4, !tbaa !7
  %1264 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 13), align 4, !tbaa !7
  %1265 = fsub contract float %1263, %1264
  %1266 = tail call float @llvm.fabs.f32(float %1265)
  %1267 = fadd contract float %1262, %1266
  %1268 = load float, float addrspace(3)* %956, align 8, !tbaa !7
  %1269 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 14), align 8, !tbaa !7
  %1270 = fsub contract float %1268, %1269
  %1271 = tail call float @llvm.fabs.f32(float %1270)
  %1272 = fadd contract float %1267, %1271
  %1273 = load float, float addrspace(3)* %958, align 4, !tbaa !7
  %1274 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 15), align 4, !tbaa !7
  %1275 = fsub contract float %1273, %1274
  %1276 = tail call float @llvm.fabs.f32(float %1275)
  %1277 = fadd contract float %1272, %1276
  %1278 = load float, float addrspace(3)* %960, align 16, !tbaa !7
  %1279 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 16), align 16, !tbaa !7
  %1280 = fsub contract float %1278, %1279
  %1281 = tail call float @llvm.fabs.f32(float %1280)
  %1282 = fadd contract float %1277, %1281
  %1283 = load float, float addrspace(3)* %962, align 4, !tbaa !7
  %1284 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 17), align 4, !tbaa !7
  %1285 = fsub contract float %1283, %1284
  %1286 = tail call float @llvm.fabs.f32(float %1285)
  %1287 = fadd contract float %1282, %1286
  %1288 = load float, float addrspace(3)* %964, align 8, !tbaa !7
  %1289 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 18), align 8, !tbaa !7
  %1290 = fsub contract float %1288, %1289
  %1291 = tail call float @llvm.fabs.f32(float %1290)
  %1292 = fadd contract float %1287, %1291
  %1293 = load float, float addrspace(3)* %966, align 4, !tbaa !7
  %1294 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 19), align 4, !tbaa !7
  %1295 = fsub contract float %1293, %1294
  %1296 = tail call float @llvm.fabs.f32(float %1295)
  %1297 = fadd contract float %1292, %1296
  %1298 = load float, float addrspace(3)* %968, align 16, !tbaa !7
  %1299 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 20), align 16, !tbaa !7
  %1300 = fsub contract float %1298, %1299
  %1301 = tail call float @llvm.fabs.f32(float %1300)
  %1302 = fadd contract float %1297, %1301
  %1303 = load float, float addrspace(3)* %970, align 4, !tbaa !7
  %1304 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 21), align 4, !tbaa !7
  %1305 = fsub contract float %1303, %1304
  %1306 = tail call float @llvm.fabs.f32(float %1305)
  %1307 = fadd contract float %1302, %1306
  %1308 = load float, float addrspace(3)* %972, align 8, !tbaa !7
  %1309 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 22), align 8, !tbaa !7
  %1310 = fsub contract float %1308, %1309
  %1311 = tail call float @llvm.fabs.f32(float %1310)
  %1312 = fadd contract float %1307, %1311
  %1313 = load float, float addrspace(3)* %974, align 4, !tbaa !7
  %1314 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 23), align 4, !tbaa !7
  %1315 = fsub contract float %1313, %1314
  %1316 = tail call float @llvm.fabs.f32(float %1315)
  %1317 = fadd contract float %1312, %1316
  %1318 = load float, float addrspace(3)* %976, align 16, !tbaa !7
  %1319 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 24), align 16, !tbaa !7
  %1320 = fsub contract float %1318, %1319
  %1321 = tail call float @llvm.fabs.f32(float %1320)
  %1322 = fadd contract float %1317, %1321
  %1323 = load float, float addrspace(3)* %978, align 4, !tbaa !7
  %1324 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 25), align 4, !tbaa !7
  %1325 = fsub contract float %1323, %1324
  %1326 = tail call float @llvm.fabs.f32(float %1325)
  %1327 = fadd contract float %1322, %1326
  %1328 = load float, float addrspace(3)* %980, align 8, !tbaa !7
  %1329 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 26), align 8, !tbaa !7
  %1330 = fsub contract float %1328, %1329
  %1331 = tail call float @llvm.fabs.f32(float %1330)
  %1332 = fadd contract float %1327, %1331
  %1333 = load float, float addrspace(3)* %982, align 4, !tbaa !7
  %1334 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 27), align 4, !tbaa !7
  %1335 = fsub contract float %1333, %1334
  %1336 = tail call float @llvm.fabs.f32(float %1335)
  %1337 = fadd contract float %1332, %1336
  %1338 = load float, float addrspace(3)* %984, align 16, !tbaa !7
  %1339 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 28), align 16, !tbaa !7
  %1340 = fsub contract float %1338, %1339
  %1341 = tail call float @llvm.fabs.f32(float %1340)
  %1342 = fadd contract float %1337, %1341
  %1343 = load float, float addrspace(3)* %986, align 4, !tbaa !7
  %1344 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 29), align 4, !tbaa !7
  %1345 = fsub contract float %1343, %1344
  %1346 = tail call float @llvm.fabs.f32(float %1345)
  %1347 = fadd contract float %1342, %1346
  %1348 = load float, float addrspace(3)* %988, align 8, !tbaa !7
  %1349 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 30), align 8, !tbaa !7
  %1350 = fsub contract float %1348, %1349
  %1351 = tail call float @llvm.fabs.f32(float %1350)
  %1352 = fadd contract float %1347, %1351
  %1353 = load float, float addrspace(3)* %990, align 4, !tbaa !7
  %1354 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 31), align 4, !tbaa !7
  %1355 = fsub contract float %1353, %1354
  %1356 = tail call float @llvm.fabs.f32(float %1355)
  %1357 = fadd contract float %1352, %1356
  %1358 = load float, float addrspace(3)* %992, align 16, !tbaa !7
  %1359 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 32), align 16, !tbaa !7
  %1360 = fsub contract float %1358, %1359
  %1361 = tail call float @llvm.fabs.f32(float %1360)
  %1362 = fadd contract float %1357, %1361
  %1363 = load float, float addrspace(3)* %994, align 4, !tbaa !7
  %1364 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 33), align 4, !tbaa !7
  %1365 = fsub contract float %1363, %1364
  %1366 = tail call float @llvm.fabs.f32(float %1365)
  %1367 = fadd contract float %1362, %1366
  %1368 = load float, float addrspace(3)* %996, align 8, !tbaa !7
  %1369 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 34), align 8, !tbaa !7
  %1370 = fsub contract float %1368, %1369
  %1371 = tail call float @llvm.fabs.f32(float %1370)
  %1372 = fadd contract float %1367, %1371
  %1373 = load float, float addrspace(3)* %998, align 4, !tbaa !7
  %1374 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 35), align 4, !tbaa !7
  %1375 = fsub contract float %1373, %1374
  %1376 = tail call float @llvm.fabs.f32(float %1375)
  %1377 = fadd contract float %1372, %1376
  %1378 = load float, float addrspace(3)* %1000, align 16, !tbaa !7
  %1379 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 36), align 16, !tbaa !7
  %1380 = fsub contract float %1378, %1379
  %1381 = tail call float @llvm.fabs.f32(float %1380)
  %1382 = fadd contract float %1377, %1381
  %1383 = load float, float addrspace(3)* %1002, align 4, !tbaa !7
  %1384 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 37), align 4, !tbaa !7
  %1385 = fsub contract float %1383, %1384
  %1386 = tail call float @llvm.fabs.f32(float %1385)
  %1387 = fadd contract float %1382, %1386
  %1388 = load float, float addrspace(3)* %1004, align 8, !tbaa !7
  %1389 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 38), align 8, !tbaa !7
  %1390 = fsub contract float %1388, %1389
  %1391 = tail call float @llvm.fabs.f32(float %1390)
  %1392 = fadd contract float %1387, %1391
  %1393 = load float, float addrspace(3)* %1006, align 4, !tbaa !7
  %1394 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 39), align 4, !tbaa !7
  %1395 = fsub contract float %1393, %1394
  %1396 = tail call float @llvm.fabs.f32(float %1395)
  %1397 = fadd contract float %1392, %1396
  %1398 = load float, float addrspace(3)* %1008, align 16, !tbaa !7
  %1399 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 40), align 16, !tbaa !7
  %1400 = fsub contract float %1398, %1399
  %1401 = tail call float @llvm.fabs.f32(float %1400)
  %1402 = fadd contract float %1397, %1401
  %1403 = load float, float addrspace(3)* %1010, align 4, !tbaa !7
  %1404 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 41), align 4, !tbaa !7
  %1405 = fsub contract float %1403, %1404
  %1406 = tail call float @llvm.fabs.f32(float %1405)
  %1407 = fadd contract float %1402, %1406
  %1408 = load float, float addrspace(3)* %1012, align 8, !tbaa !7
  %1409 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 42), align 8, !tbaa !7
  %1410 = fsub contract float %1408, %1409
  %1411 = tail call float @llvm.fabs.f32(float %1410)
  %1412 = fadd contract float %1407, %1411
  %1413 = load float, float addrspace(3)* %1014, align 4, !tbaa !7
  %1414 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 43), align 4, !tbaa !7
  %1415 = fsub contract float %1413, %1414
  %1416 = tail call float @llvm.fabs.f32(float %1415)
  %1417 = fadd contract float %1412, %1416
  %1418 = load float, float addrspace(3)* %1016, align 16, !tbaa !7
  %1419 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 44), align 16, !tbaa !7
  %1420 = fsub contract float %1418, %1419
  %1421 = tail call float @llvm.fabs.f32(float %1420)
  %1422 = fadd contract float %1417, %1421
  %1423 = load float, float addrspace(3)* %1018, align 4, !tbaa !7
  %1424 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 45), align 4, !tbaa !7
  %1425 = fsub contract float %1423, %1424
  %1426 = tail call float @llvm.fabs.f32(float %1425)
  %1427 = fadd contract float %1422, %1426
  %1428 = load float, float addrspace(3)* %1020, align 8, !tbaa !7
  %1429 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 46), align 8, !tbaa !7
  %1430 = fsub contract float %1428, %1429
  %1431 = tail call float @llvm.fabs.f32(float %1430)
  %1432 = fadd contract float %1427, %1431
  %1433 = load float, float addrspace(3)* %1022, align 4, !tbaa !7
  %1434 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 47), align 4, !tbaa !7
  %1435 = fsub contract float %1433, %1434
  %1436 = tail call float @llvm.fabs.f32(float %1435)
  %1437 = fadd contract float %1432, %1436
  %1438 = load float, float addrspace(3)* %1024, align 16, !tbaa !7
  %1439 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 48), align 16, !tbaa !7
  %1440 = fsub contract float %1438, %1439
  %1441 = tail call float @llvm.fabs.f32(float %1440)
  %1442 = fadd contract float %1437, %1441
  %1443 = load float, float addrspace(3)* %1026, align 4, !tbaa !7
  %1444 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 49), align 4, !tbaa !7
  %1445 = fsub contract float %1443, %1444
  %1446 = tail call float @llvm.fabs.f32(float %1445)
  %1447 = fadd contract float %1442, %1446
  %1448 = load float, float addrspace(3)* %1028, align 8, !tbaa !7
  %1449 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 50), align 8, !tbaa !7
  %1450 = fsub contract float %1448, %1449
  %1451 = tail call float @llvm.fabs.f32(float %1450)
  %1452 = fadd contract float %1447, %1451
  %1453 = load float, float addrspace(3)* %1030, align 4, !tbaa !7
  %1454 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 51), align 4, !tbaa !7
  %1455 = fsub contract float %1453, %1454
  %1456 = tail call float @llvm.fabs.f32(float %1455)
  %1457 = fadd contract float %1452, %1456
  %1458 = load float, float addrspace(3)* %1032, align 16, !tbaa !7
  %1459 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 52), align 16, !tbaa !7
  %1460 = fsub contract float %1458, %1459
  %1461 = tail call float @llvm.fabs.f32(float %1460)
  %1462 = fadd contract float %1457, %1461
  %1463 = load float, float addrspace(3)* %1034, align 4, !tbaa !7
  %1464 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 53), align 4, !tbaa !7
  %1465 = fsub contract float %1463, %1464
  %1466 = tail call float @llvm.fabs.f32(float %1465)
  %1467 = fadd contract float %1462, %1466
  %1468 = load float, float addrspace(3)* %1036, align 8, !tbaa !7
  %1469 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 54), align 8, !tbaa !7
  %1470 = fsub contract float %1468, %1469
  %1471 = tail call float @llvm.fabs.f32(float %1470)
  %1472 = fadd contract float %1467, %1471
  %1473 = load float, float addrspace(3)* %1038, align 4, !tbaa !7
  %1474 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 55), align 4, !tbaa !7
  %1475 = fsub contract float %1473, %1474
  %1476 = tail call float @llvm.fabs.f32(float %1475)
  %1477 = fadd contract float %1472, %1476
  %1478 = load float, float addrspace(3)* %1040, align 16, !tbaa !7
  %1479 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 56), align 16, !tbaa !7
  %1480 = fsub contract float %1478, %1479
  %1481 = tail call float @llvm.fabs.f32(float %1480)
  %1482 = fadd contract float %1477, %1481
  %1483 = load float, float addrspace(3)* %1042, align 4, !tbaa !7
  %1484 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 57), align 4, !tbaa !7
  %1485 = fsub contract float %1483, %1484
  %1486 = tail call float @llvm.fabs.f32(float %1485)
  %1487 = fadd contract float %1482, %1486
  %1488 = load float, float addrspace(3)* %1044, align 8, !tbaa !7
  %1489 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 58), align 8, !tbaa !7
  %1490 = fsub contract float %1488, %1489
  %1491 = tail call float @llvm.fabs.f32(float %1490)
  %1492 = fadd contract float %1487, %1491
  %1493 = load float, float addrspace(3)* %1046, align 4, !tbaa !7
  %1494 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 59), align 4, !tbaa !7
  %1495 = fsub contract float %1493, %1494
  %1496 = tail call float @llvm.fabs.f32(float %1495)
  %1497 = fadd contract float %1492, %1496
  %1498 = load float, float addrspace(3)* %1048, align 16, !tbaa !7
  %1499 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 60), align 16, !tbaa !7
  %1500 = fsub contract float %1498, %1499
  %1501 = tail call float @llvm.fabs.f32(float %1500)
  %1502 = fadd contract float %1497, %1501
  %1503 = load float, float addrspace(3)* %1050, align 4, !tbaa !7
  %1504 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 61), align 4, !tbaa !7
  %1505 = fsub contract float %1503, %1504
  %1506 = tail call float @llvm.fabs.f32(float %1505)
  %1507 = fadd contract float %1502, %1506
  %1508 = load float, float addrspace(3)* %1052, align 8, !tbaa !7
  %1509 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 62), align 8, !tbaa !7
  %1510 = fsub contract float %1508, %1509
  %1511 = tail call float @llvm.fabs.f32(float %1510)
  %1512 = fadd contract float %1507, %1511
  %1513 = load float, float addrspace(3)* %1054, align 4, !tbaa !7
  %1514 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 63), align 4, !tbaa !7
  %1515 = fsub contract float %1513, %1514
  %1516 = tail call float @llvm.fabs.f32(float %1515)
  %1517 = fadd contract float %1512, %1516
  %1518 = load float, float addrspace(3)* %1056, align 16, !tbaa !7
  %1519 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 64), align 16, !tbaa !7
  %1520 = fsub contract float %1518, %1519
  %1521 = tail call float @llvm.fabs.f32(float %1520)
  %1522 = fadd contract float %1517, %1521
  %1523 = load float, float addrspace(3)* %1058, align 4, !tbaa !7
  %1524 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 65), align 4, !tbaa !7
  %1525 = fsub contract float %1523, %1524
  %1526 = tail call float @llvm.fabs.f32(float %1525)
  %1527 = fadd contract float %1522, %1526
  %1528 = load float, float addrspace(3)* %1060, align 8, !tbaa !7
  %1529 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 66), align 8, !tbaa !7
  %1530 = fsub contract float %1528, %1529
  %1531 = tail call float @llvm.fabs.f32(float %1530)
  %1532 = fadd contract float %1527, %1531
  %1533 = load float, float addrspace(3)* %1062, align 4, !tbaa !7
  %1534 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 67), align 4, !tbaa !7
  %1535 = fsub contract float %1533, %1534
  %1536 = tail call float @llvm.fabs.f32(float %1535)
  %1537 = fadd contract float %1532, %1536
  %1538 = load float, float addrspace(3)* %1064, align 16, !tbaa !7
  %1539 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 68), align 16, !tbaa !7
  %1540 = fsub contract float %1538, %1539
  %1541 = tail call float @llvm.fabs.f32(float %1540)
  %1542 = fadd contract float %1537, %1541
  %1543 = load float, float addrspace(3)* %1066, align 4, !tbaa !7
  %1544 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 69), align 4, !tbaa !7
  %1545 = fsub contract float %1543, %1544
  %1546 = tail call float @llvm.fabs.f32(float %1545)
  %1547 = fadd contract float %1542, %1546
  %1548 = load float, float addrspace(3)* %1068, align 8, !tbaa !7
  %1549 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 70), align 8, !tbaa !7
  %1550 = fsub contract float %1548, %1549
  %1551 = tail call float @llvm.fabs.f32(float %1550)
  %1552 = fadd contract float %1547, %1551
  %1553 = load float, float addrspace(3)* %1070, align 4, !tbaa !7
  %1554 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 71), align 4, !tbaa !7
  %1555 = fsub contract float %1553, %1554
  %1556 = tail call float @llvm.fabs.f32(float %1555)
  %1557 = fadd contract float %1552, %1556
  %1558 = load float, float addrspace(3)* %1072, align 16, !tbaa !7
  %1559 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 72), align 16, !tbaa !7
  %1560 = fsub contract float %1558, %1559
  %1561 = tail call float @llvm.fabs.f32(float %1560)
  %1562 = fadd contract float %1557, %1561
  %1563 = load float, float addrspace(3)* %1074, align 4, !tbaa !7
  %1564 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 73), align 4, !tbaa !7
  %1565 = fsub contract float %1563, %1564
  %1566 = tail call float @llvm.fabs.f32(float %1565)
  %1567 = fadd contract float %1562, %1566
  %1568 = load float, float addrspace(3)* %1076, align 8, !tbaa !7
  %1569 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 74), align 8, !tbaa !7
  %1570 = fsub contract float %1568, %1569
  %1571 = tail call float @llvm.fabs.f32(float %1570)
  %1572 = fadd contract float %1567, %1571
  %1573 = load float, float addrspace(3)* %1078, align 4, !tbaa !7
  %1574 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 75), align 4, !tbaa !7
  %1575 = fsub contract float %1573, %1574
  %1576 = tail call float @llvm.fabs.f32(float %1575)
  %1577 = fadd contract float %1572, %1576
  %1578 = load float, float addrspace(3)* %1080, align 16, !tbaa !7
  %1579 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 76), align 16, !tbaa !7
  %1580 = fsub contract float %1578, %1579
  %1581 = tail call float @llvm.fabs.f32(float %1580)
  %1582 = fadd contract float %1577, %1581
  %1583 = load float, float addrspace(3)* %1082, align 4, !tbaa !7
  %1584 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 77), align 4, !tbaa !7
  %1585 = fsub contract float %1583, %1584
  %1586 = tail call float @llvm.fabs.f32(float %1585)
  %1587 = fadd contract float %1582, %1586
  %1588 = load float, float addrspace(3)* %1084, align 8, !tbaa !7
  %1589 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 78), align 8, !tbaa !7
  %1590 = fsub contract float %1588, %1589
  %1591 = tail call float @llvm.fabs.f32(float %1590)
  %1592 = fadd contract float %1587, %1591
  %1593 = load float, float addrspace(3)* %1086, align 4, !tbaa !7
  %1594 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 79), align 4, !tbaa !7
  %1595 = fsub contract float %1593, %1594
  %1596 = tail call float @llvm.fabs.f32(float %1595)
  %1597 = fadd contract float %1592, %1596
  %1598 = load float, float addrspace(3)* %1088, align 16, !tbaa !7
  %1599 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 80), align 16, !tbaa !7
  %1600 = fsub contract float %1598, %1599
  %1601 = tail call float @llvm.fabs.f32(float %1600)
  %1602 = fadd contract float %1597, %1601
  %1603 = load float, float addrspace(3)* %1090, align 4, !tbaa !7
  %1604 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 81), align 4, !tbaa !7
  %1605 = fsub contract float %1603, %1604
  %1606 = tail call float @llvm.fabs.f32(float %1605)
  %1607 = fadd contract float %1602, %1606
  %1608 = load float, float addrspace(3)* %1092, align 8, !tbaa !7
  %1609 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 82), align 8, !tbaa !7
  %1610 = fsub contract float %1608, %1609
  %1611 = tail call float @llvm.fabs.f32(float %1610)
  %1612 = fadd contract float %1607, %1611
  %1613 = load float, float addrspace(3)* %1094, align 4, !tbaa !7
  %1614 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 83), align 4, !tbaa !7
  %1615 = fsub contract float %1613, %1614
  %1616 = tail call float @llvm.fabs.f32(float %1615)
  %1617 = fadd contract float %1612, %1616
  %1618 = load float, float addrspace(3)* %1096, align 16, !tbaa !7
  %1619 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 84), align 16, !tbaa !7
  %1620 = fsub contract float %1618, %1619
  %1621 = tail call float @llvm.fabs.f32(float %1620)
  %1622 = fadd contract float %1617, %1621
  %1623 = load float, float addrspace(3)* %1098, align 4, !tbaa !7
  %1624 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 85), align 4, !tbaa !7
  %1625 = fsub contract float %1623, %1624
  %1626 = tail call float @llvm.fabs.f32(float %1625)
  %1627 = fadd contract float %1622, %1626
  %1628 = load float, float addrspace(3)* %1100, align 8, !tbaa !7
  %1629 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 86), align 8, !tbaa !7
  %1630 = fsub contract float %1628, %1629
  %1631 = tail call float @llvm.fabs.f32(float %1630)
  %1632 = fadd contract float %1627, %1631
  %1633 = load float, float addrspace(3)* %1102, align 4, !tbaa !7
  %1634 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 87), align 4, !tbaa !7
  %1635 = fsub contract float %1633, %1634
  %1636 = tail call float @llvm.fabs.f32(float %1635)
  %1637 = fadd contract float %1632, %1636
  %1638 = load float, float addrspace(3)* %1104, align 16, !tbaa !7
  %1639 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 88), align 16, !tbaa !7
  %1640 = fsub contract float %1638, %1639
  %1641 = tail call float @llvm.fabs.f32(float %1640)
  %1642 = fadd contract float %1637, %1641
  %1643 = load float, float addrspace(3)* %1106, align 4, !tbaa !7
  %1644 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 89), align 4, !tbaa !7
  %1645 = fsub contract float %1643, %1644
  %1646 = tail call float @llvm.fabs.f32(float %1645)
  %1647 = fadd contract float %1642, %1646
  %1648 = load float, float addrspace(3)* %1108, align 8, !tbaa !7
  %1649 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 90), align 8, !tbaa !7
  %1650 = fsub contract float %1648, %1649
  %1651 = tail call float @llvm.fabs.f32(float %1650)
  %1652 = fadd contract float %1647, %1651
  %1653 = load float, float addrspace(3)* %1110, align 4, !tbaa !7
  %1654 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 91), align 4, !tbaa !7
  %1655 = fsub contract float %1653, %1654
  %1656 = tail call float @llvm.fabs.f32(float %1655)
  %1657 = fadd contract float %1652, %1656
  %1658 = load float, float addrspace(3)* %1112, align 16, !tbaa !7
  %1659 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 92), align 16, !tbaa !7
  %1660 = fsub contract float %1658, %1659
  %1661 = tail call float @llvm.fabs.f32(float %1660)
  %1662 = fadd contract float %1657, %1661
  %1663 = load float, float addrspace(3)* %1114, align 4, !tbaa !7
  %1664 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 93), align 4, !tbaa !7
  %1665 = fsub contract float %1663, %1664
  %1666 = tail call float @llvm.fabs.f32(float %1665)
  %1667 = fadd contract float %1662, %1666
  %1668 = load float, float addrspace(3)* %1116, align 8, !tbaa !7
  %1669 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 94), align 8, !tbaa !7
  %1670 = fsub contract float %1668, %1669
  %1671 = tail call float @llvm.fabs.f32(float %1670)
  %1672 = fadd contract float %1667, %1671
  %1673 = load float, float addrspace(3)* %1118, align 4, !tbaa !7
  %1674 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 95), align 4, !tbaa !7
  %1675 = fsub contract float %1673, %1674
  %1676 = tail call float @llvm.fabs.f32(float %1675)
  %1677 = fadd contract float %1672, %1676
  %1678 = load float, float addrspace(3)* %1120, align 16, !tbaa !7
  %1679 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 96), align 16, !tbaa !7
  %1680 = fsub contract float %1678, %1679
  %1681 = tail call float @llvm.fabs.f32(float %1680)
  %1682 = fadd contract float %1677, %1681
  %1683 = load float, float addrspace(3)* %1122, align 4, !tbaa !7
  %1684 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 97), align 4, !tbaa !7
  %1685 = fsub contract float %1683, %1684
  %1686 = tail call float @llvm.fabs.f32(float %1685)
  %1687 = fadd contract float %1682, %1686
  %1688 = load float, float addrspace(3)* %1124, align 8, !tbaa !7
  %1689 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 98), align 8, !tbaa !7
  %1690 = fsub contract float %1688, %1689
  %1691 = tail call float @llvm.fabs.f32(float %1690)
  %1692 = fadd contract float %1687, %1691
  %1693 = load float, float addrspace(3)* %1126, align 4, !tbaa !7
  %1694 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 99), align 4, !tbaa !7
  %1695 = fsub contract float %1693, %1694
  %1696 = tail call float @llvm.fabs.f32(float %1695)
  %1697 = fadd contract float %1692, %1696
  %1698 = load float, float addrspace(3)* %1128, align 16, !tbaa !7
  %1699 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 100), align 16, !tbaa !7
  %1700 = fsub contract float %1698, %1699
  %1701 = tail call float @llvm.fabs.f32(float %1700)
  %1702 = fadd contract float %1697, %1701
  %1703 = load float, float addrspace(3)* %1130, align 4, !tbaa !7
  %1704 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 101), align 4, !tbaa !7
  %1705 = fsub contract float %1703, %1704
  %1706 = tail call float @llvm.fabs.f32(float %1705)
  %1707 = fadd contract float %1702, %1706
  %1708 = load float, float addrspace(3)* %1132, align 8, !tbaa !7
  %1709 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 102), align 8, !tbaa !7
  %1710 = fsub contract float %1708, %1709
  %1711 = tail call float @llvm.fabs.f32(float %1710)
  %1712 = fadd contract float %1707, %1711
  %1713 = load float, float addrspace(3)* %1134, align 4, !tbaa !7
  %1714 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 103), align 4, !tbaa !7
  %1715 = fsub contract float %1713, %1714
  %1716 = tail call float @llvm.fabs.f32(float %1715)
  %1717 = fadd contract float %1712, %1716
  %1718 = load float, float addrspace(3)* %1136, align 16, !tbaa !7
  %1719 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 104), align 16, !tbaa !7
  %1720 = fsub contract float %1718, %1719
  %1721 = tail call float @llvm.fabs.f32(float %1720)
  %1722 = fadd contract float %1717, %1721
  %1723 = load float, float addrspace(3)* %1138, align 4, !tbaa !7
  %1724 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 105), align 4, !tbaa !7
  %1725 = fsub contract float %1723, %1724
  %1726 = tail call float @llvm.fabs.f32(float %1725)
  %1727 = fadd contract float %1722, %1726
  %1728 = load float, float addrspace(3)* %1140, align 8, !tbaa !7
  %1729 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 106), align 8, !tbaa !7
  %1730 = fsub contract float %1728, %1729
  %1731 = tail call float @llvm.fabs.f32(float %1730)
  %1732 = fadd contract float %1727, %1731
  %1733 = load float, float addrspace(3)* %1142, align 4, !tbaa !7
  %1734 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 107), align 4, !tbaa !7
  %1735 = fsub contract float %1733, %1734
  %1736 = tail call float @llvm.fabs.f32(float %1735)
  %1737 = fadd contract float %1732, %1736
  %1738 = load float, float addrspace(3)* %1144, align 16, !tbaa !7
  %1739 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 108), align 16, !tbaa !7
  %1740 = fsub contract float %1738, %1739
  %1741 = tail call float @llvm.fabs.f32(float %1740)
  %1742 = fadd contract float %1737, %1741
  %1743 = load float, float addrspace(3)* %1146, align 4, !tbaa !7
  %1744 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 109), align 4, !tbaa !7
  %1745 = fsub contract float %1743, %1744
  %1746 = tail call float @llvm.fabs.f32(float %1745)
  %1747 = fadd contract float %1742, %1746
  %1748 = load float, float addrspace(3)* %1148, align 8, !tbaa !7
  %1749 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 110), align 8, !tbaa !7
  %1750 = fsub contract float %1748, %1749
  %1751 = tail call float @llvm.fabs.f32(float %1750)
  %1752 = fadd contract float %1747, %1751
  %1753 = load float, float addrspace(3)* %1150, align 4, !tbaa !7
  %1754 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 111), align 4, !tbaa !7
  %1755 = fsub contract float %1753, %1754
  %1756 = tail call float @llvm.fabs.f32(float %1755)
  %1757 = fadd contract float %1752, %1756
  %1758 = load float, float addrspace(3)* %1152, align 16, !tbaa !7
  %1759 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 112), align 16, !tbaa !7
  %1760 = fsub contract float %1758, %1759
  %1761 = tail call float @llvm.fabs.f32(float %1760)
  %1762 = fadd contract float %1757, %1761
  %1763 = load float, float addrspace(3)* %1154, align 4, !tbaa !7
  %1764 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 113), align 4, !tbaa !7
  %1765 = fsub contract float %1763, %1764
  %1766 = tail call float @llvm.fabs.f32(float %1765)
  %1767 = fadd contract float %1762, %1766
  %1768 = load float, float addrspace(3)* %1156, align 8, !tbaa !7
  %1769 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 114), align 8, !tbaa !7
  %1770 = fsub contract float %1768, %1769
  %1771 = tail call float @llvm.fabs.f32(float %1770)
  %1772 = fadd contract float %1767, %1771
  %1773 = load float, float addrspace(3)* %1158, align 4, !tbaa !7
  %1774 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 115), align 4, !tbaa !7
  %1775 = fsub contract float %1773, %1774
  %1776 = tail call float @llvm.fabs.f32(float %1775)
  %1777 = fadd contract float %1772, %1776
  %1778 = load float, float addrspace(3)* %1160, align 16, !tbaa !7
  %1779 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 116), align 16, !tbaa !7
  %1780 = fsub contract float %1778, %1779
  %1781 = tail call float @llvm.fabs.f32(float %1780)
  %1782 = fadd contract float %1777, %1781
  %1783 = load float, float addrspace(3)* %1162, align 4, !tbaa !7
  %1784 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 117), align 4, !tbaa !7
  %1785 = fsub contract float %1783, %1784
  %1786 = tail call float @llvm.fabs.f32(float %1785)
  %1787 = fadd contract float %1782, %1786
  %1788 = load float, float addrspace(3)* %1164, align 8, !tbaa !7
  %1789 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 118), align 8, !tbaa !7
  %1790 = fsub contract float %1788, %1789
  %1791 = tail call float @llvm.fabs.f32(float %1790)
  %1792 = fadd contract float %1787, %1791
  %1793 = load float, float addrspace(3)* %1166, align 4, !tbaa !7
  %1794 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 119), align 4, !tbaa !7
  %1795 = fsub contract float %1793, %1794
  %1796 = tail call float @llvm.fabs.f32(float %1795)
  %1797 = fadd contract float %1792, %1796
  %1798 = load float, float addrspace(3)* %1168, align 16, !tbaa !7
  %1799 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 120), align 16, !tbaa !7
  %1800 = fsub contract float %1798, %1799
  %1801 = tail call float @llvm.fabs.f32(float %1800)
  %1802 = fadd contract float %1797, %1801
  %1803 = load float, float addrspace(3)* %1170, align 4, !tbaa !7
  %1804 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 121), align 4, !tbaa !7
  %1805 = fsub contract float %1803, %1804
  %1806 = tail call float @llvm.fabs.f32(float %1805)
  %1807 = fadd contract float %1802, %1806
  %1808 = load float, float addrspace(3)* %1172, align 8, !tbaa !7
  %1809 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 122), align 8, !tbaa !7
  %1810 = fsub contract float %1808, %1809
  %1811 = tail call float @llvm.fabs.f32(float %1810)
  %1812 = fadd contract float %1807, %1811
  %1813 = load float, float addrspace(3)* %1174, align 4, !tbaa !7
  %1814 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 123), align 4, !tbaa !7
  %1815 = fsub contract float %1813, %1814
  %1816 = tail call float @llvm.fabs.f32(float %1815)
  %1817 = fadd contract float %1812, %1816
  %1818 = load float, float addrspace(3)* %1176, align 16, !tbaa !7
  %1819 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 124), align 16, !tbaa !7
  %1820 = fsub contract float %1818, %1819
  %1821 = tail call float @llvm.fabs.f32(float %1820)
  %1822 = fadd contract float %1817, %1821
  %1823 = load float, float addrspace(3)* %1178, align 4, !tbaa !7
  %1824 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 125), align 4, !tbaa !7
  %1825 = fsub contract float %1823, %1824
  %1826 = tail call float @llvm.fabs.f32(float %1825)
  %1827 = fadd contract float %1822, %1826
  %1828 = load float, float addrspace(3)* %1180, align 8, !tbaa !7
  %1829 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 126), align 8, !tbaa !7
  %1830 = fsub contract float %1828, %1829
  %1831 = tail call float @llvm.fabs.f32(float %1830)
  %1832 = fadd contract float %1827, %1831
  %1833 = load float, float addrspace(3)* %1182, align 4, !tbaa !7
  %1834 = load float, float addrspace(3)* getelementptr inbounds ([128 x float], [128 x float] addrspace(3)* @_ZZ14histDupeKernelPKfS0_S0_S0_PiS1_S1_S1_PfS1_iiiE5other, i32 0, i32 127), align 4, !tbaa !7
  %1835 = fsub contract float %1833, %1834
  %1836 = tail call float @llvm.fabs.f32(float %1835)
  %1837 = fadd contract float %1832, %1836
  %1838 = fmul contract float %1837, 1.250000e-01
  %1839 = fsub contract float 1.000000e+00, %1838
  %1840 = zext i32 %1184 to i64
  %1841 = getelementptr inbounds i32, i32 addrspace(1)* %5, i64 %1840
  %1842 = load i32, i32 addrspace(1)* %1841, align 4, !tbaa !11
  %1843 = icmp eq i32 %1842, %27
  br i1 %1843, label %1857, label %1844

1844:                                             ; preds = %1198
  %1845 = getelementptr inbounds float, float addrspace(1)* %3, i64 %1840
  %1846 = load float, float addrspace(1)* %1845, align 4, !tbaa !7
  %1847 = tail call float @llvm.maxnum.f32(float %25, float %1846)
  %1848 = fcmp contract ogt float %1839, %1847
  br i1 %1848, label %1849, label %1857

1849:                                             ; preds = %1844
  %1850 = atomicrmw add i32 addrspace(1)* %9, i32 1 syncscope("agent-one-as") monotonic, align 4
  %1851 = icmp slt i32 %1850, %12
  br i1 %1851, label %1852, label %1857

1852:                                             ; preds = %1849
  %1853 = sext i32 %1850 to i64
  %1854 = getelementptr inbounds float, float addrspace(1)* %8, i64 %1853
  store float %1839, float addrspace(1)* %1854, align 4, !tbaa !7
  %1855 = getelementptr inbounds i32, i32 addrspace(1)* %6, i64 %1853
  store i32 %27, i32 addrspace(1)* %1855, align 4, !tbaa !11
  %1856 = getelementptr inbounds i32, i32 addrspace(1)* %7, i64 %1853
  store i32 %1842, i32 addrspace(1)* %1856, align 4, !tbaa !11
  br label %1857

1857:                                             ; preds = %1198, %1844, %1852, %1849, %1188
  fence syncscope("workgroup") release
  tail call void @llvm.amdgcn.s.barrier()
  fence syncscope("workgroup") acquire
  %1858 = add nuw i32 %1184, 1
  %1859 = icmp eq i32 %1858, %11
  br i1 %1859, label %1187, label %1183, !llvm.loop !13
}

; Function Attrs: convergent mustprogress nounwind willreturn
declare void @llvm.amdgcn.s.barrier() #1

; Function Attrs: mustprogress nocallback nofree nosync nounwind readnone speculatable willreturn
declare float @llvm.fabs.f32(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind readnone speculatable willreturn
declare float @llvm.maxnum.f32(float, float) #2

; Function Attrs: mustprogress nofree nosync nounwind readnone speculatable willreturn
declare i32 @llvm.amdgcn.workitem.id.x() #3

; Function Attrs: mustprogress nofree nosync nounwind readnone speculatable willreturn
declare align 4 i8 addrspace(4)* @llvm.amdgcn.dispatch.ptr() #3

; Function Attrs: mustprogress nofree nosync nounwind readnone speculatable willreturn
declare i32 @llvm.amdgcn.workgroup.id.x() #3

attributes #0 = { convergent mustprogress norecurse nounwind "amdgpu-flat-work-group-size"="1,256" "frame-pointer"="none" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="gfx906" "target-features"="+16-bit-insts,+ci-insts,+dl-insts,+dot1-insts,+dot2-insts,+dot7-insts,+dpp,+flat-address-space,+gfx8-insts,+gfx9-insts,+s-memrealtime,+s-memtime-inst,+sramecc" "uniform-work-group-size"="true" }
attributes #1 = { convergent mustprogress nounwind willreturn }
attributes #2 = { mustprogress nocallback nofree nosync nounwind readnone speculatable willreturn }
attributes #3 = { mustprogress nofree nosync nounwind readnone speculatable willreturn }

!llvm.module.flags = !{!0, !1}
!opencl.ocl.version = !{!2}
!llvm.ident = !{!3}

!0 = !{i32 1, !"wchar_size", i32 4}
!1 = !{i32 7, !"PIC Level", i32 1}
!2 = !{i32 2, i32 0}
!3 = !{!"clang version 15.0.0 (http://10.15.3.7/dcutoolkit/driverruntime/llvm-project.git 340750feeda88c9c2ce8ad481b11d9aa7f033d39)"}
!4 = !{i32 0, i32 1024}
!5 = !{i16 1, i16 1025}
!6 = !{}
!7 = !{!8, !8, i64 0}
!8 = !{!"float", !9, i64 0}
!9 = !{!"omnipotent char", !10, i64 0}
!10 = !{!"Simple C++ TBAA"}
!11 = !{!12, !12, i64 0}
!12 = !{!"int", !9, i64 0}
!13 = distinct !{!13, !14}
!14 = !{!"llvm.loop.mustprogress"}
