# RTL-Synthesis-with-Yosys
RTL-to-gate-level synthesis and STA using open source Yosys tool a on a 32 bit ALU and c17 benchmark circuits with opensource Sky130/Nangate45 standard cells.
