/***************************************************************************
 *     Copyright (c) 1999-2007, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_rfm_bbe_sysclk.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 7/23/07 3:59p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Mon Jul 23 11:59:56 2007
 *                 MD5 Checksum         61f9c4d8dcdcd06017506dddbf23f434
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008004
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7400/rdb/d0/bchp_rfm_bbe_sysclk.h $
 * 
 * Hydra_Software_Devel/1   7/23/07 3:59p maivu
 * PR 32842: Initial revision
 *
 ***************************************************************************/

#ifndef BCHP_RFM_BBE_SYSCLK_H__
#define BCHP_RFM_BBE_SYSCLK_H__

/***************************************************************************
 *RFM_BBE_SYSCLK - Second BTSC Encoder Registers on Sys Clk Domain
 ***************************************************************************/
#define BCHP_RFM_BBE_SYSCLK_RESET                0x00280804 /* RF modulator soft reset */
#define BCHP_RFM_BBE_SYSCLK_NCOINVID             0x00280808 /* Audio Input VID - NCO control word */
#define BCHP_RFM_BBE_SYSCLK_VIDCNTL              0x0028080c /* Audio BTSC VID - Delayed start control */
#define BCHP_RFM_BBE_SYSCLK_VIDPHASE             0x00280810 /* Audio BTSC VID - Initial values of NCOs */
#define BCHP_RFM_BBE_SYSCLK_NCOINT               0x00280814 /* Audio BTSC VID - Integer numerator for internal NCO */
#define BCHP_RFM_BBE_SYSCLK_NCOREM               0x00280818 /* Audio BTSC VID - Remainder for internal NCO */
#define BCHP_RFM_BBE_SYSCLK_NCODEN               0x0028081c /* Audio BTSC VID - Denominator for internal NCO */
#define BCHP_RFM_BBE_SYSCLK_AMFREQ               0x00280824 /* Frequency control word for the RF carrier DDFS */
#define BCHP_RFM_BBE_SYSCLK_MODBYP               0x00280828 /* Bypass control for the sub-blocks in the amplitude modulator portion of the RF Modulator */
#define BCHP_RFM_BBE_SYSCLK_MODTST               0x0028082c /* Testability control for the amplitude modulator */
#define BCHP_RFM_BBE_SYSCLK_TPRATE               0x00280830 /* Control for the testport output decimation ratio of amplitude modulator */
#define BCHP_RFM_BBE_SYSCLK_OUTSCL               0x00280834 /* Control for the scaler at the output of the RF Modulator block */
#define BCHP_RFM_BBE_SYSCLK_LINEFCW              0x00280838 /* Line sync frequency control word for artificial line sync */
#define BCHP_RFM_BBE_SYSCLK_BISTCNTL             0x00280860 /* RF modulator logic BIST control */
#define BCHP_RFM_BBE_SYSCLK_AUCRC1               0x00280868 /* Read-only RF modulator audio channel 1 pre-FIFO data CRC signature */
#define BCHP_RFM_BBE_SYSCLK_AUCRC2               0x0028086c /* Read-only RF modulator audio channel 2 pre-FIFO data CRC signature */
#define BCHP_RFM_BBE_SYSCLK_AUCRC3               0x00280870 /* Read-only RF modulator audio channel 1 post-FIFO data CRC signature */
#define BCHP_RFM_BBE_SYSCLK_AUCRC4               0x00280874 /* Read-only RF modulator audio channel 2 post-FIFO data CRC signature */
#define BCHP_RFM_BBE_SYSCLK_AUCRC5               0x00280878 /* Read-only RF modulator audio L+R channel output Cauer filter CRC signature */
#define BCHP_RFM_BBE_SYSCLK_AUCRC6               0x0028087c /* Read-only RF modulator audio L-R channel output Cauer filter CRC signature */
#define BCHP_RFM_BBE_SYSCLK_AUCRC7               0x00280880 /* Read-only RF modulator audio spectral gain logic BIST CRC signature */
#define BCHP_RFM_BBE_SYSCLK_AUCRC8               0x00280884 /* Read-only RF modulator audio wide-band gain logic BIST CRC signature */
#define BCHP_RFM_BBE_SYSCLK_AVCRC                0x00280890 /* Read-only RF modulator audio/video logic BIST CRC signature */
#define BCHP_RFM_BBE_SYSCLK_AMCRC                0x00280894 /* Read-only RF modulator amplitude modulator logic BIST CRC signature */
#define BCHP_RFM_BBE_SYSCLK_TPCRC1               0x00280898 /* Read-only RF modulator audio 27MHz testport output CRC signature */
#define BCHP_RFM_BBE_SYSCLK_STATUS               0x002808a4 /* Read-only RFM status register for interrupt conditions */
#define BCHP_RFM_BBE_SYSCLK_MISC                 0x002808ac /* Miscellaneous register */
#define BCHP_RFM_BBE_SYSCLK_REVID                0x002808b0 /* Read-only RF Modulator REVID register */
#define BCHP_RFM_BBE_SYSCLK_TSTCNTL              0x002808b4 /* General control for the RF Modulator testport IOs */
#define BCHP_RFM_BBE_SYSCLK_TPOUT                0x002808b8 /* TP_OUT bus value */
#define BCHP_RFM_BBE_SYSCLK_RESERVED1            0x002808f4 /* Reserved register */

/***************************************************************************
 *RESET - RF modulator soft reset
 ***************************************************************************/
/* RFM_BBE_SYSCLK :: RESET :: reserved0 [31:05] */
#define BCHP_RFM_BBE_SYSCLK_RESET_reserved0_MASK                   0xffffffe0
#define BCHP_RFM_BBE_SYSCLK_RESET_reserved0_SHIFT                  5

/* RFM_BBE_SYSCLK :: RESET :: AFIFO_SFT_RST [04:04] */
#define BCHP_RFM_BBE_SYSCLK_RESET_AFIFO_SFT_RST_MASK               0x00000010
#define BCHP_RFM_BBE_SYSCLK_RESET_AFIFO_SFT_RST_SHIFT              4

/* RFM_BBE_SYSCLK :: RESET :: reserved1 [03:03] */
#define BCHP_RFM_BBE_SYSCLK_RESET_reserved1_MASK                   0x00000008
#define BCHP_RFM_BBE_SYSCLK_RESET_reserved1_SHIFT                  3

/* RFM_BBE_SYSCLK :: RESET :: AM_SFT_RST [02:02] */
#define BCHP_RFM_BBE_SYSCLK_RESET_AM_SFT_RST_MASK                  0x00000004
#define BCHP_RFM_BBE_SYSCLK_RESET_AM_SFT_RST_SHIFT                 2

/* RFM_BBE_SYSCLK :: RESET :: VIDEO_SFT_RST [01:01] */
#define BCHP_RFM_BBE_SYSCLK_RESET_VIDEO_SFT_RST_MASK               0x00000002
#define BCHP_RFM_BBE_SYSCLK_RESET_VIDEO_SFT_RST_SHIFT              1

/* RFM_BBE_SYSCLK :: RESET :: AUDIO_SFT_RST [00:00] */
#define BCHP_RFM_BBE_SYSCLK_RESET_AUDIO_SFT_RST_MASK               0x00000001
#define BCHP_RFM_BBE_SYSCLK_RESET_AUDIO_SFT_RST_SHIFT              0

/***************************************************************************
 *NCOINVID - Audio Input VID - NCO control word
 ***************************************************************************/
/* RFM_BBE_SYSCLK :: NCOINVID :: NCOFRAC [31:16] */
#define BCHP_RFM_BBE_SYSCLK_NCOINVID_NCOFRAC_MASK                  0xffff0000
#define BCHP_RFM_BBE_SYSCLK_NCOINVID_NCOFRAC_SHIFT                 16

/* RFM_BBE_SYSCLK :: NCOINVID :: reserved0 [15:08] */
#define BCHP_RFM_BBE_SYSCLK_NCOINVID_reserved0_MASK                0x0000ff00
#define BCHP_RFM_BBE_SYSCLK_NCOINVID_reserved0_SHIFT               8

/* RFM_BBE_SYSCLK :: NCOINVID :: NCOINT [07:00] */
#define BCHP_RFM_BBE_SYSCLK_NCOINVID_NCOINT_MASK                   0x000000ff
#define BCHP_RFM_BBE_SYSCLK_NCOINVID_NCOINT_SHIFT                  0

/***************************************************************************
 *VIDCNTL - Audio BTSC VID - Delayed start control
 ***************************************************************************/
/* RFM_BBE_SYSCLK :: VIDCNTL :: ONESHOT_MODE [31:31] */
#define BCHP_RFM_BBE_SYSCLK_VIDCNTL_ONESHOT_MODE_MASK              0x80000000
#define BCHP_RFM_BBE_SYSCLK_VIDCNTL_ONESHOT_MODE_SHIFT             31

/* RFM_BBE_SYSCLK :: VIDCNTL :: reserved0 [30:17] */
#define BCHP_RFM_BBE_SYSCLK_VIDCNTL_reserved0_MASK                 0x7ffe0000
#define BCHP_RFM_BBE_SYSCLK_VIDCNTL_reserved0_SHIFT                17

/* RFM_BBE_SYSCLK :: VIDCNTL :: NCO_ALWAYSON [16:16] */
#define BCHP_RFM_BBE_SYSCLK_VIDCNTL_NCO_ALWAYSON_MASK              0x00010000
#define BCHP_RFM_BBE_SYSCLK_VIDCNTL_NCO_ALWAYSON_SHIFT             16

/* RFM_BBE_SYSCLK :: VIDCNTL :: reserved1 [15:08] */
#define BCHP_RFM_BBE_SYSCLK_VIDCNTL_reserved1_MASK                 0x0000ff00
#define BCHP_RFM_BBE_SYSCLK_VIDCNTL_reserved1_SHIFT                8

/* RFM_BBE_SYSCLK :: VIDCNTL :: INIT_DLY [07:00] */
#define BCHP_RFM_BBE_SYSCLK_VIDCNTL_INIT_DLY_MASK                  0x000000ff
#define BCHP_RFM_BBE_SYSCLK_VIDCNTL_INIT_DLY_SHIFT                 0

/***************************************************************************
 *VIDPHASE - Audio BTSC VID - Initial values of NCOs
 ***************************************************************************/
/* RFM_BBE_SYSCLK :: VIDPHASE :: PHASE_FRAC [31:16] */
#define BCHP_RFM_BBE_SYSCLK_VIDPHASE_PHASE_FRAC_MASK               0xffff0000
#define BCHP_RFM_BBE_SYSCLK_VIDPHASE_PHASE_FRAC_SHIFT              16

/* RFM_BBE_SYSCLK :: VIDPHASE :: PHASE_INT [15:00] */
#define BCHP_RFM_BBE_SYSCLK_VIDPHASE_PHASE_INT_MASK                0x0000ffff
#define BCHP_RFM_BBE_SYSCLK_VIDPHASE_PHASE_INT_SHIFT               0

/***************************************************************************
 *NCOINT - Audio BTSC VID - Integer numerator for internal NCO
 ***************************************************************************/
/* RFM_BBE_SYSCLK :: NCOINT :: reserved0 [31:16] */
#define BCHP_RFM_BBE_SYSCLK_NCOINT_reserved0_MASK                  0xffff0000
#define BCHP_RFM_BBE_SYSCLK_NCOINT_reserved0_SHIFT                 16

/* RFM_BBE_SYSCLK :: NCOINT :: NCOINT [15:00] */
#define BCHP_RFM_BBE_SYSCLK_NCOINT_NCOINT_MASK                     0x0000ffff
#define BCHP_RFM_BBE_SYSCLK_NCOINT_NCOINT_SHIFT                    0

/***************************************************************************
 *NCOREM - Audio BTSC VID - Remainder for internal NCO
 ***************************************************************************/
/* RFM_BBE_SYSCLK :: NCOREM :: reserved0 [31:16] */
#define BCHP_RFM_BBE_SYSCLK_NCOREM_reserved0_MASK                  0xffff0000
#define BCHP_RFM_BBE_SYSCLK_NCOREM_reserved0_SHIFT                 16

/* RFM_BBE_SYSCLK :: NCOREM :: NCOREM [15:00] */
#define BCHP_RFM_BBE_SYSCLK_NCOREM_NCOREM_MASK                     0x0000ffff
#define BCHP_RFM_BBE_SYSCLK_NCOREM_NCOREM_SHIFT                    0

/***************************************************************************
 *NCODEN - Audio BTSC VID - Denominator for internal NCO
 ***************************************************************************/
/* RFM_BBE_SYSCLK :: NCODEN :: reserved0 [31:16] */
#define BCHP_RFM_BBE_SYSCLK_NCODEN_reserved0_MASK                  0xffff0000
#define BCHP_RFM_BBE_SYSCLK_NCODEN_reserved0_SHIFT                 16

/* RFM_BBE_SYSCLK :: NCODEN :: NCODEN [15:00] */
#define BCHP_RFM_BBE_SYSCLK_NCODEN_NCODEN_MASK                     0x0000ffff
#define BCHP_RFM_BBE_SYSCLK_NCODEN_NCODEN_SHIFT                    0

/***************************************************************************
 *AMFREQ - Frequency control word for the RF carrier DDFS
 ***************************************************************************/
/* RFM_BBE_SYSCLK :: AMFREQ :: DDFSCNTL [31:00] */
#define BCHP_RFM_BBE_SYSCLK_AMFREQ_DDFSCNTL_MASK                   0xffffffff
#define BCHP_RFM_BBE_SYSCLK_AMFREQ_DDFSCNTL_SHIFT                  0

/***************************************************************************
 *MODBYP - Bypass control for the sub-blocks in the amplitude modulator portion of the RF Modulator
 ***************************************************************************/
/* RFM_BBE_SYSCLK :: MODBYP :: reserved0 [31:05] */
#define BCHP_RFM_BBE_SYSCLK_MODBYP_reserved0_MASK                  0xffffffe0
#define BCHP_RFM_BBE_SYSCLK_MODBYP_reserved0_SHIFT                 5

/* RFM_BBE_SYSCLK :: MODBYP :: BYP_FILT [04:04] */
#define BCHP_RFM_BBE_SYSCLK_MODBYP_BYP_FILT_MASK                   0x00000010
#define BCHP_RFM_BBE_SYSCLK_MODBYP_BYP_FILT_SHIFT                  4

/* RFM_BBE_SYSCLK :: MODBYP :: SEL_MIX [03:03] */
#define BCHP_RFM_BBE_SYSCLK_MODBYP_SEL_MIX_MASK                    0x00000008
#define BCHP_RFM_BBE_SYSCLK_MODBYP_SEL_MIX_SHIFT                   3

/* RFM_BBE_SYSCLK :: MODBYP :: BYP_VID [02:02] */
#define BCHP_RFM_BBE_SYSCLK_MODBYP_BYP_VID_MASK                    0x00000004
#define BCHP_RFM_BBE_SYSCLK_MODBYP_BYP_VID_SHIFT                   2

/* RFM_BBE_SYSCLK :: MODBYP :: BYP_MIX [01:01] */
#define BCHP_RFM_BBE_SYSCLK_MODBYP_BYP_MIX_MASK                    0x00000002
#define BCHP_RFM_BBE_SYSCLK_MODBYP_BYP_MIX_SHIFT                   1

/* RFM_BBE_SYSCLK :: MODBYP :: BYP_SINC [00:00] */
#define BCHP_RFM_BBE_SYSCLK_MODBYP_BYP_SINC_MASK                   0x00000001
#define BCHP_RFM_BBE_SYSCLK_MODBYP_BYP_SINC_SHIFT                  0

/***************************************************************************
 *MODTST - Testability control for the amplitude modulator
 ***************************************************************************/
/* RFM_BBE_SYSCLK :: MODTST :: reserved0 [31:03] */
#define BCHP_RFM_BBE_SYSCLK_MODTST_reserved0_MASK                  0xfffffff8
#define BCHP_RFM_BBE_SYSCLK_MODTST_reserved0_SHIFT                 3

/* RFM_BBE_SYSCLK :: MODTST :: CRC_SRC [02:00] */
#define BCHP_RFM_BBE_SYSCLK_MODTST_CRC_SRC_MASK                    0x00000007
#define BCHP_RFM_BBE_SYSCLK_MODTST_CRC_SRC_SHIFT                   0

/***************************************************************************
 *TPRATE - Control for the testport output decimation ratio of amplitude modulator
 ***************************************************************************/
/* RFM_BBE_SYSCLK :: TPRATE :: reserved0 [31:03] */
#define BCHP_RFM_BBE_SYSCLK_TPRATE_reserved0_MASK                  0xfffffff8
#define BCHP_RFM_BBE_SYSCLK_TPRATE_reserved0_SHIFT                 3

/* RFM_BBE_SYSCLK :: TPRATE :: TP_RATE [02:00] */
#define BCHP_RFM_BBE_SYSCLK_TPRATE_TP_RATE_MASK                    0x00000007
#define BCHP_RFM_BBE_SYSCLK_TPRATE_TP_RATE_SHIFT                   0

/***************************************************************************
 *OUTSCL - Control for the scaler at the output of the RF Modulator block
 ***************************************************************************/
/* RFM_BBE_SYSCLK :: OUTSCL :: reserved0 [31:08] */
#define BCHP_RFM_BBE_SYSCLK_OUTSCL_reserved0_MASK                  0xffffff00
#define BCHP_RFM_BBE_SYSCLK_OUTSCL_reserved0_SHIFT                 8

/* RFM_BBE_SYSCLK :: OUTSCL :: SCLOUT [07:00] */
#define BCHP_RFM_BBE_SYSCLK_OUTSCL_SCLOUT_MASK                     0x000000ff
#define BCHP_RFM_BBE_SYSCLK_OUTSCL_SCLOUT_SHIFT                    0

/***************************************************************************
 *LINEFCW - Line sync frequency control word for artificial line sync
 ***************************************************************************/
/* RFM_BBE_SYSCLK :: LINEFCW :: reserved0 [31:24] */
#define BCHP_RFM_BBE_SYSCLK_LINEFCW_reserved0_MASK                 0xff000000
#define BCHP_RFM_BBE_SYSCLK_LINEFCW_reserved0_SHIFT                24

/* RFM_BBE_SYSCLK :: LINEFCW :: LINEFCW [23:00] */
#define BCHP_RFM_BBE_SYSCLK_LINEFCW_LINEFCW_MASK                   0x00ffffff
#define BCHP_RFM_BBE_SYSCLK_LINEFCW_LINEFCW_SHIFT                  0

/***************************************************************************
 *BISTCNTL - RF modulator logic BIST control
 ***************************************************************************/
/* RFM_BBE_SYSCLK :: BISTCNTL :: reserved0 [31:16] */
#define BCHP_RFM_BBE_SYSCLK_BISTCNTL_reserved0_MASK                0xffff0000
#define BCHP_RFM_BBE_SYSCLK_BISTCNTL_reserved0_SHIFT               16

/* RFM_BBE_SYSCLK :: BISTCNTL :: CRC_TPOUT [15:15] */
#define BCHP_RFM_BBE_SYSCLK_BISTCNTL_CRC_TPOUT_MASK                0x00008000
#define BCHP_RFM_BBE_SYSCLK_BISTCNTL_CRC_TPOUT_SHIFT               15

/* RFM_BBE_SYSCLK :: BISTCNTL :: reserved1 [14:14] */
#define BCHP_RFM_BBE_SYSCLK_BISTCNTL_reserved1_MASK                0x00004000
#define BCHP_RFM_BBE_SYSCLK_BISTCNTL_reserved1_SHIFT               14

/* RFM_BBE_SYSCLK :: BISTCNTL :: CRC_SPWB_GAIN [13:13] */
#define BCHP_RFM_BBE_SYSCLK_BISTCNTL_CRC_SPWB_GAIN_MASK            0x00002000
#define BCHP_RFM_BBE_SYSCLK_BISTCNTL_CRC_SPWB_GAIN_SHIFT           13

/* RFM_BBE_SYSCLK :: BISTCNTL :: CRC_AVCOMB [12:12] */
#define BCHP_RFM_BBE_SYSCLK_BISTCNTL_CRC_AVCOMB_MASK               0x00001000
#define BCHP_RFM_BBE_SYSCLK_BISTCNTL_CRC_AVCOMB_SHIFT              12

/* RFM_BBE_SYSCLK :: BISTCNTL :: BIST_AM_BLK [11:11] */
#define BCHP_RFM_BBE_SYSCLK_BISTCNTL_BIST_AM_BLK_MASK              0x00000800
#define BCHP_RFM_BBE_SYSCLK_BISTCNTL_BIST_AM_BLK_SHIFT             11

/* RFM_BBE_SYSCLK :: BISTCNTL :: BIST_AM_ALL [10:10] */
#define BCHP_RFM_BBE_SYSCLK_BISTCNTL_BIST_AM_ALL_MASK              0x00000400
#define BCHP_RFM_BBE_SYSCLK_BISTCNTL_BIST_AM_ALL_SHIFT             10

/* RFM_BBE_SYSCLK :: BISTCNTL :: reserved2 [09:06] */
#define BCHP_RFM_BBE_SYSCLK_BISTCNTL_reserved2_MASK                0x000003c0
#define BCHP_RFM_BBE_SYSCLK_BISTCNTL_reserved2_SHIFT               6

/* RFM_BBE_SYSCLK :: BISTCNTL :: BIST_AUDIO_OCF [05:04] */
#define BCHP_RFM_BBE_SYSCLK_BISTCNTL_BIST_AUDIO_OCF_MASK           0x00000030
#define BCHP_RFM_BBE_SYSCLK_BISTCNTL_BIST_AUDIO_OCF_SHIFT          4

/* RFM_BBE_SYSCLK :: BISTCNTL :: BIST_AUDIO_POSTFIFO [03:02] */
#define BCHP_RFM_BBE_SYSCLK_BISTCNTL_BIST_AUDIO_POSTFIFO_MASK      0x0000000c
#define BCHP_RFM_BBE_SYSCLK_BISTCNTL_BIST_AUDIO_POSTFIFO_SHIFT     2

/* RFM_BBE_SYSCLK :: BISTCNTL :: BIST_AUDIO_PREFIFO [01:00] */
#define BCHP_RFM_BBE_SYSCLK_BISTCNTL_BIST_AUDIO_PREFIFO_MASK       0x00000003
#define BCHP_RFM_BBE_SYSCLK_BISTCNTL_BIST_AUDIO_PREFIFO_SHIFT      0

/***************************************************************************
 *AUCRC1 - Read-only RF modulator audio channel 1 pre-FIFO data CRC signature
 ***************************************************************************/
/* RFM_BBE_SYSCLK :: AUCRC1 :: reserved0 [31:18] */
#define BCHP_RFM_BBE_SYSCLK_AUCRC1_reserved0_MASK                  0xfffc0000
#define BCHP_RFM_BBE_SYSCLK_AUCRC1_reserved0_SHIFT                 18

/* RFM_BBE_SYSCLK :: AUCRC1 :: AUDIO_PREFIFO_CRC1 [17:00] */
#define BCHP_RFM_BBE_SYSCLK_AUCRC1_AUDIO_PREFIFO_CRC1_MASK         0x0003ffff
#define BCHP_RFM_BBE_SYSCLK_AUCRC1_AUDIO_PREFIFO_CRC1_SHIFT        0

/***************************************************************************
 *AUCRC2 - Read-only RF modulator audio channel 2 pre-FIFO data CRC signature
 ***************************************************************************/
/* RFM_BBE_SYSCLK :: AUCRC2 :: reserved0 [31:18] */
#define BCHP_RFM_BBE_SYSCLK_AUCRC2_reserved0_MASK                  0xfffc0000
#define BCHP_RFM_BBE_SYSCLK_AUCRC2_reserved0_SHIFT                 18

/* RFM_BBE_SYSCLK :: AUCRC2 :: AUDIO_PREFIFO_CRC2 [17:00] */
#define BCHP_RFM_BBE_SYSCLK_AUCRC2_AUDIO_PREFIFO_CRC2_MASK         0x0003ffff
#define BCHP_RFM_BBE_SYSCLK_AUCRC2_AUDIO_PREFIFO_CRC2_SHIFT        0

/***************************************************************************
 *AUCRC3 - Read-only RF modulator audio channel 1 post-FIFO data CRC signature
 ***************************************************************************/
/* RFM_BBE_SYSCLK :: AUCRC3 :: reserved0 [31:18] */
#define BCHP_RFM_BBE_SYSCLK_AUCRC3_reserved0_MASK                  0xfffc0000
#define BCHP_RFM_BBE_SYSCLK_AUCRC3_reserved0_SHIFT                 18

/* RFM_BBE_SYSCLK :: AUCRC3 :: AUDIO_POSTFIFO_CRC1 [17:00] */
#define BCHP_RFM_BBE_SYSCLK_AUCRC3_AUDIO_POSTFIFO_CRC1_MASK        0x0003ffff
#define BCHP_RFM_BBE_SYSCLK_AUCRC3_AUDIO_POSTFIFO_CRC1_SHIFT       0

/***************************************************************************
 *AUCRC4 - Read-only RF modulator audio channel 2 post-FIFO data CRC signature
 ***************************************************************************/
/* RFM_BBE_SYSCLK :: AUCRC4 :: reserved0 [31:18] */
#define BCHP_RFM_BBE_SYSCLK_AUCRC4_reserved0_MASK                  0xfffc0000
#define BCHP_RFM_BBE_SYSCLK_AUCRC4_reserved0_SHIFT                 18

/* RFM_BBE_SYSCLK :: AUCRC4 :: AUDIO_POSTFIFO_CRC2 [17:00] */
#define BCHP_RFM_BBE_SYSCLK_AUCRC4_AUDIO_POSTFIFO_CRC2_MASK        0x0003ffff
#define BCHP_RFM_BBE_SYSCLK_AUCRC4_AUDIO_POSTFIFO_CRC2_SHIFT       0

/***************************************************************************
 *AUCRC5 - Read-only RF modulator audio L+R channel output Cauer filter CRC signature
 ***************************************************************************/
/* RFM_BBE_SYSCLK :: AUCRC5 :: reserved0 [31:21] */
#define BCHP_RFM_BBE_SYSCLK_AUCRC5_reserved0_MASK                  0xffe00000
#define BCHP_RFM_BBE_SYSCLK_AUCRC5_reserved0_SHIFT                 21

/* RFM_BBE_SYSCLK :: AUCRC5 :: OCFCRC1 [20:00] */
#define BCHP_RFM_BBE_SYSCLK_AUCRC5_OCFCRC1_MASK                    0x001fffff
#define BCHP_RFM_BBE_SYSCLK_AUCRC5_OCFCRC1_SHIFT                   0

/***************************************************************************
 *AUCRC6 - Read-only RF modulator audio L-R channel output Cauer filter CRC signature
 ***************************************************************************/
/* RFM_BBE_SYSCLK :: AUCRC6 :: reserved0 [31:21] */
#define BCHP_RFM_BBE_SYSCLK_AUCRC6_reserved0_MASK                  0xffe00000
#define BCHP_RFM_BBE_SYSCLK_AUCRC6_reserved0_SHIFT                 21

/* RFM_BBE_SYSCLK :: AUCRC6 :: OCFCRC2 [20:00] */
#define BCHP_RFM_BBE_SYSCLK_AUCRC6_OCFCRC2_MASK                    0x001fffff
#define BCHP_RFM_BBE_SYSCLK_AUCRC6_OCFCRC2_SHIFT                   0

/***************************************************************************
 *AUCRC7 - Read-only RF modulator audio spectral gain logic BIST CRC signature
 ***************************************************************************/
/* RFM_BBE_SYSCLK :: AUCRC7 :: reserved0 [31:16] */
#define BCHP_RFM_BBE_SYSCLK_AUCRC7_reserved0_MASK                  0xffff0000
#define BCHP_RFM_BBE_SYSCLK_AUCRC7_reserved0_SHIFT                 16

/* RFM_BBE_SYSCLK :: AUCRC7 :: SP_CRC [15:00] */
#define BCHP_RFM_BBE_SYSCLK_AUCRC7_SP_CRC_MASK                     0x0000ffff
#define BCHP_RFM_BBE_SYSCLK_AUCRC7_SP_CRC_SHIFT                    0

/***************************************************************************
 *AUCRC8 - Read-only RF modulator audio wide-band gain logic BIST CRC signature
 ***************************************************************************/
/* RFM_BBE_SYSCLK :: AUCRC8 :: reserved0 [31:16] */
#define BCHP_RFM_BBE_SYSCLK_AUCRC8_reserved0_MASK                  0xffff0000
#define BCHP_RFM_BBE_SYSCLK_AUCRC8_reserved0_SHIFT                 16

/* RFM_BBE_SYSCLK :: AUCRC8 :: WB_CRC [15:00] */
#define BCHP_RFM_BBE_SYSCLK_AUCRC8_WB_CRC_MASK                     0x0000ffff
#define BCHP_RFM_BBE_SYSCLK_AUCRC8_WB_CRC_SHIFT                    0

/***************************************************************************
 *AVCRC - Read-only RF modulator audio/video logic BIST CRC signature
 ***************************************************************************/
/* RFM_BBE_SYSCLK :: AVCRC :: reserved0 [31:30] */
#define BCHP_RFM_BBE_SYSCLK_AVCRC_reserved0_MASK                   0xc0000000
#define BCHP_RFM_BBE_SYSCLK_AVCRC_reserved0_SHIFT                  30

/* RFM_BBE_SYSCLK :: AVCRC :: AV_CRC [29:16] */
#define BCHP_RFM_BBE_SYSCLK_AVCRC_AV_CRC_MASK                      0x3fff0000
#define BCHP_RFM_BBE_SYSCLK_AVCRC_AV_CRC_SHIFT                     16

/* RFM_BBE_SYSCLK :: AVCRC :: reserved1 [15:00] */
#define BCHP_RFM_BBE_SYSCLK_AVCRC_reserved1_MASK                   0x0000ffff
#define BCHP_RFM_BBE_SYSCLK_AVCRC_reserved1_SHIFT                  0

/***************************************************************************
 *AMCRC - Read-only RF modulator amplitude modulator logic BIST CRC signature
 ***************************************************************************/
/* RFM_BBE_SYSCLK :: AMCRC :: AM_CRC [31:16] */
#define BCHP_RFM_BBE_SYSCLK_AMCRC_AM_CRC_MASK                      0xffff0000
#define BCHP_RFM_BBE_SYSCLK_AMCRC_AM_CRC_SHIFT                     16

/* RFM_BBE_SYSCLK :: AMCRC :: reserved0 [15:00] */
#define BCHP_RFM_BBE_SYSCLK_AMCRC_reserved0_MASK                   0x0000ffff
#define BCHP_RFM_BBE_SYSCLK_AMCRC_reserved0_SHIFT                  0

/***************************************************************************
 *TPCRC1 - Read-only RF modulator audio 27MHz testport output CRC signature
 ***************************************************************************/
/* RFM_BBE_SYSCLK :: TPCRC1 :: reserved0 [31:19] */
#define BCHP_RFM_BBE_SYSCLK_TPCRC1_reserved0_MASK                  0xfff80000
#define BCHP_RFM_BBE_SYSCLK_TPCRC1_reserved0_SHIFT                 19

/* RFM_BBE_SYSCLK :: TPCRC1 :: AUDIO_27_CRC [18:00] */
#define BCHP_RFM_BBE_SYSCLK_TPCRC1_AUDIO_27_CRC_MASK               0x0007ffff
#define BCHP_RFM_BBE_SYSCLK_TPCRC1_AUDIO_27_CRC_SHIFT              0

/***************************************************************************
 *STATUS - Read-only RFM status register for interrupt conditions
 ***************************************************************************/
/* RFM_BBE_SYSCLK :: STATUS :: reserved0 [31:18] */
#define BCHP_RFM_BBE_SYSCLK_STATUS_reserved0_MASK                  0xfffc0000
#define BCHP_RFM_BBE_SYSCLK_STATUS_reserved0_SHIFT                 18

/* RFM_BBE_SYSCLK :: STATUS :: AUDIO_VID_FIFO_OF_STAT [17:17] */
#define BCHP_RFM_BBE_SYSCLK_STATUS_AUDIO_VID_FIFO_OF_STAT_MASK     0x00020000
#define BCHP_RFM_BBE_SYSCLK_STATUS_AUDIO_VID_FIFO_OF_STAT_SHIFT    17

/* RFM_BBE_SYSCLK :: STATUS :: AUDIO_VID_FIFO_UF_STAT [16:16] */
#define BCHP_RFM_BBE_SYSCLK_STATUS_AUDIO_VID_FIFO_UF_STAT_MASK     0x00010000
#define BCHP_RFM_BBE_SYSCLK_STATUS_AUDIO_VID_FIFO_UF_STAT_SHIFT    16

/* RFM_BBE_SYSCLK :: STATUS :: reserved1 [15:14] */
#define BCHP_RFM_BBE_SYSCLK_STATUS_reserved1_MASK                  0x0000c000
#define BCHP_RFM_BBE_SYSCLK_STATUS_reserved1_SHIFT                 14

/* RFM_BBE_SYSCLK :: STATUS :: AUDIO_COMP_CLIP_STAT [13:13] */
#define BCHP_RFM_BBE_SYSCLK_STATUS_AUDIO_COMP_CLIP_STAT_MASK       0x00002000
#define BCHP_RFM_BBE_SYSCLK_STATUS_AUDIO_COMP_CLIP_STAT_SHIFT      13

/* RFM_BBE_SYSCLK :: STATUS :: AUDIO_SUMDIFF_CLIP_STAT [12:12] */
#define BCHP_RFM_BBE_SYSCLK_STATUS_AUDIO_SUMDIFF_CLIP_STAT_MASK    0x00001000
#define BCHP_RFM_BBE_SYSCLK_STATUS_AUDIO_SUMDIFF_CLIP_STAT_SHIFT   12

/* RFM_BBE_SYSCLK :: STATUS :: AUDIO_DIFF_CLIP_STAT [11:11] */
#define BCHP_RFM_BBE_SYSCLK_STATUS_AUDIO_DIFF_CLIP_STAT_MASK       0x00000800
#define BCHP_RFM_BBE_SYSCLK_STATUS_AUDIO_DIFF_CLIP_STAT_SHIFT      11

/* RFM_BBE_SYSCLK :: STATUS :: AUDIO_SUM_CLIP_STAT [10:10] */
#define BCHP_RFM_BBE_SYSCLK_STATUS_AUDIO_SUM_CLIP_STAT_MASK        0x00000400
#define BCHP_RFM_BBE_SYSCLK_STATUS_AUDIO_SUM_CLIP_STAT_SHIFT       10

/* RFM_BBE_SYSCLK :: STATUS :: AUDIO_LINE_LOSS_STAT [09:09] */
#define BCHP_RFM_BBE_SYSCLK_STATUS_AUDIO_LINE_LOSS_STAT_MASK       0x00000200
#define BCHP_RFM_BBE_SYSCLK_STATUS_AUDIO_LINE_LOSS_STAT_SHIFT      9

/* RFM_BBE_SYSCLK :: STATUS :: AUDIO_RATE_CLIP_STAT [08:08] */
#define BCHP_RFM_BBE_SYSCLK_STATUS_AUDIO_RATE_CLIP_STAT_MASK       0x00000100
#define BCHP_RFM_BBE_SYSCLK_STATUS_AUDIO_RATE_CLIP_STAT_SHIFT      8

/* RFM_BBE_SYSCLK :: STATUS :: AUDIO_RIGHT_CLIP_STAT [07:07] */
#define BCHP_RFM_BBE_SYSCLK_STATUS_AUDIO_RIGHT_CLIP_STAT_MASK      0x00000080
#define BCHP_RFM_BBE_SYSCLK_STATUS_AUDIO_RIGHT_CLIP_STAT_SHIFT     7

/* RFM_BBE_SYSCLK :: STATUS :: AUDIO_LEFT_CLIP_STAT [06:06] */
#define BCHP_RFM_BBE_SYSCLK_STATUS_AUDIO_LEFT_CLIP_STAT_MASK       0x00000040
#define BCHP_RFM_BBE_SYSCLK_STATUS_AUDIO_LEFT_CLIP_STAT_SHIFT      6

/* RFM_BBE_SYSCLK :: STATUS :: AUDIO_VIDEO_CLIP_STAT [05:05] */
#define BCHP_RFM_BBE_SYSCLK_STATUS_AUDIO_VIDEO_CLIP_STAT_MASK      0x00000020
#define BCHP_RFM_BBE_SYSCLK_STATUS_AUDIO_VIDEO_CLIP_STAT_SHIFT     5

/* RFM_BBE_SYSCLK :: STATUS :: reserved2 [04:03] */
#define BCHP_RFM_BBE_SYSCLK_STATUS_reserved2_MASK                  0x00000018
#define BCHP_RFM_BBE_SYSCLK_STATUS_reserved2_SHIFT                 3

/* RFM_BBE_SYSCLK :: STATUS :: AUDIO_FIFO_OF_STAT [02:02] */
#define BCHP_RFM_BBE_SYSCLK_STATUS_AUDIO_FIFO_OF_STAT_MASK         0x00000004
#define BCHP_RFM_BBE_SYSCLK_STATUS_AUDIO_FIFO_OF_STAT_SHIFT        2

/* RFM_BBE_SYSCLK :: STATUS :: AUDIO_FIFO_UF_STAT [01:01] */
#define BCHP_RFM_BBE_SYSCLK_STATUS_AUDIO_FIFO_UF_STAT_MASK         0x00000002
#define BCHP_RFM_BBE_SYSCLK_STATUS_AUDIO_FIFO_UF_STAT_SHIFT        1

/* RFM_BBE_SYSCLK :: STATUS :: reserved3 [00:00] */
#define BCHP_RFM_BBE_SYSCLK_STATUS_reserved3_MASK                  0x00000001
#define BCHP_RFM_BBE_SYSCLK_STATUS_reserved3_SHIFT                 0

/***************************************************************************
 *MISC - Miscellaneous register
 ***************************************************************************/
/* RFM_BBE_SYSCLK :: MISC :: reserved0 [31:06] */
#define BCHP_RFM_BBE_SYSCLK_MISC_reserved0_MASK                    0xffffffc0
#define BCHP_RFM_BBE_SYSCLK_MISC_reserved0_SHIFT                   6

/* RFM_BBE_SYSCLK :: MISC :: AUDCAR_COMP_EN [05:05] */
#define BCHP_RFM_BBE_SYSCLK_MISC_AUDCAR_COMP_EN_MASK               0x00000020
#define BCHP_RFM_BBE_SYSCLK_MISC_AUDCAR_COMP_EN_SHIFT              5

/* RFM_BBE_SYSCLK :: MISC :: MEM_BYPASS_EN [04:04] */
#define BCHP_RFM_BBE_SYSCLK_MISC_MEM_BYPASS_EN_MASK                0x00000010
#define BCHP_RFM_BBE_SYSCLK_MISC_MEM_BYPASS_EN_SHIFT               4

/* RFM_BBE_SYSCLK :: MISC :: reserved_for_eco1 [03:03] */
#define BCHP_RFM_BBE_SYSCLK_MISC_reserved_for_eco1_MASK            0x00000008
#define BCHP_RFM_BBE_SYSCLK_MISC_reserved_for_eco1_SHIFT           3

/* RFM_BBE_SYSCLK :: MISC :: VIRF_EDGE [02:02] */
#define BCHP_RFM_BBE_SYSCLK_MISC_VIRF_EDGE_MASK                    0x00000004
#define BCHP_RFM_BBE_SYSCLK_MISC_VIRF_EDGE_SHIFT                   2

/* RFM_BBE_SYSCLK :: MISC :: IFDRF_EDGE [01:01] */
#define BCHP_RFM_BBE_SYSCLK_MISC_IFDRF_EDGE_MASK                   0x00000002
#define BCHP_RFM_BBE_SYSCLK_MISC_IFDRF_EDGE_SHIFT                  1

/* RFM_BBE_SYSCLK :: MISC :: HIRF_EDGE [00:00] */
#define BCHP_RFM_BBE_SYSCLK_MISC_HIRF_EDGE_MASK                    0x00000001
#define BCHP_RFM_BBE_SYSCLK_MISC_HIRF_EDGE_SHIFT                   0

/***************************************************************************
 *REVID - Read-only RF Modulator REVID register
 ***************************************************************************/
/* RFM_BBE_SYSCLK :: REVID :: reserved0 [31:16] */
#define BCHP_RFM_BBE_SYSCLK_REVID_reserved0_MASK                   0xffff0000
#define BCHP_RFM_BBE_SYSCLK_REVID_reserved0_SHIFT                  16

/* RFM_BBE_SYSCLK :: REVID :: MAJOR [15:08] */
#define BCHP_RFM_BBE_SYSCLK_REVID_MAJOR_MASK                       0x0000ff00
#define BCHP_RFM_BBE_SYSCLK_REVID_MAJOR_SHIFT                      8

/* RFM_BBE_SYSCLK :: REVID :: MINOR [07:00] */
#define BCHP_RFM_BBE_SYSCLK_REVID_MINOR_MASK                       0x000000ff
#define BCHP_RFM_BBE_SYSCLK_REVID_MINOR_SHIFT                      0

/***************************************************************************
 *TSTCNTL - General control for the RF Modulator testport IOs
 ***************************************************************************/
/* RFM_BBE_SYSCLK :: TSTCNTL :: reserved0 [31:20] */
#define BCHP_RFM_BBE_SYSCLK_TSTCNTL_reserved0_MASK                 0xfff00000
#define BCHP_RFM_BBE_SYSCLK_TSTCNTL_reserved0_SHIFT                20

/* RFM_BBE_SYSCLK :: TSTCNTL :: BTSC_TEST_EN [19:19] */
#define BCHP_RFM_BBE_SYSCLK_TSTCNTL_BTSC_TEST_EN_MASK              0x00080000
#define BCHP_RFM_BBE_SYSCLK_TSTCNTL_BTSC_TEST_EN_SHIFT             19

/* RFM_BBE_SYSCLK :: TSTCNTL :: BT_MODE [18:18] */
#define BCHP_RFM_BBE_SYSCLK_TSTCNTL_BT_MODE_MASK                   0x00040000
#define BCHP_RFM_BBE_SYSCLK_TSTCNTL_BT_MODE_SHIFT                  18

/* RFM_BBE_SYSCLK :: TSTCNTL :: OUT_CLK_SEL [17:16] */
#define BCHP_RFM_BBE_SYSCLK_TSTCNTL_OUT_CLK_SEL_MASK               0x00030000
#define BCHP_RFM_BBE_SYSCLK_TSTCNTL_OUT_CLK_SEL_SHIFT              16

/* RFM_BBE_SYSCLK :: TSTCNTL :: reserved1 [15:14] */
#define BCHP_RFM_BBE_SYSCLK_TSTCNTL_reserved1_MASK                 0x0000c000
#define BCHP_RFM_BBE_SYSCLK_TSTCNTL_reserved1_SHIFT                14

/* RFM_BBE_SYSCLK :: TSTCNTL :: OUT_SEL [13:08] */
#define BCHP_RFM_BBE_SYSCLK_TSTCNTL_OUT_SEL_MASK                   0x00003f00
#define BCHP_RFM_BBE_SYSCLK_TSTCNTL_OUT_SEL_SHIFT                  8

/* RFM_BBE_SYSCLK :: TSTCNTL :: AM_IN [07:06] */
#define BCHP_RFM_BBE_SYSCLK_TSTCNTL_AM_IN_MASK                     0x000000c0
#define BCHP_RFM_BBE_SYSCLK_TSTCNTL_AM_IN_SHIFT                    6

/* RFM_BBE_SYSCLK :: TSTCNTL :: reserved2 [05:04] */
#define BCHP_RFM_BBE_SYSCLK_TSTCNTL_reserved2_MASK                 0x00000030
#define BCHP_RFM_BBE_SYSCLK_TSTCNTL_reserved2_SHIFT                4

/* RFM_BBE_SYSCLK :: TSTCNTL :: AUD_IN [03:00] */
#define BCHP_RFM_BBE_SYSCLK_TSTCNTL_AUD_IN_MASK                    0x0000000f
#define BCHP_RFM_BBE_SYSCLK_TSTCNTL_AUD_IN_SHIFT                   0

/***************************************************************************
 *TPOUT - TP_OUT bus value
 ***************************************************************************/
/* RFM_BBE_SYSCLK :: TPOUT :: reserved0 [31:20] */
#define BCHP_RFM_BBE_SYSCLK_TPOUT_reserved0_MASK                   0xfff00000
#define BCHP_RFM_BBE_SYSCLK_TPOUT_reserved0_SHIFT                  20

/* RFM_BBE_SYSCLK :: TPOUT :: TPOUT_VAL [19:00] */
#define BCHP_RFM_BBE_SYSCLK_TPOUT_TPOUT_VAL_MASK                   0x000fffff
#define BCHP_RFM_BBE_SYSCLK_TPOUT_TPOUT_VAL_SHIFT                  0

/***************************************************************************
 *RESERVED1 - Reserved register
 ***************************************************************************/
/* RFM_BBE_SYSCLK :: RESERVED1 :: reserved_for_eco0 [31:00] */
#define BCHP_RFM_BBE_SYSCLK_RESERVED1_reserved_for_eco0_MASK       0xffffffff
#define BCHP_RFM_BBE_SYSCLK_RESERVED1_reserved_for_eco0_SHIFT      0

#endif /* #ifndef BCHP_RFM_BBE_SYSCLK_H__ */

/* End of File */
