<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - output.info - js/src/jit/x86-shared/BaseAssembler-x86-shared.h</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">js/src/jit/x86-shared</a> - BaseAssembler-x86-shared.h<span style="font-size: 80%;"> (source / <a href="BaseAssembler-x86-shared.h.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">output.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">666</td>
            <td class="headerCovTableEntry">2834</td>
            <td class="headerCovTableEntryLo">23.5 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2017-07-14 16:53:18</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">145</td>
            <td class="headerCovTableEntry">605</td>
            <td class="headerCovTableEntryLo">24.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /* -*- Mode: C++; tab-width: 8; indent-tabs-mode: nil; c-basic-offset: 4 -*-</a>
<span class="lineNum">       2 </span>            :  * vim: set ts=8 sts=4 et sw=4 tw=99:
<span class="lineNum">       3 </span>            :  *
<span class="lineNum">       4 </span>            :  * ***** BEGIN LICENSE BLOCK *****
<span class="lineNum">       5 </span>            :  * Copyright (C) 2008 Apple Inc. All rights reserved.
<span class="lineNum">       6 </span>            :  *
<span class="lineNum">       7 </span>            :  * Redistribution and use in source and binary forms, with or without
<span class="lineNum">       8 </span>            :  * modification, are permitted provided that the following conditions
<span class="lineNum">       9 </span>            :  * are met:
<span class="lineNum">      10 </span>            :  * 1. Redistributions of source code must retain the above copyright
<span class="lineNum">      11 </span>            :  *    notice, this list of conditions and the following disclaimer.
<span class="lineNum">      12 </span>            :  * 2. Redistributions in binary form must reproduce the above copyright
<span class="lineNum">      13 </span>            :  *    notice, this list of conditions and the following disclaimer in the
<span class="lineNum">      14 </span>            :  *    documentation and/or other materials provided with the distribution.
<span class="lineNum">      15 </span>            :  *
<span class="lineNum">      16 </span>            :  * THIS SOFTWARE IS PROVIDED BY APPLE INC. ``AS IS'' AND ANY
<span class="lineNum">      17 </span>            :  * EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
<span class="lineNum">      18 </span>            :  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
<span class="lineNum">      19 </span>            :  * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL APPLE INC. OR
<span class="lineNum">      20 </span>            :  * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
<span class="lineNum">      21 </span>            :  * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
<span class="lineNum">      22 </span>            :  * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
<span class="lineNum">      23 </span>            :  * PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
<span class="lineNum">      24 </span>            :  * OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
<span class="lineNum">      25 </span>            :  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
<span class="lineNum">      26 </span>            :  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
<span class="lineNum">      27 </span>            :  *
<span class="lineNum">      28 </span>            :  * ***** END LICENSE BLOCK ***** */
<span class="lineNum">      29 </span>            : 
<span class="lineNum">      30 </span>            : #ifndef jit_x86_shared_BaseAssembler_x86_shared_h
<span class="lineNum">      31 </span>            : #define jit_x86_shared_BaseAssembler_x86_shared_h
<span class="lineNum">      32 </span>            : 
<span class="lineNum">      33 </span>            : #include &quot;mozilla/IntegerPrintfMacros.h&quot;
<span class="lineNum">      34 </span>            : 
<span class="lineNum">      35 </span>            : #include &quot;jit/x86-shared/AssemblerBuffer-x86-shared.h&quot;
<span class="lineNum">      36 </span>            : #include &quot;jit/x86-shared/Encoding-x86-shared.h&quot;
<span class="lineNum">      37 </span>            : #include &quot;jit/x86-shared/Patching-x86-shared.h&quot;
<span class="lineNum">      38 </span>            : 
<span class="lineNum">      39 </span>            : extern volatile uintptr_t* blackbox;
<span class="lineNum">      40 </span>            : 
<span class="lineNum">      41 </span>            : namespace js {
<span class="lineNum">      42 </span>            : namespace jit {
<span class="lineNum">      43 </span>            : 
<span class="lineNum">      44 </span>            : namespace X86Encoding {
<span class="lineNum">      45 </span>            : 
<a name="46"><span class="lineNum">      46 </span>            : class BaseAssembler;</a>
<span class="lineNum">      47 </span>            : 
<a name="48"><span class="lineNum">      48 </span><span class="lineCov">       4503 : class BaseAssembler : public GenericAssembler {</span></a>
<span class="lineNum">      49 </span>            : public:
<span class="lineNum">      50 </span><span class="lineCov">       4503 :     BaseAssembler()</span>
<span class="lineNum">      51 </span><span class="lineCov">       4503 :       : useVEX_(true)</span>
<a name="52"><span class="lineNum">      52 </span><span class="lineCov">       4503 :     { }</span></a>
<span class="lineNum">      53 </span>            : 
<a name="54"><span class="lineNum">      54 </span><span class="lineCov">       4503 :     void disableVEX() { useVEX_ = false; }</span></a>
<span class="lineNum">      55 </span>            : 
<a name="56"><span class="lineNum">      56 </span><span class="lineCov">     335901 :     size_t size() const { return m_formatter.size(); }</span></a>
<a name="57"><span class="lineNum">      57 </span>            :     const unsigned char* buffer() const { return m_formatter.buffer(); }</a>
<span class="lineNum">      58 </span><span class="lineNoCov">          0 :     unsigned char* data() { return m_formatter.data(); }</span>
<a name="59"><span class="lineNum">      59 </span><span class="lineCov">     256035 :     bool oom() const { return m_formatter.oom(); }</span></a>
<span class="lineNum">      60 </span>            : 
<span class="lineNum">      61 </span><span class="lineNoCov">          0 :     void disableProtection() { m_formatter.disableProtection(); }</span>
<span class="lineNum">      62 </span>            :     void enableProtection() { m_formatter.enableProtection(); }
<span class="lineNum">      63 </span>            :     void setLowerBoundForProtection(size_t size)
<span class="lineNum">      64 </span>            :     {
<span class="lineNum">      65 </span>            :         m_formatter.setLowerBoundForProtection(size);
<span class="lineNum">      66 </span>            :     }
<span class="lineNum">      67 </span>            :     void unprotectRegion(unsigned char* first, size_t size)
<span class="lineNum">      68 </span>            :     {
<span class="lineNum">      69 </span>            :         m_formatter.unprotectRegion(first, size);
<span class="lineNum">      70 </span>            :     }
<span class="lineNum">      71 </span>            :     void reprotectRegion(unsigned char* first, size_t size)
<span class="lineNum">      72 </span>            :     {
<span class="lineNum">      73 </span>            :         m_formatter.reprotectRegion(first, size);
<a name="74"><span class="lineNum">      74 </span>            :     }</a>
<span class="lineNum">      75 </span>            : 
<span class="lineNum">      76 </span><span class="lineCov">         64 :     void nop()</span>
<span class="lineNum">      77 </span>            :     {
<span class="lineNum">      78 </span><span class="lineCov">         64 :         spew(&quot;nop&quot;);</span>
<span class="lineNum">      79 </span><span class="lineCov">         64 :         m_formatter.oneByteOp(OP_NOP);</span>
<a name="80"><span class="lineNum">      80 </span><span class="lineCov">         64 :     }</span></a>
<span class="lineNum">      81 </span>            : 
<span class="lineNum">      82 </span><span class="lineCov">        288 :     void comment(const char* msg)</span>
<span class="lineNum">      83 </span>            :     {
<span class="lineNum">      84 </span><span class="lineCov">        288 :         spew(&quot;; %s&quot;, msg);</span>
<span class="lineNum">      85 </span><span class="lineCov">        288 :     }</span>
<a name="86"><span class="lineNum">      86 </span>            : </a>
<span class="lineNum">      87 </span>            :     MOZ_MUST_USE JmpSrc
<span class="lineNum">      88 </span><span class="lineNoCov">          0 :     twoByteNop()</span>
<span class="lineNum">      89 </span>            :     {
<span class="lineNum">      90 </span><span class="lineNoCov">          0 :         spew(&quot;nop (2 byte)&quot;);</span>
<span class="lineNum">      91 </span><span class="lineNoCov">          0 :         JmpSrc r(m_formatter.size());</span>
<span class="lineNum">      92 </span><span class="lineNoCov">          0 :         m_formatter.prefix(PRE_OPERAND_SIZE);</span>
<span class="lineNum">      93 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_NOP);</span>
<span class="lineNum">      94 </span><span class="lineNoCov">          0 :         return r;</span>
<a name="95"><span class="lineNum">      95 </span>            :     }</a>
<span class="lineNum">      96 </span>            : 
<span class="lineNum">      97 </span><span class="lineNoCov">          0 :     static void patchTwoByteNopToJump(uint8_t* jump, uint8_t* target)</span>
<span class="lineNum">      98 </span>            :     {
<span class="lineNum">      99 </span>            :         // Note: the offset is relative to the address of the instruction after
<span class="lineNum">     100 </span>            :         // the jump which is two bytes.
<span class="lineNum">     101 </span><span class="lineNoCov">          0 :         ptrdiff_t rel8 = target - jump - 2;</span>
<span class="lineNum">     102 </span><span class="lineNoCov">          0 :         MOZ_RELEASE_ASSERT(rel8 &gt;= INT8_MIN &amp;&amp; rel8 &lt;= INT8_MAX);</span>
<span class="lineNum">     103 </span><span class="lineNoCov">          0 :         MOZ_RELEASE_ASSERT(jump[0] == PRE_OPERAND_SIZE);</span>
<span class="lineNum">     104 </span><span class="lineNoCov">          0 :         MOZ_RELEASE_ASSERT(jump[1] == OP_NOP);</span>
<span class="lineNum">     105 </span><span class="lineNoCov">          0 :         jump[0] = OP_JMP_rel8;</span>
<span class="lineNum">     106 </span><span class="lineNoCov">          0 :         jump[1] = rel8;</span>
<a name="107"><span class="lineNum">     107 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     108 </span>            : 
<span class="lineNum">     109 </span><span class="lineNoCov">          0 :     static void patchJumpToTwoByteNop(uint8_t* jump)</span>
<span class="lineNum">     110 </span>            :     {
<span class="lineNum">     111 </span>            :         // See twoByteNop.
<span class="lineNum">     112 </span><span class="lineNoCov">          0 :         MOZ_RELEASE_ASSERT(jump[0] == OP_JMP_rel8);</span>
<span class="lineNum">     113 </span><span class="lineNoCov">          0 :         jump[0] = PRE_OPERAND_SIZE;</span>
<span class="lineNum">     114 </span><span class="lineNoCov">          0 :         jump[1] = OP_NOP;</span>
<a name="115"><span class="lineNum">     115 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     116 </span>            : 
<span class="lineNum">     117 </span><span class="lineNoCov">          0 :     static void patchFiveByteNopToCall(uint8_t* callsite, uint8_t* target)</span>
<span class="lineNum">     118 </span>            :     {
<span class="lineNum">     119 </span>            :         // Note: the offset is relative to the address of the instruction after
<span class="lineNum">     120 </span>            :         // the call which is five bytes.
<span class="lineNum">     121 </span><span class="lineNoCov">          0 :         uint8_t* inst = callsite - sizeof(int32_t) - 1;</span>
<span class="lineNum">     122 </span>            :         // The nop can be already patched as call, overriding the call.
<span class="lineNum">     123 </span>            :         // See also nop_five.
<span class="lineNum">     124 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(inst[0] == OP_NOP_0F || inst[0] == OP_CALL_rel32);</span>
<span class="lineNum">     125 </span><span class="lineNoCov">          0 :         MOZ_ASSERT_IF(inst[0] == OP_NOP_0F, inst[1] == OP_NOP_1F ||</span>
<span class="lineNum">     126 </span>            :                                             inst[2] == OP_NOP_44 ||
<span class="lineNum">     127 </span>            :                                             inst[3] == OP_NOP_00 ||
<span class="lineNum">     128 </span>            :                                             inst[4] == OP_NOP_00);
<span class="lineNum">     129 </span><span class="lineNoCov">          0 :         inst[0] = OP_CALL_rel32;</span>
<span class="lineNum">     130 </span><span class="lineNoCov">          0 :         SetRel32(callsite, target);</span>
<a name="131"><span class="lineNum">     131 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     132 </span>            : 
<span class="lineNum">     133 </span><span class="lineNoCov">          0 :     static void patchCallToFiveByteNop(uint8_t* callsite)</span>
<span class="lineNum">     134 </span>            :     {
<span class="lineNum">     135 </span>            :         // See also patchFiveByteNopToCall and nop_five.
<span class="lineNum">     136 </span><span class="lineNoCov">          0 :         uint8_t* inst = callsite - sizeof(int32_t) - 1;</span>
<span class="lineNum">     137 </span>            :         // The call can be already patched as nop.
<span class="lineNum">     138 </span><span class="lineNoCov">          0 :         if (inst[0] == OP_NOP_0F) {</span>
<span class="lineNum">     139 </span><span class="lineNoCov">          0 :             MOZ_ASSERT(inst[1] == OP_NOP_1F || inst[2] == OP_NOP_44 ||</span>
<span class="lineNum">     140 </span>            :                        inst[3] == OP_NOP_00 || inst[4] == OP_NOP_00);
<span class="lineNum">     141 </span><span class="lineNoCov">          0 :             return;</span>
<span class="lineNum">     142 </span>            :         }
<span class="lineNum">     143 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(inst[0] == OP_CALL_rel32);</span>
<span class="lineNum">     144 </span><span class="lineNoCov">          0 :         inst[0] = OP_NOP_0F;</span>
<span class="lineNum">     145 </span><span class="lineNoCov">          0 :         inst[1] = OP_NOP_1F;</span>
<span class="lineNum">     146 </span><span class="lineNoCov">          0 :         inst[2] = OP_NOP_44;</span>
<span class="lineNum">     147 </span><span class="lineNoCov">          0 :         inst[3] = OP_NOP_00;</span>
<span class="lineNum">     148 </span><span class="lineNoCov">          0 :         inst[4] = OP_NOP_00;</span>
<span class="lineNum">     149 </span>            :     }
<span class="lineNum">     150 </span>            : 
<span class="lineNum">     151 </span>            :     /*
<span class="lineNum">     152 </span>            :      * The nop multibytes sequences are directly taken from the Intel's
<span class="lineNum">     153 </span>            :      * architecture software developer manual.
<a name="154"><span class="lineNum">     154 </span>            :      * They are defined for sequences of sizes from 1 to 9 included.</a>
<span class="lineNum">     155 </span>            :      */
<span class="lineNum">     156 </span><span class="lineNoCov">          0 :     void nop_one()</span>
<span class="lineNum">     157 </span>            :     {
<span class="lineNum">     158 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_NOP);</span>
<a name="159"><span class="lineNum">     159 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     160 </span>            : 
<span class="lineNum">     161 </span><span class="lineNoCov">          0 :     void nop_two()</span>
<span class="lineNum">     162 </span>            :     {
<span class="lineNum">     163 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_NOP_66);</span>
<span class="lineNum">     164 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_NOP);</span>
<a name="165"><span class="lineNum">     165 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     166 </span>            : 
<span class="lineNum">     167 </span><span class="lineNoCov">          0 :     void nop_three()</span>
<span class="lineNum">     168 </span>            :     {
<span class="lineNum">     169 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_NOP_0F);</span>
<span class="lineNum">     170 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_NOP_1F);</span>
<span class="lineNum">     171 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_NOP_00);</span>
<a name="172"><span class="lineNum">     172 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     173 </span>            : 
<span class="lineNum">     174 </span><span class="lineNoCov">          0 :     void nop_four()</span>
<span class="lineNum">     175 </span>            :     {
<span class="lineNum">     176 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_NOP_0F);</span>
<span class="lineNum">     177 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_NOP_1F);</span>
<span class="lineNum">     178 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_NOP_40);</span>
<span class="lineNum">     179 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_NOP_00);</span>
<a name="180"><span class="lineNum">     180 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     181 </span>            : 
<span class="lineNum">     182 </span><span class="lineNoCov">          0 :     void nop_five()</span>
<span class="lineNum">     183 </span>            :     {
<span class="lineNum">     184 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_NOP_0F);</span>
<span class="lineNum">     185 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_NOP_1F);</span>
<span class="lineNum">     186 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_NOP_44);</span>
<span class="lineNum">     187 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_NOP_00);</span>
<span class="lineNum">     188 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_NOP_00);</span>
<a name="189"><span class="lineNum">     189 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     190 </span>            : 
<span class="lineNum">     191 </span><span class="lineNoCov">          0 :     void nop_six()</span>
<span class="lineNum">     192 </span>            :     {
<span class="lineNum">     193 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_NOP_66);</span>
<span class="lineNum">     194 </span><span class="lineNoCov">          0 :         nop_five();</span>
<a name="195"><span class="lineNum">     195 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     196 </span>            : 
<span class="lineNum">     197 </span><span class="lineNoCov">          0 :     void nop_seven()</span>
<span class="lineNum">     198 </span>            :     {
<span class="lineNum">     199 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_NOP_0F);</span>
<span class="lineNum">     200 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_NOP_1F);</span>
<span class="lineNum">     201 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_NOP_80);</span>
<span class="lineNum">     202 </span><span class="lineNoCov">          0 :         for (int i = 0; i &lt; 4; ++i)</span>
<span class="lineNum">     203 </span><span class="lineNoCov">          0 :             m_formatter.oneByteOp(OP_NOP_00);</span>
<a name="204"><span class="lineNum">     204 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     205 </span>            : 
<span class="lineNum">     206 </span><span class="lineNoCov">          0 :     void nop_eight()</span>
<span class="lineNum">     207 </span>            :     {
<span class="lineNum">     208 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_NOP_0F);</span>
<span class="lineNum">     209 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_NOP_1F);</span>
<span class="lineNum">     210 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_NOP_84);</span>
<span class="lineNum">     211 </span><span class="lineNoCov">          0 :         for (int i = 0; i &lt; 5; ++i)</span>
<span class="lineNum">     212 </span><span class="lineNoCov">          0 :             m_formatter.oneByteOp(OP_NOP_00);</span>
<a name="213"><span class="lineNum">     213 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     214 </span>            : 
<span class="lineNum">     215 </span><span class="lineNoCov">          0 :     void nop_nine()</span>
<span class="lineNum">     216 </span>            :     {
<span class="lineNum">     217 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_NOP_66);</span>
<span class="lineNum">     218 </span><span class="lineNoCov">          0 :         nop_eight();</span>
<a name="219"><span class="lineNum">     219 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     220 </span>            : 
<span class="lineNum">     221 </span><span class="lineNoCov">          0 :     void insert_nop(int size)</span>
<span class="lineNum">     222 </span>            :     {
<span class="lineNum">     223 </span><span class="lineNoCov">          0 :         switch (size) {</span>
<span class="lineNum">     224 </span>            :           case 1:
<span class="lineNum">     225 </span><span class="lineNoCov">          0 :             nop_one();</span>
<span class="lineNum">     226 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     227 </span>            :           case 2:
<span class="lineNum">     228 </span><span class="lineNoCov">          0 :             nop_two();</span>
<span class="lineNum">     229 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     230 </span>            :           case 3:
<span class="lineNum">     231 </span><span class="lineNoCov">          0 :             nop_three();</span>
<span class="lineNum">     232 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     233 </span>            :           case 4:
<span class="lineNum">     234 </span><span class="lineNoCov">          0 :             nop_four();</span>
<span class="lineNum">     235 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     236 </span>            :           case 5:
<span class="lineNum">     237 </span><span class="lineNoCov">          0 :             nop_five();</span>
<span class="lineNum">     238 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     239 </span>            :           case 6:
<span class="lineNum">     240 </span><span class="lineNoCov">          0 :             nop_six();</span>
<span class="lineNum">     241 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     242 </span>            :           case 7:
<span class="lineNum">     243 </span><span class="lineNoCov">          0 :             nop_seven();</span>
<span class="lineNum">     244 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     245 </span>            :           case 8:
<span class="lineNum">     246 </span><span class="lineNoCov">          0 :             nop_eight();</span>
<span class="lineNum">     247 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     248 </span>            :           case 9:
<span class="lineNum">     249 </span><span class="lineNoCov">          0 :             nop_nine();</span>
<span class="lineNum">     250 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     251 </span>            :           case 10:
<span class="lineNum">     252 </span><span class="lineNoCov">          0 :             nop_three();</span>
<span class="lineNum">     253 </span><span class="lineNoCov">          0 :             nop_seven();</span>
<span class="lineNum">     254 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     255 </span>            :           case 11:
<span class="lineNum">     256 </span><span class="lineNoCov">          0 :             nop_four();</span>
<span class="lineNum">     257 </span><span class="lineNoCov">          0 :             nop_seven();</span>
<span class="lineNum">     258 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     259 </span>            :           case 12:
<span class="lineNum">     260 </span><span class="lineNoCov">          0 :             nop_six();</span>
<span class="lineNum">     261 </span><span class="lineNoCov">          0 :             nop_six();</span>
<span class="lineNum">     262 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     263 </span>            :           case 13:
<span class="lineNum">     264 </span><span class="lineNoCov">          0 :             nop_six();</span>
<span class="lineNum">     265 </span><span class="lineNoCov">          0 :             nop_seven();</span>
<span class="lineNum">     266 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     267 </span>            :           case 14:
<span class="lineNum">     268 </span><span class="lineNoCov">          0 :             nop_seven();</span>
<span class="lineNum">     269 </span><span class="lineNoCov">          0 :             nop_seven();</span>
<span class="lineNum">     270 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     271 </span>            :           case 15:
<span class="lineNum">     272 </span><span class="lineNoCov">          0 :             nop_one();</span>
<span class="lineNum">     273 </span><span class="lineNoCov">          0 :             nop_seven();</span>
<span class="lineNum">     274 </span><span class="lineNoCov">          0 :             nop_seven();</span>
<span class="lineNum">     275 </span><span class="lineNoCov">          0 :             break;</span>
<span class="lineNum">     276 </span>            :           default:
<span class="lineNum">     277 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;Unhandled alignment&quot;);</span>
<span class="lineNum">     278 </span>            :         }
<span class="lineNum">     279 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     280 </span>            : 
<a name="281"><span class="lineNum">     281 </span>            :     // Stack operations:</a>
<span class="lineNum">     282 </span>            : 
<span class="lineNum">     283 </span><span class="lineCov">     143086 :     void push_r(RegisterID reg)</span>
<span class="lineNum">     284 </span>            :     {
<span class="lineNum">     285 </span><span class="lineCov">     143086 :         spew(&quot;push       %s&quot;, GPRegName(reg));</span>
<span class="lineNum">     286 </span><span class="lineCov">     143087 :         m_formatter.oneByteOp(OP_PUSH_EAX, reg);</span>
<a name="287"><span class="lineNum">     287 </span><span class="lineCov">     143090 :     }</span></a>
<span class="lineNum">     288 </span>            : 
<span class="lineNum">     289 </span><span class="lineCov">     117823 :     void pop_r(RegisterID reg)</span>
<span class="lineNum">     290 </span>            :     {
<span class="lineNum">     291 </span><span class="lineCov">     117823 :         spew(&quot;pop        %s&quot;, GPRegName(reg));</span>
<span class="lineNum">     292 </span><span class="lineCov">     117823 :         m_formatter.oneByteOp(OP_POP_EAX, reg);</span>
<a name="293"><span class="lineNum">     293 </span><span class="lineCov">     117824 :     }</span></a>
<span class="lineNum">     294 </span>            : 
<span class="lineNum">     295 </span><span class="lineCov">       6210 :     void push_i(int32_t imm)</span>
<span class="lineNum">     296 </span>            :     {
<span class="lineNum">     297 </span><span class="lineCov">       6210 :         spew(&quot;push       $%s0x%x&quot;, PRETTYHEX(imm));</span>
<span class="lineNum">     298 </span><span class="lineCov">       6210 :         if (CAN_SIGN_EXTEND_8_32(imm)) {</span>
<span class="lineNum">     299 </span><span class="lineCov">       2265 :             m_formatter.oneByteOp(OP_PUSH_Ib);</span>
<span class="lineNum">     300 </span><span class="lineCov">       2265 :             m_formatter.immediate8s(imm);</span>
<span class="lineNum">     301 </span>            :         } else {
<span class="lineNum">     302 </span><span class="lineCov">       3945 :             m_formatter.oneByteOp(OP_PUSH_Iz);</span>
<span class="lineNum">     303 </span><span class="lineCov">       3945 :             m_formatter.immediate32(imm);</span>
<span class="lineNum">     304 </span>            :         }
<span class="lineNum">     305 </span><span class="lineCov">       6210 :     }</span>
<span class="lineNum">     306 </span>            : 
<span class="lineNum">     307 </span>            :     void push_i32(int32_t imm)
<span class="lineNum">     308 </span>            :     {
<span class="lineNum">     309 </span>            :         spew(&quot;push       $%s0x%04x&quot;, PRETTYHEX(imm));
<span class="lineNum">     310 </span>            :         m_formatter.oneByteOp(OP_PUSH_Iz);
<span class="lineNum">     311 </span>            :         m_formatter.immediate32(imm);
<a name="312"><span class="lineNum">     312 </span>            :     }</a>
<span class="lineNum">     313 </span>            : 
<span class="lineNum">     314 </span><span class="lineCov">       4054 :     void push_m(int32_t offset, RegisterID base)</span>
<span class="lineNum">     315 </span>            :     {
<span class="lineNum">     316 </span><span class="lineCov">       4054 :         spew(&quot;push       &quot; MEM_ob, ADDR_ob(offset, base));</span>
<span class="lineNum">     317 </span><span class="lineCov">       4054 :         m_formatter.oneByteOp(OP_GROUP5_Ev, offset, base, GROUP5_OP_PUSH);</span>
<a name="318"><span class="lineNum">     318 </span><span class="lineCov">       4054 :     }</span></a>
<span class="lineNum">     319 </span>            : 
<span class="lineNum">     320 </span><span class="lineCov">        665 :     void pop_m(int32_t offset, RegisterID base)</span>
<span class="lineNum">     321 </span>            :     {
<span class="lineNum">     322 </span><span class="lineCov">        665 :         spew(&quot;pop        &quot; MEM_ob, ADDR_ob(offset, base));</span>
<span class="lineNum">     323 </span><span class="lineCov">        665 :         m_formatter.oneByteOp(OP_GROUP1A_Ev, offset, base, GROUP1A_OP_POP);</span>
<a name="324"><span class="lineNum">     324 </span><span class="lineCov">        665 :     }</span></a>
<span class="lineNum">     325 </span>            : 
<span class="lineNum">     326 </span><span class="lineNoCov">          0 :     void push_flags()</span>
<span class="lineNum">     327 </span>            :     {
<span class="lineNum">     328 </span><span class="lineNoCov">          0 :         spew(&quot;pushf&quot;);</span>
<span class="lineNum">     329 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_PUSHFLAGS);</span>
<a name="330"><span class="lineNum">     330 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     331 </span>            : 
<span class="lineNum">     332 </span><span class="lineNoCov">          0 :     void pop_flags()</span>
<span class="lineNum">     333 </span>            :     {
<span class="lineNum">     334 </span><span class="lineNoCov">          0 :         spew(&quot;popf&quot;);</span>
<span class="lineNum">     335 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_POPFLAGS);</span>
<span class="lineNum">     336 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     337 </span>            : 
<a name="338"><span class="lineNum">     338 </span>            :     // Arithmetic operations:</a>
<span class="lineNum">     339 </span>            : 
<span class="lineNum">     340 </span><span class="lineCov">         47 :     void addl_rr(RegisterID src, RegisterID dst)</span>
<span class="lineNum">     341 </span>            :     {
<span class="lineNum">     342 </span><span class="lineCov">         47 :         spew(&quot;addl       %s, %s&quot;, GPReg32Name(src), GPReg32Name(dst));</span>
<span class="lineNum">     343 </span><span class="lineCov">         47 :         m_formatter.oneByteOp(OP_ADD_GvEv, src, dst);</span>
<a name="344"><span class="lineNum">     344 </span><span class="lineCov">         47 :     }</span></a>
<span class="lineNum">     345 </span>            : 
<span class="lineNum">     346 </span><span class="lineNoCov">          0 :     void addw_rr(RegisterID src, RegisterID dst)</span>
<span class="lineNum">     347 </span>            :     {
<span class="lineNum">     348 </span><span class="lineNoCov">          0 :         spew(&quot;addw       %s, %s&quot;, GPReg16Name(src), GPReg16Name(dst));</span>
<span class="lineNum">     349 </span><span class="lineNoCov">          0 :         m_formatter.prefix(PRE_OPERAND_SIZE);</span>
<span class="lineNum">     350 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_ADD_GvEv, src, dst);</span>
<a name="351"><span class="lineNum">     351 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     352 </span>            : 
<span class="lineNum">     353 </span><span class="lineNoCov">          0 :     void addl_mr(int32_t offset, RegisterID base, RegisterID dst)</span>
<span class="lineNum">     354 </span>            :     {
<span class="lineNum">     355 </span><span class="lineNoCov">          0 :         spew(&quot;addl       &quot; MEM_ob &quot;, %s&quot;, ADDR_ob(offset, base), GPReg32Name(dst));</span>
<span class="lineNum">     356 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_ADD_GvEv, offset, base, dst);</span>
<a name="357"><span class="lineNum">     357 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     358 </span>            : 
<span class="lineNum">     359 </span><span class="lineNoCov">          0 :     void addl_rm(RegisterID src, int32_t offset, RegisterID base)</span>
<span class="lineNum">     360 </span>            :     {
<span class="lineNum">     361 </span><span class="lineNoCov">          0 :         spew(&quot;addl       %s, &quot; MEM_ob, GPReg32Name(src), ADDR_ob(offset, base));</span>
<span class="lineNum">     362 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_ADD_EvGv, offset, base, src);</span>
<a name="363"><span class="lineNum">     363 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     364 </span>            : 
<span class="lineNum">     365 </span><span class="lineNoCov">          0 :     void addl_rm(RegisterID src, int32_t offset, RegisterID base, RegisterID index, int scale)</span>
<span class="lineNum">     366 </span>            :     {
<span class="lineNum">     367 </span><span class="lineNoCov">          0 :         spew(&quot;addl       %s, &quot; MEM_obs, GPReg32Name(src), ADDR_obs(offset, base, index, scale));</span>
<span class="lineNum">     368 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_ADD_EvGv, offset, base, index, scale, src);</span>
<a name="369"><span class="lineNum">     369 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     370 </span>            : 
<span class="lineNum">     371 </span><span class="lineCov">       1163 :     void addl_ir(int32_t imm, RegisterID dst)</span>
<span class="lineNum">     372 </span>            :     {
<span class="lineNum">     373 </span><span class="lineCov">       1163 :         spew(&quot;addl       $%d, %s&quot;, imm, GPReg32Name(dst));</span>
<span class="lineNum">     374 </span><span class="lineCov">       1163 :         if (CAN_SIGN_EXTEND_8_32(imm)) {</span>
<span class="lineNum">     375 </span><span class="lineCov">       1163 :             m_formatter.oneByteOp(OP_GROUP1_EvIb, dst, GROUP1_OP_ADD);</span>
<span class="lineNum">     376 </span><span class="lineCov">       1163 :             m_formatter.immediate8s(imm);</span>
<span class="lineNum">     377 </span>            :         } else {
<span class="lineNum">     378 </span><span class="lineNoCov">          0 :             if (dst == rax)</span>
<span class="lineNum">     379 </span><span class="lineNoCov">          0 :                 m_formatter.oneByteOp(OP_ADD_EAXIv);</span>
<span class="lineNum">     380 </span>            :             else
<span class="lineNum">     381 </span><span class="lineNoCov">          0 :                 m_formatter.oneByteOp(OP_GROUP1_EvIz, dst, GROUP1_OP_ADD);</span>
<span class="lineNum">     382 </span><span class="lineNoCov">          0 :             m_formatter.immediate32(imm);</span>
<span class="lineNum">     383 </span>            :         }
<a name="384"><span class="lineNum">     384 </span><span class="lineCov">       1163 :     }</span></a>
<span class="lineNum">     385 </span>            : 
<span class="lineNum">     386 </span><span class="lineNoCov">          0 :     void addw_ir(int32_t imm, RegisterID dst)</span>
<span class="lineNum">     387 </span>            :     {
<span class="lineNum">     388 </span><span class="lineNoCov">          0 :         spew(&quot;addw       $%d, %s&quot;, int16_t(imm), GPReg16Name(dst));</span>
<span class="lineNum">     389 </span><span class="lineNoCov">          0 :         m_formatter.prefix(PRE_OPERAND_SIZE);</span>
<span class="lineNum">     390 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_GROUP1_EvIz, dst, GROUP1_OP_ADD);</span>
<span class="lineNum">     391 </span><span class="lineNoCov">          0 :         m_formatter.immediate16(imm);</span>
<span class="lineNum">     392 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     393 </span>            : 
<span class="lineNum">     394 </span>            :     void addl_i32r(int32_t imm, RegisterID dst)
<span class="lineNum">     395 </span>            :     {
<span class="lineNum">     396 </span>            :         // 32-bit immediate always, for patching.
<span class="lineNum">     397 </span>            :         spew(&quot;addl       $0x%04x, %s&quot;, imm, GPReg32Name(dst));
<span class="lineNum">     398 </span>            :         if (dst == rax)
<span class="lineNum">     399 </span>            :             m_formatter.oneByteOp(OP_ADD_EAXIv);
<span class="lineNum">     400 </span>            :         else
<span class="lineNum">     401 </span>            :             m_formatter.oneByteOp(OP_GROUP1_EvIz, dst, GROUP1_OP_ADD);
<span class="lineNum">     402 </span>            :         m_formatter.immediate32(imm);
<a name="403"><span class="lineNum">     403 </span>            :     }</a>
<span class="lineNum">     404 </span>            : 
<span class="lineNum">     405 </span><span class="lineCov">          8 :     void addl_im(int32_t imm, int32_t offset, RegisterID base)</span>
<span class="lineNum">     406 </span>            :     {
<span class="lineNum">     407 </span><span class="lineCov">          8 :         spew(&quot;addl       $%d, &quot; MEM_ob, imm, ADDR_ob(offset, base));</span>
<span class="lineNum">     408 </span><span class="lineCov">          8 :         if (CAN_SIGN_EXTEND_8_32(imm)) {</span>
<span class="lineNum">     409 </span><span class="lineCov">          8 :             m_formatter.oneByteOp(OP_GROUP1_EvIb, offset, base, GROUP1_OP_ADD);</span>
<span class="lineNum">     410 </span><span class="lineCov">          8 :             m_formatter.immediate8s(imm);</span>
<span class="lineNum">     411 </span>            :         } else {
<span class="lineNum">     412 </span><span class="lineNoCov">          0 :             m_formatter.oneByteOp(OP_GROUP1_EvIz, offset, base, GROUP1_OP_ADD);</span>
<span class="lineNum">     413 </span><span class="lineNoCov">          0 :             m_formatter.immediate32(imm);</span>
<span class="lineNum">     414 </span>            :         }
<a name="415"><span class="lineNum">     415 </span><span class="lineCov">          8 :     }</span></a>
<span class="lineNum">     416 </span>            : 
<span class="lineNum">     417 </span><span class="lineNoCov">          0 :     void addl_im(int32_t imm, int32_t offset, RegisterID base, RegisterID index, int scale)</span>
<span class="lineNum">     418 </span>            :     {
<span class="lineNum">     419 </span><span class="lineNoCov">          0 :         spew(&quot;addl       $%d, &quot; MEM_obs, imm, ADDR_obs(offset, base, index, scale));</span>
<span class="lineNum">     420 </span><span class="lineNoCov">          0 :         if (CAN_SIGN_EXTEND_8_32(imm)) {</span>
<span class="lineNum">     421 </span><span class="lineNoCov">          0 :             m_formatter.oneByteOp(OP_GROUP1_EvIb, offset, base, index, scale, GROUP1_OP_ADD);</span>
<span class="lineNum">     422 </span><span class="lineNoCov">          0 :             m_formatter.immediate8s(imm);</span>
<span class="lineNum">     423 </span>            :         } else {
<span class="lineNum">     424 </span><span class="lineNoCov">          0 :             m_formatter.oneByteOp(OP_GROUP1_EvIz, offset, base, index, scale, GROUP1_OP_ADD);</span>
<span class="lineNum">     425 </span><span class="lineNoCov">          0 :             m_formatter.immediate32(imm);</span>
<span class="lineNum">     426 </span>            :         }
<a name="427"><span class="lineNum">     427 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     428 </span>            : 
<span class="lineNum">     429 </span><span class="lineNoCov">          0 :     void addl_im(int32_t imm, const void* addr)</span>
<span class="lineNum">     430 </span>            :     {
<span class="lineNum">     431 </span><span class="lineNoCov">          0 :         spew(&quot;addl       $%d, %p&quot;, imm, addr);</span>
<span class="lineNum">     432 </span><span class="lineNoCov">          0 :         if (CAN_SIGN_EXTEND_8_32(imm)) {</span>
<span class="lineNum">     433 </span><span class="lineNoCov">          0 :             m_formatter.oneByteOp(OP_GROUP1_EvIb, addr, GROUP1_OP_ADD);</span>
<span class="lineNum">     434 </span><span class="lineNoCov">          0 :             m_formatter.immediate8s(imm);</span>
<span class="lineNum">     435 </span>            :         } else {
<span class="lineNum">     436 </span><span class="lineNoCov">          0 :             m_formatter.oneByteOp(OP_GROUP1_EvIz, addr, GROUP1_OP_ADD);</span>
<span class="lineNum">     437 </span><span class="lineNoCov">          0 :             m_formatter.immediate32(imm);</span>
<a name="438"><span class="lineNum">     438 </span>            :         }</a>
<span class="lineNum">     439 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     440 </span><span class="lineNoCov">          0 :     void addw_im(int32_t imm, const void* addr)</span>
<span class="lineNum">     441 </span>            :     {
<span class="lineNum">     442 </span><span class="lineNoCov">          0 :         spew(&quot;addw       $%d, %p&quot;, int16_t(imm), addr);</span>
<span class="lineNum">     443 </span><span class="lineNoCov">          0 :         m_formatter.prefix(PRE_OPERAND_SIZE);</span>
<span class="lineNum">     444 </span><span class="lineNoCov">          0 :         if (CAN_SIGN_EXTEND_8_32(imm)) {</span>
<span class="lineNum">     445 </span><span class="lineNoCov">          0 :             m_formatter.oneByteOp(OP_GROUP1_EvIb, addr, GROUP1_OP_ADD);</span>
<span class="lineNum">     446 </span><span class="lineNoCov">          0 :             m_formatter.immediate8s(imm);</span>
<span class="lineNum">     447 </span>            :         } else {
<span class="lineNum">     448 </span><span class="lineNoCov">          0 :             m_formatter.oneByteOp(OP_GROUP1_EvIz, addr, GROUP1_OP_ADD);</span>
<span class="lineNum">     449 </span><span class="lineNoCov">          0 :             m_formatter.immediate16(imm);</span>
<span class="lineNum">     450 </span>            :         }
<a name="451"><span class="lineNum">     451 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     452 </span>            : 
<span class="lineNum">     453 </span><span class="lineNoCov">          0 :     void addw_im(int32_t imm, int32_t offset, RegisterID base) {</span>
<span class="lineNum">     454 </span><span class="lineNoCov">          0 :         spew(&quot;addw       $%d, &quot; MEM_ob, int16_t(imm), ADDR_ob(offset, base));</span>
<span class="lineNum">     455 </span><span class="lineNoCov">          0 :         m_formatter.prefix(PRE_OPERAND_SIZE);</span>
<span class="lineNum">     456 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_GROUP1_EvIz, offset, base, GROUP1_OP_ADD);</span>
<span class="lineNum">     457 </span><span class="lineNoCov">          0 :         m_formatter.immediate16(imm);</span>
<a name="458"><span class="lineNum">     458 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     459 </span>            : 
<span class="lineNum">     460 </span><span class="lineNoCov">          0 :     void addw_im(int32_t imm, int32_t offset, RegisterID base, RegisterID index, int scale)</span>
<span class="lineNum">     461 </span>            :     {
<span class="lineNum">     462 </span><span class="lineNoCov">          0 :         spew(&quot;addw       $%d, &quot; MEM_obs, int16_t(imm), ADDR_obs(offset, base, index, scale));</span>
<span class="lineNum">     463 </span><span class="lineNoCov">          0 :         m_formatter.prefix(PRE_OPERAND_SIZE);</span>
<span class="lineNum">     464 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_GROUP1_EvIz, offset, base, index, scale, GROUP1_OP_ADD);</span>
<span class="lineNum">     465 </span><span class="lineNoCov">          0 :         m_formatter.immediate16(imm);</span>
<a name="466"><span class="lineNum">     466 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     467 </span>            : 
<span class="lineNum">     468 </span><span class="lineNoCov">          0 :     void addw_rm(RegisterID src, int32_t offset, RegisterID base) {</span>
<span class="lineNum">     469 </span><span class="lineNoCov">          0 :         spew(&quot;addw       %s, &quot; MEM_ob, GPReg16Name(src), ADDR_ob(offset, base));</span>
<span class="lineNum">     470 </span><span class="lineNoCov">          0 :         m_formatter.prefix(PRE_OPERAND_SIZE);</span>
<span class="lineNum">     471 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_ADD_EvGv, offset, base, src);</span>
<a name="472"><span class="lineNum">     472 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     473 </span>            : 
<span class="lineNum">     474 </span><span class="lineNoCov">          0 :     void addw_rm(RegisterID src, int32_t offset, RegisterID base, RegisterID index, int scale)</span>
<span class="lineNum">     475 </span>            :     {
<span class="lineNum">     476 </span><span class="lineNoCov">          0 :         spew(&quot;addw       %s, &quot; MEM_obs, GPReg16Name(src), ADDR_obs(offset, base, index, scale));</span>
<span class="lineNum">     477 </span><span class="lineNoCov">          0 :         m_formatter.prefix(PRE_OPERAND_SIZE);</span>
<span class="lineNum">     478 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_ADD_EvGv, offset, base, index, scale, src);</span>
<a name="479"><span class="lineNum">     479 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     480 </span>            : 
<span class="lineNum">     481 </span><span class="lineNoCov">          0 :     void addb_im(int32_t imm, int32_t offset, RegisterID base) {</span>
<span class="lineNum">     482 </span><span class="lineNoCov">          0 :         spew(&quot;addb       $%d, &quot; MEM_ob, int8_t(imm), ADDR_ob(offset, base));</span>
<span class="lineNum">     483 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_GROUP1_EbIb, offset, base, GROUP1_OP_ADD);</span>
<span class="lineNum">     484 </span><span class="lineNoCov">          0 :         m_formatter.immediate8(imm);</span>
<a name="485"><span class="lineNum">     485 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     486 </span>            : 
<span class="lineNum">     487 </span><span class="lineNoCov">          0 :     void addb_im(int32_t imm, int32_t offset, RegisterID base, RegisterID index, int scale)</span>
<span class="lineNum">     488 </span>            :     {
<span class="lineNum">     489 </span><span class="lineNoCov">          0 :         spew(&quot;addb       $%d, &quot; MEM_obs, int8_t(imm), ADDR_obs(offset, base, index, scale));</span>
<span class="lineNum">     490 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_GROUP1_EbIb, offset, base, index, scale, GROUP1_OP_ADD);</span>
<span class="lineNum">     491 </span><span class="lineNoCov">          0 :         m_formatter.immediate8(imm);</span>
<a name="492"><span class="lineNum">     492 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     493 </span>            : 
<span class="lineNum">     494 </span><span class="lineNoCov">          0 :     void addb_rm(RegisterID src, int32_t offset, RegisterID base) {</span>
<span class="lineNum">     495 </span><span class="lineNoCov">          0 :         spew(&quot;addb       %s, &quot; MEM_ob, GPReg8Name(src), ADDR_ob(offset, base));</span>
<span class="lineNum">     496 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp8(OP_ADD_EbGb, offset, base, src);</span>
<a name="497"><span class="lineNum">     497 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     498 </span>            : 
<span class="lineNum">     499 </span><span class="lineNoCov">          0 :     void addb_rm(RegisterID src, int32_t offset, RegisterID base, RegisterID index, int scale)</span>
<span class="lineNum">     500 </span>            :     {
<span class="lineNum">     501 </span><span class="lineNoCov">          0 :         spew(&quot;addb       %s, &quot; MEM_obs, GPReg8Name(src), ADDR_obs(offset, base, index, scale));</span>
<span class="lineNum">     502 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp8(OP_ADD_EbGb, offset, base, index, scale, src);</span>
<a name="503"><span class="lineNum">     503 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     504 </span>            : 
<span class="lineNum">     505 </span><span class="lineNoCov">          0 :     void subb_im(int32_t imm, int32_t offset, RegisterID base) {</span>
<span class="lineNum">     506 </span><span class="lineNoCov">          0 :         spew(&quot;subb       $%d, &quot; MEM_ob, int8_t(imm), ADDR_ob(offset, base));</span>
<span class="lineNum">     507 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_GROUP1_EbIb, offset, base, GROUP1_OP_SUB);</span>
<span class="lineNum">     508 </span><span class="lineNoCov">          0 :         m_formatter.immediate8(imm);</span>
<a name="509"><span class="lineNum">     509 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     510 </span>            : 
<span class="lineNum">     511 </span><span class="lineNoCov">          0 :     void subb_im(int32_t imm, int32_t offset, RegisterID base, RegisterID index, int scale)</span>
<span class="lineNum">     512 </span>            :     {
<span class="lineNum">     513 </span><span class="lineNoCov">          0 :         spew(&quot;subb       $%d, &quot; MEM_obs, int8_t(imm), ADDR_obs(offset, base, index, scale));</span>
<span class="lineNum">     514 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_GROUP1_EbIb, offset, base, index, scale, GROUP1_OP_SUB);</span>
<span class="lineNum">     515 </span><span class="lineNoCov">          0 :         m_formatter.immediate8(imm);</span>
<a name="516"><span class="lineNum">     516 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     517 </span>            : 
<span class="lineNum">     518 </span><span class="lineNoCov">          0 :     void subb_rm(RegisterID src, int32_t offset, RegisterID base) {</span>
<span class="lineNum">     519 </span><span class="lineNoCov">          0 :         spew(&quot;subb       %s, &quot; MEM_ob, GPReg8Name(src), ADDR_ob(offset, base));</span>
<span class="lineNum">     520 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp8(OP_SUB_EbGb, offset, base, src);</span>
<a name="521"><span class="lineNum">     521 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     522 </span>            : 
<span class="lineNum">     523 </span><span class="lineNoCov">          0 :     void subb_rm(RegisterID src, int32_t offset, RegisterID base, RegisterID index, int scale)</span>
<span class="lineNum">     524 </span>            :     {
<span class="lineNum">     525 </span><span class="lineNoCov">          0 :         spew(&quot;subb       %s, &quot; MEM_obs, GPReg8Name(src), ADDR_obs(offset, base, index, scale));</span>
<span class="lineNum">     526 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp8(OP_SUB_EbGb, offset, base, index, scale, src);</span>
<a name="527"><span class="lineNum">     527 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     528 </span>            : 
<span class="lineNum">     529 </span><span class="lineNoCov">          0 :     void andb_im(int32_t imm, int32_t offset, RegisterID base) {</span>
<span class="lineNum">     530 </span><span class="lineNoCov">          0 :         spew(&quot;andb       $%d, &quot; MEM_ob, int8_t(imm), ADDR_ob(offset, base));</span>
<span class="lineNum">     531 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_GROUP1_EbIb, offset, base, GROUP1_OP_AND);</span>
<span class="lineNum">     532 </span><span class="lineNoCov">          0 :         m_formatter.immediate8(imm);</span>
<a name="533"><span class="lineNum">     533 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     534 </span>            : 
<span class="lineNum">     535 </span><span class="lineNoCov">          0 :     void andb_im(int32_t imm, int32_t offset, RegisterID base, RegisterID index, int scale)</span>
<span class="lineNum">     536 </span>            :     {
<span class="lineNum">     537 </span><span class="lineNoCov">          0 :         spew(&quot;andb       $%d, &quot; MEM_obs, int8_t(imm), ADDR_obs(offset, base, index, scale));</span>
<span class="lineNum">     538 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_GROUP1_EbIb, offset, base, index, scale, GROUP1_OP_AND);</span>
<span class="lineNum">     539 </span><span class="lineNoCov">          0 :         m_formatter.immediate8(imm);</span>
<a name="540"><span class="lineNum">     540 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     541 </span>            : 
<span class="lineNum">     542 </span><span class="lineNoCov">          0 :     void andb_rm(RegisterID src, int32_t offset, RegisterID base) {</span>
<span class="lineNum">     543 </span><span class="lineNoCov">          0 :         spew(&quot;andb       %s, &quot; MEM_ob, GPReg8Name(src), ADDR_ob(offset, base));</span>
<span class="lineNum">     544 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp8(OP_AND_EbGb, offset, base, src);</span>
<a name="545"><span class="lineNum">     545 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     546 </span>            : 
<span class="lineNum">     547 </span><span class="lineNoCov">          0 :     void andb_rm(RegisterID src, int32_t offset, RegisterID base, RegisterID index, int scale)</span>
<span class="lineNum">     548 </span>            :     {
<span class="lineNum">     549 </span><span class="lineNoCov">          0 :         spew(&quot;andb       %s, &quot; MEM_obs, GPReg8Name(src), ADDR_obs(offset, base, index, scale));</span>
<span class="lineNum">     550 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp8(OP_AND_EbGb, offset, base, index, scale, src);</span>
<a name="551"><span class="lineNum">     551 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     552 </span>            : 
<span class="lineNum">     553 </span><span class="lineNoCov">          0 :     void orb_im(int32_t imm, int32_t offset, RegisterID base) {</span>
<span class="lineNum">     554 </span><span class="lineNoCov">          0 :         spew(&quot;orb       $%d, &quot; MEM_ob, int8_t(imm), ADDR_ob(offset, base));</span>
<span class="lineNum">     555 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_GROUP1_EbIb, offset, base, GROUP1_OP_OR);</span>
<span class="lineNum">     556 </span><span class="lineNoCov">          0 :         m_formatter.immediate8(imm);</span>
<a name="557"><span class="lineNum">     557 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     558 </span>            : 
<span class="lineNum">     559 </span><span class="lineNoCov">          0 :     void orb_im(int32_t imm, int32_t offset, RegisterID base, RegisterID index, int scale)</span>
<span class="lineNum">     560 </span>            :     {
<span class="lineNum">     561 </span><span class="lineNoCov">          0 :         spew(&quot;orb        $%d, &quot; MEM_obs, int8_t(imm), ADDR_obs(offset, base, index, scale));</span>
<span class="lineNum">     562 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_GROUP1_EbIb, offset, base, index, scale, GROUP1_OP_OR);</span>
<span class="lineNum">     563 </span><span class="lineNoCov">          0 :         m_formatter.immediate8(imm);</span>
<a name="564"><span class="lineNum">     564 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     565 </span>            : 
<span class="lineNum">     566 </span><span class="lineNoCov">          0 :     void orb_rm(RegisterID src, int32_t offset, RegisterID base) {</span>
<span class="lineNum">     567 </span><span class="lineNoCov">          0 :         spew(&quot;orb       %s, &quot; MEM_ob, GPReg8Name(src), ADDR_ob(offset, base));</span>
<span class="lineNum">     568 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp8(OP_OR_EbGb, offset, base, src);</span>
<a name="569"><span class="lineNum">     569 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     570 </span>            : 
<span class="lineNum">     571 </span><span class="lineNoCov">          0 :     void orb_rm(RegisterID src, int32_t offset, RegisterID base, RegisterID index, int scale)</span>
<span class="lineNum">     572 </span>            :     {
<span class="lineNum">     573 </span><span class="lineNoCov">          0 :         spew(&quot;orb        %s, &quot; MEM_obs, GPReg8Name(src), ADDR_obs(offset, base, index, scale));</span>
<span class="lineNum">     574 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp8(OP_OR_EbGb, offset, base, index, scale, src);</span>
<a name="575"><span class="lineNum">     575 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     576 </span>            : 
<span class="lineNum">     577 </span><span class="lineNoCov">          0 :     void xorb_im(int32_t imm, int32_t offset, RegisterID base) {</span>
<span class="lineNum">     578 </span><span class="lineNoCov">          0 :         spew(&quot;xorb       $%d, &quot; MEM_ob, int8_t(imm), ADDR_ob(offset, base));</span>
<span class="lineNum">     579 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_GROUP1_EbIb, offset, base, GROUP1_OP_XOR);</span>
<span class="lineNum">     580 </span><span class="lineNoCov">          0 :         m_formatter.immediate8(imm);</span>
<a name="581"><span class="lineNum">     581 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     582 </span>            : 
<span class="lineNum">     583 </span><span class="lineNoCov">          0 :     void xorb_im(int32_t imm, int32_t offset, RegisterID base, RegisterID index, int scale)</span>
<span class="lineNum">     584 </span>            :     {
<span class="lineNum">     585 </span><span class="lineNoCov">          0 :         spew(&quot;xorb       $%d, &quot; MEM_obs, int8_t(imm), ADDR_obs(offset, base, index, scale));</span>
<span class="lineNum">     586 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_GROUP1_EbIb, offset, base, index, scale, GROUP1_OP_XOR);</span>
<span class="lineNum">     587 </span><span class="lineNoCov">          0 :         m_formatter.immediate8(imm);</span>
<a name="588"><span class="lineNum">     588 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     589 </span>            : 
<span class="lineNum">     590 </span><span class="lineNoCov">          0 :     void xorb_rm(RegisterID src, int32_t offset, RegisterID base) {</span>
<span class="lineNum">     591 </span><span class="lineNoCov">          0 :         spew(&quot;xorb       %s, &quot; MEM_ob, GPReg8Name(src), ADDR_ob(offset, base));</span>
<span class="lineNum">     592 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp8(OP_XOR_EbGb, offset, base, src);</span>
<a name="593"><span class="lineNum">     593 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     594 </span>            : 
<span class="lineNum">     595 </span><span class="lineNoCov">          0 :     void xorb_rm(RegisterID src, int32_t offset, RegisterID base, RegisterID index, int scale)</span>
<span class="lineNum">     596 </span>            :     {
<span class="lineNum">     597 </span><span class="lineNoCov">          0 :         spew(&quot;xorb       %s, &quot; MEM_obs, GPReg8Name(src), ADDR_obs(offset, base, index, scale));</span>
<span class="lineNum">     598 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp8(OP_XOR_EbGb, offset, base, index, scale, src);</span>
<a name="599"><span class="lineNum">     599 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     600 </span>            : 
<span class="lineNum">     601 </span><span class="lineNoCov">          0 :     void lock_xaddb_rm(RegisterID srcdest, int32_t offset, RegisterID base)</span>
<span class="lineNum">     602 </span>            :     {
<span class="lineNum">     603 </span><span class="lineNoCov">          0 :         spew(&quot;lock xaddb %s, &quot; MEM_ob, GPReg8Name(srcdest), ADDR_ob(offset, base));</span>
<span class="lineNum">     604 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(PRE_LOCK);</span>
<span class="lineNum">     605 </span><span class="lineNoCov">          0 :         m_formatter.twoByteOp8(OP2_XADD_EbGb, offset, base, srcdest);</span>
<a name="606"><span class="lineNum">     606 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     607 </span>            : 
<span class="lineNum">     608 </span><span class="lineNoCov">          0 :     void lock_xaddb_rm(RegisterID srcdest, int32_t offset, RegisterID base, RegisterID index, int scale)</span>
<span class="lineNum">     609 </span>            :     {
<span class="lineNum">     610 </span><span class="lineNoCov">          0 :         spew(&quot;lock xaddb %s, &quot; MEM_obs, GPReg8Name(srcdest), ADDR_obs(offset, base, index, scale));</span>
<span class="lineNum">     611 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(PRE_LOCK);</span>
<span class="lineNum">     612 </span><span class="lineNoCov">          0 :         m_formatter.twoByteOp8(OP2_XADD_EbGb, offset, base, index, scale, srcdest);</span>
<a name="613"><span class="lineNum">     613 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     614 </span>            : 
<span class="lineNum">     615 </span><span class="lineNoCov">          0 :     void lock_xaddl_rm(RegisterID srcdest, int32_t offset, RegisterID base)</span>
<span class="lineNum">     616 </span>            :     {
<span class="lineNum">     617 </span><span class="lineNoCov">          0 :         spew(&quot;lock xaddl %s, &quot; MEM_ob, GPReg32Name(srcdest), ADDR_ob(offset, base));</span>
<span class="lineNum">     618 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(PRE_LOCK);</span>
<span class="lineNum">     619 </span><span class="lineNoCov">          0 :         m_formatter.twoByteOp(OP2_XADD_EvGv, offset, base, srcdest);</span>
<a name="620"><span class="lineNum">     620 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     621 </span>            : 
<span class="lineNum">     622 </span><span class="lineNoCov">          0 :     void lock_xaddl_rm(RegisterID srcdest, int32_t offset, RegisterID base, RegisterID index, int scale)</span>
<span class="lineNum">     623 </span>            :     {
<span class="lineNum">     624 </span><span class="lineNoCov">          0 :         spew(&quot;lock xaddl %s, &quot; MEM_obs, GPReg32Name(srcdest), ADDR_obs(offset, base, index, scale));</span>
<span class="lineNum">     625 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(PRE_LOCK);</span>
<span class="lineNum">     626 </span><span class="lineNoCov">          0 :         m_formatter.twoByteOp(OP2_XADD_EvGv, offset, base, index, scale, srcdest);</span>
<a name="627"><span class="lineNum">     627 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     628 </span>            : 
<span class="lineNum">     629 </span><span class="lineNoCov">          0 :     void vpaddb_rr(XMMRegisterID src1, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">     630 </span>            :     {
<a name="631"><span class="lineNum">     631 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vpaddb&quot;, VEX_PD, OP2_PADDB_VdqWdq, src1, src0, dst);</span></a>
<span class="lineNum">     632 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     633 </span><span class="lineNoCov">          0 :     void vpaddb_mr(int32_t offset, RegisterID base, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">     634 </span>            :     {
<a name="635"><span class="lineNum">     635 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vpaddb&quot;, VEX_PD, OP2_PADDB_VdqWdq, offset, base, src0, dst);</span></a>
<span class="lineNum">     636 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     637 </span><span class="lineNoCov">          0 :     void vpaddb_mr(const void* address, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">     638 </span>            :     {
<span class="lineNum">     639 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vpaddb&quot;, VEX_PD, OP2_PADDB_VdqWdq, address, src0, dst);</span>
<a name="640"><span class="lineNum">     640 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     641 </span>            : 
<span class="lineNum">     642 </span><span class="lineNoCov">          0 :     void vpaddsb_rr(XMMRegisterID src1, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">     643 </span>            :     {
<a name="644"><span class="lineNum">     644 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vpaddsb&quot;, VEX_PD, OP2_PADDSB_VdqWdq, src1, src0, dst);</span></a>
<span class="lineNum">     645 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     646 </span><span class="lineNoCov">          0 :     void vpaddsb_mr(int32_t offset, RegisterID base, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">     647 </span>            :     {
<a name="648"><span class="lineNum">     648 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vpaddsb&quot;, VEX_PD, OP2_PADDSB_VdqWdq, offset, base, src0, dst);</span></a>
<span class="lineNum">     649 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     650 </span><span class="lineNoCov">          0 :     void vpaddsb_mr(const void* address, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">     651 </span>            :     {
<span class="lineNum">     652 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vpaddsb&quot;, VEX_PD, OP2_PADDSB_VdqWdq, address, src0, dst);</span>
<a name="653"><span class="lineNum">     653 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     654 </span>            : 
<span class="lineNum">     655 </span><span class="lineNoCov">          0 :     void vpaddusb_rr(XMMRegisterID src1, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">     656 </span>            :     {
<a name="657"><span class="lineNum">     657 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vpaddusb&quot;, VEX_PD, OP2_PADDUSB_VdqWdq, src1, src0, dst);</span></a>
<span class="lineNum">     658 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     659 </span><span class="lineNoCov">          0 :     void vpaddusb_mr(int32_t offset, RegisterID base, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">     660 </span>            :     {
<a name="661"><span class="lineNum">     661 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vpaddusb&quot;, VEX_PD, OP2_PADDUSB_VdqWdq, offset, base, src0, dst);</span></a>
<span class="lineNum">     662 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     663 </span><span class="lineNoCov">          0 :     void vpaddusb_mr(const void* address, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">     664 </span>            :     {
<span class="lineNum">     665 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vpaddusb&quot;, VEX_PD, OP2_PADDUSB_VdqWdq, address, src0, dst);</span>
<a name="666"><span class="lineNum">     666 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     667 </span>            : 
<span class="lineNum">     668 </span><span class="lineNoCov">          0 :     void vpaddw_rr(XMMRegisterID src1, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">     669 </span>            :     {
<a name="670"><span class="lineNum">     670 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vpaddw&quot;, VEX_PD, OP2_PADDW_VdqWdq, src1, src0, dst);</span></a>
<span class="lineNum">     671 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     672 </span><span class="lineNoCov">          0 :     void vpaddw_mr(int32_t offset, RegisterID base, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">     673 </span>            :     {
<a name="674"><span class="lineNum">     674 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vpaddw&quot;, VEX_PD, OP2_PADDW_VdqWdq, offset, base, src0, dst);</span></a>
<span class="lineNum">     675 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     676 </span><span class="lineNoCov">          0 :     void vpaddw_mr(const void* address, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">     677 </span>            :     {
<span class="lineNum">     678 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vpaddw&quot;, VEX_PD, OP2_PADDW_VdqWdq, address, src0, dst);</span>
<a name="679"><span class="lineNum">     679 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     680 </span>            : 
<span class="lineNum">     681 </span><span class="lineNoCov">          0 :     void vpaddsw_rr(XMMRegisterID src1, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">     682 </span>            :     {
<a name="683"><span class="lineNum">     683 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vpaddsw&quot;, VEX_PD, OP2_PADDSW_VdqWdq, src1, src0, dst);</span></a>
<span class="lineNum">     684 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     685 </span><span class="lineNoCov">          0 :     void vpaddsw_mr(int32_t offset, RegisterID base, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">     686 </span>            :     {
<a name="687"><span class="lineNum">     687 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vpaddsw&quot;, VEX_PD, OP2_PADDSW_VdqWdq, offset, base, src0, dst);</span></a>
<span class="lineNum">     688 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     689 </span><span class="lineNoCov">          0 :     void vpaddsw_mr(const void* address, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">     690 </span>            :     {
<span class="lineNum">     691 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vpaddsw&quot;, VEX_PD, OP2_PADDSW_VdqWdq, address, src0, dst);</span>
<a name="692"><span class="lineNum">     692 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     693 </span>            : 
<span class="lineNum">     694 </span><span class="lineNoCov">          0 :     void vpaddusw_rr(XMMRegisterID src1, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">     695 </span>            :     {
<a name="696"><span class="lineNum">     696 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vpaddusw&quot;, VEX_PD, OP2_PADDUSW_VdqWdq, src1, src0, dst);</span></a>
<span class="lineNum">     697 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     698 </span><span class="lineNoCov">          0 :     void vpaddusw_mr(int32_t offset, RegisterID base, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">     699 </span>            :     {
<a name="700"><span class="lineNum">     700 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vpaddusw&quot;, VEX_PD, OP2_PADDUSW_VdqWdq, offset, base, src0, dst);</span></a>
<span class="lineNum">     701 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     702 </span><span class="lineNoCov">          0 :     void vpaddusw_mr(const void* address, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">     703 </span>            :     {
<span class="lineNum">     704 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vpaddusw&quot;, VEX_PD, OP2_PADDUSW_VdqWdq, address, src0, dst);</span>
<a name="705"><span class="lineNum">     705 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     706 </span>            : 
<span class="lineNum">     707 </span><span class="lineNoCov">          0 :     void vpaddd_rr(XMMRegisterID src1, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">     708 </span>            :     {
<a name="709"><span class="lineNum">     709 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vpaddd&quot;, VEX_PD, OP2_PADDD_VdqWdq, src1, src0, dst);</span></a>
<span class="lineNum">     710 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     711 </span><span class="lineNoCov">          0 :     void vpaddd_mr(int32_t offset, RegisterID base, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">     712 </span>            :     {
<a name="713"><span class="lineNum">     713 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vpaddd&quot;, VEX_PD, OP2_PADDD_VdqWdq, offset, base, src0, dst);</span></a>
<span class="lineNum">     714 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     715 </span><span class="lineNoCov">          0 :     void vpaddd_mr(const void* address, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">     716 </span>            :     {
<span class="lineNum">     717 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vpaddd&quot;, VEX_PD, OP2_PADDD_VdqWdq, address, src0, dst);</span>
<a name="718"><span class="lineNum">     718 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     719 </span>            : 
<span class="lineNum">     720 </span><span class="lineNoCov">          0 :     void vpsubb_rr(XMMRegisterID src1, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">     721 </span>            :     {
<a name="722"><span class="lineNum">     722 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vpsubb&quot;, VEX_PD, OP2_PSUBB_VdqWdq, src1, src0, dst);</span></a>
<span class="lineNum">     723 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     724 </span><span class="lineNoCov">          0 :     void vpsubb_mr(int32_t offset, RegisterID base, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">     725 </span>            :     {
<a name="726"><span class="lineNum">     726 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vpsubb&quot;, VEX_PD, OP2_PSUBB_VdqWdq, offset, base, src0, dst);</span></a>
<span class="lineNum">     727 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     728 </span><span class="lineNoCov">          0 :     void vpsubb_mr(const void* address, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">     729 </span>            :     {
<span class="lineNum">     730 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vpsubb&quot;, VEX_PD, OP2_PSUBB_VdqWdq, address, src0, dst);</span>
<a name="731"><span class="lineNum">     731 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     732 </span>            : 
<span class="lineNum">     733 </span><span class="lineNoCov">          0 :     void vpsubsb_rr(XMMRegisterID src1, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">     734 </span>            :     {
<a name="735"><span class="lineNum">     735 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vpsubsb&quot;, VEX_PD, OP2_PSUBSB_VdqWdq, src1, src0, dst);</span></a>
<span class="lineNum">     736 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     737 </span><span class="lineNoCov">          0 :     void vpsubsb_mr(int32_t offset, RegisterID base, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">     738 </span>            :     {
<a name="739"><span class="lineNum">     739 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vpsubsb&quot;, VEX_PD, OP2_PSUBSB_VdqWdq, offset, base, src0, dst);</span></a>
<span class="lineNum">     740 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     741 </span><span class="lineNoCov">          0 :     void vpsubsb_mr(const void* subress, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">     742 </span>            :     {
<span class="lineNum">     743 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vpsubsb&quot;, VEX_PD, OP2_PSUBSB_VdqWdq, subress, src0, dst);</span>
<a name="744"><span class="lineNum">     744 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     745 </span>            : 
<span class="lineNum">     746 </span><span class="lineNoCov">          0 :     void vpsubusb_rr(XMMRegisterID src1, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">     747 </span>            :     {
<a name="748"><span class="lineNum">     748 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vpsubusb&quot;, VEX_PD, OP2_PSUBUSB_VdqWdq, src1, src0, dst);</span></a>
<span class="lineNum">     749 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     750 </span><span class="lineNoCov">          0 :     void vpsubusb_mr(int32_t offset, RegisterID base, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">     751 </span>            :     {
<a name="752"><span class="lineNum">     752 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vpsubusb&quot;, VEX_PD, OP2_PSUBUSB_VdqWdq, offset, base, src0, dst);</span></a>
<span class="lineNum">     753 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     754 </span><span class="lineNoCov">          0 :     void vpsubusb_mr(const void* subress, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">     755 </span>            :     {
<span class="lineNum">     756 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vpsubusb&quot;, VEX_PD, OP2_PSUBUSB_VdqWdq, subress, src0, dst);</span>
<a name="757"><span class="lineNum">     757 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     758 </span>            : 
<span class="lineNum">     759 </span><span class="lineNoCov">          0 :     void vpsubw_rr(XMMRegisterID src1, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">     760 </span>            :     {
<a name="761"><span class="lineNum">     761 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vpsubw&quot;, VEX_PD, OP2_PSUBW_VdqWdq, src1, src0, dst);</span></a>
<span class="lineNum">     762 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     763 </span><span class="lineNoCov">          0 :     void vpsubw_mr(int32_t offset, RegisterID base, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">     764 </span>            :     {
<a name="765"><span class="lineNum">     765 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vpsubw&quot;, VEX_PD, OP2_PSUBW_VdqWdq, offset, base, src0, dst);</span></a>
<span class="lineNum">     766 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     767 </span><span class="lineNoCov">          0 :     void vpsubw_mr(const void* address, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">     768 </span>            :     {
<span class="lineNum">     769 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vpsubw&quot;, VEX_PD, OP2_PSUBW_VdqWdq, address, src0, dst);</span>
<a name="770"><span class="lineNum">     770 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     771 </span>            : 
<span class="lineNum">     772 </span><span class="lineNoCov">          0 :     void vpsubsw_rr(XMMRegisterID src1, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">     773 </span>            :     {
<a name="774"><span class="lineNum">     774 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vpsubsw&quot;, VEX_PD, OP2_PSUBSW_VdqWdq, src1, src0, dst);</span></a>
<span class="lineNum">     775 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     776 </span><span class="lineNoCov">          0 :     void vpsubsw_mr(int32_t offset, RegisterID base, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">     777 </span>            :     {
<a name="778"><span class="lineNum">     778 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vpsubsw&quot;, VEX_PD, OP2_PSUBSW_VdqWdq, offset, base, src0, dst);</span></a>
<span class="lineNum">     779 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     780 </span><span class="lineNoCov">          0 :     void vpsubsw_mr(const void* subress, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">     781 </span>            :     {
<span class="lineNum">     782 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vpsubsw&quot;, VEX_PD, OP2_PSUBSW_VdqWdq, subress, src0, dst);</span>
<a name="783"><span class="lineNum">     783 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     784 </span>            : 
<span class="lineNum">     785 </span><span class="lineNoCov">          0 :     void vpsubusw_rr(XMMRegisterID src1, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">     786 </span>            :     {
<a name="787"><span class="lineNum">     787 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vpsubusw&quot;, VEX_PD, OP2_PSUBUSW_VdqWdq, src1, src0, dst);</span></a>
<span class="lineNum">     788 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     789 </span><span class="lineNoCov">          0 :     void vpsubusw_mr(int32_t offset, RegisterID base, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">     790 </span>            :     {
<a name="791"><span class="lineNum">     791 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vpsubusw&quot;, VEX_PD, OP2_PSUBUSW_VdqWdq, offset, base, src0, dst);</span></a>
<span class="lineNum">     792 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     793 </span><span class="lineNoCov">          0 :     void vpsubusw_mr(const void* subress, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">     794 </span>            :     {
<span class="lineNum">     795 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vpsubusw&quot;, VEX_PD, OP2_PSUBUSW_VdqWdq, subress, src0, dst);</span>
<a name="796"><span class="lineNum">     796 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     797 </span>            : 
<span class="lineNum">     798 </span><span class="lineNoCov">          0 :     void vpsubd_rr(XMMRegisterID src1, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">     799 </span>            :     {
<a name="800"><span class="lineNum">     800 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vpsubd&quot;, VEX_PD, OP2_PSUBD_VdqWdq, src1, src0, dst);</span></a>
<span class="lineNum">     801 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     802 </span><span class="lineNoCov">          0 :     void vpsubd_mr(int32_t offset, RegisterID base, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">     803 </span>            :     {
<a name="804"><span class="lineNum">     804 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vpsubd&quot;, VEX_PD, OP2_PSUBD_VdqWdq, offset, base, src0, dst);</span></a>
<span class="lineNum">     805 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     806 </span><span class="lineNoCov">          0 :     void vpsubd_mr(const void* address, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">     807 </span>            :     {
<span class="lineNum">     808 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vpsubd&quot;, VEX_PD, OP2_PSUBD_VdqWdq, address, src0, dst);</span>
<a name="809"><span class="lineNum">     809 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     810 </span>            : 
<span class="lineNum">     811 </span><span class="lineNoCov">          0 :     void vpmuludq_rr(XMMRegisterID src1, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">     812 </span>            :     {
<span class="lineNum">     813 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vpmuludq&quot;, VEX_PD, OP2_PMULUDQ_VdqWdq, src1, src0, dst);</span>
<span class="lineNum">     814 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     815 </span>            :     void vpmuludq_mr(int32_t offset, RegisterID base, XMMRegisterID src0, XMMRegisterID dst)
<span class="lineNum">     816 </span>            :     {
<span class="lineNum">     817 </span>            :         twoByteOpSimd(&quot;vpmuludq&quot;, VEX_PD, OP2_PMULUDQ_VdqWdq, offset, base, src0, dst);
<a name="818"><span class="lineNum">     818 </span>            :     }</a>
<span class="lineNum">     819 </span>            : 
<span class="lineNum">     820 </span><span class="lineNoCov">          0 :     void vpmullw_rr(XMMRegisterID src1, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">     821 </span>            :     {
<a name="822"><span class="lineNum">     822 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vpmullw&quot;, VEX_PD, OP2_PMULLW_VdqWdq, src1, src0, dst);</span></a>
<span class="lineNum">     823 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     824 </span><span class="lineNoCov">          0 :     void vpmullw_mr(int32_t offset, RegisterID base, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">     825 </span>            :     {
<span class="lineNum">     826 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vpmullw&quot;, VEX_PD, OP2_PMULLW_VdqWdq, offset, base, src0, dst);</span>
<a name="827"><span class="lineNum">     827 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     828 </span>            : 
<span class="lineNum">     829 </span><span class="lineNoCov">          0 :     void vpmulld_rr(XMMRegisterID src1, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">     830 </span>            :     {
<a name="831"><span class="lineNum">     831 </span><span class="lineNoCov">          0 :         threeByteOpSimd(&quot;vpmulld&quot;, VEX_PD, OP3_PMULLD_VdqWdq, ESCAPE_38, src1, src0, dst);</span></a>
<span class="lineNum">     832 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     833 </span><span class="lineNoCov">          0 :     void vpmulld_mr(int32_t offset, RegisterID base, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">     834 </span>            :     {
<a name="835"><span class="lineNum">     835 </span><span class="lineNoCov">          0 :         threeByteOpSimd(&quot;vpmulld&quot;, VEX_PD, OP3_PMULLD_VdqWdq, ESCAPE_38, offset, base, src0, dst);</span></a>
<span class="lineNum">     836 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     837 </span><span class="lineNoCov">          0 :     void vpmulld_mr(const void* address, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">     838 </span>            :     {
<span class="lineNum">     839 </span><span class="lineNoCov">          0 :         threeByteOpSimd(&quot;vpmulld&quot;, VEX_PD, OP3_PMULLD_VdqWdq, ESCAPE_38, address, src0, dst);</span>
<a name="840"><span class="lineNum">     840 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     841 </span>            : 
<span class="lineNum">     842 </span><span class="lineNoCov">          0 :     void vaddps_rr(XMMRegisterID src1, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">     843 </span>            :     {
<a name="844"><span class="lineNum">     844 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vaddps&quot;, VEX_PS, OP2_ADDPS_VpsWps, src1, src0, dst);</span></a>
<span class="lineNum">     845 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     846 </span><span class="lineNoCov">          0 :     void vaddps_mr(int32_t offset, RegisterID base, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">     847 </span>            :     {
<a name="848"><span class="lineNum">     848 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vaddps&quot;, VEX_PS, OP2_ADDPS_VpsWps, offset, base, src0, dst);</span></a>
<span class="lineNum">     849 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     850 </span><span class="lineNoCov">          0 :     void vaddps_mr(const void* address, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">     851 </span>            :     {
<span class="lineNum">     852 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vaddps&quot;, VEX_PS, OP2_ADDPS_VpsWps, address, src0, dst);</span>
<a name="853"><span class="lineNum">     853 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     854 </span>            : 
<span class="lineNum">     855 </span><span class="lineNoCov">          0 :     void vsubps_rr(XMMRegisterID src1, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">     856 </span>            :     {
<a name="857"><span class="lineNum">     857 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vsubps&quot;, VEX_PS, OP2_SUBPS_VpsWps, src1, src0, dst);</span></a>
<span class="lineNum">     858 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     859 </span><span class="lineNoCov">          0 :     void vsubps_mr(int32_t offset, RegisterID base, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">     860 </span>            :     {
<a name="861"><span class="lineNum">     861 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vsubps&quot;, VEX_PS, OP2_SUBPS_VpsWps, offset, base, src0, dst);</span></a>
<span class="lineNum">     862 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     863 </span><span class="lineNoCov">          0 :     void vsubps_mr(const void* address, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">     864 </span>            :     {
<span class="lineNum">     865 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vsubps&quot;, VEX_PS, OP2_SUBPS_VpsWps, address, src0, dst);</span>
<a name="866"><span class="lineNum">     866 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     867 </span>            : 
<span class="lineNum">     868 </span><span class="lineNoCov">          0 :     void vmulps_rr(XMMRegisterID src1, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">     869 </span>            :     {
<a name="870"><span class="lineNum">     870 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vmulps&quot;, VEX_PS, OP2_MULPS_VpsWps, src1, src0, dst);</span></a>
<span class="lineNum">     871 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     872 </span><span class="lineNoCov">          0 :     void vmulps_mr(int32_t offset, RegisterID base, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">     873 </span>            :     {
<a name="874"><span class="lineNum">     874 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vmulps&quot;, VEX_PS, OP2_MULPS_VpsWps, offset, base, src0, dst);</span></a>
<span class="lineNum">     875 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     876 </span><span class="lineNoCov">          0 :     void vmulps_mr(const void* address, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">     877 </span>            :     {
<span class="lineNum">     878 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vmulps&quot;, VEX_PS, OP2_MULPS_VpsWps, address, src0, dst);</span>
<a name="879"><span class="lineNum">     879 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     880 </span>            : 
<span class="lineNum">     881 </span><span class="lineNoCov">          0 :     void vdivps_rr(XMMRegisterID src1, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">     882 </span>            :     {
<a name="883"><span class="lineNum">     883 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vdivps&quot;, VEX_PS, OP2_DIVPS_VpsWps, src1, src0, dst);</span></a>
<span class="lineNum">     884 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     885 </span><span class="lineNoCov">          0 :     void vdivps_mr(int32_t offset, RegisterID base, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">     886 </span>            :     {
<a name="887"><span class="lineNum">     887 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vdivps&quot;, VEX_PS, OP2_DIVPS_VpsWps, offset, base, src0, dst);</span></a>
<span class="lineNum">     888 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     889 </span><span class="lineNoCov">          0 :     void vdivps_mr(const void* address, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">     890 </span>            :     {
<span class="lineNum">     891 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vdivps&quot;, VEX_PS, OP2_DIVPS_VpsWps, address, src0, dst);</span>
<a name="892"><span class="lineNum">     892 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     893 </span>            : 
<span class="lineNum">     894 </span><span class="lineNoCov">          0 :     void vmaxps_rr(XMMRegisterID src1, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">     895 </span>            :     {
<a name="896"><span class="lineNum">     896 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vmaxps&quot;, VEX_PS, OP2_MAXPS_VpsWps, src1, src0, dst);</span></a>
<span class="lineNum">     897 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     898 </span><span class="lineNoCov">          0 :     void vmaxps_mr(int32_t offset, RegisterID base, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">     899 </span>            :     {
<a name="900"><span class="lineNum">     900 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vmaxps&quot;, VEX_PS, OP2_MAXPS_VpsWps, offset, base, src0, dst);</span></a>
<span class="lineNum">     901 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     902 </span><span class="lineNoCov">          0 :     void vmaxps_mr(const void* address, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">     903 </span>            :     {
<span class="lineNum">     904 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vmaxps&quot;, VEX_PS, OP2_MAXPS_VpsWps, address, src0, dst);</span>
<a name="905"><span class="lineNum">     905 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     906 </span>            : 
<span class="lineNum">     907 </span><span class="lineNoCov">          0 :     void vminps_rr(XMMRegisterID src1, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">     908 </span>            :     {
<a name="909"><span class="lineNum">     909 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vminps&quot;, VEX_PS, OP2_MINPS_VpsWps, src1, src0, dst);</span></a>
<span class="lineNum">     910 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     911 </span><span class="lineNoCov">          0 :     void vminps_mr(int32_t offset, RegisterID base, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">     912 </span>            :     {
<a name="913"><span class="lineNum">     913 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vminps&quot;, VEX_PS, OP2_MINPS_VpsWps, offset, base, src0, dst);</span></a>
<span class="lineNum">     914 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">     915 </span><span class="lineNoCov">          0 :     void vminps_mr(const void* address, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">     916 </span>            :     {
<span class="lineNum">     917 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vminps&quot;, VEX_PS, OP2_MINPS_VpsWps, address, src0, dst);</span>
<a name="918"><span class="lineNum">     918 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     919 </span>            : 
<span class="lineNum">     920 </span><span class="lineCov">        164 :     void andl_rr(RegisterID src, RegisterID dst)</span>
<span class="lineNum">     921 </span>            :     {
<span class="lineNum">     922 </span><span class="lineCov">        164 :         spew(&quot;andl       %s, %s&quot;, GPReg32Name(src), GPReg32Name(dst));</span>
<span class="lineNum">     923 </span><span class="lineCov">        164 :         m_formatter.oneByteOp(OP_AND_GvEv, src, dst);</span>
<a name="924"><span class="lineNum">     924 </span><span class="lineCov">        164 :     }</span></a>
<span class="lineNum">     925 </span>            : 
<span class="lineNum">     926 </span><span class="lineNoCov">          0 :     void andw_rr(RegisterID src, RegisterID dst)</span>
<span class="lineNum">     927 </span>            :     {
<span class="lineNum">     928 </span><span class="lineNoCov">          0 :         spew(&quot;andw       %s, %s&quot;, GPReg16Name(src), GPReg16Name(dst));</span>
<span class="lineNum">     929 </span><span class="lineNoCov">          0 :         m_formatter.prefix(PRE_OPERAND_SIZE);</span>
<span class="lineNum">     930 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_AND_GvEv, src, dst);</span>
<a name="931"><span class="lineNum">     931 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     932 </span>            : 
<span class="lineNum">     933 </span><span class="lineCov">          4 :     void andl_mr(int32_t offset, RegisterID base, RegisterID dst)</span>
<span class="lineNum">     934 </span>            :     {
<span class="lineNum">     935 </span><span class="lineCov">          4 :         spew(&quot;andl       &quot; MEM_ob &quot;, %s&quot;, ADDR_ob(offset, base), GPReg32Name(dst));</span>
<span class="lineNum">     936 </span><span class="lineCov">          4 :         m_formatter.oneByteOp(OP_AND_GvEv, offset, base, dst);</span>
<a name="937"><span class="lineNum">     937 </span><span class="lineCov">          4 :     }</span></a>
<span class="lineNum">     938 </span>            : 
<span class="lineNum">     939 </span><span class="lineNoCov">          0 :     void andl_rm(RegisterID src, int32_t offset, RegisterID base)</span>
<span class="lineNum">     940 </span>            :     {
<span class="lineNum">     941 </span><span class="lineNoCov">          0 :         spew(&quot;andl       %s, &quot; MEM_ob, GPReg32Name(src), ADDR_ob(offset, base));</span>
<span class="lineNum">     942 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_AND_EvGv, offset, base, src);</span>
<a name="943"><span class="lineNum">     943 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     944 </span>            : 
<span class="lineNum">     945 </span><span class="lineNoCov">          0 :     void andw_rm(RegisterID src, int32_t offset, RegisterID base)</span>
<span class="lineNum">     946 </span>            :     {
<span class="lineNum">     947 </span><span class="lineNoCov">          0 :         spew(&quot;andw       %s, &quot; MEM_ob, GPReg16Name(src), ADDR_ob(offset, base));</span>
<span class="lineNum">     948 </span><span class="lineNoCov">          0 :         m_formatter.prefix(PRE_OPERAND_SIZE);</span>
<span class="lineNum">     949 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_AND_EvGv, offset, base, src);</span>
<a name="950"><span class="lineNum">     950 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     951 </span>            : 
<span class="lineNum">     952 </span><span class="lineNoCov">          0 :     void andl_rm(RegisterID src, int32_t offset, RegisterID base, RegisterID index, int scale)</span>
<span class="lineNum">     953 </span>            :     {
<span class="lineNum">     954 </span><span class="lineNoCov">          0 :         spew(&quot;andl       %s, &quot; MEM_obs, GPReg32Name(src), ADDR_obs(offset, base, index, scale));</span>
<span class="lineNum">     955 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_AND_EvGv, offset, base, index, scale, src);</span>
<a name="956"><span class="lineNum">     956 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     957 </span>            : 
<span class="lineNum">     958 </span><span class="lineNoCov">          0 :     void andw_rm(RegisterID src, int32_t offset, RegisterID base, RegisterID index, int scale)</span>
<span class="lineNum">     959 </span>            :     {
<span class="lineNum">     960 </span><span class="lineNoCov">          0 :         spew(&quot;andw       %s, &quot; MEM_obs, GPReg16Name(src), ADDR_obs(offset, base, index, scale));</span>
<span class="lineNum">     961 </span><span class="lineNoCov">          0 :         m_formatter.prefix(PRE_OPERAND_SIZE);</span>
<span class="lineNum">     962 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_AND_EvGv, offset, base, index, scale, src);</span>
<a name="963"><span class="lineNum">     963 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     964 </span>            : 
<span class="lineNum">     965 </span><span class="lineCov">        204 :     void andl_ir(int32_t imm, RegisterID dst)</span>
<span class="lineNum">     966 </span>            :     {
<span class="lineNum">     967 </span><span class="lineCov">        204 :         spew(&quot;andl       $0x%x, %s&quot;, imm, GPReg32Name(dst));</span>
<span class="lineNum">     968 </span><span class="lineCov">        204 :         if (CAN_SIGN_EXTEND_8_32(imm)) {</span>
<span class="lineNum">     969 </span><span class="lineCov">         28 :             m_formatter.oneByteOp(OP_GROUP1_EvIb, dst, GROUP1_OP_AND);</span>
<span class="lineNum">     970 </span><span class="lineCov">         28 :             m_formatter.immediate8s(imm);</span>
<span class="lineNum">     971 </span>            :         } else {
<span class="lineNum">     972 </span><span class="lineCov">        176 :             if (dst == rax)</span>
<span class="lineNum">     973 </span><span class="lineCov">        125 :                 m_formatter.oneByteOp(OP_AND_EAXIv);</span>
<span class="lineNum">     974 </span>            :             else
<span class="lineNum">     975 </span><span class="lineCov">         51 :                 m_formatter.oneByteOp(OP_GROUP1_EvIz, dst, GROUP1_OP_AND);</span>
<span class="lineNum">     976 </span><span class="lineCov">        176 :             m_formatter.immediate32(imm);</span>
<span class="lineNum">     977 </span>            :         }
<a name="978"><span class="lineNum">     978 </span><span class="lineCov">        204 :     }</span></a>
<span class="lineNum">     979 </span>            : 
<span class="lineNum">     980 </span><span class="lineNoCov">          0 :     void andw_ir(int32_t imm, RegisterID dst)</span>
<span class="lineNum">     981 </span>            :     {
<span class="lineNum">     982 </span><span class="lineNoCov">          0 :         spew(&quot;andw       $0x%x, %s&quot;, int16_t(imm), GPReg16Name(dst));</span>
<span class="lineNum">     983 </span><span class="lineNoCov">          0 :         m_formatter.prefix(PRE_OPERAND_SIZE);</span>
<span class="lineNum">     984 </span><span class="lineNoCov">          0 :         if (CAN_SIGN_EXTEND_8_32(imm)) {</span>
<span class="lineNum">     985 </span><span class="lineNoCov">          0 :             m_formatter.oneByteOp(OP_GROUP1_EvIb, dst, GROUP1_OP_AND);</span>
<span class="lineNum">     986 </span><span class="lineNoCov">          0 :             m_formatter.immediate8s(imm);</span>
<span class="lineNum">     987 </span>            :         } else {
<span class="lineNum">     988 </span><span class="lineNoCov">          0 :             if (dst == rax)</span>
<span class="lineNum">     989 </span><span class="lineNoCov">          0 :                 m_formatter.oneByteOp(OP_AND_EAXIv);</span>
<span class="lineNum">     990 </span>            :             else
<span class="lineNum">     991 </span><span class="lineNoCov">          0 :                 m_formatter.oneByteOp(OP_GROUP1_EvIz, dst, GROUP1_OP_AND);</span>
<span class="lineNum">     992 </span><span class="lineNoCov">          0 :             m_formatter.immediate16(imm);</span>
<span class="lineNum">     993 </span>            :         }
<a name="994"><span class="lineNum">     994 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">     995 </span>            : 
<span class="lineNum">     996 </span><span class="lineNoCov">          0 :     void andl_im(int32_t imm, int32_t offset, RegisterID base)</span>
<span class="lineNum">     997 </span>            :     {
<span class="lineNum">     998 </span><span class="lineNoCov">          0 :         spew(&quot;andl       $0x%x, &quot; MEM_ob, imm, ADDR_ob(offset, base));</span>
<span class="lineNum">     999 </span><span class="lineNoCov">          0 :         if (CAN_SIGN_EXTEND_8_32(imm)) {</span>
<span class="lineNum">    1000 </span><span class="lineNoCov">          0 :             m_formatter.oneByteOp(OP_GROUP1_EvIb, offset, base, GROUP1_OP_AND);</span>
<span class="lineNum">    1001 </span><span class="lineNoCov">          0 :             m_formatter.immediate8s(imm);</span>
<span class="lineNum">    1002 </span>            :         } else {
<span class="lineNum">    1003 </span><span class="lineNoCov">          0 :             m_formatter.oneByteOp(OP_GROUP1_EvIz, offset, base, GROUP1_OP_AND);</span>
<span class="lineNum">    1004 </span><span class="lineNoCov">          0 :             m_formatter.immediate32(imm);</span>
<span class="lineNum">    1005 </span>            :         }
<a name="1006"><span class="lineNum">    1006 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    1007 </span>            : 
<span class="lineNum">    1008 </span><span class="lineNoCov">          0 :     void andw_im(int32_t imm, int32_t offset, RegisterID base)</span>
<span class="lineNum">    1009 </span>            :     {
<span class="lineNum">    1010 </span><span class="lineNoCov">          0 :         spew(&quot;andw       $0x%x, &quot; MEM_ob, int16_t(imm), ADDR_ob(offset, base));</span>
<span class="lineNum">    1011 </span><span class="lineNoCov">          0 :         m_formatter.prefix(PRE_OPERAND_SIZE);</span>
<span class="lineNum">    1012 </span><span class="lineNoCov">          0 :         if (CAN_SIGN_EXTEND_8_32(imm)) {</span>
<span class="lineNum">    1013 </span><span class="lineNoCov">          0 :             m_formatter.oneByteOp(OP_GROUP1_EvIb, offset, base, GROUP1_OP_AND);</span>
<span class="lineNum">    1014 </span><span class="lineNoCov">          0 :             m_formatter.immediate8s(imm);</span>
<span class="lineNum">    1015 </span>            :         } else {
<span class="lineNum">    1016 </span><span class="lineNoCov">          0 :             m_formatter.oneByteOp(OP_GROUP1_EvIz, offset, base, GROUP1_OP_AND);</span>
<span class="lineNum">    1017 </span><span class="lineNoCov">          0 :             m_formatter.immediate16(imm);</span>
<span class="lineNum">    1018 </span>            :         }
<a name="1019"><span class="lineNum">    1019 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    1020 </span>            : 
<span class="lineNum">    1021 </span><span class="lineNoCov">          0 :     void andl_im(int32_t imm, int32_t offset, RegisterID base, RegisterID index, int scale)</span>
<span class="lineNum">    1022 </span>            :     {
<span class="lineNum">    1023 </span><span class="lineNoCov">          0 :         spew(&quot;andl       $%d, &quot; MEM_obs, imm, ADDR_obs(offset, base, index, scale));</span>
<span class="lineNum">    1024 </span><span class="lineNoCov">          0 :         if (CAN_SIGN_EXTEND_8_32(imm)) {</span>
<span class="lineNum">    1025 </span><span class="lineNoCov">          0 :             m_formatter.oneByteOp(OP_GROUP1_EvIb, offset, base, index, scale, GROUP1_OP_AND);</span>
<span class="lineNum">    1026 </span><span class="lineNoCov">          0 :             m_formatter.immediate8s(imm);</span>
<span class="lineNum">    1027 </span>            :         } else {
<span class="lineNum">    1028 </span><span class="lineNoCov">          0 :             m_formatter.oneByteOp(OP_GROUP1_EvIz, offset, base, index, scale, GROUP1_OP_AND);</span>
<span class="lineNum">    1029 </span><span class="lineNoCov">          0 :             m_formatter.immediate32(imm);</span>
<span class="lineNum">    1030 </span>            :         }
<a name="1031"><span class="lineNum">    1031 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    1032 </span>            : 
<span class="lineNum">    1033 </span><span class="lineNoCov">          0 :     void andw_im(int32_t imm, int32_t offset, RegisterID base, RegisterID index, int scale)</span>
<span class="lineNum">    1034 </span>            :     {
<span class="lineNum">    1035 </span><span class="lineNoCov">          0 :         spew(&quot;andw       $%d, &quot; MEM_obs, int16_t(imm), ADDR_obs(offset, base, index, scale));</span>
<span class="lineNum">    1036 </span><span class="lineNoCov">          0 :         m_formatter.prefix(PRE_OPERAND_SIZE);</span>
<span class="lineNum">    1037 </span><span class="lineNoCov">          0 :         if (CAN_SIGN_EXTEND_8_32(imm)) {</span>
<span class="lineNum">    1038 </span><span class="lineNoCov">          0 :             m_formatter.oneByteOp(OP_GROUP1_EvIb, offset, base, index, scale, GROUP1_OP_AND);</span>
<span class="lineNum">    1039 </span><span class="lineNoCov">          0 :             m_formatter.immediate8s(imm);</span>
<span class="lineNum">    1040 </span>            :         } else {
<span class="lineNum">    1041 </span><span class="lineNoCov">          0 :             m_formatter.oneByteOp(OP_GROUP1_EvIz, offset, base, index, scale, GROUP1_OP_AND);</span>
<span class="lineNum">    1042 </span><span class="lineNoCov">          0 :             m_formatter.immediate16(imm);</span>
<span class="lineNum">    1043 </span>            :         }
<span class="lineNum">    1044 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1045 </span>            : 
<span class="lineNum">    1046 </span>            :     void fld_m(int32_t offset, RegisterID base)
<span class="lineNum">    1047 </span>            :     {
<span class="lineNum">    1048 </span>            :         spew(&quot;fld        &quot; MEM_ob, ADDR_ob(offset, base));
<span class="lineNum">    1049 </span>            :         m_formatter.oneByteOp(OP_FPU6, offset, base, FPU6_OP_FLD);
<span class="lineNum">    1050 </span>            :     }
<span class="lineNum">    1051 </span>            :     void fld32_m(int32_t offset, RegisterID base)
<span class="lineNum">    1052 </span>            :     {
<span class="lineNum">    1053 </span>            :         spew(&quot;fld        &quot; MEM_ob, ADDR_ob(offset, base));
<span class="lineNum">    1054 </span>            :         m_formatter.oneByteOp(OP_FPU6_F32, offset, base, FPU6_OP_FLD);
<span class="lineNum">    1055 </span>            :     }
<span class="lineNum">    1056 </span>            :     void faddp()
<span class="lineNum">    1057 </span>            :     {
<span class="lineNum">    1058 </span>            :         spew(&quot;addp       &quot;);
<span class="lineNum">    1059 </span>            :         m_formatter.oneByteOp(OP_FPU6_ADDP);
<span class="lineNum">    1060 </span>            :         m_formatter.oneByteOp(OP_ADDP_ST0_ST1);
<span class="lineNum">    1061 </span>            :     }
<span class="lineNum">    1062 </span>            :     void fisttp_m(int32_t offset, RegisterID base)
<span class="lineNum">    1063 </span>            :     {
<span class="lineNum">    1064 </span>            :         spew(&quot;fisttp     &quot; MEM_ob, ADDR_ob(offset, base));
<span class="lineNum">    1065 </span>            :         m_formatter.oneByteOp(OP_FPU6, offset, base, FPU6_OP_FISTTP);
<span class="lineNum">    1066 </span>            :     }
<span class="lineNum">    1067 </span>            :     void fistp_m(int32_t offset, RegisterID base)
<span class="lineNum">    1068 </span>            :     {
<span class="lineNum">    1069 </span>            :         spew(&quot;fistp      &quot; MEM_ob, ADDR_ob(offset, base));
<span class="lineNum">    1070 </span>            :         m_formatter.oneByteOp(OP_FILD, offset, base, FPU6_OP_FISTP);
<span class="lineNum">    1071 </span>            :     }
<span class="lineNum">    1072 </span>            :     void fstp_m(int32_t offset, RegisterID base)
<span class="lineNum">    1073 </span>            :     {
<span class="lineNum">    1074 </span>            :         spew(&quot;fstp       &quot; MEM_ob, ADDR_ob(offset, base));
<span class="lineNum">    1075 </span>            :         m_formatter.oneByteOp(OP_FPU6, offset, base, FPU6_OP_FSTP);
<span class="lineNum">    1076 </span>            :     }
<span class="lineNum">    1077 </span>            :     void fstp32_m(int32_t offset, RegisterID base)
<span class="lineNum">    1078 </span>            :     {
<span class="lineNum">    1079 </span>            :         spew(&quot;fstp32     &quot; MEM_ob, ADDR_ob(offset, base));
<span class="lineNum">    1080 </span>            :         m_formatter.oneByteOp(OP_FPU6_F32, offset, base, FPU6_OP_FSTP);
<span class="lineNum">    1081 </span>            :     }
<span class="lineNum">    1082 </span>            :     void fnstcw_m(int32_t offset, RegisterID base)
<span class="lineNum">    1083 </span>            :     {
<span class="lineNum">    1084 </span>            :         spew(&quot;fnstcw     &quot; MEM_ob, ADDR_ob(offset, base));
<span class="lineNum">    1085 </span>            :         m_formatter.oneByteOp(OP_FPU6_F32, offset, base, FPU6_OP_FISTP);
<span class="lineNum">    1086 </span>            :     }
<span class="lineNum">    1087 </span>            :     void fldcw_m(int32_t offset, RegisterID base)
<span class="lineNum">    1088 </span>            :     {
<span class="lineNum">    1089 </span>            :         spew(&quot;fldcw      &quot; MEM_ob, ADDR_ob(offset, base));
<span class="lineNum">    1090 </span>            :         m_formatter.oneByteOp(OP_FPU6_F32, offset, base, FPU6_OP_FLDCW);
<span class="lineNum">    1091 </span>            :     }
<span class="lineNum">    1092 </span>            :     void fnstsw_m(int32_t offset, RegisterID base)
<span class="lineNum">    1093 </span>            :     {
<span class="lineNum">    1094 </span>            :         spew(&quot;fnstsw     &quot; MEM_ob, ADDR_ob(offset, base));
<span class="lineNum">    1095 </span>            :         m_formatter.oneByteOp(OP_FPU6, offset, base, FPU6_OP_FISTP);
<a name="1096"><span class="lineNum">    1096 </span>            :     }</a>
<span class="lineNum">    1097 </span>            : 
<span class="lineNum">    1098 </span><span class="lineNoCov">          0 :     void negl_r(RegisterID dst)</span>
<span class="lineNum">    1099 </span>            :     {
<span class="lineNum">    1100 </span><span class="lineNoCov">          0 :         spew(&quot;negl       %s&quot;, GPReg32Name(dst));</span>
<span class="lineNum">    1101 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_GROUP3_Ev, dst, GROUP3_OP_NEG);</span>
<a name="1102"><span class="lineNum">    1102 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    1103 </span>            : 
<span class="lineNum">    1104 </span><span class="lineNoCov">          0 :     void negl_m(int32_t offset, RegisterID base)</span>
<span class="lineNum">    1105 </span>            :     {
<span class="lineNum">    1106 </span><span class="lineNoCov">          0 :         spew(&quot;negl       &quot; MEM_ob, ADDR_ob(offset, base));</span>
<span class="lineNum">    1107 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_GROUP3_Ev, offset, base, GROUP3_OP_NEG);</span>
<a name="1108"><span class="lineNum">    1108 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    1109 </span>            : 
<span class="lineNum">    1110 </span><span class="lineCov">          1 :     void notl_r(RegisterID dst)</span>
<span class="lineNum">    1111 </span>            :     {
<span class="lineNum">    1112 </span><span class="lineCov">          1 :         spew(&quot;notl       %s&quot;, GPReg32Name(dst));</span>
<span class="lineNum">    1113 </span><span class="lineCov">          1 :         m_formatter.oneByteOp(OP_GROUP3_Ev, dst, GROUP3_OP_NOT);</span>
<a name="1114"><span class="lineNum">    1114 </span><span class="lineCov">          1 :     }</span></a>
<span class="lineNum">    1115 </span>            : 
<span class="lineNum">    1116 </span><span class="lineNoCov">          0 :     void notl_m(int32_t offset, RegisterID base)</span>
<span class="lineNum">    1117 </span>            :     {
<span class="lineNum">    1118 </span><span class="lineNoCov">          0 :         spew(&quot;notl       &quot; MEM_ob, ADDR_ob(offset, base));</span>
<span class="lineNum">    1119 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_GROUP3_Ev, offset, base, GROUP3_OP_NOT);</span>
<a name="1120"><span class="lineNum">    1120 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    1121 </span>            : 
<span class="lineNum">    1122 </span><span class="lineNoCov">          0 :     void orl_rr(RegisterID src, RegisterID dst)</span>
<span class="lineNum">    1123 </span>            :     {
<span class="lineNum">    1124 </span><span class="lineNoCov">          0 :         spew(&quot;orl        %s, %s&quot;, GPReg32Name(src), GPReg32Name(dst));</span>
<span class="lineNum">    1125 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_OR_GvEv, src, dst);</span>
<a name="1126"><span class="lineNum">    1126 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    1127 </span>            : 
<span class="lineNum">    1128 </span><span class="lineNoCov">          0 :     void orw_rr(RegisterID src, RegisterID dst)</span>
<span class="lineNum">    1129 </span>            :     {
<span class="lineNum">    1130 </span><span class="lineNoCov">          0 :         spew(&quot;orw        %s, %s&quot;, GPReg16Name(src), GPReg16Name(dst));</span>
<span class="lineNum">    1131 </span><span class="lineNoCov">          0 :         m_formatter.prefix(PRE_OPERAND_SIZE);</span>
<span class="lineNum">    1132 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_OR_GvEv, src, dst);</span>
<a name="1133"><span class="lineNum">    1133 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    1134 </span>            : 
<span class="lineNum">    1135 </span><span class="lineNoCov">          0 :     void orl_mr(int32_t offset, RegisterID base, RegisterID dst)</span>
<span class="lineNum">    1136 </span>            :     {
<span class="lineNum">    1137 </span><span class="lineNoCov">          0 :         spew(&quot;orl        &quot; MEM_ob &quot;, %s&quot;, ADDR_ob(offset, base), GPReg32Name(dst));</span>
<span class="lineNum">    1138 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_OR_GvEv, offset, base, dst);</span>
<a name="1139"><span class="lineNum">    1139 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    1140 </span>            : 
<span class="lineNum">    1141 </span><span class="lineNoCov">          0 :     void orl_rm(RegisterID src, int32_t offset, RegisterID base)</span>
<span class="lineNum">    1142 </span>            :     {
<span class="lineNum">    1143 </span><span class="lineNoCov">          0 :         spew(&quot;orl        %s, &quot; MEM_ob, GPReg32Name(src), ADDR_ob(offset, base));</span>
<span class="lineNum">    1144 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_OR_EvGv, offset, base, src);</span>
<a name="1145"><span class="lineNum">    1145 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    1146 </span>            : 
<span class="lineNum">    1147 </span><span class="lineNoCov">          0 :     void orw_rm(RegisterID src, int32_t offset, RegisterID base)</span>
<span class="lineNum">    1148 </span>            :     {
<span class="lineNum">    1149 </span><span class="lineNoCov">          0 :         spew(&quot;orw        %s, &quot; MEM_ob, GPReg16Name(src), ADDR_ob(offset, base));</span>
<span class="lineNum">    1150 </span><span class="lineNoCov">          0 :         m_formatter.prefix(PRE_OPERAND_SIZE);</span>
<span class="lineNum">    1151 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_OR_EvGv, offset, base, src);</span>
<a name="1152"><span class="lineNum">    1152 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    1153 </span>            : 
<span class="lineNum">    1154 </span><span class="lineNoCov">          0 :     void orl_rm(RegisterID src, int32_t offset, RegisterID base, RegisterID index, int scale)</span>
<span class="lineNum">    1155 </span>            :     {
<span class="lineNum">    1156 </span><span class="lineNoCov">          0 :         spew(&quot;orl        %s, &quot; MEM_obs, GPReg32Name(src), ADDR_obs(offset, base, index, scale));</span>
<span class="lineNum">    1157 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_OR_EvGv, offset, base, index, scale, src);</span>
<a name="1158"><span class="lineNum">    1158 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    1159 </span>            : 
<span class="lineNum">    1160 </span><span class="lineNoCov">          0 :     void orw_rm(RegisterID src, int32_t offset, RegisterID base, RegisterID index, int scale)</span>
<span class="lineNum">    1161 </span>            :     {
<span class="lineNum">    1162 </span><span class="lineNoCov">          0 :         spew(&quot;orw        %s, &quot; MEM_obs, GPReg16Name(src), ADDR_obs(offset, base, index, scale));</span>
<span class="lineNum">    1163 </span><span class="lineNoCov">          0 :         m_formatter.prefix(PRE_OPERAND_SIZE);</span>
<span class="lineNum">    1164 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_OR_EvGv, offset, base, index, scale, src);</span>
<a name="1165"><span class="lineNum">    1165 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    1166 </span>            : 
<span class="lineNum">    1167 </span><span class="lineNoCov">          0 :     void orl_ir(int32_t imm, RegisterID dst)</span>
<span class="lineNum">    1168 </span>            :     {
<span class="lineNum">    1169 </span><span class="lineNoCov">          0 :         spew(&quot;orl        $0x%x, %s&quot;, imm, GPReg32Name(dst));</span>
<span class="lineNum">    1170 </span><span class="lineNoCov">          0 :         if (CAN_SIGN_EXTEND_8_32(imm)) {</span>
<span class="lineNum">    1171 </span><span class="lineNoCov">          0 :             m_formatter.oneByteOp(OP_GROUP1_EvIb, dst, GROUP1_OP_OR);</span>
<span class="lineNum">    1172 </span><span class="lineNoCov">          0 :             m_formatter.immediate8s(imm);</span>
<span class="lineNum">    1173 </span>            :         } else {
<span class="lineNum">    1174 </span><span class="lineNoCov">          0 :             if (dst == rax)</span>
<span class="lineNum">    1175 </span><span class="lineNoCov">          0 :                 m_formatter.oneByteOp(OP_OR_EAXIv);</span>
<span class="lineNum">    1176 </span>            :             else
<span class="lineNum">    1177 </span><span class="lineNoCov">          0 :                 m_formatter.oneByteOp(OP_GROUP1_EvIz, dst, GROUP1_OP_OR);</span>
<span class="lineNum">    1178 </span><span class="lineNoCov">          0 :             m_formatter.immediate32(imm);</span>
<span class="lineNum">    1179 </span>            :         }
<a name="1180"><span class="lineNum">    1180 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    1181 </span>            : 
<span class="lineNum">    1182 </span><span class="lineNoCov">          0 :     void orw_ir(int32_t imm, RegisterID dst)</span>
<span class="lineNum">    1183 </span>            :     {
<span class="lineNum">    1184 </span><span class="lineNoCov">          0 :         spew(&quot;orw        $0x%x, %s&quot;, int16_t(imm), GPReg16Name(dst));</span>
<span class="lineNum">    1185 </span><span class="lineNoCov">          0 :         m_formatter.prefix(PRE_OPERAND_SIZE);</span>
<span class="lineNum">    1186 </span><span class="lineNoCov">          0 :         if (CAN_SIGN_EXTEND_8_32(imm)) {</span>
<span class="lineNum">    1187 </span><span class="lineNoCov">          0 :             m_formatter.oneByteOp(OP_GROUP1_EvIb, dst, GROUP1_OP_OR);</span>
<span class="lineNum">    1188 </span><span class="lineNoCov">          0 :             m_formatter.immediate8s(imm);</span>
<span class="lineNum">    1189 </span>            :         } else {
<span class="lineNum">    1190 </span><span class="lineNoCov">          0 :             if (dst == rax)</span>
<span class="lineNum">    1191 </span><span class="lineNoCov">          0 :                 m_formatter.oneByteOp(OP_OR_EAXIv);</span>
<span class="lineNum">    1192 </span>            :             else
<span class="lineNum">    1193 </span><span class="lineNoCov">          0 :                 m_formatter.oneByteOp(OP_GROUP1_EvIz, dst, GROUP1_OP_OR);</span>
<span class="lineNum">    1194 </span><span class="lineNoCov">          0 :             m_formatter.immediate16(imm);</span>
<span class="lineNum">    1195 </span>            :         }
<a name="1196"><span class="lineNum">    1196 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    1197 </span>            : 
<span class="lineNum">    1198 </span><span class="lineCov">        185 :     void orl_im(int32_t imm, int32_t offset, RegisterID base)</span>
<span class="lineNum">    1199 </span>            :     {
<span class="lineNum">    1200 </span><span class="lineCov">        185 :         spew(&quot;orl        $0x%x, &quot; MEM_ob, imm, ADDR_ob(offset, base));</span>
<span class="lineNum">    1201 </span><span class="lineCov">        185 :         if (CAN_SIGN_EXTEND_8_32(imm)) {</span>
<span class="lineNum">    1202 </span><span class="lineCov">        185 :             m_formatter.oneByteOp(OP_GROUP1_EvIb, offset, base, GROUP1_OP_OR);</span>
<span class="lineNum">    1203 </span><span class="lineCov">        185 :             m_formatter.immediate8s(imm);</span>
<span class="lineNum">    1204 </span>            :         } else {
<span class="lineNum">    1205 </span><span class="lineNoCov">          0 :             m_formatter.oneByteOp(OP_GROUP1_EvIz, offset, base, GROUP1_OP_OR);</span>
<span class="lineNum">    1206 </span><span class="lineNoCov">          0 :             m_formatter.immediate32(imm);</span>
<span class="lineNum">    1207 </span>            :         }
<a name="1208"><span class="lineNum">    1208 </span><span class="lineCov">        185 :     }</span></a>
<span class="lineNum">    1209 </span>            : 
<span class="lineNum">    1210 </span><span class="lineNoCov">          0 :     void orw_im(int32_t imm, int32_t offset, RegisterID base)</span>
<span class="lineNum">    1211 </span>            :     {
<span class="lineNum">    1212 </span><span class="lineNoCov">          0 :         spew(&quot;orw        $0x%x, &quot; MEM_ob, int16_t(imm), ADDR_ob(offset, base));</span>
<span class="lineNum">    1213 </span><span class="lineNoCov">          0 :         m_formatter.prefix(PRE_OPERAND_SIZE);</span>
<span class="lineNum">    1214 </span><span class="lineNoCov">          0 :         if (CAN_SIGN_EXTEND_8_32(imm)) {</span>
<span class="lineNum">    1215 </span><span class="lineNoCov">          0 :             m_formatter.oneByteOp(OP_GROUP1_EvIb, offset, base, GROUP1_OP_OR);</span>
<span class="lineNum">    1216 </span><span class="lineNoCov">          0 :             m_formatter.immediate8s(imm);</span>
<span class="lineNum">    1217 </span>            :         } else {
<span class="lineNum">    1218 </span><span class="lineNoCov">          0 :             m_formatter.oneByteOp(OP_GROUP1_EvIz, offset, base, GROUP1_OP_OR);</span>
<span class="lineNum">    1219 </span><span class="lineNoCov">          0 :             m_formatter.immediate16(imm);</span>
<span class="lineNum">    1220 </span>            :         }
<a name="1221"><span class="lineNum">    1221 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    1222 </span>            : 
<span class="lineNum">    1223 </span><span class="lineNoCov">          0 :     void orl_im(int32_t imm, int32_t offset, RegisterID base, RegisterID index, int scale)</span>
<span class="lineNum">    1224 </span>            :     {
<span class="lineNum">    1225 </span><span class="lineNoCov">          0 :         spew(&quot;orl        $%d, &quot; MEM_obs, imm, ADDR_obs(offset, base, index, scale));</span>
<span class="lineNum">    1226 </span><span class="lineNoCov">          0 :         if (CAN_SIGN_EXTEND_8_32(imm)) {</span>
<span class="lineNum">    1227 </span><span class="lineNoCov">          0 :             m_formatter.oneByteOp(OP_GROUP1_EvIb, offset, base, index, scale, GROUP1_OP_OR);</span>
<span class="lineNum">    1228 </span><span class="lineNoCov">          0 :             m_formatter.immediate8s(imm);</span>
<span class="lineNum">    1229 </span>            :         } else {
<span class="lineNum">    1230 </span><span class="lineNoCov">          0 :             m_formatter.oneByteOp(OP_GROUP1_EvIz, offset, base, index, scale, GROUP1_OP_OR);</span>
<span class="lineNum">    1231 </span><span class="lineNoCov">          0 :             m_formatter.immediate32(imm);</span>
<span class="lineNum">    1232 </span>            :         }
<a name="1233"><span class="lineNum">    1233 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    1234 </span>            : 
<span class="lineNum">    1235 </span><span class="lineNoCov">          0 :     void orw_im(int32_t imm, int32_t offset, RegisterID base, RegisterID index, int scale)</span>
<span class="lineNum">    1236 </span>            :     {
<span class="lineNum">    1237 </span><span class="lineNoCov">          0 :         spew(&quot;orw        $%d, &quot; MEM_obs, int16_t(imm), ADDR_obs(offset, base, index, scale));</span>
<span class="lineNum">    1238 </span><span class="lineNoCov">          0 :         m_formatter.prefix(PRE_OPERAND_SIZE);</span>
<span class="lineNum">    1239 </span><span class="lineNoCov">          0 :         if (CAN_SIGN_EXTEND_8_32(imm)) {</span>
<span class="lineNum">    1240 </span><span class="lineNoCov">          0 :             m_formatter.oneByteOp(OP_GROUP1_EvIb, offset, base, index, scale, GROUP1_OP_OR);</span>
<span class="lineNum">    1241 </span><span class="lineNoCov">          0 :             m_formatter.immediate8s(imm);</span>
<span class="lineNum">    1242 </span>            :         } else {
<span class="lineNum">    1243 </span><span class="lineNoCov">          0 :             m_formatter.oneByteOp(OP_GROUP1_EvIz, offset, base, index, scale, GROUP1_OP_OR);</span>
<span class="lineNum">    1244 </span><span class="lineNoCov">          0 :             m_formatter.immediate16(imm);</span>
<span class="lineNum">    1245 </span>            :         }
<a name="1246"><span class="lineNum">    1246 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    1247 </span>            : 
<span class="lineNum">    1248 </span><span class="lineCov">         15 :     void subl_rr(RegisterID src, RegisterID dst)</span>
<span class="lineNum">    1249 </span>            :     {
<span class="lineNum">    1250 </span><span class="lineCov">         15 :         spew(&quot;subl       %s, %s&quot;, GPReg32Name(src), GPReg32Name(dst));</span>
<span class="lineNum">    1251 </span><span class="lineCov">         15 :         m_formatter.oneByteOp(OP_SUB_GvEv, src, dst);</span>
<a name="1252"><span class="lineNum">    1252 </span><span class="lineCov">         15 :     }</span></a>
<span class="lineNum">    1253 </span>            : 
<span class="lineNum">    1254 </span><span class="lineNoCov">          0 :     void subw_rr(RegisterID src, RegisterID dst)</span>
<span class="lineNum">    1255 </span>            :     {
<span class="lineNum">    1256 </span><span class="lineNoCov">          0 :         spew(&quot;subw       %s, %s&quot;, GPReg16Name(src), GPReg16Name(dst));</span>
<span class="lineNum">    1257 </span><span class="lineNoCov">          0 :         m_formatter.prefix(PRE_OPERAND_SIZE);</span>
<span class="lineNum">    1258 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_SUB_GvEv, src, dst);</span>
<a name="1259"><span class="lineNum">    1259 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    1260 </span>            : 
<span class="lineNum">    1261 </span><span class="lineNoCov">          0 :     void subl_mr(int32_t offset, RegisterID base, RegisterID dst)</span>
<span class="lineNum">    1262 </span>            :     {
<span class="lineNum">    1263 </span><span class="lineNoCov">          0 :         spew(&quot;subl       &quot; MEM_ob &quot;, %s&quot;, ADDR_ob(offset, base), GPReg32Name(dst));</span>
<span class="lineNum">    1264 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_SUB_GvEv, offset, base, dst);</span>
<a name="1265"><span class="lineNum">    1265 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    1266 </span>            : 
<span class="lineNum">    1267 </span><span class="lineNoCov">          0 :     void subl_rm(RegisterID src, int32_t offset, RegisterID base)</span>
<span class="lineNum">    1268 </span>            :     {
<span class="lineNum">    1269 </span><span class="lineNoCov">          0 :         spew(&quot;subl       %s, &quot; MEM_ob, GPReg32Name(src), ADDR_ob(offset, base));</span>
<span class="lineNum">    1270 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_SUB_EvGv, offset, base, src);</span>
<a name="1271"><span class="lineNum">    1271 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    1272 </span>            : 
<span class="lineNum">    1273 </span><span class="lineNoCov">          0 :     void subw_rm(RegisterID src, int32_t offset, RegisterID base)</span>
<span class="lineNum">    1274 </span>            :     {
<span class="lineNum">    1275 </span><span class="lineNoCov">          0 :         spew(&quot;subw       %s, &quot; MEM_ob, GPReg16Name(src), ADDR_ob(offset, base));</span>
<span class="lineNum">    1276 </span><span class="lineNoCov">          0 :         m_formatter.prefix(PRE_OPERAND_SIZE);</span>
<span class="lineNum">    1277 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_SUB_EvGv, offset, base, src);</span>
<a name="1278"><span class="lineNum">    1278 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    1279 </span>            : 
<span class="lineNum">    1280 </span><span class="lineNoCov">          0 :     void subl_rm(RegisterID src, int32_t offset, RegisterID base, RegisterID index, int scale)</span>
<span class="lineNum">    1281 </span>            :     {
<span class="lineNum">    1282 </span><span class="lineNoCov">          0 :         spew(&quot;subl       %s, &quot; MEM_obs, GPReg32Name(src), ADDR_obs(offset, base, index, scale));</span>
<span class="lineNum">    1283 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_SUB_EvGv, offset, base, index, scale, src);</span>
<a name="1284"><span class="lineNum">    1284 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    1285 </span>            : 
<span class="lineNum">    1286 </span><span class="lineNoCov">          0 :     void subw_rm(RegisterID src, int32_t offset, RegisterID base, RegisterID index, int scale)</span>
<span class="lineNum">    1287 </span>            :     {
<span class="lineNum">    1288 </span><span class="lineNoCov">          0 :         spew(&quot;subw       %s, &quot; MEM_obs, GPReg16Name(src), ADDR_obs(offset, base, index, scale));</span>
<span class="lineNum">    1289 </span><span class="lineNoCov">          0 :         m_formatter.prefix(PRE_OPERAND_SIZE);</span>
<span class="lineNum">    1290 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_SUB_EvGv, offset, base, index, scale, src);</span>
<a name="1291"><span class="lineNum">    1291 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    1292 </span>            : 
<span class="lineNum">    1293 </span><span class="lineCov">        663 :     void subl_ir(int32_t imm, RegisterID dst)</span>
<span class="lineNum">    1294 </span>            :     {
<span class="lineNum">    1295 </span><span class="lineCov">        663 :         spew(&quot;subl       $%d, %s&quot;, imm, GPReg32Name(dst));</span>
<span class="lineNum">    1296 </span><span class="lineCov">        663 :         if (CAN_SIGN_EXTEND_8_32(imm)) {</span>
<span class="lineNum">    1297 </span><span class="lineCov">        663 :             m_formatter.oneByteOp(OP_GROUP1_EvIb, dst, GROUP1_OP_SUB);</span>
<span class="lineNum">    1298 </span><span class="lineCov">        663 :             m_formatter.immediate8s(imm);</span>
<span class="lineNum">    1299 </span>            :         } else {
<span class="lineNum">    1300 </span><span class="lineNoCov">          0 :             if (dst == rax)</span>
<span class="lineNum">    1301 </span><span class="lineNoCov">          0 :                 m_formatter.oneByteOp(OP_SUB_EAXIv);</span>
<span class="lineNum">    1302 </span>            :             else
<span class="lineNum">    1303 </span><span class="lineNoCov">          0 :                 m_formatter.oneByteOp(OP_GROUP1_EvIz, dst, GROUP1_OP_SUB);</span>
<span class="lineNum">    1304 </span><span class="lineNoCov">          0 :             m_formatter.immediate32(imm);</span>
<span class="lineNum">    1305 </span>            :         }
<a name="1306"><span class="lineNum">    1306 </span><span class="lineCov">        663 :     }</span></a>
<span class="lineNum">    1307 </span>            : 
<span class="lineNum">    1308 </span><span class="lineNoCov">          0 :     void subw_ir(int32_t imm, RegisterID dst)</span>
<span class="lineNum">    1309 </span>            :     {
<span class="lineNum">    1310 </span><span class="lineNoCov">          0 :         spew(&quot;subw       $%d, %s&quot;, int16_t(imm), GPReg16Name(dst));</span>
<span class="lineNum">    1311 </span><span class="lineNoCov">          0 :         m_formatter.prefix(PRE_OPERAND_SIZE);</span>
<span class="lineNum">    1312 </span><span class="lineNoCov">          0 :         if (CAN_SIGN_EXTEND_8_32(imm)) {</span>
<span class="lineNum">    1313 </span><span class="lineNoCov">          0 :             m_formatter.oneByteOp(OP_GROUP1_EvIb, dst, GROUP1_OP_SUB);</span>
<span class="lineNum">    1314 </span><span class="lineNoCov">          0 :             m_formatter.immediate8s(imm);</span>
<span class="lineNum">    1315 </span>            :         } else {
<span class="lineNum">    1316 </span><span class="lineNoCov">          0 :             if (dst == rax)</span>
<span class="lineNum">    1317 </span><span class="lineNoCov">          0 :                 m_formatter.oneByteOp(OP_SUB_EAXIv);</span>
<span class="lineNum">    1318 </span>            :             else
<span class="lineNum">    1319 </span><span class="lineNoCov">          0 :                 m_formatter.oneByteOp(OP_GROUP1_EvIz, dst, GROUP1_OP_SUB);</span>
<span class="lineNum">    1320 </span><span class="lineNoCov">          0 :             m_formatter.immediate16(imm);</span>
<span class="lineNum">    1321 </span>            :         }
<a name="1322"><span class="lineNum">    1322 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    1323 </span>            : 
<span class="lineNum">    1324 </span><span class="lineNoCov">          0 :     void subl_im(int32_t imm, int32_t offset, RegisterID base)</span>
<span class="lineNum">    1325 </span>            :     {
<span class="lineNum">    1326 </span><span class="lineNoCov">          0 :         spew(&quot;subl       $%d, &quot; MEM_ob, imm, ADDR_ob(offset, base));</span>
<span class="lineNum">    1327 </span><span class="lineNoCov">          0 :         if (CAN_SIGN_EXTEND_8_32(imm)) {</span>
<span class="lineNum">    1328 </span><span class="lineNoCov">          0 :             m_formatter.oneByteOp(OP_GROUP1_EvIb, offset, base, GROUP1_OP_SUB);</span>
<span class="lineNum">    1329 </span><span class="lineNoCov">          0 :             m_formatter.immediate8s(imm);</span>
<span class="lineNum">    1330 </span>            :         } else {
<span class="lineNum">    1331 </span><span class="lineNoCov">          0 :             m_formatter.oneByteOp(OP_GROUP1_EvIz, offset, base, GROUP1_OP_SUB);</span>
<span class="lineNum">    1332 </span><span class="lineNoCov">          0 :             m_formatter.immediate32(imm);</span>
<span class="lineNum">    1333 </span>            :         }
<a name="1334"><span class="lineNum">    1334 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    1335 </span>            : 
<span class="lineNum">    1336 </span><span class="lineNoCov">          0 :     void subw_im(int32_t imm, int32_t offset, RegisterID base)</span>
<span class="lineNum">    1337 </span>            :     {
<span class="lineNum">    1338 </span><span class="lineNoCov">          0 :         spew(&quot;subw       $%d, &quot; MEM_ob, int16_t(imm), ADDR_ob(offset, base));</span>
<span class="lineNum">    1339 </span><span class="lineNoCov">          0 :         m_formatter.prefix(PRE_OPERAND_SIZE);</span>
<span class="lineNum">    1340 </span><span class="lineNoCov">          0 :         if (CAN_SIGN_EXTEND_8_32(imm)) {</span>
<span class="lineNum">    1341 </span><span class="lineNoCov">          0 :             m_formatter.oneByteOp(OP_GROUP1_EvIb, offset, base, GROUP1_OP_SUB);</span>
<span class="lineNum">    1342 </span><span class="lineNoCov">          0 :             m_formatter.immediate8s(imm);</span>
<span class="lineNum">    1343 </span>            :         } else {
<span class="lineNum">    1344 </span><span class="lineNoCov">          0 :             m_formatter.oneByteOp(OP_GROUP1_EvIz, offset, base, GROUP1_OP_SUB);</span>
<span class="lineNum">    1345 </span><span class="lineNoCov">          0 :             m_formatter.immediate16(imm);</span>
<span class="lineNum">    1346 </span>            :         }
<a name="1347"><span class="lineNum">    1347 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    1348 </span>            : 
<span class="lineNum">    1349 </span><span class="lineNoCov">          0 :     void subl_im(int32_t imm, int32_t offset, RegisterID base, RegisterID index, int scale)</span>
<span class="lineNum">    1350 </span>            :     {
<span class="lineNum">    1351 </span><span class="lineNoCov">          0 :         spew(&quot;subl       $%d, &quot; MEM_obs, imm, ADDR_obs(offset, base, index, scale));</span>
<span class="lineNum">    1352 </span><span class="lineNoCov">          0 :         if (CAN_SIGN_EXTEND_8_32(imm)) {</span>
<span class="lineNum">    1353 </span><span class="lineNoCov">          0 :             m_formatter.oneByteOp(OP_GROUP1_EvIb, offset, base, index, scale, GROUP1_OP_SUB);</span>
<span class="lineNum">    1354 </span><span class="lineNoCov">          0 :             m_formatter.immediate8s(imm);</span>
<span class="lineNum">    1355 </span>            :         } else {
<span class="lineNum">    1356 </span><span class="lineNoCov">          0 :             m_formatter.oneByteOp(OP_GROUP1_EvIz, offset, base, index, scale, GROUP1_OP_SUB);</span>
<span class="lineNum">    1357 </span><span class="lineNoCov">          0 :             m_formatter.immediate32(imm);</span>
<span class="lineNum">    1358 </span>            :         }
<a name="1359"><span class="lineNum">    1359 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    1360 </span>            : 
<span class="lineNum">    1361 </span><span class="lineNoCov">          0 :     void subw_im(int32_t imm, int32_t offset, RegisterID base, RegisterID index, int scale)</span>
<span class="lineNum">    1362 </span>            :     {
<span class="lineNum">    1363 </span><span class="lineNoCov">          0 :         spew(&quot;subw       $%d, &quot; MEM_obs, int16_t(imm), ADDR_obs(offset, base, index, scale));</span>
<span class="lineNum">    1364 </span><span class="lineNoCov">          0 :         m_formatter.prefix(PRE_OPERAND_SIZE);</span>
<span class="lineNum">    1365 </span><span class="lineNoCov">          0 :         if (CAN_SIGN_EXTEND_8_32(imm)) {</span>
<span class="lineNum">    1366 </span><span class="lineNoCov">          0 :             m_formatter.oneByteOp(OP_GROUP1_EvIb, offset, base, index, scale, GROUP1_OP_SUB);</span>
<span class="lineNum">    1367 </span><span class="lineNoCov">          0 :             m_formatter.immediate8s(imm);</span>
<span class="lineNum">    1368 </span>            :         } else {
<span class="lineNum">    1369 </span><span class="lineNoCov">          0 :             m_formatter.oneByteOp(OP_GROUP1_EvIz, offset, base, index, scale, GROUP1_OP_SUB);</span>
<span class="lineNum">    1370 </span><span class="lineNoCov">          0 :             m_formatter.immediate16(imm);</span>
<span class="lineNum">    1371 </span>            :         }
<a name="1372"><span class="lineNum">    1372 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    1373 </span>            : 
<span class="lineNum">    1374 </span><span class="lineCov">       1199 :     void xorl_rr(RegisterID src, RegisterID dst)</span>
<span class="lineNum">    1375 </span>            :     {
<span class="lineNum">    1376 </span><span class="lineCov">       1199 :         spew(&quot;xorl       %s, %s&quot;, GPReg32Name(src), GPReg32Name(dst));</span>
<span class="lineNum">    1377 </span><span class="lineCov">       1199 :         m_formatter.oneByteOp(OP_XOR_GvEv, src, dst);</span>
<a name="1378"><span class="lineNum">    1378 </span><span class="lineCov">       1199 :     }</span></a>
<span class="lineNum">    1379 </span>            : 
<span class="lineNum">    1380 </span><span class="lineNoCov">          0 :     void xorw_rr(RegisterID src, RegisterID dst)</span>
<span class="lineNum">    1381 </span>            :     {
<span class="lineNum">    1382 </span><span class="lineNoCov">          0 :         spew(&quot;xorw       %s, %s&quot;, GPReg16Name(src), GPReg16Name(dst));</span>
<span class="lineNum">    1383 </span><span class="lineNoCov">          0 :         m_formatter.prefix(PRE_OPERAND_SIZE);</span>
<span class="lineNum">    1384 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_XOR_GvEv, src, dst);</span>
<a name="1385"><span class="lineNum">    1385 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    1386 </span>            : 
<span class="lineNum">    1387 </span><span class="lineNoCov">          0 :     void xorl_mr(int32_t offset, RegisterID base, RegisterID dst)</span>
<span class="lineNum">    1388 </span>            :     {
<span class="lineNum">    1389 </span><span class="lineNoCov">          0 :         spew(&quot;xorl       &quot; MEM_ob &quot;, %s&quot;, ADDR_ob(offset, base), GPReg32Name(dst));</span>
<span class="lineNum">    1390 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_XOR_GvEv, offset, base, dst);</span>
<a name="1391"><span class="lineNum">    1391 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    1392 </span>            : 
<span class="lineNum">    1393 </span><span class="lineNoCov">          0 :     void xorl_rm(RegisterID src, int32_t offset, RegisterID base)</span>
<span class="lineNum">    1394 </span>            :     {
<span class="lineNum">    1395 </span><span class="lineNoCov">          0 :         spew(&quot;xorl       %s, &quot; MEM_ob, GPReg32Name(src), ADDR_ob(offset, base));</span>
<span class="lineNum">    1396 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_XOR_EvGv, offset, base, src);</span>
<a name="1397"><span class="lineNum">    1397 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    1398 </span>            : 
<span class="lineNum">    1399 </span><span class="lineNoCov">          0 :     void xorw_rm(RegisterID src, int32_t offset, RegisterID base)</span>
<span class="lineNum">    1400 </span>            :     {
<span class="lineNum">    1401 </span><span class="lineNoCov">          0 :         spew(&quot;xorw       %s, &quot; MEM_ob, GPReg16Name(src), ADDR_ob(offset, base));</span>
<span class="lineNum">    1402 </span><span class="lineNoCov">          0 :         m_formatter.prefix(PRE_OPERAND_SIZE);</span>
<span class="lineNum">    1403 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_XOR_EvGv, offset, base, src);</span>
<a name="1404"><span class="lineNum">    1404 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    1405 </span>            : 
<span class="lineNum">    1406 </span><span class="lineNoCov">          0 :     void xorl_rm(RegisterID src, int32_t offset, RegisterID base, RegisterID index, int scale)</span>
<span class="lineNum">    1407 </span>            :     {
<span class="lineNum">    1408 </span><span class="lineNoCov">          0 :         spew(&quot;xorl       %s, &quot; MEM_obs, GPReg32Name(src), ADDR_obs(offset, base, index, scale));</span>
<span class="lineNum">    1409 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_XOR_EvGv, offset, base, index, scale, src);</span>
<a name="1410"><span class="lineNum">    1410 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    1411 </span>            : 
<span class="lineNum">    1412 </span><span class="lineNoCov">          0 :     void xorw_rm(RegisterID src, int32_t offset, RegisterID base, RegisterID index, int scale)</span>
<span class="lineNum">    1413 </span>            :     {
<span class="lineNum">    1414 </span><span class="lineNoCov">          0 :         spew(&quot;xorw       %s, &quot; MEM_obs, GPReg16Name(src), ADDR_obs(offset, base, index, scale));</span>
<span class="lineNum">    1415 </span><span class="lineNoCov">          0 :         m_formatter.prefix(PRE_OPERAND_SIZE);</span>
<span class="lineNum">    1416 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_XOR_EvGv, offset, base, index, scale, src);</span>
<a name="1417"><span class="lineNum">    1417 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    1418 </span>            : 
<span class="lineNum">    1419 </span><span class="lineNoCov">          0 :     void xorl_im(int32_t imm, int32_t offset, RegisterID base)</span>
<span class="lineNum">    1420 </span>            :     {
<span class="lineNum">    1421 </span><span class="lineNoCov">          0 :         spew(&quot;xorl       $0x%x, &quot; MEM_ob, imm, ADDR_ob(offset, base));</span>
<span class="lineNum">    1422 </span><span class="lineNoCov">          0 :         if (CAN_SIGN_EXTEND_8_32(imm)) {</span>
<span class="lineNum">    1423 </span><span class="lineNoCov">          0 :             m_formatter.oneByteOp(OP_GROUP1_EvIb, offset, base, GROUP1_OP_XOR);</span>
<span class="lineNum">    1424 </span><span class="lineNoCov">          0 :             m_formatter.immediate8s(imm);</span>
<span class="lineNum">    1425 </span>            :         } else {
<span class="lineNum">    1426 </span><span class="lineNoCov">          0 :             m_formatter.oneByteOp(OP_GROUP1_EvIz, offset, base, GROUP1_OP_XOR);</span>
<span class="lineNum">    1427 </span><span class="lineNoCov">          0 :             m_formatter.immediate32(imm);</span>
<span class="lineNum">    1428 </span>            :         }
<a name="1429"><span class="lineNum">    1429 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    1430 </span>            : 
<span class="lineNum">    1431 </span><span class="lineNoCov">          0 :     void xorw_im(int32_t imm, int32_t offset, RegisterID base)</span>
<span class="lineNum">    1432 </span>            :     {
<span class="lineNum">    1433 </span><span class="lineNoCov">          0 :         spew(&quot;xorw       $0x%x, &quot; MEM_ob, int16_t(imm), ADDR_ob(offset, base));</span>
<span class="lineNum">    1434 </span><span class="lineNoCov">          0 :         m_formatter.prefix(PRE_OPERAND_SIZE);</span>
<span class="lineNum">    1435 </span><span class="lineNoCov">          0 :         if (CAN_SIGN_EXTEND_8_32(imm)) {</span>
<span class="lineNum">    1436 </span><span class="lineNoCov">          0 :             m_formatter.oneByteOp(OP_GROUP1_EvIb, offset, base, GROUP1_OP_XOR);</span>
<span class="lineNum">    1437 </span><span class="lineNoCov">          0 :             m_formatter.immediate8s(imm);</span>
<span class="lineNum">    1438 </span>            :         } else {
<span class="lineNum">    1439 </span><span class="lineNoCov">          0 :             m_formatter.oneByteOp(OP_GROUP1_EvIz, offset, base, GROUP1_OP_XOR);</span>
<span class="lineNum">    1440 </span><span class="lineNoCov">          0 :             m_formatter.immediate16(imm);</span>
<span class="lineNum">    1441 </span>            :         }
<a name="1442"><span class="lineNum">    1442 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    1443 </span>            : 
<span class="lineNum">    1444 </span><span class="lineNoCov">          0 :     void xorl_im(int32_t imm, int32_t offset, RegisterID base, RegisterID index, int scale)</span>
<span class="lineNum">    1445 </span>            :     {
<span class="lineNum">    1446 </span><span class="lineNoCov">          0 :         spew(&quot;xorl       $%d, &quot; MEM_obs, imm, ADDR_obs(offset, base, index, scale));</span>
<span class="lineNum">    1447 </span><span class="lineNoCov">          0 :         if (CAN_SIGN_EXTEND_8_32(imm)) {</span>
<span class="lineNum">    1448 </span><span class="lineNoCov">          0 :             m_formatter.oneByteOp(OP_GROUP1_EvIb, offset, base, index, scale, GROUP1_OP_XOR);</span>
<span class="lineNum">    1449 </span><span class="lineNoCov">          0 :             m_formatter.immediate8s(imm);</span>
<span class="lineNum">    1450 </span>            :         } else {
<span class="lineNum">    1451 </span><span class="lineNoCov">          0 :             m_formatter.oneByteOp(OP_GROUP1_EvIz, offset, base, index, scale, GROUP1_OP_XOR);</span>
<span class="lineNum">    1452 </span><span class="lineNoCov">          0 :             m_formatter.immediate32(imm);</span>
<span class="lineNum">    1453 </span>            :         }
<a name="1454"><span class="lineNum">    1454 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    1455 </span>            : 
<span class="lineNum">    1456 </span><span class="lineNoCov">          0 :     void xorw_im(int32_t imm, int32_t offset, RegisterID base, RegisterID index, int scale)</span>
<span class="lineNum">    1457 </span>            :     {
<span class="lineNum">    1458 </span><span class="lineNoCov">          0 :         spew(&quot;xorw       $%d, &quot; MEM_obs, int16_t(imm), ADDR_obs(offset, base, index, scale));</span>
<span class="lineNum">    1459 </span><span class="lineNoCov">          0 :         m_formatter.prefix(PRE_OPERAND_SIZE);</span>
<span class="lineNum">    1460 </span><span class="lineNoCov">          0 :         if (CAN_SIGN_EXTEND_8_32(imm)) {</span>
<span class="lineNum">    1461 </span><span class="lineNoCov">          0 :             m_formatter.oneByteOp(OP_GROUP1_EvIb, offset, base, index, scale, GROUP1_OP_XOR);</span>
<span class="lineNum">    1462 </span><span class="lineNoCov">          0 :             m_formatter.immediate8s(imm);</span>
<span class="lineNum">    1463 </span>            :         } else {
<span class="lineNum">    1464 </span><span class="lineNoCov">          0 :             m_formatter.oneByteOp(OP_GROUP1_EvIz, offset, base, index, scale, GROUP1_OP_XOR);</span>
<span class="lineNum">    1465 </span><span class="lineNoCov">          0 :             m_formatter.immediate16(imm);</span>
<span class="lineNum">    1466 </span>            :         }
<a name="1467"><span class="lineNum">    1467 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    1468 </span>            : 
<span class="lineNum">    1469 </span><span class="lineCov">         37 :     void xorl_ir(int32_t imm, RegisterID dst)</span>
<span class="lineNum">    1470 </span>            :     {
<span class="lineNum">    1471 </span><span class="lineCov">         37 :         spew(&quot;xorl       $%d, %s&quot;, imm, GPReg32Name(dst));</span>
<span class="lineNum">    1472 </span><span class="lineCov">         37 :         if (CAN_SIGN_EXTEND_8_32(imm)) {</span>
<span class="lineNum">    1473 </span><span class="lineCov">         37 :             m_formatter.oneByteOp(OP_GROUP1_EvIb, dst, GROUP1_OP_XOR);</span>
<span class="lineNum">    1474 </span><span class="lineCov">         37 :             m_formatter.immediate8s(imm);</span>
<span class="lineNum">    1475 </span>            :         } else {
<span class="lineNum">    1476 </span><span class="lineNoCov">          0 :             if (dst == rax)</span>
<span class="lineNum">    1477 </span><span class="lineNoCov">          0 :                 m_formatter.oneByteOp(OP_XOR_EAXIv);</span>
<span class="lineNum">    1478 </span>            :             else
<span class="lineNum">    1479 </span><span class="lineNoCov">          0 :                 m_formatter.oneByteOp(OP_GROUP1_EvIz, dst, GROUP1_OP_XOR);</span>
<span class="lineNum">    1480 </span><span class="lineNoCov">          0 :             m_formatter.immediate32(imm);</span>
<span class="lineNum">    1481 </span>            :         }
<a name="1482"><span class="lineNum">    1482 </span><span class="lineCov">         37 :     }</span></a>
<span class="lineNum">    1483 </span>            : 
<span class="lineNum">    1484 </span><span class="lineNoCov">          0 :     void xorw_ir(int32_t imm, RegisterID dst)</span>
<span class="lineNum">    1485 </span>            :     {
<span class="lineNum">    1486 </span><span class="lineNoCov">          0 :         spew(&quot;xorw       $%d, %s&quot;, int16_t(imm), GPReg16Name(dst));</span>
<span class="lineNum">    1487 </span><span class="lineNoCov">          0 :         m_formatter.prefix(PRE_OPERAND_SIZE);</span>
<span class="lineNum">    1488 </span><span class="lineNoCov">          0 :         if (CAN_SIGN_EXTEND_8_32(imm)) {</span>
<span class="lineNum">    1489 </span><span class="lineNoCov">          0 :             m_formatter.oneByteOp(OP_GROUP1_EvIb, dst, GROUP1_OP_XOR);</span>
<span class="lineNum">    1490 </span><span class="lineNoCov">          0 :             m_formatter.immediate8s(imm);</span>
<span class="lineNum">    1491 </span>            :         } else {
<span class="lineNum">    1492 </span><span class="lineNoCov">          0 :             if (dst == rax)</span>
<span class="lineNum">    1493 </span><span class="lineNoCov">          0 :                 m_formatter.oneByteOp(OP_XOR_EAXIv);</span>
<span class="lineNum">    1494 </span>            :             else
<span class="lineNum">    1495 </span><span class="lineNoCov">          0 :                 m_formatter.oneByteOp(OP_GROUP1_EvIz, dst, GROUP1_OP_XOR);</span>
<span class="lineNum">    1496 </span><span class="lineNoCov">          0 :             m_formatter.immediate16(imm);</span>
<span class="lineNum">    1497 </span>            :         }
<a name="1498"><span class="lineNum">    1498 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    1499 </span>            : 
<span class="lineNum">    1500 </span><span class="lineNoCov">          0 :     void sarl_ir(int32_t imm, RegisterID dst)</span>
<span class="lineNum">    1501 </span>            :     {
<span class="lineNum">    1502 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(imm &lt; 32);</span>
<span class="lineNum">    1503 </span><span class="lineNoCov">          0 :         spew(&quot;sarl       $%d, %s&quot;, imm, GPReg32Name(dst));</span>
<span class="lineNum">    1504 </span><span class="lineNoCov">          0 :         if (imm == 1)</span>
<span class="lineNum">    1505 </span><span class="lineNoCov">          0 :             m_formatter.oneByteOp(OP_GROUP2_Ev1, dst, GROUP2_OP_SAR);</span>
<span class="lineNum">    1506 </span>            :         else {
<span class="lineNum">    1507 </span><span class="lineNoCov">          0 :             m_formatter.oneByteOp(OP_GROUP2_EvIb, dst, GROUP2_OP_SAR);</span>
<span class="lineNum">    1508 </span><span class="lineNoCov">          0 :             m_formatter.immediate8u(imm);</span>
<span class="lineNum">    1509 </span>            :         }
<a name="1510"><span class="lineNum">    1510 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    1511 </span>            : 
<span class="lineNum">    1512 </span><span class="lineNoCov">          0 :     void sarl_CLr(RegisterID dst)</span>
<span class="lineNum">    1513 </span>            :     {
<span class="lineNum">    1514 </span><span class="lineNoCov">          0 :         spew(&quot;sarl       %%cl, %s&quot;, GPReg32Name(dst));</span>
<span class="lineNum">    1515 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_GROUP2_EvCL, dst, GROUP2_OP_SAR);</span>
<a name="1516"><span class="lineNum">    1516 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    1517 </span>            : 
<span class="lineNum">    1518 </span><span class="lineCov">          2 :     void shrl_ir(int32_t imm, RegisterID dst)</span>
<span class="lineNum">    1519 </span>            :     {
<span class="lineNum">    1520 </span><span class="lineCov">          2 :         MOZ_ASSERT(imm &lt; 32);</span>
<span class="lineNum">    1521 </span><span class="lineCov">          2 :         spew(&quot;shrl       $%d, %s&quot;, imm, GPReg32Name(dst));</span>
<span class="lineNum">    1522 </span><span class="lineCov">          2 :         if (imm == 1)</span>
<span class="lineNum">    1523 </span><span class="lineNoCov">          0 :             m_formatter.oneByteOp(OP_GROUP2_Ev1, dst, GROUP2_OP_SHR);</span>
<span class="lineNum">    1524 </span>            :         else {
<span class="lineNum">    1525 </span><span class="lineCov">          2 :             m_formatter.oneByteOp(OP_GROUP2_EvIb, dst, GROUP2_OP_SHR);</span>
<span class="lineNum">    1526 </span><span class="lineCov">          2 :             m_formatter.immediate8u(imm);</span>
<span class="lineNum">    1527 </span>            :         }
<a name="1528"><span class="lineNum">    1528 </span><span class="lineCov">          2 :     }</span></a>
<span class="lineNum">    1529 </span>            : 
<span class="lineNum">    1530 </span><span class="lineNoCov">          0 :     void shrl_CLr(RegisterID dst)</span>
<span class="lineNum">    1531 </span>            :     {
<span class="lineNum">    1532 </span><span class="lineNoCov">          0 :         spew(&quot;shrl       %%cl, %s&quot;, GPReg32Name(dst));</span>
<span class="lineNum">    1533 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_GROUP2_EvCL, dst, GROUP2_OP_SHR);</span>
<span class="lineNum">    1534 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1535 </span>            : 
<span class="lineNum">    1536 </span>            :     void shrdl_CLr(RegisterID src, RegisterID dst)
<span class="lineNum">    1537 </span>            :     {
<span class="lineNum">    1538 </span>            :         spew(&quot;shrdl      %%cl, %s, %s&quot;, GPReg32Name(src), GPReg32Name(dst));
<span class="lineNum">    1539 </span>            :         m_formatter.twoByteOp(OP2_SHRD_GvEv, dst, src);
<span class="lineNum">    1540 </span>            :     }
<span class="lineNum">    1541 </span>            : 
<span class="lineNum">    1542 </span>            :     void shldl_CLr(RegisterID src, RegisterID dst)
<span class="lineNum">    1543 </span>            :     {
<span class="lineNum">    1544 </span>            :         spew(&quot;shldl      %%cl, %s, %s&quot;, GPReg32Name(src), GPReg32Name(dst));
<span class="lineNum">    1545 </span>            :         m_formatter.twoByteOp(OP2_SHLD_GvEv, dst, src);
<a name="1546"><span class="lineNum">    1546 </span>            :     }</a>
<span class="lineNum">    1547 </span>            : 
<span class="lineNum">    1548 </span><span class="lineCov">         12 :     void shll_ir(int32_t imm, RegisterID dst)</span>
<span class="lineNum">    1549 </span>            :     {
<span class="lineNum">    1550 </span><span class="lineCov">         12 :         MOZ_ASSERT(imm &lt; 32);</span>
<span class="lineNum">    1551 </span><span class="lineCov">         12 :         spew(&quot;shll       $%d, %s&quot;, imm, GPReg32Name(dst));</span>
<span class="lineNum">    1552 </span><span class="lineCov">         12 :         if (imm == 1)</span>
<span class="lineNum">    1553 </span><span class="lineNoCov">          0 :             m_formatter.oneByteOp(OP_GROUP2_Ev1, dst, GROUP2_OP_SHL);</span>
<span class="lineNum">    1554 </span>            :         else {
<span class="lineNum">    1555 </span><span class="lineCov">         12 :             m_formatter.oneByteOp(OP_GROUP2_EvIb, dst, GROUP2_OP_SHL);</span>
<span class="lineNum">    1556 </span><span class="lineCov">         12 :             m_formatter.immediate8u(imm);</span>
<span class="lineNum">    1557 </span>            :         }
<a name="1558"><span class="lineNum">    1558 </span><span class="lineCov">         12 :     }</span></a>
<span class="lineNum">    1559 </span>            : 
<span class="lineNum">    1560 </span><span class="lineNoCov">          0 :     void shll_CLr(RegisterID dst)</span>
<span class="lineNum">    1561 </span>            :     {
<span class="lineNum">    1562 </span><span class="lineNoCov">          0 :         spew(&quot;shll       %%cl, %s&quot;, GPReg32Name(dst));</span>
<span class="lineNum">    1563 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_GROUP2_EvCL, dst, GROUP2_OP_SHL);</span>
<a name="1564"><span class="lineNum">    1564 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    1565 </span>            : 
<span class="lineNum">    1566 </span><span class="lineNoCov">          0 :     void roll_ir(int32_t imm, RegisterID dst)</span>
<span class="lineNum">    1567 </span>            :     {
<span class="lineNum">    1568 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(imm &lt; 32);</span>
<span class="lineNum">    1569 </span><span class="lineNoCov">          0 :         spew(&quot;roll       $%d, %s&quot;, imm, GPReg32Name(dst));</span>
<span class="lineNum">    1570 </span><span class="lineNoCov">          0 :         if (imm == 1)</span>
<span class="lineNum">    1571 </span><span class="lineNoCov">          0 :             m_formatter.oneByteOp(OP_GROUP2_Ev1, dst, GROUP2_OP_ROL);</span>
<span class="lineNum">    1572 </span>            :         else {
<span class="lineNum">    1573 </span><span class="lineNoCov">          0 :             m_formatter.oneByteOp(OP_GROUP2_EvIb, dst, GROUP2_OP_ROL);</span>
<span class="lineNum">    1574 </span><span class="lineNoCov">          0 :             m_formatter.immediate8u(imm);</span>
<a name="1575"><span class="lineNum">    1575 </span>            :         }</a>
<span class="lineNum">    1576 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1577 </span><span class="lineNoCov">          0 :     void roll_CLr(RegisterID dst)</span>
<span class="lineNum">    1578 </span>            :     {
<span class="lineNum">    1579 </span><span class="lineNoCov">          0 :         spew(&quot;roll       %%cl, %s&quot;, GPReg32Name(dst));</span>
<span class="lineNum">    1580 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_GROUP2_EvCL, dst, GROUP2_OP_ROL);</span>
<a name="1581"><span class="lineNum">    1581 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    1582 </span>            : 
<span class="lineNum">    1583 </span><span class="lineNoCov">          0 :     void rorl_ir(int32_t imm, RegisterID dst)</span>
<span class="lineNum">    1584 </span>            :     {
<span class="lineNum">    1585 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(imm &lt; 32);</span>
<span class="lineNum">    1586 </span><span class="lineNoCov">          0 :         spew(&quot;rorl       $%d, %s&quot;, imm, GPReg32Name(dst));</span>
<span class="lineNum">    1587 </span><span class="lineNoCov">          0 :         if (imm == 1)</span>
<span class="lineNum">    1588 </span><span class="lineNoCov">          0 :             m_formatter.oneByteOp(OP_GROUP2_Ev1, dst, GROUP2_OP_ROR);</span>
<span class="lineNum">    1589 </span>            :         else {
<span class="lineNum">    1590 </span><span class="lineNoCov">          0 :             m_formatter.oneByteOp(OP_GROUP2_EvIb, dst, GROUP2_OP_ROR);</span>
<span class="lineNum">    1591 </span><span class="lineNoCov">          0 :             m_formatter.immediate8u(imm);</span>
<a name="1592"><span class="lineNum">    1592 </span>            :         }</a>
<span class="lineNum">    1593 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1594 </span><span class="lineNoCov">          0 :     void rorl_CLr(RegisterID dst)</span>
<span class="lineNum">    1595 </span>            :     {
<span class="lineNum">    1596 </span><span class="lineNoCov">          0 :         spew(&quot;rorl       %%cl, %s&quot;, GPReg32Name(dst));</span>
<span class="lineNum">    1597 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_GROUP2_EvCL, dst, GROUP2_OP_ROR);</span>
<a name="1598"><span class="lineNum">    1598 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    1599 </span>            : 
<span class="lineNum">    1600 </span><span class="lineNoCov">          0 :     void bsrl_rr(RegisterID src, RegisterID dst)</span>
<span class="lineNum">    1601 </span>            :     {
<span class="lineNum">    1602 </span><span class="lineNoCov">          0 :         spew(&quot;bsrl       %s, %s&quot;, GPReg32Name(src), GPReg32Name(dst));</span>
<span class="lineNum">    1603 </span><span class="lineNoCov">          0 :         m_formatter.twoByteOp(OP2_BSR_GvEv, src, dst);</span>
<a name="1604"><span class="lineNum">    1604 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    1605 </span>            : 
<span class="lineNum">    1606 </span><span class="lineNoCov">          0 :     void bsfl_rr(RegisterID src, RegisterID dst)</span>
<span class="lineNum">    1607 </span>            :     {
<span class="lineNum">    1608 </span><span class="lineNoCov">          0 :         spew(&quot;bsfl       %s, %s&quot;, GPReg32Name(src), GPReg32Name(dst));</span>
<span class="lineNum">    1609 </span><span class="lineNoCov">          0 :         m_formatter.twoByteOp(OP2_BSF_GvEv, src, dst);</span>
<a name="1610"><span class="lineNum">    1610 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    1611 </span>            : 
<span class="lineNum">    1612 </span><span class="lineNoCov">          0 :     void popcntl_rr(RegisterID src, RegisterID dst)</span>
<span class="lineNum">    1613 </span>            :     {
<span class="lineNum">    1614 </span><span class="lineNoCov">          0 :         spew(&quot;popcntl    %s, %s&quot;, GPReg32Name(src), GPReg32Name(dst));</span>
<span class="lineNum">    1615 </span><span class="lineNoCov">          0 :         m_formatter.legacySSEPrefix(VEX_SS);</span>
<span class="lineNum">    1616 </span><span class="lineNoCov">          0 :         m_formatter.twoByteOp(OP2_POPCNT_GvEv, src, dst);</span>
<a name="1617"><span class="lineNum">    1617 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    1618 </span>            : 
<span class="lineNum">    1619 </span><span class="lineNoCov">          0 :     void imull_rr(RegisterID src, RegisterID dst)</span>
<span class="lineNum">    1620 </span>            :     {
<span class="lineNum">    1621 </span><span class="lineNoCov">          0 :         spew(&quot;imull      %s, %s&quot;, GPReg32Name(src), GPReg32Name(dst));</span>
<span class="lineNum">    1622 </span><span class="lineNoCov">          0 :         m_formatter.twoByteOp(OP2_IMUL_GvEv, src, dst);</span>
<a name="1623"><span class="lineNum">    1623 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    1624 </span>            : 
<span class="lineNum">    1625 </span><span class="lineNoCov">          0 :     void imull_r(RegisterID multiplier)</span>
<span class="lineNum">    1626 </span>            :     {
<span class="lineNum">    1627 </span><span class="lineNoCov">          0 :         spew(&quot;imull      %s&quot;, GPReg32Name(multiplier));</span>
<span class="lineNum">    1628 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_GROUP3_Ev, multiplier, GROUP3_OP_IMUL);</span>
<a name="1629"><span class="lineNum">    1629 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    1630 </span>            : 
<span class="lineNum">    1631 </span><span class="lineNoCov">          0 :     void imull_mr(int32_t offset, RegisterID base, RegisterID dst)</span>
<span class="lineNum">    1632 </span>            :     {
<span class="lineNum">    1633 </span><span class="lineNoCov">          0 :         spew(&quot;imull      &quot; MEM_ob &quot;, %s&quot;, ADDR_ob(offset, base), GPReg32Name(dst));</span>
<span class="lineNum">    1634 </span><span class="lineNoCov">          0 :         m_formatter.twoByteOp(OP2_IMUL_GvEv, offset, base, dst);</span>
<a name="1635"><span class="lineNum">    1635 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    1636 </span>            : 
<span class="lineNum">    1637 </span><span class="lineNoCov">          0 :     void imull_ir(int32_t value, RegisterID src, RegisterID dst)</span>
<span class="lineNum">    1638 </span>            :     {
<span class="lineNum">    1639 </span><span class="lineNoCov">          0 :         spew(&quot;imull      $%d, %s, %s&quot;, value, GPReg32Name(src), GPReg32Name(dst));</span>
<span class="lineNum">    1640 </span><span class="lineNoCov">          0 :         if (CAN_SIGN_EXTEND_8_32(value)) {</span>
<span class="lineNum">    1641 </span><span class="lineNoCov">          0 :             m_formatter.oneByteOp(OP_IMUL_GvEvIb, src, dst);</span>
<span class="lineNum">    1642 </span><span class="lineNoCov">          0 :             m_formatter.immediate8s(value);</span>
<span class="lineNum">    1643 </span>            :         } else {
<span class="lineNum">    1644 </span><span class="lineNoCov">          0 :             m_formatter.oneByteOp(OP_IMUL_GvEvIz, src, dst);</span>
<span class="lineNum">    1645 </span><span class="lineNoCov">          0 :             m_formatter.immediate32(value);</span>
<span class="lineNum">    1646 </span>            :         }
<a name="1647"><span class="lineNum">    1647 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    1648 </span>            : 
<span class="lineNum">    1649 </span><span class="lineNoCov">          0 :     void mull_r(RegisterID multiplier)</span>
<span class="lineNum">    1650 </span>            :     {
<span class="lineNum">    1651 </span><span class="lineNoCov">          0 :         spew(&quot;mull       %s&quot;, GPReg32Name(multiplier));</span>
<span class="lineNum">    1652 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_GROUP3_Ev, multiplier, GROUP3_OP_MUL);</span>
<a name="1653"><span class="lineNum">    1653 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    1654 </span>            : 
<span class="lineNum">    1655 </span><span class="lineNoCov">          0 :     void idivl_r(RegisterID divisor)</span>
<span class="lineNum">    1656 </span>            :     {
<span class="lineNum">    1657 </span><span class="lineNoCov">          0 :         spew(&quot;idivl      %s&quot;, GPReg32Name(divisor));</span>
<span class="lineNum">    1658 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_GROUP3_Ev, divisor, GROUP3_OP_IDIV);</span>
<a name="1659"><span class="lineNum">    1659 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    1660 </span>            : 
<span class="lineNum">    1661 </span><span class="lineNoCov">          0 :     void divl_r(RegisterID divisor)</span>
<span class="lineNum">    1662 </span>            :     {
<span class="lineNum">    1663 </span><span class="lineNoCov">          0 :         spew(&quot;div        %s&quot;, GPReg32Name(divisor));</span>
<span class="lineNum">    1664 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_GROUP3_Ev, divisor, GROUP3_OP_DIV);</span>
<a name="1665"><span class="lineNum">    1665 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    1666 </span>            : 
<span class="lineNum">    1667 </span><span class="lineNoCov">          0 :     void prefix_lock()</span>
<span class="lineNum">    1668 </span>            :     {
<span class="lineNum">    1669 </span><span class="lineNoCov">          0 :         spew(&quot;lock&quot;);</span>
<span class="lineNum">    1670 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(PRE_LOCK);</span>
<a name="1671"><span class="lineNum">    1671 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    1672 </span>            : 
<span class="lineNum">    1673 </span><span class="lineNoCov">          0 :     void prefix_16_for_32()</span>
<span class="lineNum">    1674 </span>            :     {
<span class="lineNum">    1675 </span><span class="lineNoCov">          0 :         m_formatter.prefix(PRE_OPERAND_SIZE);</span>
<span class="lineNum">    1676 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1677 </span>            : 
<span class="lineNum">    1678 </span>            :     void incl_m32(int32_t offset, RegisterID base)
<span class="lineNum">    1679 </span>            :     {
<span class="lineNum">    1680 </span>            :         spew(&quot;incl       &quot; MEM_ob, ADDR_ob(offset, base));
<span class="lineNum">    1681 </span>            :         m_formatter.oneByteOp(OP_GROUP5_Ev, offset, base, GROUP5_OP_INC);
<span class="lineNum">    1682 </span>            :     }
<span class="lineNum">    1683 </span>            : 
<span class="lineNum">    1684 </span>            :     void decl_m32(int32_t offset, RegisterID base)
<span class="lineNum">    1685 </span>            :     {
<span class="lineNum">    1686 </span>            :         spew(&quot;decl       &quot; MEM_ob, ADDR_ob(offset, base));
<span class="lineNum">    1687 </span>            :         m_formatter.oneByteOp(OP_GROUP5_Ev, offset, base, GROUP5_OP_DEC);
<span class="lineNum">    1688 </span>            :     }
<span class="lineNum">    1689 </span>            : 
<span class="lineNum">    1690 </span>            :     // Note that CMPXCHG performs comparison against REG = %al/%ax/%eax/%rax.
<span class="lineNum">    1691 </span>            :     // If %REG == [%base+offset], then %src -&gt; [%base+offset].
<span class="lineNum">    1692 </span>            :     // Otherwise, [%base+offset] -&gt; %REG.
<a name="1693"><span class="lineNum">    1693 </span>            :     // For the 8-bit operations src must also be an 8-bit register.</a>
<span class="lineNum">    1694 </span>            : 
<span class="lineNum">    1695 </span><span class="lineNoCov">          0 :     void cmpxchgb(RegisterID src, int32_t offset, RegisterID base)</span>
<span class="lineNum">    1696 </span>            :     {
<span class="lineNum">    1697 </span><span class="lineNoCov">          0 :         spew(&quot;cmpxchgb   %s, &quot; MEM_ob, GPReg8Name(src), ADDR_ob(offset, base));</span>
<a name="1698"><span class="lineNum">    1698 </span><span class="lineNoCov">          0 :         m_formatter.twoByteOp8(OP2_CMPXCHG_GvEb, offset, base, src);</span></a>
<span class="lineNum">    1699 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1700 </span><span class="lineNoCov">          0 :     void cmpxchgb(RegisterID src, int32_t offset, RegisterID base, RegisterID index, int scale)</span>
<span class="lineNum">    1701 </span>            :     {
<span class="lineNum">    1702 </span><span class="lineNoCov">          0 :         spew(&quot;cmpxchgb   %s, &quot; MEM_obs, GPReg8Name(src), ADDR_obs(offset, base, index, scale));</span>
<a name="1703"><span class="lineNum">    1703 </span><span class="lineNoCov">          0 :         m_formatter.twoByteOp8(OP2_CMPXCHG_GvEb, offset, base, index, scale, src);</span></a>
<span class="lineNum">    1704 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1705 </span><span class="lineNoCov">          0 :     void cmpxchgw(RegisterID src, int32_t offset, RegisterID base)</span>
<span class="lineNum">    1706 </span>            :     {
<span class="lineNum">    1707 </span><span class="lineNoCov">          0 :         spew(&quot;cmpxchgw   %s, &quot; MEM_ob, GPReg16Name(src), ADDR_ob(offset, base));</span>
<span class="lineNum">    1708 </span><span class="lineNoCov">          0 :         m_formatter.prefix(PRE_OPERAND_SIZE);</span>
<a name="1709"><span class="lineNum">    1709 </span><span class="lineNoCov">          0 :         m_formatter.twoByteOp(OP2_CMPXCHG_GvEw, offset, base, src);</span></a>
<span class="lineNum">    1710 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1711 </span><span class="lineNoCov">          0 :     void cmpxchgw(RegisterID src, int32_t offset, RegisterID base, RegisterID index, int scale)</span>
<span class="lineNum">    1712 </span>            :     {
<span class="lineNum">    1713 </span><span class="lineNoCov">          0 :         spew(&quot;cmpxchgw   %s, &quot; MEM_obs, GPReg16Name(src), ADDR_obs(offset, base, index, scale));</span>
<span class="lineNum">    1714 </span><span class="lineNoCov">          0 :         m_formatter.prefix(PRE_OPERAND_SIZE);</span>
<a name="1715"><span class="lineNum">    1715 </span><span class="lineNoCov">          0 :         m_formatter.twoByteOp(OP2_CMPXCHG_GvEw, offset, base, index, scale, src);</span></a>
<span class="lineNum">    1716 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1717 </span><span class="lineNoCov">          0 :     void cmpxchgl(RegisterID src, int32_t offset, RegisterID base)</span>
<span class="lineNum">    1718 </span>            :     {
<span class="lineNum">    1719 </span><span class="lineNoCov">          0 :         spew(&quot;cmpxchgl   %s, &quot; MEM_ob, GPReg32Name(src), ADDR_ob(offset, base));</span>
<a name="1720"><span class="lineNum">    1720 </span><span class="lineNoCov">          0 :         m_formatter.twoByteOp(OP2_CMPXCHG_GvEw, offset, base, src);</span></a>
<span class="lineNum">    1721 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1722 </span><span class="lineNoCov">          0 :     void cmpxchgl(RegisterID src, int32_t offset, RegisterID base, RegisterID index, int scale)</span>
<span class="lineNum">    1723 </span>            :     {
<span class="lineNum">    1724 </span><span class="lineNoCov">          0 :         spew(&quot;cmpxchgl   %s, &quot; MEM_obs, GPReg32Name(src), ADDR_obs(offset, base, index, scale));</span>
<span class="lineNum">    1725 </span><span class="lineNoCov">          0 :         m_formatter.twoByteOp(OP2_CMPXCHG_GvEw, offset, base, index, scale, src);</span>
<span class="lineNum">    1726 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1727 </span>            : 
<span class="lineNum">    1728 </span>            : 
<a name="1729"><span class="lineNum">    1729 </span>            :     // Comparisons:</a>
<span class="lineNum">    1730 </span>            : 
<span class="lineNum">    1731 </span><span class="lineCov">        226 :     void cmpl_rr(RegisterID rhs, RegisterID lhs)</span>
<span class="lineNum">    1732 </span>            :     {
<span class="lineNum">    1733 </span><span class="lineCov">        226 :         spew(&quot;cmpl       %s, %s&quot;, GPReg32Name(rhs), GPReg32Name(lhs));</span>
<span class="lineNum">    1734 </span><span class="lineCov">        226 :         m_formatter.oneByteOp(OP_CMP_GvEv, rhs, lhs);</span>
<a name="1735"><span class="lineNum">    1735 </span><span class="lineCov">        226 :     }</span></a>
<span class="lineNum">    1736 </span>            : 
<span class="lineNum">    1737 </span><span class="lineCov">        101 :     void cmpl_rm(RegisterID rhs, int32_t offset, RegisterID base)</span>
<span class="lineNum">    1738 </span>            :     {
<span class="lineNum">    1739 </span><span class="lineCov">        101 :         spew(&quot;cmpl       %s, &quot; MEM_ob, GPReg32Name(rhs), ADDR_ob(offset, base));</span>
<span class="lineNum">    1740 </span><span class="lineCov">        101 :         m_formatter.oneByteOp(OP_CMP_EvGv, offset, base, rhs);</span>
<a name="1741"><span class="lineNum">    1741 </span><span class="lineCov">        101 :     }</span></a>
<span class="lineNum">    1742 </span>            : 
<span class="lineNum">    1743 </span><span class="lineCov">          3 :     void cmpl_mr(int32_t offset, RegisterID base, RegisterID lhs)</span>
<span class="lineNum">    1744 </span>            :     {
<span class="lineNum">    1745 </span><span class="lineCov">          3 :         spew(&quot;cmpl       &quot; MEM_ob &quot;, %s&quot;, ADDR_ob(offset, base), GPReg32Name(lhs));</span>
<span class="lineNum">    1746 </span><span class="lineCov">          3 :         m_formatter.oneByteOp(OP_CMP_GvEv, offset, base, lhs);</span>
<a name="1747"><span class="lineNum">    1747 </span><span class="lineCov">          3 :     }</span></a>
<span class="lineNum">    1748 </span>            : 
<span class="lineNum">    1749 </span><span class="lineNoCov">          0 :     void cmpl_mr(const void* address, RegisterID lhs)</span>
<span class="lineNum">    1750 </span>            :     {
<span class="lineNum">    1751 </span><span class="lineNoCov">          0 :         spew(&quot;cmpl       %p, %s&quot;, address, GPReg32Name(lhs));</span>
<span class="lineNum">    1752 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_CMP_GvEv, address, lhs);</span>
<a name="1753"><span class="lineNum">    1753 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    1754 </span>            : 
<span class="lineNum">    1755 </span><span class="lineCov">       7659 :     void cmpl_ir(int32_t rhs, RegisterID lhs)</span>
<span class="lineNum">    1756 </span>            :     {
<span class="lineNum">    1757 </span><span class="lineCov">       7659 :         if (rhs == 0) {</span>
<span class="lineNum">    1758 </span><span class="lineCov">        267 :             testl_rr(lhs, lhs);</span>
<span class="lineNum">    1759 </span><span class="lineCov">        267 :             return;</span>
<span class="lineNum">    1760 </span>            :         }
<span class="lineNum">    1761 </span>            : 
<span class="lineNum">    1762 </span><span class="lineCov">       7392 :         spew(&quot;cmpl       $0x%x, %s&quot;, rhs, GPReg32Name(lhs));</span>
<span class="lineNum">    1763 </span><span class="lineCov">       7392 :         if (CAN_SIGN_EXTEND_8_32(rhs)) {</span>
<span class="lineNum">    1764 </span><span class="lineCov">        711 :             m_formatter.oneByteOp(OP_GROUP1_EvIb, lhs, GROUP1_OP_CMP);</span>
<span class="lineNum">    1765 </span><span class="lineCov">        711 :             m_formatter.immediate8s(rhs);</span>
<span class="lineNum">    1766 </span>            :         } else {
<span class="lineNum">    1767 </span><span class="lineCov">       6681 :             if (lhs == rax)</span>
<span class="lineNum">    1768 </span><span class="lineCov">        264 :                 m_formatter.oneByteOp(OP_CMP_EAXIv);</span>
<span class="lineNum">    1769 </span>            :             else
<span class="lineNum">    1770 </span><span class="lineCov">       6417 :                 m_formatter.oneByteOp(OP_GROUP1_EvIz, lhs, GROUP1_OP_CMP);</span>
<span class="lineNum">    1771 </span><span class="lineCov">       6681 :             m_formatter.immediate32(rhs);</span>
<span class="lineNum">    1772 </span>            :         }
<span class="lineNum">    1773 </span>            :     }
<span class="lineNum">    1774 </span>            : 
<span class="lineNum">    1775 </span>            :     void cmpl_i32r(int32_t rhs, RegisterID lhs)
<span class="lineNum">    1776 </span>            :     {
<span class="lineNum">    1777 </span>            :         spew(&quot;cmpl       $0x%04x, %s&quot;, rhs, GPReg32Name(lhs));
<span class="lineNum">    1778 </span>            :         if (lhs == rax)
<span class="lineNum">    1779 </span>            :             m_formatter.oneByteOp(OP_CMP_EAXIv);
<span class="lineNum">    1780 </span>            :         else
<span class="lineNum">    1781 </span>            :             m_formatter.oneByteOp(OP_GROUP1_EvIz, lhs, GROUP1_OP_CMP);
<span class="lineNum">    1782 </span>            :         m_formatter.immediate32(rhs);
<a name="1783"><span class="lineNum">    1783 </span>            :     }</a>
<span class="lineNum">    1784 </span>            : 
<span class="lineNum">    1785 </span><span class="lineCov">       1658 :     void cmpl_im(int32_t rhs, int32_t offset, RegisterID base)</span>
<span class="lineNum">    1786 </span>            :     {
<span class="lineNum">    1787 </span><span class="lineCov">       1658 :         spew(&quot;cmpl       $0x%x, &quot; MEM_ob, rhs, ADDR_ob(offset, base));</span>
<span class="lineNum">    1788 </span><span class="lineCov">       1658 :         if (CAN_SIGN_EXTEND_8_32(rhs)) {</span>
<span class="lineNum">    1789 </span><span class="lineCov">       1616 :             m_formatter.oneByteOp(OP_GROUP1_EvIb, offset, base, GROUP1_OP_CMP);</span>
<span class="lineNum">    1790 </span><span class="lineCov">       1616 :             m_formatter.immediate8s(rhs);</span>
<span class="lineNum">    1791 </span>            :         } else {
<span class="lineNum">    1792 </span><span class="lineCov">         42 :             m_formatter.oneByteOp(OP_GROUP1_EvIz, offset, base, GROUP1_OP_CMP);</span>
<span class="lineNum">    1793 </span><span class="lineCov">         42 :             m_formatter.immediate32(rhs);</span>
<span class="lineNum">    1794 </span>            :         }
<span class="lineNum">    1795 </span><span class="lineCov">       1658 :     }</span>
<span class="lineNum">    1796 </span>            : 
<span class="lineNum">    1797 </span>            :     void cmpb_im(int32_t rhs, int32_t offset, RegisterID base)
<span class="lineNum">    1798 </span>            :     {
<span class="lineNum">    1799 </span>            :         spew(&quot;cmpb       $0x%x, &quot; MEM_ob, rhs, ADDR_ob(offset, base));
<span class="lineNum">    1800 </span>            :         m_formatter.oneByteOp(OP_GROUP1_EbIb, offset, base, GROUP1_OP_CMP);
<span class="lineNum">    1801 </span>            :         m_formatter.immediate8(rhs);
<span class="lineNum">    1802 </span>            :     }
<span class="lineNum">    1803 </span>            : 
<span class="lineNum">    1804 </span>            :     void cmpb_im(int32_t rhs, int32_t offset, RegisterID base, RegisterID index, int scale)
<span class="lineNum">    1805 </span>            :     {
<span class="lineNum">    1806 </span>            :         spew(&quot;cmpb       $0x%x, &quot; MEM_obs, rhs, ADDR_obs(offset, base, index, scale));
<span class="lineNum">    1807 </span>            :         m_formatter.oneByteOp(OP_GROUP1_EbIb, offset, base, index, scale, GROUP1_OP_CMP);
<span class="lineNum">    1808 </span>            :         m_formatter.immediate8(rhs);
<a name="1809"><span class="lineNum">    1809 </span>            :     }</a>
<span class="lineNum">    1810 </span>            : 
<span class="lineNum">    1811 </span><span class="lineNoCov">          0 :     void cmpl_im(int32_t rhs, int32_t offset, RegisterID base, RegisterID index, int scale)</span>
<span class="lineNum">    1812 </span>            :     {
<span class="lineNum">    1813 </span><span class="lineNoCov">          0 :         spew(&quot;cmpl       $0x%x, &quot; MEM_o32b, rhs, ADDR_o32b(offset, base));</span>
<span class="lineNum">    1814 </span><span class="lineNoCov">          0 :         if (CAN_SIGN_EXTEND_8_32(rhs)) {</span>
<span class="lineNum">    1815 </span><span class="lineNoCov">          0 :             m_formatter.oneByteOp(OP_GROUP1_EvIb, offset, base, index, scale, GROUP1_OP_CMP);</span>
<span class="lineNum">    1816 </span><span class="lineNoCov">          0 :             m_formatter.immediate8s(rhs);</span>
<span class="lineNum">    1817 </span>            :         } else {
<span class="lineNum">    1818 </span><span class="lineNoCov">          0 :             m_formatter.oneByteOp(OP_GROUP1_EvIz, offset, base, index, scale, GROUP1_OP_CMP);</span>
<span class="lineNum">    1819 </span><span class="lineNoCov">          0 :             m_formatter.immediate32(rhs);</span>
<span class="lineNum">    1820 </span>            :         }
<span class="lineNum">    1821 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1822 </span>            : 
<span class="lineNum">    1823 </span>            :     MOZ_MUST_USE JmpSrc
<span class="lineNum">    1824 </span>            :     cmpl_im_disp32(int32_t rhs, int32_t offset, RegisterID base)
<span class="lineNum">    1825 </span>            :     {
<span class="lineNum">    1826 </span>            :         spew(&quot;cmpl       $0x%x, &quot; MEM_o32b, rhs, ADDR_o32b(offset, base));
<span class="lineNum">    1827 </span>            :         JmpSrc r;
<span class="lineNum">    1828 </span>            :         if (CAN_SIGN_EXTEND_8_32(rhs)) {
<span class="lineNum">    1829 </span>            :             m_formatter.oneByteOp_disp32(OP_GROUP1_EvIb, offset, base, GROUP1_OP_CMP);
<span class="lineNum">    1830 </span>            :             r = JmpSrc(m_formatter.size());
<span class="lineNum">    1831 </span>            :             m_formatter.immediate8s(rhs);
<span class="lineNum">    1832 </span>            :         } else {
<span class="lineNum">    1833 </span>            :             m_formatter.oneByteOp_disp32(OP_GROUP1_EvIz, offset, base, GROUP1_OP_CMP);
<span class="lineNum">    1834 </span>            :             r = JmpSrc(m_formatter.size());
<span class="lineNum">    1835 </span>            :             m_formatter.immediate32(rhs);
<span class="lineNum">    1836 </span>            :         }
<span class="lineNum">    1837 </span>            :         return r;
<span class="lineNum">    1838 </span>            :     }
<span class="lineNum">    1839 </span>            : 
<span class="lineNum">    1840 </span>            :     MOZ_MUST_USE JmpSrc
<span class="lineNum">    1841 </span>            :     cmpl_im_disp32(int32_t rhs, const void* addr)
<span class="lineNum">    1842 </span>            :     {
<span class="lineNum">    1843 </span>            :         spew(&quot;cmpl       $0x%x, %p&quot;, rhs, addr);
<span class="lineNum">    1844 </span>            :         JmpSrc r;
<span class="lineNum">    1845 </span>            :         if (CAN_SIGN_EXTEND_8_32(rhs)) {
<span class="lineNum">    1846 </span>            :             m_formatter.oneByteOp_disp32(OP_GROUP1_EvIb, addr, GROUP1_OP_CMP);
<span class="lineNum">    1847 </span>            :             r = JmpSrc(m_formatter.size());
<span class="lineNum">    1848 </span>            :             m_formatter.immediate8s(rhs);
<span class="lineNum">    1849 </span>            :         } else {
<span class="lineNum">    1850 </span>            :             m_formatter.oneByteOp_disp32(OP_GROUP1_EvIz, addr, GROUP1_OP_CMP);
<span class="lineNum">    1851 </span>            :             r = JmpSrc(m_formatter.size());
<span class="lineNum">    1852 </span>            :             m_formatter.immediate32(rhs);
<span class="lineNum">    1853 </span>            :         }
<span class="lineNum">    1854 </span>            :         return r;
<span class="lineNum">    1855 </span>            :     }
<span class="lineNum">    1856 </span>            : 
<span class="lineNum">    1857 </span>            :     void cmpl_i32m(int32_t rhs, int32_t offset, RegisterID base)
<span class="lineNum">    1858 </span>            :     {
<span class="lineNum">    1859 </span>            :         spew(&quot;cmpl       $0x%04x, &quot; MEM_ob, rhs, ADDR_ob(offset, base));
<span class="lineNum">    1860 </span>            :         m_formatter.oneByteOp(OP_GROUP1_EvIz, offset, base, GROUP1_OP_CMP);
<span class="lineNum">    1861 </span>            :         m_formatter.immediate32(rhs);
<span class="lineNum">    1862 </span>            :     }
<span class="lineNum">    1863 </span>            : 
<span class="lineNum">    1864 </span>            :     void cmpl_i32m(int32_t rhs, const void* addr)
<span class="lineNum">    1865 </span>            :     {
<span class="lineNum">    1866 </span>            :         spew(&quot;cmpl       $0x%04x, %p&quot;, rhs, addr);
<span class="lineNum">    1867 </span>            :         m_formatter.oneByteOp(OP_GROUP1_EvIz, addr, GROUP1_OP_CMP);
<span class="lineNum">    1868 </span>            :         m_formatter.immediate32(rhs);
<a name="1869"><span class="lineNum">    1869 </span>            :     }</a>
<span class="lineNum">    1870 </span>            : 
<span class="lineNum">    1871 </span><span class="lineNoCov">          0 :     void cmpl_rm(RegisterID rhs, const void* addr)</span>
<span class="lineNum">    1872 </span>            :     {
<span class="lineNum">    1873 </span><span class="lineNoCov">          0 :         spew(&quot;cmpl       %s, %p&quot;, GPReg32Name(rhs), addr);</span>
<span class="lineNum">    1874 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_CMP_EvGv, addr, rhs);</span>
<span class="lineNum">    1875 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1876 </span>            : 
<span class="lineNum">    1877 </span>            :     void cmpl_rm_disp32(RegisterID rhs, const void* addr)
<span class="lineNum">    1878 </span>            :     {
<span class="lineNum">    1879 </span>            :         spew(&quot;cmpl       %s, %p&quot;, GPReg32Name(rhs), addr);
<span class="lineNum">    1880 </span>            :         m_formatter.oneByteOp_disp32(OP_CMP_EvGv, addr, rhs);
<a name="1881"><span class="lineNum">    1881 </span>            :     }</a>
<span class="lineNum">    1882 </span>            : 
<span class="lineNum">    1883 </span><span class="lineNoCov">          0 :     void cmpl_im(int32_t rhs, const void* addr)</span>
<span class="lineNum">    1884 </span>            :     {
<span class="lineNum">    1885 </span><span class="lineNoCov">          0 :         spew(&quot;cmpl       $0x%x, %p&quot;, rhs, addr);</span>
<span class="lineNum">    1886 </span><span class="lineNoCov">          0 :         if (CAN_SIGN_EXTEND_8_32(rhs)) {</span>
<span class="lineNum">    1887 </span><span class="lineNoCov">          0 :             m_formatter.oneByteOp(OP_GROUP1_EvIb, addr, GROUP1_OP_CMP);</span>
<span class="lineNum">    1888 </span><span class="lineNoCov">          0 :             m_formatter.immediate8s(rhs);</span>
<span class="lineNum">    1889 </span>            :         } else {
<span class="lineNum">    1890 </span><span class="lineNoCov">          0 :             m_formatter.oneByteOp(OP_GROUP1_EvIz, addr, GROUP1_OP_CMP);</span>
<span class="lineNum">    1891 </span><span class="lineNoCov">          0 :             m_formatter.immediate32(rhs);</span>
<span class="lineNum">    1892 </span>            :         }
<span class="lineNum">    1893 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1894 </span>            : 
<span class="lineNum">    1895 </span>            :     void cmpw_rr(RegisterID rhs, RegisterID lhs)
<span class="lineNum">    1896 </span>            :     {
<span class="lineNum">    1897 </span>            :         spew(&quot;cmpw       %s, %s&quot;, GPReg16Name(rhs), GPReg16Name(lhs));
<span class="lineNum">    1898 </span>            :         m_formatter.prefix(PRE_OPERAND_SIZE);
<span class="lineNum">    1899 </span>            :         m_formatter.oneByteOp(OP_CMP_GvEv, rhs, lhs);
<span class="lineNum">    1900 </span>            :     }
<span class="lineNum">    1901 </span>            : 
<span class="lineNum">    1902 </span>            :     void cmpw_rm(RegisterID rhs, int32_t offset, RegisterID base, RegisterID index, int scale)
<span class="lineNum">    1903 </span>            :     {
<span class="lineNum">    1904 </span>            :         spew(&quot;cmpw       %s, &quot; MEM_obs, GPReg16Name(rhs), ADDR_obs(offset, base, index, scale));
<span class="lineNum">    1905 </span>            :         m_formatter.prefix(PRE_OPERAND_SIZE);
<span class="lineNum">    1906 </span>            :         m_formatter.oneByteOp(OP_CMP_EvGv, offset, base, index, scale, rhs);
<span class="lineNum">    1907 </span>            :     }
<span class="lineNum">    1908 </span>            : 
<span class="lineNum">    1909 </span>            :     void cmpw_im(int32_t imm, int32_t offset, RegisterID base, RegisterID index, int scale)
<span class="lineNum">    1910 </span>            :     {
<span class="lineNum">    1911 </span>            :         spew(&quot;cmpw       $%d, &quot; MEM_obs, imm, ADDR_obs(offset, base, index, scale));
<span class="lineNum">    1912 </span>            :         if (CAN_SIGN_EXTEND_8_32(imm)) {
<span class="lineNum">    1913 </span>            :             m_formatter.prefix(PRE_OPERAND_SIZE);
<span class="lineNum">    1914 </span>            :             m_formatter.oneByteOp(OP_GROUP1_EvIb, offset, base, index, scale, GROUP1_OP_CMP);
<span class="lineNum">    1915 </span>            :             m_formatter.immediate8s(imm);
<span class="lineNum">    1916 </span>            :         } else {
<span class="lineNum">    1917 </span>            :             m_formatter.prefix(PRE_OPERAND_SIZE);
<span class="lineNum">    1918 </span>            :             m_formatter.oneByteOp(OP_GROUP1_EvIz, offset, base, index, scale, GROUP1_OP_CMP);
<span class="lineNum">    1919 </span>            :             m_formatter.immediate16(imm);
<span class="lineNum">    1920 </span>            :         }
<a name="1921"><span class="lineNum">    1921 </span>            :     }</a>
<span class="lineNum">    1922 </span>            : 
<span class="lineNum">    1923 </span><span class="lineCov">       3515 :     void testl_rr(RegisterID rhs, RegisterID lhs)</span>
<span class="lineNum">    1924 </span>            :     {
<span class="lineNum">    1925 </span><span class="lineCov">       3515 :         spew(&quot;testl      %s, %s&quot;, GPReg32Name(rhs), GPReg32Name(lhs));</span>
<span class="lineNum">    1926 </span><span class="lineCov">       3515 :         m_formatter.oneByteOp(OP_TEST_EvGv, lhs, rhs);</span>
<a name="1927"><span class="lineNum">    1927 </span><span class="lineCov">       3515 :     }</span></a>
<span class="lineNum">    1928 </span>            : 
<span class="lineNum">    1929 </span><span class="lineCov">        796 :     void testb_rr(RegisterID rhs, RegisterID lhs)</span>
<span class="lineNum">    1930 </span>            :     {
<span class="lineNum">    1931 </span><span class="lineCov">        796 :         spew(&quot;testb      %s, %s&quot;, GPReg8Name(rhs), GPReg8Name(lhs));</span>
<span class="lineNum">    1932 </span><span class="lineCov">        796 :         m_formatter.oneByteOp(OP_TEST_EbGb, lhs, rhs);</span>
<a name="1933"><span class="lineNum">    1933 </span><span class="lineCov">        796 :     }</span></a>
<span class="lineNum">    1934 </span>            : 
<span class="lineNum">    1935 </span><span class="lineCov">      13589 :     void testl_ir(int32_t rhs, RegisterID lhs)</span>
<span class="lineNum">    1936 </span>            :     {
<span class="lineNum">    1937 </span>            :         // If the mask fits in an 8-bit immediate, we can use testb with an
<span class="lineNum">    1938 </span>            :         // 8-bit subreg.
<span class="lineNum">    1939 </span><span class="lineCov">      13589 :         if (CAN_ZERO_EXTEND_8_32(rhs) &amp;&amp; HasSubregL(lhs)) {</span>
<span class="lineNum">    1940 </span><span class="lineCov">      13577 :             testb_ir(rhs, lhs);</span>
<span class="lineNum">    1941 </span><span class="lineCov">      13577 :             return;</span>
<span class="lineNum">    1942 </span>            :         }
<span class="lineNum">    1943 </span>            :         // If the mask is a subset of 0xff00, we can use testb with an h reg, if
<span class="lineNum">    1944 </span>            :         // one happens to be available.
<span class="lineNum">    1945 </span><span class="lineCov">         12 :         if (CAN_ZERO_EXTEND_8H_32(rhs) &amp;&amp; HasSubregH(lhs)) {</span>
<span class="lineNum">    1946 </span><span class="lineNoCov">          0 :             testb_ir_norex(rhs &gt;&gt; 8, GetSubregH(lhs));</span>
<span class="lineNum">    1947 </span><span class="lineNoCov">          0 :             return;</span>
<span class="lineNum">    1948 </span>            :         }
<span class="lineNum">    1949 </span><span class="lineCov">         12 :         spew(&quot;testl      $0x%x, %s&quot;, rhs, GPReg32Name(lhs));</span>
<span class="lineNum">    1950 </span><span class="lineCov">         12 :         if (lhs == rax)</span>
<span class="lineNum">    1951 </span><span class="lineNoCov">          0 :             m_formatter.oneByteOp(OP_TEST_EAXIv);</span>
<span class="lineNum">    1952 </span>            :         else
<span class="lineNum">    1953 </span><span class="lineCov">         12 :             m_formatter.oneByteOp(OP_GROUP3_EvIz, lhs, GROUP3_OP_TEST);</span>
<span class="lineNum">    1954 </span><span class="lineCov">         12 :         m_formatter.immediate32(rhs);</span>
<a name="1955"><span class="lineNum">    1955 </span>            :     }</a>
<span class="lineNum">    1956 </span>            : 
<span class="lineNum">    1957 </span><span class="lineCov">       7960 :     void testl_i32m(int32_t rhs, int32_t offset, RegisterID base)</span>
<span class="lineNum">    1958 </span>            :     {
<span class="lineNum">    1959 </span><span class="lineCov">       7960 :         spew(&quot;testl      $0x%x, &quot; MEM_ob, rhs, ADDR_ob(offset, base));</span>
<span class="lineNum">    1960 </span><span class="lineCov">       7960 :         m_formatter.oneByteOp(OP_GROUP3_EvIz, offset, base, GROUP3_OP_TEST);</span>
<span class="lineNum">    1961 </span><span class="lineCov">       7960 :         m_formatter.immediate32(rhs);</span>
<a name="1962"><span class="lineNum">    1962 </span><span class="lineCov">       7960 :     }</span></a>
<span class="lineNum">    1963 </span>            : 
<span class="lineNum">    1964 </span><span class="lineNoCov">          0 :     void testl_i32m(int32_t rhs, const void* addr)</span>
<span class="lineNum">    1965 </span>            :     {
<span class="lineNum">    1966 </span><span class="lineNoCov">          0 :         spew(&quot;testl      $0x%x, %p&quot;, rhs, addr);</span>
<span class="lineNum">    1967 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_GROUP3_EvIz, addr, GROUP3_OP_TEST);</span>
<span class="lineNum">    1968 </span><span class="lineNoCov">          0 :         m_formatter.immediate32(rhs);</span>
<span class="lineNum">    1969 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    1970 </span>            : 
<span class="lineNum">    1971 </span>            :     void testb_im(int32_t rhs, int32_t offset, RegisterID base)
<span class="lineNum">    1972 </span>            :     {
<span class="lineNum">    1973 </span>            :         spew(&quot;testb      $0x%x, &quot; MEM_ob, rhs, ADDR_ob(offset, base));
<span class="lineNum">    1974 </span>            :         m_formatter.oneByteOp(OP_GROUP3_EbIb, offset, base, GROUP3_OP_TEST);
<span class="lineNum">    1975 </span>            :         m_formatter.immediate8(rhs);
<span class="lineNum">    1976 </span>            :     }
<span class="lineNum">    1977 </span>            : 
<span class="lineNum">    1978 </span>            :     void testb_im(int32_t rhs, int32_t offset, RegisterID base, RegisterID index, int scale)
<span class="lineNum">    1979 </span>            :     {
<span class="lineNum">    1980 </span>            :         spew(&quot;testb      $0x%x, &quot; MEM_obs, rhs, ADDR_obs(offset, base, index, scale));
<span class="lineNum">    1981 </span>            :         m_formatter.oneByteOp(OP_GROUP3_EbIb, offset, base, index, scale, GROUP3_OP_TEST);
<span class="lineNum">    1982 </span>            :         m_formatter.immediate8(rhs);
<span class="lineNum">    1983 </span>            :     }
<span class="lineNum">    1984 </span>            : 
<span class="lineNum">    1985 </span>            :     void testl_i32m(int32_t rhs, int32_t offset, RegisterID base, RegisterID index, int scale)
<span class="lineNum">    1986 </span>            :     {
<span class="lineNum">    1987 </span>            :         spew(&quot;testl      $0x%4x, &quot; MEM_obs, rhs, ADDR_obs(offset, base, index, scale));
<span class="lineNum">    1988 </span>            :         m_formatter.oneByteOp(OP_GROUP3_EvIz, offset, base, index, scale, GROUP3_OP_TEST);
<span class="lineNum">    1989 </span>            :         m_formatter.immediate32(rhs);
<span class="lineNum">    1990 </span>            :     }
<span class="lineNum">    1991 </span>            : 
<span class="lineNum">    1992 </span>            :     void testw_rr(RegisterID rhs, RegisterID lhs)
<span class="lineNum">    1993 </span>            :     {
<span class="lineNum">    1994 </span>            :         spew(&quot;testw      %s, %s&quot;, GPReg16Name(rhs), GPReg16Name(lhs));
<span class="lineNum">    1995 </span>            :         m_formatter.prefix(PRE_OPERAND_SIZE);
<span class="lineNum">    1996 </span>            :         m_formatter.oneByteOp(OP_TEST_EvGv, lhs, rhs);
<a name="1997"><span class="lineNum">    1997 </span>            :     }</a>
<span class="lineNum">    1998 </span>            : 
<span class="lineNum">    1999 </span><span class="lineCov">      13577 :     void testb_ir(int32_t rhs, RegisterID lhs)</span>
<span class="lineNum">    2000 </span>            :     {
<span class="lineNum">    2001 </span><span class="lineCov">      13577 :         spew(&quot;testb      $0x%x, %s&quot;, rhs, GPReg8Name(lhs));</span>
<span class="lineNum">    2002 </span><span class="lineCov">      13577 :         if (lhs == rax)</span>
<span class="lineNum">    2003 </span><span class="lineCov">        135 :             m_formatter.oneByteOp8(OP_TEST_EAXIb);</span>
<span class="lineNum">    2004 </span>            :         else
<span class="lineNum">    2005 </span><span class="lineCov">      13442 :             m_formatter.oneByteOp8(OP_GROUP3_EbIb, lhs, GROUP3_OP_TEST);</span>
<span class="lineNum">    2006 </span><span class="lineCov">      13577 :         m_formatter.immediate8(rhs);</span>
<span class="lineNum">    2007 </span><span class="lineCov">      13577 :     }</span>
<span class="lineNum">    2008 </span>            : 
<a name="2009"><span class="lineNum">    2009 </span>            :     // Like testb_ir, but never emits a REX prefix. This may be used to</a>
<span class="lineNum">    2010 </span>            :     // reference ah..bh.
<span class="lineNum">    2011 </span><span class="lineNoCov">          0 :     void testb_ir_norex(int32_t rhs, HRegisterID lhs)</span>
<span class="lineNum">    2012 </span>            :     {
<span class="lineNum">    2013 </span><span class="lineNoCov">          0 :         spew(&quot;testb      $0x%x, %s&quot;, rhs, HRegName8(lhs));</span>
<span class="lineNum">    2014 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp8_norex(OP_GROUP3_EbIb, lhs, GROUP3_OP_TEST);</span>
<span class="lineNum">    2015 </span><span class="lineNoCov">          0 :         m_formatter.immediate8(rhs);</span>
<a name="2016"><span class="lineNum">    2016 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    2017 </span>            : 
<span class="lineNum">    2018 </span><span class="lineCov">        186 :     void setCC_r(Condition cond, RegisterID lhs)</span>
<span class="lineNum">    2019 </span>            :     {
<span class="lineNum">    2020 </span><span class="lineCov">        186 :         spew(&quot;set%s      %s&quot;, CCName(cond), GPReg8Name(lhs));</span>
<span class="lineNum">    2021 </span><span class="lineCov">        186 :         m_formatter.twoByteOp8(setccOpcode(cond), lhs, (GroupOpcodeID)0);</span>
<span class="lineNum">    2022 </span><span class="lineCov">        186 :     }</span>
<span class="lineNum">    2023 </span>            : 
<span class="lineNum">    2024 </span>            :     void sete_r(RegisterID dst)
<span class="lineNum">    2025 </span>            :     {
<span class="lineNum">    2026 </span>            :         setCC_r(ConditionE, dst);
<span class="lineNum">    2027 </span>            :     }
<span class="lineNum">    2028 </span>            : 
<span class="lineNum">    2029 </span>            :     void setz_r(RegisterID dst)
<span class="lineNum">    2030 </span>            :     {
<span class="lineNum">    2031 </span>            :         sete_r(dst);
<span class="lineNum">    2032 </span>            :     }
<span class="lineNum">    2033 </span>            : 
<span class="lineNum">    2034 </span>            :     void setne_r(RegisterID dst)
<span class="lineNum">    2035 </span>            :     {
<span class="lineNum">    2036 </span>            :         setCC_r(ConditionNE, dst);
<span class="lineNum">    2037 </span>            :     }
<span class="lineNum">    2038 </span>            : 
<span class="lineNum">    2039 </span>            :     void setnz_r(RegisterID dst)
<span class="lineNum">    2040 </span>            :     {
<span class="lineNum">    2041 </span>            :         setne_r(dst);
<span class="lineNum">    2042 </span>            :     }
<span class="lineNum">    2043 </span>            : 
<a name="2044"><span class="lineNum">    2044 </span>            :     // Various move ops:</a>
<span class="lineNum">    2045 </span>            : 
<span class="lineNum">    2046 </span><span class="lineNoCov">          0 :     void cdq()</span>
<span class="lineNum">    2047 </span>            :     {
<span class="lineNum">    2048 </span><span class="lineNoCov">          0 :         spew(&quot;cdq        &quot;);</span>
<span class="lineNum">    2049 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_CDQ);</span>
<a name="2050"><span class="lineNum">    2050 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    2051 </span>            : 
<span class="lineNum">    2052 </span><span class="lineNoCov">          0 :     void xchgb_rm(RegisterID src, int32_t offset, RegisterID base)</span>
<span class="lineNum">    2053 </span>            :     {
<span class="lineNum">    2054 </span><span class="lineNoCov">          0 :         spew(&quot;xchgb      %s, &quot; MEM_ob, GPReg8Name(src), ADDR_ob(offset, base));</span>
<a name="2055"><span class="lineNum">    2055 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp8(OP_XCHG_GbEb, offset, base, src);</span></a>
<span class="lineNum">    2056 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2057 </span><span class="lineNoCov">          0 :     void xchgb_rm(RegisterID src, int32_t offset, RegisterID base, RegisterID index, int scale)</span>
<span class="lineNum">    2058 </span>            :     {
<span class="lineNum">    2059 </span><span class="lineNoCov">          0 :         spew(&quot;xchgb      %s, &quot; MEM_obs, GPReg8Name(src), ADDR_obs(offset, base, index, scale));</span>
<span class="lineNum">    2060 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp8(OP_XCHG_GbEb, offset, base, index, scale, src);</span>
<a name="2061"><span class="lineNum">    2061 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    2062 </span>            : 
<span class="lineNum">    2063 </span><span class="lineNoCov">          0 :     void xchgw_rm(RegisterID src, int32_t offset, RegisterID base)</span>
<span class="lineNum">    2064 </span>            :     {
<span class="lineNum">    2065 </span><span class="lineNoCov">          0 :         spew(&quot;xchgw      %s, &quot; MEM_ob, GPReg16Name(src), ADDR_ob(offset, base));</span>
<span class="lineNum">    2066 </span><span class="lineNoCov">          0 :         m_formatter.prefix(PRE_OPERAND_SIZE);</span>
<a name="2067"><span class="lineNum">    2067 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_XCHG_GvEv, offset, base, src);</span></a>
<span class="lineNum">    2068 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2069 </span><span class="lineNoCov">          0 :     void xchgw_rm(RegisterID src, int32_t offset, RegisterID base, RegisterID index, int scale)</span>
<span class="lineNum">    2070 </span>            :     {
<span class="lineNum">    2071 </span><span class="lineNoCov">          0 :         spew(&quot;xchgw      %s, &quot; MEM_obs, GPReg16Name(src), ADDR_obs(offset, base, index, scale));</span>
<span class="lineNum">    2072 </span><span class="lineNoCov">          0 :         m_formatter.prefix(PRE_OPERAND_SIZE);</span>
<span class="lineNum">    2073 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_XCHG_GvEv, offset, base, index, scale, src);</span>
<span class="lineNum">    2074 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2075 </span>            : 
<span class="lineNum">    2076 </span>            :     void xchgl_rr(RegisterID src, RegisterID dst)
<span class="lineNum">    2077 </span>            :     {
<span class="lineNum">    2078 </span>            :         spew(&quot;xchgl      %s, %s&quot;, GPReg32Name(src), GPReg32Name(dst));
<a name="2079"><span class="lineNum">    2079 </span>            :         m_formatter.oneByteOp(OP_XCHG_GvEv, src, dst);</a>
<span class="lineNum">    2080 </span>            :     }
<span class="lineNum">    2081 </span><span class="lineNoCov">          0 :     void xchgl_rm(RegisterID src, int32_t offset, RegisterID base)</span>
<span class="lineNum">    2082 </span>            :     {
<span class="lineNum">    2083 </span><span class="lineNoCov">          0 :         spew(&quot;xchgl      %s, &quot; MEM_ob, GPReg32Name(src), ADDR_ob(offset, base));</span>
<a name="2084"><span class="lineNum">    2084 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_XCHG_GvEv, offset, base, src);</span></a>
<span class="lineNum">    2085 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2086 </span><span class="lineNoCov">          0 :     void xchgl_rm(RegisterID src, int32_t offset, RegisterID base, RegisterID index, int scale)</span>
<span class="lineNum">    2087 </span>            :     {
<span class="lineNum">    2088 </span><span class="lineNoCov">          0 :         spew(&quot;xchgl      %s, &quot; MEM_obs, GPReg32Name(src), ADDR_obs(offset, base, index, scale));</span>
<span class="lineNum">    2089 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_XCHG_GvEv, offset, base, index, scale, src);</span>
<a name="2090"><span class="lineNum">    2090 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    2091 </span>            : 
<span class="lineNum">    2092 </span><span class="lineNoCov">          0 :     void cmovz_rr(RegisterID src, RegisterID dst)</span>
<span class="lineNum">    2093 </span>            :     {
<span class="lineNum">    2094 </span><span class="lineNoCov">          0 :         spew(&quot;cmovz     %s, %s&quot;, GPReg16Name(src), GPReg32Name(dst));</span>
<a name="2095"><span class="lineNum">    2095 </span><span class="lineNoCov">          0 :         m_formatter.twoByteOp(OP2_CMOVZ_GvEv, src, dst);</span></a>
<span class="lineNum">    2096 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2097 </span><span class="lineNoCov">          0 :     void cmovz_mr(int32_t offset, RegisterID base, RegisterID dst)</span>
<span class="lineNum">    2098 </span>            :     {
<span class="lineNum">    2099 </span><span class="lineNoCov">          0 :         spew(&quot;cmovz     &quot; MEM_ob &quot;, %s&quot;, ADDR_ob(offset, base), GPReg32Name(dst));</span>
<a name="2100"><span class="lineNum">    2100 </span><span class="lineNoCov">          0 :         m_formatter.twoByteOp(OP2_CMOVZ_GvEv, offset, base, dst);</span></a>
<span class="lineNum">    2101 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2102 </span><span class="lineNoCov">          0 :     void cmovz_mr(int32_t offset, RegisterID base, RegisterID index, int scale, RegisterID dst)</span>
<span class="lineNum">    2103 </span>            :     {
<span class="lineNum">    2104 </span><span class="lineNoCov">          0 :         spew(&quot;cmovz     &quot; MEM_obs &quot;, %s&quot;, ADDR_obs(offset, base, index, scale), GPReg32Name(dst));</span>
<span class="lineNum">    2105 </span><span class="lineNoCov">          0 :         m_formatter.twoByteOp(OP2_CMOVZ_GvEv, offset, base, index, scale, dst);</span>
<a name="2106"><span class="lineNum">    2106 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    2107 </span>            : 
<span class="lineNum">    2108 </span><span class="lineCov">        420 :     void movl_rr(RegisterID src, RegisterID dst)</span>
<span class="lineNum">    2109 </span>            :     {
<span class="lineNum">    2110 </span><span class="lineCov">        420 :         spew(&quot;movl       %s, %s&quot;, GPReg32Name(src), GPReg32Name(dst));</span>
<span class="lineNum">    2111 </span><span class="lineCov">        420 :         m_formatter.oneByteOp(OP_MOV_GvEv, src, dst);</span>
<a name="2112"><span class="lineNum">    2112 </span><span class="lineCov">        420 :     }</span></a>
<span class="lineNum">    2113 </span>            : 
<span class="lineNum">    2114 </span><span class="lineCov">         36 :     void movw_rm(RegisterID src, int32_t offset, RegisterID base)</span>
<span class="lineNum">    2115 </span>            :     {
<span class="lineNum">    2116 </span><span class="lineCov">         36 :         spew(&quot;movw       %s, &quot; MEM_ob, GPReg16Name(src), ADDR_ob(offset, base));</span>
<span class="lineNum">    2117 </span><span class="lineCov">         36 :         m_formatter.prefix(PRE_OPERAND_SIZE);</span>
<span class="lineNum">    2118 </span><span class="lineCov">         36 :         m_formatter.oneByteOp(OP_MOV_EvGv, offset, base, src);</span>
<span class="lineNum">    2119 </span><span class="lineCov">         36 :     }</span>
<span class="lineNum">    2120 </span>            : 
<span class="lineNum">    2121 </span>            :     void movw_rm_disp32(RegisterID src, int32_t offset, RegisterID base)
<span class="lineNum">    2122 </span>            :     {
<span class="lineNum">    2123 </span>            :         spew(&quot;movw       %s, &quot; MEM_o32b, GPReg16Name(src), ADDR_o32b(offset, base));
<span class="lineNum">    2124 </span>            :         m_formatter.prefix(PRE_OPERAND_SIZE);
<span class="lineNum">    2125 </span>            :         m_formatter.oneByteOp_disp32(OP_MOV_EvGv, offset, base, src);
<a name="2126"><span class="lineNum">    2126 </span>            :     }</a>
<span class="lineNum">    2127 </span>            : 
<span class="lineNum">    2128 </span><span class="lineNoCov">          0 :     void movw_rm(RegisterID src, int32_t offset, RegisterID base, RegisterID index, int scale)</span>
<span class="lineNum">    2129 </span>            :     {
<span class="lineNum">    2130 </span><span class="lineNoCov">          0 :         spew(&quot;movw       %s, &quot; MEM_obs, GPReg16Name(src), ADDR_obs(offset, base, index, scale));</span>
<span class="lineNum">    2131 </span><span class="lineNoCov">          0 :         m_formatter.prefix(PRE_OPERAND_SIZE);</span>
<span class="lineNum">    2132 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_MOV_EvGv, offset, base, index, scale, src);</span>
<span class="lineNum">    2133 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2134 </span>            : 
<span class="lineNum">    2135 </span>            :     void movw_rm(RegisterID src, const void* addr)
<span class="lineNum">    2136 </span>            :     {
<span class="lineNum">    2137 </span>            :         spew(&quot;movw       %s, %p&quot;, GPReg16Name(src), addr);
<span class="lineNum">    2138 </span>            :         m_formatter.prefix(PRE_OPERAND_SIZE);
<span class="lineNum">    2139 </span>            :         m_formatter.oneByteOp_disp32(OP_MOV_EvGv, addr, src);
<a name="2140"><span class="lineNum">    2140 </span>            :     }</a>
<span class="lineNum">    2141 </span>            : 
<span class="lineNum">    2142 </span><span class="lineCov">       2598 :     void movl_rm(RegisterID src, int32_t offset, RegisterID base)</span>
<span class="lineNum">    2143 </span>            :     {
<span class="lineNum">    2144 </span><span class="lineCov">       2598 :         spew(&quot;movl       %s, &quot; MEM_ob, GPReg32Name(src), ADDR_ob(offset, base));</span>
<span class="lineNum">    2145 </span><span class="lineCov">       2598 :         m_formatter.oneByteOp(OP_MOV_EvGv, offset, base, src);</span>
<span class="lineNum">    2146 </span><span class="lineCov">       2598 :     }</span>
<span class="lineNum">    2147 </span>            : 
<span class="lineNum">    2148 </span>            :     void movl_rm_disp32(RegisterID src, int32_t offset, RegisterID base)
<span class="lineNum">    2149 </span>            :     {
<span class="lineNum">    2150 </span>            :         spew(&quot;movl       %s, &quot; MEM_o32b, GPReg32Name(src), ADDR_o32b(offset, base));
<span class="lineNum">    2151 </span>            :         m_formatter.oneByteOp_disp32(OP_MOV_EvGv, offset, base, src);
<a name="2152"><span class="lineNum">    2152 </span>            :     }</a>
<span class="lineNum">    2153 </span>            : 
<span class="lineNum">    2154 </span><span class="lineNoCov">          0 :     void movl_rm(RegisterID src, int32_t offset, RegisterID base, RegisterID index, int scale)</span>
<span class="lineNum">    2155 </span>            :     {
<span class="lineNum">    2156 </span><span class="lineNoCov">          0 :         spew(&quot;movl       %s, &quot; MEM_obs, GPReg32Name(src), ADDR_obs(offset, base, index, scale));</span>
<span class="lineNum">    2157 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_MOV_EvGv, offset, base, index, scale, src);</span>
<a name="2158"><span class="lineNum">    2158 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    2159 </span>            : 
<span class="lineNum">    2160 </span><span class="lineNoCov">          0 :     void movl_mEAX(const void* addr)</span>
<span class="lineNum">    2161 </span>            :     {
<span class="lineNum">    2162 </span>            : #ifdef JS_CODEGEN_X64
<span class="lineNum">    2163 </span><span class="lineNoCov">          0 :         if (IsAddressImmediate(addr)) {</span>
<span class="lineNum">    2164 </span><span class="lineNoCov">          0 :             movl_mr(addr, rax);</span>
<span class="lineNum">    2165 </span><span class="lineNoCov">          0 :             return;</span>
<span class="lineNum">    2166 </span>            :         }
<span class="lineNum">    2167 </span>            : #endif
<span class="lineNum">    2168 </span>            : 
<span class="lineNum">    2169 </span>            : #ifdef JS_CODEGEN_X64
<span class="lineNum">    2170 </span><span class="lineNoCov">          0 :         spew(&quot;movabs     %p, %%eax&quot;, addr);</span>
<span class="lineNum">    2171 </span>            : #else
<span class="lineNum">    2172 </span>            :         spew(&quot;movl       %p, %%eax&quot;, addr);
<span class="lineNum">    2173 </span>            : #endif
<span class="lineNum">    2174 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_MOV_EAXOv);</span>
<span class="lineNum">    2175 </span>            : #ifdef JS_CODEGEN_X64
<span class="lineNum">    2176 </span><span class="lineNoCov">          0 :         m_formatter.immediate64(reinterpret_cast&lt;int64_t&gt;(addr));</span>
<span class="lineNum">    2177 </span>            : #else
<span class="lineNum">    2178 </span>            :         m_formatter.immediate32(reinterpret_cast&lt;int32_t&gt;(addr));
<span class="lineNum">    2179 </span>            : #endif
<a name="2180"><span class="lineNum">    2180 </span>            :     }</a>
<span class="lineNum">    2181 </span>            : 
<span class="lineNum">    2182 </span><span class="lineCov">       1670 :     void movl_mr(int32_t offset, RegisterID base, RegisterID dst)</span>
<span class="lineNum">    2183 </span>            :     {
<span class="lineNum">    2184 </span><span class="lineCov">       1670 :         spew(&quot;movl       &quot; MEM_ob &quot;, %s&quot;, ADDR_ob(offset, base), GPReg32Name(dst));</span>
<span class="lineNum">    2185 </span><span class="lineCov">       1670 :         m_formatter.oneByteOp(OP_MOV_GvEv, offset, base, dst);</span>
<span class="lineNum">    2186 </span><span class="lineCov">       1670 :     }</span>
<span class="lineNum">    2187 </span>            : 
<span class="lineNum">    2188 </span>            :     void movl_mr_disp32(int32_t offset, RegisterID base, RegisterID dst)
<span class="lineNum">    2189 </span>            :     {
<span class="lineNum">    2190 </span>            :         spew(&quot;movl       &quot; MEM_o32b &quot;, %s&quot;, ADDR_o32b(offset, base), GPReg32Name(dst));
<span class="lineNum">    2191 </span>            :         m_formatter.oneByteOp_disp32(OP_MOV_GvEv, offset, base, dst);
<span class="lineNum">    2192 </span>            :     }
<span class="lineNum">    2193 </span>            : 
<span class="lineNum">    2194 </span>            :     void movl_mr(const void* base, RegisterID index, int scale, RegisterID dst)
<span class="lineNum">    2195 </span>            :     {
<span class="lineNum">    2196 </span>            :         int32_t disp = AddressImmediate(base);
<span class="lineNum">    2197 </span>            : 
<span class="lineNum">    2198 </span>            :         spew(&quot;movl       &quot; MEM_os &quot;, %s&quot;, ADDR_os(disp, index, scale), GPReg32Name(dst));
<span class="lineNum">    2199 </span>            :         m_formatter.oneByteOp_disp32(OP_MOV_GvEv, disp, index, scale, dst);
<a name="2200"><span class="lineNum">    2200 </span>            :     }</a>
<span class="lineNum">    2201 </span>            : 
<span class="lineNum">    2202 </span><span class="lineCov">         51 :     void movl_mr(int32_t offset, RegisterID base, RegisterID index, int scale, RegisterID dst)</span>
<span class="lineNum">    2203 </span>            :     {
<span class="lineNum">    2204 </span><span class="lineCov">         51 :         spew(&quot;movl       &quot; MEM_obs &quot;, %s&quot;, ADDR_obs(offset, base, index, scale), GPReg32Name(dst));</span>
<span class="lineNum">    2205 </span><span class="lineCov">         51 :         m_formatter.oneByteOp(OP_MOV_GvEv, offset, base, index, scale, dst);</span>
<a name="2206"><span class="lineNum">    2206 </span><span class="lineCov">         51 :     }</span></a>
<span class="lineNum">    2207 </span>            : 
<span class="lineNum">    2208 </span><span class="lineNoCov">          0 :     void movl_mr(const void* addr, RegisterID dst)</span>
<span class="lineNum">    2209 </span>            :     {
<span class="lineNum">    2210 </span><span class="lineNoCov">          0 :         if (dst == rax</span>
<span class="lineNum">    2211 </span>            : #ifdef JS_CODEGEN_X64
<span class="lineNum">    2212 </span><span class="lineNoCov">          0 :             &amp;&amp; !IsAddressImmediate(addr)</span>
<span class="lineNum">    2213 </span>            : #endif
<span class="lineNum">    2214 </span>            :             )
<span class="lineNum">    2215 </span>            :         {
<span class="lineNum">    2216 </span><span class="lineNoCov">          0 :             movl_mEAX(addr);</span>
<span class="lineNum">    2217 </span><span class="lineNoCov">          0 :             return;</span>
<span class="lineNum">    2218 </span>            :         }
<span class="lineNum">    2219 </span>            : 
<span class="lineNum">    2220 </span><span class="lineNoCov">          0 :         spew(&quot;movl       %p, %s&quot;, addr, GPReg32Name(dst));</span>
<span class="lineNum">    2221 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_MOV_GvEv, addr, dst);</span>
<a name="2222"><span class="lineNum">    2222 </span>            :     }</a>
<span class="lineNum">    2223 </span>            : 
<span class="lineNum">    2224 </span><span class="lineCov">       5777 :     void movl_i32r(int32_t imm, RegisterID dst)</span>
<span class="lineNum">    2225 </span>            :     {
<span class="lineNum">    2226 </span><span class="lineCov">       5777 :         spew(&quot;movl       $0x%x, %s&quot;, imm, GPReg32Name(dst));</span>
<span class="lineNum">    2227 </span><span class="lineCov">       5777 :         m_formatter.oneByteOp(OP_MOV_EAXIv, dst);</span>
<span class="lineNum">    2228 </span><span class="lineCov">       5777 :         m_formatter.immediate32(imm);</span>
<a name="2229"><span class="lineNum">    2229 </span><span class="lineCov">       5777 :     }</span></a>
<span class="lineNum">    2230 </span>            : 
<span class="lineNum">    2231 </span><span class="lineNoCov">          0 :     void movb_ir(int32_t imm, RegisterID reg)</span>
<span class="lineNum">    2232 </span>            :     {
<span class="lineNum">    2233 </span><span class="lineNoCov">          0 :         spew(&quot;movb       $0x%x, %s&quot;, imm, GPReg8Name(reg));</span>
<span class="lineNum">    2234 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp8(OP_MOV_EbIb, reg);</span>
<span class="lineNum">    2235 </span><span class="lineNoCov">          0 :         m_formatter.immediate8(imm);</span>
<a name="2236"><span class="lineNum">    2236 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    2237 </span>            : 
<span class="lineNum">    2238 </span><span class="lineCov">          4 :     void movb_im(int32_t imm, int32_t offset, RegisterID base)</span>
<span class="lineNum">    2239 </span>            :     {
<span class="lineNum">    2240 </span><span class="lineCov">          4 :         spew(&quot;movb       $0x%x, &quot; MEM_ob, imm, ADDR_ob(offset, base));</span>
<span class="lineNum">    2241 </span><span class="lineCov">          4 :         m_formatter.oneByteOp(OP_GROUP11_EvIb, offset, base, GROUP11_MOV);</span>
<span class="lineNum">    2242 </span><span class="lineCov">          4 :         m_formatter.immediate8(imm);</span>
<a name="2243"><span class="lineNum">    2243 </span><span class="lineCov">          4 :     }</span></a>
<span class="lineNum">    2244 </span>            : 
<span class="lineNum">    2245 </span><span class="lineNoCov">          0 :     void movb_im(int32_t imm, int32_t offset, RegisterID base, RegisterID index, int scale)</span>
<span class="lineNum">    2246 </span>            :     {
<span class="lineNum">    2247 </span><span class="lineNoCov">          0 :         spew(&quot;movb       $0x%x, &quot; MEM_obs, imm, ADDR_obs(offset, base, index, scale));</span>
<span class="lineNum">    2248 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_GROUP11_EvIb, offset, base, index, scale, GROUP11_MOV);</span>
<span class="lineNum">    2249 </span><span class="lineNoCov">          0 :         m_formatter.immediate8(imm);</span>
<span class="lineNum">    2250 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2251 </span>            : 
<span class="lineNum">    2252 </span>            :     void movb_im(int32_t imm, const void* addr)
<span class="lineNum">    2253 </span>            :     {
<span class="lineNum">    2254 </span>            :         spew(&quot;movb       $%d, %p&quot;, imm, addr);
<span class="lineNum">    2255 </span>            :         m_formatter.oneByteOp_disp32(OP_GROUP11_EvIb, addr, GROUP11_MOV);
<span class="lineNum">    2256 </span>            :         m_formatter.immediate8(imm);
<a name="2257"><span class="lineNum">    2257 </span>            :     }</a>
<span class="lineNum">    2258 </span>            : 
<span class="lineNum">    2259 </span><span class="lineCov">          4 :     void movw_im(int32_t imm, int32_t offset, RegisterID base)</span>
<span class="lineNum">    2260 </span>            :     {
<span class="lineNum">    2261 </span><span class="lineCov">          4 :         spew(&quot;movw       $0x%x, &quot; MEM_ob, imm, ADDR_ob(offset, base));</span>
<span class="lineNum">    2262 </span><span class="lineCov">          4 :         m_formatter.prefix(PRE_OPERAND_SIZE);</span>
<span class="lineNum">    2263 </span><span class="lineCov">          4 :         m_formatter.oneByteOp(OP_GROUP11_EvIz, offset, base, GROUP11_MOV);</span>
<span class="lineNum">    2264 </span><span class="lineCov">          4 :         m_formatter.immediate16(imm);</span>
<span class="lineNum">    2265 </span><span class="lineCov">          4 :     }</span>
<span class="lineNum">    2266 </span>            : 
<span class="lineNum">    2267 </span>            :     void movw_im(int32_t imm, const void* addr)
<span class="lineNum">    2268 </span>            :     {
<span class="lineNum">    2269 </span>            :         spew(&quot;movw       $%d, %p&quot;, imm, addr);
<span class="lineNum">    2270 </span>            :         m_formatter.prefix(PRE_OPERAND_SIZE);
<span class="lineNum">    2271 </span>            :         m_formatter.oneByteOp_disp32(OP_GROUP11_EvIz, addr, GROUP11_MOV);
<span class="lineNum">    2272 </span>            :         m_formatter.immediate16(imm);
<a name="2273"><span class="lineNum">    2273 </span>            :     }</a>
<span class="lineNum">    2274 </span>            : 
<span class="lineNum">    2275 </span><span class="lineCov">       4123 :     void movl_i32m(int32_t imm, int32_t offset, RegisterID base)</span>
<span class="lineNum">    2276 </span>            :     {
<span class="lineNum">    2277 </span><span class="lineCov">       4123 :         spew(&quot;movl       $0x%x, &quot; MEM_ob, imm, ADDR_ob(offset, base));</span>
<span class="lineNum">    2278 </span><span class="lineCov">       4123 :         m_formatter.oneByteOp(OP_GROUP11_EvIz, offset, base, GROUP11_MOV);</span>
<span class="lineNum">    2279 </span><span class="lineCov">       4123 :         m_formatter.immediate32(imm);</span>
<a name="2280"><span class="lineNum">    2280 </span><span class="lineCov">       4123 :     }</span></a>
<span class="lineNum">    2281 </span>            : 
<span class="lineNum">    2282 </span><span class="lineNoCov">          0 :     void movw_im(int32_t imm, int32_t offset, RegisterID base, RegisterID index, int scale)</span>
<span class="lineNum">    2283 </span>            :     {
<span class="lineNum">    2284 </span><span class="lineNoCov">          0 :         spew(&quot;movw       $0x%x, &quot; MEM_obs, imm, ADDR_obs(offset, base, index, scale));</span>
<span class="lineNum">    2285 </span><span class="lineNoCov">          0 :         m_formatter.prefix(PRE_OPERAND_SIZE);</span>
<span class="lineNum">    2286 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_GROUP11_EvIz, offset, base, index, scale, GROUP11_MOV);</span>
<span class="lineNum">    2287 </span><span class="lineNoCov">          0 :         m_formatter.immediate16(imm);</span>
<a name="2288"><span class="lineNum">    2288 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    2289 </span>            : 
<span class="lineNum">    2290 </span><span class="lineNoCov">          0 :     void movl_i32m(int32_t imm, int32_t offset, RegisterID base, RegisterID index, int scale)</span>
<span class="lineNum">    2291 </span>            :     {
<span class="lineNum">    2292 </span><span class="lineNoCov">          0 :         spew(&quot;movl       $0x%x, &quot; MEM_obs, imm, ADDR_obs(offset, base, index, scale));</span>
<span class="lineNum">    2293 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_GROUP11_EvIz, offset, base, index, scale, GROUP11_MOV);</span>
<span class="lineNum">    2294 </span><span class="lineNoCov">          0 :         m_formatter.immediate32(imm);</span>
<a name="2295"><span class="lineNum">    2295 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    2296 </span>            : 
<span class="lineNum">    2297 </span><span class="lineNoCov">          0 :     void movl_EAXm(const void* addr)</span>
<span class="lineNum">    2298 </span>            :     {
<span class="lineNum">    2299 </span>            : #ifdef JS_CODEGEN_X64
<span class="lineNum">    2300 </span><span class="lineNoCov">          0 :         if (IsAddressImmediate(addr)) {</span>
<span class="lineNum">    2301 </span><span class="lineNoCov">          0 :             movl_rm(rax, addr);</span>
<span class="lineNum">    2302 </span><span class="lineNoCov">          0 :             return;</span>
<span class="lineNum">    2303 </span>            :         }
<span class="lineNum">    2304 </span>            : #endif
<span class="lineNum">    2305 </span>            : 
<span class="lineNum">    2306 </span><span class="lineNoCov">          0 :         spew(&quot;movl       %%eax, %p&quot;, addr);</span>
<span class="lineNum">    2307 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_MOV_OvEAX);</span>
<span class="lineNum">    2308 </span>            : #ifdef JS_CODEGEN_X64
<span class="lineNum">    2309 </span><span class="lineNoCov">          0 :         m_formatter.immediate64(reinterpret_cast&lt;int64_t&gt;(addr));</span>
<span class="lineNum">    2310 </span>            : #else
<span class="lineNum">    2311 </span>            :         m_formatter.immediate32(reinterpret_cast&lt;int32_t&gt;(addr));
<span class="lineNum">    2312 </span>            : #endif
<a name="2313"><span class="lineNum">    2313 </span>            :     }</a>
<span class="lineNum">    2314 </span>            : 
<span class="lineNum">    2315 </span><span class="lineNoCov">          0 :     void vmovq_rm(XMMRegisterID src, int32_t offset, RegisterID base)</span>
<span class="lineNum">    2316 </span>            :     {
<span class="lineNum">    2317 </span>            :         // vmovq_rm can be encoded either as a true vmovq or as a vmovd with a
<span class="lineNum">    2318 </span>            :         // REX prefix modifying it to be 64-bit. We choose the vmovq encoding
<span class="lineNum">    2319 </span>            :         // because it's smaller (when it doesn't need a REX prefix for other
<span class="lineNum">    2320 </span>            :         // reasons) and because it works on 32-bit x86 too.
<span class="lineNum">    2321 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vmovq&quot;, VEX_PD, OP2_MOVQ_WdVd, offset, base, invalid_xmm, src);</span>
<span class="lineNum">    2322 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2323 </span>            : 
<span class="lineNum">    2324 </span>            :     void vmovq_rm_disp32(XMMRegisterID src, int32_t offset, RegisterID base)
<span class="lineNum">    2325 </span>            :     {
<span class="lineNum">    2326 </span>            :         twoByteOpSimd_disp32(&quot;vmovq&quot;, VEX_PD, OP2_MOVQ_WdVd, offset, base, invalid_xmm, src);
<a name="2327"><span class="lineNum">    2327 </span>            :     }</a>
<span class="lineNum">    2328 </span>            : 
<span class="lineNum">    2329 </span><span class="lineNoCov">          0 :     void vmovq_rm(XMMRegisterID src, int32_t offset, RegisterID base, RegisterID index, int scale)</span>
<span class="lineNum">    2330 </span>            :     {
<span class="lineNum">    2331 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vmovq&quot;, VEX_PD, OP2_MOVQ_WdVd, offset, base, index, scale, invalid_xmm, src);</span>
<a name="2332"><span class="lineNum">    2332 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    2333 </span>            : 
<span class="lineNum">    2334 </span><span class="lineNoCov">          0 :     void vmovq_rm(XMMRegisterID src, const void* addr)</span>
<span class="lineNum">    2335 </span>            :     {
<span class="lineNum">    2336 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vmovq&quot;, VEX_PD, OP2_MOVQ_WdVd, addr, invalid_xmm, src);</span>
<a name="2337"><span class="lineNum">    2337 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    2338 </span>            : 
<span class="lineNum">    2339 </span><span class="lineNoCov">          0 :     void vmovq_mr(int32_t offset, RegisterID base, XMMRegisterID dst)</span>
<span class="lineNum">    2340 </span>            :     {
<span class="lineNum">    2341 </span>            :         // vmovq_mr can be encoded either as a true vmovq or as a vmovd with a
<span class="lineNum">    2342 </span>            :         // REX prefix modifying it to be 64-bit. We choose the vmovq encoding
<span class="lineNum">    2343 </span>            :         // because it's smaller (when it doesn't need a REX prefix for other
<span class="lineNum">    2344 </span>            :         // reasons) and because it works on 32-bit x86 too.
<span class="lineNum">    2345 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vmovq&quot;, VEX_SS, OP2_MOVQ_VdWd, offset, base, invalid_xmm, dst);</span>
<span class="lineNum">    2346 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2347 </span>            : 
<span class="lineNum">    2348 </span>            :     void vmovq_mr_disp32(int32_t offset, RegisterID base, XMMRegisterID dst)
<span class="lineNum">    2349 </span>            :     {
<span class="lineNum">    2350 </span>            :         twoByteOpSimd_disp32(&quot;vmovq&quot;, VEX_SS, OP2_MOVQ_VdWd, offset, base, invalid_xmm, dst);
<a name="2351"><span class="lineNum">    2351 </span>            :     }</a>
<span class="lineNum">    2352 </span>            : 
<span class="lineNum">    2353 </span><span class="lineNoCov">          0 :     void vmovq_mr(int32_t offset, RegisterID base, RegisterID index, int32_t scale, XMMRegisterID dst)</span>
<span class="lineNum">    2354 </span>            :     {
<span class="lineNum">    2355 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vmovq&quot;, VEX_SS, OP2_MOVQ_VdWd, offset, base, index, scale, invalid_xmm, dst);</span>
<a name="2356"><span class="lineNum">    2356 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    2357 </span>            : 
<span class="lineNum">    2358 </span><span class="lineNoCov">          0 :     void vmovq_mr(const void* addr, XMMRegisterID dst)</span>
<span class="lineNum">    2359 </span>            :     {
<span class="lineNum">    2360 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vmovq&quot;, VEX_SS, OP2_MOVQ_VdWd, addr, invalid_xmm, dst);</span>
<a name="2361"><span class="lineNum">    2361 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    2362 </span>            : 
<span class="lineNum">    2363 </span><span class="lineNoCov">          0 :     void movl_rm(RegisterID src, const void* addr)</span>
<span class="lineNum">    2364 </span>            :     {
<span class="lineNum">    2365 </span><span class="lineNoCov">          0 :         if (src == rax</span>
<span class="lineNum">    2366 </span>            : #ifdef JS_CODEGEN_X64
<span class="lineNum">    2367 </span><span class="lineNoCov">          0 :             &amp;&amp; !IsAddressImmediate(addr)</span>
<span class="lineNum">    2368 </span>            : #endif
<span class="lineNum">    2369 </span>            :             ) {
<span class="lineNum">    2370 </span><span class="lineNoCov">          0 :             movl_EAXm(addr);</span>
<span class="lineNum">    2371 </span><span class="lineNoCov">          0 :             return;</span>
<span class="lineNum">    2372 </span>            :         }
<span class="lineNum">    2373 </span>            : 
<span class="lineNum">    2374 </span><span class="lineNoCov">          0 :         spew(&quot;movl       %s, %p&quot;, GPReg32Name(src), addr);</span>
<span class="lineNum">    2375 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_MOV_EvGv, addr, src);</span>
<a name="2376"><span class="lineNum">    2376 </span>            :     }</a>
<span class="lineNum">    2377 </span>            : 
<span class="lineNum">    2378 </span><span class="lineNoCov">          0 :     void movl_i32m(int32_t imm, const void* addr)</span>
<span class="lineNum">    2379 </span>            :     {
<span class="lineNum">    2380 </span><span class="lineNoCov">          0 :         spew(&quot;movl       $%d, %p&quot;, imm, addr);</span>
<span class="lineNum">    2381 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_GROUP11_EvIz, addr, GROUP11_MOV);</span>
<span class="lineNum">    2382 </span><span class="lineNoCov">          0 :         m_formatter.immediate32(imm);</span>
<a name="2383"><span class="lineNum">    2383 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    2384 </span>            : 
<span class="lineNum">    2385 </span><span class="lineCov">          8 :     void movb_rm(RegisterID src, int32_t offset, RegisterID base)</span>
<span class="lineNum">    2386 </span>            :     {
<span class="lineNum">    2387 </span><span class="lineCov">          8 :         spew(&quot;movb       %s, &quot; MEM_ob, GPReg8Name(src), ADDR_ob(offset, base));</span>
<span class="lineNum">    2388 </span><span class="lineCov">          8 :         m_formatter.oneByteOp8(OP_MOV_EbGv, offset, base, src);</span>
<span class="lineNum">    2389 </span><span class="lineCov">          8 :     }</span>
<span class="lineNum">    2390 </span>            : 
<span class="lineNum">    2391 </span>            :     void movb_rm_disp32(RegisterID src, int32_t offset, RegisterID base)
<span class="lineNum">    2392 </span>            :     {
<span class="lineNum">    2393 </span>            :         spew(&quot;movb       %s, &quot; MEM_o32b, GPReg8Name(src), ADDR_o32b(offset, base));
<span class="lineNum">    2394 </span>            :         m_formatter.oneByteOp8_disp32(OP_MOV_EbGv, offset, base, src);
<a name="2395"><span class="lineNum">    2395 </span>            :     }</a>
<span class="lineNum">    2396 </span>            : 
<span class="lineNum">    2397 </span><span class="lineCov">          3 :     void movb_rm(RegisterID src, int32_t offset, RegisterID base, RegisterID index, int scale)</span>
<span class="lineNum">    2398 </span>            :     {
<span class="lineNum">    2399 </span><span class="lineCov">          3 :         spew(&quot;movb       %s, &quot; MEM_obs, GPReg8Name(src), ADDR_obs(offset, base, index, scale));</span>
<span class="lineNum">    2400 </span><span class="lineCov">          3 :         m_formatter.oneByteOp8(OP_MOV_EbGv, offset, base, index, scale, src);</span>
<span class="lineNum">    2401 </span><span class="lineCov">          3 :     }</span>
<span class="lineNum">    2402 </span>            : 
<span class="lineNum">    2403 </span>            :     void movb_rm(RegisterID src, const void* addr)
<span class="lineNum">    2404 </span>            :     {
<span class="lineNum">    2405 </span>            :         spew(&quot;movb       %s, %p&quot;, GPReg8Name(src), addr);
<span class="lineNum">    2406 </span>            :         m_formatter.oneByteOp8(OP_MOV_EbGv, addr, src);
<a name="2407"><span class="lineNum">    2407 </span>            :     }</a>
<span class="lineNum">    2408 </span>            : 
<span class="lineNum">    2409 </span><span class="lineNoCov">          0 :     void movb_mr(int32_t offset, RegisterID base, RegisterID dst)</span>
<span class="lineNum">    2410 </span>            :     {
<span class="lineNum">    2411 </span><span class="lineNoCov">          0 :         spew(&quot;movb       &quot; MEM_ob &quot;, %s&quot;, ADDR_ob(offset, base), GPReg8Name(dst));</span>
<span class="lineNum">    2412 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_MOV_GvEb, offset, base, dst);</span>
<a name="2413"><span class="lineNum">    2413 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    2414 </span>            : 
<span class="lineNum">    2415 </span><span class="lineNoCov">          0 :     void movb_mr(int32_t offset, RegisterID base, RegisterID index, int scale, RegisterID dst)</span>
<span class="lineNum">    2416 </span>            :     {
<span class="lineNum">    2417 </span><span class="lineNoCov">          0 :         spew(&quot;movb       &quot; MEM_obs &quot;, %s&quot;, ADDR_obs(offset, base, index, scale), GPReg8Name(dst));</span>
<span class="lineNum">    2418 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_MOV_GvEb, offset, base, index, scale, dst);</span>
<a name="2419"><span class="lineNum">    2419 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    2420 </span>            : 
<span class="lineNum">    2421 </span><span class="lineCov">        124 :     void movzbl_mr(int32_t offset, RegisterID base, RegisterID dst)</span>
<span class="lineNum">    2422 </span>            :     {
<span class="lineNum">    2423 </span><span class="lineCov">        124 :         spew(&quot;movzbl     &quot; MEM_ob &quot;, %s&quot;, ADDR_ob(offset, base), GPReg32Name(dst));</span>
<span class="lineNum">    2424 </span><span class="lineCov">        124 :         m_formatter.twoByteOp(OP2_MOVZX_GvEb, offset, base, dst);</span>
<span class="lineNum">    2425 </span><span class="lineCov">        124 :     }</span>
<span class="lineNum">    2426 </span>            : 
<span class="lineNum">    2427 </span>            :     void movzbl_mr_disp32(int32_t offset, RegisterID base, RegisterID dst)
<span class="lineNum">    2428 </span>            :     {
<span class="lineNum">    2429 </span>            :         spew(&quot;movzbl     &quot; MEM_o32b &quot;, %s&quot;, ADDR_o32b(offset, base), GPReg32Name(dst));
<span class="lineNum">    2430 </span>            :         m_formatter.twoByteOp_disp32(OP2_MOVZX_GvEb, offset, base, dst);
<a name="2431"><span class="lineNum">    2431 </span>            :     }</a>
<span class="lineNum">    2432 </span>            : 
<span class="lineNum">    2433 </span><span class="lineCov">        532 :     void movzbl_mr(int32_t offset, RegisterID base, RegisterID index, int scale, RegisterID dst)</span>
<span class="lineNum">    2434 </span>            :     {
<span class="lineNum">    2435 </span><span class="lineCov">        532 :         spew(&quot;movzbl     &quot; MEM_obs &quot;, %s&quot;, ADDR_obs(offset, base, index, scale), GPReg32Name(dst));</span>
<span class="lineNum">    2436 </span><span class="lineCov">        532 :         m_formatter.twoByteOp(OP2_MOVZX_GvEb, offset, base, index, scale, dst);</span>
<span class="lineNum">    2437 </span><span class="lineCov">        532 :     }</span>
<span class="lineNum">    2438 </span>            : 
<span class="lineNum">    2439 </span>            :     void movzbl_mr(const void* addr, RegisterID dst)
<span class="lineNum">    2440 </span>            :     {
<span class="lineNum">    2441 </span>            :         spew(&quot;movzbl     %p, %s&quot;, addr, GPReg32Name(dst));
<span class="lineNum">    2442 </span>            :         m_formatter.twoByteOp(OP2_MOVZX_GvEb, addr, dst);
<a name="2443"><span class="lineNum">    2443 </span>            :     }</a>
<span class="lineNum">    2444 </span>            : 
<span class="lineNum">    2445 </span><span class="lineNoCov">          0 :     void movsbl_rr(RegisterID src, RegisterID dst)</span>
<span class="lineNum">    2446 </span>            :     {
<span class="lineNum">    2447 </span><span class="lineNoCov">          0 :         spew(&quot;movsbl     %s, %s&quot;, GPReg8Name(src), GPReg32Name(dst));</span>
<span class="lineNum">    2448 </span><span class="lineNoCov">          0 :         m_formatter.twoByteOp8_movx(OP2_MOVSX_GvEb, src, dst);</span>
<a name="2449"><span class="lineNum">    2449 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    2450 </span>            : 
<span class="lineNum">    2451 </span><span class="lineNoCov">          0 :     void movsbl_mr(int32_t offset, RegisterID base, RegisterID dst)</span>
<span class="lineNum">    2452 </span>            :     {
<span class="lineNum">    2453 </span><span class="lineNoCov">          0 :         spew(&quot;movsbl     &quot; MEM_ob &quot;, %s&quot;, ADDR_ob(offset, base), GPReg32Name(dst));</span>
<span class="lineNum">    2454 </span><span class="lineNoCov">          0 :         m_formatter.twoByteOp(OP2_MOVSX_GvEb, offset, base, dst);</span>
<span class="lineNum">    2455 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2456 </span>            : 
<span class="lineNum">    2457 </span>            :     void movsbl_mr_disp32(int32_t offset, RegisterID base, RegisterID dst)
<span class="lineNum">    2458 </span>            :     {
<span class="lineNum">    2459 </span>            :         spew(&quot;movsbl     &quot; MEM_o32b &quot;, %s&quot;, ADDR_o32b(offset, base), GPReg32Name(dst));
<span class="lineNum">    2460 </span>            :         m_formatter.twoByteOp_disp32(OP2_MOVSX_GvEb, offset, base, dst);
<a name="2461"><span class="lineNum">    2461 </span>            :     }</a>
<span class="lineNum">    2462 </span>            : 
<span class="lineNum">    2463 </span><span class="lineNoCov">          0 :     void movsbl_mr(int32_t offset, RegisterID base, RegisterID index, int scale, RegisterID dst)</span>
<span class="lineNum">    2464 </span>            :     {
<span class="lineNum">    2465 </span><span class="lineNoCov">          0 :         spew(&quot;movsbl     &quot; MEM_obs &quot;, %s&quot;, ADDR_obs(offset, base, index, scale), GPReg32Name(dst));</span>
<span class="lineNum">    2466 </span><span class="lineNoCov">          0 :         m_formatter.twoByteOp(OP2_MOVSX_GvEb, offset, base, index, scale, dst);</span>
<span class="lineNum">    2467 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2468 </span>            : 
<span class="lineNum">    2469 </span>            :     void movsbl_mr(const void* addr, RegisterID dst)
<span class="lineNum">    2470 </span>            :     {
<span class="lineNum">    2471 </span>            :         spew(&quot;movsbl     %p, %s&quot;, addr, GPReg32Name(dst));
<span class="lineNum">    2472 </span>            :         m_formatter.twoByteOp(OP2_MOVSX_GvEb, addr, dst);
<a name="2473"><span class="lineNum">    2473 </span>            :     }</a>
<span class="lineNum">    2474 </span>            : 
<span class="lineNum">    2475 </span><span class="lineNoCov">          0 :     void movzwl_rr(RegisterID src, RegisterID dst)</span>
<span class="lineNum">    2476 </span>            :     {
<span class="lineNum">    2477 </span><span class="lineNoCov">          0 :         spew(&quot;movzwl     %s, %s&quot;, GPReg16Name(src), GPReg32Name(dst));</span>
<span class="lineNum">    2478 </span><span class="lineNoCov">          0 :         m_formatter.twoByteOp(OP2_MOVZX_GvEw, src, dst);</span>
<a name="2479"><span class="lineNum">    2479 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    2480 </span>            : 
<span class="lineNum">    2481 </span><span class="lineCov">        130 :     void movzwl_mr(int32_t offset, RegisterID base, RegisterID dst)</span>
<span class="lineNum">    2482 </span>            :     {
<span class="lineNum">    2483 </span><span class="lineCov">        130 :         spew(&quot;movzwl     &quot; MEM_ob &quot;, %s&quot;, ADDR_ob(offset, base), GPReg32Name(dst));</span>
<span class="lineNum">    2484 </span><span class="lineCov">        130 :         m_formatter.twoByteOp(OP2_MOVZX_GvEw, offset, base, dst);</span>
<span class="lineNum">    2485 </span><span class="lineCov">        130 :     }</span>
<span class="lineNum">    2486 </span>            : 
<span class="lineNum">    2487 </span>            :     void movzwl_mr_disp32(int32_t offset, RegisterID base, RegisterID dst)
<span class="lineNum">    2488 </span>            :     {
<span class="lineNum">    2489 </span>            :         spew(&quot;movzwl     &quot; MEM_o32b &quot;, %s&quot;, ADDR_o32b(offset, base), GPReg32Name(dst));
<span class="lineNum">    2490 </span>            :         m_formatter.twoByteOp_disp32(OP2_MOVZX_GvEw, offset, base, dst);
<a name="2491"><span class="lineNum">    2491 </span>            :     }</a>
<span class="lineNum">    2492 </span>            : 
<span class="lineNum">    2493 </span><span class="lineCov">         73 :     void movzwl_mr(int32_t offset, RegisterID base, RegisterID index, int scale, RegisterID dst)</span>
<span class="lineNum">    2494 </span>            :     {
<span class="lineNum">    2495 </span><span class="lineCov">         73 :         spew(&quot;movzwl     &quot; MEM_obs &quot;, %s&quot;, ADDR_obs(offset, base, index, scale), GPReg32Name(dst));</span>
<span class="lineNum">    2496 </span><span class="lineCov">         73 :         m_formatter.twoByteOp(OP2_MOVZX_GvEw, offset, base, index, scale, dst);</span>
<span class="lineNum">    2497 </span><span class="lineCov">         73 :     }</span>
<span class="lineNum">    2498 </span>            : 
<span class="lineNum">    2499 </span>            :     void movzwl_mr(const void* addr, RegisterID dst)
<span class="lineNum">    2500 </span>            :     {
<span class="lineNum">    2501 </span>            :         spew(&quot;movzwl     %p, %s&quot;, addr, GPReg32Name(dst));
<span class="lineNum">    2502 </span>            :         m_formatter.twoByteOp(OP2_MOVZX_GvEw, addr, dst);
<a name="2503"><span class="lineNum">    2503 </span>            :     }</a>
<span class="lineNum">    2504 </span>            : 
<span class="lineNum">    2505 </span><span class="lineNoCov">          0 :     void movswl_rr(RegisterID src, RegisterID dst)</span>
<span class="lineNum">    2506 </span>            :     {
<span class="lineNum">    2507 </span><span class="lineNoCov">          0 :         spew(&quot;movswl     %s, %s&quot;, GPReg16Name(src), GPReg32Name(dst));</span>
<span class="lineNum">    2508 </span><span class="lineNoCov">          0 :         m_formatter.twoByteOp(OP2_MOVSX_GvEw, src, dst);</span>
<a name="2509"><span class="lineNum">    2509 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    2510 </span>            : 
<span class="lineNum">    2511 </span><span class="lineNoCov">          0 :     void movswl_mr(int32_t offset, RegisterID base, RegisterID dst)</span>
<span class="lineNum">    2512 </span>            :     {
<span class="lineNum">    2513 </span><span class="lineNoCov">          0 :         spew(&quot;movswl     &quot; MEM_ob &quot;, %s&quot;, ADDR_ob(offset, base), GPReg32Name(dst));</span>
<span class="lineNum">    2514 </span><span class="lineNoCov">          0 :         m_formatter.twoByteOp(OP2_MOVSX_GvEw, offset, base, dst);</span>
<span class="lineNum">    2515 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2516 </span>            : 
<span class="lineNum">    2517 </span>            :     void movswl_mr_disp32(int32_t offset, RegisterID base, RegisterID dst)
<span class="lineNum">    2518 </span>            :     {
<span class="lineNum">    2519 </span>            :         spew(&quot;movswl     &quot; MEM_o32b &quot;, %s&quot;, ADDR_o32b(offset, base), GPReg32Name(dst));
<span class="lineNum">    2520 </span>            :         m_formatter.twoByteOp_disp32(OP2_MOVSX_GvEw, offset, base, dst);
<a name="2521"><span class="lineNum">    2521 </span>            :     }</a>
<span class="lineNum">    2522 </span>            : 
<span class="lineNum">    2523 </span><span class="lineNoCov">          0 :     void movswl_mr(int32_t offset, RegisterID base, RegisterID index, int scale, RegisterID dst)</span>
<span class="lineNum">    2524 </span>            :     {
<span class="lineNum">    2525 </span><span class="lineNoCov">          0 :         spew(&quot;movswl     &quot; MEM_obs &quot;, %s&quot;, ADDR_obs(offset, base, index, scale), GPReg32Name(dst));</span>
<span class="lineNum">    2526 </span><span class="lineNoCov">          0 :         m_formatter.twoByteOp(OP2_MOVSX_GvEw, offset, base, index, scale, dst);</span>
<span class="lineNum">    2527 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2528 </span>            : 
<span class="lineNum">    2529 </span>            :     void movswl_mr(const void* addr, RegisterID dst)
<span class="lineNum">    2530 </span>            :     {
<span class="lineNum">    2531 </span>            :         spew(&quot;movswl     %p, %s&quot;, addr, GPReg32Name(dst));
<span class="lineNum">    2532 </span>            :         m_formatter.twoByteOp(OP2_MOVSX_GvEw, addr, dst);
<a name="2533"><span class="lineNum">    2533 </span>            :     }</a>
<span class="lineNum">    2534 </span>            : 
<span class="lineNum">    2535 </span><span class="lineCov">         61 :     void movzbl_rr(RegisterID src, RegisterID dst)</span>
<span class="lineNum">    2536 </span>            :     {
<span class="lineNum">    2537 </span><span class="lineCov">         61 :         spew(&quot;movzbl     %s, %s&quot;, GPReg8Name(src), GPReg32Name(dst));</span>
<span class="lineNum">    2538 </span><span class="lineCov">         61 :         m_formatter.twoByteOp8_movx(OP2_MOVZX_GvEb, src, dst);</span>
<a name="2539"><span class="lineNum">    2539 </span><span class="lineCov">         61 :     }</span></a>
<span class="lineNum">    2540 </span>            : 
<span class="lineNum">    2541 </span><span class="lineNoCov">          0 :     void leal_mr(int32_t offset, RegisterID base, RegisterID index, int scale, RegisterID dst)</span>
<span class="lineNum">    2542 </span>            :     {
<span class="lineNum">    2543 </span><span class="lineNoCov">          0 :         spew(&quot;leal       &quot; MEM_obs &quot;, %s&quot;, ADDR_obs(offset, base, index, scale), GPReg32Name(dst));</span>
<span class="lineNum">    2544 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_LEA, offset, base, index, scale, dst);</span>
<a name="2545"><span class="lineNum">    2545 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    2546 </span>            : 
<span class="lineNum">    2547 </span><span class="lineNoCov">          0 :     void leal_mr(int32_t offset, RegisterID base, RegisterID dst)</span>
<span class="lineNum">    2548 </span>            :     {
<span class="lineNum">    2549 </span><span class="lineNoCov">          0 :         spew(&quot;leal       &quot; MEM_ob &quot;, %s&quot;, ADDR_ob(offset, base), GPReg32Name(dst));</span>
<span class="lineNum">    2550 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_LEA, offset, base, dst);</span>
<span class="lineNum">    2551 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2552 </span>            : 
<span class="lineNum">    2553 </span>            :     // Flow control:
<a name="2554"><span class="lineNum">    2554 </span>            : </a>
<span class="lineNum">    2555 </span>            :     MOZ_MUST_USE JmpSrc
<span class="lineNum">    2556 </span><span class="lineCov">      17388 :     call()</span>
<span class="lineNum">    2557 </span>            :     {
<span class="lineNum">    2558 </span><span class="lineCov">      17388 :         m_formatter.oneByteOp(OP_CALL_rel32);</span>
<span class="lineNum">    2559 </span><span class="lineCov">      17388 :         JmpSrc r = m_formatter.immediateRel32();</span>
<span class="lineNum">    2560 </span><span class="lineCov">      17387 :         spew(&quot;call       .Lfrom%d&quot;, r.offset());</span>
<span class="lineNum">    2561 </span><span class="lineCov">      17387 :         return r;</span>
<a name="2562"><span class="lineNum">    2562 </span>            :     }</a>
<span class="lineNum">    2563 </span>            : 
<span class="lineNum">    2564 </span><span class="lineCov">         94 :     void call_r(RegisterID dst)</span>
<span class="lineNum">    2565 </span>            :     {
<span class="lineNum">    2566 </span><span class="lineCov">         94 :         m_formatter.oneByteOp(OP_GROUP5_Ev, dst, GROUP5_OP_CALLN);</span>
<span class="lineNum">    2567 </span><span class="lineCov">         94 :         spew(&quot;call       *%s&quot;, GPRegName(dst));</span>
<a name="2568"><span class="lineNum">    2568 </span><span class="lineCov">         94 :     }</span></a>
<span class="lineNum">    2569 </span>            : 
<span class="lineNum">    2570 </span><span class="lineCov">      19474 :     void call_m(int32_t offset, RegisterID base)</span>
<span class="lineNum">    2571 </span>            :     {
<span class="lineNum">    2572 </span><span class="lineCov">      19474 :         spew(&quot;call       *&quot; MEM_ob, ADDR_ob(offset, base));</span>
<span class="lineNum">    2573 </span><span class="lineCov">      19474 :         m_formatter.oneByteOp(OP_GROUP5_Ev, offset, base, GROUP5_OP_CALLN);</span>
<span class="lineNum">    2574 </span><span class="lineCov">      19474 :     }</span>
<span class="lineNum">    2575 </span>            : 
<span class="lineNum">    2576 </span>            :     // Comparison of EAX against a 32-bit immediate. The immediate is patched
<span class="lineNum">    2577 </span>            :     // in as if it were a jump target. The intention is to toggle the first
<a name="2578"><span class="lineNum">    2578 </span>            :     // byte of the instruction between a CMP and a JMP to produce a pseudo-NOP.</a>
<span class="lineNum">    2579 </span>            :     MOZ_MUST_USE JmpSrc
<span class="lineNum">    2580 </span><span class="lineNoCov">          0 :     cmp_eax()</span>
<span class="lineNum">    2581 </span>            :     {
<span class="lineNum">    2582 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_CMP_EAXIv);</span>
<span class="lineNum">    2583 </span><span class="lineNoCov">          0 :         JmpSrc r = m_formatter.immediateRel32();</span>
<span class="lineNum">    2584 </span><span class="lineNoCov">          0 :         spew(&quot;cmpl       %%eax, .Lfrom%d&quot;, r.offset());</span>
<span class="lineNum">    2585 </span><span class="lineNoCov">          0 :         return r;</span>
<a name="2586"><span class="lineNum">    2586 </span>            :     }</a>
<span class="lineNum">    2587 </span>            : 
<span class="lineNum">    2588 </span><span class="lineCov">        695 :     void jmp_i(JmpDst dst)</span>
<span class="lineNum">    2589 </span>            :     {
<span class="lineNum">    2590 </span><span class="lineCov">        695 :         int32_t diff = dst.offset() - m_formatter.size();</span>
<span class="lineNum">    2591 </span><span class="lineCov">        695 :         spew(&quot;jmp        .Llabel%d&quot;, dst.offset());</span>
<span class="lineNum">    2592 </span>            : 
<span class="lineNum">    2593 </span>            :         // The jump immediate is an offset from the end of the jump instruction.
<span class="lineNum">    2594 </span>            :         // A jump instruction is either 1 byte opcode and 1 byte offset, or 1
<span class="lineNum">    2595 </span>            :         // byte opcode and 4 bytes offset.
<span class="lineNum">    2596 </span><span class="lineCov">        695 :         if (CAN_SIGN_EXTEND_8_32(diff - 2)) {</span>
<span class="lineNum">    2597 </span><span class="lineCov">        365 :             m_formatter.oneByteOp(OP_JMP_rel8);</span>
<span class="lineNum">    2598 </span><span class="lineCov">        365 :             m_formatter.immediate8s(diff - 2);</span>
<span class="lineNum">    2599 </span>            :         } else {
<span class="lineNum">    2600 </span><span class="lineCov">        330 :             m_formatter.oneByteOp(OP_JMP_rel32);</span>
<span class="lineNum">    2601 </span><span class="lineCov">        330 :             m_formatter.immediate32(diff - 5);</span>
<span class="lineNum">    2602 </span>            :         }
<a name="2603"><span class="lineNum">    2603 </span><span class="lineCov">        695 :     }</span></a>
<span class="lineNum">    2604 </span>            :     MOZ_MUST_USE JmpSrc
<span class="lineNum">    2605 </span><span class="lineCov">       9220 :     jmp()</span>
<span class="lineNum">    2606 </span>            :     {
<span class="lineNum">    2607 </span><span class="lineCov">       9220 :         m_formatter.oneByteOp(OP_JMP_rel32);</span>
<span class="lineNum">    2608 </span><span class="lineCov">       9220 :         JmpSrc r = m_formatter.immediateRel32();</span>
<span class="lineNum">    2609 </span><span class="lineCov">       9220 :         spew(&quot;jmp        .Lfrom%d&quot;, r.offset());</span>
<span class="lineNum">    2610 </span><span class="lineCov">       9220 :         return r;</span>
<a name="2611"><span class="lineNum">    2611 </span>            :     }</a>
<span class="lineNum">    2612 </span>            : 
<span class="lineNum">    2613 </span><span class="lineCov">        199 :     void jmp_r(RegisterID dst)</span>
<span class="lineNum">    2614 </span>            :     {
<span class="lineNum">    2615 </span><span class="lineCov">        199 :         spew(&quot;jmp        *%s&quot;, GPRegName(dst));</span>
<span class="lineNum">    2616 </span><span class="lineCov">        199 :         m_formatter.oneByteOp(OP_GROUP5_Ev, dst, GROUP5_OP_JMPN);</span>
<a name="2617"><span class="lineNum">    2617 </span><span class="lineCov">        199 :     }</span></a>
<span class="lineNum">    2618 </span>            : 
<span class="lineNum">    2619 </span><span class="lineCov">       2384 :     void jmp_m(int32_t offset, RegisterID base)</span>
<span class="lineNum">    2620 </span>            :     {
<span class="lineNum">    2621 </span><span class="lineCov">       2384 :         spew(&quot;jmp        *&quot; MEM_ob, ADDR_ob(offset, base));</span>
<span class="lineNum">    2622 </span><span class="lineCov">       2384 :         m_formatter.oneByteOp(OP_GROUP5_Ev, offset, base, GROUP5_OP_JMPN);</span>
<a name="2623"><span class="lineNum">    2623 </span><span class="lineCov">       2384 :     }</span></a>
<span class="lineNum">    2624 </span>            : 
<span class="lineNum">    2625 </span><span class="lineNoCov">          0 :     void jmp_m(int32_t offset, RegisterID base, RegisterID index, int scale) {</span>
<span class="lineNum">    2626 </span><span class="lineNoCov">          0 :         spew(&quot;jmp        *&quot; MEM_obs, ADDR_obs(offset, base, index, scale));</span>
<span class="lineNum">    2627 </span><span class="lineNoCov">          0 :         m_formatter.oneByteOp(OP_GROUP5_Ev, offset, base, index, scale, GROUP5_OP_JMPN);</span>
<a name="2628"><span class="lineNum">    2628 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    2629 </span>            : 
<span class="lineNum">    2630 </span><span class="lineCov">        535 :     void jCC_i(Condition cond, JmpDst dst)</span>
<span class="lineNum">    2631 </span>            :     {
<span class="lineNum">    2632 </span><span class="lineCov">        535 :         int32_t diff = dst.offset() - m_formatter.size();</span>
<span class="lineNum">    2633 </span><span class="lineCov">        535 :         spew(&quot;j%s        .Llabel%d&quot;, CCName(cond), dst.offset());</span>
<span class="lineNum">    2634 </span>            : 
<span class="lineNum">    2635 </span>            :         // The jump immediate is an offset from the end of the jump instruction.
<span class="lineNum">    2636 </span>            :         // A conditional jump instruction is either 1 byte opcode and 1 byte
<span class="lineNum">    2637 </span>            :         // offset, or 2 bytes opcode and 4 bytes offset.
<span class="lineNum">    2638 </span><span class="lineCov">        535 :         if (CAN_SIGN_EXTEND_8_32(diff - 2)) {</span>
<span class="lineNum">    2639 </span><span class="lineCov">        245 :             m_formatter.oneByteOp(jccRel8(cond));</span>
<span class="lineNum">    2640 </span><span class="lineCov">        245 :             m_formatter.immediate8s(diff - 2);</span>
<span class="lineNum">    2641 </span>            :         } else {
<span class="lineNum">    2642 </span><span class="lineCov">        290 :             m_formatter.twoByteOp(jccRel32(cond));</span>
<span class="lineNum">    2643 </span><span class="lineCov">        290 :             m_formatter.immediate32(diff - 6);</span>
<span class="lineNum">    2644 </span>            :         }
<span class="lineNum">    2645 </span><span class="lineCov">        535 :     }</span>
<a name="2646"><span class="lineNum">    2646 </span>            : </a>
<span class="lineNum">    2647 </span>            :     MOZ_MUST_USE JmpSrc
<span class="lineNum">    2648 </span><span class="lineCov">      40369 :     jCC(Condition cond)</span>
<span class="lineNum">    2649 </span>            :     {
<span class="lineNum">    2650 </span><span class="lineCov">      40369 :         m_formatter.twoByteOp(jccRel32(cond));</span>
<span class="lineNum">    2651 </span><span class="lineCov">      40369 :         JmpSrc r = m_formatter.immediateRel32();</span>
<span class="lineNum">    2652 </span><span class="lineCov">      40368 :         spew(&quot;j%s        .Lfrom%d&quot;, CCName(cond), r.offset());</span>
<span class="lineNum">    2653 </span><span class="lineCov">      40368 :         return r;</span>
<span class="lineNum">    2654 </span>            :     }
<span class="lineNum">    2655 </span>            : 
<a name="2656"><span class="lineNum">    2656 </span>            :     // SSE operations:</a>
<span class="lineNum">    2657 </span>            : 
<span class="lineNum">    2658 </span><span class="lineNoCov">          0 :     void vpcmpeqb_rr(XMMRegisterID src1, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    2659 </span>            :     {
<a name="2660"><span class="lineNum">    2660 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vpcmpeqb&quot;, VEX_PD, OP2_PCMPEQB_VdqWdq, src1, src0, dst);</span></a>
<span class="lineNum">    2661 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2662 </span><span class="lineNoCov">          0 :     void vpcmpeqb_mr(int32_t offset, RegisterID base, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    2663 </span>            :     {
<a name="2664"><span class="lineNum">    2664 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vpcmpeqb&quot;, VEX_PD, OP2_PCMPEQB_VdqWdq, offset, base, src0, dst);</span></a>
<span class="lineNum">    2665 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2666 </span><span class="lineNoCov">          0 :     void vpcmpeqb_mr(const void* address, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    2667 </span>            :     {
<span class="lineNum">    2668 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vpcmpeqb&quot;, VEX_PD, OP2_PCMPEQB_VdqWdq, address, src0, dst);</span>
<a name="2669"><span class="lineNum">    2669 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    2670 </span>            : 
<span class="lineNum">    2671 </span><span class="lineNoCov">          0 :     void vpcmpgtb_rr(XMMRegisterID src1, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    2672 </span>            :     {
<a name="2673"><span class="lineNum">    2673 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vpcmpgtb&quot;, VEX_PD, OP2_PCMPGTB_VdqWdq, src1, src0, dst);</span></a>
<span class="lineNum">    2674 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2675 </span><span class="lineNoCov">          0 :     void vpcmpgtb_mr(int32_t offset, RegisterID base, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    2676 </span>            :     {
<a name="2677"><span class="lineNum">    2677 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vpcmpgtb&quot;, VEX_PD, OP2_PCMPGTB_VdqWdq, offset, base, src0, dst);</span></a>
<span class="lineNum">    2678 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2679 </span><span class="lineNoCov">          0 :     void vpcmpgtb_mr(const void* address, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    2680 </span>            :     {
<span class="lineNum">    2681 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vpcmpgtb&quot;, VEX_PD, OP2_PCMPGTB_VdqWdq, address, src0, dst);</span>
<a name="2682"><span class="lineNum">    2682 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    2683 </span>            : 
<span class="lineNum">    2684 </span><span class="lineNoCov">          0 :     void vpcmpeqw_rr(XMMRegisterID src1, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    2685 </span>            :     {
<a name="2686"><span class="lineNum">    2686 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vpcmpeqw&quot;, VEX_PD, OP2_PCMPEQW_VdqWdq, src1, src0, dst);</span></a>
<span class="lineNum">    2687 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2688 </span><span class="lineNoCov">          0 :     void vpcmpeqw_mr(int32_t offset, RegisterID base, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    2689 </span>            :     {
<a name="2690"><span class="lineNum">    2690 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vpcmpeqw&quot;, VEX_PD, OP2_PCMPEQW_VdqWdq, offset, base, src0, dst);</span></a>
<span class="lineNum">    2691 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2692 </span><span class="lineNoCov">          0 :     void vpcmpeqw_mr(const void* address, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    2693 </span>            :     {
<span class="lineNum">    2694 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vpcmpeqw&quot;, VEX_PD, OP2_PCMPEQW_VdqWdq, address, src0, dst);</span>
<a name="2695"><span class="lineNum">    2695 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    2696 </span>            : 
<span class="lineNum">    2697 </span><span class="lineNoCov">          0 :     void vpcmpgtw_rr(XMMRegisterID src1, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    2698 </span>            :     {
<a name="2699"><span class="lineNum">    2699 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vpcmpgtw&quot;, VEX_PD, OP2_PCMPGTW_VdqWdq, src1, src0, dst);</span></a>
<span class="lineNum">    2700 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2701 </span><span class="lineNoCov">          0 :     void vpcmpgtw_mr(int32_t offset, RegisterID base, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    2702 </span>            :     {
<a name="2703"><span class="lineNum">    2703 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vpcmpgtw&quot;, VEX_PD, OP2_PCMPGTW_VdqWdq, offset, base, src0, dst);</span></a>
<span class="lineNum">    2704 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2705 </span><span class="lineNoCov">          0 :     void vpcmpgtw_mr(const void* address, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    2706 </span>            :     {
<span class="lineNum">    2707 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vpcmpgtw&quot;, VEX_PD, OP2_PCMPGTW_VdqWdq, address, src0, dst);</span>
<a name="2708"><span class="lineNum">    2708 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    2709 </span>            : 
<span class="lineNum">    2710 </span><span class="lineNoCov">          0 :     void vpcmpeqd_rr(XMMRegisterID src1, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    2711 </span>            :     {
<a name="2712"><span class="lineNum">    2712 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vpcmpeqd&quot;, VEX_PD, OP2_PCMPEQD_VdqWdq, src1, src0, dst);</span></a>
<span class="lineNum">    2713 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2714 </span><span class="lineNoCov">          0 :     void vpcmpeqd_mr(int32_t offset, RegisterID base, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    2715 </span>            :     {
<a name="2716"><span class="lineNum">    2716 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vpcmpeqd&quot;, VEX_PD, OP2_PCMPEQD_VdqWdq, offset, base, src0, dst);</span></a>
<span class="lineNum">    2717 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2718 </span><span class="lineNoCov">          0 :     void vpcmpeqd_mr(const void* address, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    2719 </span>            :     {
<span class="lineNum">    2720 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vpcmpeqd&quot;, VEX_PD, OP2_PCMPEQD_VdqWdq, address, src0, dst);</span>
<a name="2721"><span class="lineNum">    2721 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    2722 </span>            : 
<span class="lineNum">    2723 </span><span class="lineNoCov">          0 :     void vpcmpgtd_rr(XMMRegisterID src1, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    2724 </span>            :     {
<a name="2725"><span class="lineNum">    2725 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vpcmpgtd&quot;, VEX_PD, OP2_PCMPGTD_VdqWdq, src1, src0, dst);</span></a>
<span class="lineNum">    2726 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2727 </span><span class="lineNoCov">          0 :     void vpcmpgtd_mr(int32_t offset, RegisterID base, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    2728 </span>            :     {
<a name="2729"><span class="lineNum">    2729 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vpcmpgtd&quot;, VEX_PD, OP2_PCMPGTD_VdqWdq, offset, base, src0, dst);</span></a>
<span class="lineNum">    2730 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2731 </span><span class="lineNoCov">          0 :     void vpcmpgtd_mr(const void* address, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    2732 </span>            :     {
<span class="lineNum">    2733 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vpcmpgtd&quot;, VEX_PD, OP2_PCMPGTD_VdqWdq, address, src0, dst);</span>
<a name="2734"><span class="lineNum">    2734 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    2735 </span>            : 
<span class="lineNum">    2736 </span><span class="lineNoCov">          0 :     void vcmpps_rr(uint8_t order, XMMRegisterID src1, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    2737 </span>            :     {
<a name="2738"><span class="lineNum">    2738 </span><span class="lineNoCov">          0 :         twoByteOpImmSimd(&quot;vcmpps&quot;, VEX_PS, OP2_CMPPS_VpsWps, order, src1, src0, dst);</span></a>
<span class="lineNum">    2739 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2740 </span><span class="lineNoCov">          0 :     void vcmpps_mr(uint8_t order, int32_t offset, RegisterID base, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    2741 </span>            :     {
<a name="2742"><span class="lineNum">    2742 </span><span class="lineNoCov">          0 :         twoByteOpImmSimd(&quot;vcmpps&quot;, VEX_PS, OP2_CMPPS_VpsWps, order, offset, base, src0, dst);</span></a>
<span class="lineNum">    2743 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2744 </span><span class="lineNoCov">          0 :     void vcmpps_mr(uint8_t order, const void* address, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    2745 </span>            :     {
<span class="lineNum">    2746 </span><span class="lineNoCov">          0 :         twoByteOpImmSimd(&quot;vcmpps&quot;, VEX_PS, OP2_CMPPS_VpsWps, order, address, src0, dst);</span>
<a name="2747"><span class="lineNum">    2747 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    2748 </span>            : 
<span class="lineNum">    2749 </span><span class="lineNoCov">          0 :     void vrcpps_rr(XMMRegisterID src, XMMRegisterID dst) {</span>
<a name="2750"><span class="lineNum">    2750 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vrcpps&quot;, VEX_PS, OP2_RCPPS_VpsWps, src, invalid_xmm, dst);</span></a>
<span class="lineNum">    2751 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2752 </span><span class="lineNoCov">          0 :     void vrcpps_mr(int32_t offset, RegisterID base, XMMRegisterID dst) {</span>
<a name="2753"><span class="lineNum">    2753 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vrcpps&quot;, VEX_PS, OP2_RCPPS_VpsWps, offset, base, invalid_xmm, dst);</span></a>
<span class="lineNum">    2754 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2755 </span><span class="lineNoCov">          0 :     void vrcpps_mr(const void* address, XMMRegisterID dst) {</span>
<span class="lineNum">    2756 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vrcpps&quot;, VEX_PS, OP2_RCPPS_VpsWps, address, invalid_xmm, dst);</span>
<a name="2757"><span class="lineNum">    2757 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    2758 </span>            : 
<span class="lineNum">    2759 </span><span class="lineNoCov">          0 :     void vrsqrtps_rr(XMMRegisterID src, XMMRegisterID dst) {</span>
<a name="2760"><span class="lineNum">    2760 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vrsqrtps&quot;, VEX_PS, OP2_RSQRTPS_VpsWps, src, invalid_xmm, dst);</span></a>
<span class="lineNum">    2761 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2762 </span><span class="lineNoCov">          0 :     void vrsqrtps_mr(int32_t offset, RegisterID base, XMMRegisterID dst) {</span>
<a name="2763"><span class="lineNum">    2763 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vrsqrtps&quot;, VEX_PS, OP2_RSQRTPS_VpsWps, offset, base, invalid_xmm, dst);</span></a>
<span class="lineNum">    2764 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2765 </span><span class="lineNoCov">          0 :     void vrsqrtps_mr(const void* address, XMMRegisterID dst) {</span>
<span class="lineNum">    2766 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vrsqrtps&quot;, VEX_PS, OP2_RSQRTPS_VpsWps, address, invalid_xmm, dst);</span>
<a name="2767"><span class="lineNum">    2767 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    2768 </span>            : 
<span class="lineNum">    2769 </span><span class="lineNoCov">          0 :     void vsqrtps_rr(XMMRegisterID src, XMMRegisterID dst) {</span>
<a name="2770"><span class="lineNum">    2770 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vsqrtps&quot;, VEX_PS, OP2_SQRTPS_VpsWps, src, invalid_xmm, dst);</span></a>
<span class="lineNum">    2771 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2772 </span><span class="lineNoCov">          0 :     void vsqrtps_mr(int32_t offset, RegisterID base, XMMRegisterID dst) {</span>
<a name="2773"><span class="lineNum">    2773 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vsqrtps&quot;, VEX_PS, OP2_SQRTPS_VpsWps, offset, base, invalid_xmm, dst);</span></a>
<span class="lineNum">    2774 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2775 </span><span class="lineNoCov">          0 :     void vsqrtps_mr(const void* address, XMMRegisterID dst) {</span>
<span class="lineNum">    2776 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vsqrtps&quot;, VEX_PS, OP2_SQRTPS_VpsWps, address, invalid_xmm, dst);</span>
<a name="2777"><span class="lineNum">    2777 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    2778 </span>            : 
<span class="lineNum">    2779 </span><span class="lineNoCov">          0 :     void vaddsd_rr(XMMRegisterID src1, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    2780 </span>            :     {
<span class="lineNum">    2781 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vaddsd&quot;, VEX_SD, OP2_ADDSD_VsdWsd, src1, src0, dst);</span>
<a name="2782"><span class="lineNum">    2782 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    2783 </span>            : 
<span class="lineNum">    2784 </span><span class="lineNoCov">          0 :     void vaddss_rr(XMMRegisterID src1, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    2785 </span>            :     {
<span class="lineNum">    2786 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vaddss&quot;, VEX_SS, OP2_ADDSD_VsdWsd, src1, src0, dst);</span>
<a name="2787"><span class="lineNum">    2787 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    2788 </span>            : 
<span class="lineNum">    2789 </span><span class="lineNoCov">          0 :     void vaddsd_mr(int32_t offset, RegisterID base, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    2790 </span>            :     {
<span class="lineNum">    2791 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vaddsd&quot;, VEX_SD, OP2_ADDSD_VsdWsd, offset, base, src0, dst);</span>
<a name="2792"><span class="lineNum">    2792 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    2793 </span>            : 
<span class="lineNum">    2794 </span><span class="lineNoCov">          0 :     void vaddss_mr(int32_t offset, RegisterID base, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    2795 </span>            :     {
<span class="lineNum">    2796 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vaddss&quot;, VEX_SS, OP2_ADDSD_VsdWsd, offset, base, src0, dst);</span>
<a name="2797"><span class="lineNum">    2797 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    2798 </span>            : 
<span class="lineNum">    2799 </span><span class="lineNoCov">          0 :     void vaddsd_mr(const void* address, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    2800 </span>            :     {
<a name="2801"><span class="lineNum">    2801 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vaddsd&quot;, VEX_SD, OP2_ADDSD_VsdWsd, address, src0, dst);</span></a>
<span class="lineNum">    2802 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2803 </span><span class="lineNoCov">          0 :     void vaddss_mr(const void* address, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    2804 </span>            :     {
<span class="lineNum">    2805 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vaddss&quot;, VEX_SS, OP2_ADDSD_VsdWsd, address, src0, dst);</span>
<a name="2806"><span class="lineNum">    2806 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    2807 </span>            : 
<span class="lineNum">    2808 </span><span class="lineNoCov">          0 :     void vcvtss2sd_rr(XMMRegisterID src1, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    2809 </span>            :     {
<span class="lineNum">    2810 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vcvtss2sd&quot;, VEX_SS, OP2_CVTSS2SD_VsdEd, src1, src0, dst);</span>
<a name="2811"><span class="lineNum">    2811 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    2812 </span>            : 
<span class="lineNum">    2813 </span><span class="lineNoCov">          0 :     void vcvtsd2ss_rr(XMMRegisterID src1, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    2814 </span>            :     {
<span class="lineNum">    2815 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vcvtsd2ss&quot;, VEX_SD, OP2_CVTSD2SS_VsdEd, src1, src0, dst);</span>
<a name="2816"><span class="lineNum">    2816 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    2817 </span>            : 
<span class="lineNum">    2818 </span><span class="lineNoCov">          0 :     void vcvtsi2ss_rr(RegisterID src1, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    2819 </span>            :     {
<span class="lineNum">    2820 </span><span class="lineNoCov">          0 :         twoByteOpInt32Simd(&quot;vcvtsi2ss&quot;, VEX_SS, OP2_CVTSI2SD_VsdEd, src1, src0, dst);</span>
<a name="2821"><span class="lineNum">    2821 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    2822 </span>            : 
<span class="lineNum">    2823 </span><span class="lineCov">         58 :     void vcvtsi2sd_rr(RegisterID src1, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    2824 </span>            :     {
<span class="lineNum">    2825 </span><span class="lineCov">         58 :         twoByteOpInt32Simd(&quot;vcvtsi2sd&quot;, VEX_SD, OP2_CVTSI2SD_VsdEd, src1, src0, dst);</span>
<a name="2826"><span class="lineNum">    2826 </span><span class="lineCov">         58 :     }</span></a>
<span class="lineNum">    2827 </span>            : 
<span class="lineNum">    2828 </span><span class="lineNoCov">          0 :     void vcvttps2dq_rr(XMMRegisterID src, XMMRegisterID dst)</span>
<span class="lineNum">    2829 </span>            :     {
<span class="lineNum">    2830 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vcvttps2dq&quot;, VEX_SS, OP2_CVTTPS2DQ_VdqWps, src, invalid_xmm, dst);</span>
<a name="2831"><span class="lineNum">    2831 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    2832 </span>            : 
<span class="lineNum">    2833 </span><span class="lineNoCov">          0 :     void vcvtdq2ps_rr(XMMRegisterID src, XMMRegisterID dst)</span>
<span class="lineNum">    2834 </span>            :     {
<span class="lineNum">    2835 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vcvtdq2ps&quot;, VEX_PS, OP2_CVTDQ2PS_VpsWdq, src, invalid_xmm, dst);</span>
<a name="2836"><span class="lineNum">    2836 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    2837 </span>            : 
<span class="lineNum">    2838 </span><span class="lineNoCov">          0 :     void vcvtsi2sd_mr(int32_t offset, RegisterID base, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    2839 </span>            :     {
<span class="lineNum">    2840 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vcvtsi2sd&quot;, VEX_SD, OP2_CVTSI2SD_VsdEd, offset, base, src0, dst);</span>
<a name="2841"><span class="lineNum">    2841 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    2842 </span>            : 
<span class="lineNum">    2843 </span><span class="lineNoCov">          0 :     void vcvtsi2sd_mr(int32_t offset, RegisterID base, RegisterID index, int scale, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    2844 </span>            :     {
<span class="lineNum">    2845 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vcvtsi2sd&quot;, VEX_SD, OP2_CVTSI2SD_VsdEd, offset, base, index, scale, src0, dst);</span>
<span class="lineNum">    2846 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2847 </span>            : 
<span class="lineNum">    2848 </span>            :     void vcvtsi2ss_mr(int32_t offset, RegisterID base, XMMRegisterID src0, XMMRegisterID dst)
<span class="lineNum">    2849 </span>            :     {
<span class="lineNum">    2850 </span>            :         twoByteOpSimd(&quot;vcvtsi2ss&quot;, VEX_SS, OP2_CVTSI2SD_VsdEd, offset, base, src0, dst);
<span class="lineNum">    2851 </span>            :     }
<span class="lineNum">    2852 </span>            : 
<span class="lineNum">    2853 </span>            :     void vcvtsi2ss_mr(int32_t offset, RegisterID base, RegisterID index, int scale, XMMRegisterID src0, XMMRegisterID dst)
<span class="lineNum">    2854 </span>            :     {
<span class="lineNum">    2855 </span>            :         twoByteOpSimd(&quot;vcvtsi2ss&quot;, VEX_SS, OP2_CVTSI2SD_VsdEd, offset, base, index, scale, src0, dst);
<a name="2856"><span class="lineNum">    2856 </span>            :     }</a>
<span class="lineNum">    2857 </span>            : 
<span class="lineNum">    2858 </span><span class="lineCov">         26 :     void vcvttsd2si_rr(XMMRegisterID src, RegisterID dst)</span>
<span class="lineNum">    2859 </span>            :     {
<span class="lineNum">    2860 </span><span class="lineCov">         26 :         twoByteOpSimdInt32(&quot;vcvttsd2si&quot;, VEX_SD, OP2_CVTTSD2SI_GdWsd, src, dst);</span>
<a name="2861"><span class="lineNum">    2861 </span><span class="lineCov">         26 :     }</span></a>
<span class="lineNum">    2862 </span>            : 
<span class="lineNum">    2863 </span><span class="lineNoCov">          0 :     void vcvttss2si_rr(XMMRegisterID src, RegisterID dst)</span>
<span class="lineNum">    2864 </span>            :     {
<span class="lineNum">    2865 </span><span class="lineNoCov">          0 :         twoByteOpSimdInt32(&quot;vcvttss2si&quot;, VEX_SS, OP2_CVTTSD2SI_GdWsd, src, dst);</span>
<a name="2866"><span class="lineNum">    2866 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    2867 </span>            : 
<span class="lineNum">    2868 </span><span class="lineNoCov">          0 :     void vunpcklps_rr(XMMRegisterID src1, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    2869 </span>            :     {
<a name="2870"><span class="lineNum">    2870 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vunpcklps&quot;, VEX_PS, OP2_UNPCKLPS_VsdWsd, src1, src0, dst);</span></a>
<span class="lineNum">    2871 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2872 </span><span class="lineNoCov">          0 :     void vunpcklps_mr(int32_t offset, RegisterID base, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    2873 </span>            :     {
<a name="2874"><span class="lineNum">    2874 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vunpcklps&quot;, VEX_PS, OP2_UNPCKLPS_VsdWsd, offset, base, src0, dst);</span></a>
<span class="lineNum">    2875 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2876 </span><span class="lineNoCov">          0 :     void vunpcklps_mr(const void* addr, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    2877 </span>            :     {
<span class="lineNum">    2878 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vunpcklps&quot;, VEX_PS, OP2_UNPCKLPS_VsdWsd, addr, src0, dst);</span>
<a name="2879"><span class="lineNum">    2879 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    2880 </span>            : 
<span class="lineNum">    2881 </span><span class="lineNoCov">          0 :     void vunpckhps_rr(XMMRegisterID src1, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    2882 </span>            :     {
<a name="2883"><span class="lineNum">    2883 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vunpckhps&quot;, VEX_PS, OP2_UNPCKHPS_VsdWsd, src1, src0, dst);</span></a>
<span class="lineNum">    2884 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2885 </span><span class="lineNoCov">          0 :     void vunpckhps_mr(int32_t offset, RegisterID base, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    2886 </span>            :     {
<a name="2887"><span class="lineNum">    2887 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vunpckhps&quot;, VEX_PS, OP2_UNPCKHPS_VsdWsd, offset, base, src0, dst);</span></a>
<span class="lineNum">    2888 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2889 </span><span class="lineNoCov">          0 :     void vunpckhps_mr(const void* addr, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    2890 </span>            :     {
<span class="lineNum">    2891 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vunpckhps&quot;, VEX_PS, OP2_UNPCKHPS_VsdWsd, addr, src0, dst);</span>
<a name="2892"><span class="lineNum">    2892 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    2893 </span>            : 
<span class="lineNum">    2894 </span><span class="lineNoCov">          0 :     void vpand_rr(XMMRegisterID src1, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    2895 </span>            :     {
<a name="2896"><span class="lineNum">    2896 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vpand&quot;, VEX_PD, OP2_PANDDQ_VdqWdq, src1, src0, dst);</span></a>
<span class="lineNum">    2897 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2898 </span><span class="lineNoCov">          0 :     void vpand_mr(int32_t offset, RegisterID base, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    2899 </span>            :     {
<a name="2900"><span class="lineNum">    2900 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vpand&quot;, VEX_PD, OP2_PANDDQ_VdqWdq, offset, base, src0, dst);</span></a>
<span class="lineNum">    2901 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2902 </span><span class="lineNoCov">          0 :     void vpand_mr(const void* address, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    2903 </span>            :     {
<a name="2904"><span class="lineNum">    2904 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vpand&quot;, VEX_PD, OP2_PANDDQ_VdqWdq, address, src0, dst);</span></a>
<span class="lineNum">    2905 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2906 </span><span class="lineNoCov">          0 :     void vpor_rr(XMMRegisterID src1, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    2907 </span>            :     {
<a name="2908"><span class="lineNum">    2908 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vpor&quot;, VEX_PD, OP2_PORDQ_VdqWdq, src1, src0, dst);</span></a>
<span class="lineNum">    2909 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2910 </span><span class="lineNoCov">          0 :     void vpor_mr(int32_t offset, RegisterID base, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    2911 </span>            :     {
<a name="2912"><span class="lineNum">    2912 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vpor&quot;, VEX_PD, OP2_PORDQ_VdqWdq, offset, base, src0, dst);</span></a>
<span class="lineNum">    2913 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2914 </span><span class="lineNoCov">          0 :     void vpor_mr(const void* address, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    2915 </span>            :     {
<a name="2916"><span class="lineNum">    2916 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vpor&quot;, VEX_PD, OP2_PORDQ_VdqWdq, address, src0, dst);</span></a>
<span class="lineNum">    2917 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2918 </span><span class="lineNoCov">          0 :     void vpxor_rr(XMMRegisterID src1, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    2919 </span>            :     {
<a name="2920"><span class="lineNum">    2920 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vpxor&quot;, VEX_PD, OP2_PXORDQ_VdqWdq, src1, src0, dst);</span></a>
<span class="lineNum">    2921 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2922 </span><span class="lineNoCov">          0 :     void vpxor_mr(int32_t offset, RegisterID base, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    2923 </span>            :     {
<a name="2924"><span class="lineNum">    2924 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vpxor&quot;, VEX_PD, OP2_PXORDQ_VdqWdq, offset, base, src0, dst);</span></a>
<span class="lineNum">    2925 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2926 </span><span class="lineNoCov">          0 :     void vpxor_mr(const void* address, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    2927 </span>            :     {
<span class="lineNum">    2928 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vpxor&quot;, VEX_PD, OP2_PXORDQ_VdqWdq, address, src0, dst);</span>
<span class="lineNum">    2929 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2930 </span>            :     void vpandn_rr(XMMRegisterID src1, XMMRegisterID src0, XMMRegisterID dst)
<span class="lineNum">    2931 </span>            :     {
<span class="lineNum">    2932 </span>            :         twoByteOpSimd(&quot;vpandn&quot;, VEX_PD, OP2_PANDNDQ_VdqWdq, src1, src0, dst);
<span class="lineNum">    2933 </span>            :     }
<span class="lineNum">    2934 </span>            :     void vpandn_mr(int32_t offset, RegisterID base, XMMRegisterID src0, XMMRegisterID dst)
<span class="lineNum">    2935 </span>            :     {
<span class="lineNum">    2936 </span>            :         twoByteOpSimd(&quot;vpandn&quot;, VEX_PD, OP2_PANDNDQ_VdqWdq, offset, base, src0, dst);
<span class="lineNum">    2937 </span>            :     }
<span class="lineNum">    2938 </span>            :     void vpandn_mr(const void* address, XMMRegisterID src0, XMMRegisterID dst)
<span class="lineNum">    2939 </span>            :     {
<span class="lineNum">    2940 </span>            :         twoByteOpSimd(&quot;vpandn&quot;, VEX_PD, OP2_PANDNDQ_VdqWdq, address, src0, dst);
<a name="2941"><span class="lineNum">    2941 </span>            :     }</a>
<span class="lineNum">    2942 </span>            : 
<span class="lineNum">    2943 </span><span class="lineNoCov">          0 :     void vpshufd_irr(uint32_t mask, XMMRegisterID src, XMMRegisterID dst)</span>
<span class="lineNum">    2944 </span>            :     {
<a name="2945"><span class="lineNum">    2945 </span><span class="lineNoCov">          0 :         twoByteOpImmSimd(&quot;vpshufd&quot;, VEX_PD, OP2_PSHUFD_VdqWdqIb, mask, src, invalid_xmm, dst);</span></a>
<span class="lineNum">    2946 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2947 </span><span class="lineNoCov">          0 :     void vpshufd_imr(uint32_t mask, int32_t offset, RegisterID base, XMMRegisterID dst)</span>
<span class="lineNum">    2948 </span>            :     {
<a name="2949"><span class="lineNum">    2949 </span><span class="lineNoCov">          0 :         twoByteOpImmSimd(&quot;vpshufd&quot;, VEX_PD, OP2_PSHUFD_VdqWdqIb, mask, offset, base, invalid_xmm, dst);</span></a>
<span class="lineNum">    2950 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2951 </span><span class="lineNoCov">          0 :     void vpshufd_imr(uint32_t mask, const void* address, XMMRegisterID dst)</span>
<span class="lineNum">    2952 </span>            :     {
<span class="lineNum">    2953 </span><span class="lineNoCov">          0 :         twoByteOpImmSimd(&quot;vpshufd&quot;, VEX_PD, OP2_PSHUFD_VdqWdqIb, mask, address, invalid_xmm, dst);</span>
<a name="2954"><span class="lineNum">    2954 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    2955 </span>            : 
<span class="lineNum">    2956 </span><span class="lineNoCov">          0 :     void vpshuflw_irr(uint32_t mask, XMMRegisterID src, XMMRegisterID dst)</span>
<span class="lineNum">    2957 </span>            :     {
<span class="lineNum">    2958 </span><span class="lineNoCov">          0 :         twoByteOpImmSimd(&quot;vpshuflw&quot;, VEX_SD, OP2_PSHUFLW_VdqWdqIb, mask, src, invalid_xmm, dst);</span>
<span class="lineNum">    2959 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2960 </span>            : 
<span class="lineNum">    2961 </span>            :     void vpshufhw_irr(uint32_t mask, XMMRegisterID src, XMMRegisterID dst)
<span class="lineNum">    2962 </span>            :     {
<span class="lineNum">    2963 </span>            :         twoByteOpImmSimd(&quot;vpshufhw&quot;, VEX_SS, OP2_PSHUFHW_VdqWdqIb, mask, src, invalid_xmm, dst);
<a name="2964"><span class="lineNum">    2964 </span>            :     }</a>
<span class="lineNum">    2965 </span>            : 
<span class="lineNum">    2966 </span><span class="lineNoCov">          0 :     void vpshufb_rr(XMMRegisterID src1, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    2967 </span>            :     {
<span class="lineNum">    2968 </span><span class="lineNoCov">          0 :         threeByteOpSimd(&quot;vpshufb&quot;, VEX_PD, OP3_PSHUFB_VdqWdq, ESCAPE_38, src1, src0, dst);</span>
<a name="2969"><span class="lineNum">    2969 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    2970 </span>            : 
<span class="lineNum">    2971 </span><span class="lineNoCov">          0 :     void vshufps_irr(uint32_t mask, XMMRegisterID src1, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    2972 </span>            :     {
<a name="2973"><span class="lineNum">    2973 </span><span class="lineNoCov">          0 :         twoByteOpImmSimd(&quot;vshufps&quot;, VEX_PS, OP2_SHUFPS_VpsWpsIb, mask, src1, src0, dst);</span></a>
<span class="lineNum">    2974 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2975 </span><span class="lineNoCov">          0 :     void vshufps_imr(uint32_t mask, int32_t offset, RegisterID base, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    2976 </span>            :     {
<a name="2977"><span class="lineNum">    2977 </span><span class="lineNoCov">          0 :         twoByteOpImmSimd(&quot;vshufps&quot;, VEX_PS, OP2_SHUFPS_VpsWpsIb, mask, offset, base, src0, dst);</span></a>
<span class="lineNum">    2978 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2979 </span><span class="lineNoCov">          0 :     void vshufps_imr(uint32_t mask, const void* address, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    2980 </span>            :     {
<span class="lineNum">    2981 </span><span class="lineNoCov">          0 :         twoByteOpImmSimd(&quot;vshufps&quot;, VEX_PS, OP2_SHUFPS_VpsWpsIb, mask, address, src0, dst);</span>
<a name="2982"><span class="lineNum">    2982 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    2983 </span>            : 
<span class="lineNum">    2984 </span><span class="lineNoCov">          0 :     void vmovddup_rr(XMMRegisterID src, XMMRegisterID dst)</span>
<span class="lineNum">    2985 </span>            :     {
<span class="lineNum">    2986 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vmovddup&quot;, VEX_SD, OP2_MOVDDUP_VqWq, src, invalid_xmm, dst);</span>
<a name="2987"><span class="lineNum">    2987 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    2988 </span>            : 
<span class="lineNum">    2989 </span><span class="lineNoCov">          0 :     void vmovhlps_rr(XMMRegisterID src1, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    2990 </span>            :     {
<span class="lineNum">    2991 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vmovhlps&quot;, VEX_PS, OP2_MOVHLPS_VqUq, src1, src0, dst);</span>
<a name="2992"><span class="lineNum">    2992 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    2993 </span>            : 
<span class="lineNum">    2994 </span><span class="lineNoCov">          0 :     void vmovlhps_rr(XMMRegisterID src1, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    2995 </span>            :     {
<span class="lineNum">    2996 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vmovlhps&quot;, VEX_PS, OP2_MOVLHPS_VqUq, src1, src0, dst);</span>
<span class="lineNum">    2997 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    2998 </span>            : 
<span class="lineNum">    2999 </span>            :     void vpsrldq_ir(uint32_t count, XMMRegisterID src, XMMRegisterID dst)
<span class="lineNum">    3000 </span>            :     {
<span class="lineNum">    3001 </span>            :         MOZ_ASSERT(count &lt; 16);
<span class="lineNum">    3002 </span>            :         shiftOpImmSimd(&quot;vpsrldq&quot;, OP2_PSRLDQ_Vd, ShiftID::vpsrldq, count, src, dst);
<a name="3003"><span class="lineNum">    3003 </span>            :     }</a>
<span class="lineNum">    3004 </span>            : 
<span class="lineNum">    3005 </span><span class="lineNoCov">          0 :     void vpsllq_ir(uint32_t count, XMMRegisterID src, XMMRegisterID dst)</span>
<span class="lineNum">    3006 </span>            :     {
<span class="lineNum">    3007 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(count &lt; 64);</span>
<span class="lineNum">    3008 </span><span class="lineNoCov">          0 :         shiftOpImmSimd(&quot;vpsllq&quot;, OP2_PSRLDQ_Vd, ShiftID::vpsllx, count, src, dst);</span>
<span class="lineNum">    3009 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    3010 </span>            : 
<span class="lineNum">    3011 </span>            :     void vpsrlq_ir(uint32_t count, XMMRegisterID src, XMMRegisterID dst)
<span class="lineNum">    3012 </span>            :     {
<span class="lineNum">    3013 </span>            :         MOZ_ASSERT(count &lt; 64);
<span class="lineNum">    3014 </span>            :         shiftOpImmSimd(&quot;vpsrlq&quot;, OP2_PSRLDQ_Vd, ShiftID::vpsrlx, count, src, dst);
<a name="3015"><span class="lineNum">    3015 </span>            :     }</a>
<span class="lineNum">    3016 </span>            : 
<span class="lineNum">    3017 </span><span class="lineNoCov">          0 :     void vpslld_rr(XMMRegisterID src1, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    3018 </span>            :     {
<span class="lineNum">    3019 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vpslld&quot;, VEX_PD, OP2_PSLLD_VdqWdq, src1, src0, dst);</span>
<a name="3020"><span class="lineNum">    3020 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    3021 </span>            : 
<span class="lineNum">    3022 </span><span class="lineNoCov">          0 :     void vpslld_ir(uint32_t count, XMMRegisterID src, XMMRegisterID dst)</span>
<span class="lineNum">    3023 </span>            :     {
<span class="lineNum">    3024 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(count &lt; 32);</span>
<span class="lineNum">    3025 </span><span class="lineNoCov">          0 :         shiftOpImmSimd(&quot;vpslld&quot;, OP2_PSLLD_UdqIb, ShiftID::vpsllx, count, src, dst);</span>
<a name="3026"><span class="lineNum">    3026 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    3027 </span>            : 
<span class="lineNum">    3028 </span><span class="lineNoCov">          0 :     void vpsrad_rr(XMMRegisterID src1, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    3029 </span>            :     {
<span class="lineNum">    3030 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vpsrad&quot;, VEX_PD, OP2_PSRAD_VdqWdq, src1, src0, dst);</span>
<a name="3031"><span class="lineNum">    3031 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    3032 </span>            : 
<span class="lineNum">    3033 </span><span class="lineNoCov">          0 :     void vpsrad_ir(int32_t count, XMMRegisterID src, XMMRegisterID dst)</span>
<span class="lineNum">    3034 </span>            :     {
<span class="lineNum">    3035 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(count &lt; 32);</span>
<span class="lineNum">    3036 </span><span class="lineNoCov">          0 :         shiftOpImmSimd(&quot;vpsrad&quot;, OP2_PSRAD_UdqIb, ShiftID::vpsrad, count, src, dst);</span>
<a name="3037"><span class="lineNum">    3037 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    3038 </span>            : 
<span class="lineNum">    3039 </span><span class="lineNoCov">          0 :     void vpsrld_rr(XMMRegisterID src1, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    3040 </span>            :     {
<span class="lineNum">    3041 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vpsrld&quot;, VEX_PD, OP2_PSRLD_VdqWdq, src1, src0, dst);</span>
<a name="3042"><span class="lineNum">    3042 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    3043 </span>            : 
<span class="lineNum">    3044 </span><span class="lineNoCov">          0 :     void vpsrld_ir(uint32_t count, XMMRegisterID src, XMMRegisterID dst)</span>
<span class="lineNum">    3045 </span>            :     {
<span class="lineNum">    3046 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(count &lt; 32);</span>
<span class="lineNum">    3047 </span><span class="lineNoCov">          0 :         shiftOpImmSimd(&quot;vpsrld&quot;, OP2_PSRLD_UdqIb, ShiftID::vpsrlx, count, src, dst);</span>
<a name="3048"><span class="lineNum">    3048 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    3049 </span>            : 
<span class="lineNum">    3050 </span><span class="lineNoCov">          0 :     void vpsllw_rr(XMMRegisterID src1, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    3051 </span>            :     {
<span class="lineNum">    3052 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vpsllw&quot;, VEX_PD, OP2_PSLLW_VdqWdq, src1, src0, dst);</span>
<a name="3053"><span class="lineNum">    3053 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    3054 </span>            : 
<span class="lineNum">    3055 </span><span class="lineNoCov">          0 :     void vpsllw_ir(uint32_t count, XMMRegisterID src, XMMRegisterID dst)</span>
<span class="lineNum">    3056 </span>            :     {
<span class="lineNum">    3057 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(count &lt; 16);</span>
<span class="lineNum">    3058 </span><span class="lineNoCov">          0 :         shiftOpImmSimd(&quot;vpsllw&quot;, OP2_PSLLW_UdqIb, ShiftID::vpsllx, count, src, dst);</span>
<a name="3059"><span class="lineNum">    3059 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    3060 </span>            : 
<span class="lineNum">    3061 </span><span class="lineNoCov">          0 :     void vpsraw_rr(XMMRegisterID src1, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    3062 </span>            :     {
<span class="lineNum">    3063 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vpsraw&quot;, VEX_PD, OP2_PSRAW_VdqWdq, src1, src0, dst);</span>
<a name="3064"><span class="lineNum">    3064 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    3065 </span>            : 
<span class="lineNum">    3066 </span><span class="lineNoCov">          0 :     void vpsraw_ir(int32_t count, XMMRegisterID src, XMMRegisterID dst)</span>
<span class="lineNum">    3067 </span>            :     {
<span class="lineNum">    3068 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(count &lt; 16);</span>
<span class="lineNum">    3069 </span><span class="lineNoCov">          0 :         shiftOpImmSimd(&quot;vpsraw&quot;, OP2_PSRAW_UdqIb, ShiftID::vpsrad, count, src, dst);</span>
<a name="3070"><span class="lineNum">    3070 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    3071 </span>            : 
<span class="lineNum">    3072 </span><span class="lineNoCov">          0 :     void vpsrlw_rr(XMMRegisterID src1, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    3073 </span>            :     {
<span class="lineNum">    3074 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vpsrlw&quot;, VEX_PD, OP2_PSRLW_VdqWdq, src1, src0, dst);</span>
<a name="3075"><span class="lineNum">    3075 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    3076 </span>            : 
<span class="lineNum">    3077 </span><span class="lineNoCov">          0 :     void vpsrlw_ir(uint32_t count, XMMRegisterID src, XMMRegisterID dst)</span>
<span class="lineNum">    3078 </span>            :     {
<span class="lineNum">    3079 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(count &lt; 16);</span>
<span class="lineNum">    3080 </span><span class="lineNoCov">          0 :         shiftOpImmSimd(&quot;vpsrlw&quot;, OP2_PSRLW_UdqIb, ShiftID::vpsrlx, count, src, dst);</span>
<a name="3081"><span class="lineNum">    3081 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    3082 </span>            : 
<span class="lineNum">    3083 </span><span class="lineNoCov">          0 :     void vmovmskpd_rr(XMMRegisterID src, RegisterID dst)</span>
<span class="lineNum">    3084 </span>            :     {
<span class="lineNum">    3085 </span><span class="lineNoCov">          0 :         twoByteOpSimdInt32(&quot;vmovmskpd&quot;, VEX_PD, OP2_MOVMSKPD_EdVd, src, dst);</span>
<a name="3086"><span class="lineNum">    3086 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    3087 </span>            : 
<span class="lineNum">    3088 </span><span class="lineNoCov">          0 :     void vmovmskps_rr(XMMRegisterID src, RegisterID dst)</span>
<span class="lineNum">    3089 </span>            :     {
<span class="lineNum">    3090 </span><span class="lineNoCov">          0 :         twoByteOpSimdInt32(&quot;vmovmskps&quot;, VEX_PS, OP2_MOVMSKPD_EdVd, src, dst);</span>
<a name="3091"><span class="lineNum">    3091 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    3092 </span>            : 
<span class="lineNum">    3093 </span><span class="lineNoCov">          0 :     void vpmovmskb_rr(XMMRegisterID src, RegisterID dst)</span>
<span class="lineNum">    3094 </span>            :     {
<span class="lineNum">    3095 </span><span class="lineNoCov">          0 :         twoByteOpSimdInt32(&quot;vpmovmskb&quot;, VEX_PD, OP2_PMOVMSKB_EdVd, src, dst);</span>
<span class="lineNum">    3096 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    3097 </span>            : 
<span class="lineNum">    3098 </span>            :     void vptest_rr(XMMRegisterID rhs, XMMRegisterID lhs) {
<span class="lineNum">    3099 </span>            :         threeByteOpSimd(&quot;vptest&quot;, VEX_PD, OP3_PTEST_VdVd, ESCAPE_38, rhs, invalid_xmm, lhs);
<a name="3100"><span class="lineNum">    3100 </span>            :     }</a>
<span class="lineNum">    3101 </span>            : 
<span class="lineNum">    3102 </span><span class="lineNoCov">          0 :     void vmovd_rr(XMMRegisterID src, RegisterID dst)</span>
<span class="lineNum">    3103 </span>            :     {
<span class="lineNum">    3104 </span><span class="lineNoCov">          0 :         twoByteOpSimdInt32(&quot;vmovd&quot;, VEX_PD, OP2_MOVD_EdVd, (XMMRegisterID)dst, (RegisterID)src);</span>
<a name="3105"><span class="lineNum">    3105 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    3106 </span>            : 
<span class="lineNum">    3107 </span><span class="lineNoCov">          0 :     void vmovd_rr(RegisterID src, XMMRegisterID dst)</span>
<span class="lineNum">    3108 </span>            :     {
<span class="lineNum">    3109 </span><span class="lineNoCov">          0 :         twoByteOpInt32Simd(&quot;vmovd&quot;, VEX_PD, OP2_MOVD_VdEd, src, invalid_xmm, dst);</span>
<a name="3110"><span class="lineNum">    3110 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    3111 </span>            : 
<span class="lineNum">    3112 </span><span class="lineNoCov">          0 :     void vmovd_mr(int32_t offset, RegisterID base, XMMRegisterID dst)</span>
<span class="lineNum">    3113 </span>            :     {
<span class="lineNum">    3114 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vmovd&quot;, VEX_PD, OP2_MOVD_VdEd, offset, base, invalid_xmm, dst);</span>
<a name="3115"><span class="lineNum">    3115 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    3116 </span>            : 
<span class="lineNum">    3117 </span><span class="lineNoCov">          0 :     void vmovd_mr(int32_t offset, RegisterID base, RegisterID index, int32_t scale, XMMRegisterID dst)</span>
<span class="lineNum">    3118 </span>            :     {
<span class="lineNum">    3119 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vmovd&quot;, VEX_PD, OP2_MOVD_VdEd, offset, base, index, scale, invalid_xmm, dst);</span>
<span class="lineNum">    3120 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    3121 </span>            : 
<span class="lineNum">    3122 </span>            :     void vmovd_mr_disp32(int32_t offset, RegisterID base, XMMRegisterID dst)
<span class="lineNum">    3123 </span>            :     {
<span class="lineNum">    3124 </span>            :         twoByteOpSimd_disp32(&quot;vmovd&quot;, VEX_PD, OP2_MOVD_VdEd, offset, base, invalid_xmm, dst);
<span class="lineNum">    3125 </span>            :     }
<span class="lineNum">    3126 </span>            : 
<span class="lineNum">    3127 </span>            :     void vmovd_mr(const void* address, XMMRegisterID dst)
<span class="lineNum">    3128 </span>            :     {
<span class="lineNum">    3129 </span>            :         twoByteOpSimd(&quot;vmovd&quot;, VEX_PD, OP2_MOVD_VdEd, address, invalid_xmm, dst);
<a name="3130"><span class="lineNum">    3130 </span>            :     }</a>
<span class="lineNum">    3131 </span>            : 
<span class="lineNum">    3132 </span><span class="lineNoCov">          0 :     void vmovd_rm(XMMRegisterID src, int32_t offset, RegisterID base)</span>
<span class="lineNum">    3133 </span>            :     {
<span class="lineNum">    3134 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vmovd&quot;, VEX_PD, OP2_MOVD_EdVd, offset, base, invalid_xmm, src);</span>
<a name="3135"><span class="lineNum">    3135 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    3136 </span>            : 
<span class="lineNum">    3137 </span><span class="lineNoCov">          0 :     void vmovd_rm(XMMRegisterID src, int32_t offset, RegisterID base, RegisterID index, int scale)</span>
<span class="lineNum">    3138 </span>            :     {
<span class="lineNum">    3139 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vmovd&quot;, VEX_PD, OP2_MOVD_EdVd, offset, base, index, scale, invalid_xmm, src);</span>
<span class="lineNum">    3140 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    3141 </span>            : 
<span class="lineNum">    3142 </span>            :     void vmovd_rm_disp32(XMMRegisterID src, int32_t offset, RegisterID base)
<span class="lineNum">    3143 </span>            :     {
<span class="lineNum">    3144 </span>            :         twoByteOpSimd_disp32(&quot;vmovd&quot;, VEX_PD, OP2_MOVD_EdVd, offset, base, invalid_xmm, src);
<span class="lineNum">    3145 </span>            :     }
<span class="lineNum">    3146 </span>            : 
<span class="lineNum">    3147 </span>            :     void vmovd_rm(XMMRegisterID src, const void* address)
<span class="lineNum">    3148 </span>            :     {
<span class="lineNum">    3149 </span>            :         twoByteOpSimd(&quot;vmovd&quot;, VEX_PD, OP2_MOVD_EdVd, address, invalid_xmm, src);
<a name="3150"><span class="lineNum">    3150 </span>            :     }</a>
<span class="lineNum">    3151 </span>            : 
<span class="lineNum">    3152 </span><span class="lineCov">          7 :     void vmovsd_rm(XMMRegisterID src, int32_t offset, RegisterID base)</span>
<span class="lineNum">    3153 </span>            :     {
<span class="lineNum">    3154 </span><span class="lineCov">          7 :         twoByteOpSimd(&quot;vmovsd&quot;, VEX_SD, OP2_MOVSD_WsdVsd, offset, base, invalid_xmm, src);</span>
<span class="lineNum">    3155 </span><span class="lineCov">          7 :     }</span>
<span class="lineNum">    3156 </span>            : 
<span class="lineNum">    3157 </span>            :     void vmovsd_rm_disp32(XMMRegisterID src, int32_t offset, RegisterID base)
<span class="lineNum">    3158 </span>            :     {
<span class="lineNum">    3159 </span>            :         twoByteOpSimd_disp32(&quot;vmovsd&quot;, VEX_SD, OP2_MOVSD_WsdVsd, offset, base, invalid_xmm, src);
<a name="3160"><span class="lineNum">    3160 </span>            :     }</a>
<span class="lineNum">    3161 </span>            : 
<span class="lineNum">    3162 </span><span class="lineNoCov">          0 :     void vmovss_rm(XMMRegisterID src, int32_t offset, RegisterID base)</span>
<span class="lineNum">    3163 </span>            :     {
<span class="lineNum">    3164 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vmovss&quot;, VEX_SS, OP2_MOVSD_WsdVsd, offset, base, invalid_xmm, src);</span>
<span class="lineNum">    3165 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    3166 </span>            : 
<span class="lineNum">    3167 </span>            :     void vmovss_rm_disp32(XMMRegisterID src, int32_t offset, RegisterID base)
<span class="lineNum">    3168 </span>            :     {
<span class="lineNum">    3169 </span>            :         twoByteOpSimd_disp32(&quot;vmovss&quot;, VEX_SS, OP2_MOVSD_WsdVsd, offset, base, invalid_xmm, src);
<a name="3170"><span class="lineNum">    3170 </span>            :     }</a>
<span class="lineNum">    3171 </span>            : 
<span class="lineNum">    3172 </span><span class="lineNoCov">          0 :     void vmovss_mr(int32_t offset, RegisterID base, XMMRegisterID dst)</span>
<span class="lineNum">    3173 </span>            :     {
<span class="lineNum">    3174 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vmovss&quot;, VEX_SS, OP2_MOVSD_VsdWsd, offset, base, invalid_xmm, dst);</span>
<span class="lineNum">    3175 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    3176 </span>            : 
<span class="lineNum">    3177 </span>            :     void vmovss_mr_disp32(int32_t offset, RegisterID base, XMMRegisterID dst)
<span class="lineNum">    3178 </span>            :     {
<span class="lineNum">    3179 </span>            :         twoByteOpSimd_disp32(&quot;vmovss&quot;, VEX_SS, OP2_MOVSD_VsdWsd, offset, base, invalid_xmm, dst);
<a name="3180"><span class="lineNum">    3180 </span>            :     }</a>
<span class="lineNum">    3181 </span>            : 
<span class="lineNum">    3182 </span><span class="lineNoCov">          0 :     void vmovsd_rm(XMMRegisterID src, int32_t offset, RegisterID base, RegisterID index, int scale)</span>
<span class="lineNum">    3183 </span>            :     {
<span class="lineNum">    3184 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vmovsd&quot;, VEX_SD, OP2_MOVSD_WsdVsd, offset, base, index, scale, invalid_xmm, src);</span>
<a name="3185"><span class="lineNum">    3185 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    3186 </span>            : 
<span class="lineNum">    3187 </span><span class="lineNoCov">          0 :     void vmovss_rm(XMMRegisterID src, int32_t offset, RegisterID base, RegisterID index, int scale)</span>
<span class="lineNum">    3188 </span>            :     {
<span class="lineNum">    3189 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vmovss&quot;, VEX_SS, OP2_MOVSD_WsdVsd, offset, base, index, scale, invalid_xmm, src);</span>
<a name="3190"><span class="lineNum">    3190 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    3191 </span>            : 
<span class="lineNum">    3192 </span><span class="lineNoCov">          0 :     void vmovss_mr(int32_t offset, RegisterID base, RegisterID index, int scale, XMMRegisterID dst)</span>
<span class="lineNum">    3193 </span>            :     {
<span class="lineNum">    3194 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vmovss&quot;, VEX_SS, OP2_MOVSD_VsdWsd, offset, base, index, scale, invalid_xmm, dst);</span>
<a name="3195"><span class="lineNum">    3195 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    3196 </span>            : 
<span class="lineNum">    3197 </span><span class="lineCov">         16 :     void vmovsd_mr(int32_t offset, RegisterID base, XMMRegisterID dst)</span>
<span class="lineNum">    3198 </span>            :     {
<span class="lineNum">    3199 </span><span class="lineCov">         16 :         twoByteOpSimd(&quot;vmovsd&quot;, VEX_SD, OP2_MOVSD_VsdWsd, offset, base, invalid_xmm, dst);</span>
<span class="lineNum">    3200 </span><span class="lineCov">         16 :     }</span>
<span class="lineNum">    3201 </span>            : 
<span class="lineNum">    3202 </span>            :     void vmovsd_mr_disp32(int32_t offset, RegisterID base, XMMRegisterID dst)
<span class="lineNum">    3203 </span>            :     {
<span class="lineNum">    3204 </span>            :         twoByteOpSimd_disp32(&quot;vmovsd&quot;, VEX_SD, OP2_MOVSD_VsdWsd, offset, base, invalid_xmm, dst);
<a name="3205"><span class="lineNum">    3205 </span>            :     }</a>
<span class="lineNum">    3206 </span>            : 
<span class="lineNum">    3207 </span><span class="lineNoCov">          0 :     void vmovsd_mr(int32_t offset, RegisterID base, RegisterID index, int scale, XMMRegisterID dst)</span>
<span class="lineNum">    3208 </span>            :     {
<span class="lineNum">    3209 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vmovsd&quot;, VEX_SD, OP2_MOVSD_VsdWsd, offset, base, index, scale, invalid_xmm, dst);</span>
<span class="lineNum">    3210 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    3211 </span>            : 
<span class="lineNum">    3212 </span>            :     // Note that the register-to-register form of vmovsd does not write to the
<span class="lineNum">    3213 </span>            :     // entire output register. For general-purpose register-to-register moves,
<span class="lineNum">    3214 </span>            :     // use vmovapd instead.
<span class="lineNum">    3215 </span>            :     void vmovsd_rr(XMMRegisterID src1, XMMRegisterID src0, XMMRegisterID dst)
<span class="lineNum">    3216 </span>            :     {
<span class="lineNum">    3217 </span>            :         twoByteOpSimd(&quot;vmovsd&quot;, VEX_SD, OP2_MOVSD_VsdWsd, src1, src0, dst);
<span class="lineNum">    3218 </span>            :     }
<span class="lineNum">    3219 </span>            : 
<a name="3220"><span class="lineNum">    3220 </span>            :     // The register-to-register form of vmovss has the same problem as vmovsd</a>
<span class="lineNum">    3221 </span>            :     // above. Prefer vmovaps for register-to-register moves.
<span class="lineNum">    3222 </span><span class="lineNoCov">          0 :     void vmovss_rr(XMMRegisterID src1, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    3223 </span>            :     {
<span class="lineNum">    3224 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vmovss&quot;, VEX_SS, OP2_MOVSD_VsdWsd, src1, src0, dst);</span>
<span class="lineNum">    3225 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    3226 </span>            : 
<span class="lineNum">    3227 </span>            :     void vmovsd_mr(const void* address, XMMRegisterID dst)
<span class="lineNum">    3228 </span>            :     {
<span class="lineNum">    3229 </span>            :         twoByteOpSimd(&quot;vmovsd&quot;, VEX_SD, OP2_MOVSD_VsdWsd, address, invalid_xmm, dst);
<span class="lineNum">    3230 </span>            :     }
<span class="lineNum">    3231 </span>            : 
<span class="lineNum">    3232 </span>            :     void vmovss_mr(const void* address, XMMRegisterID dst)
<span class="lineNum">    3233 </span>            :     {
<span class="lineNum">    3234 </span>            :         twoByteOpSimd(&quot;vmovss&quot;, VEX_SS, OP2_MOVSD_VsdWsd, address, invalid_xmm, dst);
<span class="lineNum">    3235 </span>            :     }
<span class="lineNum">    3236 </span>            : 
<span class="lineNum">    3237 </span>            :     void vmovups_mr(const void* address, XMMRegisterID dst)
<span class="lineNum">    3238 </span>            :     {
<span class="lineNum">    3239 </span>            :         twoByteOpSimd(&quot;vmovups&quot;, VEX_PS, OP2_MOVPS_VpsWps, address, invalid_xmm, dst);
<span class="lineNum">    3240 </span>            :     }
<span class="lineNum">    3241 </span>            : 
<span class="lineNum">    3242 </span>            :     void vmovdqu_mr(const void* address, XMMRegisterID dst)
<span class="lineNum">    3243 </span>            :     {
<span class="lineNum">    3244 </span>            :         twoByteOpSimd(&quot;vmovdqu&quot;, VEX_SS, OP2_MOVDQ_VdqWdq, address, invalid_xmm, dst);
<span class="lineNum">    3245 </span>            :     }
<span class="lineNum">    3246 </span>            : 
<span class="lineNum">    3247 </span>            :     void vmovsd_rm(XMMRegisterID src, const void* address)
<span class="lineNum">    3248 </span>            :     {
<span class="lineNum">    3249 </span>            :         twoByteOpSimd(&quot;vmovsd&quot;, VEX_SD, OP2_MOVSD_WsdVsd, address, invalid_xmm, src);
<span class="lineNum">    3250 </span>            :     }
<span class="lineNum">    3251 </span>            : 
<span class="lineNum">    3252 </span>            :     void vmovss_rm(XMMRegisterID src, const void* address)
<span class="lineNum">    3253 </span>            :     {
<span class="lineNum">    3254 </span>            :         twoByteOpSimd(&quot;vmovss&quot;, VEX_SS, OP2_MOVSD_WsdVsd, address, invalid_xmm, src);
<span class="lineNum">    3255 </span>            :     }
<span class="lineNum">    3256 </span>            : 
<span class="lineNum">    3257 </span>            :     void vmovdqa_rm(XMMRegisterID src, const void* address)
<span class="lineNum">    3258 </span>            :     {
<span class="lineNum">    3259 </span>            :         twoByteOpSimd(&quot;vmovdqa&quot;, VEX_PD, OP2_MOVDQ_WdqVdq, address, invalid_xmm, src);
<span class="lineNum">    3260 </span>            :     }
<span class="lineNum">    3261 </span>            : 
<span class="lineNum">    3262 </span>            :     void vmovaps_rm(XMMRegisterID src, const void* address)
<span class="lineNum">    3263 </span>            :     {
<span class="lineNum">    3264 </span>            :         twoByteOpSimd(&quot;vmovaps&quot;, VEX_PS, OP2_MOVAPS_WsdVsd, address, invalid_xmm, src);
<span class="lineNum">    3265 </span>            :     }
<span class="lineNum">    3266 </span>            : 
<span class="lineNum">    3267 </span>            :     void vmovdqu_rm(XMMRegisterID src, const void* address)
<span class="lineNum">    3268 </span>            :     {
<span class="lineNum">    3269 </span>            :         twoByteOpSimd(&quot;vmovdqu&quot;, VEX_SS, OP2_MOVDQ_WdqVdq, address, invalid_xmm, src);
<span class="lineNum">    3270 </span>            :     }
<span class="lineNum">    3271 </span>            : 
<span class="lineNum">    3272 </span>            :     void vmovups_rm(XMMRegisterID src, const void* address)
<span class="lineNum">    3273 </span>            :     {
<span class="lineNum">    3274 </span>            :         twoByteOpSimd(&quot;vmovups&quot;, VEX_PS, OP2_MOVPS_WpsVps, address, invalid_xmm, src);
<a name="3275"><span class="lineNum">    3275 </span>            :     }</a>
<span class="lineNum">    3276 </span>            : 
<span class="lineNum">    3277 </span><span class="lineNoCov">          0 :     void vmovaps_rr(XMMRegisterID src, XMMRegisterID dst)</span>
<span class="lineNum">    3278 </span>            :     {
<span class="lineNum">    3279 </span>            : #ifdef JS_CODEGEN_X64
<span class="lineNum">    3280 </span>            :         // There are two opcodes that can encode this instruction. If we have
<span class="lineNum">    3281 </span>            :         // one register in [xmm8,xmm15] and one in [xmm0,xmm7], use the
<span class="lineNum">    3282 </span>            :         // opcode which swaps the operands, as that way we can get a two-byte
<span class="lineNum">    3283 </span>            :         // VEX in that case.
<span class="lineNum">    3284 </span><span class="lineNoCov">          0 :         if (src &gt;= xmm8 &amp;&amp; dst &lt; xmm8) {</span>
<span class="lineNum">    3285 </span><span class="lineNoCov">          0 :             twoByteOpSimd(&quot;vmovaps&quot;, VEX_PS, OP2_MOVAPS_WsdVsd, dst, invalid_xmm, src);</span>
<span class="lineNum">    3286 </span><span class="lineNoCov">          0 :             return;</span>
<span class="lineNum">    3287 </span>            :         }
<span class="lineNum">    3288 </span>            : #endif
<a name="3289"><span class="lineNum">    3289 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vmovaps&quot;, VEX_PS, OP2_MOVAPS_VsdWsd, src, invalid_xmm, dst);</span></a>
<span class="lineNum">    3290 </span>            :     }
<span class="lineNum">    3291 </span><span class="lineNoCov">          0 :     void vmovaps_rm(XMMRegisterID src, int32_t offset, RegisterID base)</span>
<span class="lineNum">    3292 </span>            :     {
<a name="3293"><span class="lineNum">    3293 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vmovaps&quot;, VEX_PS, OP2_MOVAPS_WsdVsd, offset, base, invalid_xmm, src);</span></a>
<span class="lineNum">    3294 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    3295 </span><span class="lineNoCov">          0 :     void vmovaps_rm(XMMRegisterID src, int32_t offset, RegisterID base, RegisterID index, int scale)</span>
<span class="lineNum">    3296 </span>            :     {
<a name="3297"><span class="lineNum">    3297 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vmovaps&quot;, VEX_PS, OP2_MOVAPS_WsdVsd, offset, base, index, scale, invalid_xmm, src);</span></a>
<span class="lineNum">    3298 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    3299 </span><span class="lineNoCov">          0 :     void vmovaps_mr(int32_t offset, RegisterID base, XMMRegisterID dst)</span>
<span class="lineNum">    3300 </span>            :     {
<a name="3301"><span class="lineNum">    3301 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vmovaps&quot;, VEX_PS, OP2_MOVAPS_VsdWsd, offset, base, invalid_xmm, dst);</span></a>
<span class="lineNum">    3302 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    3303 </span><span class="lineNoCov">          0 :     void vmovaps_mr(int32_t offset, RegisterID base, RegisterID index, int scale, XMMRegisterID dst)</span>
<span class="lineNum">    3304 </span>            :     {
<span class="lineNum">    3305 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vmovaps&quot;, VEX_PS, OP2_MOVAPS_VsdWsd, offset, base, index, scale, invalid_xmm, dst);</span>
<a name="3306"><span class="lineNum">    3306 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    3307 </span>            : 
<span class="lineNum">    3308 </span><span class="lineCov">     165673 :     void vmovups_rm(XMMRegisterID src, int32_t offset, RegisterID base)</span>
<span class="lineNum">    3309 </span>            :     {
<span class="lineNum">    3310 </span><span class="lineCov">     165673 :         twoByteOpSimd(&quot;vmovups&quot;, VEX_PS, OP2_MOVPS_WpsVps, offset, base, invalid_xmm, src);</span>
<span class="lineNum">    3311 </span><span class="lineCov">     165663 :     }</span>
<span class="lineNum">    3312 </span>            :     void vmovups_rm_disp32(XMMRegisterID src, int32_t offset, RegisterID base)
<span class="lineNum">    3313 </span>            :     {
<a name="3314"><span class="lineNum">    3314 </span>            :         twoByteOpSimd_disp32(&quot;vmovups&quot;, VEX_PS, OP2_MOVPS_WpsVps, offset, base, invalid_xmm, src);</a>
<span class="lineNum">    3315 </span>            :     }
<span class="lineNum">    3316 </span><span class="lineNoCov">          0 :     void vmovups_rm(XMMRegisterID src, int32_t offset, RegisterID base, RegisterID index, int scale)</span>
<span class="lineNum">    3317 </span>            :     {
<a name="3318"><span class="lineNum">    3318 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vmovups&quot;, VEX_PS, OP2_MOVPS_WpsVps, offset, base, index, scale, invalid_xmm, src);</span></a>
<span class="lineNum">    3319 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    3320 </span><span class="lineCov">     165542 :     void vmovups_mr(int32_t offset, RegisterID base, XMMRegisterID dst)</span>
<span class="lineNum">    3321 </span>            :     {
<span class="lineNum">    3322 </span><span class="lineCov">     165542 :         twoByteOpSimd(&quot;vmovups&quot;, VEX_PS, OP2_MOVPS_VpsWps, offset, base, invalid_xmm, dst);</span>
<span class="lineNum">    3323 </span><span class="lineCov">     165522 :     }</span>
<span class="lineNum">    3324 </span>            :     void vmovups_mr_disp32(int32_t offset, RegisterID base, XMMRegisterID dst)
<span class="lineNum">    3325 </span>            :     {
<a name="3326"><span class="lineNum">    3326 </span>            :         twoByteOpSimd_disp32(&quot;vmovups&quot;, VEX_PS, OP2_MOVPS_VpsWps, offset, base, invalid_xmm, dst);</a>
<span class="lineNum">    3327 </span>            :     }
<span class="lineNum">    3328 </span><span class="lineNoCov">          0 :     void vmovups_mr(int32_t offset, RegisterID base, RegisterID index, int scale, XMMRegisterID dst)</span>
<span class="lineNum">    3329 </span>            :     {
<span class="lineNum">    3330 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vmovups&quot;, VEX_PS, OP2_MOVPS_VpsWps, offset, base, index, scale, invalid_xmm, dst);</span>
<a name="3331"><span class="lineNum">    3331 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    3332 </span>            : 
<span class="lineNum">    3333 </span><span class="lineNoCov">          0 :     void vmovapd_rr(XMMRegisterID src, XMMRegisterID dst)</span>
<span class="lineNum">    3334 </span>            :     {
<span class="lineNum">    3335 </span>            : #ifdef JS_CODEGEN_X64
<span class="lineNum">    3336 </span>            :         // There are two opcodes that can encode this instruction. If we have
<span class="lineNum">    3337 </span>            :         // one register in [xmm8,xmm15] and one in [xmm0,xmm7], use the
<span class="lineNum">    3338 </span>            :         // opcode which swaps the operands, as that way we can get a two-byte
<span class="lineNum">    3339 </span>            :         // VEX in that case.
<span class="lineNum">    3340 </span><span class="lineNoCov">          0 :         if (src &gt;= xmm8 &amp;&amp; dst &lt; xmm8) {</span>
<span class="lineNum">    3341 </span><span class="lineNoCov">          0 :             twoByteOpSimd(&quot;vmovapd&quot;, VEX_PD, OP2_MOVAPS_WsdVsd, dst, invalid_xmm, src);</span>
<span class="lineNum">    3342 </span><span class="lineNoCov">          0 :             return;</span>
<span class="lineNum">    3343 </span>            :         }
<span class="lineNum">    3344 </span>            : #endif
<span class="lineNum">    3345 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vmovapd&quot;, VEX_PD, OP2_MOVAPD_VsdWsd, src, invalid_xmm, dst);</span>
<a name="3346"><span class="lineNum">    3346 </span>            :     }</a>
<span class="lineNum">    3347 </span>            : 
<span class="lineNum">    3348 </span><span class="lineNoCov">          0 :     void vmovdqu_rm(XMMRegisterID src, int32_t offset, RegisterID base)</span>
<span class="lineNum">    3349 </span>            :     {
<span class="lineNum">    3350 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vmovdqu&quot;, VEX_SS, OP2_MOVDQ_WdqVdq, offset, base, invalid_xmm, src);</span>
<span class="lineNum">    3351 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    3352 </span>            : 
<span class="lineNum">    3353 </span>            :     void vmovdqu_rm_disp32(XMMRegisterID src, int32_t offset, RegisterID base)
<span class="lineNum">    3354 </span>            :     {
<span class="lineNum">    3355 </span>            :         twoByteOpSimd_disp32(&quot;vmovdqu&quot;, VEX_SS, OP2_MOVDQ_WdqVdq, offset, base, invalid_xmm, src);
<a name="3356"><span class="lineNum">    3356 </span>            :     }</a>
<span class="lineNum">    3357 </span>            : 
<span class="lineNum">    3358 </span><span class="lineNoCov">          0 :     void vmovdqu_rm(XMMRegisterID src, int32_t offset, RegisterID base, RegisterID index, int scale)</span>
<span class="lineNum">    3359 </span>            :     {
<span class="lineNum">    3360 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vmovdqu&quot;, VEX_SS, OP2_MOVDQ_WdqVdq, offset, base, index, scale, invalid_xmm, src);</span>
<a name="3361"><span class="lineNum">    3361 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    3362 </span>            : 
<span class="lineNum">    3363 </span><span class="lineNoCov">          0 :     void vmovdqu_mr(int32_t offset, RegisterID base, XMMRegisterID dst)</span>
<span class="lineNum">    3364 </span>            :     {
<span class="lineNum">    3365 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vmovdqu&quot;, VEX_SS, OP2_MOVDQ_VdqWdq, offset, base, invalid_xmm, dst);</span>
<span class="lineNum">    3366 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    3367 </span>            : 
<span class="lineNum">    3368 </span>            :     void vmovdqu_mr_disp32(int32_t offset, RegisterID base, XMMRegisterID dst)
<span class="lineNum">    3369 </span>            :     {
<span class="lineNum">    3370 </span>            :         twoByteOpSimd_disp32(&quot;vmovdqu&quot;, VEX_SS, OP2_MOVDQ_VdqWdq, offset, base, invalid_xmm, dst);
<a name="3371"><span class="lineNum">    3371 </span>            :     }</a>
<span class="lineNum">    3372 </span>            : 
<span class="lineNum">    3373 </span><span class="lineNoCov">          0 :     void vmovdqu_mr(int32_t offset, RegisterID base, RegisterID index, int scale, XMMRegisterID dst)</span>
<span class="lineNum">    3374 </span>            :     {
<span class="lineNum">    3375 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vmovdqu&quot;, VEX_SS, OP2_MOVDQ_VdqWdq, offset, base, index, scale, invalid_xmm, dst);</span>
<a name="3376"><span class="lineNum">    3376 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    3377 </span>            : 
<span class="lineNum">    3378 </span><span class="lineNoCov">          0 :     void vmovdqa_rr(XMMRegisterID src, XMMRegisterID dst)</span>
<span class="lineNum">    3379 </span>            :     {
<span class="lineNum">    3380 </span>            : #ifdef JS_CODEGEN_X64
<span class="lineNum">    3381 </span>            :         // There are two opcodes that can encode this instruction. If we have
<span class="lineNum">    3382 </span>            :         // one register in [xmm8,xmm15] and one in [xmm0,xmm7], use the
<span class="lineNum">    3383 </span>            :         // opcode which swaps the operands, as that way we can get a two-byte
<span class="lineNum">    3384 </span>            :         // VEX in that case.
<span class="lineNum">    3385 </span><span class="lineNoCov">          0 :         if (src &gt;= xmm8 &amp;&amp; dst &lt; xmm8) {</span>
<span class="lineNum">    3386 </span><span class="lineNoCov">          0 :             twoByteOpSimd(&quot;vmovdqa&quot;, VEX_PD, OP2_MOVDQ_WdqVdq, dst, invalid_xmm, src);</span>
<span class="lineNum">    3387 </span><span class="lineNoCov">          0 :             return;</span>
<span class="lineNum">    3388 </span>            :         }
<span class="lineNum">    3389 </span>            : #endif
<span class="lineNum">    3390 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vmovdqa&quot;, VEX_PD, OP2_MOVDQ_VdqWdq, src, invalid_xmm, dst);</span>
<a name="3391"><span class="lineNum">    3391 </span>            :     }</a>
<span class="lineNum">    3392 </span>            : 
<span class="lineNum">    3393 </span><span class="lineNoCov">          0 :     void vmovdqa_rm(XMMRegisterID src, int32_t offset, RegisterID base)</span>
<span class="lineNum">    3394 </span>            :     {
<span class="lineNum">    3395 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vmovdqa&quot;, VEX_PD, OP2_MOVDQ_WdqVdq, offset, base, invalid_xmm, src);</span>
<a name="3396"><span class="lineNum">    3396 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    3397 </span>            : 
<span class="lineNum">    3398 </span><span class="lineNoCov">          0 :     void vmovdqa_rm(XMMRegisterID src, int32_t offset, RegisterID base, RegisterID index, int scale)</span>
<span class="lineNum">    3399 </span>            :     {
<span class="lineNum">    3400 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vmovdqa&quot;, VEX_PD, OP2_MOVDQ_WdqVdq, offset, base, index, scale, invalid_xmm, src);</span>
<a name="3401"><span class="lineNum">    3401 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    3402 </span>            : 
<span class="lineNum">    3403 </span><span class="lineNoCov">          0 :     void vmovdqa_mr(int32_t offset, RegisterID base, XMMRegisterID dst)</span>
<span class="lineNum">    3404 </span>            :     {
<span class="lineNum">    3405 </span>            : 
<span class="lineNum">    3406 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vmovdqa&quot;, VEX_PD, OP2_MOVDQ_VdqWdq, offset, base, invalid_xmm, dst);</span>
<a name="3407"><span class="lineNum">    3407 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    3408 </span>            : 
<span class="lineNum">    3409 </span><span class="lineNoCov">          0 :     void vmovdqa_mr(int32_t offset, RegisterID base, RegisterID index, int scale, XMMRegisterID dst)</span>
<span class="lineNum">    3410 </span>            :     {
<span class="lineNum">    3411 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vmovdqa&quot;, VEX_PD, OP2_MOVDQ_VdqWdq, offset, base, index, scale, invalid_xmm, dst);</span>
<a name="3412"><span class="lineNum">    3412 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    3413 </span>            : 
<span class="lineNum">    3414 </span><span class="lineNoCov">          0 :     void vmulsd_rr(XMMRegisterID src1, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    3415 </span>            :     {
<span class="lineNum">    3416 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vmulsd&quot;, VEX_SD, OP2_MULSD_VsdWsd, src1, src0, dst);</span>
<a name="3417"><span class="lineNum">    3417 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    3418 </span>            : 
<span class="lineNum">    3419 </span><span class="lineNoCov">          0 :     void vmulss_rr(XMMRegisterID src1, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    3420 </span>            :     {
<span class="lineNum">    3421 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vmulss&quot;, VEX_SS, OP2_MULSD_VsdWsd, src1, src0, dst);</span>
<a name="3422"><span class="lineNum">    3422 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    3423 </span>            : 
<span class="lineNum">    3424 </span><span class="lineNoCov">          0 :     void vmulsd_mr(int32_t offset, RegisterID base, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    3425 </span>            :     {
<span class="lineNum">    3426 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vmulsd&quot;, VEX_SD, OP2_MULSD_VsdWsd, offset, base, src0, dst);</span>
<a name="3427"><span class="lineNum">    3427 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    3428 </span>            : 
<span class="lineNum">    3429 </span><span class="lineNoCov">          0 :     void vmulss_mr(int32_t offset, RegisterID base, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    3430 </span>            :     {
<span class="lineNum">    3431 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vmulss&quot;, VEX_SS, OP2_MULSD_VsdWsd, offset, base, src0, dst);</span>
<a name="3432"><span class="lineNum">    3432 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    3433 </span>            : 
<span class="lineNum">    3434 </span><span class="lineNoCov">          0 :     void vpinsrw_irr(uint32_t whichWord, RegisterID src1, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    3435 </span>            :     {
<span class="lineNum">    3436 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(whichWord &lt; 8);</span>
<span class="lineNum">    3437 </span><span class="lineNoCov">          0 :         twoByteOpImmInt32Simd(&quot;vpinsrw&quot;, VEX_PD, OP2_PINSRW, whichWord, src1, src0, dst);</span>
<a name="3438"><span class="lineNum">    3438 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    3439 </span>            : 
<span class="lineNum">    3440 </span><span class="lineNoCov">          0 :     void vpextrw_irr(uint32_t whichWord, XMMRegisterID src, RegisterID dst)</span>
<span class="lineNum">    3441 </span>            :     {
<span class="lineNum">    3442 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(whichWord &lt; 8);</span>
<span class="lineNum">    3443 </span><span class="lineNoCov">          0 :         twoByteOpImmSimdInt32(&quot;vpextrw&quot;, VEX_PD, OP2_PEXTRW_GdUdIb, whichWord, src, dst);</span>
<a name="3444"><span class="lineNum">    3444 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    3445 </span>            : 
<span class="lineNum">    3446 </span><span class="lineNoCov">          0 :     void vsubsd_rr(XMMRegisterID src1, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    3447 </span>            :     {
<span class="lineNum">    3448 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vsubsd&quot;, VEX_SD, OP2_SUBSD_VsdWsd, src1, src0, dst);</span>
<a name="3449"><span class="lineNum">    3449 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    3450 </span>            : 
<span class="lineNum">    3451 </span><span class="lineNoCov">          0 :     void vsubss_rr(XMMRegisterID src1, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    3452 </span>            :     {
<span class="lineNum">    3453 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vsubss&quot;, VEX_SS, OP2_SUBSD_VsdWsd, src1, src0, dst);</span>
<a name="3454"><span class="lineNum">    3454 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    3455 </span>            : 
<span class="lineNum">    3456 </span><span class="lineNoCov">          0 :     void vsubsd_mr(int32_t offset, RegisterID base, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    3457 </span>            :     {
<span class="lineNum">    3458 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vsubsd&quot;, VEX_SD, OP2_SUBSD_VsdWsd, offset, base, src0, dst);</span>
<a name="3459"><span class="lineNum">    3459 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    3460 </span>            : 
<span class="lineNum">    3461 </span><span class="lineNoCov">          0 :     void vsubss_mr(int32_t offset, RegisterID base, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    3462 </span>            :     {
<span class="lineNum">    3463 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vsubss&quot;, VEX_SS, OP2_SUBSD_VsdWsd, offset, base, src0, dst);</span>
<a name="3464"><span class="lineNum">    3464 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    3465 </span>            : 
<span class="lineNum">    3466 </span><span class="lineNoCov">          0 :     void vucomiss_rr(XMMRegisterID rhs, XMMRegisterID lhs)</span>
<span class="lineNum">    3467 </span>            :     {
<span class="lineNum">    3468 </span><span class="lineNoCov">          0 :         twoByteOpSimdFlags(&quot;vucomiss&quot;, VEX_PS, OP2_UCOMISD_VsdWsd, rhs, lhs);</span>
<a name="3469"><span class="lineNum">    3469 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    3470 </span>            : 
<span class="lineNum">    3471 </span><span class="lineCov">         38 :     void vucomisd_rr(XMMRegisterID rhs, XMMRegisterID lhs)</span>
<span class="lineNum">    3472 </span>            :     {
<span class="lineNum">    3473 </span><span class="lineCov">         38 :         twoByteOpSimdFlags(&quot;vucomisd&quot;, VEX_PD, OP2_UCOMISD_VsdWsd, rhs, lhs);</span>
<span class="lineNum">    3474 </span><span class="lineCov">         38 :     }</span>
<span class="lineNum">    3475 </span>            : 
<span class="lineNum">    3476 </span>            :     void vucomisd_mr(int32_t offset, RegisterID base, XMMRegisterID lhs)
<span class="lineNum">    3477 </span>            :     {
<span class="lineNum">    3478 </span>            :         twoByteOpSimdFlags(&quot;vucomisd&quot;, VEX_PD, OP2_UCOMISD_VsdWsd, offset, base, lhs);
<a name="3479"><span class="lineNum">    3479 </span>            :     }</a>
<span class="lineNum">    3480 </span>            : 
<span class="lineNum">    3481 </span><span class="lineCov">          1 :     void vdivsd_rr(XMMRegisterID src1, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    3482 </span>            :     {
<span class="lineNum">    3483 </span><span class="lineCov">          1 :         twoByteOpSimd(&quot;vdivsd&quot;, VEX_SD, OP2_DIVSD_VsdWsd, src1, src0, dst);</span>
<a name="3484"><span class="lineNum">    3484 </span><span class="lineCov">          1 :     }</span></a>
<span class="lineNum">    3485 </span>            : 
<span class="lineNum">    3486 </span><span class="lineNoCov">          0 :     void vdivss_rr(XMMRegisterID src1, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    3487 </span>            :     {
<span class="lineNum">    3488 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vdivss&quot;, VEX_SS, OP2_DIVSD_VsdWsd, src1, src0, dst);</span>
<a name="3489"><span class="lineNum">    3489 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    3490 </span>            : 
<span class="lineNum">    3491 </span><span class="lineNoCov">          0 :     void vdivsd_mr(int32_t offset, RegisterID base, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    3492 </span>            :     {
<span class="lineNum">    3493 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vdivsd&quot;, VEX_SD, OP2_DIVSD_VsdWsd, offset, base, src0, dst);</span>
<a name="3494"><span class="lineNum">    3494 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    3495 </span>            : 
<span class="lineNum">    3496 </span><span class="lineNoCov">          0 :     void vdivss_mr(int32_t offset, RegisterID base, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    3497 </span>            :     {
<span class="lineNum">    3498 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vdivss&quot;, VEX_SS, OP2_DIVSD_VsdWsd, offset, base, src0, dst);</span>
<a name="3499"><span class="lineNum">    3499 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    3500 </span>            : 
<span class="lineNum">    3501 </span><span class="lineCov">         59 :     void vxorpd_rr(XMMRegisterID src1, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    3502 </span>            :     {
<span class="lineNum">    3503 </span><span class="lineCov">         59 :         twoByteOpSimd(&quot;vxorpd&quot;, VEX_PD, OP2_XORPD_VpdWpd, src1, src0, dst);</span>
<a name="3504"><span class="lineNum">    3504 </span><span class="lineCov">         59 :     }</span></a>
<span class="lineNum">    3505 </span>            : 
<span class="lineNum">    3506 </span><span class="lineNoCov">          0 :     void vorpd_rr(XMMRegisterID src1, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    3507 </span>            :     {
<span class="lineNum">    3508 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vorpd&quot;, VEX_PD, OP2_ORPD_VpdWpd, src1, src0, dst);</span>
<a name="3509"><span class="lineNum">    3509 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    3510 </span>            : 
<span class="lineNum">    3511 </span><span class="lineNoCov">          0 :     void vandpd_rr(XMMRegisterID src1, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    3512 </span>            :     {
<span class="lineNum">    3513 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vandpd&quot;, VEX_PD, OP2_ANDPD_VpdWpd, src1, src0, dst);</span>
<a name="3514"><span class="lineNum">    3514 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    3515 </span>            : 
<span class="lineNum">    3516 </span><span class="lineNoCov">          0 :     void vandps_rr(XMMRegisterID src1, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    3517 </span>            :     {
<span class="lineNum">    3518 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vandps&quot;, VEX_PS, OP2_ANDPS_VpsWps, src1, src0, dst);</span>
<a name="3519"><span class="lineNum">    3519 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    3520 </span>            : 
<span class="lineNum">    3521 </span><span class="lineNoCov">          0 :     void vandps_mr(int32_t offset, RegisterID base, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    3522 </span>            :     {
<span class="lineNum">    3523 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vandps&quot;, VEX_PS, OP2_ANDPS_VpsWps, offset, base, src0, dst);</span>
<a name="3524"><span class="lineNum">    3524 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    3525 </span>            : 
<span class="lineNum">    3526 </span><span class="lineNoCov">          0 :     void vandps_mr(const void* address, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    3527 </span>            :     {
<span class="lineNum">    3528 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vandps&quot;, VEX_PS, OP2_ANDPS_VpsWps, address, src0, dst);</span>
<a name="3529"><span class="lineNum">    3529 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    3530 </span>            : 
<span class="lineNum">    3531 </span><span class="lineNoCov">          0 :     void vandnps_rr(XMMRegisterID src1, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    3532 </span>            :     {
<span class="lineNum">    3533 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vandnps&quot;, VEX_PS, OP2_ANDNPS_VpsWps, src1, src0, dst);</span>
<a name="3534"><span class="lineNum">    3534 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    3535 </span>            : 
<span class="lineNum">    3536 </span><span class="lineNoCov">          0 :     void vandnps_mr(int32_t offset, RegisterID base, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    3537 </span>            :     {
<span class="lineNum">    3538 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vandnps&quot;, VEX_PS, OP2_ANDNPS_VpsWps, offset, base, src0, dst);</span>
<a name="3539"><span class="lineNum">    3539 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    3540 </span>            : 
<span class="lineNum">    3541 </span><span class="lineNoCov">          0 :     void vandnps_mr(const void* address, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    3542 </span>            :     {
<span class="lineNum">    3543 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vandnps&quot;, VEX_PS, OP2_ANDNPS_VpsWps, address, src0, dst);</span>
<a name="3544"><span class="lineNum">    3544 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    3545 </span>            : 
<span class="lineNum">    3546 </span><span class="lineNoCov">          0 :     void vorps_rr(XMMRegisterID src1, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    3547 </span>            :     {
<span class="lineNum">    3548 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vorps&quot;, VEX_PS, OP2_ORPS_VpsWps, src1, src0, dst);</span>
<a name="3549"><span class="lineNum">    3549 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    3550 </span>            : 
<span class="lineNum">    3551 </span><span class="lineNoCov">          0 :     void vorps_mr(int32_t offset, RegisterID base, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    3552 </span>            :     {
<span class="lineNum">    3553 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vorps&quot;, VEX_PS, OP2_ORPS_VpsWps, offset, base, src0, dst);</span>
<a name="3554"><span class="lineNum">    3554 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    3555 </span>            : 
<span class="lineNum">    3556 </span><span class="lineNoCov">          0 :     void vorps_mr(const void* address, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    3557 </span>            :     {
<span class="lineNum">    3558 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vorps&quot;, VEX_PS, OP2_ORPS_VpsWps, address, src0, dst);</span>
<a name="3559"><span class="lineNum">    3559 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    3560 </span>            : 
<span class="lineNum">    3561 </span><span class="lineNoCov">          0 :     void vxorps_rr(XMMRegisterID src1, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    3562 </span>            :     {
<span class="lineNum">    3563 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vxorps&quot;, VEX_PS, OP2_XORPS_VpsWps, src1, src0, dst);</span>
<a name="3564"><span class="lineNum">    3564 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    3565 </span>            : 
<span class="lineNum">    3566 </span><span class="lineNoCov">          0 :     void vxorps_mr(int32_t offset, RegisterID base, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    3567 </span>            :     {
<span class="lineNum">    3568 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vxorps&quot;, VEX_PS, OP2_XORPS_VpsWps, offset, base, src0, dst);</span>
<a name="3569"><span class="lineNum">    3569 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    3570 </span>            : 
<span class="lineNum">    3571 </span><span class="lineNoCov">          0 :     void vxorps_mr(const void* address, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    3572 </span>            :     {
<span class="lineNum">    3573 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vxorps&quot;, VEX_PS, OP2_XORPS_VpsWps, address, src0, dst);</span>
<a name="3574"><span class="lineNum">    3574 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    3575 </span>            : 
<span class="lineNum">    3576 </span><span class="lineNoCov">          0 :     void vsqrtsd_rr(XMMRegisterID src1, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    3577 </span>            :     {
<span class="lineNum">    3578 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vsqrtsd&quot;, VEX_SD, OP2_SQRTSD_VsdWsd, src1, src0, dst);</span>
<a name="3579"><span class="lineNum">    3579 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    3580 </span>            : 
<span class="lineNum">    3581 </span><span class="lineNoCov">          0 :     void vsqrtss_rr(XMMRegisterID src1, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    3582 </span>            :     {
<span class="lineNum">    3583 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vsqrtss&quot;, VEX_SS, OP2_SQRTSS_VssWss, src1, src0, dst);</span>
<a name="3584"><span class="lineNum">    3584 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    3585 </span>            : 
<span class="lineNum">    3586 </span><span class="lineNoCov">          0 :     void vroundsd_irr(RoundingMode mode, XMMRegisterID src1, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    3587 </span>            :     {
<span class="lineNum">    3588 </span><span class="lineNoCov">          0 :         threeByteOpImmSimd(&quot;vroundsd&quot;, VEX_PD, OP3_ROUNDSD_VsdWsd, ESCAPE_3A, mode, src1, src0, dst);</span>
<a name="3589"><span class="lineNum">    3589 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    3590 </span>            : 
<span class="lineNum">    3591 </span><span class="lineNoCov">          0 :     void vroundss_irr(RoundingMode mode, XMMRegisterID src1, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    3592 </span>            :     {
<span class="lineNum">    3593 </span><span class="lineNoCov">          0 :         threeByteOpImmSimd(&quot;vroundss&quot;, VEX_PD, OP3_ROUNDSS_VsdWsd, ESCAPE_3A, mode, src1, src0, dst);</span>
<a name="3594"><span class="lineNum">    3594 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    3595 </span>            : 
<span class="lineNum">    3596 </span><span class="lineNoCov">          0 :     void vinsertps_irr(uint32_t mask, XMMRegisterID src1, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    3597 </span>            :     {
<a name="3598"><span class="lineNum">    3598 </span><span class="lineNoCov">          0 :         threeByteOpImmSimd(&quot;vinsertps&quot;, VEX_PD, OP3_INSERTPS_VpsUps, ESCAPE_3A, mask, src1, src0, dst);</span></a>
<span class="lineNum">    3599 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    3600 </span><span class="lineNoCov">          0 :     void vinsertps_imr(uint32_t mask, int32_t offset, RegisterID base, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    3601 </span>            :     {
<span class="lineNum">    3602 </span><span class="lineNoCov">          0 :         threeByteOpImmSimd(&quot;vinsertps&quot;, VEX_PD, OP3_INSERTPS_VpsUps, ESCAPE_3A, mask, offset, base, src0, dst);</span>
<a name="3603"><span class="lineNum">    3603 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    3604 </span>            : 
<span class="lineNum">    3605 </span><span class="lineNoCov">          0 :     void vpinsrb_irr(unsigned lane, RegisterID src1, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    3606 </span>            :     {
<span class="lineNum">    3607 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(lane &lt; 16);</span>
<span class="lineNum">    3608 </span><span class="lineNoCov">          0 :         threeByteOpImmInt32Simd(&quot;vpinsrb&quot;, VEX_PD, OP3_PINSRB_VdqEdIb, ESCAPE_3A, lane, src1, src0, dst);</span>
<a name="3609"><span class="lineNum">    3609 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    3610 </span>            : 
<span class="lineNum">    3611 </span><span class="lineNoCov">          0 :     void vpinsrd_irr(unsigned lane, RegisterID src1, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    3612 </span>            :     {
<span class="lineNum">    3613 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(lane &lt; 4);</span>
<span class="lineNum">    3614 </span><span class="lineNoCov">          0 :         threeByteOpImmInt32Simd(&quot;vpinsrd&quot;, VEX_PD, OP3_PINSRD_VdqEdIb, ESCAPE_3A, lane, src1, src0, dst);</span>
<a name="3615"><span class="lineNum">    3615 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    3616 </span>            : 
<span class="lineNum">    3617 </span><span class="lineNoCov">          0 :     void vpextrb_irr(unsigned lane, XMMRegisterID src, RegisterID dst)</span>
<span class="lineNum">    3618 </span>            :     {
<span class="lineNum">    3619 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(lane &lt; 16);</span>
<span class="lineNum">    3620 </span><span class="lineNoCov">          0 :         threeByteOpImmSimdInt32(&quot;vpextrb&quot;, VEX_PD, OP3_PEXTRB_EdVdqIb, ESCAPE_3A, lane, (XMMRegisterID)dst, (RegisterID)src);</span>
<a name="3621"><span class="lineNum">    3621 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    3622 </span>            : 
<span class="lineNum">    3623 </span><span class="lineNoCov">          0 :     void vpextrd_irr(unsigned lane, XMMRegisterID src, RegisterID dst)</span>
<span class="lineNum">    3624 </span>            :     {
<span class="lineNum">    3625 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(lane &lt; 4);</span>
<span class="lineNum">    3626 </span><span class="lineNoCov">          0 :         threeByteOpImmSimdInt32(&quot;vpextrd&quot;, VEX_PD, OP3_PEXTRD_EdVdqIb, ESCAPE_3A, lane, (XMMRegisterID)dst, (RegisterID)src);</span>
<a name="3627"><span class="lineNum">    3627 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    3628 </span>            : 
<span class="lineNum">    3629 </span><span class="lineNoCov">          0 :     void vblendps_irr(unsigned imm, XMMRegisterID src1, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    3630 </span>            :     {
<span class="lineNum">    3631 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(imm &lt; 16);</span>
<span class="lineNum">    3632 </span>            :         // Despite being a &quot;ps&quot; instruction, vblendps is encoded with the &quot;pd&quot; prefix.
<span class="lineNum">    3633 </span><span class="lineNoCov">          0 :         threeByteOpImmSimd(&quot;vblendps&quot;, VEX_PD, OP3_BLENDPS_VpsWpsIb, ESCAPE_3A, imm, src1, src0, dst);</span>
<a name="3634"><span class="lineNum">    3634 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    3635 </span>            : 
<span class="lineNum">    3636 </span><span class="lineNoCov">          0 :     void vblendps_imr(unsigned imm, int32_t offset, RegisterID base, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    3637 </span>            :     {
<span class="lineNum">    3638 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(imm &lt; 16);</span>
<span class="lineNum">    3639 </span>            :         // Despite being a &quot;ps&quot; instruction, vblendps is encoded with the &quot;pd&quot; prefix.
<span class="lineNum">    3640 </span><span class="lineNoCov">          0 : threeByteOpImmSimd(&quot;vblendps&quot;, VEX_PD, OP3_BLENDPS_VpsWpsIb, ESCAPE_3A, imm, offset, base, src0, dst);</span>
<a name="3641"><span class="lineNum">    3641 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    3642 </span>            : 
<span class="lineNum">    3643 </span><span class="lineNoCov">          0 :     void vblendvps_rr(XMMRegisterID mask, XMMRegisterID src1, XMMRegisterID src0, XMMRegisterID dst) {</span>
<span class="lineNum">    3644 </span><span class="lineNoCov">          0 :         vblendvOpSimd(mask, src1, src0, dst);</span>
<span class="lineNum">    3645 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    3646 </span>            :     void vblendvps_mr(XMMRegisterID mask, int32_t offset, RegisterID base, XMMRegisterID src0, XMMRegisterID dst) {
<span class="lineNum">    3647 </span>            :         vblendvOpSimd(mask, offset, base, src0, dst);
<a name="3648"><span class="lineNum">    3648 </span>            :     }</a>
<span class="lineNum">    3649 </span>            : 
<span class="lineNum">    3650 </span><span class="lineNoCov">          0 :     void vmovsldup_rr(XMMRegisterID src, XMMRegisterID dst)</span>
<span class="lineNum">    3651 </span>            :     {
<span class="lineNum">    3652 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vmovsldup&quot;, VEX_SS, OP2_MOVSLDUP_VpsWps, src, invalid_xmm, dst);</span>
<span class="lineNum">    3653 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    3654 </span>            :     void vmovsldup_mr(int32_t offset, RegisterID base, XMMRegisterID dst)
<span class="lineNum">    3655 </span>            :     {
<span class="lineNum">    3656 </span>            :         twoByteOpSimd(&quot;vmovsldup&quot;, VEX_SS, OP2_MOVSLDUP_VpsWps, offset, base, invalid_xmm, dst);
<a name="3657"><span class="lineNum">    3657 </span>            :     }</a>
<span class="lineNum">    3658 </span>            : 
<span class="lineNum">    3659 </span><span class="lineNoCov">          0 :     void vmovshdup_rr(XMMRegisterID src, XMMRegisterID dst)</span>
<span class="lineNum">    3660 </span>            :     {
<span class="lineNum">    3661 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vmovshdup&quot;, VEX_SS, OP2_MOVSHDUP_VpsWps, src, invalid_xmm, dst);</span>
<span class="lineNum">    3662 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    3663 </span>            :     void vmovshdup_mr(int32_t offset, RegisterID base, XMMRegisterID dst)
<span class="lineNum">    3664 </span>            :     {
<span class="lineNum">    3665 </span>            :         twoByteOpSimd(&quot;vmovshdup&quot;, VEX_SS, OP2_MOVSHDUP_VpsWps, offset, base, invalid_xmm, dst);
<a name="3666"><span class="lineNum">    3666 </span>            :     }</a>
<span class="lineNum">    3667 </span>            : 
<span class="lineNum">    3668 </span><span class="lineNoCov">          0 :     void vminsd_rr(XMMRegisterID src1, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    3669 </span>            :     {
<span class="lineNum">    3670 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vminsd&quot;, VEX_SD, OP2_MINSD_VsdWsd, src1, src0, dst);</span>
<span class="lineNum">    3671 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    3672 </span>            :     void vminsd_mr(int32_t offset, RegisterID base, XMMRegisterID src0, XMMRegisterID dst)
<span class="lineNum">    3673 </span>            :     {
<span class="lineNum">    3674 </span>            :         twoByteOpSimd(&quot;vminsd&quot;, VEX_SD, OP2_MINSD_VsdWsd, offset, base, src0, dst);
<a name="3675"><span class="lineNum">    3675 </span>            :     }</a>
<span class="lineNum">    3676 </span>            : 
<span class="lineNum">    3677 </span><span class="lineNoCov">          0 :     void vminss_rr(XMMRegisterID src1, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    3678 </span>            :     {
<span class="lineNum">    3679 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vminss&quot;, VEX_SS, OP2_MINSS_VssWss, src1, src0, dst);</span>
<a name="3680"><span class="lineNum">    3680 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    3681 </span>            : 
<span class="lineNum">    3682 </span><span class="lineNoCov">          0 :     void vmaxsd_rr(XMMRegisterID src1, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    3683 </span>            :     {
<span class="lineNum">    3684 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vmaxsd&quot;, VEX_SD, OP2_MAXSD_VsdWsd, src1, src0, dst);</span>
<span class="lineNum">    3685 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    3686 </span>            :     void vmaxsd_mr(int32_t offset, RegisterID base, XMMRegisterID src0, XMMRegisterID dst)
<span class="lineNum">    3687 </span>            :     {
<span class="lineNum">    3688 </span>            :         twoByteOpSimd(&quot;vmaxsd&quot;, VEX_SD, OP2_MAXSD_VsdWsd, offset, base, src0, dst);
<a name="3689"><span class="lineNum">    3689 </span>            :     }</a>
<span class="lineNum">    3690 </span>            : 
<span class="lineNum">    3691 </span><span class="lineNoCov">          0 :     void vmaxss_rr(XMMRegisterID src1, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    3692 </span>            :     {
<span class="lineNum">    3693 </span><span class="lineNoCov">          0 :         twoByteOpSimd(&quot;vmaxss&quot;, VEX_SS, OP2_MAXSS_VssWss, src1, src0, dst);</span>
<span class="lineNum">    3694 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    3695 </span>            : 
<a name="3696"><span class="lineNum">    3696 </span>            :     // Misc instructions:</a>
<span class="lineNum">    3697 </span>            : 
<span class="lineNum">    3698 </span><span class="lineCov">      21541 :     void int3()</span>
<span class="lineNum">    3699 </span>            :     {
<span class="lineNum">    3700 </span><span class="lineCov">      21541 :         spew(&quot;int3&quot;);</span>
<span class="lineNum">    3701 </span><span class="lineCov">      21541 :         m_formatter.oneByteOp(OP_INT3);</span>
<a name="3702"><span class="lineNum">    3702 </span><span class="lineCov">      21541 :     }</span></a>
<span class="lineNum">    3703 </span>            : 
<span class="lineNum">    3704 </span><span class="lineCov">      19127 :     void ud2()</span>
<span class="lineNum">    3705 </span>            :     {
<span class="lineNum">    3706 </span><span class="lineCov">      19127 :         spew(&quot;ud2&quot;);</span>
<span class="lineNum">    3707 </span><span class="lineCov">      19127 :         m_formatter.twoByteOp(OP2_UD2);</span>
<a name="3708"><span class="lineNum">    3708 </span><span class="lineCov">      19127 :     }</span></a>
<span class="lineNum">    3709 </span>            : 
<span class="lineNum">    3710 </span><span class="lineCov">       3552 :     void ret()</span>
<span class="lineNum">    3711 </span>            :     {
<span class="lineNum">    3712 </span><span class="lineCov">       3552 :         spew(&quot;ret&quot;);</span>
<span class="lineNum">    3713 </span><span class="lineCov">       3552 :         m_formatter.oneByteOp(OP_RET);</span>
<a name="3714"><span class="lineNum">    3714 </span><span class="lineCov">       3552 :     }</span></a>
<span class="lineNum">    3715 </span>            : 
<span class="lineNum">    3716 </span><span class="lineCov">       1036 :     void ret_i(int32_t imm)</span>
<span class="lineNum">    3717 </span>            :     {
<span class="lineNum">    3718 </span><span class="lineCov">       1036 :         spew(&quot;ret        $%d&quot;, imm);</span>
<span class="lineNum">    3719 </span><span class="lineCov">       1036 :         m_formatter.oneByteOp(OP_RET_Iz);</span>
<span class="lineNum">    3720 </span><span class="lineCov">       1036 :         m_formatter.immediate16u(imm);</span>
<a name="3721"><span class="lineNum">    3721 </span><span class="lineCov">       1036 :     }</span></a>
<span class="lineNum">    3722 </span>            : 
<span class="lineNum">    3723 </span><span class="lineNoCov">          0 :     void mfence() {</span>
<span class="lineNum">    3724 </span><span class="lineNoCov">          0 :         spew(&quot;mfence&quot;);</span>
<span class="lineNum">    3725 </span><span class="lineNoCov">          0 :         m_formatter.twoByteOp(OP_FENCE, (RegisterID)0, 6);</span>
<span class="lineNum">    3726 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    3727 </span>            : 
<a name="3728"><span class="lineNum">    3728 </span>            :     // Assembler admin methods:</a>
<span class="lineNum">    3729 </span>            : 
<span class="lineNum">    3730 </span><span class="lineCov">     200888 :     JmpDst label()</span>
<span class="lineNum">    3731 </span>            :     {
<span class="lineNum">    3732 </span><span class="lineCov">     200888 :         JmpDst r = JmpDst(m_formatter.size());</span>
<span class="lineNum">    3733 </span><span class="lineCov">     200896 :         spew(&quot;.set .Llabel%d, .&quot;, r.offset());</span>
<span class="lineNum">    3734 </span><span class="lineCov">     200896 :         return r;</span>
<a name="3735"><span class="lineNum">    3735 </span>            :     }</a>
<span class="lineNum">    3736 </span>            : 
<span class="lineNum">    3737 </span><span class="lineCov">      31963 :     size_t currentOffset() const {</span>
<span class="lineNum">    3738 </span><span class="lineCov">      31963 :         return m_formatter.size();</span>
<span class="lineNum">    3739 </span>            :     }
<span class="lineNum">    3740 </span>            : 
<span class="lineNum">    3741 </span>            :     static JmpDst labelFor(JmpSrc jump, intptr_t offset = 0)
<span class="lineNum">    3742 </span>            :     {
<span class="lineNum">    3743 </span>            :         return JmpDst(jump.offset() + offset);
<a name="3744"><span class="lineNum">    3744 </span>            :     }</a>
<span class="lineNum">    3745 </span>            : 
<span class="lineNum">    3746 </span><span class="lineCov">       3142 :     void haltingAlign(int alignment)</span>
<span class="lineNum">    3747 </span>            :     {
<span class="lineNum">    3748 </span><span class="lineCov">       3142 :         spew(&quot;.balign %d, 0x%x   # hlt&quot;, alignment, OP_HLT);</span>
<span class="lineNum">    3749 </span><span class="lineCov">      48674 :         while (!m_formatter.isAligned(alignment))</span>
<span class="lineNum">    3750 </span><span class="lineCov">      22766 :             m_formatter.oneByteOp(OP_HLT);</span>
<a name="3751"><span class="lineNum">    3751 </span><span class="lineCov">       3142 :     }</span></a>
<span class="lineNum">    3752 </span>            : 
<span class="lineNum">    3753 </span><span class="lineNoCov">          0 :     void nopAlign(int alignment)</span>
<span class="lineNum">    3754 </span>            :     {
<span class="lineNum">    3755 </span><span class="lineNoCov">          0 :         spew(&quot;.balign %d&quot;, alignment);</span>
<span class="lineNum">    3756 </span>            : 
<span class="lineNum">    3757 </span><span class="lineNoCov">          0 :         int remainder = m_formatter.size() % alignment;</span>
<span class="lineNum">    3758 </span><span class="lineNoCov">          0 :         if (remainder &gt; 0)</span>
<span class="lineNum">    3759 </span><span class="lineNoCov">          0 :             insert_nop(alignment - remainder);</span>
<a name="3760"><span class="lineNum">    3760 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    3761 </span>            : 
<span class="lineNum">    3762 </span><span class="lineNoCov">          0 :     void jumpTablePointer(uintptr_t ptr)</span>
<span class="lineNum">    3763 </span>            :     {
<span class="lineNum">    3764 </span>            : #ifdef JS_CODEGEN_X64
<span class="lineNum">    3765 </span><span class="lineNoCov">          0 :         spew(&quot;.quad 0x%&quot; PRIxPTR, ptr);</span>
<span class="lineNum">    3766 </span>            : #else
<span class="lineNum">    3767 </span>            :         spew(&quot;.int 0x%&quot; PRIxPTR, ptr);
<span class="lineNum">    3768 </span>            : #endif
<span class="lineNum">    3769 </span><span class="lineNoCov">          0 :         m_formatter.jumpTablePointer(ptr);</span>
<a name="3770"><span class="lineNum">    3770 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    3771 </span>            : 
<span class="lineNum">    3772 </span><span class="lineNoCov">          0 :     void doubleConstant(double d)</span>
<span class="lineNum">    3773 </span>            :     {
<span class="lineNum">    3774 </span><span class="lineNoCov">          0 :         spew(&quot;.double %.16g&quot;, d);</span>
<a name="3775"><span class="lineNum">    3775 </span><span class="lineNoCov">          0 :         m_formatter.doubleConstant(d);</span></a>
<span class="lineNum">    3776 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    3777 </span><span class="lineNoCov">          0 :     void floatConstant(float f)</span>
<span class="lineNum">    3778 </span>            :     {
<span class="lineNum">    3779 </span><span class="lineNoCov">          0 :         spew(&quot;.float %.16g&quot;, f);</span>
<span class="lineNum">    3780 </span><span class="lineNoCov">          0 :         m_formatter.floatConstant(f);</span>
<a name="3781"><span class="lineNum">    3781 </span><span class="lineNoCov">          0 :     }</span></a>
<span class="lineNum">    3782 </span>            : 
<span class="lineNum">    3783 </span><span class="lineNoCov">          0 :     void simd128Constant(const void* data)</span>
<span class="lineNum">    3784 </span>            :     {
<span class="lineNum">    3785 </span><span class="lineNoCov">          0 :         const uint32_t* dw = reinterpret_cast&lt;const uint32_t*&gt;(data);</span>
<span class="lineNum">    3786 </span><span class="lineNoCov">          0 :         spew(&quot;.int 0x%08x,0x%08x,0x%08x,0x%08x&quot;, dw[0], dw[1], dw[2], dw[3]);</span>
<span class="lineNum">    3787 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(m_formatter.isAligned(16));</span>
<span class="lineNum">    3788 </span><span class="lineNoCov">          0 :         m_formatter.simd128Constant(data);</span>
<span class="lineNum">    3789 </span><span class="lineNoCov">          0 :     }</span>
<span class="lineNum">    3790 </span>            : 
<span class="lineNum">    3791 </span>            :     void int32Constant(int32_t i)
<span class="lineNum">    3792 </span>            :     {
<span class="lineNum">    3793 </span>            :         spew(&quot;.int %d&quot;, i);
<span class="lineNum">    3794 </span>            :         m_formatter.int32Constant(i);
<span class="lineNum">    3795 </span>            :     }
<span class="lineNum">    3796 </span>            :     void int64Constant(int64_t i)
<span class="lineNum">    3797 </span>            :     {
<span class="lineNum">    3798 </span>            :         spew(&quot;.quad %lld&quot;, (long long)i);
<span class="lineNum">    3799 </span>            :         m_formatter.int64Constant(i);
<span class="lineNum">    3800 </span>            :     }
<span class="lineNum">    3801 </span>            : 
<a name="3802"><span class="lineNum">    3802 </span>            :     // Linking &amp; patching:</a>
<span class="lineNum">    3803 </span>            : 
<span class="lineNum">    3804 </span><span class="lineCov">     142599 :     void assertValidJmpSrc(JmpSrc src)</span>
<span class="lineNum">    3805 </span>            :     {
<span class="lineNum">    3806 </span>            :         // The target offset is stored at offset - 4.
<span class="lineNum">    3807 </span><span class="lineCov">     142599 :         MOZ_RELEASE_ASSERT(src.offset() &gt; int32_t(sizeof(int32_t)));</span>
<span class="lineNum">    3808 </span><span class="lineCov">     142599 :         MOZ_RELEASE_ASSERT(size_t(src.offset()) &lt;= size());</span>
<a name="3809"><span class="lineNum">    3809 </span><span class="lineCov">     142597 :     }</span></a>
<span class="lineNum">    3810 </span>            : 
<span class="lineNum">    3811 </span><span class="lineCov">      47628 :     bool nextJump(const JmpSrc&amp; from, JmpSrc* next)</span>
<span class="lineNum">    3812 </span>            :     {
<span class="lineNum">    3813 </span>            :         // Sanity check - if the assembler has OOM'd, it will start overwriting
<span class="lineNum">    3814 </span>            :         // its internal buffer and thus our links could be garbage.
<span class="lineNum">    3815 </span><span class="lineCov">      47628 :         if (oom())</span>
<span class="lineNum">    3816 </span><span class="lineNoCov">          0 :             return false;</span>
<span class="lineNum">    3817 </span>            : 
<span class="lineNum">    3818 </span><span class="lineCov">      47628 :         assertValidJmpSrc(from);</span>
<span class="lineNum">    3819 </span>            : 
<span class="lineNum">    3820 </span><span class="lineCov">      47628 :         const unsigned char* code = m_formatter.data();</span>
<span class="lineNum">    3821 </span><span class="lineCov">      47628 :         int32_t offset = GetInt32(code + from.offset());</span>
<span class="lineNum">    3822 </span><span class="lineCov">      47628 :         if (offset == -1)</span>
<span class="lineNum">    3823 </span><span class="lineCov">      40622 :             return false;</span>
<span class="lineNum">    3824 </span>            : 
<span class="lineNum">    3825 </span><span class="lineCov">       7006 :         if (MOZ_UNLIKELY(size_t(offset) &gt;= size())) {</span>
<span class="lineNum">    3826 </span>            : #ifdef NIGHTLY_BUILD
<span class="lineNum">    3827 </span>            :             // Stash some data on the stack so we can retrieve it from minidumps,
<span class="lineNum">    3828 </span>            :             // see bug 1124397.
<span class="lineNum">    3829 </span><span class="lineNoCov">          0 :             int32_t startOffset = from.offset() - 1;</span>
<span class="lineNum">    3830 </span><span class="lineNoCov">          0 :             while (startOffset &gt;= 0 &amp;&amp; code[startOffset] == 0xe5)</span>
<span class="lineNum">    3831 </span><span class="lineNoCov">          0 :                 startOffset--;</span>
<span class="lineNum">    3832 </span><span class="lineNoCov">          0 :             int32_t endOffset = from.offset() - 1;</span>
<span class="lineNum">    3833 </span><span class="lineNoCov">          0 :             while (endOffset &lt; int32_t(size()) &amp;&amp; code[endOffset] == 0xe5)</span>
<span class="lineNum">    3834 </span><span class="lineNoCov">          0 :                 endOffset++;</span>
<span class="lineNum">    3835 </span>            :             volatile uintptr_t dump[10];
<span class="lineNum">    3836 </span><span class="lineNoCov">          0 :             blackbox = dump;</span>
<span class="lineNum">    3837 </span><span class="lineNoCov">          0 :             blackbox[0] = uintptr_t(0xABCD1234);</span>
<span class="lineNum">    3838 </span><span class="lineNoCov">          0 :             blackbox[1] = uintptr_t(offset);</span>
<span class="lineNum">    3839 </span><span class="lineNoCov">          0 :             blackbox[2] = uintptr_t(size());</span>
<span class="lineNum">    3840 </span><span class="lineNoCov">          0 :             blackbox[3] = uintptr_t(from.offset());</span>
<span class="lineNum">    3841 </span><span class="lineNoCov">          0 :             blackbox[4] = uintptr_t(code[from.offset() - 5]);</span>
<span class="lineNum">    3842 </span><span class="lineNoCov">          0 :             blackbox[5] = uintptr_t(code[from.offset() - 4]);</span>
<span class="lineNum">    3843 </span><span class="lineNoCov">          0 :             blackbox[6] = uintptr_t(code[from.offset() - 3]);</span>
<span class="lineNum">    3844 </span><span class="lineNoCov">          0 :             blackbox[7] = uintptr_t(startOffset);</span>
<span class="lineNum">    3845 </span><span class="lineNoCov">          0 :             blackbox[8] = uintptr_t(endOffset);</span>
<span class="lineNum">    3846 </span><span class="lineNoCov">          0 :             blackbox[9] = uintptr_t(0xFFFF7777);</span>
<span class="lineNum">    3847 </span>            : #endif
<span class="lineNum">    3848 </span><span class="lineNoCov">          0 :             MOZ_CRASH(&quot;nextJump bogus offset&quot;);</span>
<span class="lineNum">    3849 </span>            :         }
<span class="lineNum">    3850 </span>            : 
<span class="lineNum">    3851 </span><span class="lineCov">       7006 :         *next = JmpSrc(offset);</span>
<a name="3852"><span class="lineNum">    3852 </span><span class="lineCov">       7006 :         return true;</span></a>
<span class="lineNum">    3853 </span>            :     }
<span class="lineNum">    3854 </span><span class="lineCov">      47631 :     void setNextJump(const JmpSrc&amp; from, const JmpSrc&amp; to)</span>
<span class="lineNum">    3855 </span>            :     {
<span class="lineNum">    3856 </span>            :         // Sanity check - if the assembler has OOM'd, it will start overwriting
<span class="lineNum">    3857 </span>            :         // its internal buffer and thus our links could be garbage.
<span class="lineNum">    3858 </span><span class="lineCov">      47631 :         if (oom())</span>
<span class="lineNum">    3859 </span><span class="lineNoCov">          0 :             return;</span>
<span class="lineNum">    3860 </span>            : 
<span class="lineNum">    3861 </span><span class="lineCov">      47631 :         assertValidJmpSrc(from);</span>
<span class="lineNum">    3862 </span><span class="lineCov">      47631 :         MOZ_RELEASE_ASSERT(to.offset() == -1 || size_t(to.offset()) &lt;= size());</span>
<span class="lineNum">    3863 </span>            : 
<span class="lineNum">    3864 </span><span class="lineCov">      47630 :         unsigned char* code = m_formatter.data();</span>
<span class="lineNum">    3865 </span><span class="lineCov">      47630 :         SetInt32(code + from.offset(), to.offset());</span>
<a name="3866"><span class="lineNum">    3866 </span>            :     }</a>
<span class="lineNum">    3867 </span>            : 
<span class="lineNum">    3868 </span><span class="lineCov">      47344 :     void linkJump(JmpSrc from, JmpDst to)</span>
<span class="lineNum">    3869 </span>            :     {
<span class="lineNum">    3870 </span><span class="lineCov">      47344 :         MOZ_ASSERT(from.offset() != -1);</span>
<span class="lineNum">    3871 </span><span class="lineCov">      47344 :         MOZ_ASSERT(to.offset() != -1);</span>
<span class="lineNum">    3872 </span>            : 
<span class="lineNum">    3873 </span>            :         // Sanity check - if the assembler has OOM'd, it will start overwriting
<span class="lineNum">    3874 </span>            :         // its internal buffer and thus our links could be garbage.
<span class="lineNum">    3875 </span><span class="lineCov">      47344 :         if (oom())</span>
<span class="lineNum">    3876 </span><span class="lineNoCov">          0 :             return;</span>
<span class="lineNum">    3877 </span>            : 
<span class="lineNum">    3878 </span><span class="lineCov">      47344 :         assertValidJmpSrc(from);</span>
<span class="lineNum">    3879 </span><span class="lineCov">      47344 :         MOZ_RELEASE_ASSERT(size_t(to.offset()) &lt;= size());</span>
<span class="lineNum">    3880 </span>            : 
<span class="lineNum">    3881 </span><span class="lineCov">      47344 :         spew(&quot;.set .Lfrom%d, .Llabel%d&quot;, from.offset(), to.offset());</span>
<span class="lineNum">    3882 </span><span class="lineCov">      47345 :         unsigned char* code = m_formatter.data();</span>
<span class="lineNum">    3883 </span><span class="lineCov">      47345 :         SetRel32(code + from.offset(), code + to.offset());</span>
<a name="3884"><span class="lineNum">    3884 </span>            :     }</a>
<span class="lineNum">    3885 </span>            : 
<span class="lineNum">    3886 </span><span class="lineCov">       4499 :     void executableCopy(void* dst)</span>
<span class="lineNum">    3887 </span>            :     {
<span class="lineNum">    3888 </span><span class="lineCov">       4499 :         const unsigned char* src = m_formatter.buffer();</span>
<a name="3889"><span class="lineNum">    3889 </span><span class="lineCov">       4499 :         memcpy(dst, src, size());</span></a>
<span class="lineNum">    3890 </span><span class="lineCov">       4499 :     }</span>
<span class="lineNum">    3891 </span><span class="lineNoCov">          0 :     MOZ_MUST_USE bool appendBuffer(const BaseAssembler&amp; other)</span>
<span class="lineNum">    3892 </span>            :     {
<span class="lineNum">    3893 </span><span class="lineNoCov">          0 :         const unsigned char* buf = other.m_formatter.buffer();</span>
<span class="lineNum">    3894 </span><span class="lineNoCov">          0 :         bool ret = m_formatter.append(buf, other.size());</span>
<span class="lineNum">    3895 </span><span class="lineNoCov">          0 :         return ret;</span>
<span class="lineNum">    3896 </span>            :     }
<a name="3897"><span class="lineNum">    3897 </span>            : </a>
<span class="lineNum">    3898 </span>            :   protected:
<a name="3899"><span class="lineNum">    3899 </span><span class="lineCov">     556000 :     static bool CAN_SIGN_EXTEND_8_32(int32_t value) { return value == (int32_t)(int8_t)value; }</span></a>
<a name="3900"><span class="lineNum">    3900 </span>            :     static bool CAN_SIGN_EXTEND_16_32(int32_t value) { return value == (int32_t)(int16_t)value; }</a>
<a name="3901"><span class="lineNum">    3901 </span><span class="lineCov">      21077 :     static bool CAN_ZERO_EXTEND_8_32(int32_t value) { return value == (int32_t)(uint8_t)value; }</span></a>
<a name="3902"><span class="lineNum">    3902 </span><span class="lineCov">         12 :     static bool CAN_ZERO_EXTEND_8H_32(int32_t value) { return value == (value &amp; 0xff00); }</span></a>
<span class="lineNum">    3903 </span><span class="lineCov">       1036 :     static bool CAN_ZERO_EXTEND_16_32(int32_t value) { return value == (int32_t)(uint16_t)value; }</span>
<span class="lineNum">    3904 </span><span class="lineCov">      13390 :     static bool CAN_ZERO_EXTEND_32_64(int32_t value) { return value &gt;= 0; }</span>
<span class="lineNum">    3905 </span>            : 
<span class="lineNum">    3906 </span>            :     // Methods for encoding SIMD instructions via either legacy SSE encoding or
<a name="3907"><span class="lineNum">    3907 </span>            :     // VEX encoding.</a>
<span class="lineNum">    3908 </span>            : 
<span class="lineNum">    3909 </span><span class="lineCov">     331360 :     bool useLegacySSEEncoding(XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    3910 </span>            :     {
<span class="lineNum">    3911 </span>            :         // If we don't have AVX or it's disabled, use the legacy SSE encoding.
<span class="lineNum">    3912 </span><span class="lineCov">     331360 :         if (!useVEX_) {</span>
<span class="lineNum">    3913 </span><span class="lineCov">     331360 :             MOZ_ASSERT(src0 == invalid_xmm || src0 == dst,</span>
<span class="lineNum">    3914 </span>            :                        &quot;Legacy SSE (pre-AVX) encoding requires the output register to be &quot;
<span class="lineNum">    3915 </span>            :                        &quot;the same as the src0 input register&quot;);
<span class="lineNum">    3916 </span><span class="lineCov">     331360 :             return true;</span>
<span class="lineNum">    3917 </span>            :         }
<span class="lineNum">    3918 </span>            : 
<span class="lineNum">    3919 </span>            :         // If src0 is the same as the output register, we might as well use
<span class="lineNum">    3920 </span>            :         // the legacy SSE encoding, since it is smaller. However, this is only
<span class="lineNum">    3921 </span>            :         // beneficial as long as we're not using ymm registers anywhere.
<span class="lineNum">    3922 </span><span class="lineNoCov">          0 :         return src0 == dst;</span>
<a name="3923"><span class="lineNum">    3923 </span>            :     }</a>
<span class="lineNum">    3924 </span>            : 
<span class="lineNum">    3925 </span><span class="lineNoCov">          0 :     bool useLegacySSEEncodingForVblendv(XMMRegisterID mask, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    3926 </span>            :     {
<span class="lineNum">    3927 </span>            :         // Similar to useLegacySSEEncoding, but for vblendv the Legacy SSE
<span class="lineNum">    3928 </span>            :         // encoding also requires the mask to be in xmm0.
<span class="lineNum">    3929 </span>            : 
<span class="lineNum">    3930 </span><span class="lineNoCov">          0 :         if (!useVEX_) {</span>
<span class="lineNum">    3931 </span><span class="lineNoCov">          0 :             MOZ_ASSERT(src0 == dst,</span>
<span class="lineNum">    3932 </span>            :                        &quot;Legacy SSE (pre-AVX) encoding requires the output register to be &quot;
<span class="lineNum">    3933 </span>            :                        &quot;the same as the src0 input register&quot;);
<span class="lineNum">    3934 </span><span class="lineNoCov">          0 :             MOZ_ASSERT(mask == xmm0,</span>
<span class="lineNum">    3935 </span>            :                        &quot;Legacy SSE (pre-AVX) encoding for blendv requires the mask to be &quot;
<span class="lineNum">    3936 </span>            :                        &quot;in xmm0&quot;);
<span class="lineNum">    3937 </span><span class="lineNoCov">          0 :             return true;</span>
<span class="lineNum">    3938 </span>            :         }
<span class="lineNum">    3939 </span>            : 
<span class="lineNum">    3940 </span><span class="lineNoCov">          0 :         return src0 == dst &amp;&amp; mask == xmm0;</span>
<a name="3941"><span class="lineNum">    3941 </span>            :     }</a>
<span class="lineNum">    3942 </span>            : 
<span class="lineNum">    3943 </span><span class="lineCov">         73 :     bool useLegacySSEEncodingForOtherOutput()</span>
<span class="lineNum">    3944 </span>            :     {
<span class="lineNum">    3945 </span><span class="lineCov">         73 :         return !useVEX_;</span>
<a name="3946"><span class="lineNum">    3946 </span>            :     }</a>
<span class="lineNum">    3947 </span>            : 
<span class="lineNum">    3948 </span><span class="lineCov">     331429 :     const char* legacySSEOpName(const char* name)</span>
<span class="lineNum">    3949 </span>            :     {
<span class="lineNum">    3950 </span><span class="lineCov">     331429 :         MOZ_ASSERT(name[0] == 'v');</span>
<span class="lineNum">    3951 </span><span class="lineCov">     331429 :         return name + 1;</span>
<a name="3952"><span class="lineNum">    3952 </span>            :     }</a>
<span class="lineNum">    3953 </span>            : 
<span class="lineNum">    3954 </span><span class="lineCov">         60 :     void twoByteOpSimd(const char* name, VexOperandType ty, TwoByteOpcodeID opcode,</span>
<span class="lineNum">    3955 </span>            :                        XMMRegisterID rm, XMMRegisterID src0, XMMRegisterID dst)
<span class="lineNum">    3956 </span>            :     {
<span class="lineNum">    3957 </span><span class="lineCov">         60 :         if (useLegacySSEEncoding(src0, dst)) {</span>
<span class="lineNum">    3958 </span><span class="lineCov">         60 :             if (IsXMMReversedOperands(opcode))</span>
<span class="lineNum">    3959 </span><span class="lineNoCov">          0 :                 spew(&quot;%-11s%s, %s&quot;, legacySSEOpName(name), XMMRegName(dst), XMMRegName(rm));</span>
<span class="lineNum">    3960 </span>            :             else
<span class="lineNum">    3961 </span><span class="lineCov">         60 :                 spew(&quot;%-11s%s, %s&quot;, legacySSEOpName(name), XMMRegName(rm), XMMRegName(dst));</span>
<span class="lineNum">    3962 </span><span class="lineCov">         60 :             m_formatter.legacySSEPrefix(ty);</span>
<span class="lineNum">    3963 </span><span class="lineCov">         60 :             m_formatter.twoByteOp(opcode, (RegisterID)rm, dst);</span>
<span class="lineNum">    3964 </span><span class="lineCov">         60 :             return;</span>
<span class="lineNum">    3965 </span>            :         }
<span class="lineNum">    3966 </span>            : 
<span class="lineNum">    3967 </span><span class="lineNoCov">          0 :         if (src0 == invalid_xmm) {</span>
<span class="lineNum">    3968 </span><span class="lineNoCov">          0 :             if (IsXMMReversedOperands(opcode))</span>
<span class="lineNum">    3969 </span><span class="lineNoCov">          0 :                 spew(&quot;%-11s%s, %s&quot;, name, XMMRegName(dst), XMMRegName(rm));</span>
<span class="lineNum">    3970 </span>            :             else
<span class="lineNum">    3971 </span><span class="lineNoCov">          0 :                 spew(&quot;%-11s%s, %s&quot;, name, XMMRegName(rm), XMMRegName(dst));</span>
<span class="lineNum">    3972 </span>            :         } else {
<span class="lineNum">    3973 </span><span class="lineNoCov">          0 :             spew(&quot;%-11s%s, %s, %s&quot;, name, XMMRegName(rm), XMMRegName(src0), XMMRegName(dst));</span>
<span class="lineNum">    3974 </span>            :         }
<span class="lineNum">    3975 </span><span class="lineNoCov">          0 :         m_formatter.twoByteOpVex(ty, opcode, (RegisterID)rm, src0, dst);</span>
<a name="3976"><span class="lineNum">    3976 </span>            :     }</a>
<span class="lineNum">    3977 </span>            : 
<span class="lineNum">    3978 </span><span class="lineNoCov">          0 :     void twoByteOpImmSimd(const char* name, VexOperandType ty, TwoByteOpcodeID opcode,</span>
<span class="lineNum">    3979 </span>            :                           uint32_t imm, XMMRegisterID rm, XMMRegisterID src0, XMMRegisterID dst)
<span class="lineNum">    3980 </span>            :     {
<span class="lineNum">    3981 </span><span class="lineNoCov">          0 :         if (useLegacySSEEncoding(src0, dst)) {</span>
<span class="lineNum">    3982 </span><span class="lineNoCov">          0 :             spew(&quot;%-11s$0x%x, %s, %s&quot;, legacySSEOpName(name), imm, XMMRegName(rm), XMMRegName(dst));</span>
<span class="lineNum">    3983 </span><span class="lineNoCov">          0 :             m_formatter.legacySSEPrefix(ty);</span>
<span class="lineNum">    3984 </span><span class="lineNoCov">          0 :             m_formatter.twoByteOp(opcode, (RegisterID)rm, dst);</span>
<span class="lineNum">    3985 </span><span class="lineNoCov">          0 :             m_formatter.immediate8u(imm);</span>
<span class="lineNum">    3986 </span><span class="lineNoCov">          0 :             return;</span>
<span class="lineNum">    3987 </span>            :         }
<span class="lineNum">    3988 </span>            : 
<span class="lineNum">    3989 </span><span class="lineNoCov">          0 :         if (src0 == invalid_xmm)</span>
<span class="lineNum">    3990 </span><span class="lineNoCov">          0 :             spew(&quot;%-11s$0x%x, %s, %s&quot;, name, imm, XMMRegName(rm), XMMRegName(dst));</span>
<span class="lineNum">    3991 </span>            :         else
<span class="lineNum">    3992 </span><span class="lineNoCov">          0 :             spew(&quot;%-11s$0x%x, %s, %s, %s&quot;, name, imm, XMMRegName(rm), XMMRegName(src0), XMMRegName(dst));</span>
<span class="lineNum">    3993 </span><span class="lineNoCov">          0 :         m_formatter.twoByteOpVex(ty, opcode, (RegisterID)rm, src0, dst);</span>
<span class="lineNum">    3994 </span><span class="lineNoCov">          0 :         m_formatter.immediate8u(imm);</span>
<a name="3995"><span class="lineNum">    3995 </span>            :     }</a>
<span class="lineNum">    3996 </span>            : 
<span class="lineNum">    3997 </span><span class="lineCov">     331189 :     void twoByteOpSimd(const char* name, VexOperandType ty, TwoByteOpcodeID opcode,</span>
<span class="lineNum">    3998 </span>            :                        int32_t offset, RegisterID base, XMMRegisterID src0, XMMRegisterID dst)
<span class="lineNum">    3999 </span>            :     {
<span class="lineNum">    4000 </span><span class="lineCov">     331189 :         if (useLegacySSEEncoding(src0, dst)) {</span>
<span class="lineNum">    4001 </span><span class="lineCov">     331190 :             if (IsXMMReversedOperands(opcode)) {</span>
<span class="lineNum">    4002 </span><span class="lineCov">     165680 :                 spew(&quot;%-11s%s, &quot; MEM_ob, legacySSEOpName(name),</span>
<span class="lineNum">    4003 </span><span class="lineCov">     165680 :                      XMMRegName(dst), ADDR_ob(offset, base));</span>
<span class="lineNum">    4004 </span>            :             } else {
<span class="lineNum">    4005 </span><span class="lineCov">     165558 :                 spew(&quot;%-11s&quot; MEM_ob &quot;, %s&quot;, legacySSEOpName(name),</span>
<span class="lineNum">    4006 </span><span class="lineCov">     165558 :                      ADDR_ob(offset, base), XMMRegName(dst));</span>
<span class="lineNum">    4007 </span>            :             }
<span class="lineNum">    4008 </span><span class="lineCov">     331238 :             m_formatter.legacySSEPrefix(ty);</span>
<span class="lineNum">    4009 </span><span class="lineCov">     331186 :             m_formatter.twoByteOp(opcode, offset, base, dst);</span>
<span class="lineNum">    4010 </span><span class="lineCov">     331174 :             return;</span>
<span class="lineNum">    4011 </span>            :         }
<span class="lineNum">    4012 </span>            : 
<span class="lineNum">    4013 </span><span class="lineNoCov">          0 :         if (src0 == invalid_xmm) {</span>
<span class="lineNum">    4014 </span><span class="lineNoCov">          0 :             if (IsXMMReversedOperands(opcode))</span>
<span class="lineNum">    4015 </span><span class="lineNoCov">          0 :                 spew(&quot;%-11s%s, &quot; MEM_ob, name, XMMRegName(dst), ADDR_ob(offset, base));</span>
<span class="lineNum">    4016 </span>            :             else
<span class="lineNum">    4017 </span><span class="lineNoCov">          0 :                 spew(&quot;%-11s&quot; MEM_ob &quot;, %s&quot;, name, ADDR_ob(offset, base), XMMRegName(dst));</span>
<span class="lineNum">    4018 </span>            :         } else {
<span class="lineNum">    4019 </span><span class="lineNoCov">          0 :             spew(&quot;%-11s&quot; MEM_ob &quot;, %s, %s&quot;, name,</span>
<span class="lineNum">    4020 </span><span class="lineNoCov">          0 :                  ADDR_ob(offset, base), XMMRegName(src0), XMMRegName(dst));</span>
<span class="lineNum">    4021 </span>            :         }
<span class="lineNum">    4022 </span><span class="lineNoCov">          0 :         m_formatter.twoByteOpVex(ty, opcode, offset, base, src0, dst);</span>
<span class="lineNum">    4023 </span>            :     }
<span class="lineNum">    4024 </span>            : 
<span class="lineNum">    4025 </span>            :     void twoByteOpSimd_disp32(const char* name, VexOperandType ty, TwoByteOpcodeID opcode,
<span class="lineNum">    4026 </span>            :                               int32_t offset, RegisterID base, XMMRegisterID src0, XMMRegisterID dst)
<span class="lineNum">    4027 </span>            :     {
<span class="lineNum">    4028 </span>            :         if (useLegacySSEEncoding(src0, dst)) {
<span class="lineNum">    4029 </span>            :             if (IsXMMReversedOperands(opcode))
<span class="lineNum">    4030 </span>            :                 spew(&quot;%-11s%s, &quot; MEM_o32b, legacySSEOpName(name), XMMRegName(dst), ADDR_o32b(offset, base));
<span class="lineNum">    4031 </span>            :             else
<span class="lineNum">    4032 </span>            :                 spew(&quot;%-11s&quot; MEM_o32b &quot;, %s&quot;, legacySSEOpName(name), ADDR_o32b(offset, base), XMMRegName(dst));
<span class="lineNum">    4033 </span>            :             m_formatter.legacySSEPrefix(ty);
<span class="lineNum">    4034 </span>            :             m_formatter.twoByteOp_disp32(opcode, offset, base, dst);
<span class="lineNum">    4035 </span>            :             return;
<span class="lineNum">    4036 </span>            :         }
<span class="lineNum">    4037 </span>            : 
<span class="lineNum">    4038 </span>            :         if (src0 == invalid_xmm) {
<span class="lineNum">    4039 </span>            :             if (IsXMMReversedOperands(opcode))
<span class="lineNum">    4040 </span>            :                 spew(&quot;%-11s%s, &quot; MEM_o32b, name, XMMRegName(dst), ADDR_o32b(offset, base));
<span class="lineNum">    4041 </span>            :             else
<span class="lineNum">    4042 </span>            :                 spew(&quot;%-11s&quot; MEM_o32b &quot;, %s&quot;, name, ADDR_o32b(offset, base), XMMRegName(dst));
<span class="lineNum">    4043 </span>            :         } else {
<span class="lineNum">    4044 </span>            :             spew(&quot;%-11s&quot; MEM_o32b &quot;, %s, %s&quot;, name,
<span class="lineNum">    4045 </span>            :                  ADDR_o32b(offset, base), XMMRegName(src0), XMMRegName(dst));
<span class="lineNum">    4046 </span>            :         }
<span class="lineNum">    4047 </span>            :         m_formatter.twoByteOpVex_disp32(ty, opcode, offset, base, src0, dst);
<a name="4048"><span class="lineNum">    4048 </span>            :     }</a>
<span class="lineNum">    4049 </span>            : 
<span class="lineNum">    4050 </span><span class="lineNoCov">          0 :     void twoByteOpImmSimd(const char* name, VexOperandType ty, TwoByteOpcodeID opcode,</span>
<span class="lineNum">    4051 </span>            :                           uint32_t imm, int32_t offset, RegisterID base, XMMRegisterID src0, XMMRegisterID dst)
<span class="lineNum">    4052 </span>            :     {
<span class="lineNum">    4053 </span><span class="lineNoCov">          0 :         if (useLegacySSEEncoding(src0, dst)) {</span>
<span class="lineNum">    4054 </span><span class="lineNoCov">          0 :             spew(&quot;%-11s$0x%x, &quot; MEM_ob &quot;, %s&quot;, legacySSEOpName(name), imm,</span>
<span class="lineNum">    4055 </span><span class="lineNoCov">          0 :                  ADDR_ob(offset, base), XMMRegName(dst));</span>
<span class="lineNum">    4056 </span><span class="lineNoCov">          0 :             m_formatter.legacySSEPrefix(ty);</span>
<span class="lineNum">    4057 </span><span class="lineNoCov">          0 :             m_formatter.twoByteOp(opcode, offset, base, dst);</span>
<span class="lineNum">    4058 </span><span class="lineNoCov">          0 :             m_formatter.immediate8u(imm);</span>
<span class="lineNum">    4059 </span><span class="lineNoCov">          0 :             return;</span>
<span class="lineNum">    4060 </span>            :         }
<span class="lineNum">    4061 </span>            : 
<span class="lineNum">    4062 </span><span class="lineNoCov">          0 :         spew(&quot;%-11s$0x%x, &quot; MEM_ob &quot;, %s, %s&quot;, name, imm, ADDR_ob(offset, base),</span>
<span class="lineNum">    4063 </span><span class="lineNoCov">          0 :              XMMRegName(src0), XMMRegName(dst));</span>
<span class="lineNum">    4064 </span><span class="lineNoCov">          0 :         m_formatter.twoByteOpVex(ty, opcode, offset, base, src0, dst);</span>
<span class="lineNum">    4065 </span><span class="lineNoCov">          0 :         m_formatter.immediate8u(imm);</span>
<a name="4066"><span class="lineNum">    4066 </span>            :     }</a>
<span class="lineNum">    4067 </span>            : 
<span class="lineNum">    4068 </span><span class="lineNoCov">          0 :     void twoByteOpSimd(const char* name, VexOperandType ty, TwoByteOpcodeID opcode,</span>
<span class="lineNum">    4069 </span>            :                        int32_t offset, RegisterID base, RegisterID index, int scale,
<span class="lineNum">    4070 </span>            :                        XMMRegisterID src0, XMMRegisterID dst)
<span class="lineNum">    4071 </span>            :     {
<span class="lineNum">    4072 </span><span class="lineNoCov">          0 :         if (useLegacySSEEncoding(src0, dst)) {</span>
<span class="lineNum">    4073 </span><span class="lineNoCov">          0 :             if (IsXMMReversedOperands(opcode)) {</span>
<span class="lineNum">    4074 </span><span class="lineNoCov">          0 :                 spew(&quot;%-11s%s, &quot; MEM_obs, legacySSEOpName(name),</span>
<span class="lineNum">    4075 </span><span class="lineNoCov">          0 :                      XMMRegName(dst), ADDR_obs(offset, base, index, scale));</span>
<span class="lineNum">    4076 </span>            :             } else {
<span class="lineNum">    4077 </span><span class="lineNoCov">          0 :                 spew(&quot;%-11s&quot; MEM_obs &quot;, %s&quot;, legacySSEOpName(name),</span>
<span class="lineNum">    4078 </span><span class="lineNoCov">          0 :                      ADDR_obs(offset, base, index, scale), XMMRegName(dst));</span>
<span class="lineNum">    4079 </span>            :             }
<span class="lineNum">    4080 </span><span class="lineNoCov">          0 :             m_formatter.legacySSEPrefix(ty);</span>
<span class="lineNum">    4081 </span><span class="lineNoCov">          0 :             m_formatter.twoByteOp(opcode, offset, base, index, scale, dst);</span>
<span class="lineNum">    4082 </span><span class="lineNoCov">          0 :             return;</span>
<span class="lineNum">    4083 </span>            :         }
<span class="lineNum">    4084 </span>            : 
<span class="lineNum">    4085 </span><span class="lineNoCov">          0 :         if (src0 == invalid_xmm) {</span>
<span class="lineNum">    4086 </span><span class="lineNoCov">          0 :             if (IsXMMReversedOperands(opcode)) {</span>
<span class="lineNum">    4087 </span><span class="lineNoCov">          0 :                 spew(&quot;%-11s%s, &quot; MEM_obs, name, XMMRegName(dst),</span>
<span class="lineNum">    4088 </span><span class="lineNoCov">          0 :                      ADDR_obs(offset, base, index, scale));</span>
<span class="lineNum">    4089 </span>            :             } else {
<span class="lineNum">    4090 </span><span class="lineNoCov">          0 :                 spew(&quot;%-11s&quot; MEM_obs &quot;, %s&quot;, name, ADDR_obs(offset, base, index, scale),</span>
<span class="lineNum">    4091 </span><span class="lineNoCov">          0 :                      XMMRegName(dst));</span>
<span class="lineNum">    4092 </span>            :             }
<span class="lineNum">    4093 </span>            :         } else {
<span class="lineNum">    4094 </span><span class="lineNoCov">          0 :             spew(&quot;%-11s&quot; MEM_obs &quot;, %s, %s&quot;, name, ADDR_obs(offset, base, index, scale),</span>
<span class="lineNum">    4095 </span><span class="lineNoCov">          0 :                  XMMRegName(src0), XMMRegName(dst));</span>
<span class="lineNum">    4096 </span>            :         }
<span class="lineNum">    4097 </span><span class="lineNoCov">          0 :         m_formatter.twoByteOpVex(ty, opcode, offset, base, index, scale, src0, dst);</span>
<a name="4098"><span class="lineNum">    4098 </span>            :     }</a>
<span class="lineNum">    4099 </span>            : 
<span class="lineNum">    4100 </span><span class="lineNoCov">          0 :     void twoByteOpSimd(const char* name, VexOperandType ty, TwoByteOpcodeID opcode,</span>
<span class="lineNum">    4101 </span>            :                        const void* address, XMMRegisterID src0, XMMRegisterID dst)
<span class="lineNum">    4102 </span>            :     {
<span class="lineNum">    4103 </span><span class="lineNoCov">          0 :         if (useLegacySSEEncoding(src0, dst)) {</span>
<span class="lineNum">    4104 </span><span class="lineNoCov">          0 :             if (IsXMMReversedOperands(opcode))</span>
<span class="lineNum">    4105 </span><span class="lineNoCov">          0 :                 spew(&quot;%-11s%s, %p&quot;, legacySSEOpName(name), XMMRegName(dst), address);</span>
<span class="lineNum">    4106 </span>            :             else
<span class="lineNum">    4107 </span><span class="lineNoCov">          0 :                 spew(&quot;%-11s%p, %s&quot;, legacySSEOpName(name), address, XMMRegName(dst));</span>
<span class="lineNum">    4108 </span><span class="lineNoCov">          0 :             m_formatter.legacySSEPrefix(ty);</span>
<span class="lineNum">    4109 </span><span class="lineNoCov">          0 :             m_formatter.twoByteOp(opcode, address, dst);</span>
<span class="lineNum">    4110 </span><span class="lineNoCov">          0 :             return;</span>
<span class="lineNum">    4111 </span>            :         }
<span class="lineNum">    4112 </span>            : 
<span class="lineNum">    4113 </span><span class="lineNoCov">          0 :         if (src0 == invalid_xmm) {</span>
<span class="lineNum">    4114 </span><span class="lineNoCov">          0 :             if (IsXMMReversedOperands(opcode))</span>
<span class="lineNum">    4115 </span><span class="lineNoCov">          0 :                 spew(&quot;%-11s%s, %p&quot;, name, XMMRegName(dst), address);</span>
<span class="lineNum">    4116 </span>            :             else
<span class="lineNum">    4117 </span><span class="lineNoCov">          0 :                 spew(&quot;%-11s%p, %s&quot;, name, address, XMMRegName(dst));</span>
<span class="lineNum">    4118 </span>            :         } else {
<span class="lineNum">    4119 </span><span class="lineNoCov">          0 :             spew(&quot;%-11s%p, %s, %s&quot;, name, address, XMMRegName(src0), XMMRegName(dst));</span>
<span class="lineNum">    4120 </span>            :         }
<span class="lineNum">    4121 </span><span class="lineNoCov">          0 :         m_formatter.twoByteOpVex(ty, opcode, address, src0, dst);</span>
<a name="4122"><span class="lineNum">    4122 </span>            :     }</a>
<span class="lineNum">    4123 </span>            : 
<span class="lineNum">    4124 </span><span class="lineNoCov">          0 :     void twoByteOpImmSimd(const char* name, VexOperandType ty, TwoByteOpcodeID opcode,</span>
<span class="lineNum">    4125 </span>            :                           uint32_t imm, const void* address, XMMRegisterID src0, XMMRegisterID dst)
<span class="lineNum">    4126 </span>            :     {
<span class="lineNum">    4127 </span><span class="lineNoCov">          0 :         if (useLegacySSEEncoding(src0, dst)) {</span>
<span class="lineNum">    4128 </span><span class="lineNoCov">          0 :             spew(&quot;%-11s$0x%x, %p, %s&quot;, legacySSEOpName(name), imm, address, XMMRegName(dst));</span>
<span class="lineNum">    4129 </span><span class="lineNoCov">          0 :             m_formatter.legacySSEPrefix(ty);</span>
<span class="lineNum">    4130 </span><span class="lineNoCov">          0 :             m_formatter.twoByteOp(opcode, address, dst);</span>
<span class="lineNum">    4131 </span><span class="lineNoCov">          0 :             m_formatter.immediate8u(imm);</span>
<span class="lineNum">    4132 </span><span class="lineNoCov">          0 :             return;</span>
<span class="lineNum">    4133 </span>            :         }
<span class="lineNum">    4134 </span>            : 
<span class="lineNum">    4135 </span><span class="lineNoCov">          0 :         spew(&quot;%-11s$0x%x, %p, %s, %s&quot;, name, imm, address, XMMRegName(src0), XMMRegName(dst));</span>
<span class="lineNum">    4136 </span><span class="lineNoCov">          0 :         m_formatter.twoByteOpVex(ty, opcode, address, src0, dst);</span>
<span class="lineNum">    4137 </span><span class="lineNoCov">          0 :         m_formatter.immediate8u(imm);</span>
<a name="4138"><span class="lineNum">    4138 </span>            :     }</a>
<span class="lineNum">    4139 </span>            : 
<span class="lineNum">    4140 </span><span class="lineCov">         58 :     void twoByteOpInt32Simd(const char* name, VexOperandType ty, TwoByteOpcodeID opcode,</span>
<span class="lineNum">    4141 </span>            :                             RegisterID rm, XMMRegisterID src0, XMMRegisterID dst)
<span class="lineNum">    4142 </span>            :     {
<span class="lineNum">    4143 </span><span class="lineCov">         58 :         if (useLegacySSEEncoding(src0, dst)) {</span>
<span class="lineNum">    4144 </span><span class="lineCov">         58 :             if (IsXMMReversedOperands(opcode))</span>
<span class="lineNum">    4145 </span><span class="lineNoCov">          0 :                 spew(&quot;%-11s%s, %s&quot;, legacySSEOpName(name), XMMRegName(dst), GPReg32Name(rm));</span>
<span class="lineNum">    4146 </span>            :             else
<span class="lineNum">    4147 </span><span class="lineCov">         58 :                 spew(&quot;%-11s%s, %s&quot;, legacySSEOpName(name), GPReg32Name(rm), XMMRegName(dst));</span>
<span class="lineNum">    4148 </span><span class="lineCov">         58 :             m_formatter.legacySSEPrefix(ty);</span>
<span class="lineNum">    4149 </span><span class="lineCov">         58 :             m_formatter.twoByteOp(opcode, rm, dst);</span>
<span class="lineNum">    4150 </span><span class="lineCov">         58 :             return;</span>
<span class="lineNum">    4151 </span>            :         }
<span class="lineNum">    4152 </span>            : 
<span class="lineNum">    4153 </span><span class="lineNoCov">          0 :         if (src0 == invalid_xmm) {</span>
<span class="lineNum">    4154 </span><span class="lineNoCov">          0 :             if (IsXMMReversedOperands(opcode))</span>
<span class="lineNum">    4155 </span><span class="lineNoCov">          0 :                 spew(&quot;%-11s%s, %s&quot;, name, XMMRegName(dst), GPReg32Name(rm));</span>
<span class="lineNum">    4156 </span>            :             else
<span class="lineNum">    4157 </span><span class="lineNoCov">          0 :                 spew(&quot;%-11s%s, %s&quot;, name, GPReg32Name(rm), XMMRegName(dst));</span>
<span class="lineNum">    4158 </span>            :         } else {
<span class="lineNum">    4159 </span><span class="lineNoCov">          0 :             spew(&quot;%-11s%s, %s, %s&quot;, name, GPReg32Name(rm), XMMRegName(src0), XMMRegName(dst));</span>
<span class="lineNum">    4160 </span>            :         }
<span class="lineNum">    4161 </span><span class="lineNoCov">          0 :         m_formatter.twoByteOpVex(ty, opcode, rm, src0, dst);</span>
<a name="4162"><span class="lineNum">    4162 </span>            :     }</a>
<span class="lineNum">    4163 </span>            : 
<span class="lineNum">    4164 </span><span class="lineCov">         26 :     void twoByteOpSimdInt32(const char* name, VexOperandType ty, TwoByteOpcodeID opcode,</span>
<span class="lineNum">    4165 </span>            :                             XMMRegisterID rm, RegisterID dst)
<span class="lineNum">    4166 </span>            :     {
<span class="lineNum">    4167 </span><span class="lineCov">         26 :         if (useLegacySSEEncodingForOtherOutput()) {</span>
<span class="lineNum">    4168 </span><span class="lineCov">         26 :             if (IsXMMReversedOperands(opcode))</span>
<span class="lineNum">    4169 </span><span class="lineNoCov">          0 :                 spew(&quot;%-11s%s, %s&quot;, legacySSEOpName(name), GPReg32Name(dst), XMMRegName(rm));</span>
<span class="lineNum">    4170 </span><span class="lineCov">         26 :             else if (opcode == OP2_MOVD_EdVd)</span>
<span class="lineNum">    4171 </span><span class="lineNoCov">          0 :                 spew(&quot;%-11s%s, %s&quot;, legacySSEOpName(name), XMMRegName((XMMRegisterID)dst), GPReg32Name((RegisterID)rm));</span>
<span class="lineNum">    4172 </span>            :             else
<span class="lineNum">    4173 </span><span class="lineCov">         26 :                 spew(&quot;%-11s%s, %s&quot;, legacySSEOpName(name), XMMRegName(rm), GPReg32Name(dst));</span>
<span class="lineNum">    4174 </span><span class="lineCov">         26 :             m_formatter.legacySSEPrefix(ty);</span>
<span class="lineNum">    4175 </span><span class="lineCov">         26 :             m_formatter.twoByteOp(opcode, (RegisterID)rm, dst);</span>
<span class="lineNum">    4176 </span><span class="lineCov">         26 :             return;</span>
<span class="lineNum">    4177 </span>            :         }
<span class="lineNum">    4178 </span>            : 
<span class="lineNum">    4179 </span><span class="lineNoCov">          0 :         if (IsXMMReversedOperands(opcode))</span>
<span class="lineNum">    4180 </span><span class="lineNoCov">          0 :             spew(&quot;%-11s%s, %s&quot;, name, GPReg32Name(dst), XMMRegName(rm));</span>
<span class="lineNum">    4181 </span><span class="lineNoCov">          0 :         else if (opcode == OP2_MOVD_EdVd)</span>
<span class="lineNum">    4182 </span><span class="lineNoCov">          0 :             spew(&quot;%-11s%s, %s&quot;, name, XMMRegName((XMMRegisterID)dst), GPReg32Name((RegisterID)rm));</span>
<span class="lineNum">    4183 </span>            :         else
<span class="lineNum">    4184 </span><span class="lineNoCov">          0 :             spew(&quot;%-11s%s, %s&quot;, name, XMMRegName(rm), GPReg32Name(dst));</span>
<span class="lineNum">    4185 </span><span class="lineNoCov">          0 :         m_formatter.twoByteOpVex(ty, opcode, (RegisterID)rm, invalid_xmm, dst);</span>
<a name="4186"><span class="lineNum">    4186 </span>            :     }</a>
<span class="lineNum">    4187 </span>            : 
<span class="lineNum">    4188 </span><span class="lineNoCov">          0 :     void twoByteOpImmSimdInt32(const char* name, VexOperandType ty, TwoByteOpcodeID opcode,</span>
<span class="lineNum">    4189 </span>            :                                uint32_t imm, XMMRegisterID rm, RegisterID dst)
<span class="lineNum">    4190 </span>            :     {
<span class="lineNum">    4191 </span><span class="lineNoCov">          0 :         if (useLegacySSEEncodingForOtherOutput()) {</span>
<span class="lineNum">    4192 </span><span class="lineNoCov">          0 :             spew(&quot;%-11s$0x%x, %s, %s&quot;, legacySSEOpName(name), imm, XMMRegName(rm), GPReg32Name(dst));</span>
<span class="lineNum">    4193 </span><span class="lineNoCov">          0 :             m_formatter.legacySSEPrefix(ty);</span>
<span class="lineNum">    4194 </span><span class="lineNoCov">          0 :             m_formatter.twoByteOp(opcode, (RegisterID)rm, dst);</span>
<span class="lineNum">    4195 </span><span class="lineNoCov">          0 :             m_formatter.immediate8u(imm);</span>
<span class="lineNum">    4196 </span><span class="lineNoCov">          0 :             return;</span>
<span class="lineNum">    4197 </span>            :         }
<span class="lineNum">    4198 </span>            : 
<span class="lineNum">    4199 </span><span class="lineNoCov">          0 :         spew(&quot;%-11s$0x%x, %s, %s&quot;, name, imm, XMMRegName(rm), GPReg32Name(dst));</span>
<span class="lineNum">    4200 </span><span class="lineNoCov">          0 :         m_formatter.twoByteOpVex(ty, opcode, (RegisterID)rm, invalid_xmm, dst);</span>
<span class="lineNum">    4201 </span><span class="lineNoCov">          0 :         m_formatter.immediate8u(imm);</span>
<a name="4202"><span class="lineNum">    4202 </span>            :     }</a>
<span class="lineNum">    4203 </span>            : 
<span class="lineNum">    4204 </span><span class="lineNoCov">          0 :     void twoByteOpImmInt32Simd(const char* name, VexOperandType ty, TwoByteOpcodeID opcode,</span>
<span class="lineNum">    4205 </span>            :                                uint32_t imm, RegisterID rm, XMMRegisterID src0, XMMRegisterID dst)
<span class="lineNum">    4206 </span>            :     {
<span class="lineNum">    4207 </span><span class="lineNoCov">          0 :         if (useLegacySSEEncodingForOtherOutput()) {</span>
<span class="lineNum">    4208 </span><span class="lineNoCov">          0 :             spew(&quot;%-11s$0x%x, %s, %s&quot;, legacySSEOpName(name), imm, GPReg32Name(rm), XMMRegName(dst));</span>
<span class="lineNum">    4209 </span><span class="lineNoCov">          0 :             m_formatter.legacySSEPrefix(ty);</span>
<span class="lineNum">    4210 </span><span class="lineNoCov">          0 :             m_formatter.twoByteOp(opcode, rm, dst);</span>
<span class="lineNum">    4211 </span><span class="lineNoCov">          0 :             m_formatter.immediate8u(imm);</span>
<span class="lineNum">    4212 </span><span class="lineNoCov">          0 :             return;</span>
<span class="lineNum">    4213 </span>            :         }
<span class="lineNum">    4214 </span>            : 
<span class="lineNum">    4215 </span><span class="lineNoCov">          0 :         spew(&quot;%-11s$0x%x, %s, %s&quot;, name, imm, GPReg32Name(rm), XMMRegName(dst));</span>
<span class="lineNum">    4216 </span><span class="lineNoCov">          0 :         m_formatter.twoByteOpVex(ty, opcode, rm, src0, dst);</span>
<span class="lineNum">    4217 </span><span class="lineNoCov">          0 :         m_formatter.immediate8u(imm);</span>
<a name="4218"><span class="lineNum">    4218 </span>            :     }</a>
<span class="lineNum">    4219 </span>            : 
<span class="lineNum">    4220 </span><span class="lineCov">         38 :     void twoByteOpSimdFlags(const char* name, VexOperandType ty, TwoByteOpcodeID opcode,</span>
<span class="lineNum">    4221 </span>            :                             XMMRegisterID rm, XMMRegisterID reg)
<span class="lineNum">    4222 </span>            :     {
<span class="lineNum">    4223 </span><span class="lineCov">         38 :         if (useLegacySSEEncodingForOtherOutput()) {</span>
<span class="lineNum">    4224 </span><span class="lineCov">         38 :             spew(&quot;%-11s%s, %s&quot;, legacySSEOpName(name), XMMRegName(rm), XMMRegName(reg));</span>
<span class="lineNum">    4225 </span><span class="lineCov">         38 :             m_formatter.legacySSEPrefix(ty);</span>
<span class="lineNum">    4226 </span><span class="lineCov">         38 :             m_formatter.twoByteOp(opcode, (RegisterID)rm, reg);</span>
<span class="lineNum">    4227 </span><span class="lineCov">         38 :             return;</span>
<span class="lineNum">    4228 </span>            :         }
<span class="lineNum">    4229 </span>            : 
<span class="lineNum">    4230 </span><span class="lineNoCov">          0 :         spew(&quot;%-11s%s, %s&quot;, name, XMMRegName(rm), XMMRegName(reg));</span>
<span class="lineNum">    4231 </span><span class="lineNoCov">          0 :         m_formatter.twoByteOpVex(ty, opcode, (RegisterID)rm, invalid_xmm, (XMMRegisterID)reg);</span>
<span class="lineNum">    4232 </span>            :     }
<span class="lineNum">    4233 </span>            : 
<span class="lineNum">    4234 </span>            :     void twoByteOpSimdFlags(const char* name, VexOperandType ty, TwoByteOpcodeID opcode,
<span class="lineNum">    4235 </span>            :                             int32_t offset, RegisterID base, XMMRegisterID reg)
<span class="lineNum">    4236 </span>            :     {
<span class="lineNum">    4237 </span>            :         if (useLegacySSEEncodingForOtherOutput()) {
<span class="lineNum">    4238 </span>            :             spew(&quot;%-11s&quot; MEM_ob &quot;, %s&quot;, legacySSEOpName(name),
<span class="lineNum">    4239 </span>            :                  ADDR_ob(offset, base), XMMRegName(reg));
<span class="lineNum">    4240 </span>            :             m_formatter.legacySSEPrefix(ty);
<span class="lineNum">    4241 </span>            :             m_formatter.twoByteOp(opcode, offset, base, reg);
<span class="lineNum">    4242 </span>            :             return;
<span class="lineNum">    4243 </span>            :         }
<span class="lineNum">    4244 </span>            : 
<span class="lineNum">    4245 </span>            :         spew(&quot;%-11s&quot; MEM_ob &quot;, %s&quot;, name,
<span class="lineNum">    4246 </span>            :              ADDR_ob(offset, base), XMMRegName(reg));
<span class="lineNum">    4247 </span>            :         m_formatter.twoByteOpVex(ty, opcode, offset, base, invalid_xmm, (XMMRegisterID)reg);
<a name="4248"><span class="lineNum">    4248 </span>            :     }</a>
<span class="lineNum">    4249 </span>            : 
<span class="lineNum">    4250 </span><span class="lineNoCov">          0 :     void threeByteOpSimd(const char* name, VexOperandType ty, ThreeByteOpcodeID opcode,</span>
<span class="lineNum">    4251 </span>            :                          ThreeByteEscape escape,
<span class="lineNum">    4252 </span>            :                          XMMRegisterID rm, XMMRegisterID src0, XMMRegisterID dst)
<span class="lineNum">    4253 </span>            :     {
<span class="lineNum">    4254 </span><span class="lineNoCov">          0 :         if (useLegacySSEEncoding(src0, dst)) {</span>
<span class="lineNum">    4255 </span><span class="lineNoCov">          0 :             spew(&quot;%-11s%s, %s&quot;, legacySSEOpName(name), XMMRegName(rm), XMMRegName(dst));</span>
<span class="lineNum">    4256 </span><span class="lineNoCov">          0 :             m_formatter.legacySSEPrefix(ty);</span>
<span class="lineNum">    4257 </span><span class="lineNoCov">          0 :             m_formatter.threeByteOp(opcode, escape, (RegisterID)rm, dst);</span>
<span class="lineNum">    4258 </span><span class="lineNoCov">          0 :             return;</span>
<span class="lineNum">    4259 </span>            :         }
<span class="lineNum">    4260 </span>            : 
<span class="lineNum">    4261 </span><span class="lineNoCov">          0 :         spew(&quot;%-11s%s, %s, %s&quot;, name, XMMRegName(rm), XMMRegName(src0), XMMRegName(dst));</span>
<span class="lineNum">    4262 </span><span class="lineNoCov">          0 :         m_formatter.threeByteOpVex(ty, opcode, escape, (RegisterID)rm, src0, dst);</span>
<a name="4263"><span class="lineNum">    4263 </span>            :     }</a>
<span class="lineNum">    4264 </span>            : 
<span class="lineNum">    4265 </span><span class="lineNoCov">          0 :     void threeByteOpImmSimd(const char* name, VexOperandType ty, ThreeByteOpcodeID opcode,</span>
<span class="lineNum">    4266 </span>            :                             ThreeByteEscape escape,
<span class="lineNum">    4267 </span>            :                             uint32_t imm, XMMRegisterID rm, XMMRegisterID src0, XMMRegisterID dst)
<span class="lineNum">    4268 </span>            :     {
<span class="lineNum">    4269 </span><span class="lineNoCov">          0 :         if (useLegacySSEEncoding(src0, dst)) {</span>
<span class="lineNum">    4270 </span><span class="lineNoCov">          0 :             spew(&quot;%-11s$0x%x, %s, %s&quot;, legacySSEOpName(name), imm, XMMRegName(rm), XMMRegName(dst));</span>
<span class="lineNum">    4271 </span><span class="lineNoCov">          0 :             m_formatter.legacySSEPrefix(ty);</span>
<span class="lineNum">    4272 </span><span class="lineNoCov">          0 :             m_formatter.threeByteOp(opcode, escape, (RegisterID)rm, dst);</span>
<span class="lineNum">    4273 </span><span class="lineNoCov">          0 :             m_formatter.immediate8u(imm);</span>
<span class="lineNum">    4274 </span><span class="lineNoCov">          0 :             return;</span>
<span class="lineNum">    4275 </span>            :         }
<span class="lineNum">    4276 </span>            : 
<span class="lineNum">    4277 </span><span class="lineNoCov">          0 :         spew(&quot;%-11s$0x%x, %s, %s, %s&quot;, name, imm, XMMRegName(rm), XMMRegName(src0), XMMRegName(dst));</span>
<span class="lineNum">    4278 </span><span class="lineNoCov">          0 :         m_formatter.threeByteOpVex(ty, opcode, escape, (RegisterID)rm, src0, dst);</span>
<span class="lineNum">    4279 </span><span class="lineNoCov">          0 :         m_formatter.immediate8u(imm);</span>
<a name="4280"><span class="lineNum">    4280 </span>            :     }</a>
<span class="lineNum">    4281 </span>            : 
<span class="lineNum">    4282 </span><span class="lineNoCov">          0 :     void threeByteOpSimd(const char* name, VexOperandType ty, ThreeByteOpcodeID opcode,</span>
<span class="lineNum">    4283 </span>            :                          ThreeByteEscape escape,
<span class="lineNum">    4284 </span>            :                          int32_t offset, RegisterID base, XMMRegisterID src0, XMMRegisterID dst)
<span class="lineNum">    4285 </span>            :     {
<span class="lineNum">    4286 </span><span class="lineNoCov">          0 :         if (useLegacySSEEncoding(src0, dst)) {</span>
<span class="lineNum">    4287 </span><span class="lineNoCov">          0 :             spew(&quot;%-11s&quot; MEM_ob &quot;, %s&quot;, legacySSEOpName(name),</span>
<span class="lineNum">    4288 </span><span class="lineNoCov">          0 :                  ADDR_ob(offset, base), XMMRegName(dst));</span>
<span class="lineNum">    4289 </span><span class="lineNoCov">          0 :             m_formatter.legacySSEPrefix(ty);</span>
<span class="lineNum">    4290 </span><span class="lineNoCov">          0 :             m_formatter.threeByteOp(opcode, escape, offset, base, dst);</span>
<span class="lineNum">    4291 </span><span class="lineNoCov">          0 :             return;</span>
<span class="lineNum">    4292 </span>            :         }
<span class="lineNum">    4293 </span>            : 
<span class="lineNum">    4294 </span><span class="lineNoCov">          0 :         spew(&quot;%-11s&quot; MEM_ob &quot;, %s, %s&quot;, name,</span>
<span class="lineNum">    4295 </span><span class="lineNoCov">          0 :              ADDR_ob(offset, base), XMMRegName(src0), XMMRegName(dst));</span>
<span class="lineNum">    4296 </span><span class="lineNoCov">          0 :         m_formatter.threeByteOpVex(ty, opcode, escape, offset, base, src0, dst);</span>
<a name="4297"><span class="lineNum">    4297 </span>            :     }</a>
<span class="lineNum">    4298 </span>            : 
<span class="lineNum">    4299 </span><span class="lineNoCov">          0 :     void threeByteOpImmSimd(const char* name, VexOperandType ty, ThreeByteOpcodeID opcode,</span>
<span class="lineNum">    4300 </span>            :                             ThreeByteEscape escape,
<span class="lineNum">    4301 </span>            :                             uint32_t imm, int32_t offset, RegisterID base, XMMRegisterID src0, XMMRegisterID dst)
<span class="lineNum">    4302 </span>            :     {
<span class="lineNum">    4303 </span><span class="lineNoCov">          0 :         if (useLegacySSEEncoding(src0, dst)) {</span>
<span class="lineNum">    4304 </span><span class="lineNoCov">          0 :             spew(&quot;%-11s$0x%x, &quot; MEM_ob &quot;, %s&quot;, legacySSEOpName(name), imm,</span>
<span class="lineNum">    4305 </span><span class="lineNoCov">          0 :                  ADDR_ob(offset, base), XMMRegName(dst));</span>
<span class="lineNum">    4306 </span><span class="lineNoCov">          0 :             m_formatter.legacySSEPrefix(ty);</span>
<span class="lineNum">    4307 </span><span class="lineNoCov">          0 :             m_formatter.threeByteOp(opcode, escape, offset, base, dst);</span>
<span class="lineNum">    4308 </span><span class="lineNoCov">          0 :             m_formatter.immediate8u(imm);</span>
<span class="lineNum">    4309 </span><span class="lineNoCov">          0 :             return;</span>
<span class="lineNum">    4310 </span>            :         }
<span class="lineNum">    4311 </span>            : 
<span class="lineNum">    4312 </span><span class="lineNoCov">          0 :         spew(&quot;%-11s$0x%x, &quot; MEM_ob &quot;, %s, %s&quot;, name, imm, ADDR_ob(offset, base),</span>
<span class="lineNum">    4313 </span><span class="lineNoCov">          0 :              XMMRegName(src0), XMMRegName(dst));</span>
<span class="lineNum">    4314 </span><span class="lineNoCov">          0 :         m_formatter.threeByteOpVex(ty, opcode, escape, offset, base, src0, dst);</span>
<span class="lineNum">    4315 </span><span class="lineNoCov">          0 :         m_formatter.immediate8u(imm);</span>
<a name="4316"><span class="lineNum">    4316 </span>            :     }</a>
<span class="lineNum">    4317 </span>            : 
<span class="lineNum">    4318 </span><span class="lineNoCov">          0 :     void threeByteOpSimd(const char* name, VexOperandType ty, ThreeByteOpcodeID opcode,</span>
<span class="lineNum">    4319 </span>            :                          ThreeByteEscape escape,
<span class="lineNum">    4320 </span>            :                          const void* address, XMMRegisterID src0, XMMRegisterID dst)
<span class="lineNum">    4321 </span>            :     {
<span class="lineNum">    4322 </span><span class="lineNoCov">          0 :         if (useLegacySSEEncoding(src0, dst)) {</span>
<span class="lineNum">    4323 </span><span class="lineNoCov">          0 :             spew(&quot;%-11s%p, %s&quot;, legacySSEOpName(name), address, XMMRegName(dst));</span>
<span class="lineNum">    4324 </span><span class="lineNoCov">          0 :             m_formatter.legacySSEPrefix(ty);</span>
<span class="lineNum">    4325 </span><span class="lineNoCov">          0 :             m_formatter.threeByteOp(opcode, escape, address, dst);</span>
<span class="lineNum">    4326 </span><span class="lineNoCov">          0 :             return;</span>
<span class="lineNum">    4327 </span>            :         }
<span class="lineNum">    4328 </span>            : 
<span class="lineNum">    4329 </span><span class="lineNoCov">          0 :         spew(&quot;%-11s%p, %s, %s&quot;, name, address, XMMRegName(src0), XMMRegName(dst));</span>
<span class="lineNum">    4330 </span><span class="lineNoCov">          0 :         m_formatter.threeByteOpVex(ty, opcode, escape, address, src0, dst);</span>
<a name="4331"><span class="lineNum">    4331 </span>            :     }</a>
<span class="lineNum">    4332 </span>            : 
<span class="lineNum">    4333 </span><span class="lineNoCov">          0 :     void threeByteOpImmInt32Simd(const char* name, VexOperandType ty, ThreeByteOpcodeID opcode,</span>
<span class="lineNum">    4334 </span>            :                                  ThreeByteEscape escape, uint32_t imm,
<span class="lineNum">    4335 </span>            :                                  RegisterID src1, XMMRegisterID src0, XMMRegisterID dst)
<span class="lineNum">    4336 </span>            :     {
<span class="lineNum">    4337 </span><span class="lineNoCov">          0 :         if (useLegacySSEEncoding(src0, dst)) {</span>
<span class="lineNum">    4338 </span><span class="lineNoCov">          0 :             spew(&quot;%-11s$0x%x, %s, %s&quot;, legacySSEOpName(name), imm, GPReg32Name(src1), XMMRegName(dst));</span>
<span class="lineNum">    4339 </span><span class="lineNoCov">          0 :             m_formatter.legacySSEPrefix(ty);</span>
<span class="lineNum">    4340 </span><span class="lineNoCov">          0 :             m_formatter.threeByteOp(opcode, escape, src1, dst);</span>
<span class="lineNum">    4341 </span><span class="lineNoCov">          0 :             m_formatter.immediate8u(imm);</span>
<span class="lineNum">    4342 </span><span class="lineNoCov">          0 :             return;</span>
<span class="lineNum">    4343 </span>            :         }
<span class="lineNum">    4344 </span>            : 
<span class="lineNum">    4345 </span><span class="lineNoCov">          0 :         spew(&quot;%-11s$0x%x, %s, %s, %s&quot;, name, imm, GPReg32Name(src1), XMMRegName(src0), XMMRegName(dst));</span>
<span class="lineNum">    4346 </span><span class="lineNoCov">          0 :         m_formatter.threeByteOpVex(ty, opcode, escape, src1, src0, dst);</span>
<span class="lineNum">    4347 </span><span class="lineNoCov">          0 :         m_formatter.immediate8u(imm);</span>
<span class="lineNum">    4348 </span>            :     }
<span class="lineNum">    4349 </span>            : 
<span class="lineNum">    4350 </span>            :     void threeByteOpImmInt32Simd(const char* name, VexOperandType ty, ThreeByteOpcodeID opcode,
<span class="lineNum">    4351 </span>            :                                  ThreeByteEscape escape, uint32_t imm,
<span class="lineNum">    4352 </span>            :                                  int32_t offset, RegisterID base, XMMRegisterID src0, XMMRegisterID dst)
<span class="lineNum">    4353 </span>            :     {
<span class="lineNum">    4354 </span>            :         if (useLegacySSEEncoding(src0, dst)) {
<span class="lineNum">    4355 </span>            :             spew(&quot;%-11s$0x%x, &quot; MEM_ob &quot;, %s&quot;, legacySSEOpName(name), imm, ADDR_ob(offset, base), XMMRegName(dst));
<span class="lineNum">    4356 </span>            :             m_formatter.legacySSEPrefix(ty);
<span class="lineNum">    4357 </span>            :             m_formatter.threeByteOp(opcode, escape, offset, base, dst);
<span class="lineNum">    4358 </span>            :             m_formatter.immediate8u(imm);
<span class="lineNum">    4359 </span>            :             return;
<span class="lineNum">    4360 </span>            :         }
<span class="lineNum">    4361 </span>            : 
<span class="lineNum">    4362 </span>            :         spew(&quot;%-11s$0x%x, &quot; MEM_ob &quot;, %s, %s&quot;, name, imm, ADDR_ob(offset, base), XMMRegName(src0), XMMRegName(dst));
<span class="lineNum">    4363 </span>            :         m_formatter.threeByteOpVex(ty, opcode, escape, offset, base, src0, dst);
<span class="lineNum">    4364 </span>            :         m_formatter.immediate8u(imm);
<a name="4365"><span class="lineNum">    4365 </span>            :     }</a>
<span class="lineNum">    4366 </span>            : 
<span class="lineNum">    4367 </span><span class="lineNoCov">          0 :     void threeByteOpImmSimdInt32(const char* name, VexOperandType ty, ThreeByteOpcodeID opcode,</span>
<span class="lineNum">    4368 </span>            :                                  ThreeByteEscape escape, uint32_t imm,
<span class="lineNum">    4369 </span>            :                                  XMMRegisterID src, RegisterID dst)
<span class="lineNum">    4370 </span>            :     {
<span class="lineNum">    4371 </span><span class="lineNoCov">          0 :         if (useLegacySSEEncodingForOtherOutput()) {</span>
<span class="lineNum">    4372 </span><span class="lineNoCov">          0 :             spew(&quot;%-11s$0x%x, %s, %s&quot;, legacySSEOpName(name), imm, XMMRegName(src), GPReg32Name(dst));</span>
<span class="lineNum">    4373 </span><span class="lineNoCov">          0 :             m_formatter.legacySSEPrefix(ty);</span>
<span class="lineNum">    4374 </span><span class="lineNoCov">          0 :             m_formatter.threeByteOp(opcode, escape, (RegisterID)src, dst);</span>
<span class="lineNum">    4375 </span><span class="lineNoCov">          0 :             m_formatter.immediate8u(imm);</span>
<span class="lineNum">    4376 </span><span class="lineNoCov">          0 :             return;</span>
<span class="lineNum">    4377 </span>            :         }
<span class="lineNum">    4378 </span>            : 
<span class="lineNum">    4379 </span><span class="lineNoCov">          0 :         if (opcode == OP3_PEXTRD_EdVdqIb)</span>
<span class="lineNum">    4380 </span><span class="lineNoCov">          0 :             spew(&quot;%-11s$0x%x, %s, %s&quot;, name, imm, XMMRegName((XMMRegisterID)dst), GPReg32Name((RegisterID)src));</span>
<span class="lineNum">    4381 </span>            :         else
<span class="lineNum">    4382 </span><span class="lineNoCov">          0 :             spew(&quot;%-11s$0x%x, %s, %s&quot;, name, imm, XMMRegName(src), GPReg32Name(dst));</span>
<span class="lineNum">    4383 </span><span class="lineNoCov">          0 :         m_formatter.threeByteOpVex(ty, opcode, escape, (RegisterID)src, invalid_xmm, dst);</span>
<span class="lineNum">    4384 </span><span class="lineNoCov">          0 :         m_formatter.immediate8u(imm);</span>
<span class="lineNum">    4385 </span>            :     }
<span class="lineNum">    4386 </span>            : 
<span class="lineNum">    4387 </span>            :     void threeByteOpImmSimdInt32(const char* name, VexOperandType ty, ThreeByteOpcodeID opcode,
<span class="lineNum">    4388 </span>            :                                  ThreeByteEscape escape, uint32_t imm,
<span class="lineNum">    4389 </span>            :                                  int32_t offset, RegisterID base, RegisterID dst)
<span class="lineNum">    4390 </span>            :     {
<span class="lineNum">    4391 </span>            :         if (useLegacySSEEncodingForOtherOutput()) {
<span class="lineNum">    4392 </span>            :             spew(&quot;%-11s$0x%x, &quot; MEM_ob &quot;, %s&quot;, legacySSEOpName(name), imm, ADDR_ob(offset, base), GPReg32Name(dst));
<span class="lineNum">    4393 </span>            :             m_formatter.legacySSEPrefix(ty);
<span class="lineNum">    4394 </span>            :             m_formatter.threeByteOp(opcode, escape, offset, base, dst);
<span class="lineNum">    4395 </span>            :             m_formatter.immediate8u(imm);
<span class="lineNum">    4396 </span>            :             return;
<span class="lineNum">    4397 </span>            :         }
<span class="lineNum">    4398 </span>            : 
<span class="lineNum">    4399 </span>            :         spew(&quot;%-11s$0x%x, &quot; MEM_ob &quot;, %s&quot;, name, imm, ADDR_ob(offset, base), GPReg32Name(dst));
<span class="lineNum">    4400 </span>            :         m_formatter.threeByteOpVex(ty, opcode, escape, offset, base, invalid_xmm, dst);
<span class="lineNum">    4401 </span>            :         m_formatter.immediate8u(imm);
<span class="lineNum">    4402 </span>            :     }
<span class="lineNum">    4403 </span>            : 
<a name="4404"><span class="lineNum">    4404 </span>            :     // Blendv is a three-byte op, but the VEX encoding has a different opcode</a>
<span class="lineNum">    4405 </span>            :     // than the SSE encoding, so we handle it specially.
<span class="lineNum">    4406 </span><span class="lineNoCov">          0 :     void vblendvOpSimd(XMMRegisterID mask, XMMRegisterID rm, XMMRegisterID src0, XMMRegisterID dst)</span>
<span class="lineNum">    4407 </span>            :     {
<span class="lineNum">    4408 </span><span class="lineNoCov">          0 :         if (useLegacySSEEncodingForVblendv(mask, src0, dst)) {</span>
<span class="lineNum">    4409 </span><span class="lineNoCov">          0 :             spew(&quot;blendvps   %s, %s&quot;, XMMRegName(rm), XMMRegName(dst));</span>
<span class="lineNum">    4410 </span>            :             // Even though a &quot;ps&quot; instruction, vblendv is encoded with the &quot;pd&quot; prefix.
<span class="lineNum">    4411 </span><span class="lineNoCov">          0 :             m_formatter.legacySSEPrefix(VEX_PD);</span>
<span class="lineNum">    4412 </span><span class="lineNoCov">          0 :             m_formatter.threeByteOp(OP3_BLENDVPS_VdqWdq, ESCAPE_3A, (RegisterID)rm, dst);</span>
<span class="lineNum">    4413 </span><span class="lineNoCov">          0 :             return;</span>
<span class="lineNum">    4414 </span>            :         }
<span class="lineNum">    4415 </span>            : 
<span class="lineNum">    4416 </span><span class="lineNoCov">          0 :         spew(&quot;vblendvps  %s, %s, %s, %s&quot;,</span>
<span class="lineNum">    4417 </span><span class="lineNoCov">          0 :              XMMRegName(mask), XMMRegName(rm), XMMRegName(src0), XMMRegName(dst));</span>
<span class="lineNum">    4418 </span>            :         // Even though a &quot;ps&quot; instruction, vblendv is encoded with the &quot;pd&quot; prefix.
<span class="lineNum">    4419 </span><span class="lineNoCov">          0 :         m_formatter.vblendvOpVex(VEX_PD, OP3_VBLENDVPS_VdqWdq, ESCAPE_3A,</span>
<span class="lineNum">    4420 </span><span class="lineNoCov">          0 :                                  mask, (RegisterID)rm, src0, dst);</span>
<span class="lineNum">    4421 </span>            :     }
<span class="lineNum">    4422 </span>            : 
<span class="lineNum">    4423 </span>            :     void vblendvOpSimd(XMMRegisterID mask, int32_t offset, RegisterID base, XMMRegisterID src0, XMMRegisterID dst)
<span class="lineNum">    4424 </span>            :     {
<span class="lineNum">    4425 </span>            :         if (useLegacySSEEncodingForVblendv(mask, src0, dst)) {
<span class="lineNum">    4426 </span>            :             spew(&quot;blendvps   &quot; MEM_ob &quot;, %s&quot;, ADDR_ob(offset, base), XMMRegName(dst));
<span class="lineNum">    4427 </span>            :             // Even though a &quot;ps&quot; instruction, vblendv is encoded with the &quot;pd&quot; prefix.
<span class="lineNum">    4428 </span>            :             m_formatter.legacySSEPrefix(VEX_PD);
<span class="lineNum">    4429 </span>            :             m_formatter.threeByteOp(OP3_BLENDVPS_VdqWdq, ESCAPE_3A, offset, base, dst);
<span class="lineNum">    4430 </span>            :             return;
<span class="lineNum">    4431 </span>            :         }
<span class="lineNum">    4432 </span>            : 
<span class="lineNum">    4433 </span>            :         spew(&quot;vblendvps  %s, &quot; MEM_ob &quot;, %s, %s&quot;,
<span class="lineNum">    4434 </span>            :              XMMRegName(mask), ADDR_ob(offset, base), XMMRegName(src0), XMMRegName(dst));
<span class="lineNum">    4435 </span>            :         // Even though a &quot;ps&quot; instruction, vblendv is encoded with the &quot;pd&quot; prefix.
<span class="lineNum">    4436 </span>            :         m_formatter.vblendvOpVex(VEX_PD, OP3_VBLENDVPS_VdqWdq, ESCAPE_3A,
<span class="lineNum">    4437 </span>            :                                  mask, offset, base, src0, dst);
<a name="4438"><span class="lineNum">    4438 </span>            :     }</a>
<span class="lineNum">    4439 </span>            : 
<span class="lineNum">    4440 </span><span class="lineNoCov">          0 :     void shiftOpImmSimd(const char* name, TwoByteOpcodeID opcode, ShiftID shiftKind,</span>
<span class="lineNum">    4441 </span>            :                         uint32_t imm, XMMRegisterID src, XMMRegisterID dst)
<span class="lineNum">    4442 </span>            :     {
<span class="lineNum">    4443 </span><span class="lineNoCov">          0 :         if (useLegacySSEEncoding(src, dst)) {</span>
<span class="lineNum">    4444 </span><span class="lineNoCov">          0 :             spew(&quot;%-11s$%d, %s&quot;, legacySSEOpName(name), imm, XMMRegName(dst));</span>
<span class="lineNum">    4445 </span><span class="lineNoCov">          0 :             m_formatter.legacySSEPrefix(VEX_PD);</span>
<span class="lineNum">    4446 </span><span class="lineNoCov">          0 :             m_formatter.twoByteOp(opcode, (RegisterID)dst, (int)shiftKind);</span>
<span class="lineNum">    4447 </span><span class="lineNoCov">          0 :             m_formatter.immediate8u(imm);</span>
<span class="lineNum">    4448 </span><span class="lineNoCov">          0 :             return;</span>
<span class="lineNum">    4449 </span>            :         }
<span class="lineNum">    4450 </span>            : 
<span class="lineNum">    4451 </span><span class="lineNoCov">          0 :         spew(&quot;%-11s$%d, %s, %s&quot;, name, imm, XMMRegName(src), XMMRegName(dst));</span>
<span class="lineNum">    4452 </span><span class="lineNoCov">          0 :         m_formatter.twoByteOpVex(VEX_PD, opcode, (RegisterID)dst, src, (int)shiftKind);</span>
<span class="lineNum">    4453 </span><span class="lineNoCov">          0 :         m_formatter.immediate8u(imm);</span>
<a name="4454"><span class="lineNum">    4454 </span>            :     }</a>
<span class="lineNum">    4455 </span>            : 
<span class="lineNum">    4456 </span><span class="lineCov">       9006 :     class X86InstructionFormatter {</span>
<span class="lineNum">    4457 </span>            : 
<span class="lineNum">    4458 </span>            :     public:
<span class="lineNum">    4459 </span>            :         // Legacy prefix bytes:
<span class="lineNum">    4460 </span>            :         //
<a name="4461"><span class="lineNum">    4461 </span>            :         // These are emmitted prior to the instruction.</a>
<span class="lineNum">    4462 </span>            : 
<span class="lineNum">    4463 </span><span class="lineCov">        306 :         void prefix(OneByteOpcodeID pre)</span>
<span class="lineNum">    4464 </span>            :         {
<span class="lineNum">    4465 </span><span class="lineCov">        306 :             m_buffer.putByte(pre);</span>
<a name="4466"><span class="lineNum">    4466 </span><span class="lineCov">        306 :         }</span></a>
<span class="lineNum">    4467 </span>            : 
<span class="lineNum">    4468 </span><span class="lineCov">     331428 :         void legacySSEPrefix(VexOperandType ty)</span>
<span class="lineNum">    4469 </span>            :         {
<span class="lineNum">    4470 </span><span class="lineCov">     331428 :             switch (ty) {</span>
<span class="lineNum">    4471 </span><span class="lineCov">     331162 :               case VEX_PS: break;</span>
<span class="lineNum">    4472 </span><span class="lineCov">        158 :               case VEX_PD: prefix(PRE_SSE_66); break;</span>
<span class="lineNum">    4473 </span><span class="lineNoCov">          0 :               case VEX_SS: prefix(PRE_SSE_F3); break;</span>
<span class="lineNum">    4474 </span><span class="lineCov">        108 :               case VEX_SD: prefix(PRE_SSE_F2); break;</span>
<span class="lineNum">    4475 </span>            :             }
<span class="lineNum">    4476 </span><span class="lineCov">     331428 :         }</span>
<span class="lineNum">    4477 </span>            : 
<span class="lineNum">    4478 </span>            :         // Word-sized operands / no operand instruction formatters.
<span class="lineNum">    4479 </span>            :         //
<span class="lineNum">    4480 </span>            :         // In addition to the opcode, the following operand permutations are supported:
<span class="lineNum">    4481 </span>            :         //   * None - instruction takes no operands.
<span class="lineNum">    4482 </span>            :         //   * One register - the low three bits of the RegisterID are added into the opcode.
<span class="lineNum">    4483 </span>            :         //   * Two registers - encode a register form ModRm (for all ModRm formats, the reg field is passed first, and a GroupOpcodeID may be passed in its place).
<span class="lineNum">    4484 </span>            :         //   * Three argument ModRM - a register, and a register and an offset describing a memory operand.
<span class="lineNum">    4485 </span>            :         //   * Five argument ModRM - a register, and a base register, an index, scale, and offset describing a memory operand.
<span class="lineNum">    4486 </span>            :         //
<span class="lineNum">    4487 </span>            :         // For 32-bit x86 targets, the address operand may also be provided as a
<span class="lineNum">    4488 </span>            :         // void*.  On 64-bit targets REX prefixes will be planted as necessary,
<span class="lineNum">    4489 </span>            :         // where high numbered registers are used.
<span class="lineNum">    4490 </span>            :         //
<span class="lineNum">    4491 </span>            :         // The twoByteOp methods plant two-byte Intel instructions sequences
<a name="4492"><span class="lineNum">    4492 </span>            :         // (first opcode byte 0x0F).</a>
<span class="lineNum">    4493 </span>            : 
<span class="lineNum">    4494 </span><span class="lineCov">      83106 :         void oneByteOp(OneByteOpcodeID opcode)</span>
<span class="lineNum">    4495 </span>            :         {
<span class="lineNum">    4496 </span><span class="lineCov">      83106 :             m_buffer.ensureSpace(MaxInstructionSize);</span>
<span class="lineNum">    4497 </span><span class="lineCov">      83106 :             m_buffer.putByteUnchecked(opcode);</span>
<a name="4498"><span class="lineNum">    4498 </span><span class="lineCov">      83106 :         }</span></a>
<span class="lineNum">    4499 </span>            : 
<span class="lineNum">    4500 </span><span class="lineCov">     266679 :         void oneByteOp(OneByteOpcodeID opcode, RegisterID reg)</span>
<span class="lineNum">    4501 </span>            :         {
<span class="lineNum">    4502 </span><span class="lineCov">     266679 :             m_buffer.ensureSpace(MaxInstructionSize);</span>
<span class="lineNum">    4503 </span><span class="lineCov">     266683 :             emitRexIfNeeded(0, 0, reg);</span>
<span class="lineNum">    4504 </span><span class="lineCov">     266680 :             m_buffer.putByteUnchecked(opcode + (reg &amp; 7));</span>
<a name="4505"><span class="lineNum">    4505 </span><span class="lineCov">     266682 :         }</span></a>
<span class="lineNum">    4506 </span>            : 
<span class="lineNum">    4507 </span><span class="lineCov">      15772 :         void oneByteOp(OneByteOpcodeID opcode, RegisterID rm, int reg)</span>
<span class="lineNum">    4508 </span>            :         {
<span class="lineNum">    4509 </span><span class="lineCov">      15772 :             m_buffer.ensureSpace(MaxInstructionSize);</span>
<span class="lineNum">    4510 </span><span class="lineCov">      15772 :             emitRexIfNeeded(reg, 0, rm);</span>
<span class="lineNum">    4511 </span><span class="lineCov">      15772 :             m_buffer.putByteUnchecked(opcode);</span>
<span class="lineNum">    4512 </span><span class="lineCov">      15772 :             registerModRM(rm, reg);</span>
<a name="4513"><span class="lineNum">    4513 </span><span class="lineCov">      15772 :         }</span></a>
<span class="lineNum">    4514 </span>            : 
<span class="lineNum">    4515 </span><span class="lineCov">      44931 :         void oneByteOp(OneByteOpcodeID opcode, int32_t offset, RegisterID base, int reg)</span>
<span class="lineNum">    4516 </span>            :         {
<span class="lineNum">    4517 </span><span class="lineCov">      44931 :             m_buffer.ensureSpace(MaxInstructionSize);</span>
<span class="lineNum">    4518 </span><span class="lineCov">      44931 :             emitRexIfNeeded(reg, 0, base);</span>
<span class="lineNum">    4519 </span><span class="lineCov">      44931 :             m_buffer.putByteUnchecked(opcode);</span>
<span class="lineNum">    4520 </span><span class="lineCov">      44931 :             memoryModRM(offset, base, reg);</span>
<span class="lineNum">    4521 </span><span class="lineCov">      44931 :         }</span>
<span class="lineNum">    4522 </span>            : 
<span class="lineNum">    4523 </span>            :         void oneByteOp_disp32(OneByteOpcodeID opcode, int32_t offset, RegisterID base, int reg)
<span class="lineNum">    4524 </span>            :         {
<span class="lineNum">    4525 </span>            :             m_buffer.ensureSpace(MaxInstructionSize);
<span class="lineNum">    4526 </span>            :             emitRexIfNeeded(reg, 0, base);
<span class="lineNum">    4527 </span>            :             m_buffer.putByteUnchecked(opcode);
<span class="lineNum">    4528 </span>            :             memoryModRM_disp32(offset, base, reg);
<a name="4529"><span class="lineNum">    4529 </span>            :         }</a>
<span class="lineNum">    4530 </span>            : 
<span class="lineNum">    4531 </span><span class="lineCov">         51 :         void oneByteOp(OneByteOpcodeID opcode, int32_t offset, RegisterID base, RegisterID index, int scale, int reg)</span>
<span class="lineNum">    4532 </span>            :         {
<span class="lineNum">    4533 </span><span class="lineCov">         51 :             m_buffer.ensureSpace(MaxInstructionSize);</span>
<span class="lineNum">    4534 </span><span class="lineCov">         51 :             emitRexIfNeeded(reg, index, base);</span>
<span class="lineNum">    4535 </span><span class="lineCov">         51 :             m_buffer.putByteUnchecked(opcode);</span>
<span class="lineNum">    4536 </span><span class="lineCov">         51 :             memoryModRM(offset, base, index, scale, reg);</span>
<span class="lineNum">    4537 </span><span class="lineCov">         51 :         }</span>
<span class="lineNum">    4538 </span>            : 
<span class="lineNum">    4539 </span>            :         void oneByteOp_disp32(OneByteOpcodeID opcode, int32_t offset, RegisterID index, int scale, int reg)
<span class="lineNum">    4540 </span>            :         {
<span class="lineNum">    4541 </span>            :             m_buffer.ensureSpace(MaxInstructionSize);
<span class="lineNum">    4542 </span>            :             emitRexIfNeeded(reg, index, 0);
<span class="lineNum">    4543 </span>            :             m_buffer.putByteUnchecked(opcode);
<span class="lineNum">    4544 </span>            :             memoryModRM_disp32(offset, index, scale, reg);
<a name="4545"><span class="lineNum">    4545 </span>            :         }</a>
<span class="lineNum">    4546 </span>            : 
<span class="lineNum">    4547 </span><span class="lineNoCov">          0 :         void oneByteOp(OneByteOpcodeID opcode, const void* address, int reg)</span>
<span class="lineNum">    4548 </span>            :         {
<span class="lineNum">    4549 </span><span class="lineNoCov">          0 :             m_buffer.ensureSpace(MaxInstructionSize);</span>
<span class="lineNum">    4550 </span><span class="lineNoCov">          0 :             emitRexIfNeeded(reg, 0, 0);</span>
<span class="lineNum">    4551 </span><span class="lineNoCov">          0 :             m_buffer.putByteUnchecked(opcode);</span>
<span class="lineNum">    4552 </span><span class="lineNoCov">          0 :             memoryModRM_disp32(address, reg);</span>
<span class="lineNum">    4553 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4554 </span>            : 
<span class="lineNum">    4555 </span>            :         void oneByteOp_disp32(OneByteOpcodeID opcode, const void* address, int reg)
<span class="lineNum">    4556 </span>            :         {
<span class="lineNum">    4557 </span>            :             m_buffer.ensureSpace(MaxInstructionSize);
<span class="lineNum">    4558 </span>            :             emitRexIfNeeded(reg, 0, 0);
<span class="lineNum">    4559 </span>            :             m_buffer.putByteUnchecked(opcode);
<span class="lineNum">    4560 </span>            :             memoryModRM_disp32(address, reg);
<a name="4561"><span class="lineNum">    4561 </span>            :         }</a>
<span class="lineNum">    4562 </span>            : #ifdef JS_CODEGEN_X64
<span class="lineNum">    4563 </span><span class="lineCov">      19127 :         void oneByteRipOp(OneByteOpcodeID opcode, int ripOffset, int reg)</span>
<span class="lineNum">    4564 </span>            :         {
<span class="lineNum">    4565 </span><span class="lineCov">      19127 :             m_buffer.ensureSpace(MaxInstructionSize);</span>
<span class="lineNum">    4566 </span><span class="lineCov">      19127 :             emitRexIfNeeded(reg, 0, 0);</span>
<span class="lineNum">    4567 </span><span class="lineCov">      19127 :             m_buffer.putByteUnchecked(opcode);</span>
<span class="lineNum">    4568 </span><span class="lineCov">      19127 :             putModRm(ModRmMemoryNoDisp, noBase, reg);</span>
<span class="lineNum">    4569 </span><span class="lineCov">      19127 :             m_buffer.putIntUnchecked(ripOffset);</span>
<span class="lineNum">    4570 </span><span class="lineCov">      19127 :         }</span>
<span class="lineNum">    4571 </span>            : 
<span class="lineNum">    4572 </span>            :         void oneByteRipOp64(OneByteOpcodeID opcode, int ripOffset, int reg)
<span class="lineNum">    4573 </span>            :         {
<span class="lineNum">    4574 </span>            :             m_buffer.ensureSpace(MaxInstructionSize);
<span class="lineNum">    4575 </span>            :             emitRexW(reg, 0, 0);
<span class="lineNum">    4576 </span>            :             m_buffer.putByteUnchecked(opcode);
<span class="lineNum">    4577 </span>            :             putModRm(ModRmMemoryNoDisp, noBase, reg);
<span class="lineNum">    4578 </span>            :             m_buffer.putIntUnchecked(ripOffset);
<a name="4579"><span class="lineNum">    4579 </span>            :         }</a>
<span class="lineNum">    4580 </span>            : 
<span class="lineNum">    4581 </span><span class="lineNoCov">          0 :         void twoByteRipOp(TwoByteOpcodeID opcode, int ripOffset, int reg)</span>
<span class="lineNum">    4582 </span>            :         {
<span class="lineNum">    4583 </span><span class="lineNoCov">          0 :             m_buffer.ensureSpace(MaxInstructionSize);</span>
<span class="lineNum">    4584 </span><span class="lineNoCov">          0 :             emitRexIfNeeded(reg, 0, 0);</span>
<span class="lineNum">    4585 </span><span class="lineNoCov">          0 :             m_buffer.putByteUnchecked(OP_2BYTE_ESCAPE);</span>
<span class="lineNum">    4586 </span><span class="lineNoCov">          0 :             m_buffer.putByteUnchecked(opcode);</span>
<span class="lineNum">    4587 </span><span class="lineNoCov">          0 :             putModRm(ModRmMemoryNoDisp, noBase, reg);</span>
<span class="lineNum">    4588 </span><span class="lineNoCov">          0 :             m_buffer.putIntUnchecked(ripOffset);</span>
<a name="4589"><span class="lineNum">    4589 </span><span class="lineNoCov">          0 :         }</span></a>
<span class="lineNum">    4590 </span>            : 
<span class="lineNum">    4591 </span><span class="lineNoCov">          0 :         void twoByteRipOpVex(VexOperandType ty, TwoByteOpcodeID opcode, int ripOffset,</span>
<span class="lineNum">    4592 </span>            :                              XMMRegisterID src0, XMMRegisterID reg)
<span class="lineNum">    4593 </span>            :         {
<span class="lineNum">    4594 </span><span class="lineNoCov">          0 :             int r = (reg &gt;&gt; 3), x = 0, b = 0;</span>
<span class="lineNum">    4595 </span><span class="lineNoCov">          0 :             int m = 1; // 0x0F</span>
<span class="lineNum">    4596 </span><span class="lineNoCov">          0 :             int w = 0, v = src0, l = 0;</span>
<span class="lineNum">    4597 </span><span class="lineNoCov">          0 :             threeOpVex(ty, r, x, b, m, w, v, l, opcode);</span>
<span class="lineNum">    4598 </span><span class="lineNoCov">          0 :             putModRm(ModRmMemoryNoDisp, noBase, reg);</span>
<span class="lineNum">    4599 </span><span class="lineNoCov">          0 :             m_buffer.putIntUnchecked(ripOffset);</span>
<span class="lineNum">    4600 </span><span class="lineNoCov">          0 :         }</span>
<a name="4601"><span class="lineNum">    4601 </span>            : #endif</a>
<span class="lineNum">    4602 </span>            : 
<span class="lineNum">    4603 </span><span class="lineCov">      59786 :         void twoByteOp(TwoByteOpcodeID opcode)</span>
<span class="lineNum">    4604 </span>            :         {
<span class="lineNum">    4605 </span><span class="lineCov">      59786 :             m_buffer.ensureSpace(MaxInstructionSize);</span>
<span class="lineNum">    4606 </span><span class="lineCov">      59785 :             m_buffer.putByteUnchecked(OP_2BYTE_ESCAPE);</span>
<span class="lineNum">    4607 </span><span class="lineCov">      59785 :             m_buffer.putByteUnchecked(opcode);</span>
<a name="4608"><span class="lineNum">    4608 </span><span class="lineCov">      59785 :         }</span></a>
<span class="lineNum">    4609 </span>            : 
<span class="lineNum">    4610 </span><span class="lineCov">        182 :         void twoByteOp(TwoByteOpcodeID opcode, RegisterID rm, int reg)</span>
<span class="lineNum">    4611 </span>            :         {
<span class="lineNum">    4612 </span><span class="lineCov">        182 :             m_buffer.ensureSpace(MaxInstructionSize);</span>
<span class="lineNum">    4613 </span><span class="lineCov">        182 :             emitRexIfNeeded(reg, 0, rm);</span>
<span class="lineNum">    4614 </span><span class="lineCov">        182 :             m_buffer.putByteUnchecked(OP_2BYTE_ESCAPE);</span>
<span class="lineNum">    4615 </span><span class="lineCov">        182 :             m_buffer.putByteUnchecked(opcode);</span>
<span class="lineNum">    4616 </span><span class="lineCov">        182 :             registerModRM(rm, reg);</span>
<a name="4617"><span class="lineNum">    4617 </span><span class="lineCov">        182 :         }</span></a>
<span class="lineNum">    4618 </span>            : 
<span class="lineNum">    4619 </span><span class="lineNoCov">          0 :         void twoByteOpVex(VexOperandType ty, TwoByteOpcodeID opcode,</span>
<span class="lineNum">    4620 </span>            :                           RegisterID rm, XMMRegisterID src0, int reg)
<span class="lineNum">    4621 </span>            :         {
<span class="lineNum">    4622 </span><span class="lineNoCov">          0 :             int r = (reg &gt;&gt; 3), x = 0, b = (rm &gt;&gt; 3);</span>
<span class="lineNum">    4623 </span><span class="lineNoCov">          0 :             int m = 1; // 0x0F</span>
<span class="lineNum">    4624 </span><span class="lineNoCov">          0 :             int w = 0, v = src0, l = 0;</span>
<span class="lineNum">    4625 </span><span class="lineNoCov">          0 :             threeOpVex(ty, r, x, b, m, w, v, l, opcode);</span>
<span class="lineNum">    4626 </span><span class="lineNoCov">          0 :             registerModRM(rm, reg);</span>
<a name="4627"><span class="lineNum">    4627 </span><span class="lineNoCov">          0 :         }</span></a>
<span class="lineNum">    4628 </span>            : 
<span class="lineNum">    4629 </span><span class="lineCov">     331440 :         void twoByteOp(TwoByteOpcodeID opcode, int32_t offset, RegisterID base, int reg)</span>
<span class="lineNum">    4630 </span>            :         {
<span class="lineNum">    4631 </span><span class="lineCov">     331440 :             m_buffer.ensureSpace(MaxInstructionSize);</span>
<span class="lineNum">    4632 </span><span class="lineCov">     331452 :             emitRexIfNeeded(reg, 0, base);</span>
<span class="lineNum">    4633 </span><span class="lineCov">     331453 :             m_buffer.putByteUnchecked(OP_2BYTE_ESCAPE);</span>
<span class="lineNum">    4634 </span><span class="lineCov">     331470 :             m_buffer.putByteUnchecked(opcode);</span>
<span class="lineNum">    4635 </span><span class="lineCov">     331465 :             memoryModRM(offset, base, reg);</span>
<a name="4636"><span class="lineNum">    4636 </span><span class="lineCov">     331428 :         }</span></a>
<span class="lineNum">    4637 </span>            : 
<span class="lineNum">    4638 </span><span class="lineNoCov">          0 :         void twoByteOpVex(VexOperandType ty, TwoByteOpcodeID opcode,</span>
<span class="lineNum">    4639 </span>            :                           int32_t offset, RegisterID base, XMMRegisterID src0, int reg)
<span class="lineNum">    4640 </span>            :         {
<span class="lineNum">    4641 </span><span class="lineNoCov">          0 :             int r = (reg &gt;&gt; 3), x = 0, b = (base &gt;&gt; 3);</span>
<span class="lineNum">    4642 </span><span class="lineNoCov">          0 :             int m = 1; // 0x0F</span>
<span class="lineNum">    4643 </span><span class="lineNoCov">          0 :             int w = 0, v = src0, l = 0;</span>
<span class="lineNum">    4644 </span><span class="lineNoCov">          0 :             threeOpVex(ty, r, x, b, m, w, v, l, opcode);</span>
<span class="lineNum">    4645 </span><span class="lineNoCov">          0 :             memoryModRM(offset, base, reg);</span>
<span class="lineNum">    4646 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4647 </span>            : 
<span class="lineNum">    4648 </span>            :         void twoByteOp_disp32(TwoByteOpcodeID opcode, int32_t offset, RegisterID base, int reg)
<span class="lineNum">    4649 </span>            :         {
<span class="lineNum">    4650 </span>            :             m_buffer.ensureSpace(MaxInstructionSize);
<span class="lineNum">    4651 </span>            :             emitRexIfNeeded(reg, 0, base);
<span class="lineNum">    4652 </span>            :             m_buffer.putByteUnchecked(OP_2BYTE_ESCAPE);
<span class="lineNum">    4653 </span>            :             m_buffer.putByteUnchecked(opcode);
<span class="lineNum">    4654 </span>            :             memoryModRM_disp32(offset, base, reg);
<span class="lineNum">    4655 </span>            :         }
<span class="lineNum">    4656 </span>            : 
<span class="lineNum">    4657 </span>            :         void twoByteOpVex_disp32(VexOperandType ty, TwoByteOpcodeID opcode,
<span class="lineNum">    4658 </span>            :                                  int32_t offset, RegisterID base, XMMRegisterID src0, int reg)
<span class="lineNum">    4659 </span>            :         {
<span class="lineNum">    4660 </span>            :             int r = (reg &gt;&gt; 3), x = 0, b = (base &gt;&gt; 3);
<span class="lineNum">    4661 </span>            :             int m = 1; // 0x0F
<span class="lineNum">    4662 </span>            :             int w = 0, v = src0, l = 0;
<span class="lineNum">    4663 </span>            :             threeOpVex(ty, r, x, b, m, w, v, l, opcode);
<span class="lineNum">    4664 </span>            :             memoryModRM_disp32(offset, base, reg);
<a name="4665"><span class="lineNum">    4665 </span>            :         }</a>
<span class="lineNum">    4666 </span>            : 
<span class="lineNum">    4667 </span><span class="lineCov">        605 :         void twoByteOp(TwoByteOpcodeID opcode, int32_t offset, RegisterID base, RegisterID index, int scale, int reg)</span>
<span class="lineNum">    4668 </span>            :         {
<span class="lineNum">    4669 </span><span class="lineCov">        605 :             m_buffer.ensureSpace(MaxInstructionSize);</span>
<span class="lineNum">    4670 </span><span class="lineCov">        605 :             emitRexIfNeeded(reg, index, base);</span>
<span class="lineNum">    4671 </span><span class="lineCov">        605 :             m_buffer.putByteUnchecked(OP_2BYTE_ESCAPE);</span>
<span class="lineNum">    4672 </span><span class="lineCov">        605 :             m_buffer.putByteUnchecked(opcode);</span>
<span class="lineNum">    4673 </span><span class="lineCov">        605 :             memoryModRM(offset, base, index, scale, reg);</span>
<a name="4674"><span class="lineNum">    4674 </span><span class="lineCov">        605 :         }</span></a>
<span class="lineNum">    4675 </span>            : 
<span class="lineNum">    4676 </span><span class="lineNoCov">          0 :         void twoByteOpVex(VexOperandType ty, TwoByteOpcodeID opcode,</span>
<span class="lineNum">    4677 </span>            :                           int32_t offset, RegisterID base, RegisterID index, int scale,
<span class="lineNum">    4678 </span>            :                           XMMRegisterID src0, int reg)
<span class="lineNum">    4679 </span>            :         {
<span class="lineNum">    4680 </span><span class="lineNoCov">          0 :             int r = (reg &gt;&gt; 3), x = (index &gt;&gt; 3), b = (base &gt;&gt; 3);</span>
<span class="lineNum">    4681 </span><span class="lineNoCov">          0 :             int m = 1; // 0x0F</span>
<span class="lineNum">    4682 </span><span class="lineNoCov">          0 :             int w = 0, v = src0, l = 0;</span>
<span class="lineNum">    4683 </span><span class="lineNoCov">          0 :             threeOpVex(ty, r, x, b, m, w, v, l, opcode);</span>
<span class="lineNum">    4684 </span><span class="lineNoCov">          0 :             memoryModRM(offset, base, index, scale, reg);</span>
<a name="4685"><span class="lineNum">    4685 </span><span class="lineNoCov">          0 :         }</span></a>
<span class="lineNum">    4686 </span>            : 
<span class="lineNum">    4687 </span><span class="lineNoCov">          0 :         void twoByteOp(TwoByteOpcodeID opcode, const void* address, int reg)</span>
<span class="lineNum">    4688 </span>            :         {
<span class="lineNum">    4689 </span><span class="lineNoCov">          0 :             m_buffer.ensureSpace(MaxInstructionSize);</span>
<span class="lineNum">    4690 </span><span class="lineNoCov">          0 :             emitRexIfNeeded(reg, 0, 0);</span>
<span class="lineNum">    4691 </span><span class="lineNoCov">          0 :             m_buffer.putByteUnchecked(OP_2BYTE_ESCAPE);</span>
<span class="lineNum">    4692 </span><span class="lineNoCov">          0 :             m_buffer.putByteUnchecked(opcode);</span>
<span class="lineNum">    4693 </span><span class="lineNoCov">          0 :             memoryModRM(address, reg);</span>
<a name="4694"><span class="lineNum">    4694 </span><span class="lineNoCov">          0 :         }</span></a>
<span class="lineNum">    4695 </span>            : 
<span class="lineNum">    4696 </span><span class="lineNoCov">          0 :         void twoByteOpVex(VexOperandType ty, TwoByteOpcodeID opcode,</span>
<span class="lineNum">    4697 </span>            :                           const void* address, XMMRegisterID src0, int reg)
<span class="lineNum">    4698 </span>            :         {
<span class="lineNum">    4699 </span><span class="lineNoCov">          0 :             int r = (reg &gt;&gt; 3), x = 0, b = 0;</span>
<span class="lineNum">    4700 </span><span class="lineNoCov">          0 :             int m = 1; // 0x0F</span>
<span class="lineNum">    4701 </span><span class="lineNoCov">          0 :             int w = 0, v = src0, l = 0;</span>
<span class="lineNum">    4702 </span><span class="lineNoCov">          0 :             threeOpVex(ty, r, x, b, m, w, v, l, opcode);</span>
<span class="lineNum">    4703 </span><span class="lineNoCov">          0 :             memoryModRM(address, reg);</span>
<a name="4704"><span class="lineNum">    4704 </span><span class="lineNoCov">          0 :         }</span></a>
<span class="lineNum">    4705 </span>            : 
<span class="lineNum">    4706 </span><span class="lineNoCov">          0 :         void threeByteOp(ThreeByteOpcodeID opcode, ThreeByteEscape escape, RegisterID rm, int reg)</span>
<span class="lineNum">    4707 </span>            :         {
<span class="lineNum">    4708 </span><span class="lineNoCov">          0 :             m_buffer.ensureSpace(MaxInstructionSize);</span>
<span class="lineNum">    4709 </span><span class="lineNoCov">          0 :             emitRexIfNeeded(reg, 0, rm);</span>
<span class="lineNum">    4710 </span><span class="lineNoCov">          0 :             m_buffer.putByteUnchecked(OP_2BYTE_ESCAPE);</span>
<span class="lineNum">    4711 </span><span class="lineNoCov">          0 :             m_buffer.putByteUnchecked(escape);</span>
<span class="lineNum">    4712 </span><span class="lineNoCov">          0 :             m_buffer.putByteUnchecked(opcode);</span>
<span class="lineNum">    4713 </span><span class="lineNoCov">          0 :             registerModRM(rm, reg);</span>
<a name="4714"><span class="lineNum">    4714 </span><span class="lineNoCov">          0 :         }</span></a>
<span class="lineNum">    4715 </span>            : 
<span class="lineNum">    4716 </span><span class="lineNoCov">          0 :         void threeByteOpVex(VexOperandType ty, ThreeByteOpcodeID opcode, ThreeByteEscape escape,</span>
<span class="lineNum">    4717 </span>            :                             RegisterID rm, XMMRegisterID src0, int reg)
<span class="lineNum">    4718 </span>            :         {
<span class="lineNum">    4719 </span><span class="lineNoCov">          0 :             int r = (reg &gt;&gt; 3), x = 0, b = (rm &gt;&gt; 3);</span>
<span class="lineNum">    4720 </span><span class="lineNoCov">          0 :             int m = 0, w = 0, v = src0, l = 0;</span>
<span class="lineNum">    4721 </span><span class="lineNoCov">          0 :             switch (escape) {</span>
<span class="lineNum">    4722 </span><span class="lineNoCov">          0 :               case ESCAPE_38: m = 2; break;</span>
<span class="lineNum">    4723 </span><span class="lineNoCov">          0 :               case ESCAPE_3A: m = 3; break;</span>
<span class="lineNum">    4724 </span><span class="lineNoCov">          0 :               default: MOZ_CRASH(&quot;unexpected escape&quot;);</span>
<span class="lineNum">    4725 </span>            :             }
<span class="lineNum">    4726 </span><span class="lineNoCov">          0 :             threeOpVex(ty, r, x, b, m, w, v, l, opcode);</span>
<span class="lineNum">    4727 </span><span class="lineNoCov">          0 :             registerModRM(rm, reg);</span>
<a name="4728"><span class="lineNum">    4728 </span><span class="lineNoCov">          0 :         }</span></a>
<span class="lineNum">    4729 </span>            : 
<span class="lineNum">    4730 </span><span class="lineNoCov">          0 :         void threeByteOp(ThreeByteOpcodeID opcode, ThreeByteEscape escape, int32_t offset, RegisterID base, int reg)</span>
<span class="lineNum">    4731 </span>            :         {
<span class="lineNum">    4732 </span><span class="lineNoCov">          0 :             m_buffer.ensureSpace(MaxInstructionSize);</span>
<span class="lineNum">    4733 </span><span class="lineNoCov">          0 :             emitRexIfNeeded(reg, 0, base);</span>
<span class="lineNum">    4734 </span><span class="lineNoCov">          0 :             m_buffer.putByteUnchecked(OP_2BYTE_ESCAPE);</span>
<span class="lineNum">    4735 </span><span class="lineNoCov">          0 :             m_buffer.putByteUnchecked(escape);</span>
<span class="lineNum">    4736 </span><span class="lineNoCov">          0 :             m_buffer.putByteUnchecked(opcode);</span>
<span class="lineNum">    4737 </span><span class="lineNoCov">          0 :             memoryModRM(offset, base, reg);</span>
<a name="4738"><span class="lineNum">    4738 </span><span class="lineNoCov">          0 :         }</span></a>
<span class="lineNum">    4739 </span>            : 
<span class="lineNum">    4740 </span><span class="lineNoCov">          0 :         void threeByteOpVex(VexOperandType ty, ThreeByteOpcodeID opcode, ThreeByteEscape escape,</span>
<span class="lineNum">    4741 </span>            :                             int32_t offset, RegisterID base, XMMRegisterID src0, int reg)
<span class="lineNum">    4742 </span>            :         {
<span class="lineNum">    4743 </span><span class="lineNoCov">          0 :             int r = (reg &gt;&gt; 3), x = 0, b = (base &gt;&gt; 3);</span>
<span class="lineNum">    4744 </span><span class="lineNoCov">          0 :             int m = 0, w = 0, v = src0, l = 0;</span>
<span class="lineNum">    4745 </span><span class="lineNoCov">          0 :             switch (escape) {</span>
<span class="lineNum">    4746 </span><span class="lineNoCov">          0 :               case ESCAPE_38: m = 2; break;</span>
<span class="lineNum">    4747 </span><span class="lineNoCov">          0 :               case ESCAPE_3A: m = 3; break;</span>
<span class="lineNum">    4748 </span><span class="lineNoCov">          0 :               default: MOZ_CRASH(&quot;unexpected escape&quot;);</span>
<span class="lineNum">    4749 </span>            :             }
<span class="lineNum">    4750 </span><span class="lineNoCov">          0 :             threeOpVex(ty, r, x, b, m, w, v, l, opcode);</span>
<span class="lineNum">    4751 </span><span class="lineNoCov">          0 :             memoryModRM(offset, base, reg);</span>
<a name="4752"><span class="lineNum">    4752 </span><span class="lineNoCov">          0 :         }</span></a>
<span class="lineNum">    4753 </span>            : 
<span class="lineNum">    4754 </span><span class="lineNoCov">          0 :         void threeByteOp(ThreeByteOpcodeID opcode, ThreeByteEscape escape, const void* address, int reg)</span>
<span class="lineNum">    4755 </span>            :         {
<span class="lineNum">    4756 </span><span class="lineNoCov">          0 :             m_buffer.ensureSpace(MaxInstructionSize);</span>
<span class="lineNum">    4757 </span><span class="lineNoCov">          0 :             emitRexIfNeeded(reg, 0, 0);</span>
<span class="lineNum">    4758 </span><span class="lineNoCov">          0 :             m_buffer.putByteUnchecked(OP_2BYTE_ESCAPE);</span>
<span class="lineNum">    4759 </span><span class="lineNoCov">          0 :             m_buffer.putByteUnchecked(escape);</span>
<span class="lineNum">    4760 </span><span class="lineNoCov">          0 :             m_buffer.putByteUnchecked(opcode);</span>
<span class="lineNum">    4761 </span><span class="lineNoCov">          0 :             memoryModRM(address, reg);</span>
<a name="4762"><span class="lineNum">    4762 </span><span class="lineNoCov">          0 :         }</span></a>
<span class="lineNum">    4763 </span>            : 
<span class="lineNum">    4764 </span><span class="lineNoCov">          0 :         void threeByteOpVex(VexOperandType ty, ThreeByteOpcodeID opcode, ThreeByteEscape escape,</span>
<span class="lineNum">    4765 </span>            :                             const void* address, XMMRegisterID src0, int reg)
<span class="lineNum">    4766 </span>            :         {
<span class="lineNum">    4767 </span><span class="lineNoCov">          0 :             int r = (reg &gt;&gt; 3), x = 0, b = 0;</span>
<span class="lineNum">    4768 </span><span class="lineNoCov">          0 :             int m = 0, w = 0, v = src0, l = 0;</span>
<span class="lineNum">    4769 </span><span class="lineNoCov">          0 :             switch (escape) {</span>
<span class="lineNum">    4770 </span><span class="lineNoCov">          0 :               case ESCAPE_38: m = 2; break;</span>
<span class="lineNum">    4771 </span><span class="lineNoCov">          0 :               case ESCAPE_3A: m = 3; break;</span>
<span class="lineNum">    4772 </span><span class="lineNoCov">          0 :               default: MOZ_CRASH(&quot;unexpected escape&quot;);</span>
<span class="lineNum">    4773 </span>            :             }
<span class="lineNum">    4774 </span><span class="lineNoCov">          0 :             threeOpVex(ty, r, x, b, m, w, v, l, opcode);</span>
<span class="lineNum">    4775 </span><span class="lineNoCov">          0 :             memoryModRM(address, reg);</span>
<a name="4776"><span class="lineNum">    4776 </span><span class="lineNoCov">          0 :         }</span></a>
<span class="lineNum">    4777 </span>            : 
<span class="lineNum">    4778 </span><span class="lineNoCov">          0 :         void vblendvOpVex(VexOperandType ty, ThreeByteOpcodeID opcode, ThreeByteEscape escape,</span>
<span class="lineNum">    4779 </span>            :                           XMMRegisterID mask, RegisterID rm, XMMRegisterID src0, int reg)
<span class="lineNum">    4780 </span>            :         {
<span class="lineNum">    4781 </span><span class="lineNoCov">          0 :             int r = (reg &gt;&gt; 3), x = 0, b = (rm &gt;&gt; 3);</span>
<span class="lineNum">    4782 </span><span class="lineNoCov">          0 :             int m = 0, w = 0, v = src0, l = 0;</span>
<span class="lineNum">    4783 </span><span class="lineNoCov">          0 :             switch (escape) {</span>
<span class="lineNum">    4784 </span><span class="lineNoCov">          0 :               case ESCAPE_38: m = 2; break;</span>
<span class="lineNum">    4785 </span><span class="lineNoCov">          0 :               case ESCAPE_3A: m = 3; break;</span>
<span class="lineNum">    4786 </span><span class="lineNoCov">          0 :               default: MOZ_CRASH(&quot;unexpected escape&quot;);</span>
<span class="lineNum">    4787 </span>            :             }
<span class="lineNum">    4788 </span><span class="lineNoCov">          0 :             threeOpVex(ty, r, x, b, m, w, v, l, opcode);</span>
<span class="lineNum">    4789 </span><span class="lineNoCov">          0 :             registerModRM(rm, reg);</span>
<span class="lineNum">    4790 </span><span class="lineNoCov">          0 :             immediate8u(mask &lt;&lt; 4);</span>
<span class="lineNum">    4791 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4792 </span>            : 
<span class="lineNum">    4793 </span>            :         void vblendvOpVex(VexOperandType ty, ThreeByteOpcodeID opcode, ThreeByteEscape escape,
<span class="lineNum">    4794 </span>            :                           XMMRegisterID mask, int32_t offset, RegisterID base, XMMRegisterID src0, int reg)
<span class="lineNum">    4795 </span>            :         {
<span class="lineNum">    4796 </span>            :             int r = (reg &gt;&gt; 3), x = 0, b = (base &gt;&gt; 3);
<span class="lineNum">    4797 </span>            :             int m = 0, w = 0, v = src0, l = 0;
<span class="lineNum">    4798 </span>            :             switch (escape) {
<span class="lineNum">    4799 </span>            :               case ESCAPE_38: m = 2; break;
<span class="lineNum">    4800 </span>            :               case ESCAPE_3A: m = 3; break;
<span class="lineNum">    4801 </span>            :               default: MOZ_CRASH(&quot;unexpected escape&quot;);
<span class="lineNum">    4802 </span>            :             }
<span class="lineNum">    4803 </span>            :             threeOpVex(ty, r, x, b, m, w, v, l, opcode);
<span class="lineNum">    4804 </span>            :             memoryModRM(offset, base, reg);
<span class="lineNum">    4805 </span>            :             immediate8u(mask &lt;&lt; 4);
<span class="lineNum">    4806 </span>            :         }
<span class="lineNum">    4807 </span>            : 
<span class="lineNum">    4808 </span>            : #ifdef JS_CODEGEN_X64
<span class="lineNum">    4809 </span>            :         // Quad-word-sized operands:
<span class="lineNum">    4810 </span>            :         //
<span class="lineNum">    4811 </span>            :         // Used to format 64-bit operantions, planting a REX.w prefix.  When
<span class="lineNum">    4812 </span>            :         // planting d64 or f64 instructions, not requiring a REX.w prefix, the
<a name="4813"><span class="lineNum">    4813 </span>            :         // normal (non-'64'-postfixed) formatters should be used.</a>
<span class="lineNum">    4814 </span>            : 
<span class="lineNum">    4815 </span><span class="lineNoCov">          0 :         void oneByteOp64(OneByteOpcodeID opcode)</span>
<span class="lineNum">    4816 </span>            :         {
<span class="lineNum">    4817 </span><span class="lineNoCov">          0 :             m_buffer.ensureSpace(MaxInstructionSize);</span>
<span class="lineNum">    4818 </span><span class="lineNoCov">          0 :             emitRexW(0, 0, 0);</span>
<span class="lineNum">    4819 </span><span class="lineNoCov">          0 :             m_buffer.putByteUnchecked(opcode);</span>
<a name="4820"><span class="lineNum">    4820 </span><span class="lineNoCov">          0 :         }</span></a>
<span class="lineNum">    4821 </span>            : 
<span class="lineNum">    4822 </span><span class="lineCov">      62253 :         void oneByteOp64(OneByteOpcodeID opcode, RegisterID reg)</span>
<span class="lineNum">    4823 </span>            :         {
<span class="lineNum">    4824 </span><span class="lineCov">      62253 :             m_buffer.ensureSpace(MaxInstructionSize);</span>
<span class="lineNum">    4825 </span><span class="lineCov">      62253 :             emitRexW(0, 0, reg);</span>
<span class="lineNum">    4826 </span><span class="lineCov">      62254 :             m_buffer.putByteUnchecked(opcode + (reg &amp; 7));</span>
<a name="4827"><span class="lineNum">    4827 </span><span class="lineCov">      62251 :         }</span></a>
<span class="lineNum">    4828 </span>            : 
<span class="lineNum">    4829 </span><span class="lineCov">     146031 :         void oneByteOp64(OneByteOpcodeID opcode, RegisterID rm, int reg)</span>
<span class="lineNum">    4830 </span>            :         {
<span class="lineNum">    4831 </span><span class="lineCov">     146031 :             m_buffer.ensureSpace(MaxInstructionSize);</span>
<span class="lineNum">    4832 </span><span class="lineCov">     146031 :             emitRexW(reg, 0, rm);</span>
<span class="lineNum">    4833 </span><span class="lineCov">     146034 :             m_buffer.putByteUnchecked(opcode);</span>
<span class="lineNum">    4834 </span><span class="lineCov">     146035 :             registerModRM(rm, reg);</span>
<a name="4835"><span class="lineNum">    4835 </span><span class="lineCov">     146034 :         }</span></a>
<span class="lineNum">    4836 </span>            : 
<span class="lineNum">    4837 </span><span class="lineCov">      75843 :         void oneByteOp64(OneByteOpcodeID opcode, int32_t offset, RegisterID base, int reg)</span>
<span class="lineNum">    4838 </span>            :         {
<span class="lineNum">    4839 </span><span class="lineCov">      75843 :             m_buffer.ensureSpace(MaxInstructionSize);</span>
<span class="lineNum">    4840 </span><span class="lineCov">      75843 :             emitRexW(reg, 0, base);</span>
<span class="lineNum">    4841 </span><span class="lineCov">      75845 :             m_buffer.putByteUnchecked(opcode);</span>
<span class="lineNum">    4842 </span><span class="lineCov">      75845 :             memoryModRM(offset, base, reg);</span>
<span class="lineNum">    4843 </span><span class="lineCov">      75845 :         }</span>
<span class="lineNum">    4844 </span>            : 
<span class="lineNum">    4845 </span>            :         void oneByteOp64_disp32(OneByteOpcodeID opcode, int32_t offset, RegisterID base, int reg)
<span class="lineNum">    4846 </span>            :         {
<span class="lineNum">    4847 </span>            :             m_buffer.ensureSpace(MaxInstructionSize);
<span class="lineNum">    4848 </span>            :             emitRexW(reg, 0, base);
<span class="lineNum">    4849 </span>            :             m_buffer.putByteUnchecked(opcode);
<span class="lineNum">    4850 </span>            :             memoryModRM_disp32(offset, base, reg);
<a name="4851"><span class="lineNum">    4851 </span>            :         }</a>
<span class="lineNum">    4852 </span>            : 
<span class="lineNum">    4853 </span><span class="lineCov">        535 :         void oneByteOp64(OneByteOpcodeID opcode, int32_t offset, RegisterID base, RegisterID index, int scale, int reg)</span>
<span class="lineNum">    4854 </span>            :         {
<span class="lineNum">    4855 </span><span class="lineCov">        535 :             m_buffer.ensureSpace(MaxInstructionSize);</span>
<span class="lineNum">    4856 </span><span class="lineCov">        535 :             emitRexW(reg, index, base);</span>
<span class="lineNum">    4857 </span><span class="lineCov">        535 :             m_buffer.putByteUnchecked(opcode);</span>
<span class="lineNum">    4858 </span><span class="lineCov">        535 :             memoryModRM(offset, base, index, scale, reg);</span>
<a name="4859"><span class="lineNum">    4859 </span><span class="lineCov">        535 :         }</span></a>
<span class="lineNum">    4860 </span>            : 
<span class="lineNum">    4861 </span><span class="lineNoCov">          0 :         void oneByteOp64(OneByteOpcodeID opcode, const void* address, int reg)</span>
<span class="lineNum">    4862 </span>            :         {
<span class="lineNum">    4863 </span><span class="lineNoCov">          0 :             m_buffer.ensureSpace(MaxInstructionSize);</span>
<span class="lineNum">    4864 </span><span class="lineNoCov">          0 :             emitRexW(reg, 0, 0);</span>
<span class="lineNum">    4865 </span><span class="lineNoCov">          0 :             m_buffer.putByteUnchecked(opcode);</span>
<span class="lineNum">    4866 </span><span class="lineNoCov">          0 :             memoryModRM(address, reg);</span>
<a name="4867"><span class="lineNum">    4867 </span><span class="lineNoCov">          0 :         }</span></a>
<span class="lineNum">    4868 </span>            : 
<span class="lineNum">    4869 </span><span class="lineCov">         61 :         void twoByteOp64(TwoByteOpcodeID opcode, RegisterID rm, int reg)</span>
<span class="lineNum">    4870 </span>            :         {
<span class="lineNum">    4871 </span><span class="lineCov">         61 :             m_buffer.ensureSpace(MaxInstructionSize);</span>
<span class="lineNum">    4872 </span><span class="lineCov">         61 :             emitRexW(reg, 0, rm);</span>
<span class="lineNum">    4873 </span><span class="lineCov">         61 :             m_buffer.putByteUnchecked(OP_2BYTE_ESCAPE);</span>
<span class="lineNum">    4874 </span><span class="lineCov">         61 :             m_buffer.putByteUnchecked(opcode);</span>
<span class="lineNum">    4875 </span><span class="lineCov">         61 :             registerModRM(rm, reg);</span>
<a name="4876"><span class="lineNum">    4876 </span><span class="lineCov">         61 :         }</span></a>
<span class="lineNum">    4877 </span>            : 
<span class="lineNum">    4878 </span><span class="lineNoCov">          0 :         void twoByteOp64(TwoByteOpcodeID opcode, int offset, RegisterID base, int reg)</span>
<span class="lineNum">    4879 </span>            :         {
<span class="lineNum">    4880 </span><span class="lineNoCov">          0 :             m_buffer.ensureSpace(MaxInstructionSize);</span>
<span class="lineNum">    4881 </span><span class="lineNoCov">          0 :             emitRexW(reg, 0, base);</span>
<span class="lineNum">    4882 </span><span class="lineNoCov">          0 :             m_buffer.putByteUnchecked(OP_2BYTE_ESCAPE);</span>
<span class="lineNum">    4883 </span><span class="lineNoCov">          0 :             m_buffer.putByteUnchecked(opcode);</span>
<span class="lineNum">    4884 </span><span class="lineNoCov">          0 :             memoryModRM(offset, base, reg);</span>
<a name="4885"><span class="lineNum">    4885 </span><span class="lineNoCov">          0 :         }</span></a>
<span class="lineNum">    4886 </span>            : 
<span class="lineNum">    4887 </span><span class="lineNoCov">          0 :         void twoByteOp64(TwoByteOpcodeID opcode, int offset, RegisterID base, RegisterID index, int scale, int reg)</span>
<span class="lineNum">    4888 </span>            :         {
<span class="lineNum">    4889 </span><span class="lineNoCov">          0 :             m_buffer.ensureSpace(MaxInstructionSize);</span>
<span class="lineNum">    4890 </span><span class="lineNoCov">          0 :             emitRexW(reg, index, base);</span>
<span class="lineNum">    4891 </span><span class="lineNoCov">          0 :             m_buffer.putByteUnchecked(OP_2BYTE_ESCAPE);</span>
<span class="lineNum">    4892 </span><span class="lineNoCov">          0 :             m_buffer.putByteUnchecked(opcode);</span>
<span class="lineNum">    4893 </span><span class="lineNoCov">          0 :             memoryModRM(offset, base, index, scale, reg);</span>
<span class="lineNum">    4894 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4895 </span>            : 
<span class="lineNum">    4896 </span>            :         void twoByteOp64(TwoByteOpcodeID opcode, const void* address, int reg)
<span class="lineNum">    4897 </span>            :         {
<span class="lineNum">    4898 </span>            :             m_buffer.ensureSpace(MaxInstructionSize);
<span class="lineNum">    4899 </span>            :             emitRexW(reg, 0, 0);
<span class="lineNum">    4900 </span>            :             m_buffer.putByteUnchecked(OP_2BYTE_ESCAPE);
<span class="lineNum">    4901 </span>            :             m_buffer.putByteUnchecked(opcode);
<span class="lineNum">    4902 </span>            :             memoryModRM(address, reg);
<a name="4903"><span class="lineNum">    4903 </span>            :         }</a>
<span class="lineNum">    4904 </span>            : 
<span class="lineNum">    4905 </span><span class="lineNoCov">          0 :         void twoByteOpVex64(VexOperandType ty, TwoByteOpcodeID opcode,</span>
<span class="lineNum">    4906 </span>            :                             RegisterID rm, XMMRegisterID src0, XMMRegisterID reg)
<span class="lineNum">    4907 </span>            :         {
<span class="lineNum">    4908 </span><span class="lineNoCov">          0 :             int r = (reg &gt;&gt; 3), x = 0, b = (rm &gt;&gt; 3);</span>
<span class="lineNum">    4909 </span><span class="lineNoCov">          0 :             int m = 1; // 0x0F</span>
<span class="lineNum">    4910 </span><span class="lineNoCov">          0 :             int w = 1, v = src0, l = 0;</span>
<span class="lineNum">    4911 </span><span class="lineNoCov">          0 :             threeOpVex(ty, r, x, b, m, w, v, l, opcode);</span>
<span class="lineNum">    4912 </span><span class="lineNoCov">          0 :             registerModRM(rm, reg);</span>
<span class="lineNum">    4913 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4914 </span>            : #endif
<span class="lineNum">    4915 </span>            : 
<span class="lineNum">    4916 </span>            :         // Byte-operands:
<span class="lineNum">    4917 </span>            :         //
<span class="lineNum">    4918 </span>            :         // These methods format byte operations.  Byte operations differ from
<span class="lineNum">    4919 </span>            :         // the normal formatters in the circumstances under which they will
<span class="lineNum">    4920 </span>            :         // decide to emit REX prefixes.  These should be used where any register
<span class="lineNum">    4921 </span>            :         // operand signifies a byte register.
<span class="lineNum">    4922 </span>            :         //
<span class="lineNum">    4923 </span>            :         // The disctinction is due to the handling of register numbers in the
<span class="lineNum">    4924 </span>            :         // range 4..7 on x86-64.  These register numbers may either represent
<span class="lineNum">    4925 </span>            :         // the second byte of the first four registers (ah..bh) or the first
<span class="lineNum">    4926 </span>            :         // byte of the second four registers (spl..dil).
<span class="lineNum">    4927 </span>            :         //
<span class="lineNum">    4928 </span>            :         // Address operands should still be checked using regRequiresRex(),
<span class="lineNum">    4929 </span>            :         // while byteRegRequiresRex() is provided to check byte register
<a name="4930"><span class="lineNum">    4930 </span>            :         // operands.</a>
<span class="lineNum">    4931 </span>            : 
<span class="lineNum">    4932 </span><span class="lineCov">        135 :         void oneByteOp8(OneByteOpcodeID opcode)</span>
<span class="lineNum">    4933 </span>            :         {
<span class="lineNum">    4934 </span><span class="lineCov">        135 :             m_buffer.ensureSpace(MaxInstructionSize);</span>
<span class="lineNum">    4935 </span><span class="lineCov">        135 :             m_buffer.putByteUnchecked(opcode);</span>
<a name="4936"><span class="lineNum">    4936 </span><span class="lineCov">        135 :         }</span></a>
<span class="lineNum">    4937 </span>            : 
<span class="lineNum">    4938 </span><span class="lineNoCov">          0 :         void oneByteOp8(OneByteOpcodeID opcode, RegisterID r)</span>
<span class="lineNum">    4939 </span>            :         {
<span class="lineNum">    4940 </span><span class="lineNoCov">          0 :             m_buffer.ensureSpace(MaxInstructionSize);</span>
<span class="lineNum">    4941 </span><span class="lineNoCov">          0 :             emitRexIf(byteRegRequiresRex(r), 0, 0, r);</span>
<span class="lineNum">    4942 </span><span class="lineNoCov">          0 :             m_buffer.putByteUnchecked(opcode + (r &amp; 7));</span>
<a name="4943"><span class="lineNum">    4943 </span><span class="lineNoCov">          0 :         }</span></a>
<span class="lineNum">    4944 </span>            : 
<span class="lineNum">    4945 </span><span class="lineCov">      13442 :         void oneByteOp8(OneByteOpcodeID opcode, RegisterID rm, GroupOpcodeID groupOp)</span>
<span class="lineNum">    4946 </span>            :         {
<span class="lineNum">    4947 </span><span class="lineCov">      13442 :             m_buffer.ensureSpace(MaxInstructionSize);</span>
<span class="lineNum">    4948 </span><span class="lineCov">      13442 :             emitRexIf(byteRegRequiresRex(rm), 0, 0, rm);</span>
<span class="lineNum">    4949 </span><span class="lineCov">      13442 :             m_buffer.putByteUnchecked(opcode);</span>
<span class="lineNum">    4950 </span><span class="lineCov">      13442 :             registerModRM(rm, groupOp);</span>
<span class="lineNum">    4951 </span><span class="lineCov">      13442 :         }</span>
<a name="4952"><span class="lineNum">    4952 </span>            : </a>
<span class="lineNum">    4953 </span>            :         // Like oneByteOp8, but never emits a REX prefix.
<span class="lineNum">    4954 </span><span class="lineNoCov">          0 :         void oneByteOp8_norex(OneByteOpcodeID opcode, HRegisterID rm, GroupOpcodeID groupOp)</span>
<span class="lineNum">    4955 </span>            :         {
<span class="lineNum">    4956 </span><span class="lineNoCov">          0 :             MOZ_ASSERT(!regRequiresRex(RegisterID(rm)));</span>
<span class="lineNum">    4957 </span><span class="lineNoCov">          0 :             m_buffer.ensureSpace(MaxInstructionSize);</span>
<span class="lineNum">    4958 </span><span class="lineNoCov">          0 :             m_buffer.putByteUnchecked(opcode);</span>
<span class="lineNum">    4959 </span><span class="lineNoCov">          0 :             registerModRM(RegisterID(rm), groupOp);</span>
<a name="4960"><span class="lineNum">    4960 </span><span class="lineNoCov">          0 :         }</span></a>
<span class="lineNum">    4961 </span>            : 
<span class="lineNum">    4962 </span><span class="lineCov">          8 :         void oneByteOp8(OneByteOpcodeID opcode, int32_t offset, RegisterID base, RegisterID reg)</span>
<span class="lineNum">    4963 </span>            :         {
<span class="lineNum">    4964 </span><span class="lineCov">          8 :             m_buffer.ensureSpace(MaxInstructionSize);</span>
<span class="lineNum">    4965 </span><span class="lineCov">          8 :             emitRexIf(byteRegRequiresRex(reg), reg, 0, base);</span>
<span class="lineNum">    4966 </span><span class="lineCov">          8 :             m_buffer.putByteUnchecked(opcode);</span>
<span class="lineNum">    4967 </span><span class="lineCov">          8 :             memoryModRM(offset, base, reg);</span>
<span class="lineNum">    4968 </span><span class="lineCov">          8 :         }</span>
<span class="lineNum">    4969 </span>            : 
<span class="lineNum">    4970 </span>            :         void oneByteOp8_disp32(OneByteOpcodeID opcode, int32_t offset, RegisterID base,
<span class="lineNum">    4971 </span>            :                                RegisterID reg)
<span class="lineNum">    4972 </span>            :         {
<span class="lineNum">    4973 </span>            :             m_buffer.ensureSpace(MaxInstructionSize);
<span class="lineNum">    4974 </span>            :             emitRexIf(byteRegRequiresRex(reg), reg, 0, base);
<span class="lineNum">    4975 </span>            :             m_buffer.putByteUnchecked(opcode);
<span class="lineNum">    4976 </span>            :             memoryModRM_disp32(offset, base, reg);
<a name="4977"><span class="lineNum">    4977 </span>            :         }</a>
<span class="lineNum">    4978 </span>            : 
<span class="lineNum">    4979 </span><span class="lineCov">          3 :         void oneByteOp8(OneByteOpcodeID opcode, int32_t offset, RegisterID base,</span>
<span class="lineNum">    4980 </span>            :                         RegisterID index, int scale, RegisterID reg)
<span class="lineNum">    4981 </span>            :         {
<span class="lineNum">    4982 </span><span class="lineCov">          3 :             m_buffer.ensureSpace(MaxInstructionSize);</span>
<span class="lineNum">    4983 </span><span class="lineCov">          3 :             emitRexIf(byteRegRequiresRex(reg), reg, index, base);</span>
<span class="lineNum">    4984 </span><span class="lineCov">          3 :             m_buffer.putByteUnchecked(opcode);</span>
<span class="lineNum">    4985 </span><span class="lineCov">          3 :             memoryModRM(offset, base, index, scale, reg);</span>
<span class="lineNum">    4986 </span><span class="lineCov">          3 :         }</span>
<span class="lineNum">    4987 </span>            : 
<span class="lineNum">    4988 </span>            :         void oneByteOp8(OneByteOpcodeID opcode, const void* address, RegisterID reg)
<span class="lineNum">    4989 </span>            :         {
<span class="lineNum">    4990 </span>            :             m_buffer.ensureSpace(MaxInstructionSize);
<span class="lineNum">    4991 </span>            :             emitRexIf(byteRegRequiresRex(reg), reg, 0, 0);
<span class="lineNum">    4992 </span>            :             m_buffer.putByteUnchecked(opcode);
<span class="lineNum">    4993 </span>            :             memoryModRM_disp32(address, reg);
<span class="lineNum">    4994 </span>            :         }
<span class="lineNum">    4995 </span>            : 
<span class="lineNum">    4996 </span>            :         void twoByteOp8(TwoByteOpcodeID opcode, RegisterID rm, RegisterID reg)
<span class="lineNum">    4997 </span>            :         {
<span class="lineNum">    4998 </span>            :             m_buffer.ensureSpace(MaxInstructionSize);
<span class="lineNum">    4999 </span>            :             emitRexIf(byteRegRequiresRex(reg)|byteRegRequiresRex(rm), reg, 0, rm);
<span class="lineNum">    5000 </span>            :             m_buffer.putByteUnchecked(OP_2BYTE_ESCAPE);
<span class="lineNum">    5001 </span>            :             m_buffer.putByteUnchecked(opcode);
<span class="lineNum">    5002 </span>            :             registerModRM(rm, reg);
<a name="5003"><span class="lineNum">    5003 </span>            :         }</a>
<span class="lineNum">    5004 </span>            : 
<span class="lineNum">    5005 </span><span class="lineNoCov">          0 :         void twoByteOp8(TwoByteOpcodeID opcode, int32_t offset, RegisterID base, RegisterID reg)</span>
<span class="lineNum">    5006 </span>            :         {
<span class="lineNum">    5007 </span><span class="lineNoCov">          0 :             m_buffer.ensureSpace(MaxInstructionSize);</span>
<span class="lineNum">    5008 </span><span class="lineNoCov">          0 :             emitRexIf(byteRegRequiresRex(reg)|regRequiresRex(base), reg, 0, base);</span>
<span class="lineNum">    5009 </span><span class="lineNoCov">          0 :             m_buffer.putByteUnchecked(OP_2BYTE_ESCAPE);</span>
<span class="lineNum">    5010 </span><span class="lineNoCov">          0 :             m_buffer.putByteUnchecked(opcode);</span>
<span class="lineNum">    5011 </span><span class="lineNoCov">          0 :             memoryModRM(offset, base, reg);</span>
<a name="5012"><span class="lineNum">    5012 </span><span class="lineNoCov">          0 :         }</span></a>
<span class="lineNum">    5013 </span>            : 
<span class="lineNum">    5014 </span><span class="lineNoCov">          0 :         void twoByteOp8(TwoByteOpcodeID opcode, int32_t offset, RegisterID base, RegisterID index,</span>
<span class="lineNum">    5015 </span>            :                         int scale, RegisterID reg)
<span class="lineNum">    5016 </span>            :         {
<span class="lineNum">    5017 </span><span class="lineNoCov">          0 :             m_buffer.ensureSpace(MaxInstructionSize);</span>
<span class="lineNum">    5018 </span><span class="lineNoCov">          0 :             emitRexIf(byteRegRequiresRex(reg)|regRequiresRex(base)|regRequiresRex(index),</span>
<span class="lineNum">    5019 </span><span class="lineNoCov">          0 :                       reg, index, base);</span>
<span class="lineNum">    5020 </span><span class="lineNoCov">          0 :             m_buffer.putByteUnchecked(OP_2BYTE_ESCAPE);</span>
<span class="lineNum">    5021 </span><span class="lineNoCov">          0 :             m_buffer.putByteUnchecked(opcode);</span>
<span class="lineNum">    5022 </span><span class="lineNoCov">          0 :             memoryModRM(offset, base, index, scale, reg);</span>
<span class="lineNum">    5023 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    5024 </span>            : 
<span class="lineNum">    5025 </span>            :         // Like twoByteOp8 but doesn't add a REX prefix if the destination reg
<span class="lineNum">    5026 </span>            :         // is in esp..edi. This may be used when the destination is not an 8-bit
<a name="5027"><span class="lineNum">    5027 </span>            :         // register (as in a movzbl instruction), so it doesn't need a REX</a>
<span class="lineNum">    5028 </span>            :         // prefix to disambiguate it from ah..bh.
<span class="lineNum">    5029 </span><span class="lineCov">         61 :         void twoByteOp8_movx(TwoByteOpcodeID opcode, RegisterID rm, RegisterID reg)</span>
<span class="lineNum">    5030 </span>            :         {
<span class="lineNum">    5031 </span><span class="lineCov">         61 :             m_buffer.ensureSpace(MaxInstructionSize);</span>
<span class="lineNum">    5032 </span><span class="lineCov">         61 :             emitRexIf(regRequiresRex(reg)|byteRegRequiresRex(rm), reg, 0, rm);</span>
<span class="lineNum">    5033 </span><span class="lineCov">         61 :             m_buffer.putByteUnchecked(OP_2BYTE_ESCAPE);</span>
<span class="lineNum">    5034 </span><span class="lineCov">         61 :             m_buffer.putByteUnchecked(opcode);</span>
<span class="lineNum">    5035 </span><span class="lineCov">         61 :             registerModRM(rm, reg);</span>
<a name="5036"><span class="lineNum">    5036 </span><span class="lineCov">         61 :         }</span></a>
<span class="lineNum">    5037 </span>            : 
<span class="lineNum">    5038 </span><span class="lineCov">        186 :         void twoByteOp8(TwoByteOpcodeID opcode, RegisterID rm, GroupOpcodeID groupOp)</span>
<span class="lineNum">    5039 </span>            :         {
<span class="lineNum">    5040 </span><span class="lineCov">        186 :             m_buffer.ensureSpace(MaxInstructionSize);</span>
<span class="lineNum">    5041 </span><span class="lineCov">        186 :             emitRexIf(byteRegRequiresRex(rm), 0, 0, rm);</span>
<span class="lineNum">    5042 </span><span class="lineCov">        186 :             m_buffer.putByteUnchecked(OP_2BYTE_ESCAPE);</span>
<span class="lineNum">    5043 </span><span class="lineCov">        186 :             m_buffer.putByteUnchecked(opcode);</span>
<span class="lineNum">    5044 </span><span class="lineCov">        186 :             registerModRM(rm, groupOp);</span>
<span class="lineNum">    5045 </span><span class="lineCov">        186 :         }</span>
<span class="lineNum">    5046 </span>            : 
<span class="lineNum">    5047 </span>            :         // Immediates:
<span class="lineNum">    5048 </span>            :         //
<span class="lineNum">    5049 </span>            :         // An immedaite should be appended where appropriate after an op has
<span class="lineNum">    5050 </span>            :         // been emitted.  The writes are unchecked since the opcode formatters
<span class="lineNum">    5051 </span>            :         // above will have ensured space.
<a name="5052"><span class="lineNum">    5052 </span>            : </a>
<span class="lineNum">    5053 </span>            :         // A signed 8-bit immediate.
<span class="lineNum">    5054 </span><span class="lineCov">      75134 :         MOZ_ALWAYS_INLINE void immediate8s(int32_t imm)</span>
<span class="lineNum">    5055 </span>            :         {
<span class="lineNum">    5056 </span><span class="lineCov">      75134 :             MOZ_ASSERT(CAN_SIGN_EXTEND_8_32(imm));</span>
<span class="lineNum">    5057 </span><span class="lineCov">      75134 :             m_buffer.putByteUnchecked(imm);</span>
<span class="lineNum">    5058 </span><span class="lineCov">      75134 :         }</span>
<a name="5059"><span class="lineNum">    5059 </span>            : </a>
<span class="lineNum">    5060 </span>            :         // An unsigned 8-bit immediate.
<span class="lineNum">    5061 </span><span class="lineCov">       7488 :         MOZ_ALWAYS_INLINE void immediate8u(uint32_t imm)</span>
<span class="lineNum">    5062 </span>            :         {
<span class="lineNum">    5063 </span><span class="lineCov">       7488 :             MOZ_ASSERT(CAN_ZERO_EXTEND_8_32(imm));</span>
<span class="lineNum">    5064 </span><span class="lineCov">       7488 :             m_buffer.putByteUnchecked(int32_t(imm));</span>
<span class="lineNum">    5065 </span><span class="lineCov">       7488 :         }</span>
<span class="lineNum">    5066 </span>            : 
<a name="5067"><span class="lineNum">    5067 </span>            :         // An 8-bit immediate with is either signed or unsigned, for use in</a>
<span class="lineNum">    5068 </span>            :         // instructions which actually only operate on 8 bits.
<span class="lineNum">    5069 </span><span class="lineCov">      13581 :         MOZ_ALWAYS_INLINE void immediate8(int32_t imm)</span>
<span class="lineNum">    5070 </span>            :         {
<span class="lineNum">    5071 </span><span class="lineCov">      13581 :             m_buffer.putByteUnchecked(imm);</span>
<span class="lineNum">    5072 </span><span class="lineCov">      13581 :         }</span>
<span class="lineNum">    5073 </span>            : 
<span class="lineNum">    5074 </span>            :         // A signed 16-bit immediate.
<span class="lineNum">    5075 </span>            :         MOZ_ALWAYS_INLINE void immediate16s(int32_t imm)
<span class="lineNum">    5076 </span>            :         {
<span class="lineNum">    5077 </span>            :             MOZ_ASSERT(CAN_SIGN_EXTEND_16_32(imm));
<span class="lineNum">    5078 </span>            :             m_buffer.putShortUnchecked(imm);
<span class="lineNum">    5079 </span>            :         }
<a name="5080"><span class="lineNum">    5080 </span>            : </a>
<span class="lineNum">    5081 </span>            :         // An unsigned 16-bit immediate.
<span class="lineNum">    5082 </span><span class="lineCov">       1036 :         MOZ_ALWAYS_INLINE void immediate16u(int32_t imm)</span>
<span class="lineNum">    5083 </span>            :         {
<span class="lineNum">    5084 </span><span class="lineCov">       1036 :             MOZ_ASSERT(CAN_ZERO_EXTEND_16_32(imm));</span>
<span class="lineNum">    5085 </span><span class="lineCov">       1036 :             m_buffer.putShortUnchecked(imm);</span>
<span class="lineNum">    5086 </span><span class="lineCov">       1036 :         }</span>
<span class="lineNum">    5087 </span>            : 
<a name="5088"><span class="lineNum">    5088 </span>            :         // A 16-bit immediate with is either signed or unsigned, for use in</a>
<span class="lineNum">    5089 </span>            :         // instructions which actually only operate on 16 bits.
<span class="lineNum">    5090 </span><span class="lineCov">          4 :         MOZ_ALWAYS_INLINE void immediate16(int32_t imm)</span>
<span class="lineNum">    5091 </span>            :         {
<span class="lineNum">    5092 </span><span class="lineCov">          4 :             m_buffer.putShortUnchecked(imm);</span>
<a name="5093"><span class="lineNum">    5093 </span><span class="lineCov">          4 :         }</span></a>
<span class="lineNum">    5094 </span>            : 
<span class="lineNum">    5095 </span><span class="lineCov">      53309 :         MOZ_ALWAYS_INLINE void immediate32(int32_t imm)</span>
<span class="lineNum">    5096 </span>            :         {
<span class="lineNum">    5097 </span><span class="lineCov">      53309 :             m_buffer.putIntUnchecked(imm);</span>
<a name="5098"><span class="lineNum">    5098 </span><span class="lineCov">      53308 :         }</span></a>
<span class="lineNum">    5099 </span>            : 
<span class="lineNum">    5100 </span><span class="lineCov">      81378 :         MOZ_ALWAYS_INLINE void immediate64(int64_t imm)</span>
<span class="lineNum">    5101 </span>            :         {
<span class="lineNum">    5102 </span><span class="lineCov">      81378 :             m_buffer.putInt64Unchecked(imm);</span>
<span class="lineNum">    5103 </span><span class="lineCov">      81374 :         }</span>
<a name="5104"><span class="lineNum">    5104 </span>            : </a>
<span class="lineNum">    5105 </span>            :         MOZ_ALWAYS_INLINE MOZ_MUST_USE JmpSrc
<span class="lineNum">    5106 </span><span class="lineCov">      66977 :         immediateRel32()</span>
<span class="lineNum">    5107 </span>            :         {
<span class="lineNum">    5108 </span><span class="lineCov">      66977 :             m_buffer.putIntUnchecked(0);</span>
<span class="lineNum">    5109 </span><span class="lineCov">      66975 :             return JmpSrc(m_buffer.size());</span>
<span class="lineNum">    5110 </span>            :         }
<span class="lineNum">    5111 </span>            : 
<a name="5112"><span class="lineNum">    5112 </span>            :         // Data:</a>
<span class="lineNum">    5113 </span>            : 
<span class="lineNum">    5114 </span><span class="lineNoCov">          0 :         void jumpTablePointer(uintptr_t ptr)</span>
<span class="lineNum">    5115 </span>            :         {
<span class="lineNum">    5116 </span><span class="lineNoCov">          0 :             m_buffer.ensureSpace(sizeof(uintptr_t));</span>
<span class="lineNum">    5117 </span>            : #ifdef JS_CODEGEN_X64
<span class="lineNum">    5118 </span><span class="lineNoCov">          0 :             m_buffer.putInt64Unchecked(ptr);</span>
<span class="lineNum">    5119 </span>            : #else
<span class="lineNum">    5120 </span>            :             m_buffer.putIntUnchecked(ptr);
<span class="lineNum">    5121 </span>            : #endif
<a name="5122"><span class="lineNum">    5122 </span><span class="lineNoCov">          0 :         }</span></a>
<span class="lineNum">    5123 </span>            : 
<span class="lineNum">    5124 </span><span class="lineNoCov">          0 :         void doubleConstant(double d)</span>
<span class="lineNum">    5125 </span>            :         {
<span class="lineNum">    5126 </span><span class="lineNoCov">          0 :             m_buffer.ensureSpace(sizeof(double));</span>
<span class="lineNum">    5127 </span><span class="lineNoCov">          0 :             m_buffer.putInt64Unchecked(mozilla::BitwiseCast&lt;uint64_t&gt;(d));</span>
<a name="5128"><span class="lineNum">    5128 </span><span class="lineNoCov">          0 :         }</span></a>
<span class="lineNum">    5129 </span>            : 
<span class="lineNum">    5130 </span><span class="lineNoCov">          0 :         void floatConstant(float f)</span>
<span class="lineNum">    5131 </span>            :         {
<span class="lineNum">    5132 </span><span class="lineNoCov">          0 :             m_buffer.ensureSpace(sizeof(float));</span>
<span class="lineNum">    5133 </span><span class="lineNoCov">          0 :             m_buffer.putIntUnchecked(mozilla::BitwiseCast&lt;uint32_t&gt;(f));</span>
<a name="5134"><span class="lineNum">    5134 </span><span class="lineNoCov">          0 :         }</span></a>
<span class="lineNum">    5135 </span>            : 
<span class="lineNum">    5136 </span><span class="lineNoCov">          0 :         void simd128Constant(const void* data)</span>
<span class="lineNum">    5137 </span>            :         {
<span class="lineNum">    5138 </span><span class="lineNoCov">          0 :             const uint8_t* bytes = reinterpret_cast&lt;const uint8_t*&gt;(data);</span>
<span class="lineNum">    5139 </span><span class="lineNoCov">          0 :             m_buffer.ensureSpace(16);</span>
<span class="lineNum">    5140 </span><span class="lineNoCov">          0 :             for (size_t i = 0; i &lt; 16; ++i)</span>
<span class="lineNum">    5141 </span><span class="lineNoCov">          0 :                 m_buffer.putByteUnchecked(bytes[i]);</span>
<span class="lineNum">    5142 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    5143 </span>            : 
<span class="lineNum">    5144 </span>            :         void int64Constant(int64_t i)
<span class="lineNum">    5145 </span>            :         {
<span class="lineNum">    5146 </span>            :             m_buffer.ensureSpace(sizeof(int64_t));
<span class="lineNum">    5147 </span>            :             m_buffer.putInt64Unchecked(i);
<span class="lineNum">    5148 </span>            :         }
<span class="lineNum">    5149 </span>            : 
<span class="lineNum">    5150 </span>            :         void int32Constant(int32_t i)
<span class="lineNum">    5151 </span>            :         {
<span class="lineNum">    5152 </span>            :             m_buffer.ensureSpace(sizeof(int32_t));
<span class="lineNum">    5153 </span>            :             m_buffer.putIntUnchecked(i);
<span class="lineNum">    5154 </span>            :         }
<span class="lineNum">    5155 </span>            : 
<a name="5156"><span class="lineNum">    5156 </span>            :         // Administrative methods:</a>
<a name="5157"><span class="lineNum">    5157 </span>            : </a>
<a name="5158"><span class="lineNum">    5158 </span><span class="lineCov">     569941 :         size_t size() const { return m_buffer.size(); }</span></a>
<a name="5159"><span class="lineNum">    5159 </span><span class="lineCov">       4499 :         const unsigned char* buffer() const { return m_buffer.buffer(); }</span></a>
<a name="5160"><span class="lineNum">    5160 </span><span class="lineCov">     142599 :         unsigned char* data() { return m_buffer.data(); }</span></a>
<span class="lineNum">    5161 </span><span class="lineCov">     256035 :         bool oom() const { return m_buffer.oom(); }</span>
<a name="5162"><span class="lineNum">    5162 </span><span class="lineCov">      25908 :         bool isAligned(int alignment) const { return m_buffer.isAligned(alignment); }</span></a>
<span class="lineNum">    5163 </span>            : 
<span class="lineNum">    5164 </span><span class="lineNoCov">          0 :         void disableProtection() { m_buffer.disableProtection(); }</span>
<span class="lineNum">    5165 </span>            :         void enableProtection() { m_buffer.enableProtection(); }
<span class="lineNum">    5166 </span>            :         void setLowerBoundForProtection(size_t size)
<span class="lineNum">    5167 </span>            :         {
<span class="lineNum">    5168 </span>            :             m_buffer.setLowerBoundForProtection(size);
<span class="lineNum">    5169 </span>            :         }
<span class="lineNum">    5170 </span>            :         void unprotectRegion(unsigned char* first, size_t size)
<span class="lineNum">    5171 </span>            :         {
<span class="lineNum">    5172 </span>            :             m_buffer.unprotectRegion(first, size);
<span class="lineNum">    5173 </span>            :         }
<span class="lineNum">    5174 </span>            :         void reprotectRegion(unsigned char* first, size_t size)
<span class="lineNum">    5175 </span>            :         {
<span class="lineNum">    5176 </span>            :             m_buffer.reprotectRegion(first, size);
<a name="5177"><span class="lineNum">    5177 </span>            :         }</a>
<span class="lineNum">    5178 </span>            : 
<span class="lineNum">    5179 </span><span class="lineNoCov">          0 :         MOZ_MUST_USE bool append(const unsigned char* values, size_t size)</span>
<span class="lineNum">    5180 </span>            :         {
<span class="lineNum">    5181 </span><span class="lineNoCov">          0 :             return m_buffer.append(values, size);</span>
<span class="lineNum">    5182 </span>            :         }
<span class="lineNum">    5183 </span>            : 
<span class="lineNum">    5184 </span>            :     private:
<span class="lineNum">    5185 </span>            : 
<span class="lineNum">    5186 </span>            :         // Internals; ModRm and REX formatters.
<span class="lineNum">    5187 </span>            : 
<a name="5188"><span class="lineNum">    5188 </span>            :         // Byte operand register spl &amp; above requir a REX prefix, which precludes</a>
<span class="lineNum">    5189 </span>            :         // use of the h registers in the same instruction.
<span class="lineNum">    5190 </span><span class="lineCov">      13700 :         static bool byteRegRequiresRex(RegisterID reg)</span>
<span class="lineNum">    5191 </span>            :         {
<span class="lineNum">    5192 </span>            : #ifdef JS_CODEGEN_X64
<span class="lineNum">    5193 </span><span class="lineCov">      13700 :             return reg &gt;= rsp;</span>
<span class="lineNum">    5194 </span>            : #else
<span class="lineNum">    5195 </span>            :             return false;
<span class="lineNum">    5196 </span>            : #endif
<span class="lineNum">    5197 </span>            :         }
<a name="5198"><span class="lineNum">    5198 </span>            : </a>
<span class="lineNum">    5199 </span>            :         // For non-byte sizes, registers r8 &amp; above always require a REX prefix.
<span class="lineNum">    5200 </span><span class="lineCov">    1726036 :         static bool regRequiresRex(RegisterID reg)</span>
<span class="lineNum">    5201 </span>            :         {
<span class="lineNum">    5202 </span>            : #ifdef JS_CODEGEN_X64
<span class="lineNum">    5203 </span><span class="lineCov">    1726036 :             return reg &gt;= r8;</span>
<span class="lineNum">    5204 </span>            : #else
<span class="lineNum">    5205 </span>            :             return false;
<span class="lineNum">    5206 </span>            : #endif
<span class="lineNum">    5207 </span>            :         }
<span class="lineNum">    5208 </span>            : 
<a name="5209"><span class="lineNum">    5209 </span>            : #ifdef JS_CODEGEN_X64</a>
<span class="lineNum">    5210 </span>            :         // Format a REX prefix byte.
<span class="lineNum">    5211 </span><span class="lineCov">     537224 :         void emitRex(bool w, int r, int x, int b)</span>
<span class="lineNum">    5212 </span>            :         {
<span class="lineNum">    5213 </span><span class="lineCov">     537224 :             m_buffer.putByteUnchecked(PRE_REX | ((int)w &lt;&lt; 3) | ((r&gt;&gt;3)&lt;&lt;2) | ((x&gt;&gt;3)&lt;&lt;1) | (b&gt;&gt;3));</span>
<span class="lineNum">    5214 </span><span class="lineCov">     537267 :         }</span>
<a name="5215"><span class="lineNum">    5215 </span>            : </a>
<span class="lineNum">    5216 </span>            :         // Used to plant a REX byte with REX.w set (for 64-bit operations).
<span class="lineNum">    5217 </span><span class="lineCov">     284709 :         void emitRexW(int r, int x, int b)</span>
<span class="lineNum">    5218 </span>            :         {
<span class="lineNum">    5219 </span><span class="lineCov">     284709 :             emitRex(true, r, x, b);</span>
<span class="lineNum">    5220 </span><span class="lineCov">     284724 :         }</span>
<span class="lineNum">    5221 </span>            : 
<span class="lineNum">    5222 </span>            :         // Used for operations with byte operands - use byteRegRequiresRex() to
<span class="lineNum">    5223 </span>            :         // check register operands, regRequiresRex() to check other registers
<span class="lineNum">    5224 </span>            :         // (i.e. address base &amp; index).
<span class="lineNum">    5225 </span>            :         //
<span class="lineNum">    5226 </span>            :         // NB: WebKit's use of emitRexIf() is limited such that the
<span class="lineNum">    5227 </span>            :         // reqRequiresRex() checks are not needed. SpiderMonkey extends
<a name="5228"><span class="lineNum">    5228 </span>            :         // oneByteOp8 and twoByteOp8 functionality such that r, x, and b</a>
<span class="lineNum">    5229 </span>            :         // can all be used.
<span class="lineNum">    5230 </span><span class="lineCov">     692485 :         void emitRexIf(bool condition, int r, int x, int b)</span>
<span class="lineNum">    5231 </span>            :         {
<span class="lineNum">    5232 </span><span class="lineCov">    1371447 :             if (condition ||</span>
<span class="lineNum">    5233 </span><span class="lineCov">    1202512 :                 regRequiresRex(RegisterID(r)) ||</span>
<span class="lineNum">    5234 </span><span class="lineCov">    1739610 :                 regRequiresRex(RegisterID(x)) ||</span>
<span class="lineNum">    5235 </span><span class="lineCov">     523559 :                 regRequiresRex(RegisterID(b)))</span>
<span class="lineNum">    5236 </span>            :             {
<span class="lineNum">    5237 </span><span class="lineCov">     252550 :                 emitRex(false, r, x, b);</span>
<span class="lineNum">    5238 </span>            :             }
<span class="lineNum">    5239 </span><span class="lineCov">     692506 :         }</span>
<span class="lineNum">    5240 </span>            : 
<a name="5241"><span class="lineNum">    5241 </span>            :         // Used for word sized operations, will plant a REX prefix if necessary</a>
<span class="lineNum">    5242 </span>            :         // (if any register is r8 or above).
<span class="lineNum">    5243 </span><span class="lineCov">     678742 :         void emitRexIfNeeded(int r, int x, int b)</span>
<span class="lineNum">    5244 </span>            :         {
<span class="lineNum">    5245 </span><span class="lineCov">     678742 :             emitRexIf(false, r, x, b);</span>
<span class="lineNum">    5246 </span><span class="lineCov">     678711 :         }</span>
<span class="lineNum">    5247 </span>            : #else
<span class="lineNum">    5248 </span>            :         // No REX prefix bytes on 32-bit x86.
<span class="lineNum">    5249 </span>            :         void emitRexIf(bool condition, int, int, int)
<span class="lineNum">    5250 </span>            :         {
<span class="lineNum">    5251 </span>            :             MOZ_ASSERT(!condition, &quot;32-bit x86 should never use a REX prefix&quot;);
<span class="lineNum">    5252 </span>            :         }
<span class="lineNum">    5253 </span>            :         void emitRexIfNeeded(int, int, int) {}
<a name="5254"><span class="lineNum">    5254 </span>            : #endif</a>
<span class="lineNum">    5255 </span>            : 
<span class="lineNum">    5256 </span><span class="lineCov">     648253 :         void putModRm(ModRmMode mode, RegisterID rm, int reg)</span>
<span class="lineNum">    5257 </span>            :         {
<span class="lineNum">    5258 </span><span class="lineCov">     648253 :             m_buffer.putByteUnchecked((mode &lt;&lt; 6) | ((reg &amp; 7) &lt;&lt; 3) | (rm &amp; 7));</span>
<a name="5259"><span class="lineNum">    5259 </span><span class="lineCov">     648269 :         }</span></a>
<span class="lineNum">    5260 </span>            : 
<span class="lineNum">    5261 </span><span class="lineCov">     338420 :         void putModRmSib(ModRmMode mode, RegisterID base, RegisterID index, int scale, int reg)</span>
<span class="lineNum">    5262 </span>            :         {
<span class="lineNum">    5263 </span><span class="lineCov">     338420 :             MOZ_ASSERT(mode != ModRmRegister);</span>
<span class="lineNum">    5264 </span>            : 
<span class="lineNum">    5265 </span><span class="lineCov">     338420 :             putModRm(mode, hasSib, reg);</span>
<span class="lineNum">    5266 </span><span class="lineCov">     338429 :             m_buffer.putByteUnchecked((scale &lt;&lt; 6) | ((index &amp; 7) &lt;&lt; 3) | (base &amp; 7));</span>
<a name="5267"><span class="lineNum">    5267 </span><span class="lineCov">     338439 :         }</span></a>
<span class="lineNum">    5268 </span>            : 
<span class="lineNum">    5269 </span><span class="lineCov">     175739 :         void registerModRM(RegisterID rm, int reg)</span>
<span class="lineNum">    5270 </span>            :         {
<span class="lineNum">    5271 </span><span class="lineCov">     175739 :             putModRm(ModRmRegister, rm, reg);</span>
<a name="5272"><span class="lineNum">    5272 </span><span class="lineCov">     175737 :         }</span></a>
<span class="lineNum">    5273 </span>            : 
<span class="lineNum">    5274 </span><span class="lineCov">     452251 :         void memoryModRM(int32_t offset, RegisterID base, int reg)</span>
<span class="lineNum">    5275 </span>            :         {
<span class="lineNum">    5276 </span>            :             // A base of esp or r12 would be interpreted as a sib, so force a
<span class="lineNum">    5277 </span>            :             // sib with no index &amp; put the base in there.
<span class="lineNum">    5278 </span>            : #ifdef JS_CODEGEN_X64
<span class="lineNum">    5279 </span><span class="lineCov">     452251 :             if ((base == hasSib) || (base == hasSib2))</span>
<span class="lineNum">    5280 </span>            : #else
<span class="lineNum">    5281 </span>            :             if (base == hasSib)
<span class="lineNum">    5282 </span>            : #endif
<span class="lineNum">    5283 </span>            :             {
<span class="lineNum">    5284 </span><span class="lineCov">     674425 :                 if (!offset) // No need to check if the base is noBase, since we know it is hasSib!</span>
<span class="lineNum">    5285 </span><span class="lineCov">      23624 :                     putModRmSib(ModRmMemoryNoDisp, base, noIndex, 0, reg);</span>
<span class="lineNum">    5286 </span><span class="lineCov">     313608 :                 else if (CAN_SIGN_EXTEND_8_32(offset)) {</span>
<span class="lineNum">    5287 </span><span class="lineCov">     158689 :                     putModRmSib(ModRmMemoryDisp8, base, noIndex, 0, reg);</span>
<span class="lineNum">    5288 </span><span class="lineCov">     158696 :                     m_buffer.putByteUnchecked(offset);</span>
<span class="lineNum">    5289 </span>            :                 } else {
<span class="lineNum">    5290 </span><span class="lineCov">     154923 :                     putModRmSib(ModRmMemoryDisp32, base, noIndex, 0, reg);</span>
<span class="lineNum">    5291 </span><span class="lineCov">     154927 :                     m_buffer.putIntUnchecked(offset);</span>
<span class="lineNum">    5292 </span>            :                 }
<span class="lineNum">    5293 </span>            :             } else {
<span class="lineNum">    5294 </span>            : #ifdef JS_CODEGEN_X64
<span class="lineNum">    5295 </span><span class="lineCov">     115019 :                 if (!offset &amp;&amp; (base != noBase) &amp;&amp; (base != noBase2))</span>
<span class="lineNum">    5296 </span>            : #else
<span class="lineNum">    5297 </span>            :                 if (!offset &amp;&amp; (base != noBase))
<span class="lineNum">    5298 </span>            : #endif
<span class="lineNum">    5299 </span><span class="lineCov">      57564 :                     putModRm(ModRmMemoryNoDisp, base, reg);</span>
<span class="lineNum">    5300 </span><span class="lineCov">      57455 :                 else if (CAN_SIGN_EXTEND_8_32(offset)) {</span>
<span class="lineNum">    5301 </span><span class="lineCov">      48466 :                     putModRm(ModRmMemoryDisp8, base, reg);</span>
<span class="lineNum">    5302 </span><span class="lineCov">      48466 :                     m_buffer.putByteUnchecked(offset);</span>
<span class="lineNum">    5303 </span>            :                 } else {
<span class="lineNum">    5304 </span><span class="lineCov">       8989 :                     putModRm(ModRmMemoryDisp32, base, reg);</span>
<span class="lineNum">    5305 </span><span class="lineCov">       8989 :                     m_buffer.putIntUnchecked(offset);</span>
<span class="lineNum">    5306 </span>            :                 }
<span class="lineNum">    5307 </span>            :             }
<span class="lineNum">    5308 </span><span class="lineCov">     452212 :         }</span>
<span class="lineNum">    5309 </span>            : 
<span class="lineNum">    5310 </span>            :         void memoryModRM_disp32(int32_t offset, RegisterID base, int reg)
<span class="lineNum">    5311 </span>            :         {
<span class="lineNum">    5312 </span>            :             // A base of esp or r12 would be interpreted as a sib, so force a
<span class="lineNum">    5313 </span>            :             // sib with no index &amp; put the base in there.
<span class="lineNum">    5314 </span>            : #ifdef JS_CODEGEN_X64
<span class="lineNum">    5315 </span>            :             if ((base == hasSib) || (base == hasSib2))
<span class="lineNum">    5316 </span>            : #else
<span class="lineNum">    5317 </span>            :             if (base == hasSib)
<span class="lineNum">    5318 </span>            : #endif
<span class="lineNum">    5319 </span>            :             {
<span class="lineNum">    5320 </span>            :                 putModRmSib(ModRmMemoryDisp32, base, noIndex, 0, reg);
<span class="lineNum">    5321 </span>            :                 m_buffer.putIntUnchecked(offset);
<span class="lineNum">    5322 </span>            :             } else {
<span class="lineNum">    5323 </span>            :                 putModRm(ModRmMemoryDisp32, base, reg);
<span class="lineNum">    5324 </span>            :                 m_buffer.putIntUnchecked(offset);
<span class="lineNum">    5325 </span>            :             }
<a name="5326"><span class="lineNum">    5326 </span>            :         }</a>
<span class="lineNum">    5327 </span>            : 
<span class="lineNum">    5328 </span><span class="lineCov">       1194 :         void memoryModRM(int32_t offset, RegisterID base, RegisterID index, int scale, int reg)</span>
<span class="lineNum">    5329 </span>            :         {
<span class="lineNum">    5330 </span><span class="lineCov">       1194 :             MOZ_ASSERT(index != noIndex);</span>
<span class="lineNum">    5331 </span>            : 
<span class="lineNum">    5332 </span>            : #ifdef JS_CODEGEN_X64
<span class="lineNum">    5333 </span><span class="lineCov">       1194 :             if (!offset &amp;&amp; (base != noBase) &amp;&amp; (base != noBase2))</span>
<span class="lineNum">    5334 </span>            : #else
<span class="lineNum">    5335 </span>            :             if (!offset &amp;&amp; (base != noBase))
<span class="lineNum">    5336 </span>            : #endif
<span class="lineNum">    5337 </span><span class="lineCov">        461 :                 putModRmSib(ModRmMemoryNoDisp, base, index, scale, reg);</span>
<span class="lineNum">    5338 </span><span class="lineCov">        733 :             else if (CAN_SIGN_EXTEND_8_32(offset)) {</span>
<span class="lineNum">    5339 </span><span class="lineCov">        729 :                 putModRmSib(ModRmMemoryDisp8, base, index, scale, reg);</span>
<span class="lineNum">    5340 </span><span class="lineCov">        729 :                 m_buffer.putByteUnchecked(offset);</span>
<span class="lineNum">    5341 </span>            :             } else {
<span class="lineNum">    5342 </span><span class="lineCov">          4 :                 putModRmSib(ModRmMemoryDisp32, base, index, scale, reg);</span>
<span class="lineNum">    5343 </span><span class="lineCov">          4 :                 m_buffer.putIntUnchecked(offset);</span>
<span class="lineNum">    5344 </span>            :             }
<span class="lineNum">    5345 </span><span class="lineCov">       1194 :         }</span>
<span class="lineNum">    5346 </span>            : 
<span class="lineNum">    5347 </span>            :         void memoryModRM_disp32(int32_t offset, RegisterID index, int scale, int reg)
<span class="lineNum">    5348 </span>            :         {
<span class="lineNum">    5349 </span>            :             MOZ_ASSERT(index != noIndex);
<span class="lineNum">    5350 </span>            : 
<span class="lineNum">    5351 </span>            :             // NB: the base-less memoryModRM overloads generate different code
<span class="lineNum">    5352 </span>            :             // then the base-full memoryModRM overloads in the base == noBase
<span class="lineNum">    5353 </span>            :             // case. The base-less overloads assume that the desired effective
<span class="lineNum">    5354 </span>            :             // address is:
<span class="lineNum">    5355 </span>            :             //
<span class="lineNum">    5356 </span>            :             //   reg := [scaled index] + disp32
<span class="lineNum">    5357 </span>            :             //
<span class="lineNum">    5358 </span>            :             // which means the mod needs to be ModRmMemoryNoDisp. The base-full
<span class="lineNum">    5359 </span>            :             // overloads pass ModRmMemoryDisp32 in all cases and thus, when
<span class="lineNum">    5360 </span>            :             // base == noBase (== ebp), the effective address is:
<span class="lineNum">    5361 </span>            :             //
<span class="lineNum">    5362 </span>            :             //   reg := [scaled index] + disp32 + [ebp]
<span class="lineNum">    5363 </span>            :             //
<span class="lineNum">    5364 </span>            :             // See Intel developer manual, Vol 2, 2.1.5, Table 2-3.
<span class="lineNum">    5365 </span>            :             putModRmSib(ModRmMemoryNoDisp, noBase, index, scale, reg);
<span class="lineNum">    5366 </span>            :             m_buffer.putIntUnchecked(offset);
<a name="5367"><span class="lineNum">    5367 </span>            :         }</a>
<span class="lineNum">    5368 </span>            : 
<span class="lineNum">    5369 </span><span class="lineNoCov">          0 :         void memoryModRM_disp32(const void* address, int reg)</span>
<span class="lineNum">    5370 </span>            :         {
<span class="lineNum">    5371 </span><span class="lineNoCov">          0 :             int32_t disp = AddressImmediate(address);</span>
<span class="lineNum">    5372 </span>            : 
<span class="lineNum">    5373 </span>            : #ifdef JS_CODEGEN_X64
<span class="lineNum">    5374 </span>            :             // On x64-64, non-RIP-relative absolute mode requires a SIB.
<span class="lineNum">    5375 </span><span class="lineNoCov">          0 :             putModRmSib(ModRmMemoryNoDisp, noBase, noIndex, 0, reg);</span>
<span class="lineNum">    5376 </span>            : #else
<span class="lineNum">    5377 </span>            :             // noBase + ModRmMemoryNoDisp means noBase + ModRmMemoryDisp32!
<span class="lineNum">    5378 </span>            :             putModRm(ModRmMemoryNoDisp, noBase, reg);
<span class="lineNum">    5379 </span>            : #endif
<span class="lineNum">    5380 </span><span class="lineNoCov">          0 :             m_buffer.putIntUnchecked(disp);</span>
<a name="5381"><span class="lineNum">    5381 </span><span class="lineNoCov">          0 :         }</span></a>
<span class="lineNum">    5382 </span>            : 
<span class="lineNum">    5383 </span><span class="lineNoCov">          0 :         void memoryModRM(const void* address, int reg)</span>
<span class="lineNum">    5384 </span>            :         {
<span class="lineNum">    5385 </span><span class="lineNoCov">          0 :             memoryModRM_disp32(address, reg);</span>
<a name="5386"><span class="lineNum">    5386 </span><span class="lineNoCov">          0 :         }</span></a>
<span class="lineNum">    5387 </span>            : 
<span class="lineNum">    5388 </span><span class="lineNoCov">          0 :         void threeOpVex(VexOperandType p, int r, int x, int b, int m, int w, int v, int l,</span>
<span class="lineNum">    5389 </span>            :                         int opcode)
<span class="lineNum">    5390 </span>            :         {
<span class="lineNum">    5391 </span><span class="lineNoCov">          0 :             m_buffer.ensureSpace(MaxInstructionSize);</span>
<span class="lineNum">    5392 </span>            : 
<span class="lineNum">    5393 </span><span class="lineNoCov">          0 :             if (v == invalid_xmm)</span>
<span class="lineNum">    5394 </span><span class="lineNoCov">          0 :                 v = XMMRegisterID(0);</span>
<span class="lineNum">    5395 </span>            : 
<span class="lineNum">    5396 </span><span class="lineNoCov">          0 :             if (x == 0 &amp;&amp; b == 0 &amp;&amp; m == 1 &amp;&amp; w == 0) {</span>
<span class="lineNum">    5397 </span>            :                 // Two byte VEX.
<span class="lineNum">    5398 </span><span class="lineNoCov">          0 :                 m_buffer.putByteUnchecked(PRE_VEX_C5);</span>
<span class="lineNum">    5399 </span><span class="lineNoCov">          0 :                 m_buffer.putByteUnchecked(((r &lt;&lt; 7) | (v &lt;&lt; 3) | (l &lt;&lt; 2) | p) ^ 0xf8);</span>
<span class="lineNum">    5400 </span>            :             } else {
<span class="lineNum">    5401 </span>            :                 // Three byte VEX.
<span class="lineNum">    5402 </span><span class="lineNoCov">          0 :                 m_buffer.putByteUnchecked(PRE_VEX_C4);</span>
<span class="lineNum">    5403 </span><span class="lineNoCov">          0 :                 m_buffer.putByteUnchecked(((r &lt;&lt; 7) | (x &lt;&lt; 6) | (b &lt;&lt; 5) | m) ^ 0xe0);</span>
<span class="lineNum">    5404 </span><span class="lineNoCov">          0 :                 m_buffer.putByteUnchecked(((w &lt;&lt; 7) | (v &lt;&lt; 3) | (l &lt;&lt; 2) | p) ^ 0x78);</span>
<span class="lineNum">    5405 </span>            :             }
<span class="lineNum">    5406 </span>            : 
<span class="lineNum">    5407 </span><span class="lineNoCov">          0 :             m_buffer.putByteUnchecked(opcode);</span>
<span class="lineNum">    5408 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    5409 </span>            : 
<span class="lineNum">    5410 </span>            :         AssemblerBuffer m_buffer;
<span class="lineNum">    5411 </span>            :     } m_formatter;
<span class="lineNum">    5412 </span>            : 
<span class="lineNum">    5413 </span>            :     bool useVEX_;
<span class="lineNum">    5414 </span>            : };
<span class="lineNum">    5415 </span>            : 
<span class="lineNum">    5416 </span>            : } // namespace X86Encoding
<span class="lineNum">    5417 </span>            : 
<span class="lineNum">    5418 </span>            : } // namespace jit
<span class="lineNum">    5419 </span>            : } // namespace js
<span class="lineNum">    5420 </span>            : 
<span class="lineNum">    5421 </span>            : #endif /* jit_x86_shared_BaseAssembler_x86_shared_h */
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
