	component soft_processor is
		port (
			clk_clk             : in  std_logic                    := 'X'; -- clk
			gpio_export         : out std_logic_vector(7 downto 0);        -- export
			reset_reset_n       : in  std_logic                    := 'X'; -- reset_n
			spi_0_external_MISO : in  std_logic                    := 'X'; -- MISO
			spi_0_external_MOSI : out std_logic;                           -- MOSI
			spi_0_external_SCLK : out std_logic;                           -- SCLK
			spi_0_external_SS_n : out std_logic                            -- SS_n
		);
	end component soft_processor;

