// Seed: 2713330012
module module_0 #(
    parameter id_0 = 32'd22,
    parameter id_4 = 32'd65
) (
    input wor _id_0,
    input tri id_1,
    output supply1 id_2
);
  assign id_2 = 1;
  logic [-1  >=  -1 'h0 : 1] _id_4;
  ;
  wire [-1 : id_0  <  id_4] id_5;
  wire id_6;
endmodule
module module_1 #(
    parameter id_4 = 32'd69,
    parameter id_5 = 32'd73
) (
    output logic id_0,
    input  uwire id_1,
    output wor   id_2
);
  localparam id_4 = 1;
  wire _id_5;
  initial begin : LABEL_0
    id_0 = #id_6 1;
  end
  wire id_7;
  wire id_8;
  wire id_9;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_2
  );
  wire [id_4 : !  id_5] id_10;
  logic [id_4 : ""] id_11;
  assign id_7 = id_8;
endmodule
