#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat Aug 20 02:52:05 2022
# Process ID: 24240
# Current directory: C:/Users/¡∂¿±øµ/OneDrive/πŸ≈¡ »≠∏È/project_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent31304 C:\Users\¡∂¿±øµ\OneDrive\πŸ≈¡ »≠∏È\project_3\project_3.xpr
# Log file: C:/Users/¡∂¿±øµ/OneDrive/πŸ≈¡ »≠∏È/project_3/vivado.log
# Journal file: C:/Users/¡∂¿±øµ/OneDrive/πŸ≈¡ »≠∏È/project_3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/¡∂¿±øµ/OneDrive/πŸ≈¡ »≠∏È/project_3/project_3.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Xilinx/Vitis/project_3' since last save.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirModelSim has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirQuesta has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirIES has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirXcelium has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirVCS has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirRiviera has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirActiveHdl has no valid value
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name DSAExtensible
WARNING: [BD 41-1663] The design 'design_1.bd' cannot be modified due to following reason(s):
* Project is read-only. Please run 'save_project_as' before making any change to the bd-design. 

WARNING: [Project 1-533] File 'C:/Users/¡∂¿±øµ/OneDrive/πŸ≈¡ »≠∏È/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xci' could not be found in the subdesign 'C:/Users/¡∂¿±øµ/OneDrive/πŸ≈¡ »≠∏È/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd', but fileset 'design_1_processing_system7_0_0' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'C:/Users/¡∂¿±øµ/OneDrive/πŸ≈¡ »≠∏È/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_myI2STx_v1_0_0_0/design_1_myI2STx_v1_0_0_0.xci' could not be found in the subdesign 'C:/Users/¡∂¿±øµ/OneDrive/πŸ≈¡ »≠∏È/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd', but fileset 'design_1_myI2STx_v1_0_0_0' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'C:/Users/¡∂¿±øµ/OneDrive/πŸ≈¡ »≠∏È/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_myPrescaler_0_0/design_1_myPrescaler_0_0.xci' could not be found in the subdesign 'C:/Users/¡∂¿±øµ/OneDrive/πŸ≈¡ »≠∏È/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd', but fileset 'design_1_myPrescaler_0_0' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'C:/Users/¡∂¿±øµ/OneDrive/πŸ≈¡ »≠∏È/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xci' could not be found in the subdesign 'C:/Users/¡∂¿±øµ/OneDrive/πŸ≈¡ »≠∏È/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd', but fileset 'design_1_proc_sys_reset_0_0' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'C:/Users/¡∂¿±øµ/OneDrive/πŸ≈¡ »≠∏È/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.xci' could not be found in the subdesign 'C:/Users/¡∂¿±øµ/OneDrive/πŸ≈¡ »≠∏È/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd', but fileset 'design_1_xbar_0' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'C:/Users/¡∂¿±øµ/OneDrive/πŸ≈¡ »≠∏È/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_axi_fifo_mm_s_0_0/design_1_axi_fifo_mm_s_0_0.xci' could not be found in the subdesign 'C:/Users/¡∂¿±øµ/OneDrive/πŸ≈¡ »≠∏È/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd', but fileset 'design_1_axi_fifo_mm_s_0_0' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'C:/Users/¡∂¿±øµ/OneDrive/πŸ≈¡ »≠∏È/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_axi_fifo_mm_s_1_0/design_1_axi_fifo_mm_s_1_0.xci' could not be found in the subdesign 'C:/Users/¡∂¿±øµ/OneDrive/πŸ≈¡ »≠∏È/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd', but fileset 'design_1_axi_fifo_mm_s_1_0' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'C:/Users/¡∂¿±øµ/OneDrive/πŸ≈¡ »≠∏È/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_mySPIRxTx_v1_0_0_0/design_1_mySPIRxTx_v1_0_0_0.xci' could not be found in the subdesign 'C:/Users/¡∂¿±øµ/OneDrive/πŸ≈¡ »≠∏È/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd', but fileset 'design_1_mySPIRxTx_v1_0_0_0' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'C:/Users/¡∂¿±øµ/OneDrive/πŸ≈¡ »≠∏È/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_display_demo_dvi_0_0/design_1_display_demo_dvi_0_0.xci' could not be found in the subdesign 'C:/Users/¡∂¿±øµ/OneDrive/πŸ≈¡ »≠∏È/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd', but fileset 'design_1_display_demo_dvi_0_0' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-231] Project 'project_3.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 1282.828 ; gain = 164.406
update_compile_order -fileset sources_1
open_bd_design {C:/Users/¡∂¿±øµ/OneDrive/πŸ≈¡ »≠∏È/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd}
ERROR: [Project 1-228] Project 'project_3' is read-only. To save your work, please use the 'File | Save Project As...' command first.
ERROR: [Ip 78-90] Error in initialization of Rule object 'xilinx.com:bd_rule:oran_radio_if:1.0'
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
INFO: [BD 41-434] Could not find an IP with XCI file by name: design_1_processing_system7_0_0 
WARNING: [IP_Flow 19-2162] IP 'design_1_processing_system7_0_0' is locked:
* Project containing IP 'design_1_processing_system7_0_0' is read-only.
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'PCW_ACT_APU_PERIPHERAL_FREQMHZ' value '650.000000' for IP 'processing_system7_0'.
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'M_AXI_GP0.ADDR_WIDTH' value '32' for IP 'processing_system7_0'.
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'FCLK_CLK0.CLK_DOMAIN' value 'design_1_processing_system7_0_0_FCLK_CLK0' for IP 'processing_system7_0'.
ERROR: [BD 41-145] Parameter FCLK_CLK0.CLK_DOMAIN not found on block processing_system7_0 
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'PCW_ACT_APU_PERIPHERAL_FREQMHZ' value '650.000000' for IP 'processing_system7_0'.
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
INFO: [BD 41-434] Could not find an IP with XCI file by name: design_1_proc_sys_reset_0_0 
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [IP_Flow 19-2162] IP 'design_1_proc_sys_reset_0_0' is locked:
* Project containing IP 'design_1_proc_sys_reset_0_0' is read-only.
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
INFO: [BD 41-434] Could not find an IP with XCI file by name: design_1_axi_interconnect_0_0 
WARNING: [IP_Flow 19-2162] IP 'design_1_axi_interconnect_0_0' is locked:
* Project containing IP 'design_1_axi_interconnect_0_0' is read-only.
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'NUM_MI' value '3' for IP 'axi_interconnect_0'.
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'NUM_MI' value '3' for IP 'axi_interconnect_0'.
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
INFO: [BD 41-434] Could not find an IP with XCI file by name: design_1_xbar_0 
WARNING: [IP_Flow 19-2162] IP 'design_1_xbar_0' is locked:
* Project containing IP 'design_1_xbar_0' is read-only.
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'NUM_MI' value '3' for IP 'xbar'.
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'S00_AXI.ADDR_WIDTH' value '32' for IP 'axi_interconnect_0/xbar'.
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'M00_AXI.ADDR_WIDTH' value '32' for IP 'axi_interconnect_0/xbar'.
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'M01_AXI.ADDR_WIDTH' value '32' for IP 'axi_interconnect_0/xbar'.
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'NUM_MI' value '3' for IP 'axi_interconnect_0/xbar'.
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
INFO: [BD 41-434] Could not find an IP with XCI file by name: design_1_auto_pc_2 
WARNING: [IP_Flow 19-2162] IP 'design_1_auto_pc_0' is locked:
* Project containing IP 'design_1_auto_pc_0' is read-only.
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'MI_PROTOCOL' value 'AXI4' for IP 'auto_pc'.
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'S_AXI.ADDR_WIDTH' value '32' for IP 'axi_interconnect_0/s00_couplers/auto_pc'.
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'M_AXI.ADDR_WIDTH' value '32' for IP 'axi_interconnect_0/s00_couplers/auto_pc'.
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'MI_PROTOCOL' value 'AXI4' for IP 'axi_interconnect_0/s00_couplers/auto_pc'.
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
WARNING: [IP_Flow 19-2162] IP 'design_1_auto_pc_1' is locked:
* Project containing IP 'design_1_auto_pc_1' is read-only.
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'MI_PROTOCOL' value 'AXI4LITE' for IP 'auto_pc'.
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'S_AXI.ADDR_WIDTH' value '32' for IP 'axi_interconnect_0/m00_couplers/auto_pc'.
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'M_AXI.ADDR_WIDTH' value '32' for IP 'axi_interconnect_0/m00_couplers/auto_pc'.
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'MI_PROTOCOL' value 'AXI4LITE' for IP 'axi_interconnect_0/m00_couplers/auto_pc'.
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
WARNING: [IP_Flow 19-2162] IP 'design_1_auto_pc_2' is locked:
* Project containing IP 'design_1_auto_pc_2' is read-only.
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'MI_PROTOCOL' value 'AXI4LITE' for IP 'auto_pc'.
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'S_AXI.ADDR_WIDTH' value '32' for IP 'axi_interconnect_0/m01_couplers/auto_pc'.
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'M_AXI.ADDR_WIDTH' value '32' for IP 'axi_interconnect_0/m01_couplers/auto_pc'.
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'MI_PROTOCOL' value 'AXI4LITE' for IP 'axi_interconnect_0/m01_couplers/auto_pc'.
CRITICAL WARNING: [BD 41-2161] Unable to find interface <M02_AXI> in cell <xbar> while setting up interface connections during loading of BD file.
Adding component instance block -- xilinx.com:module_ref:myPrescaler:1.0 - myPrescaler_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [BD 41-1728] Could not find a module with name: design_1_myPrescaler_0_0 
Adding component instance block -- xilinx.com:ip:axi_fifo_mm_s:4.2 - axi_fifo_mm_s_0
INFO: [BD 41-434] Could not find an IP with XCI file by name: design_1_axi_fifo_mm_s_0_0 
WARNING: [IP_Flow 19-2162] IP 'design_1_axi_fifo_mm_s_0_0' is locked:
* Project containing IP 'design_1_axi_fifo_mm_s_0_0' is read-only.
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'C_HAS_AXIS_TSTRB' value 'true' for IP 'axi_fifo_mm_s_0'.
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'S_AXI.ADDR_WIDTH' value '32' for IP 'axi_fifo_mm_s_0'.
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'AXI_STR_TXD.HAS_TKEEP' value '0' for IP 'axi_fifo_mm_s_0'.
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'AXI_STR_TXC.HAS_TKEEP' value '0' for IP 'axi_fifo_mm_s_0'.
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'AXI_STR_RXD.HAS_TLAST' value '1' for IP 'axi_fifo_mm_s_0'.
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'C_HAS_AXIS_TSTRB' value 'true' for IP 'axi_fifo_mm_s_0'.
Adding component instance block -- xilinx.com:ip:axi_fifo_mm_s:4.2 - axi_fifo_mm_s_1
INFO: [BD 41-434] Could not find an IP with XCI file by name: design_1_axi_fifo_mm_s_1_0 
WARNING: [IP_Flow 19-2162] IP 'design_1_axi_fifo_mm_s_1_0' is locked:
* Project containing IP 'design_1_axi_fifo_mm_s_1_0' is read-only.
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'C_HAS_AXIS_TSTRB' value 'true' for IP 'axi_fifo_mm_s_1'.
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'S_AXI.ADDR_WIDTH' value '32' for IP 'axi_fifo_mm_s_1'.
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'AXI_STR_TXD.HAS_TKEEP' value '0' for IP 'axi_fifo_mm_s_1'.
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'AXI_STR_TXC.HAS_TKEEP' value '0' for IP 'axi_fifo_mm_s_1'.
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'AXI_STR_RXD.HAS_TLAST' value '1' for IP 'axi_fifo_mm_s_1'.
ERROR: [IP_Flow 19-2322] Failed to set user parameter 'C_HAS_AXIS_TSTRB' value 'true' for IP 'axi_fifo_mm_s_1'.
Adding component instance block -- xilinx.com:module_ref:myI2STx_v1_0:1.0 - myI2STx_v1_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 's00_axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's00_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's00_axis_aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [BD 41-1728] Could not find a module with name: design_1_myI2STx_v1_0_0_0 
Adding component instance block -- xilinx.com:module_ref:mySPIRxTx_v1_0:1.0 - mySPIRxTx_v1_0_0
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'IDLE' by 0 for port or parameter 'state'
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm00_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [BD 41-1728] Could not find a module with name: design_1_mySPIRxTx_v1_0_0_0 
Adding component instance block -- xilinx.com:module_ref:display_demo_dvi:1.0 - display_demo_dvi_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'hdmi_tx_clk_n' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'hdmi_tx_clk_p' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'CLK' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'hdmi_tx_clk_n' does not have any bus interfaces associated with it.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'hdmi_tx_clk_n': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'hdmi_tx_clk_p' does not have any bus interfaces associated with it.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'hdmi_tx_clk_p': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [BD 41-1728] Could not find a module with name: design_1_display_demo_dvi_0_0 
Successfully read diagram <design_1> from BD file <C:/Users/¡∂¿±øµ/OneDrive/πŸ≈¡ »≠∏È/project_3/project_3.srcs/sources_1/bd/design_1/design_1.bd>
INFO: [BD 41-433] 
Design successfully migrated to use XCI files...
Wrote  : <C:/Users/¡∂¿±øµ/OneDrive/πŸ≈¡ »≠∏È/project_3/project_3.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1673.527 ; gain = 10.242
ERROR: [Common 17-39] 'open_bd_design' failed due to earlier errors.
update_compile_order -fileset sources_1
close_bd_design [get_bd_designs design_1]
Wrote  : <C:/Users/¡∂¿±øµ/OneDrive/πŸ≈¡ »≠∏È/project_3/project_3.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Sat Aug 20 02:54:22 2022...
