#BLIF generated by VPR  from post-place-and-route implementation
.model top_reg
.inputs clk_a reset clk_b clk_c 
.outputs compare_done_reg[3] compare_done_reg[2] compare_done_reg[1] compare_done_reg[0] 

#IO assignments
.names compare_done_reg[3]_input_0_0 compare_done_reg[3]
1 1
.names compare_done_reg[2]_input_0_0 compare_done_reg[2]
1 1
.names compare_done_reg[1]_input_0_0 compare_done_reg[1]
1 1
.names compare_done_reg[0]_input_0_0 compare_done_reg[0]
1 1
.names clk_a clk_a_output_0_0
1 1
.names reset reset_output_0_0
1 1
.names clk_b clk_b_output_0_0
1 1
.names clk_c clk_c_output_0_0
1 1

#Interconnect
.names clk_a_output_0_0 dffsre_a_reg[15]_clock_0_0
1 1
.names clk_a_output_0_0 dffsre_a_reg[7]_clock_0_0
1 1
.names clk_a_output_0_0 dffsre_a_reg[6]_clock_0_0
1 1
.names clk_a_output_0_0 dffsre_a_reg[5]_clock_0_0
1 1
.names clk_a_output_0_0 dffsre_a_reg[0]_clock_0_0
1 1
.names clk_a_output_0_0 dffsre_a_reg[1]_clock_0_0
1 1
.names clk_a_output_0_0 dffsre_a_reg[2]_clock_0_0
1 1
.names clk_a_output_0_0 dffsre_a_reg[3]_clock_0_0
1 1
.names clk_a_output_0_0 dffsre_a_reg[4]_clock_0_0
1 1
.names clk_a_output_0_0 dffsre_a_reg[14]_clock_0_0
1 1
.names clk_a_output_0_0 dffsre_a_reg[13]_clock_0_0
1 1
.names clk_a_output_0_0 dffsre_a_reg[12]_clock_0_0
1 1
.names clk_a_output_0_0 dffsre_a_reg[11]_clock_0_0
1 1
.names clk_a_output_0_0 dffsre_a_reg[8]_clock_0_0
1 1
.names clk_a_output_0_0 dffsre_a_reg[9]_clock_0_0
1 1
.names clk_a_output_0_0 dffsre_a_reg[10]_clock_0_0
1 1
.names clk_a_output_0_0 dffsre_a_reg[25]_clock_0_0
1 1
.names clk_a_output_0_0 dffsre_a_reg[24]_clock_0_0
1 1
.names clk_a_output_0_0 dffsre_a_reg[23]_clock_0_0
1 1
.names clk_a_output_0_0 dffsre_a_reg[22]_clock_0_0
1 1
.names clk_a_output_0_0 dffsre_a_reg[16]_clock_0_0
1 1
.names clk_a_output_0_0 dffsre_a_reg[21]_clock_0_0
1 1
.names clk_a_output_0_0 dffsre_a_reg[18]_clock_0_0
1 1
.names clk_a_output_0_0 dffsre_a_reg[19]_clock_0_0
1 1
.names clk_a_output_0_0 dffsre_a_reg[20]_clock_0_0
1 1
.names clk_a_output_0_0 dffsre_a_reg[26]_clock_0_0
1 1
.names clk_a_output_0_0 dffsre_a_reg[27]_clock_0_0
1 1
.names clk_a_output_0_0 dffsre_a_reg[30]_clock_0_0
1 1
.names clk_a_output_0_0 dffsre_a_reg[29]_clock_0_0
1 1
.names clk_a_output_0_0 dffsre_a_reg[28]_clock_0_0
1 1
.names clk_a_output_0_0 dffsre_a_reg[31]_clock_0_0
1 1
.names clk_a_output_0_0 dffsre_a_reg[17]_clock_0_0
1 1
.names reset_output_0_0 lut_$abc$2588$li07_li07_input_0_5
1 1
.names reset_output_0_0 lut_$abc$2588$li06_li06_input_0_3
1 1
.names reset_output_0_0 lut_$abc$2588$li05_li05_input_0_3
1 1
.names reset_output_0_0 lut_$abc$2588$li00_li00_input_0_3
1 1
.names reset_output_0_0 lut_$abc$2588$li01_li01_input_0_3
1 1
.names reset_output_0_0 lut_$abc$2588$li02_li02_input_0_3
1 1
.names reset_output_0_0 lut_$abc$2588$li03_li03_input_0_3
1 1
.names reset_output_0_0 lut_$abc$2588$li04_li04_input_0_5
1 1
.names reset_output_0_0 lut_$abc$2588$li14_li14_input_0_3
1 1
.names reset_output_0_0 lut_$abc$2588$li13_li13_input_0_5
1 1
.names reset_output_0_0 lut_$abc$2588$li12_li12_input_0_3
1 1
.names reset_output_0_0 lut_$abc$2588$li11_li11_input_0_3
1 1
.names reset_output_0_0 lut_$abc$2588$li08_li08_input_0_3
1 1
.names reset_output_0_0 lut_$abc$2588$li09_li09_input_0_3
1 1
.names reset_output_0_0 lut_$abc$2588$li10_li10_input_0_5
1 1
.names reset_output_0_0 lut_$abc$2588$li25_li25_input_0_3
1 1
.names reset_output_0_0 lut_$abc$2588$li24_li24_input_0_4
1 1
.names reset_output_0_0 lut_$abc$2588$li23_li23_input_0_4
1 1
.names reset_output_0_0 lut_$abc$2588$li22_li22_input_0_4
1 1
.names reset_output_0_0 lut_$abc$2588$li15_li15_input_0_3
1 1
.names reset_output_0_0 lut_$abc$2429$li23_li23_input_0_4
1 1
.names reset_output_0_0 lut_$abc$2429$li12_li12_input_0_3
1 1
.names reset_output_0_0 lut_$abc$2429$li06_li06_input_0_3
1 1
.names reset_output_0_0 lut_$abc$2588$li16_li16_input_0_5
1 1
.names reset_output_0_0 lut_$abc$2429$li29_li29_input_0_3
1 1
.names reset_output_0_0 lut_$abc$2429$li09_li09_input_0_3
1 1
.names reset_output_0_0 lut_$abc$2429$li31_li31_input_0_3
1 1
.names reset_output_0_0 lut_$abc$2429$li28_li28_input_0_3
1 1
.names reset_output_0_0 lut_$abc$2588$li18_li18_input_0_1
1 1
.names reset_output_0_0 lut_$abc$2588$li19_li19_input_0_3
1 1
.names reset_output_0_0 lut_$abc$2588$li20_li20_input_0_3
1 1
.names reset_output_0_0 lut_$abc$2429$li18_li18_input_0_3
1 1
.names reset_output_0_0 lut_$abc$2588$li26_li26_input_0_3
1 1
.names reset_output_0_0 lut_$abc$2588$li27_li27_input_0_3
1 1
.names reset_output_0_0 lut_$abc$2588$li30_li30_input_0_3
1 1
.names reset_output_0_0 lut_$abc$2588$li29_li29_input_0_3
1 1
.names reset_output_0_0 lut_$abc$2588$li28_li28_input_0_3
1 1
.names reset_output_0_0 lut_$abc$2588$li31_li31_input_0_5
1 1
.names reset_output_0_0 lut_$abc$2429$li03_li03_input_0_4
1 1
.names reset_output_0_0 lut_$abc$2429$li07_li07_input_0_4
1 1
.names reset_output_0_0 lut_$abc$2429$li30_li30_input_0_3
1 1
.names reset_output_0_0 lut_$abc$2429$li26_li26_input_0_4
1 1
.names reset_output_0_0 lut_$abc$2429$li21_li21_input_0_4
1 1
.names reset_output_0_0 lut_$abc$2429$li00_li00_input_0_4
1 1
.names reset_output_0_0 lut_$abc$2429$li02_li02_input_0_4
1 1
.names reset_output_0_0 lut_$abc$2429$li01_li01_input_0_5
1 1
.names reset_output_0_0 lut_$abc$2429$li14_li14_input_0_3
1 1
.names reset_output_0_0 lut_$abc$2429$li16_li16_input_0_3
1 1
.names reset_output_0_0 lut_$abc$2588$li17_li17_input_0_2
1 1
.names reset_output_0_0 lut_$abc$2588$li21_li21_input_0_4
1 1
.names reset_output_0_0 lut_$abc$2429$li24_li24_input_0_2
1 1
.names reset_output_0_0 lut_$abc$2429$li19_li19_input_0_0
1 1
.names reset_output_0_0 lut_$abc$2429$li05_li05_input_0_4
1 1
.names reset_output_0_0 lut_$abc$2429$li15_li15_input_0_5
1 1
.names reset_output_0_0 lut_$abc$2429$li17_li17_input_0_3
1 1
.names reset_output_0_0 lut_$abc$2429$li10_li10_input_0_0
1 1
.names reset_output_0_0 lut_$abc$2429$li11_li11_input_0_5
1 1
.names reset_output_0_0 lut_$abc$2429$li04_li04_input_0_5
1 1
.names reset_output_0_0 lut_$abc$2429$li27_li27_input_0_2
1 1
.names reset_output_0_0 lut_$abc$2429$li08_li08_input_0_2
1 1
.names reset_output_0_0 lut_$abc$2429$li22_li22_input_0_1
1 1
.names reset_output_0_0 lut_$abc$2429$li20_li20_input_0_2
1 1
.names reset_output_0_0 lut_$abc$2429$li13_li13_input_0_0
1 1
.names reset_output_0_0 lut_$abc$2429$li25_li25_input_0_5
1 1
.names clk_b_output_0_0 dffsre_$abc$2429$lo10_clock_0_0
1 1
.names clk_b_output_0_0 dffsre_$abc$2429$lo23_clock_0_0
1 1
.names clk_b_output_0_0 dffsre_$abc$2429$lo12_clock_0_0
1 1
.names clk_b_output_0_0 dffsre_$abc$2429$lo11_clock_0_0
1 1
.names clk_b_output_0_0 dffsre_$abc$2429$lo06_clock_0_0
1 1
.names clk_b_output_0_0 dffsre_$abc$2429$lo29_clock_0_0
1 1
.names clk_b_output_0_0 dffsre_$abc$2429$lo09_clock_0_0
1 1
.names clk_b_output_0_0 dffsre_$abc$2429$lo31_clock_0_0
1 1
.names clk_b_output_0_0 dffsre_$abc$2429$lo28_clock_0_0
1 1
.names clk_b_output_0_0 dffsre_$abc$2429$lo18_clock_0_0
1 1
.names clk_b_output_0_0 dffsre_$abc$2429$lo07_clock_0_0
1 1
.names clk_b_output_0_0 dffsre_$abc$2429$lo13_clock_0_0
1 1
.names clk_b_output_0_0 dffsre_$abc$2429$lo30_clock_0_0
1 1
.names clk_b_output_0_0 dffsre_$abc$2429$lo03_clock_0_0
1 1
.names clk_b_output_0_0 dffsre_$abc$2429$lo26_clock_0_0
1 1
.names clk_b_output_0_0 dffsre_$abc$2429$lo22_clock_0_0
1 1
.names clk_b_output_0_0 dffsre_$abc$2429$lo19_clock_0_0
1 1
.names clk_b_output_0_0 dffsre_$abc$2429$lo21_clock_0_0
1 1
.names clk_b_output_0_0 dffsre_$abc$2429$lo00_clock_0_0
1 1
.names clk_b_output_0_0 dffsre_$abc$2429$lo02_clock_0_0
1 1
.names clk_b_output_0_0 dffsre_$abc$2429$lo01_clock_0_0
1 1
.names clk_b_output_0_0 dffsre_$abc$2429$lo14_clock_0_0
1 1
.names clk_b_output_0_0 dffsre_$abc$2429$lo16_clock_0_0
1 1
.names clk_b_output_0_0 dffsre_$abc$2429$lo24_clock_0_0
1 1
.names clk_b_output_0_0 dffsre_$abc$2429$lo05_clock_0_0
1 1
.names clk_b_output_0_0 dffsre_$abc$2429$lo25_clock_0_0
1 1
.names clk_b_output_0_0 dffsre_$abc$2429$lo20_clock_0_0
1 1
.names clk_b_output_0_0 dffsre_$abc$2429$lo15_clock_0_0
1 1
.names clk_b_output_0_0 dffsre_$abc$2429$lo17_clock_0_0
1 1
.names clk_b_output_0_0 dffsre_$abc$2429$lo04_clock_0_0
1 1
.names clk_b_output_0_0 dffsre_$abc$2429$lo27_clock_0_0
1 1
.names clk_b_output_0_0 dffsre_$abc$2429$lo08_clock_0_0
1 1
.names clk_c_output_0_0 dffsre_compare_done_reg[2]_clock_0_0
1 1
.names clk_c_output_0_0 dffsre_compare_done_reg[3]_clock_0_0
1 1
.names dffsre_compare_done_reg[3]_output_0_0 lut_compare_done_reg[1]_input_0_2
1 1
.names dffsre_compare_done_reg[3]_output_0_0 compare_done_reg[3]_input_0_0
1 1
.names dffsre_compare_done_reg[2]_output_0_0 lut_compare_done_reg[0]_input_0_1
1 1
.names dffsre_compare_done_reg[2]_output_0_0 compare_done_reg[2]_input_0_0
1 1
.names lut_compare_done_reg[1]_output_0_0 compare_done_reg[1]_input_0_0
1 1
.names lut_compare_done_reg[0]_output_0_0 compare_done_reg[0]_input_0_0
1 1
.names lut_$true_output_0_0 dffsre_compare_done_reg[2]_input_1_0
1 1
.names lut_$true_output_0_0 dffsre_compare_done_reg[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffsre_compare_done_reg[2]_input_3_0
1 1
.names lut_$true_output_0_0 dffsre_compare_done_reg[3]_input_1_0
1 1
.names lut_$true_output_0_0 dffsre_compare_done_reg[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffsre_compare_done_reg[3]_input_3_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[15]_input_1_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[15]_input_2_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[15]_input_3_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[7]_input_1_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[7]_input_3_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[6]_input_1_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[6]_input_3_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[5]_input_1_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[5]_input_3_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[0]_input_1_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[0]_input_3_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[1]_input_1_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[1]_input_3_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[2]_input_1_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[2]_input_3_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[3]_input_1_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[3]_input_3_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[4]_input_1_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[4]_input_3_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[14]_input_1_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[14]_input_2_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[14]_input_3_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[13]_input_1_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[13]_input_2_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[13]_input_3_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[12]_input_1_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[12]_input_2_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[12]_input_3_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[11]_input_1_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[11]_input_2_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[11]_input_3_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[8]_input_1_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[8]_input_2_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[8]_input_3_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[9]_input_1_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[9]_input_2_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[9]_input_3_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[10]_input_1_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[10]_input_2_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[10]_input_3_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[25]_input_1_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[25]_input_2_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[25]_input_3_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[24]_input_1_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[24]_input_2_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[24]_input_3_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[23]_input_1_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[23]_input_2_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[23]_input_3_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[22]_input_1_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[22]_input_2_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[22]_input_3_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo10_input_1_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo10_input_2_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo10_input_3_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo23_input_1_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo23_input_2_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo23_input_3_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo12_input_1_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo12_input_2_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo12_input_3_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo11_input_1_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo11_input_2_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo11_input_3_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo06_input_1_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo06_input_2_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo06_input_3_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[16]_input_1_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[16]_input_2_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[16]_input_3_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo29_input_1_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo29_input_2_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo29_input_3_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo09_input_1_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo09_input_2_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo09_input_3_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo31_input_1_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo31_input_2_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo31_input_3_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo28_input_1_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo28_input_2_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo28_input_3_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[21]_input_1_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[21]_input_2_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[21]_input_3_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[18]_input_1_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[18]_input_2_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[18]_input_3_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[19]_input_1_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[19]_input_2_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[19]_input_3_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[20]_input_1_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[20]_input_2_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[20]_input_3_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo18_input_1_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo18_input_2_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo18_input_3_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[26]_input_1_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[26]_input_2_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[26]_input_3_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[27]_input_1_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[27]_input_2_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[27]_input_3_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[30]_input_1_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[30]_input_2_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[30]_input_3_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[29]_input_1_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[29]_input_2_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[29]_input_3_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[28]_input_1_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[28]_input_2_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[28]_input_3_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[31]_input_1_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[31]_input_2_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[31]_input_3_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo07_input_1_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo07_input_2_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo07_input_3_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo13_input_1_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo13_input_2_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo13_input_3_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo30_input_1_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo30_input_2_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo30_input_3_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo03_input_1_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo03_input_2_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo03_input_3_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo26_input_1_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo26_input_2_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo26_input_3_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo22_input_1_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo22_input_2_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo22_input_3_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo19_input_1_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo19_input_2_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo19_input_3_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo21_input_1_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo21_input_2_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo21_input_3_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo00_input_1_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo00_input_2_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo00_input_3_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo02_input_1_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo02_input_2_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo02_input_3_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo01_input_1_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo01_input_2_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo01_input_3_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo14_input_1_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo14_input_2_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo14_input_3_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[17]_input_1_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[17]_input_2_0
1 1
.names lut_$true_output_0_0 dffsre_a_reg[17]_input_3_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo16_input_1_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo16_input_2_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo16_input_3_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo24_input_1_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo24_input_2_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo24_input_3_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo05_input_1_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo05_input_2_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo05_input_3_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo25_input_1_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo25_input_2_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo25_input_3_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo20_input_1_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo20_input_2_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo20_input_3_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo15_input_1_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo15_input_2_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo15_input_3_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo17_input_1_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo17_input_2_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo17_input_3_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo04_input_1_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo04_input_2_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo04_input_3_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo27_input_1_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo27_input_2_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo27_input_3_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo08_input_1_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo08_input_2_0
1 1
.names lut_$true_output_0_0 dffsre_$abc$2429$lo08_input_3_0
1 1
.names lut_$abc$7142$new_new_n181___output_0_0 lut_$abc$2392$li1_li1_input_0_5
1 1
.names lut_$abc$7142$new_new_n181___output_0_0 lut_$abc$2392$li0_li0_input_0_5
1 1
.names lut_$abc$7142$new_new_n180___output_0_0 lut_$abc$2392$li1_li1_input_0_4
1 1
.names lut_$abc$7142$new_new_n180___output_0_0 lut_$abc$2392$li0_li0_input_0_3
1 1
.names lut_$abc$7142$new_new_n179___output_0_0 lut_$abc$2392$li1_li1_input_0_2
1 1
.names lut_$abc$7142$new_new_n179___output_0_0 lut_$abc$2392$li0_li0_input_0_4
1 1
.names lut_$abc$7142$new_new_n178___output_0_0 lut_$abc$2392$li1_li1_input_0_3
1 1
.names lut_$abc$7142$new_new_n178___output_0_0 lut_$abc$2392$li0_li0_input_0_1
1 1
.names lut_$abc$7142$new_new_n175___output_0_0 lut_$abc$2392$li1_li1_input_0_0
1 1
.names lut_$abc$7142$new_new_n175___output_0_0 lut_$abc$2392$li0_li0_input_0_0
1 1
.names lut_$abc$7142$new_new_n172___output_0_0 lut_$abc$2392$li1_li1_input_0_1
1 1
.names lut_$abc$7142$new_new_n172___output_0_0 lut_$abc$2392$li0_li0_input_0_2
1 1
.names lut_$abc$2392$li0_li0_output_0_0 dffsre_compare_done_reg[3]_input_0_0
1 1
.names dffsre_a_reg[4]_output_0_0 lut_$abc$7142$new_new_n213___input_0_4
1 1
.names dffsre_a_reg[4]_output_0_0 lut_$abc$2588$li07_li07_input_0_3
1 1
.names dffsre_a_reg[4]_output_0_0 lut_$abc$2588$li06_li06_input_0_4
1 1
.names dffsre_a_reg[4]_output_0_0 lut_$abc$7142$new_new_n201___input_0_4
1 1
.names dffsre_a_reg[4]_output_0_0 lut_$abc$2588$li05_li05_input_0_4
1 1
.names dffsre_a_reg[4]_output_0_0 lut_$abc$2588$li04_li04_input_0_4
1 1
.names dffsre_a_reg[4]_output_0_0 lut_$abc$7142$new_new_n176___input_0_1
1 1
.names dffsre_a_reg[4]_output_0_0 lut_$abc$2429$li30_li30_input_0_0
1 1
.names dffsre_a_reg[5]_output_0_0 lut_$abc$7142$new_new_n213___input_0_2
1 1
.names dffsre_a_reg[5]_output_0_0 lut_$abc$2588$li07_li07_input_0_2
1 1
.names dffsre_a_reg[5]_output_0_0 lut_$abc$2588$li06_li06_input_0_1
1 1
.names dffsre_a_reg[5]_output_0_0 lut_$abc$7142$new_new_n201___input_0_1
1 1
.names dffsre_a_reg[5]_output_0_0 lut_$abc$2588$li05_li05_input_0_2
1 1
.names dffsre_a_reg[5]_output_0_0 lut_$abc$7142$new_new_n179___input_0_5
1 1
.names dffsre_a_reg[5]_output_0_0 lut_$abc$2429$li07_li07_input_0_3
1 1
.names dffsre_a_reg[14]_output_0_0 lut_$abc$7142$new_new_n174___input_0_3
1 1
.names dffsre_a_reg[14]_output_0_0 lut_$abc$7142$new_new_n213___input_0_3
1 1
.names dffsre_a_reg[14]_output_0_0 lut_$abc$2588$li14_li14_input_0_0
1 1
.names dffsre_a_reg[14]_output_0_0 lut_$abc$2588$li15_li15_input_0_2
1 1
.names dffsre_a_reg[14]_output_0_0 lut_$abc$2429$li10_li10_input_0_4
1 1
.names dffsre_a_reg[6]_output_0_0 lut_$abc$7142$new_new_n171___input_0_5
1 1
.names dffsre_a_reg[6]_output_0_0 lut_$abc$7142$new_new_n213___input_0_1
1 1
.names dffsre_a_reg[6]_output_0_0 lut_$abc$2588$li07_li07_input_0_1
1 1
.names dffsre_a_reg[6]_output_0_0 lut_$abc$2588$li06_li06_input_0_0
1 1
.names dffsre_a_reg[6]_output_0_0 lut_$abc$7142$new_new_n201___input_0_0
1 1
.names dffsre_a_reg[6]_output_0_0 lut_$abc$2429$li08_li08_input_0_3
1 1
.names dffsre_a_reg[15]_output_0_0 lut_$abc$7142$new_new_n213___input_0_0
1 1
.names dffsre_a_reg[15]_output_0_0 lut_$abc$2588$li15_li15_input_0_1
1 1
.names dffsre_a_reg[15]_output_0_0 lut_$abc$7142$new_new_n181___input_0_4
1 1
.names dffsre_a_reg[15]_output_0_0 lut_$abc$2429$li11_li11_input_0_4
1 1
.names lut_$abc$7142$new_new_n213___output_0_0 lut_$abc$7142$new_new_n214___input_0_0
1 1
.names lut_$abc$7142$new_new_n213___output_0_0 lut_$abc$7142$new_new_n223___input_0_0
1 1
.names lut_$abc$7142$new_new_n213___output_0_0 lut_$abc$7142$new_new_n229___input_0_3
1 1
.names lut_$abc$7142$new_new_n213___output_0_0 lut_$abc$2588$li16_li16_input_0_3
1 1
.names dffsre_a_reg[18]_output_0_0 lut_$abc$7142$new_new_n221___input_0_1
1 1
.names dffsre_a_reg[18]_output_0_0 lut_$abc$2429$li23_li23_input_0_3
1 1
.names dffsre_a_reg[18]_output_0_0 lut_$abc$2588$li18_li18_input_0_2
1 1
.names dffsre_a_reg[18]_output_0_0 lut_$abc$2588$li19_li19_input_0_1
1 1
.names dffsre_a_reg[18]_output_0_0 lut_$abc$2588$li20_li20_input_0_1
1 1
.names dffsre_a_reg[18]_output_0_0 lut_$abc$7142$new_new_n180___input_0_0
1 1
.names dffsre_a_reg[19]_output_0_0 lut_$abc$7142$new_new_n221___input_0_3
1 1
.names dffsre_a_reg[19]_output_0_0 lut_$abc$2429$li28_li28_input_0_2
1 1
.names dffsre_a_reg[19]_output_0_0 lut_$abc$2588$li19_li19_input_0_2
1 1
.names dffsre_a_reg[19]_output_0_0 lut_$abc$2588$li20_li20_input_0_2
1 1
.names dffsre_a_reg[19]_output_0_0 lut_$abc$7142$new_new_n173___input_0_4
1 1
.names dffsre_a_reg[20]_output_0_0 lut_$abc$7142$new_new_n221___input_0_2
1 1
.names dffsre_a_reg[20]_output_0_0 lut_$abc$2429$li31_li31_input_0_1
1 1
.names dffsre_a_reg[20]_output_0_0 lut_$abc$2588$li20_li20_input_0_0
1 1
.names dffsre_a_reg[20]_output_0_0 lut_$abc$7142$new_new_n179___input_0_4
1 1
.names dffsre_a_reg[16]_output_0_0 lut_$abc$7142$new_new_n217___input_0_4
1 1
.names dffsre_a_reg[16]_output_0_0 lut_$abc$7142$new_new_n221___input_0_4
1 1
.names dffsre_a_reg[16]_output_0_0 lut_$abc$7142$new_new_n181___input_0_5
1 1
.names dffsre_a_reg[16]_output_0_0 lut_$abc$2429$li06_li06_input_0_1
1 1
.names dffsre_a_reg[16]_output_0_0 lut_$abc$2588$li16_li16_input_0_1
1 1
.names dffsre_a_reg[16]_output_0_0 lut_$abc$2588$li17_li17_input_0_0
1 1
.names dffsre_a_reg[17]_output_0_0 lut_$abc$7142$new_new_n217___input_0_0
1 1
.names dffsre_a_reg[17]_output_0_0 lut_$abc$7142$new_new_n221___input_0_0
1 1
.names dffsre_a_reg[17]_output_0_0 lut_$abc$2429$li12_li12_input_0_4
1 1
.names dffsre_a_reg[17]_output_0_0 lut_$abc$7142$new_new_n181___input_0_0
1 1
.names dffsre_a_reg[17]_output_0_0 lut_$abc$2588$li17_li17_input_0_1
1 1
.names lut_$abc$7142$new_new_n221___output_0_0 lut_$abc$7142$new_new_n223___input_0_1
1 1
.names lut_$abc$7142$new_new_n221___output_0_0 lut_$abc$7142$new_new_n229___input_0_0
1 1
.names lut_$abc$7142$new_new_n221___output_0_0 lut_$abc$2588$li21_li21_input_0_1
1 1
.names dffsre_a_reg[23]_output_0_0 lut_$abc$7142$new_new_n174___input_0_5
1 1
.names dffsre_a_reg[23]_output_0_0 lut_$abc$2588$li25_li25_input_0_5
1 1
.names dffsre_a_reg[23]_output_0_0 lut_$abc$2588$li24_li24_input_0_3
1 1
.names dffsre_a_reg[23]_output_0_0 lut_$abc$2588$li23_li23_input_0_0
1 1
.names dffsre_a_reg[23]_output_0_0 lut_$abc$7142$new_new_n228___input_0_3
1 1
.names dffsre_a_reg[23]_output_0_0 lut_$abc$2429$li24_li24_input_0_3
1 1
.names dffsre_a_reg[22]_output_0_0 lut_$abc$7142$new_new_n174___input_0_0
1 1
.names dffsre_a_reg[22]_output_0_0 lut_$abc$2588$li25_li25_input_0_1
1 1
.names dffsre_a_reg[22]_output_0_0 lut_$abc$2588$li24_li24_input_0_1
1 1
.names dffsre_a_reg[22]_output_0_0 lut_$abc$2588$li23_li23_input_0_1
1 1
.names dffsre_a_reg[22]_output_0_0 lut_$abc$2588$li22_li22_input_0_1
1 1
.names dffsre_a_reg[22]_output_0_0 lut_$abc$7142$new_new_n228___input_0_1
1 1
.names dffsre_a_reg[22]_output_0_0 lut_$abc$2429$li29_li29_input_0_5
1 1
.names dffsre_a_reg[21]_output_0_0 lut_$abc$7142$new_new_n170___input_0_3
1 1
.names dffsre_a_reg[21]_output_0_0 lut_$abc$7142$new_new_n223___input_0_2
1 1
.names dffsre_a_reg[21]_output_0_0 lut_$abc$7142$new_new_n228___input_0_4
1 1
.names dffsre_a_reg[21]_output_0_0 lut_$abc$2429$li09_li09_input_0_2
1 1
.names dffsre_a_reg[21]_output_0_0 lut_$abc$2588$li21_li21_input_0_2
1 1
.names dffsre_a_reg[24]_output_0_0 lut_$abc$7142$new_new_n175___input_0_1
1 1
.names dffsre_a_reg[24]_output_0_0 lut_$abc$2588$li25_li25_input_0_4
1 1
.names dffsre_a_reg[24]_output_0_0 lut_$abc$2588$li24_li24_input_0_0
1 1
.names dffsre_a_reg[24]_output_0_0 lut_$abc$7142$new_new_n228___input_0_0
1 1
.names dffsre_a_reg[24]_output_0_0 lut_$abc$2429$li05_li05_input_0_5
1 1
.names dffsre_a_reg[25]_output_0_0 lut_$abc$2588$li25_li25_input_0_0
1 1
.names dffsre_a_reg[25]_output_0_0 lut_$abc$7142$new_new_n228___input_0_2
1 1
.names dffsre_a_reg[25]_output_0_0 lut_$abc$7142$new_new_n177___input_0_4
1 1
.names dffsre_a_reg[25]_output_0_0 lut_$abc$2429$li19_li19_input_0_2
1 1
.names lut_$abc$7142$new_new_n228___output_0_0 lut_$abc$7142$new_new_n229___input_0_1
1 1
.names dffsre_a_reg[0]_output_0_0 lut_$abc$7142$new_new_n170___input_0_4
1 1
.names dffsre_a_reg[0]_output_0_0 lut_$abc$2588$li00_li00_input_0_1
1 1
.names dffsre_a_reg[0]_output_0_0 lut_$abc$2588$li01_li01_input_0_4
1 1
.names dffsre_a_reg[0]_output_0_0 lut_$abc$2588$li02_li02_input_0_4
1 1
.names dffsre_a_reg[0]_output_0_0 lut_$abc$2588$li03_li03_input_0_4
1 1
.names dffsre_a_reg[0]_output_0_0 lut_$abc$7142$new_new_n197___input_0_4
1 1
.names dffsre_a_reg[0]_output_0_0 lut_$abc$2588$li04_li04_input_0_1
1 1
.names dffsre_a_reg[0]_output_0_0 lut_$abc$2429$li22_li22_input_0_0
1 1
.names dffsre_a_reg[1]_output_0_0 lut_$abc$2588$li01_li01_input_0_0
1 1
.names dffsre_a_reg[1]_output_0_0 lut_$abc$2588$li02_li02_input_0_0
1 1
.names dffsre_a_reg[1]_output_0_0 lut_$abc$2588$li03_li03_input_0_0
1 1
.names dffsre_a_reg[1]_output_0_0 lut_$abc$7142$new_new_n197___input_0_0
1 1
.names dffsre_a_reg[1]_output_0_0 lut_$abc$2588$li04_li04_input_0_0
1 1
.names dffsre_a_reg[1]_output_0_0 lut_$abc$2429$li26_li26_input_0_3
1 1
.names dffsre_a_reg[1]_output_0_0 lut_$abc$7142$new_new_n173___input_0_0
1 1
.names dffsre_a_reg[2]_output_0_0 lut_$abc$2588$li02_li02_input_0_2
1 1
.names dffsre_a_reg[2]_output_0_0 lut_$abc$2588$li03_li03_input_0_1
1 1
.names dffsre_a_reg[2]_output_0_0 lut_$abc$7142$new_new_n197___input_0_1
1 1
.names dffsre_a_reg[2]_output_0_0 lut_$abc$2588$li04_li04_input_0_3
1 1
.names dffsre_a_reg[2]_output_0_0 lut_$abc$7142$new_new_n180___input_0_4
1 1
.names dffsre_a_reg[2]_output_0_0 lut_$abc$2429$li13_li13_input_0_1
1 1
.names dffsre_a_reg[3]_output_0_0 lut_$abc$2588$li03_li03_input_0_2
1 1
.names dffsre_a_reg[3]_output_0_0 lut_$abc$7142$new_new_n197___input_0_2
1 1
.names dffsre_a_reg[3]_output_0_0 lut_$abc$2588$li04_li04_input_0_2
1 1
.names dffsre_a_reg[3]_output_0_0 lut_$abc$7142$new_new_n179___input_0_3
1 1
.names dffsre_a_reg[3]_output_0_0 lut_$abc$2429$li03_li03_input_0_5
1 1
.names lut_$abc$2588$li04_li04_output_0_0 dffsre_a_reg[4]_input_0_0
1 1
.names dffsre_a_reg[7]_output_0_0 lut_$abc$2588$li07_li07_input_0_0
1 1
.names dffsre_a_reg[7]_output_0_0 lut_$abc$2588$li08_li08_input_0_4
1 1
.names dffsre_a_reg[7]_output_0_0 lut_$abc$2588$li09_li09_input_0_4
1 1
.names dffsre_a_reg[7]_output_0_0 lut_$abc$7142$new_new_n206___input_0_3
1 1
.names dffsre_a_reg[7]_output_0_0 lut_$abc$2588$li10_li10_input_0_3
1 1
.names dffsre_a_reg[7]_output_0_0 lut_$abc$7142$new_new_n178___input_0_3
1 1
.names dffsre_a_reg[7]_output_0_0 lut_$abc$2429$li20_li20_input_0_3
1 1
.names lut_$abc$7142$new_new_n197___output_0_0 lut_$abc$7142$new_new_n214___input_0_2
1 1
.names lut_$abc$7142$new_new_n197___output_0_0 lut_$abc$2588$li07_li07_input_0_4
1 1
.names lut_$abc$7142$new_new_n197___output_0_0 lut_$abc$2588$li06_li06_input_0_2
1 1
.names lut_$abc$7142$new_new_n197___output_0_0 lut_$abc$7142$new_new_n201___input_0_2
1 1
.names lut_$abc$7142$new_new_n197___output_0_0 lut_$abc$2588$li05_li05_input_0_0
1 1
.names lut_$abc$7142$new_new_n197___output_0_0 lut_$abc$7142$new_new_n223___input_0_5
1 1
.names lut_$abc$7142$new_new_n197___output_0_0 lut_$abc$7142$new_new_n229___input_0_5
1 1
.names lut_$abc$7142$new_new_n197___output_0_0 lut_$abc$2588$li16_li16_input_0_2
1 1
.names lut_$abc$2588$li07_li07_output_0_0 dffsre_a_reg[7]_input_0_0
1 1
.names dffsre_a_reg[10]_output_0_0 lut_$abc$7142$new_new_n171___input_0_0
1 1
.names dffsre_a_reg[10]_output_0_0 lut_$abc$7142$new_new_n206___input_0_4
1 1
.names dffsre_a_reg[10]_output_0_0 lut_$abc$2588$li10_li10_input_0_1
1 1
.names dffsre_a_reg[10]_output_0_0 lut_$abc$2429$li15_li15_input_0_4
1 1
.names lut_$abc$7142$new_new_n201___output_0_0 lut_$abc$2588$li14_li14_input_0_4
1 1
.names lut_$abc$7142$new_new_n201___output_0_0 lut_$abc$2588$li13_li13_input_0_4
1 1
.names lut_$abc$7142$new_new_n201___output_0_0 lut_$abc$2588$li12_li12_input_0_4
1 1
.names lut_$abc$7142$new_new_n201___output_0_0 lut_$abc$2588$li11_li11_input_0_4
1 1
.names lut_$abc$7142$new_new_n201___output_0_0 lut_$abc$2588$li08_li08_input_0_2
1 1
.names lut_$abc$7142$new_new_n201___output_0_0 lut_$abc$2588$li09_li09_input_0_0
1 1
.names lut_$abc$7142$new_new_n201___output_0_0 lut_$abc$2588$li10_li10_input_0_4
1 1
.names lut_$abc$7142$new_new_n201___output_0_0 lut_$abc$2588$li15_li15_input_0_4
1 1
.names dffsre_a_reg[8]_output_0_0 lut_$abc$2588$li08_li08_input_0_1
1 1
.names dffsre_a_reg[8]_output_0_0 lut_$abc$2588$li09_li09_input_0_1
1 1
.names dffsre_a_reg[8]_output_0_0 lut_$abc$7142$new_new_n206___input_0_2
1 1
.names dffsre_a_reg[8]_output_0_0 lut_$abc$2588$li10_li10_input_0_2
1 1
.names dffsre_a_reg[8]_output_0_0 lut_$abc$7142$new_new_n176___input_0_3
1 1
.names dffsre_a_reg[8]_output_0_0 lut_$abc$2429$li25_li25_input_0_0
1 1
.names dffsre_a_reg[9]_output_0_0 lut_$abc$2588$li09_li09_input_0_2
1 1
.names dffsre_a_reg[9]_output_0_0 lut_$abc$7142$new_new_n206___input_0_0
1 1
.names dffsre_a_reg[9]_output_0_0 lut_$abc$2588$li10_li10_input_0_0
1 1
.names dffsre_a_reg[9]_output_0_0 lut_$abc$7142$new_new_n178___input_0_4
1 1
.names dffsre_a_reg[9]_output_0_0 lut_$abc$2429$li17_li17_input_0_4
1 1
.names lut_$abc$2588$li10_li10_output_0_0 dffsre_a_reg[10]_input_0_0
1 1
.names dffsre_a_reg[13]_output_0_0 lut_$abc$2588$li13_li13_input_0_0
1 1
.names dffsre_a_reg[13]_output_0_0 lut_$abc$7142$new_new_n210___input_0_0
1 1
.names dffsre_a_reg[13]_output_0_0 lut_$abc$7142$new_new_n173___input_0_1
1 1
.names dffsre_a_reg[13]_output_0_0 lut_$abc$2429$li04_li04_input_0_4
1 1
.names lut_$abc$7142$new_new_n206___output_0_0 lut_$abc$7142$new_new_n214___input_0_3
1 1
.names lut_$abc$7142$new_new_n206___output_0_0 lut_$abc$2588$li14_li14_input_0_2
1 1
.names lut_$abc$7142$new_new_n206___output_0_0 lut_$abc$2588$li13_li13_input_0_3
1 1
.names lut_$abc$7142$new_new_n206___output_0_0 lut_$abc$2588$li12_li12_input_0_2
1 1
.names lut_$abc$7142$new_new_n206___output_0_0 lut_$abc$2588$li11_li11_input_0_2
1 1
.names lut_$abc$7142$new_new_n206___output_0_0 lut_$abc$7142$new_new_n223___input_0_3
1 1
.names lut_$abc$7142$new_new_n206___output_0_0 lut_$abc$7142$new_new_n229___input_0_2
1 1
.names lut_$abc$7142$new_new_n206___output_0_0 lut_$abc$2588$li15_li15_input_0_5
1 1
.names lut_$abc$7142$new_new_n206___output_0_0 lut_$abc$2588$li16_li16_input_0_4
1 1
.names dffsre_a_reg[11]_output_0_0 lut_$abc$7142$new_new_n170___input_0_0
1 1
.names dffsre_a_reg[11]_output_0_0 lut_$abc$2588$li13_li13_input_0_2
1 1
.names dffsre_a_reg[11]_output_0_0 lut_$abc$7142$new_new_n210___input_0_2
1 1
.names dffsre_a_reg[11]_output_0_0 lut_$abc$2588$li12_li12_input_0_0
1 1
.names dffsre_a_reg[11]_output_0_0 lut_$abc$2588$li11_li11_input_0_0
1 1
.names dffsre_a_reg[11]_output_0_0 lut_$abc$2429$li27_li27_input_0_0
1 1
.names dffsre_a_reg[12]_output_0_0 lut_$abc$7142$new_new_n172___input_0_3
1 1
.names dffsre_a_reg[12]_output_0_0 lut_$abc$2588$li13_li13_input_0_1
1 1
.names dffsre_a_reg[12]_output_0_0 lut_$abc$7142$new_new_n210___input_0_1
1 1
.names dffsre_a_reg[12]_output_0_0 lut_$abc$2588$li12_li12_input_0_1
1 1
.names dffsre_a_reg[12]_output_0_0 lut_$abc$2429$li16_li16_input_0_4
1 1
.names lut_$abc$2588$li13_li13_output_0_0 dffsre_a_reg[13]_input_0_0
1 1
.names lut_$abc$7142$new_new_n210___output_0_0 lut_$abc$7142$new_new_n214___input_0_4
1 1
.names lut_$abc$7142$new_new_n210___output_0_0 lut_$abc$2588$li14_li14_input_0_1
1 1
.names lut_$abc$7142$new_new_n210___output_0_0 lut_$abc$7142$new_new_n223___input_0_4
1 1
.names lut_$abc$7142$new_new_n210___output_0_0 lut_$abc$7142$new_new_n229___input_0_4
1 1
.names lut_$abc$7142$new_new_n210___output_0_0 lut_$abc$2588$li15_li15_input_0_0
1 1
.names lut_$abc$7142$new_new_n210___output_0_0 lut_$abc$2588$li16_li16_input_0_0
1 1
.names lut_$abc$2588$li15_li15_output_0_0 dffsre_a_reg[15]_input_0_0
1 1
.names lut_$abc$2588$li16_li16_output_0_0 dffsre_a_reg[16]_input_0_0
1 1
.names lut_$abc$7142$new_new_n217___output_0_0 lut_$abc$2588$li18_li18_input_0_0
1 1
.names lut_$abc$7142$new_new_n217___output_0_0 lut_$abc$2588$li19_li19_input_0_4
1 1
.names lut_$abc$7142$new_new_n217___output_0_0 lut_$abc$2588$li20_li20_input_0_5
1 1
.names lut_$abc$7142$new_new_n214___output_0_0 lut_$abc$2588$li18_li18_input_0_4
1 1
.names lut_$abc$7142$new_new_n214___output_0_0 lut_$abc$2588$li19_li19_input_0_0
1 1
.names lut_$abc$7142$new_new_n214___output_0_0 lut_$abc$2588$li20_li20_input_0_4
1 1
.names lut_$abc$7142$new_new_n214___output_0_0 lut_$abc$2588$li17_li17_input_0_4
1 1
.names lut_$abc$7142$new_new_n214___output_0_0 lut_$abc$2588$li21_li21_input_0_3
1 1
.names lut_$abc$2588$li20_li20_output_0_0 dffsre_a_reg[20]_input_0_0
1 1
.names lut_$abc$7142$new_new_n223___output_0_0 lut_$abc$2588$li25_li25_input_0_2
1 1
.names lut_$abc$7142$new_new_n223___output_0_0 lut_$abc$2588$li24_li24_input_0_2
1 1
.names lut_$abc$7142$new_new_n223___output_0_0 lut_$abc$2588$li23_li23_input_0_2
1 1
.names lut_$abc$7142$new_new_n223___output_0_0 lut_$abc$2588$li22_li22_input_0_2
1 1
.names lut_$abc$2588$li25_li25_output_0_0 dffsre_a_reg[25]_input_0_0
1 1
.names dffsre_a_reg[31]_output_0_0 lut_$abc$7142$new_new_n171___input_0_4
1 1
.names dffsre_a_reg[31]_output_0_0 lut_$abc$2588$li31_li31_input_0_4
1 1
.names dffsre_a_reg[31]_output_0_0 lut_$abc$2429$li01_li01_input_0_3
1 1
.names lut_$abc$7142$new_new_n233___output_0_0 lut_$abc$2588$li30_li30_input_0_2
1 1
.names lut_$abc$7142$new_new_n233___output_0_0 lut_$abc$2588$li29_li29_input_0_2
1 1
.names lut_$abc$7142$new_new_n233___output_0_0 lut_$abc$2588$li31_li31_input_0_2
1 1
.names lut_$abc$7142$new_new_n229___output_0_0 lut_$abc$2588$li26_li26_input_0_4
1 1
.names lut_$abc$7142$new_new_n229___output_0_0 lut_$abc$2588$li27_li27_input_0_4
1 1
.names lut_$abc$7142$new_new_n229___output_0_0 lut_$abc$2588$li30_li30_input_0_0
1 1
.names lut_$abc$7142$new_new_n229___output_0_0 lut_$abc$2588$li29_li29_input_0_0
1 1
.names lut_$abc$7142$new_new_n229___output_0_0 lut_$abc$2588$li28_li28_input_0_4
1 1
.names lut_$abc$7142$new_new_n229___output_0_0 lut_$abc$2588$li31_li31_input_0_3
1 1
.names dffsre_a_reg[29]_output_0_0 lut_$abc$2429$li18_li18_input_0_1
1 1
.names dffsre_a_reg[29]_output_0_0 lut_$abc$7142$new_new_n176___input_0_2
1 1
.names dffsre_a_reg[29]_output_0_0 lut_$abc$2588$li30_li30_input_0_4
1 1
.names dffsre_a_reg[29]_output_0_0 lut_$abc$2588$li29_li29_input_0_4
1 1
.names dffsre_a_reg[29]_output_0_0 lut_$abc$2588$li31_li31_input_0_0
1 1
.names dffsre_a_reg[30]_output_0_0 lut_$abc$2588$li30_li30_input_0_1
1 1
.names dffsre_a_reg[30]_output_0_0 lut_$abc$2588$li31_li31_input_0_1
1 1
.names dffsre_a_reg[30]_output_0_0 lut_$abc$2429$li14_li14_input_0_4
1 1
.names dffsre_a_reg[30]_output_0_0 lut_$abc$7142$new_new_n180___input_0_5
1 1
.names lut_$abc$2588$li31_li31_output_0_0 dffsre_a_reg[31]_input_0_0
1 1
.names lut_$abc$2588$li03_li03_output_0_0 dffsre_a_reg[3]_input_0_0
1 1
.names lut_$abc$2588$li06_li06_output_0_0 dffsre_a_reg[6]_input_0_0
1 1
.names lut_$abc$2588$li09_li09_output_0_0 dffsre_a_reg[9]_input_0_0
1 1
.names lut_$abc$2588$li12_li12_output_0_0 dffsre_a_reg[12]_input_0_0
1 1
.names lut_$abc$2588$li14_li14_output_0_0 dffsre_a_reg[14]_input_0_0
1 1
.names lut_$abc$2588$li19_li19_output_0_0 dffsre_a_reg[19]_input_0_0
1 1
.names lut_$abc$2588$li24_li24_output_0_0 dffsre_a_reg[24]_input_0_0
1 1
.names dffsre_a_reg[28]_output_0_0 lut_$abc$7142$new_new_n172___input_0_2
1 1
.names dffsre_a_reg[28]_output_0_0 lut_$abc$2588$li28_li28_input_0_0
1 1
.names dffsre_a_reg[28]_output_0_0 lut_$abc$7142$new_new_n233___input_0_0
1 1
.names dffsre_a_reg[28]_output_0_0 lut_$abc$2429$li02_li02_input_0_3
1 1
.names dffsre_a_reg[26]_output_0_0 lut_$abc$7142$new_new_n175___input_0_2
1 1
.names dffsre_a_reg[26]_output_0_0 lut_$abc$2588$li26_li26_input_0_2
1 1
.names dffsre_a_reg[26]_output_0_0 lut_$abc$2588$li27_li27_input_0_2
1 1
.names dffsre_a_reg[26]_output_0_0 lut_$abc$2588$li28_li28_input_0_1
1 1
.names dffsre_a_reg[26]_output_0_0 lut_$abc$7142$new_new_n233___input_0_1
1 1
.names dffsre_a_reg[26]_output_0_0 lut_$abc$2429$li21_li21_input_0_3
1 1
.names dffsre_a_reg[27]_output_0_0 lut_$abc$7142$new_new_n177___input_0_2
1 1
.names dffsre_a_reg[27]_output_0_0 lut_$abc$2588$li27_li27_input_0_1
1 1
.names dffsre_a_reg[27]_output_0_0 lut_$abc$2588$li28_li28_input_0_2
1 1
.names dffsre_a_reg[27]_output_0_0 lut_$abc$7142$new_new_n233___input_0_2
1 1
.names dffsre_a_reg[27]_output_0_0 lut_$abc$2429$li00_li00_input_0_3
1 1
.names lut_$abc$2588$li28_li28_output_0_0 dffsre_a_reg[28]_input_0_0
1 1
.names lut_$abc$2588$li30_li30_output_0_0 dffsre_a_reg[30]_input_0_0
1 1
.names lut_$abc$2588$li02_li02_output_0_0 dffsre_a_reg[2]_input_0_0
1 1
.names lut_$abc$2588$li05_li05_output_0_0 dffsre_a_reg[5]_input_0_0
1 1
.names lut_$abc$2588$li08_li08_output_0_0 dffsre_a_reg[8]_input_0_0
1 1
.names lut_$abc$2588$li11_li11_output_0_0 dffsre_a_reg[11]_input_0_0
1 1
.names lut_$abc$2588$li17_li17_output_0_0 dffsre_a_reg[17]_input_0_0
1 1
.names lut_$abc$2588$li18_li18_output_0_0 dffsre_a_reg[18]_input_0_0
1 1
.names lut_$abc$2588$li21_li21_output_0_0 dffsre_a_reg[21]_input_0_0
1 1
.names lut_$abc$2588$li23_li23_output_0_0 dffsre_a_reg[23]_input_0_0
1 1
.names lut_$abc$2588$li27_li27_output_0_0 dffsre_a_reg[27]_input_0_0
1 1
.names lut_$abc$2588$li29_li29_output_0_0 dffsre_a_reg[29]_input_0_0
1 1
.names lut_$abc$2588$li01_li01_output_0_0 dffsre_a_reg[1]_input_0_0
1 1
.names lut_$abc$2588$li22_li22_output_0_0 dffsre_a_reg[22]_input_0_0
1 1
.names lut_$abc$2588$li26_li26_output_0_0 dffsre_a_reg[26]_input_0_0
1 1
.names lut_$abc$2588$li00_li00_output_0_0 dffsre_a_reg[0]_input_0_0
1 1
.names dffsre_$abc$2429$lo22_output_0_0 lut_$abc$7142$new_new_n170___input_0_1
1 1
.names dffsre_$abc$2429$lo22_output_0_0 lut_$abc$2429$li03_li03_input_0_3
1 1
.names dffsre_$abc$2429$lo22_output_0_0 lut_$abc$7142$new_new_n138___input_0_5
1 1
.names dffsre_$abc$2429$lo22_output_0_0 lut_$abc$2429$li26_li26_input_0_2
1 1
.names dffsre_$abc$2429$lo22_output_0_0 lut_$abc$7142$new_new_n137___input_0_2
1 1
.names dffsre_$abc$2429$lo22_output_0_0 lut_$abc$2429$li22_li22_input_0_4
1 1
.names dffsre_$abc$2429$lo22_output_0_0 lut_$abc$2429$li13_li13_input_0_2
1 1
.names lut_$abc$2429$li22_li22_output_0_0 dffsre_$abc$2429$lo22_input_0_0
1 1
.names dffsre_$abc$2429$lo19_output_0_0 lut_$abc$7142$new_new_n177___input_0_1
1 1
.names dffsre_$abc$2429$lo19_output_0_0 lut_$abc$7142$new_new_n149___input_0_0
1 1
.names dffsre_$abc$2429$lo19_output_0_0 lut_$abc$2429$li19_li19_input_0_4
1 1
.names dffsre_$abc$2429$lo00_output_0_0 lut_$abc$7142$new_new_n177___input_0_3
1 1
.names dffsre_$abc$2429$lo00_output_0_0 lut_$abc$2429$li00_li00_input_0_1
1 1
.names dffsre_$abc$2429$lo00_output_0_0 lut_$abc$7142$new_new_n150___input_0_1
1 1
.names dffsre_$abc$2429$lo00_output_0_0 lut_$abc$7142$new_new_n151___input_0_1
1 1
.names lut_$abc$7142$new_new_n177___output_0_0 lut_$abc$7142$new_new_n178___input_0_1
1 1
.names lut_$abc$7142$new_new_n171___output_0_0 lut_$abc$7142$new_new_n172___input_0_1
1 1
.names lut_$abc$7142$new_new_n170___output_0_0 lut_$abc$7142$new_new_n172___input_0_0
1 1
.names dffsre_$abc$2429$lo16_output_0_0 lut_$abc$7142$new_new_n172___input_0_4
1 1
.names dffsre_$abc$2429$lo16_output_0_0 lut_$abc$2429$li16_li16_input_0_1
1 1
.names dffsre_$abc$2429$lo16_output_0_0 lut_$abc$7142$new_new_n136___input_0_4
1 1
.names dffsre_$abc$2429$lo02_output_0_0 lut_$abc$7142$new_new_n172___input_0_5
1 1
.names dffsre_$abc$2429$lo02_output_0_0 lut_$abc$2429$li18_li18_input_0_4
1 1
.names dffsre_$abc$2429$lo02_output_0_0 lut_$abc$2429$li02_li02_input_0_1
1 1
.names dffsre_$abc$2429$lo02_output_0_0 lut_$abc$7142$new_new_n151___input_0_4
1 1
.names lut_$abc$7142$new_new_n174___output_0_0 lut_$abc$7142$new_new_n175___input_0_0
1 1
.names lut_$abc$7142$new_new_n173___output_0_0 lut_$abc$7142$new_new_n175___input_0_4
1 1
.names dffsre_$abc$2429$lo05_output_0_0 lut_$abc$7142$new_new_n175___input_0_5
1 1
.names dffsre_$abc$2429$lo05_output_0_0 lut_$abc$7142$new_new_n148___input_0_1
1 1
.names dffsre_$abc$2429$lo05_output_0_0 lut_$abc$2429$li05_li05_input_0_2
1 1
.names dffsre_$abc$2429$lo21_output_0_0 lut_$abc$7142$new_new_n175___input_0_3
1 1
.names dffsre_$abc$2429$lo21_output_0_0 lut_$abc$2429$li21_li21_input_0_0
1 1
.names dffsre_$abc$2429$lo21_output_0_0 lut_$abc$2429$li00_li00_input_0_0
1 1
.names dffsre_$abc$2429$lo21_output_0_0 lut_$abc$7142$new_new_n150___input_0_0
1 1
.names dffsre_$abc$2429$lo21_output_0_0 lut_$abc$7142$new_new_n151___input_0_0
1 1
.names lut_$abc$7142$new_new_n176___output_0_0 lut_$abc$7142$new_new_n178___input_0_0
1 1
.names dffsre_$abc$2429$lo20_output_0_0 lut_$abc$7142$new_new_n178___input_0_5
1 1
.names dffsre_$abc$2429$lo20_output_0_0 lut_$abc$7142$new_new_n158___input_0_1
1 1
.names dffsre_$abc$2429$lo20_output_0_0 lut_$abc$7142$new_new_n136___input_0_0
1 1
.names dffsre_$abc$2429$lo20_output_0_0 lut_$abc$7142$new_new_n154___input_0_0
1 1
.names dffsre_$abc$2429$lo20_output_0_0 lut_$abc$2429$li20_li20_input_0_4
1 1
.names dffsre_$abc$2429$lo20_output_0_0 lut_$abc$2429$li25_li25_input_0_2
1 1
.names dffsre_$abc$2429$lo17_output_0_0 lut_$abc$7142$new_new_n178___input_0_2
1 1
.names dffsre_$abc$2429$lo17_output_0_0 lut_$abc$7142$new_new_n158___input_0_3
1 1
.names dffsre_$abc$2429$lo17_output_0_0 lut_$abc$2429$li15_li15_input_0_1
1 1
.names dffsre_$abc$2429$lo17_output_0_0 lut_$abc$2429$li17_li17_input_0_1
1 1
.names dffsre_$abc$2429$lo17_output_0_0 lut_$abc$7142$new_new_n136___input_0_1
1 1
.names dffsre_$abc$2429$lo09_output_0_0 lut_$abc$7142$new_new_n170___input_0_2
1 1
.names dffsre_$abc$2429$lo09_output_0_0 lut_$abc$2429$li29_li29_input_0_1
1 1
.names dffsre_$abc$2429$lo09_output_0_0 lut_$abc$7142$new_new_n134___input_0_4
1 1
.names dffsre_$abc$2429$lo09_output_0_0 lut_$abc$2429$li09_li09_input_0_0
1 1
.names dffsre_$abc$2429$lo09_output_0_0 lut_$abc$7142$new_new_n148___input_0_0
1 1
.names dffsre_$abc$2429$lo27_output_0_0 lut_$abc$7142$new_new_n170___input_0_5
1 1
.names dffsre_$abc$2429$lo27_output_0_0 lut_$abc$2429$li16_li16_input_0_2
1 1
.names dffsre_$abc$2429$lo27_output_0_0 lut_$abc$7142$new_new_n136___input_0_3
1 1
.names dffsre_$abc$2429$lo27_output_0_0 lut_$abc$2429$li27_li27_input_0_1
1 1
.names dffsre_$abc$2429$lo08_output_0_0 lut_$abc$7142$new_new_n171___input_0_3
1 1
.names dffsre_$abc$2429$lo08_output_0_0 lut_$abc$7142$new_new_n140___input_0_2
1 1
.names dffsre_$abc$2429$lo08_output_0_0 lut_$abc$7142$new_new_n142___input_0_4
1 1
.names dffsre_$abc$2429$lo08_output_0_0 lut_$abc$7142$new_new_n149___input_0_2
1 1
.names dffsre_$abc$2429$lo08_output_0_0 lut_$abc$7142$new_new_n158___input_0_2
1 1
.names dffsre_$abc$2429$lo08_output_0_0 lut_$abc$7142$new_new_n154___input_0_2
1 1
.names dffsre_$abc$2429$lo08_output_0_0 lut_$abc$7142$new_new_n139___input_0_2
1 1
.names dffsre_$abc$2429$lo08_output_0_0 lut_$abc$2429$li04_li04_input_0_2
1 1
.names dffsre_$abc$2429$lo08_output_0_0 lut_$abc$2429$li08_li08_input_0_1
1 1
.names dffsre_$abc$2429$lo08_output_0_0 lut_$abc$2429$li20_li20_input_0_1
1 1
.names dffsre_$abc$2429$lo08_output_0_0 lut_$abc$2429$li25_li25_input_0_1
1 1
.names dffsre_$abc$2429$lo01_output_0_0 lut_$abc$7142$new_new_n171___input_0_1
1 1
.names dffsre_$abc$2429$lo01_output_0_0 lut_$abc$2429$li01_li01_input_0_0
1 1
.names dffsre_$abc$2429$lo15_output_0_0 lut_$abc$7142$new_new_n171___input_0_2
1 1
.names dffsre_$abc$2429$lo15_output_0_0 lut_$abc$7142$new_new_n158___input_0_0
1 1
.names dffsre_$abc$2429$lo15_output_0_0 lut_$abc$2429$li15_li15_input_0_3
1 1
.names dffsre_$abc$2429$lo15_output_0_0 lut_$abc$7142$new_new_n136___input_0_2
1 1
.names dffsre_$abc$2429$lo04_output_0_0 lut_$abc$7142$new_new_n135___input_0_5
1 1
.names dffsre_$abc$2429$lo04_output_0_0 lut_$abc$7142$new_new_n142___input_0_1
1 1
.names dffsre_$abc$2429$lo04_output_0_0 lut_$abc$7142$new_new_n173___input_0_5
1 1
.names dffsre_$abc$2429$lo04_output_0_0 lut_$abc$2429$li10_li10_input_0_2
1 1
.names dffsre_$abc$2429$lo04_output_0_0 lut_$abc$2429$li11_li11_input_0_2
1 1
.names dffsre_$abc$2429$lo04_output_0_0 lut_$abc$2429$li04_li04_input_0_1
1 1
.names dffsre_$abc$2429$lo28_output_0_0 lut_$abc$7142$new_new_n134___input_0_2
1 1
.names dffsre_$abc$2429$lo28_output_0_0 lut_$abc$2429$li31_li31_input_0_2
1 1
.names dffsre_$abc$2429$lo28_output_0_0 lut_$abc$7142$new_new_n133___input_0_1
1 1
.names dffsre_$abc$2429$lo28_output_0_0 lut_$abc$2429$li28_li28_input_0_1
1 1
.names dffsre_$abc$2429$lo28_output_0_0 lut_$abc$7142$new_new_n173___input_0_3
1 1
.names dffsre_$abc$2429$lo28_output_0_0 lut_$abc$7142$new_new_n148___input_0_4
1 1
.names dffsre_$abc$2429$lo26_output_0_0 lut_$abc$2429$li03_li03_input_0_2
1 1
.names dffsre_$abc$2429$lo26_output_0_0 lut_$abc$7142$new_new_n138___input_0_3
1 1
.names dffsre_$abc$2429$lo26_output_0_0 lut_$abc$2429$li26_li26_input_0_1
1 1
.names dffsre_$abc$2429$lo26_output_0_0 lut_$abc$7142$new_new_n137___input_0_4
1 1
.names dffsre_$abc$2429$lo26_output_0_0 lut_$abc$7142$new_new_n173___input_0_2
1 1
.names dffsre_$abc$2429$lo26_output_0_0 lut_$abc$2429$li13_li13_input_0_4
1 1
.names dffsre_$abc$2429$lo10_output_0_0 lut_$abc$7142$new_new_n174___input_0_1
1 1
.names dffsre_$abc$2429$lo10_output_0_0 lut_$abc$7142$new_new_n135___input_0_4
1 1
.names dffsre_$abc$2429$lo10_output_0_0 lut_$abc$7142$new_new_n142___input_0_0
1 1
.names dffsre_$abc$2429$lo10_output_0_0 lut_$abc$2429$li10_li10_input_0_3
1 1
.names dffsre_$abc$2429$lo10_output_0_0 lut_$abc$2429$li11_li11_input_0_0
1 1
.names dffsre_$abc$2429$lo29_output_0_0 lut_$abc$7142$new_new_n174___input_0_4
1 1
.names dffsre_$abc$2429$lo29_output_0_0 lut_$abc$2429$li29_li29_input_0_0
1 1
.names dffsre_$abc$2429$lo29_output_0_0 lut_$abc$7142$new_new_n134___input_0_0
1 1
.names dffsre_$abc$2429$lo29_output_0_0 lut_$abc$7142$new_new_n148___input_0_3
1 1
.names dffsre_$abc$2429$lo24_output_0_0 lut_$abc$7142$new_new_n174___input_0_2
1 1
.names dffsre_$abc$2429$lo24_output_0_0 lut_$abc$2429$li24_li24_input_0_1
1 1
.names dffsre_$abc$2429$lo24_output_0_0 lut_$abc$7142$new_new_n148___input_0_2
1 1
.names dffsre_$abc$2429$lo24_output_0_0 lut_$abc$2429$li05_li05_input_0_1
1 1
.names dffsre_$abc$2429$lo18_output_0_0 lut_$abc$2429$li18_li18_input_0_0
1 1
.names dffsre_$abc$2429$lo18_output_0_0 lut_$abc$7142$new_new_n176___input_0_0
1 1
.names dffsre_$abc$2429$lo18_output_0_0 lut_$abc$7142$new_new_n151___input_0_3
1 1
.names dffsre_$abc$2429$lo25_output_0_0 lut_$abc$7142$new_new_n176___input_0_5
1 1
.names dffsre_$abc$2429$lo25_output_0_0 lut_$abc$7142$new_new_n158___input_0_5
1 1
.names dffsre_$abc$2429$lo25_output_0_0 lut_$abc$2429$li15_li15_input_0_0
1 1
.names dffsre_$abc$2429$lo25_output_0_0 lut_$abc$2429$li17_li17_input_0_0
1 1
.names dffsre_$abc$2429$lo25_output_0_0 lut_$abc$7142$new_new_n136___input_0_5
1 1
.names dffsre_$abc$2429$lo25_output_0_0 lut_$abc$2429$li25_li25_input_0_3
1 1
.names dffsre_$abc$2429$lo30_output_0_0 lut_$abc$7142$new_new_n176___input_0_4
1 1
.names dffsre_$abc$2429$lo30_output_0_0 lut_$abc$7142$new_new_n138___input_0_2
1 1
.names dffsre_$abc$2429$lo30_output_0_0 lut_$abc$2429$li07_li07_input_0_1
1 1
.names dffsre_$abc$2429$lo30_output_0_0 lut_$abc$2429$li30_li30_input_0_1
1 1
.names dffsre_$abc$2429$lo03_output_0_0 lut_$abc$7142$new_new_n179___input_0_2
1 1
.names dffsre_$abc$2429$lo03_output_0_0 lut_$abc$2429$li03_li03_input_0_1
1 1
.names dffsre_$abc$2429$lo03_output_0_0 lut_$abc$7142$new_new_n138___input_0_1
1 1
.names dffsre_$abc$2429$lo03_output_0_0 lut_$abc$7142$new_new_n137___input_0_1
1 1
.names dffsre_$abc$2429$lo07_output_0_0 lut_$abc$7142$new_new_n179___input_0_0
1 1
.names dffsre_$abc$2429$lo07_output_0_0 lut_$abc$7142$new_new_n138___input_0_0
1 1
.names dffsre_$abc$2429$lo07_output_0_0 lut_$abc$2429$li07_li07_input_0_0
1 1
.names dffsre_$abc$2429$lo31_output_0_0 lut_$abc$7142$new_new_n134___input_0_1
1 1
.names dffsre_$abc$2429$lo31_output_0_0 lut_$abc$2429$li31_li31_input_0_0
1 1
.names dffsre_$abc$2429$lo31_output_0_0 lut_$abc$7142$new_new_n133___input_0_0
1 1
.names dffsre_$abc$2429$lo31_output_0_0 lut_$abc$7142$new_new_n179___input_0_1
1 1
.names dffsre_$abc$2429$lo31_output_0_0 lut_$abc$7142$new_new_n148___input_0_5
1 1
.names dffsre_$abc$2429$lo13_output_0_0 lut_$abc$2429$li03_li03_input_0_0
1 1
.names dffsre_$abc$2429$lo13_output_0_0 lut_$abc$7142$new_new_n138___input_0_4
1 1
.names dffsre_$abc$2429$lo13_output_0_0 lut_$abc$7142$new_new_n137___input_0_0
1 1
.names dffsre_$abc$2429$lo13_output_0_0 lut_$abc$7142$new_new_n180___input_0_2
1 1
.names dffsre_$abc$2429$lo13_output_0_0 lut_$abc$2429$li13_li13_input_0_3
1 1
.names dffsre_$abc$2429$lo14_output_0_0 lut_$abc$2429$li01_li01_input_0_1
1 1
.names dffsre_$abc$2429$lo14_output_0_0 lut_$abc$2429$li14_li14_input_0_1
1 1
.names dffsre_$abc$2429$lo14_output_0_0 lut_$abc$7142$new_new_n180___input_0_1
1 1
.names dffsre_$abc$2429$lo23_output_0_0 lut_$abc$7142$new_new_n135___input_0_0
1 1
.names dffsre_$abc$2429$lo23_output_0_0 lut_$abc$2429$li23_li23_input_0_0
1 1
.names dffsre_$abc$2429$lo23_output_0_0 lut_$abc$7142$new_new_n180___input_0_3
1 1
.names dffsre_$abc$2429$lo11_output_0_0 lut_$abc$7142$new_new_n135___input_0_2
1 1
.names dffsre_$abc$2429$lo11_output_0_0 lut_$abc$7142$new_new_n142___input_0_2
1 1
.names dffsre_$abc$2429$lo11_output_0_0 lut_$abc$7142$new_new_n181___input_0_2
1 1
.names dffsre_$abc$2429$lo11_output_0_0 lut_$abc$2429$li11_li11_input_0_3
1 1
.names dffsre_$abc$2429$lo12_output_0_0 lut_$abc$7142$new_new_n135___input_0_1
1 1
.names dffsre_$abc$2429$lo12_output_0_0 lut_$abc$2429$li23_li23_input_0_2
1 1
.names dffsre_$abc$2429$lo12_output_0_0 lut_$abc$2429$li12_li12_input_0_1
1 1
.names dffsre_$abc$2429$lo12_output_0_0 lut_$abc$7142$new_new_n181___input_0_1
1 1
.names dffsre_$abc$2429$lo06_output_0_0 lut_$abc$7142$new_new_n135___input_0_3
1 1
.names dffsre_$abc$2429$lo06_output_0_0 lut_$abc$2429$li23_li23_input_0_5
1 1
.names dffsre_$abc$2429$lo06_output_0_0 lut_$abc$2429$li12_li12_input_0_2
1 1
.names dffsre_$abc$2429$lo06_output_0_0 lut_$abc$7142$new_new_n181___input_0_3
1 1
.names dffsre_$abc$2429$lo06_output_0_0 lut_$abc$2429$li06_li06_input_0_2
1 1
.names lut_$abc$7142$new_new_n138___output_0_0 lut_$abc$7142$new_new_n140___input_0_3
1 1
.names lut_$abc$7142$new_new_n138___output_0_0 lut_$abc$7142$new_new_n142___input_0_5
1 1
.names lut_$abc$7142$new_new_n138___output_0_0 lut_$abc$7142$new_new_n149___input_0_1
1 1
.names lut_$abc$7142$new_new_n138___output_0_0 lut_$abc$7142$new_new_n158___input_0_4
1 1
.names lut_$abc$7142$new_new_n138___output_0_0 lut_$abc$7142$new_new_n154___input_0_3
1 1
.names lut_$abc$7142$new_new_n138___output_0_0 lut_$abc$7142$new_new_n139___input_0_3
1 1
.names lut_$abc$7142$new_new_n138___output_0_0 lut_$abc$2429$li04_li04_input_0_3
1 1
.names lut_$abc$7142$new_new_n138___output_0_0 lut_$abc$2429$li08_li08_input_0_4
1 1
.names lut_$abc$7142$new_new_n138___output_0_0 lut_$abc$2429$li20_li20_input_0_0
1 1
.names lut_$abc$7142$new_new_n138___output_0_0 lut_$abc$2429$li25_li25_input_0_4
1 1
.names lut_$abc$2429$li08_li08_output_0_0 dffsre_$abc$2429$lo08_input_0_0
1 1
.names lut_$abc$7142$new_new_n149___output_0_0 lut_$abc$2429$li18_li18_input_0_5
1 1
.names lut_$abc$7142$new_new_n149___output_0_0 lut_$abc$2429$li21_li21_input_0_1
1 1
.names lut_$abc$7142$new_new_n149___output_0_0 lut_$abc$2429$li00_li00_input_0_2
1 1
.names lut_$abc$7142$new_new_n149___output_0_0 lut_$abc$2429$li02_li02_input_0_0
1 1
.names lut_$abc$7142$new_new_n149___output_0_0 lut_$abc$2429$li01_li01_input_0_4
1 1
.names lut_$abc$7142$new_new_n149___output_0_0 lut_$abc$2429$li14_li14_input_0_0
1 1
.names lut_$abc$2429$li21_li21_output_0_0 dffsre_$abc$2429$lo21_input_0_0
1 1
.names lut_$abc$7142$new_new_n142___output_0_0 lut_$abc$2429$li23_li23_input_0_1
1 1
.names lut_$abc$7142$new_new_n142___output_0_0 lut_$abc$2429$li12_li12_input_0_0
1 1
.names lut_$abc$7142$new_new_n142___output_0_0 lut_$abc$2429$li06_li06_input_0_0
1 1
.names lut_$abc$2429$li06_li06_output_0_0 dffsre_$abc$2429$lo06_input_0_0
1 1
.names lut_$abc$2429$li26_li26_output_0_0 dffsre_$abc$2429$lo26_input_0_0
1 1
.names lut_$abc$7142$new_new_n158___output_0_0 lut_$abc$2429$li16_li16_input_0_0
1 1
.names lut_$abc$7142$new_new_n158___output_0_0 lut_$abc$2429$li27_li27_input_0_3
1 1
.names lut_$abc$2429$li27_li27_output_0_0 dffsre_$abc$2429$lo27_input_0_0
1 1
.names lut_$abc$7142$new_new_n140___output_0_0 lut_$abc$2429$li29_li29_input_0_4
1 1
.names lut_$abc$7142$new_new_n140___output_0_0 lut_$abc$2429$li09_li09_input_0_4
1 1
.names lut_$abc$7142$new_new_n140___output_0_0 lut_$abc$2429$li31_li31_input_0_4
1 1
.names lut_$abc$7142$new_new_n140___output_0_0 lut_$abc$2429$li28_li28_input_0_4
1 1
.names lut_$abc$7142$new_new_n140___output_0_0 lut_$abc$2429$li24_li24_input_0_4
1 1
.names lut_$abc$7142$new_new_n140___output_0_0 lut_$abc$2429$li19_li19_input_0_3
1 1
.names lut_$abc$7142$new_new_n140___output_0_0 lut_$abc$2429$li05_li05_input_0_3
1 1
.names lut_$abc$2429$li28_li28_output_0_0 dffsre_$abc$2429$lo28_input_0_0
1 1
.names lut_$abc$7142$new_new_n137___output_0_0 lut_$abc$2429$li07_li07_input_0_2
1 1
.names lut_$abc$7142$new_new_n137___output_0_0 lut_$abc$2429$li30_li30_input_0_2
1 1
.names lut_$abc$2429$li30_li30_output_0_0 dffsre_$abc$2429$lo30_input_0_0
1 1
.names lut_$abc$2429$li12_li12_output_0_0 dffsre_$abc$2429$lo12_input_0_0
1 1
.names lut_$abc$7142$new_new_n133___output_0_0 lut_$abc$2429$li29_li29_input_0_2
1 1
.names lut_$abc$7142$new_new_n133___output_0_0 lut_$abc$2429$li09_li09_input_0_1
1 1
.names lut_$abc$2429$li09_li09_output_0_0 dffsre_$abc$2429$lo09_input_0_0
1 1
.names lut_$abc$2429$li20_li20_output_0_0 dffsre_$abc$2429$lo20_input_0_0
1 1
.names lut_$abc$7142$new_new_n154___output_0_0 lut_$abc$2429$li15_li15_input_0_2
1 1
.names lut_$abc$7142$new_new_n154___output_0_0 lut_$abc$2429$li17_li17_input_0_2
1 1
.names lut_$abc$2429$li17_li17_output_0_0 dffsre_$abc$2429$lo17_input_0_0
1 1
.names lut_$abc$2429$li00_li00_output_0_0 dffsre_$abc$2429$lo00_input_0_0
1 1
.names lut_$abc$7142$new_new_n150___output_0_0 lut_$abc$2429$li18_li18_input_0_2
1 1
.names lut_$abc$7142$new_new_n150___output_0_0 lut_$abc$2429$li02_li02_input_0_2
1 1
.names lut_$abc$2429$li02_li02_output_0_0 dffsre_$abc$2429$lo02_input_0_0
1 1
.names lut_$abc$2429$li16_li16_output_0_0 dffsre_$abc$2429$lo16_input_0_0
1 1
.names lut_$abc$2429$li13_li13_output_0_0 dffsre_$abc$2429$lo13_input_0_0
1 1
.names lut_$abc$7142$new_new_n151___output_0_0 lut_$abc$2429$li01_li01_input_0_2
1 1
.names lut_$abc$7142$new_new_n151___output_0_0 lut_$abc$2429$li14_li14_input_0_2
1 1
.names lut_$abc$2429$li14_li14_output_0_0 dffsre_$abc$2429$lo14_input_0_0
1 1
.names lut_$abc$7142$new_new_n148___output_0_0 lut_$abc$7142$new_new_n149___input_0_5
1 1
.names lut_$abc$7142$new_new_n148___output_0_0 lut_$abc$2429$li19_li19_input_0_1
1 1
.names lut_$abc$2429$li19_li19_output_0_0 dffsre_$abc$2429$lo19_input_0_0
1 1
.names lut_$abc$7142$new_new_n139___output_0_0 lut_$abc$2429$li10_li10_input_0_1
1 1
.names lut_$abc$7142$new_new_n139___output_0_0 lut_$abc$2429$li11_li11_input_0_1
1 1
.names lut_$abc$2429$li10_li10_output_0_0 dffsre_$abc$2429$lo10_input_0_0
1 1
.names lut_$abc$2429$li07_li07_output_0_0 dffsre_$abc$2429$lo07_input_0_0
1 1
.names lut_$abc$7142$new_new_n134___output_0_0 lut_$abc$2429$li24_li24_input_0_0
1 1
.names lut_$abc$7142$new_new_n134___output_0_0 lut_$abc$2429$li05_li05_input_0_0
1 1
.names lut_$abc$2429$li24_li24_output_0_0 dffsre_$abc$2429$lo24_input_0_0
1 1
.names lut_$abc$2429$li31_li31_output_0_0 dffsre_$abc$2429$lo31_input_0_0
1 1
.names lut_$abc$2429$li05_li05_output_0_0 dffsre_$abc$2429$lo05_input_0_0
1 1
.names lut_$abc$2429$li03_li03_output_0_0 dffsre_$abc$2429$lo03_input_0_0
1 1
.names lut_$abc$7142$new_new_n136___output_0_0 lut_$abc$7142$new_new_n140___input_0_1
1 1
.names lut_$abc$7142$new_new_n136___output_0_0 lut_$abc$7142$new_new_n142___input_0_3
1 1
.names lut_$abc$7142$new_new_n136___output_0_0 lut_$abc$7142$new_new_n149___input_0_3
1 1
.names lut_$abc$7142$new_new_n136___output_0_0 lut_$abc$7142$new_new_n139___input_0_1
1 1
.names lut_$abc$7142$new_new_n136___output_0_0 lut_$abc$2429$li04_li04_input_0_0
1 1
.names lut_$abc$2429$li04_li04_output_0_0 dffsre_$abc$2429$lo04_input_0_0
1 1
.names lut_$abc$2429$li01_li01_output_0_0 dffsre_$abc$2429$lo01_input_0_0
1 1
.names lut_$abc$2429$li11_li11_output_0_0 dffsre_$abc$2429$lo11_input_0_0
1 1
.names lut_$abc$2429$li18_li18_output_0_0 dffsre_$abc$2429$lo18_input_0_0
1 1
.names lut_$abc$2429$li15_li15_output_0_0 dffsre_$abc$2429$lo15_input_0_0
1 1
.names lut_$abc$2429$li23_li23_output_0_0 dffsre_$abc$2429$lo23_input_0_0
1 1
.names lut_$abc$2429$li25_li25_output_0_0 dffsre_$abc$2429$lo25_input_0_0
1 1
.names lut_$abc$2429$li29_li29_output_0_0 dffsre_$abc$2429$lo29_input_0_0
1 1
.names lut_$abc$7142$new_new_n135___output_0_0 lut_$abc$7142$new_new_n140___input_0_0
1 1
.names lut_$abc$7142$new_new_n135___output_0_0 lut_$abc$7142$new_new_n149___input_0_4
1 1
.names lut_$abc$2392$li1_li1_output_0_0 dffsre_compare_done_reg[2]_input_0_0
1 1

#Cell instances
.names lut_$abc$7142$new_new_n174___input_0_0 lut_$abc$7142$new_new_n174___input_0_1 lut_$abc$7142$new_new_n174___input_0_2 lut_$abc$7142$new_new_n174___input_0_3 lut_$abc$7142$new_new_n174___input_0_4 lut_$abc$7142$new_new_n174___input_0_5 lut_$abc$7142$new_new_n174___output_0_0 
000000 1
010100 1
100010 1
110110 1
001001 1
011101 1
101011 1
111111 1

.names lut_$abc$7142$new_new_n175___input_0_0 lut_$abc$7142$new_new_n175___input_0_1 lut_$abc$7142$new_new_n175___input_0_2 lut_$abc$7142$new_new_n175___input_0_3 lut_$abc$7142$new_new_n175___input_0_4 lut_$abc$7142$new_new_n175___input_0_5 lut_$abc$7142$new_new_n175___output_0_0 
100010 1
101110 1
110011 1
111111 1

.names lut_$abc$7142$new_new_n171___input_0_0 lut_$abc$7142$new_new_n171___input_0_1 lut_$abc$7142$new_new_n171___input_0_2 lut_$abc$7142$new_new_n171___input_0_3 lut_$abc$7142$new_new_n171___input_0_4 lut_$abc$7142$new_new_n171___input_0_5 lut_$abc$7142$new_new_n171___output_0_0 
000000 1
101000 1
010010 1
111010 1
000101 1
101101 1
010111 1
111111 1

.names lut_$abc$7142$new_new_n170___input_0_0 lut_$abc$7142$new_new_n170___input_0_1 lut_$abc$7142$new_new_n170___input_0_2 lut_$abc$7142$new_new_n170___input_0_3 lut_$abc$7142$new_new_n170___input_0_4 lut_$abc$7142$new_new_n170___input_0_5 lut_$abc$7142$new_new_n170___output_0_0 
000000 1
001100 1
010010 1
011110 1
100001 1
101101 1
110011 1
111111 1

.names lut_$abc$7142$new_new_n172___input_0_0 lut_$abc$7142$new_new_n172___input_0_1 lut_$abc$7142$new_new_n172___input_0_2 lut_$abc$7142$new_new_n172___input_0_3 lut_$abc$7142$new_new_n172___input_0_4 lut_$abc$7142$new_new_n172___input_0_5 lut_$abc$7142$new_new_n172___output_0_0 
110000 1
110110 1
111001 1
111111 1

.names lut_$abc$2392$li1_li1_input_0_0 lut_$abc$2392$li1_li1_input_0_1 lut_$abc$2392$li1_li1_input_0_2 lut_$abc$2392$li1_li1_input_0_3 lut_$abc$2392$li1_li1_input_0_4 lut_$abc$2392$li1_li1_input_0_5 lut_$abc$2392$li1_li1_output_0_0 
111111 1

.subckt dffsre \
    C=dffsre_compare_done_reg[2]_clock_0_0 \
    D=dffsre_compare_done_reg[2]_input_0_0 \
    E=dffsre_compare_done_reg[2]_input_3_0 \
    R=dffsre_compare_done_reg[2]_input_2_0 \
    S=dffsre_compare_done_reg[2]_input_1_0 \
    Q=dffsre_compare_done_reg[2]_output_0_0

.names __vpr__unconn0 lut_compare_done_reg[0]_input_0_1 __vpr__unconn1 __vpr__unconn2 __vpr__unconn3 lut_compare_done_reg[0]_output_0_0 
01000 1

.names __vpr__unconn4 __vpr__unconn5 lut_compare_done_reg[1]_input_0_2 __vpr__unconn6 __vpr__unconn7 lut_compare_done_reg[1]_output_0_0 
00100 1

.names lut_$abc$2392$li0_li0_input_0_0 lut_$abc$2392$li0_li0_input_0_1 lut_$abc$2392$li0_li0_input_0_2 lut_$abc$2392$li0_li0_input_0_3 lut_$abc$2392$li0_li0_input_0_4 lut_$abc$2392$li0_li0_input_0_5 lut_$abc$2392$li0_li0_output_0_0 
111111 0

.subckt dffsre \
    C=dffsre_compare_done_reg[3]_clock_0_0 \
    D=dffsre_compare_done_reg[3]_input_0_0 \
    E=dffsre_compare_done_reg[3]_input_3_0 \
    R=dffsre_compare_done_reg[3]_input_2_0 \
    S=dffsre_compare_done_reg[3]_input_1_0 \
    Q=dffsre_compare_done_reg[3]_output_0_0

.subckt dffsre \
    C=dffsre_a_reg[15]_clock_0_0 \
    D=dffsre_a_reg[15]_input_0_0 \
    E=dffsre_a_reg[15]_input_3_0 \
    R=dffsre_a_reg[15]_input_2_0 \
    S=dffsre_a_reg[15]_input_1_0 \
    Q=dffsre_a_reg[15]_output_0_0

.names lut_$abc$7142$new_new_n214___input_0_0 __vpr__unconn8 lut_$abc$7142$new_new_n214___input_0_2 lut_$abc$7142$new_new_n214___input_0_3 lut_$abc$7142$new_new_n214___input_0_4 lut_$abc$7142$new_new_n214___output_0_0 
10111 1

.names lut_$abc$7142$new_new_n213___input_0_0 lut_$abc$7142$new_new_n213___input_0_1 lut_$abc$7142$new_new_n213___input_0_2 lut_$abc$7142$new_new_n213___input_0_3 lut_$abc$7142$new_new_n213___input_0_4 lut_$abc$7142$new_new_n213___output_0_0 
11111 1

.names lut_$abc$2588$li07_li07_input_0_0 lut_$abc$2588$li07_li07_input_0_1 lut_$abc$2588$li07_li07_input_0_2 lut_$abc$2588$li07_li07_input_0_3 lut_$abc$2588$li07_li07_input_0_4 lut_$abc$2588$li07_li07_input_0_5 lut_$abc$2588$li07_li07_output_0_0 
100000 1
110000 1
101000 1
111000 1
100100 1
110100 1
101100 1
111100 1
100010 1
110010 1
101010 1
111010 1
100110 1
110110 1
101110 1
011110 1

.subckt dffsre \
    C=dffsre_a_reg[7]_clock_0_0 \
    D=dffsre_a_reg[7]_input_0_0 \
    E=dffsre_a_reg[7]_input_3_0 \
    R=dffsre_a_reg[7]_input_2_0 \
    S=dffsre_a_reg[7]_input_1_0 \
    Q=dffsre_a_reg[7]_output_0_0

.names lut_$abc$2588$li06_li06_input_0_0 lut_$abc$2588$li06_li06_input_0_1 lut_$abc$2588$li06_li06_input_0_2 lut_$abc$2588$li06_li06_input_0_3 lut_$abc$2588$li06_li06_input_0_4 lut_$abc$2588$li06_li06_output_0_0 
10000 1
11000 1
10100 1
11100 1
10001 1
11001 1
10101 1
01101 1

.subckt dffsre \
    C=dffsre_a_reg[6]_clock_0_0 \
    D=dffsre_a_reg[6]_input_0_0 \
    E=dffsre_a_reg[6]_input_3_0 \
    R=dffsre_a_reg[6]_input_2_0 \
    S=dffsre_a_reg[6]_input_1_0 \
    Q=dffsre_a_reg[6]_output_0_0

.names lut_$abc$7142$new_new_n201___input_0_0 lut_$abc$7142$new_new_n201___input_0_1 lut_$abc$7142$new_new_n201___input_0_2 __vpr__unconn9 lut_$abc$7142$new_new_n201___input_0_4 lut_$abc$7142$new_new_n201___output_0_0 
11101 1

.names lut_$abc$2588$li05_li05_input_0_0 __vpr__unconn10 lut_$abc$2588$li05_li05_input_0_2 lut_$abc$2588$li05_li05_input_0_3 lut_$abc$2588$li05_li05_input_0_4 lut_$abc$2588$li05_li05_output_0_0 
00100 1
10100 1
10001 1
00101 1

.subckt dffsre \
    C=dffsre_a_reg[5]_clock_0_0 \
    D=dffsre_a_reg[5]_input_0_0 \
    E=dffsre_a_reg[5]_input_3_0 \
    R=dffsre_a_reg[5]_input_2_0 \
    S=dffsre_a_reg[5]_input_1_0 \
    Q=dffsre_a_reg[5]_output_0_0

.names __vpr__unconn11 lut_$abc$2588$li00_li00_input_0_1 __vpr__unconn12 lut_$abc$2588$li00_li00_input_0_3 __vpr__unconn13 lut_$abc$2588$li00_li00_output_0_0 
00000 1

.subckt dffsre \
    C=dffsre_a_reg[0]_clock_0_0 \
    D=dffsre_a_reg[0]_input_0_0 \
    E=dffsre_a_reg[0]_input_3_0 \
    R=dffsre_a_reg[0]_input_2_0 \
    S=dffsre_a_reg[0]_input_1_0 \
    Q=dffsre_a_reg[0]_output_0_0

.names lut_$abc$2588$li01_li01_input_0_0 __vpr__unconn14 __vpr__unconn15 lut_$abc$2588$li01_li01_input_0_3 lut_$abc$2588$li01_li01_input_0_4 lut_$abc$2588$li01_li01_output_0_0 
10000 1
00001 1

.subckt dffsre \
    C=dffsre_a_reg[1]_clock_0_0 \
    D=dffsre_a_reg[1]_input_0_0 \
    E=dffsre_a_reg[1]_input_3_0 \
    R=dffsre_a_reg[1]_input_2_0 \
    S=dffsre_a_reg[1]_input_1_0 \
    Q=dffsre_a_reg[1]_output_0_0

.names lut_$abc$2588$li02_li02_input_0_0 __vpr__unconn16 lut_$abc$2588$li02_li02_input_0_2 lut_$abc$2588$li02_li02_input_0_3 lut_$abc$2588$li02_li02_input_0_4 lut_$abc$2588$li02_li02_output_0_0 
00100 1
10100 1
10001 1
00101 1

.subckt dffsre \
    C=dffsre_a_reg[2]_clock_0_0 \
    D=dffsre_a_reg[2]_input_0_0 \
    E=dffsre_a_reg[2]_input_3_0 \
    R=dffsre_a_reg[2]_input_2_0 \
    S=dffsre_a_reg[2]_input_1_0 \
    Q=dffsre_a_reg[2]_output_0_0

.names lut_$abc$2588$li03_li03_input_0_0 lut_$abc$2588$li03_li03_input_0_1 lut_$abc$2588$li03_li03_input_0_2 lut_$abc$2588$li03_li03_input_0_3 lut_$abc$2588$li03_li03_input_0_4 lut_$abc$2588$li03_li03_output_0_0 
00100 1
10100 1
01100 1
11100 1
11001 1
00101 1
10101 1
01101 1

.subckt dffsre \
    C=dffsre_a_reg[3]_clock_0_0 \
    D=dffsre_a_reg[3]_input_0_0 \
    E=dffsre_a_reg[3]_input_3_0 \
    R=dffsre_a_reg[3]_input_2_0 \
    S=dffsre_a_reg[3]_input_1_0 \
    Q=dffsre_a_reg[3]_output_0_0

.names lut_$abc$7142$new_new_n197___input_0_0 lut_$abc$7142$new_new_n197___input_0_1 lut_$abc$7142$new_new_n197___input_0_2 __vpr__unconn17 lut_$abc$7142$new_new_n197___input_0_4 lut_$abc$7142$new_new_n197___output_0_0 
11101 1

.names lut_$abc$2588$li04_li04_input_0_0 lut_$abc$2588$li04_li04_input_0_1 lut_$abc$2588$li04_li04_input_0_2 lut_$abc$2588$li04_li04_input_0_3 lut_$abc$2588$li04_li04_input_0_4 lut_$abc$2588$li04_li04_input_0_5 lut_$abc$2588$li04_li04_output_0_0 
111100 1
000010 1
100010 1
010010 1
110010 1
001010 1
101010 1
011010 1
111010 1
000110 1
100110 1
010110 1
110110 1
001110 1
101110 1
011110 1

.subckt dffsre \
    C=dffsre_a_reg[4]_clock_0_0 \
    D=dffsre_a_reg[4]_input_0_0 \
    E=dffsre_a_reg[4]_input_3_0 \
    R=dffsre_a_reg[4]_input_2_0 \
    S=dffsre_a_reg[4]_input_1_0 \
    Q=dffsre_a_reg[4]_output_0_0

.names lut_$abc$2588$li14_li14_input_0_0 lut_$abc$2588$li14_li14_input_0_1 lut_$abc$2588$li14_li14_input_0_2 lut_$abc$2588$li14_li14_input_0_3 lut_$abc$2588$li14_li14_input_0_4 lut_$abc$2588$li14_li14_output_0_0 
10000 1
11000 1
10100 1
11100 1
10001 1
11001 1
10101 1
01101 1

.subckt dffsre \
    C=dffsre_a_reg[14]_clock_0_0 \
    D=dffsre_a_reg[14]_input_0_0 \
    E=dffsre_a_reg[14]_input_3_0 \
    R=dffsre_a_reg[14]_input_2_0 \
    S=dffsre_a_reg[14]_input_1_0 \
    Q=dffsre_a_reg[14]_output_0_0

.names lut_$abc$2588$li13_li13_input_0_0 lut_$abc$2588$li13_li13_input_0_1 lut_$abc$2588$li13_li13_input_0_2 lut_$abc$2588$li13_li13_input_0_3 lut_$abc$2588$li13_li13_input_0_4 lut_$abc$2588$li13_li13_input_0_5 lut_$abc$2588$li13_li13_output_0_0 
100000 1
110000 1
101000 1
111000 1
100100 1
110100 1
101100 1
111100 1
100010 1
110010 1
101010 1
111010 1
100110 1
110110 1
101110 1
011110 1

.subckt dffsre \
    C=dffsre_a_reg[13]_clock_0_0 \
    D=dffsre_a_reg[13]_input_0_0 \
    E=dffsre_a_reg[13]_input_3_0 \
    R=dffsre_a_reg[13]_input_2_0 \
    S=dffsre_a_reg[13]_input_1_0 \
    Q=dffsre_a_reg[13]_output_0_0

.names lut_$abc$7142$new_new_n210___input_0_0 lut_$abc$7142$new_new_n210___input_0_1 lut_$abc$7142$new_new_n210___input_0_2 __vpr__unconn18 __vpr__unconn19 lut_$abc$7142$new_new_n210___output_0_0 
11100 1

.names lut_$abc$2588$li12_li12_input_0_0 lut_$abc$2588$li12_li12_input_0_1 lut_$abc$2588$li12_li12_input_0_2 lut_$abc$2588$li12_li12_input_0_3 lut_$abc$2588$li12_li12_input_0_4 lut_$abc$2588$li12_li12_output_0_0 
01000 1
11000 1
01100 1
11100 1
01001 1
11001 1
10101 1
01101 1

.subckt dffsre \
    C=dffsre_a_reg[12]_clock_0_0 \
    D=dffsre_a_reg[12]_input_0_0 \
    E=dffsre_a_reg[12]_input_3_0 \
    R=dffsre_a_reg[12]_input_2_0 \
    S=dffsre_a_reg[12]_input_1_0 \
    Q=dffsre_a_reg[12]_output_0_0

.names lut_$abc$2588$li11_li11_input_0_0 __vpr__unconn20 lut_$abc$2588$li11_li11_input_0_2 lut_$abc$2588$li11_li11_input_0_3 lut_$abc$2588$li11_li11_input_0_4 lut_$abc$2588$li11_li11_output_0_0 
10000 1
10100 1
10001 1
00101 1

.subckt dffsre \
    C=dffsre_a_reg[11]_clock_0_0 \
    D=dffsre_a_reg[11]_input_0_0 \
    E=dffsre_a_reg[11]_input_3_0 \
    R=dffsre_a_reg[11]_input_2_0 \
    S=dffsre_a_reg[11]_input_1_0 \
    Q=dffsre_a_reg[11]_output_0_0

.names __vpr__unconn21 lut_$abc$2588$li08_li08_input_0_1 lut_$abc$2588$li08_li08_input_0_2 lut_$abc$2588$li08_li08_input_0_3 lut_$abc$2588$li08_li08_input_0_4 lut_$abc$2588$li08_li08_output_0_0 
01000 1
01100 1
01001 1
00101 1

.subckt dffsre \
    C=dffsre_a_reg[8]_clock_0_0 \
    D=dffsre_a_reg[8]_input_0_0 \
    E=dffsre_a_reg[8]_input_3_0 \
    R=dffsre_a_reg[8]_input_2_0 \
    S=dffsre_a_reg[8]_input_1_0 \
    Q=dffsre_a_reg[8]_output_0_0

.names lut_$abc$2588$li09_li09_input_0_0 lut_$abc$2588$li09_li09_input_0_1 lut_$abc$2588$li09_li09_input_0_2 lut_$abc$2588$li09_li09_input_0_3 lut_$abc$2588$li09_li09_input_0_4 lut_$abc$2588$li09_li09_output_0_0 
00100 1
10100 1
01100 1
11100 1
11001 1
00101 1
10101 1
01101 1

.subckt dffsre \
    C=dffsre_a_reg[9]_clock_0_0 \
    D=dffsre_a_reg[9]_input_0_0 \
    E=dffsre_a_reg[9]_input_3_0 \
    R=dffsre_a_reg[9]_input_2_0 \
    S=dffsre_a_reg[9]_input_1_0 \
    Q=dffsre_a_reg[9]_output_0_0

.names lut_$abc$7142$new_new_n206___input_0_0 __vpr__unconn22 lut_$abc$7142$new_new_n206___input_0_2 lut_$abc$7142$new_new_n206___input_0_3 lut_$abc$7142$new_new_n206___input_0_4 lut_$abc$7142$new_new_n206___output_0_0 
10111 1

.names lut_$abc$2588$li10_li10_input_0_0 lut_$abc$2588$li10_li10_input_0_1 lut_$abc$2588$li10_li10_input_0_2 lut_$abc$2588$li10_li10_input_0_3 lut_$abc$2588$li10_li10_input_0_4 lut_$abc$2588$li10_li10_input_0_5 lut_$abc$2588$li10_li10_output_0_0 
010000 1
110000 1
011000 1
111000 1
010100 1
110100 1
011100 1
111100 1
010010 1
110010 1
011010 1
111010 1
010110 1
110110 1
101110 1
011110 1

.subckt dffsre \
    C=dffsre_a_reg[10]_clock_0_0 \
    D=dffsre_a_reg[10]_input_0_0 \
    E=dffsre_a_reg[10]_input_3_0 \
    R=dffsre_a_reg[10]_input_2_0 \
    S=dffsre_a_reg[10]_input_1_0 \
    Q=dffsre_a_reg[10]_output_0_0

.names lut_$abc$2588$li25_li25_input_0_0 lut_$abc$2588$li25_li25_input_0_1 lut_$abc$2588$li25_li25_input_0_2 lut_$abc$2588$li25_li25_input_0_3 lut_$abc$2588$li25_li25_input_0_4 lut_$abc$2588$li25_li25_input_0_5 lut_$abc$2588$li25_li25_output_0_0 
100000 1
110000 1
101000 1
111000 1
100010 1
110010 1
101010 1
111010 1
100001 1
110001 1
101001 1
111001 1
100011 1
110011 1
101011 1
011011 1

.subckt dffsre \
    C=dffsre_a_reg[25]_clock_0_0 \
    D=dffsre_a_reg[25]_input_0_0 \
    E=dffsre_a_reg[25]_input_3_0 \
    R=dffsre_a_reg[25]_input_2_0 \
    S=dffsre_a_reg[25]_input_1_0 \
    Q=dffsre_a_reg[25]_output_0_0

.names lut_$abc$2588$li24_li24_input_0_0 lut_$abc$2588$li24_li24_input_0_1 lut_$abc$2588$li24_li24_input_0_2 lut_$abc$2588$li24_li24_input_0_3 lut_$abc$2588$li24_li24_input_0_4 lut_$abc$2588$li24_li24_output_0_0 
10000 1
11000 1
10100 1
11100 1
10010 1
11010 1
10110 1
01110 1

.subckt dffsre \
    C=dffsre_a_reg[24]_clock_0_0 \
    D=dffsre_a_reg[24]_input_0_0 \
    E=dffsre_a_reg[24]_input_3_0 \
    R=dffsre_a_reg[24]_input_2_0 \
    S=dffsre_a_reg[24]_input_1_0 \
    Q=dffsre_a_reg[24]_output_0_0

.names lut_$abc$2588$li23_li23_input_0_0 lut_$abc$2588$li23_li23_input_0_1 lut_$abc$2588$li23_li23_input_0_2 __vpr__unconn23 lut_$abc$2588$li23_li23_input_0_4 lut_$abc$2588$li23_li23_output_0_0 
10000 1
11000 1
10100 1
01100 1

.subckt dffsre \
    C=dffsre_a_reg[23]_clock_0_0 \
    D=dffsre_a_reg[23]_input_0_0 \
    E=dffsre_a_reg[23]_input_3_0 \
    R=dffsre_a_reg[23]_input_2_0 \
    S=dffsre_a_reg[23]_input_1_0 \
    Q=dffsre_a_reg[23]_output_0_0

.names __vpr__unconn24 lut_$abc$2588$li22_li22_input_0_1 lut_$abc$2588$li22_li22_input_0_2 __vpr__unconn25 lut_$abc$2588$li22_li22_input_0_4 lut_$abc$2588$li22_li22_output_0_0 
01000 1
00100 1

.subckt dffsre \
    C=dffsre_a_reg[22]_clock_0_0 \
    D=dffsre_a_reg[22]_input_0_0 \
    E=dffsre_a_reg[22]_input_3_0 \
    R=dffsre_a_reg[22]_input_2_0 \
    S=dffsre_a_reg[22]_input_1_0 \
    Q=dffsre_a_reg[22]_output_0_0

.names lut_$abc$7142$new_new_n217___input_0_0 __vpr__unconn26 __vpr__unconn27 __vpr__unconn28 lut_$abc$7142$new_new_n217___input_0_4 lut_$abc$7142$new_new_n217___output_0_0 
10001 1

.names lut_$abc$7142$new_new_n221___input_0_0 lut_$abc$7142$new_new_n221___input_0_1 lut_$abc$7142$new_new_n221___input_0_2 lut_$abc$7142$new_new_n221___input_0_3 lut_$abc$7142$new_new_n221___input_0_4 lut_$abc$7142$new_new_n221___output_0_0 
11111 1

.names lut_$abc$7142$new_new_n223___input_0_0 lut_$abc$7142$new_new_n223___input_0_1 lut_$abc$7142$new_new_n223___input_0_2 lut_$abc$7142$new_new_n223___input_0_3 lut_$abc$7142$new_new_n223___input_0_4 lut_$abc$7142$new_new_n223___input_0_5 lut_$abc$7142$new_new_n223___output_0_0 
111111 1

.names lut_$abc$7142$new_new_n228___input_0_0 lut_$abc$7142$new_new_n228___input_0_1 lut_$abc$7142$new_new_n228___input_0_2 lut_$abc$7142$new_new_n228___input_0_3 lut_$abc$7142$new_new_n228___input_0_4 lut_$abc$7142$new_new_n228___output_0_0 
11111 1

.names lut_$abc$7142$new_new_n229___input_0_0 lut_$abc$7142$new_new_n229___input_0_1 lut_$abc$7142$new_new_n229___input_0_2 lut_$abc$7142$new_new_n229___input_0_3 lut_$abc$7142$new_new_n229___input_0_4 lut_$abc$7142$new_new_n229___input_0_5 lut_$abc$7142$new_new_n229___output_0_0 
111111 1

.names lut_$abc$2588$li15_li15_input_0_0 lut_$abc$2588$li15_li15_input_0_1 lut_$abc$2588$li15_li15_input_0_2 lut_$abc$2588$li15_li15_input_0_3 lut_$abc$2588$li15_li15_input_0_4 lut_$abc$2588$li15_li15_input_0_5 lut_$abc$2588$li15_li15_output_0_0 
010000 1
110000 1
011000 1
111000 1
010010 1
110010 1
011010 1
111010 1
010001 1
110001 1
011001 1
111001 1
010011 1
110011 1
101011 1
011011 1

.subckt dffsre \
    C=dffsre_$abc$2429$lo10_clock_0_0 \
    D=dffsre_$abc$2429$lo10_input_0_0 \
    E=dffsre_$abc$2429$lo10_input_3_0 \
    R=dffsre_$abc$2429$lo10_input_2_0 \
    S=dffsre_$abc$2429$lo10_input_1_0 \
    Q=dffsre_$abc$2429$lo10_output_0_0

.names lut_$abc$7142$new_new_n140___input_0_0 lut_$abc$7142$new_new_n140___input_0_1 lut_$abc$7142$new_new_n140___input_0_2 lut_$abc$7142$new_new_n140___input_0_3 __vpr__unconn29 lut_$abc$7142$new_new_n140___output_0_0 
11110 1

.names lut_$abc$7142$new_new_n135___input_0_0 lut_$abc$7142$new_new_n135___input_0_1 lut_$abc$7142$new_new_n135___input_0_2 lut_$abc$7142$new_new_n135___input_0_3 lut_$abc$7142$new_new_n135___input_0_4 lut_$abc$7142$new_new_n135___input_0_5 lut_$abc$7142$new_new_n135___output_0_0 
111111 1

.names lut_$abc$2429$li23_li23_input_0_0 lut_$abc$2429$li23_li23_input_0_1 lut_$abc$2429$li23_li23_input_0_2 lut_$abc$2429$li23_li23_input_0_3 lut_$abc$2429$li23_li23_input_0_4 lut_$abc$2429$li23_li23_input_0_5 lut_$abc$2429$li23_li23_output_0_0 
000000 0
010000 0
001000 0
011000 0
000100 0
010100 0
001100 0
011100 0
000010 0
100010 0
010010 0
110010 0
001010 0
101010 0
011010 0
111010 0
000001 0
010001 0
001001 0
111001 0
000101 0
010101 0
001101 0
111101 0
000011 0
100011 0
010011 0
110011 0
001011 0
101011 0
011011 0
111011 0

.subckt dffsre \
    C=dffsre_$abc$2429$lo23_clock_0_0 \
    D=dffsre_$abc$2429$lo23_input_0_0 \
    E=dffsre_$abc$2429$lo23_input_3_0 \
    R=dffsre_$abc$2429$lo23_input_2_0 \
    S=dffsre_$abc$2429$lo23_input_1_0 \
    Q=dffsre_$abc$2429$lo23_output_0_0

.names lut_$abc$7142$new_new_n142___input_0_0 lut_$abc$7142$new_new_n142___input_0_1 lut_$abc$7142$new_new_n142___input_0_2 lut_$abc$7142$new_new_n142___input_0_3 lut_$abc$7142$new_new_n142___input_0_4 lut_$abc$7142$new_new_n142___input_0_5 lut_$abc$7142$new_new_n142___output_0_0 
111111 1

.names lut_$abc$2429$li12_li12_input_0_0 lut_$abc$2429$li12_li12_input_0_1 lut_$abc$2429$li12_li12_input_0_2 lut_$abc$2429$li12_li12_input_0_3 lut_$abc$2429$li12_li12_input_0_4 lut_$abc$2429$li12_li12_output_0_0 
00000 0
10000 0
00100 0
11100 0
00010 0
10010 0
01010 0
11010 0
00110 0
10110 0
01110 0
11110 0
00001 0
10001 0
00101 0
11101 0

.subckt dffsre \
    C=dffsre_$abc$2429$lo12_clock_0_0 \
    D=dffsre_$abc$2429$lo12_input_0_0 \
    E=dffsre_$abc$2429$lo12_input_3_0 \
    R=dffsre_$abc$2429$lo12_input_2_0 \
    S=dffsre_$abc$2429$lo12_input_1_0 \
    Q=dffsre_$abc$2429$lo12_output_0_0

.names lut_$abc$7142$new_new_n181___input_0_0 lut_$abc$7142$new_new_n181___input_0_1 lut_$abc$7142$new_new_n181___input_0_2 lut_$abc$7142$new_new_n181___input_0_3 lut_$abc$7142$new_new_n181___input_0_4 lut_$abc$7142$new_new_n181___input_0_5 lut_$abc$7142$new_new_n181___output_0_0 
000000 1
110000 1
001010 1
111010 1
000101 1
110101 1
001111 1
111111 1

.subckt dffsre \
    C=dffsre_$abc$2429$lo11_clock_0_0 \
    D=dffsre_$abc$2429$lo11_input_0_0 \
    E=dffsre_$abc$2429$lo11_input_3_0 \
    R=dffsre_$abc$2429$lo11_input_2_0 \
    S=dffsre_$abc$2429$lo11_input_1_0 \
    Q=dffsre_$abc$2429$lo11_output_0_0

.names lut_$abc$2429$li06_li06_input_0_0 lut_$abc$2429$li06_li06_input_0_1 lut_$abc$2429$li06_li06_input_0_2 lut_$abc$2429$li06_li06_input_0_3 __vpr__unconn30 lut_$abc$2429$li06_li06_output_0_0 
10000 1
11000 1
00100 1
01100 1
01010 1
11010 1
01110 1
11110 1

.subckt dffsre \
    C=dffsre_$abc$2429$lo06_clock_0_0 \
    D=dffsre_$abc$2429$lo06_input_0_0 \
    E=dffsre_$abc$2429$lo06_input_3_0 \
    R=dffsre_$abc$2429$lo06_input_2_0 \
    S=dffsre_$abc$2429$lo06_input_1_0 \
    Q=dffsre_$abc$2429$lo06_output_0_0

.names lut_$abc$2588$li16_li16_input_0_0 lut_$abc$2588$li16_li16_input_0_1 lut_$abc$2588$li16_li16_input_0_2 lut_$abc$2588$li16_li16_input_0_3 lut_$abc$2588$li16_li16_input_0_4 lut_$abc$2588$li16_li16_input_0_5 lut_$abc$2588$li16_li16_output_0_0 
010000 1
110000 1
011000 1
111000 1
010100 1
110100 1
011100 1
111100 1
010010 1
110010 1
011010 1
111010 1
010110 1
110110 1
101110 1
011110 1

.subckt dffsre \
    C=dffsre_a_reg[16]_clock_0_0 \
    D=dffsre_a_reg[16]_input_0_0 \
    E=dffsre_a_reg[16]_input_3_0 \
    R=dffsre_a_reg[16]_input_2_0 \
    S=dffsre_a_reg[16]_input_1_0 \
    Q=dffsre_a_reg[16]_output_0_0

.names lut_$abc$2429$li29_li29_input_0_0 lut_$abc$2429$li29_li29_input_0_1 lut_$abc$2429$li29_li29_input_0_2 lut_$abc$2429$li29_li29_input_0_3 lut_$abc$2429$li29_li29_input_0_4 lut_$abc$2429$li29_li29_input_0_5 lut_$abc$2429$li29_li29_output_0_0 
000000 0
010000 0
001000 0
011000 0
000100 0
100100 0
010100 0
110100 0
001100 0
101100 0
011100 0
111100 0
000010 0
010010 0
001010 0
111010 0
000110 0
100110 0
010110 0
110110 0
001110 0
101110 0
011110 0
111110 0
000001 0
010001 0
001001 0
011001 0
000011 0
010011 0
001011 0
111011 0

.subckt dffsre \
    C=dffsre_$abc$2429$lo29_clock_0_0 \
    D=dffsre_$abc$2429$lo29_input_0_0 \
    E=dffsre_$abc$2429$lo29_input_3_0 \
    R=dffsre_$abc$2429$lo29_input_2_0 \
    S=dffsre_$abc$2429$lo29_input_1_0 \
    Q=dffsre_$abc$2429$lo29_output_0_0

.names lut_$abc$7142$new_new_n134___input_0_0 lut_$abc$7142$new_new_n134___input_0_1 lut_$abc$7142$new_new_n134___input_0_2 __vpr__unconn31 lut_$abc$7142$new_new_n134___input_0_4 lut_$abc$7142$new_new_n134___output_0_0 
11101 1

.names lut_$abc$2429$li09_li09_input_0_0 lut_$abc$2429$li09_li09_input_0_1 lut_$abc$2429$li09_li09_input_0_2 lut_$abc$2429$li09_li09_input_0_3 lut_$abc$2429$li09_li09_input_0_4 lut_$abc$2429$li09_li09_output_0_0 
00000 0
01000 0
00100 0
01100 0
00010 0
10010 0
01010 0
11010 0
00001 0
11001 0
00101 0
11101 0
00011 0
10011 0
01011 0
11011 0

.subckt dffsre \
    C=dffsre_$abc$2429$lo09_clock_0_0 \
    D=dffsre_$abc$2429$lo09_input_0_0 \
    E=dffsre_$abc$2429$lo09_input_3_0 \
    R=dffsre_$abc$2429$lo09_input_2_0 \
    S=dffsre_$abc$2429$lo09_input_1_0 \
    Q=dffsre_$abc$2429$lo09_output_0_0

.names lut_$abc$2429$li31_li31_input_0_0 lut_$abc$2429$li31_li31_input_0_1 lut_$abc$2429$li31_li31_input_0_2 lut_$abc$2429$li31_li31_input_0_3 lut_$abc$2429$li31_li31_input_0_4 lut_$abc$2429$li31_li31_output_0_0 
00000 0
01000 0
00100 0
01100 0
00010 0
10010 0
00110 0
10110 0
00001 0
01001 0
10101 0
11101 0
00011 0
10011 0
00111 0
10111 0

.subckt dffsre \
    C=dffsre_$abc$2429$lo31_clock_0_0 \
    D=dffsre_$abc$2429$lo31_input_0_0 \
    E=dffsre_$abc$2429$lo31_input_3_0 \
    R=dffsre_$abc$2429$lo31_input_2_0 \
    S=dffsre_$abc$2429$lo31_input_1_0 \
    Q=dffsre_$abc$2429$lo31_output_0_0

.names lut_$abc$7142$new_new_n133___input_0_0 lut_$abc$7142$new_new_n133___input_0_1 __vpr__unconn32 __vpr__unconn33 __vpr__unconn34 lut_$abc$7142$new_new_n133___output_0_0 
11000 1

.names __vpr__unconn35 lut_$abc$2429$li28_li28_input_0_1 lut_$abc$2429$li28_li28_input_0_2 lut_$abc$2429$li28_li28_input_0_3 lut_$abc$2429$li28_li28_input_0_4 lut_$abc$2429$li28_li28_output_0_0 
01000 1
01100 1
00110 1
01110 1
00001 1
00101 1
00111 1
01111 1

.subckt dffsre \
    C=dffsre_$abc$2429$lo28_clock_0_0 \
    D=dffsre_$abc$2429$lo28_input_0_0 \
    E=dffsre_$abc$2429$lo28_input_3_0 \
    R=dffsre_$abc$2429$lo28_input_2_0 \
    S=dffsre_$abc$2429$lo28_input_1_0 \
    Q=dffsre_$abc$2429$lo28_output_0_0

.subckt dffsre \
    C=dffsre_a_reg[21]_clock_0_0 \
    D=dffsre_a_reg[21]_input_0_0 \
    E=dffsre_a_reg[21]_input_3_0 \
    R=dffsre_a_reg[21]_input_2_0 \
    S=dffsre_a_reg[21]_input_1_0 \
    Q=dffsre_a_reg[21]_output_0_0

.names lut_$abc$2588$li18_li18_input_0_0 lut_$abc$2588$li18_li18_input_0_1 lut_$abc$2588$li18_li18_input_0_2 __vpr__unconn36 lut_$abc$2588$li18_li18_input_0_4 lut_$abc$2588$li18_li18_output_0_0 
00100 1
10100 1
10001 1
00101 1

.subckt dffsre \
    C=dffsre_a_reg[18]_clock_0_0 \
    D=dffsre_a_reg[18]_input_0_0 \
    E=dffsre_a_reg[18]_input_3_0 \
    R=dffsre_a_reg[18]_input_2_0 \
    S=dffsre_a_reg[18]_input_1_0 \
    Q=dffsre_a_reg[18]_output_0_0

.names lut_$abc$2588$li19_li19_input_0_0 lut_$abc$2588$li19_li19_input_0_1 lut_$abc$2588$li19_li19_input_0_2 lut_$abc$2588$li19_li19_input_0_3 lut_$abc$2588$li19_li19_input_0_4 lut_$abc$2588$li19_li19_output_0_0 
00100 1
10100 1
01100 1
11100 1
11001 1
00101 1
10101 1
01101 1

.subckt dffsre \
    C=dffsre_a_reg[19]_clock_0_0 \
    D=dffsre_a_reg[19]_input_0_0 \
    E=dffsre_a_reg[19]_input_3_0 \
    R=dffsre_a_reg[19]_input_2_0 \
    S=dffsre_a_reg[19]_input_1_0 \
    Q=dffsre_a_reg[19]_output_0_0

.names lut_$abc$2588$li20_li20_input_0_0 lut_$abc$2588$li20_li20_input_0_1 lut_$abc$2588$li20_li20_input_0_2 lut_$abc$2588$li20_li20_input_0_3 lut_$abc$2588$li20_li20_input_0_4 lut_$abc$2588$li20_li20_input_0_5 lut_$abc$2588$li20_li20_output_0_0 
100000 1
110000 1
101000 1
111000 1
100010 1
110010 1
101010 1
111010 1
100001 1
110001 1
101001 1
111001 1
100011 1
110011 1
101011 1
011011 1

.subckt dffsre \
    C=dffsre_a_reg[20]_clock_0_0 \
    D=dffsre_a_reg[20]_input_0_0 \
    E=dffsre_a_reg[20]_input_3_0 \
    R=dffsre_a_reg[20]_input_2_0 \
    S=dffsre_a_reg[20]_input_1_0 \
    Q=dffsre_a_reg[20]_output_0_0

.names lut_$abc$2429$li18_li18_input_0_0 lut_$abc$2429$li18_li18_input_0_1 lut_$abc$2429$li18_li18_input_0_2 lut_$abc$2429$li18_li18_input_0_3 lut_$abc$2429$li18_li18_input_0_4 lut_$abc$2429$li18_li18_input_0_5 lut_$abc$2429$li18_li18_output_0_0 
000000 0
010000 0
001000 0
011000 0
000100 0
100100 0
001100 0
101100 0
000010 0
010010 0
001010 0
011010 0
000110 0
100110 0
001110 0
101110 0
000001 0
010001 0
001001 0
011001 0
000101 0
100101 0
001101 0
101101 0
000011 0
010011 0
101011 0
111011 0
000111 0
100111 0
001111 0
101111 0

.names lut_$abc$7142$new_new_n176___input_0_0 lut_$abc$7142$new_new_n176___input_0_1 lut_$abc$7142$new_new_n176___input_0_2 lut_$abc$7142$new_new_n176___input_0_3 lut_$abc$7142$new_new_n176___input_0_4 lut_$abc$7142$new_new_n176___input_0_5 lut_$abc$7142$new_new_n176___output_0_0 
000000 1
101000 1
010010 1
111010 1
000101 1
101101 1
010111 1
111111 1

.names lut_$abc$7142$new_new_n178___input_0_0 lut_$abc$7142$new_new_n178___input_0_1 lut_$abc$7142$new_new_n178___input_0_2 lut_$abc$7142$new_new_n178___input_0_3 lut_$abc$7142$new_new_n178___input_0_4 lut_$abc$7142$new_new_n178___input_0_5 lut_$abc$7142$new_new_n178___output_0_0 
110000 1
111010 1
110101 1
111111 1

.subckt dffsre \
    C=dffsre_$abc$2429$lo18_clock_0_0 \
    D=dffsre_$abc$2429$lo18_input_0_0 \
    E=dffsre_$abc$2429$lo18_input_3_0 \
    R=dffsre_$abc$2429$lo18_input_2_0 \
    S=dffsre_$abc$2429$lo18_input_1_0 \
    Q=dffsre_$abc$2429$lo18_output_0_0

.names __vpr__unconn37 lut_$abc$7142$new_new_n177___input_0_1 lut_$abc$7142$new_new_n177___input_0_2 lut_$abc$7142$new_new_n177___input_0_3 lut_$abc$7142$new_new_n177___input_0_4 lut_$abc$7142$new_new_n177___output_0_0 
00000 1
00110 1
01001 1
01111 1

.names __vpr__unconn38 __vpr__unconn39 lut_$abc$2588$li26_li26_input_0_2 lut_$abc$2588$li26_li26_input_0_3 lut_$abc$2588$li26_li26_input_0_4 lut_$abc$2588$li26_li26_output_0_0 
00100 1
00001 1

.subckt dffsre \
    C=dffsre_a_reg[26]_clock_0_0 \
    D=dffsre_a_reg[26]_input_0_0 \
    E=dffsre_a_reg[26]_input_3_0 \
    R=dffsre_a_reg[26]_input_2_0 \
    S=dffsre_a_reg[26]_input_1_0 \
    Q=dffsre_a_reg[26]_output_0_0

.names __vpr__unconn40 lut_$abc$2588$li27_li27_input_0_1 lut_$abc$2588$li27_li27_input_0_2 lut_$abc$2588$li27_li27_input_0_3 lut_$abc$2588$li27_li27_input_0_4 lut_$abc$2588$li27_li27_output_0_0 
01000 1
01100 1
01001 1
00101 1

.subckt dffsre \
    C=dffsre_a_reg[27]_clock_0_0 \
    D=dffsre_a_reg[27]_input_0_0 \
    E=dffsre_a_reg[27]_input_3_0 \
    R=dffsre_a_reg[27]_input_2_0 \
    S=dffsre_a_reg[27]_input_1_0 \
    Q=dffsre_a_reg[27]_output_0_0

.names lut_$abc$2588$li30_li30_input_0_0 lut_$abc$2588$li30_li30_input_0_1 lut_$abc$2588$li30_li30_input_0_2 lut_$abc$2588$li30_li30_input_0_3 lut_$abc$2588$li30_li30_input_0_4 lut_$abc$2588$li30_li30_output_0_0 
01000 1
11000 1
01100 1
11100 1
01001 1
11001 1
10101 1
01101 1

.subckt dffsre \
    C=dffsre_a_reg[30]_clock_0_0 \
    D=dffsre_a_reg[30]_input_0_0 \
    E=dffsre_a_reg[30]_input_3_0 \
    R=dffsre_a_reg[30]_input_2_0 \
    S=dffsre_a_reg[30]_input_1_0 \
    Q=dffsre_a_reg[30]_output_0_0

.names lut_$abc$2588$li29_li29_input_0_0 __vpr__unconn41 lut_$abc$2588$li29_li29_input_0_2 lut_$abc$2588$li29_li29_input_0_3 lut_$abc$2588$li29_li29_input_0_4 lut_$abc$2588$li29_li29_output_0_0 
10100 1
00001 1
10001 1
00101 1

.subckt dffsre \
    C=dffsre_a_reg[29]_clock_0_0 \
    D=dffsre_a_reg[29]_input_0_0 \
    E=dffsre_a_reg[29]_input_3_0 \
    R=dffsre_a_reg[29]_input_2_0 \
    S=dffsre_a_reg[29]_input_1_0 \
    Q=dffsre_a_reg[29]_output_0_0

.names lut_$abc$2588$li28_li28_input_0_0 lut_$abc$2588$li28_li28_input_0_1 lut_$abc$2588$li28_li28_input_0_2 lut_$abc$2588$li28_li28_input_0_3 lut_$abc$2588$li28_li28_input_0_4 lut_$abc$2588$li28_li28_output_0_0 
10000 1
11000 1
10100 1
11100 1
10001 1
11001 1
10101 1
01101 1

.subckt dffsre \
    C=dffsre_a_reg[28]_clock_0_0 \
    D=dffsre_a_reg[28]_input_0_0 \
    E=dffsre_a_reg[28]_input_3_0 \
    R=dffsre_a_reg[28]_input_2_0 \
    S=dffsre_a_reg[28]_input_1_0 \
    Q=dffsre_a_reg[28]_output_0_0

.names lut_$abc$7142$new_new_n233___input_0_0 lut_$abc$7142$new_new_n233___input_0_1 lut_$abc$7142$new_new_n233___input_0_2 __vpr__unconn42 __vpr__unconn43 lut_$abc$7142$new_new_n233___output_0_0 
11100 1

.names lut_$abc$2588$li31_li31_input_0_0 lut_$abc$2588$li31_li31_input_0_1 lut_$abc$2588$li31_li31_input_0_2 lut_$abc$2588$li31_li31_input_0_3 lut_$abc$2588$li31_li31_input_0_4 lut_$abc$2588$li31_li31_input_0_5 lut_$abc$2588$li31_li31_output_0_0 
111100 1
000010 1
100010 1
010010 1
110010 1
001010 1
101010 1
011010 1
111010 1
000110 1
100110 1
010110 1
110110 1
001110 1
101110 1
011110 1

.subckt dffsre \
    C=dffsre_a_reg[31]_clock_0_0 \
    D=dffsre_a_reg[31]_input_0_0 \
    E=dffsre_a_reg[31]_input_3_0 \
    R=dffsre_a_reg[31]_input_2_0 \
    S=dffsre_a_reg[31]_input_1_0 \
    Q=dffsre_a_reg[31]_output_0_0

.names lut_$abc$7142$new_new_n179___input_0_0 lut_$abc$7142$new_new_n179___input_0_1 lut_$abc$7142$new_new_n179___input_0_2 lut_$abc$7142$new_new_n179___input_0_3 lut_$abc$7142$new_new_n179___input_0_4 lut_$abc$7142$new_new_n179___input_0_5 lut_$abc$7142$new_new_n179___output_0_0 
000000 1
001100 1
010010 1
011110 1
100001 1
101101 1
110011 1
111111 1

.names lut_$abc$2429$li03_li03_input_0_0 lut_$abc$2429$li03_li03_input_0_1 lut_$abc$2429$li03_li03_input_0_2 lut_$abc$2429$li03_li03_input_0_3 lut_$abc$2429$li03_li03_input_0_4 lut_$abc$2429$li03_li03_input_0_5 lut_$abc$2429$li03_li03_output_0_0 
000000 0
100000 0
001000 0
101000 0
000100 0
100100 0
001100 0
111100 0
000010 0
100010 0
010010 0
110010 0
001010 0
101010 0
011010 0
111010 0
000110 0
100110 0
010110 0
110110 0
001110 0
101110 0
011110 0
111110 0
000001 0
100001 0
001001 0
101001 0
000101 0
100101 0
001101 0
111101 0

.names lut_$abc$7142$new_new_n138___input_0_0 lut_$abc$7142$new_new_n138___input_0_1 lut_$abc$7142$new_new_n138___input_0_2 lut_$abc$7142$new_new_n138___input_0_3 lut_$abc$7142$new_new_n138___input_0_4 lut_$abc$7142$new_new_n138___input_0_5 lut_$abc$7142$new_new_n138___output_0_0 
111111 1

.names lut_$abc$2429$li07_li07_input_0_0 lut_$abc$2429$li07_li07_input_0_1 lut_$abc$2429$li07_li07_input_0_2 lut_$abc$2429$li07_li07_input_0_3 lut_$abc$2429$li07_li07_input_0_4 lut_$abc$2429$li07_li07_output_0_0 
00000 0
01000 0
00100 0
11100 0
00010 0
01010 0
00110 0
11110 0
00001 0
10001 0
01001 0
11001 0
00101 0
10101 0
01101 0
11101 0

.subckt dffsre \
    C=dffsre_$abc$2429$lo07_clock_0_0 \
    D=dffsre_$abc$2429$lo07_input_0_0 \
    E=dffsre_$abc$2429$lo07_input_3_0 \
    R=dffsre_$abc$2429$lo07_input_2_0 \
    S=dffsre_$abc$2429$lo07_input_1_0 \
    Q=dffsre_$abc$2429$lo07_output_0_0

.subckt dffsre \
    C=dffsre_$abc$2429$lo13_clock_0_0 \
    D=dffsre_$abc$2429$lo13_input_0_0 \
    E=dffsre_$abc$2429$lo13_input_3_0 \
    R=dffsre_$abc$2429$lo13_input_2_0 \
    S=dffsre_$abc$2429$lo13_input_1_0 \
    Q=dffsre_$abc$2429$lo13_output_0_0

.names lut_$abc$2429$li30_li30_input_0_0 lut_$abc$2429$li30_li30_input_0_1 lut_$abc$2429$li30_li30_input_0_2 lut_$abc$2429$li30_li30_input_0_3 __vpr__unconn44 lut_$abc$2429$li30_li30_output_0_0 
01000 1
11000 1
00100 1
10100 1
10010 1
11010 1
10110 1
11110 1

.subckt dffsre \
    C=dffsre_$abc$2429$lo30_clock_0_0 \
    D=dffsre_$abc$2429$lo30_input_0_0 \
    E=dffsre_$abc$2429$lo30_input_3_0 \
    R=dffsre_$abc$2429$lo30_input_2_0 \
    S=dffsre_$abc$2429$lo30_input_1_0 \
    Q=dffsre_$abc$2429$lo30_output_0_0

.subckt dffsre \
    C=dffsre_$abc$2429$lo03_clock_0_0 \
    D=dffsre_$abc$2429$lo03_input_0_0 \
    E=dffsre_$abc$2429$lo03_input_3_0 \
    R=dffsre_$abc$2429$lo03_input_2_0 \
    S=dffsre_$abc$2429$lo03_input_1_0 \
    Q=dffsre_$abc$2429$lo03_output_0_0

.names __vpr__unconn45 lut_$abc$2429$li26_li26_input_0_1 lut_$abc$2429$li26_li26_input_0_2 lut_$abc$2429$li26_li26_input_0_3 lut_$abc$2429$li26_li26_input_0_4 lut_$abc$2429$li26_li26_output_0_0 
01000 1
00100 1
01010 1
00110 1
00011 1
01011 1
00111 1
01111 1

.subckt dffsre \
    C=dffsre_$abc$2429$lo26_clock_0_0 \
    D=dffsre_$abc$2429$lo26_input_0_0 \
    E=dffsre_$abc$2429$lo26_input_3_0 \
    R=dffsre_$abc$2429$lo26_input_2_0 \
    S=dffsre_$abc$2429$lo26_input_1_0 \
    Q=dffsre_$abc$2429$lo26_output_0_0

.subckt dffsre \
    C=dffsre_$abc$2429$lo22_clock_0_0 \
    D=dffsre_$abc$2429$lo22_input_0_0 \
    E=dffsre_$abc$2429$lo22_input_3_0 \
    R=dffsre_$abc$2429$lo22_input_2_0 \
    S=dffsre_$abc$2429$lo22_input_1_0 \
    Q=dffsre_$abc$2429$lo22_output_0_0

.names lut_$abc$7142$new_new_n137___input_0_0 lut_$abc$7142$new_new_n137___input_0_1 lut_$abc$7142$new_new_n137___input_0_2 __vpr__unconn46 lut_$abc$7142$new_new_n137___input_0_4 lut_$abc$7142$new_new_n137___output_0_0 
11101 1

.names lut_$abc$7142$new_new_n173___input_0_0 lut_$abc$7142$new_new_n173___input_0_1 lut_$abc$7142$new_new_n173___input_0_2 lut_$abc$7142$new_new_n173___input_0_3 lut_$abc$7142$new_new_n173___input_0_4 lut_$abc$7142$new_new_n173___input_0_5 lut_$abc$7142$new_new_n173___output_0_0 
000000 1
101000 1
000110 1
101110 1
010001 1
111001 1
010111 1
111111 1

.names lut_$abc$7142$new_new_n149___input_0_0 lut_$abc$7142$new_new_n149___input_0_1 lut_$abc$7142$new_new_n149___input_0_2 lut_$abc$7142$new_new_n149___input_0_3 lut_$abc$7142$new_new_n149___input_0_4 lut_$abc$7142$new_new_n149___input_0_5 lut_$abc$7142$new_new_n149___output_0_0 
111111 1

.subckt dffsre \
    C=dffsre_$abc$2429$lo19_clock_0_0 \
    D=dffsre_$abc$2429$lo19_input_0_0 \
    E=dffsre_$abc$2429$lo19_input_3_0 \
    R=dffsre_$abc$2429$lo19_input_2_0 \
    S=dffsre_$abc$2429$lo19_input_1_0 \
    Q=dffsre_$abc$2429$lo19_output_0_0

.names lut_$abc$2429$li21_li21_input_0_0 lut_$abc$2429$li21_li21_input_0_1 __vpr__unconn47 lut_$abc$2429$li21_li21_input_0_3 lut_$abc$2429$li21_li21_input_0_4 lut_$abc$2429$li21_li21_output_0_0 
10000 1
01000 1
10010 1
01010 1
00011 1
10011 1
01011 1
11011 1

.subckt dffsre \
    C=dffsre_$abc$2429$lo21_clock_0_0 \
    D=dffsre_$abc$2429$lo21_input_0_0 \
    E=dffsre_$abc$2429$lo21_input_3_0 \
    R=dffsre_$abc$2429$lo21_input_2_0 \
    S=dffsre_$abc$2429$lo21_input_1_0 \
    Q=dffsre_$abc$2429$lo21_output_0_0

.names lut_$abc$2429$li00_li00_input_0_0 lut_$abc$2429$li00_li00_input_0_1 lut_$abc$2429$li00_li00_input_0_2 lut_$abc$2429$li00_li00_input_0_3 lut_$abc$2429$li00_li00_input_0_4 lut_$abc$2429$li00_li00_output_0_0 
00000 0
10000 0
00100 0
11100 0
00010 0
10010 0
00110 0
11110 0
00001 0
10001 0
01001 0
11001 0
00101 0
10101 0
01101 0
11101 0

.subckt dffsre \
    C=dffsre_$abc$2429$lo00_clock_0_0 \
    D=dffsre_$abc$2429$lo00_input_0_0 \
    E=dffsre_$abc$2429$lo00_input_3_0 \
    R=dffsre_$abc$2429$lo00_input_2_0 \
    S=dffsre_$abc$2429$lo00_input_1_0 \
    Q=dffsre_$abc$2429$lo00_output_0_0

.names lut_$abc$2429$li02_li02_input_0_0 lut_$abc$2429$li02_li02_input_0_1 lut_$abc$2429$li02_li02_input_0_2 lut_$abc$2429$li02_li02_input_0_3 lut_$abc$2429$li02_li02_input_0_4 lut_$abc$2429$li02_li02_output_0_0 
00000 0
10000 0
00100 0
11100 0
00010 0
10010 0
00110 0
11110 0
00001 0
10001 0
01001 0
11001 0
00101 0
10101 0
01101 0
11101 0

.subckt dffsre \
    C=dffsre_$abc$2429$lo02_clock_0_0 \
    D=dffsre_$abc$2429$lo02_input_0_0 \
    E=dffsre_$abc$2429$lo02_input_3_0 \
    R=dffsre_$abc$2429$lo02_input_2_0 \
    S=dffsre_$abc$2429$lo02_input_1_0 \
    Q=dffsre_$abc$2429$lo02_output_0_0

.names lut_$abc$2429$li01_li01_input_0_0 lut_$abc$2429$li01_li01_input_0_1 lut_$abc$2429$li01_li01_input_0_2 lut_$abc$2429$li01_li01_input_0_3 lut_$abc$2429$li01_li01_input_0_4 lut_$abc$2429$li01_li01_input_0_5 lut_$abc$2429$li01_li01_output_0_0 
000000 0
010000 0
001000 0
011000 0
000100 0
010100 0
001100 0
011100 0
000010 0
010010 0
001010 0
111010 0
000110 0
010110 0
001110 0
111110 0
000001 0
100001 0
010001 0
110001 0
001001 0
101001 0
011001 0
111001 0
000011 0
100011 0
010011 0
110011 0
001011 0
101011 0
011011 0
111011 0

.subckt dffsre \
    C=dffsre_$abc$2429$lo01_clock_0_0 \
    D=dffsre_$abc$2429$lo01_input_0_0 \
    E=dffsre_$abc$2429$lo01_input_3_0 \
    R=dffsre_$abc$2429$lo01_input_2_0 \
    S=dffsre_$abc$2429$lo01_input_1_0 \
    Q=dffsre_$abc$2429$lo01_output_0_0

.names lut_$abc$2429$li14_li14_input_0_0 lut_$abc$2429$li14_li14_input_0_1 lut_$abc$2429$li14_li14_input_0_2 lut_$abc$2429$li14_li14_input_0_3 lut_$abc$2429$li14_li14_input_0_4 lut_$abc$2429$li14_li14_output_0_0 
00000 0
10000 0
00100 0
11100 0
00010 0
10010 0
01010 0
11010 0
00110 0
10110 0
01110 0
11110 0
00001 0
10001 0
00101 0
11101 0

.subckt dffsre \
    C=dffsre_$abc$2429$lo14_clock_0_0 \
    D=dffsre_$abc$2429$lo14_input_0_0 \
    E=dffsre_$abc$2429$lo14_input_3_0 \
    R=dffsre_$abc$2429$lo14_input_2_0 \
    S=dffsre_$abc$2429$lo14_input_1_0 \
    Q=dffsre_$abc$2429$lo14_output_0_0

.names lut_$abc$7142$new_new_n150___input_0_0 lut_$abc$7142$new_new_n150___input_0_1 __vpr__unconn48 __vpr__unconn49 __vpr__unconn50 lut_$abc$7142$new_new_n150___output_0_0 
11000 1

.names lut_$abc$7142$new_new_n151___input_0_0 lut_$abc$7142$new_new_n151___input_0_1 __vpr__unconn51 lut_$abc$7142$new_new_n151___input_0_3 lut_$abc$7142$new_new_n151___input_0_4 lut_$abc$7142$new_new_n151___output_0_0 
11011 1

.names lut_$abc$7142$new_new_n180___input_0_0 lut_$abc$7142$new_new_n180___input_0_1 lut_$abc$7142$new_new_n180___input_0_2 lut_$abc$7142$new_new_n180___input_0_3 lut_$abc$7142$new_new_n180___input_0_4 lut_$abc$7142$new_new_n180___input_0_5 lut_$abc$7142$new_new_n180___output_0_0 
000000 1
100100 1
001010 1
101110 1
010001 1
110101 1
011011 1
111111 1

.names lut_$abc$7142$new_new_n158___input_0_0 lut_$abc$7142$new_new_n158___input_0_1 lut_$abc$7142$new_new_n158___input_0_2 lut_$abc$7142$new_new_n158___input_0_3 lut_$abc$7142$new_new_n158___input_0_4 lut_$abc$7142$new_new_n158___input_0_5 lut_$abc$7142$new_new_n158___output_0_0 
111111 1

.names lut_$abc$2429$li16_li16_input_0_0 lut_$abc$2429$li16_li16_input_0_1 lut_$abc$2429$li16_li16_input_0_2 lut_$abc$2429$li16_li16_input_0_3 lut_$abc$2429$li16_li16_input_0_4 lut_$abc$2429$li16_li16_output_0_0 
00000 0
10000 0
00100 0
11100 0
00010 0
10010 0
01010 0
11010 0
00110 0
10110 0
01110 0
11110 0
00001 0
10001 0
00101 0
11101 0

.names lut_$abc$2588$li17_li17_input_0_0 lut_$abc$2588$li17_li17_input_0_1 lut_$abc$2588$li17_li17_input_0_2 __vpr__unconn52 lut_$abc$2588$li17_li17_input_0_4 lut_$abc$2588$li17_li17_output_0_0 
01000 1
11000 1
10001 1
01001 1

.subckt dffsre \
    C=dffsre_a_reg[17]_clock_0_0 \
    D=dffsre_a_reg[17]_input_0_0 \
    E=dffsre_a_reg[17]_input_3_0 \
    R=dffsre_a_reg[17]_input_2_0 \
    S=dffsre_a_reg[17]_input_1_0 \
    Q=dffsre_a_reg[17]_output_0_0

.subckt dffsre \
    C=dffsre_$abc$2429$lo16_clock_0_0 \
    D=dffsre_$abc$2429$lo16_input_0_0 \
    E=dffsre_$abc$2429$lo16_input_3_0 \
    R=dffsre_$abc$2429$lo16_input_2_0 \
    S=dffsre_$abc$2429$lo16_input_1_0 \
    Q=dffsre_$abc$2429$lo16_output_0_0

.names __vpr__unconn53 lut_$abc$2588$li21_li21_input_0_1 lut_$abc$2588$li21_li21_input_0_2 lut_$abc$2588$li21_li21_input_0_3 lut_$abc$2588$li21_li21_input_0_4 lut_$abc$2588$li21_li21_output_0_0 
00100 1
01100 1
01010 1
00110 1

.names lut_$abc$2429$li24_li24_input_0_0 lut_$abc$2429$li24_li24_input_0_1 lut_$abc$2429$li24_li24_input_0_2 lut_$abc$2429$li24_li24_input_0_3 lut_$abc$2429$li24_li24_input_0_4 lut_$abc$2429$li24_li24_output_0_0 
00000 0
10000 0
00100 0
10100 0
01100 0
11100 0
00010 0
10010 0
00001 0
11001 0
00101 0
10101 0
01101 0
11101 0
00011 0
11011 0

.subckt dffsre \
    C=dffsre_$abc$2429$lo24_clock_0_0 \
    D=dffsre_$abc$2429$lo24_input_0_0 \
    E=dffsre_$abc$2429$lo24_input_3_0 \
    R=dffsre_$abc$2429$lo24_input_2_0 \
    S=dffsre_$abc$2429$lo24_input_1_0 \
    Q=dffsre_$abc$2429$lo24_output_0_0

.names lut_$abc$7142$new_new_n148___input_0_0 lut_$abc$7142$new_new_n148___input_0_1 lut_$abc$7142$new_new_n148___input_0_2 lut_$abc$7142$new_new_n148___input_0_3 lut_$abc$7142$new_new_n148___input_0_4 lut_$abc$7142$new_new_n148___input_0_5 lut_$abc$7142$new_new_n148___output_0_0 
111111 1

.names lut_$abc$2429$li19_li19_input_0_0 lut_$abc$2429$li19_li19_input_0_1 lut_$abc$2429$li19_li19_input_0_2 lut_$abc$2429$li19_li19_input_0_3 lut_$abc$2429$li19_li19_input_0_4 lut_$abc$2429$li19_li19_output_0_0 
00000 0
10000 0
01000 0
11000 0
00100 0
01100 0
00010 0
10010 0
11010 0
00110 0
10001 0
11001 0
10011 0
01011 0
11011 0
01111 0

.names lut_$abc$2429$li05_li05_input_0_0 lut_$abc$2429$li05_li05_input_0_1 lut_$abc$2429$li05_li05_input_0_2 lut_$abc$2429$li05_li05_input_0_3 lut_$abc$2429$li05_li05_input_0_4 lut_$abc$2429$li05_li05_input_0_5 lut_$abc$2429$li05_li05_output_0_0 
000000 0
100000 0
010000 0
110000 0
000100 0
100100 0
010100 0
111100 0
000010 0
100010 0
010010 0
110010 0
001010 0
101010 0
011010 0
111010 0
000110 0
100110 0
010110 0
110110 0
001110 0
101110 0
011110 0
111110 0
000001 0
100001 0
010001 0
110001 0
000101 0
100101 0
010101 0
111101 0

.subckt dffsre \
    C=dffsre_$abc$2429$lo05_clock_0_0 \
    D=dffsre_$abc$2429$lo05_input_0_0 \
    E=dffsre_$abc$2429$lo05_input_3_0 \
    R=dffsre_$abc$2429$lo05_input_2_0 \
    S=dffsre_$abc$2429$lo05_input_1_0 \
    Q=dffsre_$abc$2429$lo05_output_0_0

.subckt dffsre \
    C=dffsre_$abc$2429$lo25_clock_0_0 \
    D=dffsre_$abc$2429$lo25_input_0_0 \
    E=dffsre_$abc$2429$lo25_input_3_0 \
    R=dffsre_$abc$2429$lo25_input_2_0 \
    S=dffsre_$abc$2429$lo25_input_1_0 \
    Q=dffsre_$abc$2429$lo25_output_0_0

.subckt dffsre \
    C=dffsre_$abc$2429$lo20_clock_0_0 \
    D=dffsre_$abc$2429$lo20_input_0_0 \
    E=dffsre_$abc$2429$lo20_input_3_0 \
    R=dffsre_$abc$2429$lo20_input_2_0 \
    S=dffsre_$abc$2429$lo20_input_1_0 \
    Q=dffsre_$abc$2429$lo20_output_0_0

.names lut_$abc$2429$li15_li15_input_0_0 lut_$abc$2429$li15_li15_input_0_1 lut_$abc$2429$li15_li15_input_0_2 lut_$abc$2429$li15_li15_input_0_3 lut_$abc$2429$li15_li15_input_0_4 lut_$abc$2429$li15_li15_input_0_5 lut_$abc$2429$li15_li15_output_0_0 
000000 0
100000 0
010000 0
110000 0
001000 0
101000 0
011000 0
111100 0
000010 0
100010 0
010010 0
110010 0
001010 0
101010 0
011010 0
111110 0
000001 0
100001 0
010001 0
110001 0
001001 0
101001 0
011001 0
111001 0
000101 0
100101 0
010101 0
110101 0
001101 0
101101 0
011101 0
111101 0

.subckt dffsre \
    C=dffsre_$abc$2429$lo15_clock_0_0 \
    D=dffsre_$abc$2429$lo15_input_0_0 \
    E=dffsre_$abc$2429$lo15_input_3_0 \
    R=dffsre_$abc$2429$lo15_input_2_0 \
    S=dffsre_$abc$2429$lo15_input_1_0 \
    Q=dffsre_$abc$2429$lo15_output_0_0

.names lut_$abc$2429$li17_li17_input_0_0 lut_$abc$2429$li17_li17_input_0_1 lut_$abc$2429$li17_li17_input_0_2 lut_$abc$2429$li17_li17_input_0_3 lut_$abc$2429$li17_li17_input_0_4 lut_$abc$2429$li17_li17_output_0_0 
00000 0
10000 0
00100 0
11100 0
00010 0
10010 0
01010 0
11010 0
00110 0
10110 0
01110 0
11110 0
00001 0
10001 0
00101 0
11101 0

.subckt dffsre \
    C=dffsre_$abc$2429$lo17_clock_0_0 \
    D=dffsre_$abc$2429$lo17_input_0_0 \
    E=dffsre_$abc$2429$lo17_input_3_0 \
    R=dffsre_$abc$2429$lo17_input_2_0 \
    S=dffsre_$abc$2429$lo17_input_1_0 \
    Q=dffsre_$abc$2429$lo17_output_0_0

.names lut_$abc$7142$new_new_n136___input_0_0 lut_$abc$7142$new_new_n136___input_0_1 lut_$abc$7142$new_new_n136___input_0_2 lut_$abc$7142$new_new_n136___input_0_3 lut_$abc$7142$new_new_n136___input_0_4 lut_$abc$7142$new_new_n136___input_0_5 lut_$abc$7142$new_new_n136___output_0_0 
111111 1

.names lut_$abc$2429$li10_li10_input_0_0 lut_$abc$2429$li10_li10_input_0_1 lut_$abc$2429$li10_li10_input_0_2 lut_$abc$2429$li10_li10_input_0_3 lut_$abc$2429$li10_li10_input_0_4 lut_$abc$2429$li10_li10_output_0_0 
00000 0
10000 0
01000 0
11000 0
00100 0
10100 0
11100 0
10010 0
11010 0
10110 0
01110 0
11110 0
00001 0
01001 0
00101 0
01111 0

.names lut_$abc$7142$new_new_n154___input_0_0 __vpr__unconn54 lut_$abc$7142$new_new_n154___input_0_2 lut_$abc$7142$new_new_n154___input_0_3 __vpr__unconn55 lut_$abc$7142$new_new_n154___output_0_0 
10110 1

.names __vpr__unconn56 lut_$abc$7142$new_new_n139___input_0_1 lut_$abc$7142$new_new_n139___input_0_2 lut_$abc$7142$new_new_n139___input_0_3 __vpr__unconn57 lut_$abc$7142$new_new_n139___output_0_0 
01110 1

.names lut_$abc$2429$li11_li11_input_0_0 lut_$abc$2429$li11_li11_input_0_1 lut_$abc$2429$li11_li11_input_0_2 lut_$abc$2429$li11_li11_input_0_3 lut_$abc$2429$li11_li11_input_0_4 lut_$abc$2429$li11_li11_input_0_5 lut_$abc$2429$li11_li11_output_0_0 
000000 0
100000 0
010000 0
110000 0
001000 0
101000 0
011000 0
111100 0
000010 0
100010 0
010010 0
110010 0
001010 0
101010 0
011010 0
111110 0
000001 0
100001 0
010001 0
110001 0
001001 0
101001 0
011001 0
111001 0
000101 0
100101 0
010101 0
110101 0
001101 0
101101 0
011101 0
111101 0

.names lut_$abc$2429$li04_li04_input_0_0 lut_$abc$2429$li04_li04_input_0_1 lut_$abc$2429$li04_li04_input_0_2 lut_$abc$2429$li04_li04_input_0_3 lut_$abc$2429$li04_li04_input_0_4 lut_$abc$2429$li04_li04_input_0_5 lut_$abc$2429$li04_li04_output_0_0 
000000 0
100000 0
001000 0
101000 0
000100 0
100100 0
001100 0
111100 0
000010 0
100010 0
001010 0
101010 0
000110 0
100110 0
001110 0
111110 0
000001 0
100001 0
010001 0
110001 0
001001 0
101001 0
011001 0
111001 0
000101 0
100101 0
010101 0
110101 0
001101 0
101101 0
011101 0
111101 0

.subckt dffsre \
    C=dffsre_$abc$2429$lo04_clock_0_0 \
    D=dffsre_$abc$2429$lo04_input_0_0 \
    E=dffsre_$abc$2429$lo04_input_3_0 \
    R=dffsre_$abc$2429$lo04_input_2_0 \
    S=dffsre_$abc$2429$lo04_input_1_0 \
    Q=dffsre_$abc$2429$lo04_output_0_0

.names lut_$abc$2429$li27_li27_input_0_0 lut_$abc$2429$li27_li27_input_0_1 lut_$abc$2429$li27_li27_input_0_2 lut_$abc$2429$li27_li27_input_0_3 __vpr__unconn58 lut_$abc$2429$li27_li27_output_0_0 
01000 1
11000 1
10100 1
11100 1
00010 1
10010 1
10110 1
11110 1

.subckt dffsre \
    C=dffsre_$abc$2429$lo27_clock_0_0 \
    D=dffsre_$abc$2429$lo27_input_0_0 \
    E=dffsre_$abc$2429$lo27_input_3_0 \
    R=dffsre_$abc$2429$lo27_input_2_0 \
    S=dffsre_$abc$2429$lo27_input_1_0 \
    Q=dffsre_$abc$2429$lo27_output_0_0

.names __vpr__unconn59 lut_$abc$2429$li08_li08_input_0_1 lut_$abc$2429$li08_li08_input_0_2 lut_$abc$2429$li08_li08_input_0_3 lut_$abc$2429$li08_li08_input_0_4 lut_$abc$2429$li08_li08_output_0_0 
01000 1
01010 1
00110 1
01110 1
00001 1
00011 1
00111 1
01111 1

.subckt dffsre \
    C=dffsre_$abc$2429$lo08_clock_0_0 \
    D=dffsre_$abc$2429$lo08_input_0_0 \
    E=dffsre_$abc$2429$lo08_input_3_0 \
    R=dffsre_$abc$2429$lo08_input_2_0 \
    S=dffsre_$abc$2429$lo08_input_1_0 \
    Q=dffsre_$abc$2429$lo08_output_0_0

.names lut_$abc$2429$li22_li22_input_0_0 lut_$abc$2429$li22_li22_input_0_1 __vpr__unconn60 __vpr__unconn61 lut_$abc$2429$li22_li22_input_0_4 lut_$abc$2429$li22_li22_output_0_0 
00000 1
10000 1
11000 1
11001 1

.names lut_$abc$2429$li20_li20_input_0_0 lut_$abc$2429$li20_li20_input_0_1 lut_$abc$2429$li20_li20_input_0_2 lut_$abc$2429$li20_li20_input_0_3 lut_$abc$2429$li20_li20_input_0_4 lut_$abc$2429$li20_li20_output_0_0 
00000 0
10000 0
01000 0
00100 0
10100 0
01100 0
11100 0
00010 0
10010 0
01010 0
11001 0
00101 0
10101 0
01101 0
11101 0
11011 0

.names lut_$abc$2429$li13_li13_input_0_0 lut_$abc$2429$li13_li13_input_0_1 lut_$abc$2429$li13_li13_input_0_2 lut_$abc$2429$li13_li13_input_0_3 lut_$abc$2429$li13_li13_input_0_4 lut_$abc$2429$li13_li13_output_0_0 
00000 0
10000 0
01000 0
00100 0
10100 0
01100 0
10010 0
10110 0
00001 0
10001 0
01001 0
10101 0
10011 0
00111 0
10111 0
01111 0

.names lut_$abc$2429$li25_li25_input_0_0 lut_$abc$2429$li25_li25_input_0_1 lut_$abc$2429$li25_li25_input_0_2 lut_$abc$2429$li25_li25_input_0_3 lut_$abc$2429$li25_li25_input_0_4 lut_$abc$2429$li25_li25_input_0_5 lut_$abc$2429$li25_li25_output_0_0 
000000 0
100000 0
010000 0
110000 0
001000 0
101000 0
011000 0
111000 0
000010 0
100010 0
010010 0
110010 0
001010 0
101010 0
011110 0
111110 0
000001 0
010001 0
001001 0
011001 0
000101 0
010101 0
001101 0
011101 0
000011 0
010011 0
001011 0
011011 0
000111 0
010111 0
001111 0
011111 0

.names __vpr__unconn62 __vpr__unconn63 __vpr__unconn64 __vpr__unconn65 __vpr__unconn66 lut_$true_output_0_0 
00000 1


.end
