Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Wed Sep 11 18:09:24 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/0828/cascade/mul26/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  676         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (676)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (676)
5. checking no_input_delay (51)
6. checking no_output_delay (52)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (676)
--------------------------
 There are 676 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src10_reg[0]/C
src10_reg[10]/C
src10_reg[1]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src10_reg[7]/C
src10_reg[8]/C
src10_reg[9]/C
src11_reg[0]/C
src11_reg[10]/C
src11_reg[11]/C
src11_reg[1]/C
src11_reg[2]/C
src11_reg[3]/C
src11_reg[4]/C
src11_reg[5]/C
src11_reg[6]/C
src11_reg[7]/C
src11_reg[8]/C
src11_reg[9]/C
src12_reg[0]/C
src12_reg[10]/C
src12_reg[11]/C
src12_reg[12]/C
src12_reg[1]/C
src12_reg[2]/C
src12_reg[3]/C
src12_reg[4]/C
src12_reg[5]/C
src12_reg[6]/C
src12_reg[7]/C
src12_reg[8]/C
src12_reg[9]/C
src13_reg[0]/C
src13_reg[10]/C
src13_reg[11]/C
src13_reg[12]/C
src13_reg[13]/C
src13_reg[1]/C
src13_reg[2]/C
src13_reg[3]/C
src13_reg[4]/C
src13_reg[5]/C
src13_reg[6]/C
src13_reg[7]/C
src13_reg[8]/C
src13_reg[9]/C
src14_reg[0]/C
src14_reg[10]/C
src14_reg[11]/C
src14_reg[12]/C
src14_reg[13]/C
src14_reg[14]/C
src14_reg[1]/C
src14_reg[2]/C
src14_reg[3]/C
src14_reg[4]/C
src14_reg[5]/C
src14_reg[6]/C
src14_reg[7]/C
src14_reg[8]/C
src14_reg[9]/C
src15_reg[0]/C
src15_reg[10]/C
src15_reg[11]/C
src15_reg[12]/C
src15_reg[13]/C
src15_reg[14]/C
src15_reg[15]/C
src15_reg[1]/C
src15_reg[2]/C
src15_reg[3]/C
src15_reg[4]/C
src15_reg[5]/C
src15_reg[6]/C
src15_reg[7]/C
src15_reg[8]/C
src15_reg[9]/C
src16_reg[0]/C
src16_reg[10]/C
src16_reg[11]/C
src16_reg[12]/C
src16_reg[13]/C
src16_reg[14]/C
src16_reg[15]/C
src16_reg[16]/C
src16_reg[1]/C
src16_reg[2]/C
src16_reg[3]/C
src16_reg[4]/C
src16_reg[5]/C
src16_reg[6]/C
src16_reg[7]/C
src16_reg[8]/C
src16_reg[9]/C
src17_reg[0]/C
src17_reg[10]/C
src17_reg[11]/C
src17_reg[12]/C
src17_reg[13]/C
src17_reg[14]/C
src17_reg[15]/C
src17_reg[16]/C
src17_reg[17]/C
src17_reg[1]/C
src17_reg[2]/C
src17_reg[3]/C
src17_reg[4]/C
src17_reg[5]/C
src17_reg[6]/C
src17_reg[7]/C
src17_reg[8]/C
src17_reg[9]/C
src18_reg[0]/C
src18_reg[10]/C
src18_reg[11]/C
src18_reg[12]/C
src18_reg[13]/C
src18_reg[14]/C
src18_reg[15]/C
src18_reg[16]/C
src18_reg[17]/C
src18_reg[18]/C
src18_reg[1]/C
src18_reg[2]/C
src18_reg[3]/C
src18_reg[4]/C
src18_reg[5]/C
src18_reg[6]/C
src18_reg[7]/C
src18_reg[8]/C
src18_reg[9]/C
src19_reg[0]/C
src19_reg[10]/C
src19_reg[11]/C
src19_reg[12]/C
src19_reg[13]/C
src19_reg[14]/C
src19_reg[15]/C
src19_reg[16]/C
src19_reg[17]/C
src19_reg[18]/C
src19_reg[19]/C
src19_reg[1]/C
src19_reg[2]/C
src19_reg[3]/C
src19_reg[4]/C
src19_reg[5]/C
src19_reg[6]/C
src19_reg[7]/C
src19_reg[8]/C
src19_reg[9]/C
src1_reg[0]/C
src1_reg[1]/C
src20_reg[0]/C
src20_reg[10]/C
src20_reg[11]/C
src20_reg[12]/C
src20_reg[13]/C
src20_reg[14]/C
src20_reg[15]/C
src20_reg[16]/C
src20_reg[17]/C
src20_reg[18]/C
src20_reg[19]/C
src20_reg[1]/C
src20_reg[20]/C
src20_reg[2]/C
src20_reg[3]/C
src20_reg[4]/C
src20_reg[5]/C
src20_reg[6]/C
src20_reg[7]/C
src20_reg[8]/C
src20_reg[9]/C
src21_reg[0]/C
src21_reg[10]/C
src21_reg[11]/C
src21_reg[12]/C
src21_reg[13]/C
src21_reg[14]/C
src21_reg[15]/C
src21_reg[16]/C
src21_reg[17]/C
src21_reg[18]/C
src21_reg[19]/C
src21_reg[1]/C
src21_reg[20]/C
src21_reg[21]/C
src21_reg[2]/C
src21_reg[3]/C
src21_reg[4]/C
src21_reg[5]/C
src21_reg[6]/C
src21_reg[7]/C
src21_reg[8]/C
src21_reg[9]/C
src22_reg[0]/C
src22_reg[10]/C
src22_reg[11]/C
src22_reg[12]/C
src22_reg[13]/C
src22_reg[14]/C
src22_reg[15]/C
src22_reg[16]/C
src22_reg[17]/C
src22_reg[18]/C
src22_reg[19]/C
src22_reg[1]/C
src22_reg[20]/C
src22_reg[21]/C
src22_reg[22]/C
src22_reg[2]/C
src22_reg[3]/C
src22_reg[4]/C
src22_reg[5]/C
src22_reg[6]/C
src22_reg[7]/C
src22_reg[8]/C
src22_reg[9]/C
src23_reg[0]/C
src23_reg[10]/C
src23_reg[11]/C
src23_reg[12]/C
src23_reg[13]/C
src23_reg[14]/C
src23_reg[15]/C
src23_reg[16]/C
src23_reg[17]/C
src23_reg[18]/C
src23_reg[19]/C
src23_reg[1]/C
src23_reg[20]/C
src23_reg[21]/C
src23_reg[22]/C
src23_reg[23]/C
src23_reg[2]/C
src23_reg[3]/C
src23_reg[4]/C
src23_reg[5]/C
src23_reg[6]/C
src23_reg[7]/C
src23_reg[8]/C
src23_reg[9]/C
src24_reg[0]/C
src24_reg[10]/C
src24_reg[11]/C
src24_reg[12]/C
src24_reg[13]/C
src24_reg[14]/C
src24_reg[15]/C
src24_reg[16]/C
src24_reg[17]/C
src24_reg[18]/C
src24_reg[19]/C
src24_reg[1]/C
src24_reg[20]/C
src24_reg[21]/C
src24_reg[22]/C
src24_reg[23]/C
src24_reg[24]/C
src24_reg[2]/C
src24_reg[3]/C
src24_reg[4]/C
src24_reg[5]/C
src24_reg[6]/C
src24_reg[7]/C
src24_reg[8]/C
src24_reg[9]/C
src25_reg[0]/C
src25_reg[10]/C
src25_reg[11]/C
src25_reg[12]/C
src25_reg[13]/C
src25_reg[14]/C
src25_reg[15]/C
src25_reg[16]/C
src25_reg[17]/C
src25_reg[18]/C
src25_reg[19]/C
src25_reg[1]/C
src25_reg[20]/C
src25_reg[21]/C
src25_reg[22]/C
src25_reg[23]/C
src25_reg[24]/C
src25_reg[25]/C
src25_reg[2]/C
src25_reg[3]/C
src25_reg[4]/C
src25_reg[5]/C
src25_reg[6]/C
src25_reg[7]/C
src25_reg[8]/C
src25_reg[9]/C
src26_reg[0]/C
src26_reg[10]/C
src26_reg[11]/C
src26_reg[12]/C
src26_reg[13]/C
src26_reg[14]/C
src26_reg[15]/C
src26_reg[16]/C
src26_reg[17]/C
src26_reg[18]/C
src26_reg[19]/C
src26_reg[1]/C
src26_reg[20]/C
src26_reg[21]/C
src26_reg[22]/C
src26_reg[23]/C
src26_reg[24]/C
src26_reg[2]/C
src26_reg[3]/C
src26_reg[4]/C
src26_reg[5]/C
src26_reg[6]/C
src26_reg[7]/C
src26_reg[8]/C
src26_reg[9]/C
src27_reg[0]/C
src27_reg[10]/C
src27_reg[11]/C
src27_reg[12]/C
src27_reg[13]/C
src27_reg[14]/C
src27_reg[15]/C
src27_reg[16]/C
src27_reg[17]/C
src27_reg[18]/C
src27_reg[19]/C
src27_reg[1]/C
src27_reg[20]/C
src27_reg[21]/C
src27_reg[22]/C
src27_reg[23]/C
src27_reg[2]/C
src27_reg[3]/C
src27_reg[4]/C
src27_reg[5]/C
src27_reg[6]/C
src27_reg[7]/C
src27_reg[8]/C
src27_reg[9]/C
src28_reg[0]/C
src28_reg[10]/C
src28_reg[11]/C
src28_reg[12]/C
src28_reg[13]/C
src28_reg[14]/C
src28_reg[15]/C
src28_reg[16]/C
src28_reg[17]/C
src28_reg[18]/C
src28_reg[19]/C
src28_reg[1]/C
src28_reg[20]/C
src28_reg[21]/C
src28_reg[22]/C
src28_reg[2]/C
src28_reg[3]/C
src28_reg[4]/C
src28_reg[5]/C
src28_reg[6]/C
src28_reg[7]/C
src28_reg[8]/C
src28_reg[9]/C
src29_reg[0]/C
src29_reg[10]/C
src29_reg[11]/C
src29_reg[12]/C
src29_reg[13]/C
src29_reg[14]/C
src29_reg[15]/C
src29_reg[16]/C
src29_reg[17]/C
src29_reg[18]/C
src29_reg[19]/C
src29_reg[1]/C
src29_reg[20]/C
src29_reg[21]/C
src29_reg[2]/C
src29_reg[3]/C
src29_reg[4]/C
src29_reg[5]/C
src29_reg[6]/C
src29_reg[7]/C
src29_reg[8]/C
src29_reg[9]/C
src2_reg[0]/C
src2_reg[1]/C
src2_reg[2]/C
src30_reg[0]/C
src30_reg[10]/C
src30_reg[11]/C
src30_reg[12]/C
src30_reg[13]/C
src30_reg[14]/C
src30_reg[15]/C
src30_reg[16]/C
src30_reg[17]/C
src30_reg[18]/C
src30_reg[19]/C
src30_reg[1]/C
src30_reg[20]/C
src30_reg[2]/C
src30_reg[3]/C
src30_reg[4]/C
src30_reg[5]/C
src30_reg[6]/C
src30_reg[7]/C
src30_reg[8]/C
src30_reg[9]/C
src31_reg[0]/C
src31_reg[10]/C
src31_reg[11]/C
src31_reg[12]/C
src31_reg[13]/C
src31_reg[14]/C
src31_reg[15]/C
src31_reg[16]/C
src31_reg[17]/C
src31_reg[18]/C
src31_reg[19]/C
src31_reg[1]/C
src31_reg[2]/C
src31_reg[3]/C
src31_reg[4]/C
src31_reg[5]/C
src31_reg[6]/C
src31_reg[7]/C
src31_reg[8]/C
src31_reg[9]/C
src32_reg[0]/C
src32_reg[10]/C
src32_reg[11]/C
src32_reg[12]/C
src32_reg[13]/C
src32_reg[14]/C
src32_reg[15]/C
src32_reg[16]/C
src32_reg[17]/C
src32_reg[18]/C
src32_reg[1]/C
src32_reg[2]/C
src32_reg[3]/C
src32_reg[4]/C
src32_reg[5]/C
src32_reg[6]/C
src32_reg[7]/C
src32_reg[8]/C
src32_reg[9]/C
src33_reg[0]/C
src33_reg[10]/C
src33_reg[11]/C
src33_reg[12]/C
src33_reg[13]/C
src33_reg[14]/C
src33_reg[15]/C
src33_reg[16]/C
src33_reg[17]/C
src33_reg[1]/C
src33_reg[2]/C
src33_reg[3]/C
src33_reg[4]/C
src33_reg[5]/C
src33_reg[6]/C
src33_reg[7]/C
src33_reg[8]/C
src33_reg[9]/C
src34_reg[0]/C
src34_reg[10]/C
src34_reg[11]/C
src34_reg[12]/C
src34_reg[13]/C
src34_reg[14]/C
src34_reg[15]/C
src34_reg[16]/C
src34_reg[1]/C
src34_reg[2]/C
src34_reg[3]/C
src34_reg[4]/C
src34_reg[5]/C
src34_reg[6]/C
src34_reg[7]/C
src34_reg[8]/C
src34_reg[9]/C
src35_reg[0]/C
src35_reg[10]/C
src35_reg[11]/C
src35_reg[12]/C
src35_reg[13]/C
src35_reg[14]/C
src35_reg[15]/C
src35_reg[1]/C
src35_reg[2]/C
src35_reg[3]/C
src35_reg[4]/C
src35_reg[5]/C
src35_reg[6]/C
src35_reg[7]/C
src35_reg[8]/C
src35_reg[9]/C
src36_reg[0]/C
src36_reg[10]/C
src36_reg[11]/C
src36_reg[12]/C
src36_reg[13]/C
src36_reg[14]/C
src36_reg[1]/C
src36_reg[2]/C
src36_reg[3]/C
src36_reg[4]/C
src36_reg[5]/C
src36_reg[6]/C
src36_reg[7]/C
src36_reg[8]/C
src36_reg[9]/C
src37_reg[0]/C
src37_reg[10]/C
src37_reg[11]/C
src37_reg[12]/C
src37_reg[13]/C
src37_reg[1]/C
src37_reg[2]/C
src37_reg[3]/C
src37_reg[4]/C
src37_reg[5]/C
src37_reg[6]/C
src37_reg[7]/C
src37_reg[8]/C
src37_reg[9]/C
src38_reg[0]/C
src38_reg[10]/C
src38_reg[11]/C
src38_reg[12]/C
src38_reg[1]/C
src38_reg[2]/C
src38_reg[3]/C
src38_reg[4]/C
src38_reg[5]/C
src38_reg[6]/C
src38_reg[7]/C
src38_reg[8]/C
src38_reg[9]/C
src39_reg[0]/C
src39_reg[10]/C
src39_reg[11]/C
src39_reg[1]/C
src39_reg[2]/C
src39_reg[3]/C
src39_reg[4]/C
src39_reg[5]/C
src39_reg[6]/C
src39_reg[7]/C
src39_reg[8]/C
src39_reg[9]/C
src3_reg[0]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src40_reg[0]/C
src40_reg[10]/C
src40_reg[1]/C
src40_reg[2]/C
src40_reg[3]/C
src40_reg[4]/C
src40_reg[5]/C
src40_reg[6]/C
src40_reg[7]/C
src40_reg[8]/C
src40_reg[9]/C
src41_reg[0]/C
src41_reg[1]/C
src41_reg[2]/C
src41_reg[3]/C
src41_reg[4]/C
src41_reg[5]/C
src41_reg[6]/C
src41_reg[7]/C
src41_reg[8]/C
src41_reg[9]/C
src42_reg[0]/C
src42_reg[1]/C
src42_reg[2]/C
src42_reg[3]/C
src42_reg[4]/C
src42_reg[5]/C
src42_reg[6]/C
src42_reg[7]/C
src42_reg[8]/C
src43_reg[0]/C
src43_reg[1]/C
src43_reg[2]/C
src43_reg[3]/C
src43_reg[4]/C
src43_reg[5]/C
src43_reg[6]/C
src43_reg[7]/C
src44_reg[0]/C
src44_reg[1]/C
src44_reg[2]/C
src44_reg[3]/C
src44_reg[4]/C
src44_reg[5]/C
src44_reg[6]/C
src45_reg[0]/C
src45_reg[1]/C
src45_reg[2]/C
src45_reg[3]/C
src45_reg[4]/C
src45_reg[5]/C
src46_reg[0]/C
src46_reg[1]/C
src46_reg[2]/C
src46_reg[3]/C
src46_reg[4]/C
src47_reg[0]/C
src47_reg[1]/C
src47_reg[2]/C
src47_reg[3]/C
src48_reg[0]/C
src48_reg[1]/C
src48_reg[2]/C
src49_reg[0]/C
src49_reg[1]/C
src4_reg[0]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src50_reg[0]/C
src5_reg[0]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src6_reg[0]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src7_reg[0]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src8_reg[0]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src9_reg[0]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (676)
--------------------------------------------------
 There are 676 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src10_reg[0]/D
src10_reg[10]/D
src10_reg[1]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src10_reg[7]/D
src10_reg[8]/D
src10_reg[9]/D
src11_reg[0]/D
src11_reg[10]/D
src11_reg[11]/D
src11_reg[1]/D
src11_reg[2]/D
src11_reg[3]/D
src11_reg[4]/D
src11_reg[5]/D
src11_reg[6]/D
src11_reg[7]/D
src11_reg[8]/D
src11_reg[9]/D
src12_reg[0]/D
src12_reg[10]/D
src12_reg[11]/D
src12_reg[12]/D
src12_reg[1]/D
src12_reg[2]/D
src12_reg[3]/D
src12_reg[4]/D
src12_reg[5]/D
src12_reg[6]/D
src12_reg[7]/D
src12_reg[8]/D
src12_reg[9]/D
src13_reg[0]/D
src13_reg[10]/D
src13_reg[11]/D
src13_reg[12]/D
src13_reg[13]/D
src13_reg[1]/D
src13_reg[2]/D
src13_reg[3]/D
src13_reg[4]/D
src13_reg[5]/D
src13_reg[6]/D
src13_reg[7]/D
src13_reg[8]/D
src13_reg[9]/D
src14_reg[0]/D
src14_reg[10]/D
src14_reg[11]/D
src14_reg[12]/D
src14_reg[13]/D
src14_reg[14]/D
src14_reg[1]/D
src14_reg[2]/D
src14_reg[3]/D
src14_reg[4]/D
src14_reg[5]/D
src14_reg[6]/D
src14_reg[7]/D
src14_reg[8]/D
src14_reg[9]/D
src15_reg[0]/D
src15_reg[10]/D
src15_reg[11]/D
src15_reg[12]/D
src15_reg[13]/D
src15_reg[14]/D
src15_reg[15]/D
src15_reg[1]/D
src15_reg[2]/D
src15_reg[3]/D
src15_reg[4]/D
src15_reg[5]/D
src15_reg[6]/D
src15_reg[7]/D
src15_reg[8]/D
src15_reg[9]/D
src16_reg[0]/D
src16_reg[10]/D
src16_reg[11]/D
src16_reg[12]/D
src16_reg[13]/D
src16_reg[14]/D
src16_reg[15]/D
src16_reg[16]/D
src16_reg[1]/D
src16_reg[2]/D
src16_reg[3]/D
src16_reg[4]/D
src16_reg[5]/D
src16_reg[6]/D
src16_reg[7]/D
src16_reg[8]/D
src16_reg[9]/D
src17_reg[0]/D
src17_reg[10]/D
src17_reg[11]/D
src17_reg[12]/D
src17_reg[13]/D
src17_reg[14]/D
src17_reg[15]/D
src17_reg[16]/D
src17_reg[17]/D
src17_reg[1]/D
src17_reg[2]/D
src17_reg[3]/D
src17_reg[4]/D
src17_reg[5]/D
src17_reg[6]/D
src17_reg[7]/D
src17_reg[8]/D
src17_reg[9]/D
src18_reg[0]/D
src18_reg[10]/D
src18_reg[11]/D
src18_reg[12]/D
src18_reg[13]/D
src18_reg[14]/D
src18_reg[15]/D
src18_reg[16]/D
src18_reg[17]/D
src18_reg[18]/D
src18_reg[1]/D
src18_reg[2]/D
src18_reg[3]/D
src18_reg[4]/D
src18_reg[5]/D
src18_reg[6]/D
src18_reg[7]/D
src18_reg[8]/D
src18_reg[9]/D
src19_reg[0]/D
src19_reg[10]/D
src19_reg[11]/D
src19_reg[12]/D
src19_reg[13]/D
src19_reg[14]/D
src19_reg[15]/D
src19_reg[16]/D
src19_reg[17]/D
src19_reg[18]/D
src19_reg[19]/D
src19_reg[1]/D
src19_reg[2]/D
src19_reg[3]/D
src19_reg[4]/D
src19_reg[5]/D
src19_reg[6]/D
src19_reg[7]/D
src19_reg[8]/D
src19_reg[9]/D
src1_reg[0]/D
src1_reg[1]/D
src20_reg[0]/D
src20_reg[10]/D
src20_reg[11]/D
src20_reg[12]/D
src20_reg[13]/D
src20_reg[14]/D
src20_reg[15]/D
src20_reg[16]/D
src20_reg[17]/D
src20_reg[18]/D
src20_reg[19]/D
src20_reg[1]/D
src20_reg[20]/D
src20_reg[2]/D
src20_reg[3]/D
src20_reg[4]/D
src20_reg[5]/D
src20_reg[6]/D
src20_reg[7]/D
src20_reg[8]/D
src20_reg[9]/D
src21_reg[0]/D
src21_reg[10]/D
src21_reg[11]/D
src21_reg[12]/D
src21_reg[13]/D
src21_reg[14]/D
src21_reg[15]/D
src21_reg[16]/D
src21_reg[17]/D
src21_reg[18]/D
src21_reg[19]/D
src21_reg[1]/D
src21_reg[20]/D
src21_reg[21]/D
src21_reg[2]/D
src21_reg[3]/D
src21_reg[4]/D
src21_reg[5]/D
src21_reg[6]/D
src21_reg[7]/D
src21_reg[8]/D
src21_reg[9]/D
src22_reg[0]/D
src22_reg[10]/D
src22_reg[11]/D
src22_reg[12]/D
src22_reg[13]/D
src22_reg[14]/D
src22_reg[15]/D
src22_reg[16]/D
src22_reg[17]/D
src22_reg[18]/D
src22_reg[19]/D
src22_reg[1]/D
src22_reg[20]/D
src22_reg[21]/D
src22_reg[22]/D
src22_reg[2]/D
src22_reg[3]/D
src22_reg[4]/D
src22_reg[5]/D
src22_reg[6]/D
src22_reg[7]/D
src22_reg[8]/D
src22_reg[9]/D
src23_reg[0]/D
src23_reg[10]/D
src23_reg[11]/D
src23_reg[12]/D
src23_reg[13]/D
src23_reg[14]/D
src23_reg[15]/D
src23_reg[16]/D
src23_reg[17]/D
src23_reg[18]/D
src23_reg[19]/D
src23_reg[1]/D
src23_reg[20]/D
src23_reg[21]/D
src23_reg[22]/D
src23_reg[23]/D
src23_reg[2]/D
src23_reg[3]/D
src23_reg[4]/D
src23_reg[5]/D
src23_reg[6]/D
src23_reg[7]/D
src23_reg[8]/D
src23_reg[9]/D
src24_reg[0]/D
src24_reg[10]/D
src24_reg[11]/D
src24_reg[12]/D
src24_reg[13]/D
src24_reg[14]/D
src24_reg[15]/D
src24_reg[16]/D
src24_reg[17]/D
src24_reg[18]/D
src24_reg[19]/D
src24_reg[1]/D
src24_reg[20]/D
src24_reg[21]/D
src24_reg[22]/D
src24_reg[23]/D
src24_reg[24]/D
src24_reg[2]/D
src24_reg[3]/D
src24_reg[4]/D
src24_reg[5]/D
src24_reg[6]/D
src24_reg[7]/D
src24_reg[8]/D
src24_reg[9]/D
src25_reg[0]/D
src25_reg[10]/D
src25_reg[11]/D
src25_reg[12]/D
src25_reg[13]/D
src25_reg[14]/D
src25_reg[15]/D
src25_reg[16]/D
src25_reg[17]/D
src25_reg[18]/D
src25_reg[19]/D
src25_reg[1]/D
src25_reg[20]/D
src25_reg[21]/D
src25_reg[22]/D
src25_reg[23]/D
src25_reg[24]/D
src25_reg[25]/D
src25_reg[2]/D
src25_reg[3]/D
src25_reg[4]/D
src25_reg[5]/D
src25_reg[6]/D
src25_reg[7]/D
src25_reg[8]/D
src25_reg[9]/D
src26_reg[0]/D
src26_reg[10]/D
src26_reg[11]/D
src26_reg[12]/D
src26_reg[13]/D
src26_reg[14]/D
src26_reg[15]/D
src26_reg[16]/D
src26_reg[17]/D
src26_reg[18]/D
src26_reg[19]/D
src26_reg[1]/D
src26_reg[20]/D
src26_reg[21]/D
src26_reg[22]/D
src26_reg[23]/D
src26_reg[24]/D
src26_reg[2]/D
src26_reg[3]/D
src26_reg[4]/D
src26_reg[5]/D
src26_reg[6]/D
src26_reg[7]/D
src26_reg[8]/D
src26_reg[9]/D
src27_reg[0]/D
src27_reg[10]/D
src27_reg[11]/D
src27_reg[12]/D
src27_reg[13]/D
src27_reg[14]/D
src27_reg[15]/D
src27_reg[16]/D
src27_reg[17]/D
src27_reg[18]/D
src27_reg[19]/D
src27_reg[1]/D
src27_reg[20]/D
src27_reg[21]/D
src27_reg[22]/D
src27_reg[23]/D
src27_reg[2]/D
src27_reg[3]/D
src27_reg[4]/D
src27_reg[5]/D
src27_reg[6]/D
src27_reg[7]/D
src27_reg[8]/D
src27_reg[9]/D
src28_reg[0]/D
src28_reg[10]/D
src28_reg[11]/D
src28_reg[12]/D
src28_reg[13]/D
src28_reg[14]/D
src28_reg[15]/D
src28_reg[16]/D
src28_reg[17]/D
src28_reg[18]/D
src28_reg[19]/D
src28_reg[1]/D
src28_reg[20]/D
src28_reg[21]/D
src28_reg[22]/D
src28_reg[2]/D
src28_reg[3]/D
src28_reg[4]/D
src28_reg[5]/D
src28_reg[6]/D
src28_reg[7]/D
src28_reg[8]/D
src28_reg[9]/D
src29_reg[0]/D
src29_reg[10]/D
src29_reg[11]/D
src29_reg[12]/D
src29_reg[13]/D
src29_reg[14]/D
src29_reg[15]/D
src29_reg[16]/D
src29_reg[17]/D
src29_reg[18]/D
src29_reg[19]/D
src29_reg[1]/D
src29_reg[20]/D
src29_reg[21]/D
src29_reg[2]/D
src29_reg[3]/D
src29_reg[4]/D
src29_reg[5]/D
src29_reg[6]/D
src29_reg[7]/D
src29_reg[8]/D
src29_reg[9]/D
src2_reg[0]/D
src2_reg[1]/D
src2_reg[2]/D
src30_reg[0]/D
src30_reg[10]/D
src30_reg[11]/D
src30_reg[12]/D
src30_reg[13]/D
src30_reg[14]/D
src30_reg[15]/D
src30_reg[16]/D
src30_reg[17]/D
src30_reg[18]/D
src30_reg[19]/D
src30_reg[1]/D
src30_reg[20]/D
src30_reg[2]/D
src30_reg[3]/D
src30_reg[4]/D
src30_reg[5]/D
src30_reg[6]/D
src30_reg[7]/D
src30_reg[8]/D
src30_reg[9]/D
src31_reg[0]/D
src31_reg[10]/D
src31_reg[11]/D
src31_reg[12]/D
src31_reg[13]/D
src31_reg[14]/D
src31_reg[15]/D
src31_reg[16]/D
src31_reg[17]/D
src31_reg[18]/D
src31_reg[19]/D
src31_reg[1]/D
src31_reg[2]/D
src31_reg[3]/D
src31_reg[4]/D
src31_reg[5]/D
src31_reg[6]/D
src31_reg[7]/D
src31_reg[8]/D
src31_reg[9]/D
src32_reg[0]/D
src32_reg[10]/D
src32_reg[11]/D
src32_reg[12]/D
src32_reg[13]/D
src32_reg[14]/D
src32_reg[15]/D
src32_reg[16]/D
src32_reg[17]/D
src32_reg[18]/D
src32_reg[1]/D
src32_reg[2]/D
src32_reg[3]/D
src32_reg[4]/D
src32_reg[5]/D
src32_reg[6]/D
src32_reg[7]/D
src32_reg[8]/D
src32_reg[9]/D
src33_reg[0]/D
src33_reg[10]/D
src33_reg[11]/D
src33_reg[12]/D
src33_reg[13]/D
src33_reg[14]/D
src33_reg[15]/D
src33_reg[16]/D
src33_reg[17]/D
src33_reg[1]/D
src33_reg[2]/D
src33_reg[3]/D
src33_reg[4]/D
src33_reg[5]/D
src33_reg[6]/D
src33_reg[7]/D
src33_reg[8]/D
src33_reg[9]/D
src34_reg[0]/D
src34_reg[10]/D
src34_reg[11]/D
src34_reg[12]/D
src34_reg[13]/D
src34_reg[14]/D
src34_reg[15]/D
src34_reg[16]/D
src34_reg[1]/D
src34_reg[2]/D
src34_reg[3]/D
src34_reg[4]/D
src34_reg[5]/D
src34_reg[6]/D
src34_reg[7]/D
src34_reg[8]/D
src34_reg[9]/D
src35_reg[0]/D
src35_reg[10]/D
src35_reg[11]/D
src35_reg[12]/D
src35_reg[13]/D
src35_reg[14]/D
src35_reg[15]/D
src35_reg[1]/D
src35_reg[2]/D
src35_reg[3]/D
src35_reg[4]/D
src35_reg[5]/D
src35_reg[6]/D
src35_reg[7]/D
src35_reg[8]/D
src35_reg[9]/D
src36_reg[0]/D
src36_reg[10]/D
src36_reg[11]/D
src36_reg[12]/D
src36_reg[13]/D
src36_reg[14]/D
src36_reg[1]/D
src36_reg[2]/D
src36_reg[3]/D
src36_reg[4]/D
src36_reg[5]/D
src36_reg[6]/D
src36_reg[7]/D
src36_reg[8]/D
src36_reg[9]/D
src37_reg[0]/D
src37_reg[10]/D
src37_reg[11]/D
src37_reg[12]/D
src37_reg[13]/D
src37_reg[1]/D
src37_reg[2]/D
src37_reg[3]/D
src37_reg[4]/D
src37_reg[5]/D
src37_reg[6]/D
src37_reg[7]/D
src37_reg[8]/D
src37_reg[9]/D
src38_reg[0]/D
src38_reg[10]/D
src38_reg[11]/D
src38_reg[12]/D
src38_reg[1]/D
src38_reg[2]/D
src38_reg[3]/D
src38_reg[4]/D
src38_reg[5]/D
src38_reg[6]/D
src38_reg[7]/D
src38_reg[8]/D
src38_reg[9]/D
src39_reg[0]/D
src39_reg[10]/D
src39_reg[11]/D
src39_reg[1]/D
src39_reg[2]/D
src39_reg[3]/D
src39_reg[4]/D
src39_reg[5]/D
src39_reg[6]/D
src39_reg[7]/D
src39_reg[8]/D
src39_reg[9]/D
src3_reg[0]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src40_reg[0]/D
src40_reg[10]/D
src40_reg[1]/D
src40_reg[2]/D
src40_reg[3]/D
src40_reg[4]/D
src40_reg[5]/D
src40_reg[6]/D
src40_reg[7]/D
src40_reg[8]/D
src40_reg[9]/D
src41_reg[0]/D
src41_reg[1]/D
src41_reg[2]/D
src41_reg[3]/D
src41_reg[4]/D
src41_reg[5]/D
src41_reg[6]/D
src41_reg[7]/D
src41_reg[8]/D
src41_reg[9]/D
src42_reg[0]/D
src42_reg[1]/D
src42_reg[2]/D
src42_reg[3]/D
src42_reg[4]/D
src42_reg[5]/D
src42_reg[6]/D
src42_reg[7]/D
src42_reg[8]/D
src43_reg[0]/D
src43_reg[1]/D
src43_reg[2]/D
src43_reg[3]/D
src43_reg[4]/D
src43_reg[5]/D
src43_reg[6]/D
src43_reg[7]/D
src44_reg[0]/D
src44_reg[1]/D
src44_reg[2]/D
src44_reg[3]/D
src44_reg[4]/D
src44_reg[5]/D
src44_reg[6]/D
src45_reg[0]/D
src45_reg[1]/D
src45_reg[2]/D
src45_reg[3]/D
src45_reg[4]/D
src45_reg[5]/D
src46_reg[0]/D
src46_reg[1]/D
src46_reg[2]/D
src46_reg[3]/D
src46_reg[4]/D
src47_reg[0]/D
src47_reg[1]/D
src47_reg[2]/D
src47_reg[3]/D
src48_reg[0]/D
src48_reg[1]/D
src48_reg[2]/D
src49_reg[0]/D
src49_reg[1]/D
src4_reg[0]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src50_reg[0]/D
src5_reg[0]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src6_reg[0]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src7_reg[0]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src8_reg[0]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src9_reg[0]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (51)
-------------------------------
 There are 51 input ports with no input delay specified. (HIGH)

src0_
src10_
src11_
src12_
src13_
src14_
src15_
src16_
src17_
src18_
src19_
src1_
src20_
src21_
src22_
src23_
src24_
src25_
src26_
src27_
src28_
src29_
src2_
src30_
src31_
src32_
src33_
src34_
src35_
src36_
src37_
src38_
src39_
src3_
src40_
src41_
src42_
src43_
src44_
src45_
src46_
src47_
src48_
src49_
src4_
src50_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (52)
--------------------------------
 There are 52 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst15[0]
dst16[0]
dst17[0]
dst18[0]
dst19[0]
dst1[0]
dst20[0]
dst21[0]
dst22[0]
dst23[0]
dst24[0]
dst25[0]
dst26[0]
dst27[0]
dst28[0]
dst29[0]
dst2[0]
dst30[0]
dst31[0]
dst32[0]
dst33[0]
dst34[0]
dst35[0]
dst36[0]
dst37[0]
dst38[0]
dst39[0]
dst3[0]
dst40[0]
dst41[0]
dst42[0]
dst43[0]
dst44[0]
dst45[0]
dst46[0]
dst47[0]
dst48[0]
dst49[0]
dst4[0]
dst50[0]
dst51[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  728          inf        0.000                      0                  728           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           728 Endpoints
Min Delay           728 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src13_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst50[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.647ns  (logic 6.239ns (49.332%)  route 6.408ns (50.668%))
  Logic Levels:           19  (CARRY4=13 FDRE=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE                         0.000     0.000 r  src13_reg[0]/C
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src13_reg[0]/Q
                         net (fo=2, routed)           1.384     1.725    compressor/chain0_3/lut6_2_inst4/I5
    SLICE_X4Y95                                                       r  compressor/chain0_3/lut6_2_inst4/LUT6/I5
    SLICE_X4Y95          LUT6 (Prop_lut6_I5_O)        0.097     1.822 r  compressor/chain0_3/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     1.822    compressor/chain0_3/prop[4]
    SLICE_X4Y95                                                       r  compressor/chain0_3/carry4_inst1/S[0]
    SLICE_X4Y95          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.217 r  compressor/chain0_3/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     2.217    compressor/chain0_3/carryout[7]
    SLICE_X4Y96                                                       r  compressor/chain0_3/carry4_inst2/CI
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.306 r  compressor/chain0_3/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     2.306    compressor/chain0_3/carryout[11]
    SLICE_X4Y97                                                       r  compressor/chain0_3/carry4_inst3/CI
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.395 r  compressor/chain0_3/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     2.395    compressor/chain0_3/carryout[15]
    SLICE_X4Y98                                                       r  compressor/chain0_3/carry4_inst4/CI
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     2.576 r  compressor/chain0_3/carry4_inst4/O[2]
                         net (fo=4, routed)           0.951     3.527    compressor/chain1_9/lut6_2_inst0/I1
    SLICE_X11Y101                                                     r  compressor/chain1_9/lut6_2_inst0/LUT6/I1
    SLICE_X11Y101        LUT6 (Prop_lut6_I1_O)        0.230     3.757 r  compressor/chain1_9/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     3.757    compressor/chain1_9/prop[0]
    SLICE_X11Y101                                                     r  compressor/chain1_9/carry4_inst0/S[0]
    SLICE_X11Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     4.152 r  compressor/chain1_9/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     4.152    compressor/chain1_9/carryout[3]
    SLICE_X11Y102                                                     r  compressor/chain1_9/carry4_inst1/CI
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.241 r  compressor/chain1_9/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.241    compressor/chain1_9/carryout[7]
    SLICE_X11Y103                                                     r  compressor/chain1_9/carry4_inst2/CI
    SLICE_X11Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     4.400 r  compressor/chain1_9/carry4_inst2/O[0]
                         net (fo=4, routed)           1.013     5.413    compressor/chain2_2/lut6_2_inst23/I0
    SLICE_X7Y101                                                      r  compressor/chain2_2/lut6_2_inst23/LUT6/I0
    SLICE_X7Y101         LUT6 (Prop_lut6_I0_O)        0.224     5.637 r  compressor/chain2_2/lut6_2_inst23/LUT6/O
                         net (fo=1, routed)           0.000     5.637    compressor/chain2_2/prop[23]
    SLICE_X7Y101                                                      r  compressor/chain2_2/carry4_inst5/S[3]
    SLICE_X7Y101         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.936 r  compressor/chain2_2/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     5.936    compressor/chain2_2/carryout[23]
    SLICE_X7Y102                                                      r  compressor/chain2_2/carry4_inst6/CI
    SLICE_X7Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.025 r  compressor/chain2_2/carry4_inst6/CO[3]
                         net (fo=1, routed)           0.000     6.025    compressor/chain2_2/carryout[27]
    SLICE_X7Y103                                                      r  compressor/chain2_2/carry4_inst7/CI
    SLICE_X7Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.114 r  compressor/chain2_2/carry4_inst7/CO[3]
                         net (fo=1, routed)           0.000     6.114    compressor/chain2_2/carryout[31]
    SLICE_X7Y104                                                      r  compressor/chain2_2/carry4_inst8/CI
    SLICE_X7Y104         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.344 r  compressor/chain2_2/carry4_inst8/O[1]
                         net (fo=6, routed)           0.904     7.248    compressor/chain3_0/lut6_2_inst41/I0
    SLICE_X6Y105                                                      r  compressor/chain3_0/lut6_2_inst41/LUT6/I0
    SLICE_X6Y105         LUT6 (Prop_lut6_I0_O)        0.225     7.473 r  compressor/chain3_0/lut6_2_inst41/LUT6/O
                         net (fo=1, routed)           0.000     7.473    compressor/chain3_0/prop[41]
    SLICE_X6Y105                                                      r  compressor/chain3_0/carry4_inst10/S[1]
    SLICE_X6Y105         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.875 r  compressor/chain3_0/carry4_inst10/CO[3]
                         net (fo=1, routed)           0.000     7.875    compressor/chain3_0/carryout[43]
    SLICE_X6Y106                                                      r  compressor/chain3_0/carry4_inst11/CI
    SLICE_X6Y106         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     8.098 r  compressor/chain3_0/carry4_inst11/O[1]
                         net (fo=1, routed)           2.156    10.254    dst50_OBUF[0]
    B13                                                               r  dst50_OBUF[0]_inst/I
    B13                  OBUF (Prop_obuf_I_O)         2.393    12.647 r  dst50_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.647    dst50[0]
    B13                                                               r  dst50[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src13_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst49[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.624ns  (logic 6.170ns (48.877%)  route 6.454ns (51.123%))
  Logic Levels:           19  (CARRY4=13 FDRE=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE                         0.000     0.000 r  src13_reg[0]/C
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src13_reg[0]/Q
                         net (fo=2, routed)           1.384     1.725    compressor/chain0_3/lut6_2_inst4/I5
    SLICE_X4Y95                                                       r  compressor/chain0_3/lut6_2_inst4/LUT6/I5
    SLICE_X4Y95          LUT6 (Prop_lut6_I5_O)        0.097     1.822 r  compressor/chain0_3/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     1.822    compressor/chain0_3/prop[4]
    SLICE_X4Y95                                                       r  compressor/chain0_3/carry4_inst1/S[0]
    SLICE_X4Y95          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.217 r  compressor/chain0_3/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     2.217    compressor/chain0_3/carryout[7]
    SLICE_X4Y96                                                       r  compressor/chain0_3/carry4_inst2/CI
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.306 r  compressor/chain0_3/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     2.306    compressor/chain0_3/carryout[11]
    SLICE_X4Y97                                                       r  compressor/chain0_3/carry4_inst3/CI
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.395 r  compressor/chain0_3/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     2.395    compressor/chain0_3/carryout[15]
    SLICE_X4Y98                                                       r  compressor/chain0_3/carry4_inst4/CI
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     2.576 r  compressor/chain0_3/carry4_inst4/O[2]
                         net (fo=4, routed)           0.951     3.527    compressor/chain1_9/lut6_2_inst0/I1
    SLICE_X11Y101                                                     r  compressor/chain1_9/lut6_2_inst0/LUT6/I1
    SLICE_X11Y101        LUT6 (Prop_lut6_I1_O)        0.230     3.757 r  compressor/chain1_9/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     3.757    compressor/chain1_9/prop[0]
    SLICE_X11Y101                                                     r  compressor/chain1_9/carry4_inst0/S[0]
    SLICE_X11Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     4.152 r  compressor/chain1_9/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     4.152    compressor/chain1_9/carryout[3]
    SLICE_X11Y102                                                     r  compressor/chain1_9/carry4_inst1/CI
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.241 r  compressor/chain1_9/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.241    compressor/chain1_9/carryout[7]
    SLICE_X11Y103                                                     r  compressor/chain1_9/carry4_inst2/CI
    SLICE_X11Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     4.400 r  compressor/chain1_9/carry4_inst2/O[0]
                         net (fo=4, routed)           1.013     5.413    compressor/chain2_2/lut6_2_inst23/I0
    SLICE_X7Y101                                                      r  compressor/chain2_2/lut6_2_inst23/LUT6/I0
    SLICE_X7Y101         LUT6 (Prop_lut6_I0_O)        0.224     5.637 r  compressor/chain2_2/lut6_2_inst23/LUT6/O
                         net (fo=1, routed)           0.000     5.637    compressor/chain2_2/prop[23]
    SLICE_X7Y101                                                      r  compressor/chain2_2/carry4_inst5/S[3]
    SLICE_X7Y101         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.936 r  compressor/chain2_2/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     5.936    compressor/chain2_2/carryout[23]
    SLICE_X7Y102                                                      r  compressor/chain2_2/carry4_inst6/CI
    SLICE_X7Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.025 r  compressor/chain2_2/carry4_inst6/CO[3]
                         net (fo=1, routed)           0.000     6.025    compressor/chain2_2/carryout[27]
    SLICE_X7Y103                                                      r  compressor/chain2_2/carry4_inst7/CI
    SLICE_X7Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.114 r  compressor/chain2_2/carry4_inst7/CO[3]
                         net (fo=1, routed)           0.000     6.114    compressor/chain2_2/carryout[31]
    SLICE_X7Y104                                                      r  compressor/chain2_2/carry4_inst8/CI
    SLICE_X7Y104         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.344 r  compressor/chain2_2/carry4_inst8/O[1]
                         net (fo=6, routed)           0.904     7.248    compressor/chain3_0/lut6_2_inst41/I0
    SLICE_X6Y105                                                      r  compressor/chain3_0/lut6_2_inst41/LUT6/I0
    SLICE_X6Y105         LUT6 (Prop_lut6_I0_O)        0.225     7.473 r  compressor/chain3_0/lut6_2_inst41/LUT6/O
                         net (fo=1, routed)           0.000     7.473    compressor/chain3_0/prop[41]
    SLICE_X6Y105                                                      r  compressor/chain3_0/carry4_inst10/S[1]
    SLICE_X6Y105         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.875 r  compressor/chain3_0/carry4_inst10/CO[3]
                         net (fo=1, routed)           0.000     7.875    compressor/chain3_0/carryout[43]
    SLICE_X6Y106                                                      r  compressor/chain3_0/carry4_inst11/CI
    SLICE_X6Y106         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     8.032 r  compressor/chain3_0/carry4_inst11/O[0]
                         net (fo=1, routed)           2.202    10.234    dst49_OBUF[0]
    C12                                                               r  dst49_OBUF[0]_inst/I
    C12                  OBUF (Prop_obuf_I_O)         2.390    12.624 r  dst49_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.624    dst49[0]
    C12                                                               r  dst49[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src13_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst51[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.602ns  (logic 6.181ns (49.044%)  route 6.422ns (50.956%))
  Logic Levels:           19  (CARRY4=13 FDRE=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE                         0.000     0.000 r  src13_reg[0]/C
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src13_reg[0]/Q
                         net (fo=2, routed)           1.384     1.725    compressor/chain0_3/lut6_2_inst4/I5
    SLICE_X4Y95                                                       r  compressor/chain0_3/lut6_2_inst4/LUT6/I5
    SLICE_X4Y95          LUT6 (Prop_lut6_I5_O)        0.097     1.822 r  compressor/chain0_3/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     1.822    compressor/chain0_3/prop[4]
    SLICE_X4Y95                                                       r  compressor/chain0_3/carry4_inst1/S[0]
    SLICE_X4Y95          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.217 r  compressor/chain0_3/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     2.217    compressor/chain0_3/carryout[7]
    SLICE_X4Y96                                                       r  compressor/chain0_3/carry4_inst2/CI
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.306 r  compressor/chain0_3/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     2.306    compressor/chain0_3/carryout[11]
    SLICE_X4Y97                                                       r  compressor/chain0_3/carry4_inst3/CI
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.395 r  compressor/chain0_3/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     2.395    compressor/chain0_3/carryout[15]
    SLICE_X4Y98                                                       r  compressor/chain0_3/carry4_inst4/CI
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     2.576 r  compressor/chain0_3/carry4_inst4/O[2]
                         net (fo=4, routed)           0.951     3.527    compressor/chain1_9/lut6_2_inst0/I1
    SLICE_X11Y101                                                     r  compressor/chain1_9/lut6_2_inst0/LUT6/I1
    SLICE_X11Y101        LUT6 (Prop_lut6_I1_O)        0.230     3.757 r  compressor/chain1_9/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     3.757    compressor/chain1_9/prop[0]
    SLICE_X11Y101                                                     r  compressor/chain1_9/carry4_inst0/S[0]
    SLICE_X11Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     4.152 r  compressor/chain1_9/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     4.152    compressor/chain1_9/carryout[3]
    SLICE_X11Y102                                                     r  compressor/chain1_9/carry4_inst1/CI
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.241 r  compressor/chain1_9/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.241    compressor/chain1_9/carryout[7]
    SLICE_X11Y103                                                     r  compressor/chain1_9/carry4_inst2/CI
    SLICE_X11Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     4.400 r  compressor/chain1_9/carry4_inst2/O[0]
                         net (fo=4, routed)           1.013     5.413    compressor/chain2_2/lut6_2_inst23/I0
    SLICE_X7Y101                                                      r  compressor/chain2_2/lut6_2_inst23/LUT6/I0
    SLICE_X7Y101         LUT6 (Prop_lut6_I0_O)        0.224     5.637 r  compressor/chain2_2/lut6_2_inst23/LUT6/O
                         net (fo=1, routed)           0.000     5.637    compressor/chain2_2/prop[23]
    SLICE_X7Y101                                                      r  compressor/chain2_2/carry4_inst5/S[3]
    SLICE_X7Y101         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.936 r  compressor/chain2_2/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     5.936    compressor/chain2_2/carryout[23]
    SLICE_X7Y102                                                      r  compressor/chain2_2/carry4_inst6/CI
    SLICE_X7Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.025 r  compressor/chain2_2/carry4_inst6/CO[3]
                         net (fo=1, routed)           0.000     6.025    compressor/chain2_2/carryout[27]
    SLICE_X7Y103                                                      r  compressor/chain2_2/carry4_inst7/CI
    SLICE_X7Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.114 r  compressor/chain2_2/carry4_inst7/CO[3]
                         net (fo=1, routed)           0.000     6.114    compressor/chain2_2/carryout[31]
    SLICE_X7Y104                                                      r  compressor/chain2_2/carry4_inst8/CI
    SLICE_X7Y104         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.344 r  compressor/chain2_2/carry4_inst8/O[1]
                         net (fo=6, routed)           0.904     7.248    compressor/chain3_0/lut6_2_inst41/I0
    SLICE_X6Y105                                                      r  compressor/chain3_0/lut6_2_inst41/LUT6/I0
    SLICE_X6Y105         LUT6 (Prop_lut6_I0_O)        0.225     7.473 r  compressor/chain3_0/lut6_2_inst41/LUT6/O
                         net (fo=1, routed)           0.000     7.473    compressor/chain3_0/prop[41]
    SLICE_X6Y105                                                      r  compressor/chain3_0/carry4_inst10/S[1]
    SLICE_X6Y105         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.875 r  compressor/chain3_0/carry4_inst10/CO[3]
                         net (fo=1, routed)           0.000     7.875    compressor/chain3_0/carryout[43]
    SLICE_X6Y106                                                      r  compressor/chain3_0/carry4_inst11/CI
    SLICE_X6Y106         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     8.055 r  compressor/chain3_0/carry4_inst11/O[2]
                         net (fo=1, routed)           2.169    10.225    dst51_OBUF[0]
    C14                                                               r  dst51_OBUF[0]_inst/I
    C14                  OBUF (Prop_obuf_I_O)         2.378    12.602 r  dst51_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.602    dst51[0]
    C14                                                               r  dst51[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src13_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst46[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.584ns  (logic 6.007ns (47.731%)  route 6.578ns (52.269%))
  Logic Levels:           17  (CARRY4=11 FDRE=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE                         0.000     0.000 r  src13_reg[0]/C
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src13_reg[0]/Q
                         net (fo=2, routed)           1.384     1.725    compressor/chain0_3/lut6_2_inst4/I5
    SLICE_X4Y95                                                       r  compressor/chain0_3/lut6_2_inst4/LUT6/I5
    SLICE_X4Y95          LUT6 (Prop_lut6_I5_O)        0.097     1.822 r  compressor/chain0_3/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     1.822    compressor/chain0_3/prop[4]
    SLICE_X4Y95                                                       r  compressor/chain0_3/carry4_inst1/S[0]
    SLICE_X4Y95          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.217 r  compressor/chain0_3/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     2.217    compressor/chain0_3/carryout[7]
    SLICE_X4Y96                                                       r  compressor/chain0_3/carry4_inst2/CI
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.306 r  compressor/chain0_3/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     2.306    compressor/chain0_3/carryout[11]
    SLICE_X4Y97                                                       r  compressor/chain0_3/carry4_inst3/CI
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.395 r  compressor/chain0_3/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     2.395    compressor/chain0_3/carryout[15]
    SLICE_X4Y98                                                       r  compressor/chain0_3/carry4_inst4/CI
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     2.576 r  compressor/chain0_3/carry4_inst4/O[2]
                         net (fo=4, routed)           0.951     3.527    compressor/chain1_9/lut6_2_inst0/I1
    SLICE_X11Y101                                                     r  compressor/chain1_9/lut6_2_inst0/LUT6/I1
    SLICE_X11Y101        LUT6 (Prop_lut6_I1_O)        0.230     3.757 r  compressor/chain1_9/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     3.757    compressor/chain1_9/prop[0]
    SLICE_X11Y101                                                     r  compressor/chain1_9/carry4_inst0/S[0]
    SLICE_X11Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     4.152 r  compressor/chain1_9/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     4.152    compressor/chain1_9/carryout[3]
    SLICE_X11Y102                                                     r  compressor/chain1_9/carry4_inst1/CI
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.241 r  compressor/chain1_9/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.241    compressor/chain1_9/carryout[7]
    SLICE_X11Y103                                                     r  compressor/chain1_9/carry4_inst2/CI
    SLICE_X11Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.471 r  compressor/chain1_9/carry4_inst2/O[1]
                         net (fo=4, routed)           1.154     5.625    compressor/chain2_4/lut6_2_inst2/I1
    SLICE_X3Y102                                                      r  compressor/chain2_4/lut6_2_inst2/LUT5/I1
    SLICE_X3Y102         LUT5 (Prop_lut5_I1_O)        0.227     5.852 r  compressor/chain2_4/lut6_2_inst2/LUT5/O
                         net (fo=1, routed)           0.000     5.852    compressor/chain2_4/lut6_2_inst2_n_0
    SLICE_X3Y102                                                      r  compressor/chain2_4/carry4_inst0/DI[2]
    SLICE_X3Y102         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.291     6.143 r  compressor/chain2_4/carry4_inst0/O[3]
                         net (fo=5, routed)           0.837     6.980    compressor/chain3_0/lut6_2_inst33/I1
    SLICE_X6Y103                                                      r  compressor/chain3_0/lut6_2_inst33/LUT6/I1
    SLICE_X6Y103         LUT6 (Prop_lut6_I1_O)        0.234     7.214 r  compressor/chain3_0/lut6_2_inst33/LUT6/O
                         net (fo=1, routed)           0.000     7.214    compressor/chain3_0/prop[33]
    SLICE_X6Y103                                                      r  compressor/chain3_0/carry4_inst8/S[1]
    SLICE_X6Y103         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.616 r  compressor/chain3_0/carry4_inst8/CO[3]
                         net (fo=1, routed)           0.000     7.616    compressor/chain3_0/carryout[35]
    SLICE_X6Y104                                                      r  compressor/chain3_0/carry4_inst9/CI
    SLICE_X6Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.708 r  compressor/chain3_0/carry4_inst9/CO[3]
                         net (fo=1, routed)           0.000     7.708    compressor/chain3_0/carryout[39]
    SLICE_X6Y105                                                      r  compressor/chain3_0/carry4_inst10/CI
    SLICE_X6Y105         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     7.931 r  compressor/chain3_0/carry4_inst10/O[1]
                         net (fo=1, routed)           2.252    10.183    dst46_OBUF[0]
    A11                                                               r  dst46_OBUF[0]_inst/I
    A11                  OBUF (Prop_obuf_I_O)         2.402    12.584 r  dst46_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.584    dst46[0]
    A11                                                               r  dst46[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src13_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst48[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.526ns  (logic 6.109ns (48.767%)  route 6.418ns (51.233%))
  Logic Levels:           18  (CARRY4=12 FDRE=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE                         0.000     0.000 r  src13_reg[0]/C
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src13_reg[0]/Q
                         net (fo=2, routed)           1.384     1.725    compressor/chain0_3/lut6_2_inst4/I5
    SLICE_X4Y95                                                       r  compressor/chain0_3/lut6_2_inst4/LUT6/I5
    SLICE_X4Y95          LUT6 (Prop_lut6_I5_O)        0.097     1.822 r  compressor/chain0_3/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     1.822    compressor/chain0_3/prop[4]
    SLICE_X4Y95                                                       r  compressor/chain0_3/carry4_inst1/S[0]
    SLICE_X4Y95          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.217 r  compressor/chain0_3/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     2.217    compressor/chain0_3/carryout[7]
    SLICE_X4Y96                                                       r  compressor/chain0_3/carry4_inst2/CI
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.306 r  compressor/chain0_3/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     2.306    compressor/chain0_3/carryout[11]
    SLICE_X4Y97                                                       r  compressor/chain0_3/carry4_inst3/CI
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.395 r  compressor/chain0_3/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     2.395    compressor/chain0_3/carryout[15]
    SLICE_X4Y98                                                       r  compressor/chain0_3/carry4_inst4/CI
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     2.576 r  compressor/chain0_3/carry4_inst4/O[2]
                         net (fo=4, routed)           0.951     3.527    compressor/chain1_9/lut6_2_inst0/I1
    SLICE_X11Y101                                                     r  compressor/chain1_9/lut6_2_inst0/LUT6/I1
    SLICE_X11Y101        LUT6 (Prop_lut6_I1_O)        0.230     3.757 r  compressor/chain1_9/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     3.757    compressor/chain1_9/prop[0]
    SLICE_X11Y101                                                     r  compressor/chain1_9/carry4_inst0/S[0]
    SLICE_X11Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     4.152 r  compressor/chain1_9/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     4.152    compressor/chain1_9/carryout[3]
    SLICE_X11Y102                                                     r  compressor/chain1_9/carry4_inst1/CI
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.241 r  compressor/chain1_9/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.241    compressor/chain1_9/carryout[7]
    SLICE_X11Y103                                                     r  compressor/chain1_9/carry4_inst2/CI
    SLICE_X11Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     4.400 r  compressor/chain1_9/carry4_inst2/O[0]
                         net (fo=4, routed)           1.013     5.413    compressor/chain2_2/lut6_2_inst23/I0
    SLICE_X7Y101                                                      r  compressor/chain2_2/lut6_2_inst23/LUT6/I0
    SLICE_X7Y101         LUT6 (Prop_lut6_I0_O)        0.224     5.637 r  compressor/chain2_2/lut6_2_inst23/LUT6/O
                         net (fo=1, routed)           0.000     5.637    compressor/chain2_2/prop[23]
    SLICE_X7Y101                                                      r  compressor/chain2_2/carry4_inst5/S[3]
    SLICE_X7Y101         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.936 r  compressor/chain2_2/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     5.936    compressor/chain2_2/carryout[23]
    SLICE_X7Y102                                                      r  compressor/chain2_2/carry4_inst6/CI
    SLICE_X7Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.025 r  compressor/chain2_2/carry4_inst6/CO[3]
                         net (fo=1, routed)           0.000     6.025    compressor/chain2_2/carryout[27]
    SLICE_X7Y103                                                      r  compressor/chain2_2/carry4_inst7/CI
    SLICE_X7Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.114 r  compressor/chain2_2/carry4_inst7/CO[3]
                         net (fo=1, routed)           0.000     6.114    compressor/chain2_2/carryout[31]
    SLICE_X7Y104                                                      r  compressor/chain2_2/carry4_inst8/CI
    SLICE_X7Y104         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.344 r  compressor/chain2_2/carry4_inst8/O[1]
                         net (fo=6, routed)           0.904     7.248    compressor/chain3_0/lut6_2_inst41/I0
    SLICE_X6Y105                                                      r  compressor/chain3_0/lut6_2_inst41/LUT6/I0
    SLICE_X6Y105         LUT6 (Prop_lut6_I0_O)        0.225     7.473 r  compressor/chain3_0/lut6_2_inst41/LUT6/O
                         net (fo=1, routed)           0.000     7.473    compressor/chain3_0/prop[41]
    SLICE_X6Y105                                                      r  compressor/chain3_0/carry4_inst10/S[1]
    SLICE_X6Y105         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     7.954 r  compressor/chain3_0/carry4_inst10/O[3]
                         net (fo=1, routed)           2.165    10.120    dst48_OBUF[0]
    B12                                                               r  dst48_OBUF[0]_inst/I
    B12                  OBUF (Prop_obuf_I_O)         2.407    12.526 r  dst48_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.526    dst48[0]
    B12                                                               r  dst48[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src13_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst45[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.494ns  (logic 5.918ns (47.370%)  route 6.575ns (52.630%))
  Logic Levels:           17  (CARRY4=11 FDRE=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE                         0.000     0.000 r  src13_reg[0]/C
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src13_reg[0]/Q
                         net (fo=2, routed)           1.384     1.725    compressor/chain0_3/lut6_2_inst4/I5
    SLICE_X4Y95                                                       r  compressor/chain0_3/lut6_2_inst4/LUT6/I5
    SLICE_X4Y95          LUT6 (Prop_lut6_I5_O)        0.097     1.822 r  compressor/chain0_3/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     1.822    compressor/chain0_3/prop[4]
    SLICE_X4Y95                                                       r  compressor/chain0_3/carry4_inst1/S[0]
    SLICE_X4Y95          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.217 r  compressor/chain0_3/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     2.217    compressor/chain0_3/carryout[7]
    SLICE_X4Y96                                                       r  compressor/chain0_3/carry4_inst2/CI
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.306 r  compressor/chain0_3/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     2.306    compressor/chain0_3/carryout[11]
    SLICE_X4Y97                                                       r  compressor/chain0_3/carry4_inst3/CI
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.395 r  compressor/chain0_3/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     2.395    compressor/chain0_3/carryout[15]
    SLICE_X4Y98                                                       r  compressor/chain0_3/carry4_inst4/CI
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     2.576 r  compressor/chain0_3/carry4_inst4/O[2]
                         net (fo=4, routed)           0.951     3.527    compressor/chain1_9/lut6_2_inst0/I1
    SLICE_X11Y101                                                     r  compressor/chain1_9/lut6_2_inst0/LUT6/I1
    SLICE_X11Y101        LUT6 (Prop_lut6_I1_O)        0.230     3.757 r  compressor/chain1_9/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     3.757    compressor/chain1_9/prop[0]
    SLICE_X11Y101                                                     r  compressor/chain1_9/carry4_inst0/S[0]
    SLICE_X11Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     4.152 r  compressor/chain1_9/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     4.152    compressor/chain1_9/carryout[3]
    SLICE_X11Y102                                                     r  compressor/chain1_9/carry4_inst1/CI
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.241 r  compressor/chain1_9/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.241    compressor/chain1_9/carryout[7]
    SLICE_X11Y103                                                     r  compressor/chain1_9/carry4_inst2/CI
    SLICE_X11Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.471 r  compressor/chain1_9/carry4_inst2/O[1]
                         net (fo=4, routed)           1.154     5.625    compressor/chain2_4/lut6_2_inst2/I1
    SLICE_X3Y102                                                      r  compressor/chain2_4/lut6_2_inst2/LUT5/I1
    SLICE_X3Y102         LUT5 (Prop_lut5_I1_O)        0.227     5.852 r  compressor/chain2_4/lut6_2_inst2/LUT5/O
                         net (fo=1, routed)           0.000     5.852    compressor/chain2_4/lut6_2_inst2_n_0
    SLICE_X3Y102                                                      r  compressor/chain2_4/carry4_inst0/DI[2]
    SLICE_X3Y102         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.291     6.143 r  compressor/chain2_4/carry4_inst0/O[3]
                         net (fo=5, routed)           0.837     6.980    compressor/chain3_0/lut6_2_inst33/I1
    SLICE_X6Y103                                                      r  compressor/chain3_0/lut6_2_inst33/LUT6/I1
    SLICE_X6Y103         LUT6 (Prop_lut6_I1_O)        0.234     7.214 r  compressor/chain3_0/lut6_2_inst33/LUT6/O
                         net (fo=1, routed)           0.000     7.214    compressor/chain3_0/prop[33]
    SLICE_X6Y103                                                      r  compressor/chain3_0/carry4_inst8/S[1]
    SLICE_X6Y103         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.616 r  compressor/chain3_0/carry4_inst8/CO[3]
                         net (fo=1, routed)           0.000     7.616    compressor/chain3_0/carryout[35]
    SLICE_X6Y104                                                      r  compressor/chain3_0/carry4_inst9/CI
    SLICE_X6Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.708 r  compressor/chain3_0/carry4_inst9/CO[3]
                         net (fo=1, routed)           0.000     7.708    compressor/chain3_0/carryout[39]
    SLICE_X6Y105                                                      r  compressor/chain3_0/carry4_inst10/CI
    SLICE_X6Y105         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.865 r  compressor/chain3_0/carry4_inst10/O[0]
                         net (fo=1, routed)           2.249    10.114    dst45_OBUF[0]
    F13                                                               r  dst45_OBUF[0]_inst/I
    F13                  OBUF (Prop_obuf_I_O)         2.379    12.494 r  dst45_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.494    dst45[0]
    F13                                                               r  dst45[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src13_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst44[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.373ns  (logic 5.911ns (47.770%)  route 6.463ns (52.230%))
  Logic Levels:           16  (CARRY4=10 FDRE=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE                         0.000     0.000 r  src13_reg[0]/C
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src13_reg[0]/Q
                         net (fo=2, routed)           1.384     1.725    compressor/chain0_3/lut6_2_inst4/I5
    SLICE_X4Y95                                                       r  compressor/chain0_3/lut6_2_inst4/LUT6/I5
    SLICE_X4Y95          LUT6 (Prop_lut6_I5_O)        0.097     1.822 r  compressor/chain0_3/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     1.822    compressor/chain0_3/prop[4]
    SLICE_X4Y95                                                       r  compressor/chain0_3/carry4_inst1/S[0]
    SLICE_X4Y95          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.217 r  compressor/chain0_3/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     2.217    compressor/chain0_3/carryout[7]
    SLICE_X4Y96                                                       r  compressor/chain0_3/carry4_inst2/CI
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.306 r  compressor/chain0_3/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     2.306    compressor/chain0_3/carryout[11]
    SLICE_X4Y97                                                       r  compressor/chain0_3/carry4_inst3/CI
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.395 r  compressor/chain0_3/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     2.395    compressor/chain0_3/carryout[15]
    SLICE_X4Y98                                                       r  compressor/chain0_3/carry4_inst4/CI
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     2.576 r  compressor/chain0_3/carry4_inst4/O[2]
                         net (fo=4, routed)           0.951     3.527    compressor/chain1_9/lut6_2_inst0/I1
    SLICE_X11Y101                                                     r  compressor/chain1_9/lut6_2_inst0/LUT6/I1
    SLICE_X11Y101        LUT6 (Prop_lut6_I1_O)        0.230     3.757 r  compressor/chain1_9/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     3.757    compressor/chain1_9/prop[0]
    SLICE_X11Y101                                                     r  compressor/chain1_9/carry4_inst0/S[0]
    SLICE_X11Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     4.152 r  compressor/chain1_9/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     4.152    compressor/chain1_9/carryout[3]
    SLICE_X11Y102                                                     r  compressor/chain1_9/carry4_inst1/CI
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.241 r  compressor/chain1_9/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.241    compressor/chain1_9/carryout[7]
    SLICE_X11Y103                                                     r  compressor/chain1_9/carry4_inst2/CI
    SLICE_X11Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.471 r  compressor/chain1_9/carry4_inst2/O[1]
                         net (fo=4, routed)           1.154     5.625    compressor/chain2_4/lut6_2_inst2/I1
    SLICE_X3Y102                                                      r  compressor/chain2_4/lut6_2_inst2/LUT5/I1
    SLICE_X3Y102         LUT5 (Prop_lut5_I1_O)        0.227     5.852 r  compressor/chain2_4/lut6_2_inst2/LUT5/O
                         net (fo=1, routed)           0.000     5.852    compressor/chain2_4/lut6_2_inst2_n_0
    SLICE_X3Y102                                                      r  compressor/chain2_4/carry4_inst0/DI[2]
    SLICE_X3Y102         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.291     6.143 r  compressor/chain2_4/carry4_inst0/O[3]
                         net (fo=5, routed)           0.837     6.980    compressor/chain3_0/lut6_2_inst33/I1
    SLICE_X6Y103                                                      r  compressor/chain3_0/lut6_2_inst33/LUT6/I1
    SLICE_X6Y103         LUT6 (Prop_lut6_I1_O)        0.234     7.214 r  compressor/chain3_0/lut6_2_inst33/LUT6/O
                         net (fo=1, routed)           0.000     7.214    compressor/chain3_0/prop[33]
    SLICE_X6Y103                                                      r  compressor/chain3_0/carry4_inst8/S[1]
    SLICE_X6Y103         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.616 r  compressor/chain3_0/carry4_inst8/CO[3]
                         net (fo=1, routed)           0.000     7.616    compressor/chain3_0/carryout[35]
    SLICE_X6Y104                                                      r  compressor/chain3_0/carry4_inst9/CI
    SLICE_X6Y104         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     7.853 r  compressor/chain3_0/carry4_inst9/O[3]
                         net (fo=1, routed)           2.137     9.990    dst44_OBUF[0]
    F14                                                               r  dst44_OBUF[0]_inst/I
    F14                  OBUF (Prop_obuf_I_O)         2.384    12.373 r  dst44_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.373    dst44[0]
    F14                                                               r  dst44[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src13_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst42[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.345ns  (logic 5.892ns (47.725%)  route 6.453ns (52.275%))
  Logic Levels:           16  (CARRY4=10 FDRE=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE                         0.000     0.000 r  src13_reg[0]/C
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src13_reg[0]/Q
                         net (fo=2, routed)           1.384     1.725    compressor/chain0_3/lut6_2_inst4/I5
    SLICE_X4Y95                                                       r  compressor/chain0_3/lut6_2_inst4/LUT6/I5
    SLICE_X4Y95          LUT6 (Prop_lut6_I5_O)        0.097     1.822 r  compressor/chain0_3/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     1.822    compressor/chain0_3/prop[4]
    SLICE_X4Y95                                                       r  compressor/chain0_3/carry4_inst1/S[0]
    SLICE_X4Y95          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.217 r  compressor/chain0_3/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     2.217    compressor/chain0_3/carryout[7]
    SLICE_X4Y96                                                       r  compressor/chain0_3/carry4_inst2/CI
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.306 r  compressor/chain0_3/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     2.306    compressor/chain0_3/carryout[11]
    SLICE_X4Y97                                                       r  compressor/chain0_3/carry4_inst3/CI
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.395 r  compressor/chain0_3/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     2.395    compressor/chain0_3/carryout[15]
    SLICE_X4Y98                                                       r  compressor/chain0_3/carry4_inst4/CI
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     2.576 r  compressor/chain0_3/carry4_inst4/O[2]
                         net (fo=4, routed)           0.951     3.527    compressor/chain1_9/lut6_2_inst0/I1
    SLICE_X11Y101                                                     r  compressor/chain1_9/lut6_2_inst0/LUT6/I1
    SLICE_X11Y101        LUT6 (Prop_lut6_I1_O)        0.230     3.757 r  compressor/chain1_9/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     3.757    compressor/chain1_9/prop[0]
    SLICE_X11Y101                                                     r  compressor/chain1_9/carry4_inst0/S[0]
    SLICE_X11Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     4.152 r  compressor/chain1_9/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     4.152    compressor/chain1_9/carryout[3]
    SLICE_X11Y102                                                     r  compressor/chain1_9/carry4_inst1/CI
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.241 r  compressor/chain1_9/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.241    compressor/chain1_9/carryout[7]
    SLICE_X11Y103                                                     r  compressor/chain1_9/carry4_inst2/CI
    SLICE_X11Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.471 r  compressor/chain1_9/carry4_inst2/O[1]
                         net (fo=4, routed)           1.154     5.625    compressor/chain2_4/lut6_2_inst2/I1
    SLICE_X3Y102                                                      r  compressor/chain2_4/lut6_2_inst2/LUT5/I1
    SLICE_X3Y102         LUT5 (Prop_lut5_I1_O)        0.227     5.852 r  compressor/chain2_4/lut6_2_inst2/LUT5/O
                         net (fo=1, routed)           0.000     5.852    compressor/chain2_4/lut6_2_inst2_n_0
    SLICE_X3Y102                                                      r  compressor/chain2_4/carry4_inst0/DI[2]
    SLICE_X3Y102         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.291     6.143 r  compressor/chain2_4/carry4_inst0/O[3]
                         net (fo=5, routed)           0.837     6.980    compressor/chain3_0/lut6_2_inst33/I1
    SLICE_X6Y103                                                      r  compressor/chain3_0/lut6_2_inst33/LUT6/I1
    SLICE_X6Y103         LUT6 (Prop_lut6_I1_O)        0.234     7.214 r  compressor/chain3_0/lut6_2_inst33/LUT6/O
                         net (fo=1, routed)           0.000     7.214    compressor/chain3_0/prop[33]
    SLICE_X6Y103                                                      r  compressor/chain3_0/carry4_inst8/S[1]
    SLICE_X6Y103         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.616 r  compressor/chain3_0/carry4_inst8/CO[3]
                         net (fo=1, routed)           0.000     7.616    compressor/chain3_0/carryout[35]
    SLICE_X6Y104                                                      r  compressor/chain3_0/carry4_inst9/CI
    SLICE_X6Y104         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     7.839 r  compressor/chain3_0/carry4_inst9/O[1]
                         net (fo=1, routed)           2.127     9.966    dst42_OBUF[0]
    D13                                                               r  dst42_OBUF[0]_inst/I
    D13                  OBUF (Prop_obuf_I_O)         2.379    12.345 r  dst42_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.345    dst42[0]
    D13                                                               r  dst42[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src13_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst47[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.340ns  (logic 6.054ns (49.061%)  route 6.286ns (50.939%))
  Logic Levels:           18  (CARRY4=12 FDRE=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE                         0.000     0.000 r  src13_reg[0]/C
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src13_reg[0]/Q
                         net (fo=2, routed)           1.384     1.725    compressor/chain0_3/lut6_2_inst4/I5
    SLICE_X4Y95                                                       r  compressor/chain0_3/lut6_2_inst4/LUT6/I5
    SLICE_X4Y95          LUT6 (Prop_lut6_I5_O)        0.097     1.822 r  compressor/chain0_3/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     1.822    compressor/chain0_3/prop[4]
    SLICE_X4Y95                                                       r  compressor/chain0_3/carry4_inst1/S[0]
    SLICE_X4Y95          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.217 r  compressor/chain0_3/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     2.217    compressor/chain0_3/carryout[7]
    SLICE_X4Y96                                                       r  compressor/chain0_3/carry4_inst2/CI
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.306 r  compressor/chain0_3/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     2.306    compressor/chain0_3/carryout[11]
    SLICE_X4Y97                                                       r  compressor/chain0_3/carry4_inst3/CI
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.395 r  compressor/chain0_3/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     2.395    compressor/chain0_3/carryout[15]
    SLICE_X4Y98                                                       r  compressor/chain0_3/carry4_inst4/CI
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     2.576 r  compressor/chain0_3/carry4_inst4/O[2]
                         net (fo=4, routed)           0.951     3.527    compressor/chain1_9/lut6_2_inst0/I1
    SLICE_X11Y101                                                     r  compressor/chain1_9/lut6_2_inst0/LUT6/I1
    SLICE_X11Y101        LUT6 (Prop_lut6_I1_O)        0.230     3.757 r  compressor/chain1_9/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     3.757    compressor/chain1_9/prop[0]
    SLICE_X11Y101                                                     r  compressor/chain1_9/carry4_inst0/S[0]
    SLICE_X11Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     4.152 r  compressor/chain1_9/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     4.152    compressor/chain1_9/carryout[3]
    SLICE_X11Y102                                                     r  compressor/chain1_9/carry4_inst1/CI
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.241 r  compressor/chain1_9/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.241    compressor/chain1_9/carryout[7]
    SLICE_X11Y103                                                     r  compressor/chain1_9/carry4_inst2/CI
    SLICE_X11Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     4.400 r  compressor/chain1_9/carry4_inst2/O[0]
                         net (fo=4, routed)           1.013     5.413    compressor/chain2_2/lut6_2_inst23/I0
    SLICE_X7Y101                                                      r  compressor/chain2_2/lut6_2_inst23/LUT6/I0
    SLICE_X7Y101         LUT6 (Prop_lut6_I0_O)        0.224     5.637 r  compressor/chain2_2/lut6_2_inst23/LUT6/O
                         net (fo=1, routed)           0.000     5.637    compressor/chain2_2/prop[23]
    SLICE_X7Y101                                                      r  compressor/chain2_2/carry4_inst5/S[3]
    SLICE_X7Y101         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.936 r  compressor/chain2_2/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     5.936    compressor/chain2_2/carryout[23]
    SLICE_X7Y102                                                      r  compressor/chain2_2/carry4_inst6/CI
    SLICE_X7Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.025 r  compressor/chain2_2/carry4_inst6/CO[3]
                         net (fo=1, routed)           0.000     6.025    compressor/chain2_2/carryout[27]
    SLICE_X7Y103                                                      r  compressor/chain2_2/carry4_inst7/CI
    SLICE_X7Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.114 r  compressor/chain2_2/carry4_inst7/CO[3]
                         net (fo=1, routed)           0.000     6.114    compressor/chain2_2/carryout[31]
    SLICE_X7Y104                                                      r  compressor/chain2_2/carry4_inst8/CI
    SLICE_X7Y104         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.344 r  compressor/chain2_2/carry4_inst8/O[1]
                         net (fo=6, routed)           0.904     7.248    compressor/chain3_0/lut6_2_inst41/I0
    SLICE_X6Y105                                                      r  compressor/chain3_0/lut6_2_inst41/LUT6/I0
    SLICE_X6Y105         LUT6 (Prop_lut6_I0_O)        0.225     7.473 r  compressor/chain3_0/lut6_2_inst41/LUT6/O
                         net (fo=1, routed)           0.000     7.473    compressor/chain3_0/prop[41]
    SLICE_X6Y105                                                      r  compressor/chain3_0/carry4_inst10/S[1]
    SLICE_X6Y105         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     7.905 r  compressor/chain3_0/carry4_inst10/O[2]
                         net (fo=1, routed)           2.033     9.939    dst47_OBUF[0]
    B11                                                               r  dst47_OBUF[0]_inst/I
    B11                  OBUF (Prop_obuf_I_O)         2.401    12.340 r  dst47_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.340    dst47[0]
    B11                                                               r  dst47[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src13_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst41[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.198ns  (logic 5.825ns (47.757%)  route 6.372ns (52.243%))
  Logic Levels:           16  (CARRY4=10 FDRE=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE                         0.000     0.000 r  src13_reg[0]/C
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src13_reg[0]/Q
                         net (fo=2, routed)           1.384     1.725    compressor/chain0_3/lut6_2_inst4/I5
    SLICE_X4Y95                                                       r  compressor/chain0_3/lut6_2_inst4/LUT6/I5
    SLICE_X4Y95          LUT6 (Prop_lut6_I5_O)        0.097     1.822 r  compressor/chain0_3/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     1.822    compressor/chain0_3/prop[4]
    SLICE_X4Y95                                                       r  compressor/chain0_3/carry4_inst1/S[0]
    SLICE_X4Y95          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.217 r  compressor/chain0_3/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     2.217    compressor/chain0_3/carryout[7]
    SLICE_X4Y96                                                       r  compressor/chain0_3/carry4_inst2/CI
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.306 r  compressor/chain0_3/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     2.306    compressor/chain0_3/carryout[11]
    SLICE_X4Y97                                                       r  compressor/chain0_3/carry4_inst3/CI
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.395 r  compressor/chain0_3/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     2.395    compressor/chain0_3/carryout[15]
    SLICE_X4Y98                                                       r  compressor/chain0_3/carry4_inst4/CI
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     2.576 r  compressor/chain0_3/carry4_inst4/O[2]
                         net (fo=4, routed)           0.951     3.527    compressor/chain1_9/lut6_2_inst0/I1
    SLICE_X11Y101                                                     r  compressor/chain1_9/lut6_2_inst0/LUT6/I1
    SLICE_X11Y101        LUT6 (Prop_lut6_I1_O)        0.230     3.757 r  compressor/chain1_9/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     3.757    compressor/chain1_9/prop[0]
    SLICE_X11Y101                                                     r  compressor/chain1_9/carry4_inst0/S[0]
    SLICE_X11Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     4.152 r  compressor/chain1_9/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     4.152    compressor/chain1_9/carryout[3]
    SLICE_X11Y102                                                     r  compressor/chain1_9/carry4_inst1/CI
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.241 r  compressor/chain1_9/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.241    compressor/chain1_9/carryout[7]
    SLICE_X11Y103                                                     r  compressor/chain1_9/carry4_inst2/CI
    SLICE_X11Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.471 r  compressor/chain1_9/carry4_inst2/O[1]
                         net (fo=4, routed)           1.154     5.625    compressor/chain2_4/lut6_2_inst2/I1
    SLICE_X3Y102                                                      r  compressor/chain2_4/lut6_2_inst2/LUT5/I1
    SLICE_X3Y102         LUT5 (Prop_lut5_I1_O)        0.227     5.852 r  compressor/chain2_4/lut6_2_inst2/LUT5/O
                         net (fo=1, routed)           0.000     5.852    compressor/chain2_4/lut6_2_inst2_n_0
    SLICE_X3Y102                                                      r  compressor/chain2_4/carry4_inst0/DI[2]
    SLICE_X3Y102         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.291     6.143 r  compressor/chain2_4/carry4_inst0/O[3]
                         net (fo=5, routed)           0.837     6.980    compressor/chain3_0/lut6_2_inst33/I1
    SLICE_X6Y103                                                      r  compressor/chain3_0/lut6_2_inst33/LUT6/I1
    SLICE_X6Y103         LUT6 (Prop_lut6_I1_O)        0.234     7.214 r  compressor/chain3_0/lut6_2_inst33/LUT6/O
                         net (fo=1, routed)           0.000     7.214    compressor/chain3_0/prop[33]
    SLICE_X6Y103                                                      r  compressor/chain3_0/carry4_inst8/S[1]
    SLICE_X6Y103         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.616 r  compressor/chain3_0/carry4_inst8/CO[3]
                         net (fo=1, routed)           0.000     7.616    compressor/chain3_0/carryout[35]
    SLICE_X6Y104                                                      r  compressor/chain3_0/carry4_inst9/CI
    SLICE_X6Y104         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.773 r  compressor/chain3_0/carry4_inst9/O[0]
                         net (fo=1, routed)           2.046     9.819    dst41_OBUF[0]
    B16                                                               r  dst41_OBUF[0]_inst/I
    B16                  OBUF (Prop_obuf_I_O)         2.378    12.198 r  dst41_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.198    dst41[0]
    B16                                                               r  dst41[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src29_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src29_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.191ns  (logic 0.128ns (67.048%)  route 0.063ns (32.952%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y96         FDRE                         0.000     0.000 r  src29_reg[9]/C
    SLICE_X15Y96         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src29_reg[9]/Q
                         net (fo=5, routed)           0.063     0.191    src29[9]
    SLICE_X15Y96         FDRE                                         r  src29_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src17_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src17_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.191ns  (logic 0.128ns (66.870%)  route 0.063ns (33.130%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96         FDRE                         0.000     0.000 r  src17_reg[9]/C
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src17_reg[9]/Q
                         net (fo=5, routed)           0.063     0.191    src17[9]
    SLICE_X13Y96         FDRE                                         r  src17_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src31_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src31_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.192ns  (logic 0.128ns (66.775%)  route 0.064ns (33.225%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y101        FDRE                         0.000     0.000 r  src31_reg[9]/C
    SLICE_X15Y101        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src31_reg[9]/Q
                         net (fo=5, routed)           0.064     0.192    src31[9]
    SLICE_X15Y101        FDRE                                         r  src31_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src20_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src20_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.128ns (65.222%)  route 0.068ns (34.778%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE                         0.000     0.000 r  src20_reg[18]/C
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src20_reg[18]/Q
                         net (fo=5, routed)           0.068     0.196    src20[18]
    SLICE_X0Y97          FDRE                                         r  src20_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src21_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src21_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.204ns  (logic 0.141ns (69.276%)  route 0.063ns (30.724%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE                         0.000     0.000 r  src21_reg[4]/C
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src21_reg[4]/Q
                         net (fo=5, routed)           0.063     0.204    src21[4]
    SLICE_X5Y97          FDRE                                         r  src21_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src41_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src41_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.216ns  (logic 0.148ns (68.472%)  route 0.068ns (31.528%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y105        FDRE                         0.000     0.000 r  src41_reg[8]/C
    SLICE_X10Y105        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  src41_reg[8]/Q
                         net (fo=5, routed)           0.068     0.216    src41[8]
    SLICE_X11Y105        FDRE                                         r  src41_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src36_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src36_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.224ns  (logic 0.164ns (73.144%)  route 0.060ns (26.856%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE                         0.000     0.000 r  src36_reg[4]/C
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  src36_reg[4]/Q
                         net (fo=5, routed)           0.060     0.224    src36[4]
    SLICE_X3Y103         FDRE                                         r  src36_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src29_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src29_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.225ns  (logic 0.164ns (72.788%)  route 0.061ns (27.212%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y102        FDRE                         0.000     0.000 r  src29_reg[14]/C
    SLICE_X14Y102        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  src29_reg[14]/Q
                         net (fo=5, routed)           0.061     0.225    src29[14]
    SLICE_X15Y102        FDRE                                         r  src29_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src18_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src18_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.128ns (53.036%)  route 0.113ns (46.964%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE                         0.000     0.000 r  src18_reg[16]/C
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src18_reg[16]/Q
                         net (fo=5, routed)           0.113     0.241    src18[16]
    SLICE_X3Y96          FDRE                                         r  src18_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src21_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src21_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.128ns (53.004%)  route 0.113ns (46.996%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96         FDRE                         0.000     0.000 r  src21_reg[8]/C
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src21_reg[8]/Q
                         net (fo=5, routed)           0.113     0.241    src21[8]
    SLICE_X13Y97         FDRE                                         r  src21_reg[9]/D
  -------------------------------------------------------------------    -------------------





