#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1887640 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x18877d0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x187f880 .functor NOT 1, L_0x18b7870, C4<0>, C4<0>, C4<0>;
L_0x18b75d0 .functor XOR 1, L_0x18b7490, L_0x18b7530, C4<0>, C4<0>;
L_0x18b7760 .functor XOR 1, L_0x18b75d0, L_0x18b7690, C4<0>, C4<0>;
v0x18b4900_0 .net *"_ivl_10", 0 0, L_0x18b7690;  1 drivers
v0x18b4a00_0 .net *"_ivl_12", 0 0, L_0x18b7760;  1 drivers
v0x18b4ae0_0 .net *"_ivl_2", 0 0, L_0x18b73f0;  1 drivers
v0x18b4ba0_0 .net *"_ivl_4", 0 0, L_0x18b7490;  1 drivers
v0x18b4c80_0 .net *"_ivl_6", 0 0, L_0x18b7530;  1 drivers
v0x18b4db0_0 .net *"_ivl_8", 0 0, L_0x18b75d0;  1 drivers
v0x18b4e90_0 .var "clk", 0 0;
v0x18b4f30_0 .net "f_dut", 0 0, L_0x18b72e0;  1 drivers
v0x18b4fd0_0 .net "f_ref", 0 0, L_0x18b60b0;  1 drivers
v0x18b5070_0 .var/2u "stats1", 159 0;
v0x18b5110_0 .var/2u "strobe", 0 0;
v0x18b51b0_0 .net "tb_match", 0 0, L_0x18b7870;  1 drivers
v0x18b5270_0 .net "tb_mismatch", 0 0, L_0x187f880;  1 drivers
v0x18b5330_0 .net "wavedrom_enable", 0 0, v0x18b3080_0;  1 drivers
v0x18b53d0_0 .net "wavedrom_title", 511 0, v0x18b3140_0;  1 drivers
v0x18b54a0_0 .net "x1", 0 0, v0x18b3200_0;  1 drivers
v0x18b5540_0 .net "x2", 0 0, v0x18b32a0_0;  1 drivers
v0x18b56f0_0 .net "x3", 0 0, v0x18b3390_0;  1 drivers
L_0x18b73f0 .concat [ 1 0 0 0], L_0x18b60b0;
L_0x18b7490 .concat [ 1 0 0 0], L_0x18b60b0;
L_0x18b7530 .concat [ 1 0 0 0], L_0x18b72e0;
L_0x18b7690 .concat [ 1 0 0 0], L_0x18b60b0;
L_0x18b7870 .cmp/eeq 1, L_0x18b73f0, L_0x18b7760;
S_0x1887960 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x18877d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x1873e70 .functor NOT 1, v0x18b3390_0, C4<0>, C4<0>, C4<0>;
L_0x1888080 .functor AND 1, L_0x1873e70, v0x18b32a0_0, C4<1>, C4<1>;
L_0x187f8f0 .functor NOT 1, v0x18b3200_0, C4<0>, C4<0>, C4<0>;
L_0x18b5990 .functor AND 1, L_0x1888080, L_0x187f8f0, C4<1>, C4<1>;
L_0x18b5a60 .functor NOT 1, v0x18b3390_0, C4<0>, C4<0>, C4<0>;
L_0x18b5ad0 .functor AND 1, L_0x18b5a60, v0x18b32a0_0, C4<1>, C4<1>;
L_0x18b5b80 .functor AND 1, L_0x18b5ad0, v0x18b3200_0, C4<1>, C4<1>;
L_0x18b5c40 .functor OR 1, L_0x18b5990, L_0x18b5b80, C4<0>, C4<0>;
L_0x18b5da0 .functor NOT 1, v0x18b32a0_0, C4<0>, C4<0>, C4<0>;
L_0x18b5e10 .functor AND 1, v0x18b3390_0, L_0x18b5da0, C4<1>, C4<1>;
L_0x18b5f30 .functor AND 1, L_0x18b5e10, v0x18b3200_0, C4<1>, C4<1>;
L_0x18b5fa0 .functor OR 1, L_0x18b5c40, L_0x18b5f30, C4<0>, C4<0>;
L_0x18b6120 .functor AND 1, v0x18b3390_0, v0x18b32a0_0, C4<1>, C4<1>;
L_0x18b6190 .functor AND 1, L_0x18b6120, v0x18b3200_0, C4<1>, C4<1>;
L_0x18b60b0 .functor OR 1, L_0x18b5fa0, L_0x18b6190, C4<0>, C4<0>;
v0x187faf0_0 .net *"_ivl_0", 0 0, L_0x1873e70;  1 drivers
v0x187fb90_0 .net *"_ivl_10", 0 0, L_0x18b5ad0;  1 drivers
v0x1873ee0_0 .net *"_ivl_12", 0 0, L_0x18b5b80;  1 drivers
v0x18b19e0_0 .net *"_ivl_14", 0 0, L_0x18b5c40;  1 drivers
v0x18b1ac0_0 .net *"_ivl_16", 0 0, L_0x18b5da0;  1 drivers
v0x18b1bf0_0 .net *"_ivl_18", 0 0, L_0x18b5e10;  1 drivers
v0x18b1cd0_0 .net *"_ivl_2", 0 0, L_0x1888080;  1 drivers
v0x18b1db0_0 .net *"_ivl_20", 0 0, L_0x18b5f30;  1 drivers
v0x18b1e90_0 .net *"_ivl_22", 0 0, L_0x18b5fa0;  1 drivers
v0x18b2000_0 .net *"_ivl_24", 0 0, L_0x18b6120;  1 drivers
v0x18b20e0_0 .net *"_ivl_26", 0 0, L_0x18b6190;  1 drivers
v0x18b21c0_0 .net *"_ivl_4", 0 0, L_0x187f8f0;  1 drivers
v0x18b22a0_0 .net *"_ivl_6", 0 0, L_0x18b5990;  1 drivers
v0x18b2380_0 .net *"_ivl_8", 0 0, L_0x18b5a60;  1 drivers
v0x18b2460_0 .net "f", 0 0, L_0x18b60b0;  alias, 1 drivers
v0x18b2520_0 .net "x1", 0 0, v0x18b3200_0;  alias, 1 drivers
v0x18b25e0_0 .net "x2", 0 0, v0x18b32a0_0;  alias, 1 drivers
v0x18b26a0_0 .net "x3", 0 0, v0x18b3390_0;  alias, 1 drivers
S_0x18b27e0 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0x18877d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x18b2fc0_0 .net "clk", 0 0, v0x18b4e90_0;  1 drivers
v0x18b3080_0 .var "wavedrom_enable", 0 0;
v0x18b3140_0 .var "wavedrom_title", 511 0;
v0x18b3200_0 .var "x1", 0 0;
v0x18b32a0_0 .var "x2", 0 0;
v0x18b3390_0 .var "x3", 0 0;
E_0x1882520/0 .event negedge, v0x18b2fc0_0;
E_0x1882520/1 .event posedge, v0x18b2fc0_0;
E_0x1882520 .event/or E_0x1882520/0, E_0x1882520/1;
E_0x18822b0 .event negedge, v0x18b2fc0_0;
E_0x186d9f0 .event posedge, v0x18b2fc0_0;
S_0x18b2ac0 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x18b27e0;
 .timescale -12 -12;
v0x18b2cc0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x18b2dc0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x18b27e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x18b3490 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x18877d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x18b6570 .functor AND 1, L_0x18b63c0, v0x18b32a0_0, C4<1>, C4<1>;
L_0x18b68f0 .functor AND 1, L_0x18b6570, L_0x18b6740, C4<1>, C4<1>;
L_0x18b6aa0 .functor AND 1, L_0x18b6a00, v0x18b32a0_0, C4<1>, C4<1>;
L_0x18b6b60 .functor AND 1, L_0x18b6aa0, v0x18b3200_0, C4<1>, C4<1>;
L_0x18b6c50 .functor OR 1, L_0x18b68f0, L_0x18b6b60, C4<0>, C4<0>;
L_0x18b6e30 .functor AND 1, v0x18b3390_0, L_0x18b6d60, C4<1>, C4<1>;
L_0x18b6f30 .functor AND 1, L_0x18b6e30, v0x18b3200_0, C4<1>, C4<1>;
L_0x18b6ff0 .functor OR 1, L_0x18b6c50, L_0x18b6f30, C4<0>, C4<0>;
L_0x18b7150 .functor AND 1, v0x18b3390_0, v0x18b32a0_0, C4<1>, C4<1>;
L_0x18b71c0 .functor AND 1, L_0x18b7150, v0x18b3200_0, C4<1>, C4<1>;
L_0x18b72e0 .functor OR 1, L_0x18b6ff0, L_0x18b71c0, C4<0>, C4<0>;
v0x18b36a0_0 .net *"_ivl_1", 0 0, L_0x18b63c0;  1 drivers
v0x18b3760_0 .net *"_ivl_11", 0 0, L_0x18b6aa0;  1 drivers
v0x18b3820_0 .net *"_ivl_13", 0 0, L_0x18b6b60;  1 drivers
v0x18b38f0_0 .net *"_ivl_15", 0 0, L_0x18b6c50;  1 drivers
v0x18b39b0_0 .net *"_ivl_17", 0 0, L_0x18b6d60;  1 drivers
v0x18b3ac0_0 .net *"_ivl_19", 0 0, L_0x18b6e30;  1 drivers
v0x18b3b80_0 .net *"_ivl_21", 0 0, L_0x18b6f30;  1 drivers
v0x18b3c40_0 .net *"_ivl_23", 0 0, L_0x18b6ff0;  1 drivers
v0x18b3d00_0 .net *"_ivl_25", 0 0, L_0x18b7150;  1 drivers
v0x18b3e50_0 .net *"_ivl_27", 0 0, L_0x18b71c0;  1 drivers
v0x18b3f10_0 .net *"_ivl_3", 0 0, L_0x18b6570;  1 drivers
v0x18b3fd0_0 .net *"_ivl_5", 0 0, L_0x18b6740;  1 drivers
v0x18b4090_0 .net *"_ivl_7", 0 0, L_0x18b68f0;  1 drivers
v0x18b4150_0 .net *"_ivl_9", 0 0, L_0x18b6a00;  1 drivers
v0x18b4210_0 .net "f", 0 0, L_0x18b72e0;  alias, 1 drivers
v0x18b42d0_0 .net "x1", 0 0, v0x18b3200_0;  alias, 1 drivers
v0x18b4370_0 .net "x2", 0 0, v0x18b32a0_0;  alias, 1 drivers
v0x18b4570_0 .net "x3", 0 0, v0x18b3390_0;  alias, 1 drivers
L_0x18b63c0 .reduce/nor v0x18b3390_0;
L_0x18b6740 .reduce/nor v0x18b3200_0;
L_0x18b6a00 .reduce/nor v0x18b3390_0;
L_0x18b6d60 .reduce/nor v0x18b32a0_0;
S_0x18b46e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x18877d0;
 .timescale -12 -12;
E_0x1882770 .event anyedge, v0x18b5110_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x18b5110_0;
    %nor/r;
    %assign/vec4 v0x18b5110_0, 0;
    %wait E_0x1882770;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x18b27e0;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x18b3200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18b32a0_0, 0;
    %assign/vec4 v0x18b3390_0, 0;
    %wait E_0x18822b0;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x186d9f0;
    %load/vec4 v0x18b3390_0;
    %load/vec4 v0x18b32a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x18b3200_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x18b3200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18b32a0_0, 0;
    %assign/vec4 v0x18b3390_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x18822b0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x18b2dc0;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1882520;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x18b3200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18b32a0_0, 0;
    %assign/vec4 v0x18b3390_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x18877d0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18b4e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18b5110_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x18877d0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x18b4e90_0;
    %inv;
    %store/vec4 v0x18b4e90_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x18877d0;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0x18b2fc0_0, v0x18b5270_0, v0x18b56f0_0, v0x18b5540_0, v0x18b54a0_0, v0x18b4fd0_0, v0x18b4f30_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x18877d0;
T_7 ;
    %load/vec4 v0x18b5070_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x18b5070_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x18b5070_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0x18b5070_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18b5070_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x18b5070_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18b5070_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x18877d0;
T_8 ;
    %wait E_0x1882520;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18b5070_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18b5070_0, 4, 32;
    %load/vec4 v0x18b51b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x18b5070_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18b5070_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18b5070_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18b5070_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x18b4fd0_0;
    %load/vec4 v0x18b4fd0_0;
    %load/vec4 v0x18b4f30_0;
    %xor;
    %load/vec4 v0x18b4fd0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x18b5070_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18b5070_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x18b5070_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18b5070_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/machine/truthtable1/iter0/response17/top_module.sv";
