
Ruthless RFID.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e6fc  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006e0  0800e89c  0800e89c  0001e89c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ef7c  0800ef7c  0002063c  2**0
                  CONTENTS
  4 .ARM          00000008  0800ef7c  0800ef7c  0001ef7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ef84  0800ef84  0002063c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ef84  0800ef84  0001ef84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ef88  0800ef88  0001ef88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000063c  20000000  0800ef8c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000065a8  2000063c  0800f5c8  0002063c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20006be4  0800f5c8  00026be4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002063c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00025bf6  00000000  00000000  0002066c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005287  00000000  00000000  00046262  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001f70  00000000  00000000  0004b4f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001d78  00000000  00000000  0004d460  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c3d4  00000000  00000000  0004f1d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00024a85  00000000  00000000  0006b5ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009e576  00000000  00000000  00090031  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0012e5a7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008944  00000000  00000000  0012e5f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000063c 	.word	0x2000063c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800e884 	.word	0x0800e884

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000640 	.word	0x20000640
 80001dc:	0800e884 	.word	0x0800e884

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b974 	b.w	8000590 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468e      	mov	lr, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14d      	bne.n	800036a <__udivmoddi4+0xaa>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4694      	mov	ip, r2
 80002d2:	d969      	bls.n	80003a8 <__udivmoddi4+0xe8>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b152      	cbz	r2, 80002f0 <__udivmoddi4+0x30>
 80002da:	fa01 f302 	lsl.w	r3, r1, r2
 80002de:	f1c2 0120 	rsb	r1, r2, #32
 80002e2:	fa20 f101 	lsr.w	r1, r0, r1
 80002e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ea:	ea41 0e03 	orr.w	lr, r1, r3
 80002ee:	4094      	lsls	r4, r2
 80002f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002f4:	0c21      	lsrs	r1, r4, #16
 80002f6:	fbbe f6f8 	udiv	r6, lr, r8
 80002fa:	fa1f f78c 	uxth.w	r7, ip
 80002fe:	fb08 e316 	mls	r3, r8, r6, lr
 8000302:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000306:	fb06 f107 	mul.w	r1, r6, r7
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f106 30ff 	add.w	r0, r6, #4294967295
 8000316:	f080 811f 	bcs.w	8000558 <__udivmoddi4+0x298>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 811c 	bls.w	8000558 <__udivmoddi4+0x298>
 8000320:	3e02      	subs	r6, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a5b      	subs	r3, r3, r1
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb3 f0f8 	udiv	r0, r3, r8
 800032c:	fb08 3310 	mls	r3, r8, r0, r3
 8000330:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000334:	fb00 f707 	mul.w	r7, r0, r7
 8000338:	42a7      	cmp	r7, r4
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x92>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 33ff 	add.w	r3, r0, #4294967295
 8000344:	f080 810a 	bcs.w	800055c <__udivmoddi4+0x29c>
 8000348:	42a7      	cmp	r7, r4
 800034a:	f240 8107 	bls.w	800055c <__udivmoddi4+0x29c>
 800034e:	4464      	add	r4, ip
 8000350:	3802      	subs	r0, #2
 8000352:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000356:	1be4      	subs	r4, r4, r7
 8000358:	2600      	movs	r6, #0
 800035a:	b11d      	cbz	r5, 8000364 <__udivmoddi4+0xa4>
 800035c:	40d4      	lsrs	r4, r2
 800035e:	2300      	movs	r3, #0
 8000360:	e9c5 4300 	strd	r4, r3, [r5]
 8000364:	4631      	mov	r1, r6
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0xc2>
 800036e:	2d00      	cmp	r5, #0
 8000370:	f000 80ef 	beq.w	8000552 <__udivmoddi4+0x292>
 8000374:	2600      	movs	r6, #0
 8000376:	e9c5 0100 	strd	r0, r1, [r5]
 800037a:	4630      	mov	r0, r6
 800037c:	4631      	mov	r1, r6
 800037e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000382:	fab3 f683 	clz	r6, r3
 8000386:	2e00      	cmp	r6, #0
 8000388:	d14a      	bne.n	8000420 <__udivmoddi4+0x160>
 800038a:	428b      	cmp	r3, r1
 800038c:	d302      	bcc.n	8000394 <__udivmoddi4+0xd4>
 800038e:	4282      	cmp	r2, r0
 8000390:	f200 80f9 	bhi.w	8000586 <__udivmoddi4+0x2c6>
 8000394:	1a84      	subs	r4, r0, r2
 8000396:	eb61 0303 	sbc.w	r3, r1, r3
 800039a:	2001      	movs	r0, #1
 800039c:	469e      	mov	lr, r3
 800039e:	2d00      	cmp	r5, #0
 80003a0:	d0e0      	beq.n	8000364 <__udivmoddi4+0xa4>
 80003a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003a6:	e7dd      	b.n	8000364 <__udivmoddi4+0xa4>
 80003a8:	b902      	cbnz	r2, 80003ac <__udivmoddi4+0xec>
 80003aa:	deff      	udf	#255	; 0xff
 80003ac:	fab2 f282 	clz	r2, r2
 80003b0:	2a00      	cmp	r2, #0
 80003b2:	f040 8092 	bne.w	80004da <__udivmoddi4+0x21a>
 80003b6:	eba1 010c 	sub.w	r1, r1, ip
 80003ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003be:	fa1f fe8c 	uxth.w	lr, ip
 80003c2:	2601      	movs	r6, #1
 80003c4:	0c20      	lsrs	r0, r4, #16
 80003c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ca:	fb07 1113 	mls	r1, r7, r3, r1
 80003ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003d2:	fb0e f003 	mul.w	r0, lr, r3
 80003d6:	4288      	cmp	r0, r1
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x12c>
 80003da:	eb1c 0101 	adds.w	r1, ip, r1
 80003de:	f103 38ff 	add.w	r8, r3, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x12a>
 80003e4:	4288      	cmp	r0, r1
 80003e6:	f200 80cb 	bhi.w	8000580 <__udivmoddi4+0x2c0>
 80003ea:	4643      	mov	r3, r8
 80003ec:	1a09      	subs	r1, r1, r0
 80003ee:	b2a4      	uxth	r4, r4
 80003f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003f4:	fb07 1110 	mls	r1, r7, r0, r1
 80003f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000400:	45a6      	cmp	lr, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x156>
 8000404:	eb1c 0404 	adds.w	r4, ip, r4
 8000408:	f100 31ff 	add.w	r1, r0, #4294967295
 800040c:	d202      	bcs.n	8000414 <__udivmoddi4+0x154>
 800040e:	45a6      	cmp	lr, r4
 8000410:	f200 80bb 	bhi.w	800058a <__udivmoddi4+0x2ca>
 8000414:	4608      	mov	r0, r1
 8000416:	eba4 040e 	sub.w	r4, r4, lr
 800041a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800041e:	e79c      	b.n	800035a <__udivmoddi4+0x9a>
 8000420:	f1c6 0720 	rsb	r7, r6, #32
 8000424:	40b3      	lsls	r3, r6
 8000426:	fa22 fc07 	lsr.w	ip, r2, r7
 800042a:	ea4c 0c03 	orr.w	ip, ip, r3
 800042e:	fa20 f407 	lsr.w	r4, r0, r7
 8000432:	fa01 f306 	lsl.w	r3, r1, r6
 8000436:	431c      	orrs	r4, r3
 8000438:	40f9      	lsrs	r1, r7
 800043a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800043e:	fa00 f306 	lsl.w	r3, r0, r6
 8000442:	fbb1 f8f9 	udiv	r8, r1, r9
 8000446:	0c20      	lsrs	r0, r4, #16
 8000448:	fa1f fe8c 	uxth.w	lr, ip
 800044c:	fb09 1118 	mls	r1, r9, r8, r1
 8000450:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000454:	fb08 f00e 	mul.w	r0, r8, lr
 8000458:	4288      	cmp	r0, r1
 800045a:	fa02 f206 	lsl.w	r2, r2, r6
 800045e:	d90b      	bls.n	8000478 <__udivmoddi4+0x1b8>
 8000460:	eb1c 0101 	adds.w	r1, ip, r1
 8000464:	f108 3aff 	add.w	sl, r8, #4294967295
 8000468:	f080 8088 	bcs.w	800057c <__udivmoddi4+0x2bc>
 800046c:	4288      	cmp	r0, r1
 800046e:	f240 8085 	bls.w	800057c <__udivmoddi4+0x2bc>
 8000472:	f1a8 0802 	sub.w	r8, r8, #2
 8000476:	4461      	add	r1, ip
 8000478:	1a09      	subs	r1, r1, r0
 800047a:	b2a4      	uxth	r4, r4
 800047c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000480:	fb09 1110 	mls	r1, r9, r0, r1
 8000484:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000488:	fb00 fe0e 	mul.w	lr, r0, lr
 800048c:	458e      	cmp	lr, r1
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x1e2>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f100 34ff 	add.w	r4, r0, #4294967295
 8000498:	d26c      	bcs.n	8000574 <__udivmoddi4+0x2b4>
 800049a:	458e      	cmp	lr, r1
 800049c:	d96a      	bls.n	8000574 <__udivmoddi4+0x2b4>
 800049e:	3802      	subs	r0, #2
 80004a0:	4461      	add	r1, ip
 80004a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004a6:	fba0 9402 	umull	r9, r4, r0, r2
 80004aa:	eba1 010e 	sub.w	r1, r1, lr
 80004ae:	42a1      	cmp	r1, r4
 80004b0:	46c8      	mov	r8, r9
 80004b2:	46a6      	mov	lr, r4
 80004b4:	d356      	bcc.n	8000564 <__udivmoddi4+0x2a4>
 80004b6:	d053      	beq.n	8000560 <__udivmoddi4+0x2a0>
 80004b8:	b15d      	cbz	r5, 80004d2 <__udivmoddi4+0x212>
 80004ba:	ebb3 0208 	subs.w	r2, r3, r8
 80004be:	eb61 010e 	sbc.w	r1, r1, lr
 80004c2:	fa01 f707 	lsl.w	r7, r1, r7
 80004c6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ca:	40f1      	lsrs	r1, r6
 80004cc:	431f      	orrs	r7, r3
 80004ce:	e9c5 7100 	strd	r7, r1, [r5]
 80004d2:	2600      	movs	r6, #0
 80004d4:	4631      	mov	r1, r6
 80004d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004da:	f1c2 0320 	rsb	r3, r2, #32
 80004de:	40d8      	lsrs	r0, r3
 80004e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e4:	fa21 f303 	lsr.w	r3, r1, r3
 80004e8:	4091      	lsls	r1, r2
 80004ea:	4301      	orrs	r1, r0
 80004ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004f0:	fa1f fe8c 	uxth.w	lr, ip
 80004f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004f8:	fb07 3610 	mls	r6, r7, r0, r3
 80004fc:	0c0b      	lsrs	r3, r1, #16
 80004fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000502:	fb00 f60e 	mul.w	r6, r0, lr
 8000506:	429e      	cmp	r6, r3
 8000508:	fa04 f402 	lsl.w	r4, r4, r2
 800050c:	d908      	bls.n	8000520 <__udivmoddi4+0x260>
 800050e:	eb1c 0303 	adds.w	r3, ip, r3
 8000512:	f100 38ff 	add.w	r8, r0, #4294967295
 8000516:	d22f      	bcs.n	8000578 <__udivmoddi4+0x2b8>
 8000518:	429e      	cmp	r6, r3
 800051a:	d92d      	bls.n	8000578 <__udivmoddi4+0x2b8>
 800051c:	3802      	subs	r0, #2
 800051e:	4463      	add	r3, ip
 8000520:	1b9b      	subs	r3, r3, r6
 8000522:	b289      	uxth	r1, r1
 8000524:	fbb3 f6f7 	udiv	r6, r3, r7
 8000528:	fb07 3316 	mls	r3, r7, r6, r3
 800052c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000530:	fb06 f30e 	mul.w	r3, r6, lr
 8000534:	428b      	cmp	r3, r1
 8000536:	d908      	bls.n	800054a <__udivmoddi4+0x28a>
 8000538:	eb1c 0101 	adds.w	r1, ip, r1
 800053c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000540:	d216      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000542:	428b      	cmp	r3, r1
 8000544:	d914      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000546:	3e02      	subs	r6, #2
 8000548:	4461      	add	r1, ip
 800054a:	1ac9      	subs	r1, r1, r3
 800054c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000550:	e738      	b.n	80003c4 <__udivmoddi4+0x104>
 8000552:	462e      	mov	r6, r5
 8000554:	4628      	mov	r0, r5
 8000556:	e705      	b.n	8000364 <__udivmoddi4+0xa4>
 8000558:	4606      	mov	r6, r0
 800055a:	e6e3      	b.n	8000324 <__udivmoddi4+0x64>
 800055c:	4618      	mov	r0, r3
 800055e:	e6f8      	b.n	8000352 <__udivmoddi4+0x92>
 8000560:	454b      	cmp	r3, r9
 8000562:	d2a9      	bcs.n	80004b8 <__udivmoddi4+0x1f8>
 8000564:	ebb9 0802 	subs.w	r8, r9, r2
 8000568:	eb64 0e0c 	sbc.w	lr, r4, ip
 800056c:	3801      	subs	r0, #1
 800056e:	e7a3      	b.n	80004b8 <__udivmoddi4+0x1f8>
 8000570:	4646      	mov	r6, r8
 8000572:	e7ea      	b.n	800054a <__udivmoddi4+0x28a>
 8000574:	4620      	mov	r0, r4
 8000576:	e794      	b.n	80004a2 <__udivmoddi4+0x1e2>
 8000578:	4640      	mov	r0, r8
 800057a:	e7d1      	b.n	8000520 <__udivmoddi4+0x260>
 800057c:	46d0      	mov	r8, sl
 800057e:	e77b      	b.n	8000478 <__udivmoddi4+0x1b8>
 8000580:	3b02      	subs	r3, #2
 8000582:	4461      	add	r1, ip
 8000584:	e732      	b.n	80003ec <__udivmoddi4+0x12c>
 8000586:	4630      	mov	r0, r6
 8000588:	e709      	b.n	800039e <__udivmoddi4+0xde>
 800058a:	4464      	add	r4, ip
 800058c:	3802      	subs	r0, #2
 800058e:	e742      	b.n	8000416 <__udivmoddi4+0x156>

08000590 <__aeabi_idiv0>:
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop

08000594 <MFRC_REGW>:
 * @param addr: register address
 *
 * @param data: value to write to register
 */

PCD_StatusTypeDef MFRC_REGW(uint8_t addr,uint8_t data){
 8000594:	b580      	push	{r7, lr}
 8000596:	b088      	sub	sp, #32
 8000598:	af04      	add	r7, sp, #16
 800059a:	4603      	mov	r3, r0
 800059c:	460a      	mov	r2, r1
 800059e:	71fb      	strb	r3, [r7, #7]
 80005a0:	4613      	mov	r3, r2
 80005a2:	71bb      	strb	r3, [r7, #6]
	uint8_t value=data;
 80005a4:	79bb      	ldrb	r3, [r7, #6]
 80005a6:	73fb      	strb	r3, [r7, #15]
	if(HAL_I2C_Mem_Write(&hi2c1, MFRC_ADDR<<1, addr, 1, &value, 1, 100)!=HAL_OK){
 80005a8:	79fb      	ldrb	r3, [r7, #7]
 80005aa:	b29a      	uxth	r2, r3
 80005ac:	2364      	movs	r3, #100	; 0x64
 80005ae:	9302      	str	r3, [sp, #8]
 80005b0:	2301      	movs	r3, #1
 80005b2:	9301      	str	r3, [sp, #4]
 80005b4:	f107 030f 	add.w	r3, r7, #15
 80005b8:	9300      	str	r3, [sp, #0]
 80005ba:	2301      	movs	r3, #1
 80005bc:	2150      	movs	r1, #80	; 0x50
 80005be:	4806      	ldr	r0, [pc, #24]	; (80005d8 <MFRC_REGW+0x44>)
 80005c0:	f002 fb4e 	bl	8002c60 <HAL_I2C_Mem_Write>
 80005c4:	4603      	mov	r3, r0
 80005c6:	2b00      	cmp	r3, #0
 80005c8:	d001      	beq.n	80005ce <MFRC_REGW+0x3a>
		return(PCD_I2C_ERR);
 80005ca:	23bb      	movs	r3, #187	; 0xbb
 80005cc:	e000      	b.n	80005d0 <MFRC_REGW+0x3c>
	}
	else{
		return(PCD_OK);
 80005ce:	23cc      	movs	r3, #204	; 0xcc
	}
	HAL_Delay(1);
}
 80005d0:	4618      	mov	r0, r3
 80005d2:	3710      	adds	r7, #16
 80005d4:	46bd      	mov	sp, r7
 80005d6:	bd80      	pop	{r7, pc}
 80005d8:	2000065c 	.word	0x2000065c

080005dc <MFRC_REGR>:
 * @param addr: register address
 *
 * @param data: pointer to store read value
 */

PCD_StatusTypeDef MFRC_REGR(uint8_t addr,uint8_t* data){
 80005dc:	b580      	push	{r7, lr}
 80005de:	b086      	sub	sp, #24
 80005e0:	af04      	add	r7, sp, #16
 80005e2:	4603      	mov	r3, r0
 80005e4:	6039      	str	r1, [r7, #0]
 80005e6:	71fb      	strb	r3, [r7, #7]
	if(HAL_I2C_Mem_Read(&hi2c1, MFRC_ADDR<<1, addr, 1, data, 1, 100)!=HAL_OK){
 80005e8:	79fb      	ldrb	r3, [r7, #7]
 80005ea:	b29a      	uxth	r2, r3
 80005ec:	2364      	movs	r3, #100	; 0x64
 80005ee:	9302      	str	r3, [sp, #8]
 80005f0:	2301      	movs	r3, #1
 80005f2:	9301      	str	r3, [sp, #4]
 80005f4:	683b      	ldr	r3, [r7, #0]
 80005f6:	9300      	str	r3, [sp, #0]
 80005f8:	2301      	movs	r3, #1
 80005fa:	2150      	movs	r1, #80	; 0x50
 80005fc:	4806      	ldr	r0, [pc, #24]	; (8000618 <MFRC_REGR+0x3c>)
 80005fe:	f002 fc29 	bl	8002e54 <HAL_I2C_Mem_Read>
 8000602:	4603      	mov	r3, r0
 8000604:	2b00      	cmp	r3, #0
 8000606:	d001      	beq.n	800060c <MFRC_REGR+0x30>
		return(PCD_I2C_ERR);
 8000608:	23bb      	movs	r3, #187	; 0xbb
 800060a:	e000      	b.n	800060e <MFRC_REGR+0x32>
	}
	else{
		return(PCD_OK);
 800060c:	23cc      	movs	r3, #204	; 0xcc
	}
	HAL_Delay(1);
}
 800060e:	4618      	mov	r0, r3
 8000610:	3708      	adds	r7, #8
 8000612:	46bd      	mov	sp, r7
 8000614:	bd80      	pop	{r7, pc}
 8000616:	bf00      	nop
 8000618:	2000065c 	.word	0x2000065c

0800061c <MFRC_FIFOW>:
 * @param data: Array of data to write to FIFO
 *
 * @param size: Size of array (bytes)
 */

PCD_StatusTypeDef MFRC_FIFOW(uint8_t* data,uint8_t size){
 800061c:	b580      	push	{r7, lr}
 800061e:	b088      	sub	sp, #32
 8000620:	af04      	add	r7, sp, #16
 8000622:	6078      	str	r0, [r7, #4]
 8000624:	460b      	mov	r3, r1
 8000626:	70fb      	strb	r3, [r7, #3]
	for(int i=0;i<size;i++){
 8000628:	2300      	movs	r3, #0
 800062a:	60fb      	str	r3, [r7, #12]
 800062c:	e018      	b.n	8000660 <MFRC_FIFOW+0x44>
		if(HAL_I2C_Mem_Write(&hi2c1, MFRC_ADDR<<1, 0x09, 1, &data[i], 1, 100)!=HAL_OK){
 800062e:	68fb      	ldr	r3, [r7, #12]
 8000630:	687a      	ldr	r2, [r7, #4]
 8000632:	4413      	add	r3, r2
 8000634:	2264      	movs	r2, #100	; 0x64
 8000636:	9202      	str	r2, [sp, #8]
 8000638:	2201      	movs	r2, #1
 800063a:	9201      	str	r2, [sp, #4]
 800063c:	9300      	str	r3, [sp, #0]
 800063e:	2301      	movs	r3, #1
 8000640:	2209      	movs	r2, #9
 8000642:	2150      	movs	r1, #80	; 0x50
 8000644:	480b      	ldr	r0, [pc, #44]	; (8000674 <MFRC_FIFOW+0x58>)
 8000646:	f002 fb0b 	bl	8002c60 <HAL_I2C_Mem_Write>
 800064a:	4603      	mov	r3, r0
 800064c:	2b00      	cmp	r3, #0
 800064e:	d001      	beq.n	8000654 <MFRC_FIFOW+0x38>
			return(PCD_I2C_ERR);
 8000650:	23bb      	movs	r3, #187	; 0xbb
 8000652:	e00a      	b.n	800066a <MFRC_FIFOW+0x4e>

		}
		HAL_Delay(1);
 8000654:	2001      	movs	r0, #1
 8000656:	f001 ff03 	bl	8002460 <HAL_Delay>
	for(int i=0;i<size;i++){
 800065a:	68fb      	ldr	r3, [r7, #12]
 800065c:	3301      	adds	r3, #1
 800065e:	60fb      	str	r3, [r7, #12]
 8000660:	78fb      	ldrb	r3, [r7, #3]
 8000662:	68fa      	ldr	r2, [r7, #12]
 8000664:	429a      	cmp	r2, r3
 8000666:	dbe2      	blt.n	800062e <MFRC_FIFOW+0x12>

	}
	return(PCD_OK);
 8000668:	23cc      	movs	r3, #204	; 0xcc
}
 800066a:	4618      	mov	r0, r3
 800066c:	3710      	adds	r7, #16
 800066e:	46bd      	mov	sp, r7
 8000670:	bd80      	pop	{r7, pc}
 8000672:	bf00      	nop
 8000674:	2000065c 	.word	0x2000065c

08000678 <MFRC_FIFOR>:
 * @param data: Array to store read values (Ensure array is large enough)
 *
 * @param size: Number of bytes to read from FIFO
 */

PCD_StatusTypeDef MFRC_FIFOR(uint8_t* data,uint8_t size){
 8000678:	b580      	push	{r7, lr}
 800067a:	b088      	sub	sp, #32
 800067c:	af04      	add	r7, sp, #16
 800067e:	6078      	str	r0, [r7, #4]
 8000680:	460b      	mov	r3, r1
 8000682:	70fb      	strb	r3, [r7, #3]
	for(int i=0;i<size;i++){
 8000684:	2300      	movs	r3, #0
 8000686:	60fb      	str	r3, [r7, #12]
 8000688:	e018      	b.n	80006bc <MFRC_FIFOR+0x44>
		if(HAL_I2C_Mem_Read(&hi2c1, MFRC_ADDR<<1, 0x09, 1, &data[i], 1, 100)!=HAL_OK){
 800068a:	68fb      	ldr	r3, [r7, #12]
 800068c:	687a      	ldr	r2, [r7, #4]
 800068e:	4413      	add	r3, r2
 8000690:	2264      	movs	r2, #100	; 0x64
 8000692:	9202      	str	r2, [sp, #8]
 8000694:	2201      	movs	r2, #1
 8000696:	9201      	str	r2, [sp, #4]
 8000698:	9300      	str	r3, [sp, #0]
 800069a:	2301      	movs	r3, #1
 800069c:	2209      	movs	r2, #9
 800069e:	2150      	movs	r1, #80	; 0x50
 80006a0:	480b      	ldr	r0, [pc, #44]	; (80006d0 <MFRC_FIFOR+0x58>)
 80006a2:	f002 fbd7 	bl	8002e54 <HAL_I2C_Mem_Read>
 80006a6:	4603      	mov	r3, r0
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	d001      	beq.n	80006b0 <MFRC_FIFOR+0x38>
			return(PCD_I2C_ERR);
 80006ac:	23bb      	movs	r3, #187	; 0xbb
 80006ae:	e00a      	b.n	80006c6 <MFRC_FIFOR+0x4e>
		}
		HAL_Delay(1);
 80006b0:	2001      	movs	r0, #1
 80006b2:	f001 fed5 	bl	8002460 <HAL_Delay>
	for(int i=0;i<size;i++){
 80006b6:	68fb      	ldr	r3, [r7, #12]
 80006b8:	3301      	adds	r3, #1
 80006ba:	60fb      	str	r3, [r7, #12]
 80006bc:	78fb      	ldrb	r3, [r7, #3]
 80006be:	68fa      	ldr	r2, [r7, #12]
 80006c0:	429a      	cmp	r2, r3
 80006c2:	dbe2      	blt.n	800068a <MFRC_FIFOR+0x12>

	}
	return(PCD_OK);
 80006c4:	23cc      	movs	r3, #204	; 0xcc
}
 80006c6:	4618      	mov	r0, r3
 80006c8:	3710      	adds	r7, #16
 80006ca:	46bd      	mov	sp, r7
 80006cc:	bd80      	pop	{r7, pc}
 80006ce:	bf00      	nop
 80006d0:	2000065c 	.word	0x2000065c

080006d4 <MFRC_ANTON>:
	uint8_t value;
	MFRC_REGR(0x37,&value); //Expect 0x91 or 0x92
	CDC_Transmit_FS(&value,1);
}

void MFRC_ANTON(void){
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b082      	sub	sp, #8
 80006d8:	af00      	add	r7, sp, #0
	uint8_t value;
	MFRC_REGR(TX_CONT, &value);
 80006da:	1dfb      	adds	r3, r7, #7
 80006dc:	4619      	mov	r1, r3
 80006de:	2014      	movs	r0, #20
 80006e0:	f7ff ff7c 	bl	80005dc <MFRC_REGR>
	if ((value & 0x03) != 0x03) {
 80006e4:	79fb      	ldrb	r3, [r7, #7]
 80006e6:	f003 0303 	and.w	r3, r3, #3
 80006ea:	2b03      	cmp	r3, #3
 80006ec:	d007      	beq.n	80006fe <MFRC_ANTON+0x2a>
		MFRC_REGW(TX_CONT, value | 0x03);
 80006ee:	79fb      	ldrb	r3, [r7, #7]
 80006f0:	f043 0303 	orr.w	r3, r3, #3
 80006f4:	b2db      	uxtb	r3, r3
 80006f6:	4619      	mov	r1, r3
 80006f8:	2014      	movs	r0, #20
 80006fa:	f7ff ff4b 	bl	8000594 <MFRC_REGW>
	}
}
 80006fe:	bf00      	nop
 8000700:	3708      	adds	r7, #8
 8000702:	46bd      	mov	sp, r7
 8000704:	bd80      	pop	{r7, pc}

08000706 <ClearBitMask>:
	uint8_t value;
	MFRC_REGR(RFCfgReg,&value);
	MFRC_REGW(RFCfgReg,value|0x70); //Set receiver gain to 48dB
}

void ClearBitMask(uint8_t addr,uint8_t mask){
 8000706:	b580      	push	{r7, lr}
 8000708:	b084      	sub	sp, #16
 800070a:	af00      	add	r7, sp, #0
 800070c:	4603      	mov	r3, r0
 800070e:	460a      	mov	r2, r1
 8000710:	71fb      	strb	r3, [r7, #7]
 8000712:	4613      	mov	r3, r2
 8000714:	71bb      	strb	r3, [r7, #6]
	uint8_t tmp;
	MFRC_REGR(addr,&tmp);
 8000716:	f107 020f 	add.w	r2, r7, #15
 800071a:	79fb      	ldrb	r3, [r7, #7]
 800071c:	4611      	mov	r1, r2
 800071e:	4618      	mov	r0, r3
 8000720:	f7ff ff5c 	bl	80005dc <MFRC_REGR>
	MFRC_REGW(addr,tmp&(~mask));
 8000724:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000728:	43db      	mvns	r3, r3
 800072a:	b25a      	sxtb	r2, r3
 800072c:	7bfb      	ldrb	r3, [r7, #15]
 800072e:	b25b      	sxtb	r3, r3
 8000730:	4013      	ands	r3, r2
 8000732:	b25b      	sxtb	r3, r3
 8000734:	b2da      	uxtb	r2, r3
 8000736:	79fb      	ldrb	r3, [r7, #7]
 8000738:	4611      	mov	r1, r2
 800073a:	4618      	mov	r0, r3
 800073c:	f7ff ff2a 	bl	8000594 <MFRC_REGW>
}
 8000740:	bf00      	nop
 8000742:	3710      	adds	r7, #16
 8000744:	46bd      	mov	sp, r7
 8000746:	bd80      	pop	{r7, pc}

08000748 <MFRC_ANTOFF>:

void MFRC_ANTOFF(void){
 8000748:	b580      	push	{r7, lr}
 800074a:	af00      	add	r7, sp, #0
	ClearBitMask(TX_CONT,0x03);
 800074c:	2103      	movs	r1, #3
 800074e:	2014      	movs	r0, #20
 8000750:	f7ff ffd9 	bl	8000706 <ClearBitMask>
}
 8000754:	bf00      	nop
 8000756:	bd80      	pop	{r7, pc}

08000758 <CALC_CRC>:
 *
 * @param result: Array to store the two bytes of CRC
 *
 * */

PCD_StatusTypeDef CALC_CRC(uint8_t* data,uint8_t size,uint8_t* result){
 8000758:	b580      	push	{r7, lr}
 800075a:	b086      	sub	sp, #24
 800075c:	af00      	add	r7, sp, #0
 800075e:	60f8      	str	r0, [r7, #12]
 8000760:	460b      	mov	r3, r1
 8000762:	607a      	str	r2, [r7, #4]
 8000764:	72fb      	strb	r3, [r7, #11]
	uint8_t CRCIRQ;
	MFRC_REGW(CMD_REG,IDLE); //clear command register
 8000766:	2100      	movs	r1, #0
 8000768:	2001      	movs	r0, #1
 800076a:	f7ff ff13 	bl	8000594 <MFRC_REGW>
	MFRC_REGW(DIVIRQ,0x04); //Clear interrupt bits so we can detect when CRCIRQ is set
 800076e:	2104      	movs	r1, #4
 8000770:	2005      	movs	r0, #5
 8000772:	f7ff ff0f 	bl	8000594 <MFRC_REGW>
	MFRC_REGW(FIFO_LEV,0x80);
 8000776:	2180      	movs	r1, #128	; 0x80
 8000778:	200a      	movs	r0, #10
 800077a:	f7ff ff0b 	bl	8000594 <MFRC_REGW>
	MFRC_FIFOW(data, size); //Write data to FIFO ready for CRC calculation
 800077e:	7afb      	ldrb	r3, [r7, #11]
 8000780:	4619      	mov	r1, r3
 8000782:	68f8      	ldr	r0, [r7, #12]
 8000784:	f7ff ff4a 	bl	800061c <MFRC_FIFOW>
	MFRC_REGW(CMD_REG,CALCCRC); //Execute CRC calculation command
 8000788:	2103      	movs	r1, #3
 800078a:	2001      	movs	r0, #1
 800078c:	f7ff ff02 	bl	8000594 <MFRC_REGW>
	HAL_Delay(100);
 8000790:	2064      	movs	r0, #100	; 0x64
 8000792:	f001 fe65 	bl	8002460 <HAL_Delay>
	MFRC_REGR(DIVIRQ,&CRCIRQ);
 8000796:	f107 0317 	add.w	r3, r7, #23
 800079a:	4619      	mov	r1, r3
 800079c:	2005      	movs	r0, #5
 800079e:	f7ff ff1d 	bl	80005dc <MFRC_REGR>
	if((CRCIRQ&0x04)!=0x04){
 80007a2:	7dfb      	ldrb	r3, [r7, #23]
 80007a4:	f003 0304 	and.w	r3, r3, #4
 80007a8:	2b00      	cmp	r3, #0
 80007aa:	d101      	bne.n	80007b0 <CALC_CRC+0x58>
		return(CRC_ERR);
 80007ac:	23ee      	movs	r3, #238	; 0xee
 80007ae:	e00e      	b.n	80007ce <CALC_CRC+0x76>
	}
	MFRC_REGW(CMD_REG,IDLE);
 80007b0:	2100      	movs	r1, #0
 80007b2:	2001      	movs	r0, #1
 80007b4:	f7ff feee 	bl	8000594 <MFRC_REGW>
	MFRC_REGR(CRCL, &result[0]);
 80007b8:	6879      	ldr	r1, [r7, #4]
 80007ba:	2022      	movs	r0, #34	; 0x22
 80007bc:	f7ff ff0e 	bl	80005dc <MFRC_REGR>
	MFRC_REGR(CRCH,&result[1]);
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	3301      	adds	r3, #1
 80007c4:	4619      	mov	r1, r3
 80007c6:	2021      	movs	r0, #33	; 0x21
 80007c8:	f7ff ff08 	bl	80005dc <MFRC_REGR>
	return(PCD_OK);
 80007cc:	23cc      	movs	r3, #204	; 0xcc

}
 80007ce:	4618      	mov	r0, r3
 80007d0:	3718      	adds	r7, #24
 80007d2:	46bd      	mov	sp, r7
 80007d4:	bd80      	pop	{r7, pc}
	...

080007d8 <MFRC_INIT>:
/* Initialise MFRC to begin transceiving
 *
 * Code is written to interface with MIFARE Ultralight PICC. Different PICCs will need different baud rate.
 */

PCD_StatusTypeDef MFRC_INIT(void){
 80007d8:	b580      	push	{r7, lr}
 80007da:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, NRST, 1); //Make sure MFRC is not reset
 80007dc:	2201      	movs	r2, #1
 80007de:	2120      	movs	r1, #32
 80007e0:	4815      	ldr	r0, [pc, #84]	; (8000838 <MFRC_INIT+0x60>)
 80007e2:	f002 f8df 	bl	80029a4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, NRST, 0);
 80007e6:	2200      	movs	r2, #0
 80007e8:	2120      	movs	r1, #32
 80007ea:	4813      	ldr	r0, [pc, #76]	; (8000838 <MFRC_INIT+0x60>)
 80007ec:	f002 f8da 	bl	80029a4 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80007f0:	2001      	movs	r0, #1
 80007f2:	f001 fe35 	bl	8002460 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB, NRST, 1);
 80007f6:	2201      	movs	r2, #1
 80007f8:	2120      	movs	r1, #32
 80007fa:	480f      	ldr	r0, [pc, #60]	; (8000838 <MFRC_INIT+0x60>)
 80007fc:	f002 f8d2 	bl	80029a4 <HAL_GPIO_WritePin>
	HAL_Delay(50);
 8000800:	2032      	movs	r0, #50	; 0x32
 8000802:	f001 fe2d 	bl	8002460 <HAL_Delay>
	MFRC_REGW(TX_REG,0x00);
 8000806:	2100      	movs	r1, #0
 8000808:	2012      	movs	r0, #18
 800080a:	f7ff fec3 	bl	8000594 <MFRC_REGW>
	MFRC_REGW(RX_REG,0x00);
 800080e:	2100      	movs	r1, #0
 8000810:	2013      	movs	r0, #19
 8000812:	f7ff febf 	bl	8000594 <MFRC_REGW>
	//SET_ANTGAIN();
	MFRC_REGW(MODWIDTH,0x26);
 8000816:	2126      	movs	r1, #38	; 0x26
 8000818:	2024      	movs	r0, #36	; 0x24
 800081a:	f7ff febb 	bl	8000594 <MFRC_REGW>
	//MFRC_REGW(TModeReg,0x80); //timer starts automatically after every transmission
	//MFRC_REGW(TPrescalerRegLO,0xA9); //Set prescaler to 169 => f_timer=40kHz, use this for timeouts
	//MFRC_REGW(TReloadHI,0x03); //Set reload counter to 4000 => 100ms timeout
	//MFRC_REGW(TReloadLO,0xE8);
	MFRC_REGW(TXASK,0x40); //Force 100% ASK modulation regardless of ModGsPrereg
 800081e:	2140      	movs	r1, #64	; 0x40
 8000820:	2015      	movs	r0, #21
 8000822:	f7ff feb7 	bl	8000594 <MFRC_REGW>
	MFRC_REGW(MODE_REG,0x3D);
 8000826:	213d      	movs	r1, #61	; 0x3d
 8000828:	2011      	movs	r0, #17
 800082a:	f7ff feb3 	bl	8000594 <MFRC_REGW>
	MFRC_ANTON();
 800082e:	f7ff ff51 	bl	80006d4 <MFRC_ANTON>
	return(PCD_OK);
 8000832:	23cc      	movs	r3, #204	; 0xcc



}
 8000834:	4618      	mov	r0, r3
 8000836:	bd80      	pop	{r7, pc}
 8000838:	40020400 	.word	0x40020400

0800083c <MFRC_TRANSCEIVE>:
 * !!Check PICC datasheet to see what data is needed in sendData i.e. Read/Write command, response bytes etc!!
 * !!When writing ensure correct address, most MIFARE PICCs contain OTP (one-time-programmable) sections as well as
 * lock bytes to remove write permissions from certain pages. These operations are NOT reversable!!
 */

PCD_StatusTypeDef MFRC_TRANSCEIVE(uint8_t* sendData,uint8_t sendsize,uint8_t* recdata,uint8_t recsize,uint8_t validbits){
 800083c:	b580      	push	{r7, lr}
 800083e:	b086      	sub	sp, #24
 8000840:	af00      	add	r7, sp, #0
 8000842:	60f8      	str	r0, [r7, #12]
 8000844:	607a      	str	r2, [r7, #4]
 8000846:	461a      	mov	r2, r3
 8000848:	460b      	mov	r3, r1
 800084a:	72fb      	strb	r3, [r7, #11]
 800084c:	4613      	mov	r3, r2
 800084e:	72bb      	strb	r3, [r7, #10]
	uint8_t IRQval=0;
 8000850:	2300      	movs	r3, #0
 8000852:	75fb      	strb	r3, [r7, #23]
	uint8_t BIT_val=0;
 8000854:	2300      	movs	r3, #0
 8000856:	75bb      	strb	r3, [r7, #22]

	MFRC_REGW(CMD_REG,IDLE); //Clear command register
 8000858:	2100      	movs	r1, #0
 800085a:	2001      	movs	r0, #1
 800085c:	f7ff fe9a 	bl	8000594 <MFRC_REGW>
	MFRC_REGW(IRQ_REG,0x7F);
 8000860:	217f      	movs	r1, #127	; 0x7f
 8000862:	2004      	movs	r0, #4
 8000864:	f7ff fe96 	bl	8000594 <MFRC_REGW>
	MFRC_REGW(FIFO_LEV,0x80); //Clear FIFO buffer
 8000868:	2180      	movs	r1, #128	; 0x80
 800086a:	200a      	movs	r0, #10
 800086c:	f7ff fe92 	bl	8000594 <MFRC_REGW>
	MFRC_FIFOW(sendData,sendsize); //Write data to FIFO ready for transmission
 8000870:	7afb      	ldrb	r3, [r7, #11]
 8000872:	4619      	mov	r1, r3
 8000874:	68f8      	ldr	r0, [r7, #12]
 8000876:	f7ff fed1 	bl	800061c <MFRC_FIFOW>
	MFRC_REGW(BITFRAME,validbits);
 800087a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800087e:	4619      	mov	r1, r3
 8000880:	200d      	movs	r0, #13
 8000882:	f7ff fe87 	bl	8000594 <MFRC_REGW>
	MFRC_REGW(CMD_REG,TRANSCEIVE); //Send FIFO data and receive PICC response
 8000886:	210c      	movs	r1, #12
 8000888:	2001      	movs	r0, #1
 800088a:	f7ff fe83 	bl	8000594 <MFRC_REGW>
	MFRC_REGR(BITFRAME,&BIT_val);
 800088e:	f107 0316 	add.w	r3, r7, #22
 8000892:	4619      	mov	r1, r3
 8000894:	200d      	movs	r0, #13
 8000896:	f7ff fea1 	bl	80005dc <MFRC_REGR>
	MFRC_REGW(BITFRAME,(BIT_val|0x80)); //Start send bit
 800089a:	7dbb      	ldrb	r3, [r7, #22]
 800089c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80008a0:	b2db      	uxtb	r3, r3
 80008a2:	4619      	mov	r1, r3
 80008a4:	200d      	movs	r0, #13
 80008a6:	f7ff fe75 	bl	8000594 <MFRC_REGW>
	while(IRQval&0x30!=0x30){ //Hang here until RXIRQ and IDLEIRQ bits are set
 80008aa:	bf00      	nop
		MFRC_REGR(IRQ_REG,&IRQval);


	}
	HAL_Delay(1);
 80008ac:	2001      	movs	r0, #1
 80008ae:	f001 fdd7 	bl	8002460 <HAL_Delay>
	MFRC_FIFOR(recdata,recsize); //Read and store received data
 80008b2:	7abb      	ldrb	r3, [r7, #10]
 80008b4:	4619      	mov	r1, r3
 80008b6:	6878      	ldr	r0, [r7, #4]
 80008b8:	f7ff fede 	bl	8000678 <MFRC_FIFOR>


	return(PCD_OK);
 80008bc:	23cc      	movs	r3, #204	; 0xcc
}
 80008be:	4618      	mov	r0, r3
 80008c0:	3718      	adds	r7, #24
 80008c2:	46bd      	mov	sp, r7
 80008c4:	bd80      	pop	{r7, pc}

080008c6 <MFRC_REQA>:
 *
 * @param response: Array to store response from PICC
 *
 * */

PCD_StatusTypeDef MFRC_REQA(uint8_t* response){
 80008c6:	b580      	push	{r7, lr}
 80008c8:	b086      	sub	sp, #24
 80008ca:	af02      	add	r7, sp, #8
 80008cc:	6078      	str	r0, [r7, #4]
	uint8_t REQ=0x26;
 80008ce:	2326      	movs	r3, #38	; 0x26
 80008d0:	73fb      	strb	r3, [r7, #15]
	ClearBitMask(COLLREG, 0x80);
 80008d2:	2180      	movs	r1, #128	; 0x80
 80008d4:	200e      	movs	r0, #14
 80008d6:	f7ff ff16 	bl	8000706 <ClearBitMask>
	if(MFRC_TRANSCEIVE(&REQ,1, response, 2, 7)!=PCD_OK){//REQA is a 7-bit command
 80008da:	f107 000f 	add.w	r0, r7, #15
 80008de:	2307      	movs	r3, #7
 80008e0:	9300      	str	r3, [sp, #0]
 80008e2:	2302      	movs	r3, #2
 80008e4:	687a      	ldr	r2, [r7, #4]
 80008e6:	2101      	movs	r1, #1
 80008e8:	f7ff ffa8 	bl	800083c <MFRC_TRANSCEIVE>
 80008ec:	4603      	mov	r3, r0
 80008ee:	2bcc      	cmp	r3, #204	; 0xcc
 80008f0:	d001      	beq.n	80008f6 <MFRC_REQA+0x30>
		return(PCD_COMM_ERR);
 80008f2:	23aa      	movs	r3, #170	; 0xaa
 80008f4:	e000      	b.n	80008f8 <MFRC_REQA+0x32>
	}

	else{
		return(PCD_OK);
 80008f6:	23cc      	movs	r3, #204	; 0xcc
	}
}
 80008f8:	4618      	mov	r0, r3
 80008fa:	3710      	adds	r7, #16
 80008fc:	46bd      	mov	sp, r7
 80008fe:	bd80      	pop	{r7, pc}

08000900 <MFRC_WUPA>:
 * Function to issue the WUPA command to PICC (We use this to go from HALT to READY state check ISO standard)
 *
 * @param reponse: PICC reponse to WUPA (Expect 0x44, 0x00 for ULTRALIGHT
 * */

PCD_StatusTypeDef MFRC_WUPA(uint8_t* response){
 8000900:	b580      	push	{r7, lr}
 8000902:	b086      	sub	sp, #24
 8000904:	af02      	add	r7, sp, #8
 8000906:	6078      	str	r0, [r7, #4]
	uint8_t WUPA=0x52;
 8000908:	2352      	movs	r3, #82	; 0x52
 800090a:	73fb      	strb	r3, [r7, #15]
	ClearBitMask(COLLREG, 0x80);
 800090c:	2180      	movs	r1, #128	; 0x80
 800090e:	200e      	movs	r0, #14
 8000910:	f7ff fef9 	bl	8000706 <ClearBitMask>
	if(MFRC_TRANSCEIVE(&WUPA,1, response, 2, 7)!=PCD_OK){//WUPA is a 7-bit command
 8000914:	f107 000f 	add.w	r0, r7, #15
 8000918:	2307      	movs	r3, #7
 800091a:	9300      	str	r3, [sp, #0]
 800091c:	2302      	movs	r3, #2
 800091e:	687a      	ldr	r2, [r7, #4]
 8000920:	2101      	movs	r1, #1
 8000922:	f7ff ff8b 	bl	800083c <MFRC_TRANSCEIVE>
 8000926:	4603      	mov	r3, r0
 8000928:	2bcc      	cmp	r3, #204	; 0xcc
 800092a:	d001      	beq.n	8000930 <MFRC_WUPA+0x30>
		return(PCD_COMM_ERR);
 800092c:	23aa      	movs	r3, #170	; 0xaa
 800092e:	e000      	b.n	8000932 <MFRC_WUPA+0x32>
	}

	else{
		return(PCD_OK);
 8000930:	23cc      	movs	r3, #204	; 0xcc
	}
}
 8000932:	4618      	mov	r0, r3
 8000934:	3710      	adds	r7, #16
 8000936:	46bd      	mov	sp, r7
 8000938:	bd80      	pop	{r7, pc}

0800093a <MFRC_HALTA>:

/*
 * Function to issue HALTA command to PICC (Change from READY to HALT state) Send WUPA and select sequence to re-select PICC
 * */

PCD_StatusTypeDef MFRC_HALTA(void){
 800093a:	b580      	push	{r7, lr}
 800093c:	b086      	sub	sp, #24
 800093e:	af02      	add	r7, sp, #8
	uint8_t transaction[4]={ULTRA_HALTA,0x00};
 8000940:	2350      	movs	r3, #80	; 0x50
 8000942:	60fb      	str	r3, [r7, #12]
	uint8_t CRC_val[2];
	uint8_t ack;

	if(CALC_CRC(transaction, 2, CRC_val)!=PCD_OK){
 8000944:	f107 0208 	add.w	r2, r7, #8
 8000948:	f107 030c 	add.w	r3, r7, #12
 800094c:	2102      	movs	r1, #2
 800094e:	4618      	mov	r0, r3
 8000950:	f7ff ff02 	bl	8000758 <CALC_CRC>
 8000954:	4603      	mov	r3, r0
 8000956:	2bcc      	cmp	r3, #204	; 0xcc
 8000958:	d001      	beq.n	800095e <MFRC_HALTA+0x24>
		return(CRC_ERR);
 800095a:	23ee      	movs	r3, #238	; 0xee
 800095c:	e013      	b.n	8000986 <MFRC_HALTA+0x4c>
	}
	memcpy(transaction+2,CRC_val,2);
 800095e:	f107 030c 	add.w	r3, r7, #12
 8000962:	3302      	adds	r3, #2
 8000964:	893a      	ldrh	r2, [r7, #8]
 8000966:	801a      	strh	r2, [r3, #0]

	if(MFRC_TRANSCEIVE(transaction, 4, &ack, 1, 0)!=PCD_OK){
 8000968:	1dfa      	adds	r2, r7, #7
 800096a:	f107 000c 	add.w	r0, r7, #12
 800096e:	2300      	movs	r3, #0
 8000970:	9300      	str	r3, [sp, #0]
 8000972:	2301      	movs	r3, #1
 8000974:	2104      	movs	r1, #4
 8000976:	f7ff ff61 	bl	800083c <MFRC_TRANSCEIVE>
 800097a:	4603      	mov	r3, r0
 800097c:	2bcc      	cmp	r3, #204	; 0xcc
 800097e:	d001      	beq.n	8000984 <MFRC_HALTA+0x4a>
		return(PCD_COMM_ERR);
 8000980:	23aa      	movs	r3, #170	; 0xaa
 8000982:	e000      	b.n	8000986 <MFRC_HALTA+0x4c>
	}

	else{
		return(PCD_OK);
 8000984:	23cc      	movs	r3, #204	; 0xcc
	}
}
 8000986:	4618      	mov	r0, r3
 8000988:	3710      	adds	r7, #16
 800098a:	46bd      	mov	sp, r7
 800098c:	bd80      	pop	{r7, pc}

0800098e <MFRC_ANTICOL1>:
 * Function to transceive anticollision cascade level 1 command (Second step after REQA to select PICC)
 *
 * @param response: Array to store PICC response to anticollision command
 * */

PCD_StatusTypeDef MFRC_ANTICOL1(uint8_t* reponse){
 800098e:	b580      	push	{r7, lr}
 8000990:	b086      	sub	sp, #24
 8000992:	af02      	add	r7, sp, #8
 8000994:	6078      	str	r0, [r7, #4]
	uint8_t transaction[]={0x93,0x20};
 8000996:	f242 0393 	movw	r3, #8339	; 0x2093
 800099a:	81bb      	strh	r3, [r7, #12]
	ClearBitMask(COLLREG, 0x80);
 800099c:	2180      	movs	r1, #128	; 0x80
 800099e:	200e      	movs	r0, #14
 80009a0:	f7ff feb1 	bl	8000706 <ClearBitMask>
	if(MFRC_TRANSCEIVE(transaction, 2, reponse, 5, 0)!=PCD_OK){
 80009a4:	f107 000c 	add.w	r0, r7, #12
 80009a8:	2300      	movs	r3, #0
 80009aa:	9300      	str	r3, [sp, #0]
 80009ac:	2305      	movs	r3, #5
 80009ae:	687a      	ldr	r2, [r7, #4]
 80009b0:	2102      	movs	r1, #2
 80009b2:	f7ff ff43 	bl	800083c <MFRC_TRANSCEIVE>
 80009b6:	4603      	mov	r3, r0
 80009b8:	2bcc      	cmp	r3, #204	; 0xcc
 80009ba:	d001      	beq.n	80009c0 <MFRC_ANTICOL1+0x32>
		return(PCD_COMM_ERR);
 80009bc:	23aa      	movs	r3, #170	; 0xaa
 80009be:	e000      	b.n	80009c2 <MFRC_ANTICOL1+0x34>
	}
	else{
		return(PCD_OK);
 80009c0:	23cc      	movs	r3, #204	; 0xcc
	}
}
 80009c2:	4618      	mov	r0, r3
 80009c4:	3710      	adds	r7, #16
 80009c6:	46bd      	mov	sp, r7
 80009c8:	bd80      	pop	{r7, pc}

080009ca <MFRC_SEL1>:
 *
 * @param response: Array to store PICC response to command (Expect SAK of 0x04 and two bytes CRC)
 *
 * */

PCD_StatusTypeDef MFRC_SEL1(uint8_t* anticol,uint8_t* response){
 80009ca:	b580      	push	{r7, lr}
 80009cc:	b088      	sub	sp, #32
 80009ce:	af02      	add	r7, sp, #8
 80009d0:	6078      	str	r0, [r7, #4]
 80009d2:	6039      	str	r1, [r7, #0]
	uint8_t transaction[9]={0x93,0x70};
 80009d4:	f247 0393 	movw	r3, #28819	; 0x7093
 80009d8:	60fb      	str	r3, [r7, #12]
 80009da:	f107 0310 	add.w	r3, r7, #16
 80009de:	2200      	movs	r2, #0
 80009e0:	601a      	str	r2, [r3, #0]
 80009e2:	711a      	strb	r2, [r3, #4]
	uint8_t CRC_val[2];

	memcpy(transaction+2,anticol,5);
 80009e4:	f107 030c 	add.w	r3, r7, #12
 80009e8:	3302      	adds	r3, #2
 80009ea:	2205      	movs	r2, #5
 80009ec:	6879      	ldr	r1, [r7, #4]
 80009ee:	4618      	mov	r0, r3
 80009f0:	f00d fabe 	bl	800df70 <memcpy>
	CALC_CRC(transaction, 7, CRC_val);
 80009f4:	f107 0208 	add.w	r2, r7, #8
 80009f8:	f107 030c 	add.w	r3, r7, #12
 80009fc:	2107      	movs	r1, #7
 80009fe:	4618      	mov	r0, r3
 8000a00:	f7ff feaa 	bl	8000758 <CALC_CRC>

	memcpy(transaction+7,CRC_val,2);
 8000a04:	f107 030c 	add.w	r3, r7, #12
 8000a08:	3307      	adds	r3, #7
 8000a0a:	893a      	ldrh	r2, [r7, #8]
 8000a0c:	801a      	strh	r2, [r3, #0]

	if(MFRC_TRANSCEIVE(transaction, 9, response, 3, 0)!=PCD_OK){
 8000a0e:	f107 000c 	add.w	r0, r7, #12
 8000a12:	2300      	movs	r3, #0
 8000a14:	9300      	str	r3, [sp, #0]
 8000a16:	2303      	movs	r3, #3
 8000a18:	683a      	ldr	r2, [r7, #0]
 8000a1a:	2109      	movs	r1, #9
 8000a1c:	f7ff ff0e 	bl	800083c <MFRC_TRANSCEIVE>
 8000a20:	4603      	mov	r3, r0
 8000a22:	2bcc      	cmp	r3, #204	; 0xcc
 8000a24:	d001      	beq.n	8000a2a <MFRC_SEL1+0x60>
		return(PCD_COMM_ERR);
 8000a26:	23aa      	movs	r3, #170	; 0xaa
 8000a28:	e000      	b.n	8000a2c <MFRC_SEL1+0x62>
	}

	else{
		return(PCD_OK);
 8000a2a:	23cc      	movs	r3, #204	; 0xcc
	}

}
 8000a2c:	4618      	mov	r0, r3
 8000a2e:	3718      	adds	r7, #24
 8000a30:	46bd      	mov	sp, r7
 8000a32:	bd80      	pop	{r7, pc}

08000a34 <MFRC_ANTICOL2>:
 * Function to transceive anticollision cascade level 2 command (Cascade level 1 commands must be performed first)
 *
 * @param response: Array to store PICC response to anticollision command
 * */

PCD_StatusTypeDef MFRC_ANTICOL2(uint8_t* reponse){
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b086      	sub	sp, #24
 8000a38:	af02      	add	r7, sp, #8
 8000a3a:	6078      	str	r0, [r7, #4]
	uint8_t transaction[]={0x95,0x20};
 8000a3c:	f242 0395 	movw	r3, #8341	; 0x2095
 8000a40:	81bb      	strh	r3, [r7, #12]
	ClearBitMask(COLLREG, 0x80);
 8000a42:	2180      	movs	r1, #128	; 0x80
 8000a44:	200e      	movs	r0, #14
 8000a46:	f7ff fe5e 	bl	8000706 <ClearBitMask>
	if(MFRC_TRANSCEIVE(transaction, 2, reponse, 5, 0)!=PCD_OK){
 8000a4a:	f107 000c 	add.w	r0, r7, #12
 8000a4e:	2300      	movs	r3, #0
 8000a50:	9300      	str	r3, [sp, #0]
 8000a52:	2305      	movs	r3, #5
 8000a54:	687a      	ldr	r2, [r7, #4]
 8000a56:	2102      	movs	r1, #2
 8000a58:	f7ff fef0 	bl	800083c <MFRC_TRANSCEIVE>
 8000a5c:	4603      	mov	r3, r0
 8000a5e:	2bcc      	cmp	r3, #204	; 0xcc
 8000a60:	d001      	beq.n	8000a66 <MFRC_ANTICOL2+0x32>
		return(PCD_COMM_ERR);
 8000a62:	23aa      	movs	r3, #170	; 0xaa
 8000a64:	e000      	b.n	8000a68 <MFRC_ANTICOL2+0x34>
	}
	else{
		return(PCD_OK);
 8000a66:	23cc      	movs	r3, #204	; 0xcc
	}
}
 8000a68:	4618      	mov	r0, r3
 8000a6a:	3710      	adds	r7, #16
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	bd80      	pop	{r7, pc}

08000a70 <MFRC_SEL2>:
 *
 * @param response: Array to store PICC response to command (Expect SAK of 0x00 and two bytes CRC)
 *
 * */

PCD_StatusTypeDef MFRC_SEL2(uint8_t* anticol,uint8_t* response){
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b088      	sub	sp, #32
 8000a74:	af02      	add	r7, sp, #8
 8000a76:	6078      	str	r0, [r7, #4]
 8000a78:	6039      	str	r1, [r7, #0]
	uint8_t transaction[9]={0x95,0x70};
 8000a7a:	f247 0395 	movw	r3, #28821	; 0x7095
 8000a7e:	60fb      	str	r3, [r7, #12]
 8000a80:	f107 0310 	add.w	r3, r7, #16
 8000a84:	2200      	movs	r2, #0
 8000a86:	601a      	str	r2, [r3, #0]
 8000a88:	711a      	strb	r2, [r3, #4]
	uint8_t CRC_val[2];

	memcpy(transaction+2,anticol,5);
 8000a8a:	f107 030c 	add.w	r3, r7, #12
 8000a8e:	3302      	adds	r3, #2
 8000a90:	2205      	movs	r2, #5
 8000a92:	6879      	ldr	r1, [r7, #4]
 8000a94:	4618      	mov	r0, r3
 8000a96:	f00d fa6b 	bl	800df70 <memcpy>
	CALC_CRC(transaction, 7, CRC_val);
 8000a9a:	f107 0208 	add.w	r2, r7, #8
 8000a9e:	f107 030c 	add.w	r3, r7, #12
 8000aa2:	2107      	movs	r1, #7
 8000aa4:	4618      	mov	r0, r3
 8000aa6:	f7ff fe57 	bl	8000758 <CALC_CRC>

	memcpy(transaction+7,CRC_val,2);
 8000aaa:	f107 030c 	add.w	r3, r7, #12
 8000aae:	3307      	adds	r3, #7
 8000ab0:	893a      	ldrh	r2, [r7, #8]
 8000ab2:	801a      	strh	r2, [r3, #0]

	if(MFRC_TRANSCEIVE(transaction, 9, response, 3, 0)!=PCD_OK){
 8000ab4:	f107 000c 	add.w	r0, r7, #12
 8000ab8:	2300      	movs	r3, #0
 8000aba:	9300      	str	r3, [sp, #0]
 8000abc:	2303      	movs	r3, #3
 8000abe:	683a      	ldr	r2, [r7, #0]
 8000ac0:	2109      	movs	r1, #9
 8000ac2:	f7ff febb 	bl	800083c <MFRC_TRANSCEIVE>
 8000ac6:	4603      	mov	r3, r0
 8000ac8:	2bcc      	cmp	r3, #204	; 0xcc
 8000aca:	d001      	beq.n	8000ad0 <MFRC_SEL2+0x60>
		return(PCD_COMM_ERR);
 8000acc:	23aa      	movs	r3, #170	; 0xaa
 8000ace:	e000      	b.n	8000ad2 <MFRC_SEL2+0x62>
	}

	else{
		return(PCD_OK);
 8000ad0:	23cc      	movs	r3, #204	; 0xcc
	}

}
 8000ad2:	4618      	mov	r0, r3
 8000ad4:	3718      	adds	r7, #24
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	bd80      	pop	{r7, pc}

08000ada <PICC_Select>:

/*
 * Function to select the MIFARE ULTRALIGHT PICC (Don't forget to call REQA on first power up or use PICC_CHECK below)
 * */

PCD_StatusTypeDef PICC_Select(void){
 8000ada:	b580      	push	{r7, lr}
 8000adc:	b086      	sub	sp, #24
 8000ade:	af00      	add	r7, sp, #0
	  uint8_t ANTICOL1[5];
	  uint8_t SELECT1[3];
	  uint8_t ANTICOL2[5];
	  uint8_t SELECT2[3];

	  MFRC_ANTICOL1(ANTICOL1);
 8000ae0:	f107 0310 	add.w	r3, r7, #16
 8000ae4:	4618      	mov	r0, r3
 8000ae6:	f7ff ff52 	bl	800098e <MFRC_ANTICOL1>
	  if(ANTICOL1[0]!=0x88){
 8000aea:	7c3b      	ldrb	r3, [r7, #16]
 8000aec:	2b88      	cmp	r3, #136	; 0x88
 8000aee:	d001      	beq.n	8000af4 <PICC_Select+0x1a>
		  return(PCD_COMM_ERR);
 8000af0:	23aa      	movs	r3, #170	; 0xaa
 8000af2:	e01e      	b.n	8000b32 <PICC_Select+0x58>
	  }
	  HAL_Delay(10);
 8000af4:	200a      	movs	r0, #10
 8000af6:	f001 fcb3 	bl	8002460 <HAL_Delay>
	  MFRC_SEL1(ANTICOL1, SELECT1);
 8000afa:	f107 020c 	add.w	r2, r7, #12
 8000afe:	f107 0310 	add.w	r3, r7, #16
 8000b02:	4611      	mov	r1, r2
 8000b04:	4618      	mov	r0, r3
 8000b06:	f7ff ff60 	bl	80009ca <MFRC_SEL1>
	  HAL_Delay(10);
 8000b0a:	200a      	movs	r0, #10
 8000b0c:	f001 fca8 	bl	8002460 <HAL_Delay>
	  MFRC_ANTICOL2(ANTICOL2);
 8000b10:	1d3b      	adds	r3, r7, #4
 8000b12:	4618      	mov	r0, r3
 8000b14:	f7ff ff8e 	bl	8000a34 <MFRC_ANTICOL2>
	  HAL_Delay(10);
 8000b18:	200a      	movs	r0, #10
 8000b1a:	f001 fca1 	bl	8002460 <HAL_Delay>
	  MFRC_SEL2(ANTICOL2, SELECT2);
 8000b1e:	463a      	mov	r2, r7
 8000b20:	1d3b      	adds	r3, r7, #4
 8000b22:	4611      	mov	r1, r2
 8000b24:	4618      	mov	r0, r3
 8000b26:	f7ff ffa3 	bl	8000a70 <MFRC_SEL2>
	  HAL_Delay(10);
 8000b2a:	200a      	movs	r0, #10
 8000b2c:	f001 fc98 	bl	8002460 <HAL_Delay>
	  return(PCD_OK);
 8000b30:	23cc      	movs	r3, #204	; 0xcc
}
 8000b32:	4618      	mov	r0, r3
 8000b34:	3718      	adds	r7, #24
 8000b36:	46bd      	mov	sp, r7
 8000b38:	bd80      	pop	{r7, pc}

08000b3a <PICC_CHECK>:

/*
 * Function to check for PICC in field
 * */

PCD_StatusTypeDef PICC_CHECK(void){
 8000b3a:	b580      	push	{r7, lr}
 8000b3c:	b082      	sub	sp, #8
 8000b3e:	af00      	add	r7, sp, #0
	uint8_t ATQA[2];
	if(MFRC_REQA(ATQA)!=PCD_OK){
 8000b40:	1d3b      	adds	r3, r7, #4
 8000b42:	4618      	mov	r0, r3
 8000b44:	f7ff febf 	bl	80008c6 <MFRC_REQA>
 8000b48:	4603      	mov	r3, r0
 8000b4a:	2bcc      	cmp	r3, #204	; 0xcc
 8000b4c:	d001      	beq.n	8000b52 <PICC_CHECK+0x18>
		return(PCD_COMM_ERR);
 8000b4e:	23aa      	movs	r3, #170	; 0xaa
 8000b50:	e005      	b.n	8000b5e <PICC_CHECK+0x24>
	}

	else{
		if(ATQA[0]!=ULTRA_ATQA){
 8000b52:	793b      	ldrb	r3, [r7, #4]
 8000b54:	2b44      	cmp	r3, #68	; 0x44
 8000b56:	d001      	beq.n	8000b5c <PICC_CHECK+0x22>
			return(PCD_COMM_ERR);
 8000b58:	23aa      	movs	r3, #170	; 0xaa
 8000b5a:	e000      	b.n	8000b5e <PICC_CHECK+0x24>
		}
		else{
			return(PCD_OK);
 8000b5c:	23cc      	movs	r3, #204	; 0xcc
		}
	}
}
 8000b5e:	4618      	mov	r0, r3
 8000b60:	3708      	adds	r7, #8
 8000b62:	46bd      	mov	sp, r7
 8000b64:	bd80      	pop	{r7, pc}

08000b66 <UL_READ>:
 *
 * @param data: Array to store read data
 *
 * */

PCD_StatusTypeDef UL_READ(uint8_t addr,uint8_t* data){
 8000b66:	b580      	push	{r7, lr}
 8000b68:	b086      	sub	sp, #24
 8000b6a:	af02      	add	r7, sp, #8
 8000b6c:	4603      	mov	r3, r0
 8000b6e:	6039      	str	r1, [r7, #0]
 8000b70:	71fb      	strb	r3, [r7, #7]

		uint8_t transaction[4]={ULTRA_READ,addr};
 8000b72:	2300      	movs	r3, #0
 8000b74:	60fb      	str	r3, [r7, #12]
 8000b76:	2330      	movs	r3, #48	; 0x30
 8000b78:	733b      	strb	r3, [r7, #12]
 8000b7a:	79fb      	ldrb	r3, [r7, #7]
 8000b7c:	737b      	strb	r3, [r7, #13]
		uint8_t CRC_val[2];

		CALC_CRC(transaction, 2, CRC_val);
 8000b7e:	f107 0208 	add.w	r2, r7, #8
 8000b82:	f107 030c 	add.w	r3, r7, #12
 8000b86:	2102      	movs	r1, #2
 8000b88:	4618      	mov	r0, r3
 8000b8a:	f7ff fde5 	bl	8000758 <CALC_CRC>


		memcpy(transaction+2,CRC_val,2);
 8000b8e:	f107 030c 	add.w	r3, r7, #12
 8000b92:	3302      	adds	r3, #2
 8000b94:	893a      	ldrh	r2, [r7, #8]
 8000b96:	801a      	strh	r2, [r3, #0]

		if(MFRC_TRANSCEIVE(transaction, 4, data, 18, 0)!=PCD_OK){
 8000b98:	f107 000c 	add.w	r0, r7, #12
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	9300      	str	r3, [sp, #0]
 8000ba0:	2312      	movs	r3, #18
 8000ba2:	683a      	ldr	r2, [r7, #0]
 8000ba4:	2104      	movs	r1, #4
 8000ba6:	f7ff fe49 	bl	800083c <MFRC_TRANSCEIVE>
 8000baa:	4603      	mov	r3, r0
 8000bac:	2bcc      	cmp	r3, #204	; 0xcc
 8000bae:	d001      	beq.n	8000bb4 <UL_READ+0x4e>
			return(PCD_COMM_ERR);
 8000bb0:	23aa      	movs	r3, #170	; 0xaa
 8000bb2:	e000      	b.n	8000bb6 <UL_READ+0x50>
		}

		else{
			return(PCD_OK);
 8000bb4:	23cc      	movs	r3, #204	; 0xcc
		}
}
 8000bb6:	4618      	mov	r0, r3
 8000bb8:	3710      	adds	r7, #16
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	bd80      	pop	{r7, pc}

08000bbe <Print>:
	else{
		return(PCD_OK);
	}
}

void Print(char* mess){
 8000bbe:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000bc2:	b085      	sub	sp, #20
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	6078      	str	r0, [r7, #4]
 8000bc8:	466b      	mov	r3, sp
 8000bca:	461e      	mov	r6, r3
	char send[strlen(mess)];
 8000bcc:	6878      	ldr	r0, [r7, #4]
 8000bce:	f7ff fb07 	bl	80001e0 <strlen>
 8000bd2:	4601      	mov	r1, r0
 8000bd4:	460b      	mov	r3, r1
 8000bd6:	3b01      	subs	r3, #1
 8000bd8:	60fb      	str	r3, [r7, #12]
 8000bda:	2300      	movs	r3, #0
 8000bdc:	4688      	mov	r8, r1
 8000bde:	4699      	mov	r9, r3
 8000be0:	f04f 0200 	mov.w	r2, #0
 8000be4:	f04f 0300 	mov.w	r3, #0
 8000be8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000bec:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000bf0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	460c      	mov	r4, r1
 8000bf8:	461d      	mov	r5, r3
 8000bfa:	f04f 0200 	mov.w	r2, #0
 8000bfe:	f04f 0300 	mov.w	r3, #0
 8000c02:	00eb      	lsls	r3, r5, #3
 8000c04:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000c08:	00e2      	lsls	r2, r4, #3
 8000c0a:	1dcb      	adds	r3, r1, #7
 8000c0c:	08db      	lsrs	r3, r3, #3
 8000c0e:	00db      	lsls	r3, r3, #3
 8000c10:	ebad 0d03 	sub.w	sp, sp, r3
 8000c14:	466b      	mov	r3, sp
 8000c16:	3300      	adds	r3, #0
 8000c18:	60bb      	str	r3, [r7, #8]
	memcpy(send,mess,strlen(mess));
 8000c1a:	6878      	ldr	r0, [r7, #4]
 8000c1c:	f7ff fae0 	bl	80001e0 <strlen>
 8000c20:	4603      	mov	r3, r0
 8000c22:	461a      	mov	r2, r3
 8000c24:	6879      	ldr	r1, [r7, #4]
 8000c26:	68b8      	ldr	r0, [r7, #8]
 8000c28:	f00d f9a2 	bl	800df70 <memcpy>
	CDC_Transmit_FS(send, strlen(mess));
 8000c2c:	6878      	ldr	r0, [r7, #4]
 8000c2e:	f7ff fad7 	bl	80001e0 <strlen>
 8000c32:	4603      	mov	r3, r0
 8000c34:	b29b      	uxth	r3, r3
 8000c36:	4619      	mov	r1, r3
 8000c38:	68b8      	ldr	r0, [r7, #8]
 8000c3a:	f00c fd15 	bl	800d668 <CDC_Transmit_FS>
	HAL_Delay(10);
 8000c3e:	200a      	movs	r0, #10
 8000c40:	f001 fc0e 	bl	8002460 <HAL_Delay>
 8000c44:	46b5      	mov	sp, r6
}
 8000c46:	bf00      	nop
 8000c48:	3714      	adds	r7, #20
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08000c50 <DumpINFO>:
 * Function to dump data to serial terminal
 *
 * @param data: Destination array for card data
 * */
uint8_t WUPA=0;
PCD_StatusTypeDef DumpINFO(uint8_t* data){
 8000c50:	b5b0      	push	{r4, r5, r7, lr}
 8000c52:	b090      	sub	sp, #64	; 0x40
 8000c54:	af02      	add	r7, sp, #8
 8000c56:	6078      	str	r0, [r7, #4]
	  uint8_t ATQA[2];
	  if(WUPA==1){
 8000c58:	4b63      	ldr	r3, [pc, #396]	; (8000de8 <DumpINFO+0x198>)
 8000c5a:	781b      	ldrb	r3, [r3, #0]
 8000c5c:	2b01      	cmp	r3, #1
 8000c5e:	d15d      	bne.n	8000d1c <DumpINFO+0xcc>
		 if(PICC_Select()!=PCD_OK){
 8000c60:	f7ff ff3b 	bl	8000ada <PICC_Select>
 8000c64:	4603      	mov	r3, r0
 8000c66:	2bcc      	cmp	r3, #204	; 0xcc
 8000c68:	d007      	beq.n	8000c7a <DumpINFO+0x2a>
			 Print("ERROR No PICC Found\r\n");
 8000c6a:	4860      	ldr	r0, [pc, #384]	; (8000dec <DumpINFO+0x19c>)
 8000c6c:	f7ff ffa7 	bl	8000bbe <Print>
			 WUPA=0;
 8000c70:	4b5d      	ldr	r3, [pc, #372]	; (8000de8 <DumpINFO+0x198>)
 8000c72:	2200      	movs	r2, #0
 8000c74:	701a      	strb	r2, [r3, #0]
			 return(PCD_COMM_ERR);
 8000c76:	23aa      	movs	r3, #170	; 0xaa
 8000c78:	e0b2      	b.n	8000de0 <DumpINFO+0x190>
		 }
		 else{
			 HAL_Delay(10);
 8000c7a:	200a      	movs	r0, #10
 8000c7c:	f001 fbf0 	bl	8002460 <HAL_Delay>
				Print("    BYTE\r\n");
 8000c80:	485b      	ldr	r0, [pc, #364]	; (8000df0 <DumpINFO+0x1a0>)
 8000c82:	f7ff ff9c 	bl	8000bbe <Print>
				Print("0 1 2 3\r\n");
 8000c86:	485b      	ldr	r0, [pc, #364]	; (8000df4 <DumpINFO+0x1a4>)
 8000c88:	f7ff ff99 	bl	8000bbe <Print>
				Print("        \r\n");
 8000c8c:	485a      	ldr	r0, [pc, #360]	; (8000df8 <DumpINFO+0x1a8>)
 8000c8e:	f7ff ff96 	bl	8000bbe <Print>
				for(int i=0;i<13;i+=4){
 8000c92:	2300      	movs	r3, #0
 8000c94:	637b      	str	r3, [r7, #52]	; 0x34
 8000c96:	e033      	b.n	8000d00 <DumpINFO+0xb0>
					UL_READ(i, data);
 8000c98:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000c9a:	b2db      	uxtb	r3, r3
 8000c9c:	6879      	ldr	r1, [r7, #4]
 8000c9e:	4618      	mov	r0, r3
 8000ca0:	f7ff ff61 	bl	8000b66 <UL_READ>
					for(int j=0;j<13;j+=4){
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	62bb      	str	r3, [r7, #40]	; 0x28
 8000ca8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000caa:	2b0c      	cmp	r3, #12
 8000cac:	dc25      	bgt.n	8000cfa <DumpINFO+0xaa>
						char mess[10];
						sprintf(mess,"%X, %X, %X, %X\r\n",data[j],data[j+1],data[j+2],data[j+3]);
 8000cae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000cb0:	687a      	ldr	r2, [r7, #4]
 8000cb2:	4413      	add	r3, r2
 8000cb4:	781b      	ldrb	r3, [r3, #0]
 8000cb6:	461c      	mov	r4, r3
 8000cb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000cba:	3301      	adds	r3, #1
 8000cbc:	687a      	ldr	r2, [r7, #4]
 8000cbe:	4413      	add	r3, r2
 8000cc0:	781b      	ldrb	r3, [r3, #0]
 8000cc2:	461d      	mov	r5, r3
 8000cc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000cc6:	3302      	adds	r3, #2
 8000cc8:	687a      	ldr	r2, [r7, #4]
 8000cca:	4413      	add	r3, r2
 8000ccc:	781b      	ldrb	r3, [r3, #0]
 8000cce:	4619      	mov	r1, r3
 8000cd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000cd2:	3303      	adds	r3, #3
 8000cd4:	687a      	ldr	r2, [r7, #4]
 8000cd6:	4413      	add	r3, r2
 8000cd8:	781b      	ldrb	r3, [r3, #0]
 8000cda:	f107 0018 	add.w	r0, r7, #24
 8000cde:	9301      	str	r3, [sp, #4]
 8000ce0:	9100      	str	r1, [sp, #0]
 8000ce2:	462b      	mov	r3, r5
 8000ce4:	4622      	mov	r2, r4
 8000ce6:	4945      	ldr	r1, [pc, #276]	; (8000dfc <DumpINFO+0x1ac>)
 8000ce8:	f00d fa48 	bl	800e17c <siprintf>
						Print(mess);
 8000cec:	f107 0318 	add.w	r3, r7, #24
 8000cf0:	4618      	mov	r0, r3
 8000cf2:	f7ff ff64 	bl	8000bbe <Print>
						return(PCD_OK);
 8000cf6:	23cc      	movs	r3, #204	; 0xcc
 8000cf8:	e072      	b.n	8000de0 <DumpINFO+0x190>
				for(int i=0;i<13;i+=4){
 8000cfa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000cfc:	3304      	adds	r3, #4
 8000cfe:	637b      	str	r3, [r7, #52]	; 0x34
 8000d00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000d02:	2b0c      	cmp	r3, #12
 8000d04:	ddc8      	ble.n	8000c98 <DumpINFO+0x48>
					}
				}

			 MFRC_HALTA();
 8000d06:	f7ff fe18 	bl	800093a <MFRC_HALTA>
			 MFRC_WUPA(ATQA);
 8000d0a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d0e:	4618      	mov	r0, r3
 8000d10:	f7ff fdf6 	bl	8000900 <MFRC_WUPA>
			 WUPA=1;
 8000d14:	4b34      	ldr	r3, [pc, #208]	; (8000de8 <DumpINFO+0x198>)
 8000d16:	2201      	movs	r2, #1
 8000d18:	701a      	strb	r2, [r3, #0]
 8000d1a:	e061      	b.n	8000de0 <DumpINFO+0x190>
		 }

	  }
	  else{
		  if(PICC_CHECK()!=PCD_OK){
 8000d1c:	f7ff ff0d 	bl	8000b3a <PICC_CHECK>
 8000d20:	4603      	mov	r3, r0
 8000d22:	2bcc      	cmp	r3, #204	; 0xcc
 8000d24:	d007      	beq.n	8000d36 <DumpINFO+0xe6>
		  		  Print("ERROR No PICC Found\r\n");
 8000d26:	4831      	ldr	r0, [pc, #196]	; (8000dec <DumpINFO+0x19c>)
 8000d28:	f7ff ff49 	bl	8000bbe <Print>
		  		  WUPA=0;
 8000d2c:	4b2e      	ldr	r3, [pc, #184]	; (8000de8 <DumpINFO+0x198>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	701a      	strb	r2, [r3, #0]
		  		return(PCD_COMM_ERR);
 8000d32:	23aa      	movs	r3, #170	; 0xaa
 8000d34:	e054      	b.n	8000de0 <DumpINFO+0x190>
		  }

		  else{
			  HAL_Delay(10);
 8000d36:	200a      	movs	r0, #10
 8000d38:	f001 fb92 	bl	8002460 <HAL_Delay>
			  PICC_Select();
 8000d3c:	f7ff fecd 	bl	8000ada <PICC_Select>
			  HAL_Delay(10);
 8000d40:	200a      	movs	r0, #10
 8000d42:	f001 fb8d 	bl	8002460 <HAL_Delay>
				Print("    BYTE\r\n");
 8000d46:	482a      	ldr	r0, [pc, #168]	; (8000df0 <DumpINFO+0x1a0>)
 8000d48:	f7ff ff39 	bl	8000bbe <Print>
				Print("0 1 2 3\r\n");
 8000d4c:	4829      	ldr	r0, [pc, #164]	; (8000df4 <DumpINFO+0x1a4>)
 8000d4e:	f7ff ff36 	bl	8000bbe <Print>
				Print("        \r\n");
 8000d52:	4829      	ldr	r0, [pc, #164]	; (8000df8 <DumpINFO+0x1a8>)
 8000d54:	f7ff ff33 	bl	8000bbe <Print>
				for(int i=0;i<13;i+=4){
 8000d58:	2300      	movs	r3, #0
 8000d5a:	633b      	str	r3, [r7, #48]	; 0x30
 8000d5c:	e033      	b.n	8000dc6 <DumpINFO+0x176>
					UL_READ(i, data);
 8000d5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000d60:	b2db      	uxtb	r3, r3
 8000d62:	6879      	ldr	r1, [r7, #4]
 8000d64:	4618      	mov	r0, r3
 8000d66:	f7ff fefe 	bl	8000b66 <UL_READ>
					for(int j=0;j<13;j+=4){
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000d6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000d70:	2b0c      	cmp	r3, #12
 8000d72:	dc25      	bgt.n	8000dc0 <DumpINFO+0x170>
						char mess[10];
						sprintf(mess,"%X, %X, %X, %X\r\n",data[j],data[j+1],data[j+2],data[j+3]);
 8000d74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000d76:	687a      	ldr	r2, [r7, #4]
 8000d78:	4413      	add	r3, r2
 8000d7a:	781b      	ldrb	r3, [r3, #0]
 8000d7c:	461c      	mov	r4, r3
 8000d7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000d80:	3301      	adds	r3, #1
 8000d82:	687a      	ldr	r2, [r7, #4]
 8000d84:	4413      	add	r3, r2
 8000d86:	781b      	ldrb	r3, [r3, #0]
 8000d88:	461d      	mov	r5, r3
 8000d8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000d8c:	3302      	adds	r3, #2
 8000d8e:	687a      	ldr	r2, [r7, #4]
 8000d90:	4413      	add	r3, r2
 8000d92:	781b      	ldrb	r3, [r3, #0]
 8000d94:	4619      	mov	r1, r3
 8000d96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000d98:	3303      	adds	r3, #3
 8000d9a:	687a      	ldr	r2, [r7, #4]
 8000d9c:	4413      	add	r3, r2
 8000d9e:	781b      	ldrb	r3, [r3, #0]
 8000da0:	f107 000c 	add.w	r0, r7, #12
 8000da4:	9301      	str	r3, [sp, #4]
 8000da6:	9100      	str	r1, [sp, #0]
 8000da8:	462b      	mov	r3, r5
 8000daa:	4622      	mov	r2, r4
 8000dac:	4913      	ldr	r1, [pc, #76]	; (8000dfc <DumpINFO+0x1ac>)
 8000dae:	f00d f9e5 	bl	800e17c <siprintf>
						Print(mess);
 8000db2:	f107 030c 	add.w	r3, r7, #12
 8000db6:	4618      	mov	r0, r3
 8000db8:	f7ff ff01 	bl	8000bbe <Print>
						return(PCD_OK);
 8000dbc:	23cc      	movs	r3, #204	; 0xcc
 8000dbe:	e00f      	b.n	8000de0 <DumpINFO+0x190>
				for(int i=0;i<13;i+=4){
 8000dc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000dc2:	3304      	adds	r3, #4
 8000dc4:	633b      	str	r3, [r7, #48]	; 0x30
 8000dc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000dc8:	2b0c      	cmp	r3, #12
 8000dca:	ddc8      	ble.n	8000d5e <DumpINFO+0x10e>
					}
				}

			  MFRC_HALTA();
 8000dcc:	f7ff fdb5 	bl	800093a <MFRC_HALTA>
			  MFRC_WUPA(ATQA);
 8000dd0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000dd4:	4618      	mov	r0, r3
 8000dd6:	f7ff fd93 	bl	8000900 <MFRC_WUPA>
			  WUPA=1;
 8000dda:	4b03      	ldr	r3, [pc, #12]	; (8000de8 <DumpINFO+0x198>)
 8000ddc:	2201      	movs	r2, #1
 8000dde:	701a      	strb	r2, [r3, #0]
	  }




}
 8000de0:	4618      	mov	r0, r3
 8000de2:	3738      	adds	r7, #56	; 0x38
 8000de4:	46bd      	mov	sp, r7
 8000de6:	bdb0      	pop	{r4, r5, r7, pc}
 8000de8:	20000658 	.word	0x20000658
 8000dec:	0800e96c 	.word	0x0800e96c
 8000df0:	0800e984 	.word	0x0800e984
 8000df4:	0800e990 	.word	0x0800e990
 8000df8:	0800e99c 	.word	0x0800e99c
 8000dfc:	0800e9a8 	.word	0x0800e9a8

08000e00 <OLED_Clear>:
	HAL_GPIO_WritePin(GPIOA, OLED_CS, 1);
}
/*Function to clear OLED (write all zero to display memory)
 *
 * */
void OLED_Clear(void){
 8000e00:	b580      	push	{r7, lr}
 8000e02:	f5ad 6d80 	sub.w	sp, sp, #1024	; 0x400
 8000e06:	af00      	add	r7, sp, #0
	uint8_t zeros[1024];
	memset(zeros,0x00,1024);
 8000e08:	463b      	mov	r3, r7
 8000e0a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000e0e:	2100      	movs	r1, #0
 8000e10:	4618      	mov	r0, r3
 8000e12:	f00d f8bb 	bl	800df8c <memset>
	OLED_FLUSH(zeros);
 8000e16:	463b      	mov	r3, r7
 8000e18:	4618      	mov	r0, r3
 8000e1a:	f000 f87b 	bl	8000f14 <OLED_FLUSH>

}
 8000e1e:	bf00      	nop
 8000e20:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8000e24:	46bd      	mov	sp, r7
 8000e26:	bd80      	pop	{r7, pc}

08000e28 <OLED_cmd>:

/*Function to send single byte command to display (ENSURE DC is low)
 *
 * @param data: Command to send to display
 * */
HAL_StatusTypeDef OLED_cmd(uint8_t data){
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b084      	sub	sp, #16
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	4603      	mov	r3, r0
 8000e30:	71fb      	strb	r3, [r7, #7]
	uint8_t value=data;
 8000e32:	79fb      	ldrb	r3, [r7, #7]
 8000e34:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(GPIOA, OLED_CS, 0);
 8000e36:	2200      	movs	r2, #0
 8000e38:	2110      	movs	r1, #16
 8000e3a:	4815      	ldr	r0, [pc, #84]	; (8000e90 <OLED_cmd+0x68>)
 8000e3c:	f001 fdb2 	bl	80029a4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, OLED_DC, 0);
 8000e40:	2200      	movs	r2, #0
 8000e42:	2102      	movs	r1, #2
 8000e44:	4813      	ldr	r0, [pc, #76]	; (8000e94 <OLED_cmd+0x6c>)
 8000e46:	f001 fdad 	bl	80029a4 <HAL_GPIO_WritePin>
	if(HAL_SPI_Transmit(&hspi1, &value, 1, HAL_MAX_DELAY)!=HAL_OK){
 8000e4a:	f107 010f 	add.w	r1, r7, #15
 8000e4e:	f04f 33ff 	mov.w	r3, #4294967295
 8000e52:	2201      	movs	r2, #1
 8000e54:	4810      	ldr	r0, [pc, #64]	; (8000e98 <OLED_cmd+0x70>)
 8000e56:	f004 fd38 	bl	80058ca <HAL_SPI_Transmit>
 8000e5a:	4603      	mov	r3, r0
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d009      	beq.n	8000e74 <OLED_cmd+0x4c>
		HAL_GPIO_WritePin(GPIOA, OLED_CS, 1);
 8000e60:	2201      	movs	r2, #1
 8000e62:	2110      	movs	r1, #16
 8000e64:	480a      	ldr	r0, [pc, #40]	; (8000e90 <OLED_cmd+0x68>)
 8000e66:	f001 fd9d 	bl	80029a4 <HAL_GPIO_WritePin>
		HAL_Delay(1);
 8000e6a:	2001      	movs	r0, #1
 8000e6c:	f001 faf8 	bl	8002460 <HAL_Delay>
		return(HAL_ERROR);
 8000e70:	2301      	movs	r3, #1
 8000e72:	e008      	b.n	8000e86 <OLED_cmd+0x5e>
	}
	else{
		HAL_GPIO_WritePin(GPIOA, OLED_CS, 1);
 8000e74:	2201      	movs	r2, #1
 8000e76:	2110      	movs	r1, #16
 8000e78:	4805      	ldr	r0, [pc, #20]	; (8000e90 <OLED_cmd+0x68>)
 8000e7a:	f001 fd93 	bl	80029a4 <HAL_GPIO_WritePin>
		HAL_Delay(1);
 8000e7e:	2001      	movs	r0, #1
 8000e80:	f001 faee 	bl	8002460 <HAL_Delay>
		return(HAL_OK);
 8000e84:	2300      	movs	r3, #0
	}

}
 8000e86:	4618      	mov	r0, r3
 8000e88:	3710      	adds	r7, #16
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	bd80      	pop	{r7, pc}
 8000e8e:	bf00      	nop
 8000e90:	40020000 	.word	0x40020000
 8000e94:	40020400 	.word	0x40020400
 8000e98:	200006b0 	.word	0x200006b0

08000e9c <OLED_data>:
 *
 * @param data: Pointer to array of data to send
 *
 * @param size: Size of array (maximum is 1024)
 * */
HAL_StatusTypeDef OLED_data(uint8_t* data,uint8_t size){
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b082      	sub	sp, #8
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	6078      	str	r0, [r7, #4]
 8000ea4:	460b      	mov	r3, r1
 8000ea6:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(GPIOA, OLED_CS, 0);
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	2110      	movs	r1, #16
 8000eac:	4816      	ldr	r0, [pc, #88]	; (8000f08 <OLED_data+0x6c>)
 8000eae:	f001 fd79 	bl	80029a4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, OLED_DC, 1);
 8000eb2:	2201      	movs	r2, #1
 8000eb4:	2102      	movs	r1, #2
 8000eb6:	4815      	ldr	r0, [pc, #84]	; (8000f0c <OLED_data+0x70>)
 8000eb8:	f001 fd74 	bl	80029a4 <HAL_GPIO_WritePin>
	if(HAL_SPI_Transmit(&hspi1, data, size, HAL_MAX_DELAY)!=HAL_OK){
 8000ebc:	78fb      	ldrb	r3, [r7, #3]
 8000ebe:	b29a      	uxth	r2, r3
 8000ec0:	f04f 33ff 	mov.w	r3, #4294967295
 8000ec4:	6879      	ldr	r1, [r7, #4]
 8000ec6:	4812      	ldr	r0, [pc, #72]	; (8000f10 <OLED_data+0x74>)
 8000ec8:	f004 fcff 	bl	80058ca <HAL_SPI_Transmit>
 8000ecc:	4603      	mov	r3, r0
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d00b      	beq.n	8000eea <OLED_data+0x4e>
		HAL_GPIO_WritePin(GPIOB, OLED_DC, 0);
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	2102      	movs	r1, #2
 8000ed6:	480d      	ldr	r0, [pc, #52]	; (8000f0c <OLED_data+0x70>)
 8000ed8:	f001 fd64 	bl	80029a4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, OLED_CS, 1);
 8000edc:	2201      	movs	r2, #1
 8000ede:	2110      	movs	r1, #16
 8000ee0:	4809      	ldr	r0, [pc, #36]	; (8000f08 <OLED_data+0x6c>)
 8000ee2:	f001 fd5f 	bl	80029a4 <HAL_GPIO_WritePin>
		return(HAL_ERROR);
 8000ee6:	2301      	movs	r3, #1
 8000ee8:	e00a      	b.n	8000f00 <OLED_data+0x64>
	}
	else{
		HAL_GPIO_WritePin(GPIOB, OLED_DC, 0);
 8000eea:	2200      	movs	r2, #0
 8000eec:	2102      	movs	r1, #2
 8000eee:	4807      	ldr	r0, [pc, #28]	; (8000f0c <OLED_data+0x70>)
 8000ef0:	f001 fd58 	bl	80029a4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, OLED_CS, 1);
 8000ef4:	2201      	movs	r2, #1
 8000ef6:	2110      	movs	r1, #16
 8000ef8:	4803      	ldr	r0, [pc, #12]	; (8000f08 <OLED_data+0x6c>)
 8000efa:	f001 fd53 	bl	80029a4 <HAL_GPIO_WritePin>
		return(HAL_OK);
 8000efe:	2300      	movs	r3, #0
	}



}
 8000f00:	4618      	mov	r0, r3
 8000f02:	3708      	adds	r7, #8
 8000f04:	46bd      	mov	sp, r7
 8000f06:	bd80      	pop	{r7, pc}
 8000f08:	40020000 	.word	0x40020000
 8000f0c:	40020400 	.word	0x40020400
 8000f10:	200006b0 	.word	0x200006b0

08000f14 <OLED_FLUSH>:

/*Function to send a whole page of display data (1024 bytes)
 *
 * @param mem: Pointer to array of data
 * */
void OLED_FLUSH(uint8_t* mem){
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b084      	sub	sp, #16
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
	for(int page=0;page<8;page++){
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	60fb      	str	r3, [r7, #12]
 8000f20:	e023      	b.n	8000f6a <OLED_FLUSH+0x56>
		OLED_cmd(PAGE_ADDR+page);
 8000f22:	68fb      	ldr	r3, [r7, #12]
 8000f24:	b2db      	uxtb	r3, r3
 8000f26:	3b50      	subs	r3, #80	; 0x50
 8000f28:	b2db      	uxtb	r3, r3
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	f7ff ff7c 	bl	8000e28 <OLED_cmd>
		OLED_cmd(LOWER_COL);
 8000f30:	2002      	movs	r0, #2
 8000f32:	f7ff ff79 	bl	8000e28 <OLED_cmd>
		OLED_cmd(UPPER_COL);
 8000f36:	2010      	movs	r0, #16
 8000f38:	f7ff ff76 	bl	8000e28 <OLED_cmd>
		for(int i=0;i<128;i++){
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	60bb      	str	r3, [r7, #8]
 8000f40:	e00d      	b.n	8000f5e <OLED_FLUSH+0x4a>
			OLED_data(&mem[(page*128)+i],1);
 8000f42:	68fb      	ldr	r3, [r7, #12]
 8000f44:	01da      	lsls	r2, r3, #7
 8000f46:	68bb      	ldr	r3, [r7, #8]
 8000f48:	4413      	add	r3, r2
 8000f4a:	461a      	mov	r2, r3
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	4413      	add	r3, r2
 8000f50:	2101      	movs	r1, #1
 8000f52:	4618      	mov	r0, r3
 8000f54:	f7ff ffa2 	bl	8000e9c <OLED_data>
		for(int i=0;i<128;i++){
 8000f58:	68bb      	ldr	r3, [r7, #8]
 8000f5a:	3301      	adds	r3, #1
 8000f5c:	60bb      	str	r3, [r7, #8]
 8000f5e:	68bb      	ldr	r3, [r7, #8]
 8000f60:	2b7f      	cmp	r3, #127	; 0x7f
 8000f62:	ddee      	ble.n	8000f42 <OLED_FLUSH+0x2e>
	for(int page=0;page<8;page++){
 8000f64:	68fb      	ldr	r3, [r7, #12]
 8000f66:	3301      	adds	r3, #1
 8000f68:	60fb      	str	r3, [r7, #12]
 8000f6a:	68fb      	ldr	r3, [r7, #12]
 8000f6c:	2b07      	cmp	r3, #7
 8000f6e:	ddd8      	ble.n	8000f22 <OLED_FLUSH+0xe>
		}


	}
}
 8000f70:	bf00      	nop
 8000f72:	bf00      	nop
 8000f74:	3710      	adds	r7, #16
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bd80      	pop	{r7, pc}

08000f7a <SCREEN_INIT>:
 * @param data: Array of strings that form the basis of the screen
 *
 * @param seldata: Array of data on where to place select arrow "->"
 * */

void SCREEN_INIT(Screen* screen,int datasize,int selsize,char** data,uint8_t (*dataloc)[2],uint8_t (*seldata)[2]){
 8000f7a:	b480      	push	{r7}
 8000f7c:	b085      	sub	sp, #20
 8000f7e:	af00      	add	r7, sp, #0
 8000f80:	60f8      	str	r0, [r7, #12]
 8000f82:	60b9      	str	r1, [r7, #8]
 8000f84:	607a      	str	r2, [r7, #4]
 8000f86:	603b      	str	r3, [r7, #0]

    screen->datsize=datasize;
 8000f88:	68fb      	ldr	r3, [r7, #12]
 8000f8a:	68ba      	ldr	r2, [r7, #8]
 8000f8c:	601a      	str	r2, [r3, #0]
    screen->selsize=selsize;
 8000f8e:	68fb      	ldr	r3, [r7, #12]
 8000f90:	687a      	ldr	r2, [r7, #4]
 8000f92:	605a      	str	r2, [r3, #4]
    screen->data=data;
 8000f94:	68fb      	ldr	r3, [r7, #12]
 8000f96:	683a      	ldr	r2, [r7, #0]
 8000f98:	609a      	str	r2, [r3, #8]
    screen->dataloc=dataloc;
 8000f9a:	68fb      	ldr	r3, [r7, #12]
 8000f9c:	69ba      	ldr	r2, [r7, #24]
 8000f9e:	60da      	str	r2, [r3, #12]
    screen->seldata=seldata;
 8000fa0:	68fb      	ldr	r3, [r7, #12]
 8000fa2:	69fa      	ldr	r2, [r7, #28]
 8000fa4:	611a      	str	r2, [r3, #16]



}
 8000fa6:	bf00      	nop
 8000fa8:	3714      	adds	r7, #20
 8000faa:	46bd      	mov	sp, r7
 8000fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb0:	4770      	bx	lr
	...

08000fb4 <OLED_INIT>:

/*Function to initialise OLED display
 *
 * */

HAL_StatusTypeDef OLED_INIT(void){
 8000fb4:	b5b0      	push	{r4, r5, r7, lr}
 8000fb6:	b088      	sub	sp, #32
 8000fb8:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, OLED_CS, 1);
 8000fba:	2201      	movs	r2, #1
 8000fbc:	2110      	movs	r1, #16
 8000fbe:	482f      	ldr	r0, [pc, #188]	; (800107c <OLED_INIT+0xc8>)
 8000fc0:	f001 fcf0 	bl	80029a4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, OLED_RST, 1);
 8000fc4:	2201      	movs	r2, #1
 8000fc6:	2108      	movs	r1, #8
 8000fc8:	482c      	ldr	r0, [pc, #176]	; (800107c <OLED_INIT+0xc8>)
 8000fca:	f001 fceb 	bl	80029a4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, OLED_DC, 0);
 8000fce:	2200      	movs	r2, #0
 8000fd0:	2102      	movs	r1, #2
 8000fd2:	482b      	ldr	r0, [pc, #172]	; (8001080 <OLED_INIT+0xcc>)
 8000fd4:	f001 fce6 	bl	80029a4 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8000fd8:	2064      	movs	r0, #100	; 0x64
 8000fda:	f001 fa41 	bl	8002460 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOA, OLED_RST, 0);
 8000fde:	2200      	movs	r2, #0
 8000fe0:	2108      	movs	r1, #8
 8000fe2:	4826      	ldr	r0, [pc, #152]	; (800107c <OLED_INIT+0xc8>)
 8000fe4:	f001 fcde 	bl	80029a4 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8000fe8:	2064      	movs	r0, #100	; 0x64
 8000fea:	f001 fa39 	bl	8002460 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOA, OLED_RST, 1);
 8000fee:	2201      	movs	r2, #1
 8000ff0:	2108      	movs	r1, #8
 8000ff2:	4822      	ldr	r0, [pc, #136]	; (800107c <OLED_INIT+0xc8>)
 8000ff4:	f001 fcd6 	bl	80029a4 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8000ff8:	2064      	movs	r0, #100	; 0x64
 8000ffa:	f001 fa31 	bl	8002460 <HAL_Delay>
	uint8_t config_data[25]={DISP_OFF , LOWER_COL , UPPER_COL , LINE_STRT , PAGE_ADDR , CNTRST_SET , CNTRST , SEG_MAP ,
 8000ffe:	4b21      	ldr	r3, [pc, #132]	; (8001084 <OLED_INIT+0xd0>)
 8001000:	463c      	mov	r4, r7
 8001002:	461d      	mov	r5, r3
 8001004:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001006:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001008:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800100c:	c403      	stmia	r4!, {r0, r1}
 800100e:	7022      	strb	r2, [r4, #0]
							DISP_NORM , MUX_SET , MUX , DCDC_SET , DCDC , CHRG_PMP , SCAN_DIR , DISP_OFFSET_SET ,
							DISP_OFFSET , OSC_SET , OSC , PRE_CHRG_SET , PRE_CHRG , COM_SET , COM , VCOM_SET, VCOM};


	for(int i=0;i<25;i++){
 8001010:	2300      	movs	r3, #0
 8001012:	61fb      	str	r3, [r7, #28]
 8001014:	e00c      	b.n	8001030 <OLED_INIT+0x7c>
		OLED_cmd(config_data[i]);
 8001016:	463a      	mov	r2, r7
 8001018:	69fb      	ldr	r3, [r7, #28]
 800101a:	4413      	add	r3, r2
 800101c:	781b      	ldrb	r3, [r3, #0]
 800101e:	4618      	mov	r0, r3
 8001020:	f7ff ff02 	bl	8000e28 <OLED_cmd>
		HAL_Delay(1);
 8001024:	2001      	movs	r0, #1
 8001026:	f001 fa1b 	bl	8002460 <HAL_Delay>
	for(int i=0;i<25;i++){
 800102a:	69fb      	ldr	r3, [r7, #28]
 800102c:	3301      	adds	r3, #1
 800102e:	61fb      	str	r3, [r7, #28]
 8001030:	69fb      	ldr	r3, [r7, #28]
 8001032:	2b18      	cmp	r3, #24
 8001034:	ddef      	ble.n	8001016 <OLED_INIT+0x62>
	}

	OLED_cmd(DISP_INV);
 8001036:	20a7      	movs	r0, #167	; 0xa7
 8001038:	f7ff fef6 	bl	8000e28 <OLED_cmd>
	OLED_FLUSH(HVE);
 800103c:	4812      	ldr	r0, [pc, #72]	; (8001088 <OLED_INIT+0xd4>)
 800103e:	f7ff ff69 	bl	8000f14 <OLED_FLUSH>
	OLED_cmd(DISP_ON);
 8001042:	20af      	movs	r0, #175	; 0xaf
 8001044:	f7ff fef0 	bl	8000e28 <OLED_cmd>
	HAL_Delay(1000);
 8001048:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800104c:	f001 fa08 	bl	8002460 <HAL_Delay>
	OLED_cmd(DISP_OFF);
 8001050:	20ae      	movs	r0, #174	; 0xae
 8001052:	f7ff fee9 	bl	8000e28 <OLED_cmd>
	HAL_Delay(10);
 8001056:	200a      	movs	r0, #10
 8001058:	f001 fa02 	bl	8002460 <HAL_Delay>
	OLED_cmd(DISP_NORM);
 800105c:	20a6      	movs	r0, #166	; 0xa6
 800105e:	f7ff fee3 	bl	8000e28 <OLED_cmd>
	HAL_Delay(10);
 8001062:	200a      	movs	r0, #10
 8001064:	f001 f9fc 	bl	8002460 <HAL_Delay>
	OLED_cmd(DISP_ON);
 8001068:	20af      	movs	r0, #175	; 0xaf
 800106a:	f7ff fedd 	bl	8000e28 <OLED_cmd>
	OLED_Clear();
 800106e:	f7ff fec7 	bl	8000e00 <OLED_Clear>


}
 8001072:	bf00      	nop
 8001074:	4618      	mov	r0, r3
 8001076:	3720      	adds	r7, #32
 8001078:	46bd      	mov	sp, r7
 800107a:	bdb0      	pop	{r4, r5, r7, pc}
 800107c:	40020000 	.word	0x40020000
 8001080:	40020400 	.word	0x40020400
 8001084:	0800ea8c 	.word	0x0800ea8c
 8001088:	20000000 	.word	0x20000000

0800108c <OLED_InvChar>:
 *
 * @param character: Character to invert (Must be an ASCII character)
 *
 * @param result: Pointer to array to store the 5 inverted bytes that make up the character
 * */
void OLED_InvChar(char character,uint8_t* result){
 800108c:	b580      	push	{r7, lr}
 800108e:	b084      	sub	sp, #16
 8001090:	af00      	add	r7, sp, #0
 8001092:	4603      	mov	r3, r0
 8001094:	6039      	str	r1, [r7, #0]
 8001096:	71fb      	strb	r3, [r7, #7]
	uint8_t* temp=malloc(5);
 8001098:	2005      	movs	r0, #5
 800109a:	f00c ff61 	bl	800df60 <malloc>
 800109e:	4603      	mov	r3, r0
 80010a0:	60bb      	str	r3, [r7, #8]

	for(int i=0;i<6;i++){
 80010a2:	2300      	movs	r3, #0
 80010a4:	60fb      	str	r3, [r7, #12]
 80010a6:	e013      	b.n	80010d0 <OLED_InvChar+0x44>
			temp[i]=~(ASCII[(uint8_t)character-0x20][i]);
 80010a8:	79fb      	ldrb	r3, [r7, #7]
 80010aa:	f1a3 0220 	sub.w	r2, r3, #32
 80010ae:	490e      	ldr	r1, [pc, #56]	; (80010e8 <OLED_InvChar+0x5c>)
 80010b0:	4613      	mov	r3, r2
 80010b2:	009b      	lsls	r3, r3, #2
 80010b4:	4413      	add	r3, r2
 80010b6:	18ca      	adds	r2, r1, r3
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	4413      	add	r3, r2
 80010bc:	781a      	ldrb	r2, [r3, #0]
 80010be:	68fb      	ldr	r3, [r7, #12]
 80010c0:	68b9      	ldr	r1, [r7, #8]
 80010c2:	440b      	add	r3, r1
 80010c4:	43d2      	mvns	r2, r2
 80010c6:	b2d2      	uxtb	r2, r2
 80010c8:	701a      	strb	r2, [r3, #0]
	for(int i=0;i<6;i++){
 80010ca:	68fb      	ldr	r3, [r7, #12]
 80010cc:	3301      	adds	r3, #1
 80010ce:	60fb      	str	r3, [r7, #12]
 80010d0:	68fb      	ldr	r3, [r7, #12]
 80010d2:	2b05      	cmp	r3, #5
 80010d4:	dde8      	ble.n	80010a8 <OLED_InvChar+0x1c>
	}
	memcpy(result,temp,5);
 80010d6:	2205      	movs	r2, #5
 80010d8:	68b9      	ldr	r1, [r7, #8]
 80010da:	6838      	ldr	r0, [r7, #0]
 80010dc:	f00c ff48 	bl	800df70 <memcpy>
}
 80010e0:	bf00      	nop
 80010e2:	3710      	adds	r7, #16
 80010e4:	46bd      	mov	sp, r7
 80010e6:	bd80      	pop	{r7, pc}
 80010e8:	0800ec4c 	.word	0x0800ec4c

080010ec <OLED_drawChar>:
 * @param character: Character to draw
 *
 * @param invert: Option to invert the character (Use INVERT to invert defined in OLED.h)
 * */

void OLED_drawChar(uint8_t page,uint8_t col, char character, uint8_t invert){
 80010ec:	b590      	push	{r4, r7, lr}
 80010ee:	b085      	sub	sp, #20
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	4604      	mov	r4, r0
 80010f4:	4608      	mov	r0, r1
 80010f6:	4611      	mov	r1, r2
 80010f8:	461a      	mov	r2, r3
 80010fa:	4623      	mov	r3, r4
 80010fc:	71fb      	strb	r3, [r7, #7]
 80010fe:	4603      	mov	r3, r0
 8001100:	71bb      	strb	r3, [r7, #6]
 8001102:	460b      	mov	r3, r1
 8001104:	717b      	strb	r3, [r7, #5]
 8001106:	4613      	mov	r3, r2
 8001108:	713b      	strb	r3, [r7, #4]
	OLED_cmd(PAGE_ADDR+page);
 800110a:	79fb      	ldrb	r3, [r7, #7]
 800110c:	3b50      	subs	r3, #80	; 0x50
 800110e:	b2db      	uxtb	r3, r3
 8001110:	4618      	mov	r0, r3
 8001112:	f7ff fe89 	bl	8000e28 <OLED_cmd>
	OLED_cmd(col&0x0F);
 8001116:	79bb      	ldrb	r3, [r7, #6]
 8001118:	f003 030f 	and.w	r3, r3, #15
 800111c:	b2db      	uxtb	r3, r3
 800111e:	4618      	mov	r0, r3
 8001120:	f7ff fe82 	bl	8000e28 <OLED_cmd>
	OLED_cmd(0x10|(col>>4));
 8001124:	79bb      	ldrb	r3, [r7, #6]
 8001126:	091b      	lsrs	r3, r3, #4
 8001128:	b2db      	uxtb	r3, r3
 800112a:	f043 0310 	orr.w	r3, r3, #16
 800112e:	b2db      	uxtb	r3, r3
 8001130:	4618      	mov	r0, r3
 8001132:	f7ff fe79 	bl	8000e28 <OLED_cmd>
	uint8_t* data=malloc(6);
 8001136:	2006      	movs	r0, #6
 8001138:	f00c ff12 	bl	800df60 <malloc>
 800113c:	4603      	mov	r3, r0
 800113e:	60fb      	str	r3, [r7, #12]
	if(invert==NORMAL){
 8001140:	793b      	ldrb	r3, [r7, #4]
 8001142:	2b00      	cmp	r3, #0
 8001144:	d10d      	bne.n	8001162 <OLED_drawChar+0x76>
		memcpy(data,ASCII[(uint8_t)character-0x20],5);
 8001146:	797b      	ldrb	r3, [r7, #5]
 8001148:	f1a3 0220 	sub.w	r2, r3, #32
 800114c:	4613      	mov	r3, r2
 800114e:	009b      	lsls	r3, r3, #2
 8001150:	4413      	add	r3, r2
 8001152:	4a0c      	ldr	r2, [pc, #48]	; (8001184 <OLED_drawChar+0x98>)
 8001154:	4413      	add	r3, r2
 8001156:	2205      	movs	r2, #5
 8001158:	4619      	mov	r1, r3
 800115a:	68f8      	ldr	r0, [r7, #12]
 800115c:	f00c ff08 	bl	800df70 <memcpy>
 8001160:	e004      	b.n	800116c <OLED_drawChar+0x80>
	}
	else{
		OLED_InvChar(character,data);
 8001162:	797b      	ldrb	r3, [r7, #5]
 8001164:	68f9      	ldr	r1, [r7, #12]
 8001166:	4618      	mov	r0, r3
 8001168:	f7ff ff90 	bl	800108c <OLED_InvChar>
	}

	*(data+5)=0x00;
 800116c:	68fb      	ldr	r3, [r7, #12]
 800116e:	3305      	adds	r3, #5
 8001170:	2200      	movs	r2, #0
 8001172:	701a      	strb	r2, [r3, #0]
	OLED_data(data, 6);
 8001174:	2106      	movs	r1, #6
 8001176:	68f8      	ldr	r0, [r7, #12]
 8001178:	f7ff fe90 	bl	8000e9c <OLED_data>

	}
 800117c:	bf00      	nop
 800117e:	3714      	adds	r7, #20
 8001180:	46bd      	mov	sp, r7
 8001182:	bd90      	pop	{r4, r7, pc}
 8001184:	0800ec4c 	.word	0x0800ec4c

08001188 <OLED_Printlin>:
 * @param string: String to print (MUST BE LESS THAN 21)
 *
 * @param invert: Option to invert the entire string
 * */

void OLED_Printlin(uint8_t page,uint8_t col,char* string,uint8_t invert){
 8001188:	b580      	push	{r7, lr}
 800118a:	b084      	sub	sp, #16
 800118c:	af00      	add	r7, sp, #0
 800118e:	603a      	str	r2, [r7, #0]
 8001190:	461a      	mov	r2, r3
 8001192:	4603      	mov	r3, r0
 8001194:	71fb      	strb	r3, [r7, #7]
 8001196:	460b      	mov	r3, r1
 8001198:	71bb      	strb	r3, [r7, #6]
 800119a:	4613      	mov	r3, r2
 800119c:	717b      	strb	r3, [r7, #5]
	for(int i=0;i<strlen(string);i++){
 800119e:	2300      	movs	r3, #0
 80011a0:	60fb      	str	r3, [r7, #12]
 80011a2:	e014      	b.n	80011ce <OLED_Printlin+0x46>

			OLED_drawChar(page, col+(i*6), string[i],invert);
 80011a4:	68fb      	ldr	r3, [r7, #12]
 80011a6:	b2db      	uxtb	r3, r3
 80011a8:	461a      	mov	r2, r3
 80011aa:	0052      	lsls	r2, r2, #1
 80011ac:	4413      	add	r3, r2
 80011ae:	005b      	lsls	r3, r3, #1
 80011b0:	b2da      	uxtb	r2, r3
 80011b2:	79bb      	ldrb	r3, [r7, #6]
 80011b4:	4413      	add	r3, r2
 80011b6:	b2d9      	uxtb	r1, r3
 80011b8:	68fb      	ldr	r3, [r7, #12]
 80011ba:	683a      	ldr	r2, [r7, #0]
 80011bc:	4413      	add	r3, r2
 80011be:	781a      	ldrb	r2, [r3, #0]
 80011c0:	797b      	ldrb	r3, [r7, #5]
 80011c2:	79f8      	ldrb	r0, [r7, #7]
 80011c4:	f7ff ff92 	bl	80010ec <OLED_drawChar>
	for(int i=0;i<strlen(string);i++){
 80011c8:	68fb      	ldr	r3, [r7, #12]
 80011ca:	3301      	adds	r3, #1
 80011cc:	60fb      	str	r3, [r7, #12]
 80011ce:	6838      	ldr	r0, [r7, #0]
 80011d0:	f7ff f806 	bl	80001e0 <strlen>
 80011d4:	4602      	mov	r2, r0
 80011d6:	68fb      	ldr	r3, [r7, #12]
 80011d8:	429a      	cmp	r2, r3
 80011da:	d8e3      	bhi.n	80011a4 <OLED_Printlin+0x1c>


	}
}
 80011dc:	bf00      	nop
 80011de:	bf00      	nop
 80011e0:	3710      	adds	r7, #16
 80011e2:	46bd      	mov	sp, r7
 80011e4:	bd80      	pop	{r7, pc}

080011e6 <OLED_PrintCent>:
 * @param string: String to print
 *
 * @param invert: Option to invert text
 * */

void OLED_PrintCent(uint8_t page, char* string, uint8_t invert){
 80011e6:	b580      	push	{r7, lr}
 80011e8:	b084      	sub	sp, #16
 80011ea:	af00      	add	r7, sp, #0
 80011ec:	4603      	mov	r3, r0
 80011ee:	6039      	str	r1, [r7, #0]
 80011f0:	71fb      	strb	r3, [r7, #7]
 80011f2:	4613      	mov	r3, r2
 80011f4:	71bb      	strb	r3, [r7, #6]
	int len=strlen(string);
 80011f6:	6838      	ldr	r0, [r7, #0]
 80011f8:	f7fe fff2 	bl	80001e0 <strlen>
 80011fc:	4603      	mov	r3, r0
 80011fe:	60fb      	str	r3, [r7, #12]

	int start_col=(MID_COL)-((len/2)*6);
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	0fda      	lsrs	r2, r3, #31
 8001204:	4413      	add	r3, r2
 8001206:	105b      	asrs	r3, r3, #1
 8001208:	425b      	negs	r3, r3
 800120a:	461a      	mov	r2, r3
 800120c:	4613      	mov	r3, r2
 800120e:	005b      	lsls	r3, r3, #1
 8001210:	4413      	add	r3, r2
 8001212:	005b      	lsls	r3, r3, #1
 8001214:	3340      	adds	r3, #64	; 0x40
 8001216:	60bb      	str	r3, [r7, #8]

	OLED_Printlin(page, start_col, string, invert);
 8001218:	68bb      	ldr	r3, [r7, #8]
 800121a:	b2d9      	uxtb	r1, r3
 800121c:	79bb      	ldrb	r3, [r7, #6]
 800121e:	79f8      	ldrb	r0, [r7, #7]
 8001220:	683a      	ldr	r2, [r7, #0]
 8001222:	f7ff ffb1 	bl	8001188 <OLED_Printlin>
}
 8001226:	bf00      	nop
 8001228:	3710      	adds	r7, #16
 800122a:	46bd      	mov	sp, r7
 800122c:	bd80      	pop	{r7, pc}

0800122e <OLED_Print>:
/*General purpose print function with wrap around ability. (Can take string of abitrary size and fit onto display)
 *
 * @param string: String to print (This can be longer than the max 21 character per line this function will chop it up)
 * */

void OLED_Print(char* string){
 800122e:	b580      	push	{r7, lr}
 8001230:	b094      	sub	sp, #80	; 0x50
 8001232:	af00      	add	r7, sp, #0
 8001234:	6078      	str	r0, [r7, #4]
	char fill = ' ';
 8001236:	2320      	movs	r3, #32
 8001238:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	int i=0;
 800123c:	2300      	movs	r3, #0
 800123e:	64fb      	str	r3, [r7, #76]	; 0x4c
	int last_ind=0;
 8001240:	2300      	movs	r3, #0
 8001242:	64bb      	str	r3, [r7, #72]	; 0x48
	int line=0;
 8001244:	2300      	movs	r3, #0
 8001246:	647b      	str	r3, [r7, #68]	; 0x44
	int linend=0;
 8001248:	2300      	movs	r3, #0
 800124a:	63bb      	str	r3, [r7, #56]	; 0x38
	    while(1){

	        char thisline[22];
	        char whitespaces[20];

	        for(int charac=0;charac<22;charac++){
 800124c:	2300      	movs	r3, #0
 800124e:	643b      	str	r3, [r7, #64]	; 0x40
 8001250:	e018      	b.n	8001284 <OLED_Print+0x56>
	            if(string[last_ind+charac]==' '){
 8001252:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001254:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001256:	4413      	add	r3, r2
 8001258:	461a      	mov	r2, r3
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	4413      	add	r3, r2
 800125e:	781b      	ldrb	r3, [r3, #0]
 8001260:	2b20      	cmp	r3, #32
 8001262:	d10b      	bne.n	800127c <OLED_Print+0x4e>
	                whitespaces[i]=charac; //keep track of our whitespaces
 8001264:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001266:	b2d9      	uxtb	r1, r3
 8001268:	f107 020c 	add.w	r2, r7, #12
 800126c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800126e:	4413      	add	r3, r2
 8001270:	460a      	mov	r2, r1
 8001272:	701a      	strb	r2, [r3, #0]
	                i++;
 8001274:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001276:	3301      	adds	r3, #1
 8001278:	64fb      	str	r3, [r7, #76]	; 0x4c
 800127a:	e000      	b.n	800127e <OLED_Print+0x50>
	            }
	            else{
	                continue;
 800127c:	bf00      	nop
	        for(int charac=0;charac<22;charac++){
 800127e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001280:	3301      	adds	r3, #1
 8001282:	643b      	str	r3, [r7, #64]	; 0x40
 8001284:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001286:	2b15      	cmp	r3, #21
 8001288:	dde3      	ble.n	8001252 <OLED_Print+0x24>
	            }


	        }

	        if(string[last_ind]==' '){
 800128a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800128c:	687a      	ldr	r2, [r7, #4]
 800128e:	4413      	add	r3, r2
 8001290:	781b      	ldrb	r3, [r3, #0]
 8001292:	2b20      	cmp	r3, #32
 8001294:	d102      	bne.n	800129c <OLED_Print+0x6e>
	            last_ind++;
 8001296:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001298:	3301      	adds	r3, #1
 800129a:	64bb      	str	r3, [r7, #72]	; 0x48

	        else{

	        }

	        if(strlen(string+last_ind)<22){ //special routine for end of line (since string[last_ind+20] may not exist)
 800129c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800129e:	687a      	ldr	r2, [r7, #4]
 80012a0:	4413      	add	r3, r2
 80012a2:	4618      	mov	r0, r3
 80012a4:	f7fe ff9c 	bl	80001e0 <strlen>
 80012a8:	4603      	mov	r3, r0
 80012aa:	2b15      	cmp	r3, #21
 80012ac:	d828      	bhi.n	8001300 <OLED_Print+0xd2>
	            linend=strlen(string+last_ind);
 80012ae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80012b0:	687a      	ldr	r2, [r7, #4]
 80012b2:	4413      	add	r3, r2
 80012b4:	4618      	mov	r0, r3
 80012b6:	f7fe ff93 	bl	80001e0 <strlen>
 80012ba:	4603      	mov	r3, r0
 80012bc:	63bb      	str	r3, [r7, #56]	; 0x38
	            strncpy(thisline,string+last_ind,linend); //i-1 since the last loop of whitespaces will increment i i.e. if 4 whitespaces in first 21 characters whitespaces[3] will be last index
 80012be:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80012c0:	687a      	ldr	r2, [r7, #4]
 80012c2:	18d1      	adds	r1, r2, r3
 80012c4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80012c6:	f107 0320 	add.w	r3, r7, #32
 80012ca:	4618      	mov	r0, r3
 80012cc:	f00c ff76 	bl	800e1bc <strncpy>
	            memset(thisline+linend,fill,21-linend);
 80012d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80012d2:	f107 0220 	add.w	r2, r7, #32
 80012d6:	18d0      	adds	r0, r2, r3
 80012d8:	f897 103f 	ldrb.w	r1, [r7, #63]	; 0x3f
 80012dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80012de:	f1c3 0315 	rsb	r3, r3, #21
 80012e2:	461a      	mov	r2, r3
 80012e4:	f00c fe52 	bl	800df8c <memset>
	            thisline[21]=' ';
 80012e8:	2320      	movs	r3, #32
 80012ea:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
	            OLED_Printlin(line, 0x02,thisline,NORMAL);
 80012ee:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80012f0:	b2d8      	uxtb	r0, r3
 80012f2:	f107 0220 	add.w	r2, r7, #32
 80012f6:	2300      	movs	r3, #0
 80012f8:	2102      	movs	r1, #2
 80012fa:	f7ff ff45 	bl	8001188 <OLED_Printlin>




	    }
}
 80012fe:	e05e      	b.n	80013be <OLED_Print+0x190>
	        if((string[(last_ind)+20]!=' ') && (string[(last_ind)+21]!=' ')){
 8001300:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001302:	3314      	adds	r3, #20
 8001304:	687a      	ldr	r2, [r7, #4]
 8001306:	4413      	add	r3, r2
 8001308:	781b      	ldrb	r3, [r3, #0]
 800130a:	2b20      	cmp	r3, #32
 800130c:	d03a      	beq.n	8001384 <OLED_Print+0x156>
 800130e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001310:	3315      	adds	r3, #21
 8001312:	687a      	ldr	r2, [r7, #4]
 8001314:	4413      	add	r3, r2
 8001316:	781b      	ldrb	r3, [r3, #0]
 8001318:	2b20      	cmp	r3, #32
 800131a:	d033      	beq.n	8001384 <OLED_Print+0x156>
	            strncpy(thisline,string+last_ind,whitespaces[i-1]); //i-1 since the last loop of whitespaces will increment i i.e. if 4 whitespaces in first 21 characters whitespaces[3] will be last index
 800131c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800131e:	687a      	ldr	r2, [r7, #4]
 8001320:	18d1      	adds	r1, r2, r3
 8001322:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001324:	3b01      	subs	r3, #1
 8001326:	3350      	adds	r3, #80	; 0x50
 8001328:	443b      	add	r3, r7
 800132a:	f813 3c44 	ldrb.w	r3, [r3, #-68]
 800132e:	461a      	mov	r2, r3
 8001330:	f107 0320 	add.w	r3, r7, #32
 8001334:	4618      	mov	r0, r3
 8001336:	f00c ff41 	bl	800e1bc <strncpy>
	            memset(thisline+whitespaces[i-1],fill,21-whitespaces[i-1]);
 800133a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800133c:	3b01      	subs	r3, #1
 800133e:	3350      	adds	r3, #80	; 0x50
 8001340:	443b      	add	r3, r7
 8001342:	f813 3c44 	ldrb.w	r3, [r3, #-68]
 8001346:	461a      	mov	r2, r3
 8001348:	f107 0320 	add.w	r3, r7, #32
 800134c:	1898      	adds	r0, r3, r2
 800134e:	f897 103f 	ldrb.w	r1, [r7, #63]	; 0x3f
 8001352:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001354:	3b01      	subs	r3, #1
 8001356:	3350      	adds	r3, #80	; 0x50
 8001358:	443b      	add	r3, r7
 800135a:	f813 3c44 	ldrb.w	r3, [r3, #-68]
 800135e:	f1c3 0315 	rsb	r3, r3, #21
 8001362:	461a      	mov	r2, r3
 8001364:	f00c fe12 	bl	800df8c <memset>
	            thisline[21]=' ';
 8001368:	2320      	movs	r3, #32
 800136a:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
	            last_ind=last_ind+whitespaces[i-1];
 800136e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001370:	3b01      	subs	r3, #1
 8001372:	3350      	adds	r3, #80	; 0x50
 8001374:	443b      	add	r3, r7
 8001376:	f813 3c44 	ldrb.w	r3, [r3, #-68]
 800137a:	461a      	mov	r2, r3
 800137c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800137e:	4413      	add	r3, r2
 8001380:	64bb      	str	r3, [r7, #72]	; 0x48
 8001382:	e00e      	b.n	80013a2 <OLED_Print+0x174>
	            strncpy(thisline,string+last_ind,21);
 8001384:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001386:	687a      	ldr	r2, [r7, #4]
 8001388:	18d1      	adds	r1, r2, r3
 800138a:	f107 0320 	add.w	r3, r7, #32
 800138e:	2215      	movs	r2, #21
 8001390:	4618      	mov	r0, r3
 8001392:	f00c ff13 	bl	800e1bc <strncpy>
	            thisline[21]=' ';
 8001396:	2320      	movs	r3, #32
 8001398:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
	            last_ind=last_ind+21;
 800139c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800139e:	3315      	adds	r3, #21
 80013a0:	64bb      	str	r3, [r7, #72]	; 0x48
	        i=0;
 80013a2:	2300      	movs	r3, #0
 80013a4:	64fb      	str	r3, [r7, #76]	; 0x4c
	        OLED_Printlin(line, 0x02, thisline,NORMAL);
 80013a6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80013a8:	b2d8      	uxtb	r0, r3
 80013aa:	f107 0220 	add.w	r2, r7, #32
 80013ae:	2300      	movs	r3, #0
 80013b0:	2102      	movs	r1, #2
 80013b2:	f7ff fee9 	bl	8001188 <OLED_Printlin>
	        line++;
 80013b6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80013b8:	3301      	adds	r3, #1
 80013ba:	647b      	str	r3, [r7, #68]	; 0x44
	    while(1){
 80013bc:	e746      	b.n	800124c <OLED_Print+0x1e>
}
 80013be:	3750      	adds	r7, #80	; 0x50
 80013c0:	46bd      	mov	sp, r7
 80013c2:	bd80      	pop	{r7, pc}

080013c4 <OLED_SCREEN>:
 * @param screen: Screen to display
 *
 * @param invert: Option to invert entire screen
 * */

void OLED_SCREEN(Screen* screen,uint8_t invert){
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b084      	sub	sp, #16
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
 80013cc:	460b      	mov	r3, r1
 80013ce:	70fb      	strb	r3, [r7, #3]
	OLED_Clear();
 80013d0:	f7ff fd16 	bl	8000e00 <OLED_Clear>
	OLED_PrintCent(0, screen->data[0], invert);
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	689b      	ldr	r3, [r3, #8]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	78fa      	ldrb	r2, [r7, #3]
 80013dc:	4619      	mov	r1, r3
 80013de:	2000      	movs	r0, #0
 80013e0:	f7ff ff01 	bl	80011e6 <OLED_PrintCent>

	for(int i=0;i<screen->datsize-1;i++){
 80013e4:	2300      	movs	r3, #0
 80013e6:	60fb      	str	r3, [r7, #12]
 80013e8:	e01a      	b.n	8001420 <OLED_SCREEN+0x5c>
		OLED_Printlin(screen->dataloc[i+1][0], screen->dataloc[i+1][1], screen->data[i+1], invert);
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	68da      	ldr	r2, [r3, #12]
 80013ee:	68fb      	ldr	r3, [r7, #12]
 80013f0:	3301      	adds	r3, #1
 80013f2:	005b      	lsls	r3, r3, #1
 80013f4:	4413      	add	r3, r2
 80013f6:	7818      	ldrb	r0, [r3, #0]
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	68da      	ldr	r2, [r3, #12]
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	3301      	adds	r3, #1
 8001400:	005b      	lsls	r3, r3, #1
 8001402:	4413      	add	r3, r2
 8001404:	7859      	ldrb	r1, [r3, #1]
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	689a      	ldr	r2, [r3, #8]
 800140a:	68fb      	ldr	r3, [r7, #12]
 800140c:	3301      	adds	r3, #1
 800140e:	009b      	lsls	r3, r3, #2
 8001410:	4413      	add	r3, r2
 8001412:	681a      	ldr	r2, [r3, #0]
 8001414:	78fb      	ldrb	r3, [r7, #3]
 8001416:	f7ff feb7 	bl	8001188 <OLED_Printlin>
	for(int i=0;i<screen->datsize-1;i++){
 800141a:	68fb      	ldr	r3, [r7, #12]
 800141c:	3301      	adds	r3, #1
 800141e:	60fb      	str	r3, [r7, #12]
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	3b01      	subs	r3, #1
 8001426:	68fa      	ldr	r2, [r7, #12]
 8001428:	429a      	cmp	r2, r3
 800142a:	dbde      	blt.n	80013ea <OLED_SCREEN+0x26>
	}
}
 800142c:	bf00      	nop
 800142e:	bf00      	nop
 8001430:	3710      	adds	r7, #16
 8001432:	46bd      	mov	sp, r7
 8001434:	bd80      	pop	{r7, pc}

08001436 <OLED_SCRNREF>:
 * @param dataindx: Index of screen->data to modify
 *
 * @param data: Data to add to the screen
 * */

void OLED_SCRNREF(Screen* screen,uint8_t dataindx,char* data){
 8001436:	b580      	push	{r7, lr}
 8001438:	b086      	sub	sp, #24
 800143a:	af00      	add	r7, sp, #0
 800143c:	60f8      	str	r0, [r7, #12]
 800143e:	460b      	mov	r3, r1
 8001440:	607a      	str	r2, [r7, #4]
 8001442:	72fb      	strb	r3, [r7, #11]
	int len=strlen(screen->data[dataindx]);
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	689a      	ldr	r2, [r3, #8]
 8001448:	7afb      	ldrb	r3, [r7, #11]
 800144a:	009b      	lsls	r3, r3, #2
 800144c:	4413      	add	r3, r2
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	4618      	mov	r0, r3
 8001452:	f7fe fec5 	bl	80001e0 <strlen>
 8001456:	4603      	mov	r3, r0
 8001458:	617b      	str	r3, [r7, #20]
	int start_col=START_COL+((len)*6);
 800145a:	697a      	ldr	r2, [r7, #20]
 800145c:	4613      	mov	r3, r2
 800145e:	005b      	lsls	r3, r3, #1
 8001460:	4413      	add	r3, r2
 8001462:	005b      	lsls	r3, r3, #1
 8001464:	3302      	adds	r3, #2
 8001466:	613b      	str	r3, [r7, #16]

	OLED_Printlin(screen->dataloc[dataindx][0], start_col, data, NORMAL);
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	68da      	ldr	r2, [r3, #12]
 800146c:	7afb      	ldrb	r3, [r7, #11]
 800146e:	005b      	lsls	r3, r3, #1
 8001470:	4413      	add	r3, r2
 8001472:	7818      	ldrb	r0, [r3, #0]
 8001474:	693b      	ldr	r3, [r7, #16]
 8001476:	b2d9      	uxtb	r1, r3
 8001478:	2300      	movs	r3, #0
 800147a:	687a      	ldr	r2, [r7, #4]
 800147c:	f7ff fe84 	bl	8001188 <OLED_Printlin>
}
 8001480:	bf00      	nop
 8001482:	3718      	adds	r7, #24
 8001484:	46bd      	mov	sp, r7
 8001486:	bd80      	pop	{r7, pc}

08001488 <OLED_SELECT>:
 * @param page: Row to place arrow
 *
 * @param col: Column to place arrow
 * */

void OLED_SELECT(Screen* screen,uint8_t selopt, int restore){
 8001488:	b580      	push	{r7, lr}
 800148a:	b088      	sub	sp, #32
 800148c:	af00      	add	r7, sp, #0
 800148e:	60f8      	str	r0, [r7, #12]
 8001490:	460b      	mov	r3, r1
 8001492:	607a      	str	r2, [r7, #4]
 8001494:	72fb      	strb	r3, [r7, #11]

	char arrow[]="->";
 8001496:	4a40      	ldr	r2, [pc, #256]	; (8001598 <OLED_SELECT+0x110>)
 8001498:	f107 0314 	add.w	r3, r7, #20
 800149c:	6812      	ldr	r2, [r2, #0]
 800149e:	4611      	mov	r1, r2
 80014a0:	8019      	strh	r1, [r3, #0]
 80014a2:	3302      	adds	r3, #2
 80014a4:	0c12      	lsrs	r2, r2, #16
 80014a6:	701a      	strb	r2, [r3, #0]

	uint8_t prevpage,prevcol,thispage,thiscol;
	char* rest;

		if(restore==OLED_RESTORE){
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	2b01      	cmp	r3, #1
 80014ac:	d116      	bne.n	80014dc <OLED_SELECT+0x54>
			if(selopt==0){
 80014ae:	7afb      	ldrb	r3, [r7, #11]
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d10b      	bne.n	80014cc <OLED_SELECT+0x44>
			rest=screen->data[screen->datsize-1]; //Here we may be wrapping around so we must restore the last select option
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	689a      	ldr	r2, [r3, #8]
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80014c0:	3b01      	subs	r3, #1
 80014c2:	009b      	lsls	r3, r3, #2
 80014c4:	4413      	add	r3, r2
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	61bb      	str	r3, [r7, #24]
 80014ca:	e009      	b.n	80014e0 <OLED_SELECT+0x58>
			}
			else{
				rest=screen->data[selopt];
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	689a      	ldr	r2, [r3, #8]
 80014d0:	7afb      	ldrb	r3, [r7, #11]
 80014d2:	009b      	lsls	r3, r3, #2
 80014d4:	4413      	add	r3, r2
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	61bb      	str	r3, [r7, #24]
 80014da:	e001      	b.n	80014e0 <OLED_SELECT+0x58>
			}
		}
		else{
			rest="  ";
 80014dc:	4b2f      	ldr	r3, [pc, #188]	; (800159c <OLED_SELECT+0x114>)
 80014de:	61bb      	str	r3, [r7, #24]
		}

	    if(selopt==0){
 80014e0:	7afb      	ldrb	r3, [r7, #11]
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d124      	bne.n	8001530 <OLED_SELECT+0xa8>
	        prevpage=screen->seldata[screen->selsize-1][0];
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	691a      	ldr	r2, [r3, #16]
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	685b      	ldr	r3, [r3, #4]
 80014ee:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80014f2:	3b01      	subs	r3, #1
 80014f4:	005b      	lsls	r3, r3, #1
 80014f6:	4413      	add	r3, r2
 80014f8:	781b      	ldrb	r3, [r3, #0]
 80014fa:	77fb      	strb	r3, [r7, #31]
	        prevcol=screen->seldata[screen->selsize-1][1];
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	691a      	ldr	r2, [r3, #16]
 8001500:	68fb      	ldr	r3, [r7, #12]
 8001502:	685b      	ldr	r3, [r3, #4]
 8001504:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8001508:	3b01      	subs	r3, #1
 800150a:	005b      	lsls	r3, r3, #1
 800150c:	4413      	add	r3, r2
 800150e:	785b      	ldrb	r3, [r3, #1]
 8001510:	77bb      	strb	r3, [r7, #30]
	        thispage=screen->seldata[selopt][0];
 8001512:	68fb      	ldr	r3, [r7, #12]
 8001514:	691a      	ldr	r2, [r3, #16]
 8001516:	7afb      	ldrb	r3, [r7, #11]
 8001518:	005b      	lsls	r3, r3, #1
 800151a:	4413      	add	r3, r2
 800151c:	781b      	ldrb	r3, [r3, #0]
 800151e:	777b      	strb	r3, [r7, #29]
	        thiscol=screen->seldata[selopt][1];
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	691a      	ldr	r2, [r3, #16]
 8001524:	7afb      	ldrb	r3, [r7, #11]
 8001526:	005b      	lsls	r3, r3, #1
 8001528:	4413      	add	r3, r2
 800152a:	785b      	ldrb	r3, [r3, #1]
 800152c:	773b      	strb	r3, [r7, #28]
 800152e:	e021      	b.n	8001574 <OLED_SELECT+0xec>



	    }
		else{
	        prevpage=screen->seldata[selopt-1][0]; //See OLED.h this will give the page of the previous select option
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	691a      	ldr	r2, [r3, #16]
 8001534:	7afb      	ldrb	r3, [r7, #11]
 8001536:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800153a:	3b01      	subs	r3, #1
 800153c:	005b      	lsls	r3, r3, #1
 800153e:	4413      	add	r3, r2
 8001540:	781b      	ldrb	r3, [r3, #0]
 8001542:	77fb      	strb	r3, [r7, #31]
		    prevcol=screen->seldata[selopt-1][1];
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	691a      	ldr	r2, [r3, #16]
 8001548:	7afb      	ldrb	r3, [r7, #11]
 800154a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800154e:	3b01      	subs	r3, #1
 8001550:	005b      	lsls	r3, r3, #1
 8001552:	4413      	add	r3, r2
 8001554:	785b      	ldrb	r3, [r3, #1]
 8001556:	77bb      	strb	r3, [r7, #30]
		    thispage=screen->seldata[selopt][0];
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	691a      	ldr	r2, [r3, #16]
 800155c:	7afb      	ldrb	r3, [r7, #11]
 800155e:	005b      	lsls	r3, r3, #1
 8001560:	4413      	add	r3, r2
 8001562:	781b      	ldrb	r3, [r3, #0]
 8001564:	777b      	strb	r3, [r7, #29]
	        thiscol=screen->seldata[selopt][1];
 8001566:	68fb      	ldr	r3, [r7, #12]
 8001568:	691a      	ldr	r2, [r3, #16]
 800156a:	7afb      	ldrb	r3, [r7, #11]
 800156c:	005b      	lsls	r3, r3, #1
 800156e:	4413      	add	r3, r2
 8001570:	785b      	ldrb	r3, [r3, #1]
 8001572:	773b      	strb	r3, [r7, #28]

	    }

	    OLED_Printlin(prevpage, prevcol, rest, NORMAL); //This restores the line of the previous (now deselected) select option
 8001574:	7fb9      	ldrb	r1, [r7, #30]
 8001576:	7ff8      	ldrb	r0, [r7, #31]
 8001578:	2300      	movs	r3, #0
 800157a:	69ba      	ldr	r2, [r7, #24]
 800157c:	f7ff fe04 	bl	8001188 <OLED_Printlin>
	    OLED_Printlin(thispage, thiscol, arrow, NORMAL);
 8001580:	f107 0214 	add.w	r2, r7, #20
 8001584:	7f39      	ldrb	r1, [r7, #28]
 8001586:	7f78      	ldrb	r0, [r7, #29]
 8001588:	2300      	movs	r3, #0
 800158a:	f7ff fdfd 	bl	8001188 <OLED_Printlin>

}
 800158e:	bf00      	nop
 8001590:	3720      	adds	r7, #32
 8001592:	46bd      	mov	sp, r7
 8001594:	bd80      	pop	{r7, pc}
 8001596:	bf00      	nop
 8001598:	0800eaac 	.word	0x0800eaac
 800159c:	0800eaa8 	.word	0x0800eaa8

080015a0 <BUZZ>:
	CDC_Transmit_FS(rec, 3);
	HAL_Delay(1);
	CDC_Transmit_FS(&lev, 1);
}

void BUZZ(void){
 80015a0:	b580      	push	{r7, lr}
 80015a2:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 80015a4:	2108      	movs	r1, #8
 80015a6:	4806      	ldr	r0, [pc, #24]	; (80015c0 <BUZZ+0x20>)
 80015a8:	f004 fd24 	bl	8005ff4 <HAL_TIM_PWM_Start>
	HAL_Delay(1000);
 80015ac:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80015b0:	f000 ff56 	bl	8002460 <HAL_Delay>
	HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_3);
 80015b4:	2108      	movs	r1, #8
 80015b6:	4802      	ldr	r0, [pc, #8]	; (80015c0 <BUZZ+0x20>)
 80015b8:	f004 fdcc 	bl	8006154 <HAL_TIM_PWM_Stop>
}
 80015bc:	bf00      	nop
 80015be:	bd80      	pop	{r7, pc}
 80015c0:	20000760 	.word	0x20000760

080015c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80015c8:	f000 ff08 	bl	80023dc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80015cc:	f000 f864 	bl	8001698 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80015d0:	f000 fa2c 	bl	8001a2c <MX_GPIO_Init>
  MX_I2C1_Init();
 80015d4:	f000 f8ca 	bl	800176c <MX_I2C1_Init>
  MX_SPI1_Init();
 80015d8:	f000 f8f6 	bl	80017c8 <MX_SPI1_Init>
  MX_SPI2_Init();
 80015dc:	f000 f92c 	bl	8001838 <MX_SPI2_Init>
  MX_TIM2_Init();
 80015e0:	f000 f960 	bl	80018a4 <MX_TIM2_Init>
  MX_TIM3_Init();
 80015e4:	f000 f9d4 	bl	8001990 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80015e8:	f009 f87a 	bl	800a6e0 <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of UidtoFound */
  UidtoFoundHandle = osMessageQueueNew (1, sizeof(uint8_t*), &UidtoFound_attributes);
 80015ec:	4a19      	ldr	r2, [pc, #100]	; (8001654 <main+0x90>)
 80015ee:	2104      	movs	r1, #4
 80015f0:	2001      	movs	r0, #1
 80015f2:	f009 f96d 	bl	800a8d0 <osMessageQueueNew>
 80015f6:	4603      	mov	r3, r0
 80015f8:	4a17      	ldr	r2, [pc, #92]	; (8001658 <main+0x94>)
 80015fa:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of PERIPHINIT */
  PERIPHINITHandle = osThreadNew(Start_Init, NULL, &PERIPHINIT_attributes);
 80015fc:	4a17      	ldr	r2, [pc, #92]	; (800165c <main+0x98>)
 80015fe:	2100      	movs	r1, #0
 8001600:	4817      	ldr	r0, [pc, #92]	; (8001660 <main+0x9c>)
 8001602:	f009 f8b7 	bl	800a774 <osThreadNew>
 8001606:	4603      	mov	r3, r0
 8001608:	4a16      	ldr	r2, [pc, #88]	; (8001664 <main+0xa0>)
 800160a:	6013      	str	r3, [r2, #0]

  /* creation of ReadCard */
  ReadCardHandle = osThreadNew(StartReadCard, NULL, &ReadCard_attributes);
 800160c:	4a16      	ldr	r2, [pc, #88]	; (8001668 <main+0xa4>)
 800160e:	2100      	movs	r1, #0
 8001610:	4816      	ldr	r0, [pc, #88]	; (800166c <main+0xa8>)
 8001612:	f009 f8af 	bl	800a774 <osThreadNew>
 8001616:	4603      	mov	r3, r0
 8001618:	4a15      	ldr	r2, [pc, #84]	; (8001670 <main+0xac>)
 800161a:	6013      	str	r3, [r2, #0]

  /* creation of WriteCard */
  WriteCardHandle = osThreadNew(StartWriteCard, NULL, &WriteCard_attributes);
 800161c:	4a15      	ldr	r2, [pc, #84]	; (8001674 <main+0xb0>)
 800161e:	2100      	movs	r1, #0
 8001620:	4815      	ldr	r0, [pc, #84]	; (8001678 <main+0xb4>)
 8001622:	f009 f8a7 	bl	800a774 <osThreadNew>
 8001626:	4603      	mov	r3, r0
 8001628:	4a14      	ldr	r2, [pc, #80]	; (800167c <main+0xb8>)
 800162a:	6013      	str	r3, [r2, #0]

  /* creation of Home */
  HomeHandle = osThreadNew(StartHome, NULL, &Home_attributes);
 800162c:	4a14      	ldr	r2, [pc, #80]	; (8001680 <main+0xbc>)
 800162e:	2100      	movs	r1, #0
 8001630:	4814      	ldr	r0, [pc, #80]	; (8001684 <main+0xc0>)
 8001632:	f009 f89f 	bl	800a774 <osThreadNew>
 8001636:	4603      	mov	r3, r0
 8001638:	4a13      	ldr	r2, [pc, #76]	; (8001688 <main+0xc4>)
 800163a:	6013      	str	r3, [r2, #0]

  /* creation of CardFound */
  CardFoundHandle = osThreadNew(CardFoundStart, NULL, &CardFound_attributes);
 800163c:	4a13      	ldr	r2, [pc, #76]	; (800168c <main+0xc8>)
 800163e:	2100      	movs	r1, #0
 8001640:	4813      	ldr	r0, [pc, #76]	; (8001690 <main+0xcc>)
 8001642:	f009 f897 	bl	800a774 <osThreadNew>
 8001646:	4603      	mov	r3, r0
 8001648:	4a12      	ldr	r2, [pc, #72]	; (8001694 <main+0xd0>)
 800164a:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800164c:	f009 f86c 	bl	800a728 <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001650:	e7fe      	b.n	8001650 <main+0x8c>
 8001652:	bf00      	nop
 8001654:	0800ef18 	.word	0x0800ef18
 8001658:	20000804 	.word	0x20000804
 800165c:	0800ee64 	.word	0x0800ee64
 8001660:	08001b15 	.word	0x08001b15
 8001664:	200007f0 	.word	0x200007f0
 8001668:	0800ee88 	.word	0x0800ee88
 800166c:	08001b9d 	.word	0x08001b9d
 8001670:	200007f4 	.word	0x200007f4
 8001674:	0800eeac 	.word	0x0800eeac
 8001678:	08001c71 	.word	0x08001c71
 800167c:	200007f8 	.word	0x200007f8
 8001680:	0800eed0 	.word	0x0800eed0
 8001684:	08001c81 	.word	0x08001c81
 8001688:	200007fc 	.word	0x200007fc
 800168c:	0800eef4 	.word	0x0800eef4
 8001690:	08001d79 	.word	0x08001d79
 8001694:	20000800 	.word	0x20000800

08001698 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b094      	sub	sp, #80	; 0x50
 800169c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800169e:	f107 0320 	add.w	r3, r7, #32
 80016a2:	2230      	movs	r2, #48	; 0x30
 80016a4:	2100      	movs	r1, #0
 80016a6:	4618      	mov	r0, r3
 80016a8:	f00c fc70 	bl	800df8c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80016ac:	f107 030c 	add.w	r3, r7, #12
 80016b0:	2200      	movs	r2, #0
 80016b2:	601a      	str	r2, [r3, #0]
 80016b4:	605a      	str	r2, [r3, #4]
 80016b6:	609a      	str	r2, [r3, #8]
 80016b8:	60da      	str	r2, [r3, #12]
 80016ba:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80016bc:	2300      	movs	r3, #0
 80016be:	60bb      	str	r3, [r7, #8]
 80016c0:	4b28      	ldr	r3, [pc, #160]	; (8001764 <SystemClock_Config+0xcc>)
 80016c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016c4:	4a27      	ldr	r2, [pc, #156]	; (8001764 <SystemClock_Config+0xcc>)
 80016c6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016ca:	6413      	str	r3, [r2, #64]	; 0x40
 80016cc:	4b25      	ldr	r3, [pc, #148]	; (8001764 <SystemClock_Config+0xcc>)
 80016ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016d4:	60bb      	str	r3, [r7, #8]
 80016d6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80016d8:	2300      	movs	r3, #0
 80016da:	607b      	str	r3, [r7, #4]
 80016dc:	4b22      	ldr	r3, [pc, #136]	; (8001768 <SystemClock_Config+0xd0>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80016e4:	4a20      	ldr	r2, [pc, #128]	; (8001768 <SystemClock_Config+0xd0>)
 80016e6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80016ea:	6013      	str	r3, [r2, #0]
 80016ec:	4b1e      	ldr	r3, [pc, #120]	; (8001768 <SystemClock_Config+0xd0>)
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80016f4:	607b      	str	r3, [r7, #4]
 80016f6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80016f8:	2301      	movs	r3, #1
 80016fa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80016fc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001700:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001702:	2302      	movs	r3, #2
 8001704:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001706:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800170a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800170c:	2308      	movs	r3, #8
 800170e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001710:	23a8      	movs	r3, #168	; 0xa8
 8001712:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001714:	2304      	movs	r3, #4
 8001716:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001718:	2307      	movs	r3, #7
 800171a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800171c:	f107 0320 	add.w	r3, r7, #32
 8001720:	4618      	mov	r0, r3
 8001722:	f003 fb95 	bl	8004e50 <HAL_RCC_OscConfig>
 8001726:	4603      	mov	r3, r0
 8001728:	2b00      	cmp	r3, #0
 800172a:	d001      	beq.n	8001730 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800172c:	f000 fbd8 	bl	8001ee0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001730:	230f      	movs	r3, #15
 8001732:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001734:	2302      	movs	r3, #2
 8001736:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001738:	2300      	movs	r3, #0
 800173a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800173c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001740:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001742:	2300      	movs	r3, #0
 8001744:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001746:	f107 030c 	add.w	r3, r7, #12
 800174a:	2102      	movs	r1, #2
 800174c:	4618      	mov	r0, r3
 800174e:	f003 fdf7 	bl	8005340 <HAL_RCC_ClockConfig>
 8001752:	4603      	mov	r3, r0
 8001754:	2b00      	cmp	r3, #0
 8001756:	d001      	beq.n	800175c <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001758:	f000 fbc2 	bl	8001ee0 <Error_Handler>
  }
}
 800175c:	bf00      	nop
 800175e:	3750      	adds	r7, #80	; 0x50
 8001760:	46bd      	mov	sp, r7
 8001762:	bd80      	pop	{r7, pc}
 8001764:	40023800 	.word	0x40023800
 8001768:	40007000 	.word	0x40007000

0800176c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001770:	4b12      	ldr	r3, [pc, #72]	; (80017bc <MX_I2C1_Init+0x50>)
 8001772:	4a13      	ldr	r2, [pc, #76]	; (80017c0 <MX_I2C1_Init+0x54>)
 8001774:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001776:	4b11      	ldr	r3, [pc, #68]	; (80017bc <MX_I2C1_Init+0x50>)
 8001778:	4a12      	ldr	r2, [pc, #72]	; (80017c4 <MX_I2C1_Init+0x58>)
 800177a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800177c:	4b0f      	ldr	r3, [pc, #60]	; (80017bc <MX_I2C1_Init+0x50>)
 800177e:	2200      	movs	r2, #0
 8001780:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001782:	4b0e      	ldr	r3, [pc, #56]	; (80017bc <MX_I2C1_Init+0x50>)
 8001784:	2200      	movs	r2, #0
 8001786:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001788:	4b0c      	ldr	r3, [pc, #48]	; (80017bc <MX_I2C1_Init+0x50>)
 800178a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800178e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001790:	4b0a      	ldr	r3, [pc, #40]	; (80017bc <MX_I2C1_Init+0x50>)
 8001792:	2200      	movs	r2, #0
 8001794:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001796:	4b09      	ldr	r3, [pc, #36]	; (80017bc <MX_I2C1_Init+0x50>)
 8001798:	2200      	movs	r2, #0
 800179a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800179c:	4b07      	ldr	r3, [pc, #28]	; (80017bc <MX_I2C1_Init+0x50>)
 800179e:	2200      	movs	r2, #0
 80017a0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80017a2:	4b06      	ldr	r3, [pc, #24]	; (80017bc <MX_I2C1_Init+0x50>)
 80017a4:	2200      	movs	r2, #0
 80017a6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80017a8:	4804      	ldr	r0, [pc, #16]	; (80017bc <MX_I2C1_Init+0x50>)
 80017aa:	f001 f915 	bl	80029d8 <HAL_I2C_Init>
 80017ae:	4603      	mov	r3, r0
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d001      	beq.n	80017b8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80017b4:	f000 fb94 	bl	8001ee0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80017b8:	bf00      	nop
 80017ba:	bd80      	pop	{r7, pc}
 80017bc:	2000065c 	.word	0x2000065c
 80017c0:	40005400 	.word	0x40005400
 80017c4:	000186a0 	.word	0x000186a0

080017c8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80017cc:	4b18      	ldr	r3, [pc, #96]	; (8001830 <MX_SPI1_Init+0x68>)
 80017ce:	4a19      	ldr	r2, [pc, #100]	; (8001834 <MX_SPI1_Init+0x6c>)
 80017d0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80017d2:	4b17      	ldr	r3, [pc, #92]	; (8001830 <MX_SPI1_Init+0x68>)
 80017d4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80017d8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 80017da:	4b15      	ldr	r3, [pc, #84]	; (8001830 <MX_SPI1_Init+0x68>)
 80017dc:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80017e0:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80017e2:	4b13      	ldr	r3, [pc, #76]	; (8001830 <MX_SPI1_Init+0x68>)
 80017e4:	2200      	movs	r2, #0
 80017e6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80017e8:	4b11      	ldr	r3, [pc, #68]	; (8001830 <MX_SPI1_Init+0x68>)
 80017ea:	2200      	movs	r2, #0
 80017ec:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80017ee:	4b10      	ldr	r3, [pc, #64]	; (8001830 <MX_SPI1_Init+0x68>)
 80017f0:	2200      	movs	r2, #0
 80017f2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80017f4:	4b0e      	ldr	r3, [pc, #56]	; (8001830 <MX_SPI1_Init+0x68>)
 80017f6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80017fa:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80017fc:	4b0c      	ldr	r3, [pc, #48]	; (8001830 <MX_SPI1_Init+0x68>)
 80017fe:	2218      	movs	r2, #24
 8001800:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001802:	4b0b      	ldr	r3, [pc, #44]	; (8001830 <MX_SPI1_Init+0x68>)
 8001804:	2200      	movs	r2, #0
 8001806:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001808:	4b09      	ldr	r3, [pc, #36]	; (8001830 <MX_SPI1_Init+0x68>)
 800180a:	2200      	movs	r2, #0
 800180c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800180e:	4b08      	ldr	r3, [pc, #32]	; (8001830 <MX_SPI1_Init+0x68>)
 8001810:	2200      	movs	r2, #0
 8001812:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001814:	4b06      	ldr	r3, [pc, #24]	; (8001830 <MX_SPI1_Init+0x68>)
 8001816:	220a      	movs	r2, #10
 8001818:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800181a:	4805      	ldr	r0, [pc, #20]	; (8001830 <MX_SPI1_Init+0x68>)
 800181c:	f003 ffcc 	bl	80057b8 <HAL_SPI_Init>
 8001820:	4603      	mov	r3, r0
 8001822:	2b00      	cmp	r3, #0
 8001824:	d001      	beq.n	800182a <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 8001826:	f000 fb5b 	bl	8001ee0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800182a:	bf00      	nop
 800182c:	bd80      	pop	{r7, pc}
 800182e:	bf00      	nop
 8001830:	200006b0 	.word	0x200006b0
 8001834:	40013000 	.word	0x40013000

08001838 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800183c:	4b17      	ldr	r3, [pc, #92]	; (800189c <MX_SPI2_Init+0x64>)
 800183e:	4a18      	ldr	r2, [pc, #96]	; (80018a0 <MX_SPI2_Init+0x68>)
 8001840:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001842:	4b16      	ldr	r3, [pc, #88]	; (800189c <MX_SPI2_Init+0x64>)
 8001844:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001848:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800184a:	4b14      	ldr	r3, [pc, #80]	; (800189c <MX_SPI2_Init+0x64>)
 800184c:	2200      	movs	r2, #0
 800184e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001850:	4b12      	ldr	r3, [pc, #72]	; (800189c <MX_SPI2_Init+0x64>)
 8001852:	2200      	movs	r2, #0
 8001854:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001856:	4b11      	ldr	r3, [pc, #68]	; (800189c <MX_SPI2_Init+0x64>)
 8001858:	2200      	movs	r2, #0
 800185a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800185c:	4b0f      	ldr	r3, [pc, #60]	; (800189c <MX_SPI2_Init+0x64>)
 800185e:	2200      	movs	r2, #0
 8001860:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001862:	4b0e      	ldr	r3, [pc, #56]	; (800189c <MX_SPI2_Init+0x64>)
 8001864:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001868:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800186a:	4b0c      	ldr	r3, [pc, #48]	; (800189c <MX_SPI2_Init+0x64>)
 800186c:	2200      	movs	r2, #0
 800186e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001870:	4b0a      	ldr	r3, [pc, #40]	; (800189c <MX_SPI2_Init+0x64>)
 8001872:	2200      	movs	r2, #0
 8001874:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001876:	4b09      	ldr	r3, [pc, #36]	; (800189c <MX_SPI2_Init+0x64>)
 8001878:	2200      	movs	r2, #0
 800187a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800187c:	4b07      	ldr	r3, [pc, #28]	; (800189c <MX_SPI2_Init+0x64>)
 800187e:	2200      	movs	r2, #0
 8001880:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001882:	4b06      	ldr	r3, [pc, #24]	; (800189c <MX_SPI2_Init+0x64>)
 8001884:	220a      	movs	r2, #10
 8001886:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001888:	4804      	ldr	r0, [pc, #16]	; (800189c <MX_SPI2_Init+0x64>)
 800188a:	f003 ff95 	bl	80057b8 <HAL_SPI_Init>
 800188e:	4603      	mov	r3, r0
 8001890:	2b00      	cmp	r3, #0
 8001892:	d001      	beq.n	8001898 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001894:	f000 fb24 	bl	8001ee0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001898:	bf00      	nop
 800189a:	bd80      	pop	{r7, pc}
 800189c:	20000708 	.word	0x20000708
 80018a0:	40003800 	.word	0x40003800

080018a4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b08e      	sub	sp, #56	; 0x38
 80018a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80018aa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80018ae:	2200      	movs	r2, #0
 80018b0:	601a      	str	r2, [r3, #0]
 80018b2:	605a      	str	r2, [r3, #4]
 80018b4:	609a      	str	r2, [r3, #8]
 80018b6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018b8:	f107 0320 	add.w	r3, r7, #32
 80018bc:	2200      	movs	r2, #0
 80018be:	601a      	str	r2, [r3, #0]
 80018c0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80018c2:	1d3b      	adds	r3, r7, #4
 80018c4:	2200      	movs	r2, #0
 80018c6:	601a      	str	r2, [r3, #0]
 80018c8:	605a      	str	r2, [r3, #4]
 80018ca:	609a      	str	r2, [r3, #8]
 80018cc:	60da      	str	r2, [r3, #12]
 80018ce:	611a      	str	r2, [r3, #16]
 80018d0:	615a      	str	r2, [r3, #20]
 80018d2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80018d4:	4b2d      	ldr	r3, [pc, #180]	; (800198c <MX_TIM2_Init+0xe8>)
 80018d6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80018da:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 420-1;
 80018dc:	4b2b      	ldr	r3, [pc, #172]	; (800198c <MX_TIM2_Init+0xe8>)
 80018de:	f240 12a3 	movw	r2, #419	; 0x1a3
 80018e2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018e4:	4b29      	ldr	r3, [pc, #164]	; (800198c <MX_TIM2_Init+0xe8>)
 80018e6:	2200      	movs	r2, #0
 80018e8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 50-1;
 80018ea:	4b28      	ldr	r3, [pc, #160]	; (800198c <MX_TIM2_Init+0xe8>)
 80018ec:	2231      	movs	r2, #49	; 0x31
 80018ee:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018f0:	4b26      	ldr	r3, [pc, #152]	; (800198c <MX_TIM2_Init+0xe8>)
 80018f2:	2200      	movs	r2, #0
 80018f4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018f6:	4b25      	ldr	r3, [pc, #148]	; (800198c <MX_TIM2_Init+0xe8>)
 80018f8:	2200      	movs	r2, #0
 80018fa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80018fc:	4823      	ldr	r0, [pc, #140]	; (800198c <MX_TIM2_Init+0xe8>)
 80018fe:	f004 f9eb 	bl	8005cd8 <HAL_TIM_Base_Init>
 8001902:	4603      	mov	r3, r0
 8001904:	2b00      	cmp	r3, #0
 8001906:	d001      	beq.n	800190c <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001908:	f000 faea 	bl	8001ee0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800190c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001910:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001912:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001916:	4619      	mov	r1, r3
 8001918:	481c      	ldr	r0, [pc, #112]	; (800198c <MX_TIM2_Init+0xe8>)
 800191a:	f004 fe49 	bl	80065b0 <HAL_TIM_ConfigClockSource>
 800191e:	4603      	mov	r3, r0
 8001920:	2b00      	cmp	r3, #0
 8001922:	d001      	beq.n	8001928 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001924:	f000 fadc 	bl	8001ee0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001928:	4818      	ldr	r0, [pc, #96]	; (800198c <MX_TIM2_Init+0xe8>)
 800192a:	f004 fb09 	bl	8005f40 <HAL_TIM_PWM_Init>
 800192e:	4603      	mov	r3, r0
 8001930:	2b00      	cmp	r3, #0
 8001932:	d001      	beq.n	8001938 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001934:	f000 fad4 	bl	8001ee0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001938:	2300      	movs	r3, #0
 800193a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800193c:	2300      	movs	r3, #0
 800193e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001940:	f107 0320 	add.w	r3, r7, #32
 8001944:	4619      	mov	r1, r3
 8001946:	4811      	ldr	r0, [pc, #68]	; (800198c <MX_TIM2_Init+0xe8>)
 8001948:	f005 f9ee 	bl	8006d28 <HAL_TIMEx_MasterConfigSynchronization>
 800194c:	4603      	mov	r3, r0
 800194e:	2b00      	cmp	r3, #0
 8001950:	d001      	beq.n	8001956 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001952:	f000 fac5 	bl	8001ee0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001956:	2360      	movs	r3, #96	; 0x60
 8001958:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 25-1;
 800195a:	2318      	movs	r3, #24
 800195c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800195e:	2300      	movs	r3, #0
 8001960:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001962:	2300      	movs	r3, #0
 8001964:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001966:	1d3b      	adds	r3, r7, #4
 8001968:	2208      	movs	r2, #8
 800196a:	4619      	mov	r1, r3
 800196c:	4807      	ldr	r0, [pc, #28]	; (800198c <MX_TIM2_Init+0xe8>)
 800196e:	f004 fd5d 	bl	800642c <HAL_TIM_PWM_ConfigChannel>
 8001972:	4603      	mov	r3, r0
 8001974:	2b00      	cmp	r3, #0
 8001976:	d001      	beq.n	800197c <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001978:	f000 fab2 	bl	8001ee0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800197c:	4803      	ldr	r0, [pc, #12]	; (800198c <MX_TIM2_Init+0xe8>)
 800197e:	f000 fbdd 	bl	800213c <HAL_TIM_MspPostInit>

}
 8001982:	bf00      	nop
 8001984:	3738      	adds	r7, #56	; 0x38
 8001986:	46bd      	mov	sp, r7
 8001988:	bd80      	pop	{r7, pc}
 800198a:	bf00      	nop
 800198c:	20000760 	.word	0x20000760

08001990 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b086      	sub	sp, #24
 8001994:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001996:	f107 0308 	add.w	r3, r7, #8
 800199a:	2200      	movs	r2, #0
 800199c:	601a      	str	r2, [r3, #0]
 800199e:	605a      	str	r2, [r3, #4]
 80019a0:	609a      	str	r2, [r3, #8]
 80019a2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019a4:	463b      	mov	r3, r7
 80019a6:	2200      	movs	r2, #0
 80019a8:	601a      	str	r2, [r3, #0]
 80019aa:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80019ac:	4b1d      	ldr	r3, [pc, #116]	; (8001a24 <MX_TIM3_Init+0x94>)
 80019ae:	4a1e      	ldr	r2, [pc, #120]	; (8001a28 <MX_TIM3_Init+0x98>)
 80019b0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 42000-1;
 80019b2:	4b1c      	ldr	r3, [pc, #112]	; (8001a24 <MX_TIM3_Init+0x94>)
 80019b4:	f24a 420f 	movw	r2, #41999	; 0xa40f
 80019b8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019ba:	4b1a      	ldr	r3, [pc, #104]	; (8001a24 <MX_TIM3_Init+0x94>)
 80019bc:	2200      	movs	r2, #0
 80019be:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 80019c0:	4b18      	ldr	r3, [pc, #96]	; (8001a24 <MX_TIM3_Init+0x94>)
 80019c2:	f240 32e7 	movw	r2, #999	; 0x3e7
 80019c6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019c8:	4b16      	ldr	r3, [pc, #88]	; (8001a24 <MX_TIM3_Init+0x94>)
 80019ca:	2200      	movs	r2, #0
 80019cc:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019ce:	4b15      	ldr	r3, [pc, #84]	; (8001a24 <MX_TIM3_Init+0x94>)
 80019d0:	2200      	movs	r2, #0
 80019d2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80019d4:	4813      	ldr	r0, [pc, #76]	; (8001a24 <MX_TIM3_Init+0x94>)
 80019d6:	f004 f97f 	bl	8005cd8 <HAL_TIM_Base_Init>
 80019da:	4603      	mov	r3, r0
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d001      	beq.n	80019e4 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 80019e0:	f000 fa7e 	bl	8001ee0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80019e4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80019e8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80019ea:	f107 0308 	add.w	r3, r7, #8
 80019ee:	4619      	mov	r1, r3
 80019f0:	480c      	ldr	r0, [pc, #48]	; (8001a24 <MX_TIM3_Init+0x94>)
 80019f2:	f004 fddd 	bl	80065b0 <HAL_TIM_ConfigClockSource>
 80019f6:	4603      	mov	r3, r0
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d001      	beq.n	8001a00 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 80019fc:	f000 fa70 	bl	8001ee0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a00:	2300      	movs	r3, #0
 8001a02:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a04:	2300      	movs	r3, #0
 8001a06:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001a08:	463b      	mov	r3, r7
 8001a0a:	4619      	mov	r1, r3
 8001a0c:	4805      	ldr	r0, [pc, #20]	; (8001a24 <MX_TIM3_Init+0x94>)
 8001a0e:	f005 f98b 	bl	8006d28 <HAL_TIMEx_MasterConfigSynchronization>
 8001a12:	4603      	mov	r3, r0
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d001      	beq.n	8001a1c <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001a18:	f000 fa62 	bl	8001ee0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001a1c:	bf00      	nop
 8001a1e:	3718      	adds	r7, #24
 8001a20:	46bd      	mov	sp, r7
 8001a22:	bd80      	pop	{r7, pc}
 8001a24:	200007a8 	.word	0x200007a8
 8001a28:	40000400 	.word	0x40000400

08001a2c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b088      	sub	sp, #32
 8001a30:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a32:	f107 030c 	add.w	r3, r7, #12
 8001a36:	2200      	movs	r2, #0
 8001a38:	601a      	str	r2, [r3, #0]
 8001a3a:	605a      	str	r2, [r3, #4]
 8001a3c:	609a      	str	r2, [r3, #8]
 8001a3e:	60da      	str	r2, [r3, #12]
 8001a40:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001a42:	2300      	movs	r3, #0
 8001a44:	60bb      	str	r3, [r7, #8]
 8001a46:	4b30      	ldr	r3, [pc, #192]	; (8001b08 <MX_GPIO_Init+0xdc>)
 8001a48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a4a:	4a2f      	ldr	r2, [pc, #188]	; (8001b08 <MX_GPIO_Init+0xdc>)
 8001a4c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001a50:	6313      	str	r3, [r2, #48]	; 0x30
 8001a52:	4b2d      	ldr	r3, [pc, #180]	; (8001b08 <MX_GPIO_Init+0xdc>)
 8001a54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a5a:	60bb      	str	r3, [r7, #8]
 8001a5c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a5e:	2300      	movs	r3, #0
 8001a60:	607b      	str	r3, [r7, #4]
 8001a62:	4b29      	ldr	r3, [pc, #164]	; (8001b08 <MX_GPIO_Init+0xdc>)
 8001a64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a66:	4a28      	ldr	r2, [pc, #160]	; (8001b08 <MX_GPIO_Init+0xdc>)
 8001a68:	f043 0301 	orr.w	r3, r3, #1
 8001a6c:	6313      	str	r3, [r2, #48]	; 0x30
 8001a6e:	4b26      	ldr	r3, [pc, #152]	; (8001b08 <MX_GPIO_Init+0xdc>)
 8001a70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a72:	f003 0301 	and.w	r3, r3, #1
 8001a76:	607b      	str	r3, [r7, #4]
 8001a78:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	603b      	str	r3, [r7, #0]
 8001a7e:	4b22      	ldr	r3, [pc, #136]	; (8001b08 <MX_GPIO_Init+0xdc>)
 8001a80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a82:	4a21      	ldr	r2, [pc, #132]	; (8001b08 <MX_GPIO_Init+0xdc>)
 8001a84:	f043 0302 	orr.w	r3, r3, #2
 8001a88:	6313      	str	r3, [r2, #48]	; 0x30
 8001a8a:	4b1f      	ldr	r3, [pc, #124]	; (8001b08 <MX_GPIO_Init+0xdc>)
 8001a8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a8e:	f003 0302 	and.w	r3, r3, #2
 8001a92:	603b      	str	r3, [r7, #0]
 8001a94:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, OLED_RST_Pin|CS_OLED_Pin|CS_MEM_Pin, GPIO_PIN_RESET);
 8001a96:	2200      	movs	r2, #0
 8001a98:	f44f 718c 	mov.w	r1, #280	; 0x118
 8001a9c:	481b      	ldr	r0, [pc, #108]	; (8001b0c <MX_GPIO_Init+0xe0>)
 8001a9e:	f000 ff81 	bl	80029a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|MFRC_NRST_Pin, GPIO_PIN_RESET);
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	2122      	movs	r1, #34	; 0x22
 8001aa6:	481a      	ldr	r0, [pc, #104]	; (8001b10 <MX_GPIO_Init+0xe4>)
 8001aa8:	f000 ff7c 	bl	80029a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BUTTON_Pin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 8001aac:	2302      	movs	r3, #2
 8001aae:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 8001ab8:	f107 030c 	add.w	r3, r7, #12
 8001abc:	4619      	mov	r1, r3
 8001abe:	4813      	ldr	r0, [pc, #76]	; (8001b0c <MX_GPIO_Init+0xe0>)
 8001ac0:	f000 fdd4 	bl	800266c <HAL_GPIO_Init>

  /*Configure GPIO pins : OLED_RST_Pin CS_OLED_Pin CS_MEM_Pin */
  GPIO_InitStruct.Pin = OLED_RST_Pin|CS_OLED_Pin|CS_MEM_Pin;
 8001ac4:	f44f 738c 	mov.w	r3, #280	; 0x118
 8001ac8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001aca:	2301      	movs	r3, #1
 8001acc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ad6:	f107 030c 	add.w	r3, r7, #12
 8001ada:	4619      	mov	r1, r3
 8001adc:	480b      	ldr	r0, [pc, #44]	; (8001b0c <MX_GPIO_Init+0xe0>)
 8001ade:	f000 fdc5 	bl	800266c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 MFRC_NRST_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_1|MFRC_NRST_Pin;
 8001ae2:	2322      	movs	r3, #34	; 0x22
 8001ae4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ae6:	2301      	movs	r3, #1
 8001ae8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aea:	2300      	movs	r3, #0
 8001aec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aee:	2300      	movs	r3, #0
 8001af0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001af2:	f107 030c 	add.w	r3, r7, #12
 8001af6:	4619      	mov	r1, r3
 8001af8:	4805      	ldr	r0, [pc, #20]	; (8001b10 <MX_GPIO_Init+0xe4>)
 8001afa:	f000 fdb7 	bl	800266c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001afe:	bf00      	nop
 8001b00:	3720      	adds	r7, #32
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bd80      	pop	{r7, pc}
 8001b06:	bf00      	nop
 8001b08:	40023800 	.word	0x40023800
 8001b0c:	40020000 	.word	0x40020000
 8001b10:	40020400 	.word	0x40020400

08001b14 <Start_Init>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_Start_Init */
void Start_Init(void *argument)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b082      	sub	sp, #8
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 8001b1c:	f00b fce6 	bl	800d4ec <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	vTaskSuspend(ReadCardHandle);
 8001b20:	4b18      	ldr	r3, [pc, #96]	; (8001b84 <Start_Init+0x70>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	4618      	mov	r0, r3
 8001b26:	f009 ff2b 	bl	800b980 <vTaskSuspend>
    vTaskSuspend(WriteCardHandle);
 8001b2a:	4b17      	ldr	r3, [pc, #92]	; (8001b88 <Start_Init+0x74>)
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	4618      	mov	r0, r3
 8001b30:	f009 ff26 	bl	800b980 <vTaskSuspend>
    vTaskSuspend(HomeHandle);
 8001b34:	4b15      	ldr	r3, [pc, #84]	; (8001b8c <Start_Init+0x78>)
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	4618      	mov	r0, r3
 8001b3a:	f009 ff21 	bl	800b980 <vTaskSuspend>
    vTaskSuspend(CardFoundHandle);
 8001b3e:	4b14      	ldr	r3, [pc, #80]	; (8001b90 <Start_Init+0x7c>)
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	4618      	mov	r0, r3
 8001b44:	f009 ff1c 	bl	800b980 <vTaskSuspend>
    MFRC_INIT();
 8001b48:	f7fe fe46 	bl	80007d8 <MFRC_INIT>
    MFRC_ANTOFF();
 8001b4c:	f7fe fdfc 	bl	8000748 <MFRC_ANTOFF>
    OLED_INIT();
 8001b50:	f7ff fa30 	bl	8000fb4 <OLED_INIT>
    OLED_Print(TC);
 8001b54:	480f      	ldr	r0, [pc, #60]	; (8001b94 <Start_Init+0x80>)
 8001b56:	f7ff fb6a 	bl	800122e <OLED_Print>
    while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1)!=0);
 8001b5a:	bf00      	nop
 8001b5c:	2102      	movs	r1, #2
 8001b5e:	480e      	ldr	r0, [pc, #56]	; (8001b98 <Start_Init+0x84>)
 8001b60:	f000 ff08 	bl	8002974 <HAL_GPIO_ReadPin>
 8001b64:	4603      	mov	r3, r0
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d1f8      	bne.n	8001b5c <Start_Init+0x48>
    vTaskResume(HomeHandle);
 8001b6a:	4b08      	ldr	r3, [pc, #32]	; (8001b8c <Start_Init+0x78>)
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	4618      	mov	r0, r3
 8001b70:	f009 ffae 	bl	800bad0 <vTaskResume>
    osDelay(100);
 8001b74:	2064      	movs	r0, #100	; 0x64
 8001b76:	f008 fe90 	bl	800a89a <osDelay>
    vTaskSuspend(NULL);
 8001b7a:	2000      	movs	r0, #0
 8001b7c:	f009 ff00 	bl	800b980 <vTaskSuspend>
	vTaskSuspend(ReadCardHandle);
 8001b80:	e7ce      	b.n	8001b20 <Start_Init+0xc>
 8001b82:	bf00      	nop
 8001b84:	200007f4 	.word	0x200007f4
 8001b88:	200007f8 	.word	0x200007f8
 8001b8c:	200007fc 	.word	0x200007fc
 8001b90:	20000800 	.word	0x20000800
 8001b94:	2000043c 	.word	0x2000043c
 8001b98:	40020000 	.word	0x40020000

08001b9c <StartReadCard>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartReadCard */
void StartReadCard(void *argument)
{
 8001b9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b9e:	b097      	sub	sp, #92	; 0x5c
 8001ba0:	af06      	add	r7, sp, #24
 8001ba2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartReadCard */
	Screen read;
	SCREEN_INIT(&read, 3, 1, READ_SCREEN, READ_DATLOC, READ_SEL);
 8001ba4:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8001ba8:	4b2b      	ldr	r3, [pc, #172]	; (8001c58 <StartReadCard+0xbc>)
 8001baa:	9301      	str	r3, [sp, #4]
 8001bac:	4b2b      	ldr	r3, [pc, #172]	; (8001c5c <StartReadCard+0xc0>)
 8001bae:	9300      	str	r3, [sp, #0]
 8001bb0:	4b2b      	ldr	r3, [pc, #172]	; (8001c60 <StartReadCard+0xc4>)
 8001bb2:	2201      	movs	r2, #1
 8001bb4:	2103      	movs	r1, #3
 8001bb6:	f7ff f9e0 	bl	8000f7a <SCREEN_INIT>
	uint8_t cardinf[18];
	char* toSend = malloc(26*sizeof(char));
 8001bba:	201a      	movs	r0, #26
 8001bbc:	f00c f9d0 	bl	800df60 <malloc>
 8001bc0:	4603      	mov	r3, r0
 8001bc2:	60fb      	str	r3, [r7, #12]
	int ranonce = 0;
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* Infinite loop */
  for(;;)
  {
	int suspend = 0;
 8001bc8:	2300      	movs	r3, #0
 8001bca:	63bb      	str	r3, [r7, #56]	; 0x38
	MFRC_ANTON();
 8001bcc:	f7fe fd82 	bl	80006d4 <MFRC_ANTON>
	if (ranonce == 0){
 8001bd0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d108      	bne.n	8001be8 <StartReadCard+0x4c>
		OLED_SCREEN(&read, NORMAL);
 8001bd6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001bda:	2100      	movs	r1, #0
 8001bdc:	4618      	mov	r0, r3
 8001bde:	f7ff fbf1 	bl	80013c4 <OLED_SCREEN>
		ranonce++;
 8001be2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001be4:	3301      	adds	r3, #1
 8001be6:	63fb      	str	r3, [r7, #60]	; 0x3c
	}
	if(DumpINFO(cardinf)==PCD_OK){
 8001be8:	f107 0310 	add.w	r3, r7, #16
 8001bec:	4618      	mov	r0, r3
 8001bee:	f7ff f82f 	bl	8000c50 <DumpINFO>
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	2bcc      	cmp	r3, #204	; 0xcc
 8001bf6:	d121      	bne.n	8001c3c <StartReadCard+0xa0>
			BUZZ();
 8001bf8:	f7ff fcd2 	bl	80015a0 <BUZZ>
			MFRC_ANTOFF();
 8001bfc:	f7fe fda4 	bl	8000748 <MFRC_ANTOFF>
			sprintf(toSend,"%X%X%X%X%X%X%X", cardinf[0],cardinf[1],cardinf[2],cardinf[3],cardinf[4],cardinf[5],cardinf[6]);
 8001c00:	68f8      	ldr	r0, [r7, #12]
 8001c02:	7c3b      	ldrb	r3, [r7, #16]
 8001c04:	461e      	mov	r6, r3
 8001c06:	7c7b      	ldrb	r3, [r7, #17]
 8001c08:	469c      	mov	ip, r3
 8001c0a:	7cbb      	ldrb	r3, [r7, #18]
 8001c0c:	7cfa      	ldrb	r2, [r7, #19]
 8001c0e:	7d39      	ldrb	r1, [r7, #20]
 8001c10:	7d7c      	ldrb	r4, [r7, #21]
 8001c12:	7dbd      	ldrb	r5, [r7, #22]
 8001c14:	9504      	str	r5, [sp, #16]
 8001c16:	9403      	str	r4, [sp, #12]
 8001c18:	9102      	str	r1, [sp, #8]
 8001c1a:	9201      	str	r2, [sp, #4]
 8001c1c:	9300      	str	r3, [sp, #0]
 8001c1e:	4663      	mov	r3, ip
 8001c20:	4632      	mov	r2, r6
 8001c22:	4910      	ldr	r1, [pc, #64]	; (8001c64 <StartReadCard+0xc8>)
 8001c24:	f00c faaa 	bl	800e17c <siprintf>
			xQueueSend(UidtoFoundHandle,&toSend,0);
 8001c28:	4b0f      	ldr	r3, [pc, #60]	; (8001c68 <StartReadCard+0xcc>)
 8001c2a:	6818      	ldr	r0, [r3, #0]
 8001c2c:	f107 010c 	add.w	r1, r7, #12
 8001c30:	2300      	movs	r3, #0
 8001c32:	2200      	movs	r2, #0
 8001c34:	f009 f8e6 	bl	800ae04 <xQueueGenericSend>
			suspend = 1;
 8001c38:	2301      	movs	r3, #1
 8001c3a:	63bb      	str	r3, [r7, #56]	; 0x38
		}
	if (suspend == 1) {
 8001c3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001c3e:	2b01      	cmp	r3, #1
 8001c40:	d1c2      	bne.n	8001bc8 <StartReadCard+0x2c>
		vTaskResume(CardFoundHandle);
 8001c42:	4b0a      	ldr	r3, [pc, #40]	; (8001c6c <StartReadCard+0xd0>)
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	4618      	mov	r0, r3
 8001c48:	f009 ff42 	bl	800bad0 <vTaskResume>
		ranonce = 0;
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	63fb      	str	r3, [r7, #60]	; 0x3c
		vTaskSuspend(NULL);
 8001c50:	2000      	movs	r0, #0
 8001c52:	f009 fe95 	bl	800b980 <vTaskSuspend>
  {
 8001c56:	e7b7      	b.n	8001bc8 <StartReadCard+0x2c>
 8001c58:	0800ee50 	.word	0x0800ee50
 8001c5c:	0800ee48 	.word	0x0800ee48
 8001c60:	2000041c 	.word	0x2000041c
 8001c64:	0800ebc8 	.word	0x0800ebc8
 8001c68:	20000804 	.word	0x20000804
 8001c6c:	20000800 	.word	0x20000800

08001c70 <StartWriteCard>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartWriteCard */
void StartWriteCard(void *argument)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b082      	sub	sp, #8
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartWriteCard */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001c78:	2001      	movs	r0, #1
 8001c7a:	f008 fe0e 	bl	800a89a <osDelay>
 8001c7e:	e7fb      	b.n	8001c78 <StartWriteCard+0x8>

08001c80 <StartHome>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartHome */
void StartHome(void *argument)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b08c      	sub	sp, #48	; 0x30
 8001c84:	af02      	add	r7, sp, #8
 8001c86:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartHome */
	Screen HOME;
	uint32_t count = 0;
 8001c88:	2300      	movs	r3, #0
 8001c8a:	627b      	str	r3, [r7, #36]	; 0x24
	SCREEN_INIT(&HOME,7,6,(char**)HOME_SCREEN,HOME_DATLOC,HOME_SEL);
 8001c8c:	f107 0008 	add.w	r0, r7, #8
 8001c90:	4b33      	ldr	r3, [pc, #204]	; (8001d60 <StartHome+0xe0>)
 8001c92:	9301      	str	r3, [sp, #4]
 8001c94:	4b33      	ldr	r3, [pc, #204]	; (8001d64 <StartHome+0xe4>)
 8001c96:	9300      	str	r3, [sp, #0]
 8001c98:	4b33      	ldr	r3, [pc, #204]	; (8001d68 <StartHome+0xe8>)
 8001c9a:	2206      	movs	r2, #6
 8001c9c:	2107      	movs	r1, #7
 8001c9e:	f7ff f96c 	bl	8000f7a <SCREEN_INIT>
	int ranonce = 0;
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	623b      	str	r3, [r7, #32]
  /* Infinite loop */
  for(;;)
  {
	  int suspend = 0;
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	61fb      	str	r3, [r7, #28]
	  if (ranonce == 0) {
 8001caa:	6a3b      	ldr	r3, [r7, #32]
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d110      	bne.n	8001cd2 <StartHome+0x52>
		  OLED_SCREEN(&HOME, NORMAL);
 8001cb0:	f107 0308 	add.w	r3, r7, #8
 8001cb4:	2100      	movs	r1, #0
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	f7ff fb84 	bl	80013c4 <OLED_SCREEN>
		  OLED_SELECT(&HOME, count, OLED_RESTORE);
 8001cbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cbe:	b2d9      	uxtb	r1, r3
 8001cc0:	f107 0308 	add.w	r3, r7, #8
 8001cc4:	2201      	movs	r2, #1
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	f7ff fbde 	bl	8001488 <OLED_SELECT>
		  ranonce++;
 8001ccc:	6a3b      	ldr	r3, [r7, #32]
 8001cce:	3301      	adds	r3, #1
 8001cd0:	623b      	str	r3, [r7, #32]
	  }
		if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1)==0){
 8001cd2:	2102      	movs	r1, #2
 8001cd4:	4825      	ldr	r0, [pc, #148]	; (8001d6c <StartHome+0xec>)
 8001cd6:	f000 fe4d 	bl	8002974 <HAL_GPIO_ReadPin>
 8001cda:	4603      	mov	r3, r0
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d130      	bne.n	8001d42 <StartHome+0xc2>
		  __HAL_TIM_SET_COUNTER(&htim3,0);
 8001ce0:	4b23      	ldr	r3, [pc, #140]	; (8001d70 <StartHome+0xf0>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	625a      	str	r2, [r3, #36]	; 0x24
		  while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1)==0){
 8001ce8:	e011      	b.n	8001d0e <StartHome+0x8e>
			  HAL_TIM_Base_Start(&htim3);
 8001cea:	4821      	ldr	r0, [pc, #132]	; (8001d70 <StartHome+0xf0>)
 8001cec:	f004 f844 	bl	8005d78 <HAL_TIM_Base_Start>
			  if((__HAL_TIM_GET_COUNTER(&htim3)==999)&&(count==0)){
 8001cf0:	4b1f      	ldr	r3, [pc, #124]	; (8001d70 <StartHome+0xf0>)
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cf6:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001cfa:	4293      	cmp	r3, r2
 8001cfc:	d107      	bne.n	8001d0e <StartHome+0x8e>
 8001cfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d104      	bne.n	8001d0e <StartHome+0x8e>
 				  HAL_TIM_Base_Stop(&htim3);
 8001d04:	481a      	ldr	r0, [pc, #104]	; (8001d70 <StartHome+0xf0>)
 8001d06:	f004 f891 	bl	8005e2c <HAL_TIM_Base_Stop>
 				  suspend=1;
 8001d0a:	2301      	movs	r3, #1
 8001d0c:	61fb      	str	r3, [r7, #28]
		  while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1)==0){
 8001d0e:	2102      	movs	r1, #2
 8001d10:	4816      	ldr	r0, [pc, #88]	; (8001d6c <StartHome+0xec>)
 8001d12:	f000 fe2f 	bl	8002974 <HAL_GPIO_ReadPin>
 8001d16:	4603      	mov	r3, r0
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d0e6      	beq.n	8001cea <StartHome+0x6a>
				  }
			  }
		  HAL_TIM_Base_Stop(&htim3);
 8001d1c:	4814      	ldr	r0, [pc, #80]	; (8001d70 <StartHome+0xf0>)
 8001d1e:	f004 f885 	bl	8005e2c <HAL_TIM_Base_Stop>
		  count++;
 8001d22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d24:	3301      	adds	r3, #1
 8001d26:	627b      	str	r3, [r7, #36]	; 0x24
		  if(count == 6) {
 8001d28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d2a:	2b06      	cmp	r3, #6
 8001d2c:	d101      	bne.n	8001d32 <StartHome+0xb2>
			  count = 0;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	627b      	str	r3, [r7, #36]	; 0x24
		  	 }
		  OLED_SELECT(&HOME, count, OLED_RESTORE);
 8001d32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d34:	b2d9      	uxtb	r1, r3
 8001d36:	f107 0308 	add.w	r3, r7, #8
 8001d3a:	2201      	movs	r2, #1
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	f7ff fba3 	bl	8001488 <OLED_SELECT>
	 	 }
		if (suspend == 1) {
 8001d42:	69fb      	ldr	r3, [r7, #28]
 8001d44:	2b01      	cmp	r3, #1
 8001d46:	d1ae      	bne.n	8001ca6 <StartHome+0x26>
			vTaskResume(ReadCardHandle);
 8001d48:	4b0a      	ldr	r3, [pc, #40]	; (8001d74 <StartHome+0xf4>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	f009 febf 	bl	800bad0 <vTaskResume>
			ranonce = 0;
 8001d52:	2300      	movs	r3, #0
 8001d54:	623b      	str	r3, [r7, #32]
			vTaskSuspend(NULL);
 8001d56:	2000      	movs	r0, #0
 8001d58:	f009 fe12 	bl	800b980 <vTaskSuspend>
  {
 8001d5c:	e7a3      	b.n	8001ca6 <StartHome+0x26>
 8001d5e:	bf00      	nop
 8001d60:	0800ee3c 	.word	0x0800ee3c
 8001d64:	0800ee2c 	.word	0x0800ee2c
 8001d68:	20000400 	.word	0x20000400
 8001d6c:	40020000 	.word	0x40020000
 8001d70:	200007a8 	.word	0x200007a8
 8001d74:	200007f4 	.word	0x200007f4

08001d78 <CardFoundStart>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_CardFoundStart */
void CardFoundStart(void *argument)
{
 8001d78:	b5b0      	push	{r4, r5, r7, lr}
 8001d7a:	b092      	sub	sp, #72	; 0x48
 8001d7c:	af02      	add	r7, sp, #8
 8001d7e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN CardFoundStart */
	 Screen found;
	 uint32_t count = 0;
 8001d80:	2300      	movs	r3, #0
 8001d82:	63fb      	str	r3, [r7, #60]	; 0x3c
	 int ranonce = 0;
 8001d84:	2300      	movs	r3, #0
 8001d86:	63bb      	str	r3, [r7, #56]	; 0x38
	 char* cardinf;
	 char type[]="MIFARE ULTRALIGHT";
 8001d88:	4b44      	ldr	r3, [pc, #272]	; (8001e9c <CardFoundStart+0x124>)
 8001d8a:	f107 0408 	add.w	r4, r7, #8
 8001d8e:	461d      	mov	r5, r3
 8001d90:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001d92:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001d94:	682b      	ldr	r3, [r5, #0]
 8001d96:	8023      	strh	r3, [r4, #0]
	 SCREEN_INIT(&found, 5, 2, (char**)CARD_FOUNDSCREEN, CARD_FOUNDATLOC, CARD_FOUNDSEL);
 8001d98:	f107 0020 	add.w	r0, r7, #32
 8001d9c:	4b40      	ldr	r3, [pc, #256]	; (8001ea0 <CardFoundStart+0x128>)
 8001d9e:	9301      	str	r3, [sp, #4]
 8001da0:	4b40      	ldr	r3, [pc, #256]	; (8001ea4 <CardFoundStart+0x12c>)
 8001da2:	9300      	str	r3, [sp, #0]
 8001da4:	4b40      	ldr	r3, [pc, #256]	; (8001ea8 <CardFoundStart+0x130>)
 8001da6:	2202      	movs	r2, #2
 8001da8:	2105      	movs	r1, #5
 8001daa:	f7ff f8e6 	bl	8000f7a <SCREEN_INIT>
  /* Infinite loop */
  for(;;)
  {
	int suspend = 0;
 8001dae:	2300      	movs	r3, #0
 8001db0:	637b      	str	r3, [r7, #52]	; 0x34
	if (ranonce == 0) {
 8001db2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d12b      	bne.n	8001e10 <CardFoundStart+0x98>
		while(xQueueReceive(UidtoFoundHandle, &cardinf, 0)!=pdTRUE);
 8001db8:	bf00      	nop
 8001dba:	4b3c      	ldr	r3, [pc, #240]	; (8001eac <CardFoundStart+0x134>)
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	f107 011c 	add.w	r1, r7, #28
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	f009 f9b7 	bl	800b138 <xQueueReceive>
 8001dca:	4603      	mov	r3, r0
 8001dcc:	2b01      	cmp	r3, #1
 8001dce:	d1f4      	bne.n	8001dba <CardFoundStart+0x42>
		OLED_SCREEN(&found, NORMAL);
 8001dd0:	f107 0320 	add.w	r3, r7, #32
 8001dd4:	2100      	movs	r1, #0
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	f7ff faf4 	bl	80013c4 <OLED_SCREEN>
		OLED_SCRNREF(&found, 1, cardinf);
 8001ddc:	69fa      	ldr	r2, [r7, #28]
 8001dde:	f107 0320 	add.w	r3, r7, #32
 8001de2:	2101      	movs	r1, #1
 8001de4:	4618      	mov	r0, r3
 8001de6:	f7ff fb26 	bl	8001436 <OLED_SCRNREF>
		OLED_SCRNREF(&found, 2, type);
 8001dea:	f107 0208 	add.w	r2, r7, #8
 8001dee:	f107 0320 	add.w	r3, r7, #32
 8001df2:	2102      	movs	r1, #2
 8001df4:	4618      	mov	r0, r3
 8001df6:	f7ff fb1e 	bl	8001436 <OLED_SCRNREF>
		OLED_SELECT(&found, count, OLED_NORESTORE);
 8001dfa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001dfc:	b2d9      	uxtb	r1, r3
 8001dfe:	f107 0320 	add.w	r3, r7, #32
 8001e02:	2200      	movs	r2, #0
 8001e04:	4618      	mov	r0, r3
 8001e06:	f7ff fb3f 	bl	8001488 <OLED_SELECT>
		ranonce++;
 8001e0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001e0c:	3301      	adds	r3, #1
 8001e0e:	63bb      	str	r3, [r7, #56]	; 0x38
	}
 	if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1)==0){
 8001e10:	2102      	movs	r1, #2
 8001e12:	4827      	ldr	r0, [pc, #156]	; (8001eb0 <CardFoundStart+0x138>)
 8001e14:	f000 fdae 	bl	8002974 <HAL_GPIO_ReadPin>
 8001e18:	4603      	mov	r3, r0
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d130      	bne.n	8001e80 <CardFoundStart+0x108>
 	    __HAL_TIM_SET_COUNTER(&htim3,0);
 8001e1e:	4b25      	ldr	r3, [pc, #148]	; (8001eb4 <CardFoundStart+0x13c>)
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	2200      	movs	r2, #0
 8001e24:	625a      	str	r2, [r3, #36]	; 0x24
 	    while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1)==0){
 8001e26:	e011      	b.n	8001e4c <CardFoundStart+0xd4>
 	    	HAL_TIM_Base_Start(&htim3);
 8001e28:	4822      	ldr	r0, [pc, #136]	; (8001eb4 <CardFoundStart+0x13c>)
 8001e2a:	f003 ffa5 	bl	8005d78 <HAL_TIM_Base_Start>
 	    	if((__HAL_TIM_GET_COUNTER(&htim3)==999)&&(count==1)){
 8001e2e:	4b21      	ldr	r3, [pc, #132]	; (8001eb4 <CardFoundStart+0x13c>)
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e34:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001e38:	4293      	cmp	r3, r2
 8001e3a:	d107      	bne.n	8001e4c <CardFoundStart+0xd4>
 8001e3c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001e3e:	2b01      	cmp	r3, #1
 8001e40:	d104      	bne.n	8001e4c <CardFoundStart+0xd4>
 	    		HAL_TIM_Base_Stop(&htim3);
 8001e42:	481c      	ldr	r0, [pc, #112]	; (8001eb4 <CardFoundStart+0x13c>)
 8001e44:	f003 fff2 	bl	8005e2c <HAL_TIM_Base_Stop>
 	    		suspend = 1;
 8001e48:	2301      	movs	r3, #1
 8001e4a:	637b      	str	r3, [r7, #52]	; 0x34
 	    while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1)==0){
 8001e4c:	2102      	movs	r1, #2
 8001e4e:	4818      	ldr	r0, [pc, #96]	; (8001eb0 <CardFoundStart+0x138>)
 8001e50:	f000 fd90 	bl	8002974 <HAL_GPIO_ReadPin>
 8001e54:	4603      	mov	r3, r0
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d0e6      	beq.n	8001e28 <CardFoundStart+0xb0>
 	    		}
 	    	}
 	    count++;
 8001e5a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001e5c:	3301      	adds	r3, #1
 8001e5e:	63fb      	str	r3, [r7, #60]	; 0x3c
 	    if (count == 2) {
 8001e60:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001e62:	2b02      	cmp	r3, #2
 8001e64:	d101      	bne.n	8001e6a <CardFoundStart+0xf2>
 	    	count = 0;
 8001e66:	2300      	movs	r3, #0
 8001e68:	63fb      	str	r3, [r7, #60]	; 0x3c
 	    }
 	    OLED_SELECT(&found, count, OLED_NORESTORE);
 8001e6a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001e6c:	b2d9      	uxtb	r1, r3
 8001e6e:	f107 0320 	add.w	r3, r7, #32
 8001e72:	2200      	movs	r2, #0
 8001e74:	4618      	mov	r0, r3
 8001e76:	f7ff fb07 	bl	8001488 <OLED_SELECT>
 	    HAL_TIM_Base_Stop(&htim3);
 8001e7a:	480e      	ldr	r0, [pc, #56]	; (8001eb4 <CardFoundStart+0x13c>)
 8001e7c:	f003 ffd6 	bl	8005e2c <HAL_TIM_Base_Stop>
 	}
 	if(suspend==1){
 8001e80:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001e82:	2b01      	cmp	r3, #1
 8001e84:	d193      	bne.n	8001dae <CardFoundStart+0x36>
 		vTaskResume(HomeHandle);
 8001e86:	4b0c      	ldr	r3, [pc, #48]	; (8001eb8 <CardFoundStart+0x140>)
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	f009 fe20 	bl	800bad0 <vTaskResume>
 		ranonce = 0;
 8001e90:	2300      	movs	r3, #0
 8001e92:	63bb      	str	r3, [r7, #56]	; 0x38
 		vTaskSuspend(NULL);
 8001e94:	2000      	movs	r0, #0
 8001e96:	f009 fd73 	bl	800b980 <vTaskSuspend>
  {
 8001e9a:	e788      	b.n	8001dae <CardFoundStart+0x36>
 8001e9c:	0800ebd8 	.word	0x0800ebd8
 8001ea0:	0800ee60 	.word	0x0800ee60
 8001ea4:	0800ee54 	.word	0x0800ee54
 8001ea8:	20000428 	.word	0x20000428
 8001eac:	20000804 	.word	0x20000804
 8001eb0:	40020000 	.word	0x40020000
 8001eb4:	200007a8 	.word	0x200007a8
 8001eb8:	200007fc 	.word	0x200007fc

08001ebc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b082      	sub	sp, #8
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM5) {
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	4a04      	ldr	r2, [pc, #16]	; (8001edc <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001eca:	4293      	cmp	r3, r2
 8001ecc:	d101      	bne.n	8001ed2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001ece:	f000 faa7 	bl	8002420 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001ed2:	bf00      	nop
 8001ed4:	3708      	adds	r7, #8
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	bd80      	pop	{r7, pc}
 8001eda:	bf00      	nop
 8001edc:	40000c00 	.word	0x40000c00

08001ee0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ee4:	b672      	cpsid	i
}
 8001ee6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ee8:	e7fe      	b.n	8001ee8 <Error_Handler+0x8>
	...

08001eec <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b082      	sub	sp, #8
 8001ef0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	607b      	str	r3, [r7, #4]
 8001ef6:	4b12      	ldr	r3, [pc, #72]	; (8001f40 <HAL_MspInit+0x54>)
 8001ef8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001efa:	4a11      	ldr	r2, [pc, #68]	; (8001f40 <HAL_MspInit+0x54>)
 8001efc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f00:	6453      	str	r3, [r2, #68]	; 0x44
 8001f02:	4b0f      	ldr	r3, [pc, #60]	; (8001f40 <HAL_MspInit+0x54>)
 8001f04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f06:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001f0a:	607b      	str	r3, [r7, #4]
 8001f0c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f0e:	2300      	movs	r3, #0
 8001f10:	603b      	str	r3, [r7, #0]
 8001f12:	4b0b      	ldr	r3, [pc, #44]	; (8001f40 <HAL_MspInit+0x54>)
 8001f14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f16:	4a0a      	ldr	r2, [pc, #40]	; (8001f40 <HAL_MspInit+0x54>)
 8001f18:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f1c:	6413      	str	r3, [r2, #64]	; 0x40
 8001f1e:	4b08      	ldr	r3, [pc, #32]	; (8001f40 <HAL_MspInit+0x54>)
 8001f20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f26:	603b      	str	r3, [r7, #0]
 8001f28:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	210f      	movs	r1, #15
 8001f2e:	f06f 0001 	mvn.w	r0, #1
 8001f32:	f000 fb71 	bl	8002618 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f36:	bf00      	nop
 8001f38:	3708      	adds	r7, #8
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	bd80      	pop	{r7, pc}
 8001f3e:	bf00      	nop
 8001f40:	40023800 	.word	0x40023800

08001f44 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b08a      	sub	sp, #40	; 0x28
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f4c:	f107 0314 	add.w	r3, r7, #20
 8001f50:	2200      	movs	r2, #0
 8001f52:	601a      	str	r2, [r3, #0]
 8001f54:	605a      	str	r2, [r3, #4]
 8001f56:	609a      	str	r2, [r3, #8]
 8001f58:	60da      	str	r2, [r3, #12]
 8001f5a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	4a19      	ldr	r2, [pc, #100]	; (8001fc8 <HAL_I2C_MspInit+0x84>)
 8001f62:	4293      	cmp	r3, r2
 8001f64:	d12b      	bne.n	8001fbe <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f66:	2300      	movs	r3, #0
 8001f68:	613b      	str	r3, [r7, #16]
 8001f6a:	4b18      	ldr	r3, [pc, #96]	; (8001fcc <HAL_I2C_MspInit+0x88>)
 8001f6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f6e:	4a17      	ldr	r2, [pc, #92]	; (8001fcc <HAL_I2C_MspInit+0x88>)
 8001f70:	f043 0302 	orr.w	r3, r3, #2
 8001f74:	6313      	str	r3, [r2, #48]	; 0x30
 8001f76:	4b15      	ldr	r3, [pc, #84]	; (8001fcc <HAL_I2C_MspInit+0x88>)
 8001f78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f7a:	f003 0302 	and.w	r3, r3, #2
 8001f7e:	613b      	str	r3, [r7, #16]
 8001f80:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001f82:	23c0      	movs	r3, #192	; 0xc0
 8001f84:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001f86:	2312      	movs	r3, #18
 8001f88:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f8e:	2303      	movs	r3, #3
 8001f90:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001f92:	2304      	movs	r3, #4
 8001f94:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f96:	f107 0314 	add.w	r3, r7, #20
 8001f9a:	4619      	mov	r1, r3
 8001f9c:	480c      	ldr	r0, [pc, #48]	; (8001fd0 <HAL_I2C_MspInit+0x8c>)
 8001f9e:	f000 fb65 	bl	800266c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	60fb      	str	r3, [r7, #12]
 8001fa6:	4b09      	ldr	r3, [pc, #36]	; (8001fcc <HAL_I2C_MspInit+0x88>)
 8001fa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001faa:	4a08      	ldr	r2, [pc, #32]	; (8001fcc <HAL_I2C_MspInit+0x88>)
 8001fac:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001fb0:	6413      	str	r3, [r2, #64]	; 0x40
 8001fb2:	4b06      	ldr	r3, [pc, #24]	; (8001fcc <HAL_I2C_MspInit+0x88>)
 8001fb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fb6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001fba:	60fb      	str	r3, [r7, #12]
 8001fbc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001fbe:	bf00      	nop
 8001fc0:	3728      	adds	r7, #40	; 0x28
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	bd80      	pop	{r7, pc}
 8001fc6:	bf00      	nop
 8001fc8:	40005400 	.word	0x40005400
 8001fcc:	40023800 	.word	0x40023800
 8001fd0:	40020400 	.word	0x40020400

08001fd4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b08c      	sub	sp, #48	; 0x30
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fdc:	f107 031c 	add.w	r3, r7, #28
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	601a      	str	r2, [r3, #0]
 8001fe4:	605a      	str	r2, [r3, #4]
 8001fe6:	609a      	str	r2, [r3, #8]
 8001fe8:	60da      	str	r2, [r3, #12]
 8001fea:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	4a32      	ldr	r2, [pc, #200]	; (80020bc <HAL_SPI_MspInit+0xe8>)
 8001ff2:	4293      	cmp	r3, r2
 8001ff4:	d12c      	bne.n	8002050 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	61bb      	str	r3, [r7, #24]
 8001ffa:	4b31      	ldr	r3, [pc, #196]	; (80020c0 <HAL_SPI_MspInit+0xec>)
 8001ffc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ffe:	4a30      	ldr	r2, [pc, #192]	; (80020c0 <HAL_SPI_MspInit+0xec>)
 8002000:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002004:	6453      	str	r3, [r2, #68]	; 0x44
 8002006:	4b2e      	ldr	r3, [pc, #184]	; (80020c0 <HAL_SPI_MspInit+0xec>)
 8002008:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800200a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800200e:	61bb      	str	r3, [r7, #24]
 8002010:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002012:	2300      	movs	r3, #0
 8002014:	617b      	str	r3, [r7, #20]
 8002016:	4b2a      	ldr	r3, [pc, #168]	; (80020c0 <HAL_SPI_MspInit+0xec>)
 8002018:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800201a:	4a29      	ldr	r2, [pc, #164]	; (80020c0 <HAL_SPI_MspInit+0xec>)
 800201c:	f043 0301 	orr.w	r3, r3, #1
 8002020:	6313      	str	r3, [r2, #48]	; 0x30
 8002022:	4b27      	ldr	r3, [pc, #156]	; (80020c0 <HAL_SPI_MspInit+0xec>)
 8002024:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002026:	f003 0301 	and.w	r3, r3, #1
 800202a:	617b      	str	r3, [r7, #20]
 800202c:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 800202e:	23a0      	movs	r3, #160	; 0xa0
 8002030:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002032:	2302      	movs	r3, #2
 8002034:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002036:	2300      	movs	r3, #0
 8002038:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800203a:	2303      	movs	r3, #3
 800203c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800203e:	2305      	movs	r3, #5
 8002040:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002042:	f107 031c 	add.w	r3, r7, #28
 8002046:	4619      	mov	r1, r3
 8002048:	481e      	ldr	r0, [pc, #120]	; (80020c4 <HAL_SPI_MspInit+0xf0>)
 800204a:	f000 fb0f 	bl	800266c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 800204e:	e031      	b.n	80020b4 <HAL_SPI_MspInit+0xe0>
  else if(hspi->Instance==SPI2)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	4a1c      	ldr	r2, [pc, #112]	; (80020c8 <HAL_SPI_MspInit+0xf4>)
 8002056:	4293      	cmp	r3, r2
 8002058:	d12c      	bne.n	80020b4 <HAL_SPI_MspInit+0xe0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 800205a:	2300      	movs	r3, #0
 800205c:	613b      	str	r3, [r7, #16]
 800205e:	4b18      	ldr	r3, [pc, #96]	; (80020c0 <HAL_SPI_MspInit+0xec>)
 8002060:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002062:	4a17      	ldr	r2, [pc, #92]	; (80020c0 <HAL_SPI_MspInit+0xec>)
 8002064:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002068:	6413      	str	r3, [r2, #64]	; 0x40
 800206a:	4b15      	ldr	r3, [pc, #84]	; (80020c0 <HAL_SPI_MspInit+0xec>)
 800206c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800206e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002072:	613b      	str	r3, [r7, #16]
 8002074:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002076:	2300      	movs	r3, #0
 8002078:	60fb      	str	r3, [r7, #12]
 800207a:	4b11      	ldr	r3, [pc, #68]	; (80020c0 <HAL_SPI_MspInit+0xec>)
 800207c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800207e:	4a10      	ldr	r2, [pc, #64]	; (80020c0 <HAL_SPI_MspInit+0xec>)
 8002080:	f043 0302 	orr.w	r3, r3, #2
 8002084:	6313      	str	r3, [r2, #48]	; 0x30
 8002086:	4b0e      	ldr	r3, [pc, #56]	; (80020c0 <HAL_SPI_MspInit+0xec>)
 8002088:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800208a:	f003 0302 	and.w	r3, r3, #2
 800208e:	60fb      	str	r3, [r7, #12]
 8002090:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8002092:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8002096:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002098:	2302      	movs	r3, #2
 800209a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800209c:	2300      	movs	r3, #0
 800209e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020a0:	2303      	movs	r3, #3
 80020a2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80020a4:	2305      	movs	r3, #5
 80020a6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020a8:	f107 031c 	add.w	r3, r7, #28
 80020ac:	4619      	mov	r1, r3
 80020ae:	4807      	ldr	r0, [pc, #28]	; (80020cc <HAL_SPI_MspInit+0xf8>)
 80020b0:	f000 fadc 	bl	800266c <HAL_GPIO_Init>
}
 80020b4:	bf00      	nop
 80020b6:	3730      	adds	r7, #48	; 0x30
 80020b8:	46bd      	mov	sp, r7
 80020ba:	bd80      	pop	{r7, pc}
 80020bc:	40013000 	.word	0x40013000
 80020c0:	40023800 	.word	0x40023800
 80020c4:	40020000 	.word	0x40020000
 80020c8:	40003800 	.word	0x40003800
 80020cc:	40020400 	.word	0x40020400

080020d0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80020d0:	b480      	push	{r7}
 80020d2:	b085      	sub	sp, #20
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80020e0:	d10e      	bne.n	8002100 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80020e2:	2300      	movs	r3, #0
 80020e4:	60fb      	str	r3, [r7, #12]
 80020e6:	4b13      	ldr	r3, [pc, #76]	; (8002134 <HAL_TIM_Base_MspInit+0x64>)
 80020e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ea:	4a12      	ldr	r2, [pc, #72]	; (8002134 <HAL_TIM_Base_MspInit+0x64>)
 80020ec:	f043 0301 	orr.w	r3, r3, #1
 80020f0:	6413      	str	r3, [r2, #64]	; 0x40
 80020f2:	4b10      	ldr	r3, [pc, #64]	; (8002134 <HAL_TIM_Base_MspInit+0x64>)
 80020f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020f6:	f003 0301 	and.w	r3, r3, #1
 80020fa:	60fb      	str	r3, [r7, #12]
 80020fc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80020fe:	e012      	b.n	8002126 <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM3)
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	4a0c      	ldr	r2, [pc, #48]	; (8002138 <HAL_TIM_Base_MspInit+0x68>)
 8002106:	4293      	cmp	r3, r2
 8002108:	d10d      	bne.n	8002126 <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800210a:	2300      	movs	r3, #0
 800210c:	60bb      	str	r3, [r7, #8]
 800210e:	4b09      	ldr	r3, [pc, #36]	; (8002134 <HAL_TIM_Base_MspInit+0x64>)
 8002110:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002112:	4a08      	ldr	r2, [pc, #32]	; (8002134 <HAL_TIM_Base_MspInit+0x64>)
 8002114:	f043 0302 	orr.w	r3, r3, #2
 8002118:	6413      	str	r3, [r2, #64]	; 0x40
 800211a:	4b06      	ldr	r3, [pc, #24]	; (8002134 <HAL_TIM_Base_MspInit+0x64>)
 800211c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800211e:	f003 0302 	and.w	r3, r3, #2
 8002122:	60bb      	str	r3, [r7, #8]
 8002124:	68bb      	ldr	r3, [r7, #8]
}
 8002126:	bf00      	nop
 8002128:	3714      	adds	r7, #20
 800212a:	46bd      	mov	sp, r7
 800212c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002130:	4770      	bx	lr
 8002132:	bf00      	nop
 8002134:	40023800 	.word	0x40023800
 8002138:	40000400 	.word	0x40000400

0800213c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b088      	sub	sp, #32
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002144:	f107 030c 	add.w	r3, r7, #12
 8002148:	2200      	movs	r2, #0
 800214a:	601a      	str	r2, [r3, #0]
 800214c:	605a      	str	r2, [r3, #4]
 800214e:	609a      	str	r2, [r3, #8]
 8002150:	60da      	str	r2, [r3, #12]
 8002152:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800215c:	d11d      	bne.n	800219a <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800215e:	2300      	movs	r3, #0
 8002160:	60bb      	str	r3, [r7, #8]
 8002162:	4b10      	ldr	r3, [pc, #64]	; (80021a4 <HAL_TIM_MspPostInit+0x68>)
 8002164:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002166:	4a0f      	ldr	r2, [pc, #60]	; (80021a4 <HAL_TIM_MspPostInit+0x68>)
 8002168:	f043 0301 	orr.w	r3, r3, #1
 800216c:	6313      	str	r3, [r2, #48]	; 0x30
 800216e:	4b0d      	ldr	r3, [pc, #52]	; (80021a4 <HAL_TIM_MspPostInit+0x68>)
 8002170:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002172:	f003 0301 	and.w	r3, r3, #1
 8002176:	60bb      	str	r3, [r7, #8]
 8002178:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA2     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800217a:	2304      	movs	r3, #4
 800217c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800217e:	2302      	movs	r3, #2
 8002180:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002182:	2300      	movs	r3, #0
 8002184:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002186:	2300      	movs	r3, #0
 8002188:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800218a:	2301      	movs	r3, #1
 800218c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800218e:	f107 030c 	add.w	r3, r7, #12
 8002192:	4619      	mov	r1, r3
 8002194:	4804      	ldr	r0, [pc, #16]	; (80021a8 <HAL_TIM_MspPostInit+0x6c>)
 8002196:	f000 fa69 	bl	800266c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800219a:	bf00      	nop
 800219c:	3720      	adds	r7, #32
 800219e:	46bd      	mov	sp, r7
 80021a0:	bd80      	pop	{r7, pc}
 80021a2:	bf00      	nop
 80021a4:	40023800 	.word	0x40023800
 80021a8:	40020000 	.word	0x40020000

080021ac <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b08e      	sub	sp, #56	; 0x38
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80021b4:	2300      	movs	r3, #0
 80021b6:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80021b8:	2300      	movs	r3, #0
 80021ba:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM5 clock */
  __HAL_RCC_TIM5_CLK_ENABLE();
 80021bc:	2300      	movs	r3, #0
 80021be:	60fb      	str	r3, [r7, #12]
 80021c0:	4b33      	ldr	r3, [pc, #204]	; (8002290 <HAL_InitTick+0xe4>)
 80021c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021c4:	4a32      	ldr	r2, [pc, #200]	; (8002290 <HAL_InitTick+0xe4>)
 80021c6:	f043 0308 	orr.w	r3, r3, #8
 80021ca:	6413      	str	r3, [r2, #64]	; 0x40
 80021cc:	4b30      	ldr	r3, [pc, #192]	; (8002290 <HAL_InitTick+0xe4>)
 80021ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021d0:	f003 0308 	and.w	r3, r3, #8
 80021d4:	60fb      	str	r3, [r7, #12]
 80021d6:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80021d8:	f107 0210 	add.w	r2, r7, #16
 80021dc:	f107 0314 	add.w	r3, r7, #20
 80021e0:	4611      	mov	r1, r2
 80021e2:	4618      	mov	r0, r3
 80021e4:	f003 fab6 	bl	8005754 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80021e8:	6a3b      	ldr	r3, [r7, #32]
 80021ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM5 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80021ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d103      	bne.n	80021fa <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80021f2:	f003 fa9b 	bl	800572c <HAL_RCC_GetPCLK1Freq>
 80021f6:	6378      	str	r0, [r7, #52]	; 0x34
 80021f8:	e004      	b.n	8002204 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80021fa:	f003 fa97 	bl	800572c <HAL_RCC_GetPCLK1Freq>
 80021fe:	4603      	mov	r3, r0
 8002200:	005b      	lsls	r3, r3, #1
 8002202:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM5 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002204:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002206:	4a23      	ldr	r2, [pc, #140]	; (8002294 <HAL_InitTick+0xe8>)
 8002208:	fba2 2303 	umull	r2, r3, r2, r3
 800220c:	0c9b      	lsrs	r3, r3, #18
 800220e:	3b01      	subs	r3, #1
 8002210:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM5 */
  htim5.Instance = TIM5;
 8002212:	4b21      	ldr	r3, [pc, #132]	; (8002298 <HAL_InitTick+0xec>)
 8002214:	4a21      	ldr	r2, [pc, #132]	; (800229c <HAL_InitTick+0xf0>)
 8002216:	601a      	str	r2, [r3, #0]
  + Period = [(TIM5CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim5.Init.Period = (1000000U / 1000U) - 1U;
 8002218:	4b1f      	ldr	r3, [pc, #124]	; (8002298 <HAL_InitTick+0xec>)
 800221a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800221e:	60da      	str	r2, [r3, #12]
  htim5.Init.Prescaler = uwPrescalerValue;
 8002220:	4a1d      	ldr	r2, [pc, #116]	; (8002298 <HAL_InitTick+0xec>)
 8002222:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002224:	6053      	str	r3, [r2, #4]
  htim5.Init.ClockDivision = 0;
 8002226:	4b1c      	ldr	r3, [pc, #112]	; (8002298 <HAL_InitTick+0xec>)
 8002228:	2200      	movs	r2, #0
 800222a:	611a      	str	r2, [r3, #16]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800222c:	4b1a      	ldr	r3, [pc, #104]	; (8002298 <HAL_InitTick+0xec>)
 800222e:	2200      	movs	r2, #0
 8002230:	609a      	str	r2, [r3, #8]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002232:	4b19      	ldr	r3, [pc, #100]	; (8002298 <HAL_InitTick+0xec>)
 8002234:	2200      	movs	r2, #0
 8002236:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim5);
 8002238:	4817      	ldr	r0, [pc, #92]	; (8002298 <HAL_InitTick+0xec>)
 800223a:	f003 fd4d 	bl	8005cd8 <HAL_TIM_Base_Init>
 800223e:	4603      	mov	r3, r0
 8002240:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8002244:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002248:	2b00      	cmp	r3, #0
 800224a:	d11b      	bne.n	8002284 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim5);
 800224c:	4812      	ldr	r0, [pc, #72]	; (8002298 <HAL_InitTick+0xec>)
 800224e:	f003 fe15 	bl	8005e7c <HAL_TIM_Base_Start_IT>
 8002252:	4603      	mov	r3, r0
 8002254:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8002258:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800225c:	2b00      	cmp	r3, #0
 800225e:	d111      	bne.n	8002284 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM5 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8002260:	2032      	movs	r0, #50	; 0x32
 8002262:	f000 f9f5 	bl	8002650 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	2b0f      	cmp	r3, #15
 800226a:	d808      	bhi.n	800227e <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM5_IRQn, TickPriority, 0U);
 800226c:	2200      	movs	r2, #0
 800226e:	6879      	ldr	r1, [r7, #4]
 8002270:	2032      	movs	r0, #50	; 0x32
 8002272:	f000 f9d1 	bl	8002618 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002276:	4a0a      	ldr	r2, [pc, #40]	; (80022a0 <HAL_InitTick+0xf4>)
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	6013      	str	r3, [r2, #0]
 800227c:	e002      	b.n	8002284 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 800227e:	2301      	movs	r3, #1
 8002280:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8002284:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8002288:	4618      	mov	r0, r3
 800228a:	3738      	adds	r7, #56	; 0x38
 800228c:	46bd      	mov	sp, r7
 800228e:	bd80      	pop	{r7, pc}
 8002290:	40023800 	.word	0x40023800
 8002294:	431bde83 	.word	0x431bde83
 8002298:	20000808 	.word	0x20000808
 800229c:	40000c00 	.word	0x40000c00
 80022a0:	200004dc 	.word	0x200004dc

080022a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80022a4:	b480      	push	{r7}
 80022a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80022a8:	e7fe      	b.n	80022a8 <NMI_Handler+0x4>

080022aa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80022aa:	b480      	push	{r7}
 80022ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80022ae:	e7fe      	b.n	80022ae <HardFault_Handler+0x4>

080022b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80022b0:	b480      	push	{r7}
 80022b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80022b4:	e7fe      	b.n	80022b4 <MemManage_Handler+0x4>

080022b6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80022b6:	b480      	push	{r7}
 80022b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80022ba:	e7fe      	b.n	80022ba <BusFault_Handler+0x4>

080022bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80022bc:	b480      	push	{r7}
 80022be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80022c0:	e7fe      	b.n	80022c0 <UsageFault_Handler+0x4>

080022c2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80022c2:	b480      	push	{r7}
 80022c4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80022c6:	bf00      	nop
 80022c8:	46bd      	mov	sp, r7
 80022ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ce:	4770      	bx	lr

080022d0 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 80022d4:	4802      	ldr	r0, [pc, #8]	; (80022e0 <TIM5_IRQHandler+0x10>)
 80022d6:	f003 ffa1 	bl	800621c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 80022da:	bf00      	nop
 80022dc:	bd80      	pop	{r7, pc}
 80022de:	bf00      	nop
 80022e0:	20000808 	.word	0x20000808

080022e4 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80022e8:	4802      	ldr	r0, [pc, #8]	; (80022f4 <OTG_FS_IRQHandler+0x10>)
 80022ea:	f001 fc84 	bl	8003bf6 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80022ee:	bf00      	nop
 80022f0:	bd80      	pop	{r7, pc}
 80022f2:	bf00      	nop
 80022f4:	200064a8 	.word	0x200064a8

080022f8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b086      	sub	sp, #24
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002300:	4a14      	ldr	r2, [pc, #80]	; (8002354 <_sbrk+0x5c>)
 8002302:	4b15      	ldr	r3, [pc, #84]	; (8002358 <_sbrk+0x60>)
 8002304:	1ad3      	subs	r3, r2, r3
 8002306:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002308:	697b      	ldr	r3, [r7, #20]
 800230a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800230c:	4b13      	ldr	r3, [pc, #76]	; (800235c <_sbrk+0x64>)
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	2b00      	cmp	r3, #0
 8002312:	d102      	bne.n	800231a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002314:	4b11      	ldr	r3, [pc, #68]	; (800235c <_sbrk+0x64>)
 8002316:	4a12      	ldr	r2, [pc, #72]	; (8002360 <_sbrk+0x68>)
 8002318:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800231a:	4b10      	ldr	r3, [pc, #64]	; (800235c <_sbrk+0x64>)
 800231c:	681a      	ldr	r2, [r3, #0]
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	4413      	add	r3, r2
 8002322:	693a      	ldr	r2, [r7, #16]
 8002324:	429a      	cmp	r2, r3
 8002326:	d207      	bcs.n	8002338 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002328:	f00b fdf0 	bl	800df0c <__errno>
 800232c:	4603      	mov	r3, r0
 800232e:	220c      	movs	r2, #12
 8002330:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002332:	f04f 33ff 	mov.w	r3, #4294967295
 8002336:	e009      	b.n	800234c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002338:	4b08      	ldr	r3, [pc, #32]	; (800235c <_sbrk+0x64>)
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800233e:	4b07      	ldr	r3, [pc, #28]	; (800235c <_sbrk+0x64>)
 8002340:	681a      	ldr	r2, [r3, #0]
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	4413      	add	r3, r2
 8002346:	4a05      	ldr	r2, [pc, #20]	; (800235c <_sbrk+0x64>)
 8002348:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800234a:	68fb      	ldr	r3, [r7, #12]
}
 800234c:	4618      	mov	r0, r3
 800234e:	3718      	adds	r7, #24
 8002350:	46bd      	mov	sp, r7
 8002352:	bd80      	pop	{r7, pc}
 8002354:	20010000 	.word	0x20010000
 8002358:	00000400 	.word	0x00000400
 800235c:	20000850 	.word	0x20000850
 8002360:	20006be8 	.word	0x20006be8

08002364 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002364:	b480      	push	{r7}
 8002366:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002368:	4b06      	ldr	r3, [pc, #24]	; (8002384 <SystemInit+0x20>)
 800236a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800236e:	4a05      	ldr	r2, [pc, #20]	; (8002384 <SystemInit+0x20>)
 8002370:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002374:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002378:	bf00      	nop
 800237a:	46bd      	mov	sp, r7
 800237c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002380:	4770      	bx	lr
 8002382:	bf00      	nop
 8002384:	e000ed00 	.word	0xe000ed00

08002388 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002388:	f8df d034 	ldr.w	sp, [pc, #52]	; 80023c0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800238c:	480d      	ldr	r0, [pc, #52]	; (80023c4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800238e:	490e      	ldr	r1, [pc, #56]	; (80023c8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002390:	4a0e      	ldr	r2, [pc, #56]	; (80023cc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002392:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002394:	e002      	b.n	800239c <LoopCopyDataInit>

08002396 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002396:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002398:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800239a:	3304      	adds	r3, #4

0800239c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800239c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800239e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80023a0:	d3f9      	bcc.n	8002396 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80023a2:	4a0b      	ldr	r2, [pc, #44]	; (80023d0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80023a4:	4c0b      	ldr	r4, [pc, #44]	; (80023d4 <LoopFillZerobss+0x26>)
  movs r3, #0
 80023a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80023a8:	e001      	b.n	80023ae <LoopFillZerobss>

080023aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80023aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80023ac:	3204      	adds	r2, #4

080023ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80023ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80023b0:	d3fb      	bcc.n	80023aa <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80023b2:	f7ff ffd7 	bl	8002364 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80023b6:	f00b fdaf 	bl	800df18 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80023ba:	f7ff f903 	bl	80015c4 <main>
  bx  lr    
 80023be:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80023c0:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80023c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80023c8:	2000063c 	.word	0x2000063c
  ldr r2, =_sidata
 80023cc:	0800ef8c 	.word	0x0800ef8c
  ldr r2, =_sbss
 80023d0:	2000063c 	.word	0x2000063c
  ldr r4, =_ebss
 80023d4:	20006be4 	.word	0x20006be4

080023d8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80023d8:	e7fe      	b.n	80023d8 <ADC_IRQHandler>
	...

080023dc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80023e0:	4b0e      	ldr	r3, [pc, #56]	; (800241c <HAL_Init+0x40>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	4a0d      	ldr	r2, [pc, #52]	; (800241c <HAL_Init+0x40>)
 80023e6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80023ea:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80023ec:	4b0b      	ldr	r3, [pc, #44]	; (800241c <HAL_Init+0x40>)
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	4a0a      	ldr	r2, [pc, #40]	; (800241c <HAL_Init+0x40>)
 80023f2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80023f6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80023f8:	4b08      	ldr	r3, [pc, #32]	; (800241c <HAL_Init+0x40>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	4a07      	ldr	r2, [pc, #28]	; (800241c <HAL_Init+0x40>)
 80023fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002402:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002404:	2003      	movs	r0, #3
 8002406:	f000 f8fc 	bl	8002602 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800240a:	200f      	movs	r0, #15
 800240c:	f7ff fece 	bl	80021ac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002410:	f7ff fd6c 	bl	8001eec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002414:	2300      	movs	r3, #0
}
 8002416:	4618      	mov	r0, r3
 8002418:	bd80      	pop	{r7, pc}
 800241a:	bf00      	nop
 800241c:	40023c00 	.word	0x40023c00

08002420 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002420:	b480      	push	{r7}
 8002422:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002424:	4b06      	ldr	r3, [pc, #24]	; (8002440 <HAL_IncTick+0x20>)
 8002426:	781b      	ldrb	r3, [r3, #0]
 8002428:	461a      	mov	r2, r3
 800242a:	4b06      	ldr	r3, [pc, #24]	; (8002444 <HAL_IncTick+0x24>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	4413      	add	r3, r2
 8002430:	4a04      	ldr	r2, [pc, #16]	; (8002444 <HAL_IncTick+0x24>)
 8002432:	6013      	str	r3, [r2, #0]
}
 8002434:	bf00      	nop
 8002436:	46bd      	mov	sp, r7
 8002438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243c:	4770      	bx	lr
 800243e:	bf00      	nop
 8002440:	200004e0 	.word	0x200004e0
 8002444:	20000854 	.word	0x20000854

08002448 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002448:	b480      	push	{r7}
 800244a:	af00      	add	r7, sp, #0
  return uwTick;
 800244c:	4b03      	ldr	r3, [pc, #12]	; (800245c <HAL_GetTick+0x14>)
 800244e:	681b      	ldr	r3, [r3, #0]
}
 8002450:	4618      	mov	r0, r3
 8002452:	46bd      	mov	sp, r7
 8002454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002458:	4770      	bx	lr
 800245a:	bf00      	nop
 800245c:	20000854 	.word	0x20000854

08002460 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b084      	sub	sp, #16
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002468:	f7ff ffee 	bl	8002448 <HAL_GetTick>
 800246c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002478:	d005      	beq.n	8002486 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800247a:	4b0a      	ldr	r3, [pc, #40]	; (80024a4 <HAL_Delay+0x44>)
 800247c:	781b      	ldrb	r3, [r3, #0]
 800247e:	461a      	mov	r2, r3
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	4413      	add	r3, r2
 8002484:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002486:	bf00      	nop
 8002488:	f7ff ffde 	bl	8002448 <HAL_GetTick>
 800248c:	4602      	mov	r2, r0
 800248e:	68bb      	ldr	r3, [r7, #8]
 8002490:	1ad3      	subs	r3, r2, r3
 8002492:	68fa      	ldr	r2, [r7, #12]
 8002494:	429a      	cmp	r2, r3
 8002496:	d8f7      	bhi.n	8002488 <HAL_Delay+0x28>
  {
  }
}
 8002498:	bf00      	nop
 800249a:	bf00      	nop
 800249c:	3710      	adds	r7, #16
 800249e:	46bd      	mov	sp, r7
 80024a0:	bd80      	pop	{r7, pc}
 80024a2:	bf00      	nop
 80024a4:	200004e0 	.word	0x200004e0

080024a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024a8:	b480      	push	{r7}
 80024aa:	b085      	sub	sp, #20
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	f003 0307 	and.w	r3, r3, #7
 80024b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80024b8:	4b0c      	ldr	r3, [pc, #48]	; (80024ec <__NVIC_SetPriorityGrouping+0x44>)
 80024ba:	68db      	ldr	r3, [r3, #12]
 80024bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80024be:	68ba      	ldr	r2, [r7, #8]
 80024c0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80024c4:	4013      	ands	r3, r2
 80024c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80024cc:	68bb      	ldr	r3, [r7, #8]
 80024ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80024d0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80024d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80024d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80024da:	4a04      	ldr	r2, [pc, #16]	; (80024ec <__NVIC_SetPriorityGrouping+0x44>)
 80024dc:	68bb      	ldr	r3, [r7, #8]
 80024de:	60d3      	str	r3, [r2, #12]
}
 80024e0:	bf00      	nop
 80024e2:	3714      	adds	r7, #20
 80024e4:	46bd      	mov	sp, r7
 80024e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ea:	4770      	bx	lr
 80024ec:	e000ed00 	.word	0xe000ed00

080024f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80024f0:	b480      	push	{r7}
 80024f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80024f4:	4b04      	ldr	r3, [pc, #16]	; (8002508 <__NVIC_GetPriorityGrouping+0x18>)
 80024f6:	68db      	ldr	r3, [r3, #12]
 80024f8:	0a1b      	lsrs	r3, r3, #8
 80024fa:	f003 0307 	and.w	r3, r3, #7
}
 80024fe:	4618      	mov	r0, r3
 8002500:	46bd      	mov	sp, r7
 8002502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002506:	4770      	bx	lr
 8002508:	e000ed00 	.word	0xe000ed00

0800250c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800250c:	b480      	push	{r7}
 800250e:	b083      	sub	sp, #12
 8002510:	af00      	add	r7, sp, #0
 8002512:	4603      	mov	r3, r0
 8002514:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002516:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800251a:	2b00      	cmp	r3, #0
 800251c:	db0b      	blt.n	8002536 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800251e:	79fb      	ldrb	r3, [r7, #7]
 8002520:	f003 021f 	and.w	r2, r3, #31
 8002524:	4907      	ldr	r1, [pc, #28]	; (8002544 <__NVIC_EnableIRQ+0x38>)
 8002526:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800252a:	095b      	lsrs	r3, r3, #5
 800252c:	2001      	movs	r0, #1
 800252e:	fa00 f202 	lsl.w	r2, r0, r2
 8002532:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002536:	bf00      	nop
 8002538:	370c      	adds	r7, #12
 800253a:	46bd      	mov	sp, r7
 800253c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002540:	4770      	bx	lr
 8002542:	bf00      	nop
 8002544:	e000e100 	.word	0xe000e100

08002548 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002548:	b480      	push	{r7}
 800254a:	b083      	sub	sp, #12
 800254c:	af00      	add	r7, sp, #0
 800254e:	4603      	mov	r3, r0
 8002550:	6039      	str	r1, [r7, #0]
 8002552:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002554:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002558:	2b00      	cmp	r3, #0
 800255a:	db0a      	blt.n	8002572 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800255c:	683b      	ldr	r3, [r7, #0]
 800255e:	b2da      	uxtb	r2, r3
 8002560:	490c      	ldr	r1, [pc, #48]	; (8002594 <__NVIC_SetPriority+0x4c>)
 8002562:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002566:	0112      	lsls	r2, r2, #4
 8002568:	b2d2      	uxtb	r2, r2
 800256a:	440b      	add	r3, r1
 800256c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002570:	e00a      	b.n	8002588 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002572:	683b      	ldr	r3, [r7, #0]
 8002574:	b2da      	uxtb	r2, r3
 8002576:	4908      	ldr	r1, [pc, #32]	; (8002598 <__NVIC_SetPriority+0x50>)
 8002578:	79fb      	ldrb	r3, [r7, #7]
 800257a:	f003 030f 	and.w	r3, r3, #15
 800257e:	3b04      	subs	r3, #4
 8002580:	0112      	lsls	r2, r2, #4
 8002582:	b2d2      	uxtb	r2, r2
 8002584:	440b      	add	r3, r1
 8002586:	761a      	strb	r2, [r3, #24]
}
 8002588:	bf00      	nop
 800258a:	370c      	adds	r7, #12
 800258c:	46bd      	mov	sp, r7
 800258e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002592:	4770      	bx	lr
 8002594:	e000e100 	.word	0xe000e100
 8002598:	e000ed00 	.word	0xe000ed00

0800259c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800259c:	b480      	push	{r7}
 800259e:	b089      	sub	sp, #36	; 0x24
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	60f8      	str	r0, [r7, #12]
 80025a4:	60b9      	str	r1, [r7, #8]
 80025a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	f003 0307 	and.w	r3, r3, #7
 80025ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025b0:	69fb      	ldr	r3, [r7, #28]
 80025b2:	f1c3 0307 	rsb	r3, r3, #7
 80025b6:	2b04      	cmp	r3, #4
 80025b8:	bf28      	it	cs
 80025ba:	2304      	movcs	r3, #4
 80025bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025be:	69fb      	ldr	r3, [r7, #28]
 80025c0:	3304      	adds	r3, #4
 80025c2:	2b06      	cmp	r3, #6
 80025c4:	d902      	bls.n	80025cc <NVIC_EncodePriority+0x30>
 80025c6:	69fb      	ldr	r3, [r7, #28]
 80025c8:	3b03      	subs	r3, #3
 80025ca:	e000      	b.n	80025ce <NVIC_EncodePriority+0x32>
 80025cc:	2300      	movs	r3, #0
 80025ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025d0:	f04f 32ff 	mov.w	r2, #4294967295
 80025d4:	69bb      	ldr	r3, [r7, #24]
 80025d6:	fa02 f303 	lsl.w	r3, r2, r3
 80025da:	43da      	mvns	r2, r3
 80025dc:	68bb      	ldr	r3, [r7, #8]
 80025de:	401a      	ands	r2, r3
 80025e0:	697b      	ldr	r3, [r7, #20]
 80025e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80025e4:	f04f 31ff 	mov.w	r1, #4294967295
 80025e8:	697b      	ldr	r3, [r7, #20]
 80025ea:	fa01 f303 	lsl.w	r3, r1, r3
 80025ee:	43d9      	mvns	r1, r3
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025f4:	4313      	orrs	r3, r2
         );
}
 80025f6:	4618      	mov	r0, r3
 80025f8:	3724      	adds	r7, #36	; 0x24
 80025fa:	46bd      	mov	sp, r7
 80025fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002600:	4770      	bx	lr

08002602 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002602:	b580      	push	{r7, lr}
 8002604:	b082      	sub	sp, #8
 8002606:	af00      	add	r7, sp, #0
 8002608:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800260a:	6878      	ldr	r0, [r7, #4]
 800260c:	f7ff ff4c 	bl	80024a8 <__NVIC_SetPriorityGrouping>
}
 8002610:	bf00      	nop
 8002612:	3708      	adds	r7, #8
 8002614:	46bd      	mov	sp, r7
 8002616:	bd80      	pop	{r7, pc}

08002618 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002618:	b580      	push	{r7, lr}
 800261a:	b086      	sub	sp, #24
 800261c:	af00      	add	r7, sp, #0
 800261e:	4603      	mov	r3, r0
 8002620:	60b9      	str	r1, [r7, #8]
 8002622:	607a      	str	r2, [r7, #4]
 8002624:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002626:	2300      	movs	r3, #0
 8002628:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800262a:	f7ff ff61 	bl	80024f0 <__NVIC_GetPriorityGrouping>
 800262e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002630:	687a      	ldr	r2, [r7, #4]
 8002632:	68b9      	ldr	r1, [r7, #8]
 8002634:	6978      	ldr	r0, [r7, #20]
 8002636:	f7ff ffb1 	bl	800259c <NVIC_EncodePriority>
 800263a:	4602      	mov	r2, r0
 800263c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002640:	4611      	mov	r1, r2
 8002642:	4618      	mov	r0, r3
 8002644:	f7ff ff80 	bl	8002548 <__NVIC_SetPriority>
}
 8002648:	bf00      	nop
 800264a:	3718      	adds	r7, #24
 800264c:	46bd      	mov	sp, r7
 800264e:	bd80      	pop	{r7, pc}

08002650 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b082      	sub	sp, #8
 8002654:	af00      	add	r7, sp, #0
 8002656:	4603      	mov	r3, r0
 8002658:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800265a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800265e:	4618      	mov	r0, r3
 8002660:	f7ff ff54 	bl	800250c <__NVIC_EnableIRQ>
}
 8002664:	bf00      	nop
 8002666:	3708      	adds	r7, #8
 8002668:	46bd      	mov	sp, r7
 800266a:	bd80      	pop	{r7, pc}

0800266c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800266c:	b480      	push	{r7}
 800266e:	b089      	sub	sp, #36	; 0x24
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
 8002674:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002676:	2300      	movs	r3, #0
 8002678:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800267a:	2300      	movs	r3, #0
 800267c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800267e:	2300      	movs	r3, #0
 8002680:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002682:	2300      	movs	r3, #0
 8002684:	61fb      	str	r3, [r7, #28]
 8002686:	e159      	b.n	800293c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002688:	2201      	movs	r2, #1
 800268a:	69fb      	ldr	r3, [r7, #28]
 800268c:	fa02 f303 	lsl.w	r3, r2, r3
 8002690:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	697a      	ldr	r2, [r7, #20]
 8002698:	4013      	ands	r3, r2
 800269a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800269c:	693a      	ldr	r2, [r7, #16]
 800269e:	697b      	ldr	r3, [r7, #20]
 80026a0:	429a      	cmp	r2, r3
 80026a2:	f040 8148 	bne.w	8002936 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80026a6:	683b      	ldr	r3, [r7, #0]
 80026a8:	685b      	ldr	r3, [r3, #4]
 80026aa:	f003 0303 	and.w	r3, r3, #3
 80026ae:	2b01      	cmp	r3, #1
 80026b0:	d005      	beq.n	80026be <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	685b      	ldr	r3, [r3, #4]
 80026b6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80026ba:	2b02      	cmp	r3, #2
 80026bc:	d130      	bne.n	8002720 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	689b      	ldr	r3, [r3, #8]
 80026c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80026c4:	69fb      	ldr	r3, [r7, #28]
 80026c6:	005b      	lsls	r3, r3, #1
 80026c8:	2203      	movs	r2, #3
 80026ca:	fa02 f303 	lsl.w	r3, r2, r3
 80026ce:	43db      	mvns	r3, r3
 80026d0:	69ba      	ldr	r2, [r7, #24]
 80026d2:	4013      	ands	r3, r2
 80026d4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80026d6:	683b      	ldr	r3, [r7, #0]
 80026d8:	68da      	ldr	r2, [r3, #12]
 80026da:	69fb      	ldr	r3, [r7, #28]
 80026dc:	005b      	lsls	r3, r3, #1
 80026de:	fa02 f303 	lsl.w	r3, r2, r3
 80026e2:	69ba      	ldr	r2, [r7, #24]
 80026e4:	4313      	orrs	r3, r2
 80026e6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	69ba      	ldr	r2, [r7, #24]
 80026ec:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	685b      	ldr	r3, [r3, #4]
 80026f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80026f4:	2201      	movs	r2, #1
 80026f6:	69fb      	ldr	r3, [r7, #28]
 80026f8:	fa02 f303 	lsl.w	r3, r2, r3
 80026fc:	43db      	mvns	r3, r3
 80026fe:	69ba      	ldr	r2, [r7, #24]
 8002700:	4013      	ands	r3, r2
 8002702:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002704:	683b      	ldr	r3, [r7, #0]
 8002706:	685b      	ldr	r3, [r3, #4]
 8002708:	091b      	lsrs	r3, r3, #4
 800270a:	f003 0201 	and.w	r2, r3, #1
 800270e:	69fb      	ldr	r3, [r7, #28]
 8002710:	fa02 f303 	lsl.w	r3, r2, r3
 8002714:	69ba      	ldr	r2, [r7, #24]
 8002716:	4313      	orrs	r3, r2
 8002718:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	69ba      	ldr	r2, [r7, #24]
 800271e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002720:	683b      	ldr	r3, [r7, #0]
 8002722:	685b      	ldr	r3, [r3, #4]
 8002724:	f003 0303 	and.w	r3, r3, #3
 8002728:	2b03      	cmp	r3, #3
 800272a:	d017      	beq.n	800275c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	68db      	ldr	r3, [r3, #12]
 8002730:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002732:	69fb      	ldr	r3, [r7, #28]
 8002734:	005b      	lsls	r3, r3, #1
 8002736:	2203      	movs	r2, #3
 8002738:	fa02 f303 	lsl.w	r3, r2, r3
 800273c:	43db      	mvns	r3, r3
 800273e:	69ba      	ldr	r2, [r7, #24]
 8002740:	4013      	ands	r3, r2
 8002742:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002744:	683b      	ldr	r3, [r7, #0]
 8002746:	689a      	ldr	r2, [r3, #8]
 8002748:	69fb      	ldr	r3, [r7, #28]
 800274a:	005b      	lsls	r3, r3, #1
 800274c:	fa02 f303 	lsl.w	r3, r2, r3
 8002750:	69ba      	ldr	r2, [r7, #24]
 8002752:	4313      	orrs	r3, r2
 8002754:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	69ba      	ldr	r2, [r7, #24]
 800275a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800275c:	683b      	ldr	r3, [r7, #0]
 800275e:	685b      	ldr	r3, [r3, #4]
 8002760:	f003 0303 	and.w	r3, r3, #3
 8002764:	2b02      	cmp	r3, #2
 8002766:	d123      	bne.n	80027b0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002768:	69fb      	ldr	r3, [r7, #28]
 800276a:	08da      	lsrs	r2, r3, #3
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	3208      	adds	r2, #8
 8002770:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002774:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002776:	69fb      	ldr	r3, [r7, #28]
 8002778:	f003 0307 	and.w	r3, r3, #7
 800277c:	009b      	lsls	r3, r3, #2
 800277e:	220f      	movs	r2, #15
 8002780:	fa02 f303 	lsl.w	r3, r2, r3
 8002784:	43db      	mvns	r3, r3
 8002786:	69ba      	ldr	r2, [r7, #24]
 8002788:	4013      	ands	r3, r2
 800278a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800278c:	683b      	ldr	r3, [r7, #0]
 800278e:	691a      	ldr	r2, [r3, #16]
 8002790:	69fb      	ldr	r3, [r7, #28]
 8002792:	f003 0307 	and.w	r3, r3, #7
 8002796:	009b      	lsls	r3, r3, #2
 8002798:	fa02 f303 	lsl.w	r3, r2, r3
 800279c:	69ba      	ldr	r2, [r7, #24]
 800279e:	4313      	orrs	r3, r2
 80027a0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80027a2:	69fb      	ldr	r3, [r7, #28]
 80027a4:	08da      	lsrs	r2, r3, #3
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	3208      	adds	r2, #8
 80027aa:	69b9      	ldr	r1, [r7, #24]
 80027ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80027b6:	69fb      	ldr	r3, [r7, #28]
 80027b8:	005b      	lsls	r3, r3, #1
 80027ba:	2203      	movs	r2, #3
 80027bc:	fa02 f303 	lsl.w	r3, r2, r3
 80027c0:	43db      	mvns	r3, r3
 80027c2:	69ba      	ldr	r2, [r7, #24]
 80027c4:	4013      	ands	r3, r2
 80027c6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	685b      	ldr	r3, [r3, #4]
 80027cc:	f003 0203 	and.w	r2, r3, #3
 80027d0:	69fb      	ldr	r3, [r7, #28]
 80027d2:	005b      	lsls	r3, r3, #1
 80027d4:	fa02 f303 	lsl.w	r3, r2, r3
 80027d8:	69ba      	ldr	r2, [r7, #24]
 80027da:	4313      	orrs	r3, r2
 80027dc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	69ba      	ldr	r2, [r7, #24]
 80027e2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	685b      	ldr	r3, [r3, #4]
 80027e8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	f000 80a2 	beq.w	8002936 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027f2:	2300      	movs	r3, #0
 80027f4:	60fb      	str	r3, [r7, #12]
 80027f6:	4b57      	ldr	r3, [pc, #348]	; (8002954 <HAL_GPIO_Init+0x2e8>)
 80027f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027fa:	4a56      	ldr	r2, [pc, #344]	; (8002954 <HAL_GPIO_Init+0x2e8>)
 80027fc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002800:	6453      	str	r3, [r2, #68]	; 0x44
 8002802:	4b54      	ldr	r3, [pc, #336]	; (8002954 <HAL_GPIO_Init+0x2e8>)
 8002804:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002806:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800280a:	60fb      	str	r3, [r7, #12]
 800280c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800280e:	4a52      	ldr	r2, [pc, #328]	; (8002958 <HAL_GPIO_Init+0x2ec>)
 8002810:	69fb      	ldr	r3, [r7, #28]
 8002812:	089b      	lsrs	r3, r3, #2
 8002814:	3302      	adds	r3, #2
 8002816:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800281a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800281c:	69fb      	ldr	r3, [r7, #28]
 800281e:	f003 0303 	and.w	r3, r3, #3
 8002822:	009b      	lsls	r3, r3, #2
 8002824:	220f      	movs	r2, #15
 8002826:	fa02 f303 	lsl.w	r3, r2, r3
 800282a:	43db      	mvns	r3, r3
 800282c:	69ba      	ldr	r2, [r7, #24]
 800282e:	4013      	ands	r3, r2
 8002830:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	4a49      	ldr	r2, [pc, #292]	; (800295c <HAL_GPIO_Init+0x2f0>)
 8002836:	4293      	cmp	r3, r2
 8002838:	d019      	beq.n	800286e <HAL_GPIO_Init+0x202>
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	4a48      	ldr	r2, [pc, #288]	; (8002960 <HAL_GPIO_Init+0x2f4>)
 800283e:	4293      	cmp	r3, r2
 8002840:	d013      	beq.n	800286a <HAL_GPIO_Init+0x1fe>
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	4a47      	ldr	r2, [pc, #284]	; (8002964 <HAL_GPIO_Init+0x2f8>)
 8002846:	4293      	cmp	r3, r2
 8002848:	d00d      	beq.n	8002866 <HAL_GPIO_Init+0x1fa>
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	4a46      	ldr	r2, [pc, #280]	; (8002968 <HAL_GPIO_Init+0x2fc>)
 800284e:	4293      	cmp	r3, r2
 8002850:	d007      	beq.n	8002862 <HAL_GPIO_Init+0x1f6>
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	4a45      	ldr	r2, [pc, #276]	; (800296c <HAL_GPIO_Init+0x300>)
 8002856:	4293      	cmp	r3, r2
 8002858:	d101      	bne.n	800285e <HAL_GPIO_Init+0x1f2>
 800285a:	2304      	movs	r3, #4
 800285c:	e008      	b.n	8002870 <HAL_GPIO_Init+0x204>
 800285e:	2307      	movs	r3, #7
 8002860:	e006      	b.n	8002870 <HAL_GPIO_Init+0x204>
 8002862:	2303      	movs	r3, #3
 8002864:	e004      	b.n	8002870 <HAL_GPIO_Init+0x204>
 8002866:	2302      	movs	r3, #2
 8002868:	e002      	b.n	8002870 <HAL_GPIO_Init+0x204>
 800286a:	2301      	movs	r3, #1
 800286c:	e000      	b.n	8002870 <HAL_GPIO_Init+0x204>
 800286e:	2300      	movs	r3, #0
 8002870:	69fa      	ldr	r2, [r7, #28]
 8002872:	f002 0203 	and.w	r2, r2, #3
 8002876:	0092      	lsls	r2, r2, #2
 8002878:	4093      	lsls	r3, r2
 800287a:	69ba      	ldr	r2, [r7, #24]
 800287c:	4313      	orrs	r3, r2
 800287e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002880:	4935      	ldr	r1, [pc, #212]	; (8002958 <HAL_GPIO_Init+0x2ec>)
 8002882:	69fb      	ldr	r3, [r7, #28]
 8002884:	089b      	lsrs	r3, r3, #2
 8002886:	3302      	adds	r3, #2
 8002888:	69ba      	ldr	r2, [r7, #24]
 800288a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800288e:	4b38      	ldr	r3, [pc, #224]	; (8002970 <HAL_GPIO_Init+0x304>)
 8002890:	689b      	ldr	r3, [r3, #8]
 8002892:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002894:	693b      	ldr	r3, [r7, #16]
 8002896:	43db      	mvns	r3, r3
 8002898:	69ba      	ldr	r2, [r7, #24]
 800289a:	4013      	ands	r3, r2
 800289c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800289e:	683b      	ldr	r3, [r7, #0]
 80028a0:	685b      	ldr	r3, [r3, #4]
 80028a2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d003      	beq.n	80028b2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80028aa:	69ba      	ldr	r2, [r7, #24]
 80028ac:	693b      	ldr	r3, [r7, #16]
 80028ae:	4313      	orrs	r3, r2
 80028b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80028b2:	4a2f      	ldr	r2, [pc, #188]	; (8002970 <HAL_GPIO_Init+0x304>)
 80028b4:	69bb      	ldr	r3, [r7, #24]
 80028b6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80028b8:	4b2d      	ldr	r3, [pc, #180]	; (8002970 <HAL_GPIO_Init+0x304>)
 80028ba:	68db      	ldr	r3, [r3, #12]
 80028bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028be:	693b      	ldr	r3, [r7, #16]
 80028c0:	43db      	mvns	r3, r3
 80028c2:	69ba      	ldr	r2, [r7, #24]
 80028c4:	4013      	ands	r3, r2
 80028c6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80028c8:	683b      	ldr	r3, [r7, #0]
 80028ca:	685b      	ldr	r3, [r3, #4]
 80028cc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d003      	beq.n	80028dc <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80028d4:	69ba      	ldr	r2, [r7, #24]
 80028d6:	693b      	ldr	r3, [r7, #16]
 80028d8:	4313      	orrs	r3, r2
 80028da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80028dc:	4a24      	ldr	r2, [pc, #144]	; (8002970 <HAL_GPIO_Init+0x304>)
 80028de:	69bb      	ldr	r3, [r7, #24]
 80028e0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80028e2:	4b23      	ldr	r3, [pc, #140]	; (8002970 <HAL_GPIO_Init+0x304>)
 80028e4:	685b      	ldr	r3, [r3, #4]
 80028e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028e8:	693b      	ldr	r3, [r7, #16]
 80028ea:	43db      	mvns	r3, r3
 80028ec:	69ba      	ldr	r2, [r7, #24]
 80028ee:	4013      	ands	r3, r2
 80028f0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80028f2:	683b      	ldr	r3, [r7, #0]
 80028f4:	685b      	ldr	r3, [r3, #4]
 80028f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d003      	beq.n	8002906 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80028fe:	69ba      	ldr	r2, [r7, #24]
 8002900:	693b      	ldr	r3, [r7, #16]
 8002902:	4313      	orrs	r3, r2
 8002904:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002906:	4a1a      	ldr	r2, [pc, #104]	; (8002970 <HAL_GPIO_Init+0x304>)
 8002908:	69bb      	ldr	r3, [r7, #24]
 800290a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800290c:	4b18      	ldr	r3, [pc, #96]	; (8002970 <HAL_GPIO_Init+0x304>)
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002912:	693b      	ldr	r3, [r7, #16]
 8002914:	43db      	mvns	r3, r3
 8002916:	69ba      	ldr	r2, [r7, #24]
 8002918:	4013      	ands	r3, r2
 800291a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800291c:	683b      	ldr	r3, [r7, #0]
 800291e:	685b      	ldr	r3, [r3, #4]
 8002920:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002924:	2b00      	cmp	r3, #0
 8002926:	d003      	beq.n	8002930 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002928:	69ba      	ldr	r2, [r7, #24]
 800292a:	693b      	ldr	r3, [r7, #16]
 800292c:	4313      	orrs	r3, r2
 800292e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002930:	4a0f      	ldr	r2, [pc, #60]	; (8002970 <HAL_GPIO_Init+0x304>)
 8002932:	69bb      	ldr	r3, [r7, #24]
 8002934:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002936:	69fb      	ldr	r3, [r7, #28]
 8002938:	3301      	adds	r3, #1
 800293a:	61fb      	str	r3, [r7, #28]
 800293c:	69fb      	ldr	r3, [r7, #28]
 800293e:	2b0f      	cmp	r3, #15
 8002940:	f67f aea2 	bls.w	8002688 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002944:	bf00      	nop
 8002946:	bf00      	nop
 8002948:	3724      	adds	r7, #36	; 0x24
 800294a:	46bd      	mov	sp, r7
 800294c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002950:	4770      	bx	lr
 8002952:	bf00      	nop
 8002954:	40023800 	.word	0x40023800
 8002958:	40013800 	.word	0x40013800
 800295c:	40020000 	.word	0x40020000
 8002960:	40020400 	.word	0x40020400
 8002964:	40020800 	.word	0x40020800
 8002968:	40020c00 	.word	0x40020c00
 800296c:	40021000 	.word	0x40021000
 8002970:	40013c00 	.word	0x40013c00

08002974 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002974:	b480      	push	{r7}
 8002976:	b085      	sub	sp, #20
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]
 800297c:	460b      	mov	r3, r1
 800297e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	691a      	ldr	r2, [r3, #16]
 8002984:	887b      	ldrh	r3, [r7, #2]
 8002986:	4013      	ands	r3, r2
 8002988:	2b00      	cmp	r3, #0
 800298a:	d002      	beq.n	8002992 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800298c:	2301      	movs	r3, #1
 800298e:	73fb      	strb	r3, [r7, #15]
 8002990:	e001      	b.n	8002996 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002992:	2300      	movs	r3, #0
 8002994:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002996:	7bfb      	ldrb	r3, [r7, #15]
}
 8002998:	4618      	mov	r0, r3
 800299a:	3714      	adds	r7, #20
 800299c:	46bd      	mov	sp, r7
 800299e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a2:	4770      	bx	lr

080029a4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80029a4:	b480      	push	{r7}
 80029a6:	b083      	sub	sp, #12
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
 80029ac:	460b      	mov	r3, r1
 80029ae:	807b      	strh	r3, [r7, #2]
 80029b0:	4613      	mov	r3, r2
 80029b2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80029b4:	787b      	ldrb	r3, [r7, #1]
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d003      	beq.n	80029c2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80029ba:	887a      	ldrh	r2, [r7, #2]
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80029c0:	e003      	b.n	80029ca <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80029c2:	887b      	ldrh	r3, [r7, #2]
 80029c4:	041a      	lsls	r2, r3, #16
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	619a      	str	r2, [r3, #24]
}
 80029ca:	bf00      	nop
 80029cc:	370c      	adds	r7, #12
 80029ce:	46bd      	mov	sp, r7
 80029d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d4:	4770      	bx	lr
	...

080029d8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	b084      	sub	sp, #16
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d101      	bne.n	80029ea <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80029e6:	2301      	movs	r3, #1
 80029e8:	e12b      	b.n	8002c42 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80029f0:	b2db      	uxtb	r3, r3
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d106      	bne.n	8002a04 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	2200      	movs	r2, #0
 80029fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80029fe:	6878      	ldr	r0, [r7, #4]
 8002a00:	f7ff faa0 	bl	8001f44 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	2224      	movs	r2, #36	; 0x24
 8002a08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	681a      	ldr	r2, [r3, #0]
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f022 0201 	bic.w	r2, r2, #1
 8002a1a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	681a      	ldr	r2, [r3, #0]
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002a2a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	681a      	ldr	r2, [r3, #0]
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002a3a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002a3c:	f002 fe76 	bl	800572c <HAL_RCC_GetPCLK1Freq>
 8002a40:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	685b      	ldr	r3, [r3, #4]
 8002a46:	4a81      	ldr	r2, [pc, #516]	; (8002c4c <HAL_I2C_Init+0x274>)
 8002a48:	4293      	cmp	r3, r2
 8002a4a:	d807      	bhi.n	8002a5c <HAL_I2C_Init+0x84>
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	4a80      	ldr	r2, [pc, #512]	; (8002c50 <HAL_I2C_Init+0x278>)
 8002a50:	4293      	cmp	r3, r2
 8002a52:	bf94      	ite	ls
 8002a54:	2301      	movls	r3, #1
 8002a56:	2300      	movhi	r3, #0
 8002a58:	b2db      	uxtb	r3, r3
 8002a5a:	e006      	b.n	8002a6a <HAL_I2C_Init+0x92>
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	4a7d      	ldr	r2, [pc, #500]	; (8002c54 <HAL_I2C_Init+0x27c>)
 8002a60:	4293      	cmp	r3, r2
 8002a62:	bf94      	ite	ls
 8002a64:	2301      	movls	r3, #1
 8002a66:	2300      	movhi	r3, #0
 8002a68:	b2db      	uxtb	r3, r3
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d001      	beq.n	8002a72 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002a6e:	2301      	movs	r3, #1
 8002a70:	e0e7      	b.n	8002c42 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	4a78      	ldr	r2, [pc, #480]	; (8002c58 <HAL_I2C_Init+0x280>)
 8002a76:	fba2 2303 	umull	r2, r3, r2, r3
 8002a7a:	0c9b      	lsrs	r3, r3, #18
 8002a7c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	685b      	ldr	r3, [r3, #4]
 8002a84:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	68ba      	ldr	r2, [r7, #8]
 8002a8e:	430a      	orrs	r2, r1
 8002a90:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	6a1b      	ldr	r3, [r3, #32]
 8002a98:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	685b      	ldr	r3, [r3, #4]
 8002aa0:	4a6a      	ldr	r2, [pc, #424]	; (8002c4c <HAL_I2C_Init+0x274>)
 8002aa2:	4293      	cmp	r3, r2
 8002aa4:	d802      	bhi.n	8002aac <HAL_I2C_Init+0xd4>
 8002aa6:	68bb      	ldr	r3, [r7, #8]
 8002aa8:	3301      	adds	r3, #1
 8002aaa:	e009      	b.n	8002ac0 <HAL_I2C_Init+0xe8>
 8002aac:	68bb      	ldr	r3, [r7, #8]
 8002aae:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002ab2:	fb02 f303 	mul.w	r3, r2, r3
 8002ab6:	4a69      	ldr	r2, [pc, #420]	; (8002c5c <HAL_I2C_Init+0x284>)
 8002ab8:	fba2 2303 	umull	r2, r3, r2, r3
 8002abc:	099b      	lsrs	r3, r3, #6
 8002abe:	3301      	adds	r3, #1
 8002ac0:	687a      	ldr	r2, [r7, #4]
 8002ac2:	6812      	ldr	r2, [r2, #0]
 8002ac4:	430b      	orrs	r3, r1
 8002ac6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	69db      	ldr	r3, [r3, #28]
 8002ace:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002ad2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	685b      	ldr	r3, [r3, #4]
 8002ada:	495c      	ldr	r1, [pc, #368]	; (8002c4c <HAL_I2C_Init+0x274>)
 8002adc:	428b      	cmp	r3, r1
 8002ade:	d819      	bhi.n	8002b14 <HAL_I2C_Init+0x13c>
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	1e59      	subs	r1, r3, #1
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	685b      	ldr	r3, [r3, #4]
 8002ae8:	005b      	lsls	r3, r3, #1
 8002aea:	fbb1 f3f3 	udiv	r3, r1, r3
 8002aee:	1c59      	adds	r1, r3, #1
 8002af0:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002af4:	400b      	ands	r3, r1
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d00a      	beq.n	8002b10 <HAL_I2C_Init+0x138>
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	1e59      	subs	r1, r3, #1
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	685b      	ldr	r3, [r3, #4]
 8002b02:	005b      	lsls	r3, r3, #1
 8002b04:	fbb1 f3f3 	udiv	r3, r1, r3
 8002b08:	3301      	adds	r3, #1
 8002b0a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b0e:	e051      	b.n	8002bb4 <HAL_I2C_Init+0x1dc>
 8002b10:	2304      	movs	r3, #4
 8002b12:	e04f      	b.n	8002bb4 <HAL_I2C_Init+0x1dc>
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	689b      	ldr	r3, [r3, #8]
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d111      	bne.n	8002b40 <HAL_I2C_Init+0x168>
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	1e58      	subs	r0, r3, #1
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	6859      	ldr	r1, [r3, #4]
 8002b24:	460b      	mov	r3, r1
 8002b26:	005b      	lsls	r3, r3, #1
 8002b28:	440b      	add	r3, r1
 8002b2a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b2e:	3301      	adds	r3, #1
 8002b30:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	bf0c      	ite	eq
 8002b38:	2301      	moveq	r3, #1
 8002b3a:	2300      	movne	r3, #0
 8002b3c:	b2db      	uxtb	r3, r3
 8002b3e:	e012      	b.n	8002b66 <HAL_I2C_Init+0x18e>
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	1e58      	subs	r0, r3, #1
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	6859      	ldr	r1, [r3, #4]
 8002b48:	460b      	mov	r3, r1
 8002b4a:	009b      	lsls	r3, r3, #2
 8002b4c:	440b      	add	r3, r1
 8002b4e:	0099      	lsls	r1, r3, #2
 8002b50:	440b      	add	r3, r1
 8002b52:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b56:	3301      	adds	r3, #1
 8002b58:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	bf0c      	ite	eq
 8002b60:	2301      	moveq	r3, #1
 8002b62:	2300      	movne	r3, #0
 8002b64:	b2db      	uxtb	r3, r3
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d001      	beq.n	8002b6e <HAL_I2C_Init+0x196>
 8002b6a:	2301      	movs	r3, #1
 8002b6c:	e022      	b.n	8002bb4 <HAL_I2C_Init+0x1dc>
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	689b      	ldr	r3, [r3, #8]
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d10e      	bne.n	8002b94 <HAL_I2C_Init+0x1bc>
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	1e58      	subs	r0, r3, #1
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	6859      	ldr	r1, [r3, #4]
 8002b7e:	460b      	mov	r3, r1
 8002b80:	005b      	lsls	r3, r3, #1
 8002b82:	440b      	add	r3, r1
 8002b84:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b88:	3301      	adds	r3, #1
 8002b8a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b8e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002b92:	e00f      	b.n	8002bb4 <HAL_I2C_Init+0x1dc>
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	1e58      	subs	r0, r3, #1
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	6859      	ldr	r1, [r3, #4]
 8002b9c:	460b      	mov	r3, r1
 8002b9e:	009b      	lsls	r3, r3, #2
 8002ba0:	440b      	add	r3, r1
 8002ba2:	0099      	lsls	r1, r3, #2
 8002ba4:	440b      	add	r3, r1
 8002ba6:	fbb0 f3f3 	udiv	r3, r0, r3
 8002baa:	3301      	adds	r3, #1
 8002bac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002bb0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002bb4:	6879      	ldr	r1, [r7, #4]
 8002bb6:	6809      	ldr	r1, [r1, #0]
 8002bb8:	4313      	orrs	r3, r2
 8002bba:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	69da      	ldr	r2, [r3, #28]
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	6a1b      	ldr	r3, [r3, #32]
 8002bce:	431a      	orrs	r2, r3
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	430a      	orrs	r2, r1
 8002bd6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	689b      	ldr	r3, [r3, #8]
 8002bde:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002be2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002be6:	687a      	ldr	r2, [r7, #4]
 8002be8:	6911      	ldr	r1, [r2, #16]
 8002bea:	687a      	ldr	r2, [r7, #4]
 8002bec:	68d2      	ldr	r2, [r2, #12]
 8002bee:	4311      	orrs	r1, r2
 8002bf0:	687a      	ldr	r2, [r7, #4]
 8002bf2:	6812      	ldr	r2, [r2, #0]
 8002bf4:	430b      	orrs	r3, r1
 8002bf6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	68db      	ldr	r3, [r3, #12]
 8002bfe:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	695a      	ldr	r2, [r3, #20]
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	699b      	ldr	r3, [r3, #24]
 8002c0a:	431a      	orrs	r2, r3
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	430a      	orrs	r2, r1
 8002c12:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	681a      	ldr	r2, [r3, #0]
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f042 0201 	orr.w	r2, r2, #1
 8002c22:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	2200      	movs	r2, #0
 8002c28:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	2220      	movs	r2, #32
 8002c2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	2200      	movs	r2, #0
 8002c36:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	2200      	movs	r2, #0
 8002c3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002c40:	2300      	movs	r3, #0
}
 8002c42:	4618      	mov	r0, r3
 8002c44:	3710      	adds	r7, #16
 8002c46:	46bd      	mov	sp, r7
 8002c48:	bd80      	pop	{r7, pc}
 8002c4a:	bf00      	nop
 8002c4c:	000186a0 	.word	0x000186a0
 8002c50:	001e847f 	.word	0x001e847f
 8002c54:	003d08ff 	.word	0x003d08ff
 8002c58:	431bde83 	.word	0x431bde83
 8002c5c:	10624dd3 	.word	0x10624dd3

08002c60 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002c60:	b580      	push	{r7, lr}
 8002c62:	b088      	sub	sp, #32
 8002c64:	af02      	add	r7, sp, #8
 8002c66:	60f8      	str	r0, [r7, #12]
 8002c68:	4608      	mov	r0, r1
 8002c6a:	4611      	mov	r1, r2
 8002c6c:	461a      	mov	r2, r3
 8002c6e:	4603      	mov	r3, r0
 8002c70:	817b      	strh	r3, [r7, #10]
 8002c72:	460b      	mov	r3, r1
 8002c74:	813b      	strh	r3, [r7, #8]
 8002c76:	4613      	mov	r3, r2
 8002c78:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002c7a:	f7ff fbe5 	bl	8002448 <HAL_GetTick>
 8002c7e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c86:	b2db      	uxtb	r3, r3
 8002c88:	2b20      	cmp	r3, #32
 8002c8a:	f040 80d9 	bne.w	8002e40 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002c8e:	697b      	ldr	r3, [r7, #20]
 8002c90:	9300      	str	r3, [sp, #0]
 8002c92:	2319      	movs	r3, #25
 8002c94:	2201      	movs	r2, #1
 8002c96:	496d      	ldr	r1, [pc, #436]	; (8002e4c <HAL_I2C_Mem_Write+0x1ec>)
 8002c98:	68f8      	ldr	r0, [r7, #12]
 8002c9a:	f000 fc7f 	bl	800359c <I2C_WaitOnFlagUntilTimeout>
 8002c9e:	4603      	mov	r3, r0
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d001      	beq.n	8002ca8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002ca4:	2302      	movs	r3, #2
 8002ca6:	e0cc      	b.n	8002e42 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002cae:	2b01      	cmp	r3, #1
 8002cb0:	d101      	bne.n	8002cb6 <HAL_I2C_Mem_Write+0x56>
 8002cb2:	2302      	movs	r3, #2
 8002cb4:	e0c5      	b.n	8002e42 <HAL_I2C_Mem_Write+0x1e2>
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	2201      	movs	r2, #1
 8002cba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f003 0301 	and.w	r3, r3, #1
 8002cc8:	2b01      	cmp	r3, #1
 8002cca:	d007      	beq.n	8002cdc <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	681a      	ldr	r2, [r3, #0]
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f042 0201 	orr.w	r2, r2, #1
 8002cda:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	681a      	ldr	r2, [r3, #0]
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002cea:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	2221      	movs	r2, #33	; 0x21
 8002cf0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	2240      	movs	r2, #64	; 0x40
 8002cf8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	2200      	movs	r2, #0
 8002d00:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	6a3a      	ldr	r2, [r7, #32]
 8002d06:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002d0c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d12:	b29a      	uxth	r2, r3
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	4a4d      	ldr	r2, [pc, #308]	; (8002e50 <HAL_I2C_Mem_Write+0x1f0>)
 8002d1c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002d1e:	88f8      	ldrh	r0, [r7, #6]
 8002d20:	893a      	ldrh	r2, [r7, #8]
 8002d22:	8979      	ldrh	r1, [r7, #10]
 8002d24:	697b      	ldr	r3, [r7, #20]
 8002d26:	9301      	str	r3, [sp, #4]
 8002d28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d2a:	9300      	str	r3, [sp, #0]
 8002d2c:	4603      	mov	r3, r0
 8002d2e:	68f8      	ldr	r0, [r7, #12]
 8002d30:	f000 fab6 	bl	80032a0 <I2C_RequestMemoryWrite>
 8002d34:	4603      	mov	r3, r0
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d052      	beq.n	8002de0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002d3a:	2301      	movs	r3, #1
 8002d3c:	e081      	b.n	8002e42 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d3e:	697a      	ldr	r2, [r7, #20]
 8002d40:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002d42:	68f8      	ldr	r0, [r7, #12]
 8002d44:	f000 fd00 	bl	8003748 <I2C_WaitOnTXEFlagUntilTimeout>
 8002d48:	4603      	mov	r3, r0
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d00d      	beq.n	8002d6a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d52:	2b04      	cmp	r3, #4
 8002d54:	d107      	bne.n	8002d66 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	681a      	ldr	r2, [r3, #0]
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d64:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002d66:	2301      	movs	r3, #1
 8002d68:	e06b      	b.n	8002e42 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d6e:	781a      	ldrb	r2, [r3, #0]
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d7a:	1c5a      	adds	r2, r3, #1
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d84:	3b01      	subs	r3, #1
 8002d86:	b29a      	uxth	r2, r3
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d90:	b29b      	uxth	r3, r3
 8002d92:	3b01      	subs	r3, #1
 8002d94:	b29a      	uxth	r2, r3
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	695b      	ldr	r3, [r3, #20]
 8002da0:	f003 0304 	and.w	r3, r3, #4
 8002da4:	2b04      	cmp	r3, #4
 8002da6:	d11b      	bne.n	8002de0 <HAL_I2C_Mem_Write+0x180>
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d017      	beq.n	8002de0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002db4:	781a      	ldrb	r2, [r3, #0]
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dc0:	1c5a      	adds	r2, r3, #1
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002dca:	3b01      	subs	r3, #1
 8002dcc:	b29a      	uxth	r2, r3
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002dd6:	b29b      	uxth	r3, r3
 8002dd8:	3b01      	subs	r3, #1
 8002dda:	b29a      	uxth	r2, r3
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d1aa      	bne.n	8002d3e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002de8:	697a      	ldr	r2, [r7, #20]
 8002dea:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002dec:	68f8      	ldr	r0, [r7, #12]
 8002dee:	f000 fcec 	bl	80037ca <I2C_WaitOnBTFFlagUntilTimeout>
 8002df2:	4603      	mov	r3, r0
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d00d      	beq.n	8002e14 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dfc:	2b04      	cmp	r3, #4
 8002dfe:	d107      	bne.n	8002e10 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	681a      	ldr	r2, [r3, #0]
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002e0e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002e10:	2301      	movs	r3, #1
 8002e12:	e016      	b.n	8002e42 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	681a      	ldr	r2, [r3, #0]
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002e22:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	2220      	movs	r2, #32
 8002e28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	2200      	movs	r2, #0
 8002e30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	2200      	movs	r2, #0
 8002e38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002e3c:	2300      	movs	r3, #0
 8002e3e:	e000      	b.n	8002e42 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002e40:	2302      	movs	r3, #2
  }
}
 8002e42:	4618      	mov	r0, r3
 8002e44:	3718      	adds	r7, #24
 8002e46:	46bd      	mov	sp, r7
 8002e48:	bd80      	pop	{r7, pc}
 8002e4a:	bf00      	nop
 8002e4c:	00100002 	.word	0x00100002
 8002e50:	ffff0000 	.word	0xffff0000

08002e54 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b08c      	sub	sp, #48	; 0x30
 8002e58:	af02      	add	r7, sp, #8
 8002e5a:	60f8      	str	r0, [r7, #12]
 8002e5c:	4608      	mov	r0, r1
 8002e5e:	4611      	mov	r1, r2
 8002e60:	461a      	mov	r2, r3
 8002e62:	4603      	mov	r3, r0
 8002e64:	817b      	strh	r3, [r7, #10]
 8002e66:	460b      	mov	r3, r1
 8002e68:	813b      	strh	r3, [r7, #8]
 8002e6a:	4613      	mov	r3, r2
 8002e6c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002e6e:	f7ff faeb 	bl	8002448 <HAL_GetTick>
 8002e72:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e7a:	b2db      	uxtb	r3, r3
 8002e7c:	2b20      	cmp	r3, #32
 8002e7e:	f040 8208 	bne.w	8003292 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002e82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e84:	9300      	str	r3, [sp, #0]
 8002e86:	2319      	movs	r3, #25
 8002e88:	2201      	movs	r2, #1
 8002e8a:	497b      	ldr	r1, [pc, #492]	; (8003078 <HAL_I2C_Mem_Read+0x224>)
 8002e8c:	68f8      	ldr	r0, [r7, #12]
 8002e8e:	f000 fb85 	bl	800359c <I2C_WaitOnFlagUntilTimeout>
 8002e92:	4603      	mov	r3, r0
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d001      	beq.n	8002e9c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8002e98:	2302      	movs	r3, #2
 8002e9a:	e1fb      	b.n	8003294 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ea2:	2b01      	cmp	r3, #1
 8002ea4:	d101      	bne.n	8002eaa <HAL_I2C_Mem_Read+0x56>
 8002ea6:	2302      	movs	r3, #2
 8002ea8:	e1f4      	b.n	8003294 <HAL_I2C_Mem_Read+0x440>
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	2201      	movs	r2, #1
 8002eae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f003 0301 	and.w	r3, r3, #1
 8002ebc:	2b01      	cmp	r3, #1
 8002ebe:	d007      	beq.n	8002ed0 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	681a      	ldr	r2, [r3, #0]
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f042 0201 	orr.w	r2, r2, #1
 8002ece:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	681a      	ldr	r2, [r3, #0]
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002ede:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	2222      	movs	r2, #34	; 0x22
 8002ee4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	2240      	movs	r2, #64	; 0x40
 8002eec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002efa:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8002f00:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f06:	b29a      	uxth	r2, r3
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	4a5b      	ldr	r2, [pc, #364]	; (800307c <HAL_I2C_Mem_Read+0x228>)
 8002f10:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002f12:	88f8      	ldrh	r0, [r7, #6]
 8002f14:	893a      	ldrh	r2, [r7, #8]
 8002f16:	8979      	ldrh	r1, [r7, #10]
 8002f18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f1a:	9301      	str	r3, [sp, #4]
 8002f1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f1e:	9300      	str	r3, [sp, #0]
 8002f20:	4603      	mov	r3, r0
 8002f22:	68f8      	ldr	r0, [r7, #12]
 8002f24:	f000 fa52 	bl	80033cc <I2C_RequestMemoryRead>
 8002f28:	4603      	mov	r3, r0
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d001      	beq.n	8002f32 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8002f2e:	2301      	movs	r3, #1
 8002f30:	e1b0      	b.n	8003294 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d113      	bne.n	8002f62 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	623b      	str	r3, [r7, #32]
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	695b      	ldr	r3, [r3, #20]
 8002f44:	623b      	str	r3, [r7, #32]
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	699b      	ldr	r3, [r3, #24]
 8002f4c:	623b      	str	r3, [r7, #32]
 8002f4e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	681a      	ldr	r2, [r3, #0]
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002f5e:	601a      	str	r2, [r3, #0]
 8002f60:	e184      	b.n	800326c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f66:	2b01      	cmp	r3, #1
 8002f68:	d11b      	bne.n	8002fa2 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	681a      	ldr	r2, [r3, #0]
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002f78:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f7a:	2300      	movs	r3, #0
 8002f7c:	61fb      	str	r3, [r7, #28]
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	695b      	ldr	r3, [r3, #20]
 8002f84:	61fb      	str	r3, [r7, #28]
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	699b      	ldr	r3, [r3, #24]
 8002f8c:	61fb      	str	r3, [r7, #28]
 8002f8e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	681a      	ldr	r2, [r3, #0]
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002f9e:	601a      	str	r2, [r3, #0]
 8002fa0:	e164      	b.n	800326c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fa6:	2b02      	cmp	r3, #2
 8002fa8:	d11b      	bne.n	8002fe2 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	681a      	ldr	r2, [r3, #0]
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002fb8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	681a      	ldr	r2, [r3, #0]
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002fc8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002fca:	2300      	movs	r3, #0
 8002fcc:	61bb      	str	r3, [r7, #24]
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	695b      	ldr	r3, [r3, #20]
 8002fd4:	61bb      	str	r3, [r7, #24]
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	699b      	ldr	r3, [r3, #24]
 8002fdc:	61bb      	str	r3, [r7, #24]
 8002fde:	69bb      	ldr	r3, [r7, #24]
 8002fe0:	e144      	b.n	800326c <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	617b      	str	r3, [r7, #20]
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	695b      	ldr	r3, [r3, #20]
 8002fec:	617b      	str	r3, [r7, #20]
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	699b      	ldr	r3, [r3, #24]
 8002ff4:	617b      	str	r3, [r7, #20]
 8002ff6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002ff8:	e138      	b.n	800326c <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ffe:	2b03      	cmp	r3, #3
 8003000:	f200 80f1 	bhi.w	80031e6 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003008:	2b01      	cmp	r3, #1
 800300a:	d123      	bne.n	8003054 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800300c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800300e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003010:	68f8      	ldr	r0, [r7, #12]
 8003012:	f000 fc1b 	bl	800384c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003016:	4603      	mov	r3, r0
 8003018:	2b00      	cmp	r3, #0
 800301a:	d001      	beq.n	8003020 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 800301c:	2301      	movs	r3, #1
 800301e:	e139      	b.n	8003294 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	691a      	ldr	r2, [r3, #16]
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800302a:	b2d2      	uxtb	r2, r2
 800302c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003032:	1c5a      	adds	r2, r3, #1
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800303c:	3b01      	subs	r3, #1
 800303e:	b29a      	uxth	r2, r3
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003048:	b29b      	uxth	r3, r3
 800304a:	3b01      	subs	r3, #1
 800304c:	b29a      	uxth	r2, r3
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003052:	e10b      	b.n	800326c <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003058:	2b02      	cmp	r3, #2
 800305a:	d14e      	bne.n	80030fa <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800305c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800305e:	9300      	str	r3, [sp, #0]
 8003060:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003062:	2200      	movs	r2, #0
 8003064:	4906      	ldr	r1, [pc, #24]	; (8003080 <HAL_I2C_Mem_Read+0x22c>)
 8003066:	68f8      	ldr	r0, [r7, #12]
 8003068:	f000 fa98 	bl	800359c <I2C_WaitOnFlagUntilTimeout>
 800306c:	4603      	mov	r3, r0
 800306e:	2b00      	cmp	r3, #0
 8003070:	d008      	beq.n	8003084 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003072:	2301      	movs	r3, #1
 8003074:	e10e      	b.n	8003294 <HAL_I2C_Mem_Read+0x440>
 8003076:	bf00      	nop
 8003078:	00100002 	.word	0x00100002
 800307c:	ffff0000 	.word	0xffff0000
 8003080:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	681a      	ldr	r2, [r3, #0]
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003092:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	691a      	ldr	r2, [r3, #16]
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800309e:	b2d2      	uxtb	r2, r2
 80030a0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030a6:	1c5a      	adds	r2, r3, #1
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030b0:	3b01      	subs	r3, #1
 80030b2:	b29a      	uxth	r2, r3
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030bc:	b29b      	uxth	r3, r3
 80030be:	3b01      	subs	r3, #1
 80030c0:	b29a      	uxth	r2, r3
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	691a      	ldr	r2, [r3, #16]
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030d0:	b2d2      	uxtb	r2, r2
 80030d2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030d8:	1c5a      	adds	r2, r3, #1
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030e2:	3b01      	subs	r3, #1
 80030e4:	b29a      	uxth	r2, r3
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030ee:	b29b      	uxth	r3, r3
 80030f0:	3b01      	subs	r3, #1
 80030f2:	b29a      	uxth	r2, r3
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	855a      	strh	r2, [r3, #42]	; 0x2a
 80030f8:	e0b8      	b.n	800326c <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80030fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030fc:	9300      	str	r3, [sp, #0]
 80030fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003100:	2200      	movs	r2, #0
 8003102:	4966      	ldr	r1, [pc, #408]	; (800329c <HAL_I2C_Mem_Read+0x448>)
 8003104:	68f8      	ldr	r0, [r7, #12]
 8003106:	f000 fa49 	bl	800359c <I2C_WaitOnFlagUntilTimeout>
 800310a:	4603      	mov	r3, r0
 800310c:	2b00      	cmp	r3, #0
 800310e:	d001      	beq.n	8003114 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003110:	2301      	movs	r3, #1
 8003112:	e0bf      	b.n	8003294 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	681a      	ldr	r2, [r3, #0]
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003122:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	691a      	ldr	r2, [r3, #16]
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800312e:	b2d2      	uxtb	r2, r2
 8003130:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003136:	1c5a      	adds	r2, r3, #1
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003140:	3b01      	subs	r3, #1
 8003142:	b29a      	uxth	r2, r3
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800314c:	b29b      	uxth	r3, r3
 800314e:	3b01      	subs	r3, #1
 8003150:	b29a      	uxth	r2, r3
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003156:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003158:	9300      	str	r3, [sp, #0]
 800315a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800315c:	2200      	movs	r2, #0
 800315e:	494f      	ldr	r1, [pc, #316]	; (800329c <HAL_I2C_Mem_Read+0x448>)
 8003160:	68f8      	ldr	r0, [r7, #12]
 8003162:	f000 fa1b 	bl	800359c <I2C_WaitOnFlagUntilTimeout>
 8003166:	4603      	mov	r3, r0
 8003168:	2b00      	cmp	r3, #0
 800316a:	d001      	beq.n	8003170 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 800316c:	2301      	movs	r3, #1
 800316e:	e091      	b.n	8003294 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	681a      	ldr	r2, [r3, #0]
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800317e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	691a      	ldr	r2, [r3, #16]
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800318a:	b2d2      	uxtb	r2, r2
 800318c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003192:	1c5a      	adds	r2, r3, #1
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800319c:	3b01      	subs	r3, #1
 800319e:	b29a      	uxth	r2, r3
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031a8:	b29b      	uxth	r3, r3
 80031aa:	3b01      	subs	r3, #1
 80031ac:	b29a      	uxth	r2, r3
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	691a      	ldr	r2, [r3, #16]
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031bc:	b2d2      	uxtb	r2, r2
 80031be:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031c4:	1c5a      	adds	r2, r3, #1
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031ce:	3b01      	subs	r3, #1
 80031d0:	b29a      	uxth	r2, r3
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031da:	b29b      	uxth	r3, r3
 80031dc:	3b01      	subs	r3, #1
 80031de:	b29a      	uxth	r2, r3
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80031e4:	e042      	b.n	800326c <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80031e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80031e8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80031ea:	68f8      	ldr	r0, [r7, #12]
 80031ec:	f000 fb2e 	bl	800384c <I2C_WaitOnRXNEFlagUntilTimeout>
 80031f0:	4603      	mov	r3, r0
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d001      	beq.n	80031fa <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80031f6:	2301      	movs	r3, #1
 80031f8:	e04c      	b.n	8003294 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	691a      	ldr	r2, [r3, #16]
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003204:	b2d2      	uxtb	r2, r2
 8003206:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800320c:	1c5a      	adds	r2, r3, #1
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003216:	3b01      	subs	r3, #1
 8003218:	b29a      	uxth	r2, r3
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003222:	b29b      	uxth	r3, r3
 8003224:	3b01      	subs	r3, #1
 8003226:	b29a      	uxth	r2, r3
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	695b      	ldr	r3, [r3, #20]
 8003232:	f003 0304 	and.w	r3, r3, #4
 8003236:	2b04      	cmp	r3, #4
 8003238:	d118      	bne.n	800326c <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	691a      	ldr	r2, [r3, #16]
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003244:	b2d2      	uxtb	r2, r2
 8003246:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800324c:	1c5a      	adds	r2, r3, #1
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003256:	3b01      	subs	r3, #1
 8003258:	b29a      	uxth	r2, r3
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003262:	b29b      	uxth	r3, r3
 8003264:	3b01      	subs	r3, #1
 8003266:	b29a      	uxth	r2, r3
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003270:	2b00      	cmp	r3, #0
 8003272:	f47f aec2 	bne.w	8002ffa <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	2220      	movs	r2, #32
 800327a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	2200      	movs	r2, #0
 8003282:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	2200      	movs	r2, #0
 800328a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800328e:	2300      	movs	r3, #0
 8003290:	e000      	b.n	8003294 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8003292:	2302      	movs	r3, #2
  }
}
 8003294:	4618      	mov	r0, r3
 8003296:	3728      	adds	r7, #40	; 0x28
 8003298:	46bd      	mov	sp, r7
 800329a:	bd80      	pop	{r7, pc}
 800329c:	00010004 	.word	0x00010004

080032a0 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80032a0:	b580      	push	{r7, lr}
 80032a2:	b088      	sub	sp, #32
 80032a4:	af02      	add	r7, sp, #8
 80032a6:	60f8      	str	r0, [r7, #12]
 80032a8:	4608      	mov	r0, r1
 80032aa:	4611      	mov	r1, r2
 80032ac:	461a      	mov	r2, r3
 80032ae:	4603      	mov	r3, r0
 80032b0:	817b      	strh	r3, [r7, #10]
 80032b2:	460b      	mov	r3, r1
 80032b4:	813b      	strh	r3, [r7, #8]
 80032b6:	4613      	mov	r3, r2
 80032b8:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	681a      	ldr	r2, [r3, #0]
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80032c8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80032ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032cc:	9300      	str	r3, [sp, #0]
 80032ce:	6a3b      	ldr	r3, [r7, #32]
 80032d0:	2200      	movs	r2, #0
 80032d2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80032d6:	68f8      	ldr	r0, [r7, #12]
 80032d8:	f000 f960 	bl	800359c <I2C_WaitOnFlagUntilTimeout>
 80032dc:	4603      	mov	r3, r0
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d00d      	beq.n	80032fe <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032ec:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80032f0:	d103      	bne.n	80032fa <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80032f8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80032fa:	2303      	movs	r3, #3
 80032fc:	e05f      	b.n	80033be <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80032fe:	897b      	ldrh	r3, [r7, #10]
 8003300:	b2db      	uxtb	r3, r3
 8003302:	461a      	mov	r2, r3
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800330c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800330e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003310:	6a3a      	ldr	r2, [r7, #32]
 8003312:	492d      	ldr	r1, [pc, #180]	; (80033c8 <I2C_RequestMemoryWrite+0x128>)
 8003314:	68f8      	ldr	r0, [r7, #12]
 8003316:	f000 f998 	bl	800364a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800331a:	4603      	mov	r3, r0
 800331c:	2b00      	cmp	r3, #0
 800331e:	d001      	beq.n	8003324 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003320:	2301      	movs	r3, #1
 8003322:	e04c      	b.n	80033be <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003324:	2300      	movs	r3, #0
 8003326:	617b      	str	r3, [r7, #20]
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	695b      	ldr	r3, [r3, #20]
 800332e:	617b      	str	r3, [r7, #20]
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	699b      	ldr	r3, [r3, #24]
 8003336:	617b      	str	r3, [r7, #20]
 8003338:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800333a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800333c:	6a39      	ldr	r1, [r7, #32]
 800333e:	68f8      	ldr	r0, [r7, #12]
 8003340:	f000 fa02 	bl	8003748 <I2C_WaitOnTXEFlagUntilTimeout>
 8003344:	4603      	mov	r3, r0
 8003346:	2b00      	cmp	r3, #0
 8003348:	d00d      	beq.n	8003366 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800334e:	2b04      	cmp	r3, #4
 8003350:	d107      	bne.n	8003362 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	681a      	ldr	r2, [r3, #0]
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003360:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003362:	2301      	movs	r3, #1
 8003364:	e02b      	b.n	80033be <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003366:	88fb      	ldrh	r3, [r7, #6]
 8003368:	2b01      	cmp	r3, #1
 800336a:	d105      	bne.n	8003378 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800336c:	893b      	ldrh	r3, [r7, #8]
 800336e:	b2da      	uxtb	r2, r3
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	611a      	str	r2, [r3, #16]
 8003376:	e021      	b.n	80033bc <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003378:	893b      	ldrh	r3, [r7, #8]
 800337a:	0a1b      	lsrs	r3, r3, #8
 800337c:	b29b      	uxth	r3, r3
 800337e:	b2da      	uxtb	r2, r3
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003386:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003388:	6a39      	ldr	r1, [r7, #32]
 800338a:	68f8      	ldr	r0, [r7, #12]
 800338c:	f000 f9dc 	bl	8003748 <I2C_WaitOnTXEFlagUntilTimeout>
 8003390:	4603      	mov	r3, r0
 8003392:	2b00      	cmp	r3, #0
 8003394:	d00d      	beq.n	80033b2 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800339a:	2b04      	cmp	r3, #4
 800339c:	d107      	bne.n	80033ae <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	681a      	ldr	r2, [r3, #0]
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80033ac:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80033ae:	2301      	movs	r3, #1
 80033b0:	e005      	b.n	80033be <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80033b2:	893b      	ldrh	r3, [r7, #8]
 80033b4:	b2da      	uxtb	r2, r3
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80033bc:	2300      	movs	r3, #0
}
 80033be:	4618      	mov	r0, r3
 80033c0:	3718      	adds	r7, #24
 80033c2:	46bd      	mov	sp, r7
 80033c4:	bd80      	pop	{r7, pc}
 80033c6:	bf00      	nop
 80033c8:	00010002 	.word	0x00010002

080033cc <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	b088      	sub	sp, #32
 80033d0:	af02      	add	r7, sp, #8
 80033d2:	60f8      	str	r0, [r7, #12]
 80033d4:	4608      	mov	r0, r1
 80033d6:	4611      	mov	r1, r2
 80033d8:	461a      	mov	r2, r3
 80033da:	4603      	mov	r3, r0
 80033dc:	817b      	strh	r3, [r7, #10]
 80033de:	460b      	mov	r3, r1
 80033e0:	813b      	strh	r3, [r7, #8]
 80033e2:	4613      	mov	r3, r2
 80033e4:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	681a      	ldr	r2, [r3, #0]
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80033f4:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	681a      	ldr	r2, [r3, #0]
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003404:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003406:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003408:	9300      	str	r3, [sp, #0]
 800340a:	6a3b      	ldr	r3, [r7, #32]
 800340c:	2200      	movs	r2, #0
 800340e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003412:	68f8      	ldr	r0, [r7, #12]
 8003414:	f000 f8c2 	bl	800359c <I2C_WaitOnFlagUntilTimeout>
 8003418:	4603      	mov	r3, r0
 800341a:	2b00      	cmp	r3, #0
 800341c:	d00d      	beq.n	800343a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003428:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800342c:	d103      	bne.n	8003436 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003434:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003436:	2303      	movs	r3, #3
 8003438:	e0aa      	b.n	8003590 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800343a:	897b      	ldrh	r3, [r7, #10]
 800343c:	b2db      	uxtb	r3, r3
 800343e:	461a      	mov	r2, r3
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003448:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800344a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800344c:	6a3a      	ldr	r2, [r7, #32]
 800344e:	4952      	ldr	r1, [pc, #328]	; (8003598 <I2C_RequestMemoryRead+0x1cc>)
 8003450:	68f8      	ldr	r0, [r7, #12]
 8003452:	f000 f8fa 	bl	800364a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003456:	4603      	mov	r3, r0
 8003458:	2b00      	cmp	r3, #0
 800345a:	d001      	beq.n	8003460 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 800345c:	2301      	movs	r3, #1
 800345e:	e097      	b.n	8003590 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003460:	2300      	movs	r3, #0
 8003462:	617b      	str	r3, [r7, #20]
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	695b      	ldr	r3, [r3, #20]
 800346a:	617b      	str	r3, [r7, #20]
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	699b      	ldr	r3, [r3, #24]
 8003472:	617b      	str	r3, [r7, #20]
 8003474:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003476:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003478:	6a39      	ldr	r1, [r7, #32]
 800347a:	68f8      	ldr	r0, [r7, #12]
 800347c:	f000 f964 	bl	8003748 <I2C_WaitOnTXEFlagUntilTimeout>
 8003480:	4603      	mov	r3, r0
 8003482:	2b00      	cmp	r3, #0
 8003484:	d00d      	beq.n	80034a2 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800348a:	2b04      	cmp	r3, #4
 800348c:	d107      	bne.n	800349e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	681a      	ldr	r2, [r3, #0]
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800349c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800349e:	2301      	movs	r3, #1
 80034a0:	e076      	b.n	8003590 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80034a2:	88fb      	ldrh	r3, [r7, #6]
 80034a4:	2b01      	cmp	r3, #1
 80034a6:	d105      	bne.n	80034b4 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80034a8:	893b      	ldrh	r3, [r7, #8]
 80034aa:	b2da      	uxtb	r2, r3
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	611a      	str	r2, [r3, #16]
 80034b2:	e021      	b.n	80034f8 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80034b4:	893b      	ldrh	r3, [r7, #8]
 80034b6:	0a1b      	lsrs	r3, r3, #8
 80034b8:	b29b      	uxth	r3, r3
 80034ba:	b2da      	uxtb	r2, r3
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80034c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80034c4:	6a39      	ldr	r1, [r7, #32]
 80034c6:	68f8      	ldr	r0, [r7, #12]
 80034c8:	f000 f93e 	bl	8003748 <I2C_WaitOnTXEFlagUntilTimeout>
 80034cc:	4603      	mov	r3, r0
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d00d      	beq.n	80034ee <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034d6:	2b04      	cmp	r3, #4
 80034d8:	d107      	bne.n	80034ea <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	681a      	ldr	r2, [r3, #0]
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80034e8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80034ea:	2301      	movs	r3, #1
 80034ec:	e050      	b.n	8003590 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80034ee:	893b      	ldrh	r3, [r7, #8]
 80034f0:	b2da      	uxtb	r2, r3
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80034f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80034fa:	6a39      	ldr	r1, [r7, #32]
 80034fc:	68f8      	ldr	r0, [r7, #12]
 80034fe:	f000 f923 	bl	8003748 <I2C_WaitOnTXEFlagUntilTimeout>
 8003502:	4603      	mov	r3, r0
 8003504:	2b00      	cmp	r3, #0
 8003506:	d00d      	beq.n	8003524 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800350c:	2b04      	cmp	r3, #4
 800350e:	d107      	bne.n	8003520 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	681a      	ldr	r2, [r3, #0]
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800351e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003520:	2301      	movs	r3, #1
 8003522:	e035      	b.n	8003590 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	681a      	ldr	r2, [r3, #0]
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003532:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003534:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003536:	9300      	str	r3, [sp, #0]
 8003538:	6a3b      	ldr	r3, [r7, #32]
 800353a:	2200      	movs	r2, #0
 800353c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003540:	68f8      	ldr	r0, [r7, #12]
 8003542:	f000 f82b 	bl	800359c <I2C_WaitOnFlagUntilTimeout>
 8003546:	4603      	mov	r3, r0
 8003548:	2b00      	cmp	r3, #0
 800354a:	d00d      	beq.n	8003568 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003556:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800355a:	d103      	bne.n	8003564 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003562:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003564:	2303      	movs	r3, #3
 8003566:	e013      	b.n	8003590 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003568:	897b      	ldrh	r3, [r7, #10]
 800356a:	b2db      	uxtb	r3, r3
 800356c:	f043 0301 	orr.w	r3, r3, #1
 8003570:	b2da      	uxtb	r2, r3
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003578:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800357a:	6a3a      	ldr	r2, [r7, #32]
 800357c:	4906      	ldr	r1, [pc, #24]	; (8003598 <I2C_RequestMemoryRead+0x1cc>)
 800357e:	68f8      	ldr	r0, [r7, #12]
 8003580:	f000 f863 	bl	800364a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003584:	4603      	mov	r3, r0
 8003586:	2b00      	cmp	r3, #0
 8003588:	d001      	beq.n	800358e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800358a:	2301      	movs	r3, #1
 800358c:	e000      	b.n	8003590 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800358e:	2300      	movs	r3, #0
}
 8003590:	4618      	mov	r0, r3
 8003592:	3718      	adds	r7, #24
 8003594:	46bd      	mov	sp, r7
 8003596:	bd80      	pop	{r7, pc}
 8003598:	00010002 	.word	0x00010002

0800359c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800359c:	b580      	push	{r7, lr}
 800359e:	b084      	sub	sp, #16
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	60f8      	str	r0, [r7, #12]
 80035a4:	60b9      	str	r1, [r7, #8]
 80035a6:	603b      	str	r3, [r7, #0]
 80035a8:	4613      	mov	r3, r2
 80035aa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80035ac:	e025      	b.n	80035fa <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80035ae:	683b      	ldr	r3, [r7, #0]
 80035b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035b4:	d021      	beq.n	80035fa <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035b6:	f7fe ff47 	bl	8002448 <HAL_GetTick>
 80035ba:	4602      	mov	r2, r0
 80035bc:	69bb      	ldr	r3, [r7, #24]
 80035be:	1ad3      	subs	r3, r2, r3
 80035c0:	683a      	ldr	r2, [r7, #0]
 80035c2:	429a      	cmp	r2, r3
 80035c4:	d302      	bcc.n	80035cc <I2C_WaitOnFlagUntilTimeout+0x30>
 80035c6:	683b      	ldr	r3, [r7, #0]
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d116      	bne.n	80035fa <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	2200      	movs	r2, #0
 80035d0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	2220      	movs	r2, #32
 80035d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	2200      	movs	r2, #0
 80035de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035e6:	f043 0220 	orr.w	r2, r3, #32
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	2200      	movs	r2, #0
 80035f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80035f6:	2301      	movs	r3, #1
 80035f8:	e023      	b.n	8003642 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80035fa:	68bb      	ldr	r3, [r7, #8]
 80035fc:	0c1b      	lsrs	r3, r3, #16
 80035fe:	b2db      	uxtb	r3, r3
 8003600:	2b01      	cmp	r3, #1
 8003602:	d10d      	bne.n	8003620 <I2C_WaitOnFlagUntilTimeout+0x84>
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	695b      	ldr	r3, [r3, #20]
 800360a:	43da      	mvns	r2, r3
 800360c:	68bb      	ldr	r3, [r7, #8]
 800360e:	4013      	ands	r3, r2
 8003610:	b29b      	uxth	r3, r3
 8003612:	2b00      	cmp	r3, #0
 8003614:	bf0c      	ite	eq
 8003616:	2301      	moveq	r3, #1
 8003618:	2300      	movne	r3, #0
 800361a:	b2db      	uxtb	r3, r3
 800361c:	461a      	mov	r2, r3
 800361e:	e00c      	b.n	800363a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	699b      	ldr	r3, [r3, #24]
 8003626:	43da      	mvns	r2, r3
 8003628:	68bb      	ldr	r3, [r7, #8]
 800362a:	4013      	ands	r3, r2
 800362c:	b29b      	uxth	r3, r3
 800362e:	2b00      	cmp	r3, #0
 8003630:	bf0c      	ite	eq
 8003632:	2301      	moveq	r3, #1
 8003634:	2300      	movne	r3, #0
 8003636:	b2db      	uxtb	r3, r3
 8003638:	461a      	mov	r2, r3
 800363a:	79fb      	ldrb	r3, [r7, #7]
 800363c:	429a      	cmp	r2, r3
 800363e:	d0b6      	beq.n	80035ae <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003640:	2300      	movs	r3, #0
}
 8003642:	4618      	mov	r0, r3
 8003644:	3710      	adds	r7, #16
 8003646:	46bd      	mov	sp, r7
 8003648:	bd80      	pop	{r7, pc}

0800364a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800364a:	b580      	push	{r7, lr}
 800364c:	b084      	sub	sp, #16
 800364e:	af00      	add	r7, sp, #0
 8003650:	60f8      	str	r0, [r7, #12]
 8003652:	60b9      	str	r1, [r7, #8]
 8003654:	607a      	str	r2, [r7, #4]
 8003656:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003658:	e051      	b.n	80036fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	695b      	ldr	r3, [r3, #20]
 8003660:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003664:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003668:	d123      	bne.n	80036b2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	681a      	ldr	r2, [r3, #0]
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003678:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003682:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	2200      	movs	r2, #0
 8003688:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	2220      	movs	r2, #32
 800368e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	2200      	movs	r2, #0
 8003696:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800369e:	f043 0204 	orr.w	r2, r3, #4
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	2200      	movs	r2, #0
 80036aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80036ae:	2301      	movs	r3, #1
 80036b0:	e046      	b.n	8003740 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036b8:	d021      	beq.n	80036fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036ba:	f7fe fec5 	bl	8002448 <HAL_GetTick>
 80036be:	4602      	mov	r2, r0
 80036c0:	683b      	ldr	r3, [r7, #0]
 80036c2:	1ad3      	subs	r3, r2, r3
 80036c4:	687a      	ldr	r2, [r7, #4]
 80036c6:	429a      	cmp	r2, r3
 80036c8:	d302      	bcc.n	80036d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d116      	bne.n	80036fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	2200      	movs	r2, #0
 80036d4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	2220      	movs	r2, #32
 80036da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	2200      	movs	r2, #0
 80036e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036ea:	f043 0220 	orr.w	r2, r3, #32
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	2200      	movs	r2, #0
 80036f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80036fa:	2301      	movs	r3, #1
 80036fc:	e020      	b.n	8003740 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80036fe:	68bb      	ldr	r3, [r7, #8]
 8003700:	0c1b      	lsrs	r3, r3, #16
 8003702:	b2db      	uxtb	r3, r3
 8003704:	2b01      	cmp	r3, #1
 8003706:	d10c      	bne.n	8003722 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	695b      	ldr	r3, [r3, #20]
 800370e:	43da      	mvns	r2, r3
 8003710:	68bb      	ldr	r3, [r7, #8]
 8003712:	4013      	ands	r3, r2
 8003714:	b29b      	uxth	r3, r3
 8003716:	2b00      	cmp	r3, #0
 8003718:	bf14      	ite	ne
 800371a:	2301      	movne	r3, #1
 800371c:	2300      	moveq	r3, #0
 800371e:	b2db      	uxtb	r3, r3
 8003720:	e00b      	b.n	800373a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	699b      	ldr	r3, [r3, #24]
 8003728:	43da      	mvns	r2, r3
 800372a:	68bb      	ldr	r3, [r7, #8]
 800372c:	4013      	ands	r3, r2
 800372e:	b29b      	uxth	r3, r3
 8003730:	2b00      	cmp	r3, #0
 8003732:	bf14      	ite	ne
 8003734:	2301      	movne	r3, #1
 8003736:	2300      	moveq	r3, #0
 8003738:	b2db      	uxtb	r3, r3
 800373a:	2b00      	cmp	r3, #0
 800373c:	d18d      	bne.n	800365a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800373e:	2300      	movs	r3, #0
}
 8003740:	4618      	mov	r0, r3
 8003742:	3710      	adds	r7, #16
 8003744:	46bd      	mov	sp, r7
 8003746:	bd80      	pop	{r7, pc}

08003748 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003748:	b580      	push	{r7, lr}
 800374a:	b084      	sub	sp, #16
 800374c:	af00      	add	r7, sp, #0
 800374e:	60f8      	str	r0, [r7, #12]
 8003750:	60b9      	str	r1, [r7, #8]
 8003752:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003754:	e02d      	b.n	80037b2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003756:	68f8      	ldr	r0, [r7, #12]
 8003758:	f000 f8ce 	bl	80038f8 <I2C_IsAcknowledgeFailed>
 800375c:	4603      	mov	r3, r0
 800375e:	2b00      	cmp	r3, #0
 8003760:	d001      	beq.n	8003766 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003762:	2301      	movs	r3, #1
 8003764:	e02d      	b.n	80037c2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003766:	68bb      	ldr	r3, [r7, #8]
 8003768:	f1b3 3fff 	cmp.w	r3, #4294967295
 800376c:	d021      	beq.n	80037b2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800376e:	f7fe fe6b 	bl	8002448 <HAL_GetTick>
 8003772:	4602      	mov	r2, r0
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	1ad3      	subs	r3, r2, r3
 8003778:	68ba      	ldr	r2, [r7, #8]
 800377a:	429a      	cmp	r2, r3
 800377c:	d302      	bcc.n	8003784 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800377e:	68bb      	ldr	r3, [r7, #8]
 8003780:	2b00      	cmp	r3, #0
 8003782:	d116      	bne.n	80037b2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	2200      	movs	r2, #0
 8003788:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	2220      	movs	r2, #32
 800378e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	2200      	movs	r2, #0
 8003796:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800379e:	f043 0220 	orr.w	r2, r3, #32
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	2200      	movs	r2, #0
 80037aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80037ae:	2301      	movs	r3, #1
 80037b0:	e007      	b.n	80037c2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	695b      	ldr	r3, [r3, #20]
 80037b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037bc:	2b80      	cmp	r3, #128	; 0x80
 80037be:	d1ca      	bne.n	8003756 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80037c0:	2300      	movs	r3, #0
}
 80037c2:	4618      	mov	r0, r3
 80037c4:	3710      	adds	r7, #16
 80037c6:	46bd      	mov	sp, r7
 80037c8:	bd80      	pop	{r7, pc}

080037ca <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80037ca:	b580      	push	{r7, lr}
 80037cc:	b084      	sub	sp, #16
 80037ce:	af00      	add	r7, sp, #0
 80037d0:	60f8      	str	r0, [r7, #12]
 80037d2:	60b9      	str	r1, [r7, #8]
 80037d4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80037d6:	e02d      	b.n	8003834 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80037d8:	68f8      	ldr	r0, [r7, #12]
 80037da:	f000 f88d 	bl	80038f8 <I2C_IsAcknowledgeFailed>
 80037de:	4603      	mov	r3, r0
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d001      	beq.n	80037e8 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80037e4:	2301      	movs	r3, #1
 80037e6:	e02d      	b.n	8003844 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80037e8:	68bb      	ldr	r3, [r7, #8]
 80037ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037ee:	d021      	beq.n	8003834 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037f0:	f7fe fe2a 	bl	8002448 <HAL_GetTick>
 80037f4:	4602      	mov	r2, r0
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	1ad3      	subs	r3, r2, r3
 80037fa:	68ba      	ldr	r2, [r7, #8]
 80037fc:	429a      	cmp	r2, r3
 80037fe:	d302      	bcc.n	8003806 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003800:	68bb      	ldr	r3, [r7, #8]
 8003802:	2b00      	cmp	r3, #0
 8003804:	d116      	bne.n	8003834 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	2200      	movs	r2, #0
 800380a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	2220      	movs	r2, #32
 8003810:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	2200      	movs	r2, #0
 8003818:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003820:	f043 0220 	orr.w	r2, r3, #32
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	2200      	movs	r2, #0
 800382c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003830:	2301      	movs	r3, #1
 8003832:	e007      	b.n	8003844 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	695b      	ldr	r3, [r3, #20]
 800383a:	f003 0304 	and.w	r3, r3, #4
 800383e:	2b04      	cmp	r3, #4
 8003840:	d1ca      	bne.n	80037d8 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003842:	2300      	movs	r3, #0
}
 8003844:	4618      	mov	r0, r3
 8003846:	3710      	adds	r7, #16
 8003848:	46bd      	mov	sp, r7
 800384a:	bd80      	pop	{r7, pc}

0800384c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800384c:	b580      	push	{r7, lr}
 800384e:	b084      	sub	sp, #16
 8003850:	af00      	add	r7, sp, #0
 8003852:	60f8      	str	r0, [r7, #12]
 8003854:	60b9      	str	r1, [r7, #8]
 8003856:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003858:	e042      	b.n	80038e0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	695b      	ldr	r3, [r3, #20]
 8003860:	f003 0310 	and.w	r3, r3, #16
 8003864:	2b10      	cmp	r3, #16
 8003866:	d119      	bne.n	800389c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f06f 0210 	mvn.w	r2, #16
 8003870:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	2200      	movs	r2, #0
 8003876:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	2220      	movs	r2, #32
 800387c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	2200      	movs	r2, #0
 8003884:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	2200      	movs	r2, #0
 8003894:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003898:	2301      	movs	r3, #1
 800389a:	e029      	b.n	80038f0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800389c:	f7fe fdd4 	bl	8002448 <HAL_GetTick>
 80038a0:	4602      	mov	r2, r0
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	1ad3      	subs	r3, r2, r3
 80038a6:	68ba      	ldr	r2, [r7, #8]
 80038a8:	429a      	cmp	r2, r3
 80038aa:	d302      	bcc.n	80038b2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80038ac:	68bb      	ldr	r3, [r7, #8]
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d116      	bne.n	80038e0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	2200      	movs	r2, #0
 80038b6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	2220      	movs	r2, #32
 80038bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	2200      	movs	r2, #0
 80038c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038cc:	f043 0220 	orr.w	r2, r3, #32
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	2200      	movs	r2, #0
 80038d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80038dc:	2301      	movs	r3, #1
 80038de:	e007      	b.n	80038f0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	695b      	ldr	r3, [r3, #20]
 80038e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038ea:	2b40      	cmp	r3, #64	; 0x40
 80038ec:	d1b5      	bne.n	800385a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80038ee:	2300      	movs	r3, #0
}
 80038f0:	4618      	mov	r0, r3
 80038f2:	3710      	adds	r7, #16
 80038f4:	46bd      	mov	sp, r7
 80038f6:	bd80      	pop	{r7, pc}

080038f8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80038f8:	b480      	push	{r7}
 80038fa:	b083      	sub	sp, #12
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	695b      	ldr	r3, [r3, #20]
 8003906:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800390a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800390e:	d11b      	bne.n	8003948 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003918:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	2200      	movs	r2, #0
 800391e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2220      	movs	r2, #32
 8003924:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2200      	movs	r2, #0
 800392c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003934:	f043 0204 	orr.w	r2, r3, #4
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2200      	movs	r2, #0
 8003940:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003944:	2301      	movs	r3, #1
 8003946:	e000      	b.n	800394a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003948:	2300      	movs	r3, #0
}
 800394a:	4618      	mov	r0, r3
 800394c:	370c      	adds	r7, #12
 800394e:	46bd      	mov	sp, r7
 8003950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003954:	4770      	bx	lr

08003956 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003956:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003958:	b08f      	sub	sp, #60	; 0x3c
 800395a:	af0a      	add	r7, sp, #40	; 0x28
 800395c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	2b00      	cmp	r3, #0
 8003962:	d101      	bne.n	8003968 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003964:	2301      	movs	r3, #1
 8003966:	e10f      	b.n	8003b88 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8003974:	b2db      	uxtb	r3, r3
 8003976:	2b00      	cmp	r3, #0
 8003978:	d106      	bne.n	8003988 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	2200      	movs	r2, #0
 800397e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003982:	6878      	ldr	r0, [r7, #4]
 8003984:	f009 ffb8 	bl	800d8f8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	2203      	movs	r2, #3
 800398c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8003990:	68bb      	ldr	r3, [r7, #8]
 8003992:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003994:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003998:	2b00      	cmp	r3, #0
 800399a:	d102      	bne.n	80039a2 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2200      	movs	r2, #0
 80039a0:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	4618      	mov	r0, r3
 80039a8:	f003 fb55 	bl	8007056 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	603b      	str	r3, [r7, #0]
 80039b2:	687e      	ldr	r6, [r7, #4]
 80039b4:	466d      	mov	r5, sp
 80039b6:	f106 0410 	add.w	r4, r6, #16
 80039ba:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80039bc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80039be:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80039c0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80039c2:	e894 0003 	ldmia.w	r4, {r0, r1}
 80039c6:	e885 0003 	stmia.w	r5, {r0, r1}
 80039ca:	1d33      	adds	r3, r6, #4
 80039cc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80039ce:	6838      	ldr	r0, [r7, #0]
 80039d0:	f003 fa2c 	bl	8006e2c <USB_CoreInit>
 80039d4:	4603      	mov	r3, r0
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d005      	beq.n	80039e6 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	2202      	movs	r2, #2
 80039de:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80039e2:	2301      	movs	r3, #1
 80039e4:	e0d0      	b.n	8003b88 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	2100      	movs	r1, #0
 80039ec:	4618      	mov	r0, r3
 80039ee:	f003 fb43 	bl	8007078 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80039f2:	2300      	movs	r3, #0
 80039f4:	73fb      	strb	r3, [r7, #15]
 80039f6:	e04a      	b.n	8003a8e <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80039f8:	7bfa      	ldrb	r2, [r7, #15]
 80039fa:	6879      	ldr	r1, [r7, #4]
 80039fc:	4613      	mov	r3, r2
 80039fe:	00db      	lsls	r3, r3, #3
 8003a00:	4413      	add	r3, r2
 8003a02:	009b      	lsls	r3, r3, #2
 8003a04:	440b      	add	r3, r1
 8003a06:	333d      	adds	r3, #61	; 0x3d
 8003a08:	2201      	movs	r2, #1
 8003a0a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003a0c:	7bfa      	ldrb	r2, [r7, #15]
 8003a0e:	6879      	ldr	r1, [r7, #4]
 8003a10:	4613      	mov	r3, r2
 8003a12:	00db      	lsls	r3, r3, #3
 8003a14:	4413      	add	r3, r2
 8003a16:	009b      	lsls	r3, r3, #2
 8003a18:	440b      	add	r3, r1
 8003a1a:	333c      	adds	r3, #60	; 0x3c
 8003a1c:	7bfa      	ldrb	r2, [r7, #15]
 8003a1e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003a20:	7bfa      	ldrb	r2, [r7, #15]
 8003a22:	7bfb      	ldrb	r3, [r7, #15]
 8003a24:	b298      	uxth	r0, r3
 8003a26:	6879      	ldr	r1, [r7, #4]
 8003a28:	4613      	mov	r3, r2
 8003a2a:	00db      	lsls	r3, r3, #3
 8003a2c:	4413      	add	r3, r2
 8003a2e:	009b      	lsls	r3, r3, #2
 8003a30:	440b      	add	r3, r1
 8003a32:	3344      	adds	r3, #68	; 0x44
 8003a34:	4602      	mov	r2, r0
 8003a36:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003a38:	7bfa      	ldrb	r2, [r7, #15]
 8003a3a:	6879      	ldr	r1, [r7, #4]
 8003a3c:	4613      	mov	r3, r2
 8003a3e:	00db      	lsls	r3, r3, #3
 8003a40:	4413      	add	r3, r2
 8003a42:	009b      	lsls	r3, r3, #2
 8003a44:	440b      	add	r3, r1
 8003a46:	3340      	adds	r3, #64	; 0x40
 8003a48:	2200      	movs	r2, #0
 8003a4a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003a4c:	7bfa      	ldrb	r2, [r7, #15]
 8003a4e:	6879      	ldr	r1, [r7, #4]
 8003a50:	4613      	mov	r3, r2
 8003a52:	00db      	lsls	r3, r3, #3
 8003a54:	4413      	add	r3, r2
 8003a56:	009b      	lsls	r3, r3, #2
 8003a58:	440b      	add	r3, r1
 8003a5a:	3348      	adds	r3, #72	; 0x48
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003a60:	7bfa      	ldrb	r2, [r7, #15]
 8003a62:	6879      	ldr	r1, [r7, #4]
 8003a64:	4613      	mov	r3, r2
 8003a66:	00db      	lsls	r3, r3, #3
 8003a68:	4413      	add	r3, r2
 8003a6a:	009b      	lsls	r3, r3, #2
 8003a6c:	440b      	add	r3, r1
 8003a6e:	334c      	adds	r3, #76	; 0x4c
 8003a70:	2200      	movs	r2, #0
 8003a72:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003a74:	7bfa      	ldrb	r2, [r7, #15]
 8003a76:	6879      	ldr	r1, [r7, #4]
 8003a78:	4613      	mov	r3, r2
 8003a7a:	00db      	lsls	r3, r3, #3
 8003a7c:	4413      	add	r3, r2
 8003a7e:	009b      	lsls	r3, r3, #2
 8003a80:	440b      	add	r3, r1
 8003a82:	3354      	adds	r3, #84	; 0x54
 8003a84:	2200      	movs	r2, #0
 8003a86:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003a88:	7bfb      	ldrb	r3, [r7, #15]
 8003a8a:	3301      	adds	r3, #1
 8003a8c:	73fb      	strb	r3, [r7, #15]
 8003a8e:	7bfa      	ldrb	r2, [r7, #15]
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	685b      	ldr	r3, [r3, #4]
 8003a94:	429a      	cmp	r2, r3
 8003a96:	d3af      	bcc.n	80039f8 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003a98:	2300      	movs	r3, #0
 8003a9a:	73fb      	strb	r3, [r7, #15]
 8003a9c:	e044      	b.n	8003b28 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003a9e:	7bfa      	ldrb	r2, [r7, #15]
 8003aa0:	6879      	ldr	r1, [r7, #4]
 8003aa2:	4613      	mov	r3, r2
 8003aa4:	00db      	lsls	r3, r3, #3
 8003aa6:	4413      	add	r3, r2
 8003aa8:	009b      	lsls	r3, r3, #2
 8003aaa:	440b      	add	r3, r1
 8003aac:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003ab4:	7bfa      	ldrb	r2, [r7, #15]
 8003ab6:	6879      	ldr	r1, [r7, #4]
 8003ab8:	4613      	mov	r3, r2
 8003aba:	00db      	lsls	r3, r3, #3
 8003abc:	4413      	add	r3, r2
 8003abe:	009b      	lsls	r3, r3, #2
 8003ac0:	440b      	add	r3, r1
 8003ac2:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8003ac6:	7bfa      	ldrb	r2, [r7, #15]
 8003ac8:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003aca:	7bfa      	ldrb	r2, [r7, #15]
 8003acc:	6879      	ldr	r1, [r7, #4]
 8003ace:	4613      	mov	r3, r2
 8003ad0:	00db      	lsls	r3, r3, #3
 8003ad2:	4413      	add	r3, r2
 8003ad4:	009b      	lsls	r3, r3, #2
 8003ad6:	440b      	add	r3, r1
 8003ad8:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8003adc:	2200      	movs	r2, #0
 8003ade:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003ae0:	7bfa      	ldrb	r2, [r7, #15]
 8003ae2:	6879      	ldr	r1, [r7, #4]
 8003ae4:	4613      	mov	r3, r2
 8003ae6:	00db      	lsls	r3, r3, #3
 8003ae8:	4413      	add	r3, r2
 8003aea:	009b      	lsls	r3, r3, #2
 8003aec:	440b      	add	r3, r1
 8003aee:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8003af2:	2200      	movs	r2, #0
 8003af4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003af6:	7bfa      	ldrb	r2, [r7, #15]
 8003af8:	6879      	ldr	r1, [r7, #4]
 8003afa:	4613      	mov	r3, r2
 8003afc:	00db      	lsls	r3, r3, #3
 8003afe:	4413      	add	r3, r2
 8003b00:	009b      	lsls	r3, r3, #2
 8003b02:	440b      	add	r3, r1
 8003b04:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8003b08:	2200      	movs	r2, #0
 8003b0a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003b0c:	7bfa      	ldrb	r2, [r7, #15]
 8003b0e:	6879      	ldr	r1, [r7, #4]
 8003b10:	4613      	mov	r3, r2
 8003b12:	00db      	lsls	r3, r3, #3
 8003b14:	4413      	add	r3, r2
 8003b16:	009b      	lsls	r3, r3, #2
 8003b18:	440b      	add	r3, r1
 8003b1a:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8003b1e:	2200      	movs	r2, #0
 8003b20:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003b22:	7bfb      	ldrb	r3, [r7, #15]
 8003b24:	3301      	adds	r3, #1
 8003b26:	73fb      	strb	r3, [r7, #15]
 8003b28:	7bfa      	ldrb	r2, [r7, #15]
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	685b      	ldr	r3, [r3, #4]
 8003b2e:	429a      	cmp	r2, r3
 8003b30:	d3b5      	bcc.n	8003a9e <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	603b      	str	r3, [r7, #0]
 8003b38:	687e      	ldr	r6, [r7, #4]
 8003b3a:	466d      	mov	r5, sp
 8003b3c:	f106 0410 	add.w	r4, r6, #16
 8003b40:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003b42:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003b44:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003b46:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003b48:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003b4c:	e885 0003 	stmia.w	r5, {r0, r1}
 8003b50:	1d33      	adds	r3, r6, #4
 8003b52:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003b54:	6838      	ldr	r0, [r7, #0]
 8003b56:	f003 fadb 	bl	8007110 <USB_DevInit>
 8003b5a:	4603      	mov	r3, r0
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d005      	beq.n	8003b6c <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	2202      	movs	r2, #2
 8003b64:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8003b68:	2301      	movs	r3, #1
 8003b6a:	e00d      	b.n	8003b88 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	2200      	movs	r2, #0
 8003b70:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	2201      	movs	r2, #1
 8003b78:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	4618      	mov	r0, r3
 8003b82:	f004 fc2a 	bl	80083da <USB_DevDisconnect>

  return HAL_OK;
 8003b86:	2300      	movs	r3, #0
}
 8003b88:	4618      	mov	r0, r3
 8003b8a:	3714      	adds	r7, #20
 8003b8c:	46bd      	mov	sp, r7
 8003b8e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003b90 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003b90:	b580      	push	{r7, lr}
 8003b92:	b084      	sub	sp, #16
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003ba4:	2b01      	cmp	r3, #1
 8003ba6:	d101      	bne.n	8003bac <HAL_PCD_Start+0x1c>
 8003ba8:	2302      	movs	r3, #2
 8003baa:	e020      	b.n	8003bee <HAL_PCD_Start+0x5e>
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	2201      	movs	r2, #1
 8003bb0:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bb8:	2b01      	cmp	r3, #1
 8003bba:	d109      	bne.n	8003bd0 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8003bc0:	2b01      	cmp	r3, #1
 8003bc2:	d005      	beq.n	8003bd0 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bc8:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	4618      	mov	r0, r3
 8003bd6:	f003 fa2d 	bl	8007034 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	4618      	mov	r0, r3
 8003be0:	f004 fbda 	bl	8008398 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	2200      	movs	r2, #0
 8003be8:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8003bec:	2300      	movs	r3, #0
}
 8003bee:	4618      	mov	r0, r3
 8003bf0:	3710      	adds	r7, #16
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	bd80      	pop	{r7, pc}

08003bf6 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003bf6:	b590      	push	{r4, r7, lr}
 8003bf8:	b08d      	sub	sp, #52	; 0x34
 8003bfa:	af00      	add	r7, sp, #0
 8003bfc:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003c04:	6a3b      	ldr	r3, [r7, #32]
 8003c06:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	4618      	mov	r0, r3
 8003c0e:	f004 fc98 	bl	8008542 <USB_GetMode>
 8003c12:	4603      	mov	r3, r0
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	f040 848a 	bne.w	800452e <HAL_PCD_IRQHandler+0x938>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	4618      	mov	r0, r3
 8003c20:	f004 fbfc 	bl	800841c <USB_ReadInterrupts>
 8003c24:	4603      	mov	r3, r0
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	f000 8480 	beq.w	800452c <HAL_PCD_IRQHandler+0x936>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8003c2c:	69fb      	ldr	r3, [r7, #28]
 8003c2e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003c32:	689b      	ldr	r3, [r3, #8]
 8003c34:	0a1b      	lsrs	r3, r3, #8
 8003c36:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	4618      	mov	r0, r3
 8003c46:	f004 fbe9 	bl	800841c <USB_ReadInterrupts>
 8003c4a:	4603      	mov	r3, r0
 8003c4c:	f003 0302 	and.w	r3, r3, #2
 8003c50:	2b02      	cmp	r3, #2
 8003c52:	d107      	bne.n	8003c64 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	695a      	ldr	r2, [r3, #20]
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	f002 0202 	and.w	r2, r2, #2
 8003c62:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	4618      	mov	r0, r3
 8003c6a:	f004 fbd7 	bl	800841c <USB_ReadInterrupts>
 8003c6e:	4603      	mov	r3, r0
 8003c70:	f003 0310 	and.w	r3, r3, #16
 8003c74:	2b10      	cmp	r3, #16
 8003c76:	d161      	bne.n	8003d3c <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	699a      	ldr	r2, [r3, #24]
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f022 0210 	bic.w	r2, r2, #16
 8003c86:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8003c88:	6a3b      	ldr	r3, [r7, #32]
 8003c8a:	6a1b      	ldr	r3, [r3, #32]
 8003c8c:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8003c8e:	69bb      	ldr	r3, [r7, #24]
 8003c90:	f003 020f 	and.w	r2, r3, #15
 8003c94:	4613      	mov	r3, r2
 8003c96:	00db      	lsls	r3, r3, #3
 8003c98:	4413      	add	r3, r2
 8003c9a:	009b      	lsls	r3, r3, #2
 8003c9c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003ca0:	687a      	ldr	r2, [r7, #4]
 8003ca2:	4413      	add	r3, r2
 8003ca4:	3304      	adds	r3, #4
 8003ca6:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8003ca8:	69bb      	ldr	r3, [r7, #24]
 8003caa:	0c5b      	lsrs	r3, r3, #17
 8003cac:	f003 030f 	and.w	r3, r3, #15
 8003cb0:	2b02      	cmp	r3, #2
 8003cb2:	d124      	bne.n	8003cfe <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8003cb4:	69ba      	ldr	r2, [r7, #24]
 8003cb6:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8003cba:	4013      	ands	r3, r2
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d035      	beq.n	8003d2c <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003cc0:	697b      	ldr	r3, [r7, #20]
 8003cc2:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8003cc4:	69bb      	ldr	r3, [r7, #24]
 8003cc6:	091b      	lsrs	r3, r3, #4
 8003cc8:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003cca:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003cce:	b29b      	uxth	r3, r3
 8003cd0:	461a      	mov	r2, r3
 8003cd2:	6a38      	ldr	r0, [r7, #32]
 8003cd4:	f004 fa0e 	bl	80080f4 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003cd8:	697b      	ldr	r3, [r7, #20]
 8003cda:	691a      	ldr	r2, [r3, #16]
 8003cdc:	69bb      	ldr	r3, [r7, #24]
 8003cde:	091b      	lsrs	r3, r3, #4
 8003ce0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003ce4:	441a      	add	r2, r3
 8003ce6:	697b      	ldr	r3, [r7, #20]
 8003ce8:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003cea:	697b      	ldr	r3, [r7, #20]
 8003cec:	6a1a      	ldr	r2, [r3, #32]
 8003cee:	69bb      	ldr	r3, [r7, #24]
 8003cf0:	091b      	lsrs	r3, r3, #4
 8003cf2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003cf6:	441a      	add	r2, r3
 8003cf8:	697b      	ldr	r3, [r7, #20]
 8003cfa:	621a      	str	r2, [r3, #32]
 8003cfc:	e016      	b.n	8003d2c <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8003cfe:	69bb      	ldr	r3, [r7, #24]
 8003d00:	0c5b      	lsrs	r3, r3, #17
 8003d02:	f003 030f 	and.w	r3, r3, #15
 8003d06:	2b06      	cmp	r3, #6
 8003d08:	d110      	bne.n	8003d2c <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003d10:	2208      	movs	r2, #8
 8003d12:	4619      	mov	r1, r3
 8003d14:	6a38      	ldr	r0, [r7, #32]
 8003d16:	f004 f9ed 	bl	80080f4 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003d1a:	697b      	ldr	r3, [r7, #20]
 8003d1c:	6a1a      	ldr	r2, [r3, #32]
 8003d1e:	69bb      	ldr	r3, [r7, #24]
 8003d20:	091b      	lsrs	r3, r3, #4
 8003d22:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003d26:	441a      	add	r2, r3
 8003d28:	697b      	ldr	r3, [r7, #20]
 8003d2a:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	699a      	ldr	r2, [r3, #24]
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f042 0210 	orr.w	r2, r2, #16
 8003d3a:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	4618      	mov	r0, r3
 8003d42:	f004 fb6b 	bl	800841c <USB_ReadInterrupts>
 8003d46:	4603      	mov	r3, r0
 8003d48:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003d4c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003d50:	f040 80a7 	bne.w	8003ea2 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8003d54:	2300      	movs	r3, #0
 8003d56:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	4618      	mov	r0, r3
 8003d5e:	f004 fb70 	bl	8008442 <USB_ReadDevAllOutEpInterrupt>
 8003d62:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8003d64:	e099      	b.n	8003e9a <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8003d66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d68:	f003 0301 	and.w	r3, r3, #1
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	f000 808e 	beq.w	8003e8e <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d78:	b2d2      	uxtb	r2, r2
 8003d7a:	4611      	mov	r1, r2
 8003d7c:	4618      	mov	r0, r3
 8003d7e:	f004 fb94 	bl	80084aa <USB_ReadDevOutEPInterrupt>
 8003d82:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8003d84:	693b      	ldr	r3, [r7, #16]
 8003d86:	f003 0301 	and.w	r3, r3, #1
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d00c      	beq.n	8003da8 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8003d8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d90:	015a      	lsls	r2, r3, #5
 8003d92:	69fb      	ldr	r3, [r7, #28]
 8003d94:	4413      	add	r3, r2
 8003d96:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003d9a:	461a      	mov	r2, r3
 8003d9c:	2301      	movs	r3, #1
 8003d9e:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8003da0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003da2:	6878      	ldr	r0, [r7, #4]
 8003da4:	f000 fec2 	bl	8004b2c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8003da8:	693b      	ldr	r3, [r7, #16]
 8003daa:	f003 0308 	and.w	r3, r3, #8
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d00c      	beq.n	8003dcc <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8003db2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003db4:	015a      	lsls	r2, r3, #5
 8003db6:	69fb      	ldr	r3, [r7, #28]
 8003db8:	4413      	add	r3, r2
 8003dba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003dbe:	461a      	mov	r2, r3
 8003dc0:	2308      	movs	r3, #8
 8003dc2:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8003dc4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003dc6:	6878      	ldr	r0, [r7, #4]
 8003dc8:	f000 ff98 	bl	8004cfc <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8003dcc:	693b      	ldr	r3, [r7, #16]
 8003dce:	f003 0310 	and.w	r3, r3, #16
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d008      	beq.n	8003de8 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8003dd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dd8:	015a      	lsls	r2, r3, #5
 8003dda:	69fb      	ldr	r3, [r7, #28]
 8003ddc:	4413      	add	r3, r2
 8003dde:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003de2:	461a      	mov	r2, r3
 8003de4:	2310      	movs	r3, #16
 8003de6:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8003de8:	693b      	ldr	r3, [r7, #16]
 8003dea:	f003 0302 	and.w	r3, r3, #2
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d030      	beq.n	8003e54 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8003df2:	6a3b      	ldr	r3, [r7, #32]
 8003df4:	695b      	ldr	r3, [r3, #20]
 8003df6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003dfa:	2b80      	cmp	r3, #128	; 0x80
 8003dfc:	d109      	bne.n	8003e12 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8003dfe:	69fb      	ldr	r3, [r7, #28]
 8003e00:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003e04:	685b      	ldr	r3, [r3, #4]
 8003e06:	69fa      	ldr	r2, [r7, #28]
 8003e08:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003e0c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003e10:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8003e12:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e14:	4613      	mov	r3, r2
 8003e16:	00db      	lsls	r3, r3, #3
 8003e18:	4413      	add	r3, r2
 8003e1a:	009b      	lsls	r3, r3, #2
 8003e1c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003e20:	687a      	ldr	r2, [r7, #4]
 8003e22:	4413      	add	r3, r2
 8003e24:	3304      	adds	r3, #4
 8003e26:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003e28:	697b      	ldr	r3, [r7, #20]
 8003e2a:	78db      	ldrb	r3, [r3, #3]
 8003e2c:	2b01      	cmp	r3, #1
 8003e2e:	d108      	bne.n	8003e42 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8003e30:	697b      	ldr	r3, [r7, #20]
 8003e32:	2200      	movs	r2, #0
 8003e34:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8003e36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e38:	b2db      	uxtb	r3, r3
 8003e3a:	4619      	mov	r1, r3
 8003e3c:	6878      	ldr	r0, [r7, #4]
 8003e3e:	f009 fe57 	bl	800daf0 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8003e42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e44:	015a      	lsls	r2, r3, #5
 8003e46:	69fb      	ldr	r3, [r7, #28]
 8003e48:	4413      	add	r3, r2
 8003e4a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003e4e:	461a      	mov	r2, r3
 8003e50:	2302      	movs	r3, #2
 8003e52:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003e54:	693b      	ldr	r3, [r7, #16]
 8003e56:	f003 0320 	and.w	r3, r3, #32
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d008      	beq.n	8003e70 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003e5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e60:	015a      	lsls	r2, r3, #5
 8003e62:	69fb      	ldr	r3, [r7, #28]
 8003e64:	4413      	add	r3, r2
 8003e66:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003e6a:	461a      	mov	r2, r3
 8003e6c:	2320      	movs	r3, #32
 8003e6e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8003e70:	693b      	ldr	r3, [r7, #16]
 8003e72:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d009      	beq.n	8003e8e <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8003e7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e7c:	015a      	lsls	r2, r3, #5
 8003e7e:	69fb      	ldr	r3, [r7, #28]
 8003e80:	4413      	add	r3, r2
 8003e82:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003e86:	461a      	mov	r2, r3
 8003e88:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003e8c:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8003e8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e90:	3301      	adds	r3, #1
 8003e92:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8003e94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e96:	085b      	lsrs	r3, r3, #1
 8003e98:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8003e9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	f47f af62 	bne.w	8003d66 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	f004 fab8 	bl	800841c <USB_ReadInterrupts>
 8003eac:	4603      	mov	r3, r0
 8003eae:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003eb2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003eb6:	f040 80db 	bne.w	8004070 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	4618      	mov	r0, r3
 8003ec0:	f004 fad9 	bl	8008476 <USB_ReadDevAllInEpInterrupt>
 8003ec4:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8003ec6:	2300      	movs	r3, #0
 8003ec8:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8003eca:	e0cd      	b.n	8004068 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8003ecc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ece:	f003 0301 	and.w	r3, r3, #1
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	f000 80c2 	beq.w	800405c <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ede:	b2d2      	uxtb	r2, r2
 8003ee0:	4611      	mov	r1, r2
 8003ee2:	4618      	mov	r0, r3
 8003ee4:	f004 faff 	bl	80084e6 <USB_ReadDevInEPInterrupt>
 8003ee8:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8003eea:	693b      	ldr	r3, [r7, #16]
 8003eec:	f003 0301 	and.w	r3, r3, #1
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d057      	beq.n	8003fa4 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003ef4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ef6:	f003 030f 	and.w	r3, r3, #15
 8003efa:	2201      	movs	r2, #1
 8003efc:	fa02 f303 	lsl.w	r3, r2, r3
 8003f00:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003f02:	69fb      	ldr	r3, [r7, #28]
 8003f04:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003f08:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	43db      	mvns	r3, r3
 8003f0e:	69f9      	ldr	r1, [r7, #28]
 8003f10:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003f14:	4013      	ands	r3, r2
 8003f16:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8003f18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f1a:	015a      	lsls	r2, r3, #5
 8003f1c:	69fb      	ldr	r3, [r7, #28]
 8003f1e:	4413      	add	r3, r2
 8003f20:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003f24:	461a      	mov	r2, r3
 8003f26:	2301      	movs	r3, #1
 8003f28:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	691b      	ldr	r3, [r3, #16]
 8003f2e:	2b01      	cmp	r3, #1
 8003f30:	d132      	bne.n	8003f98 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8003f32:	6879      	ldr	r1, [r7, #4]
 8003f34:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f36:	4613      	mov	r3, r2
 8003f38:	00db      	lsls	r3, r3, #3
 8003f3a:	4413      	add	r3, r2
 8003f3c:	009b      	lsls	r3, r3, #2
 8003f3e:	440b      	add	r3, r1
 8003f40:	334c      	adds	r3, #76	; 0x4c
 8003f42:	6819      	ldr	r1, [r3, #0]
 8003f44:	6878      	ldr	r0, [r7, #4]
 8003f46:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f48:	4613      	mov	r3, r2
 8003f4a:	00db      	lsls	r3, r3, #3
 8003f4c:	4413      	add	r3, r2
 8003f4e:	009b      	lsls	r3, r3, #2
 8003f50:	4403      	add	r3, r0
 8003f52:	3348      	adds	r3, #72	; 0x48
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	4419      	add	r1, r3
 8003f58:	6878      	ldr	r0, [r7, #4]
 8003f5a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f5c:	4613      	mov	r3, r2
 8003f5e:	00db      	lsls	r3, r3, #3
 8003f60:	4413      	add	r3, r2
 8003f62:	009b      	lsls	r3, r3, #2
 8003f64:	4403      	add	r3, r0
 8003f66:	334c      	adds	r3, #76	; 0x4c
 8003f68:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8003f6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d113      	bne.n	8003f98 <HAL_PCD_IRQHandler+0x3a2>
 8003f70:	6879      	ldr	r1, [r7, #4]
 8003f72:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f74:	4613      	mov	r3, r2
 8003f76:	00db      	lsls	r3, r3, #3
 8003f78:	4413      	add	r3, r2
 8003f7a:	009b      	lsls	r3, r3, #2
 8003f7c:	440b      	add	r3, r1
 8003f7e:	3354      	adds	r3, #84	; 0x54
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d108      	bne.n	8003f98 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	6818      	ldr	r0, [r3, #0]
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003f90:	461a      	mov	r2, r3
 8003f92:	2101      	movs	r1, #1
 8003f94:	f004 fb06 	bl	80085a4 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8003f98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f9a:	b2db      	uxtb	r3, r3
 8003f9c:	4619      	mov	r1, r3
 8003f9e:	6878      	ldr	r0, [r7, #4]
 8003fa0:	f009 fd2b 	bl	800d9fa <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8003fa4:	693b      	ldr	r3, [r7, #16]
 8003fa6:	f003 0308 	and.w	r3, r3, #8
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d008      	beq.n	8003fc0 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8003fae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fb0:	015a      	lsls	r2, r3, #5
 8003fb2:	69fb      	ldr	r3, [r7, #28]
 8003fb4:	4413      	add	r3, r2
 8003fb6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003fba:	461a      	mov	r2, r3
 8003fbc:	2308      	movs	r3, #8
 8003fbe:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8003fc0:	693b      	ldr	r3, [r7, #16]
 8003fc2:	f003 0310 	and.w	r3, r3, #16
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d008      	beq.n	8003fdc <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8003fca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fcc:	015a      	lsls	r2, r3, #5
 8003fce:	69fb      	ldr	r3, [r7, #28]
 8003fd0:	4413      	add	r3, r2
 8003fd2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003fd6:	461a      	mov	r2, r3
 8003fd8:	2310      	movs	r3, #16
 8003fda:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8003fdc:	693b      	ldr	r3, [r7, #16]
 8003fde:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d008      	beq.n	8003ff8 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8003fe6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fe8:	015a      	lsls	r2, r3, #5
 8003fea:	69fb      	ldr	r3, [r7, #28]
 8003fec:	4413      	add	r3, r2
 8003fee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003ff2:	461a      	mov	r2, r3
 8003ff4:	2340      	movs	r3, #64	; 0x40
 8003ff6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8003ff8:	693b      	ldr	r3, [r7, #16]
 8003ffa:	f003 0302 	and.w	r3, r3, #2
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d023      	beq.n	800404a <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8004002:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004004:	6a38      	ldr	r0, [r7, #32]
 8004006:	f003 f9e7 	bl	80073d8 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800400a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800400c:	4613      	mov	r3, r2
 800400e:	00db      	lsls	r3, r3, #3
 8004010:	4413      	add	r3, r2
 8004012:	009b      	lsls	r3, r3, #2
 8004014:	3338      	adds	r3, #56	; 0x38
 8004016:	687a      	ldr	r2, [r7, #4]
 8004018:	4413      	add	r3, r2
 800401a:	3304      	adds	r3, #4
 800401c:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800401e:	697b      	ldr	r3, [r7, #20]
 8004020:	78db      	ldrb	r3, [r3, #3]
 8004022:	2b01      	cmp	r3, #1
 8004024:	d108      	bne.n	8004038 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8004026:	697b      	ldr	r3, [r7, #20]
 8004028:	2200      	movs	r2, #0
 800402a:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800402c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800402e:	b2db      	uxtb	r3, r3
 8004030:	4619      	mov	r1, r3
 8004032:	6878      	ldr	r0, [r7, #4]
 8004034:	f009 fd6e 	bl	800db14 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8004038:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800403a:	015a      	lsls	r2, r3, #5
 800403c:	69fb      	ldr	r3, [r7, #28]
 800403e:	4413      	add	r3, r2
 8004040:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004044:	461a      	mov	r2, r3
 8004046:	2302      	movs	r3, #2
 8004048:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800404a:	693b      	ldr	r3, [r7, #16]
 800404c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004050:	2b00      	cmp	r3, #0
 8004052:	d003      	beq.n	800405c <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8004054:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004056:	6878      	ldr	r0, [r7, #4]
 8004058:	f000 fcdb 	bl	8004a12 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800405c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800405e:	3301      	adds	r3, #1
 8004060:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8004062:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004064:	085b      	lsrs	r3, r3, #1
 8004066:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8004068:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800406a:	2b00      	cmp	r3, #0
 800406c:	f47f af2e 	bne.w	8003ecc <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	4618      	mov	r0, r3
 8004076:	f004 f9d1 	bl	800841c <USB_ReadInterrupts>
 800407a:	4603      	mov	r3, r0
 800407c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004080:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004084:	d122      	bne.n	80040cc <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004086:	69fb      	ldr	r3, [r7, #28]
 8004088:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800408c:	685b      	ldr	r3, [r3, #4]
 800408e:	69fa      	ldr	r2, [r7, #28]
 8004090:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004094:	f023 0301 	bic.w	r3, r3, #1
 8004098:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 80040a0:	2b01      	cmp	r3, #1
 80040a2:	d108      	bne.n	80040b6 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	2200      	movs	r2, #0
 80040a8:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80040ac:	2100      	movs	r1, #0
 80040ae:	6878      	ldr	r0, [r7, #4]
 80040b0:	f000 fec2 	bl	8004e38 <HAL_PCDEx_LPM_Callback>
 80040b4:	e002      	b.n	80040bc <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80040b6:	6878      	ldr	r0, [r7, #4]
 80040b8:	f009 fd0c 	bl	800dad4 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	695a      	ldr	r2, [r3, #20]
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 80040ca:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	4618      	mov	r0, r3
 80040d2:	f004 f9a3 	bl	800841c <USB_ReadInterrupts>
 80040d6:	4603      	mov	r3, r0
 80040d8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80040dc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80040e0:	d112      	bne.n	8004108 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80040e2:	69fb      	ldr	r3, [r7, #28]
 80040e4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80040e8:	689b      	ldr	r3, [r3, #8]
 80040ea:	f003 0301 	and.w	r3, r3, #1
 80040ee:	2b01      	cmp	r3, #1
 80040f0:	d102      	bne.n	80040f8 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80040f2:	6878      	ldr	r0, [r7, #4]
 80040f4:	f009 fcc8 	bl	800da88 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	695a      	ldr	r2, [r3, #20]
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8004106:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	4618      	mov	r0, r3
 800410e:	f004 f985 	bl	800841c <USB_ReadInterrupts>
 8004112:	4603      	mov	r3, r0
 8004114:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004118:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800411c:	f040 80b7 	bne.w	800428e <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004120:	69fb      	ldr	r3, [r7, #28]
 8004122:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004126:	685b      	ldr	r3, [r3, #4]
 8004128:	69fa      	ldr	r2, [r7, #28]
 800412a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800412e:	f023 0301 	bic.w	r3, r3, #1
 8004132:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	2110      	movs	r1, #16
 800413a:	4618      	mov	r0, r3
 800413c:	f003 f94c 	bl	80073d8 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004140:	2300      	movs	r3, #0
 8004142:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004144:	e046      	b.n	80041d4 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8004146:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004148:	015a      	lsls	r2, r3, #5
 800414a:	69fb      	ldr	r3, [r7, #28]
 800414c:	4413      	add	r3, r2
 800414e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004152:	461a      	mov	r2, r3
 8004154:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004158:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800415a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800415c:	015a      	lsls	r2, r3, #5
 800415e:	69fb      	ldr	r3, [r7, #28]
 8004160:	4413      	add	r3, r2
 8004162:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800416a:	0151      	lsls	r1, r2, #5
 800416c:	69fa      	ldr	r2, [r7, #28]
 800416e:	440a      	add	r2, r1
 8004170:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004174:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004178:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800417a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800417c:	015a      	lsls	r2, r3, #5
 800417e:	69fb      	ldr	r3, [r7, #28]
 8004180:	4413      	add	r3, r2
 8004182:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004186:	461a      	mov	r2, r3
 8004188:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800418c:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800418e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004190:	015a      	lsls	r2, r3, #5
 8004192:	69fb      	ldr	r3, [r7, #28]
 8004194:	4413      	add	r3, r2
 8004196:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800419e:	0151      	lsls	r1, r2, #5
 80041a0:	69fa      	ldr	r2, [r7, #28]
 80041a2:	440a      	add	r2, r1
 80041a4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80041a8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80041ac:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80041ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041b0:	015a      	lsls	r2, r3, #5
 80041b2:	69fb      	ldr	r3, [r7, #28]
 80041b4:	4413      	add	r3, r2
 80041b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80041be:	0151      	lsls	r1, r2, #5
 80041c0:	69fa      	ldr	r2, [r7, #28]
 80041c2:	440a      	add	r2, r1
 80041c4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80041c8:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80041cc:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80041ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041d0:	3301      	adds	r3, #1
 80041d2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	685b      	ldr	r3, [r3, #4]
 80041d8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80041da:	429a      	cmp	r2, r3
 80041dc:	d3b3      	bcc.n	8004146 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80041de:	69fb      	ldr	r3, [r7, #28]
 80041e0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80041e4:	69db      	ldr	r3, [r3, #28]
 80041e6:	69fa      	ldr	r2, [r7, #28]
 80041e8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80041ec:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 80041f0:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d016      	beq.n	8004228 <HAL_PCD_IRQHandler+0x632>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80041fa:	69fb      	ldr	r3, [r7, #28]
 80041fc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004200:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004204:	69fa      	ldr	r2, [r7, #28]
 8004206:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800420a:	f043 030b 	orr.w	r3, r3, #11
 800420e:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8004212:	69fb      	ldr	r3, [r7, #28]
 8004214:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004218:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800421a:	69fa      	ldr	r2, [r7, #28]
 800421c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004220:	f043 030b 	orr.w	r3, r3, #11
 8004224:	6453      	str	r3, [r2, #68]	; 0x44
 8004226:	e015      	b.n	8004254 <HAL_PCD_IRQHandler+0x65e>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8004228:	69fb      	ldr	r3, [r7, #28]
 800422a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800422e:	695b      	ldr	r3, [r3, #20]
 8004230:	69fa      	ldr	r2, [r7, #28]
 8004232:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004236:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800423a:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 800423e:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8004240:	69fb      	ldr	r3, [r7, #28]
 8004242:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004246:	691b      	ldr	r3, [r3, #16]
 8004248:	69fa      	ldr	r2, [r7, #28]
 800424a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800424e:	f043 030b 	orr.w	r3, r3, #11
 8004252:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8004254:	69fb      	ldr	r3, [r7, #28]
 8004256:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	69fa      	ldr	r2, [r7, #28]
 800425e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004262:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8004266:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	6818      	ldr	r0, [r3, #0]
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	691b      	ldr	r3, [r3, #16]
 8004270:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004278:	461a      	mov	r2, r3
 800427a:	f004 f993 	bl	80085a4 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	695a      	ldr	r2, [r3, #20]
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 800428c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	4618      	mov	r0, r3
 8004294:	f004 f8c2 	bl	800841c <USB_ReadInterrupts>
 8004298:	4603      	mov	r3, r0
 800429a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800429e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80042a2:	d124      	bne.n	80042ee <HAL_PCD_IRQHandler+0x6f8>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	4618      	mov	r0, r3
 80042aa:	f004 f958 	bl	800855e <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	4618      	mov	r0, r3
 80042b4:	f003 f90d 	bl	80074d2 <USB_GetDevSpeed>
 80042b8:	4603      	mov	r3, r0
 80042ba:	461a      	mov	r2, r3
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681c      	ldr	r4, [r3, #0]
 80042c4:	f001 fa26 	bl	8005714 <HAL_RCC_GetHCLKFreq>
 80042c8:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80042ce:	b2db      	uxtb	r3, r3
 80042d0:	461a      	mov	r2, r3
 80042d2:	4620      	mov	r0, r4
 80042d4:	f002 fe0c 	bl	8006ef0 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80042d8:	6878      	ldr	r0, [r7, #4]
 80042da:	f009 fbb6 	bl	800da4a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	695a      	ldr	r2, [r3, #20]
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 80042ec:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	4618      	mov	r0, r3
 80042f4:	f004 f892 	bl	800841c <USB_ReadInterrupts>
 80042f8:	4603      	mov	r3, r0
 80042fa:	f003 0308 	and.w	r3, r3, #8
 80042fe:	2b08      	cmp	r3, #8
 8004300:	d10a      	bne.n	8004318 <HAL_PCD_IRQHandler+0x722>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8004302:	6878      	ldr	r0, [r7, #4]
 8004304:	f009 fb93 	bl	800da2e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	695a      	ldr	r2, [r3, #20]
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f002 0208 	and.w	r2, r2, #8
 8004316:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	4618      	mov	r0, r3
 800431e:	f004 f87d 	bl	800841c <USB_ReadInterrupts>
 8004322:	4603      	mov	r3, r0
 8004324:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004328:	2b80      	cmp	r3, #128	; 0x80
 800432a:	d122      	bne.n	8004372 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800432c:	6a3b      	ldr	r3, [r7, #32]
 800432e:	699b      	ldr	r3, [r3, #24]
 8004330:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004334:	6a3b      	ldr	r3, [r7, #32]
 8004336:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004338:	2301      	movs	r3, #1
 800433a:	627b      	str	r3, [r7, #36]	; 0x24
 800433c:	e014      	b.n	8004368 <HAL_PCD_IRQHandler+0x772>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800433e:	6879      	ldr	r1, [r7, #4]
 8004340:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004342:	4613      	mov	r3, r2
 8004344:	00db      	lsls	r3, r3, #3
 8004346:	4413      	add	r3, r2
 8004348:	009b      	lsls	r3, r3, #2
 800434a:	440b      	add	r3, r1
 800434c:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8004350:	781b      	ldrb	r3, [r3, #0]
 8004352:	2b01      	cmp	r3, #1
 8004354:	d105      	bne.n	8004362 <HAL_PCD_IRQHandler+0x76c>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8004356:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004358:	b2db      	uxtb	r3, r3
 800435a:	4619      	mov	r1, r3
 800435c:	6878      	ldr	r0, [r7, #4]
 800435e:	f000 fb27 	bl	80049b0 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004362:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004364:	3301      	adds	r3, #1
 8004366:	627b      	str	r3, [r7, #36]	; 0x24
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	685b      	ldr	r3, [r3, #4]
 800436c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800436e:	429a      	cmp	r2, r3
 8004370:	d3e5      	bcc.n	800433e <HAL_PCD_IRQHandler+0x748>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	4618      	mov	r0, r3
 8004378:	f004 f850 	bl	800841c <USB_ReadInterrupts>
 800437c:	4603      	mov	r3, r0
 800437e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004382:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004386:	d13b      	bne.n	8004400 <HAL_PCD_IRQHandler+0x80a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004388:	2301      	movs	r3, #1
 800438a:	627b      	str	r3, [r7, #36]	; 0x24
 800438c:	e02b      	b.n	80043e6 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800438e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004390:	015a      	lsls	r2, r3, #5
 8004392:	69fb      	ldr	r3, [r7, #28]
 8004394:	4413      	add	r3, r2
 8004396:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800439e:	6879      	ldr	r1, [r7, #4]
 80043a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80043a2:	4613      	mov	r3, r2
 80043a4:	00db      	lsls	r3, r3, #3
 80043a6:	4413      	add	r3, r2
 80043a8:	009b      	lsls	r3, r3, #2
 80043aa:	440b      	add	r3, r1
 80043ac:	3340      	adds	r3, #64	; 0x40
 80043ae:	781b      	ldrb	r3, [r3, #0]
 80043b0:	2b01      	cmp	r3, #1
 80043b2:	d115      	bne.n	80043e0 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80043b4:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	da12      	bge.n	80043e0 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80043ba:	6879      	ldr	r1, [r7, #4]
 80043bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80043be:	4613      	mov	r3, r2
 80043c0:	00db      	lsls	r3, r3, #3
 80043c2:	4413      	add	r3, r2
 80043c4:	009b      	lsls	r3, r3, #2
 80043c6:	440b      	add	r3, r1
 80043c8:	333f      	adds	r3, #63	; 0x3f
 80043ca:	2201      	movs	r2, #1
 80043cc:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80043ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043d0:	b2db      	uxtb	r3, r3
 80043d2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80043d6:	b2db      	uxtb	r3, r3
 80043d8:	4619      	mov	r1, r3
 80043da:	6878      	ldr	r0, [r7, #4]
 80043dc:	f000 fae8 	bl	80049b0 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80043e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043e2:	3301      	adds	r3, #1
 80043e4:	627b      	str	r3, [r7, #36]	; 0x24
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	685b      	ldr	r3, [r3, #4]
 80043ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80043ec:	429a      	cmp	r2, r3
 80043ee:	d3ce      	bcc.n	800438e <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	695a      	ldr	r2, [r3, #20]
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 80043fe:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	4618      	mov	r0, r3
 8004406:	f004 f809 	bl	800841c <USB_ReadInterrupts>
 800440a:	4603      	mov	r3, r0
 800440c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004410:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004414:	d155      	bne.n	80044c2 <HAL_PCD_IRQHandler+0x8cc>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004416:	2301      	movs	r3, #1
 8004418:	627b      	str	r3, [r7, #36]	; 0x24
 800441a:	e045      	b.n	80044a8 <HAL_PCD_IRQHandler+0x8b2>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800441c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800441e:	015a      	lsls	r2, r3, #5
 8004420:	69fb      	ldr	r3, [r7, #28]
 8004422:	4413      	add	r3, r2
 8004424:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800442c:	6879      	ldr	r1, [r7, #4]
 800442e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004430:	4613      	mov	r3, r2
 8004432:	00db      	lsls	r3, r3, #3
 8004434:	4413      	add	r3, r2
 8004436:	009b      	lsls	r3, r3, #2
 8004438:	440b      	add	r3, r1
 800443a:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800443e:	781b      	ldrb	r3, [r3, #0]
 8004440:	2b01      	cmp	r3, #1
 8004442:	d12e      	bne.n	80044a2 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004444:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004446:	2b00      	cmp	r3, #0
 8004448:	da2b      	bge.n	80044a2 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 800444a:	69bb      	ldr	r3, [r7, #24]
 800444c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8004456:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800445a:	429a      	cmp	r2, r3
 800445c:	d121      	bne.n	80044a2 <HAL_PCD_IRQHandler+0x8ac>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800445e:	6879      	ldr	r1, [r7, #4]
 8004460:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004462:	4613      	mov	r3, r2
 8004464:	00db      	lsls	r3, r3, #3
 8004466:	4413      	add	r3, r2
 8004468:	009b      	lsls	r3, r3, #2
 800446a:	440b      	add	r3, r1
 800446c:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8004470:	2201      	movs	r2, #1
 8004472:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8004474:	6a3b      	ldr	r3, [r7, #32]
 8004476:	699b      	ldr	r3, [r3, #24]
 8004478:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800447c:	6a3b      	ldr	r3, [r7, #32]
 800447e:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8004480:	6a3b      	ldr	r3, [r7, #32]
 8004482:	695b      	ldr	r3, [r3, #20]
 8004484:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004488:	2b00      	cmp	r3, #0
 800448a:	d10a      	bne.n	80044a2 <HAL_PCD_IRQHandler+0x8ac>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800448c:	69fb      	ldr	r3, [r7, #28]
 800448e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004492:	685b      	ldr	r3, [r3, #4]
 8004494:	69fa      	ldr	r2, [r7, #28]
 8004496:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800449a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800449e:	6053      	str	r3, [r2, #4]
            break;
 80044a0:	e007      	b.n	80044b2 <HAL_PCD_IRQHandler+0x8bc>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80044a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044a4:	3301      	adds	r3, #1
 80044a6:	627b      	str	r3, [r7, #36]	; 0x24
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	685b      	ldr	r3, [r3, #4]
 80044ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80044ae:	429a      	cmp	r2, r3
 80044b0:	d3b4      	bcc.n	800441c <HAL_PCD_IRQHandler+0x826>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	695a      	ldr	r2, [r3, #20]
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 80044c0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	4618      	mov	r0, r3
 80044c8:	f003 ffa8 	bl	800841c <USB_ReadInterrupts>
 80044cc:	4603      	mov	r3, r0
 80044ce:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80044d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80044d6:	d10a      	bne.n	80044ee <HAL_PCD_IRQHandler+0x8f8>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80044d8:	6878      	ldr	r0, [r7, #4]
 80044da:	f009 fb2d 	bl	800db38 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	695a      	ldr	r2, [r3, #20]
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 80044ec:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	4618      	mov	r0, r3
 80044f4:	f003 ff92 	bl	800841c <USB_ReadInterrupts>
 80044f8:	4603      	mov	r3, r0
 80044fa:	f003 0304 	and.w	r3, r3, #4
 80044fe:	2b04      	cmp	r3, #4
 8004500:	d115      	bne.n	800452e <HAL_PCD_IRQHandler+0x938>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	685b      	ldr	r3, [r3, #4]
 8004508:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800450a:	69bb      	ldr	r3, [r7, #24]
 800450c:	f003 0304 	and.w	r3, r3, #4
 8004510:	2b00      	cmp	r3, #0
 8004512:	d002      	beq.n	800451a <HAL_PCD_IRQHandler+0x924>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8004514:	6878      	ldr	r0, [r7, #4]
 8004516:	f009 fb1d 	bl	800db54 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	6859      	ldr	r1, [r3, #4]
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	69ba      	ldr	r2, [r7, #24]
 8004526:	430a      	orrs	r2, r1
 8004528:	605a      	str	r2, [r3, #4]
 800452a:	e000      	b.n	800452e <HAL_PCD_IRQHandler+0x938>
      return;
 800452c:	bf00      	nop
    }
  }
}
 800452e:	3734      	adds	r7, #52	; 0x34
 8004530:	46bd      	mov	sp, r7
 8004532:	bd90      	pop	{r4, r7, pc}

08004534 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004534:	b580      	push	{r7, lr}
 8004536:	b082      	sub	sp, #8
 8004538:	af00      	add	r7, sp, #0
 800453a:	6078      	str	r0, [r7, #4]
 800453c:	460b      	mov	r3, r1
 800453e:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8004546:	2b01      	cmp	r3, #1
 8004548:	d101      	bne.n	800454e <HAL_PCD_SetAddress+0x1a>
 800454a:	2302      	movs	r3, #2
 800454c:	e013      	b.n	8004576 <HAL_PCD_SetAddress+0x42>
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	2201      	movs	r2, #1
 8004552:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	78fa      	ldrb	r2, [r7, #3]
 800455a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	78fa      	ldrb	r2, [r7, #3]
 8004564:	4611      	mov	r1, r2
 8004566:	4618      	mov	r0, r3
 8004568:	f003 fef0 	bl	800834c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	2200      	movs	r2, #0
 8004570:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8004574:	2300      	movs	r3, #0
}
 8004576:	4618      	mov	r0, r3
 8004578:	3708      	adds	r7, #8
 800457a:	46bd      	mov	sp, r7
 800457c:	bd80      	pop	{r7, pc}

0800457e <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800457e:	b580      	push	{r7, lr}
 8004580:	b084      	sub	sp, #16
 8004582:	af00      	add	r7, sp, #0
 8004584:	6078      	str	r0, [r7, #4]
 8004586:	4608      	mov	r0, r1
 8004588:	4611      	mov	r1, r2
 800458a:	461a      	mov	r2, r3
 800458c:	4603      	mov	r3, r0
 800458e:	70fb      	strb	r3, [r7, #3]
 8004590:	460b      	mov	r3, r1
 8004592:	803b      	strh	r3, [r7, #0]
 8004594:	4613      	mov	r3, r2
 8004596:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8004598:	2300      	movs	r3, #0
 800459a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800459c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	da0f      	bge.n	80045c4 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80045a4:	78fb      	ldrb	r3, [r7, #3]
 80045a6:	f003 020f 	and.w	r2, r3, #15
 80045aa:	4613      	mov	r3, r2
 80045ac:	00db      	lsls	r3, r3, #3
 80045ae:	4413      	add	r3, r2
 80045b0:	009b      	lsls	r3, r3, #2
 80045b2:	3338      	adds	r3, #56	; 0x38
 80045b4:	687a      	ldr	r2, [r7, #4]
 80045b6:	4413      	add	r3, r2
 80045b8:	3304      	adds	r3, #4
 80045ba:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	2201      	movs	r2, #1
 80045c0:	705a      	strb	r2, [r3, #1]
 80045c2:	e00f      	b.n	80045e4 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80045c4:	78fb      	ldrb	r3, [r7, #3]
 80045c6:	f003 020f 	and.w	r2, r3, #15
 80045ca:	4613      	mov	r3, r2
 80045cc:	00db      	lsls	r3, r3, #3
 80045ce:	4413      	add	r3, r2
 80045d0:	009b      	lsls	r3, r3, #2
 80045d2:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80045d6:	687a      	ldr	r2, [r7, #4]
 80045d8:	4413      	add	r3, r2
 80045da:	3304      	adds	r3, #4
 80045dc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	2200      	movs	r2, #0
 80045e2:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80045e4:	78fb      	ldrb	r3, [r7, #3]
 80045e6:	f003 030f 	and.w	r3, r3, #15
 80045ea:	b2da      	uxtb	r2, r3
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80045f0:	883a      	ldrh	r2, [r7, #0]
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	78ba      	ldrb	r2, [r7, #2]
 80045fa:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	785b      	ldrb	r3, [r3, #1]
 8004600:	2b00      	cmp	r3, #0
 8004602:	d004      	beq.n	800460e <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	781b      	ldrb	r3, [r3, #0]
 8004608:	b29a      	uxth	r2, r3
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800460e:	78bb      	ldrb	r3, [r7, #2]
 8004610:	2b02      	cmp	r3, #2
 8004612:	d102      	bne.n	800461a <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	2200      	movs	r2, #0
 8004618:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8004620:	2b01      	cmp	r3, #1
 8004622:	d101      	bne.n	8004628 <HAL_PCD_EP_Open+0xaa>
 8004624:	2302      	movs	r3, #2
 8004626:	e00e      	b.n	8004646 <HAL_PCD_EP_Open+0xc8>
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	2201      	movs	r2, #1
 800462c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	68f9      	ldr	r1, [r7, #12]
 8004636:	4618      	mov	r0, r3
 8004638:	f002 ff70 	bl	800751c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	2200      	movs	r2, #0
 8004640:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 8004644:	7afb      	ldrb	r3, [r7, #11]
}
 8004646:	4618      	mov	r0, r3
 8004648:	3710      	adds	r7, #16
 800464a:	46bd      	mov	sp, r7
 800464c:	bd80      	pop	{r7, pc}

0800464e <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800464e:	b580      	push	{r7, lr}
 8004650:	b084      	sub	sp, #16
 8004652:	af00      	add	r7, sp, #0
 8004654:	6078      	str	r0, [r7, #4]
 8004656:	460b      	mov	r3, r1
 8004658:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800465a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800465e:	2b00      	cmp	r3, #0
 8004660:	da0f      	bge.n	8004682 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004662:	78fb      	ldrb	r3, [r7, #3]
 8004664:	f003 020f 	and.w	r2, r3, #15
 8004668:	4613      	mov	r3, r2
 800466a:	00db      	lsls	r3, r3, #3
 800466c:	4413      	add	r3, r2
 800466e:	009b      	lsls	r3, r3, #2
 8004670:	3338      	adds	r3, #56	; 0x38
 8004672:	687a      	ldr	r2, [r7, #4]
 8004674:	4413      	add	r3, r2
 8004676:	3304      	adds	r3, #4
 8004678:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	2201      	movs	r2, #1
 800467e:	705a      	strb	r2, [r3, #1]
 8004680:	e00f      	b.n	80046a2 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004682:	78fb      	ldrb	r3, [r7, #3]
 8004684:	f003 020f 	and.w	r2, r3, #15
 8004688:	4613      	mov	r3, r2
 800468a:	00db      	lsls	r3, r3, #3
 800468c:	4413      	add	r3, r2
 800468e:	009b      	lsls	r3, r3, #2
 8004690:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004694:	687a      	ldr	r2, [r7, #4]
 8004696:	4413      	add	r3, r2
 8004698:	3304      	adds	r3, #4
 800469a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	2200      	movs	r2, #0
 80046a0:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 80046a2:	78fb      	ldrb	r3, [r7, #3]
 80046a4:	f003 030f 	and.w	r3, r3, #15
 80046a8:	b2da      	uxtb	r2, r3
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80046b4:	2b01      	cmp	r3, #1
 80046b6:	d101      	bne.n	80046bc <HAL_PCD_EP_Close+0x6e>
 80046b8:	2302      	movs	r3, #2
 80046ba:	e00e      	b.n	80046da <HAL_PCD_EP_Close+0x8c>
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	2201      	movs	r2, #1
 80046c0:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	68f9      	ldr	r1, [r7, #12]
 80046ca:	4618      	mov	r0, r3
 80046cc:	f002 ffae 	bl	800762c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	2200      	movs	r2, #0
 80046d4:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 80046d8:	2300      	movs	r3, #0
}
 80046da:	4618      	mov	r0, r3
 80046dc:	3710      	adds	r7, #16
 80046de:	46bd      	mov	sp, r7
 80046e0:	bd80      	pop	{r7, pc}

080046e2 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80046e2:	b580      	push	{r7, lr}
 80046e4:	b086      	sub	sp, #24
 80046e6:	af00      	add	r7, sp, #0
 80046e8:	60f8      	str	r0, [r7, #12]
 80046ea:	607a      	str	r2, [r7, #4]
 80046ec:	603b      	str	r3, [r7, #0]
 80046ee:	460b      	mov	r3, r1
 80046f0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80046f2:	7afb      	ldrb	r3, [r7, #11]
 80046f4:	f003 020f 	and.w	r2, r3, #15
 80046f8:	4613      	mov	r3, r2
 80046fa:	00db      	lsls	r3, r3, #3
 80046fc:	4413      	add	r3, r2
 80046fe:	009b      	lsls	r3, r3, #2
 8004700:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004704:	68fa      	ldr	r2, [r7, #12]
 8004706:	4413      	add	r3, r2
 8004708:	3304      	adds	r3, #4
 800470a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800470c:	697b      	ldr	r3, [r7, #20]
 800470e:	687a      	ldr	r2, [r7, #4]
 8004710:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8004712:	697b      	ldr	r3, [r7, #20]
 8004714:	683a      	ldr	r2, [r7, #0]
 8004716:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8004718:	697b      	ldr	r3, [r7, #20]
 800471a:	2200      	movs	r2, #0
 800471c:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 800471e:	697b      	ldr	r3, [r7, #20]
 8004720:	2200      	movs	r2, #0
 8004722:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004724:	7afb      	ldrb	r3, [r7, #11]
 8004726:	f003 030f 	and.w	r3, r3, #15
 800472a:	b2da      	uxtb	r2, r3
 800472c:	697b      	ldr	r3, [r7, #20]
 800472e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	691b      	ldr	r3, [r3, #16]
 8004734:	2b01      	cmp	r3, #1
 8004736:	d102      	bne.n	800473e <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004738:	687a      	ldr	r2, [r7, #4]
 800473a:	697b      	ldr	r3, [r7, #20]
 800473c:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800473e:	7afb      	ldrb	r3, [r7, #11]
 8004740:	f003 030f 	and.w	r3, r3, #15
 8004744:	2b00      	cmp	r3, #0
 8004746:	d109      	bne.n	800475c <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	6818      	ldr	r0, [r3, #0]
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	691b      	ldr	r3, [r3, #16]
 8004750:	b2db      	uxtb	r3, r3
 8004752:	461a      	mov	r2, r3
 8004754:	6979      	ldr	r1, [r7, #20]
 8004756:	f003 fa8d 	bl	8007c74 <USB_EP0StartXfer>
 800475a:	e008      	b.n	800476e <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	6818      	ldr	r0, [r3, #0]
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	691b      	ldr	r3, [r3, #16]
 8004764:	b2db      	uxtb	r3, r3
 8004766:	461a      	mov	r2, r3
 8004768:	6979      	ldr	r1, [r7, #20]
 800476a:	f003 f83b 	bl	80077e4 <USB_EPStartXfer>
  }

  return HAL_OK;
 800476e:	2300      	movs	r3, #0
}
 8004770:	4618      	mov	r0, r3
 8004772:	3718      	adds	r7, #24
 8004774:	46bd      	mov	sp, r7
 8004776:	bd80      	pop	{r7, pc}

08004778 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004778:	b480      	push	{r7}
 800477a:	b083      	sub	sp, #12
 800477c:	af00      	add	r7, sp, #0
 800477e:	6078      	str	r0, [r7, #4]
 8004780:	460b      	mov	r3, r1
 8004782:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004784:	78fb      	ldrb	r3, [r7, #3]
 8004786:	f003 020f 	and.w	r2, r3, #15
 800478a:	6879      	ldr	r1, [r7, #4]
 800478c:	4613      	mov	r3, r2
 800478e:	00db      	lsls	r3, r3, #3
 8004790:	4413      	add	r3, r2
 8004792:	009b      	lsls	r3, r3, #2
 8004794:	440b      	add	r3, r1
 8004796:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 800479a:	681b      	ldr	r3, [r3, #0]
}
 800479c:	4618      	mov	r0, r3
 800479e:	370c      	adds	r7, #12
 80047a0:	46bd      	mov	sp, r7
 80047a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a6:	4770      	bx	lr

080047a8 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80047a8:	b580      	push	{r7, lr}
 80047aa:	b086      	sub	sp, #24
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	60f8      	str	r0, [r7, #12]
 80047b0:	607a      	str	r2, [r7, #4]
 80047b2:	603b      	str	r3, [r7, #0]
 80047b4:	460b      	mov	r3, r1
 80047b6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80047b8:	7afb      	ldrb	r3, [r7, #11]
 80047ba:	f003 020f 	and.w	r2, r3, #15
 80047be:	4613      	mov	r3, r2
 80047c0:	00db      	lsls	r3, r3, #3
 80047c2:	4413      	add	r3, r2
 80047c4:	009b      	lsls	r3, r3, #2
 80047c6:	3338      	adds	r3, #56	; 0x38
 80047c8:	68fa      	ldr	r2, [r7, #12]
 80047ca:	4413      	add	r3, r2
 80047cc:	3304      	adds	r3, #4
 80047ce:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80047d0:	697b      	ldr	r3, [r7, #20]
 80047d2:	687a      	ldr	r2, [r7, #4]
 80047d4:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 80047d6:	697b      	ldr	r3, [r7, #20]
 80047d8:	683a      	ldr	r2, [r7, #0]
 80047da:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80047dc:	697b      	ldr	r3, [r7, #20]
 80047de:	2200      	movs	r2, #0
 80047e0:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 80047e2:	697b      	ldr	r3, [r7, #20]
 80047e4:	2201      	movs	r2, #1
 80047e6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80047e8:	7afb      	ldrb	r3, [r7, #11]
 80047ea:	f003 030f 	and.w	r3, r3, #15
 80047ee:	b2da      	uxtb	r2, r3
 80047f0:	697b      	ldr	r3, [r7, #20]
 80047f2:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	691b      	ldr	r3, [r3, #16]
 80047f8:	2b01      	cmp	r3, #1
 80047fa:	d102      	bne.n	8004802 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80047fc:	687a      	ldr	r2, [r7, #4]
 80047fe:	697b      	ldr	r3, [r7, #20]
 8004800:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004802:	7afb      	ldrb	r3, [r7, #11]
 8004804:	f003 030f 	and.w	r3, r3, #15
 8004808:	2b00      	cmp	r3, #0
 800480a:	d109      	bne.n	8004820 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	6818      	ldr	r0, [r3, #0]
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	691b      	ldr	r3, [r3, #16]
 8004814:	b2db      	uxtb	r3, r3
 8004816:	461a      	mov	r2, r3
 8004818:	6979      	ldr	r1, [r7, #20]
 800481a:	f003 fa2b 	bl	8007c74 <USB_EP0StartXfer>
 800481e:	e008      	b.n	8004832 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	6818      	ldr	r0, [r3, #0]
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	691b      	ldr	r3, [r3, #16]
 8004828:	b2db      	uxtb	r3, r3
 800482a:	461a      	mov	r2, r3
 800482c:	6979      	ldr	r1, [r7, #20]
 800482e:	f002 ffd9 	bl	80077e4 <USB_EPStartXfer>
  }

  return HAL_OK;
 8004832:	2300      	movs	r3, #0
}
 8004834:	4618      	mov	r0, r3
 8004836:	3718      	adds	r7, #24
 8004838:	46bd      	mov	sp, r7
 800483a:	bd80      	pop	{r7, pc}

0800483c <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800483c:	b580      	push	{r7, lr}
 800483e:	b084      	sub	sp, #16
 8004840:	af00      	add	r7, sp, #0
 8004842:	6078      	str	r0, [r7, #4]
 8004844:	460b      	mov	r3, r1
 8004846:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004848:	78fb      	ldrb	r3, [r7, #3]
 800484a:	f003 020f 	and.w	r2, r3, #15
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	685b      	ldr	r3, [r3, #4]
 8004852:	429a      	cmp	r2, r3
 8004854:	d901      	bls.n	800485a <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8004856:	2301      	movs	r3, #1
 8004858:	e050      	b.n	80048fc <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800485a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800485e:	2b00      	cmp	r3, #0
 8004860:	da0f      	bge.n	8004882 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004862:	78fb      	ldrb	r3, [r7, #3]
 8004864:	f003 020f 	and.w	r2, r3, #15
 8004868:	4613      	mov	r3, r2
 800486a:	00db      	lsls	r3, r3, #3
 800486c:	4413      	add	r3, r2
 800486e:	009b      	lsls	r3, r3, #2
 8004870:	3338      	adds	r3, #56	; 0x38
 8004872:	687a      	ldr	r2, [r7, #4]
 8004874:	4413      	add	r3, r2
 8004876:	3304      	adds	r3, #4
 8004878:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	2201      	movs	r2, #1
 800487e:	705a      	strb	r2, [r3, #1]
 8004880:	e00d      	b.n	800489e <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004882:	78fa      	ldrb	r2, [r7, #3]
 8004884:	4613      	mov	r3, r2
 8004886:	00db      	lsls	r3, r3, #3
 8004888:	4413      	add	r3, r2
 800488a:	009b      	lsls	r3, r3, #2
 800488c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004890:	687a      	ldr	r2, [r7, #4]
 8004892:	4413      	add	r3, r2
 8004894:	3304      	adds	r3, #4
 8004896:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	2200      	movs	r2, #0
 800489c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	2201      	movs	r2, #1
 80048a2:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80048a4:	78fb      	ldrb	r3, [r7, #3]
 80048a6:	f003 030f 	and.w	r3, r3, #15
 80048aa:	b2da      	uxtb	r2, r3
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80048b6:	2b01      	cmp	r3, #1
 80048b8:	d101      	bne.n	80048be <HAL_PCD_EP_SetStall+0x82>
 80048ba:	2302      	movs	r3, #2
 80048bc:	e01e      	b.n	80048fc <HAL_PCD_EP_SetStall+0xc0>
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	2201      	movs	r2, #1
 80048c2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	68f9      	ldr	r1, [r7, #12]
 80048cc:	4618      	mov	r0, r3
 80048ce:	f003 fc69 	bl	80081a4 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80048d2:	78fb      	ldrb	r3, [r7, #3]
 80048d4:	f003 030f 	and.w	r3, r3, #15
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d10a      	bne.n	80048f2 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	6818      	ldr	r0, [r3, #0]
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	691b      	ldr	r3, [r3, #16]
 80048e4:	b2d9      	uxtb	r1, r3
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80048ec:	461a      	mov	r2, r3
 80048ee:	f003 fe59 	bl	80085a4 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	2200      	movs	r2, #0
 80048f6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80048fa:	2300      	movs	r3, #0
}
 80048fc:	4618      	mov	r0, r3
 80048fe:	3710      	adds	r7, #16
 8004900:	46bd      	mov	sp, r7
 8004902:	bd80      	pop	{r7, pc}

08004904 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004904:	b580      	push	{r7, lr}
 8004906:	b084      	sub	sp, #16
 8004908:	af00      	add	r7, sp, #0
 800490a:	6078      	str	r0, [r7, #4]
 800490c:	460b      	mov	r3, r1
 800490e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004910:	78fb      	ldrb	r3, [r7, #3]
 8004912:	f003 020f 	and.w	r2, r3, #15
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	685b      	ldr	r3, [r3, #4]
 800491a:	429a      	cmp	r2, r3
 800491c:	d901      	bls.n	8004922 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800491e:	2301      	movs	r3, #1
 8004920:	e042      	b.n	80049a8 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004922:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004926:	2b00      	cmp	r3, #0
 8004928:	da0f      	bge.n	800494a <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800492a:	78fb      	ldrb	r3, [r7, #3]
 800492c:	f003 020f 	and.w	r2, r3, #15
 8004930:	4613      	mov	r3, r2
 8004932:	00db      	lsls	r3, r3, #3
 8004934:	4413      	add	r3, r2
 8004936:	009b      	lsls	r3, r3, #2
 8004938:	3338      	adds	r3, #56	; 0x38
 800493a:	687a      	ldr	r2, [r7, #4]
 800493c:	4413      	add	r3, r2
 800493e:	3304      	adds	r3, #4
 8004940:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	2201      	movs	r2, #1
 8004946:	705a      	strb	r2, [r3, #1]
 8004948:	e00f      	b.n	800496a <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800494a:	78fb      	ldrb	r3, [r7, #3]
 800494c:	f003 020f 	and.w	r2, r3, #15
 8004950:	4613      	mov	r3, r2
 8004952:	00db      	lsls	r3, r3, #3
 8004954:	4413      	add	r3, r2
 8004956:	009b      	lsls	r3, r3, #2
 8004958:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800495c:	687a      	ldr	r2, [r7, #4]
 800495e:	4413      	add	r3, r2
 8004960:	3304      	adds	r3, #4
 8004962:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	2200      	movs	r2, #0
 8004968:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	2200      	movs	r2, #0
 800496e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004970:	78fb      	ldrb	r3, [r7, #3]
 8004972:	f003 030f 	and.w	r3, r3, #15
 8004976:	b2da      	uxtb	r2, r3
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8004982:	2b01      	cmp	r3, #1
 8004984:	d101      	bne.n	800498a <HAL_PCD_EP_ClrStall+0x86>
 8004986:	2302      	movs	r3, #2
 8004988:	e00e      	b.n	80049a8 <HAL_PCD_EP_ClrStall+0xa4>
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	2201      	movs	r2, #1
 800498e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	68f9      	ldr	r1, [r7, #12]
 8004998:	4618      	mov	r0, r3
 800499a:	f003 fc71 	bl	8008280 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	2200      	movs	r2, #0
 80049a2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80049a6:	2300      	movs	r3, #0
}
 80049a8:	4618      	mov	r0, r3
 80049aa:	3710      	adds	r7, #16
 80049ac:	46bd      	mov	sp, r7
 80049ae:	bd80      	pop	{r7, pc}

080049b0 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80049b0:	b580      	push	{r7, lr}
 80049b2:	b084      	sub	sp, #16
 80049b4:	af00      	add	r7, sp, #0
 80049b6:	6078      	str	r0, [r7, #4]
 80049b8:	460b      	mov	r3, r1
 80049ba:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80049bc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	da0c      	bge.n	80049de <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80049c4:	78fb      	ldrb	r3, [r7, #3]
 80049c6:	f003 020f 	and.w	r2, r3, #15
 80049ca:	4613      	mov	r3, r2
 80049cc:	00db      	lsls	r3, r3, #3
 80049ce:	4413      	add	r3, r2
 80049d0:	009b      	lsls	r3, r3, #2
 80049d2:	3338      	adds	r3, #56	; 0x38
 80049d4:	687a      	ldr	r2, [r7, #4]
 80049d6:	4413      	add	r3, r2
 80049d8:	3304      	adds	r3, #4
 80049da:	60fb      	str	r3, [r7, #12]
 80049dc:	e00c      	b.n	80049f8 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80049de:	78fb      	ldrb	r3, [r7, #3]
 80049e0:	f003 020f 	and.w	r2, r3, #15
 80049e4:	4613      	mov	r3, r2
 80049e6:	00db      	lsls	r3, r3, #3
 80049e8:	4413      	add	r3, r2
 80049ea:	009b      	lsls	r3, r3, #2
 80049ec:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80049f0:	687a      	ldr	r2, [r7, #4]
 80049f2:	4413      	add	r3, r2
 80049f4:	3304      	adds	r3, #4
 80049f6:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	68f9      	ldr	r1, [r7, #12]
 80049fe:	4618      	mov	r0, r3
 8004a00:	f003 fa90 	bl	8007f24 <USB_EPStopXfer>
 8004a04:	4603      	mov	r3, r0
 8004a06:	72fb      	strb	r3, [r7, #11]

  return ret;
 8004a08:	7afb      	ldrb	r3, [r7, #11]
}
 8004a0a:	4618      	mov	r0, r3
 8004a0c:	3710      	adds	r7, #16
 8004a0e:	46bd      	mov	sp, r7
 8004a10:	bd80      	pop	{r7, pc}

08004a12 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004a12:	b580      	push	{r7, lr}
 8004a14:	b08a      	sub	sp, #40	; 0x28
 8004a16:	af02      	add	r7, sp, #8
 8004a18:	6078      	str	r0, [r7, #4]
 8004a1a:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004a22:	697b      	ldr	r3, [r7, #20]
 8004a24:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8004a26:	683a      	ldr	r2, [r7, #0]
 8004a28:	4613      	mov	r3, r2
 8004a2a:	00db      	lsls	r3, r3, #3
 8004a2c:	4413      	add	r3, r2
 8004a2e:	009b      	lsls	r3, r3, #2
 8004a30:	3338      	adds	r3, #56	; 0x38
 8004a32:	687a      	ldr	r2, [r7, #4]
 8004a34:	4413      	add	r3, r2
 8004a36:	3304      	adds	r3, #4
 8004a38:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	6a1a      	ldr	r2, [r3, #32]
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	699b      	ldr	r3, [r3, #24]
 8004a42:	429a      	cmp	r2, r3
 8004a44:	d901      	bls.n	8004a4a <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8004a46:	2301      	movs	r3, #1
 8004a48:	e06c      	b.n	8004b24 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	699a      	ldr	r2, [r3, #24]
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	6a1b      	ldr	r3, [r3, #32]
 8004a52:	1ad3      	subs	r3, r2, r3
 8004a54:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	68db      	ldr	r3, [r3, #12]
 8004a5a:	69fa      	ldr	r2, [r7, #28]
 8004a5c:	429a      	cmp	r2, r3
 8004a5e:	d902      	bls.n	8004a66 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	68db      	ldr	r3, [r3, #12]
 8004a64:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8004a66:	69fb      	ldr	r3, [r7, #28]
 8004a68:	3303      	adds	r3, #3
 8004a6a:	089b      	lsrs	r3, r3, #2
 8004a6c:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004a6e:	e02b      	b.n	8004ac8 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	699a      	ldr	r2, [r3, #24]
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	6a1b      	ldr	r3, [r3, #32]
 8004a78:	1ad3      	subs	r3, r2, r3
 8004a7a:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	68db      	ldr	r3, [r3, #12]
 8004a80:	69fa      	ldr	r2, [r7, #28]
 8004a82:	429a      	cmp	r2, r3
 8004a84:	d902      	bls.n	8004a8c <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	68db      	ldr	r3, [r3, #12]
 8004a8a:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8004a8c:	69fb      	ldr	r3, [r7, #28]
 8004a8e:	3303      	adds	r3, #3
 8004a90:	089b      	lsrs	r3, r3, #2
 8004a92:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	6919      	ldr	r1, [r3, #16]
 8004a98:	683b      	ldr	r3, [r7, #0]
 8004a9a:	b2da      	uxtb	r2, r3
 8004a9c:	69fb      	ldr	r3, [r7, #28]
 8004a9e:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004aa4:	b2db      	uxtb	r3, r3
 8004aa6:	9300      	str	r3, [sp, #0]
 8004aa8:	4603      	mov	r3, r0
 8004aaa:	6978      	ldr	r0, [r7, #20]
 8004aac:	f003 fae4 	bl	8008078 <USB_WritePacket>

    ep->xfer_buff  += len;
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	691a      	ldr	r2, [r3, #16]
 8004ab4:	69fb      	ldr	r3, [r7, #28]
 8004ab6:	441a      	add	r2, r3
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	6a1a      	ldr	r2, [r3, #32]
 8004ac0:	69fb      	ldr	r3, [r7, #28]
 8004ac2:	441a      	add	r2, r3
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004ac8:	683b      	ldr	r3, [r7, #0]
 8004aca:	015a      	lsls	r2, r3, #5
 8004acc:	693b      	ldr	r3, [r7, #16]
 8004ace:	4413      	add	r3, r2
 8004ad0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ad4:	699b      	ldr	r3, [r3, #24]
 8004ad6:	b29b      	uxth	r3, r3
 8004ad8:	69ba      	ldr	r2, [r7, #24]
 8004ada:	429a      	cmp	r2, r3
 8004adc:	d809      	bhi.n	8004af2 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	6a1a      	ldr	r2, [r3, #32]
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004ae6:	429a      	cmp	r2, r3
 8004ae8:	d203      	bcs.n	8004af2 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	699b      	ldr	r3, [r3, #24]
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d1be      	bne.n	8004a70 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	699a      	ldr	r2, [r3, #24]
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	6a1b      	ldr	r3, [r3, #32]
 8004afa:	429a      	cmp	r2, r3
 8004afc:	d811      	bhi.n	8004b22 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004afe:	683b      	ldr	r3, [r7, #0]
 8004b00:	f003 030f 	and.w	r3, r3, #15
 8004b04:	2201      	movs	r2, #1
 8004b06:	fa02 f303 	lsl.w	r3, r2, r3
 8004b0a:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004b0c:	693b      	ldr	r3, [r7, #16]
 8004b0e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004b12:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004b14:	68bb      	ldr	r3, [r7, #8]
 8004b16:	43db      	mvns	r3, r3
 8004b18:	6939      	ldr	r1, [r7, #16]
 8004b1a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004b1e:	4013      	ands	r3, r2
 8004b20:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8004b22:	2300      	movs	r3, #0
}
 8004b24:	4618      	mov	r0, r3
 8004b26:	3720      	adds	r7, #32
 8004b28:	46bd      	mov	sp, r7
 8004b2a:	bd80      	pop	{r7, pc}

08004b2c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004b2c:	b580      	push	{r7, lr}
 8004b2e:	b088      	sub	sp, #32
 8004b30:	af00      	add	r7, sp, #0
 8004b32:	6078      	str	r0, [r7, #4]
 8004b34:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b3c:	69fb      	ldr	r3, [r7, #28]
 8004b3e:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004b40:	69fb      	ldr	r3, [r7, #28]
 8004b42:	333c      	adds	r3, #60	; 0x3c
 8004b44:	3304      	adds	r3, #4
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004b4a:	683b      	ldr	r3, [r7, #0]
 8004b4c:	015a      	lsls	r2, r3, #5
 8004b4e:	69bb      	ldr	r3, [r7, #24]
 8004b50:	4413      	add	r3, r2
 8004b52:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b56:	689b      	ldr	r3, [r3, #8]
 8004b58:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	691b      	ldr	r3, [r3, #16]
 8004b5e:	2b01      	cmp	r3, #1
 8004b60:	d17b      	bne.n	8004c5a <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8004b62:	693b      	ldr	r3, [r7, #16]
 8004b64:	f003 0308 	and.w	r3, r3, #8
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d015      	beq.n	8004b98 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004b6c:	697b      	ldr	r3, [r7, #20]
 8004b6e:	4a61      	ldr	r2, [pc, #388]	; (8004cf4 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8004b70:	4293      	cmp	r3, r2
 8004b72:	f240 80b9 	bls.w	8004ce8 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004b76:	693b      	ldr	r3, [r7, #16]
 8004b78:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	f000 80b3 	beq.w	8004ce8 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004b82:	683b      	ldr	r3, [r7, #0]
 8004b84:	015a      	lsls	r2, r3, #5
 8004b86:	69bb      	ldr	r3, [r7, #24]
 8004b88:	4413      	add	r3, r2
 8004b8a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b8e:	461a      	mov	r2, r3
 8004b90:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004b94:	6093      	str	r3, [r2, #8]
 8004b96:	e0a7      	b.n	8004ce8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8004b98:	693b      	ldr	r3, [r7, #16]
 8004b9a:	f003 0320 	and.w	r3, r3, #32
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d009      	beq.n	8004bb6 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004ba2:	683b      	ldr	r3, [r7, #0]
 8004ba4:	015a      	lsls	r2, r3, #5
 8004ba6:	69bb      	ldr	r3, [r7, #24]
 8004ba8:	4413      	add	r3, r2
 8004baa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004bae:	461a      	mov	r2, r3
 8004bb0:	2320      	movs	r3, #32
 8004bb2:	6093      	str	r3, [r2, #8]
 8004bb4:	e098      	b.n	8004ce8 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8004bb6:	693b      	ldr	r3, [r7, #16]
 8004bb8:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	f040 8093 	bne.w	8004ce8 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004bc2:	697b      	ldr	r3, [r7, #20]
 8004bc4:	4a4b      	ldr	r2, [pc, #300]	; (8004cf4 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8004bc6:	4293      	cmp	r3, r2
 8004bc8:	d90f      	bls.n	8004bea <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004bca:	693b      	ldr	r3, [r7, #16]
 8004bcc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d00a      	beq.n	8004bea <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004bd4:	683b      	ldr	r3, [r7, #0]
 8004bd6:	015a      	lsls	r2, r3, #5
 8004bd8:	69bb      	ldr	r3, [r7, #24]
 8004bda:	4413      	add	r3, r2
 8004bdc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004be0:	461a      	mov	r2, r3
 8004be2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004be6:	6093      	str	r3, [r2, #8]
 8004be8:	e07e      	b.n	8004ce8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8004bea:	683a      	ldr	r2, [r7, #0]
 8004bec:	4613      	mov	r3, r2
 8004bee:	00db      	lsls	r3, r3, #3
 8004bf0:	4413      	add	r3, r2
 8004bf2:	009b      	lsls	r3, r3, #2
 8004bf4:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004bf8:	687a      	ldr	r2, [r7, #4]
 8004bfa:	4413      	add	r3, r2
 8004bfc:	3304      	adds	r3, #4
 8004bfe:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	69da      	ldr	r2, [r3, #28]
 8004c04:	683b      	ldr	r3, [r7, #0]
 8004c06:	0159      	lsls	r1, r3, #5
 8004c08:	69bb      	ldr	r3, [r7, #24]
 8004c0a:	440b      	add	r3, r1
 8004c0c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004c10:	691b      	ldr	r3, [r3, #16]
 8004c12:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004c16:	1ad2      	subs	r2, r2, r3
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 8004c1c:	683b      	ldr	r3, [r7, #0]
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d114      	bne.n	8004c4c <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	699b      	ldr	r3, [r3, #24]
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d109      	bne.n	8004c3e <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	6818      	ldr	r0, [r3, #0]
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004c34:	461a      	mov	r2, r3
 8004c36:	2101      	movs	r1, #1
 8004c38:	f003 fcb4 	bl	80085a4 <USB_EP0_OutStart>
 8004c3c:	e006      	b.n	8004c4c <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	691a      	ldr	r2, [r3, #16]
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	6a1b      	ldr	r3, [r3, #32]
 8004c46:	441a      	add	r2, r3
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004c4c:	683b      	ldr	r3, [r7, #0]
 8004c4e:	b2db      	uxtb	r3, r3
 8004c50:	4619      	mov	r1, r3
 8004c52:	6878      	ldr	r0, [r7, #4]
 8004c54:	f008 feb6 	bl	800d9c4 <HAL_PCD_DataOutStageCallback>
 8004c58:	e046      	b.n	8004ce8 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8004c5a:	697b      	ldr	r3, [r7, #20]
 8004c5c:	4a26      	ldr	r2, [pc, #152]	; (8004cf8 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8004c5e:	4293      	cmp	r3, r2
 8004c60:	d124      	bne.n	8004cac <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8004c62:	693b      	ldr	r3, [r7, #16]
 8004c64:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d00a      	beq.n	8004c82 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004c6c:	683b      	ldr	r3, [r7, #0]
 8004c6e:	015a      	lsls	r2, r3, #5
 8004c70:	69bb      	ldr	r3, [r7, #24]
 8004c72:	4413      	add	r3, r2
 8004c74:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004c78:	461a      	mov	r2, r3
 8004c7a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004c7e:	6093      	str	r3, [r2, #8]
 8004c80:	e032      	b.n	8004ce8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004c82:	693b      	ldr	r3, [r7, #16]
 8004c84:	f003 0320 	and.w	r3, r3, #32
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d008      	beq.n	8004c9e <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004c8c:	683b      	ldr	r3, [r7, #0]
 8004c8e:	015a      	lsls	r2, r3, #5
 8004c90:	69bb      	ldr	r3, [r7, #24]
 8004c92:	4413      	add	r3, r2
 8004c94:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004c98:	461a      	mov	r2, r3
 8004c9a:	2320      	movs	r3, #32
 8004c9c:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004c9e:	683b      	ldr	r3, [r7, #0]
 8004ca0:	b2db      	uxtb	r3, r3
 8004ca2:	4619      	mov	r1, r3
 8004ca4:	6878      	ldr	r0, [r7, #4]
 8004ca6:	f008 fe8d 	bl	800d9c4 <HAL_PCD_DataOutStageCallback>
 8004caa:	e01d      	b.n	8004ce8 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8004cac:	683b      	ldr	r3, [r7, #0]
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d114      	bne.n	8004cdc <PCD_EP_OutXfrComplete_int+0x1b0>
 8004cb2:	6879      	ldr	r1, [r7, #4]
 8004cb4:	683a      	ldr	r2, [r7, #0]
 8004cb6:	4613      	mov	r3, r2
 8004cb8:	00db      	lsls	r3, r3, #3
 8004cba:	4413      	add	r3, r2
 8004cbc:	009b      	lsls	r3, r3, #2
 8004cbe:	440b      	add	r3, r1
 8004cc0:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d108      	bne.n	8004cdc <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	6818      	ldr	r0, [r3, #0]
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004cd4:	461a      	mov	r2, r3
 8004cd6:	2100      	movs	r1, #0
 8004cd8:	f003 fc64 	bl	80085a4 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004cdc:	683b      	ldr	r3, [r7, #0]
 8004cde:	b2db      	uxtb	r3, r3
 8004ce0:	4619      	mov	r1, r3
 8004ce2:	6878      	ldr	r0, [r7, #4]
 8004ce4:	f008 fe6e 	bl	800d9c4 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8004ce8:	2300      	movs	r3, #0
}
 8004cea:	4618      	mov	r0, r3
 8004cec:	3720      	adds	r7, #32
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	bd80      	pop	{r7, pc}
 8004cf2:	bf00      	nop
 8004cf4:	4f54300a 	.word	0x4f54300a
 8004cf8:	4f54310a 	.word	0x4f54310a

08004cfc <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004cfc:	b580      	push	{r7, lr}
 8004cfe:	b086      	sub	sp, #24
 8004d00:	af00      	add	r7, sp, #0
 8004d02:	6078      	str	r0, [r7, #4]
 8004d04:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004d0c:	697b      	ldr	r3, [r7, #20]
 8004d0e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004d10:	697b      	ldr	r3, [r7, #20]
 8004d12:	333c      	adds	r3, #60	; 0x3c
 8004d14:	3304      	adds	r3, #4
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004d1a:	683b      	ldr	r3, [r7, #0]
 8004d1c:	015a      	lsls	r2, r3, #5
 8004d1e:	693b      	ldr	r3, [r7, #16]
 8004d20:	4413      	add	r3, r2
 8004d22:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004d26:	689b      	ldr	r3, [r3, #8]
 8004d28:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	4a15      	ldr	r2, [pc, #84]	; (8004d84 <PCD_EP_OutSetupPacket_int+0x88>)
 8004d2e:	4293      	cmp	r3, r2
 8004d30:	d90e      	bls.n	8004d50 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004d32:	68bb      	ldr	r3, [r7, #8]
 8004d34:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d009      	beq.n	8004d50 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004d3c:	683b      	ldr	r3, [r7, #0]
 8004d3e:	015a      	lsls	r2, r3, #5
 8004d40:	693b      	ldr	r3, [r7, #16]
 8004d42:	4413      	add	r3, r2
 8004d44:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004d48:	461a      	mov	r2, r3
 8004d4a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004d4e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8004d50:	6878      	ldr	r0, [r7, #4]
 8004d52:	f008 fe25 	bl	800d9a0 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	4a0a      	ldr	r2, [pc, #40]	; (8004d84 <PCD_EP_OutSetupPacket_int+0x88>)
 8004d5a:	4293      	cmp	r3, r2
 8004d5c:	d90c      	bls.n	8004d78 <PCD_EP_OutSetupPacket_int+0x7c>
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	691b      	ldr	r3, [r3, #16]
 8004d62:	2b01      	cmp	r3, #1
 8004d64:	d108      	bne.n	8004d78 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	6818      	ldr	r0, [r3, #0]
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004d70:	461a      	mov	r2, r3
 8004d72:	2101      	movs	r1, #1
 8004d74:	f003 fc16 	bl	80085a4 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8004d78:	2300      	movs	r3, #0
}
 8004d7a:	4618      	mov	r0, r3
 8004d7c:	3718      	adds	r7, #24
 8004d7e:	46bd      	mov	sp, r7
 8004d80:	bd80      	pop	{r7, pc}
 8004d82:	bf00      	nop
 8004d84:	4f54300a 	.word	0x4f54300a

08004d88 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8004d88:	b480      	push	{r7}
 8004d8a:	b085      	sub	sp, #20
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	6078      	str	r0, [r7, #4]
 8004d90:	460b      	mov	r3, r1
 8004d92:	70fb      	strb	r3, [r7, #3]
 8004d94:	4613      	mov	r3, r2
 8004d96:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d9e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8004da0:	78fb      	ldrb	r3, [r7, #3]
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d107      	bne.n	8004db6 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8004da6:	883b      	ldrh	r3, [r7, #0]
 8004da8:	0419      	lsls	r1, r3, #16
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	68ba      	ldr	r2, [r7, #8]
 8004db0:	430a      	orrs	r2, r1
 8004db2:	629a      	str	r2, [r3, #40]	; 0x28
 8004db4:	e028      	b.n	8004e08 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004dbc:	0c1b      	lsrs	r3, r3, #16
 8004dbe:	68ba      	ldr	r2, [r7, #8]
 8004dc0:	4413      	add	r3, r2
 8004dc2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004dc4:	2300      	movs	r3, #0
 8004dc6:	73fb      	strb	r3, [r7, #15]
 8004dc8:	e00d      	b.n	8004de6 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681a      	ldr	r2, [r3, #0]
 8004dce:	7bfb      	ldrb	r3, [r7, #15]
 8004dd0:	3340      	adds	r3, #64	; 0x40
 8004dd2:	009b      	lsls	r3, r3, #2
 8004dd4:	4413      	add	r3, r2
 8004dd6:	685b      	ldr	r3, [r3, #4]
 8004dd8:	0c1b      	lsrs	r3, r3, #16
 8004dda:	68ba      	ldr	r2, [r7, #8]
 8004ddc:	4413      	add	r3, r2
 8004dde:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004de0:	7bfb      	ldrb	r3, [r7, #15]
 8004de2:	3301      	adds	r3, #1
 8004de4:	73fb      	strb	r3, [r7, #15]
 8004de6:	7bfa      	ldrb	r2, [r7, #15]
 8004de8:	78fb      	ldrb	r3, [r7, #3]
 8004dea:	3b01      	subs	r3, #1
 8004dec:	429a      	cmp	r2, r3
 8004dee:	d3ec      	bcc.n	8004dca <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8004df0:	883b      	ldrh	r3, [r7, #0]
 8004df2:	0418      	lsls	r0, r3, #16
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	6819      	ldr	r1, [r3, #0]
 8004df8:	78fb      	ldrb	r3, [r7, #3]
 8004dfa:	3b01      	subs	r3, #1
 8004dfc:	68ba      	ldr	r2, [r7, #8]
 8004dfe:	4302      	orrs	r2, r0
 8004e00:	3340      	adds	r3, #64	; 0x40
 8004e02:	009b      	lsls	r3, r3, #2
 8004e04:	440b      	add	r3, r1
 8004e06:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8004e08:	2300      	movs	r3, #0
}
 8004e0a:	4618      	mov	r0, r3
 8004e0c:	3714      	adds	r7, #20
 8004e0e:	46bd      	mov	sp, r7
 8004e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e14:	4770      	bx	lr

08004e16 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8004e16:	b480      	push	{r7}
 8004e18:	b083      	sub	sp, #12
 8004e1a:	af00      	add	r7, sp, #0
 8004e1c:	6078      	str	r0, [r7, #4]
 8004e1e:	460b      	mov	r3, r1
 8004e20:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	887a      	ldrh	r2, [r7, #2]
 8004e28:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8004e2a:	2300      	movs	r3, #0
}
 8004e2c:	4618      	mov	r0, r3
 8004e2e:	370c      	adds	r7, #12
 8004e30:	46bd      	mov	sp, r7
 8004e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e36:	4770      	bx	lr

08004e38 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8004e38:	b480      	push	{r7}
 8004e3a:	b083      	sub	sp, #12
 8004e3c:	af00      	add	r7, sp, #0
 8004e3e:	6078      	str	r0, [r7, #4]
 8004e40:	460b      	mov	r3, r1
 8004e42:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8004e44:	bf00      	nop
 8004e46:	370c      	adds	r7, #12
 8004e48:	46bd      	mov	sp, r7
 8004e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e4e:	4770      	bx	lr

08004e50 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004e50:	b580      	push	{r7, lr}
 8004e52:	b086      	sub	sp, #24
 8004e54:	af00      	add	r7, sp, #0
 8004e56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d101      	bne.n	8004e62 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004e5e:	2301      	movs	r3, #1
 8004e60:	e267      	b.n	8005332 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f003 0301 	and.w	r3, r3, #1
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d075      	beq.n	8004f5a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004e6e:	4b88      	ldr	r3, [pc, #544]	; (8005090 <HAL_RCC_OscConfig+0x240>)
 8004e70:	689b      	ldr	r3, [r3, #8]
 8004e72:	f003 030c 	and.w	r3, r3, #12
 8004e76:	2b04      	cmp	r3, #4
 8004e78:	d00c      	beq.n	8004e94 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004e7a:	4b85      	ldr	r3, [pc, #532]	; (8005090 <HAL_RCC_OscConfig+0x240>)
 8004e7c:	689b      	ldr	r3, [r3, #8]
 8004e7e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004e82:	2b08      	cmp	r3, #8
 8004e84:	d112      	bne.n	8004eac <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004e86:	4b82      	ldr	r3, [pc, #520]	; (8005090 <HAL_RCC_OscConfig+0x240>)
 8004e88:	685b      	ldr	r3, [r3, #4]
 8004e8a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004e8e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004e92:	d10b      	bne.n	8004eac <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e94:	4b7e      	ldr	r3, [pc, #504]	; (8005090 <HAL_RCC_OscConfig+0x240>)
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d05b      	beq.n	8004f58 <HAL_RCC_OscConfig+0x108>
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	685b      	ldr	r3, [r3, #4]
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d157      	bne.n	8004f58 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004ea8:	2301      	movs	r3, #1
 8004eaa:	e242      	b.n	8005332 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	685b      	ldr	r3, [r3, #4]
 8004eb0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004eb4:	d106      	bne.n	8004ec4 <HAL_RCC_OscConfig+0x74>
 8004eb6:	4b76      	ldr	r3, [pc, #472]	; (8005090 <HAL_RCC_OscConfig+0x240>)
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	4a75      	ldr	r2, [pc, #468]	; (8005090 <HAL_RCC_OscConfig+0x240>)
 8004ebc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ec0:	6013      	str	r3, [r2, #0]
 8004ec2:	e01d      	b.n	8004f00 <HAL_RCC_OscConfig+0xb0>
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	685b      	ldr	r3, [r3, #4]
 8004ec8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004ecc:	d10c      	bne.n	8004ee8 <HAL_RCC_OscConfig+0x98>
 8004ece:	4b70      	ldr	r3, [pc, #448]	; (8005090 <HAL_RCC_OscConfig+0x240>)
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	4a6f      	ldr	r2, [pc, #444]	; (8005090 <HAL_RCC_OscConfig+0x240>)
 8004ed4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004ed8:	6013      	str	r3, [r2, #0]
 8004eda:	4b6d      	ldr	r3, [pc, #436]	; (8005090 <HAL_RCC_OscConfig+0x240>)
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	4a6c      	ldr	r2, [pc, #432]	; (8005090 <HAL_RCC_OscConfig+0x240>)
 8004ee0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ee4:	6013      	str	r3, [r2, #0]
 8004ee6:	e00b      	b.n	8004f00 <HAL_RCC_OscConfig+0xb0>
 8004ee8:	4b69      	ldr	r3, [pc, #420]	; (8005090 <HAL_RCC_OscConfig+0x240>)
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	4a68      	ldr	r2, [pc, #416]	; (8005090 <HAL_RCC_OscConfig+0x240>)
 8004eee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004ef2:	6013      	str	r3, [r2, #0]
 8004ef4:	4b66      	ldr	r3, [pc, #408]	; (8005090 <HAL_RCC_OscConfig+0x240>)
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	4a65      	ldr	r2, [pc, #404]	; (8005090 <HAL_RCC_OscConfig+0x240>)
 8004efa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004efe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	685b      	ldr	r3, [r3, #4]
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d013      	beq.n	8004f30 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f08:	f7fd fa9e 	bl	8002448 <HAL_GetTick>
 8004f0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f0e:	e008      	b.n	8004f22 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004f10:	f7fd fa9a 	bl	8002448 <HAL_GetTick>
 8004f14:	4602      	mov	r2, r0
 8004f16:	693b      	ldr	r3, [r7, #16]
 8004f18:	1ad3      	subs	r3, r2, r3
 8004f1a:	2b64      	cmp	r3, #100	; 0x64
 8004f1c:	d901      	bls.n	8004f22 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004f1e:	2303      	movs	r3, #3
 8004f20:	e207      	b.n	8005332 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f22:	4b5b      	ldr	r3, [pc, #364]	; (8005090 <HAL_RCC_OscConfig+0x240>)
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d0f0      	beq.n	8004f10 <HAL_RCC_OscConfig+0xc0>
 8004f2e:	e014      	b.n	8004f5a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f30:	f7fd fa8a 	bl	8002448 <HAL_GetTick>
 8004f34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004f36:	e008      	b.n	8004f4a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004f38:	f7fd fa86 	bl	8002448 <HAL_GetTick>
 8004f3c:	4602      	mov	r2, r0
 8004f3e:	693b      	ldr	r3, [r7, #16]
 8004f40:	1ad3      	subs	r3, r2, r3
 8004f42:	2b64      	cmp	r3, #100	; 0x64
 8004f44:	d901      	bls.n	8004f4a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004f46:	2303      	movs	r3, #3
 8004f48:	e1f3      	b.n	8005332 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004f4a:	4b51      	ldr	r3, [pc, #324]	; (8005090 <HAL_RCC_OscConfig+0x240>)
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d1f0      	bne.n	8004f38 <HAL_RCC_OscConfig+0xe8>
 8004f56:	e000      	b.n	8004f5a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f58:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	f003 0302 	and.w	r3, r3, #2
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d063      	beq.n	800502e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004f66:	4b4a      	ldr	r3, [pc, #296]	; (8005090 <HAL_RCC_OscConfig+0x240>)
 8004f68:	689b      	ldr	r3, [r3, #8]
 8004f6a:	f003 030c 	and.w	r3, r3, #12
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d00b      	beq.n	8004f8a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004f72:	4b47      	ldr	r3, [pc, #284]	; (8005090 <HAL_RCC_OscConfig+0x240>)
 8004f74:	689b      	ldr	r3, [r3, #8]
 8004f76:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004f7a:	2b08      	cmp	r3, #8
 8004f7c:	d11c      	bne.n	8004fb8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004f7e:	4b44      	ldr	r3, [pc, #272]	; (8005090 <HAL_RCC_OscConfig+0x240>)
 8004f80:	685b      	ldr	r3, [r3, #4]
 8004f82:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d116      	bne.n	8004fb8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004f8a:	4b41      	ldr	r3, [pc, #260]	; (8005090 <HAL_RCC_OscConfig+0x240>)
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f003 0302 	and.w	r3, r3, #2
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d005      	beq.n	8004fa2 <HAL_RCC_OscConfig+0x152>
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	68db      	ldr	r3, [r3, #12]
 8004f9a:	2b01      	cmp	r3, #1
 8004f9c:	d001      	beq.n	8004fa2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004f9e:	2301      	movs	r3, #1
 8004fa0:	e1c7      	b.n	8005332 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004fa2:	4b3b      	ldr	r3, [pc, #236]	; (8005090 <HAL_RCC_OscConfig+0x240>)
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	691b      	ldr	r3, [r3, #16]
 8004fae:	00db      	lsls	r3, r3, #3
 8004fb0:	4937      	ldr	r1, [pc, #220]	; (8005090 <HAL_RCC_OscConfig+0x240>)
 8004fb2:	4313      	orrs	r3, r2
 8004fb4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004fb6:	e03a      	b.n	800502e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	68db      	ldr	r3, [r3, #12]
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d020      	beq.n	8005002 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004fc0:	4b34      	ldr	r3, [pc, #208]	; (8005094 <HAL_RCC_OscConfig+0x244>)
 8004fc2:	2201      	movs	r2, #1
 8004fc4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fc6:	f7fd fa3f 	bl	8002448 <HAL_GetTick>
 8004fca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004fcc:	e008      	b.n	8004fe0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004fce:	f7fd fa3b 	bl	8002448 <HAL_GetTick>
 8004fd2:	4602      	mov	r2, r0
 8004fd4:	693b      	ldr	r3, [r7, #16]
 8004fd6:	1ad3      	subs	r3, r2, r3
 8004fd8:	2b02      	cmp	r3, #2
 8004fda:	d901      	bls.n	8004fe0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004fdc:	2303      	movs	r3, #3
 8004fde:	e1a8      	b.n	8005332 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004fe0:	4b2b      	ldr	r3, [pc, #172]	; (8005090 <HAL_RCC_OscConfig+0x240>)
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	f003 0302 	and.w	r3, r3, #2
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d0f0      	beq.n	8004fce <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004fec:	4b28      	ldr	r3, [pc, #160]	; (8005090 <HAL_RCC_OscConfig+0x240>)
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	691b      	ldr	r3, [r3, #16]
 8004ff8:	00db      	lsls	r3, r3, #3
 8004ffa:	4925      	ldr	r1, [pc, #148]	; (8005090 <HAL_RCC_OscConfig+0x240>)
 8004ffc:	4313      	orrs	r3, r2
 8004ffe:	600b      	str	r3, [r1, #0]
 8005000:	e015      	b.n	800502e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005002:	4b24      	ldr	r3, [pc, #144]	; (8005094 <HAL_RCC_OscConfig+0x244>)
 8005004:	2200      	movs	r2, #0
 8005006:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005008:	f7fd fa1e 	bl	8002448 <HAL_GetTick>
 800500c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800500e:	e008      	b.n	8005022 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005010:	f7fd fa1a 	bl	8002448 <HAL_GetTick>
 8005014:	4602      	mov	r2, r0
 8005016:	693b      	ldr	r3, [r7, #16]
 8005018:	1ad3      	subs	r3, r2, r3
 800501a:	2b02      	cmp	r3, #2
 800501c:	d901      	bls.n	8005022 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800501e:	2303      	movs	r3, #3
 8005020:	e187      	b.n	8005332 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005022:	4b1b      	ldr	r3, [pc, #108]	; (8005090 <HAL_RCC_OscConfig+0x240>)
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f003 0302 	and.w	r3, r3, #2
 800502a:	2b00      	cmp	r3, #0
 800502c:	d1f0      	bne.n	8005010 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f003 0308 	and.w	r3, r3, #8
 8005036:	2b00      	cmp	r3, #0
 8005038:	d036      	beq.n	80050a8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	695b      	ldr	r3, [r3, #20]
 800503e:	2b00      	cmp	r3, #0
 8005040:	d016      	beq.n	8005070 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005042:	4b15      	ldr	r3, [pc, #84]	; (8005098 <HAL_RCC_OscConfig+0x248>)
 8005044:	2201      	movs	r2, #1
 8005046:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005048:	f7fd f9fe 	bl	8002448 <HAL_GetTick>
 800504c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800504e:	e008      	b.n	8005062 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005050:	f7fd f9fa 	bl	8002448 <HAL_GetTick>
 8005054:	4602      	mov	r2, r0
 8005056:	693b      	ldr	r3, [r7, #16]
 8005058:	1ad3      	subs	r3, r2, r3
 800505a:	2b02      	cmp	r3, #2
 800505c:	d901      	bls.n	8005062 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800505e:	2303      	movs	r3, #3
 8005060:	e167      	b.n	8005332 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005062:	4b0b      	ldr	r3, [pc, #44]	; (8005090 <HAL_RCC_OscConfig+0x240>)
 8005064:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005066:	f003 0302 	and.w	r3, r3, #2
 800506a:	2b00      	cmp	r3, #0
 800506c:	d0f0      	beq.n	8005050 <HAL_RCC_OscConfig+0x200>
 800506e:	e01b      	b.n	80050a8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005070:	4b09      	ldr	r3, [pc, #36]	; (8005098 <HAL_RCC_OscConfig+0x248>)
 8005072:	2200      	movs	r2, #0
 8005074:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005076:	f7fd f9e7 	bl	8002448 <HAL_GetTick>
 800507a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800507c:	e00e      	b.n	800509c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800507e:	f7fd f9e3 	bl	8002448 <HAL_GetTick>
 8005082:	4602      	mov	r2, r0
 8005084:	693b      	ldr	r3, [r7, #16]
 8005086:	1ad3      	subs	r3, r2, r3
 8005088:	2b02      	cmp	r3, #2
 800508a:	d907      	bls.n	800509c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800508c:	2303      	movs	r3, #3
 800508e:	e150      	b.n	8005332 <HAL_RCC_OscConfig+0x4e2>
 8005090:	40023800 	.word	0x40023800
 8005094:	42470000 	.word	0x42470000
 8005098:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800509c:	4b88      	ldr	r3, [pc, #544]	; (80052c0 <HAL_RCC_OscConfig+0x470>)
 800509e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80050a0:	f003 0302 	and.w	r3, r3, #2
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d1ea      	bne.n	800507e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f003 0304 	and.w	r3, r3, #4
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	f000 8097 	beq.w	80051e4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80050b6:	2300      	movs	r3, #0
 80050b8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80050ba:	4b81      	ldr	r3, [pc, #516]	; (80052c0 <HAL_RCC_OscConfig+0x470>)
 80050bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d10f      	bne.n	80050e6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80050c6:	2300      	movs	r3, #0
 80050c8:	60bb      	str	r3, [r7, #8]
 80050ca:	4b7d      	ldr	r3, [pc, #500]	; (80052c0 <HAL_RCC_OscConfig+0x470>)
 80050cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050ce:	4a7c      	ldr	r2, [pc, #496]	; (80052c0 <HAL_RCC_OscConfig+0x470>)
 80050d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80050d4:	6413      	str	r3, [r2, #64]	; 0x40
 80050d6:	4b7a      	ldr	r3, [pc, #488]	; (80052c0 <HAL_RCC_OscConfig+0x470>)
 80050d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80050de:	60bb      	str	r3, [r7, #8]
 80050e0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80050e2:	2301      	movs	r3, #1
 80050e4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80050e6:	4b77      	ldr	r3, [pc, #476]	; (80052c4 <HAL_RCC_OscConfig+0x474>)
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d118      	bne.n	8005124 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80050f2:	4b74      	ldr	r3, [pc, #464]	; (80052c4 <HAL_RCC_OscConfig+0x474>)
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	4a73      	ldr	r2, [pc, #460]	; (80052c4 <HAL_RCC_OscConfig+0x474>)
 80050f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80050fc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80050fe:	f7fd f9a3 	bl	8002448 <HAL_GetTick>
 8005102:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005104:	e008      	b.n	8005118 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005106:	f7fd f99f 	bl	8002448 <HAL_GetTick>
 800510a:	4602      	mov	r2, r0
 800510c:	693b      	ldr	r3, [r7, #16]
 800510e:	1ad3      	subs	r3, r2, r3
 8005110:	2b02      	cmp	r3, #2
 8005112:	d901      	bls.n	8005118 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005114:	2303      	movs	r3, #3
 8005116:	e10c      	b.n	8005332 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005118:	4b6a      	ldr	r3, [pc, #424]	; (80052c4 <HAL_RCC_OscConfig+0x474>)
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005120:	2b00      	cmp	r3, #0
 8005122:	d0f0      	beq.n	8005106 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	689b      	ldr	r3, [r3, #8]
 8005128:	2b01      	cmp	r3, #1
 800512a:	d106      	bne.n	800513a <HAL_RCC_OscConfig+0x2ea>
 800512c:	4b64      	ldr	r3, [pc, #400]	; (80052c0 <HAL_RCC_OscConfig+0x470>)
 800512e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005130:	4a63      	ldr	r2, [pc, #396]	; (80052c0 <HAL_RCC_OscConfig+0x470>)
 8005132:	f043 0301 	orr.w	r3, r3, #1
 8005136:	6713      	str	r3, [r2, #112]	; 0x70
 8005138:	e01c      	b.n	8005174 <HAL_RCC_OscConfig+0x324>
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	689b      	ldr	r3, [r3, #8]
 800513e:	2b05      	cmp	r3, #5
 8005140:	d10c      	bne.n	800515c <HAL_RCC_OscConfig+0x30c>
 8005142:	4b5f      	ldr	r3, [pc, #380]	; (80052c0 <HAL_RCC_OscConfig+0x470>)
 8005144:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005146:	4a5e      	ldr	r2, [pc, #376]	; (80052c0 <HAL_RCC_OscConfig+0x470>)
 8005148:	f043 0304 	orr.w	r3, r3, #4
 800514c:	6713      	str	r3, [r2, #112]	; 0x70
 800514e:	4b5c      	ldr	r3, [pc, #368]	; (80052c0 <HAL_RCC_OscConfig+0x470>)
 8005150:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005152:	4a5b      	ldr	r2, [pc, #364]	; (80052c0 <HAL_RCC_OscConfig+0x470>)
 8005154:	f043 0301 	orr.w	r3, r3, #1
 8005158:	6713      	str	r3, [r2, #112]	; 0x70
 800515a:	e00b      	b.n	8005174 <HAL_RCC_OscConfig+0x324>
 800515c:	4b58      	ldr	r3, [pc, #352]	; (80052c0 <HAL_RCC_OscConfig+0x470>)
 800515e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005160:	4a57      	ldr	r2, [pc, #348]	; (80052c0 <HAL_RCC_OscConfig+0x470>)
 8005162:	f023 0301 	bic.w	r3, r3, #1
 8005166:	6713      	str	r3, [r2, #112]	; 0x70
 8005168:	4b55      	ldr	r3, [pc, #340]	; (80052c0 <HAL_RCC_OscConfig+0x470>)
 800516a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800516c:	4a54      	ldr	r2, [pc, #336]	; (80052c0 <HAL_RCC_OscConfig+0x470>)
 800516e:	f023 0304 	bic.w	r3, r3, #4
 8005172:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	689b      	ldr	r3, [r3, #8]
 8005178:	2b00      	cmp	r3, #0
 800517a:	d015      	beq.n	80051a8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800517c:	f7fd f964 	bl	8002448 <HAL_GetTick>
 8005180:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005182:	e00a      	b.n	800519a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005184:	f7fd f960 	bl	8002448 <HAL_GetTick>
 8005188:	4602      	mov	r2, r0
 800518a:	693b      	ldr	r3, [r7, #16]
 800518c:	1ad3      	subs	r3, r2, r3
 800518e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005192:	4293      	cmp	r3, r2
 8005194:	d901      	bls.n	800519a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005196:	2303      	movs	r3, #3
 8005198:	e0cb      	b.n	8005332 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800519a:	4b49      	ldr	r3, [pc, #292]	; (80052c0 <HAL_RCC_OscConfig+0x470>)
 800519c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800519e:	f003 0302 	and.w	r3, r3, #2
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d0ee      	beq.n	8005184 <HAL_RCC_OscConfig+0x334>
 80051a6:	e014      	b.n	80051d2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80051a8:	f7fd f94e 	bl	8002448 <HAL_GetTick>
 80051ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80051ae:	e00a      	b.n	80051c6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80051b0:	f7fd f94a 	bl	8002448 <HAL_GetTick>
 80051b4:	4602      	mov	r2, r0
 80051b6:	693b      	ldr	r3, [r7, #16]
 80051b8:	1ad3      	subs	r3, r2, r3
 80051ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80051be:	4293      	cmp	r3, r2
 80051c0:	d901      	bls.n	80051c6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80051c2:	2303      	movs	r3, #3
 80051c4:	e0b5      	b.n	8005332 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80051c6:	4b3e      	ldr	r3, [pc, #248]	; (80052c0 <HAL_RCC_OscConfig+0x470>)
 80051c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051ca:	f003 0302 	and.w	r3, r3, #2
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d1ee      	bne.n	80051b0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80051d2:	7dfb      	ldrb	r3, [r7, #23]
 80051d4:	2b01      	cmp	r3, #1
 80051d6:	d105      	bne.n	80051e4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80051d8:	4b39      	ldr	r3, [pc, #228]	; (80052c0 <HAL_RCC_OscConfig+0x470>)
 80051da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051dc:	4a38      	ldr	r2, [pc, #224]	; (80052c0 <HAL_RCC_OscConfig+0x470>)
 80051de:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80051e2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	699b      	ldr	r3, [r3, #24]
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	f000 80a1 	beq.w	8005330 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80051ee:	4b34      	ldr	r3, [pc, #208]	; (80052c0 <HAL_RCC_OscConfig+0x470>)
 80051f0:	689b      	ldr	r3, [r3, #8]
 80051f2:	f003 030c 	and.w	r3, r3, #12
 80051f6:	2b08      	cmp	r3, #8
 80051f8:	d05c      	beq.n	80052b4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	699b      	ldr	r3, [r3, #24]
 80051fe:	2b02      	cmp	r3, #2
 8005200:	d141      	bne.n	8005286 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005202:	4b31      	ldr	r3, [pc, #196]	; (80052c8 <HAL_RCC_OscConfig+0x478>)
 8005204:	2200      	movs	r2, #0
 8005206:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005208:	f7fd f91e 	bl	8002448 <HAL_GetTick>
 800520c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800520e:	e008      	b.n	8005222 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005210:	f7fd f91a 	bl	8002448 <HAL_GetTick>
 8005214:	4602      	mov	r2, r0
 8005216:	693b      	ldr	r3, [r7, #16]
 8005218:	1ad3      	subs	r3, r2, r3
 800521a:	2b02      	cmp	r3, #2
 800521c:	d901      	bls.n	8005222 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800521e:	2303      	movs	r3, #3
 8005220:	e087      	b.n	8005332 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005222:	4b27      	ldr	r3, [pc, #156]	; (80052c0 <HAL_RCC_OscConfig+0x470>)
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800522a:	2b00      	cmp	r3, #0
 800522c:	d1f0      	bne.n	8005210 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	69da      	ldr	r2, [r3, #28]
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	6a1b      	ldr	r3, [r3, #32]
 8005236:	431a      	orrs	r2, r3
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800523c:	019b      	lsls	r3, r3, #6
 800523e:	431a      	orrs	r2, r3
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005244:	085b      	lsrs	r3, r3, #1
 8005246:	3b01      	subs	r3, #1
 8005248:	041b      	lsls	r3, r3, #16
 800524a:	431a      	orrs	r2, r3
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005250:	061b      	lsls	r3, r3, #24
 8005252:	491b      	ldr	r1, [pc, #108]	; (80052c0 <HAL_RCC_OscConfig+0x470>)
 8005254:	4313      	orrs	r3, r2
 8005256:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005258:	4b1b      	ldr	r3, [pc, #108]	; (80052c8 <HAL_RCC_OscConfig+0x478>)
 800525a:	2201      	movs	r2, #1
 800525c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800525e:	f7fd f8f3 	bl	8002448 <HAL_GetTick>
 8005262:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005264:	e008      	b.n	8005278 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005266:	f7fd f8ef 	bl	8002448 <HAL_GetTick>
 800526a:	4602      	mov	r2, r0
 800526c:	693b      	ldr	r3, [r7, #16]
 800526e:	1ad3      	subs	r3, r2, r3
 8005270:	2b02      	cmp	r3, #2
 8005272:	d901      	bls.n	8005278 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005274:	2303      	movs	r3, #3
 8005276:	e05c      	b.n	8005332 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005278:	4b11      	ldr	r3, [pc, #68]	; (80052c0 <HAL_RCC_OscConfig+0x470>)
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005280:	2b00      	cmp	r3, #0
 8005282:	d0f0      	beq.n	8005266 <HAL_RCC_OscConfig+0x416>
 8005284:	e054      	b.n	8005330 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005286:	4b10      	ldr	r3, [pc, #64]	; (80052c8 <HAL_RCC_OscConfig+0x478>)
 8005288:	2200      	movs	r2, #0
 800528a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800528c:	f7fd f8dc 	bl	8002448 <HAL_GetTick>
 8005290:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005292:	e008      	b.n	80052a6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005294:	f7fd f8d8 	bl	8002448 <HAL_GetTick>
 8005298:	4602      	mov	r2, r0
 800529a:	693b      	ldr	r3, [r7, #16]
 800529c:	1ad3      	subs	r3, r2, r3
 800529e:	2b02      	cmp	r3, #2
 80052a0:	d901      	bls.n	80052a6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80052a2:	2303      	movs	r3, #3
 80052a4:	e045      	b.n	8005332 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80052a6:	4b06      	ldr	r3, [pc, #24]	; (80052c0 <HAL_RCC_OscConfig+0x470>)
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d1f0      	bne.n	8005294 <HAL_RCC_OscConfig+0x444>
 80052b2:	e03d      	b.n	8005330 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	699b      	ldr	r3, [r3, #24]
 80052b8:	2b01      	cmp	r3, #1
 80052ba:	d107      	bne.n	80052cc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80052bc:	2301      	movs	r3, #1
 80052be:	e038      	b.n	8005332 <HAL_RCC_OscConfig+0x4e2>
 80052c0:	40023800 	.word	0x40023800
 80052c4:	40007000 	.word	0x40007000
 80052c8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80052cc:	4b1b      	ldr	r3, [pc, #108]	; (800533c <HAL_RCC_OscConfig+0x4ec>)
 80052ce:	685b      	ldr	r3, [r3, #4]
 80052d0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	699b      	ldr	r3, [r3, #24]
 80052d6:	2b01      	cmp	r3, #1
 80052d8:	d028      	beq.n	800532c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80052e4:	429a      	cmp	r2, r3
 80052e6:	d121      	bne.n	800532c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80052f2:	429a      	cmp	r2, r3
 80052f4:	d11a      	bne.n	800532c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80052f6:	68fa      	ldr	r2, [r7, #12]
 80052f8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80052fc:	4013      	ands	r3, r2
 80052fe:	687a      	ldr	r2, [r7, #4]
 8005300:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005302:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005304:	4293      	cmp	r3, r2
 8005306:	d111      	bne.n	800532c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005312:	085b      	lsrs	r3, r3, #1
 8005314:	3b01      	subs	r3, #1
 8005316:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005318:	429a      	cmp	r2, r3
 800531a:	d107      	bne.n	800532c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005326:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005328:	429a      	cmp	r2, r3
 800532a:	d001      	beq.n	8005330 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800532c:	2301      	movs	r3, #1
 800532e:	e000      	b.n	8005332 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005330:	2300      	movs	r3, #0
}
 8005332:	4618      	mov	r0, r3
 8005334:	3718      	adds	r7, #24
 8005336:	46bd      	mov	sp, r7
 8005338:	bd80      	pop	{r7, pc}
 800533a:	bf00      	nop
 800533c:	40023800 	.word	0x40023800

08005340 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005340:	b580      	push	{r7, lr}
 8005342:	b084      	sub	sp, #16
 8005344:	af00      	add	r7, sp, #0
 8005346:	6078      	str	r0, [r7, #4]
 8005348:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	2b00      	cmp	r3, #0
 800534e:	d101      	bne.n	8005354 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005350:	2301      	movs	r3, #1
 8005352:	e0cc      	b.n	80054ee <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005354:	4b68      	ldr	r3, [pc, #416]	; (80054f8 <HAL_RCC_ClockConfig+0x1b8>)
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	f003 0307 	and.w	r3, r3, #7
 800535c:	683a      	ldr	r2, [r7, #0]
 800535e:	429a      	cmp	r2, r3
 8005360:	d90c      	bls.n	800537c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005362:	4b65      	ldr	r3, [pc, #404]	; (80054f8 <HAL_RCC_ClockConfig+0x1b8>)
 8005364:	683a      	ldr	r2, [r7, #0]
 8005366:	b2d2      	uxtb	r2, r2
 8005368:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800536a:	4b63      	ldr	r3, [pc, #396]	; (80054f8 <HAL_RCC_ClockConfig+0x1b8>)
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	f003 0307 	and.w	r3, r3, #7
 8005372:	683a      	ldr	r2, [r7, #0]
 8005374:	429a      	cmp	r2, r3
 8005376:	d001      	beq.n	800537c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005378:	2301      	movs	r3, #1
 800537a:	e0b8      	b.n	80054ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	f003 0302 	and.w	r3, r3, #2
 8005384:	2b00      	cmp	r3, #0
 8005386:	d020      	beq.n	80053ca <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	f003 0304 	and.w	r3, r3, #4
 8005390:	2b00      	cmp	r3, #0
 8005392:	d005      	beq.n	80053a0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005394:	4b59      	ldr	r3, [pc, #356]	; (80054fc <HAL_RCC_ClockConfig+0x1bc>)
 8005396:	689b      	ldr	r3, [r3, #8]
 8005398:	4a58      	ldr	r2, [pc, #352]	; (80054fc <HAL_RCC_ClockConfig+0x1bc>)
 800539a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800539e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	f003 0308 	and.w	r3, r3, #8
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d005      	beq.n	80053b8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80053ac:	4b53      	ldr	r3, [pc, #332]	; (80054fc <HAL_RCC_ClockConfig+0x1bc>)
 80053ae:	689b      	ldr	r3, [r3, #8]
 80053b0:	4a52      	ldr	r2, [pc, #328]	; (80054fc <HAL_RCC_ClockConfig+0x1bc>)
 80053b2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80053b6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80053b8:	4b50      	ldr	r3, [pc, #320]	; (80054fc <HAL_RCC_ClockConfig+0x1bc>)
 80053ba:	689b      	ldr	r3, [r3, #8]
 80053bc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	689b      	ldr	r3, [r3, #8]
 80053c4:	494d      	ldr	r1, [pc, #308]	; (80054fc <HAL_RCC_ClockConfig+0x1bc>)
 80053c6:	4313      	orrs	r3, r2
 80053c8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	f003 0301 	and.w	r3, r3, #1
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d044      	beq.n	8005460 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	685b      	ldr	r3, [r3, #4]
 80053da:	2b01      	cmp	r3, #1
 80053dc:	d107      	bne.n	80053ee <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80053de:	4b47      	ldr	r3, [pc, #284]	; (80054fc <HAL_RCC_ClockConfig+0x1bc>)
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d119      	bne.n	800541e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80053ea:	2301      	movs	r3, #1
 80053ec:	e07f      	b.n	80054ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	685b      	ldr	r3, [r3, #4]
 80053f2:	2b02      	cmp	r3, #2
 80053f4:	d003      	beq.n	80053fe <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80053fa:	2b03      	cmp	r3, #3
 80053fc:	d107      	bne.n	800540e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80053fe:	4b3f      	ldr	r3, [pc, #252]	; (80054fc <HAL_RCC_ClockConfig+0x1bc>)
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005406:	2b00      	cmp	r3, #0
 8005408:	d109      	bne.n	800541e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800540a:	2301      	movs	r3, #1
 800540c:	e06f      	b.n	80054ee <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800540e:	4b3b      	ldr	r3, [pc, #236]	; (80054fc <HAL_RCC_ClockConfig+0x1bc>)
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	f003 0302 	and.w	r3, r3, #2
 8005416:	2b00      	cmp	r3, #0
 8005418:	d101      	bne.n	800541e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800541a:	2301      	movs	r3, #1
 800541c:	e067      	b.n	80054ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800541e:	4b37      	ldr	r3, [pc, #220]	; (80054fc <HAL_RCC_ClockConfig+0x1bc>)
 8005420:	689b      	ldr	r3, [r3, #8]
 8005422:	f023 0203 	bic.w	r2, r3, #3
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	685b      	ldr	r3, [r3, #4]
 800542a:	4934      	ldr	r1, [pc, #208]	; (80054fc <HAL_RCC_ClockConfig+0x1bc>)
 800542c:	4313      	orrs	r3, r2
 800542e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005430:	f7fd f80a 	bl	8002448 <HAL_GetTick>
 8005434:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005436:	e00a      	b.n	800544e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005438:	f7fd f806 	bl	8002448 <HAL_GetTick>
 800543c:	4602      	mov	r2, r0
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	1ad3      	subs	r3, r2, r3
 8005442:	f241 3288 	movw	r2, #5000	; 0x1388
 8005446:	4293      	cmp	r3, r2
 8005448:	d901      	bls.n	800544e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800544a:	2303      	movs	r3, #3
 800544c:	e04f      	b.n	80054ee <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800544e:	4b2b      	ldr	r3, [pc, #172]	; (80054fc <HAL_RCC_ClockConfig+0x1bc>)
 8005450:	689b      	ldr	r3, [r3, #8]
 8005452:	f003 020c 	and.w	r2, r3, #12
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	685b      	ldr	r3, [r3, #4]
 800545a:	009b      	lsls	r3, r3, #2
 800545c:	429a      	cmp	r2, r3
 800545e:	d1eb      	bne.n	8005438 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005460:	4b25      	ldr	r3, [pc, #148]	; (80054f8 <HAL_RCC_ClockConfig+0x1b8>)
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	f003 0307 	and.w	r3, r3, #7
 8005468:	683a      	ldr	r2, [r7, #0]
 800546a:	429a      	cmp	r2, r3
 800546c:	d20c      	bcs.n	8005488 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800546e:	4b22      	ldr	r3, [pc, #136]	; (80054f8 <HAL_RCC_ClockConfig+0x1b8>)
 8005470:	683a      	ldr	r2, [r7, #0]
 8005472:	b2d2      	uxtb	r2, r2
 8005474:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005476:	4b20      	ldr	r3, [pc, #128]	; (80054f8 <HAL_RCC_ClockConfig+0x1b8>)
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	f003 0307 	and.w	r3, r3, #7
 800547e:	683a      	ldr	r2, [r7, #0]
 8005480:	429a      	cmp	r2, r3
 8005482:	d001      	beq.n	8005488 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005484:	2301      	movs	r3, #1
 8005486:	e032      	b.n	80054ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	f003 0304 	and.w	r3, r3, #4
 8005490:	2b00      	cmp	r3, #0
 8005492:	d008      	beq.n	80054a6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005494:	4b19      	ldr	r3, [pc, #100]	; (80054fc <HAL_RCC_ClockConfig+0x1bc>)
 8005496:	689b      	ldr	r3, [r3, #8]
 8005498:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	68db      	ldr	r3, [r3, #12]
 80054a0:	4916      	ldr	r1, [pc, #88]	; (80054fc <HAL_RCC_ClockConfig+0x1bc>)
 80054a2:	4313      	orrs	r3, r2
 80054a4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	f003 0308 	and.w	r3, r3, #8
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d009      	beq.n	80054c6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80054b2:	4b12      	ldr	r3, [pc, #72]	; (80054fc <HAL_RCC_ClockConfig+0x1bc>)
 80054b4:	689b      	ldr	r3, [r3, #8]
 80054b6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	691b      	ldr	r3, [r3, #16]
 80054be:	00db      	lsls	r3, r3, #3
 80054c0:	490e      	ldr	r1, [pc, #56]	; (80054fc <HAL_RCC_ClockConfig+0x1bc>)
 80054c2:	4313      	orrs	r3, r2
 80054c4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80054c6:	f000 f821 	bl	800550c <HAL_RCC_GetSysClockFreq>
 80054ca:	4602      	mov	r2, r0
 80054cc:	4b0b      	ldr	r3, [pc, #44]	; (80054fc <HAL_RCC_ClockConfig+0x1bc>)
 80054ce:	689b      	ldr	r3, [r3, #8]
 80054d0:	091b      	lsrs	r3, r3, #4
 80054d2:	f003 030f 	and.w	r3, r3, #15
 80054d6:	490a      	ldr	r1, [pc, #40]	; (8005500 <HAL_RCC_ClockConfig+0x1c0>)
 80054d8:	5ccb      	ldrb	r3, [r1, r3]
 80054da:	fa22 f303 	lsr.w	r3, r2, r3
 80054de:	4a09      	ldr	r2, [pc, #36]	; (8005504 <HAL_RCC_ClockConfig+0x1c4>)
 80054e0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80054e2:	4b09      	ldr	r3, [pc, #36]	; (8005508 <HAL_RCC_ClockConfig+0x1c8>)
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	4618      	mov	r0, r3
 80054e8:	f7fc fe60 	bl	80021ac <HAL_InitTick>

  return HAL_OK;
 80054ec:	2300      	movs	r3, #0
}
 80054ee:	4618      	mov	r0, r3
 80054f0:	3710      	adds	r7, #16
 80054f2:	46bd      	mov	sp, r7
 80054f4:	bd80      	pop	{r7, pc}
 80054f6:	bf00      	nop
 80054f8:	40023c00 	.word	0x40023c00
 80054fc:	40023800 	.word	0x40023800
 8005500:	0800ef30 	.word	0x0800ef30
 8005504:	200004d8 	.word	0x200004d8
 8005508:	200004dc 	.word	0x200004dc

0800550c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800550c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005510:	b094      	sub	sp, #80	; 0x50
 8005512:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005514:	2300      	movs	r3, #0
 8005516:	647b      	str	r3, [r7, #68]	; 0x44
 8005518:	2300      	movs	r3, #0
 800551a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800551c:	2300      	movs	r3, #0
 800551e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8005520:	2300      	movs	r3, #0
 8005522:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005524:	4b79      	ldr	r3, [pc, #484]	; (800570c <HAL_RCC_GetSysClockFreq+0x200>)
 8005526:	689b      	ldr	r3, [r3, #8]
 8005528:	f003 030c 	and.w	r3, r3, #12
 800552c:	2b08      	cmp	r3, #8
 800552e:	d00d      	beq.n	800554c <HAL_RCC_GetSysClockFreq+0x40>
 8005530:	2b08      	cmp	r3, #8
 8005532:	f200 80e1 	bhi.w	80056f8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005536:	2b00      	cmp	r3, #0
 8005538:	d002      	beq.n	8005540 <HAL_RCC_GetSysClockFreq+0x34>
 800553a:	2b04      	cmp	r3, #4
 800553c:	d003      	beq.n	8005546 <HAL_RCC_GetSysClockFreq+0x3a>
 800553e:	e0db      	b.n	80056f8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005540:	4b73      	ldr	r3, [pc, #460]	; (8005710 <HAL_RCC_GetSysClockFreq+0x204>)
 8005542:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8005544:	e0db      	b.n	80056fe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005546:	4b72      	ldr	r3, [pc, #456]	; (8005710 <HAL_RCC_GetSysClockFreq+0x204>)
 8005548:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800554a:	e0d8      	b.n	80056fe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800554c:	4b6f      	ldr	r3, [pc, #444]	; (800570c <HAL_RCC_GetSysClockFreq+0x200>)
 800554e:	685b      	ldr	r3, [r3, #4]
 8005550:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005554:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005556:	4b6d      	ldr	r3, [pc, #436]	; (800570c <HAL_RCC_GetSysClockFreq+0x200>)
 8005558:	685b      	ldr	r3, [r3, #4]
 800555a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800555e:	2b00      	cmp	r3, #0
 8005560:	d063      	beq.n	800562a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005562:	4b6a      	ldr	r3, [pc, #424]	; (800570c <HAL_RCC_GetSysClockFreq+0x200>)
 8005564:	685b      	ldr	r3, [r3, #4]
 8005566:	099b      	lsrs	r3, r3, #6
 8005568:	2200      	movs	r2, #0
 800556a:	63bb      	str	r3, [r7, #56]	; 0x38
 800556c:	63fa      	str	r2, [r7, #60]	; 0x3c
 800556e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005570:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005574:	633b      	str	r3, [r7, #48]	; 0x30
 8005576:	2300      	movs	r3, #0
 8005578:	637b      	str	r3, [r7, #52]	; 0x34
 800557a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800557e:	4622      	mov	r2, r4
 8005580:	462b      	mov	r3, r5
 8005582:	f04f 0000 	mov.w	r0, #0
 8005586:	f04f 0100 	mov.w	r1, #0
 800558a:	0159      	lsls	r1, r3, #5
 800558c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005590:	0150      	lsls	r0, r2, #5
 8005592:	4602      	mov	r2, r0
 8005594:	460b      	mov	r3, r1
 8005596:	4621      	mov	r1, r4
 8005598:	1a51      	subs	r1, r2, r1
 800559a:	6139      	str	r1, [r7, #16]
 800559c:	4629      	mov	r1, r5
 800559e:	eb63 0301 	sbc.w	r3, r3, r1
 80055a2:	617b      	str	r3, [r7, #20]
 80055a4:	f04f 0200 	mov.w	r2, #0
 80055a8:	f04f 0300 	mov.w	r3, #0
 80055ac:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80055b0:	4659      	mov	r1, fp
 80055b2:	018b      	lsls	r3, r1, #6
 80055b4:	4651      	mov	r1, sl
 80055b6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80055ba:	4651      	mov	r1, sl
 80055bc:	018a      	lsls	r2, r1, #6
 80055be:	4651      	mov	r1, sl
 80055c0:	ebb2 0801 	subs.w	r8, r2, r1
 80055c4:	4659      	mov	r1, fp
 80055c6:	eb63 0901 	sbc.w	r9, r3, r1
 80055ca:	f04f 0200 	mov.w	r2, #0
 80055ce:	f04f 0300 	mov.w	r3, #0
 80055d2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80055d6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80055da:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80055de:	4690      	mov	r8, r2
 80055e0:	4699      	mov	r9, r3
 80055e2:	4623      	mov	r3, r4
 80055e4:	eb18 0303 	adds.w	r3, r8, r3
 80055e8:	60bb      	str	r3, [r7, #8]
 80055ea:	462b      	mov	r3, r5
 80055ec:	eb49 0303 	adc.w	r3, r9, r3
 80055f0:	60fb      	str	r3, [r7, #12]
 80055f2:	f04f 0200 	mov.w	r2, #0
 80055f6:	f04f 0300 	mov.w	r3, #0
 80055fa:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80055fe:	4629      	mov	r1, r5
 8005600:	028b      	lsls	r3, r1, #10
 8005602:	4621      	mov	r1, r4
 8005604:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005608:	4621      	mov	r1, r4
 800560a:	028a      	lsls	r2, r1, #10
 800560c:	4610      	mov	r0, r2
 800560e:	4619      	mov	r1, r3
 8005610:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005612:	2200      	movs	r2, #0
 8005614:	62bb      	str	r3, [r7, #40]	; 0x28
 8005616:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005618:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800561c:	f7fa fe38 	bl	8000290 <__aeabi_uldivmod>
 8005620:	4602      	mov	r2, r0
 8005622:	460b      	mov	r3, r1
 8005624:	4613      	mov	r3, r2
 8005626:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005628:	e058      	b.n	80056dc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800562a:	4b38      	ldr	r3, [pc, #224]	; (800570c <HAL_RCC_GetSysClockFreq+0x200>)
 800562c:	685b      	ldr	r3, [r3, #4]
 800562e:	099b      	lsrs	r3, r3, #6
 8005630:	2200      	movs	r2, #0
 8005632:	4618      	mov	r0, r3
 8005634:	4611      	mov	r1, r2
 8005636:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800563a:	623b      	str	r3, [r7, #32]
 800563c:	2300      	movs	r3, #0
 800563e:	627b      	str	r3, [r7, #36]	; 0x24
 8005640:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005644:	4642      	mov	r2, r8
 8005646:	464b      	mov	r3, r9
 8005648:	f04f 0000 	mov.w	r0, #0
 800564c:	f04f 0100 	mov.w	r1, #0
 8005650:	0159      	lsls	r1, r3, #5
 8005652:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005656:	0150      	lsls	r0, r2, #5
 8005658:	4602      	mov	r2, r0
 800565a:	460b      	mov	r3, r1
 800565c:	4641      	mov	r1, r8
 800565e:	ebb2 0a01 	subs.w	sl, r2, r1
 8005662:	4649      	mov	r1, r9
 8005664:	eb63 0b01 	sbc.w	fp, r3, r1
 8005668:	f04f 0200 	mov.w	r2, #0
 800566c:	f04f 0300 	mov.w	r3, #0
 8005670:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005674:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005678:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800567c:	ebb2 040a 	subs.w	r4, r2, sl
 8005680:	eb63 050b 	sbc.w	r5, r3, fp
 8005684:	f04f 0200 	mov.w	r2, #0
 8005688:	f04f 0300 	mov.w	r3, #0
 800568c:	00eb      	lsls	r3, r5, #3
 800568e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005692:	00e2      	lsls	r2, r4, #3
 8005694:	4614      	mov	r4, r2
 8005696:	461d      	mov	r5, r3
 8005698:	4643      	mov	r3, r8
 800569a:	18e3      	adds	r3, r4, r3
 800569c:	603b      	str	r3, [r7, #0]
 800569e:	464b      	mov	r3, r9
 80056a0:	eb45 0303 	adc.w	r3, r5, r3
 80056a4:	607b      	str	r3, [r7, #4]
 80056a6:	f04f 0200 	mov.w	r2, #0
 80056aa:	f04f 0300 	mov.w	r3, #0
 80056ae:	e9d7 4500 	ldrd	r4, r5, [r7]
 80056b2:	4629      	mov	r1, r5
 80056b4:	028b      	lsls	r3, r1, #10
 80056b6:	4621      	mov	r1, r4
 80056b8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80056bc:	4621      	mov	r1, r4
 80056be:	028a      	lsls	r2, r1, #10
 80056c0:	4610      	mov	r0, r2
 80056c2:	4619      	mov	r1, r3
 80056c4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80056c6:	2200      	movs	r2, #0
 80056c8:	61bb      	str	r3, [r7, #24]
 80056ca:	61fa      	str	r2, [r7, #28]
 80056cc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80056d0:	f7fa fdde 	bl	8000290 <__aeabi_uldivmod>
 80056d4:	4602      	mov	r2, r0
 80056d6:	460b      	mov	r3, r1
 80056d8:	4613      	mov	r3, r2
 80056da:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80056dc:	4b0b      	ldr	r3, [pc, #44]	; (800570c <HAL_RCC_GetSysClockFreq+0x200>)
 80056de:	685b      	ldr	r3, [r3, #4]
 80056e0:	0c1b      	lsrs	r3, r3, #16
 80056e2:	f003 0303 	and.w	r3, r3, #3
 80056e6:	3301      	adds	r3, #1
 80056e8:	005b      	lsls	r3, r3, #1
 80056ea:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80056ec:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80056ee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80056f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80056f4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80056f6:	e002      	b.n	80056fe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80056f8:	4b05      	ldr	r3, [pc, #20]	; (8005710 <HAL_RCC_GetSysClockFreq+0x204>)
 80056fa:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80056fc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80056fe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8005700:	4618      	mov	r0, r3
 8005702:	3750      	adds	r7, #80	; 0x50
 8005704:	46bd      	mov	sp, r7
 8005706:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800570a:	bf00      	nop
 800570c:	40023800 	.word	0x40023800
 8005710:	00f42400 	.word	0x00f42400

08005714 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005714:	b480      	push	{r7}
 8005716:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005718:	4b03      	ldr	r3, [pc, #12]	; (8005728 <HAL_RCC_GetHCLKFreq+0x14>)
 800571a:	681b      	ldr	r3, [r3, #0]
}
 800571c:	4618      	mov	r0, r3
 800571e:	46bd      	mov	sp, r7
 8005720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005724:	4770      	bx	lr
 8005726:	bf00      	nop
 8005728:	200004d8 	.word	0x200004d8

0800572c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800572c:	b580      	push	{r7, lr}
 800572e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005730:	f7ff fff0 	bl	8005714 <HAL_RCC_GetHCLKFreq>
 8005734:	4602      	mov	r2, r0
 8005736:	4b05      	ldr	r3, [pc, #20]	; (800574c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005738:	689b      	ldr	r3, [r3, #8]
 800573a:	0a9b      	lsrs	r3, r3, #10
 800573c:	f003 0307 	and.w	r3, r3, #7
 8005740:	4903      	ldr	r1, [pc, #12]	; (8005750 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005742:	5ccb      	ldrb	r3, [r1, r3]
 8005744:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005748:	4618      	mov	r0, r3
 800574a:	bd80      	pop	{r7, pc}
 800574c:	40023800 	.word	0x40023800
 8005750:	0800ef40 	.word	0x0800ef40

08005754 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005754:	b480      	push	{r7}
 8005756:	b083      	sub	sp, #12
 8005758:	af00      	add	r7, sp, #0
 800575a:	6078      	str	r0, [r7, #4]
 800575c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	220f      	movs	r2, #15
 8005762:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005764:	4b12      	ldr	r3, [pc, #72]	; (80057b0 <HAL_RCC_GetClockConfig+0x5c>)
 8005766:	689b      	ldr	r3, [r3, #8]
 8005768:	f003 0203 	and.w	r2, r3, #3
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005770:	4b0f      	ldr	r3, [pc, #60]	; (80057b0 <HAL_RCC_GetClockConfig+0x5c>)
 8005772:	689b      	ldr	r3, [r3, #8]
 8005774:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800577c:	4b0c      	ldr	r3, [pc, #48]	; (80057b0 <HAL_RCC_GetClockConfig+0x5c>)
 800577e:	689b      	ldr	r3, [r3, #8]
 8005780:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8005788:	4b09      	ldr	r3, [pc, #36]	; (80057b0 <HAL_RCC_GetClockConfig+0x5c>)
 800578a:	689b      	ldr	r3, [r3, #8]
 800578c:	08db      	lsrs	r3, r3, #3
 800578e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005796:	4b07      	ldr	r3, [pc, #28]	; (80057b4 <HAL_RCC_GetClockConfig+0x60>)
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	f003 0207 	and.w	r2, r3, #7
 800579e:	683b      	ldr	r3, [r7, #0]
 80057a0:	601a      	str	r2, [r3, #0]
}
 80057a2:	bf00      	nop
 80057a4:	370c      	adds	r7, #12
 80057a6:	46bd      	mov	sp, r7
 80057a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ac:	4770      	bx	lr
 80057ae:	bf00      	nop
 80057b0:	40023800 	.word	0x40023800
 80057b4:	40023c00 	.word	0x40023c00

080057b8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80057b8:	b580      	push	{r7, lr}
 80057ba:	b082      	sub	sp, #8
 80057bc:	af00      	add	r7, sp, #0
 80057be:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d101      	bne.n	80057ca <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80057c6:	2301      	movs	r3, #1
 80057c8:	e07b      	b.n	80058c2 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d108      	bne.n	80057e4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	685b      	ldr	r3, [r3, #4]
 80057d6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80057da:	d009      	beq.n	80057f0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	2200      	movs	r2, #0
 80057e0:	61da      	str	r2, [r3, #28]
 80057e2:	e005      	b.n	80057f0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	2200      	movs	r2, #0
 80057e8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	2200      	movs	r2, #0
 80057ee:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2200      	movs	r2, #0
 80057f4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80057fc:	b2db      	uxtb	r3, r3
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d106      	bne.n	8005810 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	2200      	movs	r2, #0
 8005806:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800580a:	6878      	ldr	r0, [r7, #4]
 800580c:	f7fc fbe2 	bl	8001fd4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	2202      	movs	r2, #2
 8005814:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	681a      	ldr	r2, [r3, #0]
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005826:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	685b      	ldr	r3, [r3, #4]
 800582c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	689b      	ldr	r3, [r3, #8]
 8005834:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005838:	431a      	orrs	r2, r3
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	68db      	ldr	r3, [r3, #12]
 800583e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005842:	431a      	orrs	r2, r3
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	691b      	ldr	r3, [r3, #16]
 8005848:	f003 0302 	and.w	r3, r3, #2
 800584c:	431a      	orrs	r2, r3
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	695b      	ldr	r3, [r3, #20]
 8005852:	f003 0301 	and.w	r3, r3, #1
 8005856:	431a      	orrs	r2, r3
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	699b      	ldr	r3, [r3, #24]
 800585c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005860:	431a      	orrs	r2, r3
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	69db      	ldr	r3, [r3, #28]
 8005866:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800586a:	431a      	orrs	r2, r3
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	6a1b      	ldr	r3, [r3, #32]
 8005870:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005874:	ea42 0103 	orr.w	r1, r2, r3
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800587c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	430a      	orrs	r2, r1
 8005886:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	699b      	ldr	r3, [r3, #24]
 800588c:	0c1b      	lsrs	r3, r3, #16
 800588e:	f003 0104 	and.w	r1, r3, #4
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005896:	f003 0210 	and.w	r2, r3, #16
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	430a      	orrs	r2, r1
 80058a0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	69da      	ldr	r2, [r3, #28]
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80058b0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	2200      	movs	r2, #0
 80058b6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	2201      	movs	r2, #1
 80058bc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80058c0:	2300      	movs	r3, #0
}
 80058c2:	4618      	mov	r0, r3
 80058c4:	3708      	adds	r7, #8
 80058c6:	46bd      	mov	sp, r7
 80058c8:	bd80      	pop	{r7, pc}

080058ca <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80058ca:	b580      	push	{r7, lr}
 80058cc:	b088      	sub	sp, #32
 80058ce:	af00      	add	r7, sp, #0
 80058d0:	60f8      	str	r0, [r7, #12]
 80058d2:	60b9      	str	r1, [r7, #8]
 80058d4:	603b      	str	r3, [r7, #0]
 80058d6:	4613      	mov	r3, r2
 80058d8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80058da:	2300      	movs	r3, #0
 80058dc:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80058e4:	2b01      	cmp	r3, #1
 80058e6:	d101      	bne.n	80058ec <HAL_SPI_Transmit+0x22>
 80058e8:	2302      	movs	r3, #2
 80058ea:	e126      	b.n	8005b3a <HAL_SPI_Transmit+0x270>
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	2201      	movs	r2, #1
 80058f0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80058f4:	f7fc fda8 	bl	8002448 <HAL_GetTick>
 80058f8:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80058fa:	88fb      	ldrh	r3, [r7, #6]
 80058fc:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005904:	b2db      	uxtb	r3, r3
 8005906:	2b01      	cmp	r3, #1
 8005908:	d002      	beq.n	8005910 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800590a:	2302      	movs	r3, #2
 800590c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800590e:	e10b      	b.n	8005b28 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8005910:	68bb      	ldr	r3, [r7, #8]
 8005912:	2b00      	cmp	r3, #0
 8005914:	d002      	beq.n	800591c <HAL_SPI_Transmit+0x52>
 8005916:	88fb      	ldrh	r3, [r7, #6]
 8005918:	2b00      	cmp	r3, #0
 800591a:	d102      	bne.n	8005922 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800591c:	2301      	movs	r3, #1
 800591e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005920:	e102      	b.n	8005b28 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	2203      	movs	r2, #3
 8005926:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	2200      	movs	r2, #0
 800592e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	68ba      	ldr	r2, [r7, #8]
 8005934:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	88fa      	ldrh	r2, [r7, #6]
 800593a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	88fa      	ldrh	r2, [r7, #6]
 8005940:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	2200      	movs	r2, #0
 8005946:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	2200      	movs	r2, #0
 800594c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	2200      	movs	r2, #0
 8005952:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	2200      	movs	r2, #0
 8005958:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	2200      	movs	r2, #0
 800595e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	689b      	ldr	r3, [r3, #8]
 8005964:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005968:	d10f      	bne.n	800598a <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	681a      	ldr	r2, [r3, #0]
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005978:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	681a      	ldr	r2, [r3, #0]
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005988:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005994:	2b40      	cmp	r3, #64	; 0x40
 8005996:	d007      	beq.n	80059a8 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	681a      	ldr	r2, [r3, #0]
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80059a6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	68db      	ldr	r3, [r3, #12]
 80059ac:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80059b0:	d14b      	bne.n	8005a4a <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	685b      	ldr	r3, [r3, #4]
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d002      	beq.n	80059c0 <HAL_SPI_Transmit+0xf6>
 80059ba:	8afb      	ldrh	r3, [r7, #22]
 80059bc:	2b01      	cmp	r3, #1
 80059be:	d13e      	bne.n	8005a3e <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059c4:	881a      	ldrh	r2, [r3, #0]
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059d0:	1c9a      	adds	r2, r3, #2
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80059da:	b29b      	uxth	r3, r3
 80059dc:	3b01      	subs	r3, #1
 80059de:	b29a      	uxth	r2, r3
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80059e4:	e02b      	b.n	8005a3e <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	689b      	ldr	r3, [r3, #8]
 80059ec:	f003 0302 	and.w	r3, r3, #2
 80059f0:	2b02      	cmp	r3, #2
 80059f2:	d112      	bne.n	8005a1a <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059f8:	881a      	ldrh	r2, [r3, #0]
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a04:	1c9a      	adds	r2, r3, #2
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005a0e:	b29b      	uxth	r3, r3
 8005a10:	3b01      	subs	r3, #1
 8005a12:	b29a      	uxth	r2, r3
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	86da      	strh	r2, [r3, #54]	; 0x36
 8005a18:	e011      	b.n	8005a3e <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005a1a:	f7fc fd15 	bl	8002448 <HAL_GetTick>
 8005a1e:	4602      	mov	r2, r0
 8005a20:	69bb      	ldr	r3, [r7, #24]
 8005a22:	1ad3      	subs	r3, r2, r3
 8005a24:	683a      	ldr	r2, [r7, #0]
 8005a26:	429a      	cmp	r2, r3
 8005a28:	d803      	bhi.n	8005a32 <HAL_SPI_Transmit+0x168>
 8005a2a:	683b      	ldr	r3, [r7, #0]
 8005a2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a30:	d102      	bne.n	8005a38 <HAL_SPI_Transmit+0x16e>
 8005a32:	683b      	ldr	r3, [r7, #0]
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d102      	bne.n	8005a3e <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8005a38:	2303      	movs	r3, #3
 8005a3a:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005a3c:	e074      	b.n	8005b28 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005a42:	b29b      	uxth	r3, r3
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d1ce      	bne.n	80059e6 <HAL_SPI_Transmit+0x11c>
 8005a48:	e04c      	b.n	8005ae4 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	685b      	ldr	r3, [r3, #4]
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d002      	beq.n	8005a58 <HAL_SPI_Transmit+0x18e>
 8005a52:	8afb      	ldrh	r3, [r7, #22]
 8005a54:	2b01      	cmp	r3, #1
 8005a56:	d140      	bne.n	8005ada <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	330c      	adds	r3, #12
 8005a62:	7812      	ldrb	r2, [r2, #0]
 8005a64:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a6a:	1c5a      	adds	r2, r3, #1
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005a74:	b29b      	uxth	r3, r3
 8005a76:	3b01      	subs	r3, #1
 8005a78:	b29a      	uxth	r2, r3
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005a7e:	e02c      	b.n	8005ada <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	689b      	ldr	r3, [r3, #8]
 8005a86:	f003 0302 	and.w	r3, r3, #2
 8005a8a:	2b02      	cmp	r3, #2
 8005a8c:	d113      	bne.n	8005ab6 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	330c      	adds	r3, #12
 8005a98:	7812      	ldrb	r2, [r2, #0]
 8005a9a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005aa0:	1c5a      	adds	r2, r3, #1
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005aaa:	b29b      	uxth	r3, r3
 8005aac:	3b01      	subs	r3, #1
 8005aae:	b29a      	uxth	r2, r3
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	86da      	strh	r2, [r3, #54]	; 0x36
 8005ab4:	e011      	b.n	8005ada <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005ab6:	f7fc fcc7 	bl	8002448 <HAL_GetTick>
 8005aba:	4602      	mov	r2, r0
 8005abc:	69bb      	ldr	r3, [r7, #24]
 8005abe:	1ad3      	subs	r3, r2, r3
 8005ac0:	683a      	ldr	r2, [r7, #0]
 8005ac2:	429a      	cmp	r2, r3
 8005ac4:	d803      	bhi.n	8005ace <HAL_SPI_Transmit+0x204>
 8005ac6:	683b      	ldr	r3, [r7, #0]
 8005ac8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005acc:	d102      	bne.n	8005ad4 <HAL_SPI_Transmit+0x20a>
 8005ace:	683b      	ldr	r3, [r7, #0]
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d102      	bne.n	8005ada <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8005ad4:	2303      	movs	r3, #3
 8005ad6:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005ad8:	e026      	b.n	8005b28 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005ade:	b29b      	uxth	r3, r3
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d1cd      	bne.n	8005a80 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005ae4:	69ba      	ldr	r2, [r7, #24]
 8005ae6:	6839      	ldr	r1, [r7, #0]
 8005ae8:	68f8      	ldr	r0, [r7, #12]
 8005aea:	f000 f8b3 	bl	8005c54 <SPI_EndRxTxTransaction>
 8005aee:	4603      	mov	r3, r0
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d002      	beq.n	8005afa <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	2220      	movs	r2, #32
 8005af8:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	689b      	ldr	r3, [r3, #8]
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d10a      	bne.n	8005b18 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005b02:	2300      	movs	r3, #0
 8005b04:	613b      	str	r3, [r7, #16]
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	68db      	ldr	r3, [r3, #12]
 8005b0c:	613b      	str	r3, [r7, #16]
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	689b      	ldr	r3, [r3, #8]
 8005b14:	613b      	str	r3, [r7, #16]
 8005b16:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d002      	beq.n	8005b26 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8005b20:	2301      	movs	r3, #1
 8005b22:	77fb      	strb	r3, [r7, #31]
 8005b24:	e000      	b.n	8005b28 <HAL_SPI_Transmit+0x25e>
  }

error:
 8005b26:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	2201      	movs	r2, #1
 8005b2c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	2200      	movs	r2, #0
 8005b34:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005b38:	7ffb      	ldrb	r3, [r7, #31]
}
 8005b3a:	4618      	mov	r0, r3
 8005b3c:	3720      	adds	r7, #32
 8005b3e:	46bd      	mov	sp, r7
 8005b40:	bd80      	pop	{r7, pc}
	...

08005b44 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005b44:	b580      	push	{r7, lr}
 8005b46:	b088      	sub	sp, #32
 8005b48:	af00      	add	r7, sp, #0
 8005b4a:	60f8      	str	r0, [r7, #12]
 8005b4c:	60b9      	str	r1, [r7, #8]
 8005b4e:	603b      	str	r3, [r7, #0]
 8005b50:	4613      	mov	r3, r2
 8005b52:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005b54:	f7fc fc78 	bl	8002448 <HAL_GetTick>
 8005b58:	4602      	mov	r2, r0
 8005b5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b5c:	1a9b      	subs	r3, r3, r2
 8005b5e:	683a      	ldr	r2, [r7, #0]
 8005b60:	4413      	add	r3, r2
 8005b62:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005b64:	f7fc fc70 	bl	8002448 <HAL_GetTick>
 8005b68:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005b6a:	4b39      	ldr	r3, [pc, #228]	; (8005c50 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	015b      	lsls	r3, r3, #5
 8005b70:	0d1b      	lsrs	r3, r3, #20
 8005b72:	69fa      	ldr	r2, [r7, #28]
 8005b74:	fb02 f303 	mul.w	r3, r2, r3
 8005b78:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005b7a:	e054      	b.n	8005c26 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005b7c:	683b      	ldr	r3, [r7, #0]
 8005b7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b82:	d050      	beq.n	8005c26 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005b84:	f7fc fc60 	bl	8002448 <HAL_GetTick>
 8005b88:	4602      	mov	r2, r0
 8005b8a:	69bb      	ldr	r3, [r7, #24]
 8005b8c:	1ad3      	subs	r3, r2, r3
 8005b8e:	69fa      	ldr	r2, [r7, #28]
 8005b90:	429a      	cmp	r2, r3
 8005b92:	d902      	bls.n	8005b9a <SPI_WaitFlagStateUntilTimeout+0x56>
 8005b94:	69fb      	ldr	r3, [r7, #28]
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d13d      	bne.n	8005c16 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	685a      	ldr	r2, [r3, #4]
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005ba8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	685b      	ldr	r3, [r3, #4]
 8005bae:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005bb2:	d111      	bne.n	8005bd8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	689b      	ldr	r3, [r3, #8]
 8005bb8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005bbc:	d004      	beq.n	8005bc8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	689b      	ldr	r3, [r3, #8]
 8005bc2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005bc6:	d107      	bne.n	8005bd8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	681a      	ldr	r2, [r3, #0]
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005bd6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005bdc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005be0:	d10f      	bne.n	8005c02 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	681a      	ldr	r2, [r3, #0]
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005bf0:	601a      	str	r2, [r3, #0]
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	681a      	ldr	r2, [r3, #0]
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005c00:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	2201      	movs	r2, #1
 8005c06:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	2200      	movs	r2, #0
 8005c0e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8005c12:	2303      	movs	r3, #3
 8005c14:	e017      	b.n	8005c46 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005c16:	697b      	ldr	r3, [r7, #20]
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d101      	bne.n	8005c20 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005c1c:	2300      	movs	r3, #0
 8005c1e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005c20:	697b      	ldr	r3, [r7, #20]
 8005c22:	3b01      	subs	r3, #1
 8005c24:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	689a      	ldr	r2, [r3, #8]
 8005c2c:	68bb      	ldr	r3, [r7, #8]
 8005c2e:	4013      	ands	r3, r2
 8005c30:	68ba      	ldr	r2, [r7, #8]
 8005c32:	429a      	cmp	r2, r3
 8005c34:	bf0c      	ite	eq
 8005c36:	2301      	moveq	r3, #1
 8005c38:	2300      	movne	r3, #0
 8005c3a:	b2db      	uxtb	r3, r3
 8005c3c:	461a      	mov	r2, r3
 8005c3e:	79fb      	ldrb	r3, [r7, #7]
 8005c40:	429a      	cmp	r2, r3
 8005c42:	d19b      	bne.n	8005b7c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005c44:	2300      	movs	r3, #0
}
 8005c46:	4618      	mov	r0, r3
 8005c48:	3720      	adds	r7, #32
 8005c4a:	46bd      	mov	sp, r7
 8005c4c:	bd80      	pop	{r7, pc}
 8005c4e:	bf00      	nop
 8005c50:	200004d8 	.word	0x200004d8

08005c54 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005c54:	b580      	push	{r7, lr}
 8005c56:	b088      	sub	sp, #32
 8005c58:	af02      	add	r7, sp, #8
 8005c5a:	60f8      	str	r0, [r7, #12]
 8005c5c:	60b9      	str	r1, [r7, #8]
 8005c5e:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005c60:	4b1b      	ldr	r3, [pc, #108]	; (8005cd0 <SPI_EndRxTxTransaction+0x7c>)
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	4a1b      	ldr	r2, [pc, #108]	; (8005cd4 <SPI_EndRxTxTransaction+0x80>)
 8005c66:	fba2 2303 	umull	r2, r3, r2, r3
 8005c6a:	0d5b      	lsrs	r3, r3, #21
 8005c6c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005c70:	fb02 f303 	mul.w	r3, r2, r3
 8005c74:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	685b      	ldr	r3, [r3, #4]
 8005c7a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005c7e:	d112      	bne.n	8005ca6 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	9300      	str	r3, [sp, #0]
 8005c84:	68bb      	ldr	r3, [r7, #8]
 8005c86:	2200      	movs	r2, #0
 8005c88:	2180      	movs	r1, #128	; 0x80
 8005c8a:	68f8      	ldr	r0, [r7, #12]
 8005c8c:	f7ff ff5a 	bl	8005b44 <SPI_WaitFlagStateUntilTimeout>
 8005c90:	4603      	mov	r3, r0
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d016      	beq.n	8005cc4 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c9a:	f043 0220 	orr.w	r2, r3, #32
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005ca2:	2303      	movs	r3, #3
 8005ca4:	e00f      	b.n	8005cc6 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005ca6:	697b      	ldr	r3, [r7, #20]
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d00a      	beq.n	8005cc2 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8005cac:	697b      	ldr	r3, [r7, #20]
 8005cae:	3b01      	subs	r3, #1
 8005cb0:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	689b      	ldr	r3, [r3, #8]
 8005cb8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005cbc:	2b80      	cmp	r3, #128	; 0x80
 8005cbe:	d0f2      	beq.n	8005ca6 <SPI_EndRxTxTransaction+0x52>
 8005cc0:	e000      	b.n	8005cc4 <SPI_EndRxTxTransaction+0x70>
        break;
 8005cc2:	bf00      	nop
  }

  return HAL_OK;
 8005cc4:	2300      	movs	r3, #0
}
 8005cc6:	4618      	mov	r0, r3
 8005cc8:	3718      	adds	r7, #24
 8005cca:	46bd      	mov	sp, r7
 8005ccc:	bd80      	pop	{r7, pc}
 8005cce:	bf00      	nop
 8005cd0:	200004d8 	.word	0x200004d8
 8005cd4:	165e9f81 	.word	0x165e9f81

08005cd8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005cd8:	b580      	push	{r7, lr}
 8005cda:	b082      	sub	sp, #8
 8005cdc:	af00      	add	r7, sp, #0
 8005cde:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d101      	bne.n	8005cea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005ce6:	2301      	movs	r3, #1
 8005ce8:	e041      	b.n	8005d6e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005cf0:	b2db      	uxtb	r3, r3
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d106      	bne.n	8005d04 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	2200      	movs	r2, #0
 8005cfa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005cfe:	6878      	ldr	r0, [r7, #4]
 8005d00:	f7fc f9e6 	bl	80020d0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	2202      	movs	r2, #2
 8005d08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681a      	ldr	r2, [r3, #0]
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	3304      	adds	r3, #4
 8005d14:	4619      	mov	r1, r3
 8005d16:	4610      	mov	r0, r2
 8005d18:	f000 fd3a 	bl	8006790 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	2201      	movs	r2, #1
 8005d20:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	2201      	movs	r2, #1
 8005d28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	2201      	movs	r2, #1
 8005d30:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	2201      	movs	r2, #1
 8005d38:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	2201      	movs	r2, #1
 8005d40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	2201      	movs	r2, #1
 8005d48:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	2201      	movs	r2, #1
 8005d50:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	2201      	movs	r2, #1
 8005d58:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	2201      	movs	r2, #1
 8005d60:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	2201      	movs	r2, #1
 8005d68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005d6c:	2300      	movs	r3, #0
}
 8005d6e:	4618      	mov	r0, r3
 8005d70:	3708      	adds	r7, #8
 8005d72:	46bd      	mov	sp, r7
 8005d74:	bd80      	pop	{r7, pc}
	...

08005d78 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005d78:	b480      	push	{r7}
 8005d7a:	b085      	sub	sp, #20
 8005d7c:	af00      	add	r7, sp, #0
 8005d7e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d86:	b2db      	uxtb	r3, r3
 8005d88:	2b01      	cmp	r3, #1
 8005d8a:	d001      	beq.n	8005d90 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005d8c:	2301      	movs	r3, #1
 8005d8e:	e03c      	b.n	8005e0a <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	2202      	movs	r2, #2
 8005d94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	4a1e      	ldr	r2, [pc, #120]	; (8005e18 <HAL_TIM_Base_Start+0xa0>)
 8005d9e:	4293      	cmp	r3, r2
 8005da0:	d018      	beq.n	8005dd4 <HAL_TIM_Base_Start+0x5c>
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005daa:	d013      	beq.n	8005dd4 <HAL_TIM_Base_Start+0x5c>
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	4a1a      	ldr	r2, [pc, #104]	; (8005e1c <HAL_TIM_Base_Start+0xa4>)
 8005db2:	4293      	cmp	r3, r2
 8005db4:	d00e      	beq.n	8005dd4 <HAL_TIM_Base_Start+0x5c>
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	4a19      	ldr	r2, [pc, #100]	; (8005e20 <HAL_TIM_Base_Start+0xa8>)
 8005dbc:	4293      	cmp	r3, r2
 8005dbe:	d009      	beq.n	8005dd4 <HAL_TIM_Base_Start+0x5c>
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	4a17      	ldr	r2, [pc, #92]	; (8005e24 <HAL_TIM_Base_Start+0xac>)
 8005dc6:	4293      	cmp	r3, r2
 8005dc8:	d004      	beq.n	8005dd4 <HAL_TIM_Base_Start+0x5c>
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	4a16      	ldr	r2, [pc, #88]	; (8005e28 <HAL_TIM_Base_Start+0xb0>)
 8005dd0:	4293      	cmp	r3, r2
 8005dd2:	d111      	bne.n	8005df8 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	689b      	ldr	r3, [r3, #8]
 8005dda:	f003 0307 	and.w	r3, r3, #7
 8005dde:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	2b06      	cmp	r3, #6
 8005de4:	d010      	beq.n	8005e08 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	681a      	ldr	r2, [r3, #0]
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	f042 0201 	orr.w	r2, r2, #1
 8005df4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005df6:	e007      	b.n	8005e08 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	681a      	ldr	r2, [r3, #0]
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	f042 0201 	orr.w	r2, r2, #1
 8005e06:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005e08:	2300      	movs	r3, #0
}
 8005e0a:	4618      	mov	r0, r3
 8005e0c:	3714      	adds	r7, #20
 8005e0e:	46bd      	mov	sp, r7
 8005e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e14:	4770      	bx	lr
 8005e16:	bf00      	nop
 8005e18:	40010000 	.word	0x40010000
 8005e1c:	40000400 	.word	0x40000400
 8005e20:	40000800 	.word	0x40000800
 8005e24:	40000c00 	.word	0x40000c00
 8005e28:	40014000 	.word	0x40014000

08005e2c <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8005e2c:	b480      	push	{r7}
 8005e2e:	b083      	sub	sp, #12
 8005e30:	af00      	add	r7, sp, #0
 8005e32:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	6a1a      	ldr	r2, [r3, #32]
 8005e3a:	f241 1311 	movw	r3, #4369	; 0x1111
 8005e3e:	4013      	ands	r3, r2
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d10f      	bne.n	8005e64 <HAL_TIM_Base_Stop+0x38>
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	6a1a      	ldr	r2, [r3, #32]
 8005e4a:	f240 4344 	movw	r3, #1092	; 0x444
 8005e4e:	4013      	ands	r3, r2
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d107      	bne.n	8005e64 <HAL_TIM_Base_Stop+0x38>
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	681a      	ldr	r2, [r3, #0]
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	f022 0201 	bic.w	r2, r2, #1
 8005e62:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	2201      	movs	r2, #1
 8005e68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8005e6c:	2300      	movs	r3, #0
}
 8005e6e:	4618      	mov	r0, r3
 8005e70:	370c      	adds	r7, #12
 8005e72:	46bd      	mov	sp, r7
 8005e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e78:	4770      	bx	lr
	...

08005e7c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005e7c:	b480      	push	{r7}
 8005e7e:	b085      	sub	sp, #20
 8005e80:	af00      	add	r7, sp, #0
 8005e82:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e8a:	b2db      	uxtb	r3, r3
 8005e8c:	2b01      	cmp	r3, #1
 8005e8e:	d001      	beq.n	8005e94 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005e90:	2301      	movs	r3, #1
 8005e92:	e044      	b.n	8005f1e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	2202      	movs	r2, #2
 8005e98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	68da      	ldr	r2, [r3, #12]
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	f042 0201 	orr.w	r2, r2, #1
 8005eaa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	4a1e      	ldr	r2, [pc, #120]	; (8005f2c <HAL_TIM_Base_Start_IT+0xb0>)
 8005eb2:	4293      	cmp	r3, r2
 8005eb4:	d018      	beq.n	8005ee8 <HAL_TIM_Base_Start_IT+0x6c>
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ebe:	d013      	beq.n	8005ee8 <HAL_TIM_Base_Start_IT+0x6c>
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	4a1a      	ldr	r2, [pc, #104]	; (8005f30 <HAL_TIM_Base_Start_IT+0xb4>)
 8005ec6:	4293      	cmp	r3, r2
 8005ec8:	d00e      	beq.n	8005ee8 <HAL_TIM_Base_Start_IT+0x6c>
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	4a19      	ldr	r2, [pc, #100]	; (8005f34 <HAL_TIM_Base_Start_IT+0xb8>)
 8005ed0:	4293      	cmp	r3, r2
 8005ed2:	d009      	beq.n	8005ee8 <HAL_TIM_Base_Start_IT+0x6c>
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	4a17      	ldr	r2, [pc, #92]	; (8005f38 <HAL_TIM_Base_Start_IT+0xbc>)
 8005eda:	4293      	cmp	r3, r2
 8005edc:	d004      	beq.n	8005ee8 <HAL_TIM_Base_Start_IT+0x6c>
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	4a16      	ldr	r2, [pc, #88]	; (8005f3c <HAL_TIM_Base_Start_IT+0xc0>)
 8005ee4:	4293      	cmp	r3, r2
 8005ee6:	d111      	bne.n	8005f0c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	689b      	ldr	r3, [r3, #8]
 8005eee:	f003 0307 	and.w	r3, r3, #7
 8005ef2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	2b06      	cmp	r3, #6
 8005ef8:	d010      	beq.n	8005f1c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	681a      	ldr	r2, [r3, #0]
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	f042 0201 	orr.w	r2, r2, #1
 8005f08:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f0a:	e007      	b.n	8005f1c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	681a      	ldr	r2, [r3, #0]
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	f042 0201 	orr.w	r2, r2, #1
 8005f1a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005f1c:	2300      	movs	r3, #0
}
 8005f1e:	4618      	mov	r0, r3
 8005f20:	3714      	adds	r7, #20
 8005f22:	46bd      	mov	sp, r7
 8005f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f28:	4770      	bx	lr
 8005f2a:	bf00      	nop
 8005f2c:	40010000 	.word	0x40010000
 8005f30:	40000400 	.word	0x40000400
 8005f34:	40000800 	.word	0x40000800
 8005f38:	40000c00 	.word	0x40000c00
 8005f3c:	40014000 	.word	0x40014000

08005f40 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005f40:	b580      	push	{r7, lr}
 8005f42:	b082      	sub	sp, #8
 8005f44:	af00      	add	r7, sp, #0
 8005f46:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d101      	bne.n	8005f52 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005f4e:	2301      	movs	r3, #1
 8005f50:	e041      	b.n	8005fd6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f58:	b2db      	uxtb	r3, r3
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d106      	bne.n	8005f6c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	2200      	movs	r2, #0
 8005f62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005f66:	6878      	ldr	r0, [r7, #4]
 8005f68:	f000 f839 	bl	8005fde <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	2202      	movs	r2, #2
 8005f70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681a      	ldr	r2, [r3, #0]
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	3304      	adds	r3, #4
 8005f7c:	4619      	mov	r1, r3
 8005f7e:	4610      	mov	r0, r2
 8005f80:	f000 fc06 	bl	8006790 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	2201      	movs	r2, #1
 8005f88:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	2201      	movs	r2, #1
 8005f90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	2201      	movs	r2, #1
 8005f98:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	2201      	movs	r2, #1
 8005fa0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	2201      	movs	r2, #1
 8005fa8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	2201      	movs	r2, #1
 8005fb0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	2201      	movs	r2, #1
 8005fb8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	2201      	movs	r2, #1
 8005fc0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	2201      	movs	r2, #1
 8005fc8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	2201      	movs	r2, #1
 8005fd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005fd4:	2300      	movs	r3, #0
}
 8005fd6:	4618      	mov	r0, r3
 8005fd8:	3708      	adds	r7, #8
 8005fda:	46bd      	mov	sp, r7
 8005fdc:	bd80      	pop	{r7, pc}

08005fde <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005fde:	b480      	push	{r7}
 8005fe0:	b083      	sub	sp, #12
 8005fe2:	af00      	add	r7, sp, #0
 8005fe4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005fe6:	bf00      	nop
 8005fe8:	370c      	adds	r7, #12
 8005fea:	46bd      	mov	sp, r7
 8005fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff0:	4770      	bx	lr
	...

08005ff4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005ff4:	b580      	push	{r7, lr}
 8005ff6:	b084      	sub	sp, #16
 8005ff8:	af00      	add	r7, sp, #0
 8005ffa:	6078      	str	r0, [r7, #4]
 8005ffc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005ffe:	683b      	ldr	r3, [r7, #0]
 8006000:	2b00      	cmp	r3, #0
 8006002:	d109      	bne.n	8006018 <HAL_TIM_PWM_Start+0x24>
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800600a:	b2db      	uxtb	r3, r3
 800600c:	2b01      	cmp	r3, #1
 800600e:	bf14      	ite	ne
 8006010:	2301      	movne	r3, #1
 8006012:	2300      	moveq	r3, #0
 8006014:	b2db      	uxtb	r3, r3
 8006016:	e022      	b.n	800605e <HAL_TIM_PWM_Start+0x6a>
 8006018:	683b      	ldr	r3, [r7, #0]
 800601a:	2b04      	cmp	r3, #4
 800601c:	d109      	bne.n	8006032 <HAL_TIM_PWM_Start+0x3e>
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006024:	b2db      	uxtb	r3, r3
 8006026:	2b01      	cmp	r3, #1
 8006028:	bf14      	ite	ne
 800602a:	2301      	movne	r3, #1
 800602c:	2300      	moveq	r3, #0
 800602e:	b2db      	uxtb	r3, r3
 8006030:	e015      	b.n	800605e <HAL_TIM_PWM_Start+0x6a>
 8006032:	683b      	ldr	r3, [r7, #0]
 8006034:	2b08      	cmp	r3, #8
 8006036:	d109      	bne.n	800604c <HAL_TIM_PWM_Start+0x58>
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800603e:	b2db      	uxtb	r3, r3
 8006040:	2b01      	cmp	r3, #1
 8006042:	bf14      	ite	ne
 8006044:	2301      	movne	r3, #1
 8006046:	2300      	moveq	r3, #0
 8006048:	b2db      	uxtb	r3, r3
 800604a:	e008      	b.n	800605e <HAL_TIM_PWM_Start+0x6a>
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006052:	b2db      	uxtb	r3, r3
 8006054:	2b01      	cmp	r3, #1
 8006056:	bf14      	ite	ne
 8006058:	2301      	movne	r3, #1
 800605a:	2300      	moveq	r3, #0
 800605c:	b2db      	uxtb	r3, r3
 800605e:	2b00      	cmp	r3, #0
 8006060:	d001      	beq.n	8006066 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006062:	2301      	movs	r3, #1
 8006064:	e068      	b.n	8006138 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006066:	683b      	ldr	r3, [r7, #0]
 8006068:	2b00      	cmp	r3, #0
 800606a:	d104      	bne.n	8006076 <HAL_TIM_PWM_Start+0x82>
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	2202      	movs	r2, #2
 8006070:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006074:	e013      	b.n	800609e <HAL_TIM_PWM_Start+0xaa>
 8006076:	683b      	ldr	r3, [r7, #0]
 8006078:	2b04      	cmp	r3, #4
 800607a:	d104      	bne.n	8006086 <HAL_TIM_PWM_Start+0x92>
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	2202      	movs	r2, #2
 8006080:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006084:	e00b      	b.n	800609e <HAL_TIM_PWM_Start+0xaa>
 8006086:	683b      	ldr	r3, [r7, #0]
 8006088:	2b08      	cmp	r3, #8
 800608a:	d104      	bne.n	8006096 <HAL_TIM_PWM_Start+0xa2>
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	2202      	movs	r2, #2
 8006090:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006094:	e003      	b.n	800609e <HAL_TIM_PWM_Start+0xaa>
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	2202      	movs	r2, #2
 800609a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	2201      	movs	r2, #1
 80060a4:	6839      	ldr	r1, [r7, #0]
 80060a6:	4618      	mov	r0, r3
 80060a8:	f000 fe18 	bl	8006cdc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	4a23      	ldr	r2, [pc, #140]	; (8006140 <HAL_TIM_PWM_Start+0x14c>)
 80060b2:	4293      	cmp	r3, r2
 80060b4:	d107      	bne.n	80060c6 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80060c4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	4a1d      	ldr	r2, [pc, #116]	; (8006140 <HAL_TIM_PWM_Start+0x14c>)
 80060cc:	4293      	cmp	r3, r2
 80060ce:	d018      	beq.n	8006102 <HAL_TIM_PWM_Start+0x10e>
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80060d8:	d013      	beq.n	8006102 <HAL_TIM_PWM_Start+0x10e>
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	4a19      	ldr	r2, [pc, #100]	; (8006144 <HAL_TIM_PWM_Start+0x150>)
 80060e0:	4293      	cmp	r3, r2
 80060e2:	d00e      	beq.n	8006102 <HAL_TIM_PWM_Start+0x10e>
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	4a17      	ldr	r2, [pc, #92]	; (8006148 <HAL_TIM_PWM_Start+0x154>)
 80060ea:	4293      	cmp	r3, r2
 80060ec:	d009      	beq.n	8006102 <HAL_TIM_PWM_Start+0x10e>
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	4a16      	ldr	r2, [pc, #88]	; (800614c <HAL_TIM_PWM_Start+0x158>)
 80060f4:	4293      	cmp	r3, r2
 80060f6:	d004      	beq.n	8006102 <HAL_TIM_PWM_Start+0x10e>
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	4a14      	ldr	r2, [pc, #80]	; (8006150 <HAL_TIM_PWM_Start+0x15c>)
 80060fe:	4293      	cmp	r3, r2
 8006100:	d111      	bne.n	8006126 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	689b      	ldr	r3, [r3, #8]
 8006108:	f003 0307 	and.w	r3, r3, #7
 800610c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	2b06      	cmp	r3, #6
 8006112:	d010      	beq.n	8006136 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	681a      	ldr	r2, [r3, #0]
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	f042 0201 	orr.w	r2, r2, #1
 8006122:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006124:	e007      	b.n	8006136 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	681a      	ldr	r2, [r3, #0]
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	f042 0201 	orr.w	r2, r2, #1
 8006134:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006136:	2300      	movs	r3, #0
}
 8006138:	4618      	mov	r0, r3
 800613a:	3710      	adds	r7, #16
 800613c:	46bd      	mov	sp, r7
 800613e:	bd80      	pop	{r7, pc}
 8006140:	40010000 	.word	0x40010000
 8006144:	40000400 	.word	0x40000400
 8006148:	40000800 	.word	0x40000800
 800614c:	40000c00 	.word	0x40000c00
 8006150:	40014000 	.word	0x40014000

08006154 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006154:	b580      	push	{r7, lr}
 8006156:	b082      	sub	sp, #8
 8006158:	af00      	add	r7, sp, #0
 800615a:	6078      	str	r0, [r7, #4]
 800615c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	2200      	movs	r2, #0
 8006164:	6839      	ldr	r1, [r7, #0]
 8006166:	4618      	mov	r0, r3
 8006168:	f000 fdb8 	bl	8006cdc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	4a29      	ldr	r2, [pc, #164]	; (8006218 <HAL_TIM_PWM_Stop+0xc4>)
 8006172:	4293      	cmp	r3, r2
 8006174:	d117      	bne.n	80061a6 <HAL_TIM_PWM_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	6a1a      	ldr	r2, [r3, #32]
 800617c:	f241 1311 	movw	r3, #4369	; 0x1111
 8006180:	4013      	ands	r3, r2
 8006182:	2b00      	cmp	r3, #0
 8006184:	d10f      	bne.n	80061a6 <HAL_TIM_PWM_Stop+0x52>
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	6a1a      	ldr	r2, [r3, #32]
 800618c:	f240 4344 	movw	r3, #1092	; 0x444
 8006190:	4013      	ands	r3, r2
 8006192:	2b00      	cmp	r3, #0
 8006194:	d107      	bne.n	80061a6 <HAL_TIM_PWM_Stop+0x52>
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80061a4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	6a1a      	ldr	r2, [r3, #32]
 80061ac:	f241 1311 	movw	r3, #4369	; 0x1111
 80061b0:	4013      	ands	r3, r2
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d10f      	bne.n	80061d6 <HAL_TIM_PWM_Stop+0x82>
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	6a1a      	ldr	r2, [r3, #32]
 80061bc:	f240 4344 	movw	r3, #1092	; 0x444
 80061c0:	4013      	ands	r3, r2
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d107      	bne.n	80061d6 <HAL_TIM_PWM_Stop+0x82>
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	681a      	ldr	r2, [r3, #0]
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	f022 0201 	bic.w	r2, r2, #1
 80061d4:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80061d6:	683b      	ldr	r3, [r7, #0]
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d104      	bne.n	80061e6 <HAL_TIM_PWM_Stop+0x92>
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	2201      	movs	r2, #1
 80061e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80061e4:	e013      	b.n	800620e <HAL_TIM_PWM_Stop+0xba>
 80061e6:	683b      	ldr	r3, [r7, #0]
 80061e8:	2b04      	cmp	r3, #4
 80061ea:	d104      	bne.n	80061f6 <HAL_TIM_PWM_Stop+0xa2>
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	2201      	movs	r2, #1
 80061f0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80061f4:	e00b      	b.n	800620e <HAL_TIM_PWM_Stop+0xba>
 80061f6:	683b      	ldr	r3, [r7, #0]
 80061f8:	2b08      	cmp	r3, #8
 80061fa:	d104      	bne.n	8006206 <HAL_TIM_PWM_Stop+0xb2>
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	2201      	movs	r2, #1
 8006200:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006204:	e003      	b.n	800620e <HAL_TIM_PWM_Stop+0xba>
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	2201      	movs	r2, #1
 800620a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 800620e:	2300      	movs	r3, #0
}
 8006210:	4618      	mov	r0, r3
 8006212:	3708      	adds	r7, #8
 8006214:	46bd      	mov	sp, r7
 8006216:	bd80      	pop	{r7, pc}
 8006218:	40010000 	.word	0x40010000

0800621c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800621c:	b580      	push	{r7, lr}
 800621e:	b082      	sub	sp, #8
 8006220:	af00      	add	r7, sp, #0
 8006222:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	691b      	ldr	r3, [r3, #16]
 800622a:	f003 0302 	and.w	r3, r3, #2
 800622e:	2b02      	cmp	r3, #2
 8006230:	d122      	bne.n	8006278 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	68db      	ldr	r3, [r3, #12]
 8006238:	f003 0302 	and.w	r3, r3, #2
 800623c:	2b02      	cmp	r3, #2
 800623e:	d11b      	bne.n	8006278 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	f06f 0202 	mvn.w	r2, #2
 8006248:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	2201      	movs	r2, #1
 800624e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	699b      	ldr	r3, [r3, #24]
 8006256:	f003 0303 	and.w	r3, r3, #3
 800625a:	2b00      	cmp	r3, #0
 800625c:	d003      	beq.n	8006266 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800625e:	6878      	ldr	r0, [r7, #4]
 8006260:	f000 fa77 	bl	8006752 <HAL_TIM_IC_CaptureCallback>
 8006264:	e005      	b.n	8006272 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006266:	6878      	ldr	r0, [r7, #4]
 8006268:	f000 fa69 	bl	800673e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800626c:	6878      	ldr	r0, [r7, #4]
 800626e:	f000 fa7a 	bl	8006766 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	2200      	movs	r2, #0
 8006276:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	691b      	ldr	r3, [r3, #16]
 800627e:	f003 0304 	and.w	r3, r3, #4
 8006282:	2b04      	cmp	r3, #4
 8006284:	d122      	bne.n	80062cc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	68db      	ldr	r3, [r3, #12]
 800628c:	f003 0304 	and.w	r3, r3, #4
 8006290:	2b04      	cmp	r3, #4
 8006292:	d11b      	bne.n	80062cc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	f06f 0204 	mvn.w	r2, #4
 800629c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	2202      	movs	r2, #2
 80062a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	699b      	ldr	r3, [r3, #24]
 80062aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d003      	beq.n	80062ba <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80062b2:	6878      	ldr	r0, [r7, #4]
 80062b4:	f000 fa4d 	bl	8006752 <HAL_TIM_IC_CaptureCallback>
 80062b8:	e005      	b.n	80062c6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80062ba:	6878      	ldr	r0, [r7, #4]
 80062bc:	f000 fa3f 	bl	800673e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80062c0:	6878      	ldr	r0, [r7, #4]
 80062c2:	f000 fa50 	bl	8006766 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	2200      	movs	r2, #0
 80062ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	691b      	ldr	r3, [r3, #16]
 80062d2:	f003 0308 	and.w	r3, r3, #8
 80062d6:	2b08      	cmp	r3, #8
 80062d8:	d122      	bne.n	8006320 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	68db      	ldr	r3, [r3, #12]
 80062e0:	f003 0308 	and.w	r3, r3, #8
 80062e4:	2b08      	cmp	r3, #8
 80062e6:	d11b      	bne.n	8006320 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	f06f 0208 	mvn.w	r2, #8
 80062f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	2204      	movs	r2, #4
 80062f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	69db      	ldr	r3, [r3, #28]
 80062fe:	f003 0303 	and.w	r3, r3, #3
 8006302:	2b00      	cmp	r3, #0
 8006304:	d003      	beq.n	800630e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006306:	6878      	ldr	r0, [r7, #4]
 8006308:	f000 fa23 	bl	8006752 <HAL_TIM_IC_CaptureCallback>
 800630c:	e005      	b.n	800631a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800630e:	6878      	ldr	r0, [r7, #4]
 8006310:	f000 fa15 	bl	800673e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006314:	6878      	ldr	r0, [r7, #4]
 8006316:	f000 fa26 	bl	8006766 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	2200      	movs	r2, #0
 800631e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	691b      	ldr	r3, [r3, #16]
 8006326:	f003 0310 	and.w	r3, r3, #16
 800632a:	2b10      	cmp	r3, #16
 800632c:	d122      	bne.n	8006374 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	68db      	ldr	r3, [r3, #12]
 8006334:	f003 0310 	and.w	r3, r3, #16
 8006338:	2b10      	cmp	r3, #16
 800633a:	d11b      	bne.n	8006374 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	f06f 0210 	mvn.w	r2, #16
 8006344:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	2208      	movs	r2, #8
 800634a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	69db      	ldr	r3, [r3, #28]
 8006352:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006356:	2b00      	cmp	r3, #0
 8006358:	d003      	beq.n	8006362 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800635a:	6878      	ldr	r0, [r7, #4]
 800635c:	f000 f9f9 	bl	8006752 <HAL_TIM_IC_CaptureCallback>
 8006360:	e005      	b.n	800636e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006362:	6878      	ldr	r0, [r7, #4]
 8006364:	f000 f9eb 	bl	800673e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006368:	6878      	ldr	r0, [r7, #4]
 800636a:	f000 f9fc 	bl	8006766 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	2200      	movs	r2, #0
 8006372:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	691b      	ldr	r3, [r3, #16]
 800637a:	f003 0301 	and.w	r3, r3, #1
 800637e:	2b01      	cmp	r3, #1
 8006380:	d10e      	bne.n	80063a0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	68db      	ldr	r3, [r3, #12]
 8006388:	f003 0301 	and.w	r3, r3, #1
 800638c:	2b01      	cmp	r3, #1
 800638e:	d107      	bne.n	80063a0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	f06f 0201 	mvn.w	r2, #1
 8006398:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800639a:	6878      	ldr	r0, [r7, #4]
 800639c:	f7fb fd8e 	bl	8001ebc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	691b      	ldr	r3, [r3, #16]
 80063a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80063aa:	2b80      	cmp	r3, #128	; 0x80
 80063ac:	d10e      	bne.n	80063cc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	68db      	ldr	r3, [r3, #12]
 80063b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80063b8:	2b80      	cmp	r3, #128	; 0x80
 80063ba:	d107      	bne.n	80063cc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80063c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80063c6:	6878      	ldr	r0, [r7, #4]
 80063c8:	f000 fd26 	bl	8006e18 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	691b      	ldr	r3, [r3, #16]
 80063d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063d6:	2b40      	cmp	r3, #64	; 0x40
 80063d8:	d10e      	bne.n	80063f8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	68db      	ldr	r3, [r3, #12]
 80063e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063e4:	2b40      	cmp	r3, #64	; 0x40
 80063e6:	d107      	bne.n	80063f8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80063f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80063f2:	6878      	ldr	r0, [r7, #4]
 80063f4:	f000 f9c1 	bl	800677a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	691b      	ldr	r3, [r3, #16]
 80063fe:	f003 0320 	and.w	r3, r3, #32
 8006402:	2b20      	cmp	r3, #32
 8006404:	d10e      	bne.n	8006424 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	68db      	ldr	r3, [r3, #12]
 800640c:	f003 0320 	and.w	r3, r3, #32
 8006410:	2b20      	cmp	r3, #32
 8006412:	d107      	bne.n	8006424 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	f06f 0220 	mvn.w	r2, #32
 800641c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800641e:	6878      	ldr	r0, [r7, #4]
 8006420:	f000 fcf0 	bl	8006e04 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006424:	bf00      	nop
 8006426:	3708      	adds	r7, #8
 8006428:	46bd      	mov	sp, r7
 800642a:	bd80      	pop	{r7, pc}

0800642c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800642c:	b580      	push	{r7, lr}
 800642e:	b086      	sub	sp, #24
 8006430:	af00      	add	r7, sp, #0
 8006432:	60f8      	str	r0, [r7, #12]
 8006434:	60b9      	str	r1, [r7, #8]
 8006436:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006438:	2300      	movs	r3, #0
 800643a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006442:	2b01      	cmp	r3, #1
 8006444:	d101      	bne.n	800644a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006446:	2302      	movs	r3, #2
 8006448:	e0ae      	b.n	80065a8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	2201      	movs	r2, #1
 800644e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	2b0c      	cmp	r3, #12
 8006456:	f200 809f 	bhi.w	8006598 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800645a:	a201      	add	r2, pc, #4	; (adr r2, 8006460 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800645c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006460:	08006495 	.word	0x08006495
 8006464:	08006599 	.word	0x08006599
 8006468:	08006599 	.word	0x08006599
 800646c:	08006599 	.word	0x08006599
 8006470:	080064d5 	.word	0x080064d5
 8006474:	08006599 	.word	0x08006599
 8006478:	08006599 	.word	0x08006599
 800647c:	08006599 	.word	0x08006599
 8006480:	08006517 	.word	0x08006517
 8006484:	08006599 	.word	0x08006599
 8006488:	08006599 	.word	0x08006599
 800648c:	08006599 	.word	0x08006599
 8006490:	08006557 	.word	0x08006557
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	68b9      	ldr	r1, [r7, #8]
 800649a:	4618      	mov	r0, r3
 800649c:	f000 f9f8 	bl	8006890 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	699a      	ldr	r2, [r3, #24]
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	f042 0208 	orr.w	r2, r2, #8
 80064ae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	699a      	ldr	r2, [r3, #24]
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	f022 0204 	bic.w	r2, r2, #4
 80064be:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	6999      	ldr	r1, [r3, #24]
 80064c6:	68bb      	ldr	r3, [r7, #8]
 80064c8:	691a      	ldr	r2, [r3, #16]
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	430a      	orrs	r2, r1
 80064d0:	619a      	str	r2, [r3, #24]
      break;
 80064d2:	e064      	b.n	800659e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	68b9      	ldr	r1, [r7, #8]
 80064da:	4618      	mov	r0, r3
 80064dc:	f000 fa3e 	bl	800695c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	699a      	ldr	r2, [r3, #24]
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80064ee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	699a      	ldr	r2, [r3, #24]
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80064fe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	6999      	ldr	r1, [r3, #24]
 8006506:	68bb      	ldr	r3, [r7, #8]
 8006508:	691b      	ldr	r3, [r3, #16]
 800650a:	021a      	lsls	r2, r3, #8
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	430a      	orrs	r2, r1
 8006512:	619a      	str	r2, [r3, #24]
      break;
 8006514:	e043      	b.n	800659e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	68b9      	ldr	r1, [r7, #8]
 800651c:	4618      	mov	r0, r3
 800651e:	f000 fa89 	bl	8006a34 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	69da      	ldr	r2, [r3, #28]
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	f042 0208 	orr.w	r2, r2, #8
 8006530:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	69da      	ldr	r2, [r3, #28]
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	f022 0204 	bic.w	r2, r2, #4
 8006540:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	69d9      	ldr	r1, [r3, #28]
 8006548:	68bb      	ldr	r3, [r7, #8]
 800654a:	691a      	ldr	r2, [r3, #16]
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	430a      	orrs	r2, r1
 8006552:	61da      	str	r2, [r3, #28]
      break;
 8006554:	e023      	b.n	800659e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	68b9      	ldr	r1, [r7, #8]
 800655c:	4618      	mov	r0, r3
 800655e:	f000 fad3 	bl	8006b08 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	69da      	ldr	r2, [r3, #28]
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006570:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	69da      	ldr	r2, [r3, #28]
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006580:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	69d9      	ldr	r1, [r3, #28]
 8006588:	68bb      	ldr	r3, [r7, #8]
 800658a:	691b      	ldr	r3, [r3, #16]
 800658c:	021a      	lsls	r2, r3, #8
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	430a      	orrs	r2, r1
 8006594:	61da      	str	r2, [r3, #28]
      break;
 8006596:	e002      	b.n	800659e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006598:	2301      	movs	r3, #1
 800659a:	75fb      	strb	r3, [r7, #23]
      break;
 800659c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	2200      	movs	r2, #0
 80065a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80065a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80065a8:	4618      	mov	r0, r3
 80065aa:	3718      	adds	r7, #24
 80065ac:	46bd      	mov	sp, r7
 80065ae:	bd80      	pop	{r7, pc}

080065b0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80065b0:	b580      	push	{r7, lr}
 80065b2:	b084      	sub	sp, #16
 80065b4:	af00      	add	r7, sp, #0
 80065b6:	6078      	str	r0, [r7, #4]
 80065b8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80065ba:	2300      	movs	r3, #0
 80065bc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80065c4:	2b01      	cmp	r3, #1
 80065c6:	d101      	bne.n	80065cc <HAL_TIM_ConfigClockSource+0x1c>
 80065c8:	2302      	movs	r3, #2
 80065ca:	e0b4      	b.n	8006736 <HAL_TIM_ConfigClockSource+0x186>
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	2201      	movs	r2, #1
 80065d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	2202      	movs	r2, #2
 80065d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	689b      	ldr	r3, [r3, #8]
 80065e2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80065e4:	68bb      	ldr	r3, [r7, #8]
 80065e6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80065ea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80065ec:	68bb      	ldr	r3, [r7, #8]
 80065ee:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80065f2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	68ba      	ldr	r2, [r7, #8]
 80065fa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80065fc:	683b      	ldr	r3, [r7, #0]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006604:	d03e      	beq.n	8006684 <HAL_TIM_ConfigClockSource+0xd4>
 8006606:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800660a:	f200 8087 	bhi.w	800671c <HAL_TIM_ConfigClockSource+0x16c>
 800660e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006612:	f000 8086 	beq.w	8006722 <HAL_TIM_ConfigClockSource+0x172>
 8006616:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800661a:	d87f      	bhi.n	800671c <HAL_TIM_ConfigClockSource+0x16c>
 800661c:	2b70      	cmp	r3, #112	; 0x70
 800661e:	d01a      	beq.n	8006656 <HAL_TIM_ConfigClockSource+0xa6>
 8006620:	2b70      	cmp	r3, #112	; 0x70
 8006622:	d87b      	bhi.n	800671c <HAL_TIM_ConfigClockSource+0x16c>
 8006624:	2b60      	cmp	r3, #96	; 0x60
 8006626:	d050      	beq.n	80066ca <HAL_TIM_ConfigClockSource+0x11a>
 8006628:	2b60      	cmp	r3, #96	; 0x60
 800662a:	d877      	bhi.n	800671c <HAL_TIM_ConfigClockSource+0x16c>
 800662c:	2b50      	cmp	r3, #80	; 0x50
 800662e:	d03c      	beq.n	80066aa <HAL_TIM_ConfigClockSource+0xfa>
 8006630:	2b50      	cmp	r3, #80	; 0x50
 8006632:	d873      	bhi.n	800671c <HAL_TIM_ConfigClockSource+0x16c>
 8006634:	2b40      	cmp	r3, #64	; 0x40
 8006636:	d058      	beq.n	80066ea <HAL_TIM_ConfigClockSource+0x13a>
 8006638:	2b40      	cmp	r3, #64	; 0x40
 800663a:	d86f      	bhi.n	800671c <HAL_TIM_ConfigClockSource+0x16c>
 800663c:	2b30      	cmp	r3, #48	; 0x30
 800663e:	d064      	beq.n	800670a <HAL_TIM_ConfigClockSource+0x15a>
 8006640:	2b30      	cmp	r3, #48	; 0x30
 8006642:	d86b      	bhi.n	800671c <HAL_TIM_ConfigClockSource+0x16c>
 8006644:	2b20      	cmp	r3, #32
 8006646:	d060      	beq.n	800670a <HAL_TIM_ConfigClockSource+0x15a>
 8006648:	2b20      	cmp	r3, #32
 800664a:	d867      	bhi.n	800671c <HAL_TIM_ConfigClockSource+0x16c>
 800664c:	2b00      	cmp	r3, #0
 800664e:	d05c      	beq.n	800670a <HAL_TIM_ConfigClockSource+0x15a>
 8006650:	2b10      	cmp	r3, #16
 8006652:	d05a      	beq.n	800670a <HAL_TIM_ConfigClockSource+0x15a>
 8006654:	e062      	b.n	800671c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	6818      	ldr	r0, [r3, #0]
 800665a:	683b      	ldr	r3, [r7, #0]
 800665c:	6899      	ldr	r1, [r3, #8]
 800665e:	683b      	ldr	r3, [r7, #0]
 8006660:	685a      	ldr	r2, [r3, #4]
 8006662:	683b      	ldr	r3, [r7, #0]
 8006664:	68db      	ldr	r3, [r3, #12]
 8006666:	f000 fb19 	bl	8006c9c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	689b      	ldr	r3, [r3, #8]
 8006670:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006672:	68bb      	ldr	r3, [r7, #8]
 8006674:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006678:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	68ba      	ldr	r2, [r7, #8]
 8006680:	609a      	str	r2, [r3, #8]
      break;
 8006682:	e04f      	b.n	8006724 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	6818      	ldr	r0, [r3, #0]
 8006688:	683b      	ldr	r3, [r7, #0]
 800668a:	6899      	ldr	r1, [r3, #8]
 800668c:	683b      	ldr	r3, [r7, #0]
 800668e:	685a      	ldr	r2, [r3, #4]
 8006690:	683b      	ldr	r3, [r7, #0]
 8006692:	68db      	ldr	r3, [r3, #12]
 8006694:	f000 fb02 	bl	8006c9c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	689a      	ldr	r2, [r3, #8]
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80066a6:	609a      	str	r2, [r3, #8]
      break;
 80066a8:	e03c      	b.n	8006724 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	6818      	ldr	r0, [r3, #0]
 80066ae:	683b      	ldr	r3, [r7, #0]
 80066b0:	6859      	ldr	r1, [r3, #4]
 80066b2:	683b      	ldr	r3, [r7, #0]
 80066b4:	68db      	ldr	r3, [r3, #12]
 80066b6:	461a      	mov	r2, r3
 80066b8:	f000 fa76 	bl	8006ba8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	2150      	movs	r1, #80	; 0x50
 80066c2:	4618      	mov	r0, r3
 80066c4:	f000 facf 	bl	8006c66 <TIM_ITRx_SetConfig>
      break;
 80066c8:	e02c      	b.n	8006724 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	6818      	ldr	r0, [r3, #0]
 80066ce:	683b      	ldr	r3, [r7, #0]
 80066d0:	6859      	ldr	r1, [r3, #4]
 80066d2:	683b      	ldr	r3, [r7, #0]
 80066d4:	68db      	ldr	r3, [r3, #12]
 80066d6:	461a      	mov	r2, r3
 80066d8:	f000 fa95 	bl	8006c06 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	2160      	movs	r1, #96	; 0x60
 80066e2:	4618      	mov	r0, r3
 80066e4:	f000 fabf 	bl	8006c66 <TIM_ITRx_SetConfig>
      break;
 80066e8:	e01c      	b.n	8006724 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	6818      	ldr	r0, [r3, #0]
 80066ee:	683b      	ldr	r3, [r7, #0]
 80066f0:	6859      	ldr	r1, [r3, #4]
 80066f2:	683b      	ldr	r3, [r7, #0]
 80066f4:	68db      	ldr	r3, [r3, #12]
 80066f6:	461a      	mov	r2, r3
 80066f8:	f000 fa56 	bl	8006ba8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	2140      	movs	r1, #64	; 0x40
 8006702:	4618      	mov	r0, r3
 8006704:	f000 faaf 	bl	8006c66 <TIM_ITRx_SetConfig>
      break;
 8006708:	e00c      	b.n	8006724 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681a      	ldr	r2, [r3, #0]
 800670e:	683b      	ldr	r3, [r7, #0]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	4619      	mov	r1, r3
 8006714:	4610      	mov	r0, r2
 8006716:	f000 faa6 	bl	8006c66 <TIM_ITRx_SetConfig>
      break;
 800671a:	e003      	b.n	8006724 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800671c:	2301      	movs	r3, #1
 800671e:	73fb      	strb	r3, [r7, #15]
      break;
 8006720:	e000      	b.n	8006724 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006722:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	2201      	movs	r2, #1
 8006728:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	2200      	movs	r2, #0
 8006730:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006734:	7bfb      	ldrb	r3, [r7, #15]
}
 8006736:	4618      	mov	r0, r3
 8006738:	3710      	adds	r7, #16
 800673a:	46bd      	mov	sp, r7
 800673c:	bd80      	pop	{r7, pc}

0800673e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800673e:	b480      	push	{r7}
 8006740:	b083      	sub	sp, #12
 8006742:	af00      	add	r7, sp, #0
 8006744:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006746:	bf00      	nop
 8006748:	370c      	adds	r7, #12
 800674a:	46bd      	mov	sp, r7
 800674c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006750:	4770      	bx	lr

08006752 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006752:	b480      	push	{r7}
 8006754:	b083      	sub	sp, #12
 8006756:	af00      	add	r7, sp, #0
 8006758:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800675a:	bf00      	nop
 800675c:	370c      	adds	r7, #12
 800675e:	46bd      	mov	sp, r7
 8006760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006764:	4770      	bx	lr

08006766 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006766:	b480      	push	{r7}
 8006768:	b083      	sub	sp, #12
 800676a:	af00      	add	r7, sp, #0
 800676c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800676e:	bf00      	nop
 8006770:	370c      	adds	r7, #12
 8006772:	46bd      	mov	sp, r7
 8006774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006778:	4770      	bx	lr

0800677a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800677a:	b480      	push	{r7}
 800677c:	b083      	sub	sp, #12
 800677e:	af00      	add	r7, sp, #0
 8006780:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006782:	bf00      	nop
 8006784:	370c      	adds	r7, #12
 8006786:	46bd      	mov	sp, r7
 8006788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800678c:	4770      	bx	lr
	...

08006790 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006790:	b480      	push	{r7}
 8006792:	b085      	sub	sp, #20
 8006794:	af00      	add	r7, sp, #0
 8006796:	6078      	str	r0, [r7, #4]
 8006798:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	4a34      	ldr	r2, [pc, #208]	; (8006874 <TIM_Base_SetConfig+0xe4>)
 80067a4:	4293      	cmp	r3, r2
 80067a6:	d00f      	beq.n	80067c8 <TIM_Base_SetConfig+0x38>
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80067ae:	d00b      	beq.n	80067c8 <TIM_Base_SetConfig+0x38>
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	4a31      	ldr	r2, [pc, #196]	; (8006878 <TIM_Base_SetConfig+0xe8>)
 80067b4:	4293      	cmp	r3, r2
 80067b6:	d007      	beq.n	80067c8 <TIM_Base_SetConfig+0x38>
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	4a30      	ldr	r2, [pc, #192]	; (800687c <TIM_Base_SetConfig+0xec>)
 80067bc:	4293      	cmp	r3, r2
 80067be:	d003      	beq.n	80067c8 <TIM_Base_SetConfig+0x38>
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	4a2f      	ldr	r2, [pc, #188]	; (8006880 <TIM_Base_SetConfig+0xf0>)
 80067c4:	4293      	cmp	r3, r2
 80067c6:	d108      	bne.n	80067da <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80067ce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80067d0:	683b      	ldr	r3, [r7, #0]
 80067d2:	685b      	ldr	r3, [r3, #4]
 80067d4:	68fa      	ldr	r2, [r7, #12]
 80067d6:	4313      	orrs	r3, r2
 80067d8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	4a25      	ldr	r2, [pc, #148]	; (8006874 <TIM_Base_SetConfig+0xe4>)
 80067de:	4293      	cmp	r3, r2
 80067e0:	d01b      	beq.n	800681a <TIM_Base_SetConfig+0x8a>
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80067e8:	d017      	beq.n	800681a <TIM_Base_SetConfig+0x8a>
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	4a22      	ldr	r2, [pc, #136]	; (8006878 <TIM_Base_SetConfig+0xe8>)
 80067ee:	4293      	cmp	r3, r2
 80067f0:	d013      	beq.n	800681a <TIM_Base_SetConfig+0x8a>
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	4a21      	ldr	r2, [pc, #132]	; (800687c <TIM_Base_SetConfig+0xec>)
 80067f6:	4293      	cmp	r3, r2
 80067f8:	d00f      	beq.n	800681a <TIM_Base_SetConfig+0x8a>
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	4a20      	ldr	r2, [pc, #128]	; (8006880 <TIM_Base_SetConfig+0xf0>)
 80067fe:	4293      	cmp	r3, r2
 8006800:	d00b      	beq.n	800681a <TIM_Base_SetConfig+0x8a>
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	4a1f      	ldr	r2, [pc, #124]	; (8006884 <TIM_Base_SetConfig+0xf4>)
 8006806:	4293      	cmp	r3, r2
 8006808:	d007      	beq.n	800681a <TIM_Base_SetConfig+0x8a>
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	4a1e      	ldr	r2, [pc, #120]	; (8006888 <TIM_Base_SetConfig+0xf8>)
 800680e:	4293      	cmp	r3, r2
 8006810:	d003      	beq.n	800681a <TIM_Base_SetConfig+0x8a>
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	4a1d      	ldr	r2, [pc, #116]	; (800688c <TIM_Base_SetConfig+0xfc>)
 8006816:	4293      	cmp	r3, r2
 8006818:	d108      	bne.n	800682c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006820:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006822:	683b      	ldr	r3, [r7, #0]
 8006824:	68db      	ldr	r3, [r3, #12]
 8006826:	68fa      	ldr	r2, [r7, #12]
 8006828:	4313      	orrs	r3, r2
 800682a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006832:	683b      	ldr	r3, [r7, #0]
 8006834:	695b      	ldr	r3, [r3, #20]
 8006836:	4313      	orrs	r3, r2
 8006838:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	68fa      	ldr	r2, [r7, #12]
 800683e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006840:	683b      	ldr	r3, [r7, #0]
 8006842:	689a      	ldr	r2, [r3, #8]
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006848:	683b      	ldr	r3, [r7, #0]
 800684a:	681a      	ldr	r2, [r3, #0]
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	4a08      	ldr	r2, [pc, #32]	; (8006874 <TIM_Base_SetConfig+0xe4>)
 8006854:	4293      	cmp	r3, r2
 8006856:	d103      	bne.n	8006860 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006858:	683b      	ldr	r3, [r7, #0]
 800685a:	691a      	ldr	r2, [r3, #16]
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	2201      	movs	r2, #1
 8006864:	615a      	str	r2, [r3, #20]
}
 8006866:	bf00      	nop
 8006868:	3714      	adds	r7, #20
 800686a:	46bd      	mov	sp, r7
 800686c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006870:	4770      	bx	lr
 8006872:	bf00      	nop
 8006874:	40010000 	.word	0x40010000
 8006878:	40000400 	.word	0x40000400
 800687c:	40000800 	.word	0x40000800
 8006880:	40000c00 	.word	0x40000c00
 8006884:	40014000 	.word	0x40014000
 8006888:	40014400 	.word	0x40014400
 800688c:	40014800 	.word	0x40014800

08006890 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006890:	b480      	push	{r7}
 8006892:	b087      	sub	sp, #28
 8006894:	af00      	add	r7, sp, #0
 8006896:	6078      	str	r0, [r7, #4]
 8006898:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	6a1b      	ldr	r3, [r3, #32]
 800689e:	f023 0201 	bic.w	r2, r3, #1
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	6a1b      	ldr	r3, [r3, #32]
 80068aa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	685b      	ldr	r3, [r3, #4]
 80068b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	699b      	ldr	r3, [r3, #24]
 80068b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80068be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	f023 0303 	bic.w	r3, r3, #3
 80068c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80068c8:	683b      	ldr	r3, [r7, #0]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	68fa      	ldr	r2, [r7, #12]
 80068ce:	4313      	orrs	r3, r2
 80068d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80068d2:	697b      	ldr	r3, [r7, #20]
 80068d4:	f023 0302 	bic.w	r3, r3, #2
 80068d8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80068da:	683b      	ldr	r3, [r7, #0]
 80068dc:	689b      	ldr	r3, [r3, #8]
 80068de:	697a      	ldr	r2, [r7, #20]
 80068e0:	4313      	orrs	r3, r2
 80068e2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	4a1c      	ldr	r2, [pc, #112]	; (8006958 <TIM_OC1_SetConfig+0xc8>)
 80068e8:	4293      	cmp	r3, r2
 80068ea:	d10c      	bne.n	8006906 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80068ec:	697b      	ldr	r3, [r7, #20]
 80068ee:	f023 0308 	bic.w	r3, r3, #8
 80068f2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80068f4:	683b      	ldr	r3, [r7, #0]
 80068f6:	68db      	ldr	r3, [r3, #12]
 80068f8:	697a      	ldr	r2, [r7, #20]
 80068fa:	4313      	orrs	r3, r2
 80068fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80068fe:	697b      	ldr	r3, [r7, #20]
 8006900:	f023 0304 	bic.w	r3, r3, #4
 8006904:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	4a13      	ldr	r2, [pc, #76]	; (8006958 <TIM_OC1_SetConfig+0xc8>)
 800690a:	4293      	cmp	r3, r2
 800690c:	d111      	bne.n	8006932 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800690e:	693b      	ldr	r3, [r7, #16]
 8006910:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006914:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006916:	693b      	ldr	r3, [r7, #16]
 8006918:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800691c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800691e:	683b      	ldr	r3, [r7, #0]
 8006920:	695b      	ldr	r3, [r3, #20]
 8006922:	693a      	ldr	r2, [r7, #16]
 8006924:	4313      	orrs	r3, r2
 8006926:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006928:	683b      	ldr	r3, [r7, #0]
 800692a:	699b      	ldr	r3, [r3, #24]
 800692c:	693a      	ldr	r2, [r7, #16]
 800692e:	4313      	orrs	r3, r2
 8006930:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	693a      	ldr	r2, [r7, #16]
 8006936:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	68fa      	ldr	r2, [r7, #12]
 800693c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800693e:	683b      	ldr	r3, [r7, #0]
 8006940:	685a      	ldr	r2, [r3, #4]
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	697a      	ldr	r2, [r7, #20]
 800694a:	621a      	str	r2, [r3, #32]
}
 800694c:	bf00      	nop
 800694e:	371c      	adds	r7, #28
 8006950:	46bd      	mov	sp, r7
 8006952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006956:	4770      	bx	lr
 8006958:	40010000 	.word	0x40010000

0800695c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800695c:	b480      	push	{r7}
 800695e:	b087      	sub	sp, #28
 8006960:	af00      	add	r7, sp, #0
 8006962:	6078      	str	r0, [r7, #4]
 8006964:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	6a1b      	ldr	r3, [r3, #32]
 800696a:	f023 0210 	bic.w	r2, r3, #16
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	6a1b      	ldr	r3, [r3, #32]
 8006976:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	685b      	ldr	r3, [r3, #4]
 800697c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	699b      	ldr	r3, [r3, #24]
 8006982:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800698a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006992:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006994:	683b      	ldr	r3, [r7, #0]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	021b      	lsls	r3, r3, #8
 800699a:	68fa      	ldr	r2, [r7, #12]
 800699c:	4313      	orrs	r3, r2
 800699e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80069a0:	697b      	ldr	r3, [r7, #20]
 80069a2:	f023 0320 	bic.w	r3, r3, #32
 80069a6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80069a8:	683b      	ldr	r3, [r7, #0]
 80069aa:	689b      	ldr	r3, [r3, #8]
 80069ac:	011b      	lsls	r3, r3, #4
 80069ae:	697a      	ldr	r2, [r7, #20]
 80069b0:	4313      	orrs	r3, r2
 80069b2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	4a1e      	ldr	r2, [pc, #120]	; (8006a30 <TIM_OC2_SetConfig+0xd4>)
 80069b8:	4293      	cmp	r3, r2
 80069ba:	d10d      	bne.n	80069d8 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80069bc:	697b      	ldr	r3, [r7, #20]
 80069be:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80069c2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80069c4:	683b      	ldr	r3, [r7, #0]
 80069c6:	68db      	ldr	r3, [r3, #12]
 80069c8:	011b      	lsls	r3, r3, #4
 80069ca:	697a      	ldr	r2, [r7, #20]
 80069cc:	4313      	orrs	r3, r2
 80069ce:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80069d0:	697b      	ldr	r3, [r7, #20]
 80069d2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80069d6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	4a15      	ldr	r2, [pc, #84]	; (8006a30 <TIM_OC2_SetConfig+0xd4>)
 80069dc:	4293      	cmp	r3, r2
 80069de:	d113      	bne.n	8006a08 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80069e0:	693b      	ldr	r3, [r7, #16]
 80069e2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80069e6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80069e8:	693b      	ldr	r3, [r7, #16]
 80069ea:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80069ee:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80069f0:	683b      	ldr	r3, [r7, #0]
 80069f2:	695b      	ldr	r3, [r3, #20]
 80069f4:	009b      	lsls	r3, r3, #2
 80069f6:	693a      	ldr	r2, [r7, #16]
 80069f8:	4313      	orrs	r3, r2
 80069fa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80069fc:	683b      	ldr	r3, [r7, #0]
 80069fe:	699b      	ldr	r3, [r3, #24]
 8006a00:	009b      	lsls	r3, r3, #2
 8006a02:	693a      	ldr	r2, [r7, #16]
 8006a04:	4313      	orrs	r3, r2
 8006a06:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	693a      	ldr	r2, [r7, #16]
 8006a0c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	68fa      	ldr	r2, [r7, #12]
 8006a12:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006a14:	683b      	ldr	r3, [r7, #0]
 8006a16:	685a      	ldr	r2, [r3, #4]
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	697a      	ldr	r2, [r7, #20]
 8006a20:	621a      	str	r2, [r3, #32]
}
 8006a22:	bf00      	nop
 8006a24:	371c      	adds	r7, #28
 8006a26:	46bd      	mov	sp, r7
 8006a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a2c:	4770      	bx	lr
 8006a2e:	bf00      	nop
 8006a30:	40010000 	.word	0x40010000

08006a34 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006a34:	b480      	push	{r7}
 8006a36:	b087      	sub	sp, #28
 8006a38:	af00      	add	r7, sp, #0
 8006a3a:	6078      	str	r0, [r7, #4]
 8006a3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	6a1b      	ldr	r3, [r3, #32]
 8006a42:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	6a1b      	ldr	r3, [r3, #32]
 8006a4e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	685b      	ldr	r3, [r3, #4]
 8006a54:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	69db      	ldr	r3, [r3, #28]
 8006a5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	f023 0303 	bic.w	r3, r3, #3
 8006a6a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006a6c:	683b      	ldr	r3, [r7, #0]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	68fa      	ldr	r2, [r7, #12]
 8006a72:	4313      	orrs	r3, r2
 8006a74:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006a76:	697b      	ldr	r3, [r7, #20]
 8006a78:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006a7c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006a7e:	683b      	ldr	r3, [r7, #0]
 8006a80:	689b      	ldr	r3, [r3, #8]
 8006a82:	021b      	lsls	r3, r3, #8
 8006a84:	697a      	ldr	r2, [r7, #20]
 8006a86:	4313      	orrs	r3, r2
 8006a88:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	4a1d      	ldr	r2, [pc, #116]	; (8006b04 <TIM_OC3_SetConfig+0xd0>)
 8006a8e:	4293      	cmp	r3, r2
 8006a90:	d10d      	bne.n	8006aae <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006a92:	697b      	ldr	r3, [r7, #20]
 8006a94:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006a98:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006a9a:	683b      	ldr	r3, [r7, #0]
 8006a9c:	68db      	ldr	r3, [r3, #12]
 8006a9e:	021b      	lsls	r3, r3, #8
 8006aa0:	697a      	ldr	r2, [r7, #20]
 8006aa2:	4313      	orrs	r3, r2
 8006aa4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006aa6:	697b      	ldr	r3, [r7, #20]
 8006aa8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006aac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	4a14      	ldr	r2, [pc, #80]	; (8006b04 <TIM_OC3_SetConfig+0xd0>)
 8006ab2:	4293      	cmp	r3, r2
 8006ab4:	d113      	bne.n	8006ade <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006ab6:	693b      	ldr	r3, [r7, #16]
 8006ab8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006abc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006abe:	693b      	ldr	r3, [r7, #16]
 8006ac0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006ac4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006ac6:	683b      	ldr	r3, [r7, #0]
 8006ac8:	695b      	ldr	r3, [r3, #20]
 8006aca:	011b      	lsls	r3, r3, #4
 8006acc:	693a      	ldr	r2, [r7, #16]
 8006ace:	4313      	orrs	r3, r2
 8006ad0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006ad2:	683b      	ldr	r3, [r7, #0]
 8006ad4:	699b      	ldr	r3, [r3, #24]
 8006ad6:	011b      	lsls	r3, r3, #4
 8006ad8:	693a      	ldr	r2, [r7, #16]
 8006ada:	4313      	orrs	r3, r2
 8006adc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	693a      	ldr	r2, [r7, #16]
 8006ae2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	68fa      	ldr	r2, [r7, #12]
 8006ae8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006aea:	683b      	ldr	r3, [r7, #0]
 8006aec:	685a      	ldr	r2, [r3, #4]
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	697a      	ldr	r2, [r7, #20]
 8006af6:	621a      	str	r2, [r3, #32]
}
 8006af8:	bf00      	nop
 8006afa:	371c      	adds	r7, #28
 8006afc:	46bd      	mov	sp, r7
 8006afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b02:	4770      	bx	lr
 8006b04:	40010000 	.word	0x40010000

08006b08 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006b08:	b480      	push	{r7}
 8006b0a:	b087      	sub	sp, #28
 8006b0c:	af00      	add	r7, sp, #0
 8006b0e:	6078      	str	r0, [r7, #4]
 8006b10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	6a1b      	ldr	r3, [r3, #32]
 8006b16:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	6a1b      	ldr	r3, [r3, #32]
 8006b22:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	685b      	ldr	r3, [r3, #4]
 8006b28:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	69db      	ldr	r3, [r3, #28]
 8006b2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006b36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006b3e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006b40:	683b      	ldr	r3, [r7, #0]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	021b      	lsls	r3, r3, #8
 8006b46:	68fa      	ldr	r2, [r7, #12]
 8006b48:	4313      	orrs	r3, r2
 8006b4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006b4c:	693b      	ldr	r3, [r7, #16]
 8006b4e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006b52:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006b54:	683b      	ldr	r3, [r7, #0]
 8006b56:	689b      	ldr	r3, [r3, #8]
 8006b58:	031b      	lsls	r3, r3, #12
 8006b5a:	693a      	ldr	r2, [r7, #16]
 8006b5c:	4313      	orrs	r3, r2
 8006b5e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	4a10      	ldr	r2, [pc, #64]	; (8006ba4 <TIM_OC4_SetConfig+0x9c>)
 8006b64:	4293      	cmp	r3, r2
 8006b66:	d109      	bne.n	8006b7c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006b68:	697b      	ldr	r3, [r7, #20]
 8006b6a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006b6e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006b70:	683b      	ldr	r3, [r7, #0]
 8006b72:	695b      	ldr	r3, [r3, #20]
 8006b74:	019b      	lsls	r3, r3, #6
 8006b76:	697a      	ldr	r2, [r7, #20]
 8006b78:	4313      	orrs	r3, r2
 8006b7a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	697a      	ldr	r2, [r7, #20]
 8006b80:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	68fa      	ldr	r2, [r7, #12]
 8006b86:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006b88:	683b      	ldr	r3, [r7, #0]
 8006b8a:	685a      	ldr	r2, [r3, #4]
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	693a      	ldr	r2, [r7, #16]
 8006b94:	621a      	str	r2, [r3, #32]
}
 8006b96:	bf00      	nop
 8006b98:	371c      	adds	r7, #28
 8006b9a:	46bd      	mov	sp, r7
 8006b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba0:	4770      	bx	lr
 8006ba2:	bf00      	nop
 8006ba4:	40010000 	.word	0x40010000

08006ba8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006ba8:	b480      	push	{r7}
 8006baa:	b087      	sub	sp, #28
 8006bac:	af00      	add	r7, sp, #0
 8006bae:	60f8      	str	r0, [r7, #12]
 8006bb0:	60b9      	str	r1, [r7, #8]
 8006bb2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	6a1b      	ldr	r3, [r3, #32]
 8006bb8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	6a1b      	ldr	r3, [r3, #32]
 8006bbe:	f023 0201 	bic.w	r2, r3, #1
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	699b      	ldr	r3, [r3, #24]
 8006bca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006bcc:	693b      	ldr	r3, [r7, #16]
 8006bce:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006bd2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	011b      	lsls	r3, r3, #4
 8006bd8:	693a      	ldr	r2, [r7, #16]
 8006bda:	4313      	orrs	r3, r2
 8006bdc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006bde:	697b      	ldr	r3, [r7, #20]
 8006be0:	f023 030a 	bic.w	r3, r3, #10
 8006be4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006be6:	697a      	ldr	r2, [r7, #20]
 8006be8:	68bb      	ldr	r3, [r7, #8]
 8006bea:	4313      	orrs	r3, r2
 8006bec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	693a      	ldr	r2, [r7, #16]
 8006bf2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	697a      	ldr	r2, [r7, #20]
 8006bf8:	621a      	str	r2, [r3, #32]
}
 8006bfa:	bf00      	nop
 8006bfc:	371c      	adds	r7, #28
 8006bfe:	46bd      	mov	sp, r7
 8006c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c04:	4770      	bx	lr

08006c06 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006c06:	b480      	push	{r7}
 8006c08:	b087      	sub	sp, #28
 8006c0a:	af00      	add	r7, sp, #0
 8006c0c:	60f8      	str	r0, [r7, #12]
 8006c0e:	60b9      	str	r1, [r7, #8]
 8006c10:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	6a1b      	ldr	r3, [r3, #32]
 8006c16:	f023 0210 	bic.w	r2, r3, #16
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	699b      	ldr	r3, [r3, #24]
 8006c22:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	6a1b      	ldr	r3, [r3, #32]
 8006c28:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006c2a:	697b      	ldr	r3, [r7, #20]
 8006c2c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006c30:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	031b      	lsls	r3, r3, #12
 8006c36:	697a      	ldr	r2, [r7, #20]
 8006c38:	4313      	orrs	r3, r2
 8006c3a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006c3c:	693b      	ldr	r3, [r7, #16]
 8006c3e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006c42:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006c44:	68bb      	ldr	r3, [r7, #8]
 8006c46:	011b      	lsls	r3, r3, #4
 8006c48:	693a      	ldr	r2, [r7, #16]
 8006c4a:	4313      	orrs	r3, r2
 8006c4c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	697a      	ldr	r2, [r7, #20]
 8006c52:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	693a      	ldr	r2, [r7, #16]
 8006c58:	621a      	str	r2, [r3, #32]
}
 8006c5a:	bf00      	nop
 8006c5c:	371c      	adds	r7, #28
 8006c5e:	46bd      	mov	sp, r7
 8006c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c64:	4770      	bx	lr

08006c66 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006c66:	b480      	push	{r7}
 8006c68:	b085      	sub	sp, #20
 8006c6a:	af00      	add	r7, sp, #0
 8006c6c:	6078      	str	r0, [r7, #4]
 8006c6e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	689b      	ldr	r3, [r3, #8]
 8006c74:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c7c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006c7e:	683a      	ldr	r2, [r7, #0]
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	4313      	orrs	r3, r2
 8006c84:	f043 0307 	orr.w	r3, r3, #7
 8006c88:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	68fa      	ldr	r2, [r7, #12]
 8006c8e:	609a      	str	r2, [r3, #8]
}
 8006c90:	bf00      	nop
 8006c92:	3714      	adds	r7, #20
 8006c94:	46bd      	mov	sp, r7
 8006c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c9a:	4770      	bx	lr

08006c9c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006c9c:	b480      	push	{r7}
 8006c9e:	b087      	sub	sp, #28
 8006ca0:	af00      	add	r7, sp, #0
 8006ca2:	60f8      	str	r0, [r7, #12]
 8006ca4:	60b9      	str	r1, [r7, #8]
 8006ca6:	607a      	str	r2, [r7, #4]
 8006ca8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	689b      	ldr	r3, [r3, #8]
 8006cae:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006cb0:	697b      	ldr	r3, [r7, #20]
 8006cb2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006cb6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006cb8:	683b      	ldr	r3, [r7, #0]
 8006cba:	021a      	lsls	r2, r3, #8
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	431a      	orrs	r2, r3
 8006cc0:	68bb      	ldr	r3, [r7, #8]
 8006cc2:	4313      	orrs	r3, r2
 8006cc4:	697a      	ldr	r2, [r7, #20]
 8006cc6:	4313      	orrs	r3, r2
 8006cc8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	697a      	ldr	r2, [r7, #20]
 8006cce:	609a      	str	r2, [r3, #8]
}
 8006cd0:	bf00      	nop
 8006cd2:	371c      	adds	r7, #28
 8006cd4:	46bd      	mov	sp, r7
 8006cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cda:	4770      	bx	lr

08006cdc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006cdc:	b480      	push	{r7}
 8006cde:	b087      	sub	sp, #28
 8006ce0:	af00      	add	r7, sp, #0
 8006ce2:	60f8      	str	r0, [r7, #12]
 8006ce4:	60b9      	str	r1, [r7, #8]
 8006ce6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006ce8:	68bb      	ldr	r3, [r7, #8]
 8006cea:	f003 031f 	and.w	r3, r3, #31
 8006cee:	2201      	movs	r2, #1
 8006cf0:	fa02 f303 	lsl.w	r3, r2, r3
 8006cf4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	6a1a      	ldr	r2, [r3, #32]
 8006cfa:	697b      	ldr	r3, [r7, #20]
 8006cfc:	43db      	mvns	r3, r3
 8006cfe:	401a      	ands	r2, r3
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	6a1a      	ldr	r2, [r3, #32]
 8006d08:	68bb      	ldr	r3, [r7, #8]
 8006d0a:	f003 031f 	and.w	r3, r3, #31
 8006d0e:	6879      	ldr	r1, [r7, #4]
 8006d10:	fa01 f303 	lsl.w	r3, r1, r3
 8006d14:	431a      	orrs	r2, r3
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	621a      	str	r2, [r3, #32]
}
 8006d1a:	bf00      	nop
 8006d1c:	371c      	adds	r7, #28
 8006d1e:	46bd      	mov	sp, r7
 8006d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d24:	4770      	bx	lr
	...

08006d28 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006d28:	b480      	push	{r7}
 8006d2a:	b085      	sub	sp, #20
 8006d2c:	af00      	add	r7, sp, #0
 8006d2e:	6078      	str	r0, [r7, #4]
 8006d30:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006d38:	2b01      	cmp	r3, #1
 8006d3a:	d101      	bne.n	8006d40 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006d3c:	2302      	movs	r3, #2
 8006d3e:	e050      	b.n	8006de2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	2201      	movs	r2, #1
 8006d44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	2202      	movs	r2, #2
 8006d4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	685b      	ldr	r3, [r3, #4]
 8006d56:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	689b      	ldr	r3, [r3, #8]
 8006d5e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d66:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006d68:	683b      	ldr	r3, [r7, #0]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	68fa      	ldr	r2, [r7, #12]
 8006d6e:	4313      	orrs	r3, r2
 8006d70:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	68fa      	ldr	r2, [r7, #12]
 8006d78:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	4a1c      	ldr	r2, [pc, #112]	; (8006df0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006d80:	4293      	cmp	r3, r2
 8006d82:	d018      	beq.n	8006db6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006d8c:	d013      	beq.n	8006db6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	4a18      	ldr	r2, [pc, #96]	; (8006df4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8006d94:	4293      	cmp	r3, r2
 8006d96:	d00e      	beq.n	8006db6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	4a16      	ldr	r2, [pc, #88]	; (8006df8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006d9e:	4293      	cmp	r3, r2
 8006da0:	d009      	beq.n	8006db6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	4a15      	ldr	r2, [pc, #84]	; (8006dfc <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006da8:	4293      	cmp	r3, r2
 8006daa:	d004      	beq.n	8006db6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	4a13      	ldr	r2, [pc, #76]	; (8006e00 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006db2:	4293      	cmp	r3, r2
 8006db4:	d10c      	bne.n	8006dd0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006db6:	68bb      	ldr	r3, [r7, #8]
 8006db8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006dbc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006dbe:	683b      	ldr	r3, [r7, #0]
 8006dc0:	685b      	ldr	r3, [r3, #4]
 8006dc2:	68ba      	ldr	r2, [r7, #8]
 8006dc4:	4313      	orrs	r3, r2
 8006dc6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	68ba      	ldr	r2, [r7, #8]
 8006dce:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	2201      	movs	r2, #1
 8006dd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	2200      	movs	r2, #0
 8006ddc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006de0:	2300      	movs	r3, #0
}
 8006de2:	4618      	mov	r0, r3
 8006de4:	3714      	adds	r7, #20
 8006de6:	46bd      	mov	sp, r7
 8006de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dec:	4770      	bx	lr
 8006dee:	bf00      	nop
 8006df0:	40010000 	.word	0x40010000
 8006df4:	40000400 	.word	0x40000400
 8006df8:	40000800 	.word	0x40000800
 8006dfc:	40000c00 	.word	0x40000c00
 8006e00:	40014000 	.word	0x40014000

08006e04 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006e04:	b480      	push	{r7}
 8006e06:	b083      	sub	sp, #12
 8006e08:	af00      	add	r7, sp, #0
 8006e0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006e0c:	bf00      	nop
 8006e0e:	370c      	adds	r7, #12
 8006e10:	46bd      	mov	sp, r7
 8006e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e16:	4770      	bx	lr

08006e18 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006e18:	b480      	push	{r7}
 8006e1a:	b083      	sub	sp, #12
 8006e1c:	af00      	add	r7, sp, #0
 8006e1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006e20:	bf00      	nop
 8006e22:	370c      	adds	r7, #12
 8006e24:	46bd      	mov	sp, r7
 8006e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e2a:	4770      	bx	lr

08006e2c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006e2c:	b084      	sub	sp, #16
 8006e2e:	b580      	push	{r7, lr}
 8006e30:	b084      	sub	sp, #16
 8006e32:	af00      	add	r7, sp, #0
 8006e34:	6078      	str	r0, [r7, #4]
 8006e36:	f107 001c 	add.w	r0, r7, #28
 8006e3a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006e3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e40:	2b01      	cmp	r3, #1
 8006e42:	d122      	bne.n	8006e8a <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e48:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	68db      	ldr	r3, [r3, #12]
 8006e54:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8006e58:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006e5c:	687a      	ldr	r2, [r7, #4]
 8006e5e:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	68db      	ldr	r3, [r3, #12]
 8006e64:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006e6c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006e6e:	2b01      	cmp	r3, #1
 8006e70:	d105      	bne.n	8006e7e <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	68db      	ldr	r3, [r3, #12]
 8006e76:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006e7e:	6878      	ldr	r0, [r7, #4]
 8006e80:	f001 fbee 	bl	8008660 <USB_CoreReset>
 8006e84:	4603      	mov	r3, r0
 8006e86:	73fb      	strb	r3, [r7, #15]
 8006e88:	e01a      	b.n	8006ec0 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	68db      	ldr	r3, [r3, #12]
 8006e8e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006e96:	6878      	ldr	r0, [r7, #4]
 8006e98:	f001 fbe2 	bl	8008660 <USB_CoreReset>
 8006e9c:	4603      	mov	r3, r0
 8006e9e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8006ea0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d106      	bne.n	8006eb4 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006eaa:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	639a      	str	r2, [r3, #56]	; 0x38
 8006eb2:	e005      	b.n	8006ec0 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006eb8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8006ec0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ec2:	2b01      	cmp	r3, #1
 8006ec4:	d10b      	bne.n	8006ede <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	689b      	ldr	r3, [r3, #8]
 8006eca:	f043 0206 	orr.w	r2, r3, #6
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	689b      	ldr	r3, [r3, #8]
 8006ed6:	f043 0220 	orr.w	r2, r3, #32
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006ede:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ee0:	4618      	mov	r0, r3
 8006ee2:	3710      	adds	r7, #16
 8006ee4:	46bd      	mov	sp, r7
 8006ee6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006eea:	b004      	add	sp, #16
 8006eec:	4770      	bx	lr
	...

08006ef0 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8006ef0:	b480      	push	{r7}
 8006ef2:	b087      	sub	sp, #28
 8006ef4:	af00      	add	r7, sp, #0
 8006ef6:	60f8      	str	r0, [r7, #12]
 8006ef8:	60b9      	str	r1, [r7, #8]
 8006efa:	4613      	mov	r3, r2
 8006efc:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8006efe:	79fb      	ldrb	r3, [r7, #7]
 8006f00:	2b02      	cmp	r3, #2
 8006f02:	d165      	bne.n	8006fd0 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8006f04:	68bb      	ldr	r3, [r7, #8]
 8006f06:	4a41      	ldr	r2, [pc, #260]	; (800700c <USB_SetTurnaroundTime+0x11c>)
 8006f08:	4293      	cmp	r3, r2
 8006f0a:	d906      	bls.n	8006f1a <USB_SetTurnaroundTime+0x2a>
 8006f0c:	68bb      	ldr	r3, [r7, #8]
 8006f0e:	4a40      	ldr	r2, [pc, #256]	; (8007010 <USB_SetTurnaroundTime+0x120>)
 8006f10:	4293      	cmp	r3, r2
 8006f12:	d202      	bcs.n	8006f1a <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8006f14:	230f      	movs	r3, #15
 8006f16:	617b      	str	r3, [r7, #20]
 8006f18:	e062      	b.n	8006fe0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8006f1a:	68bb      	ldr	r3, [r7, #8]
 8006f1c:	4a3c      	ldr	r2, [pc, #240]	; (8007010 <USB_SetTurnaroundTime+0x120>)
 8006f1e:	4293      	cmp	r3, r2
 8006f20:	d306      	bcc.n	8006f30 <USB_SetTurnaroundTime+0x40>
 8006f22:	68bb      	ldr	r3, [r7, #8]
 8006f24:	4a3b      	ldr	r2, [pc, #236]	; (8007014 <USB_SetTurnaroundTime+0x124>)
 8006f26:	4293      	cmp	r3, r2
 8006f28:	d202      	bcs.n	8006f30 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8006f2a:	230e      	movs	r3, #14
 8006f2c:	617b      	str	r3, [r7, #20]
 8006f2e:	e057      	b.n	8006fe0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8006f30:	68bb      	ldr	r3, [r7, #8]
 8006f32:	4a38      	ldr	r2, [pc, #224]	; (8007014 <USB_SetTurnaroundTime+0x124>)
 8006f34:	4293      	cmp	r3, r2
 8006f36:	d306      	bcc.n	8006f46 <USB_SetTurnaroundTime+0x56>
 8006f38:	68bb      	ldr	r3, [r7, #8]
 8006f3a:	4a37      	ldr	r2, [pc, #220]	; (8007018 <USB_SetTurnaroundTime+0x128>)
 8006f3c:	4293      	cmp	r3, r2
 8006f3e:	d202      	bcs.n	8006f46 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8006f40:	230d      	movs	r3, #13
 8006f42:	617b      	str	r3, [r7, #20]
 8006f44:	e04c      	b.n	8006fe0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8006f46:	68bb      	ldr	r3, [r7, #8]
 8006f48:	4a33      	ldr	r2, [pc, #204]	; (8007018 <USB_SetTurnaroundTime+0x128>)
 8006f4a:	4293      	cmp	r3, r2
 8006f4c:	d306      	bcc.n	8006f5c <USB_SetTurnaroundTime+0x6c>
 8006f4e:	68bb      	ldr	r3, [r7, #8]
 8006f50:	4a32      	ldr	r2, [pc, #200]	; (800701c <USB_SetTurnaroundTime+0x12c>)
 8006f52:	4293      	cmp	r3, r2
 8006f54:	d802      	bhi.n	8006f5c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8006f56:	230c      	movs	r3, #12
 8006f58:	617b      	str	r3, [r7, #20]
 8006f5a:	e041      	b.n	8006fe0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8006f5c:	68bb      	ldr	r3, [r7, #8]
 8006f5e:	4a2f      	ldr	r2, [pc, #188]	; (800701c <USB_SetTurnaroundTime+0x12c>)
 8006f60:	4293      	cmp	r3, r2
 8006f62:	d906      	bls.n	8006f72 <USB_SetTurnaroundTime+0x82>
 8006f64:	68bb      	ldr	r3, [r7, #8]
 8006f66:	4a2e      	ldr	r2, [pc, #184]	; (8007020 <USB_SetTurnaroundTime+0x130>)
 8006f68:	4293      	cmp	r3, r2
 8006f6a:	d802      	bhi.n	8006f72 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8006f6c:	230b      	movs	r3, #11
 8006f6e:	617b      	str	r3, [r7, #20]
 8006f70:	e036      	b.n	8006fe0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8006f72:	68bb      	ldr	r3, [r7, #8]
 8006f74:	4a2a      	ldr	r2, [pc, #168]	; (8007020 <USB_SetTurnaroundTime+0x130>)
 8006f76:	4293      	cmp	r3, r2
 8006f78:	d906      	bls.n	8006f88 <USB_SetTurnaroundTime+0x98>
 8006f7a:	68bb      	ldr	r3, [r7, #8]
 8006f7c:	4a29      	ldr	r2, [pc, #164]	; (8007024 <USB_SetTurnaroundTime+0x134>)
 8006f7e:	4293      	cmp	r3, r2
 8006f80:	d802      	bhi.n	8006f88 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8006f82:	230a      	movs	r3, #10
 8006f84:	617b      	str	r3, [r7, #20]
 8006f86:	e02b      	b.n	8006fe0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8006f88:	68bb      	ldr	r3, [r7, #8]
 8006f8a:	4a26      	ldr	r2, [pc, #152]	; (8007024 <USB_SetTurnaroundTime+0x134>)
 8006f8c:	4293      	cmp	r3, r2
 8006f8e:	d906      	bls.n	8006f9e <USB_SetTurnaroundTime+0xae>
 8006f90:	68bb      	ldr	r3, [r7, #8]
 8006f92:	4a25      	ldr	r2, [pc, #148]	; (8007028 <USB_SetTurnaroundTime+0x138>)
 8006f94:	4293      	cmp	r3, r2
 8006f96:	d202      	bcs.n	8006f9e <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8006f98:	2309      	movs	r3, #9
 8006f9a:	617b      	str	r3, [r7, #20]
 8006f9c:	e020      	b.n	8006fe0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8006f9e:	68bb      	ldr	r3, [r7, #8]
 8006fa0:	4a21      	ldr	r2, [pc, #132]	; (8007028 <USB_SetTurnaroundTime+0x138>)
 8006fa2:	4293      	cmp	r3, r2
 8006fa4:	d306      	bcc.n	8006fb4 <USB_SetTurnaroundTime+0xc4>
 8006fa6:	68bb      	ldr	r3, [r7, #8]
 8006fa8:	4a20      	ldr	r2, [pc, #128]	; (800702c <USB_SetTurnaroundTime+0x13c>)
 8006faa:	4293      	cmp	r3, r2
 8006fac:	d802      	bhi.n	8006fb4 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8006fae:	2308      	movs	r3, #8
 8006fb0:	617b      	str	r3, [r7, #20]
 8006fb2:	e015      	b.n	8006fe0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8006fb4:	68bb      	ldr	r3, [r7, #8]
 8006fb6:	4a1d      	ldr	r2, [pc, #116]	; (800702c <USB_SetTurnaroundTime+0x13c>)
 8006fb8:	4293      	cmp	r3, r2
 8006fba:	d906      	bls.n	8006fca <USB_SetTurnaroundTime+0xda>
 8006fbc:	68bb      	ldr	r3, [r7, #8]
 8006fbe:	4a1c      	ldr	r2, [pc, #112]	; (8007030 <USB_SetTurnaroundTime+0x140>)
 8006fc0:	4293      	cmp	r3, r2
 8006fc2:	d202      	bcs.n	8006fca <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8006fc4:	2307      	movs	r3, #7
 8006fc6:	617b      	str	r3, [r7, #20]
 8006fc8:	e00a      	b.n	8006fe0 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8006fca:	2306      	movs	r3, #6
 8006fcc:	617b      	str	r3, [r7, #20]
 8006fce:	e007      	b.n	8006fe0 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8006fd0:	79fb      	ldrb	r3, [r7, #7]
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d102      	bne.n	8006fdc <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8006fd6:	2309      	movs	r3, #9
 8006fd8:	617b      	str	r3, [r7, #20]
 8006fda:	e001      	b.n	8006fe0 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8006fdc:	2309      	movs	r3, #9
 8006fde:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	68db      	ldr	r3, [r3, #12]
 8006fe4:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	68da      	ldr	r2, [r3, #12]
 8006ff0:	697b      	ldr	r3, [r7, #20]
 8006ff2:	029b      	lsls	r3, r3, #10
 8006ff4:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8006ff8:	431a      	orrs	r2, r3
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006ffe:	2300      	movs	r3, #0
}
 8007000:	4618      	mov	r0, r3
 8007002:	371c      	adds	r7, #28
 8007004:	46bd      	mov	sp, r7
 8007006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800700a:	4770      	bx	lr
 800700c:	00d8acbf 	.word	0x00d8acbf
 8007010:	00e4e1c0 	.word	0x00e4e1c0
 8007014:	00f42400 	.word	0x00f42400
 8007018:	01067380 	.word	0x01067380
 800701c:	011a499f 	.word	0x011a499f
 8007020:	01312cff 	.word	0x01312cff
 8007024:	014ca43f 	.word	0x014ca43f
 8007028:	016e3600 	.word	0x016e3600
 800702c:	01a6ab1f 	.word	0x01a6ab1f
 8007030:	01e84800 	.word	0x01e84800

08007034 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007034:	b480      	push	{r7}
 8007036:	b083      	sub	sp, #12
 8007038:	af00      	add	r7, sp, #0
 800703a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	689b      	ldr	r3, [r3, #8]
 8007040:	f043 0201 	orr.w	r2, r3, #1
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007048:	2300      	movs	r3, #0
}
 800704a:	4618      	mov	r0, r3
 800704c:	370c      	adds	r7, #12
 800704e:	46bd      	mov	sp, r7
 8007050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007054:	4770      	bx	lr

08007056 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007056:	b480      	push	{r7}
 8007058:	b083      	sub	sp, #12
 800705a:	af00      	add	r7, sp, #0
 800705c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	689b      	ldr	r3, [r3, #8]
 8007062:	f023 0201 	bic.w	r2, r3, #1
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800706a:	2300      	movs	r3, #0
}
 800706c:	4618      	mov	r0, r3
 800706e:	370c      	adds	r7, #12
 8007070:	46bd      	mov	sp, r7
 8007072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007076:	4770      	bx	lr

08007078 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007078:	b580      	push	{r7, lr}
 800707a:	b084      	sub	sp, #16
 800707c:	af00      	add	r7, sp, #0
 800707e:	6078      	str	r0, [r7, #4]
 8007080:	460b      	mov	r3, r1
 8007082:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007084:	2300      	movs	r3, #0
 8007086:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	68db      	ldr	r3, [r3, #12]
 800708c:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007094:	78fb      	ldrb	r3, [r7, #3]
 8007096:	2b01      	cmp	r3, #1
 8007098:	d115      	bne.n	80070c6 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	68db      	ldr	r3, [r3, #12]
 800709e:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80070a6:	2001      	movs	r0, #1
 80070a8:	f7fb f9da 	bl	8002460 <HAL_Delay>
      ms++;
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	3301      	adds	r3, #1
 80070b0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 80070b2:	6878      	ldr	r0, [r7, #4]
 80070b4:	f001 fa45 	bl	8008542 <USB_GetMode>
 80070b8:	4603      	mov	r3, r0
 80070ba:	2b01      	cmp	r3, #1
 80070bc:	d01e      	beq.n	80070fc <USB_SetCurrentMode+0x84>
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	2b31      	cmp	r3, #49	; 0x31
 80070c2:	d9f0      	bls.n	80070a6 <USB_SetCurrentMode+0x2e>
 80070c4:	e01a      	b.n	80070fc <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80070c6:	78fb      	ldrb	r3, [r7, #3]
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d115      	bne.n	80070f8 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	68db      	ldr	r3, [r3, #12]
 80070d0:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80070d8:	2001      	movs	r0, #1
 80070da:	f7fb f9c1 	bl	8002460 <HAL_Delay>
      ms++;
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	3301      	adds	r3, #1
 80070e2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 80070e4:	6878      	ldr	r0, [r7, #4]
 80070e6:	f001 fa2c 	bl	8008542 <USB_GetMode>
 80070ea:	4603      	mov	r3, r0
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d005      	beq.n	80070fc <USB_SetCurrentMode+0x84>
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	2b31      	cmp	r3, #49	; 0x31
 80070f4:	d9f0      	bls.n	80070d8 <USB_SetCurrentMode+0x60>
 80070f6:	e001      	b.n	80070fc <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80070f8:	2301      	movs	r3, #1
 80070fa:	e005      	b.n	8007108 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	2b32      	cmp	r3, #50	; 0x32
 8007100:	d101      	bne.n	8007106 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007102:	2301      	movs	r3, #1
 8007104:	e000      	b.n	8007108 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8007106:	2300      	movs	r3, #0
}
 8007108:	4618      	mov	r0, r3
 800710a:	3710      	adds	r7, #16
 800710c:	46bd      	mov	sp, r7
 800710e:	bd80      	pop	{r7, pc}

08007110 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007110:	b084      	sub	sp, #16
 8007112:	b580      	push	{r7, lr}
 8007114:	b086      	sub	sp, #24
 8007116:	af00      	add	r7, sp, #0
 8007118:	6078      	str	r0, [r7, #4]
 800711a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800711e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8007122:	2300      	movs	r3, #0
 8007124:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800712a:	2300      	movs	r3, #0
 800712c:	613b      	str	r3, [r7, #16]
 800712e:	e009      	b.n	8007144 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007130:	687a      	ldr	r2, [r7, #4]
 8007132:	693b      	ldr	r3, [r7, #16]
 8007134:	3340      	adds	r3, #64	; 0x40
 8007136:	009b      	lsls	r3, r3, #2
 8007138:	4413      	add	r3, r2
 800713a:	2200      	movs	r2, #0
 800713c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800713e:	693b      	ldr	r3, [r7, #16]
 8007140:	3301      	adds	r3, #1
 8007142:	613b      	str	r3, [r7, #16]
 8007144:	693b      	ldr	r3, [r7, #16]
 8007146:	2b0e      	cmp	r3, #14
 8007148:	d9f2      	bls.n	8007130 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800714a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800714c:	2b00      	cmp	r3, #0
 800714e:	d11c      	bne.n	800718a <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007156:	685b      	ldr	r3, [r3, #4]
 8007158:	68fa      	ldr	r2, [r7, #12]
 800715a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800715e:	f043 0302 	orr.w	r3, r3, #2
 8007162:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007168:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007174:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007180:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	639a      	str	r2, [r3, #56]	; 0x38
 8007188:	e00b      	b.n	80071a2 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800718e:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800719a:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80071a8:	461a      	mov	r2, r3
 80071aa:	2300      	movs	r3, #0
 80071ac:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80071b4:	4619      	mov	r1, r3
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80071bc:	461a      	mov	r2, r3
 80071be:	680b      	ldr	r3, [r1, #0]
 80071c0:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80071c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071c4:	2b01      	cmp	r3, #1
 80071c6:	d10c      	bne.n	80071e2 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80071c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d104      	bne.n	80071d8 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80071ce:	2100      	movs	r1, #0
 80071d0:	6878      	ldr	r0, [r7, #4]
 80071d2:	f000 f965 	bl	80074a0 <USB_SetDevSpeed>
 80071d6:	e008      	b.n	80071ea <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80071d8:	2101      	movs	r1, #1
 80071da:	6878      	ldr	r0, [r7, #4]
 80071dc:	f000 f960 	bl	80074a0 <USB_SetDevSpeed>
 80071e0:	e003      	b.n	80071ea <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80071e2:	2103      	movs	r1, #3
 80071e4:	6878      	ldr	r0, [r7, #4]
 80071e6:	f000 f95b 	bl	80074a0 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80071ea:	2110      	movs	r1, #16
 80071ec:	6878      	ldr	r0, [r7, #4]
 80071ee:	f000 f8f3 	bl	80073d8 <USB_FlushTxFifo>
 80071f2:	4603      	mov	r3, r0
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d001      	beq.n	80071fc <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 80071f8:	2301      	movs	r3, #1
 80071fa:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80071fc:	6878      	ldr	r0, [r7, #4]
 80071fe:	f000 f91f 	bl	8007440 <USB_FlushRxFifo>
 8007202:	4603      	mov	r3, r0
 8007204:	2b00      	cmp	r3, #0
 8007206:	d001      	beq.n	800720c <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8007208:	2301      	movs	r3, #1
 800720a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007212:	461a      	mov	r2, r3
 8007214:	2300      	movs	r3, #0
 8007216:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800721e:	461a      	mov	r2, r3
 8007220:	2300      	movs	r3, #0
 8007222:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800722a:	461a      	mov	r2, r3
 800722c:	2300      	movs	r3, #0
 800722e:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007230:	2300      	movs	r3, #0
 8007232:	613b      	str	r3, [r7, #16]
 8007234:	e043      	b.n	80072be <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007236:	693b      	ldr	r3, [r7, #16]
 8007238:	015a      	lsls	r2, r3, #5
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	4413      	add	r3, r2
 800723e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007248:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800724c:	d118      	bne.n	8007280 <USB_DevInit+0x170>
    {
      if (i == 0U)
 800724e:	693b      	ldr	r3, [r7, #16]
 8007250:	2b00      	cmp	r3, #0
 8007252:	d10a      	bne.n	800726a <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8007254:	693b      	ldr	r3, [r7, #16]
 8007256:	015a      	lsls	r2, r3, #5
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	4413      	add	r3, r2
 800725c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007260:	461a      	mov	r2, r3
 8007262:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007266:	6013      	str	r3, [r2, #0]
 8007268:	e013      	b.n	8007292 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800726a:	693b      	ldr	r3, [r7, #16]
 800726c:	015a      	lsls	r2, r3, #5
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	4413      	add	r3, r2
 8007272:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007276:	461a      	mov	r2, r3
 8007278:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800727c:	6013      	str	r3, [r2, #0]
 800727e:	e008      	b.n	8007292 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8007280:	693b      	ldr	r3, [r7, #16]
 8007282:	015a      	lsls	r2, r3, #5
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	4413      	add	r3, r2
 8007288:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800728c:	461a      	mov	r2, r3
 800728e:	2300      	movs	r3, #0
 8007290:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8007292:	693b      	ldr	r3, [r7, #16]
 8007294:	015a      	lsls	r2, r3, #5
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	4413      	add	r3, r2
 800729a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800729e:	461a      	mov	r2, r3
 80072a0:	2300      	movs	r3, #0
 80072a2:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80072a4:	693b      	ldr	r3, [r7, #16]
 80072a6:	015a      	lsls	r2, r3, #5
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	4413      	add	r3, r2
 80072ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80072b0:	461a      	mov	r2, r3
 80072b2:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80072b6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80072b8:	693b      	ldr	r3, [r7, #16]
 80072ba:	3301      	adds	r3, #1
 80072bc:	613b      	str	r3, [r7, #16]
 80072be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072c0:	693a      	ldr	r2, [r7, #16]
 80072c2:	429a      	cmp	r2, r3
 80072c4:	d3b7      	bcc.n	8007236 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80072c6:	2300      	movs	r3, #0
 80072c8:	613b      	str	r3, [r7, #16]
 80072ca:	e043      	b.n	8007354 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80072cc:	693b      	ldr	r3, [r7, #16]
 80072ce:	015a      	lsls	r2, r3, #5
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	4413      	add	r3, r2
 80072d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80072de:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80072e2:	d118      	bne.n	8007316 <USB_DevInit+0x206>
    {
      if (i == 0U)
 80072e4:	693b      	ldr	r3, [r7, #16]
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d10a      	bne.n	8007300 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80072ea:	693b      	ldr	r3, [r7, #16]
 80072ec:	015a      	lsls	r2, r3, #5
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	4413      	add	r3, r2
 80072f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80072f6:	461a      	mov	r2, r3
 80072f8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80072fc:	6013      	str	r3, [r2, #0]
 80072fe:	e013      	b.n	8007328 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8007300:	693b      	ldr	r3, [r7, #16]
 8007302:	015a      	lsls	r2, r3, #5
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	4413      	add	r3, r2
 8007308:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800730c:	461a      	mov	r2, r3
 800730e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007312:	6013      	str	r3, [r2, #0]
 8007314:	e008      	b.n	8007328 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007316:	693b      	ldr	r3, [r7, #16]
 8007318:	015a      	lsls	r2, r3, #5
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	4413      	add	r3, r2
 800731e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007322:	461a      	mov	r2, r3
 8007324:	2300      	movs	r3, #0
 8007326:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007328:	693b      	ldr	r3, [r7, #16]
 800732a:	015a      	lsls	r2, r3, #5
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	4413      	add	r3, r2
 8007330:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007334:	461a      	mov	r2, r3
 8007336:	2300      	movs	r3, #0
 8007338:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800733a:	693b      	ldr	r3, [r7, #16]
 800733c:	015a      	lsls	r2, r3, #5
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	4413      	add	r3, r2
 8007342:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007346:	461a      	mov	r2, r3
 8007348:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800734c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800734e:	693b      	ldr	r3, [r7, #16]
 8007350:	3301      	adds	r3, #1
 8007352:	613b      	str	r3, [r7, #16]
 8007354:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007356:	693a      	ldr	r2, [r7, #16]
 8007358:	429a      	cmp	r2, r3
 800735a:	d3b7      	bcc.n	80072cc <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007362:	691b      	ldr	r3, [r3, #16]
 8007364:	68fa      	ldr	r2, [r7, #12]
 8007366:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800736a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800736e:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	2200      	movs	r2, #0
 8007374:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800737c:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800737e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007380:	2b00      	cmp	r3, #0
 8007382:	d105      	bne.n	8007390 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	699b      	ldr	r3, [r3, #24]
 8007388:	f043 0210 	orr.w	r2, r3, #16
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	699a      	ldr	r2, [r3, #24]
 8007394:	4b0f      	ldr	r3, [pc, #60]	; (80073d4 <USB_DevInit+0x2c4>)
 8007396:	4313      	orrs	r3, r2
 8007398:	687a      	ldr	r2, [r7, #4]
 800739a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800739c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d005      	beq.n	80073ae <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	699b      	ldr	r3, [r3, #24]
 80073a6:	f043 0208 	orr.w	r2, r3, #8
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80073ae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80073b0:	2b01      	cmp	r3, #1
 80073b2:	d107      	bne.n	80073c4 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	699b      	ldr	r3, [r3, #24]
 80073b8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80073bc:	f043 0304 	orr.w	r3, r3, #4
 80073c0:	687a      	ldr	r2, [r7, #4]
 80073c2:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80073c4:	7dfb      	ldrb	r3, [r7, #23]
}
 80073c6:	4618      	mov	r0, r3
 80073c8:	3718      	adds	r7, #24
 80073ca:	46bd      	mov	sp, r7
 80073cc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80073d0:	b004      	add	sp, #16
 80073d2:	4770      	bx	lr
 80073d4:	803c3800 	.word	0x803c3800

080073d8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80073d8:	b480      	push	{r7}
 80073da:	b085      	sub	sp, #20
 80073dc:	af00      	add	r7, sp, #0
 80073de:	6078      	str	r0, [r7, #4]
 80073e0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80073e2:	2300      	movs	r3, #0
 80073e4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	3301      	adds	r3, #1
 80073ea:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	4a13      	ldr	r2, [pc, #76]	; (800743c <USB_FlushTxFifo+0x64>)
 80073f0:	4293      	cmp	r3, r2
 80073f2:	d901      	bls.n	80073f8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80073f4:	2303      	movs	r3, #3
 80073f6:	e01b      	b.n	8007430 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	691b      	ldr	r3, [r3, #16]
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	daf2      	bge.n	80073e6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007400:	2300      	movs	r3, #0
 8007402:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007404:	683b      	ldr	r3, [r7, #0]
 8007406:	019b      	lsls	r3, r3, #6
 8007408:	f043 0220 	orr.w	r2, r3, #32
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	3301      	adds	r3, #1
 8007414:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	4a08      	ldr	r2, [pc, #32]	; (800743c <USB_FlushTxFifo+0x64>)
 800741a:	4293      	cmp	r3, r2
 800741c:	d901      	bls.n	8007422 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800741e:	2303      	movs	r3, #3
 8007420:	e006      	b.n	8007430 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	691b      	ldr	r3, [r3, #16]
 8007426:	f003 0320 	and.w	r3, r3, #32
 800742a:	2b20      	cmp	r3, #32
 800742c:	d0f0      	beq.n	8007410 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800742e:	2300      	movs	r3, #0
}
 8007430:	4618      	mov	r0, r3
 8007432:	3714      	adds	r7, #20
 8007434:	46bd      	mov	sp, r7
 8007436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800743a:	4770      	bx	lr
 800743c:	00030d40 	.word	0x00030d40

08007440 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007440:	b480      	push	{r7}
 8007442:	b085      	sub	sp, #20
 8007444:	af00      	add	r7, sp, #0
 8007446:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007448:	2300      	movs	r3, #0
 800744a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	3301      	adds	r3, #1
 8007450:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	4a11      	ldr	r2, [pc, #68]	; (800749c <USB_FlushRxFifo+0x5c>)
 8007456:	4293      	cmp	r3, r2
 8007458:	d901      	bls.n	800745e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800745a:	2303      	movs	r3, #3
 800745c:	e018      	b.n	8007490 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	691b      	ldr	r3, [r3, #16]
 8007462:	2b00      	cmp	r3, #0
 8007464:	daf2      	bge.n	800744c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8007466:	2300      	movs	r3, #0
 8007468:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	2210      	movs	r2, #16
 800746e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	3301      	adds	r3, #1
 8007474:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	4a08      	ldr	r2, [pc, #32]	; (800749c <USB_FlushRxFifo+0x5c>)
 800747a:	4293      	cmp	r3, r2
 800747c:	d901      	bls.n	8007482 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800747e:	2303      	movs	r3, #3
 8007480:	e006      	b.n	8007490 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	691b      	ldr	r3, [r3, #16]
 8007486:	f003 0310 	and.w	r3, r3, #16
 800748a:	2b10      	cmp	r3, #16
 800748c:	d0f0      	beq.n	8007470 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800748e:	2300      	movs	r3, #0
}
 8007490:	4618      	mov	r0, r3
 8007492:	3714      	adds	r7, #20
 8007494:	46bd      	mov	sp, r7
 8007496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800749a:	4770      	bx	lr
 800749c:	00030d40 	.word	0x00030d40

080074a0 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80074a0:	b480      	push	{r7}
 80074a2:	b085      	sub	sp, #20
 80074a4:	af00      	add	r7, sp, #0
 80074a6:	6078      	str	r0, [r7, #4]
 80074a8:	460b      	mov	r3, r1
 80074aa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80074b6:	681a      	ldr	r2, [r3, #0]
 80074b8:	78fb      	ldrb	r3, [r7, #3]
 80074ba:	68f9      	ldr	r1, [r7, #12]
 80074bc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80074c0:	4313      	orrs	r3, r2
 80074c2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80074c4:	2300      	movs	r3, #0
}
 80074c6:	4618      	mov	r0, r3
 80074c8:	3714      	adds	r7, #20
 80074ca:	46bd      	mov	sp, r7
 80074cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074d0:	4770      	bx	lr

080074d2 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 80074d2:	b480      	push	{r7}
 80074d4:	b087      	sub	sp, #28
 80074d6:	af00      	add	r7, sp, #0
 80074d8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80074de:	693b      	ldr	r3, [r7, #16]
 80074e0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80074e4:	689b      	ldr	r3, [r3, #8]
 80074e6:	f003 0306 	and.w	r3, r3, #6
 80074ea:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d102      	bne.n	80074f8 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80074f2:	2300      	movs	r3, #0
 80074f4:	75fb      	strb	r3, [r7, #23]
 80074f6:	e00a      	b.n	800750e <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	2b02      	cmp	r3, #2
 80074fc:	d002      	beq.n	8007504 <USB_GetDevSpeed+0x32>
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	2b06      	cmp	r3, #6
 8007502:	d102      	bne.n	800750a <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8007504:	2302      	movs	r3, #2
 8007506:	75fb      	strb	r3, [r7, #23]
 8007508:	e001      	b.n	800750e <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800750a:	230f      	movs	r3, #15
 800750c:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800750e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007510:	4618      	mov	r0, r3
 8007512:	371c      	adds	r7, #28
 8007514:	46bd      	mov	sp, r7
 8007516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800751a:	4770      	bx	lr

0800751c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800751c:	b480      	push	{r7}
 800751e:	b085      	sub	sp, #20
 8007520:	af00      	add	r7, sp, #0
 8007522:	6078      	str	r0, [r7, #4]
 8007524:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800752a:	683b      	ldr	r3, [r7, #0]
 800752c:	781b      	ldrb	r3, [r3, #0]
 800752e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007530:	683b      	ldr	r3, [r7, #0]
 8007532:	785b      	ldrb	r3, [r3, #1]
 8007534:	2b01      	cmp	r3, #1
 8007536:	d13a      	bne.n	80075ae <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800753e:	69da      	ldr	r2, [r3, #28]
 8007540:	683b      	ldr	r3, [r7, #0]
 8007542:	781b      	ldrb	r3, [r3, #0]
 8007544:	f003 030f 	and.w	r3, r3, #15
 8007548:	2101      	movs	r1, #1
 800754a:	fa01 f303 	lsl.w	r3, r1, r3
 800754e:	b29b      	uxth	r3, r3
 8007550:	68f9      	ldr	r1, [r7, #12]
 8007552:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007556:	4313      	orrs	r3, r2
 8007558:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800755a:	68bb      	ldr	r3, [r7, #8]
 800755c:	015a      	lsls	r2, r3, #5
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	4413      	add	r3, r2
 8007562:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800756c:	2b00      	cmp	r3, #0
 800756e:	d155      	bne.n	800761c <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007570:	68bb      	ldr	r3, [r7, #8]
 8007572:	015a      	lsls	r2, r3, #5
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	4413      	add	r3, r2
 8007578:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800757c:	681a      	ldr	r2, [r3, #0]
 800757e:	683b      	ldr	r3, [r7, #0]
 8007580:	68db      	ldr	r3, [r3, #12]
 8007582:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007586:	683b      	ldr	r3, [r7, #0]
 8007588:	791b      	ldrb	r3, [r3, #4]
 800758a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800758c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800758e:	68bb      	ldr	r3, [r7, #8]
 8007590:	059b      	lsls	r3, r3, #22
 8007592:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007594:	4313      	orrs	r3, r2
 8007596:	68ba      	ldr	r2, [r7, #8]
 8007598:	0151      	lsls	r1, r2, #5
 800759a:	68fa      	ldr	r2, [r7, #12]
 800759c:	440a      	add	r2, r1
 800759e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80075a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80075a6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80075aa:	6013      	str	r3, [r2, #0]
 80075ac:	e036      	b.n	800761c <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80075b4:	69da      	ldr	r2, [r3, #28]
 80075b6:	683b      	ldr	r3, [r7, #0]
 80075b8:	781b      	ldrb	r3, [r3, #0]
 80075ba:	f003 030f 	and.w	r3, r3, #15
 80075be:	2101      	movs	r1, #1
 80075c0:	fa01 f303 	lsl.w	r3, r1, r3
 80075c4:	041b      	lsls	r3, r3, #16
 80075c6:	68f9      	ldr	r1, [r7, #12]
 80075c8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80075cc:	4313      	orrs	r3, r2
 80075ce:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80075d0:	68bb      	ldr	r3, [r7, #8]
 80075d2:	015a      	lsls	r2, r3, #5
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	4413      	add	r3, r2
 80075d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d11a      	bne.n	800761c <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80075e6:	68bb      	ldr	r3, [r7, #8]
 80075e8:	015a      	lsls	r2, r3, #5
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	4413      	add	r3, r2
 80075ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80075f2:	681a      	ldr	r2, [r3, #0]
 80075f4:	683b      	ldr	r3, [r7, #0]
 80075f6:	68db      	ldr	r3, [r3, #12]
 80075f8:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80075fc:	683b      	ldr	r3, [r7, #0]
 80075fe:	791b      	ldrb	r3, [r3, #4]
 8007600:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007602:	430b      	orrs	r3, r1
 8007604:	4313      	orrs	r3, r2
 8007606:	68ba      	ldr	r2, [r7, #8]
 8007608:	0151      	lsls	r1, r2, #5
 800760a:	68fa      	ldr	r2, [r7, #12]
 800760c:	440a      	add	r2, r1
 800760e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007612:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007616:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800761a:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800761c:	2300      	movs	r3, #0
}
 800761e:	4618      	mov	r0, r3
 8007620:	3714      	adds	r7, #20
 8007622:	46bd      	mov	sp, r7
 8007624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007628:	4770      	bx	lr
	...

0800762c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800762c:	b480      	push	{r7}
 800762e:	b085      	sub	sp, #20
 8007630:	af00      	add	r7, sp, #0
 8007632:	6078      	str	r0, [r7, #4]
 8007634:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800763a:	683b      	ldr	r3, [r7, #0]
 800763c:	781b      	ldrb	r3, [r3, #0]
 800763e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8007640:	683b      	ldr	r3, [r7, #0]
 8007642:	785b      	ldrb	r3, [r3, #1]
 8007644:	2b01      	cmp	r3, #1
 8007646:	d161      	bne.n	800770c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007648:	68bb      	ldr	r3, [r7, #8]
 800764a:	015a      	lsls	r2, r3, #5
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	4413      	add	r3, r2
 8007650:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800765a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800765e:	d11f      	bne.n	80076a0 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8007660:	68bb      	ldr	r3, [r7, #8]
 8007662:	015a      	lsls	r2, r3, #5
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	4413      	add	r3, r2
 8007668:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	68ba      	ldr	r2, [r7, #8]
 8007670:	0151      	lsls	r1, r2, #5
 8007672:	68fa      	ldr	r2, [r7, #12]
 8007674:	440a      	add	r2, r1
 8007676:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800767a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800767e:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8007680:	68bb      	ldr	r3, [r7, #8]
 8007682:	015a      	lsls	r2, r3, #5
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	4413      	add	r3, r2
 8007688:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	68ba      	ldr	r2, [r7, #8]
 8007690:	0151      	lsls	r1, r2, #5
 8007692:	68fa      	ldr	r2, [r7, #12]
 8007694:	440a      	add	r2, r1
 8007696:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800769a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800769e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80076a6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80076a8:	683b      	ldr	r3, [r7, #0]
 80076aa:	781b      	ldrb	r3, [r3, #0]
 80076ac:	f003 030f 	and.w	r3, r3, #15
 80076b0:	2101      	movs	r1, #1
 80076b2:	fa01 f303 	lsl.w	r3, r1, r3
 80076b6:	b29b      	uxth	r3, r3
 80076b8:	43db      	mvns	r3, r3
 80076ba:	68f9      	ldr	r1, [r7, #12]
 80076bc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80076c0:	4013      	ands	r3, r2
 80076c2:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80076ca:	69da      	ldr	r2, [r3, #28]
 80076cc:	683b      	ldr	r3, [r7, #0]
 80076ce:	781b      	ldrb	r3, [r3, #0]
 80076d0:	f003 030f 	and.w	r3, r3, #15
 80076d4:	2101      	movs	r1, #1
 80076d6:	fa01 f303 	lsl.w	r3, r1, r3
 80076da:	b29b      	uxth	r3, r3
 80076dc:	43db      	mvns	r3, r3
 80076de:	68f9      	ldr	r1, [r7, #12]
 80076e0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80076e4:	4013      	ands	r3, r2
 80076e6:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80076e8:	68bb      	ldr	r3, [r7, #8]
 80076ea:	015a      	lsls	r2, r3, #5
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	4413      	add	r3, r2
 80076f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80076f4:	681a      	ldr	r2, [r3, #0]
 80076f6:	68bb      	ldr	r3, [r7, #8]
 80076f8:	0159      	lsls	r1, r3, #5
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	440b      	add	r3, r1
 80076fe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007702:	4619      	mov	r1, r3
 8007704:	4b35      	ldr	r3, [pc, #212]	; (80077dc <USB_DeactivateEndpoint+0x1b0>)
 8007706:	4013      	ands	r3, r2
 8007708:	600b      	str	r3, [r1, #0]
 800770a:	e060      	b.n	80077ce <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800770c:	68bb      	ldr	r3, [r7, #8]
 800770e:	015a      	lsls	r2, r3, #5
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	4413      	add	r3, r2
 8007714:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800771e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007722:	d11f      	bne.n	8007764 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8007724:	68bb      	ldr	r3, [r7, #8]
 8007726:	015a      	lsls	r2, r3, #5
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	4413      	add	r3, r2
 800772c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	68ba      	ldr	r2, [r7, #8]
 8007734:	0151      	lsls	r1, r2, #5
 8007736:	68fa      	ldr	r2, [r7, #12]
 8007738:	440a      	add	r2, r1
 800773a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800773e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8007742:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8007744:	68bb      	ldr	r3, [r7, #8]
 8007746:	015a      	lsls	r2, r3, #5
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	4413      	add	r3, r2
 800774c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	68ba      	ldr	r2, [r7, #8]
 8007754:	0151      	lsls	r1, r2, #5
 8007756:	68fa      	ldr	r2, [r7, #12]
 8007758:	440a      	add	r2, r1
 800775a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800775e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007762:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800776a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800776c:	683b      	ldr	r3, [r7, #0]
 800776e:	781b      	ldrb	r3, [r3, #0]
 8007770:	f003 030f 	and.w	r3, r3, #15
 8007774:	2101      	movs	r1, #1
 8007776:	fa01 f303 	lsl.w	r3, r1, r3
 800777a:	041b      	lsls	r3, r3, #16
 800777c:	43db      	mvns	r3, r3
 800777e:	68f9      	ldr	r1, [r7, #12]
 8007780:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007784:	4013      	ands	r3, r2
 8007786:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800778e:	69da      	ldr	r2, [r3, #28]
 8007790:	683b      	ldr	r3, [r7, #0]
 8007792:	781b      	ldrb	r3, [r3, #0]
 8007794:	f003 030f 	and.w	r3, r3, #15
 8007798:	2101      	movs	r1, #1
 800779a:	fa01 f303 	lsl.w	r3, r1, r3
 800779e:	041b      	lsls	r3, r3, #16
 80077a0:	43db      	mvns	r3, r3
 80077a2:	68f9      	ldr	r1, [r7, #12]
 80077a4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80077a8:	4013      	ands	r3, r2
 80077aa:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80077ac:	68bb      	ldr	r3, [r7, #8]
 80077ae:	015a      	lsls	r2, r3, #5
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	4413      	add	r3, r2
 80077b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80077b8:	681a      	ldr	r2, [r3, #0]
 80077ba:	68bb      	ldr	r3, [r7, #8]
 80077bc:	0159      	lsls	r1, r3, #5
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	440b      	add	r3, r1
 80077c2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80077c6:	4619      	mov	r1, r3
 80077c8:	4b05      	ldr	r3, [pc, #20]	; (80077e0 <USB_DeactivateEndpoint+0x1b4>)
 80077ca:	4013      	ands	r3, r2
 80077cc:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80077ce:	2300      	movs	r3, #0
}
 80077d0:	4618      	mov	r0, r3
 80077d2:	3714      	adds	r7, #20
 80077d4:	46bd      	mov	sp, r7
 80077d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077da:	4770      	bx	lr
 80077dc:	ec337800 	.word	0xec337800
 80077e0:	eff37800 	.word	0xeff37800

080077e4 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80077e4:	b580      	push	{r7, lr}
 80077e6:	b08a      	sub	sp, #40	; 0x28
 80077e8:	af02      	add	r7, sp, #8
 80077ea:	60f8      	str	r0, [r7, #12]
 80077ec:	60b9      	str	r1, [r7, #8]
 80077ee:	4613      	mov	r3, r2
 80077f0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80077f6:	68bb      	ldr	r3, [r7, #8]
 80077f8:	781b      	ldrb	r3, [r3, #0]
 80077fa:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80077fc:	68bb      	ldr	r3, [r7, #8]
 80077fe:	785b      	ldrb	r3, [r3, #1]
 8007800:	2b01      	cmp	r3, #1
 8007802:	f040 815c 	bne.w	8007abe <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8007806:	68bb      	ldr	r3, [r7, #8]
 8007808:	699b      	ldr	r3, [r3, #24]
 800780a:	2b00      	cmp	r3, #0
 800780c:	d132      	bne.n	8007874 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800780e:	69bb      	ldr	r3, [r7, #24]
 8007810:	015a      	lsls	r2, r3, #5
 8007812:	69fb      	ldr	r3, [r7, #28]
 8007814:	4413      	add	r3, r2
 8007816:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800781a:	691b      	ldr	r3, [r3, #16]
 800781c:	69ba      	ldr	r2, [r7, #24]
 800781e:	0151      	lsls	r1, r2, #5
 8007820:	69fa      	ldr	r2, [r7, #28]
 8007822:	440a      	add	r2, r1
 8007824:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007828:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800782c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007830:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007832:	69bb      	ldr	r3, [r7, #24]
 8007834:	015a      	lsls	r2, r3, #5
 8007836:	69fb      	ldr	r3, [r7, #28]
 8007838:	4413      	add	r3, r2
 800783a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800783e:	691b      	ldr	r3, [r3, #16]
 8007840:	69ba      	ldr	r2, [r7, #24]
 8007842:	0151      	lsls	r1, r2, #5
 8007844:	69fa      	ldr	r2, [r7, #28]
 8007846:	440a      	add	r2, r1
 8007848:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800784c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007850:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007852:	69bb      	ldr	r3, [r7, #24]
 8007854:	015a      	lsls	r2, r3, #5
 8007856:	69fb      	ldr	r3, [r7, #28]
 8007858:	4413      	add	r3, r2
 800785a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800785e:	691b      	ldr	r3, [r3, #16]
 8007860:	69ba      	ldr	r2, [r7, #24]
 8007862:	0151      	lsls	r1, r2, #5
 8007864:	69fa      	ldr	r2, [r7, #28]
 8007866:	440a      	add	r2, r1
 8007868:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800786c:	0cdb      	lsrs	r3, r3, #19
 800786e:	04db      	lsls	r3, r3, #19
 8007870:	6113      	str	r3, [r2, #16]
 8007872:	e074      	b.n	800795e <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007874:	69bb      	ldr	r3, [r7, #24]
 8007876:	015a      	lsls	r2, r3, #5
 8007878:	69fb      	ldr	r3, [r7, #28]
 800787a:	4413      	add	r3, r2
 800787c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007880:	691b      	ldr	r3, [r3, #16]
 8007882:	69ba      	ldr	r2, [r7, #24]
 8007884:	0151      	lsls	r1, r2, #5
 8007886:	69fa      	ldr	r2, [r7, #28]
 8007888:	440a      	add	r2, r1
 800788a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800788e:	0cdb      	lsrs	r3, r3, #19
 8007890:	04db      	lsls	r3, r3, #19
 8007892:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007894:	69bb      	ldr	r3, [r7, #24]
 8007896:	015a      	lsls	r2, r3, #5
 8007898:	69fb      	ldr	r3, [r7, #28]
 800789a:	4413      	add	r3, r2
 800789c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80078a0:	691b      	ldr	r3, [r3, #16]
 80078a2:	69ba      	ldr	r2, [r7, #24]
 80078a4:	0151      	lsls	r1, r2, #5
 80078a6:	69fa      	ldr	r2, [r7, #28]
 80078a8:	440a      	add	r2, r1
 80078aa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80078ae:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80078b2:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80078b6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 80078b8:	69bb      	ldr	r3, [r7, #24]
 80078ba:	015a      	lsls	r2, r3, #5
 80078bc:	69fb      	ldr	r3, [r7, #28]
 80078be:	4413      	add	r3, r2
 80078c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80078c4:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 80078c6:	68bb      	ldr	r3, [r7, #8]
 80078c8:	6999      	ldr	r1, [r3, #24]
 80078ca:	68bb      	ldr	r3, [r7, #8]
 80078cc:	68db      	ldr	r3, [r3, #12]
 80078ce:	440b      	add	r3, r1
 80078d0:	1e59      	subs	r1, r3, #1
 80078d2:	68bb      	ldr	r3, [r7, #8]
 80078d4:	68db      	ldr	r3, [r3, #12]
 80078d6:	fbb1 f3f3 	udiv	r3, r1, r3
 80078da:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 80078dc:	4b9d      	ldr	r3, [pc, #628]	; (8007b54 <USB_EPStartXfer+0x370>)
 80078de:	400b      	ands	r3, r1
 80078e0:	69b9      	ldr	r1, [r7, #24]
 80078e2:	0148      	lsls	r0, r1, #5
 80078e4:	69f9      	ldr	r1, [r7, #28]
 80078e6:	4401      	add	r1, r0
 80078e8:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80078ec:	4313      	orrs	r3, r2
 80078ee:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80078f0:	69bb      	ldr	r3, [r7, #24]
 80078f2:	015a      	lsls	r2, r3, #5
 80078f4:	69fb      	ldr	r3, [r7, #28]
 80078f6:	4413      	add	r3, r2
 80078f8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80078fc:	691a      	ldr	r2, [r3, #16]
 80078fe:	68bb      	ldr	r3, [r7, #8]
 8007900:	699b      	ldr	r3, [r3, #24]
 8007902:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007906:	69b9      	ldr	r1, [r7, #24]
 8007908:	0148      	lsls	r0, r1, #5
 800790a:	69f9      	ldr	r1, [r7, #28]
 800790c:	4401      	add	r1, r0
 800790e:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8007912:	4313      	orrs	r3, r2
 8007914:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8007916:	68bb      	ldr	r3, [r7, #8]
 8007918:	791b      	ldrb	r3, [r3, #4]
 800791a:	2b01      	cmp	r3, #1
 800791c:	d11f      	bne.n	800795e <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800791e:	69bb      	ldr	r3, [r7, #24]
 8007920:	015a      	lsls	r2, r3, #5
 8007922:	69fb      	ldr	r3, [r7, #28]
 8007924:	4413      	add	r3, r2
 8007926:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800792a:	691b      	ldr	r3, [r3, #16]
 800792c:	69ba      	ldr	r2, [r7, #24]
 800792e:	0151      	lsls	r1, r2, #5
 8007930:	69fa      	ldr	r2, [r7, #28]
 8007932:	440a      	add	r2, r1
 8007934:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007938:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800793c:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800793e:	69bb      	ldr	r3, [r7, #24]
 8007940:	015a      	lsls	r2, r3, #5
 8007942:	69fb      	ldr	r3, [r7, #28]
 8007944:	4413      	add	r3, r2
 8007946:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800794a:	691b      	ldr	r3, [r3, #16]
 800794c:	69ba      	ldr	r2, [r7, #24]
 800794e:	0151      	lsls	r1, r2, #5
 8007950:	69fa      	ldr	r2, [r7, #28]
 8007952:	440a      	add	r2, r1
 8007954:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007958:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800795c:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800795e:	79fb      	ldrb	r3, [r7, #7]
 8007960:	2b01      	cmp	r3, #1
 8007962:	d14b      	bne.n	80079fc <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8007964:	68bb      	ldr	r3, [r7, #8]
 8007966:	695b      	ldr	r3, [r3, #20]
 8007968:	2b00      	cmp	r3, #0
 800796a:	d009      	beq.n	8007980 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800796c:	69bb      	ldr	r3, [r7, #24]
 800796e:	015a      	lsls	r2, r3, #5
 8007970:	69fb      	ldr	r3, [r7, #28]
 8007972:	4413      	add	r3, r2
 8007974:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007978:	461a      	mov	r2, r3
 800797a:	68bb      	ldr	r3, [r7, #8]
 800797c:	695b      	ldr	r3, [r3, #20]
 800797e:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8007980:	68bb      	ldr	r3, [r7, #8]
 8007982:	791b      	ldrb	r3, [r3, #4]
 8007984:	2b01      	cmp	r3, #1
 8007986:	d128      	bne.n	80079da <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007988:	69fb      	ldr	r3, [r7, #28]
 800798a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800798e:	689b      	ldr	r3, [r3, #8]
 8007990:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007994:	2b00      	cmp	r3, #0
 8007996:	d110      	bne.n	80079ba <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007998:	69bb      	ldr	r3, [r7, #24]
 800799a:	015a      	lsls	r2, r3, #5
 800799c:	69fb      	ldr	r3, [r7, #28]
 800799e:	4413      	add	r3, r2
 80079a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	69ba      	ldr	r2, [r7, #24]
 80079a8:	0151      	lsls	r1, r2, #5
 80079aa:	69fa      	ldr	r2, [r7, #28]
 80079ac:	440a      	add	r2, r1
 80079ae:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80079b2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80079b6:	6013      	str	r3, [r2, #0]
 80079b8:	e00f      	b.n	80079da <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80079ba:	69bb      	ldr	r3, [r7, #24]
 80079bc:	015a      	lsls	r2, r3, #5
 80079be:	69fb      	ldr	r3, [r7, #28]
 80079c0:	4413      	add	r3, r2
 80079c2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	69ba      	ldr	r2, [r7, #24]
 80079ca:	0151      	lsls	r1, r2, #5
 80079cc:	69fa      	ldr	r2, [r7, #28]
 80079ce:	440a      	add	r2, r1
 80079d0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80079d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80079d8:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80079da:	69bb      	ldr	r3, [r7, #24]
 80079dc:	015a      	lsls	r2, r3, #5
 80079de:	69fb      	ldr	r3, [r7, #28]
 80079e0:	4413      	add	r3, r2
 80079e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	69ba      	ldr	r2, [r7, #24]
 80079ea:	0151      	lsls	r1, r2, #5
 80079ec:	69fa      	ldr	r2, [r7, #28]
 80079ee:	440a      	add	r2, r1
 80079f0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80079f4:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80079f8:	6013      	str	r3, [r2, #0]
 80079fa:	e133      	b.n	8007c64 <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80079fc:	69bb      	ldr	r3, [r7, #24]
 80079fe:	015a      	lsls	r2, r3, #5
 8007a00:	69fb      	ldr	r3, [r7, #28]
 8007a02:	4413      	add	r3, r2
 8007a04:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	69ba      	ldr	r2, [r7, #24]
 8007a0c:	0151      	lsls	r1, r2, #5
 8007a0e:	69fa      	ldr	r2, [r7, #28]
 8007a10:	440a      	add	r2, r1
 8007a12:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007a16:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007a1a:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007a1c:	68bb      	ldr	r3, [r7, #8]
 8007a1e:	791b      	ldrb	r3, [r3, #4]
 8007a20:	2b01      	cmp	r3, #1
 8007a22:	d015      	beq.n	8007a50 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8007a24:	68bb      	ldr	r3, [r7, #8]
 8007a26:	699b      	ldr	r3, [r3, #24]
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	f000 811b 	beq.w	8007c64 <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8007a2e:	69fb      	ldr	r3, [r7, #28]
 8007a30:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007a34:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007a36:	68bb      	ldr	r3, [r7, #8]
 8007a38:	781b      	ldrb	r3, [r3, #0]
 8007a3a:	f003 030f 	and.w	r3, r3, #15
 8007a3e:	2101      	movs	r1, #1
 8007a40:	fa01 f303 	lsl.w	r3, r1, r3
 8007a44:	69f9      	ldr	r1, [r7, #28]
 8007a46:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007a4a:	4313      	orrs	r3, r2
 8007a4c:	634b      	str	r3, [r1, #52]	; 0x34
 8007a4e:	e109      	b.n	8007c64 <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007a50:	69fb      	ldr	r3, [r7, #28]
 8007a52:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007a56:	689b      	ldr	r3, [r3, #8]
 8007a58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d110      	bne.n	8007a82 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007a60:	69bb      	ldr	r3, [r7, #24]
 8007a62:	015a      	lsls	r2, r3, #5
 8007a64:	69fb      	ldr	r3, [r7, #28]
 8007a66:	4413      	add	r3, r2
 8007a68:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	69ba      	ldr	r2, [r7, #24]
 8007a70:	0151      	lsls	r1, r2, #5
 8007a72:	69fa      	ldr	r2, [r7, #28]
 8007a74:	440a      	add	r2, r1
 8007a76:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007a7a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007a7e:	6013      	str	r3, [r2, #0]
 8007a80:	e00f      	b.n	8007aa2 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007a82:	69bb      	ldr	r3, [r7, #24]
 8007a84:	015a      	lsls	r2, r3, #5
 8007a86:	69fb      	ldr	r3, [r7, #28]
 8007a88:	4413      	add	r3, r2
 8007a8a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	69ba      	ldr	r2, [r7, #24]
 8007a92:	0151      	lsls	r1, r2, #5
 8007a94:	69fa      	ldr	r2, [r7, #28]
 8007a96:	440a      	add	r2, r1
 8007a98:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007a9c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007aa0:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8007aa2:	68bb      	ldr	r3, [r7, #8]
 8007aa4:	6919      	ldr	r1, [r3, #16]
 8007aa6:	68bb      	ldr	r3, [r7, #8]
 8007aa8:	781a      	ldrb	r2, [r3, #0]
 8007aaa:	68bb      	ldr	r3, [r7, #8]
 8007aac:	699b      	ldr	r3, [r3, #24]
 8007aae:	b298      	uxth	r0, r3
 8007ab0:	79fb      	ldrb	r3, [r7, #7]
 8007ab2:	9300      	str	r3, [sp, #0]
 8007ab4:	4603      	mov	r3, r0
 8007ab6:	68f8      	ldr	r0, [r7, #12]
 8007ab8:	f000 fade 	bl	8008078 <USB_WritePacket>
 8007abc:	e0d2      	b.n	8007c64 <USB_EPStartXfer+0x480>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8007abe:	69bb      	ldr	r3, [r7, #24]
 8007ac0:	015a      	lsls	r2, r3, #5
 8007ac2:	69fb      	ldr	r3, [r7, #28]
 8007ac4:	4413      	add	r3, r2
 8007ac6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007aca:	691b      	ldr	r3, [r3, #16]
 8007acc:	69ba      	ldr	r2, [r7, #24]
 8007ace:	0151      	lsls	r1, r2, #5
 8007ad0:	69fa      	ldr	r2, [r7, #28]
 8007ad2:	440a      	add	r2, r1
 8007ad4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007ad8:	0cdb      	lsrs	r3, r3, #19
 8007ada:	04db      	lsls	r3, r3, #19
 8007adc:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8007ade:	69bb      	ldr	r3, [r7, #24]
 8007ae0:	015a      	lsls	r2, r3, #5
 8007ae2:	69fb      	ldr	r3, [r7, #28]
 8007ae4:	4413      	add	r3, r2
 8007ae6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007aea:	691b      	ldr	r3, [r3, #16]
 8007aec:	69ba      	ldr	r2, [r7, #24]
 8007aee:	0151      	lsls	r1, r2, #5
 8007af0:	69fa      	ldr	r2, [r7, #28]
 8007af2:	440a      	add	r2, r1
 8007af4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007af8:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007afc:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007b00:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 8007b02:	68bb      	ldr	r3, [r7, #8]
 8007b04:	699b      	ldr	r3, [r3, #24]
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d126      	bne.n	8007b58 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8007b0a:	69bb      	ldr	r3, [r7, #24]
 8007b0c:	015a      	lsls	r2, r3, #5
 8007b0e:	69fb      	ldr	r3, [r7, #28]
 8007b10:	4413      	add	r3, r2
 8007b12:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007b16:	691a      	ldr	r2, [r3, #16]
 8007b18:	68bb      	ldr	r3, [r7, #8]
 8007b1a:	68db      	ldr	r3, [r3, #12]
 8007b1c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007b20:	69b9      	ldr	r1, [r7, #24]
 8007b22:	0148      	lsls	r0, r1, #5
 8007b24:	69f9      	ldr	r1, [r7, #28]
 8007b26:	4401      	add	r1, r0
 8007b28:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8007b2c:	4313      	orrs	r3, r2
 8007b2e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007b30:	69bb      	ldr	r3, [r7, #24]
 8007b32:	015a      	lsls	r2, r3, #5
 8007b34:	69fb      	ldr	r3, [r7, #28]
 8007b36:	4413      	add	r3, r2
 8007b38:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007b3c:	691b      	ldr	r3, [r3, #16]
 8007b3e:	69ba      	ldr	r2, [r7, #24]
 8007b40:	0151      	lsls	r1, r2, #5
 8007b42:	69fa      	ldr	r2, [r7, #28]
 8007b44:	440a      	add	r2, r1
 8007b46:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007b4a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007b4e:	6113      	str	r3, [r2, #16]
 8007b50:	e03a      	b.n	8007bc8 <USB_EPStartXfer+0x3e4>
 8007b52:	bf00      	nop
 8007b54:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8007b58:	68bb      	ldr	r3, [r7, #8]
 8007b5a:	699a      	ldr	r2, [r3, #24]
 8007b5c:	68bb      	ldr	r3, [r7, #8]
 8007b5e:	68db      	ldr	r3, [r3, #12]
 8007b60:	4413      	add	r3, r2
 8007b62:	1e5a      	subs	r2, r3, #1
 8007b64:	68bb      	ldr	r3, [r7, #8]
 8007b66:	68db      	ldr	r3, [r3, #12]
 8007b68:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b6c:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 8007b6e:	68bb      	ldr	r3, [r7, #8]
 8007b70:	68db      	ldr	r3, [r3, #12]
 8007b72:	8afa      	ldrh	r2, [r7, #22]
 8007b74:	fb03 f202 	mul.w	r2, r3, r2
 8007b78:	68bb      	ldr	r3, [r7, #8]
 8007b7a:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8007b7c:	69bb      	ldr	r3, [r7, #24]
 8007b7e:	015a      	lsls	r2, r3, #5
 8007b80:	69fb      	ldr	r3, [r7, #28]
 8007b82:	4413      	add	r3, r2
 8007b84:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007b88:	691a      	ldr	r2, [r3, #16]
 8007b8a:	8afb      	ldrh	r3, [r7, #22]
 8007b8c:	04d9      	lsls	r1, r3, #19
 8007b8e:	4b38      	ldr	r3, [pc, #224]	; (8007c70 <USB_EPStartXfer+0x48c>)
 8007b90:	400b      	ands	r3, r1
 8007b92:	69b9      	ldr	r1, [r7, #24]
 8007b94:	0148      	lsls	r0, r1, #5
 8007b96:	69f9      	ldr	r1, [r7, #28]
 8007b98:	4401      	add	r1, r0
 8007b9a:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8007b9e:	4313      	orrs	r3, r2
 8007ba0:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8007ba2:	69bb      	ldr	r3, [r7, #24]
 8007ba4:	015a      	lsls	r2, r3, #5
 8007ba6:	69fb      	ldr	r3, [r7, #28]
 8007ba8:	4413      	add	r3, r2
 8007baa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007bae:	691a      	ldr	r2, [r3, #16]
 8007bb0:	68bb      	ldr	r3, [r7, #8]
 8007bb2:	69db      	ldr	r3, [r3, #28]
 8007bb4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007bb8:	69b9      	ldr	r1, [r7, #24]
 8007bba:	0148      	lsls	r0, r1, #5
 8007bbc:	69f9      	ldr	r1, [r7, #28]
 8007bbe:	4401      	add	r1, r0
 8007bc0:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8007bc4:	4313      	orrs	r3, r2
 8007bc6:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8007bc8:	79fb      	ldrb	r3, [r7, #7]
 8007bca:	2b01      	cmp	r3, #1
 8007bcc:	d10d      	bne.n	8007bea <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8007bce:	68bb      	ldr	r3, [r7, #8]
 8007bd0:	691b      	ldr	r3, [r3, #16]
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d009      	beq.n	8007bea <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8007bd6:	68bb      	ldr	r3, [r7, #8]
 8007bd8:	6919      	ldr	r1, [r3, #16]
 8007bda:	69bb      	ldr	r3, [r7, #24]
 8007bdc:	015a      	lsls	r2, r3, #5
 8007bde:	69fb      	ldr	r3, [r7, #28]
 8007be0:	4413      	add	r3, r2
 8007be2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007be6:	460a      	mov	r2, r1
 8007be8:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8007bea:	68bb      	ldr	r3, [r7, #8]
 8007bec:	791b      	ldrb	r3, [r3, #4]
 8007bee:	2b01      	cmp	r3, #1
 8007bf0:	d128      	bne.n	8007c44 <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007bf2:	69fb      	ldr	r3, [r7, #28]
 8007bf4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007bf8:	689b      	ldr	r3, [r3, #8]
 8007bfa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d110      	bne.n	8007c24 <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8007c02:	69bb      	ldr	r3, [r7, #24]
 8007c04:	015a      	lsls	r2, r3, #5
 8007c06:	69fb      	ldr	r3, [r7, #28]
 8007c08:	4413      	add	r3, r2
 8007c0a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	69ba      	ldr	r2, [r7, #24]
 8007c12:	0151      	lsls	r1, r2, #5
 8007c14:	69fa      	ldr	r2, [r7, #28]
 8007c16:	440a      	add	r2, r1
 8007c18:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007c1c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007c20:	6013      	str	r3, [r2, #0]
 8007c22:	e00f      	b.n	8007c44 <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8007c24:	69bb      	ldr	r3, [r7, #24]
 8007c26:	015a      	lsls	r2, r3, #5
 8007c28:	69fb      	ldr	r3, [r7, #28]
 8007c2a:	4413      	add	r3, r2
 8007c2c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	69ba      	ldr	r2, [r7, #24]
 8007c34:	0151      	lsls	r1, r2, #5
 8007c36:	69fa      	ldr	r2, [r7, #28]
 8007c38:	440a      	add	r2, r1
 8007c3a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007c3e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007c42:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8007c44:	69bb      	ldr	r3, [r7, #24]
 8007c46:	015a      	lsls	r2, r3, #5
 8007c48:	69fb      	ldr	r3, [r7, #28]
 8007c4a:	4413      	add	r3, r2
 8007c4c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	69ba      	ldr	r2, [r7, #24]
 8007c54:	0151      	lsls	r1, r2, #5
 8007c56:	69fa      	ldr	r2, [r7, #28]
 8007c58:	440a      	add	r2, r1
 8007c5a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007c5e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007c62:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007c64:	2300      	movs	r3, #0
}
 8007c66:	4618      	mov	r0, r3
 8007c68:	3720      	adds	r7, #32
 8007c6a:	46bd      	mov	sp, r7
 8007c6c:	bd80      	pop	{r7, pc}
 8007c6e:	bf00      	nop
 8007c70:	1ff80000 	.word	0x1ff80000

08007c74 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8007c74:	b480      	push	{r7}
 8007c76:	b087      	sub	sp, #28
 8007c78:	af00      	add	r7, sp, #0
 8007c7a:	60f8      	str	r0, [r7, #12]
 8007c7c:	60b9      	str	r1, [r7, #8]
 8007c7e:	4613      	mov	r3, r2
 8007c80:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8007c86:	68bb      	ldr	r3, [r7, #8]
 8007c88:	781b      	ldrb	r3, [r3, #0]
 8007c8a:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007c8c:	68bb      	ldr	r3, [r7, #8]
 8007c8e:	785b      	ldrb	r3, [r3, #1]
 8007c90:	2b01      	cmp	r3, #1
 8007c92:	f040 80ce 	bne.w	8007e32 <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8007c96:	68bb      	ldr	r3, [r7, #8]
 8007c98:	699b      	ldr	r3, [r3, #24]
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d132      	bne.n	8007d04 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007c9e:	693b      	ldr	r3, [r7, #16]
 8007ca0:	015a      	lsls	r2, r3, #5
 8007ca2:	697b      	ldr	r3, [r7, #20]
 8007ca4:	4413      	add	r3, r2
 8007ca6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007caa:	691b      	ldr	r3, [r3, #16]
 8007cac:	693a      	ldr	r2, [r7, #16]
 8007cae:	0151      	lsls	r1, r2, #5
 8007cb0:	697a      	ldr	r2, [r7, #20]
 8007cb2:	440a      	add	r2, r1
 8007cb4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007cb8:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007cbc:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007cc0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007cc2:	693b      	ldr	r3, [r7, #16]
 8007cc4:	015a      	lsls	r2, r3, #5
 8007cc6:	697b      	ldr	r3, [r7, #20]
 8007cc8:	4413      	add	r3, r2
 8007cca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007cce:	691b      	ldr	r3, [r3, #16]
 8007cd0:	693a      	ldr	r2, [r7, #16]
 8007cd2:	0151      	lsls	r1, r2, #5
 8007cd4:	697a      	ldr	r2, [r7, #20]
 8007cd6:	440a      	add	r2, r1
 8007cd8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007cdc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007ce0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007ce2:	693b      	ldr	r3, [r7, #16]
 8007ce4:	015a      	lsls	r2, r3, #5
 8007ce6:	697b      	ldr	r3, [r7, #20]
 8007ce8:	4413      	add	r3, r2
 8007cea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007cee:	691b      	ldr	r3, [r3, #16]
 8007cf0:	693a      	ldr	r2, [r7, #16]
 8007cf2:	0151      	lsls	r1, r2, #5
 8007cf4:	697a      	ldr	r2, [r7, #20]
 8007cf6:	440a      	add	r2, r1
 8007cf8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007cfc:	0cdb      	lsrs	r3, r3, #19
 8007cfe:	04db      	lsls	r3, r3, #19
 8007d00:	6113      	str	r3, [r2, #16]
 8007d02:	e04e      	b.n	8007da2 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007d04:	693b      	ldr	r3, [r7, #16]
 8007d06:	015a      	lsls	r2, r3, #5
 8007d08:	697b      	ldr	r3, [r7, #20]
 8007d0a:	4413      	add	r3, r2
 8007d0c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d10:	691b      	ldr	r3, [r3, #16]
 8007d12:	693a      	ldr	r2, [r7, #16]
 8007d14:	0151      	lsls	r1, r2, #5
 8007d16:	697a      	ldr	r2, [r7, #20]
 8007d18:	440a      	add	r2, r1
 8007d1a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007d1e:	0cdb      	lsrs	r3, r3, #19
 8007d20:	04db      	lsls	r3, r3, #19
 8007d22:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007d24:	693b      	ldr	r3, [r7, #16]
 8007d26:	015a      	lsls	r2, r3, #5
 8007d28:	697b      	ldr	r3, [r7, #20]
 8007d2a:	4413      	add	r3, r2
 8007d2c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d30:	691b      	ldr	r3, [r3, #16]
 8007d32:	693a      	ldr	r2, [r7, #16]
 8007d34:	0151      	lsls	r1, r2, #5
 8007d36:	697a      	ldr	r2, [r7, #20]
 8007d38:	440a      	add	r2, r1
 8007d3a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007d3e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007d42:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007d46:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8007d48:	68bb      	ldr	r3, [r7, #8]
 8007d4a:	699a      	ldr	r2, [r3, #24]
 8007d4c:	68bb      	ldr	r3, [r7, #8]
 8007d4e:	68db      	ldr	r3, [r3, #12]
 8007d50:	429a      	cmp	r2, r3
 8007d52:	d903      	bls.n	8007d5c <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8007d54:	68bb      	ldr	r3, [r7, #8]
 8007d56:	68da      	ldr	r2, [r3, #12]
 8007d58:	68bb      	ldr	r3, [r7, #8]
 8007d5a:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007d5c:	693b      	ldr	r3, [r7, #16]
 8007d5e:	015a      	lsls	r2, r3, #5
 8007d60:	697b      	ldr	r3, [r7, #20]
 8007d62:	4413      	add	r3, r2
 8007d64:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d68:	691b      	ldr	r3, [r3, #16]
 8007d6a:	693a      	ldr	r2, [r7, #16]
 8007d6c:	0151      	lsls	r1, r2, #5
 8007d6e:	697a      	ldr	r2, [r7, #20]
 8007d70:	440a      	add	r2, r1
 8007d72:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007d76:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007d7a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8007d7c:	693b      	ldr	r3, [r7, #16]
 8007d7e:	015a      	lsls	r2, r3, #5
 8007d80:	697b      	ldr	r3, [r7, #20]
 8007d82:	4413      	add	r3, r2
 8007d84:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d88:	691a      	ldr	r2, [r3, #16]
 8007d8a:	68bb      	ldr	r3, [r7, #8]
 8007d8c:	699b      	ldr	r3, [r3, #24]
 8007d8e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007d92:	6939      	ldr	r1, [r7, #16]
 8007d94:	0148      	lsls	r0, r1, #5
 8007d96:	6979      	ldr	r1, [r7, #20]
 8007d98:	4401      	add	r1, r0
 8007d9a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8007d9e:	4313      	orrs	r3, r2
 8007da0:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8007da2:	79fb      	ldrb	r3, [r7, #7]
 8007da4:	2b01      	cmp	r3, #1
 8007da6:	d11e      	bne.n	8007de6 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8007da8:	68bb      	ldr	r3, [r7, #8]
 8007daa:	695b      	ldr	r3, [r3, #20]
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d009      	beq.n	8007dc4 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8007db0:	693b      	ldr	r3, [r7, #16]
 8007db2:	015a      	lsls	r2, r3, #5
 8007db4:	697b      	ldr	r3, [r7, #20]
 8007db6:	4413      	add	r3, r2
 8007db8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007dbc:	461a      	mov	r2, r3
 8007dbe:	68bb      	ldr	r3, [r7, #8]
 8007dc0:	695b      	ldr	r3, [r3, #20]
 8007dc2:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007dc4:	693b      	ldr	r3, [r7, #16]
 8007dc6:	015a      	lsls	r2, r3, #5
 8007dc8:	697b      	ldr	r3, [r7, #20]
 8007dca:	4413      	add	r3, r2
 8007dcc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	693a      	ldr	r2, [r7, #16]
 8007dd4:	0151      	lsls	r1, r2, #5
 8007dd6:	697a      	ldr	r2, [r7, #20]
 8007dd8:	440a      	add	r2, r1
 8007dda:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007dde:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007de2:	6013      	str	r3, [r2, #0]
 8007de4:	e097      	b.n	8007f16 <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007de6:	693b      	ldr	r3, [r7, #16]
 8007de8:	015a      	lsls	r2, r3, #5
 8007dea:	697b      	ldr	r3, [r7, #20]
 8007dec:	4413      	add	r3, r2
 8007dee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	693a      	ldr	r2, [r7, #16]
 8007df6:	0151      	lsls	r1, r2, #5
 8007df8:	697a      	ldr	r2, [r7, #20]
 8007dfa:	440a      	add	r2, r1
 8007dfc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007e00:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007e04:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8007e06:	68bb      	ldr	r3, [r7, #8]
 8007e08:	699b      	ldr	r3, [r3, #24]
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	f000 8083 	beq.w	8007f16 <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8007e10:	697b      	ldr	r3, [r7, #20]
 8007e12:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007e16:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007e18:	68bb      	ldr	r3, [r7, #8]
 8007e1a:	781b      	ldrb	r3, [r3, #0]
 8007e1c:	f003 030f 	and.w	r3, r3, #15
 8007e20:	2101      	movs	r1, #1
 8007e22:	fa01 f303 	lsl.w	r3, r1, r3
 8007e26:	6979      	ldr	r1, [r7, #20]
 8007e28:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007e2c:	4313      	orrs	r3, r2
 8007e2e:	634b      	str	r3, [r1, #52]	; 0x34
 8007e30:	e071      	b.n	8007f16 <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8007e32:	693b      	ldr	r3, [r7, #16]
 8007e34:	015a      	lsls	r2, r3, #5
 8007e36:	697b      	ldr	r3, [r7, #20]
 8007e38:	4413      	add	r3, r2
 8007e3a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e3e:	691b      	ldr	r3, [r3, #16]
 8007e40:	693a      	ldr	r2, [r7, #16]
 8007e42:	0151      	lsls	r1, r2, #5
 8007e44:	697a      	ldr	r2, [r7, #20]
 8007e46:	440a      	add	r2, r1
 8007e48:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007e4c:	0cdb      	lsrs	r3, r3, #19
 8007e4e:	04db      	lsls	r3, r3, #19
 8007e50:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8007e52:	693b      	ldr	r3, [r7, #16]
 8007e54:	015a      	lsls	r2, r3, #5
 8007e56:	697b      	ldr	r3, [r7, #20]
 8007e58:	4413      	add	r3, r2
 8007e5a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e5e:	691b      	ldr	r3, [r3, #16]
 8007e60:	693a      	ldr	r2, [r7, #16]
 8007e62:	0151      	lsls	r1, r2, #5
 8007e64:	697a      	ldr	r2, [r7, #20]
 8007e66:	440a      	add	r2, r1
 8007e68:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007e6c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007e70:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007e74:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8007e76:	68bb      	ldr	r3, [r7, #8]
 8007e78:	699b      	ldr	r3, [r3, #24]
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d003      	beq.n	8007e86 <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 8007e7e:	68bb      	ldr	r3, [r7, #8]
 8007e80:	68da      	ldr	r2, [r3, #12]
 8007e82:	68bb      	ldr	r3, [r7, #8]
 8007e84:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 8007e86:	68bb      	ldr	r3, [r7, #8]
 8007e88:	68da      	ldr	r2, [r3, #12]
 8007e8a:	68bb      	ldr	r3, [r7, #8]
 8007e8c:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007e8e:	693b      	ldr	r3, [r7, #16]
 8007e90:	015a      	lsls	r2, r3, #5
 8007e92:	697b      	ldr	r3, [r7, #20]
 8007e94:	4413      	add	r3, r2
 8007e96:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e9a:	691b      	ldr	r3, [r3, #16]
 8007e9c:	693a      	ldr	r2, [r7, #16]
 8007e9e:	0151      	lsls	r1, r2, #5
 8007ea0:	697a      	ldr	r2, [r7, #20]
 8007ea2:	440a      	add	r2, r1
 8007ea4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007ea8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007eac:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8007eae:	693b      	ldr	r3, [r7, #16]
 8007eb0:	015a      	lsls	r2, r3, #5
 8007eb2:	697b      	ldr	r3, [r7, #20]
 8007eb4:	4413      	add	r3, r2
 8007eb6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007eba:	691a      	ldr	r2, [r3, #16]
 8007ebc:	68bb      	ldr	r3, [r7, #8]
 8007ebe:	69db      	ldr	r3, [r3, #28]
 8007ec0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007ec4:	6939      	ldr	r1, [r7, #16]
 8007ec6:	0148      	lsls	r0, r1, #5
 8007ec8:	6979      	ldr	r1, [r7, #20]
 8007eca:	4401      	add	r1, r0
 8007ecc:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8007ed0:	4313      	orrs	r3, r2
 8007ed2:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8007ed4:	79fb      	ldrb	r3, [r7, #7]
 8007ed6:	2b01      	cmp	r3, #1
 8007ed8:	d10d      	bne.n	8007ef6 <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8007eda:	68bb      	ldr	r3, [r7, #8]
 8007edc:	691b      	ldr	r3, [r3, #16]
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d009      	beq.n	8007ef6 <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8007ee2:	68bb      	ldr	r3, [r7, #8]
 8007ee4:	6919      	ldr	r1, [r3, #16]
 8007ee6:	693b      	ldr	r3, [r7, #16]
 8007ee8:	015a      	lsls	r2, r3, #5
 8007eea:	697b      	ldr	r3, [r7, #20]
 8007eec:	4413      	add	r3, r2
 8007eee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007ef2:	460a      	mov	r2, r1
 8007ef4:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8007ef6:	693b      	ldr	r3, [r7, #16]
 8007ef8:	015a      	lsls	r2, r3, #5
 8007efa:	697b      	ldr	r3, [r7, #20]
 8007efc:	4413      	add	r3, r2
 8007efe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	693a      	ldr	r2, [r7, #16]
 8007f06:	0151      	lsls	r1, r2, #5
 8007f08:	697a      	ldr	r2, [r7, #20]
 8007f0a:	440a      	add	r2, r1
 8007f0c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007f10:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007f14:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007f16:	2300      	movs	r3, #0
}
 8007f18:	4618      	mov	r0, r3
 8007f1a:	371c      	adds	r7, #28
 8007f1c:	46bd      	mov	sp, r7
 8007f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f22:	4770      	bx	lr

08007f24 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007f24:	b480      	push	{r7}
 8007f26:	b087      	sub	sp, #28
 8007f28:	af00      	add	r7, sp, #0
 8007f2a:	6078      	str	r0, [r7, #4]
 8007f2c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007f2e:	2300      	movs	r3, #0
 8007f30:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8007f32:	2300      	movs	r3, #0
 8007f34:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007f3a:	683b      	ldr	r3, [r7, #0]
 8007f3c:	785b      	ldrb	r3, [r3, #1]
 8007f3e:	2b01      	cmp	r3, #1
 8007f40:	d14a      	bne.n	8007fd8 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007f42:	683b      	ldr	r3, [r7, #0]
 8007f44:	781b      	ldrb	r3, [r3, #0]
 8007f46:	015a      	lsls	r2, r3, #5
 8007f48:	693b      	ldr	r3, [r7, #16]
 8007f4a:	4413      	add	r3, r2
 8007f4c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007f56:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007f5a:	f040 8086 	bne.w	800806a <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8007f5e:	683b      	ldr	r3, [r7, #0]
 8007f60:	781b      	ldrb	r3, [r3, #0]
 8007f62:	015a      	lsls	r2, r3, #5
 8007f64:	693b      	ldr	r3, [r7, #16]
 8007f66:	4413      	add	r3, r2
 8007f68:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	683a      	ldr	r2, [r7, #0]
 8007f70:	7812      	ldrb	r2, [r2, #0]
 8007f72:	0151      	lsls	r1, r2, #5
 8007f74:	693a      	ldr	r2, [r7, #16]
 8007f76:	440a      	add	r2, r1
 8007f78:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007f7c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8007f80:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8007f82:	683b      	ldr	r3, [r7, #0]
 8007f84:	781b      	ldrb	r3, [r3, #0]
 8007f86:	015a      	lsls	r2, r3, #5
 8007f88:	693b      	ldr	r3, [r7, #16]
 8007f8a:	4413      	add	r3, r2
 8007f8c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	683a      	ldr	r2, [r7, #0]
 8007f94:	7812      	ldrb	r2, [r2, #0]
 8007f96:	0151      	lsls	r1, r2, #5
 8007f98:	693a      	ldr	r2, [r7, #16]
 8007f9a:	440a      	add	r2, r1
 8007f9c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007fa0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007fa4:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	3301      	adds	r3, #1
 8007faa:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	f242 7210 	movw	r2, #10000	; 0x2710
 8007fb2:	4293      	cmp	r3, r2
 8007fb4:	d902      	bls.n	8007fbc <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8007fb6:	2301      	movs	r3, #1
 8007fb8:	75fb      	strb	r3, [r7, #23]
          break;
 8007fba:	e056      	b.n	800806a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8007fbc:	683b      	ldr	r3, [r7, #0]
 8007fbe:	781b      	ldrb	r3, [r3, #0]
 8007fc0:	015a      	lsls	r2, r3, #5
 8007fc2:	693b      	ldr	r3, [r7, #16]
 8007fc4:	4413      	add	r3, r2
 8007fc6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007fd0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007fd4:	d0e7      	beq.n	8007fa6 <USB_EPStopXfer+0x82>
 8007fd6:	e048      	b.n	800806a <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007fd8:	683b      	ldr	r3, [r7, #0]
 8007fda:	781b      	ldrb	r3, [r3, #0]
 8007fdc:	015a      	lsls	r2, r3, #5
 8007fde:	693b      	ldr	r3, [r7, #16]
 8007fe0:	4413      	add	r3, r2
 8007fe2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007fec:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007ff0:	d13b      	bne.n	800806a <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8007ff2:	683b      	ldr	r3, [r7, #0]
 8007ff4:	781b      	ldrb	r3, [r3, #0]
 8007ff6:	015a      	lsls	r2, r3, #5
 8007ff8:	693b      	ldr	r3, [r7, #16]
 8007ffa:	4413      	add	r3, r2
 8007ffc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	683a      	ldr	r2, [r7, #0]
 8008004:	7812      	ldrb	r2, [r2, #0]
 8008006:	0151      	lsls	r1, r2, #5
 8008008:	693a      	ldr	r2, [r7, #16]
 800800a:	440a      	add	r2, r1
 800800c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008010:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008014:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8008016:	683b      	ldr	r3, [r7, #0]
 8008018:	781b      	ldrb	r3, [r3, #0]
 800801a:	015a      	lsls	r2, r3, #5
 800801c:	693b      	ldr	r3, [r7, #16]
 800801e:	4413      	add	r3, r2
 8008020:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	683a      	ldr	r2, [r7, #0]
 8008028:	7812      	ldrb	r2, [r2, #0]
 800802a:	0151      	lsls	r1, r2, #5
 800802c:	693a      	ldr	r2, [r7, #16]
 800802e:	440a      	add	r2, r1
 8008030:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008034:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008038:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	3301      	adds	r3, #1
 800803e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	f242 7210 	movw	r2, #10000	; 0x2710
 8008046:	4293      	cmp	r3, r2
 8008048:	d902      	bls.n	8008050 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800804a:	2301      	movs	r3, #1
 800804c:	75fb      	strb	r3, [r7, #23]
          break;
 800804e:	e00c      	b.n	800806a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8008050:	683b      	ldr	r3, [r7, #0]
 8008052:	781b      	ldrb	r3, [r3, #0]
 8008054:	015a      	lsls	r2, r3, #5
 8008056:	693b      	ldr	r3, [r7, #16]
 8008058:	4413      	add	r3, r2
 800805a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008064:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008068:	d0e7      	beq.n	800803a <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800806a:	7dfb      	ldrb	r3, [r7, #23]
}
 800806c:	4618      	mov	r0, r3
 800806e:	371c      	adds	r7, #28
 8008070:	46bd      	mov	sp, r7
 8008072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008076:	4770      	bx	lr

08008078 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8008078:	b480      	push	{r7}
 800807a:	b089      	sub	sp, #36	; 0x24
 800807c:	af00      	add	r7, sp, #0
 800807e:	60f8      	str	r0, [r7, #12]
 8008080:	60b9      	str	r1, [r7, #8]
 8008082:	4611      	mov	r1, r2
 8008084:	461a      	mov	r2, r3
 8008086:	460b      	mov	r3, r1
 8008088:	71fb      	strb	r3, [r7, #7]
 800808a:	4613      	mov	r3, r2
 800808c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8008092:	68bb      	ldr	r3, [r7, #8]
 8008094:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8008096:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800809a:	2b00      	cmp	r3, #0
 800809c:	d123      	bne.n	80080e6 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800809e:	88bb      	ldrh	r3, [r7, #4]
 80080a0:	3303      	adds	r3, #3
 80080a2:	089b      	lsrs	r3, r3, #2
 80080a4:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80080a6:	2300      	movs	r3, #0
 80080a8:	61bb      	str	r3, [r7, #24]
 80080aa:	e018      	b.n	80080de <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80080ac:	79fb      	ldrb	r3, [r7, #7]
 80080ae:	031a      	lsls	r2, r3, #12
 80080b0:	697b      	ldr	r3, [r7, #20]
 80080b2:	4413      	add	r3, r2
 80080b4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80080b8:	461a      	mov	r2, r3
 80080ba:	69fb      	ldr	r3, [r7, #28]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	6013      	str	r3, [r2, #0]
      pSrc++;
 80080c0:	69fb      	ldr	r3, [r7, #28]
 80080c2:	3301      	adds	r3, #1
 80080c4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80080c6:	69fb      	ldr	r3, [r7, #28]
 80080c8:	3301      	adds	r3, #1
 80080ca:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80080cc:	69fb      	ldr	r3, [r7, #28]
 80080ce:	3301      	adds	r3, #1
 80080d0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80080d2:	69fb      	ldr	r3, [r7, #28]
 80080d4:	3301      	adds	r3, #1
 80080d6:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80080d8:	69bb      	ldr	r3, [r7, #24]
 80080da:	3301      	adds	r3, #1
 80080dc:	61bb      	str	r3, [r7, #24]
 80080de:	69ba      	ldr	r2, [r7, #24]
 80080e0:	693b      	ldr	r3, [r7, #16]
 80080e2:	429a      	cmp	r2, r3
 80080e4:	d3e2      	bcc.n	80080ac <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80080e6:	2300      	movs	r3, #0
}
 80080e8:	4618      	mov	r0, r3
 80080ea:	3724      	adds	r7, #36	; 0x24
 80080ec:	46bd      	mov	sp, r7
 80080ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080f2:	4770      	bx	lr

080080f4 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80080f4:	b480      	push	{r7}
 80080f6:	b08b      	sub	sp, #44	; 0x2c
 80080f8:	af00      	add	r7, sp, #0
 80080fa:	60f8      	str	r0, [r7, #12]
 80080fc:	60b9      	str	r1, [r7, #8]
 80080fe:	4613      	mov	r3, r2
 8008100:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8008106:	68bb      	ldr	r3, [r7, #8]
 8008108:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800810a:	88fb      	ldrh	r3, [r7, #6]
 800810c:	089b      	lsrs	r3, r3, #2
 800810e:	b29b      	uxth	r3, r3
 8008110:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8008112:	88fb      	ldrh	r3, [r7, #6]
 8008114:	f003 0303 	and.w	r3, r3, #3
 8008118:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800811a:	2300      	movs	r3, #0
 800811c:	623b      	str	r3, [r7, #32]
 800811e:	e014      	b.n	800814a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8008120:	69bb      	ldr	r3, [r7, #24]
 8008122:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008126:	681a      	ldr	r2, [r3, #0]
 8008128:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800812a:	601a      	str	r2, [r3, #0]
    pDest++;
 800812c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800812e:	3301      	adds	r3, #1
 8008130:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8008132:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008134:	3301      	adds	r3, #1
 8008136:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8008138:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800813a:	3301      	adds	r3, #1
 800813c:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800813e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008140:	3301      	adds	r3, #1
 8008142:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8008144:	6a3b      	ldr	r3, [r7, #32]
 8008146:	3301      	adds	r3, #1
 8008148:	623b      	str	r3, [r7, #32]
 800814a:	6a3a      	ldr	r2, [r7, #32]
 800814c:	697b      	ldr	r3, [r7, #20]
 800814e:	429a      	cmp	r2, r3
 8008150:	d3e6      	bcc.n	8008120 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8008152:	8bfb      	ldrh	r3, [r7, #30]
 8008154:	2b00      	cmp	r3, #0
 8008156:	d01e      	beq.n	8008196 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8008158:	2300      	movs	r3, #0
 800815a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800815c:	69bb      	ldr	r3, [r7, #24]
 800815e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008162:	461a      	mov	r2, r3
 8008164:	f107 0310 	add.w	r3, r7, #16
 8008168:	6812      	ldr	r2, [r2, #0]
 800816a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800816c:	693a      	ldr	r2, [r7, #16]
 800816e:	6a3b      	ldr	r3, [r7, #32]
 8008170:	b2db      	uxtb	r3, r3
 8008172:	00db      	lsls	r3, r3, #3
 8008174:	fa22 f303 	lsr.w	r3, r2, r3
 8008178:	b2da      	uxtb	r2, r3
 800817a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800817c:	701a      	strb	r2, [r3, #0]
      i++;
 800817e:	6a3b      	ldr	r3, [r7, #32]
 8008180:	3301      	adds	r3, #1
 8008182:	623b      	str	r3, [r7, #32]
      pDest++;
 8008184:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008186:	3301      	adds	r3, #1
 8008188:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800818a:	8bfb      	ldrh	r3, [r7, #30]
 800818c:	3b01      	subs	r3, #1
 800818e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8008190:	8bfb      	ldrh	r3, [r7, #30]
 8008192:	2b00      	cmp	r3, #0
 8008194:	d1ea      	bne.n	800816c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8008196:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008198:	4618      	mov	r0, r3
 800819a:	372c      	adds	r7, #44	; 0x2c
 800819c:	46bd      	mov	sp, r7
 800819e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081a2:	4770      	bx	lr

080081a4 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80081a4:	b480      	push	{r7}
 80081a6:	b085      	sub	sp, #20
 80081a8:	af00      	add	r7, sp, #0
 80081aa:	6078      	str	r0, [r7, #4]
 80081ac:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80081b2:	683b      	ldr	r3, [r7, #0]
 80081b4:	781b      	ldrb	r3, [r3, #0]
 80081b6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80081b8:	683b      	ldr	r3, [r7, #0]
 80081ba:	785b      	ldrb	r3, [r3, #1]
 80081bc:	2b01      	cmp	r3, #1
 80081be:	d12c      	bne.n	800821a <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80081c0:	68bb      	ldr	r3, [r7, #8]
 80081c2:	015a      	lsls	r2, r3, #5
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	4413      	add	r3, r2
 80081c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	db12      	blt.n	80081f8 <USB_EPSetStall+0x54>
 80081d2:	68bb      	ldr	r3, [r7, #8]
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d00f      	beq.n	80081f8 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80081d8:	68bb      	ldr	r3, [r7, #8]
 80081da:	015a      	lsls	r2, r3, #5
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	4413      	add	r3, r2
 80081e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	68ba      	ldr	r2, [r7, #8]
 80081e8:	0151      	lsls	r1, r2, #5
 80081ea:	68fa      	ldr	r2, [r7, #12]
 80081ec:	440a      	add	r2, r1
 80081ee:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80081f2:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80081f6:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80081f8:	68bb      	ldr	r3, [r7, #8]
 80081fa:	015a      	lsls	r2, r3, #5
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	4413      	add	r3, r2
 8008200:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	68ba      	ldr	r2, [r7, #8]
 8008208:	0151      	lsls	r1, r2, #5
 800820a:	68fa      	ldr	r2, [r7, #12]
 800820c:	440a      	add	r2, r1
 800820e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008212:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008216:	6013      	str	r3, [r2, #0]
 8008218:	e02b      	b.n	8008272 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800821a:	68bb      	ldr	r3, [r7, #8]
 800821c:	015a      	lsls	r2, r3, #5
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	4413      	add	r3, r2
 8008222:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	2b00      	cmp	r3, #0
 800822a:	db12      	blt.n	8008252 <USB_EPSetStall+0xae>
 800822c:	68bb      	ldr	r3, [r7, #8]
 800822e:	2b00      	cmp	r3, #0
 8008230:	d00f      	beq.n	8008252 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8008232:	68bb      	ldr	r3, [r7, #8]
 8008234:	015a      	lsls	r2, r3, #5
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	4413      	add	r3, r2
 800823a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	68ba      	ldr	r2, [r7, #8]
 8008242:	0151      	lsls	r1, r2, #5
 8008244:	68fa      	ldr	r2, [r7, #12]
 8008246:	440a      	add	r2, r1
 8008248:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800824c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008250:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8008252:	68bb      	ldr	r3, [r7, #8]
 8008254:	015a      	lsls	r2, r3, #5
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	4413      	add	r3, r2
 800825a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	68ba      	ldr	r2, [r7, #8]
 8008262:	0151      	lsls	r1, r2, #5
 8008264:	68fa      	ldr	r2, [r7, #12]
 8008266:	440a      	add	r2, r1
 8008268:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800826c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008270:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008272:	2300      	movs	r3, #0
}
 8008274:	4618      	mov	r0, r3
 8008276:	3714      	adds	r7, #20
 8008278:	46bd      	mov	sp, r7
 800827a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800827e:	4770      	bx	lr

08008280 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008280:	b480      	push	{r7}
 8008282:	b085      	sub	sp, #20
 8008284:	af00      	add	r7, sp, #0
 8008286:	6078      	str	r0, [r7, #4]
 8008288:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800828e:	683b      	ldr	r3, [r7, #0]
 8008290:	781b      	ldrb	r3, [r3, #0]
 8008292:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008294:	683b      	ldr	r3, [r7, #0]
 8008296:	785b      	ldrb	r3, [r3, #1]
 8008298:	2b01      	cmp	r3, #1
 800829a:	d128      	bne.n	80082ee <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800829c:	68bb      	ldr	r3, [r7, #8]
 800829e:	015a      	lsls	r2, r3, #5
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	4413      	add	r3, r2
 80082a4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	68ba      	ldr	r2, [r7, #8]
 80082ac:	0151      	lsls	r1, r2, #5
 80082ae:	68fa      	ldr	r2, [r7, #12]
 80082b0:	440a      	add	r2, r1
 80082b2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80082b6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80082ba:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80082bc:	683b      	ldr	r3, [r7, #0]
 80082be:	791b      	ldrb	r3, [r3, #4]
 80082c0:	2b03      	cmp	r3, #3
 80082c2:	d003      	beq.n	80082cc <USB_EPClearStall+0x4c>
 80082c4:	683b      	ldr	r3, [r7, #0]
 80082c6:	791b      	ldrb	r3, [r3, #4]
 80082c8:	2b02      	cmp	r3, #2
 80082ca:	d138      	bne.n	800833e <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80082cc:	68bb      	ldr	r3, [r7, #8]
 80082ce:	015a      	lsls	r2, r3, #5
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	4413      	add	r3, r2
 80082d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	68ba      	ldr	r2, [r7, #8]
 80082dc:	0151      	lsls	r1, r2, #5
 80082de:	68fa      	ldr	r2, [r7, #12]
 80082e0:	440a      	add	r2, r1
 80082e2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80082e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80082ea:	6013      	str	r3, [r2, #0]
 80082ec:	e027      	b.n	800833e <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80082ee:	68bb      	ldr	r3, [r7, #8]
 80082f0:	015a      	lsls	r2, r3, #5
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	4413      	add	r3, r2
 80082f6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	68ba      	ldr	r2, [r7, #8]
 80082fe:	0151      	lsls	r1, r2, #5
 8008300:	68fa      	ldr	r2, [r7, #12]
 8008302:	440a      	add	r2, r1
 8008304:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008308:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800830c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800830e:	683b      	ldr	r3, [r7, #0]
 8008310:	791b      	ldrb	r3, [r3, #4]
 8008312:	2b03      	cmp	r3, #3
 8008314:	d003      	beq.n	800831e <USB_EPClearStall+0x9e>
 8008316:	683b      	ldr	r3, [r7, #0]
 8008318:	791b      	ldrb	r3, [r3, #4]
 800831a:	2b02      	cmp	r3, #2
 800831c:	d10f      	bne.n	800833e <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800831e:	68bb      	ldr	r3, [r7, #8]
 8008320:	015a      	lsls	r2, r3, #5
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	4413      	add	r3, r2
 8008326:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	68ba      	ldr	r2, [r7, #8]
 800832e:	0151      	lsls	r1, r2, #5
 8008330:	68fa      	ldr	r2, [r7, #12]
 8008332:	440a      	add	r2, r1
 8008334:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008338:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800833c:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800833e:	2300      	movs	r3, #0
}
 8008340:	4618      	mov	r0, r3
 8008342:	3714      	adds	r7, #20
 8008344:	46bd      	mov	sp, r7
 8008346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800834a:	4770      	bx	lr

0800834c <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800834c:	b480      	push	{r7}
 800834e:	b085      	sub	sp, #20
 8008350:	af00      	add	r7, sp, #0
 8008352:	6078      	str	r0, [r7, #4]
 8008354:	460b      	mov	r3, r1
 8008356:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	68fa      	ldr	r2, [r7, #12]
 8008366:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800836a:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800836e:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008376:	681a      	ldr	r2, [r3, #0]
 8008378:	78fb      	ldrb	r3, [r7, #3]
 800837a:	011b      	lsls	r3, r3, #4
 800837c:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8008380:	68f9      	ldr	r1, [r7, #12]
 8008382:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008386:	4313      	orrs	r3, r2
 8008388:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800838a:	2300      	movs	r3, #0
}
 800838c:	4618      	mov	r0, r3
 800838e:	3714      	adds	r7, #20
 8008390:	46bd      	mov	sp, r7
 8008392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008396:	4770      	bx	lr

08008398 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8008398:	b480      	push	{r7}
 800839a:	b085      	sub	sp, #20
 800839c:	af00      	add	r7, sp, #0
 800839e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	68fa      	ldr	r2, [r7, #12]
 80083ae:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80083b2:	f023 0303 	bic.w	r3, r3, #3
 80083b6:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80083be:	685b      	ldr	r3, [r3, #4]
 80083c0:	68fa      	ldr	r2, [r7, #12]
 80083c2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80083c6:	f023 0302 	bic.w	r3, r3, #2
 80083ca:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80083cc:	2300      	movs	r3, #0
}
 80083ce:	4618      	mov	r0, r3
 80083d0:	3714      	adds	r7, #20
 80083d2:	46bd      	mov	sp, r7
 80083d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083d8:	4770      	bx	lr

080083da <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80083da:	b480      	push	{r7}
 80083dc:	b085      	sub	sp, #20
 80083de:	af00      	add	r7, sp, #0
 80083e0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	68fa      	ldr	r2, [r7, #12]
 80083f0:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80083f4:	f023 0303 	bic.w	r3, r3, #3
 80083f8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008400:	685b      	ldr	r3, [r3, #4]
 8008402:	68fa      	ldr	r2, [r7, #12]
 8008404:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008408:	f043 0302 	orr.w	r3, r3, #2
 800840c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800840e:	2300      	movs	r3, #0
}
 8008410:	4618      	mov	r0, r3
 8008412:	3714      	adds	r7, #20
 8008414:	46bd      	mov	sp, r7
 8008416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800841a:	4770      	bx	lr

0800841c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800841c:	b480      	push	{r7}
 800841e:	b085      	sub	sp, #20
 8008420:	af00      	add	r7, sp, #0
 8008422:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	695b      	ldr	r3, [r3, #20]
 8008428:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	699b      	ldr	r3, [r3, #24]
 800842e:	68fa      	ldr	r2, [r7, #12]
 8008430:	4013      	ands	r3, r2
 8008432:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8008434:	68fb      	ldr	r3, [r7, #12]
}
 8008436:	4618      	mov	r0, r3
 8008438:	3714      	adds	r7, #20
 800843a:	46bd      	mov	sp, r7
 800843c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008440:	4770      	bx	lr

08008442 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8008442:	b480      	push	{r7}
 8008444:	b085      	sub	sp, #20
 8008446:	af00      	add	r7, sp, #0
 8008448:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008454:	699b      	ldr	r3, [r3, #24]
 8008456:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800845e:	69db      	ldr	r3, [r3, #28]
 8008460:	68ba      	ldr	r2, [r7, #8]
 8008462:	4013      	ands	r3, r2
 8008464:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8008466:	68bb      	ldr	r3, [r7, #8]
 8008468:	0c1b      	lsrs	r3, r3, #16
}
 800846a:	4618      	mov	r0, r3
 800846c:	3714      	adds	r7, #20
 800846e:	46bd      	mov	sp, r7
 8008470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008474:	4770      	bx	lr

08008476 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8008476:	b480      	push	{r7}
 8008478:	b085      	sub	sp, #20
 800847a:	af00      	add	r7, sp, #0
 800847c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008488:	699b      	ldr	r3, [r3, #24]
 800848a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008492:	69db      	ldr	r3, [r3, #28]
 8008494:	68ba      	ldr	r2, [r7, #8]
 8008496:	4013      	ands	r3, r2
 8008498:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800849a:	68bb      	ldr	r3, [r7, #8]
 800849c:	b29b      	uxth	r3, r3
}
 800849e:	4618      	mov	r0, r3
 80084a0:	3714      	adds	r7, #20
 80084a2:	46bd      	mov	sp, r7
 80084a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084a8:	4770      	bx	lr

080084aa <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80084aa:	b480      	push	{r7}
 80084ac:	b085      	sub	sp, #20
 80084ae:	af00      	add	r7, sp, #0
 80084b0:	6078      	str	r0, [r7, #4]
 80084b2:	460b      	mov	r3, r1
 80084b4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80084ba:	78fb      	ldrb	r3, [r7, #3]
 80084bc:	015a      	lsls	r2, r3, #5
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	4413      	add	r3, r2
 80084c2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80084c6:	689b      	ldr	r3, [r3, #8]
 80084c8:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80084d0:	695b      	ldr	r3, [r3, #20]
 80084d2:	68ba      	ldr	r2, [r7, #8]
 80084d4:	4013      	ands	r3, r2
 80084d6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80084d8:	68bb      	ldr	r3, [r7, #8]
}
 80084da:	4618      	mov	r0, r3
 80084dc:	3714      	adds	r7, #20
 80084de:	46bd      	mov	sp, r7
 80084e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084e4:	4770      	bx	lr

080084e6 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80084e6:	b480      	push	{r7}
 80084e8:	b087      	sub	sp, #28
 80084ea:	af00      	add	r7, sp, #0
 80084ec:	6078      	str	r0, [r7, #4]
 80084ee:	460b      	mov	r3, r1
 80084f0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 80084f6:	697b      	ldr	r3, [r7, #20]
 80084f8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80084fc:	691b      	ldr	r3, [r3, #16]
 80084fe:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8008500:	697b      	ldr	r3, [r7, #20]
 8008502:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008506:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008508:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800850a:	78fb      	ldrb	r3, [r7, #3]
 800850c:	f003 030f 	and.w	r3, r3, #15
 8008510:	68fa      	ldr	r2, [r7, #12]
 8008512:	fa22 f303 	lsr.w	r3, r2, r3
 8008516:	01db      	lsls	r3, r3, #7
 8008518:	b2db      	uxtb	r3, r3
 800851a:	693a      	ldr	r2, [r7, #16]
 800851c:	4313      	orrs	r3, r2
 800851e:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8008520:	78fb      	ldrb	r3, [r7, #3]
 8008522:	015a      	lsls	r2, r3, #5
 8008524:	697b      	ldr	r3, [r7, #20]
 8008526:	4413      	add	r3, r2
 8008528:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800852c:	689b      	ldr	r3, [r3, #8]
 800852e:	693a      	ldr	r2, [r7, #16]
 8008530:	4013      	ands	r3, r2
 8008532:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008534:	68bb      	ldr	r3, [r7, #8]
}
 8008536:	4618      	mov	r0, r3
 8008538:	371c      	adds	r7, #28
 800853a:	46bd      	mov	sp, r7
 800853c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008540:	4770      	bx	lr

08008542 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8008542:	b480      	push	{r7}
 8008544:	b083      	sub	sp, #12
 8008546:	af00      	add	r7, sp, #0
 8008548:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	695b      	ldr	r3, [r3, #20]
 800854e:	f003 0301 	and.w	r3, r3, #1
}
 8008552:	4618      	mov	r0, r3
 8008554:	370c      	adds	r7, #12
 8008556:	46bd      	mov	sp, r7
 8008558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800855c:	4770      	bx	lr

0800855e <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800855e:	b480      	push	{r7}
 8008560:	b085      	sub	sp, #20
 8008562:	af00      	add	r7, sp, #0
 8008564:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	68fa      	ldr	r2, [r7, #12]
 8008574:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008578:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800857c:	f023 0307 	bic.w	r3, r3, #7
 8008580:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008588:	685b      	ldr	r3, [r3, #4]
 800858a:	68fa      	ldr	r2, [r7, #12]
 800858c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008590:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008594:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008596:	2300      	movs	r3, #0
}
 8008598:	4618      	mov	r0, r3
 800859a:	3714      	adds	r7, #20
 800859c:	46bd      	mov	sp, r7
 800859e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085a2:	4770      	bx	lr

080085a4 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 80085a4:	b480      	push	{r7}
 80085a6:	b087      	sub	sp, #28
 80085a8:	af00      	add	r7, sp, #0
 80085aa:	60f8      	str	r0, [r7, #12]
 80085ac:	460b      	mov	r3, r1
 80085ae:	607a      	str	r2, [r7, #4]
 80085b0:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	333c      	adds	r3, #60	; 0x3c
 80085ba:	3304      	adds	r3, #4
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80085c0:	693b      	ldr	r3, [r7, #16]
 80085c2:	4a26      	ldr	r2, [pc, #152]	; (800865c <USB_EP0_OutStart+0xb8>)
 80085c4:	4293      	cmp	r3, r2
 80085c6:	d90a      	bls.n	80085de <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80085c8:	697b      	ldr	r3, [r7, #20]
 80085ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80085d4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80085d8:	d101      	bne.n	80085de <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80085da:	2300      	movs	r3, #0
 80085dc:	e037      	b.n	800864e <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80085de:	697b      	ldr	r3, [r7, #20]
 80085e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80085e4:	461a      	mov	r2, r3
 80085e6:	2300      	movs	r3, #0
 80085e8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80085ea:	697b      	ldr	r3, [r7, #20]
 80085ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80085f0:	691b      	ldr	r3, [r3, #16]
 80085f2:	697a      	ldr	r2, [r7, #20]
 80085f4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80085f8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80085fc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80085fe:	697b      	ldr	r3, [r7, #20]
 8008600:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008604:	691b      	ldr	r3, [r3, #16]
 8008606:	697a      	ldr	r2, [r7, #20]
 8008608:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800860c:	f043 0318 	orr.w	r3, r3, #24
 8008610:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8008612:	697b      	ldr	r3, [r7, #20]
 8008614:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008618:	691b      	ldr	r3, [r3, #16]
 800861a:	697a      	ldr	r2, [r7, #20]
 800861c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008620:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8008624:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8008626:	7afb      	ldrb	r3, [r7, #11]
 8008628:	2b01      	cmp	r3, #1
 800862a:	d10f      	bne.n	800864c <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800862c:	697b      	ldr	r3, [r7, #20]
 800862e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008632:	461a      	mov	r2, r3
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8008638:	697b      	ldr	r3, [r7, #20]
 800863a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	697a      	ldr	r2, [r7, #20]
 8008642:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008646:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800864a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800864c:	2300      	movs	r3, #0
}
 800864e:	4618      	mov	r0, r3
 8008650:	371c      	adds	r7, #28
 8008652:	46bd      	mov	sp, r7
 8008654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008658:	4770      	bx	lr
 800865a:	bf00      	nop
 800865c:	4f54300a 	.word	0x4f54300a

08008660 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008660:	b480      	push	{r7}
 8008662:	b085      	sub	sp, #20
 8008664:	af00      	add	r7, sp, #0
 8008666:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008668:	2300      	movs	r3, #0
 800866a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	3301      	adds	r3, #1
 8008670:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	4a13      	ldr	r2, [pc, #76]	; (80086c4 <USB_CoreReset+0x64>)
 8008676:	4293      	cmp	r3, r2
 8008678:	d901      	bls.n	800867e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800867a:	2303      	movs	r3, #3
 800867c:	e01b      	b.n	80086b6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	691b      	ldr	r3, [r3, #16]
 8008682:	2b00      	cmp	r3, #0
 8008684:	daf2      	bge.n	800866c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8008686:	2300      	movs	r3, #0
 8008688:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	691b      	ldr	r3, [r3, #16]
 800868e:	f043 0201 	orr.w	r2, r3, #1
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	3301      	adds	r3, #1
 800869a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800869c:	68fb      	ldr	r3, [r7, #12]
 800869e:	4a09      	ldr	r2, [pc, #36]	; (80086c4 <USB_CoreReset+0x64>)
 80086a0:	4293      	cmp	r3, r2
 80086a2:	d901      	bls.n	80086a8 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80086a4:	2303      	movs	r3, #3
 80086a6:	e006      	b.n	80086b6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	691b      	ldr	r3, [r3, #16]
 80086ac:	f003 0301 	and.w	r3, r3, #1
 80086b0:	2b01      	cmp	r3, #1
 80086b2:	d0f0      	beq.n	8008696 <USB_CoreReset+0x36>

  return HAL_OK;
 80086b4:	2300      	movs	r3, #0
}
 80086b6:	4618      	mov	r0, r3
 80086b8:	3714      	adds	r7, #20
 80086ba:	46bd      	mov	sp, r7
 80086bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086c0:	4770      	bx	lr
 80086c2:	bf00      	nop
 80086c4:	00030d40 	.word	0x00030d40

080086c8 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80086c8:	b580      	push	{r7, lr}
 80086ca:	b084      	sub	sp, #16
 80086cc:	af00      	add	r7, sp, #0
 80086ce:	6078      	str	r0, [r7, #4]
 80086d0:	460b      	mov	r3, r1
 80086d2:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80086d4:	f44f 7007 	mov.w	r0, #540	; 0x21c
 80086d8:	f005 fbd4 	bl	800de84 <USBD_static_malloc>
 80086dc:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 80086de:	68fb      	ldr	r3, [r7, #12]
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	d109      	bne.n	80086f8 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	32b0      	adds	r2, #176	; 0xb0
 80086ee:	2100      	movs	r1, #0
 80086f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 80086f4:	2302      	movs	r3, #2
 80086f6:	e0d4      	b.n	80088a2 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 80086f8:	f44f 7207 	mov.w	r2, #540	; 0x21c
 80086fc:	2100      	movs	r1, #0
 80086fe:	68f8      	ldr	r0, [r7, #12]
 8008700:	f005 fc44 	bl	800df8c <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	32b0      	adds	r2, #176	; 0xb0
 800870e:	68f9      	ldr	r1, [r7, #12]
 8008710:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	32b0      	adds	r2, #176	; 0xb0
 800871e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	7c1b      	ldrb	r3, [r3, #16]
 800872c:	2b00      	cmp	r3, #0
 800872e:	d138      	bne.n	80087a2 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8008730:	4b5e      	ldr	r3, [pc, #376]	; (80088ac <USBD_CDC_Init+0x1e4>)
 8008732:	7819      	ldrb	r1, [r3, #0]
 8008734:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008738:	2202      	movs	r2, #2
 800873a:	6878      	ldr	r0, [r7, #4]
 800873c:	f005 fa7f 	bl	800dc3e <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8008740:	4b5a      	ldr	r3, [pc, #360]	; (80088ac <USBD_CDC_Init+0x1e4>)
 8008742:	781b      	ldrb	r3, [r3, #0]
 8008744:	f003 020f 	and.w	r2, r3, #15
 8008748:	6879      	ldr	r1, [r7, #4]
 800874a:	4613      	mov	r3, r2
 800874c:	009b      	lsls	r3, r3, #2
 800874e:	4413      	add	r3, r2
 8008750:	009b      	lsls	r3, r3, #2
 8008752:	440b      	add	r3, r1
 8008754:	3324      	adds	r3, #36	; 0x24
 8008756:	2201      	movs	r2, #1
 8008758:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800875a:	4b55      	ldr	r3, [pc, #340]	; (80088b0 <USBD_CDC_Init+0x1e8>)
 800875c:	7819      	ldrb	r1, [r3, #0]
 800875e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008762:	2202      	movs	r2, #2
 8008764:	6878      	ldr	r0, [r7, #4]
 8008766:	f005 fa6a 	bl	800dc3e <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800876a:	4b51      	ldr	r3, [pc, #324]	; (80088b0 <USBD_CDC_Init+0x1e8>)
 800876c:	781b      	ldrb	r3, [r3, #0]
 800876e:	f003 020f 	and.w	r2, r3, #15
 8008772:	6879      	ldr	r1, [r7, #4]
 8008774:	4613      	mov	r3, r2
 8008776:	009b      	lsls	r3, r3, #2
 8008778:	4413      	add	r3, r2
 800877a:	009b      	lsls	r3, r3, #2
 800877c:	440b      	add	r3, r1
 800877e:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8008782:	2201      	movs	r2, #1
 8008784:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8008786:	4b4b      	ldr	r3, [pc, #300]	; (80088b4 <USBD_CDC_Init+0x1ec>)
 8008788:	781b      	ldrb	r3, [r3, #0]
 800878a:	f003 020f 	and.w	r2, r3, #15
 800878e:	6879      	ldr	r1, [r7, #4]
 8008790:	4613      	mov	r3, r2
 8008792:	009b      	lsls	r3, r3, #2
 8008794:	4413      	add	r3, r2
 8008796:	009b      	lsls	r3, r3, #2
 8008798:	440b      	add	r3, r1
 800879a:	3326      	adds	r3, #38	; 0x26
 800879c:	2210      	movs	r2, #16
 800879e:	801a      	strh	r2, [r3, #0]
 80087a0:	e035      	b.n	800880e <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80087a2:	4b42      	ldr	r3, [pc, #264]	; (80088ac <USBD_CDC_Init+0x1e4>)
 80087a4:	7819      	ldrb	r1, [r3, #0]
 80087a6:	2340      	movs	r3, #64	; 0x40
 80087a8:	2202      	movs	r2, #2
 80087aa:	6878      	ldr	r0, [r7, #4]
 80087ac:	f005 fa47 	bl	800dc3e <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80087b0:	4b3e      	ldr	r3, [pc, #248]	; (80088ac <USBD_CDC_Init+0x1e4>)
 80087b2:	781b      	ldrb	r3, [r3, #0]
 80087b4:	f003 020f 	and.w	r2, r3, #15
 80087b8:	6879      	ldr	r1, [r7, #4]
 80087ba:	4613      	mov	r3, r2
 80087bc:	009b      	lsls	r3, r3, #2
 80087be:	4413      	add	r3, r2
 80087c0:	009b      	lsls	r3, r3, #2
 80087c2:	440b      	add	r3, r1
 80087c4:	3324      	adds	r3, #36	; 0x24
 80087c6:	2201      	movs	r2, #1
 80087c8:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80087ca:	4b39      	ldr	r3, [pc, #228]	; (80088b0 <USBD_CDC_Init+0x1e8>)
 80087cc:	7819      	ldrb	r1, [r3, #0]
 80087ce:	2340      	movs	r3, #64	; 0x40
 80087d0:	2202      	movs	r2, #2
 80087d2:	6878      	ldr	r0, [r7, #4]
 80087d4:	f005 fa33 	bl	800dc3e <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80087d8:	4b35      	ldr	r3, [pc, #212]	; (80088b0 <USBD_CDC_Init+0x1e8>)
 80087da:	781b      	ldrb	r3, [r3, #0]
 80087dc:	f003 020f 	and.w	r2, r3, #15
 80087e0:	6879      	ldr	r1, [r7, #4]
 80087e2:	4613      	mov	r3, r2
 80087e4:	009b      	lsls	r3, r3, #2
 80087e6:	4413      	add	r3, r2
 80087e8:	009b      	lsls	r3, r3, #2
 80087ea:	440b      	add	r3, r1
 80087ec:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80087f0:	2201      	movs	r2, #1
 80087f2:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80087f4:	4b2f      	ldr	r3, [pc, #188]	; (80088b4 <USBD_CDC_Init+0x1ec>)
 80087f6:	781b      	ldrb	r3, [r3, #0]
 80087f8:	f003 020f 	and.w	r2, r3, #15
 80087fc:	6879      	ldr	r1, [r7, #4]
 80087fe:	4613      	mov	r3, r2
 8008800:	009b      	lsls	r3, r3, #2
 8008802:	4413      	add	r3, r2
 8008804:	009b      	lsls	r3, r3, #2
 8008806:	440b      	add	r3, r1
 8008808:	3326      	adds	r3, #38	; 0x26
 800880a:	2210      	movs	r2, #16
 800880c:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800880e:	4b29      	ldr	r3, [pc, #164]	; (80088b4 <USBD_CDC_Init+0x1ec>)
 8008810:	7819      	ldrb	r1, [r3, #0]
 8008812:	2308      	movs	r3, #8
 8008814:	2203      	movs	r2, #3
 8008816:	6878      	ldr	r0, [r7, #4]
 8008818:	f005 fa11 	bl	800dc3e <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800881c:	4b25      	ldr	r3, [pc, #148]	; (80088b4 <USBD_CDC_Init+0x1ec>)
 800881e:	781b      	ldrb	r3, [r3, #0]
 8008820:	f003 020f 	and.w	r2, r3, #15
 8008824:	6879      	ldr	r1, [r7, #4]
 8008826:	4613      	mov	r3, r2
 8008828:	009b      	lsls	r3, r3, #2
 800882a:	4413      	add	r3, r2
 800882c:	009b      	lsls	r3, r3, #2
 800882e:	440b      	add	r3, r1
 8008830:	3324      	adds	r3, #36	; 0x24
 8008832:	2201      	movs	r2, #1
 8008834:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	2200      	movs	r2, #0
 800883a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008844:	687a      	ldr	r2, [r7, #4]
 8008846:	33b0      	adds	r3, #176	; 0xb0
 8008848:	009b      	lsls	r3, r3, #2
 800884a:	4413      	add	r3, r2
 800884c:	685b      	ldr	r3, [r3, #4]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8008852:	68fb      	ldr	r3, [r7, #12]
 8008854:	2200      	movs	r2, #0
 8008856:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	2200      	movs	r2, #0
 800885e:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8008868:	2b00      	cmp	r3, #0
 800886a:	d101      	bne.n	8008870 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800886c:	2302      	movs	r3, #2
 800886e:	e018      	b.n	80088a2 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	7c1b      	ldrb	r3, [r3, #16]
 8008874:	2b00      	cmp	r3, #0
 8008876:	d10a      	bne.n	800888e <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008878:	4b0d      	ldr	r3, [pc, #52]	; (80088b0 <USBD_CDC_Init+0x1e8>)
 800887a:	7819      	ldrb	r1, [r3, #0]
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008882:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008886:	6878      	ldr	r0, [r7, #4]
 8008888:	f005 fac8 	bl	800de1c <USBD_LL_PrepareReceive>
 800888c:	e008      	b.n	80088a0 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800888e:	4b08      	ldr	r3, [pc, #32]	; (80088b0 <USBD_CDC_Init+0x1e8>)
 8008890:	7819      	ldrb	r1, [r3, #0]
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008898:	2340      	movs	r3, #64	; 0x40
 800889a:	6878      	ldr	r0, [r7, #4]
 800889c:	f005 fabe 	bl	800de1c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80088a0:	2300      	movs	r3, #0
}
 80088a2:	4618      	mov	r0, r3
 80088a4:	3710      	adds	r7, #16
 80088a6:	46bd      	mov	sp, r7
 80088a8:	bd80      	pop	{r7, pc}
 80088aa:	bf00      	nop
 80088ac:	2000056b 	.word	0x2000056b
 80088b0:	2000056c 	.word	0x2000056c
 80088b4:	2000056d 	.word	0x2000056d

080088b8 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80088b8:	b580      	push	{r7, lr}
 80088ba:	b082      	sub	sp, #8
 80088bc:	af00      	add	r7, sp, #0
 80088be:	6078      	str	r0, [r7, #4]
 80088c0:	460b      	mov	r3, r1
 80088c2:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 80088c4:	4b3a      	ldr	r3, [pc, #232]	; (80089b0 <USBD_CDC_DeInit+0xf8>)
 80088c6:	781b      	ldrb	r3, [r3, #0]
 80088c8:	4619      	mov	r1, r3
 80088ca:	6878      	ldr	r0, [r7, #4]
 80088cc:	f005 f9dd 	bl	800dc8a <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 80088d0:	4b37      	ldr	r3, [pc, #220]	; (80089b0 <USBD_CDC_DeInit+0xf8>)
 80088d2:	781b      	ldrb	r3, [r3, #0]
 80088d4:	f003 020f 	and.w	r2, r3, #15
 80088d8:	6879      	ldr	r1, [r7, #4]
 80088da:	4613      	mov	r3, r2
 80088dc:	009b      	lsls	r3, r3, #2
 80088de:	4413      	add	r3, r2
 80088e0:	009b      	lsls	r3, r3, #2
 80088e2:	440b      	add	r3, r1
 80088e4:	3324      	adds	r3, #36	; 0x24
 80088e6:	2200      	movs	r2, #0
 80088e8:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 80088ea:	4b32      	ldr	r3, [pc, #200]	; (80089b4 <USBD_CDC_DeInit+0xfc>)
 80088ec:	781b      	ldrb	r3, [r3, #0]
 80088ee:	4619      	mov	r1, r3
 80088f0:	6878      	ldr	r0, [r7, #4]
 80088f2:	f005 f9ca 	bl	800dc8a <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 80088f6:	4b2f      	ldr	r3, [pc, #188]	; (80089b4 <USBD_CDC_DeInit+0xfc>)
 80088f8:	781b      	ldrb	r3, [r3, #0]
 80088fa:	f003 020f 	and.w	r2, r3, #15
 80088fe:	6879      	ldr	r1, [r7, #4]
 8008900:	4613      	mov	r3, r2
 8008902:	009b      	lsls	r3, r3, #2
 8008904:	4413      	add	r3, r2
 8008906:	009b      	lsls	r3, r3, #2
 8008908:	440b      	add	r3, r1
 800890a:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800890e:	2200      	movs	r2, #0
 8008910:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8008912:	4b29      	ldr	r3, [pc, #164]	; (80089b8 <USBD_CDC_DeInit+0x100>)
 8008914:	781b      	ldrb	r3, [r3, #0]
 8008916:	4619      	mov	r1, r3
 8008918:	6878      	ldr	r0, [r7, #4]
 800891a:	f005 f9b6 	bl	800dc8a <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800891e:	4b26      	ldr	r3, [pc, #152]	; (80089b8 <USBD_CDC_DeInit+0x100>)
 8008920:	781b      	ldrb	r3, [r3, #0]
 8008922:	f003 020f 	and.w	r2, r3, #15
 8008926:	6879      	ldr	r1, [r7, #4]
 8008928:	4613      	mov	r3, r2
 800892a:	009b      	lsls	r3, r3, #2
 800892c:	4413      	add	r3, r2
 800892e:	009b      	lsls	r3, r3, #2
 8008930:	440b      	add	r3, r1
 8008932:	3324      	adds	r3, #36	; 0x24
 8008934:	2200      	movs	r2, #0
 8008936:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8008938:	4b1f      	ldr	r3, [pc, #124]	; (80089b8 <USBD_CDC_DeInit+0x100>)
 800893a:	781b      	ldrb	r3, [r3, #0]
 800893c:	f003 020f 	and.w	r2, r3, #15
 8008940:	6879      	ldr	r1, [r7, #4]
 8008942:	4613      	mov	r3, r2
 8008944:	009b      	lsls	r3, r3, #2
 8008946:	4413      	add	r3, r2
 8008948:	009b      	lsls	r3, r3, #2
 800894a:	440b      	add	r3, r1
 800894c:	3326      	adds	r3, #38	; 0x26
 800894e:	2200      	movs	r2, #0
 8008950:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	32b0      	adds	r2, #176	; 0xb0
 800895c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008960:	2b00      	cmp	r3, #0
 8008962:	d01f      	beq.n	80089a4 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800896a:	687a      	ldr	r2, [r7, #4]
 800896c:	33b0      	adds	r3, #176	; 0xb0
 800896e:	009b      	lsls	r3, r3, #2
 8008970:	4413      	add	r3, r2
 8008972:	685b      	ldr	r3, [r3, #4]
 8008974:	685b      	ldr	r3, [r3, #4]
 8008976:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	32b0      	adds	r2, #176	; 0xb0
 8008982:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008986:	4618      	mov	r0, r3
 8008988:	f005 fa8a 	bl	800dea0 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	32b0      	adds	r2, #176	; 0xb0
 8008996:	2100      	movs	r1, #0
 8008998:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	2200      	movs	r2, #0
 80089a0:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 80089a4:	2300      	movs	r3, #0
}
 80089a6:	4618      	mov	r0, r3
 80089a8:	3708      	adds	r7, #8
 80089aa:	46bd      	mov	sp, r7
 80089ac:	bd80      	pop	{r7, pc}
 80089ae:	bf00      	nop
 80089b0:	2000056b 	.word	0x2000056b
 80089b4:	2000056c 	.word	0x2000056c
 80089b8:	2000056d 	.word	0x2000056d

080089bc <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 80089bc:	b580      	push	{r7, lr}
 80089be:	b086      	sub	sp, #24
 80089c0:	af00      	add	r7, sp, #0
 80089c2:	6078      	str	r0, [r7, #4]
 80089c4:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	32b0      	adds	r2, #176	; 0xb0
 80089d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80089d4:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 80089d6:	2300      	movs	r3, #0
 80089d8:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 80089da:	2300      	movs	r3, #0
 80089dc:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 80089de:	2300      	movs	r3, #0
 80089e0:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 80089e2:	693b      	ldr	r3, [r7, #16]
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	d101      	bne.n	80089ec <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 80089e8:	2303      	movs	r3, #3
 80089ea:	e0bf      	b.n	8008b6c <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80089ec:	683b      	ldr	r3, [r7, #0]
 80089ee:	781b      	ldrb	r3, [r3, #0]
 80089f0:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	d050      	beq.n	8008a9a <USBD_CDC_Setup+0xde>
 80089f8:	2b20      	cmp	r3, #32
 80089fa:	f040 80af 	bne.w	8008b5c <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80089fe:	683b      	ldr	r3, [r7, #0]
 8008a00:	88db      	ldrh	r3, [r3, #6]
 8008a02:	2b00      	cmp	r3, #0
 8008a04:	d03a      	beq.n	8008a7c <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8008a06:	683b      	ldr	r3, [r7, #0]
 8008a08:	781b      	ldrb	r3, [r3, #0]
 8008a0a:	b25b      	sxtb	r3, r3
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	da1b      	bge.n	8008a48 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008a16:	687a      	ldr	r2, [r7, #4]
 8008a18:	33b0      	adds	r3, #176	; 0xb0
 8008a1a:	009b      	lsls	r3, r3, #2
 8008a1c:	4413      	add	r3, r2
 8008a1e:	685b      	ldr	r3, [r3, #4]
 8008a20:	689b      	ldr	r3, [r3, #8]
 8008a22:	683a      	ldr	r2, [r7, #0]
 8008a24:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8008a26:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008a28:	683a      	ldr	r2, [r7, #0]
 8008a2a:	88d2      	ldrh	r2, [r2, #6]
 8008a2c:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8008a2e:	683b      	ldr	r3, [r7, #0]
 8008a30:	88db      	ldrh	r3, [r3, #6]
 8008a32:	2b07      	cmp	r3, #7
 8008a34:	bf28      	it	cs
 8008a36:	2307      	movcs	r3, #7
 8008a38:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8008a3a:	693b      	ldr	r3, [r7, #16]
 8008a3c:	89fa      	ldrh	r2, [r7, #14]
 8008a3e:	4619      	mov	r1, r3
 8008a40:	6878      	ldr	r0, [r7, #4]
 8008a42:	f001 fd89 	bl	800a558 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8008a46:	e090      	b.n	8008b6a <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8008a48:	683b      	ldr	r3, [r7, #0]
 8008a4a:	785a      	ldrb	r2, [r3, #1]
 8008a4c:	693b      	ldr	r3, [r7, #16]
 8008a4e:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8008a52:	683b      	ldr	r3, [r7, #0]
 8008a54:	88db      	ldrh	r3, [r3, #6]
 8008a56:	2b3f      	cmp	r3, #63	; 0x3f
 8008a58:	d803      	bhi.n	8008a62 <USBD_CDC_Setup+0xa6>
 8008a5a:	683b      	ldr	r3, [r7, #0]
 8008a5c:	88db      	ldrh	r3, [r3, #6]
 8008a5e:	b2da      	uxtb	r2, r3
 8008a60:	e000      	b.n	8008a64 <USBD_CDC_Setup+0xa8>
 8008a62:	2240      	movs	r2, #64	; 0x40
 8008a64:	693b      	ldr	r3, [r7, #16]
 8008a66:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8008a6a:	6939      	ldr	r1, [r7, #16]
 8008a6c:	693b      	ldr	r3, [r7, #16]
 8008a6e:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8008a72:	461a      	mov	r2, r3
 8008a74:	6878      	ldr	r0, [r7, #4]
 8008a76:	f001 fd9b 	bl	800a5b0 <USBD_CtlPrepareRx>
      break;
 8008a7a:	e076      	b.n	8008b6a <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008a82:	687a      	ldr	r2, [r7, #4]
 8008a84:	33b0      	adds	r3, #176	; 0xb0
 8008a86:	009b      	lsls	r3, r3, #2
 8008a88:	4413      	add	r3, r2
 8008a8a:	685b      	ldr	r3, [r3, #4]
 8008a8c:	689b      	ldr	r3, [r3, #8]
 8008a8e:	683a      	ldr	r2, [r7, #0]
 8008a90:	7850      	ldrb	r0, [r2, #1]
 8008a92:	2200      	movs	r2, #0
 8008a94:	6839      	ldr	r1, [r7, #0]
 8008a96:	4798      	blx	r3
      break;
 8008a98:	e067      	b.n	8008b6a <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008a9a:	683b      	ldr	r3, [r7, #0]
 8008a9c:	785b      	ldrb	r3, [r3, #1]
 8008a9e:	2b0b      	cmp	r3, #11
 8008aa0:	d851      	bhi.n	8008b46 <USBD_CDC_Setup+0x18a>
 8008aa2:	a201      	add	r2, pc, #4	; (adr r2, 8008aa8 <USBD_CDC_Setup+0xec>)
 8008aa4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008aa8:	08008ad9 	.word	0x08008ad9
 8008aac:	08008b55 	.word	0x08008b55
 8008ab0:	08008b47 	.word	0x08008b47
 8008ab4:	08008b47 	.word	0x08008b47
 8008ab8:	08008b47 	.word	0x08008b47
 8008abc:	08008b47 	.word	0x08008b47
 8008ac0:	08008b47 	.word	0x08008b47
 8008ac4:	08008b47 	.word	0x08008b47
 8008ac8:	08008b47 	.word	0x08008b47
 8008acc:	08008b47 	.word	0x08008b47
 8008ad0:	08008b03 	.word	0x08008b03
 8008ad4:	08008b2d 	.word	0x08008b2d
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008ade:	b2db      	uxtb	r3, r3
 8008ae0:	2b03      	cmp	r3, #3
 8008ae2:	d107      	bne.n	8008af4 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8008ae4:	f107 030a 	add.w	r3, r7, #10
 8008ae8:	2202      	movs	r2, #2
 8008aea:	4619      	mov	r1, r3
 8008aec:	6878      	ldr	r0, [r7, #4]
 8008aee:	f001 fd33 	bl	800a558 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008af2:	e032      	b.n	8008b5a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8008af4:	6839      	ldr	r1, [r7, #0]
 8008af6:	6878      	ldr	r0, [r7, #4]
 8008af8:	f001 fcbd 	bl	800a476 <USBD_CtlError>
            ret = USBD_FAIL;
 8008afc:	2303      	movs	r3, #3
 8008afe:	75fb      	strb	r3, [r7, #23]
          break;
 8008b00:	e02b      	b.n	8008b5a <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008b08:	b2db      	uxtb	r3, r3
 8008b0a:	2b03      	cmp	r3, #3
 8008b0c:	d107      	bne.n	8008b1e <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8008b0e:	f107 030d 	add.w	r3, r7, #13
 8008b12:	2201      	movs	r2, #1
 8008b14:	4619      	mov	r1, r3
 8008b16:	6878      	ldr	r0, [r7, #4]
 8008b18:	f001 fd1e 	bl	800a558 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008b1c:	e01d      	b.n	8008b5a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8008b1e:	6839      	ldr	r1, [r7, #0]
 8008b20:	6878      	ldr	r0, [r7, #4]
 8008b22:	f001 fca8 	bl	800a476 <USBD_CtlError>
            ret = USBD_FAIL;
 8008b26:	2303      	movs	r3, #3
 8008b28:	75fb      	strb	r3, [r7, #23]
          break;
 8008b2a:	e016      	b.n	8008b5a <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008b32:	b2db      	uxtb	r3, r3
 8008b34:	2b03      	cmp	r3, #3
 8008b36:	d00f      	beq.n	8008b58 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8008b38:	6839      	ldr	r1, [r7, #0]
 8008b3a:	6878      	ldr	r0, [r7, #4]
 8008b3c:	f001 fc9b 	bl	800a476 <USBD_CtlError>
            ret = USBD_FAIL;
 8008b40:	2303      	movs	r3, #3
 8008b42:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8008b44:	e008      	b.n	8008b58 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8008b46:	6839      	ldr	r1, [r7, #0]
 8008b48:	6878      	ldr	r0, [r7, #4]
 8008b4a:	f001 fc94 	bl	800a476 <USBD_CtlError>
          ret = USBD_FAIL;
 8008b4e:	2303      	movs	r3, #3
 8008b50:	75fb      	strb	r3, [r7, #23]
          break;
 8008b52:	e002      	b.n	8008b5a <USBD_CDC_Setup+0x19e>
          break;
 8008b54:	bf00      	nop
 8008b56:	e008      	b.n	8008b6a <USBD_CDC_Setup+0x1ae>
          break;
 8008b58:	bf00      	nop
      }
      break;
 8008b5a:	e006      	b.n	8008b6a <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8008b5c:	6839      	ldr	r1, [r7, #0]
 8008b5e:	6878      	ldr	r0, [r7, #4]
 8008b60:	f001 fc89 	bl	800a476 <USBD_CtlError>
      ret = USBD_FAIL;
 8008b64:	2303      	movs	r3, #3
 8008b66:	75fb      	strb	r3, [r7, #23]
      break;
 8008b68:	bf00      	nop
  }

  return (uint8_t)ret;
 8008b6a:	7dfb      	ldrb	r3, [r7, #23]
}
 8008b6c:	4618      	mov	r0, r3
 8008b6e:	3718      	adds	r7, #24
 8008b70:	46bd      	mov	sp, r7
 8008b72:	bd80      	pop	{r7, pc}

08008b74 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008b74:	b580      	push	{r7, lr}
 8008b76:	b084      	sub	sp, #16
 8008b78:	af00      	add	r7, sp, #0
 8008b7a:	6078      	str	r0, [r7, #4]
 8008b7c:	460b      	mov	r3, r1
 8008b7e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8008b86:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	32b0      	adds	r2, #176	; 0xb0
 8008b92:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	d101      	bne.n	8008b9e <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8008b9a:	2303      	movs	r3, #3
 8008b9c:	e065      	b.n	8008c6a <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	32b0      	adds	r2, #176	; 0xb0
 8008ba8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008bac:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8008bae:	78fb      	ldrb	r3, [r7, #3]
 8008bb0:	f003 020f 	and.w	r2, r3, #15
 8008bb4:	6879      	ldr	r1, [r7, #4]
 8008bb6:	4613      	mov	r3, r2
 8008bb8:	009b      	lsls	r3, r3, #2
 8008bba:	4413      	add	r3, r2
 8008bbc:	009b      	lsls	r3, r3, #2
 8008bbe:	440b      	add	r3, r1
 8008bc0:	3318      	adds	r3, #24
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	d02f      	beq.n	8008c28 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8008bc8:	78fb      	ldrb	r3, [r7, #3]
 8008bca:	f003 020f 	and.w	r2, r3, #15
 8008bce:	6879      	ldr	r1, [r7, #4]
 8008bd0:	4613      	mov	r3, r2
 8008bd2:	009b      	lsls	r3, r3, #2
 8008bd4:	4413      	add	r3, r2
 8008bd6:	009b      	lsls	r3, r3, #2
 8008bd8:	440b      	add	r3, r1
 8008bda:	3318      	adds	r3, #24
 8008bdc:	681a      	ldr	r2, [r3, #0]
 8008bde:	78fb      	ldrb	r3, [r7, #3]
 8008be0:	f003 010f 	and.w	r1, r3, #15
 8008be4:	68f8      	ldr	r0, [r7, #12]
 8008be6:	460b      	mov	r3, r1
 8008be8:	00db      	lsls	r3, r3, #3
 8008bea:	440b      	add	r3, r1
 8008bec:	009b      	lsls	r3, r3, #2
 8008bee:	4403      	add	r3, r0
 8008bf0:	3348      	adds	r3, #72	; 0x48
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	fbb2 f1f3 	udiv	r1, r2, r3
 8008bf8:	fb01 f303 	mul.w	r3, r1, r3
 8008bfc:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d112      	bne.n	8008c28 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8008c02:	78fb      	ldrb	r3, [r7, #3]
 8008c04:	f003 020f 	and.w	r2, r3, #15
 8008c08:	6879      	ldr	r1, [r7, #4]
 8008c0a:	4613      	mov	r3, r2
 8008c0c:	009b      	lsls	r3, r3, #2
 8008c0e:	4413      	add	r3, r2
 8008c10:	009b      	lsls	r3, r3, #2
 8008c12:	440b      	add	r3, r1
 8008c14:	3318      	adds	r3, #24
 8008c16:	2200      	movs	r2, #0
 8008c18:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8008c1a:	78f9      	ldrb	r1, [r7, #3]
 8008c1c:	2300      	movs	r3, #0
 8008c1e:	2200      	movs	r2, #0
 8008c20:	6878      	ldr	r0, [r7, #4]
 8008c22:	f005 f8da 	bl	800ddda <USBD_LL_Transmit>
 8008c26:	e01f      	b.n	8008c68 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8008c28:	68bb      	ldr	r3, [r7, #8]
 8008c2a:	2200      	movs	r2, #0
 8008c2c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008c36:	687a      	ldr	r2, [r7, #4]
 8008c38:	33b0      	adds	r3, #176	; 0xb0
 8008c3a:	009b      	lsls	r3, r3, #2
 8008c3c:	4413      	add	r3, r2
 8008c3e:	685b      	ldr	r3, [r3, #4]
 8008c40:	691b      	ldr	r3, [r3, #16]
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	d010      	beq.n	8008c68 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008c4c:	687a      	ldr	r2, [r7, #4]
 8008c4e:	33b0      	adds	r3, #176	; 0xb0
 8008c50:	009b      	lsls	r3, r3, #2
 8008c52:	4413      	add	r3, r2
 8008c54:	685b      	ldr	r3, [r3, #4]
 8008c56:	691b      	ldr	r3, [r3, #16]
 8008c58:	68ba      	ldr	r2, [r7, #8]
 8008c5a:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 8008c5e:	68ba      	ldr	r2, [r7, #8]
 8008c60:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8008c64:	78fa      	ldrb	r2, [r7, #3]
 8008c66:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8008c68:	2300      	movs	r3, #0
}
 8008c6a:	4618      	mov	r0, r3
 8008c6c:	3710      	adds	r7, #16
 8008c6e:	46bd      	mov	sp, r7
 8008c70:	bd80      	pop	{r7, pc}

08008c72 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008c72:	b580      	push	{r7, lr}
 8008c74:	b084      	sub	sp, #16
 8008c76:	af00      	add	r7, sp, #0
 8008c78:	6078      	str	r0, [r7, #4]
 8008c7a:	460b      	mov	r3, r1
 8008c7c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	32b0      	adds	r2, #176	; 0xb0
 8008c88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c8c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	32b0      	adds	r2, #176	; 0xb0
 8008c98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	d101      	bne.n	8008ca4 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8008ca0:	2303      	movs	r3, #3
 8008ca2:	e01a      	b.n	8008cda <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8008ca4:	78fb      	ldrb	r3, [r7, #3]
 8008ca6:	4619      	mov	r1, r3
 8008ca8:	6878      	ldr	r0, [r7, #4]
 8008caa:	f005 f8d8 	bl	800de5e <USBD_LL_GetRxDataSize>
 8008cae:	4602      	mov	r2, r0
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008cbc:	687a      	ldr	r2, [r7, #4]
 8008cbe:	33b0      	adds	r3, #176	; 0xb0
 8008cc0:	009b      	lsls	r3, r3, #2
 8008cc2:	4413      	add	r3, r2
 8008cc4:	685b      	ldr	r3, [r3, #4]
 8008cc6:	68db      	ldr	r3, [r3, #12]
 8008cc8:	68fa      	ldr	r2, [r7, #12]
 8008cca:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8008cce:	68fa      	ldr	r2, [r7, #12]
 8008cd0:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8008cd4:	4611      	mov	r1, r2
 8008cd6:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8008cd8:	2300      	movs	r3, #0
}
 8008cda:	4618      	mov	r0, r3
 8008cdc:	3710      	adds	r7, #16
 8008cde:	46bd      	mov	sp, r7
 8008ce0:	bd80      	pop	{r7, pc}

08008ce2 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8008ce2:	b580      	push	{r7, lr}
 8008ce4:	b084      	sub	sp, #16
 8008ce6:	af00      	add	r7, sp, #0
 8008ce8:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	32b0      	adds	r2, #176	; 0xb0
 8008cf4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008cf8:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	d101      	bne.n	8008d04 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8008d00:	2303      	movs	r3, #3
 8008d02:	e025      	b.n	8008d50 <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008d0a:	687a      	ldr	r2, [r7, #4]
 8008d0c:	33b0      	adds	r3, #176	; 0xb0
 8008d0e:	009b      	lsls	r3, r3, #2
 8008d10:	4413      	add	r3, r2
 8008d12:	685b      	ldr	r3, [r3, #4]
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d01a      	beq.n	8008d4e <USBD_CDC_EP0_RxReady+0x6c>
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8008d1e:	2bff      	cmp	r3, #255	; 0xff
 8008d20:	d015      	beq.n	8008d4e <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008d28:	687a      	ldr	r2, [r7, #4]
 8008d2a:	33b0      	adds	r3, #176	; 0xb0
 8008d2c:	009b      	lsls	r3, r3, #2
 8008d2e:	4413      	add	r3, r2
 8008d30:	685b      	ldr	r3, [r3, #4]
 8008d32:	689b      	ldr	r3, [r3, #8]
 8008d34:	68fa      	ldr	r2, [r7, #12]
 8008d36:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 8008d3a:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8008d3c:	68fa      	ldr	r2, [r7, #12]
 8008d3e:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8008d42:	b292      	uxth	r2, r2
 8008d44:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8008d46:	68fb      	ldr	r3, [r7, #12]
 8008d48:	22ff      	movs	r2, #255	; 0xff
 8008d4a:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 8008d4e:	2300      	movs	r3, #0
}
 8008d50:	4618      	mov	r0, r3
 8008d52:	3710      	adds	r7, #16
 8008d54:	46bd      	mov	sp, r7
 8008d56:	bd80      	pop	{r7, pc}

08008d58 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8008d58:	b580      	push	{r7, lr}
 8008d5a:	b086      	sub	sp, #24
 8008d5c:	af00      	add	r7, sp, #0
 8008d5e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008d60:	2182      	movs	r1, #130	; 0x82
 8008d62:	4818      	ldr	r0, [pc, #96]	; (8008dc4 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008d64:	f000 fd4f 	bl	8009806 <USBD_GetEpDesc>
 8008d68:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8008d6a:	2101      	movs	r1, #1
 8008d6c:	4815      	ldr	r0, [pc, #84]	; (8008dc4 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008d6e:	f000 fd4a 	bl	8009806 <USBD_GetEpDesc>
 8008d72:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008d74:	2181      	movs	r1, #129	; 0x81
 8008d76:	4813      	ldr	r0, [pc, #76]	; (8008dc4 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008d78:	f000 fd45 	bl	8009806 <USBD_GetEpDesc>
 8008d7c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8008d7e:	697b      	ldr	r3, [r7, #20]
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	d002      	beq.n	8008d8a <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8008d84:	697b      	ldr	r3, [r7, #20]
 8008d86:	2210      	movs	r2, #16
 8008d88:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8008d8a:	693b      	ldr	r3, [r7, #16]
 8008d8c:	2b00      	cmp	r3, #0
 8008d8e:	d006      	beq.n	8008d9e <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008d90:	693b      	ldr	r3, [r7, #16]
 8008d92:	2200      	movs	r2, #0
 8008d94:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008d98:	711a      	strb	r2, [r3, #4]
 8008d9a:	2200      	movs	r2, #0
 8008d9c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	d006      	beq.n	8008db2 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008da4:	68fb      	ldr	r3, [r7, #12]
 8008da6:	2200      	movs	r2, #0
 8008da8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008dac:	711a      	strb	r2, [r3, #4]
 8008dae:	2200      	movs	r2, #0
 8008db0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	2243      	movs	r2, #67	; 0x43
 8008db6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008db8:	4b02      	ldr	r3, [pc, #8]	; (8008dc4 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8008dba:	4618      	mov	r0, r3
 8008dbc:	3718      	adds	r7, #24
 8008dbe:	46bd      	mov	sp, r7
 8008dc0:	bd80      	pop	{r7, pc}
 8008dc2:	bf00      	nop
 8008dc4:	20000528 	.word	0x20000528

08008dc8 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8008dc8:	b580      	push	{r7, lr}
 8008dca:	b086      	sub	sp, #24
 8008dcc:	af00      	add	r7, sp, #0
 8008dce:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008dd0:	2182      	movs	r1, #130	; 0x82
 8008dd2:	4818      	ldr	r0, [pc, #96]	; (8008e34 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008dd4:	f000 fd17 	bl	8009806 <USBD_GetEpDesc>
 8008dd8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8008dda:	2101      	movs	r1, #1
 8008ddc:	4815      	ldr	r0, [pc, #84]	; (8008e34 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008dde:	f000 fd12 	bl	8009806 <USBD_GetEpDesc>
 8008de2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008de4:	2181      	movs	r1, #129	; 0x81
 8008de6:	4813      	ldr	r0, [pc, #76]	; (8008e34 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008de8:	f000 fd0d 	bl	8009806 <USBD_GetEpDesc>
 8008dec:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8008dee:	697b      	ldr	r3, [r7, #20]
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	d002      	beq.n	8008dfa <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8008df4:	697b      	ldr	r3, [r7, #20]
 8008df6:	2210      	movs	r2, #16
 8008df8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8008dfa:	693b      	ldr	r3, [r7, #16]
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	d006      	beq.n	8008e0e <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8008e00:	693b      	ldr	r3, [r7, #16]
 8008e02:	2200      	movs	r2, #0
 8008e04:	711a      	strb	r2, [r3, #4]
 8008e06:	2200      	movs	r2, #0
 8008e08:	f042 0202 	orr.w	r2, r2, #2
 8008e0c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	d006      	beq.n	8008e22 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	2200      	movs	r2, #0
 8008e18:	711a      	strb	r2, [r3, #4]
 8008e1a:	2200      	movs	r2, #0
 8008e1c:	f042 0202 	orr.w	r2, r2, #2
 8008e20:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	2243      	movs	r2, #67	; 0x43
 8008e26:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008e28:	4b02      	ldr	r3, [pc, #8]	; (8008e34 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8008e2a:	4618      	mov	r0, r3
 8008e2c:	3718      	adds	r7, #24
 8008e2e:	46bd      	mov	sp, r7
 8008e30:	bd80      	pop	{r7, pc}
 8008e32:	bf00      	nop
 8008e34:	20000528 	.word	0x20000528

08008e38 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8008e38:	b580      	push	{r7, lr}
 8008e3a:	b086      	sub	sp, #24
 8008e3c:	af00      	add	r7, sp, #0
 8008e3e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008e40:	2182      	movs	r1, #130	; 0x82
 8008e42:	4818      	ldr	r0, [pc, #96]	; (8008ea4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008e44:	f000 fcdf 	bl	8009806 <USBD_GetEpDesc>
 8008e48:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8008e4a:	2101      	movs	r1, #1
 8008e4c:	4815      	ldr	r0, [pc, #84]	; (8008ea4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008e4e:	f000 fcda 	bl	8009806 <USBD_GetEpDesc>
 8008e52:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008e54:	2181      	movs	r1, #129	; 0x81
 8008e56:	4813      	ldr	r0, [pc, #76]	; (8008ea4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008e58:	f000 fcd5 	bl	8009806 <USBD_GetEpDesc>
 8008e5c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8008e5e:	697b      	ldr	r3, [r7, #20]
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	d002      	beq.n	8008e6a <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8008e64:	697b      	ldr	r3, [r7, #20]
 8008e66:	2210      	movs	r2, #16
 8008e68:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8008e6a:	693b      	ldr	r3, [r7, #16]
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	d006      	beq.n	8008e7e <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008e70:	693b      	ldr	r3, [r7, #16]
 8008e72:	2200      	movs	r2, #0
 8008e74:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008e78:	711a      	strb	r2, [r3, #4]
 8008e7a:	2200      	movs	r2, #0
 8008e7c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	2b00      	cmp	r3, #0
 8008e82:	d006      	beq.n	8008e92 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	2200      	movs	r2, #0
 8008e88:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008e8c:	711a      	strb	r2, [r3, #4]
 8008e8e:	2200      	movs	r2, #0
 8008e90:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	2243      	movs	r2, #67	; 0x43
 8008e96:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008e98:	4b02      	ldr	r3, [pc, #8]	; (8008ea4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8008e9a:	4618      	mov	r0, r3
 8008e9c:	3718      	adds	r7, #24
 8008e9e:	46bd      	mov	sp, r7
 8008ea0:	bd80      	pop	{r7, pc}
 8008ea2:	bf00      	nop
 8008ea4:	20000528 	.word	0x20000528

08008ea8 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8008ea8:	b480      	push	{r7}
 8008eaa:	b083      	sub	sp, #12
 8008eac:	af00      	add	r7, sp, #0
 8008eae:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	220a      	movs	r2, #10
 8008eb4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8008eb6:	4b03      	ldr	r3, [pc, #12]	; (8008ec4 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8008eb8:	4618      	mov	r0, r3
 8008eba:	370c      	adds	r7, #12
 8008ebc:	46bd      	mov	sp, r7
 8008ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ec2:	4770      	bx	lr
 8008ec4:	200004e4 	.word	0x200004e4

08008ec8 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8008ec8:	b480      	push	{r7}
 8008eca:	b083      	sub	sp, #12
 8008ecc:	af00      	add	r7, sp, #0
 8008ece:	6078      	str	r0, [r7, #4]
 8008ed0:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8008ed2:	683b      	ldr	r3, [r7, #0]
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	d101      	bne.n	8008edc <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8008ed8:	2303      	movs	r3, #3
 8008eda:	e009      	b.n	8008ef0 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008ee2:	687a      	ldr	r2, [r7, #4]
 8008ee4:	33b0      	adds	r3, #176	; 0xb0
 8008ee6:	009b      	lsls	r3, r3, #2
 8008ee8:	4413      	add	r3, r2
 8008eea:	683a      	ldr	r2, [r7, #0]
 8008eec:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8008eee:	2300      	movs	r3, #0
}
 8008ef0:	4618      	mov	r0, r3
 8008ef2:	370c      	adds	r7, #12
 8008ef4:	46bd      	mov	sp, r7
 8008ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008efa:	4770      	bx	lr

08008efc <USBD_CDC_SetTxBuffer>:
  * @param  length: Tx Buffer length
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8008efc:	b480      	push	{r7}
 8008efe:	b087      	sub	sp, #28
 8008f00:	af00      	add	r7, sp, #0
 8008f02:	60f8      	str	r0, [r7, #12]
 8008f04:	60b9      	str	r1, [r7, #8]
 8008f06:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	32b0      	adds	r2, #176	; 0xb0
 8008f12:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f16:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 8008f18:	697b      	ldr	r3, [r7, #20]
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	d101      	bne.n	8008f22 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8008f1e:	2303      	movs	r3, #3
 8008f20:	e008      	b.n	8008f34 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8008f22:	697b      	ldr	r3, [r7, #20]
 8008f24:	68ba      	ldr	r2, [r7, #8]
 8008f26:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8008f2a:	697b      	ldr	r3, [r7, #20]
 8008f2c:	687a      	ldr	r2, [r7, #4]
 8008f2e:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8008f32:	2300      	movs	r3, #0
}
 8008f34:	4618      	mov	r0, r3
 8008f36:	371c      	adds	r7, #28
 8008f38:	46bd      	mov	sp, r7
 8008f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f3e:	4770      	bx	lr

08008f40 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8008f40:	b480      	push	{r7}
 8008f42:	b085      	sub	sp, #20
 8008f44:	af00      	add	r7, sp, #0
 8008f46:	6078      	str	r0, [r7, #4]
 8008f48:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	32b0      	adds	r2, #176	; 0xb0
 8008f54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f58:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	2b00      	cmp	r3, #0
 8008f5e:	d101      	bne.n	8008f64 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8008f60:	2303      	movs	r3, #3
 8008f62:	e004      	b.n	8008f6e <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	683a      	ldr	r2, [r7, #0]
 8008f68:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8008f6c:	2300      	movs	r3, #0
}
 8008f6e:	4618      	mov	r0, r3
 8008f70:	3714      	adds	r7, #20
 8008f72:	46bd      	mov	sp, r7
 8008f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f78:	4770      	bx	lr
	...

08008f7c <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8008f7c:	b580      	push	{r7, lr}
 8008f7e:	b084      	sub	sp, #16
 8008f80:	af00      	add	r7, sp, #0
 8008f82:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	32b0      	adds	r2, #176	; 0xb0
 8008f8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f92:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8008f94:	2301      	movs	r3, #1
 8008f96:	73fb      	strb	r3, [r7, #15]

#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */
  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	32b0      	adds	r2, #176	; 0xb0
 8008fa2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008fa6:	2b00      	cmp	r3, #0
 8008fa8:	d101      	bne.n	8008fae <USBD_CDC_TransmitPacket+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8008faa:	2303      	movs	r3, #3
 8008fac:	e025      	b.n	8008ffa <USBD_CDC_TransmitPacket+0x7e>
  }

  if (hcdc->TxState == 0U)
 8008fae:	68bb      	ldr	r3, [r7, #8]
 8008fb0:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	d11f      	bne.n	8008ff8 <USBD_CDC_TransmitPacket+0x7c>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8008fb8:	68bb      	ldr	r3, [r7, #8]
 8008fba:	2201      	movs	r2, #1
 8008fbc:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8008fc0:	4b10      	ldr	r3, [pc, #64]	; (8009004 <USBD_CDC_TransmitPacket+0x88>)
 8008fc2:	781b      	ldrb	r3, [r3, #0]
 8008fc4:	f003 020f 	and.w	r2, r3, #15
 8008fc8:	68bb      	ldr	r3, [r7, #8]
 8008fca:	f8d3 1210 	ldr.w	r1, [r3, #528]	; 0x210
 8008fce:	6878      	ldr	r0, [r7, #4]
 8008fd0:	4613      	mov	r3, r2
 8008fd2:	009b      	lsls	r3, r3, #2
 8008fd4:	4413      	add	r3, r2
 8008fd6:	009b      	lsls	r3, r3, #2
 8008fd8:	4403      	add	r3, r0
 8008fda:	3318      	adds	r3, #24
 8008fdc:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8008fde:	4b09      	ldr	r3, [pc, #36]	; (8009004 <USBD_CDC_TransmitPacket+0x88>)
 8008fe0:	7819      	ldrb	r1, [r3, #0]
 8008fe2:	68bb      	ldr	r3, [r7, #8]
 8008fe4:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8008fe8:	68bb      	ldr	r3, [r7, #8]
 8008fea:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8008fee:	6878      	ldr	r0, [r7, #4]
 8008ff0:	f004 fef3 	bl	800ddda <USBD_LL_Transmit>

    ret = USBD_OK;
 8008ff4:	2300      	movs	r3, #0
 8008ff6:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8008ff8:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ffa:	4618      	mov	r0, r3
 8008ffc:	3710      	adds	r7, #16
 8008ffe:	46bd      	mov	sp, r7
 8009000:	bd80      	pop	{r7, pc}
 8009002:	bf00      	nop
 8009004:	2000056b 	.word	0x2000056b

08009008 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8009008:	b580      	push	{r7, lr}
 800900a:	b084      	sub	sp, #16
 800900c:	af00      	add	r7, sp, #0
 800900e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	32b0      	adds	r2, #176	; 0xb0
 800901a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800901e:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	32b0      	adds	r2, #176	; 0xb0
 800902a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800902e:	2b00      	cmp	r3, #0
 8009030:	d101      	bne.n	8009036 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8009032:	2303      	movs	r3, #3
 8009034:	e018      	b.n	8009068 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	7c1b      	ldrb	r3, [r3, #16]
 800903a:	2b00      	cmp	r3, #0
 800903c:	d10a      	bne.n	8009054 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800903e:	4b0c      	ldr	r3, [pc, #48]	; (8009070 <USBD_CDC_ReceivePacket+0x68>)
 8009040:	7819      	ldrb	r1, [r3, #0]
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009048:	f44f 7300 	mov.w	r3, #512	; 0x200
 800904c:	6878      	ldr	r0, [r7, #4]
 800904e:	f004 fee5 	bl	800de1c <USBD_LL_PrepareReceive>
 8009052:	e008      	b.n	8009066 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009054:	4b06      	ldr	r3, [pc, #24]	; (8009070 <USBD_CDC_ReceivePacket+0x68>)
 8009056:	7819      	ldrb	r1, [r3, #0]
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800905e:	2340      	movs	r3, #64	; 0x40
 8009060:	6878      	ldr	r0, [r7, #4]
 8009062:	f004 fedb 	bl	800de1c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8009066:	2300      	movs	r3, #0
}
 8009068:	4618      	mov	r0, r3
 800906a:	3710      	adds	r7, #16
 800906c:	46bd      	mov	sp, r7
 800906e:	bd80      	pop	{r7, pc}
 8009070:	2000056c 	.word	0x2000056c

08009074 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8009074:	b580      	push	{r7, lr}
 8009076:	b086      	sub	sp, #24
 8009078:	af00      	add	r7, sp, #0
 800907a:	60f8      	str	r0, [r7, #12]
 800907c:	60b9      	str	r1, [r7, #8]
 800907e:	4613      	mov	r3, r2
 8009080:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8009082:	68fb      	ldr	r3, [r7, #12]
 8009084:	2b00      	cmp	r3, #0
 8009086:	d101      	bne.n	800908c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8009088:	2303      	movs	r3, #3
 800908a:	e01f      	b.n	80090cc <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	2200      	movs	r2, #0
 8009090:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	2200      	movs	r2, #0
 8009098:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800909c:	68fb      	ldr	r3, [r7, #12]
 800909e:	2200      	movs	r2, #0
 80090a0:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80090a4:	68bb      	ldr	r3, [r7, #8]
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	d003      	beq.n	80090b2 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	68ba      	ldr	r2, [r7, #8]
 80090ae:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	2201      	movs	r2, #1
 80090b6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	79fa      	ldrb	r2, [r7, #7]
 80090be:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80090c0:	68f8      	ldr	r0, [r7, #12]
 80090c2:	f004 fd55 	bl	800db70 <USBD_LL_Init>
 80090c6:	4603      	mov	r3, r0
 80090c8:	75fb      	strb	r3, [r7, #23]

  return ret;
 80090ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80090cc:	4618      	mov	r0, r3
 80090ce:	3718      	adds	r7, #24
 80090d0:	46bd      	mov	sp, r7
 80090d2:	bd80      	pop	{r7, pc}

080090d4 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80090d4:	b580      	push	{r7, lr}
 80090d6:	b084      	sub	sp, #16
 80090d8:	af00      	add	r7, sp, #0
 80090da:	6078      	str	r0, [r7, #4]
 80090dc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80090de:	2300      	movs	r3, #0
 80090e0:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80090e2:	683b      	ldr	r3, [r7, #0]
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	d101      	bne.n	80090ec <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80090e8:	2303      	movs	r3, #3
 80090ea:	e025      	b.n	8009138 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	683a      	ldr	r2, [r7, #0]
 80090f0:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	32ae      	adds	r2, #174	; 0xae
 80090fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009102:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009104:	2b00      	cmp	r3, #0
 8009106:	d00f      	beq.n	8009128 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	32ae      	adds	r2, #174	; 0xae
 8009112:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009116:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009118:	f107 020e 	add.w	r2, r7, #14
 800911c:	4610      	mov	r0, r2
 800911e:	4798      	blx	r3
 8009120:	4602      	mov	r2, r0
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 800912e:	1c5a      	adds	r2, r3, #1
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 8009136:	2300      	movs	r3, #0
}
 8009138:	4618      	mov	r0, r3
 800913a:	3710      	adds	r7, #16
 800913c:	46bd      	mov	sp, r7
 800913e:	bd80      	pop	{r7, pc}

08009140 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8009140:	b580      	push	{r7, lr}
 8009142:	b082      	sub	sp, #8
 8009144:	af00      	add	r7, sp, #0
 8009146:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8009148:	6878      	ldr	r0, [r7, #4]
 800914a:	f004 fd5d 	bl	800dc08 <USBD_LL_Start>
 800914e:	4603      	mov	r3, r0
}
 8009150:	4618      	mov	r0, r3
 8009152:	3708      	adds	r7, #8
 8009154:	46bd      	mov	sp, r7
 8009156:	bd80      	pop	{r7, pc}

08009158 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8009158:	b480      	push	{r7}
 800915a:	b083      	sub	sp, #12
 800915c:	af00      	add	r7, sp, #0
 800915e:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009160:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8009162:	4618      	mov	r0, r3
 8009164:	370c      	adds	r7, #12
 8009166:	46bd      	mov	sp, r7
 8009168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800916c:	4770      	bx	lr

0800916e <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800916e:	b580      	push	{r7, lr}
 8009170:	b084      	sub	sp, #16
 8009172:	af00      	add	r7, sp, #0
 8009174:	6078      	str	r0, [r7, #4]
 8009176:	460b      	mov	r3, r1
 8009178:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800917a:	2300      	movs	r3, #0
 800917c:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009184:	2b00      	cmp	r3, #0
 8009186:	d009      	beq.n	800919c <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	78fa      	ldrb	r2, [r7, #3]
 8009192:	4611      	mov	r1, r2
 8009194:	6878      	ldr	r0, [r7, #4]
 8009196:	4798      	blx	r3
 8009198:	4603      	mov	r3, r0
 800919a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800919c:	7bfb      	ldrb	r3, [r7, #15]
}
 800919e:	4618      	mov	r0, r3
 80091a0:	3710      	adds	r7, #16
 80091a2:	46bd      	mov	sp, r7
 80091a4:	bd80      	pop	{r7, pc}

080091a6 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80091a6:	b580      	push	{r7, lr}
 80091a8:	b084      	sub	sp, #16
 80091aa:	af00      	add	r7, sp, #0
 80091ac:	6078      	str	r0, [r7, #4]
 80091ae:	460b      	mov	r3, r1
 80091b0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80091b2:	2300      	movs	r3, #0
 80091b4:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80091bc:	685b      	ldr	r3, [r3, #4]
 80091be:	78fa      	ldrb	r2, [r7, #3]
 80091c0:	4611      	mov	r1, r2
 80091c2:	6878      	ldr	r0, [r7, #4]
 80091c4:	4798      	blx	r3
 80091c6:	4603      	mov	r3, r0
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	d001      	beq.n	80091d0 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 80091cc:	2303      	movs	r3, #3
 80091ce:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80091d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80091d2:	4618      	mov	r0, r3
 80091d4:	3710      	adds	r7, #16
 80091d6:	46bd      	mov	sp, r7
 80091d8:	bd80      	pop	{r7, pc}

080091da <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80091da:	b580      	push	{r7, lr}
 80091dc:	b084      	sub	sp, #16
 80091de:	af00      	add	r7, sp, #0
 80091e0:	6078      	str	r0, [r7, #4]
 80091e2:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80091ea:	6839      	ldr	r1, [r7, #0]
 80091ec:	4618      	mov	r0, r3
 80091ee:	f001 f908 	bl	800a402 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	2201      	movs	r2, #1
 80091f6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8009200:	461a      	mov	r2, r3
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800920e:	f003 031f 	and.w	r3, r3, #31
 8009212:	2b02      	cmp	r3, #2
 8009214:	d01a      	beq.n	800924c <USBD_LL_SetupStage+0x72>
 8009216:	2b02      	cmp	r3, #2
 8009218:	d822      	bhi.n	8009260 <USBD_LL_SetupStage+0x86>
 800921a:	2b00      	cmp	r3, #0
 800921c:	d002      	beq.n	8009224 <USBD_LL_SetupStage+0x4a>
 800921e:	2b01      	cmp	r3, #1
 8009220:	d00a      	beq.n	8009238 <USBD_LL_SetupStage+0x5e>
 8009222:	e01d      	b.n	8009260 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800922a:	4619      	mov	r1, r3
 800922c:	6878      	ldr	r0, [r7, #4]
 800922e:	f000 fb5f 	bl	80098f0 <USBD_StdDevReq>
 8009232:	4603      	mov	r3, r0
 8009234:	73fb      	strb	r3, [r7, #15]
      break;
 8009236:	e020      	b.n	800927a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800923e:	4619      	mov	r1, r3
 8009240:	6878      	ldr	r0, [r7, #4]
 8009242:	f000 fbc7 	bl	80099d4 <USBD_StdItfReq>
 8009246:	4603      	mov	r3, r0
 8009248:	73fb      	strb	r3, [r7, #15]
      break;
 800924a:	e016      	b.n	800927a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8009252:	4619      	mov	r1, r3
 8009254:	6878      	ldr	r0, [r7, #4]
 8009256:	f000 fc29 	bl	8009aac <USBD_StdEPReq>
 800925a:	4603      	mov	r3, r0
 800925c:	73fb      	strb	r3, [r7, #15]
      break;
 800925e:	e00c      	b.n	800927a <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8009266:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800926a:	b2db      	uxtb	r3, r3
 800926c:	4619      	mov	r1, r3
 800926e:	6878      	ldr	r0, [r7, #4]
 8009270:	f004 fd2a 	bl	800dcc8 <USBD_LL_StallEP>
 8009274:	4603      	mov	r3, r0
 8009276:	73fb      	strb	r3, [r7, #15]
      break;
 8009278:	bf00      	nop
  }

  return ret;
 800927a:	7bfb      	ldrb	r3, [r7, #15]
}
 800927c:	4618      	mov	r0, r3
 800927e:	3710      	adds	r7, #16
 8009280:	46bd      	mov	sp, r7
 8009282:	bd80      	pop	{r7, pc}

08009284 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8009284:	b580      	push	{r7, lr}
 8009286:	b086      	sub	sp, #24
 8009288:	af00      	add	r7, sp, #0
 800928a:	60f8      	str	r0, [r7, #12]
 800928c:	460b      	mov	r3, r1
 800928e:	607a      	str	r2, [r7, #4]
 8009290:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8009292:	2300      	movs	r3, #0
 8009294:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8009296:	7afb      	ldrb	r3, [r7, #11]
 8009298:	2b00      	cmp	r3, #0
 800929a:	d16e      	bne.n	800937a <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800929c:	68fb      	ldr	r3, [r7, #12]
 800929e:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 80092a2:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80092a4:	68fb      	ldr	r3, [r7, #12]
 80092a6:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80092aa:	2b03      	cmp	r3, #3
 80092ac:	f040 8098 	bne.w	80093e0 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 80092b0:	693b      	ldr	r3, [r7, #16]
 80092b2:	689a      	ldr	r2, [r3, #8]
 80092b4:	693b      	ldr	r3, [r7, #16]
 80092b6:	68db      	ldr	r3, [r3, #12]
 80092b8:	429a      	cmp	r2, r3
 80092ba:	d913      	bls.n	80092e4 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 80092bc:	693b      	ldr	r3, [r7, #16]
 80092be:	689a      	ldr	r2, [r3, #8]
 80092c0:	693b      	ldr	r3, [r7, #16]
 80092c2:	68db      	ldr	r3, [r3, #12]
 80092c4:	1ad2      	subs	r2, r2, r3
 80092c6:	693b      	ldr	r3, [r7, #16]
 80092c8:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 80092ca:	693b      	ldr	r3, [r7, #16]
 80092cc:	68da      	ldr	r2, [r3, #12]
 80092ce:	693b      	ldr	r3, [r7, #16]
 80092d0:	689b      	ldr	r3, [r3, #8]
 80092d2:	4293      	cmp	r3, r2
 80092d4:	bf28      	it	cs
 80092d6:	4613      	movcs	r3, r2
 80092d8:	461a      	mov	r2, r3
 80092da:	6879      	ldr	r1, [r7, #4]
 80092dc:	68f8      	ldr	r0, [r7, #12]
 80092de:	f001 f984 	bl	800a5ea <USBD_CtlContinueRx>
 80092e2:	e07d      	b.n	80093e0 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80092ea:	f003 031f 	and.w	r3, r3, #31
 80092ee:	2b02      	cmp	r3, #2
 80092f0:	d014      	beq.n	800931c <USBD_LL_DataOutStage+0x98>
 80092f2:	2b02      	cmp	r3, #2
 80092f4:	d81d      	bhi.n	8009332 <USBD_LL_DataOutStage+0xae>
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	d002      	beq.n	8009300 <USBD_LL_DataOutStage+0x7c>
 80092fa:	2b01      	cmp	r3, #1
 80092fc:	d003      	beq.n	8009306 <USBD_LL_DataOutStage+0x82>
 80092fe:	e018      	b.n	8009332 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8009300:	2300      	movs	r3, #0
 8009302:	75bb      	strb	r3, [r7, #22]
            break;
 8009304:	e018      	b.n	8009338 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800930c:	b2db      	uxtb	r3, r3
 800930e:	4619      	mov	r1, r3
 8009310:	68f8      	ldr	r0, [r7, #12]
 8009312:	f000 fa5e 	bl	80097d2 <USBD_CoreFindIF>
 8009316:	4603      	mov	r3, r0
 8009318:	75bb      	strb	r3, [r7, #22]
            break;
 800931a:	e00d      	b.n	8009338 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8009322:	b2db      	uxtb	r3, r3
 8009324:	4619      	mov	r1, r3
 8009326:	68f8      	ldr	r0, [r7, #12]
 8009328:	f000 fa60 	bl	80097ec <USBD_CoreFindEP>
 800932c:	4603      	mov	r3, r0
 800932e:	75bb      	strb	r3, [r7, #22]
            break;
 8009330:	e002      	b.n	8009338 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8009332:	2300      	movs	r3, #0
 8009334:	75bb      	strb	r3, [r7, #22]
            break;
 8009336:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8009338:	7dbb      	ldrb	r3, [r7, #22]
 800933a:	2b00      	cmp	r3, #0
 800933c:	d119      	bne.n	8009372 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800933e:	68fb      	ldr	r3, [r7, #12]
 8009340:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009344:	b2db      	uxtb	r3, r3
 8009346:	2b03      	cmp	r3, #3
 8009348:	d113      	bne.n	8009372 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800934a:	7dba      	ldrb	r2, [r7, #22]
 800934c:	68fb      	ldr	r3, [r7, #12]
 800934e:	32ae      	adds	r2, #174	; 0xae
 8009350:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009354:	691b      	ldr	r3, [r3, #16]
 8009356:	2b00      	cmp	r3, #0
 8009358:	d00b      	beq.n	8009372 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800935a:	7dba      	ldrb	r2, [r7, #22]
 800935c:	68fb      	ldr	r3, [r7, #12]
 800935e:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8009362:	7dba      	ldrb	r2, [r7, #22]
 8009364:	68fb      	ldr	r3, [r7, #12]
 8009366:	32ae      	adds	r2, #174	; 0xae
 8009368:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800936c:	691b      	ldr	r3, [r3, #16]
 800936e:	68f8      	ldr	r0, [r7, #12]
 8009370:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8009372:	68f8      	ldr	r0, [r7, #12]
 8009374:	f001 f94a 	bl	800a60c <USBD_CtlSendStatus>
 8009378:	e032      	b.n	80093e0 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800937a:	7afb      	ldrb	r3, [r7, #11]
 800937c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009380:	b2db      	uxtb	r3, r3
 8009382:	4619      	mov	r1, r3
 8009384:	68f8      	ldr	r0, [r7, #12]
 8009386:	f000 fa31 	bl	80097ec <USBD_CoreFindEP>
 800938a:	4603      	mov	r3, r0
 800938c:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800938e:	7dbb      	ldrb	r3, [r7, #22]
 8009390:	2bff      	cmp	r3, #255	; 0xff
 8009392:	d025      	beq.n	80093e0 <USBD_LL_DataOutStage+0x15c>
 8009394:	7dbb      	ldrb	r3, [r7, #22]
 8009396:	2b00      	cmp	r3, #0
 8009398:	d122      	bne.n	80093e0 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80093a0:	b2db      	uxtb	r3, r3
 80093a2:	2b03      	cmp	r3, #3
 80093a4:	d117      	bne.n	80093d6 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 80093a6:	7dba      	ldrb	r2, [r7, #22]
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	32ae      	adds	r2, #174	; 0xae
 80093ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80093b0:	699b      	ldr	r3, [r3, #24]
 80093b2:	2b00      	cmp	r3, #0
 80093b4:	d00f      	beq.n	80093d6 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 80093b6:	7dba      	ldrb	r2, [r7, #22]
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 80093be:	7dba      	ldrb	r2, [r7, #22]
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	32ae      	adds	r2, #174	; 0xae
 80093c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80093c8:	699b      	ldr	r3, [r3, #24]
 80093ca:	7afa      	ldrb	r2, [r7, #11]
 80093cc:	4611      	mov	r1, r2
 80093ce:	68f8      	ldr	r0, [r7, #12]
 80093d0:	4798      	blx	r3
 80093d2:	4603      	mov	r3, r0
 80093d4:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 80093d6:	7dfb      	ldrb	r3, [r7, #23]
 80093d8:	2b00      	cmp	r3, #0
 80093da:	d001      	beq.n	80093e0 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 80093dc:	7dfb      	ldrb	r3, [r7, #23]
 80093de:	e000      	b.n	80093e2 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 80093e0:	2300      	movs	r3, #0
}
 80093e2:	4618      	mov	r0, r3
 80093e4:	3718      	adds	r7, #24
 80093e6:	46bd      	mov	sp, r7
 80093e8:	bd80      	pop	{r7, pc}

080093ea <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80093ea:	b580      	push	{r7, lr}
 80093ec:	b086      	sub	sp, #24
 80093ee:	af00      	add	r7, sp, #0
 80093f0:	60f8      	str	r0, [r7, #12]
 80093f2:	460b      	mov	r3, r1
 80093f4:	607a      	str	r2, [r7, #4]
 80093f6:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 80093f8:	7afb      	ldrb	r3, [r7, #11]
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	d16f      	bne.n	80094de <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 80093fe:	68fb      	ldr	r3, [r7, #12]
 8009400:	3314      	adds	r3, #20
 8009402:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8009404:	68fb      	ldr	r3, [r7, #12]
 8009406:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800940a:	2b02      	cmp	r3, #2
 800940c:	d15a      	bne.n	80094c4 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800940e:	693b      	ldr	r3, [r7, #16]
 8009410:	689a      	ldr	r2, [r3, #8]
 8009412:	693b      	ldr	r3, [r7, #16]
 8009414:	68db      	ldr	r3, [r3, #12]
 8009416:	429a      	cmp	r2, r3
 8009418:	d914      	bls.n	8009444 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800941a:	693b      	ldr	r3, [r7, #16]
 800941c:	689a      	ldr	r2, [r3, #8]
 800941e:	693b      	ldr	r3, [r7, #16]
 8009420:	68db      	ldr	r3, [r3, #12]
 8009422:	1ad2      	subs	r2, r2, r3
 8009424:	693b      	ldr	r3, [r7, #16]
 8009426:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8009428:	693b      	ldr	r3, [r7, #16]
 800942a:	689b      	ldr	r3, [r3, #8]
 800942c:	461a      	mov	r2, r3
 800942e:	6879      	ldr	r1, [r7, #4]
 8009430:	68f8      	ldr	r0, [r7, #12]
 8009432:	f001 f8ac 	bl	800a58e <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009436:	2300      	movs	r3, #0
 8009438:	2200      	movs	r2, #0
 800943a:	2100      	movs	r1, #0
 800943c:	68f8      	ldr	r0, [r7, #12]
 800943e:	f004 fced 	bl	800de1c <USBD_LL_PrepareReceive>
 8009442:	e03f      	b.n	80094c4 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8009444:	693b      	ldr	r3, [r7, #16]
 8009446:	68da      	ldr	r2, [r3, #12]
 8009448:	693b      	ldr	r3, [r7, #16]
 800944a:	689b      	ldr	r3, [r3, #8]
 800944c:	429a      	cmp	r2, r3
 800944e:	d11c      	bne.n	800948a <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8009450:	693b      	ldr	r3, [r7, #16]
 8009452:	685a      	ldr	r2, [r3, #4]
 8009454:	693b      	ldr	r3, [r7, #16]
 8009456:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8009458:	429a      	cmp	r2, r3
 800945a:	d316      	bcc.n	800948a <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800945c:	693b      	ldr	r3, [r7, #16]
 800945e:	685a      	ldr	r2, [r3, #4]
 8009460:	68fb      	ldr	r3, [r7, #12]
 8009462:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8009466:	429a      	cmp	r2, r3
 8009468:	d20f      	bcs.n	800948a <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800946a:	2200      	movs	r2, #0
 800946c:	2100      	movs	r1, #0
 800946e:	68f8      	ldr	r0, [r7, #12]
 8009470:	f001 f88d 	bl	800a58e <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8009474:	68fb      	ldr	r3, [r7, #12]
 8009476:	2200      	movs	r2, #0
 8009478:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800947c:	2300      	movs	r3, #0
 800947e:	2200      	movs	r2, #0
 8009480:	2100      	movs	r1, #0
 8009482:	68f8      	ldr	r0, [r7, #12]
 8009484:	f004 fcca 	bl	800de1c <USBD_LL_PrepareReceive>
 8009488:	e01c      	b.n	80094c4 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800948a:	68fb      	ldr	r3, [r7, #12]
 800948c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009490:	b2db      	uxtb	r3, r3
 8009492:	2b03      	cmp	r3, #3
 8009494:	d10f      	bne.n	80094b6 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800949c:	68db      	ldr	r3, [r3, #12]
 800949e:	2b00      	cmp	r3, #0
 80094a0:	d009      	beq.n	80094b6 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	2200      	movs	r2, #0
 80094a6:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80094b0:	68db      	ldr	r3, [r3, #12]
 80094b2:	68f8      	ldr	r0, [r7, #12]
 80094b4:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80094b6:	2180      	movs	r1, #128	; 0x80
 80094b8:	68f8      	ldr	r0, [r7, #12]
 80094ba:	f004 fc05 	bl	800dcc8 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80094be:	68f8      	ldr	r0, [r7, #12]
 80094c0:	f001 f8b7 	bl	800a632 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	d03a      	beq.n	8009544 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 80094ce:	68f8      	ldr	r0, [r7, #12]
 80094d0:	f7ff fe42 	bl	8009158 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	2200      	movs	r2, #0
 80094d8:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 80094dc:	e032      	b.n	8009544 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 80094de:	7afb      	ldrb	r3, [r7, #11]
 80094e0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80094e4:	b2db      	uxtb	r3, r3
 80094e6:	4619      	mov	r1, r3
 80094e8:	68f8      	ldr	r0, [r7, #12]
 80094ea:	f000 f97f 	bl	80097ec <USBD_CoreFindEP>
 80094ee:	4603      	mov	r3, r0
 80094f0:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80094f2:	7dfb      	ldrb	r3, [r7, #23]
 80094f4:	2bff      	cmp	r3, #255	; 0xff
 80094f6:	d025      	beq.n	8009544 <USBD_LL_DataInStage+0x15a>
 80094f8:	7dfb      	ldrb	r3, [r7, #23]
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	d122      	bne.n	8009544 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009504:	b2db      	uxtb	r3, r3
 8009506:	2b03      	cmp	r3, #3
 8009508:	d11c      	bne.n	8009544 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800950a:	7dfa      	ldrb	r2, [r7, #23]
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	32ae      	adds	r2, #174	; 0xae
 8009510:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009514:	695b      	ldr	r3, [r3, #20]
 8009516:	2b00      	cmp	r3, #0
 8009518:	d014      	beq.n	8009544 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800951a:	7dfa      	ldrb	r2, [r7, #23]
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8009522:	7dfa      	ldrb	r2, [r7, #23]
 8009524:	68fb      	ldr	r3, [r7, #12]
 8009526:	32ae      	adds	r2, #174	; 0xae
 8009528:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800952c:	695b      	ldr	r3, [r3, #20]
 800952e:	7afa      	ldrb	r2, [r7, #11]
 8009530:	4611      	mov	r1, r2
 8009532:	68f8      	ldr	r0, [r7, #12]
 8009534:	4798      	blx	r3
 8009536:	4603      	mov	r3, r0
 8009538:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800953a:	7dbb      	ldrb	r3, [r7, #22]
 800953c:	2b00      	cmp	r3, #0
 800953e:	d001      	beq.n	8009544 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8009540:	7dbb      	ldrb	r3, [r7, #22]
 8009542:	e000      	b.n	8009546 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8009544:	2300      	movs	r3, #0
}
 8009546:	4618      	mov	r0, r3
 8009548:	3718      	adds	r7, #24
 800954a:	46bd      	mov	sp, r7
 800954c:	bd80      	pop	{r7, pc}

0800954e <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800954e:	b580      	push	{r7, lr}
 8009550:	b084      	sub	sp, #16
 8009552:	af00      	add	r7, sp, #0
 8009554:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8009556:	2300      	movs	r3, #0
 8009558:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	2201      	movs	r2, #1
 800955e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	2200      	movs	r2, #0
 8009566:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	2200      	movs	r2, #0
 800956e:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	2200      	movs	r2, #0
 8009574:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	2200      	movs	r2, #0
 800957c:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009586:	2b00      	cmp	r3, #0
 8009588:	d014      	beq.n	80095b4 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009590:	685b      	ldr	r3, [r3, #4]
 8009592:	2b00      	cmp	r3, #0
 8009594:	d00e      	beq.n	80095b4 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800959c:	685b      	ldr	r3, [r3, #4]
 800959e:	687a      	ldr	r2, [r7, #4]
 80095a0:	6852      	ldr	r2, [r2, #4]
 80095a2:	b2d2      	uxtb	r2, r2
 80095a4:	4611      	mov	r1, r2
 80095a6:	6878      	ldr	r0, [r7, #4]
 80095a8:	4798      	blx	r3
 80095aa:	4603      	mov	r3, r0
 80095ac:	2b00      	cmp	r3, #0
 80095ae:	d001      	beq.n	80095b4 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 80095b0:	2303      	movs	r3, #3
 80095b2:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80095b4:	2340      	movs	r3, #64	; 0x40
 80095b6:	2200      	movs	r2, #0
 80095b8:	2100      	movs	r1, #0
 80095ba:	6878      	ldr	r0, [r7, #4]
 80095bc:	f004 fb3f 	bl	800dc3e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	2201      	movs	r2, #1
 80095c4:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	2240      	movs	r2, #64	; 0x40
 80095cc:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80095d0:	2340      	movs	r3, #64	; 0x40
 80095d2:	2200      	movs	r2, #0
 80095d4:	2180      	movs	r1, #128	; 0x80
 80095d6:	6878      	ldr	r0, [r7, #4]
 80095d8:	f004 fb31 	bl	800dc3e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	2201      	movs	r2, #1
 80095e0:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	2240      	movs	r2, #64	; 0x40
 80095e6:	621a      	str	r2, [r3, #32]

  return ret;
 80095e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80095ea:	4618      	mov	r0, r3
 80095ec:	3710      	adds	r7, #16
 80095ee:	46bd      	mov	sp, r7
 80095f0:	bd80      	pop	{r7, pc}

080095f2 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80095f2:	b480      	push	{r7}
 80095f4:	b083      	sub	sp, #12
 80095f6:	af00      	add	r7, sp, #0
 80095f8:	6078      	str	r0, [r7, #4]
 80095fa:	460b      	mov	r3, r1
 80095fc:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	78fa      	ldrb	r2, [r7, #3]
 8009602:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8009604:	2300      	movs	r3, #0
}
 8009606:	4618      	mov	r0, r3
 8009608:	370c      	adds	r7, #12
 800960a:	46bd      	mov	sp, r7
 800960c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009610:	4770      	bx	lr

08009612 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8009612:	b480      	push	{r7}
 8009614:	b083      	sub	sp, #12
 8009616:	af00      	add	r7, sp, #0
 8009618:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009620:	b2da      	uxtb	r2, r3
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	2204      	movs	r2, #4
 800962c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8009630:	2300      	movs	r3, #0
}
 8009632:	4618      	mov	r0, r3
 8009634:	370c      	adds	r7, #12
 8009636:	46bd      	mov	sp, r7
 8009638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800963c:	4770      	bx	lr

0800963e <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800963e:	b480      	push	{r7}
 8009640:	b083      	sub	sp, #12
 8009642:	af00      	add	r7, sp, #0
 8009644:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800964c:	b2db      	uxtb	r3, r3
 800964e:	2b04      	cmp	r3, #4
 8009650:	d106      	bne.n	8009660 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 8009658:	b2da      	uxtb	r2, r3
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8009660:	2300      	movs	r3, #0
}
 8009662:	4618      	mov	r0, r3
 8009664:	370c      	adds	r7, #12
 8009666:	46bd      	mov	sp, r7
 8009668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800966c:	4770      	bx	lr

0800966e <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800966e:	b580      	push	{r7, lr}
 8009670:	b082      	sub	sp, #8
 8009672:	af00      	add	r7, sp, #0
 8009674:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800967c:	b2db      	uxtb	r3, r3
 800967e:	2b03      	cmp	r3, #3
 8009680:	d110      	bne.n	80096a4 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009688:	2b00      	cmp	r3, #0
 800968a:	d00b      	beq.n	80096a4 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009692:	69db      	ldr	r3, [r3, #28]
 8009694:	2b00      	cmp	r3, #0
 8009696:	d005      	beq.n	80096a4 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800969e:	69db      	ldr	r3, [r3, #28]
 80096a0:	6878      	ldr	r0, [r7, #4]
 80096a2:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 80096a4:	2300      	movs	r3, #0
}
 80096a6:	4618      	mov	r0, r3
 80096a8:	3708      	adds	r7, #8
 80096aa:	46bd      	mov	sp, r7
 80096ac:	bd80      	pop	{r7, pc}

080096ae <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 80096ae:	b580      	push	{r7, lr}
 80096b0:	b082      	sub	sp, #8
 80096b2:	af00      	add	r7, sp, #0
 80096b4:	6078      	str	r0, [r7, #4]
 80096b6:	460b      	mov	r3, r1
 80096b8:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	32ae      	adds	r2, #174	; 0xae
 80096c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	d101      	bne.n	80096d0 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 80096cc:	2303      	movs	r3, #3
 80096ce:	e01c      	b.n	800970a <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80096d6:	b2db      	uxtb	r3, r3
 80096d8:	2b03      	cmp	r3, #3
 80096da:	d115      	bne.n	8009708 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	32ae      	adds	r2, #174	; 0xae
 80096e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80096ea:	6a1b      	ldr	r3, [r3, #32]
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d00b      	beq.n	8009708 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	32ae      	adds	r2, #174	; 0xae
 80096fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80096fe:	6a1b      	ldr	r3, [r3, #32]
 8009700:	78fa      	ldrb	r2, [r7, #3]
 8009702:	4611      	mov	r1, r2
 8009704:	6878      	ldr	r0, [r7, #4]
 8009706:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009708:	2300      	movs	r3, #0
}
 800970a:	4618      	mov	r0, r3
 800970c:	3708      	adds	r7, #8
 800970e:	46bd      	mov	sp, r7
 8009710:	bd80      	pop	{r7, pc}

08009712 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8009712:	b580      	push	{r7, lr}
 8009714:	b082      	sub	sp, #8
 8009716:	af00      	add	r7, sp, #0
 8009718:	6078      	str	r0, [r7, #4]
 800971a:	460b      	mov	r3, r1
 800971c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	32ae      	adds	r2, #174	; 0xae
 8009728:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800972c:	2b00      	cmp	r3, #0
 800972e:	d101      	bne.n	8009734 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8009730:	2303      	movs	r3, #3
 8009732:	e01c      	b.n	800976e <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800973a:	b2db      	uxtb	r3, r3
 800973c:	2b03      	cmp	r3, #3
 800973e:	d115      	bne.n	800976c <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	32ae      	adds	r2, #174	; 0xae
 800974a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800974e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009750:	2b00      	cmp	r3, #0
 8009752:	d00b      	beq.n	800976c <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	32ae      	adds	r2, #174	; 0xae
 800975e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009762:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009764:	78fa      	ldrb	r2, [r7, #3]
 8009766:	4611      	mov	r1, r2
 8009768:	6878      	ldr	r0, [r7, #4]
 800976a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800976c:	2300      	movs	r3, #0
}
 800976e:	4618      	mov	r0, r3
 8009770:	3708      	adds	r7, #8
 8009772:	46bd      	mov	sp, r7
 8009774:	bd80      	pop	{r7, pc}

08009776 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8009776:	b480      	push	{r7}
 8009778:	b083      	sub	sp, #12
 800977a:	af00      	add	r7, sp, #0
 800977c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800977e:	2300      	movs	r3, #0
}
 8009780:	4618      	mov	r0, r3
 8009782:	370c      	adds	r7, #12
 8009784:	46bd      	mov	sp, r7
 8009786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800978a:	4770      	bx	lr

0800978c <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800978c:	b580      	push	{r7, lr}
 800978e:	b084      	sub	sp, #16
 8009790:	af00      	add	r7, sp, #0
 8009792:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8009794:	2300      	movs	r3, #0
 8009796:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	2201      	movs	r2, #1
 800979c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	d00e      	beq.n	80097c8 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80097b0:	685b      	ldr	r3, [r3, #4]
 80097b2:	687a      	ldr	r2, [r7, #4]
 80097b4:	6852      	ldr	r2, [r2, #4]
 80097b6:	b2d2      	uxtb	r2, r2
 80097b8:	4611      	mov	r1, r2
 80097ba:	6878      	ldr	r0, [r7, #4]
 80097bc:	4798      	blx	r3
 80097be:	4603      	mov	r3, r0
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	d001      	beq.n	80097c8 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 80097c4:	2303      	movs	r3, #3
 80097c6:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80097c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80097ca:	4618      	mov	r0, r3
 80097cc:	3710      	adds	r7, #16
 80097ce:	46bd      	mov	sp, r7
 80097d0:	bd80      	pop	{r7, pc}

080097d2 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80097d2:	b480      	push	{r7}
 80097d4:	b083      	sub	sp, #12
 80097d6:	af00      	add	r7, sp, #0
 80097d8:	6078      	str	r0, [r7, #4]
 80097da:	460b      	mov	r3, r1
 80097dc:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80097de:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80097e0:	4618      	mov	r0, r3
 80097e2:	370c      	adds	r7, #12
 80097e4:	46bd      	mov	sp, r7
 80097e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ea:	4770      	bx	lr

080097ec <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80097ec:	b480      	push	{r7}
 80097ee:	b083      	sub	sp, #12
 80097f0:	af00      	add	r7, sp, #0
 80097f2:	6078      	str	r0, [r7, #4]
 80097f4:	460b      	mov	r3, r1
 80097f6:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80097f8:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80097fa:	4618      	mov	r0, r3
 80097fc:	370c      	adds	r7, #12
 80097fe:	46bd      	mov	sp, r7
 8009800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009804:	4770      	bx	lr

08009806 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8009806:	b580      	push	{r7, lr}
 8009808:	b086      	sub	sp, #24
 800980a:	af00      	add	r7, sp, #0
 800980c:	6078      	str	r0, [r7, #4]
 800980e:	460b      	mov	r3, r1
 8009810:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800981a:	2300      	movs	r3, #0
 800981c:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800981e:	68fb      	ldr	r3, [r7, #12]
 8009820:	885b      	ldrh	r3, [r3, #2]
 8009822:	b29a      	uxth	r2, r3
 8009824:	68fb      	ldr	r3, [r7, #12]
 8009826:	781b      	ldrb	r3, [r3, #0]
 8009828:	b29b      	uxth	r3, r3
 800982a:	429a      	cmp	r2, r3
 800982c:	d920      	bls.n	8009870 <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 800982e:	68fb      	ldr	r3, [r7, #12]
 8009830:	781b      	ldrb	r3, [r3, #0]
 8009832:	b29b      	uxth	r3, r3
 8009834:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8009836:	e013      	b.n	8009860 <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8009838:	f107 030a 	add.w	r3, r7, #10
 800983c:	4619      	mov	r1, r3
 800983e:	6978      	ldr	r0, [r7, #20]
 8009840:	f000 f81b 	bl	800987a <USBD_GetNextDesc>
 8009844:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8009846:	697b      	ldr	r3, [r7, #20]
 8009848:	785b      	ldrb	r3, [r3, #1]
 800984a:	2b05      	cmp	r3, #5
 800984c:	d108      	bne.n	8009860 <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800984e:	697b      	ldr	r3, [r7, #20]
 8009850:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8009852:	693b      	ldr	r3, [r7, #16]
 8009854:	789b      	ldrb	r3, [r3, #2]
 8009856:	78fa      	ldrb	r2, [r7, #3]
 8009858:	429a      	cmp	r2, r3
 800985a:	d008      	beq.n	800986e <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800985c:	2300      	movs	r3, #0
 800985e:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8009860:	68fb      	ldr	r3, [r7, #12]
 8009862:	885b      	ldrh	r3, [r3, #2]
 8009864:	b29a      	uxth	r2, r3
 8009866:	897b      	ldrh	r3, [r7, #10]
 8009868:	429a      	cmp	r2, r3
 800986a:	d8e5      	bhi.n	8009838 <USBD_GetEpDesc+0x32>
 800986c:	e000      	b.n	8009870 <USBD_GetEpDesc+0x6a>
          break;
 800986e:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8009870:	693b      	ldr	r3, [r7, #16]
}
 8009872:	4618      	mov	r0, r3
 8009874:	3718      	adds	r7, #24
 8009876:	46bd      	mov	sp, r7
 8009878:	bd80      	pop	{r7, pc}

0800987a <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800987a:	b480      	push	{r7}
 800987c:	b085      	sub	sp, #20
 800987e:	af00      	add	r7, sp, #0
 8009880:	6078      	str	r0, [r7, #4]
 8009882:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8009888:	683b      	ldr	r3, [r7, #0]
 800988a:	881a      	ldrh	r2, [r3, #0]
 800988c:	68fb      	ldr	r3, [r7, #12]
 800988e:	781b      	ldrb	r3, [r3, #0]
 8009890:	b29b      	uxth	r3, r3
 8009892:	4413      	add	r3, r2
 8009894:	b29a      	uxth	r2, r3
 8009896:	683b      	ldr	r3, [r7, #0]
 8009898:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800989a:	68fb      	ldr	r3, [r7, #12]
 800989c:	781b      	ldrb	r3, [r3, #0]
 800989e:	461a      	mov	r2, r3
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	4413      	add	r3, r2
 80098a4:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80098a6:	68fb      	ldr	r3, [r7, #12]
}
 80098a8:	4618      	mov	r0, r3
 80098aa:	3714      	adds	r7, #20
 80098ac:	46bd      	mov	sp, r7
 80098ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098b2:	4770      	bx	lr

080098b4 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80098b4:	b480      	push	{r7}
 80098b6:	b087      	sub	sp, #28
 80098b8:	af00      	add	r7, sp, #0
 80098ba:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80098c0:	697b      	ldr	r3, [r7, #20]
 80098c2:	781b      	ldrb	r3, [r3, #0]
 80098c4:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80098c6:	697b      	ldr	r3, [r7, #20]
 80098c8:	3301      	adds	r3, #1
 80098ca:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80098cc:	697b      	ldr	r3, [r7, #20]
 80098ce:	781b      	ldrb	r3, [r3, #0]
 80098d0:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80098d2:	8a3b      	ldrh	r3, [r7, #16]
 80098d4:	021b      	lsls	r3, r3, #8
 80098d6:	b21a      	sxth	r2, r3
 80098d8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80098dc:	4313      	orrs	r3, r2
 80098de:	b21b      	sxth	r3, r3
 80098e0:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80098e2:	89fb      	ldrh	r3, [r7, #14]
}
 80098e4:	4618      	mov	r0, r3
 80098e6:	371c      	adds	r7, #28
 80098e8:	46bd      	mov	sp, r7
 80098ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098ee:	4770      	bx	lr

080098f0 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80098f0:	b580      	push	{r7, lr}
 80098f2:	b084      	sub	sp, #16
 80098f4:	af00      	add	r7, sp, #0
 80098f6:	6078      	str	r0, [r7, #4]
 80098f8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80098fa:	2300      	movs	r3, #0
 80098fc:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80098fe:	683b      	ldr	r3, [r7, #0]
 8009900:	781b      	ldrb	r3, [r3, #0]
 8009902:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009906:	2b40      	cmp	r3, #64	; 0x40
 8009908:	d005      	beq.n	8009916 <USBD_StdDevReq+0x26>
 800990a:	2b40      	cmp	r3, #64	; 0x40
 800990c:	d857      	bhi.n	80099be <USBD_StdDevReq+0xce>
 800990e:	2b00      	cmp	r3, #0
 8009910:	d00f      	beq.n	8009932 <USBD_StdDevReq+0x42>
 8009912:	2b20      	cmp	r3, #32
 8009914:	d153      	bne.n	80099be <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	32ae      	adds	r2, #174	; 0xae
 8009920:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009924:	689b      	ldr	r3, [r3, #8]
 8009926:	6839      	ldr	r1, [r7, #0]
 8009928:	6878      	ldr	r0, [r7, #4]
 800992a:	4798      	blx	r3
 800992c:	4603      	mov	r3, r0
 800992e:	73fb      	strb	r3, [r7, #15]
      break;
 8009930:	e04a      	b.n	80099c8 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009932:	683b      	ldr	r3, [r7, #0]
 8009934:	785b      	ldrb	r3, [r3, #1]
 8009936:	2b09      	cmp	r3, #9
 8009938:	d83b      	bhi.n	80099b2 <USBD_StdDevReq+0xc2>
 800993a:	a201      	add	r2, pc, #4	; (adr r2, 8009940 <USBD_StdDevReq+0x50>)
 800993c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009940:	08009995 	.word	0x08009995
 8009944:	080099a9 	.word	0x080099a9
 8009948:	080099b3 	.word	0x080099b3
 800994c:	0800999f 	.word	0x0800999f
 8009950:	080099b3 	.word	0x080099b3
 8009954:	08009973 	.word	0x08009973
 8009958:	08009969 	.word	0x08009969
 800995c:	080099b3 	.word	0x080099b3
 8009960:	0800998b 	.word	0x0800998b
 8009964:	0800997d 	.word	0x0800997d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8009968:	6839      	ldr	r1, [r7, #0]
 800996a:	6878      	ldr	r0, [r7, #4]
 800996c:	f000 fa3c 	bl	8009de8 <USBD_GetDescriptor>
          break;
 8009970:	e024      	b.n	80099bc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8009972:	6839      	ldr	r1, [r7, #0]
 8009974:	6878      	ldr	r0, [r7, #4]
 8009976:	f000 fba1 	bl	800a0bc <USBD_SetAddress>
          break;
 800997a:	e01f      	b.n	80099bc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800997c:	6839      	ldr	r1, [r7, #0]
 800997e:	6878      	ldr	r0, [r7, #4]
 8009980:	f000 fbe0 	bl	800a144 <USBD_SetConfig>
 8009984:	4603      	mov	r3, r0
 8009986:	73fb      	strb	r3, [r7, #15]
          break;
 8009988:	e018      	b.n	80099bc <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800998a:	6839      	ldr	r1, [r7, #0]
 800998c:	6878      	ldr	r0, [r7, #4]
 800998e:	f000 fc83 	bl	800a298 <USBD_GetConfig>
          break;
 8009992:	e013      	b.n	80099bc <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8009994:	6839      	ldr	r1, [r7, #0]
 8009996:	6878      	ldr	r0, [r7, #4]
 8009998:	f000 fcb4 	bl	800a304 <USBD_GetStatus>
          break;
 800999c:	e00e      	b.n	80099bc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800999e:	6839      	ldr	r1, [r7, #0]
 80099a0:	6878      	ldr	r0, [r7, #4]
 80099a2:	f000 fce3 	bl	800a36c <USBD_SetFeature>
          break;
 80099a6:	e009      	b.n	80099bc <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80099a8:	6839      	ldr	r1, [r7, #0]
 80099aa:	6878      	ldr	r0, [r7, #4]
 80099ac:	f000 fd07 	bl	800a3be <USBD_ClrFeature>
          break;
 80099b0:	e004      	b.n	80099bc <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 80099b2:	6839      	ldr	r1, [r7, #0]
 80099b4:	6878      	ldr	r0, [r7, #4]
 80099b6:	f000 fd5e 	bl	800a476 <USBD_CtlError>
          break;
 80099ba:	bf00      	nop
      }
      break;
 80099bc:	e004      	b.n	80099c8 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 80099be:	6839      	ldr	r1, [r7, #0]
 80099c0:	6878      	ldr	r0, [r7, #4]
 80099c2:	f000 fd58 	bl	800a476 <USBD_CtlError>
      break;
 80099c6:	bf00      	nop
  }

  return ret;
 80099c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80099ca:	4618      	mov	r0, r3
 80099cc:	3710      	adds	r7, #16
 80099ce:	46bd      	mov	sp, r7
 80099d0:	bd80      	pop	{r7, pc}
 80099d2:	bf00      	nop

080099d4 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80099d4:	b580      	push	{r7, lr}
 80099d6:	b084      	sub	sp, #16
 80099d8:	af00      	add	r7, sp, #0
 80099da:	6078      	str	r0, [r7, #4]
 80099dc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80099de:	2300      	movs	r3, #0
 80099e0:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80099e2:	683b      	ldr	r3, [r7, #0]
 80099e4:	781b      	ldrb	r3, [r3, #0]
 80099e6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80099ea:	2b40      	cmp	r3, #64	; 0x40
 80099ec:	d005      	beq.n	80099fa <USBD_StdItfReq+0x26>
 80099ee:	2b40      	cmp	r3, #64	; 0x40
 80099f0:	d852      	bhi.n	8009a98 <USBD_StdItfReq+0xc4>
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	d001      	beq.n	80099fa <USBD_StdItfReq+0x26>
 80099f6:	2b20      	cmp	r3, #32
 80099f8:	d14e      	bne.n	8009a98 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009a00:	b2db      	uxtb	r3, r3
 8009a02:	3b01      	subs	r3, #1
 8009a04:	2b02      	cmp	r3, #2
 8009a06:	d840      	bhi.n	8009a8a <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8009a08:	683b      	ldr	r3, [r7, #0]
 8009a0a:	889b      	ldrh	r3, [r3, #4]
 8009a0c:	b2db      	uxtb	r3, r3
 8009a0e:	2b01      	cmp	r3, #1
 8009a10:	d836      	bhi.n	8009a80 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8009a12:	683b      	ldr	r3, [r7, #0]
 8009a14:	889b      	ldrh	r3, [r3, #4]
 8009a16:	b2db      	uxtb	r3, r3
 8009a18:	4619      	mov	r1, r3
 8009a1a:	6878      	ldr	r0, [r7, #4]
 8009a1c:	f7ff fed9 	bl	80097d2 <USBD_CoreFindIF>
 8009a20:	4603      	mov	r3, r0
 8009a22:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009a24:	7bbb      	ldrb	r3, [r7, #14]
 8009a26:	2bff      	cmp	r3, #255	; 0xff
 8009a28:	d01d      	beq.n	8009a66 <USBD_StdItfReq+0x92>
 8009a2a:	7bbb      	ldrb	r3, [r7, #14]
 8009a2c:	2b00      	cmp	r3, #0
 8009a2e:	d11a      	bne.n	8009a66 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8009a30:	7bba      	ldrb	r2, [r7, #14]
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	32ae      	adds	r2, #174	; 0xae
 8009a36:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a3a:	689b      	ldr	r3, [r3, #8]
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	d00f      	beq.n	8009a60 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8009a40:	7bba      	ldrb	r2, [r7, #14]
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8009a48:	7bba      	ldrb	r2, [r7, #14]
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	32ae      	adds	r2, #174	; 0xae
 8009a4e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a52:	689b      	ldr	r3, [r3, #8]
 8009a54:	6839      	ldr	r1, [r7, #0]
 8009a56:	6878      	ldr	r0, [r7, #4]
 8009a58:	4798      	blx	r3
 8009a5a:	4603      	mov	r3, r0
 8009a5c:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8009a5e:	e004      	b.n	8009a6a <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8009a60:	2303      	movs	r3, #3
 8009a62:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8009a64:	e001      	b.n	8009a6a <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8009a66:	2303      	movs	r3, #3
 8009a68:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8009a6a:	683b      	ldr	r3, [r7, #0]
 8009a6c:	88db      	ldrh	r3, [r3, #6]
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	d110      	bne.n	8009a94 <USBD_StdItfReq+0xc0>
 8009a72:	7bfb      	ldrb	r3, [r7, #15]
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	d10d      	bne.n	8009a94 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8009a78:	6878      	ldr	r0, [r7, #4]
 8009a7a:	f000 fdc7 	bl	800a60c <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8009a7e:	e009      	b.n	8009a94 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8009a80:	6839      	ldr	r1, [r7, #0]
 8009a82:	6878      	ldr	r0, [r7, #4]
 8009a84:	f000 fcf7 	bl	800a476 <USBD_CtlError>
          break;
 8009a88:	e004      	b.n	8009a94 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8009a8a:	6839      	ldr	r1, [r7, #0]
 8009a8c:	6878      	ldr	r0, [r7, #4]
 8009a8e:	f000 fcf2 	bl	800a476 <USBD_CtlError>
          break;
 8009a92:	e000      	b.n	8009a96 <USBD_StdItfReq+0xc2>
          break;
 8009a94:	bf00      	nop
      }
      break;
 8009a96:	e004      	b.n	8009aa2 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8009a98:	6839      	ldr	r1, [r7, #0]
 8009a9a:	6878      	ldr	r0, [r7, #4]
 8009a9c:	f000 fceb 	bl	800a476 <USBD_CtlError>
      break;
 8009aa0:	bf00      	nop
  }

  return ret;
 8009aa2:	7bfb      	ldrb	r3, [r7, #15]
}
 8009aa4:	4618      	mov	r0, r3
 8009aa6:	3710      	adds	r7, #16
 8009aa8:	46bd      	mov	sp, r7
 8009aaa:	bd80      	pop	{r7, pc}

08009aac <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009aac:	b580      	push	{r7, lr}
 8009aae:	b084      	sub	sp, #16
 8009ab0:	af00      	add	r7, sp, #0
 8009ab2:	6078      	str	r0, [r7, #4]
 8009ab4:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8009ab6:	2300      	movs	r3, #0
 8009ab8:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8009aba:	683b      	ldr	r3, [r7, #0]
 8009abc:	889b      	ldrh	r3, [r3, #4]
 8009abe:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009ac0:	683b      	ldr	r3, [r7, #0]
 8009ac2:	781b      	ldrb	r3, [r3, #0]
 8009ac4:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009ac8:	2b40      	cmp	r3, #64	; 0x40
 8009aca:	d007      	beq.n	8009adc <USBD_StdEPReq+0x30>
 8009acc:	2b40      	cmp	r3, #64	; 0x40
 8009ace:	f200 817f 	bhi.w	8009dd0 <USBD_StdEPReq+0x324>
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	d02a      	beq.n	8009b2c <USBD_StdEPReq+0x80>
 8009ad6:	2b20      	cmp	r3, #32
 8009ad8:	f040 817a 	bne.w	8009dd0 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8009adc:	7bbb      	ldrb	r3, [r7, #14]
 8009ade:	4619      	mov	r1, r3
 8009ae0:	6878      	ldr	r0, [r7, #4]
 8009ae2:	f7ff fe83 	bl	80097ec <USBD_CoreFindEP>
 8009ae6:	4603      	mov	r3, r0
 8009ae8:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009aea:	7b7b      	ldrb	r3, [r7, #13]
 8009aec:	2bff      	cmp	r3, #255	; 0xff
 8009aee:	f000 8174 	beq.w	8009dda <USBD_StdEPReq+0x32e>
 8009af2:	7b7b      	ldrb	r3, [r7, #13]
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	f040 8170 	bne.w	8009dda <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8009afa:	7b7a      	ldrb	r2, [r7, #13]
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8009b02:	7b7a      	ldrb	r2, [r7, #13]
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	32ae      	adds	r2, #174	; 0xae
 8009b08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009b0c:	689b      	ldr	r3, [r3, #8]
 8009b0e:	2b00      	cmp	r3, #0
 8009b10:	f000 8163 	beq.w	8009dda <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8009b14:	7b7a      	ldrb	r2, [r7, #13]
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	32ae      	adds	r2, #174	; 0xae
 8009b1a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009b1e:	689b      	ldr	r3, [r3, #8]
 8009b20:	6839      	ldr	r1, [r7, #0]
 8009b22:	6878      	ldr	r0, [r7, #4]
 8009b24:	4798      	blx	r3
 8009b26:	4603      	mov	r3, r0
 8009b28:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8009b2a:	e156      	b.n	8009dda <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009b2c:	683b      	ldr	r3, [r7, #0]
 8009b2e:	785b      	ldrb	r3, [r3, #1]
 8009b30:	2b03      	cmp	r3, #3
 8009b32:	d008      	beq.n	8009b46 <USBD_StdEPReq+0x9a>
 8009b34:	2b03      	cmp	r3, #3
 8009b36:	f300 8145 	bgt.w	8009dc4 <USBD_StdEPReq+0x318>
 8009b3a:	2b00      	cmp	r3, #0
 8009b3c:	f000 809b 	beq.w	8009c76 <USBD_StdEPReq+0x1ca>
 8009b40:	2b01      	cmp	r3, #1
 8009b42:	d03c      	beq.n	8009bbe <USBD_StdEPReq+0x112>
 8009b44:	e13e      	b.n	8009dc4 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009b4c:	b2db      	uxtb	r3, r3
 8009b4e:	2b02      	cmp	r3, #2
 8009b50:	d002      	beq.n	8009b58 <USBD_StdEPReq+0xac>
 8009b52:	2b03      	cmp	r3, #3
 8009b54:	d016      	beq.n	8009b84 <USBD_StdEPReq+0xd8>
 8009b56:	e02c      	b.n	8009bb2 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009b58:	7bbb      	ldrb	r3, [r7, #14]
 8009b5a:	2b00      	cmp	r3, #0
 8009b5c:	d00d      	beq.n	8009b7a <USBD_StdEPReq+0xce>
 8009b5e:	7bbb      	ldrb	r3, [r7, #14]
 8009b60:	2b80      	cmp	r3, #128	; 0x80
 8009b62:	d00a      	beq.n	8009b7a <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009b64:	7bbb      	ldrb	r3, [r7, #14]
 8009b66:	4619      	mov	r1, r3
 8009b68:	6878      	ldr	r0, [r7, #4]
 8009b6a:	f004 f8ad 	bl	800dcc8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8009b6e:	2180      	movs	r1, #128	; 0x80
 8009b70:	6878      	ldr	r0, [r7, #4]
 8009b72:	f004 f8a9 	bl	800dcc8 <USBD_LL_StallEP>
 8009b76:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009b78:	e020      	b.n	8009bbc <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8009b7a:	6839      	ldr	r1, [r7, #0]
 8009b7c:	6878      	ldr	r0, [r7, #4]
 8009b7e:	f000 fc7a 	bl	800a476 <USBD_CtlError>
              break;
 8009b82:	e01b      	b.n	8009bbc <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009b84:	683b      	ldr	r3, [r7, #0]
 8009b86:	885b      	ldrh	r3, [r3, #2]
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	d10e      	bne.n	8009baa <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8009b8c:	7bbb      	ldrb	r3, [r7, #14]
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	d00b      	beq.n	8009baa <USBD_StdEPReq+0xfe>
 8009b92:	7bbb      	ldrb	r3, [r7, #14]
 8009b94:	2b80      	cmp	r3, #128	; 0x80
 8009b96:	d008      	beq.n	8009baa <USBD_StdEPReq+0xfe>
 8009b98:	683b      	ldr	r3, [r7, #0]
 8009b9a:	88db      	ldrh	r3, [r3, #6]
 8009b9c:	2b00      	cmp	r3, #0
 8009b9e:	d104      	bne.n	8009baa <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8009ba0:	7bbb      	ldrb	r3, [r7, #14]
 8009ba2:	4619      	mov	r1, r3
 8009ba4:	6878      	ldr	r0, [r7, #4]
 8009ba6:	f004 f88f 	bl	800dcc8 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8009baa:	6878      	ldr	r0, [r7, #4]
 8009bac:	f000 fd2e 	bl	800a60c <USBD_CtlSendStatus>

              break;
 8009bb0:	e004      	b.n	8009bbc <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8009bb2:	6839      	ldr	r1, [r7, #0]
 8009bb4:	6878      	ldr	r0, [r7, #4]
 8009bb6:	f000 fc5e 	bl	800a476 <USBD_CtlError>
              break;
 8009bba:	bf00      	nop
          }
          break;
 8009bbc:	e107      	b.n	8009dce <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009bc4:	b2db      	uxtb	r3, r3
 8009bc6:	2b02      	cmp	r3, #2
 8009bc8:	d002      	beq.n	8009bd0 <USBD_StdEPReq+0x124>
 8009bca:	2b03      	cmp	r3, #3
 8009bcc:	d016      	beq.n	8009bfc <USBD_StdEPReq+0x150>
 8009bce:	e04b      	b.n	8009c68 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009bd0:	7bbb      	ldrb	r3, [r7, #14]
 8009bd2:	2b00      	cmp	r3, #0
 8009bd4:	d00d      	beq.n	8009bf2 <USBD_StdEPReq+0x146>
 8009bd6:	7bbb      	ldrb	r3, [r7, #14]
 8009bd8:	2b80      	cmp	r3, #128	; 0x80
 8009bda:	d00a      	beq.n	8009bf2 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009bdc:	7bbb      	ldrb	r3, [r7, #14]
 8009bde:	4619      	mov	r1, r3
 8009be0:	6878      	ldr	r0, [r7, #4]
 8009be2:	f004 f871 	bl	800dcc8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8009be6:	2180      	movs	r1, #128	; 0x80
 8009be8:	6878      	ldr	r0, [r7, #4]
 8009bea:	f004 f86d 	bl	800dcc8 <USBD_LL_StallEP>
 8009bee:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009bf0:	e040      	b.n	8009c74 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8009bf2:	6839      	ldr	r1, [r7, #0]
 8009bf4:	6878      	ldr	r0, [r7, #4]
 8009bf6:	f000 fc3e 	bl	800a476 <USBD_CtlError>
              break;
 8009bfa:	e03b      	b.n	8009c74 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009bfc:	683b      	ldr	r3, [r7, #0]
 8009bfe:	885b      	ldrh	r3, [r3, #2]
 8009c00:	2b00      	cmp	r3, #0
 8009c02:	d136      	bne.n	8009c72 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8009c04:	7bbb      	ldrb	r3, [r7, #14]
 8009c06:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009c0a:	2b00      	cmp	r3, #0
 8009c0c:	d004      	beq.n	8009c18 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8009c0e:	7bbb      	ldrb	r3, [r7, #14]
 8009c10:	4619      	mov	r1, r3
 8009c12:	6878      	ldr	r0, [r7, #4]
 8009c14:	f004 f877 	bl	800dd06 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8009c18:	6878      	ldr	r0, [r7, #4]
 8009c1a:	f000 fcf7 	bl	800a60c <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8009c1e:	7bbb      	ldrb	r3, [r7, #14]
 8009c20:	4619      	mov	r1, r3
 8009c22:	6878      	ldr	r0, [r7, #4]
 8009c24:	f7ff fde2 	bl	80097ec <USBD_CoreFindEP>
 8009c28:	4603      	mov	r3, r0
 8009c2a:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009c2c:	7b7b      	ldrb	r3, [r7, #13]
 8009c2e:	2bff      	cmp	r3, #255	; 0xff
 8009c30:	d01f      	beq.n	8009c72 <USBD_StdEPReq+0x1c6>
 8009c32:	7b7b      	ldrb	r3, [r7, #13]
 8009c34:	2b00      	cmp	r3, #0
 8009c36:	d11c      	bne.n	8009c72 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8009c38:	7b7a      	ldrb	r2, [r7, #13]
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8009c40:	7b7a      	ldrb	r2, [r7, #13]
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	32ae      	adds	r2, #174	; 0xae
 8009c46:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c4a:	689b      	ldr	r3, [r3, #8]
 8009c4c:	2b00      	cmp	r3, #0
 8009c4e:	d010      	beq.n	8009c72 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8009c50:	7b7a      	ldrb	r2, [r7, #13]
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	32ae      	adds	r2, #174	; 0xae
 8009c56:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c5a:	689b      	ldr	r3, [r3, #8]
 8009c5c:	6839      	ldr	r1, [r7, #0]
 8009c5e:	6878      	ldr	r0, [r7, #4]
 8009c60:	4798      	blx	r3
 8009c62:	4603      	mov	r3, r0
 8009c64:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8009c66:	e004      	b.n	8009c72 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8009c68:	6839      	ldr	r1, [r7, #0]
 8009c6a:	6878      	ldr	r0, [r7, #4]
 8009c6c:	f000 fc03 	bl	800a476 <USBD_CtlError>
              break;
 8009c70:	e000      	b.n	8009c74 <USBD_StdEPReq+0x1c8>
              break;
 8009c72:	bf00      	nop
          }
          break;
 8009c74:	e0ab      	b.n	8009dce <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009c7c:	b2db      	uxtb	r3, r3
 8009c7e:	2b02      	cmp	r3, #2
 8009c80:	d002      	beq.n	8009c88 <USBD_StdEPReq+0x1dc>
 8009c82:	2b03      	cmp	r3, #3
 8009c84:	d032      	beq.n	8009cec <USBD_StdEPReq+0x240>
 8009c86:	e097      	b.n	8009db8 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009c88:	7bbb      	ldrb	r3, [r7, #14]
 8009c8a:	2b00      	cmp	r3, #0
 8009c8c:	d007      	beq.n	8009c9e <USBD_StdEPReq+0x1f2>
 8009c8e:	7bbb      	ldrb	r3, [r7, #14]
 8009c90:	2b80      	cmp	r3, #128	; 0x80
 8009c92:	d004      	beq.n	8009c9e <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8009c94:	6839      	ldr	r1, [r7, #0]
 8009c96:	6878      	ldr	r0, [r7, #4]
 8009c98:	f000 fbed 	bl	800a476 <USBD_CtlError>
                break;
 8009c9c:	e091      	b.n	8009dc2 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009c9e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	da0b      	bge.n	8009cbe <USBD_StdEPReq+0x212>
 8009ca6:	7bbb      	ldrb	r3, [r7, #14]
 8009ca8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009cac:	4613      	mov	r3, r2
 8009cae:	009b      	lsls	r3, r3, #2
 8009cb0:	4413      	add	r3, r2
 8009cb2:	009b      	lsls	r3, r3, #2
 8009cb4:	3310      	adds	r3, #16
 8009cb6:	687a      	ldr	r2, [r7, #4]
 8009cb8:	4413      	add	r3, r2
 8009cba:	3304      	adds	r3, #4
 8009cbc:	e00b      	b.n	8009cd6 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009cbe:	7bbb      	ldrb	r3, [r7, #14]
 8009cc0:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009cc4:	4613      	mov	r3, r2
 8009cc6:	009b      	lsls	r3, r3, #2
 8009cc8:	4413      	add	r3, r2
 8009cca:	009b      	lsls	r3, r3, #2
 8009ccc:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8009cd0:	687a      	ldr	r2, [r7, #4]
 8009cd2:	4413      	add	r3, r2
 8009cd4:	3304      	adds	r3, #4
 8009cd6:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8009cd8:	68bb      	ldr	r3, [r7, #8]
 8009cda:	2200      	movs	r2, #0
 8009cdc:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009cde:	68bb      	ldr	r3, [r7, #8]
 8009ce0:	2202      	movs	r2, #2
 8009ce2:	4619      	mov	r1, r3
 8009ce4:	6878      	ldr	r0, [r7, #4]
 8009ce6:	f000 fc37 	bl	800a558 <USBD_CtlSendData>
              break;
 8009cea:	e06a      	b.n	8009dc2 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8009cec:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009cf0:	2b00      	cmp	r3, #0
 8009cf2:	da11      	bge.n	8009d18 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8009cf4:	7bbb      	ldrb	r3, [r7, #14]
 8009cf6:	f003 020f 	and.w	r2, r3, #15
 8009cfa:	6879      	ldr	r1, [r7, #4]
 8009cfc:	4613      	mov	r3, r2
 8009cfe:	009b      	lsls	r3, r3, #2
 8009d00:	4413      	add	r3, r2
 8009d02:	009b      	lsls	r3, r3, #2
 8009d04:	440b      	add	r3, r1
 8009d06:	3324      	adds	r3, #36	; 0x24
 8009d08:	881b      	ldrh	r3, [r3, #0]
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	d117      	bne.n	8009d3e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8009d0e:	6839      	ldr	r1, [r7, #0]
 8009d10:	6878      	ldr	r0, [r7, #4]
 8009d12:	f000 fbb0 	bl	800a476 <USBD_CtlError>
                  break;
 8009d16:	e054      	b.n	8009dc2 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8009d18:	7bbb      	ldrb	r3, [r7, #14]
 8009d1a:	f003 020f 	and.w	r2, r3, #15
 8009d1e:	6879      	ldr	r1, [r7, #4]
 8009d20:	4613      	mov	r3, r2
 8009d22:	009b      	lsls	r3, r3, #2
 8009d24:	4413      	add	r3, r2
 8009d26:	009b      	lsls	r3, r3, #2
 8009d28:	440b      	add	r3, r1
 8009d2a:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8009d2e:	881b      	ldrh	r3, [r3, #0]
 8009d30:	2b00      	cmp	r3, #0
 8009d32:	d104      	bne.n	8009d3e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8009d34:	6839      	ldr	r1, [r7, #0]
 8009d36:	6878      	ldr	r0, [r7, #4]
 8009d38:	f000 fb9d 	bl	800a476 <USBD_CtlError>
                  break;
 8009d3c:	e041      	b.n	8009dc2 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009d3e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	da0b      	bge.n	8009d5e <USBD_StdEPReq+0x2b2>
 8009d46:	7bbb      	ldrb	r3, [r7, #14]
 8009d48:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009d4c:	4613      	mov	r3, r2
 8009d4e:	009b      	lsls	r3, r3, #2
 8009d50:	4413      	add	r3, r2
 8009d52:	009b      	lsls	r3, r3, #2
 8009d54:	3310      	adds	r3, #16
 8009d56:	687a      	ldr	r2, [r7, #4]
 8009d58:	4413      	add	r3, r2
 8009d5a:	3304      	adds	r3, #4
 8009d5c:	e00b      	b.n	8009d76 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009d5e:	7bbb      	ldrb	r3, [r7, #14]
 8009d60:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009d64:	4613      	mov	r3, r2
 8009d66:	009b      	lsls	r3, r3, #2
 8009d68:	4413      	add	r3, r2
 8009d6a:	009b      	lsls	r3, r3, #2
 8009d6c:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8009d70:	687a      	ldr	r2, [r7, #4]
 8009d72:	4413      	add	r3, r2
 8009d74:	3304      	adds	r3, #4
 8009d76:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8009d78:	7bbb      	ldrb	r3, [r7, #14]
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	d002      	beq.n	8009d84 <USBD_StdEPReq+0x2d8>
 8009d7e:	7bbb      	ldrb	r3, [r7, #14]
 8009d80:	2b80      	cmp	r3, #128	; 0x80
 8009d82:	d103      	bne.n	8009d8c <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8009d84:	68bb      	ldr	r3, [r7, #8]
 8009d86:	2200      	movs	r2, #0
 8009d88:	601a      	str	r2, [r3, #0]
 8009d8a:	e00e      	b.n	8009daa <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8009d8c:	7bbb      	ldrb	r3, [r7, #14]
 8009d8e:	4619      	mov	r1, r3
 8009d90:	6878      	ldr	r0, [r7, #4]
 8009d92:	f003 ffd7 	bl	800dd44 <USBD_LL_IsStallEP>
 8009d96:	4603      	mov	r3, r0
 8009d98:	2b00      	cmp	r3, #0
 8009d9a:	d003      	beq.n	8009da4 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8009d9c:	68bb      	ldr	r3, [r7, #8]
 8009d9e:	2201      	movs	r2, #1
 8009da0:	601a      	str	r2, [r3, #0]
 8009da2:	e002      	b.n	8009daa <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8009da4:	68bb      	ldr	r3, [r7, #8]
 8009da6:	2200      	movs	r2, #0
 8009da8:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009daa:	68bb      	ldr	r3, [r7, #8]
 8009dac:	2202      	movs	r2, #2
 8009dae:	4619      	mov	r1, r3
 8009db0:	6878      	ldr	r0, [r7, #4]
 8009db2:	f000 fbd1 	bl	800a558 <USBD_CtlSendData>
              break;
 8009db6:	e004      	b.n	8009dc2 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8009db8:	6839      	ldr	r1, [r7, #0]
 8009dba:	6878      	ldr	r0, [r7, #4]
 8009dbc:	f000 fb5b 	bl	800a476 <USBD_CtlError>
              break;
 8009dc0:	bf00      	nop
          }
          break;
 8009dc2:	e004      	b.n	8009dce <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8009dc4:	6839      	ldr	r1, [r7, #0]
 8009dc6:	6878      	ldr	r0, [r7, #4]
 8009dc8:	f000 fb55 	bl	800a476 <USBD_CtlError>
          break;
 8009dcc:	bf00      	nop
      }
      break;
 8009dce:	e005      	b.n	8009ddc <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8009dd0:	6839      	ldr	r1, [r7, #0]
 8009dd2:	6878      	ldr	r0, [r7, #4]
 8009dd4:	f000 fb4f 	bl	800a476 <USBD_CtlError>
      break;
 8009dd8:	e000      	b.n	8009ddc <USBD_StdEPReq+0x330>
      break;
 8009dda:	bf00      	nop
  }

  return ret;
 8009ddc:	7bfb      	ldrb	r3, [r7, #15]
}
 8009dde:	4618      	mov	r0, r3
 8009de0:	3710      	adds	r7, #16
 8009de2:	46bd      	mov	sp, r7
 8009de4:	bd80      	pop	{r7, pc}
	...

08009de8 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009de8:	b580      	push	{r7, lr}
 8009dea:	b084      	sub	sp, #16
 8009dec:	af00      	add	r7, sp, #0
 8009dee:	6078      	str	r0, [r7, #4]
 8009df0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009df2:	2300      	movs	r3, #0
 8009df4:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8009df6:	2300      	movs	r3, #0
 8009df8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8009dfa:	2300      	movs	r3, #0
 8009dfc:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8009dfe:	683b      	ldr	r3, [r7, #0]
 8009e00:	885b      	ldrh	r3, [r3, #2]
 8009e02:	0a1b      	lsrs	r3, r3, #8
 8009e04:	b29b      	uxth	r3, r3
 8009e06:	3b01      	subs	r3, #1
 8009e08:	2b06      	cmp	r3, #6
 8009e0a:	f200 8128 	bhi.w	800a05e <USBD_GetDescriptor+0x276>
 8009e0e:	a201      	add	r2, pc, #4	; (adr r2, 8009e14 <USBD_GetDescriptor+0x2c>)
 8009e10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e14:	08009e31 	.word	0x08009e31
 8009e18:	08009e49 	.word	0x08009e49
 8009e1c:	08009e89 	.word	0x08009e89
 8009e20:	0800a05f 	.word	0x0800a05f
 8009e24:	0800a05f 	.word	0x0800a05f
 8009e28:	08009fff 	.word	0x08009fff
 8009e2c:	0800a02b 	.word	0x0800a02b
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	687a      	ldr	r2, [r7, #4]
 8009e3a:	7c12      	ldrb	r2, [r2, #16]
 8009e3c:	f107 0108 	add.w	r1, r7, #8
 8009e40:	4610      	mov	r0, r2
 8009e42:	4798      	blx	r3
 8009e44:	60f8      	str	r0, [r7, #12]
      break;
 8009e46:	e112      	b.n	800a06e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	7c1b      	ldrb	r3, [r3, #16]
 8009e4c:	2b00      	cmp	r3, #0
 8009e4e:	d10d      	bne.n	8009e6c <USBD_GetDescriptor+0x84>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009e56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009e58:	f107 0208 	add.w	r2, r7, #8
 8009e5c:	4610      	mov	r0, r2
 8009e5e:	4798      	blx	r3
 8009e60:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009e62:	68fb      	ldr	r3, [r7, #12]
 8009e64:	3301      	adds	r3, #1
 8009e66:	2202      	movs	r2, #2
 8009e68:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8009e6a:	e100      	b.n	800a06e <USBD_GetDescriptor+0x286>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009e72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e74:	f107 0208 	add.w	r2, r7, #8
 8009e78:	4610      	mov	r0, r2
 8009e7a:	4798      	blx	r3
 8009e7c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009e7e:	68fb      	ldr	r3, [r7, #12]
 8009e80:	3301      	adds	r3, #1
 8009e82:	2202      	movs	r2, #2
 8009e84:	701a      	strb	r2, [r3, #0]
      break;
 8009e86:	e0f2      	b.n	800a06e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8009e88:	683b      	ldr	r3, [r7, #0]
 8009e8a:	885b      	ldrh	r3, [r3, #2]
 8009e8c:	b2db      	uxtb	r3, r3
 8009e8e:	2b05      	cmp	r3, #5
 8009e90:	f200 80ac 	bhi.w	8009fec <USBD_GetDescriptor+0x204>
 8009e94:	a201      	add	r2, pc, #4	; (adr r2, 8009e9c <USBD_GetDescriptor+0xb4>)
 8009e96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e9a:	bf00      	nop
 8009e9c:	08009eb5 	.word	0x08009eb5
 8009ea0:	08009ee9 	.word	0x08009ee9
 8009ea4:	08009f1d 	.word	0x08009f1d
 8009ea8:	08009f51 	.word	0x08009f51
 8009eac:	08009f85 	.word	0x08009f85
 8009eb0:	08009fb9 	.word	0x08009fb9
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009eba:	685b      	ldr	r3, [r3, #4]
 8009ebc:	2b00      	cmp	r3, #0
 8009ebe:	d00b      	beq.n	8009ed8 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009ec6:	685b      	ldr	r3, [r3, #4]
 8009ec8:	687a      	ldr	r2, [r7, #4]
 8009eca:	7c12      	ldrb	r2, [r2, #16]
 8009ecc:	f107 0108 	add.w	r1, r7, #8
 8009ed0:	4610      	mov	r0, r2
 8009ed2:	4798      	blx	r3
 8009ed4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009ed6:	e091      	b.n	8009ffc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009ed8:	6839      	ldr	r1, [r7, #0]
 8009eda:	6878      	ldr	r0, [r7, #4]
 8009edc:	f000 facb 	bl	800a476 <USBD_CtlError>
            err++;
 8009ee0:	7afb      	ldrb	r3, [r7, #11]
 8009ee2:	3301      	adds	r3, #1
 8009ee4:	72fb      	strb	r3, [r7, #11]
          break;
 8009ee6:	e089      	b.n	8009ffc <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009eee:	689b      	ldr	r3, [r3, #8]
 8009ef0:	2b00      	cmp	r3, #0
 8009ef2:	d00b      	beq.n	8009f0c <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009efa:	689b      	ldr	r3, [r3, #8]
 8009efc:	687a      	ldr	r2, [r7, #4]
 8009efe:	7c12      	ldrb	r2, [r2, #16]
 8009f00:	f107 0108 	add.w	r1, r7, #8
 8009f04:	4610      	mov	r0, r2
 8009f06:	4798      	blx	r3
 8009f08:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009f0a:	e077      	b.n	8009ffc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009f0c:	6839      	ldr	r1, [r7, #0]
 8009f0e:	6878      	ldr	r0, [r7, #4]
 8009f10:	f000 fab1 	bl	800a476 <USBD_CtlError>
            err++;
 8009f14:	7afb      	ldrb	r3, [r7, #11]
 8009f16:	3301      	adds	r3, #1
 8009f18:	72fb      	strb	r3, [r7, #11]
          break;
 8009f1a:	e06f      	b.n	8009ffc <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009f22:	68db      	ldr	r3, [r3, #12]
 8009f24:	2b00      	cmp	r3, #0
 8009f26:	d00b      	beq.n	8009f40 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009f2e:	68db      	ldr	r3, [r3, #12]
 8009f30:	687a      	ldr	r2, [r7, #4]
 8009f32:	7c12      	ldrb	r2, [r2, #16]
 8009f34:	f107 0108 	add.w	r1, r7, #8
 8009f38:	4610      	mov	r0, r2
 8009f3a:	4798      	blx	r3
 8009f3c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009f3e:	e05d      	b.n	8009ffc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009f40:	6839      	ldr	r1, [r7, #0]
 8009f42:	6878      	ldr	r0, [r7, #4]
 8009f44:	f000 fa97 	bl	800a476 <USBD_CtlError>
            err++;
 8009f48:	7afb      	ldrb	r3, [r7, #11]
 8009f4a:	3301      	adds	r3, #1
 8009f4c:	72fb      	strb	r3, [r7, #11]
          break;
 8009f4e:	e055      	b.n	8009ffc <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009f56:	691b      	ldr	r3, [r3, #16]
 8009f58:	2b00      	cmp	r3, #0
 8009f5a:	d00b      	beq.n	8009f74 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009f62:	691b      	ldr	r3, [r3, #16]
 8009f64:	687a      	ldr	r2, [r7, #4]
 8009f66:	7c12      	ldrb	r2, [r2, #16]
 8009f68:	f107 0108 	add.w	r1, r7, #8
 8009f6c:	4610      	mov	r0, r2
 8009f6e:	4798      	blx	r3
 8009f70:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009f72:	e043      	b.n	8009ffc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009f74:	6839      	ldr	r1, [r7, #0]
 8009f76:	6878      	ldr	r0, [r7, #4]
 8009f78:	f000 fa7d 	bl	800a476 <USBD_CtlError>
            err++;
 8009f7c:	7afb      	ldrb	r3, [r7, #11]
 8009f7e:	3301      	adds	r3, #1
 8009f80:	72fb      	strb	r3, [r7, #11]
          break;
 8009f82:	e03b      	b.n	8009ffc <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009f8a:	695b      	ldr	r3, [r3, #20]
 8009f8c:	2b00      	cmp	r3, #0
 8009f8e:	d00b      	beq.n	8009fa8 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009f96:	695b      	ldr	r3, [r3, #20]
 8009f98:	687a      	ldr	r2, [r7, #4]
 8009f9a:	7c12      	ldrb	r2, [r2, #16]
 8009f9c:	f107 0108 	add.w	r1, r7, #8
 8009fa0:	4610      	mov	r0, r2
 8009fa2:	4798      	blx	r3
 8009fa4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009fa6:	e029      	b.n	8009ffc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009fa8:	6839      	ldr	r1, [r7, #0]
 8009faa:	6878      	ldr	r0, [r7, #4]
 8009fac:	f000 fa63 	bl	800a476 <USBD_CtlError>
            err++;
 8009fb0:	7afb      	ldrb	r3, [r7, #11]
 8009fb2:	3301      	adds	r3, #1
 8009fb4:	72fb      	strb	r3, [r7, #11]
          break;
 8009fb6:	e021      	b.n	8009ffc <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009fbe:	699b      	ldr	r3, [r3, #24]
 8009fc0:	2b00      	cmp	r3, #0
 8009fc2:	d00b      	beq.n	8009fdc <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009fca:	699b      	ldr	r3, [r3, #24]
 8009fcc:	687a      	ldr	r2, [r7, #4]
 8009fce:	7c12      	ldrb	r2, [r2, #16]
 8009fd0:	f107 0108 	add.w	r1, r7, #8
 8009fd4:	4610      	mov	r0, r2
 8009fd6:	4798      	blx	r3
 8009fd8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009fda:	e00f      	b.n	8009ffc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009fdc:	6839      	ldr	r1, [r7, #0]
 8009fde:	6878      	ldr	r0, [r7, #4]
 8009fe0:	f000 fa49 	bl	800a476 <USBD_CtlError>
            err++;
 8009fe4:	7afb      	ldrb	r3, [r7, #11]
 8009fe6:	3301      	adds	r3, #1
 8009fe8:	72fb      	strb	r3, [r7, #11]
          break;
 8009fea:	e007      	b.n	8009ffc <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8009fec:	6839      	ldr	r1, [r7, #0]
 8009fee:	6878      	ldr	r0, [r7, #4]
 8009ff0:	f000 fa41 	bl	800a476 <USBD_CtlError>
          err++;
 8009ff4:	7afb      	ldrb	r3, [r7, #11]
 8009ff6:	3301      	adds	r3, #1
 8009ff8:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8009ffa:	bf00      	nop
      }
      break;
 8009ffc:	e037      	b.n	800a06e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	7c1b      	ldrb	r3, [r3, #16]
 800a002:	2b00      	cmp	r3, #0
 800a004:	d109      	bne.n	800a01a <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a00c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a00e:	f107 0208 	add.w	r2, r7, #8
 800a012:	4610      	mov	r0, r2
 800a014:	4798      	blx	r3
 800a016:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a018:	e029      	b.n	800a06e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a01a:	6839      	ldr	r1, [r7, #0]
 800a01c:	6878      	ldr	r0, [r7, #4]
 800a01e:	f000 fa2a 	bl	800a476 <USBD_CtlError>
        err++;
 800a022:	7afb      	ldrb	r3, [r7, #11]
 800a024:	3301      	adds	r3, #1
 800a026:	72fb      	strb	r3, [r7, #11]
      break;
 800a028:	e021      	b.n	800a06e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	7c1b      	ldrb	r3, [r3, #16]
 800a02e:	2b00      	cmp	r3, #0
 800a030:	d10d      	bne.n	800a04e <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a038:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a03a:	f107 0208 	add.w	r2, r7, #8
 800a03e:	4610      	mov	r0, r2
 800a040:	4798      	blx	r3
 800a042:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800a044:	68fb      	ldr	r3, [r7, #12]
 800a046:	3301      	adds	r3, #1
 800a048:	2207      	movs	r2, #7
 800a04a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a04c:	e00f      	b.n	800a06e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a04e:	6839      	ldr	r1, [r7, #0]
 800a050:	6878      	ldr	r0, [r7, #4]
 800a052:	f000 fa10 	bl	800a476 <USBD_CtlError>
        err++;
 800a056:	7afb      	ldrb	r3, [r7, #11]
 800a058:	3301      	adds	r3, #1
 800a05a:	72fb      	strb	r3, [r7, #11]
      break;
 800a05c:	e007      	b.n	800a06e <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800a05e:	6839      	ldr	r1, [r7, #0]
 800a060:	6878      	ldr	r0, [r7, #4]
 800a062:	f000 fa08 	bl	800a476 <USBD_CtlError>
      err++;
 800a066:	7afb      	ldrb	r3, [r7, #11]
 800a068:	3301      	adds	r3, #1
 800a06a:	72fb      	strb	r3, [r7, #11]
      break;
 800a06c:	bf00      	nop
  }

  if (err != 0U)
 800a06e:	7afb      	ldrb	r3, [r7, #11]
 800a070:	2b00      	cmp	r3, #0
 800a072:	d11e      	bne.n	800a0b2 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800a074:	683b      	ldr	r3, [r7, #0]
 800a076:	88db      	ldrh	r3, [r3, #6]
 800a078:	2b00      	cmp	r3, #0
 800a07a:	d016      	beq.n	800a0aa <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800a07c:	893b      	ldrh	r3, [r7, #8]
 800a07e:	2b00      	cmp	r3, #0
 800a080:	d00e      	beq.n	800a0a0 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800a082:	683b      	ldr	r3, [r7, #0]
 800a084:	88da      	ldrh	r2, [r3, #6]
 800a086:	893b      	ldrh	r3, [r7, #8]
 800a088:	4293      	cmp	r3, r2
 800a08a:	bf28      	it	cs
 800a08c:	4613      	movcs	r3, r2
 800a08e:	b29b      	uxth	r3, r3
 800a090:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800a092:	893b      	ldrh	r3, [r7, #8]
 800a094:	461a      	mov	r2, r3
 800a096:	68f9      	ldr	r1, [r7, #12]
 800a098:	6878      	ldr	r0, [r7, #4]
 800a09a:	f000 fa5d 	bl	800a558 <USBD_CtlSendData>
 800a09e:	e009      	b.n	800a0b4 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800a0a0:	6839      	ldr	r1, [r7, #0]
 800a0a2:	6878      	ldr	r0, [r7, #4]
 800a0a4:	f000 f9e7 	bl	800a476 <USBD_CtlError>
 800a0a8:	e004      	b.n	800a0b4 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800a0aa:	6878      	ldr	r0, [r7, #4]
 800a0ac:	f000 faae 	bl	800a60c <USBD_CtlSendStatus>
 800a0b0:	e000      	b.n	800a0b4 <USBD_GetDescriptor+0x2cc>
    return;
 800a0b2:	bf00      	nop
  }
}
 800a0b4:	3710      	adds	r7, #16
 800a0b6:	46bd      	mov	sp, r7
 800a0b8:	bd80      	pop	{r7, pc}
 800a0ba:	bf00      	nop

0800a0bc <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a0bc:	b580      	push	{r7, lr}
 800a0be:	b084      	sub	sp, #16
 800a0c0:	af00      	add	r7, sp, #0
 800a0c2:	6078      	str	r0, [r7, #4]
 800a0c4:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800a0c6:	683b      	ldr	r3, [r7, #0]
 800a0c8:	889b      	ldrh	r3, [r3, #4]
 800a0ca:	2b00      	cmp	r3, #0
 800a0cc:	d131      	bne.n	800a132 <USBD_SetAddress+0x76>
 800a0ce:	683b      	ldr	r3, [r7, #0]
 800a0d0:	88db      	ldrh	r3, [r3, #6]
 800a0d2:	2b00      	cmp	r3, #0
 800a0d4:	d12d      	bne.n	800a132 <USBD_SetAddress+0x76>
 800a0d6:	683b      	ldr	r3, [r7, #0]
 800a0d8:	885b      	ldrh	r3, [r3, #2]
 800a0da:	2b7f      	cmp	r3, #127	; 0x7f
 800a0dc:	d829      	bhi.n	800a132 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800a0de:	683b      	ldr	r3, [r7, #0]
 800a0e0:	885b      	ldrh	r3, [r3, #2]
 800a0e2:	b2db      	uxtb	r3, r3
 800a0e4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a0e8:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a0f0:	b2db      	uxtb	r3, r3
 800a0f2:	2b03      	cmp	r3, #3
 800a0f4:	d104      	bne.n	800a100 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800a0f6:	6839      	ldr	r1, [r7, #0]
 800a0f8:	6878      	ldr	r0, [r7, #4]
 800a0fa:	f000 f9bc 	bl	800a476 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a0fe:	e01d      	b.n	800a13c <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	7bfa      	ldrb	r2, [r7, #15]
 800a104:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800a108:	7bfb      	ldrb	r3, [r7, #15]
 800a10a:	4619      	mov	r1, r3
 800a10c:	6878      	ldr	r0, [r7, #4]
 800a10e:	f003 fe45 	bl	800dd9c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800a112:	6878      	ldr	r0, [r7, #4]
 800a114:	f000 fa7a 	bl	800a60c <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800a118:	7bfb      	ldrb	r3, [r7, #15]
 800a11a:	2b00      	cmp	r3, #0
 800a11c:	d004      	beq.n	800a128 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	2202      	movs	r2, #2
 800a122:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a126:	e009      	b.n	800a13c <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	2201      	movs	r2, #1
 800a12c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a130:	e004      	b.n	800a13c <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800a132:	6839      	ldr	r1, [r7, #0]
 800a134:	6878      	ldr	r0, [r7, #4]
 800a136:	f000 f99e 	bl	800a476 <USBD_CtlError>
  }
}
 800a13a:	bf00      	nop
 800a13c:	bf00      	nop
 800a13e:	3710      	adds	r7, #16
 800a140:	46bd      	mov	sp, r7
 800a142:	bd80      	pop	{r7, pc}

0800a144 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a144:	b580      	push	{r7, lr}
 800a146:	b084      	sub	sp, #16
 800a148:	af00      	add	r7, sp, #0
 800a14a:	6078      	str	r0, [r7, #4]
 800a14c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a14e:	2300      	movs	r3, #0
 800a150:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800a152:	683b      	ldr	r3, [r7, #0]
 800a154:	885b      	ldrh	r3, [r3, #2]
 800a156:	b2da      	uxtb	r2, r3
 800a158:	4b4e      	ldr	r3, [pc, #312]	; (800a294 <USBD_SetConfig+0x150>)
 800a15a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800a15c:	4b4d      	ldr	r3, [pc, #308]	; (800a294 <USBD_SetConfig+0x150>)
 800a15e:	781b      	ldrb	r3, [r3, #0]
 800a160:	2b01      	cmp	r3, #1
 800a162:	d905      	bls.n	800a170 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800a164:	6839      	ldr	r1, [r7, #0]
 800a166:	6878      	ldr	r0, [r7, #4]
 800a168:	f000 f985 	bl	800a476 <USBD_CtlError>
    return USBD_FAIL;
 800a16c:	2303      	movs	r3, #3
 800a16e:	e08c      	b.n	800a28a <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a176:	b2db      	uxtb	r3, r3
 800a178:	2b02      	cmp	r3, #2
 800a17a:	d002      	beq.n	800a182 <USBD_SetConfig+0x3e>
 800a17c:	2b03      	cmp	r3, #3
 800a17e:	d029      	beq.n	800a1d4 <USBD_SetConfig+0x90>
 800a180:	e075      	b.n	800a26e <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800a182:	4b44      	ldr	r3, [pc, #272]	; (800a294 <USBD_SetConfig+0x150>)
 800a184:	781b      	ldrb	r3, [r3, #0]
 800a186:	2b00      	cmp	r3, #0
 800a188:	d020      	beq.n	800a1cc <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800a18a:	4b42      	ldr	r3, [pc, #264]	; (800a294 <USBD_SetConfig+0x150>)
 800a18c:	781b      	ldrb	r3, [r3, #0]
 800a18e:	461a      	mov	r2, r3
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a194:	4b3f      	ldr	r3, [pc, #252]	; (800a294 <USBD_SetConfig+0x150>)
 800a196:	781b      	ldrb	r3, [r3, #0]
 800a198:	4619      	mov	r1, r3
 800a19a:	6878      	ldr	r0, [r7, #4]
 800a19c:	f7fe ffe7 	bl	800916e <USBD_SetClassConfig>
 800a1a0:	4603      	mov	r3, r0
 800a1a2:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800a1a4:	7bfb      	ldrb	r3, [r7, #15]
 800a1a6:	2b00      	cmp	r3, #0
 800a1a8:	d008      	beq.n	800a1bc <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800a1aa:	6839      	ldr	r1, [r7, #0]
 800a1ac:	6878      	ldr	r0, [r7, #4]
 800a1ae:	f000 f962 	bl	800a476 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	2202      	movs	r2, #2
 800a1b6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800a1ba:	e065      	b.n	800a288 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800a1bc:	6878      	ldr	r0, [r7, #4]
 800a1be:	f000 fa25 	bl	800a60c <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	2203      	movs	r2, #3
 800a1c6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800a1ca:	e05d      	b.n	800a288 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800a1cc:	6878      	ldr	r0, [r7, #4]
 800a1ce:	f000 fa1d 	bl	800a60c <USBD_CtlSendStatus>
      break;
 800a1d2:	e059      	b.n	800a288 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800a1d4:	4b2f      	ldr	r3, [pc, #188]	; (800a294 <USBD_SetConfig+0x150>)
 800a1d6:	781b      	ldrb	r3, [r3, #0]
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	d112      	bne.n	800a202 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	2202      	movs	r2, #2
 800a1e0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800a1e4:	4b2b      	ldr	r3, [pc, #172]	; (800a294 <USBD_SetConfig+0x150>)
 800a1e6:	781b      	ldrb	r3, [r3, #0]
 800a1e8:	461a      	mov	r2, r3
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a1ee:	4b29      	ldr	r3, [pc, #164]	; (800a294 <USBD_SetConfig+0x150>)
 800a1f0:	781b      	ldrb	r3, [r3, #0]
 800a1f2:	4619      	mov	r1, r3
 800a1f4:	6878      	ldr	r0, [r7, #4]
 800a1f6:	f7fe ffd6 	bl	80091a6 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800a1fa:	6878      	ldr	r0, [r7, #4]
 800a1fc:	f000 fa06 	bl	800a60c <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800a200:	e042      	b.n	800a288 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800a202:	4b24      	ldr	r3, [pc, #144]	; (800a294 <USBD_SetConfig+0x150>)
 800a204:	781b      	ldrb	r3, [r3, #0]
 800a206:	461a      	mov	r2, r3
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	685b      	ldr	r3, [r3, #4]
 800a20c:	429a      	cmp	r2, r3
 800a20e:	d02a      	beq.n	800a266 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	685b      	ldr	r3, [r3, #4]
 800a214:	b2db      	uxtb	r3, r3
 800a216:	4619      	mov	r1, r3
 800a218:	6878      	ldr	r0, [r7, #4]
 800a21a:	f7fe ffc4 	bl	80091a6 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800a21e:	4b1d      	ldr	r3, [pc, #116]	; (800a294 <USBD_SetConfig+0x150>)
 800a220:	781b      	ldrb	r3, [r3, #0]
 800a222:	461a      	mov	r2, r3
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a228:	4b1a      	ldr	r3, [pc, #104]	; (800a294 <USBD_SetConfig+0x150>)
 800a22a:	781b      	ldrb	r3, [r3, #0]
 800a22c:	4619      	mov	r1, r3
 800a22e:	6878      	ldr	r0, [r7, #4]
 800a230:	f7fe ff9d 	bl	800916e <USBD_SetClassConfig>
 800a234:	4603      	mov	r3, r0
 800a236:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800a238:	7bfb      	ldrb	r3, [r7, #15]
 800a23a:	2b00      	cmp	r3, #0
 800a23c:	d00f      	beq.n	800a25e <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800a23e:	6839      	ldr	r1, [r7, #0]
 800a240:	6878      	ldr	r0, [r7, #4]
 800a242:	f000 f918 	bl	800a476 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	685b      	ldr	r3, [r3, #4]
 800a24a:	b2db      	uxtb	r3, r3
 800a24c:	4619      	mov	r1, r3
 800a24e:	6878      	ldr	r0, [r7, #4]
 800a250:	f7fe ffa9 	bl	80091a6 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	2202      	movs	r2, #2
 800a258:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800a25c:	e014      	b.n	800a288 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800a25e:	6878      	ldr	r0, [r7, #4]
 800a260:	f000 f9d4 	bl	800a60c <USBD_CtlSendStatus>
      break;
 800a264:	e010      	b.n	800a288 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800a266:	6878      	ldr	r0, [r7, #4]
 800a268:	f000 f9d0 	bl	800a60c <USBD_CtlSendStatus>
      break;
 800a26c:	e00c      	b.n	800a288 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800a26e:	6839      	ldr	r1, [r7, #0]
 800a270:	6878      	ldr	r0, [r7, #4]
 800a272:	f000 f900 	bl	800a476 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a276:	4b07      	ldr	r3, [pc, #28]	; (800a294 <USBD_SetConfig+0x150>)
 800a278:	781b      	ldrb	r3, [r3, #0]
 800a27a:	4619      	mov	r1, r3
 800a27c:	6878      	ldr	r0, [r7, #4]
 800a27e:	f7fe ff92 	bl	80091a6 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800a282:	2303      	movs	r3, #3
 800a284:	73fb      	strb	r3, [r7, #15]
      break;
 800a286:	bf00      	nop
  }

  return ret;
 800a288:	7bfb      	ldrb	r3, [r7, #15]
}
 800a28a:	4618      	mov	r0, r3
 800a28c:	3710      	adds	r7, #16
 800a28e:	46bd      	mov	sp, r7
 800a290:	bd80      	pop	{r7, pc}
 800a292:	bf00      	nop
 800a294:	20000858 	.word	0x20000858

0800a298 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a298:	b580      	push	{r7, lr}
 800a29a:	b082      	sub	sp, #8
 800a29c:	af00      	add	r7, sp, #0
 800a29e:	6078      	str	r0, [r7, #4]
 800a2a0:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800a2a2:	683b      	ldr	r3, [r7, #0]
 800a2a4:	88db      	ldrh	r3, [r3, #6]
 800a2a6:	2b01      	cmp	r3, #1
 800a2a8:	d004      	beq.n	800a2b4 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800a2aa:	6839      	ldr	r1, [r7, #0]
 800a2ac:	6878      	ldr	r0, [r7, #4]
 800a2ae:	f000 f8e2 	bl	800a476 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800a2b2:	e023      	b.n	800a2fc <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a2ba:	b2db      	uxtb	r3, r3
 800a2bc:	2b02      	cmp	r3, #2
 800a2be:	dc02      	bgt.n	800a2c6 <USBD_GetConfig+0x2e>
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	dc03      	bgt.n	800a2cc <USBD_GetConfig+0x34>
 800a2c4:	e015      	b.n	800a2f2 <USBD_GetConfig+0x5a>
 800a2c6:	2b03      	cmp	r3, #3
 800a2c8:	d00b      	beq.n	800a2e2 <USBD_GetConfig+0x4a>
 800a2ca:	e012      	b.n	800a2f2 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	2200      	movs	r2, #0
 800a2d0:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	3308      	adds	r3, #8
 800a2d6:	2201      	movs	r2, #1
 800a2d8:	4619      	mov	r1, r3
 800a2da:	6878      	ldr	r0, [r7, #4]
 800a2dc:	f000 f93c 	bl	800a558 <USBD_CtlSendData>
        break;
 800a2e0:	e00c      	b.n	800a2fc <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	3304      	adds	r3, #4
 800a2e6:	2201      	movs	r2, #1
 800a2e8:	4619      	mov	r1, r3
 800a2ea:	6878      	ldr	r0, [r7, #4]
 800a2ec:	f000 f934 	bl	800a558 <USBD_CtlSendData>
        break;
 800a2f0:	e004      	b.n	800a2fc <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800a2f2:	6839      	ldr	r1, [r7, #0]
 800a2f4:	6878      	ldr	r0, [r7, #4]
 800a2f6:	f000 f8be 	bl	800a476 <USBD_CtlError>
        break;
 800a2fa:	bf00      	nop
}
 800a2fc:	bf00      	nop
 800a2fe:	3708      	adds	r7, #8
 800a300:	46bd      	mov	sp, r7
 800a302:	bd80      	pop	{r7, pc}

0800a304 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a304:	b580      	push	{r7, lr}
 800a306:	b082      	sub	sp, #8
 800a308:	af00      	add	r7, sp, #0
 800a30a:	6078      	str	r0, [r7, #4]
 800a30c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a314:	b2db      	uxtb	r3, r3
 800a316:	3b01      	subs	r3, #1
 800a318:	2b02      	cmp	r3, #2
 800a31a:	d81e      	bhi.n	800a35a <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800a31c:	683b      	ldr	r3, [r7, #0]
 800a31e:	88db      	ldrh	r3, [r3, #6]
 800a320:	2b02      	cmp	r3, #2
 800a322:	d004      	beq.n	800a32e <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800a324:	6839      	ldr	r1, [r7, #0]
 800a326:	6878      	ldr	r0, [r7, #4]
 800a328:	f000 f8a5 	bl	800a476 <USBD_CtlError>
        break;
 800a32c:	e01a      	b.n	800a364 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	2201      	movs	r2, #1
 800a332:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800a33a:	2b00      	cmp	r3, #0
 800a33c:	d005      	beq.n	800a34a <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	68db      	ldr	r3, [r3, #12]
 800a342:	f043 0202 	orr.w	r2, r3, #2
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	330c      	adds	r3, #12
 800a34e:	2202      	movs	r2, #2
 800a350:	4619      	mov	r1, r3
 800a352:	6878      	ldr	r0, [r7, #4]
 800a354:	f000 f900 	bl	800a558 <USBD_CtlSendData>
      break;
 800a358:	e004      	b.n	800a364 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800a35a:	6839      	ldr	r1, [r7, #0]
 800a35c:	6878      	ldr	r0, [r7, #4]
 800a35e:	f000 f88a 	bl	800a476 <USBD_CtlError>
      break;
 800a362:	bf00      	nop
  }
}
 800a364:	bf00      	nop
 800a366:	3708      	adds	r7, #8
 800a368:	46bd      	mov	sp, r7
 800a36a:	bd80      	pop	{r7, pc}

0800a36c <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a36c:	b580      	push	{r7, lr}
 800a36e:	b082      	sub	sp, #8
 800a370:	af00      	add	r7, sp, #0
 800a372:	6078      	str	r0, [r7, #4]
 800a374:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a376:	683b      	ldr	r3, [r7, #0]
 800a378:	885b      	ldrh	r3, [r3, #2]
 800a37a:	2b01      	cmp	r3, #1
 800a37c:	d107      	bne.n	800a38e <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	2201      	movs	r2, #1
 800a382:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800a386:	6878      	ldr	r0, [r7, #4]
 800a388:	f000 f940 	bl	800a60c <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800a38c:	e013      	b.n	800a3b6 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800a38e:	683b      	ldr	r3, [r7, #0]
 800a390:	885b      	ldrh	r3, [r3, #2]
 800a392:	2b02      	cmp	r3, #2
 800a394:	d10b      	bne.n	800a3ae <USBD_SetFeature+0x42>
    pdev->dev_test_mode = req->wIndex >> 8;
 800a396:	683b      	ldr	r3, [r7, #0]
 800a398:	889b      	ldrh	r3, [r3, #4]
 800a39a:	0a1b      	lsrs	r3, r3, #8
 800a39c:	b29b      	uxth	r3, r3
 800a39e:	b2da      	uxtb	r2, r3
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800a3a6:	6878      	ldr	r0, [r7, #4]
 800a3a8:	f000 f930 	bl	800a60c <USBD_CtlSendStatus>
}
 800a3ac:	e003      	b.n	800a3b6 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800a3ae:	6839      	ldr	r1, [r7, #0]
 800a3b0:	6878      	ldr	r0, [r7, #4]
 800a3b2:	f000 f860 	bl	800a476 <USBD_CtlError>
}
 800a3b6:	bf00      	nop
 800a3b8:	3708      	adds	r7, #8
 800a3ba:	46bd      	mov	sp, r7
 800a3bc:	bd80      	pop	{r7, pc}

0800a3be <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a3be:	b580      	push	{r7, lr}
 800a3c0:	b082      	sub	sp, #8
 800a3c2:	af00      	add	r7, sp, #0
 800a3c4:	6078      	str	r0, [r7, #4]
 800a3c6:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a3ce:	b2db      	uxtb	r3, r3
 800a3d0:	3b01      	subs	r3, #1
 800a3d2:	2b02      	cmp	r3, #2
 800a3d4:	d80b      	bhi.n	800a3ee <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a3d6:	683b      	ldr	r3, [r7, #0]
 800a3d8:	885b      	ldrh	r3, [r3, #2]
 800a3da:	2b01      	cmp	r3, #1
 800a3dc:	d10c      	bne.n	800a3f8 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	2200      	movs	r2, #0
 800a3e2:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800a3e6:	6878      	ldr	r0, [r7, #4]
 800a3e8:	f000 f910 	bl	800a60c <USBD_CtlSendStatus>
      }
      break;
 800a3ec:	e004      	b.n	800a3f8 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800a3ee:	6839      	ldr	r1, [r7, #0]
 800a3f0:	6878      	ldr	r0, [r7, #4]
 800a3f2:	f000 f840 	bl	800a476 <USBD_CtlError>
      break;
 800a3f6:	e000      	b.n	800a3fa <USBD_ClrFeature+0x3c>
      break;
 800a3f8:	bf00      	nop
  }
}
 800a3fa:	bf00      	nop
 800a3fc:	3708      	adds	r7, #8
 800a3fe:	46bd      	mov	sp, r7
 800a400:	bd80      	pop	{r7, pc}

0800a402 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800a402:	b580      	push	{r7, lr}
 800a404:	b084      	sub	sp, #16
 800a406:	af00      	add	r7, sp, #0
 800a408:	6078      	str	r0, [r7, #4]
 800a40a:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800a40c:	683b      	ldr	r3, [r7, #0]
 800a40e:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800a410:	68fb      	ldr	r3, [r7, #12]
 800a412:	781a      	ldrb	r2, [r3, #0]
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800a418:	68fb      	ldr	r3, [r7, #12]
 800a41a:	3301      	adds	r3, #1
 800a41c:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800a41e:	68fb      	ldr	r3, [r7, #12]
 800a420:	781a      	ldrb	r2, [r3, #0]
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800a426:	68fb      	ldr	r3, [r7, #12]
 800a428:	3301      	adds	r3, #1
 800a42a:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800a42c:	68f8      	ldr	r0, [r7, #12]
 800a42e:	f7ff fa41 	bl	80098b4 <SWAPBYTE>
 800a432:	4603      	mov	r3, r0
 800a434:	461a      	mov	r2, r3
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800a43a:	68fb      	ldr	r3, [r7, #12]
 800a43c:	3301      	adds	r3, #1
 800a43e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a440:	68fb      	ldr	r3, [r7, #12]
 800a442:	3301      	adds	r3, #1
 800a444:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800a446:	68f8      	ldr	r0, [r7, #12]
 800a448:	f7ff fa34 	bl	80098b4 <SWAPBYTE>
 800a44c:	4603      	mov	r3, r0
 800a44e:	461a      	mov	r2, r3
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800a454:	68fb      	ldr	r3, [r7, #12]
 800a456:	3301      	adds	r3, #1
 800a458:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a45a:	68fb      	ldr	r3, [r7, #12]
 800a45c:	3301      	adds	r3, #1
 800a45e:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800a460:	68f8      	ldr	r0, [r7, #12]
 800a462:	f7ff fa27 	bl	80098b4 <SWAPBYTE>
 800a466:	4603      	mov	r3, r0
 800a468:	461a      	mov	r2, r3
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	80da      	strh	r2, [r3, #6]
}
 800a46e:	bf00      	nop
 800a470:	3710      	adds	r7, #16
 800a472:	46bd      	mov	sp, r7
 800a474:	bd80      	pop	{r7, pc}

0800a476 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a476:	b580      	push	{r7, lr}
 800a478:	b082      	sub	sp, #8
 800a47a:	af00      	add	r7, sp, #0
 800a47c:	6078      	str	r0, [r7, #4]
 800a47e:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800a480:	2180      	movs	r1, #128	; 0x80
 800a482:	6878      	ldr	r0, [r7, #4]
 800a484:	f003 fc20 	bl	800dcc8 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800a488:	2100      	movs	r1, #0
 800a48a:	6878      	ldr	r0, [r7, #4]
 800a48c:	f003 fc1c 	bl	800dcc8 <USBD_LL_StallEP>
}
 800a490:	bf00      	nop
 800a492:	3708      	adds	r7, #8
 800a494:	46bd      	mov	sp, r7
 800a496:	bd80      	pop	{r7, pc}

0800a498 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800a498:	b580      	push	{r7, lr}
 800a49a:	b086      	sub	sp, #24
 800a49c:	af00      	add	r7, sp, #0
 800a49e:	60f8      	str	r0, [r7, #12]
 800a4a0:	60b9      	str	r1, [r7, #8]
 800a4a2:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800a4a4:	2300      	movs	r3, #0
 800a4a6:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800a4a8:	68fb      	ldr	r3, [r7, #12]
 800a4aa:	2b00      	cmp	r3, #0
 800a4ac:	d036      	beq.n	800a51c <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800a4ae:	68fb      	ldr	r3, [r7, #12]
 800a4b0:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800a4b2:	6938      	ldr	r0, [r7, #16]
 800a4b4:	f000 f836 	bl	800a524 <USBD_GetLen>
 800a4b8:	4603      	mov	r3, r0
 800a4ba:	3301      	adds	r3, #1
 800a4bc:	b29b      	uxth	r3, r3
 800a4be:	005b      	lsls	r3, r3, #1
 800a4c0:	b29a      	uxth	r2, r3
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800a4c6:	7dfb      	ldrb	r3, [r7, #23]
 800a4c8:	68ba      	ldr	r2, [r7, #8]
 800a4ca:	4413      	add	r3, r2
 800a4cc:	687a      	ldr	r2, [r7, #4]
 800a4ce:	7812      	ldrb	r2, [r2, #0]
 800a4d0:	701a      	strb	r2, [r3, #0]
  idx++;
 800a4d2:	7dfb      	ldrb	r3, [r7, #23]
 800a4d4:	3301      	adds	r3, #1
 800a4d6:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800a4d8:	7dfb      	ldrb	r3, [r7, #23]
 800a4da:	68ba      	ldr	r2, [r7, #8]
 800a4dc:	4413      	add	r3, r2
 800a4de:	2203      	movs	r2, #3
 800a4e0:	701a      	strb	r2, [r3, #0]
  idx++;
 800a4e2:	7dfb      	ldrb	r3, [r7, #23]
 800a4e4:	3301      	adds	r3, #1
 800a4e6:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800a4e8:	e013      	b.n	800a512 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800a4ea:	7dfb      	ldrb	r3, [r7, #23]
 800a4ec:	68ba      	ldr	r2, [r7, #8]
 800a4ee:	4413      	add	r3, r2
 800a4f0:	693a      	ldr	r2, [r7, #16]
 800a4f2:	7812      	ldrb	r2, [r2, #0]
 800a4f4:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800a4f6:	693b      	ldr	r3, [r7, #16]
 800a4f8:	3301      	adds	r3, #1
 800a4fa:	613b      	str	r3, [r7, #16]
    idx++;
 800a4fc:	7dfb      	ldrb	r3, [r7, #23]
 800a4fe:	3301      	adds	r3, #1
 800a500:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800a502:	7dfb      	ldrb	r3, [r7, #23]
 800a504:	68ba      	ldr	r2, [r7, #8]
 800a506:	4413      	add	r3, r2
 800a508:	2200      	movs	r2, #0
 800a50a:	701a      	strb	r2, [r3, #0]
    idx++;
 800a50c:	7dfb      	ldrb	r3, [r7, #23]
 800a50e:	3301      	adds	r3, #1
 800a510:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800a512:	693b      	ldr	r3, [r7, #16]
 800a514:	781b      	ldrb	r3, [r3, #0]
 800a516:	2b00      	cmp	r3, #0
 800a518:	d1e7      	bne.n	800a4ea <USBD_GetString+0x52>
 800a51a:	e000      	b.n	800a51e <USBD_GetString+0x86>
    return;
 800a51c:	bf00      	nop
  }
}
 800a51e:	3718      	adds	r7, #24
 800a520:	46bd      	mov	sp, r7
 800a522:	bd80      	pop	{r7, pc}

0800a524 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800a524:	b480      	push	{r7}
 800a526:	b085      	sub	sp, #20
 800a528:	af00      	add	r7, sp, #0
 800a52a:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800a52c:	2300      	movs	r3, #0
 800a52e:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800a534:	e005      	b.n	800a542 <USBD_GetLen+0x1e>
  {
    len++;
 800a536:	7bfb      	ldrb	r3, [r7, #15]
 800a538:	3301      	adds	r3, #1
 800a53a:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800a53c:	68bb      	ldr	r3, [r7, #8]
 800a53e:	3301      	adds	r3, #1
 800a540:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800a542:	68bb      	ldr	r3, [r7, #8]
 800a544:	781b      	ldrb	r3, [r3, #0]
 800a546:	2b00      	cmp	r3, #0
 800a548:	d1f5      	bne.n	800a536 <USBD_GetLen+0x12>
  }

  return len;
 800a54a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a54c:	4618      	mov	r0, r3
 800a54e:	3714      	adds	r7, #20
 800a550:	46bd      	mov	sp, r7
 800a552:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a556:	4770      	bx	lr

0800a558 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800a558:	b580      	push	{r7, lr}
 800a55a:	b084      	sub	sp, #16
 800a55c:	af00      	add	r7, sp, #0
 800a55e:	60f8      	str	r0, [r7, #12]
 800a560:	60b9      	str	r1, [r7, #8]
 800a562:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800a564:	68fb      	ldr	r3, [r7, #12]
 800a566:	2202      	movs	r2, #2
 800a568:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800a56c:	68fb      	ldr	r3, [r7, #12]
 800a56e:	687a      	ldr	r2, [r7, #4]
 800a570:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800a572:	68fb      	ldr	r3, [r7, #12]
 800a574:	687a      	ldr	r2, [r7, #4]
 800a576:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	68ba      	ldr	r2, [r7, #8]
 800a57c:	2100      	movs	r1, #0
 800a57e:	68f8      	ldr	r0, [r7, #12]
 800a580:	f003 fc2b 	bl	800ddda <USBD_LL_Transmit>

  return USBD_OK;
 800a584:	2300      	movs	r3, #0
}
 800a586:	4618      	mov	r0, r3
 800a588:	3710      	adds	r7, #16
 800a58a:	46bd      	mov	sp, r7
 800a58c:	bd80      	pop	{r7, pc}

0800a58e <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800a58e:	b580      	push	{r7, lr}
 800a590:	b084      	sub	sp, #16
 800a592:	af00      	add	r7, sp, #0
 800a594:	60f8      	str	r0, [r7, #12]
 800a596:	60b9      	str	r1, [r7, #8]
 800a598:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	68ba      	ldr	r2, [r7, #8]
 800a59e:	2100      	movs	r1, #0
 800a5a0:	68f8      	ldr	r0, [r7, #12]
 800a5a2:	f003 fc1a 	bl	800ddda <USBD_LL_Transmit>

  return USBD_OK;
 800a5a6:	2300      	movs	r3, #0
}
 800a5a8:	4618      	mov	r0, r3
 800a5aa:	3710      	adds	r7, #16
 800a5ac:	46bd      	mov	sp, r7
 800a5ae:	bd80      	pop	{r7, pc}

0800a5b0 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800a5b0:	b580      	push	{r7, lr}
 800a5b2:	b084      	sub	sp, #16
 800a5b4:	af00      	add	r7, sp, #0
 800a5b6:	60f8      	str	r0, [r7, #12]
 800a5b8:	60b9      	str	r1, [r7, #8]
 800a5ba:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800a5bc:	68fb      	ldr	r3, [r7, #12]
 800a5be:	2203      	movs	r2, #3
 800a5c0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800a5c4:	68fb      	ldr	r3, [r7, #12]
 800a5c6:	687a      	ldr	r2, [r7, #4]
 800a5c8:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800a5cc:	68fb      	ldr	r3, [r7, #12]
 800a5ce:	687a      	ldr	r2, [r7, #4]
 800a5d0:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	68ba      	ldr	r2, [r7, #8]
 800a5d8:	2100      	movs	r1, #0
 800a5da:	68f8      	ldr	r0, [r7, #12]
 800a5dc:	f003 fc1e 	bl	800de1c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a5e0:	2300      	movs	r3, #0
}
 800a5e2:	4618      	mov	r0, r3
 800a5e4:	3710      	adds	r7, #16
 800a5e6:	46bd      	mov	sp, r7
 800a5e8:	bd80      	pop	{r7, pc}

0800a5ea <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800a5ea:	b580      	push	{r7, lr}
 800a5ec:	b084      	sub	sp, #16
 800a5ee:	af00      	add	r7, sp, #0
 800a5f0:	60f8      	str	r0, [r7, #12]
 800a5f2:	60b9      	str	r1, [r7, #8]
 800a5f4:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	68ba      	ldr	r2, [r7, #8]
 800a5fa:	2100      	movs	r1, #0
 800a5fc:	68f8      	ldr	r0, [r7, #12]
 800a5fe:	f003 fc0d 	bl	800de1c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a602:	2300      	movs	r3, #0
}
 800a604:	4618      	mov	r0, r3
 800a606:	3710      	adds	r7, #16
 800a608:	46bd      	mov	sp, r7
 800a60a:	bd80      	pop	{r7, pc}

0800a60c <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800a60c:	b580      	push	{r7, lr}
 800a60e:	b082      	sub	sp, #8
 800a610:	af00      	add	r7, sp, #0
 800a612:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	2204      	movs	r2, #4
 800a618:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800a61c:	2300      	movs	r3, #0
 800a61e:	2200      	movs	r2, #0
 800a620:	2100      	movs	r1, #0
 800a622:	6878      	ldr	r0, [r7, #4]
 800a624:	f003 fbd9 	bl	800ddda <USBD_LL_Transmit>

  return USBD_OK;
 800a628:	2300      	movs	r3, #0
}
 800a62a:	4618      	mov	r0, r3
 800a62c:	3708      	adds	r7, #8
 800a62e:	46bd      	mov	sp, r7
 800a630:	bd80      	pop	{r7, pc}

0800a632 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800a632:	b580      	push	{r7, lr}
 800a634:	b082      	sub	sp, #8
 800a636:	af00      	add	r7, sp, #0
 800a638:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	2205      	movs	r2, #5
 800a63e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a642:	2300      	movs	r3, #0
 800a644:	2200      	movs	r2, #0
 800a646:	2100      	movs	r1, #0
 800a648:	6878      	ldr	r0, [r7, #4]
 800a64a:	f003 fbe7 	bl	800de1c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a64e:	2300      	movs	r3, #0
}
 800a650:	4618      	mov	r0, r3
 800a652:	3708      	adds	r7, #8
 800a654:	46bd      	mov	sp, r7
 800a656:	bd80      	pop	{r7, pc}

0800a658 <__NVIC_SetPriority>:
{
 800a658:	b480      	push	{r7}
 800a65a:	b083      	sub	sp, #12
 800a65c:	af00      	add	r7, sp, #0
 800a65e:	4603      	mov	r3, r0
 800a660:	6039      	str	r1, [r7, #0]
 800a662:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a664:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a668:	2b00      	cmp	r3, #0
 800a66a:	db0a      	blt.n	800a682 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a66c:	683b      	ldr	r3, [r7, #0]
 800a66e:	b2da      	uxtb	r2, r3
 800a670:	490c      	ldr	r1, [pc, #48]	; (800a6a4 <__NVIC_SetPriority+0x4c>)
 800a672:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a676:	0112      	lsls	r2, r2, #4
 800a678:	b2d2      	uxtb	r2, r2
 800a67a:	440b      	add	r3, r1
 800a67c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800a680:	e00a      	b.n	800a698 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a682:	683b      	ldr	r3, [r7, #0]
 800a684:	b2da      	uxtb	r2, r3
 800a686:	4908      	ldr	r1, [pc, #32]	; (800a6a8 <__NVIC_SetPriority+0x50>)
 800a688:	79fb      	ldrb	r3, [r7, #7]
 800a68a:	f003 030f 	and.w	r3, r3, #15
 800a68e:	3b04      	subs	r3, #4
 800a690:	0112      	lsls	r2, r2, #4
 800a692:	b2d2      	uxtb	r2, r2
 800a694:	440b      	add	r3, r1
 800a696:	761a      	strb	r2, [r3, #24]
}
 800a698:	bf00      	nop
 800a69a:	370c      	adds	r7, #12
 800a69c:	46bd      	mov	sp, r7
 800a69e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6a2:	4770      	bx	lr
 800a6a4:	e000e100 	.word	0xe000e100
 800a6a8:	e000ed00 	.word	0xe000ed00

0800a6ac <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800a6ac:	b580      	push	{r7, lr}
 800a6ae:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800a6b0:	4b05      	ldr	r3, [pc, #20]	; (800a6c8 <SysTick_Handler+0x1c>)
 800a6b2:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800a6b4:	f001 feb2 	bl	800c41c <xTaskGetSchedulerState>
 800a6b8:	4603      	mov	r3, r0
 800a6ba:	2b01      	cmp	r3, #1
 800a6bc:	d001      	beq.n	800a6c2 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800a6be:	f002 fc9b 	bl	800cff8 <xPortSysTickHandler>
  }
}
 800a6c2:	bf00      	nop
 800a6c4:	bd80      	pop	{r7, pc}
 800a6c6:	bf00      	nop
 800a6c8:	e000e010 	.word	0xe000e010

0800a6cc <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800a6cc:	b580      	push	{r7, lr}
 800a6ce:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800a6d0:	2100      	movs	r1, #0
 800a6d2:	f06f 0004 	mvn.w	r0, #4
 800a6d6:	f7ff ffbf 	bl	800a658 <__NVIC_SetPriority>
#endif
}
 800a6da:	bf00      	nop
 800a6dc:	bd80      	pop	{r7, pc}
	...

0800a6e0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800a6e0:	b480      	push	{r7}
 800a6e2:	b083      	sub	sp, #12
 800a6e4:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a6e6:	f3ef 8305 	mrs	r3, IPSR
 800a6ea:	603b      	str	r3, [r7, #0]
  return(result);
 800a6ec:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a6ee:	2b00      	cmp	r3, #0
 800a6f0:	d003      	beq.n	800a6fa <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800a6f2:	f06f 0305 	mvn.w	r3, #5
 800a6f6:	607b      	str	r3, [r7, #4]
 800a6f8:	e00c      	b.n	800a714 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800a6fa:	4b0a      	ldr	r3, [pc, #40]	; (800a724 <osKernelInitialize+0x44>)
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	2b00      	cmp	r3, #0
 800a700:	d105      	bne.n	800a70e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800a702:	4b08      	ldr	r3, [pc, #32]	; (800a724 <osKernelInitialize+0x44>)
 800a704:	2201      	movs	r2, #1
 800a706:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800a708:	2300      	movs	r3, #0
 800a70a:	607b      	str	r3, [r7, #4]
 800a70c:	e002      	b.n	800a714 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800a70e:	f04f 33ff 	mov.w	r3, #4294967295
 800a712:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800a714:	687b      	ldr	r3, [r7, #4]
}
 800a716:	4618      	mov	r0, r3
 800a718:	370c      	adds	r7, #12
 800a71a:	46bd      	mov	sp, r7
 800a71c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a720:	4770      	bx	lr
 800a722:	bf00      	nop
 800a724:	2000085c 	.word	0x2000085c

0800a728 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800a728:	b580      	push	{r7, lr}
 800a72a:	b082      	sub	sp, #8
 800a72c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a72e:	f3ef 8305 	mrs	r3, IPSR
 800a732:	603b      	str	r3, [r7, #0]
  return(result);
 800a734:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a736:	2b00      	cmp	r3, #0
 800a738:	d003      	beq.n	800a742 <osKernelStart+0x1a>
    stat = osErrorISR;
 800a73a:	f06f 0305 	mvn.w	r3, #5
 800a73e:	607b      	str	r3, [r7, #4]
 800a740:	e010      	b.n	800a764 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800a742:	4b0b      	ldr	r3, [pc, #44]	; (800a770 <osKernelStart+0x48>)
 800a744:	681b      	ldr	r3, [r3, #0]
 800a746:	2b01      	cmp	r3, #1
 800a748:	d109      	bne.n	800a75e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800a74a:	f7ff ffbf 	bl	800a6cc <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800a74e:	4b08      	ldr	r3, [pc, #32]	; (800a770 <osKernelStart+0x48>)
 800a750:	2202      	movs	r2, #2
 800a752:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800a754:	f001 fa1a 	bl	800bb8c <vTaskStartScheduler>
      stat = osOK;
 800a758:	2300      	movs	r3, #0
 800a75a:	607b      	str	r3, [r7, #4]
 800a75c:	e002      	b.n	800a764 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800a75e:	f04f 33ff 	mov.w	r3, #4294967295
 800a762:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800a764:	687b      	ldr	r3, [r7, #4]
}
 800a766:	4618      	mov	r0, r3
 800a768:	3708      	adds	r7, #8
 800a76a:	46bd      	mov	sp, r7
 800a76c:	bd80      	pop	{r7, pc}
 800a76e:	bf00      	nop
 800a770:	2000085c 	.word	0x2000085c

0800a774 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800a774:	b580      	push	{r7, lr}
 800a776:	b08e      	sub	sp, #56	; 0x38
 800a778:	af04      	add	r7, sp, #16
 800a77a:	60f8      	str	r0, [r7, #12]
 800a77c:	60b9      	str	r1, [r7, #8]
 800a77e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800a780:	2300      	movs	r3, #0
 800a782:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a784:	f3ef 8305 	mrs	r3, IPSR
 800a788:	617b      	str	r3, [r7, #20]
  return(result);
 800a78a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800a78c:	2b00      	cmp	r3, #0
 800a78e:	d17f      	bne.n	800a890 <osThreadNew+0x11c>
 800a790:	68fb      	ldr	r3, [r7, #12]
 800a792:	2b00      	cmp	r3, #0
 800a794:	d07c      	beq.n	800a890 <osThreadNew+0x11c>
    stack = configMINIMAL_STACK_SIZE;
 800a796:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a79a:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800a79c:	2318      	movs	r3, #24
 800a79e:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800a7a0:	2300      	movs	r3, #0
 800a7a2:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800a7a4:	f04f 33ff 	mov.w	r3, #4294967295
 800a7a8:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	2b00      	cmp	r3, #0
 800a7ae:	d045      	beq.n	800a83c <osThreadNew+0xc8>
      if (attr->name != NULL) {
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	681b      	ldr	r3, [r3, #0]
 800a7b4:	2b00      	cmp	r3, #0
 800a7b6:	d002      	beq.n	800a7be <osThreadNew+0x4a>
        name = attr->name;
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	681b      	ldr	r3, [r3, #0]
 800a7bc:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	699b      	ldr	r3, [r3, #24]
 800a7c2:	2b00      	cmp	r3, #0
 800a7c4:	d002      	beq.n	800a7cc <osThreadNew+0x58>
        prio = (UBaseType_t)attr->priority;
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	699b      	ldr	r3, [r3, #24]
 800a7ca:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800a7cc:	69fb      	ldr	r3, [r7, #28]
 800a7ce:	2b00      	cmp	r3, #0
 800a7d0:	d008      	beq.n	800a7e4 <osThreadNew+0x70>
 800a7d2:	69fb      	ldr	r3, [r7, #28]
 800a7d4:	2b38      	cmp	r3, #56	; 0x38
 800a7d6:	d805      	bhi.n	800a7e4 <osThreadNew+0x70>
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	685b      	ldr	r3, [r3, #4]
 800a7dc:	f003 0301 	and.w	r3, r3, #1
 800a7e0:	2b00      	cmp	r3, #0
 800a7e2:	d001      	beq.n	800a7e8 <osThreadNew+0x74>
        return (NULL);
 800a7e4:	2300      	movs	r3, #0
 800a7e6:	e054      	b.n	800a892 <osThreadNew+0x11e>
      }

      if (attr->stack_size > 0U) {
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	695b      	ldr	r3, [r3, #20]
 800a7ec:	2b00      	cmp	r3, #0
 800a7ee:	d003      	beq.n	800a7f8 <osThreadNew+0x84>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	695b      	ldr	r3, [r3, #20]
 800a7f4:	089b      	lsrs	r3, r3, #2
 800a7f6:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	689b      	ldr	r3, [r3, #8]
 800a7fc:	2b00      	cmp	r3, #0
 800a7fe:	d00e      	beq.n	800a81e <osThreadNew+0xaa>
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	68db      	ldr	r3, [r3, #12]
 800a804:	2b6b      	cmp	r3, #107	; 0x6b
 800a806:	d90a      	bls.n	800a81e <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800a80c:	2b00      	cmp	r3, #0
 800a80e:	d006      	beq.n	800a81e <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	695b      	ldr	r3, [r3, #20]
 800a814:	2b00      	cmp	r3, #0
 800a816:	d002      	beq.n	800a81e <osThreadNew+0xaa>
        mem = 1;
 800a818:	2301      	movs	r3, #1
 800a81a:	61bb      	str	r3, [r7, #24]
 800a81c:	e010      	b.n	800a840 <osThreadNew+0xcc>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	689b      	ldr	r3, [r3, #8]
 800a822:	2b00      	cmp	r3, #0
 800a824:	d10c      	bne.n	800a840 <osThreadNew+0xcc>
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	68db      	ldr	r3, [r3, #12]
 800a82a:	2b00      	cmp	r3, #0
 800a82c:	d108      	bne.n	800a840 <osThreadNew+0xcc>
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	691b      	ldr	r3, [r3, #16]
 800a832:	2b00      	cmp	r3, #0
 800a834:	d104      	bne.n	800a840 <osThreadNew+0xcc>
          mem = 0;
 800a836:	2300      	movs	r3, #0
 800a838:	61bb      	str	r3, [r7, #24]
 800a83a:	e001      	b.n	800a840 <osThreadNew+0xcc>
        }
      }
    }
    else {
      mem = 0;
 800a83c:	2300      	movs	r3, #0
 800a83e:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800a840:	69bb      	ldr	r3, [r7, #24]
 800a842:	2b01      	cmp	r3, #1
 800a844:	d110      	bne.n	800a868 <osThreadNew+0xf4>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800a84a:	687a      	ldr	r2, [r7, #4]
 800a84c:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800a84e:	9202      	str	r2, [sp, #8]
 800a850:	9301      	str	r3, [sp, #4]
 800a852:	69fb      	ldr	r3, [r7, #28]
 800a854:	9300      	str	r3, [sp, #0]
 800a856:	68bb      	ldr	r3, [r7, #8]
 800a858:	6a3a      	ldr	r2, [r7, #32]
 800a85a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a85c:	68f8      	ldr	r0, [r7, #12]
 800a85e:	f000 feb9 	bl	800b5d4 <xTaskCreateStatic>
 800a862:	4603      	mov	r3, r0
 800a864:	613b      	str	r3, [r7, #16]
 800a866:	e013      	b.n	800a890 <osThreadNew+0x11c>
      #endif
    }
    else {
      if (mem == 0) {
 800a868:	69bb      	ldr	r3, [r7, #24]
 800a86a:	2b00      	cmp	r3, #0
 800a86c:	d110      	bne.n	800a890 <osThreadNew+0x11c>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800a86e:	6a3b      	ldr	r3, [r7, #32]
 800a870:	b29a      	uxth	r2, r3
 800a872:	f107 0310 	add.w	r3, r7, #16
 800a876:	9301      	str	r3, [sp, #4]
 800a878:	69fb      	ldr	r3, [r7, #28]
 800a87a:	9300      	str	r3, [sp, #0]
 800a87c:	68bb      	ldr	r3, [r7, #8]
 800a87e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a880:	68f8      	ldr	r0, [r7, #12]
 800a882:	f000 ff04 	bl	800b68e <xTaskCreate>
 800a886:	4603      	mov	r3, r0
 800a888:	2b01      	cmp	r3, #1
 800a88a:	d001      	beq.n	800a890 <osThreadNew+0x11c>
            hTask = NULL;
 800a88c:	2300      	movs	r3, #0
 800a88e:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800a890:	693b      	ldr	r3, [r7, #16]
}
 800a892:	4618      	mov	r0, r3
 800a894:	3728      	adds	r7, #40	; 0x28
 800a896:	46bd      	mov	sp, r7
 800a898:	bd80      	pop	{r7, pc}

0800a89a <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800a89a:	b580      	push	{r7, lr}
 800a89c:	b084      	sub	sp, #16
 800a89e:	af00      	add	r7, sp, #0
 800a8a0:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a8a2:	f3ef 8305 	mrs	r3, IPSR
 800a8a6:	60bb      	str	r3, [r7, #8]
  return(result);
 800a8a8:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a8aa:	2b00      	cmp	r3, #0
 800a8ac:	d003      	beq.n	800a8b6 <osDelay+0x1c>
    stat = osErrorISR;
 800a8ae:	f06f 0305 	mvn.w	r3, #5
 800a8b2:	60fb      	str	r3, [r7, #12]
 800a8b4:	e007      	b.n	800a8c6 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800a8b6:	2300      	movs	r3, #0
 800a8b8:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	2b00      	cmp	r3, #0
 800a8be:	d002      	beq.n	800a8c6 <osDelay+0x2c>
      vTaskDelay(ticks);
 800a8c0:	6878      	ldr	r0, [r7, #4]
 800a8c2:	f001 f829 	bl	800b918 <vTaskDelay>
    }
  }

  return (stat);
 800a8c6:	68fb      	ldr	r3, [r7, #12]
}
 800a8c8:	4618      	mov	r0, r3
 800a8ca:	3710      	adds	r7, #16
 800a8cc:	46bd      	mov	sp, r7
 800a8ce:	bd80      	pop	{r7, pc}

0800a8d0 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800a8d0:	b580      	push	{r7, lr}
 800a8d2:	b08a      	sub	sp, #40	; 0x28
 800a8d4:	af02      	add	r7, sp, #8
 800a8d6:	60f8      	str	r0, [r7, #12]
 800a8d8:	60b9      	str	r1, [r7, #8]
 800a8da:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800a8dc:	2300      	movs	r3, #0
 800a8de:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a8e0:	f3ef 8305 	mrs	r3, IPSR
 800a8e4:	613b      	str	r3, [r7, #16]
  return(result);
 800a8e6:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800a8e8:	2b00      	cmp	r3, #0
 800a8ea:	d15f      	bne.n	800a9ac <osMessageQueueNew+0xdc>
 800a8ec:	68fb      	ldr	r3, [r7, #12]
 800a8ee:	2b00      	cmp	r3, #0
 800a8f0:	d05c      	beq.n	800a9ac <osMessageQueueNew+0xdc>
 800a8f2:	68bb      	ldr	r3, [r7, #8]
 800a8f4:	2b00      	cmp	r3, #0
 800a8f6:	d059      	beq.n	800a9ac <osMessageQueueNew+0xdc>
    mem = -1;
 800a8f8:	f04f 33ff 	mov.w	r3, #4294967295
 800a8fc:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	2b00      	cmp	r3, #0
 800a902:	d029      	beq.n	800a958 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	689b      	ldr	r3, [r3, #8]
 800a908:	2b00      	cmp	r3, #0
 800a90a:	d012      	beq.n	800a932 <osMessageQueueNew+0x62>
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	68db      	ldr	r3, [r3, #12]
 800a910:	2b4f      	cmp	r3, #79	; 0x4f
 800a912:	d90e      	bls.n	800a932 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800a918:	2b00      	cmp	r3, #0
 800a91a:	d00a      	beq.n	800a932 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	695a      	ldr	r2, [r3, #20]
 800a920:	68fb      	ldr	r3, [r7, #12]
 800a922:	68b9      	ldr	r1, [r7, #8]
 800a924:	fb01 f303 	mul.w	r3, r1, r3
 800a928:	429a      	cmp	r2, r3
 800a92a:	d302      	bcc.n	800a932 <osMessageQueueNew+0x62>
        mem = 1;
 800a92c:	2301      	movs	r3, #1
 800a92e:	61bb      	str	r3, [r7, #24]
 800a930:	e014      	b.n	800a95c <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	689b      	ldr	r3, [r3, #8]
 800a936:	2b00      	cmp	r3, #0
 800a938:	d110      	bne.n	800a95c <osMessageQueueNew+0x8c>
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	68db      	ldr	r3, [r3, #12]
 800a93e:	2b00      	cmp	r3, #0
 800a940:	d10c      	bne.n	800a95c <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800a946:	2b00      	cmp	r3, #0
 800a948:	d108      	bne.n	800a95c <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	695b      	ldr	r3, [r3, #20]
 800a94e:	2b00      	cmp	r3, #0
 800a950:	d104      	bne.n	800a95c <osMessageQueueNew+0x8c>
          mem = 0;
 800a952:	2300      	movs	r3, #0
 800a954:	61bb      	str	r3, [r7, #24]
 800a956:	e001      	b.n	800a95c <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800a958:	2300      	movs	r3, #0
 800a95a:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800a95c:	69bb      	ldr	r3, [r7, #24]
 800a95e:	2b01      	cmp	r3, #1
 800a960:	d10b      	bne.n	800a97a <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	691a      	ldr	r2, [r3, #16]
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	689b      	ldr	r3, [r3, #8]
 800a96a:	2100      	movs	r1, #0
 800a96c:	9100      	str	r1, [sp, #0]
 800a96e:	68b9      	ldr	r1, [r7, #8]
 800a970:	68f8      	ldr	r0, [r7, #12]
 800a972:	f000 f971 	bl	800ac58 <xQueueGenericCreateStatic>
 800a976:	61f8      	str	r0, [r7, #28]
 800a978:	e008      	b.n	800a98c <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800a97a:	69bb      	ldr	r3, [r7, #24]
 800a97c:	2b00      	cmp	r3, #0
 800a97e:	d105      	bne.n	800a98c <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800a980:	2200      	movs	r2, #0
 800a982:	68b9      	ldr	r1, [r7, #8]
 800a984:	68f8      	ldr	r0, [r7, #12]
 800a986:	f000 f9df 	bl	800ad48 <xQueueGenericCreate>
 800a98a:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800a98c:	69fb      	ldr	r3, [r7, #28]
 800a98e:	2b00      	cmp	r3, #0
 800a990:	d00c      	beq.n	800a9ac <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	2b00      	cmp	r3, #0
 800a996:	d003      	beq.n	800a9a0 <osMessageQueueNew+0xd0>
        name = attr->name;
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	681b      	ldr	r3, [r3, #0]
 800a99c:	617b      	str	r3, [r7, #20]
 800a99e:	e001      	b.n	800a9a4 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800a9a0:	2300      	movs	r3, #0
 800a9a2:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800a9a4:	6979      	ldr	r1, [r7, #20]
 800a9a6:	69f8      	ldr	r0, [r7, #28]
 800a9a8:	f000 fdb6 	bl	800b518 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800a9ac:	69fb      	ldr	r3, [r7, #28]
}
 800a9ae:	4618      	mov	r0, r3
 800a9b0:	3720      	adds	r7, #32
 800a9b2:	46bd      	mov	sp, r7
 800a9b4:	bd80      	pop	{r7, pc}
	...

0800a9b8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800a9b8:	b480      	push	{r7}
 800a9ba:	b085      	sub	sp, #20
 800a9bc:	af00      	add	r7, sp, #0
 800a9be:	60f8      	str	r0, [r7, #12]
 800a9c0:	60b9      	str	r1, [r7, #8]
 800a9c2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800a9c4:	68fb      	ldr	r3, [r7, #12]
 800a9c6:	4a07      	ldr	r2, [pc, #28]	; (800a9e4 <vApplicationGetIdleTaskMemory+0x2c>)
 800a9c8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800a9ca:	68bb      	ldr	r3, [r7, #8]
 800a9cc:	4a06      	ldr	r2, [pc, #24]	; (800a9e8 <vApplicationGetIdleTaskMemory+0x30>)
 800a9ce:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a9d6:	601a      	str	r2, [r3, #0]
}
 800a9d8:	bf00      	nop
 800a9da:	3714      	adds	r7, #20
 800a9dc:	46bd      	mov	sp, r7
 800a9de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9e2:	4770      	bx	lr
 800a9e4:	20000860 	.word	0x20000860
 800a9e8:	200008cc 	.word	0x200008cc

0800a9ec <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800a9ec:	b480      	push	{r7}
 800a9ee:	b085      	sub	sp, #20
 800a9f0:	af00      	add	r7, sp, #0
 800a9f2:	60f8      	str	r0, [r7, #12]
 800a9f4:	60b9      	str	r1, [r7, #8]
 800a9f6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800a9f8:	68fb      	ldr	r3, [r7, #12]
 800a9fa:	4a07      	ldr	r2, [pc, #28]	; (800aa18 <vApplicationGetTimerTaskMemory+0x2c>)
 800a9fc:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800a9fe:	68bb      	ldr	r3, [r7, #8]
 800aa00:	4a06      	ldr	r2, [pc, #24]	; (800aa1c <vApplicationGetTimerTaskMemory+0x30>)
 800aa02:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	f44f 7200 	mov.w	r2, #512	; 0x200
 800aa0a:	601a      	str	r2, [r3, #0]
}
 800aa0c:	bf00      	nop
 800aa0e:	3714      	adds	r7, #20
 800aa10:	46bd      	mov	sp, r7
 800aa12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa16:	4770      	bx	lr
 800aa18:	20000ccc 	.word	0x20000ccc
 800aa1c:	20000d38 	.word	0x20000d38

0800aa20 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800aa20:	b480      	push	{r7}
 800aa22:	b083      	sub	sp, #12
 800aa24:	af00      	add	r7, sp, #0
 800aa26:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	f103 0208 	add.w	r2, r3, #8
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	f04f 32ff 	mov.w	r2, #4294967295
 800aa38:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	f103 0208 	add.w	r2, r3, #8
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	f103 0208 	add.w	r2, r3, #8
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	2200      	movs	r2, #0
 800aa52:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800aa54:	bf00      	nop
 800aa56:	370c      	adds	r7, #12
 800aa58:	46bd      	mov	sp, r7
 800aa5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa5e:	4770      	bx	lr

0800aa60 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800aa60:	b480      	push	{r7}
 800aa62:	b083      	sub	sp, #12
 800aa64:	af00      	add	r7, sp, #0
 800aa66:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	2200      	movs	r2, #0
 800aa6c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800aa6e:	bf00      	nop
 800aa70:	370c      	adds	r7, #12
 800aa72:	46bd      	mov	sp, r7
 800aa74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa78:	4770      	bx	lr

0800aa7a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800aa7a:	b480      	push	{r7}
 800aa7c:	b085      	sub	sp, #20
 800aa7e:	af00      	add	r7, sp, #0
 800aa80:	6078      	str	r0, [r7, #4]
 800aa82:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	685b      	ldr	r3, [r3, #4]
 800aa88:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800aa8a:	683b      	ldr	r3, [r7, #0]
 800aa8c:	68fa      	ldr	r2, [r7, #12]
 800aa8e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800aa90:	68fb      	ldr	r3, [r7, #12]
 800aa92:	689a      	ldr	r2, [r3, #8]
 800aa94:	683b      	ldr	r3, [r7, #0]
 800aa96:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800aa98:	68fb      	ldr	r3, [r7, #12]
 800aa9a:	689b      	ldr	r3, [r3, #8]
 800aa9c:	683a      	ldr	r2, [r7, #0]
 800aa9e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800aaa0:	68fb      	ldr	r3, [r7, #12]
 800aaa2:	683a      	ldr	r2, [r7, #0]
 800aaa4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800aaa6:	683b      	ldr	r3, [r7, #0]
 800aaa8:	687a      	ldr	r2, [r7, #4]
 800aaaa:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	681b      	ldr	r3, [r3, #0]
 800aab0:	1c5a      	adds	r2, r3, #1
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	601a      	str	r2, [r3, #0]
}
 800aab6:	bf00      	nop
 800aab8:	3714      	adds	r7, #20
 800aaba:	46bd      	mov	sp, r7
 800aabc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aac0:	4770      	bx	lr

0800aac2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800aac2:	b480      	push	{r7}
 800aac4:	b085      	sub	sp, #20
 800aac6:	af00      	add	r7, sp, #0
 800aac8:	6078      	str	r0, [r7, #4]
 800aaca:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800aacc:	683b      	ldr	r3, [r7, #0]
 800aace:	681b      	ldr	r3, [r3, #0]
 800aad0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800aad2:	68bb      	ldr	r3, [r7, #8]
 800aad4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aad8:	d103      	bne.n	800aae2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	691b      	ldr	r3, [r3, #16]
 800aade:	60fb      	str	r3, [r7, #12]
 800aae0:	e00c      	b.n	800aafc <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	3308      	adds	r3, #8
 800aae6:	60fb      	str	r3, [r7, #12]
 800aae8:	e002      	b.n	800aaf0 <vListInsert+0x2e>
 800aaea:	68fb      	ldr	r3, [r7, #12]
 800aaec:	685b      	ldr	r3, [r3, #4]
 800aaee:	60fb      	str	r3, [r7, #12]
 800aaf0:	68fb      	ldr	r3, [r7, #12]
 800aaf2:	685b      	ldr	r3, [r3, #4]
 800aaf4:	681b      	ldr	r3, [r3, #0]
 800aaf6:	68ba      	ldr	r2, [r7, #8]
 800aaf8:	429a      	cmp	r2, r3
 800aafa:	d2f6      	bcs.n	800aaea <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800aafc:	68fb      	ldr	r3, [r7, #12]
 800aafe:	685a      	ldr	r2, [r3, #4]
 800ab00:	683b      	ldr	r3, [r7, #0]
 800ab02:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800ab04:	683b      	ldr	r3, [r7, #0]
 800ab06:	685b      	ldr	r3, [r3, #4]
 800ab08:	683a      	ldr	r2, [r7, #0]
 800ab0a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800ab0c:	683b      	ldr	r3, [r7, #0]
 800ab0e:	68fa      	ldr	r2, [r7, #12]
 800ab10:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800ab12:	68fb      	ldr	r3, [r7, #12]
 800ab14:	683a      	ldr	r2, [r7, #0]
 800ab16:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800ab18:	683b      	ldr	r3, [r7, #0]
 800ab1a:	687a      	ldr	r2, [r7, #4]
 800ab1c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	681b      	ldr	r3, [r3, #0]
 800ab22:	1c5a      	adds	r2, r3, #1
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	601a      	str	r2, [r3, #0]
}
 800ab28:	bf00      	nop
 800ab2a:	3714      	adds	r7, #20
 800ab2c:	46bd      	mov	sp, r7
 800ab2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab32:	4770      	bx	lr

0800ab34 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800ab34:	b480      	push	{r7}
 800ab36:	b085      	sub	sp, #20
 800ab38:	af00      	add	r7, sp, #0
 800ab3a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	691b      	ldr	r3, [r3, #16]
 800ab40:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	685b      	ldr	r3, [r3, #4]
 800ab46:	687a      	ldr	r2, [r7, #4]
 800ab48:	6892      	ldr	r2, [r2, #8]
 800ab4a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	689b      	ldr	r3, [r3, #8]
 800ab50:	687a      	ldr	r2, [r7, #4]
 800ab52:	6852      	ldr	r2, [r2, #4]
 800ab54:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800ab56:	68fb      	ldr	r3, [r7, #12]
 800ab58:	685b      	ldr	r3, [r3, #4]
 800ab5a:	687a      	ldr	r2, [r7, #4]
 800ab5c:	429a      	cmp	r2, r3
 800ab5e:	d103      	bne.n	800ab68 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	689a      	ldr	r2, [r3, #8]
 800ab64:	68fb      	ldr	r3, [r7, #12]
 800ab66:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	2200      	movs	r2, #0
 800ab6c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800ab6e:	68fb      	ldr	r3, [r7, #12]
 800ab70:	681b      	ldr	r3, [r3, #0]
 800ab72:	1e5a      	subs	r2, r3, #1
 800ab74:	68fb      	ldr	r3, [r7, #12]
 800ab76:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800ab78:	68fb      	ldr	r3, [r7, #12]
 800ab7a:	681b      	ldr	r3, [r3, #0]
}
 800ab7c:	4618      	mov	r0, r3
 800ab7e:	3714      	adds	r7, #20
 800ab80:	46bd      	mov	sp, r7
 800ab82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab86:	4770      	bx	lr

0800ab88 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800ab88:	b580      	push	{r7, lr}
 800ab8a:	b084      	sub	sp, #16
 800ab8c:	af00      	add	r7, sp, #0
 800ab8e:	6078      	str	r0, [r7, #4]
 800ab90:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800ab96:	68fb      	ldr	r3, [r7, #12]
 800ab98:	2b00      	cmp	r3, #0
 800ab9a:	d10a      	bne.n	800abb2 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800ab9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aba0:	f383 8811 	msr	BASEPRI, r3
 800aba4:	f3bf 8f6f 	isb	sy
 800aba8:	f3bf 8f4f 	dsb	sy
 800abac:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800abae:	bf00      	nop
 800abb0:	e7fe      	b.n	800abb0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800abb2:	f002 f98f 	bl	800ced4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800abb6:	68fb      	ldr	r3, [r7, #12]
 800abb8:	681a      	ldr	r2, [r3, #0]
 800abba:	68fb      	ldr	r3, [r7, #12]
 800abbc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800abbe:	68f9      	ldr	r1, [r7, #12]
 800abc0:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800abc2:	fb01 f303 	mul.w	r3, r1, r3
 800abc6:	441a      	add	r2, r3
 800abc8:	68fb      	ldr	r3, [r7, #12]
 800abca:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800abcc:	68fb      	ldr	r3, [r7, #12]
 800abce:	2200      	movs	r2, #0
 800abd0:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800abd2:	68fb      	ldr	r3, [r7, #12]
 800abd4:	681a      	ldr	r2, [r3, #0]
 800abd6:	68fb      	ldr	r3, [r7, #12]
 800abd8:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800abda:	68fb      	ldr	r3, [r7, #12]
 800abdc:	681a      	ldr	r2, [r3, #0]
 800abde:	68fb      	ldr	r3, [r7, #12]
 800abe0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800abe2:	3b01      	subs	r3, #1
 800abe4:	68f9      	ldr	r1, [r7, #12]
 800abe6:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800abe8:	fb01 f303 	mul.w	r3, r1, r3
 800abec:	441a      	add	r2, r3
 800abee:	68fb      	ldr	r3, [r7, #12]
 800abf0:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800abf2:	68fb      	ldr	r3, [r7, #12]
 800abf4:	22ff      	movs	r2, #255	; 0xff
 800abf6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800abfa:	68fb      	ldr	r3, [r7, #12]
 800abfc:	22ff      	movs	r2, #255	; 0xff
 800abfe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800ac02:	683b      	ldr	r3, [r7, #0]
 800ac04:	2b00      	cmp	r3, #0
 800ac06:	d114      	bne.n	800ac32 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ac08:	68fb      	ldr	r3, [r7, #12]
 800ac0a:	691b      	ldr	r3, [r3, #16]
 800ac0c:	2b00      	cmp	r3, #0
 800ac0e:	d01a      	beq.n	800ac46 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ac10:	68fb      	ldr	r3, [r7, #12]
 800ac12:	3310      	adds	r3, #16
 800ac14:	4618      	mov	r0, r3
 800ac16:	f001 fa43 	bl	800c0a0 <xTaskRemoveFromEventList>
 800ac1a:	4603      	mov	r3, r0
 800ac1c:	2b00      	cmp	r3, #0
 800ac1e:	d012      	beq.n	800ac46 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800ac20:	4b0c      	ldr	r3, [pc, #48]	; (800ac54 <xQueueGenericReset+0xcc>)
 800ac22:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ac26:	601a      	str	r2, [r3, #0]
 800ac28:	f3bf 8f4f 	dsb	sy
 800ac2c:	f3bf 8f6f 	isb	sy
 800ac30:	e009      	b.n	800ac46 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800ac32:	68fb      	ldr	r3, [r7, #12]
 800ac34:	3310      	adds	r3, #16
 800ac36:	4618      	mov	r0, r3
 800ac38:	f7ff fef2 	bl	800aa20 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800ac3c:	68fb      	ldr	r3, [r7, #12]
 800ac3e:	3324      	adds	r3, #36	; 0x24
 800ac40:	4618      	mov	r0, r3
 800ac42:	f7ff feed 	bl	800aa20 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800ac46:	f002 f975 	bl	800cf34 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800ac4a:	2301      	movs	r3, #1
}
 800ac4c:	4618      	mov	r0, r3
 800ac4e:	3710      	adds	r7, #16
 800ac50:	46bd      	mov	sp, r7
 800ac52:	bd80      	pop	{r7, pc}
 800ac54:	e000ed04 	.word	0xe000ed04

0800ac58 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800ac58:	b580      	push	{r7, lr}
 800ac5a:	b08e      	sub	sp, #56	; 0x38
 800ac5c:	af02      	add	r7, sp, #8
 800ac5e:	60f8      	str	r0, [r7, #12]
 800ac60:	60b9      	str	r1, [r7, #8]
 800ac62:	607a      	str	r2, [r7, #4]
 800ac64:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800ac66:	68fb      	ldr	r3, [r7, #12]
 800ac68:	2b00      	cmp	r3, #0
 800ac6a:	d10a      	bne.n	800ac82 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800ac6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac70:	f383 8811 	msr	BASEPRI, r3
 800ac74:	f3bf 8f6f 	isb	sy
 800ac78:	f3bf 8f4f 	dsb	sy
 800ac7c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800ac7e:	bf00      	nop
 800ac80:	e7fe      	b.n	800ac80 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800ac82:	683b      	ldr	r3, [r7, #0]
 800ac84:	2b00      	cmp	r3, #0
 800ac86:	d10a      	bne.n	800ac9e <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800ac88:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac8c:	f383 8811 	msr	BASEPRI, r3
 800ac90:	f3bf 8f6f 	isb	sy
 800ac94:	f3bf 8f4f 	dsb	sy
 800ac98:	627b      	str	r3, [r7, #36]	; 0x24
}
 800ac9a:	bf00      	nop
 800ac9c:	e7fe      	b.n	800ac9c <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	2b00      	cmp	r3, #0
 800aca2:	d002      	beq.n	800acaa <xQueueGenericCreateStatic+0x52>
 800aca4:	68bb      	ldr	r3, [r7, #8]
 800aca6:	2b00      	cmp	r3, #0
 800aca8:	d001      	beq.n	800acae <xQueueGenericCreateStatic+0x56>
 800acaa:	2301      	movs	r3, #1
 800acac:	e000      	b.n	800acb0 <xQueueGenericCreateStatic+0x58>
 800acae:	2300      	movs	r3, #0
 800acb0:	2b00      	cmp	r3, #0
 800acb2:	d10a      	bne.n	800acca <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800acb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800acb8:	f383 8811 	msr	BASEPRI, r3
 800acbc:	f3bf 8f6f 	isb	sy
 800acc0:	f3bf 8f4f 	dsb	sy
 800acc4:	623b      	str	r3, [r7, #32]
}
 800acc6:	bf00      	nop
 800acc8:	e7fe      	b.n	800acc8 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	2b00      	cmp	r3, #0
 800acce:	d102      	bne.n	800acd6 <xQueueGenericCreateStatic+0x7e>
 800acd0:	68bb      	ldr	r3, [r7, #8]
 800acd2:	2b00      	cmp	r3, #0
 800acd4:	d101      	bne.n	800acda <xQueueGenericCreateStatic+0x82>
 800acd6:	2301      	movs	r3, #1
 800acd8:	e000      	b.n	800acdc <xQueueGenericCreateStatic+0x84>
 800acda:	2300      	movs	r3, #0
 800acdc:	2b00      	cmp	r3, #0
 800acde:	d10a      	bne.n	800acf6 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800ace0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ace4:	f383 8811 	msr	BASEPRI, r3
 800ace8:	f3bf 8f6f 	isb	sy
 800acec:	f3bf 8f4f 	dsb	sy
 800acf0:	61fb      	str	r3, [r7, #28]
}
 800acf2:	bf00      	nop
 800acf4:	e7fe      	b.n	800acf4 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800acf6:	2350      	movs	r3, #80	; 0x50
 800acf8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800acfa:	697b      	ldr	r3, [r7, #20]
 800acfc:	2b50      	cmp	r3, #80	; 0x50
 800acfe:	d00a      	beq.n	800ad16 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800ad00:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad04:	f383 8811 	msr	BASEPRI, r3
 800ad08:	f3bf 8f6f 	isb	sy
 800ad0c:	f3bf 8f4f 	dsb	sy
 800ad10:	61bb      	str	r3, [r7, #24]
}
 800ad12:	bf00      	nop
 800ad14:	e7fe      	b.n	800ad14 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800ad16:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800ad18:	683b      	ldr	r3, [r7, #0]
 800ad1a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800ad1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ad1e:	2b00      	cmp	r3, #0
 800ad20:	d00d      	beq.n	800ad3e <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800ad22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ad24:	2201      	movs	r2, #1
 800ad26:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800ad2a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800ad2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ad30:	9300      	str	r3, [sp, #0]
 800ad32:	4613      	mov	r3, r2
 800ad34:	687a      	ldr	r2, [r7, #4]
 800ad36:	68b9      	ldr	r1, [r7, #8]
 800ad38:	68f8      	ldr	r0, [r7, #12]
 800ad3a:	f000 f83f 	bl	800adbc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800ad3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800ad40:	4618      	mov	r0, r3
 800ad42:	3730      	adds	r7, #48	; 0x30
 800ad44:	46bd      	mov	sp, r7
 800ad46:	bd80      	pop	{r7, pc}

0800ad48 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800ad48:	b580      	push	{r7, lr}
 800ad4a:	b08a      	sub	sp, #40	; 0x28
 800ad4c:	af02      	add	r7, sp, #8
 800ad4e:	60f8      	str	r0, [r7, #12]
 800ad50:	60b9      	str	r1, [r7, #8]
 800ad52:	4613      	mov	r3, r2
 800ad54:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800ad56:	68fb      	ldr	r3, [r7, #12]
 800ad58:	2b00      	cmp	r3, #0
 800ad5a:	d10a      	bne.n	800ad72 <xQueueGenericCreate+0x2a>
	__asm volatile
 800ad5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad60:	f383 8811 	msr	BASEPRI, r3
 800ad64:	f3bf 8f6f 	isb	sy
 800ad68:	f3bf 8f4f 	dsb	sy
 800ad6c:	613b      	str	r3, [r7, #16]
}
 800ad6e:	bf00      	nop
 800ad70:	e7fe      	b.n	800ad70 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ad72:	68fb      	ldr	r3, [r7, #12]
 800ad74:	68ba      	ldr	r2, [r7, #8]
 800ad76:	fb02 f303 	mul.w	r3, r2, r3
 800ad7a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800ad7c:	69fb      	ldr	r3, [r7, #28]
 800ad7e:	3350      	adds	r3, #80	; 0x50
 800ad80:	4618      	mov	r0, r3
 800ad82:	f002 f9c9 	bl	800d118 <pvPortMalloc>
 800ad86:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800ad88:	69bb      	ldr	r3, [r7, #24]
 800ad8a:	2b00      	cmp	r3, #0
 800ad8c:	d011      	beq.n	800adb2 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800ad8e:	69bb      	ldr	r3, [r7, #24]
 800ad90:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800ad92:	697b      	ldr	r3, [r7, #20]
 800ad94:	3350      	adds	r3, #80	; 0x50
 800ad96:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800ad98:	69bb      	ldr	r3, [r7, #24]
 800ad9a:	2200      	movs	r2, #0
 800ad9c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800ada0:	79fa      	ldrb	r2, [r7, #7]
 800ada2:	69bb      	ldr	r3, [r7, #24]
 800ada4:	9300      	str	r3, [sp, #0]
 800ada6:	4613      	mov	r3, r2
 800ada8:	697a      	ldr	r2, [r7, #20]
 800adaa:	68b9      	ldr	r1, [r7, #8]
 800adac:	68f8      	ldr	r0, [r7, #12]
 800adae:	f000 f805 	bl	800adbc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800adb2:	69bb      	ldr	r3, [r7, #24]
	}
 800adb4:	4618      	mov	r0, r3
 800adb6:	3720      	adds	r7, #32
 800adb8:	46bd      	mov	sp, r7
 800adba:	bd80      	pop	{r7, pc}

0800adbc <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800adbc:	b580      	push	{r7, lr}
 800adbe:	b084      	sub	sp, #16
 800adc0:	af00      	add	r7, sp, #0
 800adc2:	60f8      	str	r0, [r7, #12]
 800adc4:	60b9      	str	r1, [r7, #8]
 800adc6:	607a      	str	r2, [r7, #4]
 800adc8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800adca:	68bb      	ldr	r3, [r7, #8]
 800adcc:	2b00      	cmp	r3, #0
 800adce:	d103      	bne.n	800add8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800add0:	69bb      	ldr	r3, [r7, #24]
 800add2:	69ba      	ldr	r2, [r7, #24]
 800add4:	601a      	str	r2, [r3, #0]
 800add6:	e002      	b.n	800adde <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800add8:	69bb      	ldr	r3, [r7, #24]
 800adda:	687a      	ldr	r2, [r7, #4]
 800addc:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800adde:	69bb      	ldr	r3, [r7, #24]
 800ade0:	68fa      	ldr	r2, [r7, #12]
 800ade2:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800ade4:	69bb      	ldr	r3, [r7, #24]
 800ade6:	68ba      	ldr	r2, [r7, #8]
 800ade8:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800adea:	2101      	movs	r1, #1
 800adec:	69b8      	ldr	r0, [r7, #24]
 800adee:	f7ff fecb 	bl	800ab88 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800adf2:	69bb      	ldr	r3, [r7, #24]
 800adf4:	78fa      	ldrb	r2, [r7, #3]
 800adf6:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800adfa:	bf00      	nop
 800adfc:	3710      	adds	r7, #16
 800adfe:	46bd      	mov	sp, r7
 800ae00:	bd80      	pop	{r7, pc}
	...

0800ae04 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800ae04:	b580      	push	{r7, lr}
 800ae06:	b08e      	sub	sp, #56	; 0x38
 800ae08:	af00      	add	r7, sp, #0
 800ae0a:	60f8      	str	r0, [r7, #12]
 800ae0c:	60b9      	str	r1, [r7, #8]
 800ae0e:	607a      	str	r2, [r7, #4]
 800ae10:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800ae12:	2300      	movs	r3, #0
 800ae14:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800ae16:	68fb      	ldr	r3, [r7, #12]
 800ae18:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800ae1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae1c:	2b00      	cmp	r3, #0
 800ae1e:	d10a      	bne.n	800ae36 <xQueueGenericSend+0x32>
	__asm volatile
 800ae20:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae24:	f383 8811 	msr	BASEPRI, r3
 800ae28:	f3bf 8f6f 	isb	sy
 800ae2c:	f3bf 8f4f 	dsb	sy
 800ae30:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800ae32:	bf00      	nop
 800ae34:	e7fe      	b.n	800ae34 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ae36:	68bb      	ldr	r3, [r7, #8]
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	d103      	bne.n	800ae44 <xQueueGenericSend+0x40>
 800ae3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ae40:	2b00      	cmp	r3, #0
 800ae42:	d101      	bne.n	800ae48 <xQueueGenericSend+0x44>
 800ae44:	2301      	movs	r3, #1
 800ae46:	e000      	b.n	800ae4a <xQueueGenericSend+0x46>
 800ae48:	2300      	movs	r3, #0
 800ae4a:	2b00      	cmp	r3, #0
 800ae4c:	d10a      	bne.n	800ae64 <xQueueGenericSend+0x60>
	__asm volatile
 800ae4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae52:	f383 8811 	msr	BASEPRI, r3
 800ae56:	f3bf 8f6f 	isb	sy
 800ae5a:	f3bf 8f4f 	dsb	sy
 800ae5e:	627b      	str	r3, [r7, #36]	; 0x24
}
 800ae60:	bf00      	nop
 800ae62:	e7fe      	b.n	800ae62 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800ae64:	683b      	ldr	r3, [r7, #0]
 800ae66:	2b02      	cmp	r3, #2
 800ae68:	d103      	bne.n	800ae72 <xQueueGenericSend+0x6e>
 800ae6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ae6e:	2b01      	cmp	r3, #1
 800ae70:	d101      	bne.n	800ae76 <xQueueGenericSend+0x72>
 800ae72:	2301      	movs	r3, #1
 800ae74:	e000      	b.n	800ae78 <xQueueGenericSend+0x74>
 800ae76:	2300      	movs	r3, #0
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	d10a      	bne.n	800ae92 <xQueueGenericSend+0x8e>
	__asm volatile
 800ae7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae80:	f383 8811 	msr	BASEPRI, r3
 800ae84:	f3bf 8f6f 	isb	sy
 800ae88:	f3bf 8f4f 	dsb	sy
 800ae8c:	623b      	str	r3, [r7, #32]
}
 800ae8e:	bf00      	nop
 800ae90:	e7fe      	b.n	800ae90 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800ae92:	f001 fac3 	bl	800c41c <xTaskGetSchedulerState>
 800ae96:	4603      	mov	r3, r0
 800ae98:	2b00      	cmp	r3, #0
 800ae9a:	d102      	bne.n	800aea2 <xQueueGenericSend+0x9e>
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	2b00      	cmp	r3, #0
 800aea0:	d101      	bne.n	800aea6 <xQueueGenericSend+0xa2>
 800aea2:	2301      	movs	r3, #1
 800aea4:	e000      	b.n	800aea8 <xQueueGenericSend+0xa4>
 800aea6:	2300      	movs	r3, #0
 800aea8:	2b00      	cmp	r3, #0
 800aeaa:	d10a      	bne.n	800aec2 <xQueueGenericSend+0xbe>
	__asm volatile
 800aeac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aeb0:	f383 8811 	msr	BASEPRI, r3
 800aeb4:	f3bf 8f6f 	isb	sy
 800aeb8:	f3bf 8f4f 	dsb	sy
 800aebc:	61fb      	str	r3, [r7, #28]
}
 800aebe:	bf00      	nop
 800aec0:	e7fe      	b.n	800aec0 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800aec2:	f002 f807 	bl	800ced4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800aec6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aec8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800aeca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aecc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aece:	429a      	cmp	r2, r3
 800aed0:	d302      	bcc.n	800aed8 <xQueueGenericSend+0xd4>
 800aed2:	683b      	ldr	r3, [r7, #0]
 800aed4:	2b02      	cmp	r3, #2
 800aed6:	d129      	bne.n	800af2c <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800aed8:	683a      	ldr	r2, [r7, #0]
 800aeda:	68b9      	ldr	r1, [r7, #8]
 800aedc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800aede:	f000 fa0b 	bl	800b2f8 <prvCopyDataToQueue>
 800aee2:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800aee4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aee6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aee8:	2b00      	cmp	r3, #0
 800aeea:	d010      	beq.n	800af0e <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800aeec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aeee:	3324      	adds	r3, #36	; 0x24
 800aef0:	4618      	mov	r0, r3
 800aef2:	f001 f8d5 	bl	800c0a0 <xTaskRemoveFromEventList>
 800aef6:	4603      	mov	r3, r0
 800aef8:	2b00      	cmp	r3, #0
 800aefa:	d013      	beq.n	800af24 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800aefc:	4b3f      	ldr	r3, [pc, #252]	; (800affc <xQueueGenericSend+0x1f8>)
 800aefe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800af02:	601a      	str	r2, [r3, #0]
 800af04:	f3bf 8f4f 	dsb	sy
 800af08:	f3bf 8f6f 	isb	sy
 800af0c:	e00a      	b.n	800af24 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800af0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af10:	2b00      	cmp	r3, #0
 800af12:	d007      	beq.n	800af24 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800af14:	4b39      	ldr	r3, [pc, #228]	; (800affc <xQueueGenericSend+0x1f8>)
 800af16:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800af1a:	601a      	str	r2, [r3, #0]
 800af1c:	f3bf 8f4f 	dsb	sy
 800af20:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800af24:	f002 f806 	bl	800cf34 <vPortExitCritical>
				return pdPASS;
 800af28:	2301      	movs	r3, #1
 800af2a:	e063      	b.n	800aff4 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	2b00      	cmp	r3, #0
 800af30:	d103      	bne.n	800af3a <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800af32:	f001 ffff 	bl	800cf34 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800af36:	2300      	movs	r3, #0
 800af38:	e05c      	b.n	800aff4 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800af3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800af3c:	2b00      	cmp	r3, #0
 800af3e:	d106      	bne.n	800af4e <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800af40:	f107 0314 	add.w	r3, r7, #20
 800af44:	4618      	mov	r0, r3
 800af46:	f001 f90f 	bl	800c168 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800af4a:	2301      	movs	r3, #1
 800af4c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800af4e:	f001 fff1 	bl	800cf34 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800af52:	f000 fe81 	bl	800bc58 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800af56:	f001 ffbd 	bl	800ced4 <vPortEnterCritical>
 800af5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af5c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800af60:	b25b      	sxtb	r3, r3
 800af62:	f1b3 3fff 	cmp.w	r3, #4294967295
 800af66:	d103      	bne.n	800af70 <xQueueGenericSend+0x16c>
 800af68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af6a:	2200      	movs	r2, #0
 800af6c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800af70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af72:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800af76:	b25b      	sxtb	r3, r3
 800af78:	f1b3 3fff 	cmp.w	r3, #4294967295
 800af7c:	d103      	bne.n	800af86 <xQueueGenericSend+0x182>
 800af7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af80:	2200      	movs	r2, #0
 800af82:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800af86:	f001 ffd5 	bl	800cf34 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800af8a:	1d3a      	adds	r2, r7, #4
 800af8c:	f107 0314 	add.w	r3, r7, #20
 800af90:	4611      	mov	r1, r2
 800af92:	4618      	mov	r0, r3
 800af94:	f001 f8fe 	bl	800c194 <xTaskCheckForTimeOut>
 800af98:	4603      	mov	r3, r0
 800af9a:	2b00      	cmp	r3, #0
 800af9c:	d124      	bne.n	800afe8 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800af9e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800afa0:	f000 faa2 	bl	800b4e8 <prvIsQueueFull>
 800afa4:	4603      	mov	r3, r0
 800afa6:	2b00      	cmp	r3, #0
 800afa8:	d018      	beq.n	800afdc <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800afaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800afac:	3310      	adds	r3, #16
 800afae:	687a      	ldr	r2, [r7, #4]
 800afb0:	4611      	mov	r1, r2
 800afb2:	4618      	mov	r0, r3
 800afb4:	f001 f824 	bl	800c000 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800afb8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800afba:	f000 fa2d 	bl	800b418 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800afbe:	f000 fe59 	bl	800bc74 <xTaskResumeAll>
 800afc2:	4603      	mov	r3, r0
 800afc4:	2b00      	cmp	r3, #0
 800afc6:	f47f af7c 	bne.w	800aec2 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800afca:	4b0c      	ldr	r3, [pc, #48]	; (800affc <xQueueGenericSend+0x1f8>)
 800afcc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800afd0:	601a      	str	r2, [r3, #0]
 800afd2:	f3bf 8f4f 	dsb	sy
 800afd6:	f3bf 8f6f 	isb	sy
 800afda:	e772      	b.n	800aec2 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800afdc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800afde:	f000 fa1b 	bl	800b418 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800afe2:	f000 fe47 	bl	800bc74 <xTaskResumeAll>
 800afe6:	e76c      	b.n	800aec2 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800afe8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800afea:	f000 fa15 	bl	800b418 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800afee:	f000 fe41 	bl	800bc74 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800aff2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800aff4:	4618      	mov	r0, r3
 800aff6:	3738      	adds	r7, #56	; 0x38
 800aff8:	46bd      	mov	sp, r7
 800affa:	bd80      	pop	{r7, pc}
 800affc:	e000ed04 	.word	0xe000ed04

0800b000 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800b000:	b580      	push	{r7, lr}
 800b002:	b090      	sub	sp, #64	; 0x40
 800b004:	af00      	add	r7, sp, #0
 800b006:	60f8      	str	r0, [r7, #12]
 800b008:	60b9      	str	r1, [r7, #8]
 800b00a:	607a      	str	r2, [r7, #4]
 800b00c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800b00e:	68fb      	ldr	r3, [r7, #12]
 800b010:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800b012:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b014:	2b00      	cmp	r3, #0
 800b016:	d10a      	bne.n	800b02e <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800b018:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b01c:	f383 8811 	msr	BASEPRI, r3
 800b020:	f3bf 8f6f 	isb	sy
 800b024:	f3bf 8f4f 	dsb	sy
 800b028:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b02a:	bf00      	nop
 800b02c:	e7fe      	b.n	800b02c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b02e:	68bb      	ldr	r3, [r7, #8]
 800b030:	2b00      	cmp	r3, #0
 800b032:	d103      	bne.n	800b03c <xQueueGenericSendFromISR+0x3c>
 800b034:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b036:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b038:	2b00      	cmp	r3, #0
 800b03a:	d101      	bne.n	800b040 <xQueueGenericSendFromISR+0x40>
 800b03c:	2301      	movs	r3, #1
 800b03e:	e000      	b.n	800b042 <xQueueGenericSendFromISR+0x42>
 800b040:	2300      	movs	r3, #0
 800b042:	2b00      	cmp	r3, #0
 800b044:	d10a      	bne.n	800b05c <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800b046:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b04a:	f383 8811 	msr	BASEPRI, r3
 800b04e:	f3bf 8f6f 	isb	sy
 800b052:	f3bf 8f4f 	dsb	sy
 800b056:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b058:	bf00      	nop
 800b05a:	e7fe      	b.n	800b05a <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b05c:	683b      	ldr	r3, [r7, #0]
 800b05e:	2b02      	cmp	r3, #2
 800b060:	d103      	bne.n	800b06a <xQueueGenericSendFromISR+0x6a>
 800b062:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b064:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b066:	2b01      	cmp	r3, #1
 800b068:	d101      	bne.n	800b06e <xQueueGenericSendFromISR+0x6e>
 800b06a:	2301      	movs	r3, #1
 800b06c:	e000      	b.n	800b070 <xQueueGenericSendFromISR+0x70>
 800b06e:	2300      	movs	r3, #0
 800b070:	2b00      	cmp	r3, #0
 800b072:	d10a      	bne.n	800b08a <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800b074:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b078:	f383 8811 	msr	BASEPRI, r3
 800b07c:	f3bf 8f6f 	isb	sy
 800b080:	f3bf 8f4f 	dsb	sy
 800b084:	623b      	str	r3, [r7, #32]
}
 800b086:	bf00      	nop
 800b088:	e7fe      	b.n	800b088 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b08a:	f002 f805 	bl	800d098 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800b08e:	f3ef 8211 	mrs	r2, BASEPRI
 800b092:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b096:	f383 8811 	msr	BASEPRI, r3
 800b09a:	f3bf 8f6f 	isb	sy
 800b09e:	f3bf 8f4f 	dsb	sy
 800b0a2:	61fa      	str	r2, [r7, #28]
 800b0a4:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800b0a6:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b0a8:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b0aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b0ac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b0ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b0b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b0b2:	429a      	cmp	r2, r3
 800b0b4:	d302      	bcc.n	800b0bc <xQueueGenericSendFromISR+0xbc>
 800b0b6:	683b      	ldr	r3, [r7, #0]
 800b0b8:	2b02      	cmp	r3, #2
 800b0ba:	d12f      	bne.n	800b11c <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800b0bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b0be:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b0c2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b0c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b0c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b0ca:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b0cc:	683a      	ldr	r2, [r7, #0]
 800b0ce:	68b9      	ldr	r1, [r7, #8]
 800b0d0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800b0d2:	f000 f911 	bl	800b2f8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800b0d6:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800b0da:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b0de:	d112      	bne.n	800b106 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b0e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b0e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b0e4:	2b00      	cmp	r3, #0
 800b0e6:	d016      	beq.n	800b116 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b0e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b0ea:	3324      	adds	r3, #36	; 0x24
 800b0ec:	4618      	mov	r0, r3
 800b0ee:	f000 ffd7 	bl	800c0a0 <xTaskRemoveFromEventList>
 800b0f2:	4603      	mov	r3, r0
 800b0f4:	2b00      	cmp	r3, #0
 800b0f6:	d00e      	beq.n	800b116 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	2b00      	cmp	r3, #0
 800b0fc:	d00b      	beq.n	800b116 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	2201      	movs	r2, #1
 800b102:	601a      	str	r2, [r3, #0]
 800b104:	e007      	b.n	800b116 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800b106:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800b10a:	3301      	adds	r3, #1
 800b10c:	b2db      	uxtb	r3, r3
 800b10e:	b25a      	sxtb	r2, r3
 800b110:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b112:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800b116:	2301      	movs	r3, #1
 800b118:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800b11a:	e001      	b.n	800b120 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800b11c:	2300      	movs	r3, #0
 800b11e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b120:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b122:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800b124:	697b      	ldr	r3, [r7, #20]
 800b126:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800b12a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b12c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800b12e:	4618      	mov	r0, r3
 800b130:	3740      	adds	r7, #64	; 0x40
 800b132:	46bd      	mov	sp, r7
 800b134:	bd80      	pop	{r7, pc}
	...

0800b138 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800b138:	b580      	push	{r7, lr}
 800b13a:	b08c      	sub	sp, #48	; 0x30
 800b13c:	af00      	add	r7, sp, #0
 800b13e:	60f8      	str	r0, [r7, #12]
 800b140:	60b9      	str	r1, [r7, #8]
 800b142:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800b144:	2300      	movs	r3, #0
 800b146:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b148:	68fb      	ldr	r3, [r7, #12]
 800b14a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800b14c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b14e:	2b00      	cmp	r3, #0
 800b150:	d10a      	bne.n	800b168 <xQueueReceive+0x30>
	__asm volatile
 800b152:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b156:	f383 8811 	msr	BASEPRI, r3
 800b15a:	f3bf 8f6f 	isb	sy
 800b15e:	f3bf 8f4f 	dsb	sy
 800b162:	623b      	str	r3, [r7, #32]
}
 800b164:	bf00      	nop
 800b166:	e7fe      	b.n	800b166 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b168:	68bb      	ldr	r3, [r7, #8]
 800b16a:	2b00      	cmp	r3, #0
 800b16c:	d103      	bne.n	800b176 <xQueueReceive+0x3e>
 800b16e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b170:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b172:	2b00      	cmp	r3, #0
 800b174:	d101      	bne.n	800b17a <xQueueReceive+0x42>
 800b176:	2301      	movs	r3, #1
 800b178:	e000      	b.n	800b17c <xQueueReceive+0x44>
 800b17a:	2300      	movs	r3, #0
 800b17c:	2b00      	cmp	r3, #0
 800b17e:	d10a      	bne.n	800b196 <xQueueReceive+0x5e>
	__asm volatile
 800b180:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b184:	f383 8811 	msr	BASEPRI, r3
 800b188:	f3bf 8f6f 	isb	sy
 800b18c:	f3bf 8f4f 	dsb	sy
 800b190:	61fb      	str	r3, [r7, #28]
}
 800b192:	bf00      	nop
 800b194:	e7fe      	b.n	800b194 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b196:	f001 f941 	bl	800c41c <xTaskGetSchedulerState>
 800b19a:	4603      	mov	r3, r0
 800b19c:	2b00      	cmp	r3, #0
 800b19e:	d102      	bne.n	800b1a6 <xQueueReceive+0x6e>
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	2b00      	cmp	r3, #0
 800b1a4:	d101      	bne.n	800b1aa <xQueueReceive+0x72>
 800b1a6:	2301      	movs	r3, #1
 800b1a8:	e000      	b.n	800b1ac <xQueueReceive+0x74>
 800b1aa:	2300      	movs	r3, #0
 800b1ac:	2b00      	cmp	r3, #0
 800b1ae:	d10a      	bne.n	800b1c6 <xQueueReceive+0x8e>
	__asm volatile
 800b1b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b1b4:	f383 8811 	msr	BASEPRI, r3
 800b1b8:	f3bf 8f6f 	isb	sy
 800b1bc:	f3bf 8f4f 	dsb	sy
 800b1c0:	61bb      	str	r3, [r7, #24]
}
 800b1c2:	bf00      	nop
 800b1c4:	e7fe      	b.n	800b1c4 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b1c6:	f001 fe85 	bl	800ced4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b1ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b1cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b1ce:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b1d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b1d2:	2b00      	cmp	r3, #0
 800b1d4:	d01f      	beq.n	800b216 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800b1d6:	68b9      	ldr	r1, [r7, #8]
 800b1d8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b1da:	f000 f8f7 	bl	800b3cc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800b1de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b1e0:	1e5a      	subs	r2, r3, #1
 800b1e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b1e4:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b1e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b1e8:	691b      	ldr	r3, [r3, #16]
 800b1ea:	2b00      	cmp	r3, #0
 800b1ec:	d00f      	beq.n	800b20e <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b1ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b1f0:	3310      	adds	r3, #16
 800b1f2:	4618      	mov	r0, r3
 800b1f4:	f000 ff54 	bl	800c0a0 <xTaskRemoveFromEventList>
 800b1f8:	4603      	mov	r3, r0
 800b1fa:	2b00      	cmp	r3, #0
 800b1fc:	d007      	beq.n	800b20e <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800b1fe:	4b3d      	ldr	r3, [pc, #244]	; (800b2f4 <xQueueReceive+0x1bc>)
 800b200:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b204:	601a      	str	r2, [r3, #0]
 800b206:	f3bf 8f4f 	dsb	sy
 800b20a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800b20e:	f001 fe91 	bl	800cf34 <vPortExitCritical>
				return pdPASS;
 800b212:	2301      	movs	r3, #1
 800b214:	e069      	b.n	800b2ea <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b216:	687b      	ldr	r3, [r7, #4]
 800b218:	2b00      	cmp	r3, #0
 800b21a:	d103      	bne.n	800b224 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b21c:	f001 fe8a 	bl	800cf34 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800b220:	2300      	movs	r3, #0
 800b222:	e062      	b.n	800b2ea <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b224:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b226:	2b00      	cmp	r3, #0
 800b228:	d106      	bne.n	800b238 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b22a:	f107 0310 	add.w	r3, r7, #16
 800b22e:	4618      	mov	r0, r3
 800b230:	f000 ff9a 	bl	800c168 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b234:	2301      	movs	r3, #1
 800b236:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b238:	f001 fe7c 	bl	800cf34 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b23c:	f000 fd0c 	bl	800bc58 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b240:	f001 fe48 	bl	800ced4 <vPortEnterCritical>
 800b244:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b246:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b24a:	b25b      	sxtb	r3, r3
 800b24c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b250:	d103      	bne.n	800b25a <xQueueReceive+0x122>
 800b252:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b254:	2200      	movs	r2, #0
 800b256:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b25a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b25c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b260:	b25b      	sxtb	r3, r3
 800b262:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b266:	d103      	bne.n	800b270 <xQueueReceive+0x138>
 800b268:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b26a:	2200      	movs	r2, #0
 800b26c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b270:	f001 fe60 	bl	800cf34 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b274:	1d3a      	adds	r2, r7, #4
 800b276:	f107 0310 	add.w	r3, r7, #16
 800b27a:	4611      	mov	r1, r2
 800b27c:	4618      	mov	r0, r3
 800b27e:	f000 ff89 	bl	800c194 <xTaskCheckForTimeOut>
 800b282:	4603      	mov	r3, r0
 800b284:	2b00      	cmp	r3, #0
 800b286:	d123      	bne.n	800b2d0 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b288:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b28a:	f000 f917 	bl	800b4bc <prvIsQueueEmpty>
 800b28e:	4603      	mov	r3, r0
 800b290:	2b00      	cmp	r3, #0
 800b292:	d017      	beq.n	800b2c4 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800b294:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b296:	3324      	adds	r3, #36	; 0x24
 800b298:	687a      	ldr	r2, [r7, #4]
 800b29a:	4611      	mov	r1, r2
 800b29c:	4618      	mov	r0, r3
 800b29e:	f000 feaf 	bl	800c000 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800b2a2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b2a4:	f000 f8b8 	bl	800b418 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800b2a8:	f000 fce4 	bl	800bc74 <xTaskResumeAll>
 800b2ac:	4603      	mov	r3, r0
 800b2ae:	2b00      	cmp	r3, #0
 800b2b0:	d189      	bne.n	800b1c6 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800b2b2:	4b10      	ldr	r3, [pc, #64]	; (800b2f4 <xQueueReceive+0x1bc>)
 800b2b4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b2b8:	601a      	str	r2, [r3, #0]
 800b2ba:	f3bf 8f4f 	dsb	sy
 800b2be:	f3bf 8f6f 	isb	sy
 800b2c2:	e780      	b.n	800b1c6 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800b2c4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b2c6:	f000 f8a7 	bl	800b418 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b2ca:	f000 fcd3 	bl	800bc74 <xTaskResumeAll>
 800b2ce:	e77a      	b.n	800b1c6 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800b2d0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b2d2:	f000 f8a1 	bl	800b418 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b2d6:	f000 fccd 	bl	800bc74 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b2da:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b2dc:	f000 f8ee 	bl	800b4bc <prvIsQueueEmpty>
 800b2e0:	4603      	mov	r3, r0
 800b2e2:	2b00      	cmp	r3, #0
 800b2e4:	f43f af6f 	beq.w	800b1c6 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800b2e8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800b2ea:	4618      	mov	r0, r3
 800b2ec:	3730      	adds	r7, #48	; 0x30
 800b2ee:	46bd      	mov	sp, r7
 800b2f0:	bd80      	pop	{r7, pc}
 800b2f2:	bf00      	nop
 800b2f4:	e000ed04 	.word	0xe000ed04

0800b2f8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800b2f8:	b580      	push	{r7, lr}
 800b2fa:	b086      	sub	sp, #24
 800b2fc:	af00      	add	r7, sp, #0
 800b2fe:	60f8      	str	r0, [r7, #12]
 800b300:	60b9      	str	r1, [r7, #8]
 800b302:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800b304:	2300      	movs	r3, #0
 800b306:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b308:	68fb      	ldr	r3, [r7, #12]
 800b30a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b30c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800b30e:	68fb      	ldr	r3, [r7, #12]
 800b310:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b312:	2b00      	cmp	r3, #0
 800b314:	d10d      	bne.n	800b332 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b316:	68fb      	ldr	r3, [r7, #12]
 800b318:	681b      	ldr	r3, [r3, #0]
 800b31a:	2b00      	cmp	r3, #0
 800b31c:	d14d      	bne.n	800b3ba <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800b31e:	68fb      	ldr	r3, [r7, #12]
 800b320:	689b      	ldr	r3, [r3, #8]
 800b322:	4618      	mov	r0, r3
 800b324:	f001 f898 	bl	800c458 <xTaskPriorityDisinherit>
 800b328:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800b32a:	68fb      	ldr	r3, [r7, #12]
 800b32c:	2200      	movs	r2, #0
 800b32e:	609a      	str	r2, [r3, #8]
 800b330:	e043      	b.n	800b3ba <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	2b00      	cmp	r3, #0
 800b336:	d119      	bne.n	800b36c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b338:	68fb      	ldr	r3, [r7, #12]
 800b33a:	6858      	ldr	r0, [r3, #4]
 800b33c:	68fb      	ldr	r3, [r7, #12]
 800b33e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b340:	461a      	mov	r2, r3
 800b342:	68b9      	ldr	r1, [r7, #8]
 800b344:	f002 fe14 	bl	800df70 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b348:	68fb      	ldr	r3, [r7, #12]
 800b34a:	685a      	ldr	r2, [r3, #4]
 800b34c:	68fb      	ldr	r3, [r7, #12]
 800b34e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b350:	441a      	add	r2, r3
 800b352:	68fb      	ldr	r3, [r7, #12]
 800b354:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b356:	68fb      	ldr	r3, [r7, #12]
 800b358:	685a      	ldr	r2, [r3, #4]
 800b35a:	68fb      	ldr	r3, [r7, #12]
 800b35c:	689b      	ldr	r3, [r3, #8]
 800b35e:	429a      	cmp	r2, r3
 800b360:	d32b      	bcc.n	800b3ba <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800b362:	68fb      	ldr	r3, [r7, #12]
 800b364:	681a      	ldr	r2, [r3, #0]
 800b366:	68fb      	ldr	r3, [r7, #12]
 800b368:	605a      	str	r2, [r3, #4]
 800b36a:	e026      	b.n	800b3ba <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800b36c:	68fb      	ldr	r3, [r7, #12]
 800b36e:	68d8      	ldr	r0, [r3, #12]
 800b370:	68fb      	ldr	r3, [r7, #12]
 800b372:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b374:	461a      	mov	r2, r3
 800b376:	68b9      	ldr	r1, [r7, #8]
 800b378:	f002 fdfa 	bl	800df70 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800b37c:	68fb      	ldr	r3, [r7, #12]
 800b37e:	68da      	ldr	r2, [r3, #12]
 800b380:	68fb      	ldr	r3, [r7, #12]
 800b382:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b384:	425b      	negs	r3, r3
 800b386:	441a      	add	r2, r3
 800b388:	68fb      	ldr	r3, [r7, #12]
 800b38a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b38c:	68fb      	ldr	r3, [r7, #12]
 800b38e:	68da      	ldr	r2, [r3, #12]
 800b390:	68fb      	ldr	r3, [r7, #12]
 800b392:	681b      	ldr	r3, [r3, #0]
 800b394:	429a      	cmp	r2, r3
 800b396:	d207      	bcs.n	800b3a8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800b398:	68fb      	ldr	r3, [r7, #12]
 800b39a:	689a      	ldr	r2, [r3, #8]
 800b39c:	68fb      	ldr	r3, [r7, #12]
 800b39e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b3a0:	425b      	negs	r3, r3
 800b3a2:	441a      	add	r2, r3
 800b3a4:	68fb      	ldr	r3, [r7, #12]
 800b3a6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800b3a8:	687b      	ldr	r3, [r7, #4]
 800b3aa:	2b02      	cmp	r3, #2
 800b3ac:	d105      	bne.n	800b3ba <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b3ae:	693b      	ldr	r3, [r7, #16]
 800b3b0:	2b00      	cmp	r3, #0
 800b3b2:	d002      	beq.n	800b3ba <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800b3b4:	693b      	ldr	r3, [r7, #16]
 800b3b6:	3b01      	subs	r3, #1
 800b3b8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800b3ba:	693b      	ldr	r3, [r7, #16]
 800b3bc:	1c5a      	adds	r2, r3, #1
 800b3be:	68fb      	ldr	r3, [r7, #12]
 800b3c0:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800b3c2:	697b      	ldr	r3, [r7, #20]
}
 800b3c4:	4618      	mov	r0, r3
 800b3c6:	3718      	adds	r7, #24
 800b3c8:	46bd      	mov	sp, r7
 800b3ca:	bd80      	pop	{r7, pc}

0800b3cc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800b3cc:	b580      	push	{r7, lr}
 800b3ce:	b082      	sub	sp, #8
 800b3d0:	af00      	add	r7, sp, #0
 800b3d2:	6078      	str	r0, [r7, #4]
 800b3d4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800b3d6:	687b      	ldr	r3, [r7, #4]
 800b3d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b3da:	2b00      	cmp	r3, #0
 800b3dc:	d018      	beq.n	800b410 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	68da      	ldr	r2, [r3, #12]
 800b3e2:	687b      	ldr	r3, [r7, #4]
 800b3e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b3e6:	441a      	add	r2, r3
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	68da      	ldr	r2, [r3, #12]
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	689b      	ldr	r3, [r3, #8]
 800b3f4:	429a      	cmp	r2, r3
 800b3f6:	d303      	bcc.n	800b400 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	681a      	ldr	r2, [r3, #0]
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	68d9      	ldr	r1, [r3, #12]
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b408:	461a      	mov	r2, r3
 800b40a:	6838      	ldr	r0, [r7, #0]
 800b40c:	f002 fdb0 	bl	800df70 <memcpy>
	}
}
 800b410:	bf00      	nop
 800b412:	3708      	adds	r7, #8
 800b414:	46bd      	mov	sp, r7
 800b416:	bd80      	pop	{r7, pc}

0800b418 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800b418:	b580      	push	{r7, lr}
 800b41a:	b084      	sub	sp, #16
 800b41c:	af00      	add	r7, sp, #0
 800b41e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800b420:	f001 fd58 	bl	800ced4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b42a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b42c:	e011      	b.n	800b452 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b432:	2b00      	cmp	r3, #0
 800b434:	d012      	beq.n	800b45c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	3324      	adds	r3, #36	; 0x24
 800b43a:	4618      	mov	r0, r3
 800b43c:	f000 fe30 	bl	800c0a0 <xTaskRemoveFromEventList>
 800b440:	4603      	mov	r3, r0
 800b442:	2b00      	cmp	r3, #0
 800b444:	d001      	beq.n	800b44a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800b446:	f000 ff07 	bl	800c258 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800b44a:	7bfb      	ldrb	r3, [r7, #15]
 800b44c:	3b01      	subs	r3, #1
 800b44e:	b2db      	uxtb	r3, r3
 800b450:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b452:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b456:	2b00      	cmp	r3, #0
 800b458:	dce9      	bgt.n	800b42e <prvUnlockQueue+0x16>
 800b45a:	e000      	b.n	800b45e <prvUnlockQueue+0x46>
					break;
 800b45c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	22ff      	movs	r2, #255	; 0xff
 800b462:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800b466:	f001 fd65 	bl	800cf34 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800b46a:	f001 fd33 	bl	800ced4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b474:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b476:	e011      	b.n	800b49c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	691b      	ldr	r3, [r3, #16]
 800b47c:	2b00      	cmp	r3, #0
 800b47e:	d012      	beq.n	800b4a6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	3310      	adds	r3, #16
 800b484:	4618      	mov	r0, r3
 800b486:	f000 fe0b 	bl	800c0a0 <xTaskRemoveFromEventList>
 800b48a:	4603      	mov	r3, r0
 800b48c:	2b00      	cmp	r3, #0
 800b48e:	d001      	beq.n	800b494 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800b490:	f000 fee2 	bl	800c258 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800b494:	7bbb      	ldrb	r3, [r7, #14]
 800b496:	3b01      	subs	r3, #1
 800b498:	b2db      	uxtb	r3, r3
 800b49a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b49c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b4a0:	2b00      	cmp	r3, #0
 800b4a2:	dce9      	bgt.n	800b478 <prvUnlockQueue+0x60>
 800b4a4:	e000      	b.n	800b4a8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800b4a6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800b4a8:	687b      	ldr	r3, [r7, #4]
 800b4aa:	22ff      	movs	r2, #255	; 0xff
 800b4ac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800b4b0:	f001 fd40 	bl	800cf34 <vPortExitCritical>
}
 800b4b4:	bf00      	nop
 800b4b6:	3710      	adds	r7, #16
 800b4b8:	46bd      	mov	sp, r7
 800b4ba:	bd80      	pop	{r7, pc}

0800b4bc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800b4bc:	b580      	push	{r7, lr}
 800b4be:	b084      	sub	sp, #16
 800b4c0:	af00      	add	r7, sp, #0
 800b4c2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b4c4:	f001 fd06 	bl	800ced4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b4cc:	2b00      	cmp	r3, #0
 800b4ce:	d102      	bne.n	800b4d6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800b4d0:	2301      	movs	r3, #1
 800b4d2:	60fb      	str	r3, [r7, #12]
 800b4d4:	e001      	b.n	800b4da <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800b4d6:	2300      	movs	r3, #0
 800b4d8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b4da:	f001 fd2b 	bl	800cf34 <vPortExitCritical>

	return xReturn;
 800b4de:	68fb      	ldr	r3, [r7, #12]
}
 800b4e0:	4618      	mov	r0, r3
 800b4e2:	3710      	adds	r7, #16
 800b4e4:	46bd      	mov	sp, r7
 800b4e6:	bd80      	pop	{r7, pc}

0800b4e8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800b4e8:	b580      	push	{r7, lr}
 800b4ea:	b084      	sub	sp, #16
 800b4ec:	af00      	add	r7, sp, #0
 800b4ee:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b4f0:	f001 fcf0 	bl	800ced4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b4f8:	687b      	ldr	r3, [r7, #4]
 800b4fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b4fc:	429a      	cmp	r2, r3
 800b4fe:	d102      	bne.n	800b506 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800b500:	2301      	movs	r3, #1
 800b502:	60fb      	str	r3, [r7, #12]
 800b504:	e001      	b.n	800b50a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800b506:	2300      	movs	r3, #0
 800b508:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b50a:	f001 fd13 	bl	800cf34 <vPortExitCritical>

	return xReturn;
 800b50e:	68fb      	ldr	r3, [r7, #12]
}
 800b510:	4618      	mov	r0, r3
 800b512:	3710      	adds	r7, #16
 800b514:	46bd      	mov	sp, r7
 800b516:	bd80      	pop	{r7, pc}

0800b518 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800b518:	b480      	push	{r7}
 800b51a:	b085      	sub	sp, #20
 800b51c:	af00      	add	r7, sp, #0
 800b51e:	6078      	str	r0, [r7, #4]
 800b520:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b522:	2300      	movs	r3, #0
 800b524:	60fb      	str	r3, [r7, #12]
 800b526:	e014      	b.n	800b552 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800b528:	4a0f      	ldr	r2, [pc, #60]	; (800b568 <vQueueAddToRegistry+0x50>)
 800b52a:	68fb      	ldr	r3, [r7, #12]
 800b52c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800b530:	2b00      	cmp	r3, #0
 800b532:	d10b      	bne.n	800b54c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800b534:	490c      	ldr	r1, [pc, #48]	; (800b568 <vQueueAddToRegistry+0x50>)
 800b536:	68fb      	ldr	r3, [r7, #12]
 800b538:	683a      	ldr	r2, [r7, #0]
 800b53a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800b53e:	4a0a      	ldr	r2, [pc, #40]	; (800b568 <vQueueAddToRegistry+0x50>)
 800b540:	68fb      	ldr	r3, [r7, #12]
 800b542:	00db      	lsls	r3, r3, #3
 800b544:	4413      	add	r3, r2
 800b546:	687a      	ldr	r2, [r7, #4]
 800b548:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800b54a:	e006      	b.n	800b55a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b54c:	68fb      	ldr	r3, [r7, #12]
 800b54e:	3301      	adds	r3, #1
 800b550:	60fb      	str	r3, [r7, #12]
 800b552:	68fb      	ldr	r3, [r7, #12]
 800b554:	2b07      	cmp	r3, #7
 800b556:	d9e7      	bls.n	800b528 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800b558:	bf00      	nop
 800b55a:	bf00      	nop
 800b55c:	3714      	adds	r7, #20
 800b55e:	46bd      	mov	sp, r7
 800b560:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b564:	4770      	bx	lr
 800b566:	bf00      	nop
 800b568:	20001538 	.word	0x20001538

0800b56c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b56c:	b580      	push	{r7, lr}
 800b56e:	b086      	sub	sp, #24
 800b570:	af00      	add	r7, sp, #0
 800b572:	60f8      	str	r0, [r7, #12]
 800b574:	60b9      	str	r1, [r7, #8]
 800b576:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800b578:	68fb      	ldr	r3, [r7, #12]
 800b57a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800b57c:	f001 fcaa 	bl	800ced4 <vPortEnterCritical>
 800b580:	697b      	ldr	r3, [r7, #20]
 800b582:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b586:	b25b      	sxtb	r3, r3
 800b588:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b58c:	d103      	bne.n	800b596 <vQueueWaitForMessageRestricted+0x2a>
 800b58e:	697b      	ldr	r3, [r7, #20]
 800b590:	2200      	movs	r2, #0
 800b592:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b596:	697b      	ldr	r3, [r7, #20]
 800b598:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b59c:	b25b      	sxtb	r3, r3
 800b59e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b5a2:	d103      	bne.n	800b5ac <vQueueWaitForMessageRestricted+0x40>
 800b5a4:	697b      	ldr	r3, [r7, #20]
 800b5a6:	2200      	movs	r2, #0
 800b5a8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b5ac:	f001 fcc2 	bl	800cf34 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800b5b0:	697b      	ldr	r3, [r7, #20]
 800b5b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b5b4:	2b00      	cmp	r3, #0
 800b5b6:	d106      	bne.n	800b5c6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800b5b8:	697b      	ldr	r3, [r7, #20]
 800b5ba:	3324      	adds	r3, #36	; 0x24
 800b5bc:	687a      	ldr	r2, [r7, #4]
 800b5be:	68b9      	ldr	r1, [r7, #8]
 800b5c0:	4618      	mov	r0, r3
 800b5c2:	f000 fd41 	bl	800c048 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800b5c6:	6978      	ldr	r0, [r7, #20]
 800b5c8:	f7ff ff26 	bl	800b418 <prvUnlockQueue>
	}
 800b5cc:	bf00      	nop
 800b5ce:	3718      	adds	r7, #24
 800b5d0:	46bd      	mov	sp, r7
 800b5d2:	bd80      	pop	{r7, pc}

0800b5d4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800b5d4:	b580      	push	{r7, lr}
 800b5d6:	b08e      	sub	sp, #56	; 0x38
 800b5d8:	af04      	add	r7, sp, #16
 800b5da:	60f8      	str	r0, [r7, #12]
 800b5dc:	60b9      	str	r1, [r7, #8]
 800b5de:	607a      	str	r2, [r7, #4]
 800b5e0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800b5e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b5e4:	2b00      	cmp	r3, #0
 800b5e6:	d10a      	bne.n	800b5fe <xTaskCreateStatic+0x2a>
	__asm volatile
 800b5e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5ec:	f383 8811 	msr	BASEPRI, r3
 800b5f0:	f3bf 8f6f 	isb	sy
 800b5f4:	f3bf 8f4f 	dsb	sy
 800b5f8:	623b      	str	r3, [r7, #32]
}
 800b5fa:	bf00      	nop
 800b5fc:	e7fe      	b.n	800b5fc <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800b5fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b600:	2b00      	cmp	r3, #0
 800b602:	d10a      	bne.n	800b61a <xTaskCreateStatic+0x46>
	__asm volatile
 800b604:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b608:	f383 8811 	msr	BASEPRI, r3
 800b60c:	f3bf 8f6f 	isb	sy
 800b610:	f3bf 8f4f 	dsb	sy
 800b614:	61fb      	str	r3, [r7, #28]
}
 800b616:	bf00      	nop
 800b618:	e7fe      	b.n	800b618 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800b61a:	236c      	movs	r3, #108	; 0x6c
 800b61c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800b61e:	693b      	ldr	r3, [r7, #16]
 800b620:	2b6c      	cmp	r3, #108	; 0x6c
 800b622:	d00a      	beq.n	800b63a <xTaskCreateStatic+0x66>
	__asm volatile
 800b624:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b628:	f383 8811 	msr	BASEPRI, r3
 800b62c:	f3bf 8f6f 	isb	sy
 800b630:	f3bf 8f4f 	dsb	sy
 800b634:	61bb      	str	r3, [r7, #24]
}
 800b636:	bf00      	nop
 800b638:	e7fe      	b.n	800b638 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800b63a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800b63c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b63e:	2b00      	cmp	r3, #0
 800b640:	d01e      	beq.n	800b680 <xTaskCreateStatic+0xac>
 800b642:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b644:	2b00      	cmp	r3, #0
 800b646:	d01b      	beq.n	800b680 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b648:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b64a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800b64c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b64e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b650:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800b652:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b654:	2202      	movs	r2, #2
 800b656:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800b65a:	2300      	movs	r3, #0
 800b65c:	9303      	str	r3, [sp, #12]
 800b65e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b660:	9302      	str	r3, [sp, #8]
 800b662:	f107 0314 	add.w	r3, r7, #20
 800b666:	9301      	str	r3, [sp, #4]
 800b668:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b66a:	9300      	str	r3, [sp, #0]
 800b66c:	683b      	ldr	r3, [r7, #0]
 800b66e:	687a      	ldr	r2, [r7, #4]
 800b670:	68b9      	ldr	r1, [r7, #8]
 800b672:	68f8      	ldr	r0, [r7, #12]
 800b674:	f000 f850 	bl	800b718 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b678:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800b67a:	f000 f8dd 	bl	800b838 <prvAddNewTaskToReadyList>
 800b67e:	e001      	b.n	800b684 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800b680:	2300      	movs	r3, #0
 800b682:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800b684:	697b      	ldr	r3, [r7, #20]
	}
 800b686:	4618      	mov	r0, r3
 800b688:	3728      	adds	r7, #40	; 0x28
 800b68a:	46bd      	mov	sp, r7
 800b68c:	bd80      	pop	{r7, pc}

0800b68e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800b68e:	b580      	push	{r7, lr}
 800b690:	b08c      	sub	sp, #48	; 0x30
 800b692:	af04      	add	r7, sp, #16
 800b694:	60f8      	str	r0, [r7, #12]
 800b696:	60b9      	str	r1, [r7, #8]
 800b698:	603b      	str	r3, [r7, #0]
 800b69a:	4613      	mov	r3, r2
 800b69c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800b69e:	88fb      	ldrh	r3, [r7, #6]
 800b6a0:	009b      	lsls	r3, r3, #2
 800b6a2:	4618      	mov	r0, r3
 800b6a4:	f001 fd38 	bl	800d118 <pvPortMalloc>
 800b6a8:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800b6aa:	697b      	ldr	r3, [r7, #20]
 800b6ac:	2b00      	cmp	r3, #0
 800b6ae:	d00e      	beq.n	800b6ce <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800b6b0:	206c      	movs	r0, #108	; 0x6c
 800b6b2:	f001 fd31 	bl	800d118 <pvPortMalloc>
 800b6b6:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800b6b8:	69fb      	ldr	r3, [r7, #28]
 800b6ba:	2b00      	cmp	r3, #0
 800b6bc:	d003      	beq.n	800b6c6 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800b6be:	69fb      	ldr	r3, [r7, #28]
 800b6c0:	697a      	ldr	r2, [r7, #20]
 800b6c2:	631a      	str	r2, [r3, #48]	; 0x30
 800b6c4:	e005      	b.n	800b6d2 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800b6c6:	6978      	ldr	r0, [r7, #20]
 800b6c8:	f001 fdf2 	bl	800d2b0 <vPortFree>
 800b6cc:	e001      	b.n	800b6d2 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800b6ce:	2300      	movs	r3, #0
 800b6d0:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800b6d2:	69fb      	ldr	r3, [r7, #28]
 800b6d4:	2b00      	cmp	r3, #0
 800b6d6:	d017      	beq.n	800b708 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800b6d8:	69fb      	ldr	r3, [r7, #28]
 800b6da:	2200      	movs	r2, #0
 800b6dc:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800b6e0:	88fa      	ldrh	r2, [r7, #6]
 800b6e2:	2300      	movs	r3, #0
 800b6e4:	9303      	str	r3, [sp, #12]
 800b6e6:	69fb      	ldr	r3, [r7, #28]
 800b6e8:	9302      	str	r3, [sp, #8]
 800b6ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b6ec:	9301      	str	r3, [sp, #4]
 800b6ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b6f0:	9300      	str	r3, [sp, #0]
 800b6f2:	683b      	ldr	r3, [r7, #0]
 800b6f4:	68b9      	ldr	r1, [r7, #8]
 800b6f6:	68f8      	ldr	r0, [r7, #12]
 800b6f8:	f000 f80e 	bl	800b718 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b6fc:	69f8      	ldr	r0, [r7, #28]
 800b6fe:	f000 f89b 	bl	800b838 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800b702:	2301      	movs	r3, #1
 800b704:	61bb      	str	r3, [r7, #24]
 800b706:	e002      	b.n	800b70e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800b708:	f04f 33ff 	mov.w	r3, #4294967295
 800b70c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800b70e:	69bb      	ldr	r3, [r7, #24]
	}
 800b710:	4618      	mov	r0, r3
 800b712:	3720      	adds	r7, #32
 800b714:	46bd      	mov	sp, r7
 800b716:	bd80      	pop	{r7, pc}

0800b718 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800b718:	b580      	push	{r7, lr}
 800b71a:	b088      	sub	sp, #32
 800b71c:	af00      	add	r7, sp, #0
 800b71e:	60f8      	str	r0, [r7, #12]
 800b720:	60b9      	str	r1, [r7, #8]
 800b722:	607a      	str	r2, [r7, #4]
 800b724:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800b726:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b728:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	009b      	lsls	r3, r3, #2
 800b72e:	461a      	mov	r2, r3
 800b730:	21a5      	movs	r1, #165	; 0xa5
 800b732:	f002 fc2b 	bl	800df8c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800b736:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b738:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800b740:	3b01      	subs	r3, #1
 800b742:	009b      	lsls	r3, r3, #2
 800b744:	4413      	add	r3, r2
 800b746:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800b748:	69bb      	ldr	r3, [r7, #24]
 800b74a:	f023 0307 	bic.w	r3, r3, #7
 800b74e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800b750:	69bb      	ldr	r3, [r7, #24]
 800b752:	f003 0307 	and.w	r3, r3, #7
 800b756:	2b00      	cmp	r3, #0
 800b758:	d00a      	beq.n	800b770 <prvInitialiseNewTask+0x58>
	__asm volatile
 800b75a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b75e:	f383 8811 	msr	BASEPRI, r3
 800b762:	f3bf 8f6f 	isb	sy
 800b766:	f3bf 8f4f 	dsb	sy
 800b76a:	617b      	str	r3, [r7, #20]
}
 800b76c:	bf00      	nop
 800b76e:	e7fe      	b.n	800b76e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800b770:	68bb      	ldr	r3, [r7, #8]
 800b772:	2b00      	cmp	r3, #0
 800b774:	d01f      	beq.n	800b7b6 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b776:	2300      	movs	r3, #0
 800b778:	61fb      	str	r3, [r7, #28]
 800b77a:	e012      	b.n	800b7a2 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800b77c:	68ba      	ldr	r2, [r7, #8]
 800b77e:	69fb      	ldr	r3, [r7, #28]
 800b780:	4413      	add	r3, r2
 800b782:	7819      	ldrb	r1, [r3, #0]
 800b784:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b786:	69fb      	ldr	r3, [r7, #28]
 800b788:	4413      	add	r3, r2
 800b78a:	3334      	adds	r3, #52	; 0x34
 800b78c:	460a      	mov	r2, r1
 800b78e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800b790:	68ba      	ldr	r2, [r7, #8]
 800b792:	69fb      	ldr	r3, [r7, #28]
 800b794:	4413      	add	r3, r2
 800b796:	781b      	ldrb	r3, [r3, #0]
 800b798:	2b00      	cmp	r3, #0
 800b79a:	d006      	beq.n	800b7aa <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b79c:	69fb      	ldr	r3, [r7, #28]
 800b79e:	3301      	adds	r3, #1
 800b7a0:	61fb      	str	r3, [r7, #28]
 800b7a2:	69fb      	ldr	r3, [r7, #28]
 800b7a4:	2b1d      	cmp	r3, #29
 800b7a6:	d9e9      	bls.n	800b77c <prvInitialiseNewTask+0x64>
 800b7a8:	e000      	b.n	800b7ac <prvInitialiseNewTask+0x94>
			{
				break;
 800b7aa:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800b7ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b7ae:	2200      	movs	r2, #0
 800b7b0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
 800b7b4:	e003      	b.n	800b7be <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800b7b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b7b8:	2200      	movs	r2, #0
 800b7ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800b7be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b7c0:	2b37      	cmp	r3, #55	; 0x37
 800b7c2:	d901      	bls.n	800b7c8 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800b7c4:	2337      	movs	r3, #55	; 0x37
 800b7c6:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800b7c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b7ca:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b7cc:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800b7ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b7d0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b7d2:	65da      	str	r2, [r3, #92]	; 0x5c
		pxNewTCB->uxMutexesHeld = 0;
 800b7d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b7d6:	2200      	movs	r2, #0
 800b7d8:	661a      	str	r2, [r3, #96]	; 0x60
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800b7da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b7dc:	3304      	adds	r3, #4
 800b7de:	4618      	mov	r0, r3
 800b7e0:	f7ff f93e 	bl	800aa60 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800b7e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b7e6:	3318      	adds	r3, #24
 800b7e8:	4618      	mov	r0, r3
 800b7ea:	f7ff f939 	bl	800aa60 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800b7ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b7f0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b7f2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b7f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b7f6:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800b7fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b7fc:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800b7fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b800:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b802:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800b804:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b806:	2200      	movs	r2, #0
 800b808:	665a      	str	r2, [r3, #100]	; 0x64
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b80a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b80c:	2200      	movs	r2, #0
 800b80e:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800b812:	683a      	ldr	r2, [r7, #0]
 800b814:	68f9      	ldr	r1, [r7, #12]
 800b816:	69b8      	ldr	r0, [r7, #24]
 800b818:	f001 fa2e 	bl	800cc78 <pxPortInitialiseStack>
 800b81c:	4602      	mov	r2, r0
 800b81e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b820:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800b822:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b824:	2b00      	cmp	r3, #0
 800b826:	d002      	beq.n	800b82e <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800b828:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b82a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b82c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b82e:	bf00      	nop
 800b830:	3720      	adds	r7, #32
 800b832:	46bd      	mov	sp, r7
 800b834:	bd80      	pop	{r7, pc}
	...

0800b838 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800b838:	b580      	push	{r7, lr}
 800b83a:	b082      	sub	sp, #8
 800b83c:	af00      	add	r7, sp, #0
 800b83e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800b840:	f001 fb48 	bl	800ced4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800b844:	4b2d      	ldr	r3, [pc, #180]	; (800b8fc <prvAddNewTaskToReadyList+0xc4>)
 800b846:	681b      	ldr	r3, [r3, #0]
 800b848:	3301      	adds	r3, #1
 800b84a:	4a2c      	ldr	r2, [pc, #176]	; (800b8fc <prvAddNewTaskToReadyList+0xc4>)
 800b84c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800b84e:	4b2c      	ldr	r3, [pc, #176]	; (800b900 <prvAddNewTaskToReadyList+0xc8>)
 800b850:	681b      	ldr	r3, [r3, #0]
 800b852:	2b00      	cmp	r3, #0
 800b854:	d109      	bne.n	800b86a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800b856:	4a2a      	ldr	r2, [pc, #168]	; (800b900 <prvAddNewTaskToReadyList+0xc8>)
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800b85c:	4b27      	ldr	r3, [pc, #156]	; (800b8fc <prvAddNewTaskToReadyList+0xc4>)
 800b85e:	681b      	ldr	r3, [r3, #0]
 800b860:	2b01      	cmp	r3, #1
 800b862:	d110      	bne.n	800b886 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800b864:	f000 fd1c 	bl	800c2a0 <prvInitialiseTaskLists>
 800b868:	e00d      	b.n	800b886 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800b86a:	4b26      	ldr	r3, [pc, #152]	; (800b904 <prvAddNewTaskToReadyList+0xcc>)
 800b86c:	681b      	ldr	r3, [r3, #0]
 800b86e:	2b00      	cmp	r3, #0
 800b870:	d109      	bne.n	800b886 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800b872:	4b23      	ldr	r3, [pc, #140]	; (800b900 <prvAddNewTaskToReadyList+0xc8>)
 800b874:	681b      	ldr	r3, [r3, #0]
 800b876:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b878:	687b      	ldr	r3, [r7, #4]
 800b87a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b87c:	429a      	cmp	r2, r3
 800b87e:	d802      	bhi.n	800b886 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800b880:	4a1f      	ldr	r2, [pc, #124]	; (800b900 <prvAddNewTaskToReadyList+0xc8>)
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800b886:	4b20      	ldr	r3, [pc, #128]	; (800b908 <prvAddNewTaskToReadyList+0xd0>)
 800b888:	681b      	ldr	r3, [r3, #0]
 800b88a:	3301      	adds	r3, #1
 800b88c:	4a1e      	ldr	r2, [pc, #120]	; (800b908 <prvAddNewTaskToReadyList+0xd0>)
 800b88e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800b890:	4b1d      	ldr	r3, [pc, #116]	; (800b908 <prvAddNewTaskToReadyList+0xd0>)
 800b892:	681a      	ldr	r2, [r3, #0]
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	655a      	str	r2, [r3, #84]	; 0x54
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800b898:	687b      	ldr	r3, [r7, #4]
 800b89a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b89c:	4b1b      	ldr	r3, [pc, #108]	; (800b90c <prvAddNewTaskToReadyList+0xd4>)
 800b89e:	681b      	ldr	r3, [r3, #0]
 800b8a0:	429a      	cmp	r2, r3
 800b8a2:	d903      	bls.n	800b8ac <prvAddNewTaskToReadyList+0x74>
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b8a8:	4a18      	ldr	r2, [pc, #96]	; (800b90c <prvAddNewTaskToReadyList+0xd4>)
 800b8aa:	6013      	str	r3, [r2, #0]
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b8b0:	4613      	mov	r3, r2
 800b8b2:	009b      	lsls	r3, r3, #2
 800b8b4:	4413      	add	r3, r2
 800b8b6:	009b      	lsls	r3, r3, #2
 800b8b8:	4a15      	ldr	r2, [pc, #84]	; (800b910 <prvAddNewTaskToReadyList+0xd8>)
 800b8ba:	441a      	add	r2, r3
 800b8bc:	687b      	ldr	r3, [r7, #4]
 800b8be:	3304      	adds	r3, #4
 800b8c0:	4619      	mov	r1, r3
 800b8c2:	4610      	mov	r0, r2
 800b8c4:	f7ff f8d9 	bl	800aa7a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800b8c8:	f001 fb34 	bl	800cf34 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800b8cc:	4b0d      	ldr	r3, [pc, #52]	; (800b904 <prvAddNewTaskToReadyList+0xcc>)
 800b8ce:	681b      	ldr	r3, [r3, #0]
 800b8d0:	2b00      	cmp	r3, #0
 800b8d2:	d00e      	beq.n	800b8f2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800b8d4:	4b0a      	ldr	r3, [pc, #40]	; (800b900 <prvAddNewTaskToReadyList+0xc8>)
 800b8d6:	681b      	ldr	r3, [r3, #0]
 800b8d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b8de:	429a      	cmp	r2, r3
 800b8e0:	d207      	bcs.n	800b8f2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800b8e2:	4b0c      	ldr	r3, [pc, #48]	; (800b914 <prvAddNewTaskToReadyList+0xdc>)
 800b8e4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b8e8:	601a      	str	r2, [r3, #0]
 800b8ea:	f3bf 8f4f 	dsb	sy
 800b8ee:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b8f2:	bf00      	nop
 800b8f4:	3708      	adds	r7, #8
 800b8f6:	46bd      	mov	sp, r7
 800b8f8:	bd80      	pop	{r7, pc}
 800b8fa:	bf00      	nop
 800b8fc:	20001a4c 	.word	0x20001a4c
 800b900:	20001578 	.word	0x20001578
 800b904:	20001a58 	.word	0x20001a58
 800b908:	20001a68 	.word	0x20001a68
 800b90c:	20001a54 	.word	0x20001a54
 800b910:	2000157c 	.word	0x2000157c
 800b914:	e000ed04 	.word	0xe000ed04

0800b918 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800b918:	b580      	push	{r7, lr}
 800b91a:	b084      	sub	sp, #16
 800b91c:	af00      	add	r7, sp, #0
 800b91e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800b920:	2300      	movs	r3, #0
 800b922:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	2b00      	cmp	r3, #0
 800b928:	d017      	beq.n	800b95a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800b92a:	4b13      	ldr	r3, [pc, #76]	; (800b978 <vTaskDelay+0x60>)
 800b92c:	681b      	ldr	r3, [r3, #0]
 800b92e:	2b00      	cmp	r3, #0
 800b930:	d00a      	beq.n	800b948 <vTaskDelay+0x30>
	__asm volatile
 800b932:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b936:	f383 8811 	msr	BASEPRI, r3
 800b93a:	f3bf 8f6f 	isb	sy
 800b93e:	f3bf 8f4f 	dsb	sy
 800b942:	60bb      	str	r3, [r7, #8]
}
 800b944:	bf00      	nop
 800b946:	e7fe      	b.n	800b946 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800b948:	f000 f986 	bl	800bc58 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800b94c:	2100      	movs	r1, #0
 800b94e:	6878      	ldr	r0, [r7, #4]
 800b950:	f000 fdf0 	bl	800c534 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800b954:	f000 f98e 	bl	800bc74 <xTaskResumeAll>
 800b958:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800b95a:	68fb      	ldr	r3, [r7, #12]
 800b95c:	2b00      	cmp	r3, #0
 800b95e:	d107      	bne.n	800b970 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800b960:	4b06      	ldr	r3, [pc, #24]	; (800b97c <vTaskDelay+0x64>)
 800b962:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b966:	601a      	str	r2, [r3, #0]
 800b968:	f3bf 8f4f 	dsb	sy
 800b96c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b970:	bf00      	nop
 800b972:	3710      	adds	r7, #16
 800b974:	46bd      	mov	sp, r7
 800b976:	bd80      	pop	{r7, pc}
 800b978:	20001a74 	.word	0x20001a74
 800b97c:	e000ed04 	.word	0xe000ed04

0800b980 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 800b980:	b580      	push	{r7, lr}
 800b982:	b084      	sub	sp, #16
 800b984:	af00      	add	r7, sp, #0
 800b986:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800b988:	f001 faa4 	bl	800ced4 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	2b00      	cmp	r3, #0
 800b990:	d102      	bne.n	800b998 <vTaskSuspend+0x18>
 800b992:	4b30      	ldr	r3, [pc, #192]	; (800ba54 <vTaskSuspend+0xd4>)
 800b994:	681b      	ldr	r3, [r3, #0]
 800b996:	e000      	b.n	800b99a <vTaskSuspend+0x1a>
 800b998:	687b      	ldr	r3, [r7, #4]
 800b99a:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b99c:	68fb      	ldr	r3, [r7, #12]
 800b99e:	3304      	adds	r3, #4
 800b9a0:	4618      	mov	r0, r3
 800b9a2:	f7ff f8c7 	bl	800ab34 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800b9a6:	68fb      	ldr	r3, [r7, #12]
 800b9a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b9aa:	2b00      	cmp	r3, #0
 800b9ac:	d004      	beq.n	800b9b8 <vTaskSuspend+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b9ae:	68fb      	ldr	r3, [r7, #12]
 800b9b0:	3318      	adds	r3, #24
 800b9b2:	4618      	mov	r0, r3
 800b9b4:	f7ff f8be 	bl	800ab34 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 800b9b8:	68fb      	ldr	r3, [r7, #12]
 800b9ba:	3304      	adds	r3, #4
 800b9bc:	4619      	mov	r1, r3
 800b9be:	4826      	ldr	r0, [pc, #152]	; (800ba58 <vTaskSuspend+0xd8>)
 800b9c0:	f7ff f85b 	bl	800aa7a <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 800b9c4:	68fb      	ldr	r3, [r7, #12]
 800b9c6:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 800b9ca:	b2db      	uxtb	r3, r3
 800b9cc:	2b01      	cmp	r3, #1
 800b9ce:	d103      	bne.n	800b9d8 <vTaskSuspend+0x58>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b9d0:	68fb      	ldr	r3, [r7, #12]
 800b9d2:	2200      	movs	r2, #0
 800b9d4:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 800b9d8:	f001 faac 	bl	800cf34 <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 800b9dc:	4b1f      	ldr	r3, [pc, #124]	; (800ba5c <vTaskSuspend+0xdc>)
 800b9de:	681b      	ldr	r3, [r3, #0]
 800b9e0:	2b00      	cmp	r3, #0
 800b9e2:	d005      	beq.n	800b9f0 <vTaskSuspend+0x70>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 800b9e4:	f001 fa76 	bl	800ced4 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 800b9e8:	f000 fcf8 	bl	800c3dc <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 800b9ec:	f001 faa2 	bl	800cf34 <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 800b9f0:	4b18      	ldr	r3, [pc, #96]	; (800ba54 <vTaskSuspend+0xd4>)
 800b9f2:	681b      	ldr	r3, [r3, #0]
 800b9f4:	68fa      	ldr	r2, [r7, #12]
 800b9f6:	429a      	cmp	r2, r3
 800b9f8:	d127      	bne.n	800ba4a <vTaskSuspend+0xca>
		{
			if( xSchedulerRunning != pdFALSE )
 800b9fa:	4b18      	ldr	r3, [pc, #96]	; (800ba5c <vTaskSuspend+0xdc>)
 800b9fc:	681b      	ldr	r3, [r3, #0]
 800b9fe:	2b00      	cmp	r3, #0
 800ba00:	d017      	beq.n	800ba32 <vTaskSuspend+0xb2>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 800ba02:	4b17      	ldr	r3, [pc, #92]	; (800ba60 <vTaskSuspend+0xe0>)
 800ba04:	681b      	ldr	r3, [r3, #0]
 800ba06:	2b00      	cmp	r3, #0
 800ba08:	d00a      	beq.n	800ba20 <vTaskSuspend+0xa0>
	__asm volatile
 800ba0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba0e:	f383 8811 	msr	BASEPRI, r3
 800ba12:	f3bf 8f6f 	isb	sy
 800ba16:	f3bf 8f4f 	dsb	sy
 800ba1a:	60bb      	str	r3, [r7, #8]
}
 800ba1c:	bf00      	nop
 800ba1e:	e7fe      	b.n	800ba1e <vTaskSuspend+0x9e>
				portYIELD_WITHIN_API();
 800ba20:	4b10      	ldr	r3, [pc, #64]	; (800ba64 <vTaskSuspend+0xe4>)
 800ba22:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ba26:	601a      	str	r2, [r3, #0]
 800ba28:	f3bf 8f4f 	dsb	sy
 800ba2c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800ba30:	e00b      	b.n	800ba4a <vTaskSuspend+0xca>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 800ba32:	4b09      	ldr	r3, [pc, #36]	; (800ba58 <vTaskSuspend+0xd8>)
 800ba34:	681a      	ldr	r2, [r3, #0]
 800ba36:	4b0c      	ldr	r3, [pc, #48]	; (800ba68 <vTaskSuspend+0xe8>)
 800ba38:	681b      	ldr	r3, [r3, #0]
 800ba3a:	429a      	cmp	r2, r3
 800ba3c:	d103      	bne.n	800ba46 <vTaskSuspend+0xc6>
					pxCurrentTCB = NULL;
 800ba3e:	4b05      	ldr	r3, [pc, #20]	; (800ba54 <vTaskSuspend+0xd4>)
 800ba40:	2200      	movs	r2, #0
 800ba42:	601a      	str	r2, [r3, #0]
	}
 800ba44:	e001      	b.n	800ba4a <vTaskSuspend+0xca>
					vTaskSwitchContext();
 800ba46:	f000 fa7d 	bl	800bf44 <vTaskSwitchContext>
	}
 800ba4a:	bf00      	nop
 800ba4c:	3710      	adds	r7, #16
 800ba4e:	46bd      	mov	sp, r7
 800ba50:	bd80      	pop	{r7, pc}
 800ba52:	bf00      	nop
 800ba54:	20001578 	.word	0x20001578
 800ba58:	20001a38 	.word	0x20001a38
 800ba5c:	20001a58 	.word	0x20001a58
 800ba60:	20001a74 	.word	0x20001a74
 800ba64:	e000ed04 	.word	0xe000ed04
 800ba68:	20001a4c 	.word	0x20001a4c

0800ba6c <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 800ba6c:	b480      	push	{r7}
 800ba6e:	b087      	sub	sp, #28
 800ba70:	af00      	add	r7, sp, #0
 800ba72:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 800ba74:	2300      	movs	r3, #0
 800ba76:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = xTask;
 800ba78:	687b      	ldr	r3, [r7, #4]
 800ba7a:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 800ba7c:	687b      	ldr	r3, [r7, #4]
 800ba7e:	2b00      	cmp	r3, #0
 800ba80:	d10a      	bne.n	800ba98 <prvTaskIsTaskSuspended+0x2c>
	__asm volatile
 800ba82:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba86:	f383 8811 	msr	BASEPRI, r3
 800ba8a:	f3bf 8f6f 	isb	sy
 800ba8e:	f3bf 8f4f 	dsb	sy
 800ba92:	60fb      	str	r3, [r7, #12]
}
 800ba94:	bf00      	nop
 800ba96:	e7fe      	b.n	800ba96 <prvTaskIsTaskSuspended+0x2a>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 800ba98:	693b      	ldr	r3, [r7, #16]
 800ba9a:	695b      	ldr	r3, [r3, #20]
 800ba9c:	4a0a      	ldr	r2, [pc, #40]	; (800bac8 <prvTaskIsTaskSuspended+0x5c>)
 800ba9e:	4293      	cmp	r3, r2
 800baa0:	d10a      	bne.n	800bab8 <prvTaskIsTaskSuspended+0x4c>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 800baa2:	693b      	ldr	r3, [r7, #16]
 800baa4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800baa6:	4a09      	ldr	r2, [pc, #36]	; (800bacc <prvTaskIsTaskSuspended+0x60>)
 800baa8:	4293      	cmp	r3, r2
 800baaa:	d005      	beq.n	800bab8 <prvTaskIsTaskSuspended+0x4c>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 800baac:	693b      	ldr	r3, [r7, #16]
 800baae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bab0:	2b00      	cmp	r3, #0
 800bab2:	d101      	bne.n	800bab8 <prvTaskIsTaskSuspended+0x4c>
				{
					xReturn = pdTRUE;
 800bab4:	2301      	movs	r3, #1
 800bab6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800bab8:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 800baba:	4618      	mov	r0, r3
 800babc:	371c      	adds	r7, #28
 800babe:	46bd      	mov	sp, r7
 800bac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bac4:	4770      	bx	lr
 800bac6:	bf00      	nop
 800bac8:	20001a38 	.word	0x20001a38
 800bacc:	20001a0c 	.word	0x20001a0c

0800bad0 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 800bad0:	b580      	push	{r7, lr}
 800bad2:	b084      	sub	sp, #16
 800bad4:	af00      	add	r7, sp, #0
 800bad6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = xTaskToResume;
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 800badc:	687b      	ldr	r3, [r7, #4]
 800bade:	2b00      	cmp	r3, #0
 800bae0:	d10a      	bne.n	800baf8 <vTaskResume+0x28>
	__asm volatile
 800bae2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bae6:	f383 8811 	msr	BASEPRI, r3
 800baea:	f3bf 8f6f 	isb	sy
 800baee:	f3bf 8f4f 	dsb	sy
 800baf2:	60bb      	str	r3, [r7, #8]
}
 800baf4:	bf00      	nop
 800baf6:	e7fe      	b.n	800baf6 <vTaskResume+0x26>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 800baf8:	4b20      	ldr	r3, [pc, #128]	; (800bb7c <vTaskResume+0xac>)
 800bafa:	681b      	ldr	r3, [r3, #0]
 800bafc:	68fa      	ldr	r2, [r7, #12]
 800bafe:	429a      	cmp	r2, r3
 800bb00:	d038      	beq.n	800bb74 <vTaskResume+0xa4>
 800bb02:	68fb      	ldr	r3, [r7, #12]
 800bb04:	2b00      	cmp	r3, #0
 800bb06:	d035      	beq.n	800bb74 <vTaskResume+0xa4>
		{
			taskENTER_CRITICAL();
 800bb08:	f001 f9e4 	bl	800ced4 <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 800bb0c:	68f8      	ldr	r0, [r7, #12]
 800bb0e:	f7ff ffad 	bl	800ba6c <prvTaskIsTaskSuspended>
 800bb12:	4603      	mov	r3, r0
 800bb14:	2b00      	cmp	r3, #0
 800bb16:	d02b      	beq.n	800bb70 <vTaskResume+0xa0>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 800bb18:	68fb      	ldr	r3, [r7, #12]
 800bb1a:	3304      	adds	r3, #4
 800bb1c:	4618      	mov	r0, r3
 800bb1e:	f7ff f809 	bl	800ab34 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800bb22:	68fb      	ldr	r3, [r7, #12]
 800bb24:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bb26:	4b16      	ldr	r3, [pc, #88]	; (800bb80 <vTaskResume+0xb0>)
 800bb28:	681b      	ldr	r3, [r3, #0]
 800bb2a:	429a      	cmp	r2, r3
 800bb2c:	d903      	bls.n	800bb36 <vTaskResume+0x66>
 800bb2e:	68fb      	ldr	r3, [r7, #12]
 800bb30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bb32:	4a13      	ldr	r2, [pc, #76]	; (800bb80 <vTaskResume+0xb0>)
 800bb34:	6013      	str	r3, [r2, #0]
 800bb36:	68fb      	ldr	r3, [r7, #12]
 800bb38:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bb3a:	4613      	mov	r3, r2
 800bb3c:	009b      	lsls	r3, r3, #2
 800bb3e:	4413      	add	r3, r2
 800bb40:	009b      	lsls	r3, r3, #2
 800bb42:	4a10      	ldr	r2, [pc, #64]	; (800bb84 <vTaskResume+0xb4>)
 800bb44:	441a      	add	r2, r3
 800bb46:	68fb      	ldr	r3, [r7, #12]
 800bb48:	3304      	adds	r3, #4
 800bb4a:	4619      	mov	r1, r3
 800bb4c:	4610      	mov	r0, r2
 800bb4e:	f7fe ff94 	bl	800aa7a <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800bb52:	68fb      	ldr	r3, [r7, #12]
 800bb54:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bb56:	4b09      	ldr	r3, [pc, #36]	; (800bb7c <vTaskResume+0xac>)
 800bb58:	681b      	ldr	r3, [r3, #0]
 800bb5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bb5c:	429a      	cmp	r2, r3
 800bb5e:	d307      	bcc.n	800bb70 <vTaskResume+0xa0>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 800bb60:	4b09      	ldr	r3, [pc, #36]	; (800bb88 <vTaskResume+0xb8>)
 800bb62:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bb66:	601a      	str	r2, [r3, #0]
 800bb68:	f3bf 8f4f 	dsb	sy
 800bb6c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 800bb70:	f001 f9e0 	bl	800cf34 <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800bb74:	bf00      	nop
 800bb76:	3710      	adds	r7, #16
 800bb78:	46bd      	mov	sp, r7
 800bb7a:	bd80      	pop	{r7, pc}
 800bb7c:	20001578 	.word	0x20001578
 800bb80:	20001a54 	.word	0x20001a54
 800bb84:	2000157c 	.word	0x2000157c
 800bb88:	e000ed04 	.word	0xe000ed04

0800bb8c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800bb8c:	b580      	push	{r7, lr}
 800bb8e:	b08a      	sub	sp, #40	; 0x28
 800bb90:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800bb92:	2300      	movs	r3, #0
 800bb94:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800bb96:	2300      	movs	r3, #0
 800bb98:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800bb9a:	463a      	mov	r2, r7
 800bb9c:	1d39      	adds	r1, r7, #4
 800bb9e:	f107 0308 	add.w	r3, r7, #8
 800bba2:	4618      	mov	r0, r3
 800bba4:	f7fe ff08 	bl	800a9b8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800bba8:	6839      	ldr	r1, [r7, #0]
 800bbaa:	687b      	ldr	r3, [r7, #4]
 800bbac:	68ba      	ldr	r2, [r7, #8]
 800bbae:	9202      	str	r2, [sp, #8]
 800bbb0:	9301      	str	r3, [sp, #4]
 800bbb2:	2300      	movs	r3, #0
 800bbb4:	9300      	str	r3, [sp, #0]
 800bbb6:	2300      	movs	r3, #0
 800bbb8:	460a      	mov	r2, r1
 800bbba:	4921      	ldr	r1, [pc, #132]	; (800bc40 <vTaskStartScheduler+0xb4>)
 800bbbc:	4821      	ldr	r0, [pc, #132]	; (800bc44 <vTaskStartScheduler+0xb8>)
 800bbbe:	f7ff fd09 	bl	800b5d4 <xTaskCreateStatic>
 800bbc2:	4603      	mov	r3, r0
 800bbc4:	4a20      	ldr	r2, [pc, #128]	; (800bc48 <vTaskStartScheduler+0xbc>)
 800bbc6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800bbc8:	4b1f      	ldr	r3, [pc, #124]	; (800bc48 <vTaskStartScheduler+0xbc>)
 800bbca:	681b      	ldr	r3, [r3, #0]
 800bbcc:	2b00      	cmp	r3, #0
 800bbce:	d002      	beq.n	800bbd6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800bbd0:	2301      	movs	r3, #1
 800bbd2:	617b      	str	r3, [r7, #20]
 800bbd4:	e001      	b.n	800bbda <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800bbd6:	2300      	movs	r3, #0
 800bbd8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800bbda:	697b      	ldr	r3, [r7, #20]
 800bbdc:	2b01      	cmp	r3, #1
 800bbde:	d102      	bne.n	800bbe6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800bbe0:	f000 fcfc 	bl	800c5dc <xTimerCreateTimerTask>
 800bbe4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800bbe6:	697b      	ldr	r3, [r7, #20]
 800bbe8:	2b01      	cmp	r3, #1
 800bbea:	d116      	bne.n	800bc1a <vTaskStartScheduler+0x8e>
	__asm volatile
 800bbec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bbf0:	f383 8811 	msr	BASEPRI, r3
 800bbf4:	f3bf 8f6f 	isb	sy
 800bbf8:	f3bf 8f4f 	dsb	sy
 800bbfc:	613b      	str	r3, [r7, #16]
}
 800bbfe:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800bc00:	4b12      	ldr	r3, [pc, #72]	; (800bc4c <vTaskStartScheduler+0xc0>)
 800bc02:	f04f 32ff 	mov.w	r2, #4294967295
 800bc06:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800bc08:	4b11      	ldr	r3, [pc, #68]	; (800bc50 <vTaskStartScheduler+0xc4>)
 800bc0a:	2201      	movs	r2, #1
 800bc0c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800bc0e:	4b11      	ldr	r3, [pc, #68]	; (800bc54 <vTaskStartScheduler+0xc8>)
 800bc10:	2200      	movs	r2, #0
 800bc12:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800bc14:	f001 f8bc 	bl	800cd90 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800bc18:	e00e      	b.n	800bc38 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800bc1a:	697b      	ldr	r3, [r7, #20]
 800bc1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bc20:	d10a      	bne.n	800bc38 <vTaskStartScheduler+0xac>
	__asm volatile
 800bc22:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc26:	f383 8811 	msr	BASEPRI, r3
 800bc2a:	f3bf 8f6f 	isb	sy
 800bc2e:	f3bf 8f4f 	dsb	sy
 800bc32:	60fb      	str	r3, [r7, #12]
}
 800bc34:	bf00      	nop
 800bc36:	e7fe      	b.n	800bc36 <vTaskStartScheduler+0xaa>
}
 800bc38:	bf00      	nop
 800bc3a:	3718      	adds	r7, #24
 800bc3c:	46bd      	mov	sp, r7
 800bc3e:	bd80      	pop	{r7, pc}
 800bc40:	0800ebec 	.word	0x0800ebec
 800bc44:	0800c271 	.word	0x0800c271
 800bc48:	20001a70 	.word	0x20001a70
 800bc4c:	20001a6c 	.word	0x20001a6c
 800bc50:	20001a58 	.word	0x20001a58
 800bc54:	20001a50 	.word	0x20001a50

0800bc58 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800bc58:	b480      	push	{r7}
 800bc5a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800bc5c:	4b04      	ldr	r3, [pc, #16]	; (800bc70 <vTaskSuspendAll+0x18>)
 800bc5e:	681b      	ldr	r3, [r3, #0]
 800bc60:	3301      	adds	r3, #1
 800bc62:	4a03      	ldr	r2, [pc, #12]	; (800bc70 <vTaskSuspendAll+0x18>)
 800bc64:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800bc66:	bf00      	nop
 800bc68:	46bd      	mov	sp, r7
 800bc6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc6e:	4770      	bx	lr
 800bc70:	20001a74 	.word	0x20001a74

0800bc74 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800bc74:	b580      	push	{r7, lr}
 800bc76:	b084      	sub	sp, #16
 800bc78:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800bc7a:	2300      	movs	r3, #0
 800bc7c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800bc7e:	2300      	movs	r3, #0
 800bc80:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800bc82:	4b42      	ldr	r3, [pc, #264]	; (800bd8c <xTaskResumeAll+0x118>)
 800bc84:	681b      	ldr	r3, [r3, #0]
 800bc86:	2b00      	cmp	r3, #0
 800bc88:	d10a      	bne.n	800bca0 <xTaskResumeAll+0x2c>
	__asm volatile
 800bc8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc8e:	f383 8811 	msr	BASEPRI, r3
 800bc92:	f3bf 8f6f 	isb	sy
 800bc96:	f3bf 8f4f 	dsb	sy
 800bc9a:	603b      	str	r3, [r7, #0]
}
 800bc9c:	bf00      	nop
 800bc9e:	e7fe      	b.n	800bc9e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800bca0:	f001 f918 	bl	800ced4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800bca4:	4b39      	ldr	r3, [pc, #228]	; (800bd8c <xTaskResumeAll+0x118>)
 800bca6:	681b      	ldr	r3, [r3, #0]
 800bca8:	3b01      	subs	r3, #1
 800bcaa:	4a38      	ldr	r2, [pc, #224]	; (800bd8c <xTaskResumeAll+0x118>)
 800bcac:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bcae:	4b37      	ldr	r3, [pc, #220]	; (800bd8c <xTaskResumeAll+0x118>)
 800bcb0:	681b      	ldr	r3, [r3, #0]
 800bcb2:	2b00      	cmp	r3, #0
 800bcb4:	d162      	bne.n	800bd7c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800bcb6:	4b36      	ldr	r3, [pc, #216]	; (800bd90 <xTaskResumeAll+0x11c>)
 800bcb8:	681b      	ldr	r3, [r3, #0]
 800bcba:	2b00      	cmp	r3, #0
 800bcbc:	d05e      	beq.n	800bd7c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800bcbe:	e02f      	b.n	800bd20 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bcc0:	4b34      	ldr	r3, [pc, #208]	; (800bd94 <xTaskResumeAll+0x120>)
 800bcc2:	68db      	ldr	r3, [r3, #12]
 800bcc4:	68db      	ldr	r3, [r3, #12]
 800bcc6:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800bcc8:	68fb      	ldr	r3, [r7, #12]
 800bcca:	3318      	adds	r3, #24
 800bccc:	4618      	mov	r0, r3
 800bcce:	f7fe ff31 	bl	800ab34 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bcd2:	68fb      	ldr	r3, [r7, #12]
 800bcd4:	3304      	adds	r3, #4
 800bcd6:	4618      	mov	r0, r3
 800bcd8:	f7fe ff2c 	bl	800ab34 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800bcdc:	68fb      	ldr	r3, [r7, #12]
 800bcde:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bce0:	4b2d      	ldr	r3, [pc, #180]	; (800bd98 <xTaskResumeAll+0x124>)
 800bce2:	681b      	ldr	r3, [r3, #0]
 800bce4:	429a      	cmp	r2, r3
 800bce6:	d903      	bls.n	800bcf0 <xTaskResumeAll+0x7c>
 800bce8:	68fb      	ldr	r3, [r7, #12]
 800bcea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bcec:	4a2a      	ldr	r2, [pc, #168]	; (800bd98 <xTaskResumeAll+0x124>)
 800bcee:	6013      	str	r3, [r2, #0]
 800bcf0:	68fb      	ldr	r3, [r7, #12]
 800bcf2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bcf4:	4613      	mov	r3, r2
 800bcf6:	009b      	lsls	r3, r3, #2
 800bcf8:	4413      	add	r3, r2
 800bcfa:	009b      	lsls	r3, r3, #2
 800bcfc:	4a27      	ldr	r2, [pc, #156]	; (800bd9c <xTaskResumeAll+0x128>)
 800bcfe:	441a      	add	r2, r3
 800bd00:	68fb      	ldr	r3, [r7, #12]
 800bd02:	3304      	adds	r3, #4
 800bd04:	4619      	mov	r1, r3
 800bd06:	4610      	mov	r0, r2
 800bd08:	f7fe feb7 	bl	800aa7a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800bd0c:	68fb      	ldr	r3, [r7, #12]
 800bd0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bd10:	4b23      	ldr	r3, [pc, #140]	; (800bda0 <xTaskResumeAll+0x12c>)
 800bd12:	681b      	ldr	r3, [r3, #0]
 800bd14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bd16:	429a      	cmp	r2, r3
 800bd18:	d302      	bcc.n	800bd20 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800bd1a:	4b22      	ldr	r3, [pc, #136]	; (800bda4 <xTaskResumeAll+0x130>)
 800bd1c:	2201      	movs	r2, #1
 800bd1e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800bd20:	4b1c      	ldr	r3, [pc, #112]	; (800bd94 <xTaskResumeAll+0x120>)
 800bd22:	681b      	ldr	r3, [r3, #0]
 800bd24:	2b00      	cmp	r3, #0
 800bd26:	d1cb      	bne.n	800bcc0 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800bd28:	68fb      	ldr	r3, [r7, #12]
 800bd2a:	2b00      	cmp	r3, #0
 800bd2c:	d001      	beq.n	800bd32 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800bd2e:	f000 fb55 	bl	800c3dc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800bd32:	4b1d      	ldr	r3, [pc, #116]	; (800bda8 <xTaskResumeAll+0x134>)
 800bd34:	681b      	ldr	r3, [r3, #0]
 800bd36:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800bd38:	687b      	ldr	r3, [r7, #4]
 800bd3a:	2b00      	cmp	r3, #0
 800bd3c:	d010      	beq.n	800bd60 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800bd3e:	f000 f847 	bl	800bdd0 <xTaskIncrementTick>
 800bd42:	4603      	mov	r3, r0
 800bd44:	2b00      	cmp	r3, #0
 800bd46:	d002      	beq.n	800bd4e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800bd48:	4b16      	ldr	r3, [pc, #88]	; (800bda4 <xTaskResumeAll+0x130>)
 800bd4a:	2201      	movs	r2, #1
 800bd4c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800bd4e:	687b      	ldr	r3, [r7, #4]
 800bd50:	3b01      	subs	r3, #1
 800bd52:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	2b00      	cmp	r3, #0
 800bd58:	d1f1      	bne.n	800bd3e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800bd5a:	4b13      	ldr	r3, [pc, #76]	; (800bda8 <xTaskResumeAll+0x134>)
 800bd5c:	2200      	movs	r2, #0
 800bd5e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800bd60:	4b10      	ldr	r3, [pc, #64]	; (800bda4 <xTaskResumeAll+0x130>)
 800bd62:	681b      	ldr	r3, [r3, #0]
 800bd64:	2b00      	cmp	r3, #0
 800bd66:	d009      	beq.n	800bd7c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800bd68:	2301      	movs	r3, #1
 800bd6a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800bd6c:	4b0f      	ldr	r3, [pc, #60]	; (800bdac <xTaskResumeAll+0x138>)
 800bd6e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bd72:	601a      	str	r2, [r3, #0]
 800bd74:	f3bf 8f4f 	dsb	sy
 800bd78:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800bd7c:	f001 f8da 	bl	800cf34 <vPortExitCritical>

	return xAlreadyYielded;
 800bd80:	68bb      	ldr	r3, [r7, #8]
}
 800bd82:	4618      	mov	r0, r3
 800bd84:	3710      	adds	r7, #16
 800bd86:	46bd      	mov	sp, r7
 800bd88:	bd80      	pop	{r7, pc}
 800bd8a:	bf00      	nop
 800bd8c:	20001a74 	.word	0x20001a74
 800bd90:	20001a4c 	.word	0x20001a4c
 800bd94:	20001a0c 	.word	0x20001a0c
 800bd98:	20001a54 	.word	0x20001a54
 800bd9c:	2000157c 	.word	0x2000157c
 800bda0:	20001578 	.word	0x20001578
 800bda4:	20001a60 	.word	0x20001a60
 800bda8:	20001a5c 	.word	0x20001a5c
 800bdac:	e000ed04 	.word	0xe000ed04

0800bdb0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800bdb0:	b480      	push	{r7}
 800bdb2:	b083      	sub	sp, #12
 800bdb4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800bdb6:	4b05      	ldr	r3, [pc, #20]	; (800bdcc <xTaskGetTickCount+0x1c>)
 800bdb8:	681b      	ldr	r3, [r3, #0]
 800bdba:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800bdbc:	687b      	ldr	r3, [r7, #4]
}
 800bdbe:	4618      	mov	r0, r3
 800bdc0:	370c      	adds	r7, #12
 800bdc2:	46bd      	mov	sp, r7
 800bdc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdc8:	4770      	bx	lr
 800bdca:	bf00      	nop
 800bdcc:	20001a50 	.word	0x20001a50

0800bdd0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800bdd0:	b580      	push	{r7, lr}
 800bdd2:	b086      	sub	sp, #24
 800bdd4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800bdd6:	2300      	movs	r3, #0
 800bdd8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bdda:	4b4f      	ldr	r3, [pc, #316]	; (800bf18 <xTaskIncrementTick+0x148>)
 800bddc:	681b      	ldr	r3, [r3, #0]
 800bdde:	2b00      	cmp	r3, #0
 800bde0:	f040 808f 	bne.w	800bf02 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800bde4:	4b4d      	ldr	r3, [pc, #308]	; (800bf1c <xTaskIncrementTick+0x14c>)
 800bde6:	681b      	ldr	r3, [r3, #0]
 800bde8:	3301      	adds	r3, #1
 800bdea:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800bdec:	4a4b      	ldr	r2, [pc, #300]	; (800bf1c <xTaskIncrementTick+0x14c>)
 800bdee:	693b      	ldr	r3, [r7, #16]
 800bdf0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800bdf2:	693b      	ldr	r3, [r7, #16]
 800bdf4:	2b00      	cmp	r3, #0
 800bdf6:	d120      	bne.n	800be3a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800bdf8:	4b49      	ldr	r3, [pc, #292]	; (800bf20 <xTaskIncrementTick+0x150>)
 800bdfa:	681b      	ldr	r3, [r3, #0]
 800bdfc:	681b      	ldr	r3, [r3, #0]
 800bdfe:	2b00      	cmp	r3, #0
 800be00:	d00a      	beq.n	800be18 <xTaskIncrementTick+0x48>
	__asm volatile
 800be02:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be06:	f383 8811 	msr	BASEPRI, r3
 800be0a:	f3bf 8f6f 	isb	sy
 800be0e:	f3bf 8f4f 	dsb	sy
 800be12:	603b      	str	r3, [r7, #0]
}
 800be14:	bf00      	nop
 800be16:	e7fe      	b.n	800be16 <xTaskIncrementTick+0x46>
 800be18:	4b41      	ldr	r3, [pc, #260]	; (800bf20 <xTaskIncrementTick+0x150>)
 800be1a:	681b      	ldr	r3, [r3, #0]
 800be1c:	60fb      	str	r3, [r7, #12]
 800be1e:	4b41      	ldr	r3, [pc, #260]	; (800bf24 <xTaskIncrementTick+0x154>)
 800be20:	681b      	ldr	r3, [r3, #0]
 800be22:	4a3f      	ldr	r2, [pc, #252]	; (800bf20 <xTaskIncrementTick+0x150>)
 800be24:	6013      	str	r3, [r2, #0]
 800be26:	4a3f      	ldr	r2, [pc, #252]	; (800bf24 <xTaskIncrementTick+0x154>)
 800be28:	68fb      	ldr	r3, [r7, #12]
 800be2a:	6013      	str	r3, [r2, #0]
 800be2c:	4b3e      	ldr	r3, [pc, #248]	; (800bf28 <xTaskIncrementTick+0x158>)
 800be2e:	681b      	ldr	r3, [r3, #0]
 800be30:	3301      	adds	r3, #1
 800be32:	4a3d      	ldr	r2, [pc, #244]	; (800bf28 <xTaskIncrementTick+0x158>)
 800be34:	6013      	str	r3, [r2, #0]
 800be36:	f000 fad1 	bl	800c3dc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800be3a:	4b3c      	ldr	r3, [pc, #240]	; (800bf2c <xTaskIncrementTick+0x15c>)
 800be3c:	681b      	ldr	r3, [r3, #0]
 800be3e:	693a      	ldr	r2, [r7, #16]
 800be40:	429a      	cmp	r2, r3
 800be42:	d349      	bcc.n	800bed8 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800be44:	4b36      	ldr	r3, [pc, #216]	; (800bf20 <xTaskIncrementTick+0x150>)
 800be46:	681b      	ldr	r3, [r3, #0]
 800be48:	681b      	ldr	r3, [r3, #0]
 800be4a:	2b00      	cmp	r3, #0
 800be4c:	d104      	bne.n	800be58 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800be4e:	4b37      	ldr	r3, [pc, #220]	; (800bf2c <xTaskIncrementTick+0x15c>)
 800be50:	f04f 32ff 	mov.w	r2, #4294967295
 800be54:	601a      	str	r2, [r3, #0]
					break;
 800be56:	e03f      	b.n	800bed8 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800be58:	4b31      	ldr	r3, [pc, #196]	; (800bf20 <xTaskIncrementTick+0x150>)
 800be5a:	681b      	ldr	r3, [r3, #0]
 800be5c:	68db      	ldr	r3, [r3, #12]
 800be5e:	68db      	ldr	r3, [r3, #12]
 800be60:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800be62:	68bb      	ldr	r3, [r7, #8]
 800be64:	685b      	ldr	r3, [r3, #4]
 800be66:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800be68:	693a      	ldr	r2, [r7, #16]
 800be6a:	687b      	ldr	r3, [r7, #4]
 800be6c:	429a      	cmp	r2, r3
 800be6e:	d203      	bcs.n	800be78 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800be70:	4a2e      	ldr	r2, [pc, #184]	; (800bf2c <xTaskIncrementTick+0x15c>)
 800be72:	687b      	ldr	r3, [r7, #4]
 800be74:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800be76:	e02f      	b.n	800bed8 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800be78:	68bb      	ldr	r3, [r7, #8]
 800be7a:	3304      	adds	r3, #4
 800be7c:	4618      	mov	r0, r3
 800be7e:	f7fe fe59 	bl	800ab34 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800be82:	68bb      	ldr	r3, [r7, #8]
 800be84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800be86:	2b00      	cmp	r3, #0
 800be88:	d004      	beq.n	800be94 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800be8a:	68bb      	ldr	r3, [r7, #8]
 800be8c:	3318      	adds	r3, #24
 800be8e:	4618      	mov	r0, r3
 800be90:	f7fe fe50 	bl	800ab34 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800be94:	68bb      	ldr	r3, [r7, #8]
 800be96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800be98:	4b25      	ldr	r3, [pc, #148]	; (800bf30 <xTaskIncrementTick+0x160>)
 800be9a:	681b      	ldr	r3, [r3, #0]
 800be9c:	429a      	cmp	r2, r3
 800be9e:	d903      	bls.n	800bea8 <xTaskIncrementTick+0xd8>
 800bea0:	68bb      	ldr	r3, [r7, #8]
 800bea2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bea4:	4a22      	ldr	r2, [pc, #136]	; (800bf30 <xTaskIncrementTick+0x160>)
 800bea6:	6013      	str	r3, [r2, #0]
 800bea8:	68bb      	ldr	r3, [r7, #8]
 800beaa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800beac:	4613      	mov	r3, r2
 800beae:	009b      	lsls	r3, r3, #2
 800beb0:	4413      	add	r3, r2
 800beb2:	009b      	lsls	r3, r3, #2
 800beb4:	4a1f      	ldr	r2, [pc, #124]	; (800bf34 <xTaskIncrementTick+0x164>)
 800beb6:	441a      	add	r2, r3
 800beb8:	68bb      	ldr	r3, [r7, #8]
 800beba:	3304      	adds	r3, #4
 800bebc:	4619      	mov	r1, r3
 800bebe:	4610      	mov	r0, r2
 800bec0:	f7fe fddb 	bl	800aa7a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800bec4:	68bb      	ldr	r3, [r7, #8]
 800bec6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bec8:	4b1b      	ldr	r3, [pc, #108]	; (800bf38 <xTaskIncrementTick+0x168>)
 800beca:	681b      	ldr	r3, [r3, #0]
 800becc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bece:	429a      	cmp	r2, r3
 800bed0:	d3b8      	bcc.n	800be44 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800bed2:	2301      	movs	r3, #1
 800bed4:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800bed6:	e7b5      	b.n	800be44 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800bed8:	4b17      	ldr	r3, [pc, #92]	; (800bf38 <xTaskIncrementTick+0x168>)
 800beda:	681b      	ldr	r3, [r3, #0]
 800bedc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bede:	4915      	ldr	r1, [pc, #84]	; (800bf34 <xTaskIncrementTick+0x164>)
 800bee0:	4613      	mov	r3, r2
 800bee2:	009b      	lsls	r3, r3, #2
 800bee4:	4413      	add	r3, r2
 800bee6:	009b      	lsls	r3, r3, #2
 800bee8:	440b      	add	r3, r1
 800beea:	681b      	ldr	r3, [r3, #0]
 800beec:	2b01      	cmp	r3, #1
 800beee:	d901      	bls.n	800bef4 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800bef0:	2301      	movs	r3, #1
 800bef2:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800bef4:	4b11      	ldr	r3, [pc, #68]	; (800bf3c <xTaskIncrementTick+0x16c>)
 800bef6:	681b      	ldr	r3, [r3, #0]
 800bef8:	2b00      	cmp	r3, #0
 800befa:	d007      	beq.n	800bf0c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800befc:	2301      	movs	r3, #1
 800befe:	617b      	str	r3, [r7, #20]
 800bf00:	e004      	b.n	800bf0c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800bf02:	4b0f      	ldr	r3, [pc, #60]	; (800bf40 <xTaskIncrementTick+0x170>)
 800bf04:	681b      	ldr	r3, [r3, #0]
 800bf06:	3301      	adds	r3, #1
 800bf08:	4a0d      	ldr	r2, [pc, #52]	; (800bf40 <xTaskIncrementTick+0x170>)
 800bf0a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800bf0c:	697b      	ldr	r3, [r7, #20]
}
 800bf0e:	4618      	mov	r0, r3
 800bf10:	3718      	adds	r7, #24
 800bf12:	46bd      	mov	sp, r7
 800bf14:	bd80      	pop	{r7, pc}
 800bf16:	bf00      	nop
 800bf18:	20001a74 	.word	0x20001a74
 800bf1c:	20001a50 	.word	0x20001a50
 800bf20:	20001a04 	.word	0x20001a04
 800bf24:	20001a08 	.word	0x20001a08
 800bf28:	20001a64 	.word	0x20001a64
 800bf2c:	20001a6c 	.word	0x20001a6c
 800bf30:	20001a54 	.word	0x20001a54
 800bf34:	2000157c 	.word	0x2000157c
 800bf38:	20001578 	.word	0x20001578
 800bf3c:	20001a60 	.word	0x20001a60
 800bf40:	20001a5c 	.word	0x20001a5c

0800bf44 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800bf44:	b480      	push	{r7}
 800bf46:	b085      	sub	sp, #20
 800bf48:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800bf4a:	4b28      	ldr	r3, [pc, #160]	; (800bfec <vTaskSwitchContext+0xa8>)
 800bf4c:	681b      	ldr	r3, [r3, #0]
 800bf4e:	2b00      	cmp	r3, #0
 800bf50:	d003      	beq.n	800bf5a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800bf52:	4b27      	ldr	r3, [pc, #156]	; (800bff0 <vTaskSwitchContext+0xac>)
 800bf54:	2201      	movs	r2, #1
 800bf56:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800bf58:	e041      	b.n	800bfde <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 800bf5a:	4b25      	ldr	r3, [pc, #148]	; (800bff0 <vTaskSwitchContext+0xac>)
 800bf5c:	2200      	movs	r2, #0
 800bf5e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bf60:	4b24      	ldr	r3, [pc, #144]	; (800bff4 <vTaskSwitchContext+0xb0>)
 800bf62:	681b      	ldr	r3, [r3, #0]
 800bf64:	60fb      	str	r3, [r7, #12]
 800bf66:	e010      	b.n	800bf8a <vTaskSwitchContext+0x46>
 800bf68:	68fb      	ldr	r3, [r7, #12]
 800bf6a:	2b00      	cmp	r3, #0
 800bf6c:	d10a      	bne.n	800bf84 <vTaskSwitchContext+0x40>
	__asm volatile
 800bf6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf72:	f383 8811 	msr	BASEPRI, r3
 800bf76:	f3bf 8f6f 	isb	sy
 800bf7a:	f3bf 8f4f 	dsb	sy
 800bf7e:	607b      	str	r3, [r7, #4]
}
 800bf80:	bf00      	nop
 800bf82:	e7fe      	b.n	800bf82 <vTaskSwitchContext+0x3e>
 800bf84:	68fb      	ldr	r3, [r7, #12]
 800bf86:	3b01      	subs	r3, #1
 800bf88:	60fb      	str	r3, [r7, #12]
 800bf8a:	491b      	ldr	r1, [pc, #108]	; (800bff8 <vTaskSwitchContext+0xb4>)
 800bf8c:	68fa      	ldr	r2, [r7, #12]
 800bf8e:	4613      	mov	r3, r2
 800bf90:	009b      	lsls	r3, r3, #2
 800bf92:	4413      	add	r3, r2
 800bf94:	009b      	lsls	r3, r3, #2
 800bf96:	440b      	add	r3, r1
 800bf98:	681b      	ldr	r3, [r3, #0]
 800bf9a:	2b00      	cmp	r3, #0
 800bf9c:	d0e4      	beq.n	800bf68 <vTaskSwitchContext+0x24>
 800bf9e:	68fa      	ldr	r2, [r7, #12]
 800bfa0:	4613      	mov	r3, r2
 800bfa2:	009b      	lsls	r3, r3, #2
 800bfa4:	4413      	add	r3, r2
 800bfa6:	009b      	lsls	r3, r3, #2
 800bfa8:	4a13      	ldr	r2, [pc, #76]	; (800bff8 <vTaskSwitchContext+0xb4>)
 800bfaa:	4413      	add	r3, r2
 800bfac:	60bb      	str	r3, [r7, #8]
 800bfae:	68bb      	ldr	r3, [r7, #8]
 800bfb0:	685b      	ldr	r3, [r3, #4]
 800bfb2:	685a      	ldr	r2, [r3, #4]
 800bfb4:	68bb      	ldr	r3, [r7, #8]
 800bfb6:	605a      	str	r2, [r3, #4]
 800bfb8:	68bb      	ldr	r3, [r7, #8]
 800bfba:	685a      	ldr	r2, [r3, #4]
 800bfbc:	68bb      	ldr	r3, [r7, #8]
 800bfbe:	3308      	adds	r3, #8
 800bfc0:	429a      	cmp	r2, r3
 800bfc2:	d104      	bne.n	800bfce <vTaskSwitchContext+0x8a>
 800bfc4:	68bb      	ldr	r3, [r7, #8]
 800bfc6:	685b      	ldr	r3, [r3, #4]
 800bfc8:	685a      	ldr	r2, [r3, #4]
 800bfca:	68bb      	ldr	r3, [r7, #8]
 800bfcc:	605a      	str	r2, [r3, #4]
 800bfce:	68bb      	ldr	r3, [r7, #8]
 800bfd0:	685b      	ldr	r3, [r3, #4]
 800bfd2:	68db      	ldr	r3, [r3, #12]
 800bfd4:	4a09      	ldr	r2, [pc, #36]	; (800bffc <vTaskSwitchContext+0xb8>)
 800bfd6:	6013      	str	r3, [r2, #0]
 800bfd8:	4a06      	ldr	r2, [pc, #24]	; (800bff4 <vTaskSwitchContext+0xb0>)
 800bfda:	68fb      	ldr	r3, [r7, #12]
 800bfdc:	6013      	str	r3, [r2, #0]
}
 800bfde:	bf00      	nop
 800bfe0:	3714      	adds	r7, #20
 800bfe2:	46bd      	mov	sp, r7
 800bfe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfe8:	4770      	bx	lr
 800bfea:	bf00      	nop
 800bfec:	20001a74 	.word	0x20001a74
 800bff0:	20001a60 	.word	0x20001a60
 800bff4:	20001a54 	.word	0x20001a54
 800bff8:	2000157c 	.word	0x2000157c
 800bffc:	20001578 	.word	0x20001578

0800c000 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800c000:	b580      	push	{r7, lr}
 800c002:	b084      	sub	sp, #16
 800c004:	af00      	add	r7, sp, #0
 800c006:	6078      	str	r0, [r7, #4]
 800c008:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800c00a:	687b      	ldr	r3, [r7, #4]
 800c00c:	2b00      	cmp	r3, #0
 800c00e:	d10a      	bne.n	800c026 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800c010:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c014:	f383 8811 	msr	BASEPRI, r3
 800c018:	f3bf 8f6f 	isb	sy
 800c01c:	f3bf 8f4f 	dsb	sy
 800c020:	60fb      	str	r3, [r7, #12]
}
 800c022:	bf00      	nop
 800c024:	e7fe      	b.n	800c024 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c026:	4b07      	ldr	r3, [pc, #28]	; (800c044 <vTaskPlaceOnEventList+0x44>)
 800c028:	681b      	ldr	r3, [r3, #0]
 800c02a:	3318      	adds	r3, #24
 800c02c:	4619      	mov	r1, r3
 800c02e:	6878      	ldr	r0, [r7, #4]
 800c030:	f7fe fd47 	bl	800aac2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800c034:	2101      	movs	r1, #1
 800c036:	6838      	ldr	r0, [r7, #0]
 800c038:	f000 fa7c 	bl	800c534 <prvAddCurrentTaskToDelayedList>
}
 800c03c:	bf00      	nop
 800c03e:	3710      	adds	r7, #16
 800c040:	46bd      	mov	sp, r7
 800c042:	bd80      	pop	{r7, pc}
 800c044:	20001578 	.word	0x20001578

0800c048 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800c048:	b580      	push	{r7, lr}
 800c04a:	b086      	sub	sp, #24
 800c04c:	af00      	add	r7, sp, #0
 800c04e:	60f8      	str	r0, [r7, #12]
 800c050:	60b9      	str	r1, [r7, #8]
 800c052:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800c054:	68fb      	ldr	r3, [r7, #12]
 800c056:	2b00      	cmp	r3, #0
 800c058:	d10a      	bne.n	800c070 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800c05a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c05e:	f383 8811 	msr	BASEPRI, r3
 800c062:	f3bf 8f6f 	isb	sy
 800c066:	f3bf 8f4f 	dsb	sy
 800c06a:	617b      	str	r3, [r7, #20]
}
 800c06c:	bf00      	nop
 800c06e:	e7fe      	b.n	800c06e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c070:	4b0a      	ldr	r3, [pc, #40]	; (800c09c <vTaskPlaceOnEventListRestricted+0x54>)
 800c072:	681b      	ldr	r3, [r3, #0]
 800c074:	3318      	adds	r3, #24
 800c076:	4619      	mov	r1, r3
 800c078:	68f8      	ldr	r0, [r7, #12]
 800c07a:	f7fe fcfe 	bl	800aa7a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800c07e:	687b      	ldr	r3, [r7, #4]
 800c080:	2b00      	cmp	r3, #0
 800c082:	d002      	beq.n	800c08a <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800c084:	f04f 33ff 	mov.w	r3, #4294967295
 800c088:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800c08a:	6879      	ldr	r1, [r7, #4]
 800c08c:	68b8      	ldr	r0, [r7, #8]
 800c08e:	f000 fa51 	bl	800c534 <prvAddCurrentTaskToDelayedList>
	}
 800c092:	bf00      	nop
 800c094:	3718      	adds	r7, #24
 800c096:	46bd      	mov	sp, r7
 800c098:	bd80      	pop	{r7, pc}
 800c09a:	bf00      	nop
 800c09c:	20001578 	.word	0x20001578

0800c0a0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800c0a0:	b580      	push	{r7, lr}
 800c0a2:	b086      	sub	sp, #24
 800c0a4:	af00      	add	r7, sp, #0
 800c0a6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	68db      	ldr	r3, [r3, #12]
 800c0ac:	68db      	ldr	r3, [r3, #12]
 800c0ae:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800c0b0:	693b      	ldr	r3, [r7, #16]
 800c0b2:	2b00      	cmp	r3, #0
 800c0b4:	d10a      	bne.n	800c0cc <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800c0b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c0ba:	f383 8811 	msr	BASEPRI, r3
 800c0be:	f3bf 8f6f 	isb	sy
 800c0c2:	f3bf 8f4f 	dsb	sy
 800c0c6:	60fb      	str	r3, [r7, #12]
}
 800c0c8:	bf00      	nop
 800c0ca:	e7fe      	b.n	800c0ca <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800c0cc:	693b      	ldr	r3, [r7, #16]
 800c0ce:	3318      	adds	r3, #24
 800c0d0:	4618      	mov	r0, r3
 800c0d2:	f7fe fd2f 	bl	800ab34 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c0d6:	4b1e      	ldr	r3, [pc, #120]	; (800c150 <xTaskRemoveFromEventList+0xb0>)
 800c0d8:	681b      	ldr	r3, [r3, #0]
 800c0da:	2b00      	cmp	r3, #0
 800c0dc:	d11d      	bne.n	800c11a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800c0de:	693b      	ldr	r3, [r7, #16]
 800c0e0:	3304      	adds	r3, #4
 800c0e2:	4618      	mov	r0, r3
 800c0e4:	f7fe fd26 	bl	800ab34 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800c0e8:	693b      	ldr	r3, [r7, #16]
 800c0ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c0ec:	4b19      	ldr	r3, [pc, #100]	; (800c154 <xTaskRemoveFromEventList+0xb4>)
 800c0ee:	681b      	ldr	r3, [r3, #0]
 800c0f0:	429a      	cmp	r2, r3
 800c0f2:	d903      	bls.n	800c0fc <xTaskRemoveFromEventList+0x5c>
 800c0f4:	693b      	ldr	r3, [r7, #16]
 800c0f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c0f8:	4a16      	ldr	r2, [pc, #88]	; (800c154 <xTaskRemoveFromEventList+0xb4>)
 800c0fa:	6013      	str	r3, [r2, #0]
 800c0fc:	693b      	ldr	r3, [r7, #16]
 800c0fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c100:	4613      	mov	r3, r2
 800c102:	009b      	lsls	r3, r3, #2
 800c104:	4413      	add	r3, r2
 800c106:	009b      	lsls	r3, r3, #2
 800c108:	4a13      	ldr	r2, [pc, #76]	; (800c158 <xTaskRemoveFromEventList+0xb8>)
 800c10a:	441a      	add	r2, r3
 800c10c:	693b      	ldr	r3, [r7, #16]
 800c10e:	3304      	adds	r3, #4
 800c110:	4619      	mov	r1, r3
 800c112:	4610      	mov	r0, r2
 800c114:	f7fe fcb1 	bl	800aa7a <vListInsertEnd>
 800c118:	e005      	b.n	800c126 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800c11a:	693b      	ldr	r3, [r7, #16]
 800c11c:	3318      	adds	r3, #24
 800c11e:	4619      	mov	r1, r3
 800c120:	480e      	ldr	r0, [pc, #56]	; (800c15c <xTaskRemoveFromEventList+0xbc>)
 800c122:	f7fe fcaa 	bl	800aa7a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800c126:	693b      	ldr	r3, [r7, #16]
 800c128:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c12a:	4b0d      	ldr	r3, [pc, #52]	; (800c160 <xTaskRemoveFromEventList+0xc0>)
 800c12c:	681b      	ldr	r3, [r3, #0]
 800c12e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c130:	429a      	cmp	r2, r3
 800c132:	d905      	bls.n	800c140 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800c134:	2301      	movs	r3, #1
 800c136:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800c138:	4b0a      	ldr	r3, [pc, #40]	; (800c164 <xTaskRemoveFromEventList+0xc4>)
 800c13a:	2201      	movs	r2, #1
 800c13c:	601a      	str	r2, [r3, #0]
 800c13e:	e001      	b.n	800c144 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800c140:	2300      	movs	r3, #0
 800c142:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800c144:	697b      	ldr	r3, [r7, #20]
}
 800c146:	4618      	mov	r0, r3
 800c148:	3718      	adds	r7, #24
 800c14a:	46bd      	mov	sp, r7
 800c14c:	bd80      	pop	{r7, pc}
 800c14e:	bf00      	nop
 800c150:	20001a74 	.word	0x20001a74
 800c154:	20001a54 	.word	0x20001a54
 800c158:	2000157c 	.word	0x2000157c
 800c15c:	20001a0c 	.word	0x20001a0c
 800c160:	20001578 	.word	0x20001578
 800c164:	20001a60 	.word	0x20001a60

0800c168 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800c168:	b480      	push	{r7}
 800c16a:	b083      	sub	sp, #12
 800c16c:	af00      	add	r7, sp, #0
 800c16e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800c170:	4b06      	ldr	r3, [pc, #24]	; (800c18c <vTaskInternalSetTimeOutState+0x24>)
 800c172:	681a      	ldr	r2, [r3, #0]
 800c174:	687b      	ldr	r3, [r7, #4]
 800c176:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800c178:	4b05      	ldr	r3, [pc, #20]	; (800c190 <vTaskInternalSetTimeOutState+0x28>)
 800c17a:	681a      	ldr	r2, [r3, #0]
 800c17c:	687b      	ldr	r3, [r7, #4]
 800c17e:	605a      	str	r2, [r3, #4]
}
 800c180:	bf00      	nop
 800c182:	370c      	adds	r7, #12
 800c184:	46bd      	mov	sp, r7
 800c186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c18a:	4770      	bx	lr
 800c18c:	20001a64 	.word	0x20001a64
 800c190:	20001a50 	.word	0x20001a50

0800c194 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800c194:	b580      	push	{r7, lr}
 800c196:	b088      	sub	sp, #32
 800c198:	af00      	add	r7, sp, #0
 800c19a:	6078      	str	r0, [r7, #4]
 800c19c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800c19e:	687b      	ldr	r3, [r7, #4]
 800c1a0:	2b00      	cmp	r3, #0
 800c1a2:	d10a      	bne.n	800c1ba <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800c1a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c1a8:	f383 8811 	msr	BASEPRI, r3
 800c1ac:	f3bf 8f6f 	isb	sy
 800c1b0:	f3bf 8f4f 	dsb	sy
 800c1b4:	613b      	str	r3, [r7, #16]
}
 800c1b6:	bf00      	nop
 800c1b8:	e7fe      	b.n	800c1b8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800c1ba:	683b      	ldr	r3, [r7, #0]
 800c1bc:	2b00      	cmp	r3, #0
 800c1be:	d10a      	bne.n	800c1d6 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800c1c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c1c4:	f383 8811 	msr	BASEPRI, r3
 800c1c8:	f3bf 8f6f 	isb	sy
 800c1cc:	f3bf 8f4f 	dsb	sy
 800c1d0:	60fb      	str	r3, [r7, #12]
}
 800c1d2:	bf00      	nop
 800c1d4:	e7fe      	b.n	800c1d4 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800c1d6:	f000 fe7d 	bl	800ced4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800c1da:	4b1d      	ldr	r3, [pc, #116]	; (800c250 <xTaskCheckForTimeOut+0xbc>)
 800c1dc:	681b      	ldr	r3, [r3, #0]
 800c1de:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800c1e0:	687b      	ldr	r3, [r7, #4]
 800c1e2:	685b      	ldr	r3, [r3, #4]
 800c1e4:	69ba      	ldr	r2, [r7, #24]
 800c1e6:	1ad3      	subs	r3, r2, r3
 800c1e8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800c1ea:	683b      	ldr	r3, [r7, #0]
 800c1ec:	681b      	ldr	r3, [r3, #0]
 800c1ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c1f2:	d102      	bne.n	800c1fa <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800c1f4:	2300      	movs	r3, #0
 800c1f6:	61fb      	str	r3, [r7, #28]
 800c1f8:	e023      	b.n	800c242 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800c1fa:	687b      	ldr	r3, [r7, #4]
 800c1fc:	681a      	ldr	r2, [r3, #0]
 800c1fe:	4b15      	ldr	r3, [pc, #84]	; (800c254 <xTaskCheckForTimeOut+0xc0>)
 800c200:	681b      	ldr	r3, [r3, #0]
 800c202:	429a      	cmp	r2, r3
 800c204:	d007      	beq.n	800c216 <xTaskCheckForTimeOut+0x82>
 800c206:	687b      	ldr	r3, [r7, #4]
 800c208:	685b      	ldr	r3, [r3, #4]
 800c20a:	69ba      	ldr	r2, [r7, #24]
 800c20c:	429a      	cmp	r2, r3
 800c20e:	d302      	bcc.n	800c216 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800c210:	2301      	movs	r3, #1
 800c212:	61fb      	str	r3, [r7, #28]
 800c214:	e015      	b.n	800c242 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800c216:	683b      	ldr	r3, [r7, #0]
 800c218:	681b      	ldr	r3, [r3, #0]
 800c21a:	697a      	ldr	r2, [r7, #20]
 800c21c:	429a      	cmp	r2, r3
 800c21e:	d20b      	bcs.n	800c238 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800c220:	683b      	ldr	r3, [r7, #0]
 800c222:	681a      	ldr	r2, [r3, #0]
 800c224:	697b      	ldr	r3, [r7, #20]
 800c226:	1ad2      	subs	r2, r2, r3
 800c228:	683b      	ldr	r3, [r7, #0]
 800c22a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800c22c:	6878      	ldr	r0, [r7, #4]
 800c22e:	f7ff ff9b 	bl	800c168 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800c232:	2300      	movs	r3, #0
 800c234:	61fb      	str	r3, [r7, #28]
 800c236:	e004      	b.n	800c242 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800c238:	683b      	ldr	r3, [r7, #0]
 800c23a:	2200      	movs	r2, #0
 800c23c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800c23e:	2301      	movs	r3, #1
 800c240:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800c242:	f000 fe77 	bl	800cf34 <vPortExitCritical>

	return xReturn;
 800c246:	69fb      	ldr	r3, [r7, #28]
}
 800c248:	4618      	mov	r0, r3
 800c24a:	3720      	adds	r7, #32
 800c24c:	46bd      	mov	sp, r7
 800c24e:	bd80      	pop	{r7, pc}
 800c250:	20001a50 	.word	0x20001a50
 800c254:	20001a64 	.word	0x20001a64

0800c258 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800c258:	b480      	push	{r7}
 800c25a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800c25c:	4b03      	ldr	r3, [pc, #12]	; (800c26c <vTaskMissedYield+0x14>)
 800c25e:	2201      	movs	r2, #1
 800c260:	601a      	str	r2, [r3, #0]
}
 800c262:	bf00      	nop
 800c264:	46bd      	mov	sp, r7
 800c266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c26a:	4770      	bx	lr
 800c26c:	20001a60 	.word	0x20001a60

0800c270 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800c270:	b580      	push	{r7, lr}
 800c272:	b082      	sub	sp, #8
 800c274:	af00      	add	r7, sp, #0
 800c276:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800c278:	f000 f852 	bl	800c320 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800c27c:	4b06      	ldr	r3, [pc, #24]	; (800c298 <prvIdleTask+0x28>)
 800c27e:	681b      	ldr	r3, [r3, #0]
 800c280:	2b01      	cmp	r3, #1
 800c282:	d9f9      	bls.n	800c278 <prvIdleTask+0x8>
			{
				taskYIELD();
 800c284:	4b05      	ldr	r3, [pc, #20]	; (800c29c <prvIdleTask+0x2c>)
 800c286:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c28a:	601a      	str	r2, [r3, #0]
 800c28c:	f3bf 8f4f 	dsb	sy
 800c290:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800c294:	e7f0      	b.n	800c278 <prvIdleTask+0x8>
 800c296:	bf00      	nop
 800c298:	2000157c 	.word	0x2000157c
 800c29c:	e000ed04 	.word	0xe000ed04

0800c2a0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800c2a0:	b580      	push	{r7, lr}
 800c2a2:	b082      	sub	sp, #8
 800c2a4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c2a6:	2300      	movs	r3, #0
 800c2a8:	607b      	str	r3, [r7, #4]
 800c2aa:	e00c      	b.n	800c2c6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800c2ac:	687a      	ldr	r2, [r7, #4]
 800c2ae:	4613      	mov	r3, r2
 800c2b0:	009b      	lsls	r3, r3, #2
 800c2b2:	4413      	add	r3, r2
 800c2b4:	009b      	lsls	r3, r3, #2
 800c2b6:	4a12      	ldr	r2, [pc, #72]	; (800c300 <prvInitialiseTaskLists+0x60>)
 800c2b8:	4413      	add	r3, r2
 800c2ba:	4618      	mov	r0, r3
 800c2bc:	f7fe fbb0 	bl	800aa20 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	3301      	adds	r3, #1
 800c2c4:	607b      	str	r3, [r7, #4]
 800c2c6:	687b      	ldr	r3, [r7, #4]
 800c2c8:	2b37      	cmp	r3, #55	; 0x37
 800c2ca:	d9ef      	bls.n	800c2ac <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800c2cc:	480d      	ldr	r0, [pc, #52]	; (800c304 <prvInitialiseTaskLists+0x64>)
 800c2ce:	f7fe fba7 	bl	800aa20 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800c2d2:	480d      	ldr	r0, [pc, #52]	; (800c308 <prvInitialiseTaskLists+0x68>)
 800c2d4:	f7fe fba4 	bl	800aa20 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800c2d8:	480c      	ldr	r0, [pc, #48]	; (800c30c <prvInitialiseTaskLists+0x6c>)
 800c2da:	f7fe fba1 	bl	800aa20 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800c2de:	480c      	ldr	r0, [pc, #48]	; (800c310 <prvInitialiseTaskLists+0x70>)
 800c2e0:	f7fe fb9e 	bl	800aa20 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800c2e4:	480b      	ldr	r0, [pc, #44]	; (800c314 <prvInitialiseTaskLists+0x74>)
 800c2e6:	f7fe fb9b 	bl	800aa20 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800c2ea:	4b0b      	ldr	r3, [pc, #44]	; (800c318 <prvInitialiseTaskLists+0x78>)
 800c2ec:	4a05      	ldr	r2, [pc, #20]	; (800c304 <prvInitialiseTaskLists+0x64>)
 800c2ee:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800c2f0:	4b0a      	ldr	r3, [pc, #40]	; (800c31c <prvInitialiseTaskLists+0x7c>)
 800c2f2:	4a05      	ldr	r2, [pc, #20]	; (800c308 <prvInitialiseTaskLists+0x68>)
 800c2f4:	601a      	str	r2, [r3, #0]
}
 800c2f6:	bf00      	nop
 800c2f8:	3708      	adds	r7, #8
 800c2fa:	46bd      	mov	sp, r7
 800c2fc:	bd80      	pop	{r7, pc}
 800c2fe:	bf00      	nop
 800c300:	2000157c 	.word	0x2000157c
 800c304:	200019dc 	.word	0x200019dc
 800c308:	200019f0 	.word	0x200019f0
 800c30c:	20001a0c 	.word	0x20001a0c
 800c310:	20001a20 	.word	0x20001a20
 800c314:	20001a38 	.word	0x20001a38
 800c318:	20001a04 	.word	0x20001a04
 800c31c:	20001a08 	.word	0x20001a08

0800c320 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800c320:	b580      	push	{r7, lr}
 800c322:	b082      	sub	sp, #8
 800c324:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c326:	e019      	b.n	800c35c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800c328:	f000 fdd4 	bl	800ced4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c32c:	4b10      	ldr	r3, [pc, #64]	; (800c370 <prvCheckTasksWaitingTermination+0x50>)
 800c32e:	68db      	ldr	r3, [r3, #12]
 800c330:	68db      	ldr	r3, [r3, #12]
 800c332:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c334:	687b      	ldr	r3, [r7, #4]
 800c336:	3304      	adds	r3, #4
 800c338:	4618      	mov	r0, r3
 800c33a:	f7fe fbfb 	bl	800ab34 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800c33e:	4b0d      	ldr	r3, [pc, #52]	; (800c374 <prvCheckTasksWaitingTermination+0x54>)
 800c340:	681b      	ldr	r3, [r3, #0]
 800c342:	3b01      	subs	r3, #1
 800c344:	4a0b      	ldr	r2, [pc, #44]	; (800c374 <prvCheckTasksWaitingTermination+0x54>)
 800c346:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800c348:	4b0b      	ldr	r3, [pc, #44]	; (800c378 <prvCheckTasksWaitingTermination+0x58>)
 800c34a:	681b      	ldr	r3, [r3, #0]
 800c34c:	3b01      	subs	r3, #1
 800c34e:	4a0a      	ldr	r2, [pc, #40]	; (800c378 <prvCheckTasksWaitingTermination+0x58>)
 800c350:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800c352:	f000 fdef 	bl	800cf34 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800c356:	6878      	ldr	r0, [r7, #4]
 800c358:	f000 f810 	bl	800c37c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c35c:	4b06      	ldr	r3, [pc, #24]	; (800c378 <prvCheckTasksWaitingTermination+0x58>)
 800c35e:	681b      	ldr	r3, [r3, #0]
 800c360:	2b00      	cmp	r3, #0
 800c362:	d1e1      	bne.n	800c328 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800c364:	bf00      	nop
 800c366:	bf00      	nop
 800c368:	3708      	adds	r7, #8
 800c36a:	46bd      	mov	sp, r7
 800c36c:	bd80      	pop	{r7, pc}
 800c36e:	bf00      	nop
 800c370:	20001a20 	.word	0x20001a20
 800c374:	20001a4c 	.word	0x20001a4c
 800c378:	20001a34 	.word	0x20001a34

0800c37c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800c37c:	b580      	push	{r7, lr}
 800c37e:	b084      	sub	sp, #16
 800c380:	af00      	add	r7, sp, #0
 800c382:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800c384:	687b      	ldr	r3, [r7, #4]
 800c386:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 800c38a:	2b00      	cmp	r3, #0
 800c38c:	d108      	bne.n	800c3a0 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800c38e:	687b      	ldr	r3, [r7, #4]
 800c390:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c392:	4618      	mov	r0, r3
 800c394:	f000 ff8c 	bl	800d2b0 <vPortFree>
				vPortFree( pxTCB );
 800c398:	6878      	ldr	r0, [r7, #4]
 800c39a:	f000 ff89 	bl	800d2b0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800c39e:	e018      	b.n	800c3d2 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800c3a0:	687b      	ldr	r3, [r7, #4]
 800c3a2:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 800c3a6:	2b01      	cmp	r3, #1
 800c3a8:	d103      	bne.n	800c3b2 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800c3aa:	6878      	ldr	r0, [r7, #4]
 800c3ac:	f000 ff80 	bl	800d2b0 <vPortFree>
	}
 800c3b0:	e00f      	b.n	800c3d2 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800c3b2:	687b      	ldr	r3, [r7, #4]
 800c3b4:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 800c3b8:	2b02      	cmp	r3, #2
 800c3ba:	d00a      	beq.n	800c3d2 <prvDeleteTCB+0x56>
	__asm volatile
 800c3bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c3c0:	f383 8811 	msr	BASEPRI, r3
 800c3c4:	f3bf 8f6f 	isb	sy
 800c3c8:	f3bf 8f4f 	dsb	sy
 800c3cc:	60fb      	str	r3, [r7, #12]
}
 800c3ce:	bf00      	nop
 800c3d0:	e7fe      	b.n	800c3d0 <prvDeleteTCB+0x54>
	}
 800c3d2:	bf00      	nop
 800c3d4:	3710      	adds	r7, #16
 800c3d6:	46bd      	mov	sp, r7
 800c3d8:	bd80      	pop	{r7, pc}
	...

0800c3dc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800c3dc:	b480      	push	{r7}
 800c3de:	b083      	sub	sp, #12
 800c3e0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c3e2:	4b0c      	ldr	r3, [pc, #48]	; (800c414 <prvResetNextTaskUnblockTime+0x38>)
 800c3e4:	681b      	ldr	r3, [r3, #0]
 800c3e6:	681b      	ldr	r3, [r3, #0]
 800c3e8:	2b00      	cmp	r3, #0
 800c3ea:	d104      	bne.n	800c3f6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800c3ec:	4b0a      	ldr	r3, [pc, #40]	; (800c418 <prvResetNextTaskUnblockTime+0x3c>)
 800c3ee:	f04f 32ff 	mov.w	r2, #4294967295
 800c3f2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800c3f4:	e008      	b.n	800c408 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c3f6:	4b07      	ldr	r3, [pc, #28]	; (800c414 <prvResetNextTaskUnblockTime+0x38>)
 800c3f8:	681b      	ldr	r3, [r3, #0]
 800c3fa:	68db      	ldr	r3, [r3, #12]
 800c3fc:	68db      	ldr	r3, [r3, #12]
 800c3fe:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800c400:	687b      	ldr	r3, [r7, #4]
 800c402:	685b      	ldr	r3, [r3, #4]
 800c404:	4a04      	ldr	r2, [pc, #16]	; (800c418 <prvResetNextTaskUnblockTime+0x3c>)
 800c406:	6013      	str	r3, [r2, #0]
}
 800c408:	bf00      	nop
 800c40a:	370c      	adds	r7, #12
 800c40c:	46bd      	mov	sp, r7
 800c40e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c412:	4770      	bx	lr
 800c414:	20001a04 	.word	0x20001a04
 800c418:	20001a6c 	.word	0x20001a6c

0800c41c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800c41c:	b480      	push	{r7}
 800c41e:	b083      	sub	sp, #12
 800c420:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800c422:	4b0b      	ldr	r3, [pc, #44]	; (800c450 <xTaskGetSchedulerState+0x34>)
 800c424:	681b      	ldr	r3, [r3, #0]
 800c426:	2b00      	cmp	r3, #0
 800c428:	d102      	bne.n	800c430 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800c42a:	2301      	movs	r3, #1
 800c42c:	607b      	str	r3, [r7, #4]
 800c42e:	e008      	b.n	800c442 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c430:	4b08      	ldr	r3, [pc, #32]	; (800c454 <xTaskGetSchedulerState+0x38>)
 800c432:	681b      	ldr	r3, [r3, #0]
 800c434:	2b00      	cmp	r3, #0
 800c436:	d102      	bne.n	800c43e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800c438:	2302      	movs	r3, #2
 800c43a:	607b      	str	r3, [r7, #4]
 800c43c:	e001      	b.n	800c442 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800c43e:	2300      	movs	r3, #0
 800c440:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800c442:	687b      	ldr	r3, [r7, #4]
	}
 800c444:	4618      	mov	r0, r3
 800c446:	370c      	adds	r7, #12
 800c448:	46bd      	mov	sp, r7
 800c44a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c44e:	4770      	bx	lr
 800c450:	20001a58 	.word	0x20001a58
 800c454:	20001a74 	.word	0x20001a74

0800c458 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800c458:	b580      	push	{r7, lr}
 800c45a:	b086      	sub	sp, #24
 800c45c:	af00      	add	r7, sp, #0
 800c45e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800c460:	687b      	ldr	r3, [r7, #4]
 800c462:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800c464:	2300      	movs	r3, #0
 800c466:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800c468:	687b      	ldr	r3, [r7, #4]
 800c46a:	2b00      	cmp	r3, #0
 800c46c:	d056      	beq.n	800c51c <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800c46e:	4b2e      	ldr	r3, [pc, #184]	; (800c528 <xTaskPriorityDisinherit+0xd0>)
 800c470:	681b      	ldr	r3, [r3, #0]
 800c472:	693a      	ldr	r2, [r7, #16]
 800c474:	429a      	cmp	r2, r3
 800c476:	d00a      	beq.n	800c48e <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800c478:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c47c:	f383 8811 	msr	BASEPRI, r3
 800c480:	f3bf 8f6f 	isb	sy
 800c484:	f3bf 8f4f 	dsb	sy
 800c488:	60fb      	str	r3, [r7, #12]
}
 800c48a:	bf00      	nop
 800c48c:	e7fe      	b.n	800c48c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800c48e:	693b      	ldr	r3, [r7, #16]
 800c490:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c492:	2b00      	cmp	r3, #0
 800c494:	d10a      	bne.n	800c4ac <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800c496:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c49a:	f383 8811 	msr	BASEPRI, r3
 800c49e:	f3bf 8f6f 	isb	sy
 800c4a2:	f3bf 8f4f 	dsb	sy
 800c4a6:	60bb      	str	r3, [r7, #8]
}
 800c4a8:	bf00      	nop
 800c4aa:	e7fe      	b.n	800c4aa <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800c4ac:	693b      	ldr	r3, [r7, #16]
 800c4ae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c4b0:	1e5a      	subs	r2, r3, #1
 800c4b2:	693b      	ldr	r3, [r7, #16]
 800c4b4:	661a      	str	r2, [r3, #96]	; 0x60

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800c4b6:	693b      	ldr	r3, [r7, #16]
 800c4b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c4ba:	693b      	ldr	r3, [r7, #16]
 800c4bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c4be:	429a      	cmp	r2, r3
 800c4c0:	d02c      	beq.n	800c51c <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800c4c2:	693b      	ldr	r3, [r7, #16]
 800c4c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c4c6:	2b00      	cmp	r3, #0
 800c4c8:	d128      	bne.n	800c51c <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c4ca:	693b      	ldr	r3, [r7, #16]
 800c4cc:	3304      	adds	r3, #4
 800c4ce:	4618      	mov	r0, r3
 800c4d0:	f7fe fb30 	bl	800ab34 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800c4d4:	693b      	ldr	r3, [r7, #16]
 800c4d6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800c4d8:	693b      	ldr	r3, [r7, #16]
 800c4da:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c4dc:	693b      	ldr	r3, [r7, #16]
 800c4de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c4e0:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800c4e4:	693b      	ldr	r3, [r7, #16]
 800c4e6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800c4e8:	693b      	ldr	r3, [r7, #16]
 800c4ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c4ec:	4b0f      	ldr	r3, [pc, #60]	; (800c52c <xTaskPriorityDisinherit+0xd4>)
 800c4ee:	681b      	ldr	r3, [r3, #0]
 800c4f0:	429a      	cmp	r2, r3
 800c4f2:	d903      	bls.n	800c4fc <xTaskPriorityDisinherit+0xa4>
 800c4f4:	693b      	ldr	r3, [r7, #16]
 800c4f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c4f8:	4a0c      	ldr	r2, [pc, #48]	; (800c52c <xTaskPriorityDisinherit+0xd4>)
 800c4fa:	6013      	str	r3, [r2, #0]
 800c4fc:	693b      	ldr	r3, [r7, #16]
 800c4fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c500:	4613      	mov	r3, r2
 800c502:	009b      	lsls	r3, r3, #2
 800c504:	4413      	add	r3, r2
 800c506:	009b      	lsls	r3, r3, #2
 800c508:	4a09      	ldr	r2, [pc, #36]	; (800c530 <xTaskPriorityDisinherit+0xd8>)
 800c50a:	441a      	add	r2, r3
 800c50c:	693b      	ldr	r3, [r7, #16]
 800c50e:	3304      	adds	r3, #4
 800c510:	4619      	mov	r1, r3
 800c512:	4610      	mov	r0, r2
 800c514:	f7fe fab1 	bl	800aa7a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800c518:	2301      	movs	r3, #1
 800c51a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c51c:	697b      	ldr	r3, [r7, #20]
	}
 800c51e:	4618      	mov	r0, r3
 800c520:	3718      	adds	r7, #24
 800c522:	46bd      	mov	sp, r7
 800c524:	bd80      	pop	{r7, pc}
 800c526:	bf00      	nop
 800c528:	20001578 	.word	0x20001578
 800c52c:	20001a54 	.word	0x20001a54
 800c530:	2000157c 	.word	0x2000157c

0800c534 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800c534:	b580      	push	{r7, lr}
 800c536:	b084      	sub	sp, #16
 800c538:	af00      	add	r7, sp, #0
 800c53a:	6078      	str	r0, [r7, #4]
 800c53c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800c53e:	4b21      	ldr	r3, [pc, #132]	; (800c5c4 <prvAddCurrentTaskToDelayedList+0x90>)
 800c540:	681b      	ldr	r3, [r3, #0]
 800c542:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c544:	4b20      	ldr	r3, [pc, #128]	; (800c5c8 <prvAddCurrentTaskToDelayedList+0x94>)
 800c546:	681b      	ldr	r3, [r3, #0]
 800c548:	3304      	adds	r3, #4
 800c54a:	4618      	mov	r0, r3
 800c54c:	f7fe faf2 	bl	800ab34 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800c550:	687b      	ldr	r3, [r7, #4]
 800c552:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c556:	d10a      	bne.n	800c56e <prvAddCurrentTaskToDelayedList+0x3a>
 800c558:	683b      	ldr	r3, [r7, #0]
 800c55a:	2b00      	cmp	r3, #0
 800c55c:	d007      	beq.n	800c56e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c55e:	4b1a      	ldr	r3, [pc, #104]	; (800c5c8 <prvAddCurrentTaskToDelayedList+0x94>)
 800c560:	681b      	ldr	r3, [r3, #0]
 800c562:	3304      	adds	r3, #4
 800c564:	4619      	mov	r1, r3
 800c566:	4819      	ldr	r0, [pc, #100]	; (800c5cc <prvAddCurrentTaskToDelayedList+0x98>)
 800c568:	f7fe fa87 	bl	800aa7a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800c56c:	e026      	b.n	800c5bc <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800c56e:	68fa      	ldr	r2, [r7, #12]
 800c570:	687b      	ldr	r3, [r7, #4]
 800c572:	4413      	add	r3, r2
 800c574:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800c576:	4b14      	ldr	r3, [pc, #80]	; (800c5c8 <prvAddCurrentTaskToDelayedList+0x94>)
 800c578:	681b      	ldr	r3, [r3, #0]
 800c57a:	68ba      	ldr	r2, [r7, #8]
 800c57c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800c57e:	68ba      	ldr	r2, [r7, #8]
 800c580:	68fb      	ldr	r3, [r7, #12]
 800c582:	429a      	cmp	r2, r3
 800c584:	d209      	bcs.n	800c59a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c586:	4b12      	ldr	r3, [pc, #72]	; (800c5d0 <prvAddCurrentTaskToDelayedList+0x9c>)
 800c588:	681a      	ldr	r2, [r3, #0]
 800c58a:	4b0f      	ldr	r3, [pc, #60]	; (800c5c8 <prvAddCurrentTaskToDelayedList+0x94>)
 800c58c:	681b      	ldr	r3, [r3, #0]
 800c58e:	3304      	adds	r3, #4
 800c590:	4619      	mov	r1, r3
 800c592:	4610      	mov	r0, r2
 800c594:	f7fe fa95 	bl	800aac2 <vListInsert>
}
 800c598:	e010      	b.n	800c5bc <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c59a:	4b0e      	ldr	r3, [pc, #56]	; (800c5d4 <prvAddCurrentTaskToDelayedList+0xa0>)
 800c59c:	681a      	ldr	r2, [r3, #0]
 800c59e:	4b0a      	ldr	r3, [pc, #40]	; (800c5c8 <prvAddCurrentTaskToDelayedList+0x94>)
 800c5a0:	681b      	ldr	r3, [r3, #0]
 800c5a2:	3304      	adds	r3, #4
 800c5a4:	4619      	mov	r1, r3
 800c5a6:	4610      	mov	r0, r2
 800c5a8:	f7fe fa8b 	bl	800aac2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800c5ac:	4b0a      	ldr	r3, [pc, #40]	; (800c5d8 <prvAddCurrentTaskToDelayedList+0xa4>)
 800c5ae:	681b      	ldr	r3, [r3, #0]
 800c5b0:	68ba      	ldr	r2, [r7, #8]
 800c5b2:	429a      	cmp	r2, r3
 800c5b4:	d202      	bcs.n	800c5bc <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800c5b6:	4a08      	ldr	r2, [pc, #32]	; (800c5d8 <prvAddCurrentTaskToDelayedList+0xa4>)
 800c5b8:	68bb      	ldr	r3, [r7, #8]
 800c5ba:	6013      	str	r3, [r2, #0]
}
 800c5bc:	bf00      	nop
 800c5be:	3710      	adds	r7, #16
 800c5c0:	46bd      	mov	sp, r7
 800c5c2:	bd80      	pop	{r7, pc}
 800c5c4:	20001a50 	.word	0x20001a50
 800c5c8:	20001578 	.word	0x20001578
 800c5cc:	20001a38 	.word	0x20001a38
 800c5d0:	20001a08 	.word	0x20001a08
 800c5d4:	20001a04 	.word	0x20001a04
 800c5d8:	20001a6c 	.word	0x20001a6c

0800c5dc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800c5dc:	b580      	push	{r7, lr}
 800c5de:	b08a      	sub	sp, #40	; 0x28
 800c5e0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800c5e2:	2300      	movs	r3, #0
 800c5e4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800c5e6:	f000 fb07 	bl	800cbf8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800c5ea:	4b1c      	ldr	r3, [pc, #112]	; (800c65c <xTimerCreateTimerTask+0x80>)
 800c5ec:	681b      	ldr	r3, [r3, #0]
 800c5ee:	2b00      	cmp	r3, #0
 800c5f0:	d021      	beq.n	800c636 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800c5f2:	2300      	movs	r3, #0
 800c5f4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800c5f6:	2300      	movs	r3, #0
 800c5f8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800c5fa:	1d3a      	adds	r2, r7, #4
 800c5fc:	f107 0108 	add.w	r1, r7, #8
 800c600:	f107 030c 	add.w	r3, r7, #12
 800c604:	4618      	mov	r0, r3
 800c606:	f7fe f9f1 	bl	800a9ec <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800c60a:	6879      	ldr	r1, [r7, #4]
 800c60c:	68bb      	ldr	r3, [r7, #8]
 800c60e:	68fa      	ldr	r2, [r7, #12]
 800c610:	9202      	str	r2, [sp, #8]
 800c612:	9301      	str	r3, [sp, #4]
 800c614:	2302      	movs	r3, #2
 800c616:	9300      	str	r3, [sp, #0]
 800c618:	2300      	movs	r3, #0
 800c61a:	460a      	mov	r2, r1
 800c61c:	4910      	ldr	r1, [pc, #64]	; (800c660 <xTimerCreateTimerTask+0x84>)
 800c61e:	4811      	ldr	r0, [pc, #68]	; (800c664 <xTimerCreateTimerTask+0x88>)
 800c620:	f7fe ffd8 	bl	800b5d4 <xTaskCreateStatic>
 800c624:	4603      	mov	r3, r0
 800c626:	4a10      	ldr	r2, [pc, #64]	; (800c668 <xTimerCreateTimerTask+0x8c>)
 800c628:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800c62a:	4b0f      	ldr	r3, [pc, #60]	; (800c668 <xTimerCreateTimerTask+0x8c>)
 800c62c:	681b      	ldr	r3, [r3, #0]
 800c62e:	2b00      	cmp	r3, #0
 800c630:	d001      	beq.n	800c636 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800c632:	2301      	movs	r3, #1
 800c634:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800c636:	697b      	ldr	r3, [r7, #20]
 800c638:	2b00      	cmp	r3, #0
 800c63a:	d10a      	bne.n	800c652 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800c63c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c640:	f383 8811 	msr	BASEPRI, r3
 800c644:	f3bf 8f6f 	isb	sy
 800c648:	f3bf 8f4f 	dsb	sy
 800c64c:	613b      	str	r3, [r7, #16]
}
 800c64e:	bf00      	nop
 800c650:	e7fe      	b.n	800c650 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800c652:	697b      	ldr	r3, [r7, #20]
}
 800c654:	4618      	mov	r0, r3
 800c656:	3718      	adds	r7, #24
 800c658:	46bd      	mov	sp, r7
 800c65a:	bd80      	pop	{r7, pc}
 800c65c:	20001aa8 	.word	0x20001aa8
 800c660:	0800ebf4 	.word	0x0800ebf4
 800c664:	0800c7a1 	.word	0x0800c7a1
 800c668:	20001aac 	.word	0x20001aac

0800c66c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800c66c:	b580      	push	{r7, lr}
 800c66e:	b08a      	sub	sp, #40	; 0x28
 800c670:	af00      	add	r7, sp, #0
 800c672:	60f8      	str	r0, [r7, #12]
 800c674:	60b9      	str	r1, [r7, #8]
 800c676:	607a      	str	r2, [r7, #4]
 800c678:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800c67a:	2300      	movs	r3, #0
 800c67c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800c67e:	68fb      	ldr	r3, [r7, #12]
 800c680:	2b00      	cmp	r3, #0
 800c682:	d10a      	bne.n	800c69a <xTimerGenericCommand+0x2e>
	__asm volatile
 800c684:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c688:	f383 8811 	msr	BASEPRI, r3
 800c68c:	f3bf 8f6f 	isb	sy
 800c690:	f3bf 8f4f 	dsb	sy
 800c694:	623b      	str	r3, [r7, #32]
}
 800c696:	bf00      	nop
 800c698:	e7fe      	b.n	800c698 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800c69a:	4b1a      	ldr	r3, [pc, #104]	; (800c704 <xTimerGenericCommand+0x98>)
 800c69c:	681b      	ldr	r3, [r3, #0]
 800c69e:	2b00      	cmp	r3, #0
 800c6a0:	d02a      	beq.n	800c6f8 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800c6a2:	68bb      	ldr	r3, [r7, #8]
 800c6a4:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800c6a6:	687b      	ldr	r3, [r7, #4]
 800c6a8:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800c6aa:	68fb      	ldr	r3, [r7, #12]
 800c6ac:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800c6ae:	68bb      	ldr	r3, [r7, #8]
 800c6b0:	2b05      	cmp	r3, #5
 800c6b2:	dc18      	bgt.n	800c6e6 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800c6b4:	f7ff feb2 	bl	800c41c <xTaskGetSchedulerState>
 800c6b8:	4603      	mov	r3, r0
 800c6ba:	2b02      	cmp	r3, #2
 800c6bc:	d109      	bne.n	800c6d2 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800c6be:	4b11      	ldr	r3, [pc, #68]	; (800c704 <xTimerGenericCommand+0x98>)
 800c6c0:	6818      	ldr	r0, [r3, #0]
 800c6c2:	f107 0110 	add.w	r1, r7, #16
 800c6c6:	2300      	movs	r3, #0
 800c6c8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c6ca:	f7fe fb9b 	bl	800ae04 <xQueueGenericSend>
 800c6ce:	6278      	str	r0, [r7, #36]	; 0x24
 800c6d0:	e012      	b.n	800c6f8 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800c6d2:	4b0c      	ldr	r3, [pc, #48]	; (800c704 <xTimerGenericCommand+0x98>)
 800c6d4:	6818      	ldr	r0, [r3, #0]
 800c6d6:	f107 0110 	add.w	r1, r7, #16
 800c6da:	2300      	movs	r3, #0
 800c6dc:	2200      	movs	r2, #0
 800c6de:	f7fe fb91 	bl	800ae04 <xQueueGenericSend>
 800c6e2:	6278      	str	r0, [r7, #36]	; 0x24
 800c6e4:	e008      	b.n	800c6f8 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800c6e6:	4b07      	ldr	r3, [pc, #28]	; (800c704 <xTimerGenericCommand+0x98>)
 800c6e8:	6818      	ldr	r0, [r3, #0]
 800c6ea:	f107 0110 	add.w	r1, r7, #16
 800c6ee:	2300      	movs	r3, #0
 800c6f0:	683a      	ldr	r2, [r7, #0]
 800c6f2:	f7fe fc85 	bl	800b000 <xQueueGenericSendFromISR>
 800c6f6:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800c6f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800c6fa:	4618      	mov	r0, r3
 800c6fc:	3728      	adds	r7, #40	; 0x28
 800c6fe:	46bd      	mov	sp, r7
 800c700:	bd80      	pop	{r7, pc}
 800c702:	bf00      	nop
 800c704:	20001aa8 	.word	0x20001aa8

0800c708 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800c708:	b580      	push	{r7, lr}
 800c70a:	b088      	sub	sp, #32
 800c70c:	af02      	add	r7, sp, #8
 800c70e:	6078      	str	r0, [r7, #4]
 800c710:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c712:	4b22      	ldr	r3, [pc, #136]	; (800c79c <prvProcessExpiredTimer+0x94>)
 800c714:	681b      	ldr	r3, [r3, #0]
 800c716:	68db      	ldr	r3, [r3, #12]
 800c718:	68db      	ldr	r3, [r3, #12]
 800c71a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c71c:	697b      	ldr	r3, [r7, #20]
 800c71e:	3304      	adds	r3, #4
 800c720:	4618      	mov	r0, r3
 800c722:	f7fe fa07 	bl	800ab34 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c726:	697b      	ldr	r3, [r7, #20]
 800c728:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c72c:	f003 0304 	and.w	r3, r3, #4
 800c730:	2b00      	cmp	r3, #0
 800c732:	d022      	beq.n	800c77a <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800c734:	697b      	ldr	r3, [r7, #20]
 800c736:	699a      	ldr	r2, [r3, #24]
 800c738:	687b      	ldr	r3, [r7, #4]
 800c73a:	18d1      	adds	r1, r2, r3
 800c73c:	687b      	ldr	r3, [r7, #4]
 800c73e:	683a      	ldr	r2, [r7, #0]
 800c740:	6978      	ldr	r0, [r7, #20]
 800c742:	f000 f8d1 	bl	800c8e8 <prvInsertTimerInActiveList>
 800c746:	4603      	mov	r3, r0
 800c748:	2b00      	cmp	r3, #0
 800c74a:	d01f      	beq.n	800c78c <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c74c:	2300      	movs	r3, #0
 800c74e:	9300      	str	r3, [sp, #0]
 800c750:	2300      	movs	r3, #0
 800c752:	687a      	ldr	r2, [r7, #4]
 800c754:	2100      	movs	r1, #0
 800c756:	6978      	ldr	r0, [r7, #20]
 800c758:	f7ff ff88 	bl	800c66c <xTimerGenericCommand>
 800c75c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800c75e:	693b      	ldr	r3, [r7, #16]
 800c760:	2b00      	cmp	r3, #0
 800c762:	d113      	bne.n	800c78c <prvProcessExpiredTimer+0x84>
	__asm volatile
 800c764:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c768:	f383 8811 	msr	BASEPRI, r3
 800c76c:	f3bf 8f6f 	isb	sy
 800c770:	f3bf 8f4f 	dsb	sy
 800c774:	60fb      	str	r3, [r7, #12]
}
 800c776:	bf00      	nop
 800c778:	e7fe      	b.n	800c778 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c77a:	697b      	ldr	r3, [r7, #20]
 800c77c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c780:	f023 0301 	bic.w	r3, r3, #1
 800c784:	b2da      	uxtb	r2, r3
 800c786:	697b      	ldr	r3, [r7, #20]
 800c788:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c78c:	697b      	ldr	r3, [r7, #20]
 800c78e:	6a1b      	ldr	r3, [r3, #32]
 800c790:	6978      	ldr	r0, [r7, #20]
 800c792:	4798      	blx	r3
}
 800c794:	bf00      	nop
 800c796:	3718      	adds	r7, #24
 800c798:	46bd      	mov	sp, r7
 800c79a:	bd80      	pop	{r7, pc}
 800c79c:	20001aa0 	.word	0x20001aa0

0800c7a0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800c7a0:	b580      	push	{r7, lr}
 800c7a2:	b084      	sub	sp, #16
 800c7a4:	af00      	add	r7, sp, #0
 800c7a6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c7a8:	f107 0308 	add.w	r3, r7, #8
 800c7ac:	4618      	mov	r0, r3
 800c7ae:	f000 f857 	bl	800c860 <prvGetNextExpireTime>
 800c7b2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800c7b4:	68bb      	ldr	r3, [r7, #8]
 800c7b6:	4619      	mov	r1, r3
 800c7b8:	68f8      	ldr	r0, [r7, #12]
 800c7ba:	f000 f803 	bl	800c7c4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800c7be:	f000 f8d5 	bl	800c96c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c7c2:	e7f1      	b.n	800c7a8 <prvTimerTask+0x8>

0800c7c4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800c7c4:	b580      	push	{r7, lr}
 800c7c6:	b084      	sub	sp, #16
 800c7c8:	af00      	add	r7, sp, #0
 800c7ca:	6078      	str	r0, [r7, #4]
 800c7cc:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800c7ce:	f7ff fa43 	bl	800bc58 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c7d2:	f107 0308 	add.w	r3, r7, #8
 800c7d6:	4618      	mov	r0, r3
 800c7d8:	f000 f866 	bl	800c8a8 <prvSampleTimeNow>
 800c7dc:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800c7de:	68bb      	ldr	r3, [r7, #8]
 800c7e0:	2b00      	cmp	r3, #0
 800c7e2:	d130      	bne.n	800c846 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800c7e4:	683b      	ldr	r3, [r7, #0]
 800c7e6:	2b00      	cmp	r3, #0
 800c7e8:	d10a      	bne.n	800c800 <prvProcessTimerOrBlockTask+0x3c>
 800c7ea:	687a      	ldr	r2, [r7, #4]
 800c7ec:	68fb      	ldr	r3, [r7, #12]
 800c7ee:	429a      	cmp	r2, r3
 800c7f0:	d806      	bhi.n	800c800 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800c7f2:	f7ff fa3f 	bl	800bc74 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800c7f6:	68f9      	ldr	r1, [r7, #12]
 800c7f8:	6878      	ldr	r0, [r7, #4]
 800c7fa:	f7ff ff85 	bl	800c708 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800c7fe:	e024      	b.n	800c84a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800c800:	683b      	ldr	r3, [r7, #0]
 800c802:	2b00      	cmp	r3, #0
 800c804:	d008      	beq.n	800c818 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800c806:	4b13      	ldr	r3, [pc, #76]	; (800c854 <prvProcessTimerOrBlockTask+0x90>)
 800c808:	681b      	ldr	r3, [r3, #0]
 800c80a:	681b      	ldr	r3, [r3, #0]
 800c80c:	2b00      	cmp	r3, #0
 800c80e:	d101      	bne.n	800c814 <prvProcessTimerOrBlockTask+0x50>
 800c810:	2301      	movs	r3, #1
 800c812:	e000      	b.n	800c816 <prvProcessTimerOrBlockTask+0x52>
 800c814:	2300      	movs	r3, #0
 800c816:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800c818:	4b0f      	ldr	r3, [pc, #60]	; (800c858 <prvProcessTimerOrBlockTask+0x94>)
 800c81a:	6818      	ldr	r0, [r3, #0]
 800c81c:	687a      	ldr	r2, [r7, #4]
 800c81e:	68fb      	ldr	r3, [r7, #12]
 800c820:	1ad3      	subs	r3, r2, r3
 800c822:	683a      	ldr	r2, [r7, #0]
 800c824:	4619      	mov	r1, r3
 800c826:	f7fe fea1 	bl	800b56c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800c82a:	f7ff fa23 	bl	800bc74 <xTaskResumeAll>
 800c82e:	4603      	mov	r3, r0
 800c830:	2b00      	cmp	r3, #0
 800c832:	d10a      	bne.n	800c84a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800c834:	4b09      	ldr	r3, [pc, #36]	; (800c85c <prvProcessTimerOrBlockTask+0x98>)
 800c836:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c83a:	601a      	str	r2, [r3, #0]
 800c83c:	f3bf 8f4f 	dsb	sy
 800c840:	f3bf 8f6f 	isb	sy
}
 800c844:	e001      	b.n	800c84a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800c846:	f7ff fa15 	bl	800bc74 <xTaskResumeAll>
}
 800c84a:	bf00      	nop
 800c84c:	3710      	adds	r7, #16
 800c84e:	46bd      	mov	sp, r7
 800c850:	bd80      	pop	{r7, pc}
 800c852:	bf00      	nop
 800c854:	20001aa4 	.word	0x20001aa4
 800c858:	20001aa8 	.word	0x20001aa8
 800c85c:	e000ed04 	.word	0xe000ed04

0800c860 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800c860:	b480      	push	{r7}
 800c862:	b085      	sub	sp, #20
 800c864:	af00      	add	r7, sp, #0
 800c866:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800c868:	4b0e      	ldr	r3, [pc, #56]	; (800c8a4 <prvGetNextExpireTime+0x44>)
 800c86a:	681b      	ldr	r3, [r3, #0]
 800c86c:	681b      	ldr	r3, [r3, #0]
 800c86e:	2b00      	cmp	r3, #0
 800c870:	d101      	bne.n	800c876 <prvGetNextExpireTime+0x16>
 800c872:	2201      	movs	r2, #1
 800c874:	e000      	b.n	800c878 <prvGetNextExpireTime+0x18>
 800c876:	2200      	movs	r2, #0
 800c878:	687b      	ldr	r3, [r7, #4]
 800c87a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800c87c:	687b      	ldr	r3, [r7, #4]
 800c87e:	681b      	ldr	r3, [r3, #0]
 800c880:	2b00      	cmp	r3, #0
 800c882:	d105      	bne.n	800c890 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c884:	4b07      	ldr	r3, [pc, #28]	; (800c8a4 <prvGetNextExpireTime+0x44>)
 800c886:	681b      	ldr	r3, [r3, #0]
 800c888:	68db      	ldr	r3, [r3, #12]
 800c88a:	681b      	ldr	r3, [r3, #0]
 800c88c:	60fb      	str	r3, [r7, #12]
 800c88e:	e001      	b.n	800c894 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800c890:	2300      	movs	r3, #0
 800c892:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800c894:	68fb      	ldr	r3, [r7, #12]
}
 800c896:	4618      	mov	r0, r3
 800c898:	3714      	adds	r7, #20
 800c89a:	46bd      	mov	sp, r7
 800c89c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8a0:	4770      	bx	lr
 800c8a2:	bf00      	nop
 800c8a4:	20001aa0 	.word	0x20001aa0

0800c8a8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800c8a8:	b580      	push	{r7, lr}
 800c8aa:	b084      	sub	sp, #16
 800c8ac:	af00      	add	r7, sp, #0
 800c8ae:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800c8b0:	f7ff fa7e 	bl	800bdb0 <xTaskGetTickCount>
 800c8b4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800c8b6:	4b0b      	ldr	r3, [pc, #44]	; (800c8e4 <prvSampleTimeNow+0x3c>)
 800c8b8:	681b      	ldr	r3, [r3, #0]
 800c8ba:	68fa      	ldr	r2, [r7, #12]
 800c8bc:	429a      	cmp	r2, r3
 800c8be:	d205      	bcs.n	800c8cc <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800c8c0:	f000 f936 	bl	800cb30 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800c8c4:	687b      	ldr	r3, [r7, #4]
 800c8c6:	2201      	movs	r2, #1
 800c8c8:	601a      	str	r2, [r3, #0]
 800c8ca:	e002      	b.n	800c8d2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800c8cc:	687b      	ldr	r3, [r7, #4]
 800c8ce:	2200      	movs	r2, #0
 800c8d0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800c8d2:	4a04      	ldr	r2, [pc, #16]	; (800c8e4 <prvSampleTimeNow+0x3c>)
 800c8d4:	68fb      	ldr	r3, [r7, #12]
 800c8d6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800c8d8:	68fb      	ldr	r3, [r7, #12]
}
 800c8da:	4618      	mov	r0, r3
 800c8dc:	3710      	adds	r7, #16
 800c8de:	46bd      	mov	sp, r7
 800c8e0:	bd80      	pop	{r7, pc}
 800c8e2:	bf00      	nop
 800c8e4:	20001ab0 	.word	0x20001ab0

0800c8e8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800c8e8:	b580      	push	{r7, lr}
 800c8ea:	b086      	sub	sp, #24
 800c8ec:	af00      	add	r7, sp, #0
 800c8ee:	60f8      	str	r0, [r7, #12]
 800c8f0:	60b9      	str	r1, [r7, #8]
 800c8f2:	607a      	str	r2, [r7, #4]
 800c8f4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800c8f6:	2300      	movs	r3, #0
 800c8f8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800c8fa:	68fb      	ldr	r3, [r7, #12]
 800c8fc:	68ba      	ldr	r2, [r7, #8]
 800c8fe:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c900:	68fb      	ldr	r3, [r7, #12]
 800c902:	68fa      	ldr	r2, [r7, #12]
 800c904:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800c906:	68ba      	ldr	r2, [r7, #8]
 800c908:	687b      	ldr	r3, [r7, #4]
 800c90a:	429a      	cmp	r2, r3
 800c90c:	d812      	bhi.n	800c934 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c90e:	687a      	ldr	r2, [r7, #4]
 800c910:	683b      	ldr	r3, [r7, #0]
 800c912:	1ad2      	subs	r2, r2, r3
 800c914:	68fb      	ldr	r3, [r7, #12]
 800c916:	699b      	ldr	r3, [r3, #24]
 800c918:	429a      	cmp	r2, r3
 800c91a:	d302      	bcc.n	800c922 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800c91c:	2301      	movs	r3, #1
 800c91e:	617b      	str	r3, [r7, #20]
 800c920:	e01b      	b.n	800c95a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800c922:	4b10      	ldr	r3, [pc, #64]	; (800c964 <prvInsertTimerInActiveList+0x7c>)
 800c924:	681a      	ldr	r2, [r3, #0]
 800c926:	68fb      	ldr	r3, [r7, #12]
 800c928:	3304      	adds	r3, #4
 800c92a:	4619      	mov	r1, r3
 800c92c:	4610      	mov	r0, r2
 800c92e:	f7fe f8c8 	bl	800aac2 <vListInsert>
 800c932:	e012      	b.n	800c95a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800c934:	687a      	ldr	r2, [r7, #4]
 800c936:	683b      	ldr	r3, [r7, #0]
 800c938:	429a      	cmp	r2, r3
 800c93a:	d206      	bcs.n	800c94a <prvInsertTimerInActiveList+0x62>
 800c93c:	68ba      	ldr	r2, [r7, #8]
 800c93e:	683b      	ldr	r3, [r7, #0]
 800c940:	429a      	cmp	r2, r3
 800c942:	d302      	bcc.n	800c94a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800c944:	2301      	movs	r3, #1
 800c946:	617b      	str	r3, [r7, #20]
 800c948:	e007      	b.n	800c95a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c94a:	4b07      	ldr	r3, [pc, #28]	; (800c968 <prvInsertTimerInActiveList+0x80>)
 800c94c:	681a      	ldr	r2, [r3, #0]
 800c94e:	68fb      	ldr	r3, [r7, #12]
 800c950:	3304      	adds	r3, #4
 800c952:	4619      	mov	r1, r3
 800c954:	4610      	mov	r0, r2
 800c956:	f7fe f8b4 	bl	800aac2 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800c95a:	697b      	ldr	r3, [r7, #20]
}
 800c95c:	4618      	mov	r0, r3
 800c95e:	3718      	adds	r7, #24
 800c960:	46bd      	mov	sp, r7
 800c962:	bd80      	pop	{r7, pc}
 800c964:	20001aa4 	.word	0x20001aa4
 800c968:	20001aa0 	.word	0x20001aa0

0800c96c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800c96c:	b580      	push	{r7, lr}
 800c96e:	b08e      	sub	sp, #56	; 0x38
 800c970:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c972:	e0ca      	b.n	800cb0a <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800c974:	687b      	ldr	r3, [r7, #4]
 800c976:	2b00      	cmp	r3, #0
 800c978:	da18      	bge.n	800c9ac <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800c97a:	1d3b      	adds	r3, r7, #4
 800c97c:	3304      	adds	r3, #4
 800c97e:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800c980:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c982:	2b00      	cmp	r3, #0
 800c984:	d10a      	bne.n	800c99c <prvProcessReceivedCommands+0x30>
	__asm volatile
 800c986:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c98a:	f383 8811 	msr	BASEPRI, r3
 800c98e:	f3bf 8f6f 	isb	sy
 800c992:	f3bf 8f4f 	dsb	sy
 800c996:	61fb      	str	r3, [r7, #28]
}
 800c998:	bf00      	nop
 800c99a:	e7fe      	b.n	800c99a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800c99c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c99e:	681b      	ldr	r3, [r3, #0]
 800c9a0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c9a2:	6850      	ldr	r0, [r2, #4]
 800c9a4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c9a6:	6892      	ldr	r2, [r2, #8]
 800c9a8:	4611      	mov	r1, r2
 800c9aa:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800c9ac:	687b      	ldr	r3, [r7, #4]
 800c9ae:	2b00      	cmp	r3, #0
 800c9b0:	f2c0 80aa 	blt.w	800cb08 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800c9b4:	68fb      	ldr	r3, [r7, #12]
 800c9b6:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800c9b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c9ba:	695b      	ldr	r3, [r3, #20]
 800c9bc:	2b00      	cmp	r3, #0
 800c9be:	d004      	beq.n	800c9ca <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c9c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c9c2:	3304      	adds	r3, #4
 800c9c4:	4618      	mov	r0, r3
 800c9c6:	f7fe f8b5 	bl	800ab34 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c9ca:	463b      	mov	r3, r7
 800c9cc:	4618      	mov	r0, r3
 800c9ce:	f7ff ff6b 	bl	800c8a8 <prvSampleTimeNow>
 800c9d2:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800c9d4:	687b      	ldr	r3, [r7, #4]
 800c9d6:	2b09      	cmp	r3, #9
 800c9d8:	f200 8097 	bhi.w	800cb0a <prvProcessReceivedCommands+0x19e>
 800c9dc:	a201      	add	r2, pc, #4	; (adr r2, 800c9e4 <prvProcessReceivedCommands+0x78>)
 800c9de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c9e2:	bf00      	nop
 800c9e4:	0800ca0d 	.word	0x0800ca0d
 800c9e8:	0800ca0d 	.word	0x0800ca0d
 800c9ec:	0800ca0d 	.word	0x0800ca0d
 800c9f0:	0800ca81 	.word	0x0800ca81
 800c9f4:	0800ca95 	.word	0x0800ca95
 800c9f8:	0800cadf 	.word	0x0800cadf
 800c9fc:	0800ca0d 	.word	0x0800ca0d
 800ca00:	0800ca0d 	.word	0x0800ca0d
 800ca04:	0800ca81 	.word	0x0800ca81
 800ca08:	0800ca95 	.word	0x0800ca95
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800ca0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ca0e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ca12:	f043 0301 	orr.w	r3, r3, #1
 800ca16:	b2da      	uxtb	r2, r3
 800ca18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ca1a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800ca1e:	68ba      	ldr	r2, [r7, #8]
 800ca20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ca22:	699b      	ldr	r3, [r3, #24]
 800ca24:	18d1      	adds	r1, r2, r3
 800ca26:	68bb      	ldr	r3, [r7, #8]
 800ca28:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ca2a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ca2c:	f7ff ff5c 	bl	800c8e8 <prvInsertTimerInActiveList>
 800ca30:	4603      	mov	r3, r0
 800ca32:	2b00      	cmp	r3, #0
 800ca34:	d069      	beq.n	800cb0a <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ca36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ca38:	6a1b      	ldr	r3, [r3, #32]
 800ca3a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ca3c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ca3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ca40:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ca44:	f003 0304 	and.w	r3, r3, #4
 800ca48:	2b00      	cmp	r3, #0
 800ca4a:	d05e      	beq.n	800cb0a <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800ca4c:	68ba      	ldr	r2, [r7, #8]
 800ca4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ca50:	699b      	ldr	r3, [r3, #24]
 800ca52:	441a      	add	r2, r3
 800ca54:	2300      	movs	r3, #0
 800ca56:	9300      	str	r3, [sp, #0]
 800ca58:	2300      	movs	r3, #0
 800ca5a:	2100      	movs	r1, #0
 800ca5c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ca5e:	f7ff fe05 	bl	800c66c <xTimerGenericCommand>
 800ca62:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800ca64:	6a3b      	ldr	r3, [r7, #32]
 800ca66:	2b00      	cmp	r3, #0
 800ca68:	d14f      	bne.n	800cb0a <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800ca6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca6e:	f383 8811 	msr	BASEPRI, r3
 800ca72:	f3bf 8f6f 	isb	sy
 800ca76:	f3bf 8f4f 	dsb	sy
 800ca7a:	61bb      	str	r3, [r7, #24]
}
 800ca7c:	bf00      	nop
 800ca7e:	e7fe      	b.n	800ca7e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ca80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ca82:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ca86:	f023 0301 	bic.w	r3, r3, #1
 800ca8a:	b2da      	uxtb	r2, r3
 800ca8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ca8e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800ca92:	e03a      	b.n	800cb0a <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800ca94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ca96:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ca9a:	f043 0301 	orr.w	r3, r3, #1
 800ca9e:	b2da      	uxtb	r2, r3
 800caa0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800caa2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800caa6:	68ba      	ldr	r2, [r7, #8]
 800caa8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800caaa:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800caac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800caae:	699b      	ldr	r3, [r3, #24]
 800cab0:	2b00      	cmp	r3, #0
 800cab2:	d10a      	bne.n	800caca <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800cab4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cab8:	f383 8811 	msr	BASEPRI, r3
 800cabc:	f3bf 8f6f 	isb	sy
 800cac0:	f3bf 8f4f 	dsb	sy
 800cac4:	617b      	str	r3, [r7, #20]
}
 800cac6:	bf00      	nop
 800cac8:	e7fe      	b.n	800cac8 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800caca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cacc:	699a      	ldr	r2, [r3, #24]
 800cace:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cad0:	18d1      	adds	r1, r2, r3
 800cad2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cad4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cad6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800cad8:	f7ff ff06 	bl	800c8e8 <prvInsertTimerInActiveList>
					break;
 800cadc:	e015      	b.n	800cb0a <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800cade:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cae0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cae4:	f003 0302 	and.w	r3, r3, #2
 800cae8:	2b00      	cmp	r3, #0
 800caea:	d103      	bne.n	800caf4 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800caec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800caee:	f000 fbdf 	bl	800d2b0 <vPortFree>
 800caf2:	e00a      	b.n	800cb0a <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800caf4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800caf6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cafa:	f023 0301 	bic.w	r3, r3, #1
 800cafe:	b2da      	uxtb	r2, r3
 800cb00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cb02:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800cb06:	e000      	b.n	800cb0a <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800cb08:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800cb0a:	4b08      	ldr	r3, [pc, #32]	; (800cb2c <prvProcessReceivedCommands+0x1c0>)
 800cb0c:	681b      	ldr	r3, [r3, #0]
 800cb0e:	1d39      	adds	r1, r7, #4
 800cb10:	2200      	movs	r2, #0
 800cb12:	4618      	mov	r0, r3
 800cb14:	f7fe fb10 	bl	800b138 <xQueueReceive>
 800cb18:	4603      	mov	r3, r0
 800cb1a:	2b00      	cmp	r3, #0
 800cb1c:	f47f af2a 	bne.w	800c974 <prvProcessReceivedCommands+0x8>
	}
}
 800cb20:	bf00      	nop
 800cb22:	bf00      	nop
 800cb24:	3730      	adds	r7, #48	; 0x30
 800cb26:	46bd      	mov	sp, r7
 800cb28:	bd80      	pop	{r7, pc}
 800cb2a:	bf00      	nop
 800cb2c:	20001aa8 	.word	0x20001aa8

0800cb30 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800cb30:	b580      	push	{r7, lr}
 800cb32:	b088      	sub	sp, #32
 800cb34:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800cb36:	e048      	b.n	800cbca <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800cb38:	4b2d      	ldr	r3, [pc, #180]	; (800cbf0 <prvSwitchTimerLists+0xc0>)
 800cb3a:	681b      	ldr	r3, [r3, #0]
 800cb3c:	68db      	ldr	r3, [r3, #12]
 800cb3e:	681b      	ldr	r3, [r3, #0]
 800cb40:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cb42:	4b2b      	ldr	r3, [pc, #172]	; (800cbf0 <prvSwitchTimerLists+0xc0>)
 800cb44:	681b      	ldr	r3, [r3, #0]
 800cb46:	68db      	ldr	r3, [r3, #12]
 800cb48:	68db      	ldr	r3, [r3, #12]
 800cb4a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800cb4c:	68fb      	ldr	r3, [r7, #12]
 800cb4e:	3304      	adds	r3, #4
 800cb50:	4618      	mov	r0, r3
 800cb52:	f7fd ffef 	bl	800ab34 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800cb56:	68fb      	ldr	r3, [r7, #12]
 800cb58:	6a1b      	ldr	r3, [r3, #32]
 800cb5a:	68f8      	ldr	r0, [r7, #12]
 800cb5c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800cb5e:	68fb      	ldr	r3, [r7, #12]
 800cb60:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cb64:	f003 0304 	and.w	r3, r3, #4
 800cb68:	2b00      	cmp	r3, #0
 800cb6a:	d02e      	beq.n	800cbca <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800cb6c:	68fb      	ldr	r3, [r7, #12]
 800cb6e:	699b      	ldr	r3, [r3, #24]
 800cb70:	693a      	ldr	r2, [r7, #16]
 800cb72:	4413      	add	r3, r2
 800cb74:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800cb76:	68ba      	ldr	r2, [r7, #8]
 800cb78:	693b      	ldr	r3, [r7, #16]
 800cb7a:	429a      	cmp	r2, r3
 800cb7c:	d90e      	bls.n	800cb9c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800cb7e:	68fb      	ldr	r3, [r7, #12]
 800cb80:	68ba      	ldr	r2, [r7, #8]
 800cb82:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800cb84:	68fb      	ldr	r3, [r7, #12]
 800cb86:	68fa      	ldr	r2, [r7, #12]
 800cb88:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800cb8a:	4b19      	ldr	r3, [pc, #100]	; (800cbf0 <prvSwitchTimerLists+0xc0>)
 800cb8c:	681a      	ldr	r2, [r3, #0]
 800cb8e:	68fb      	ldr	r3, [r7, #12]
 800cb90:	3304      	adds	r3, #4
 800cb92:	4619      	mov	r1, r3
 800cb94:	4610      	mov	r0, r2
 800cb96:	f7fd ff94 	bl	800aac2 <vListInsert>
 800cb9a:	e016      	b.n	800cbca <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800cb9c:	2300      	movs	r3, #0
 800cb9e:	9300      	str	r3, [sp, #0]
 800cba0:	2300      	movs	r3, #0
 800cba2:	693a      	ldr	r2, [r7, #16]
 800cba4:	2100      	movs	r1, #0
 800cba6:	68f8      	ldr	r0, [r7, #12]
 800cba8:	f7ff fd60 	bl	800c66c <xTimerGenericCommand>
 800cbac:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800cbae:	687b      	ldr	r3, [r7, #4]
 800cbb0:	2b00      	cmp	r3, #0
 800cbb2:	d10a      	bne.n	800cbca <prvSwitchTimerLists+0x9a>
	__asm volatile
 800cbb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cbb8:	f383 8811 	msr	BASEPRI, r3
 800cbbc:	f3bf 8f6f 	isb	sy
 800cbc0:	f3bf 8f4f 	dsb	sy
 800cbc4:	603b      	str	r3, [r7, #0]
}
 800cbc6:	bf00      	nop
 800cbc8:	e7fe      	b.n	800cbc8 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800cbca:	4b09      	ldr	r3, [pc, #36]	; (800cbf0 <prvSwitchTimerLists+0xc0>)
 800cbcc:	681b      	ldr	r3, [r3, #0]
 800cbce:	681b      	ldr	r3, [r3, #0]
 800cbd0:	2b00      	cmp	r3, #0
 800cbd2:	d1b1      	bne.n	800cb38 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800cbd4:	4b06      	ldr	r3, [pc, #24]	; (800cbf0 <prvSwitchTimerLists+0xc0>)
 800cbd6:	681b      	ldr	r3, [r3, #0]
 800cbd8:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800cbda:	4b06      	ldr	r3, [pc, #24]	; (800cbf4 <prvSwitchTimerLists+0xc4>)
 800cbdc:	681b      	ldr	r3, [r3, #0]
 800cbde:	4a04      	ldr	r2, [pc, #16]	; (800cbf0 <prvSwitchTimerLists+0xc0>)
 800cbe0:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800cbe2:	4a04      	ldr	r2, [pc, #16]	; (800cbf4 <prvSwitchTimerLists+0xc4>)
 800cbe4:	697b      	ldr	r3, [r7, #20]
 800cbe6:	6013      	str	r3, [r2, #0]
}
 800cbe8:	bf00      	nop
 800cbea:	3718      	adds	r7, #24
 800cbec:	46bd      	mov	sp, r7
 800cbee:	bd80      	pop	{r7, pc}
 800cbf0:	20001aa0 	.word	0x20001aa0
 800cbf4:	20001aa4 	.word	0x20001aa4

0800cbf8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800cbf8:	b580      	push	{r7, lr}
 800cbfa:	b082      	sub	sp, #8
 800cbfc:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800cbfe:	f000 f969 	bl	800ced4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800cc02:	4b15      	ldr	r3, [pc, #84]	; (800cc58 <prvCheckForValidListAndQueue+0x60>)
 800cc04:	681b      	ldr	r3, [r3, #0]
 800cc06:	2b00      	cmp	r3, #0
 800cc08:	d120      	bne.n	800cc4c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800cc0a:	4814      	ldr	r0, [pc, #80]	; (800cc5c <prvCheckForValidListAndQueue+0x64>)
 800cc0c:	f7fd ff08 	bl	800aa20 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800cc10:	4813      	ldr	r0, [pc, #76]	; (800cc60 <prvCheckForValidListAndQueue+0x68>)
 800cc12:	f7fd ff05 	bl	800aa20 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800cc16:	4b13      	ldr	r3, [pc, #76]	; (800cc64 <prvCheckForValidListAndQueue+0x6c>)
 800cc18:	4a10      	ldr	r2, [pc, #64]	; (800cc5c <prvCheckForValidListAndQueue+0x64>)
 800cc1a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800cc1c:	4b12      	ldr	r3, [pc, #72]	; (800cc68 <prvCheckForValidListAndQueue+0x70>)
 800cc1e:	4a10      	ldr	r2, [pc, #64]	; (800cc60 <prvCheckForValidListAndQueue+0x68>)
 800cc20:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800cc22:	2300      	movs	r3, #0
 800cc24:	9300      	str	r3, [sp, #0]
 800cc26:	4b11      	ldr	r3, [pc, #68]	; (800cc6c <prvCheckForValidListAndQueue+0x74>)
 800cc28:	4a11      	ldr	r2, [pc, #68]	; (800cc70 <prvCheckForValidListAndQueue+0x78>)
 800cc2a:	2110      	movs	r1, #16
 800cc2c:	200a      	movs	r0, #10
 800cc2e:	f7fe f813 	bl	800ac58 <xQueueGenericCreateStatic>
 800cc32:	4603      	mov	r3, r0
 800cc34:	4a08      	ldr	r2, [pc, #32]	; (800cc58 <prvCheckForValidListAndQueue+0x60>)
 800cc36:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800cc38:	4b07      	ldr	r3, [pc, #28]	; (800cc58 <prvCheckForValidListAndQueue+0x60>)
 800cc3a:	681b      	ldr	r3, [r3, #0]
 800cc3c:	2b00      	cmp	r3, #0
 800cc3e:	d005      	beq.n	800cc4c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800cc40:	4b05      	ldr	r3, [pc, #20]	; (800cc58 <prvCheckForValidListAndQueue+0x60>)
 800cc42:	681b      	ldr	r3, [r3, #0]
 800cc44:	490b      	ldr	r1, [pc, #44]	; (800cc74 <prvCheckForValidListAndQueue+0x7c>)
 800cc46:	4618      	mov	r0, r3
 800cc48:	f7fe fc66 	bl	800b518 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800cc4c:	f000 f972 	bl	800cf34 <vPortExitCritical>
}
 800cc50:	bf00      	nop
 800cc52:	46bd      	mov	sp, r7
 800cc54:	bd80      	pop	{r7, pc}
 800cc56:	bf00      	nop
 800cc58:	20001aa8 	.word	0x20001aa8
 800cc5c:	20001a78 	.word	0x20001a78
 800cc60:	20001a8c 	.word	0x20001a8c
 800cc64:	20001aa0 	.word	0x20001aa0
 800cc68:	20001aa4 	.word	0x20001aa4
 800cc6c:	20001b54 	.word	0x20001b54
 800cc70:	20001ab4 	.word	0x20001ab4
 800cc74:	0800ebfc 	.word	0x0800ebfc

0800cc78 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800cc78:	b480      	push	{r7}
 800cc7a:	b085      	sub	sp, #20
 800cc7c:	af00      	add	r7, sp, #0
 800cc7e:	60f8      	str	r0, [r7, #12]
 800cc80:	60b9      	str	r1, [r7, #8]
 800cc82:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800cc84:	68fb      	ldr	r3, [r7, #12]
 800cc86:	3b04      	subs	r3, #4
 800cc88:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800cc8a:	68fb      	ldr	r3, [r7, #12]
 800cc8c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800cc90:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800cc92:	68fb      	ldr	r3, [r7, #12]
 800cc94:	3b04      	subs	r3, #4
 800cc96:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800cc98:	68bb      	ldr	r3, [r7, #8]
 800cc9a:	f023 0201 	bic.w	r2, r3, #1
 800cc9e:	68fb      	ldr	r3, [r7, #12]
 800cca0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800cca2:	68fb      	ldr	r3, [r7, #12]
 800cca4:	3b04      	subs	r3, #4
 800cca6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800cca8:	4a0c      	ldr	r2, [pc, #48]	; (800ccdc <pxPortInitialiseStack+0x64>)
 800ccaa:	68fb      	ldr	r3, [r7, #12]
 800ccac:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800ccae:	68fb      	ldr	r3, [r7, #12]
 800ccb0:	3b14      	subs	r3, #20
 800ccb2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800ccb4:	687a      	ldr	r2, [r7, #4]
 800ccb6:	68fb      	ldr	r3, [r7, #12]
 800ccb8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800ccba:	68fb      	ldr	r3, [r7, #12]
 800ccbc:	3b04      	subs	r3, #4
 800ccbe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800ccc0:	68fb      	ldr	r3, [r7, #12]
 800ccc2:	f06f 0202 	mvn.w	r2, #2
 800ccc6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800ccc8:	68fb      	ldr	r3, [r7, #12]
 800ccca:	3b20      	subs	r3, #32
 800cccc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800ccce:	68fb      	ldr	r3, [r7, #12]
}
 800ccd0:	4618      	mov	r0, r3
 800ccd2:	3714      	adds	r7, #20
 800ccd4:	46bd      	mov	sp, r7
 800ccd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccda:	4770      	bx	lr
 800ccdc:	0800cce1 	.word	0x0800cce1

0800cce0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800cce0:	b480      	push	{r7}
 800cce2:	b085      	sub	sp, #20
 800cce4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800cce6:	2300      	movs	r3, #0
 800cce8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800ccea:	4b12      	ldr	r3, [pc, #72]	; (800cd34 <prvTaskExitError+0x54>)
 800ccec:	681b      	ldr	r3, [r3, #0]
 800ccee:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ccf2:	d00a      	beq.n	800cd0a <prvTaskExitError+0x2a>
	__asm volatile
 800ccf4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ccf8:	f383 8811 	msr	BASEPRI, r3
 800ccfc:	f3bf 8f6f 	isb	sy
 800cd00:	f3bf 8f4f 	dsb	sy
 800cd04:	60fb      	str	r3, [r7, #12]
}
 800cd06:	bf00      	nop
 800cd08:	e7fe      	b.n	800cd08 <prvTaskExitError+0x28>
	__asm volatile
 800cd0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd0e:	f383 8811 	msr	BASEPRI, r3
 800cd12:	f3bf 8f6f 	isb	sy
 800cd16:	f3bf 8f4f 	dsb	sy
 800cd1a:	60bb      	str	r3, [r7, #8]
}
 800cd1c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800cd1e:	bf00      	nop
 800cd20:	687b      	ldr	r3, [r7, #4]
 800cd22:	2b00      	cmp	r3, #0
 800cd24:	d0fc      	beq.n	800cd20 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800cd26:	bf00      	nop
 800cd28:	bf00      	nop
 800cd2a:	3714      	adds	r7, #20
 800cd2c:	46bd      	mov	sp, r7
 800cd2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd32:	4770      	bx	lr
 800cd34:	20000570 	.word	0x20000570
	...

0800cd40 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800cd40:	4b07      	ldr	r3, [pc, #28]	; (800cd60 <pxCurrentTCBConst2>)
 800cd42:	6819      	ldr	r1, [r3, #0]
 800cd44:	6808      	ldr	r0, [r1, #0]
 800cd46:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd4a:	f380 8809 	msr	PSP, r0
 800cd4e:	f3bf 8f6f 	isb	sy
 800cd52:	f04f 0000 	mov.w	r0, #0
 800cd56:	f380 8811 	msr	BASEPRI, r0
 800cd5a:	4770      	bx	lr
 800cd5c:	f3af 8000 	nop.w

0800cd60 <pxCurrentTCBConst2>:
 800cd60:	20001578 	.word	0x20001578
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800cd64:	bf00      	nop
 800cd66:	bf00      	nop

0800cd68 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800cd68:	4808      	ldr	r0, [pc, #32]	; (800cd8c <prvPortStartFirstTask+0x24>)
 800cd6a:	6800      	ldr	r0, [r0, #0]
 800cd6c:	6800      	ldr	r0, [r0, #0]
 800cd6e:	f380 8808 	msr	MSP, r0
 800cd72:	f04f 0000 	mov.w	r0, #0
 800cd76:	f380 8814 	msr	CONTROL, r0
 800cd7a:	b662      	cpsie	i
 800cd7c:	b661      	cpsie	f
 800cd7e:	f3bf 8f4f 	dsb	sy
 800cd82:	f3bf 8f6f 	isb	sy
 800cd86:	df00      	svc	0
 800cd88:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800cd8a:	bf00      	nop
 800cd8c:	e000ed08 	.word	0xe000ed08

0800cd90 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800cd90:	b580      	push	{r7, lr}
 800cd92:	b086      	sub	sp, #24
 800cd94:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800cd96:	4b46      	ldr	r3, [pc, #280]	; (800ceb0 <xPortStartScheduler+0x120>)
 800cd98:	681b      	ldr	r3, [r3, #0]
 800cd9a:	4a46      	ldr	r2, [pc, #280]	; (800ceb4 <xPortStartScheduler+0x124>)
 800cd9c:	4293      	cmp	r3, r2
 800cd9e:	d10a      	bne.n	800cdb6 <xPortStartScheduler+0x26>
	__asm volatile
 800cda0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cda4:	f383 8811 	msr	BASEPRI, r3
 800cda8:	f3bf 8f6f 	isb	sy
 800cdac:	f3bf 8f4f 	dsb	sy
 800cdb0:	613b      	str	r3, [r7, #16]
}
 800cdb2:	bf00      	nop
 800cdb4:	e7fe      	b.n	800cdb4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800cdb6:	4b3e      	ldr	r3, [pc, #248]	; (800ceb0 <xPortStartScheduler+0x120>)
 800cdb8:	681b      	ldr	r3, [r3, #0]
 800cdba:	4a3f      	ldr	r2, [pc, #252]	; (800ceb8 <xPortStartScheduler+0x128>)
 800cdbc:	4293      	cmp	r3, r2
 800cdbe:	d10a      	bne.n	800cdd6 <xPortStartScheduler+0x46>
	__asm volatile
 800cdc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cdc4:	f383 8811 	msr	BASEPRI, r3
 800cdc8:	f3bf 8f6f 	isb	sy
 800cdcc:	f3bf 8f4f 	dsb	sy
 800cdd0:	60fb      	str	r3, [r7, #12]
}
 800cdd2:	bf00      	nop
 800cdd4:	e7fe      	b.n	800cdd4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800cdd6:	4b39      	ldr	r3, [pc, #228]	; (800cebc <xPortStartScheduler+0x12c>)
 800cdd8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800cdda:	697b      	ldr	r3, [r7, #20]
 800cddc:	781b      	ldrb	r3, [r3, #0]
 800cdde:	b2db      	uxtb	r3, r3
 800cde0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800cde2:	697b      	ldr	r3, [r7, #20]
 800cde4:	22ff      	movs	r2, #255	; 0xff
 800cde6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800cde8:	697b      	ldr	r3, [r7, #20]
 800cdea:	781b      	ldrb	r3, [r3, #0]
 800cdec:	b2db      	uxtb	r3, r3
 800cdee:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800cdf0:	78fb      	ldrb	r3, [r7, #3]
 800cdf2:	b2db      	uxtb	r3, r3
 800cdf4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800cdf8:	b2da      	uxtb	r2, r3
 800cdfa:	4b31      	ldr	r3, [pc, #196]	; (800cec0 <xPortStartScheduler+0x130>)
 800cdfc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800cdfe:	4b31      	ldr	r3, [pc, #196]	; (800cec4 <xPortStartScheduler+0x134>)
 800ce00:	2207      	movs	r2, #7
 800ce02:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ce04:	e009      	b.n	800ce1a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800ce06:	4b2f      	ldr	r3, [pc, #188]	; (800cec4 <xPortStartScheduler+0x134>)
 800ce08:	681b      	ldr	r3, [r3, #0]
 800ce0a:	3b01      	subs	r3, #1
 800ce0c:	4a2d      	ldr	r2, [pc, #180]	; (800cec4 <xPortStartScheduler+0x134>)
 800ce0e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800ce10:	78fb      	ldrb	r3, [r7, #3]
 800ce12:	b2db      	uxtb	r3, r3
 800ce14:	005b      	lsls	r3, r3, #1
 800ce16:	b2db      	uxtb	r3, r3
 800ce18:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ce1a:	78fb      	ldrb	r3, [r7, #3]
 800ce1c:	b2db      	uxtb	r3, r3
 800ce1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ce22:	2b80      	cmp	r3, #128	; 0x80
 800ce24:	d0ef      	beq.n	800ce06 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800ce26:	4b27      	ldr	r3, [pc, #156]	; (800cec4 <xPortStartScheduler+0x134>)
 800ce28:	681b      	ldr	r3, [r3, #0]
 800ce2a:	f1c3 0307 	rsb	r3, r3, #7
 800ce2e:	2b04      	cmp	r3, #4
 800ce30:	d00a      	beq.n	800ce48 <xPortStartScheduler+0xb8>
	__asm volatile
 800ce32:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce36:	f383 8811 	msr	BASEPRI, r3
 800ce3a:	f3bf 8f6f 	isb	sy
 800ce3e:	f3bf 8f4f 	dsb	sy
 800ce42:	60bb      	str	r3, [r7, #8]
}
 800ce44:	bf00      	nop
 800ce46:	e7fe      	b.n	800ce46 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800ce48:	4b1e      	ldr	r3, [pc, #120]	; (800cec4 <xPortStartScheduler+0x134>)
 800ce4a:	681b      	ldr	r3, [r3, #0]
 800ce4c:	021b      	lsls	r3, r3, #8
 800ce4e:	4a1d      	ldr	r2, [pc, #116]	; (800cec4 <xPortStartScheduler+0x134>)
 800ce50:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800ce52:	4b1c      	ldr	r3, [pc, #112]	; (800cec4 <xPortStartScheduler+0x134>)
 800ce54:	681b      	ldr	r3, [r3, #0]
 800ce56:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800ce5a:	4a1a      	ldr	r2, [pc, #104]	; (800cec4 <xPortStartScheduler+0x134>)
 800ce5c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800ce5e:	687b      	ldr	r3, [r7, #4]
 800ce60:	b2da      	uxtb	r2, r3
 800ce62:	697b      	ldr	r3, [r7, #20]
 800ce64:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800ce66:	4b18      	ldr	r3, [pc, #96]	; (800cec8 <xPortStartScheduler+0x138>)
 800ce68:	681b      	ldr	r3, [r3, #0]
 800ce6a:	4a17      	ldr	r2, [pc, #92]	; (800cec8 <xPortStartScheduler+0x138>)
 800ce6c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800ce70:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800ce72:	4b15      	ldr	r3, [pc, #84]	; (800cec8 <xPortStartScheduler+0x138>)
 800ce74:	681b      	ldr	r3, [r3, #0]
 800ce76:	4a14      	ldr	r2, [pc, #80]	; (800cec8 <xPortStartScheduler+0x138>)
 800ce78:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800ce7c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800ce7e:	f000 f8dd 	bl	800d03c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800ce82:	4b12      	ldr	r3, [pc, #72]	; (800cecc <xPortStartScheduler+0x13c>)
 800ce84:	2200      	movs	r2, #0
 800ce86:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800ce88:	f000 f8fc 	bl	800d084 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800ce8c:	4b10      	ldr	r3, [pc, #64]	; (800ced0 <xPortStartScheduler+0x140>)
 800ce8e:	681b      	ldr	r3, [r3, #0]
 800ce90:	4a0f      	ldr	r2, [pc, #60]	; (800ced0 <xPortStartScheduler+0x140>)
 800ce92:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800ce96:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800ce98:	f7ff ff66 	bl	800cd68 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800ce9c:	f7ff f852 	bl	800bf44 <vTaskSwitchContext>
	prvTaskExitError();
 800cea0:	f7ff ff1e 	bl	800cce0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800cea4:	2300      	movs	r3, #0
}
 800cea6:	4618      	mov	r0, r3
 800cea8:	3718      	adds	r7, #24
 800ceaa:	46bd      	mov	sp, r7
 800ceac:	bd80      	pop	{r7, pc}
 800ceae:	bf00      	nop
 800ceb0:	e000ed00 	.word	0xe000ed00
 800ceb4:	410fc271 	.word	0x410fc271
 800ceb8:	410fc270 	.word	0x410fc270
 800cebc:	e000e400 	.word	0xe000e400
 800cec0:	20001ba4 	.word	0x20001ba4
 800cec4:	20001ba8 	.word	0x20001ba8
 800cec8:	e000ed20 	.word	0xe000ed20
 800cecc:	20000570 	.word	0x20000570
 800ced0:	e000ef34 	.word	0xe000ef34

0800ced4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800ced4:	b480      	push	{r7}
 800ced6:	b083      	sub	sp, #12
 800ced8:	af00      	add	r7, sp, #0
	__asm volatile
 800ceda:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cede:	f383 8811 	msr	BASEPRI, r3
 800cee2:	f3bf 8f6f 	isb	sy
 800cee6:	f3bf 8f4f 	dsb	sy
 800ceea:	607b      	str	r3, [r7, #4]
}
 800ceec:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800ceee:	4b0f      	ldr	r3, [pc, #60]	; (800cf2c <vPortEnterCritical+0x58>)
 800cef0:	681b      	ldr	r3, [r3, #0]
 800cef2:	3301      	adds	r3, #1
 800cef4:	4a0d      	ldr	r2, [pc, #52]	; (800cf2c <vPortEnterCritical+0x58>)
 800cef6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800cef8:	4b0c      	ldr	r3, [pc, #48]	; (800cf2c <vPortEnterCritical+0x58>)
 800cefa:	681b      	ldr	r3, [r3, #0]
 800cefc:	2b01      	cmp	r3, #1
 800cefe:	d10f      	bne.n	800cf20 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800cf00:	4b0b      	ldr	r3, [pc, #44]	; (800cf30 <vPortEnterCritical+0x5c>)
 800cf02:	681b      	ldr	r3, [r3, #0]
 800cf04:	b2db      	uxtb	r3, r3
 800cf06:	2b00      	cmp	r3, #0
 800cf08:	d00a      	beq.n	800cf20 <vPortEnterCritical+0x4c>
	__asm volatile
 800cf0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf0e:	f383 8811 	msr	BASEPRI, r3
 800cf12:	f3bf 8f6f 	isb	sy
 800cf16:	f3bf 8f4f 	dsb	sy
 800cf1a:	603b      	str	r3, [r7, #0]
}
 800cf1c:	bf00      	nop
 800cf1e:	e7fe      	b.n	800cf1e <vPortEnterCritical+0x4a>
	}
}
 800cf20:	bf00      	nop
 800cf22:	370c      	adds	r7, #12
 800cf24:	46bd      	mov	sp, r7
 800cf26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf2a:	4770      	bx	lr
 800cf2c:	20000570 	.word	0x20000570
 800cf30:	e000ed04 	.word	0xe000ed04

0800cf34 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800cf34:	b480      	push	{r7}
 800cf36:	b083      	sub	sp, #12
 800cf38:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800cf3a:	4b12      	ldr	r3, [pc, #72]	; (800cf84 <vPortExitCritical+0x50>)
 800cf3c:	681b      	ldr	r3, [r3, #0]
 800cf3e:	2b00      	cmp	r3, #0
 800cf40:	d10a      	bne.n	800cf58 <vPortExitCritical+0x24>
	__asm volatile
 800cf42:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf46:	f383 8811 	msr	BASEPRI, r3
 800cf4a:	f3bf 8f6f 	isb	sy
 800cf4e:	f3bf 8f4f 	dsb	sy
 800cf52:	607b      	str	r3, [r7, #4]
}
 800cf54:	bf00      	nop
 800cf56:	e7fe      	b.n	800cf56 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800cf58:	4b0a      	ldr	r3, [pc, #40]	; (800cf84 <vPortExitCritical+0x50>)
 800cf5a:	681b      	ldr	r3, [r3, #0]
 800cf5c:	3b01      	subs	r3, #1
 800cf5e:	4a09      	ldr	r2, [pc, #36]	; (800cf84 <vPortExitCritical+0x50>)
 800cf60:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800cf62:	4b08      	ldr	r3, [pc, #32]	; (800cf84 <vPortExitCritical+0x50>)
 800cf64:	681b      	ldr	r3, [r3, #0]
 800cf66:	2b00      	cmp	r3, #0
 800cf68:	d105      	bne.n	800cf76 <vPortExitCritical+0x42>
 800cf6a:	2300      	movs	r3, #0
 800cf6c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800cf6e:	683b      	ldr	r3, [r7, #0]
 800cf70:	f383 8811 	msr	BASEPRI, r3
}
 800cf74:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800cf76:	bf00      	nop
 800cf78:	370c      	adds	r7, #12
 800cf7a:	46bd      	mov	sp, r7
 800cf7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf80:	4770      	bx	lr
 800cf82:	bf00      	nop
 800cf84:	20000570 	.word	0x20000570
	...

0800cf90 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800cf90:	f3ef 8009 	mrs	r0, PSP
 800cf94:	f3bf 8f6f 	isb	sy
 800cf98:	4b15      	ldr	r3, [pc, #84]	; (800cff0 <pxCurrentTCBConst>)
 800cf9a:	681a      	ldr	r2, [r3, #0]
 800cf9c:	f01e 0f10 	tst.w	lr, #16
 800cfa0:	bf08      	it	eq
 800cfa2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800cfa6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cfaa:	6010      	str	r0, [r2, #0]
 800cfac:	e92d 0009 	stmdb	sp!, {r0, r3}
 800cfb0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800cfb4:	f380 8811 	msr	BASEPRI, r0
 800cfb8:	f3bf 8f4f 	dsb	sy
 800cfbc:	f3bf 8f6f 	isb	sy
 800cfc0:	f7fe ffc0 	bl	800bf44 <vTaskSwitchContext>
 800cfc4:	f04f 0000 	mov.w	r0, #0
 800cfc8:	f380 8811 	msr	BASEPRI, r0
 800cfcc:	bc09      	pop	{r0, r3}
 800cfce:	6819      	ldr	r1, [r3, #0]
 800cfd0:	6808      	ldr	r0, [r1, #0]
 800cfd2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cfd6:	f01e 0f10 	tst.w	lr, #16
 800cfda:	bf08      	it	eq
 800cfdc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800cfe0:	f380 8809 	msr	PSP, r0
 800cfe4:	f3bf 8f6f 	isb	sy
 800cfe8:	4770      	bx	lr
 800cfea:	bf00      	nop
 800cfec:	f3af 8000 	nop.w

0800cff0 <pxCurrentTCBConst>:
 800cff0:	20001578 	.word	0x20001578
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800cff4:	bf00      	nop
 800cff6:	bf00      	nop

0800cff8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800cff8:	b580      	push	{r7, lr}
 800cffa:	b082      	sub	sp, #8
 800cffc:	af00      	add	r7, sp, #0
	__asm volatile
 800cffe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d002:	f383 8811 	msr	BASEPRI, r3
 800d006:	f3bf 8f6f 	isb	sy
 800d00a:	f3bf 8f4f 	dsb	sy
 800d00e:	607b      	str	r3, [r7, #4]
}
 800d010:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800d012:	f7fe fedd 	bl	800bdd0 <xTaskIncrementTick>
 800d016:	4603      	mov	r3, r0
 800d018:	2b00      	cmp	r3, #0
 800d01a:	d003      	beq.n	800d024 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800d01c:	4b06      	ldr	r3, [pc, #24]	; (800d038 <xPortSysTickHandler+0x40>)
 800d01e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d022:	601a      	str	r2, [r3, #0]
 800d024:	2300      	movs	r3, #0
 800d026:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d028:	683b      	ldr	r3, [r7, #0]
 800d02a:	f383 8811 	msr	BASEPRI, r3
}
 800d02e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800d030:	bf00      	nop
 800d032:	3708      	adds	r7, #8
 800d034:	46bd      	mov	sp, r7
 800d036:	bd80      	pop	{r7, pc}
 800d038:	e000ed04 	.word	0xe000ed04

0800d03c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800d03c:	b480      	push	{r7}
 800d03e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800d040:	4b0b      	ldr	r3, [pc, #44]	; (800d070 <vPortSetupTimerInterrupt+0x34>)
 800d042:	2200      	movs	r2, #0
 800d044:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800d046:	4b0b      	ldr	r3, [pc, #44]	; (800d074 <vPortSetupTimerInterrupt+0x38>)
 800d048:	2200      	movs	r2, #0
 800d04a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800d04c:	4b0a      	ldr	r3, [pc, #40]	; (800d078 <vPortSetupTimerInterrupt+0x3c>)
 800d04e:	681b      	ldr	r3, [r3, #0]
 800d050:	4a0a      	ldr	r2, [pc, #40]	; (800d07c <vPortSetupTimerInterrupt+0x40>)
 800d052:	fba2 2303 	umull	r2, r3, r2, r3
 800d056:	099b      	lsrs	r3, r3, #6
 800d058:	4a09      	ldr	r2, [pc, #36]	; (800d080 <vPortSetupTimerInterrupt+0x44>)
 800d05a:	3b01      	subs	r3, #1
 800d05c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800d05e:	4b04      	ldr	r3, [pc, #16]	; (800d070 <vPortSetupTimerInterrupt+0x34>)
 800d060:	2207      	movs	r2, #7
 800d062:	601a      	str	r2, [r3, #0]
}
 800d064:	bf00      	nop
 800d066:	46bd      	mov	sp, r7
 800d068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d06c:	4770      	bx	lr
 800d06e:	bf00      	nop
 800d070:	e000e010 	.word	0xe000e010
 800d074:	e000e018 	.word	0xe000e018
 800d078:	200004d8 	.word	0x200004d8
 800d07c:	10624dd3 	.word	0x10624dd3
 800d080:	e000e014 	.word	0xe000e014

0800d084 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800d084:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800d094 <vPortEnableVFP+0x10>
 800d088:	6801      	ldr	r1, [r0, #0]
 800d08a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800d08e:	6001      	str	r1, [r0, #0]
 800d090:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800d092:	bf00      	nop
 800d094:	e000ed88 	.word	0xe000ed88

0800d098 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800d098:	b480      	push	{r7}
 800d09a:	b085      	sub	sp, #20
 800d09c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800d09e:	f3ef 8305 	mrs	r3, IPSR
 800d0a2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800d0a4:	68fb      	ldr	r3, [r7, #12]
 800d0a6:	2b0f      	cmp	r3, #15
 800d0a8:	d914      	bls.n	800d0d4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800d0aa:	4a17      	ldr	r2, [pc, #92]	; (800d108 <vPortValidateInterruptPriority+0x70>)
 800d0ac:	68fb      	ldr	r3, [r7, #12]
 800d0ae:	4413      	add	r3, r2
 800d0b0:	781b      	ldrb	r3, [r3, #0]
 800d0b2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800d0b4:	4b15      	ldr	r3, [pc, #84]	; (800d10c <vPortValidateInterruptPriority+0x74>)
 800d0b6:	781b      	ldrb	r3, [r3, #0]
 800d0b8:	7afa      	ldrb	r2, [r7, #11]
 800d0ba:	429a      	cmp	r2, r3
 800d0bc:	d20a      	bcs.n	800d0d4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800d0be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d0c2:	f383 8811 	msr	BASEPRI, r3
 800d0c6:	f3bf 8f6f 	isb	sy
 800d0ca:	f3bf 8f4f 	dsb	sy
 800d0ce:	607b      	str	r3, [r7, #4]
}
 800d0d0:	bf00      	nop
 800d0d2:	e7fe      	b.n	800d0d2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800d0d4:	4b0e      	ldr	r3, [pc, #56]	; (800d110 <vPortValidateInterruptPriority+0x78>)
 800d0d6:	681b      	ldr	r3, [r3, #0]
 800d0d8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800d0dc:	4b0d      	ldr	r3, [pc, #52]	; (800d114 <vPortValidateInterruptPriority+0x7c>)
 800d0de:	681b      	ldr	r3, [r3, #0]
 800d0e0:	429a      	cmp	r2, r3
 800d0e2:	d90a      	bls.n	800d0fa <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800d0e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d0e8:	f383 8811 	msr	BASEPRI, r3
 800d0ec:	f3bf 8f6f 	isb	sy
 800d0f0:	f3bf 8f4f 	dsb	sy
 800d0f4:	603b      	str	r3, [r7, #0]
}
 800d0f6:	bf00      	nop
 800d0f8:	e7fe      	b.n	800d0f8 <vPortValidateInterruptPriority+0x60>
	}
 800d0fa:	bf00      	nop
 800d0fc:	3714      	adds	r7, #20
 800d0fe:	46bd      	mov	sp, r7
 800d100:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d104:	4770      	bx	lr
 800d106:	bf00      	nop
 800d108:	e000e3f0 	.word	0xe000e3f0
 800d10c:	20001ba4 	.word	0x20001ba4
 800d110:	e000ed0c 	.word	0xe000ed0c
 800d114:	20001ba8 	.word	0x20001ba8

0800d118 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800d118:	b580      	push	{r7, lr}
 800d11a:	b08a      	sub	sp, #40	; 0x28
 800d11c:	af00      	add	r7, sp, #0
 800d11e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800d120:	2300      	movs	r3, #0
 800d122:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800d124:	f7fe fd98 	bl	800bc58 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800d128:	4b5b      	ldr	r3, [pc, #364]	; (800d298 <pvPortMalloc+0x180>)
 800d12a:	681b      	ldr	r3, [r3, #0]
 800d12c:	2b00      	cmp	r3, #0
 800d12e:	d101      	bne.n	800d134 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800d130:	f000 f920 	bl	800d374 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800d134:	4b59      	ldr	r3, [pc, #356]	; (800d29c <pvPortMalloc+0x184>)
 800d136:	681a      	ldr	r2, [r3, #0]
 800d138:	687b      	ldr	r3, [r7, #4]
 800d13a:	4013      	ands	r3, r2
 800d13c:	2b00      	cmp	r3, #0
 800d13e:	f040 8093 	bne.w	800d268 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800d142:	687b      	ldr	r3, [r7, #4]
 800d144:	2b00      	cmp	r3, #0
 800d146:	d01d      	beq.n	800d184 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800d148:	2208      	movs	r2, #8
 800d14a:	687b      	ldr	r3, [r7, #4]
 800d14c:	4413      	add	r3, r2
 800d14e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800d150:	687b      	ldr	r3, [r7, #4]
 800d152:	f003 0307 	and.w	r3, r3, #7
 800d156:	2b00      	cmp	r3, #0
 800d158:	d014      	beq.n	800d184 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800d15a:	687b      	ldr	r3, [r7, #4]
 800d15c:	f023 0307 	bic.w	r3, r3, #7
 800d160:	3308      	adds	r3, #8
 800d162:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d164:	687b      	ldr	r3, [r7, #4]
 800d166:	f003 0307 	and.w	r3, r3, #7
 800d16a:	2b00      	cmp	r3, #0
 800d16c:	d00a      	beq.n	800d184 <pvPortMalloc+0x6c>
	__asm volatile
 800d16e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d172:	f383 8811 	msr	BASEPRI, r3
 800d176:	f3bf 8f6f 	isb	sy
 800d17a:	f3bf 8f4f 	dsb	sy
 800d17e:	617b      	str	r3, [r7, #20]
}
 800d180:	bf00      	nop
 800d182:	e7fe      	b.n	800d182 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800d184:	687b      	ldr	r3, [r7, #4]
 800d186:	2b00      	cmp	r3, #0
 800d188:	d06e      	beq.n	800d268 <pvPortMalloc+0x150>
 800d18a:	4b45      	ldr	r3, [pc, #276]	; (800d2a0 <pvPortMalloc+0x188>)
 800d18c:	681b      	ldr	r3, [r3, #0]
 800d18e:	687a      	ldr	r2, [r7, #4]
 800d190:	429a      	cmp	r2, r3
 800d192:	d869      	bhi.n	800d268 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800d194:	4b43      	ldr	r3, [pc, #268]	; (800d2a4 <pvPortMalloc+0x18c>)
 800d196:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800d198:	4b42      	ldr	r3, [pc, #264]	; (800d2a4 <pvPortMalloc+0x18c>)
 800d19a:	681b      	ldr	r3, [r3, #0]
 800d19c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d19e:	e004      	b.n	800d1aa <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800d1a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d1a2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800d1a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d1a6:	681b      	ldr	r3, [r3, #0]
 800d1a8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d1aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d1ac:	685b      	ldr	r3, [r3, #4]
 800d1ae:	687a      	ldr	r2, [r7, #4]
 800d1b0:	429a      	cmp	r2, r3
 800d1b2:	d903      	bls.n	800d1bc <pvPortMalloc+0xa4>
 800d1b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d1b6:	681b      	ldr	r3, [r3, #0]
 800d1b8:	2b00      	cmp	r3, #0
 800d1ba:	d1f1      	bne.n	800d1a0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800d1bc:	4b36      	ldr	r3, [pc, #216]	; (800d298 <pvPortMalloc+0x180>)
 800d1be:	681b      	ldr	r3, [r3, #0]
 800d1c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d1c2:	429a      	cmp	r2, r3
 800d1c4:	d050      	beq.n	800d268 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800d1c6:	6a3b      	ldr	r3, [r7, #32]
 800d1c8:	681b      	ldr	r3, [r3, #0]
 800d1ca:	2208      	movs	r2, #8
 800d1cc:	4413      	add	r3, r2
 800d1ce:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800d1d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d1d2:	681a      	ldr	r2, [r3, #0]
 800d1d4:	6a3b      	ldr	r3, [r7, #32]
 800d1d6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800d1d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d1da:	685a      	ldr	r2, [r3, #4]
 800d1dc:	687b      	ldr	r3, [r7, #4]
 800d1de:	1ad2      	subs	r2, r2, r3
 800d1e0:	2308      	movs	r3, #8
 800d1e2:	005b      	lsls	r3, r3, #1
 800d1e4:	429a      	cmp	r2, r3
 800d1e6:	d91f      	bls.n	800d228 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800d1e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d1ea:	687b      	ldr	r3, [r7, #4]
 800d1ec:	4413      	add	r3, r2
 800d1ee:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d1f0:	69bb      	ldr	r3, [r7, #24]
 800d1f2:	f003 0307 	and.w	r3, r3, #7
 800d1f6:	2b00      	cmp	r3, #0
 800d1f8:	d00a      	beq.n	800d210 <pvPortMalloc+0xf8>
	__asm volatile
 800d1fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d1fe:	f383 8811 	msr	BASEPRI, r3
 800d202:	f3bf 8f6f 	isb	sy
 800d206:	f3bf 8f4f 	dsb	sy
 800d20a:	613b      	str	r3, [r7, #16]
}
 800d20c:	bf00      	nop
 800d20e:	e7fe      	b.n	800d20e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800d210:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d212:	685a      	ldr	r2, [r3, #4]
 800d214:	687b      	ldr	r3, [r7, #4]
 800d216:	1ad2      	subs	r2, r2, r3
 800d218:	69bb      	ldr	r3, [r7, #24]
 800d21a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800d21c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d21e:	687a      	ldr	r2, [r7, #4]
 800d220:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800d222:	69b8      	ldr	r0, [r7, #24]
 800d224:	f000 f908 	bl	800d438 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800d228:	4b1d      	ldr	r3, [pc, #116]	; (800d2a0 <pvPortMalloc+0x188>)
 800d22a:	681a      	ldr	r2, [r3, #0]
 800d22c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d22e:	685b      	ldr	r3, [r3, #4]
 800d230:	1ad3      	subs	r3, r2, r3
 800d232:	4a1b      	ldr	r2, [pc, #108]	; (800d2a0 <pvPortMalloc+0x188>)
 800d234:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800d236:	4b1a      	ldr	r3, [pc, #104]	; (800d2a0 <pvPortMalloc+0x188>)
 800d238:	681a      	ldr	r2, [r3, #0]
 800d23a:	4b1b      	ldr	r3, [pc, #108]	; (800d2a8 <pvPortMalloc+0x190>)
 800d23c:	681b      	ldr	r3, [r3, #0]
 800d23e:	429a      	cmp	r2, r3
 800d240:	d203      	bcs.n	800d24a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800d242:	4b17      	ldr	r3, [pc, #92]	; (800d2a0 <pvPortMalloc+0x188>)
 800d244:	681b      	ldr	r3, [r3, #0]
 800d246:	4a18      	ldr	r2, [pc, #96]	; (800d2a8 <pvPortMalloc+0x190>)
 800d248:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800d24a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d24c:	685a      	ldr	r2, [r3, #4]
 800d24e:	4b13      	ldr	r3, [pc, #76]	; (800d29c <pvPortMalloc+0x184>)
 800d250:	681b      	ldr	r3, [r3, #0]
 800d252:	431a      	orrs	r2, r3
 800d254:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d256:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800d258:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d25a:	2200      	movs	r2, #0
 800d25c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800d25e:	4b13      	ldr	r3, [pc, #76]	; (800d2ac <pvPortMalloc+0x194>)
 800d260:	681b      	ldr	r3, [r3, #0]
 800d262:	3301      	adds	r3, #1
 800d264:	4a11      	ldr	r2, [pc, #68]	; (800d2ac <pvPortMalloc+0x194>)
 800d266:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800d268:	f7fe fd04 	bl	800bc74 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800d26c:	69fb      	ldr	r3, [r7, #28]
 800d26e:	f003 0307 	and.w	r3, r3, #7
 800d272:	2b00      	cmp	r3, #0
 800d274:	d00a      	beq.n	800d28c <pvPortMalloc+0x174>
	__asm volatile
 800d276:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d27a:	f383 8811 	msr	BASEPRI, r3
 800d27e:	f3bf 8f6f 	isb	sy
 800d282:	f3bf 8f4f 	dsb	sy
 800d286:	60fb      	str	r3, [r7, #12]
}
 800d288:	bf00      	nop
 800d28a:	e7fe      	b.n	800d28a <pvPortMalloc+0x172>
	return pvReturn;
 800d28c:	69fb      	ldr	r3, [r7, #28]
}
 800d28e:	4618      	mov	r0, r3
 800d290:	3728      	adds	r7, #40	; 0x28
 800d292:	46bd      	mov	sp, r7
 800d294:	bd80      	pop	{r7, pc}
 800d296:	bf00      	nop
 800d298:	200057b4 	.word	0x200057b4
 800d29c:	200057c8 	.word	0x200057c8
 800d2a0:	200057b8 	.word	0x200057b8
 800d2a4:	200057ac 	.word	0x200057ac
 800d2a8:	200057bc 	.word	0x200057bc
 800d2ac:	200057c0 	.word	0x200057c0

0800d2b0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800d2b0:	b580      	push	{r7, lr}
 800d2b2:	b086      	sub	sp, #24
 800d2b4:	af00      	add	r7, sp, #0
 800d2b6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800d2b8:	687b      	ldr	r3, [r7, #4]
 800d2ba:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800d2bc:	687b      	ldr	r3, [r7, #4]
 800d2be:	2b00      	cmp	r3, #0
 800d2c0:	d04d      	beq.n	800d35e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800d2c2:	2308      	movs	r3, #8
 800d2c4:	425b      	negs	r3, r3
 800d2c6:	697a      	ldr	r2, [r7, #20]
 800d2c8:	4413      	add	r3, r2
 800d2ca:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800d2cc:	697b      	ldr	r3, [r7, #20]
 800d2ce:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800d2d0:	693b      	ldr	r3, [r7, #16]
 800d2d2:	685a      	ldr	r2, [r3, #4]
 800d2d4:	4b24      	ldr	r3, [pc, #144]	; (800d368 <vPortFree+0xb8>)
 800d2d6:	681b      	ldr	r3, [r3, #0]
 800d2d8:	4013      	ands	r3, r2
 800d2da:	2b00      	cmp	r3, #0
 800d2dc:	d10a      	bne.n	800d2f4 <vPortFree+0x44>
	__asm volatile
 800d2de:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d2e2:	f383 8811 	msr	BASEPRI, r3
 800d2e6:	f3bf 8f6f 	isb	sy
 800d2ea:	f3bf 8f4f 	dsb	sy
 800d2ee:	60fb      	str	r3, [r7, #12]
}
 800d2f0:	bf00      	nop
 800d2f2:	e7fe      	b.n	800d2f2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800d2f4:	693b      	ldr	r3, [r7, #16]
 800d2f6:	681b      	ldr	r3, [r3, #0]
 800d2f8:	2b00      	cmp	r3, #0
 800d2fa:	d00a      	beq.n	800d312 <vPortFree+0x62>
	__asm volatile
 800d2fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d300:	f383 8811 	msr	BASEPRI, r3
 800d304:	f3bf 8f6f 	isb	sy
 800d308:	f3bf 8f4f 	dsb	sy
 800d30c:	60bb      	str	r3, [r7, #8]
}
 800d30e:	bf00      	nop
 800d310:	e7fe      	b.n	800d310 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800d312:	693b      	ldr	r3, [r7, #16]
 800d314:	685a      	ldr	r2, [r3, #4]
 800d316:	4b14      	ldr	r3, [pc, #80]	; (800d368 <vPortFree+0xb8>)
 800d318:	681b      	ldr	r3, [r3, #0]
 800d31a:	4013      	ands	r3, r2
 800d31c:	2b00      	cmp	r3, #0
 800d31e:	d01e      	beq.n	800d35e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800d320:	693b      	ldr	r3, [r7, #16]
 800d322:	681b      	ldr	r3, [r3, #0]
 800d324:	2b00      	cmp	r3, #0
 800d326:	d11a      	bne.n	800d35e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800d328:	693b      	ldr	r3, [r7, #16]
 800d32a:	685a      	ldr	r2, [r3, #4]
 800d32c:	4b0e      	ldr	r3, [pc, #56]	; (800d368 <vPortFree+0xb8>)
 800d32e:	681b      	ldr	r3, [r3, #0]
 800d330:	43db      	mvns	r3, r3
 800d332:	401a      	ands	r2, r3
 800d334:	693b      	ldr	r3, [r7, #16]
 800d336:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800d338:	f7fe fc8e 	bl	800bc58 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800d33c:	693b      	ldr	r3, [r7, #16]
 800d33e:	685a      	ldr	r2, [r3, #4]
 800d340:	4b0a      	ldr	r3, [pc, #40]	; (800d36c <vPortFree+0xbc>)
 800d342:	681b      	ldr	r3, [r3, #0]
 800d344:	4413      	add	r3, r2
 800d346:	4a09      	ldr	r2, [pc, #36]	; (800d36c <vPortFree+0xbc>)
 800d348:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800d34a:	6938      	ldr	r0, [r7, #16]
 800d34c:	f000 f874 	bl	800d438 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800d350:	4b07      	ldr	r3, [pc, #28]	; (800d370 <vPortFree+0xc0>)
 800d352:	681b      	ldr	r3, [r3, #0]
 800d354:	3301      	adds	r3, #1
 800d356:	4a06      	ldr	r2, [pc, #24]	; (800d370 <vPortFree+0xc0>)
 800d358:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800d35a:	f7fe fc8b 	bl	800bc74 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800d35e:	bf00      	nop
 800d360:	3718      	adds	r7, #24
 800d362:	46bd      	mov	sp, r7
 800d364:	bd80      	pop	{r7, pc}
 800d366:	bf00      	nop
 800d368:	200057c8 	.word	0x200057c8
 800d36c:	200057b8 	.word	0x200057b8
 800d370:	200057c4 	.word	0x200057c4

0800d374 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800d374:	b480      	push	{r7}
 800d376:	b085      	sub	sp, #20
 800d378:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800d37a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800d37e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800d380:	4b27      	ldr	r3, [pc, #156]	; (800d420 <prvHeapInit+0xac>)
 800d382:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800d384:	68fb      	ldr	r3, [r7, #12]
 800d386:	f003 0307 	and.w	r3, r3, #7
 800d38a:	2b00      	cmp	r3, #0
 800d38c:	d00c      	beq.n	800d3a8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800d38e:	68fb      	ldr	r3, [r7, #12]
 800d390:	3307      	adds	r3, #7
 800d392:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d394:	68fb      	ldr	r3, [r7, #12]
 800d396:	f023 0307 	bic.w	r3, r3, #7
 800d39a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800d39c:	68ba      	ldr	r2, [r7, #8]
 800d39e:	68fb      	ldr	r3, [r7, #12]
 800d3a0:	1ad3      	subs	r3, r2, r3
 800d3a2:	4a1f      	ldr	r2, [pc, #124]	; (800d420 <prvHeapInit+0xac>)
 800d3a4:	4413      	add	r3, r2
 800d3a6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800d3a8:	68fb      	ldr	r3, [r7, #12]
 800d3aa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800d3ac:	4a1d      	ldr	r2, [pc, #116]	; (800d424 <prvHeapInit+0xb0>)
 800d3ae:	687b      	ldr	r3, [r7, #4]
 800d3b0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800d3b2:	4b1c      	ldr	r3, [pc, #112]	; (800d424 <prvHeapInit+0xb0>)
 800d3b4:	2200      	movs	r2, #0
 800d3b6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800d3b8:	687b      	ldr	r3, [r7, #4]
 800d3ba:	68ba      	ldr	r2, [r7, #8]
 800d3bc:	4413      	add	r3, r2
 800d3be:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800d3c0:	2208      	movs	r2, #8
 800d3c2:	68fb      	ldr	r3, [r7, #12]
 800d3c4:	1a9b      	subs	r3, r3, r2
 800d3c6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d3c8:	68fb      	ldr	r3, [r7, #12]
 800d3ca:	f023 0307 	bic.w	r3, r3, #7
 800d3ce:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800d3d0:	68fb      	ldr	r3, [r7, #12]
 800d3d2:	4a15      	ldr	r2, [pc, #84]	; (800d428 <prvHeapInit+0xb4>)
 800d3d4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800d3d6:	4b14      	ldr	r3, [pc, #80]	; (800d428 <prvHeapInit+0xb4>)
 800d3d8:	681b      	ldr	r3, [r3, #0]
 800d3da:	2200      	movs	r2, #0
 800d3dc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800d3de:	4b12      	ldr	r3, [pc, #72]	; (800d428 <prvHeapInit+0xb4>)
 800d3e0:	681b      	ldr	r3, [r3, #0]
 800d3e2:	2200      	movs	r2, #0
 800d3e4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800d3e6:	687b      	ldr	r3, [r7, #4]
 800d3e8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800d3ea:	683b      	ldr	r3, [r7, #0]
 800d3ec:	68fa      	ldr	r2, [r7, #12]
 800d3ee:	1ad2      	subs	r2, r2, r3
 800d3f0:	683b      	ldr	r3, [r7, #0]
 800d3f2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800d3f4:	4b0c      	ldr	r3, [pc, #48]	; (800d428 <prvHeapInit+0xb4>)
 800d3f6:	681a      	ldr	r2, [r3, #0]
 800d3f8:	683b      	ldr	r3, [r7, #0]
 800d3fa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d3fc:	683b      	ldr	r3, [r7, #0]
 800d3fe:	685b      	ldr	r3, [r3, #4]
 800d400:	4a0a      	ldr	r2, [pc, #40]	; (800d42c <prvHeapInit+0xb8>)
 800d402:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d404:	683b      	ldr	r3, [r7, #0]
 800d406:	685b      	ldr	r3, [r3, #4]
 800d408:	4a09      	ldr	r2, [pc, #36]	; (800d430 <prvHeapInit+0xbc>)
 800d40a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800d40c:	4b09      	ldr	r3, [pc, #36]	; (800d434 <prvHeapInit+0xc0>)
 800d40e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800d412:	601a      	str	r2, [r3, #0]
}
 800d414:	bf00      	nop
 800d416:	3714      	adds	r7, #20
 800d418:	46bd      	mov	sp, r7
 800d41a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d41e:	4770      	bx	lr
 800d420:	20001bac 	.word	0x20001bac
 800d424:	200057ac 	.word	0x200057ac
 800d428:	200057b4 	.word	0x200057b4
 800d42c:	200057bc 	.word	0x200057bc
 800d430:	200057b8 	.word	0x200057b8
 800d434:	200057c8 	.word	0x200057c8

0800d438 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800d438:	b480      	push	{r7}
 800d43a:	b085      	sub	sp, #20
 800d43c:	af00      	add	r7, sp, #0
 800d43e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800d440:	4b28      	ldr	r3, [pc, #160]	; (800d4e4 <prvInsertBlockIntoFreeList+0xac>)
 800d442:	60fb      	str	r3, [r7, #12]
 800d444:	e002      	b.n	800d44c <prvInsertBlockIntoFreeList+0x14>
 800d446:	68fb      	ldr	r3, [r7, #12]
 800d448:	681b      	ldr	r3, [r3, #0]
 800d44a:	60fb      	str	r3, [r7, #12]
 800d44c:	68fb      	ldr	r3, [r7, #12]
 800d44e:	681b      	ldr	r3, [r3, #0]
 800d450:	687a      	ldr	r2, [r7, #4]
 800d452:	429a      	cmp	r2, r3
 800d454:	d8f7      	bhi.n	800d446 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800d456:	68fb      	ldr	r3, [r7, #12]
 800d458:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800d45a:	68fb      	ldr	r3, [r7, #12]
 800d45c:	685b      	ldr	r3, [r3, #4]
 800d45e:	68ba      	ldr	r2, [r7, #8]
 800d460:	4413      	add	r3, r2
 800d462:	687a      	ldr	r2, [r7, #4]
 800d464:	429a      	cmp	r2, r3
 800d466:	d108      	bne.n	800d47a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800d468:	68fb      	ldr	r3, [r7, #12]
 800d46a:	685a      	ldr	r2, [r3, #4]
 800d46c:	687b      	ldr	r3, [r7, #4]
 800d46e:	685b      	ldr	r3, [r3, #4]
 800d470:	441a      	add	r2, r3
 800d472:	68fb      	ldr	r3, [r7, #12]
 800d474:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800d476:	68fb      	ldr	r3, [r7, #12]
 800d478:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800d47a:	687b      	ldr	r3, [r7, #4]
 800d47c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800d47e:	687b      	ldr	r3, [r7, #4]
 800d480:	685b      	ldr	r3, [r3, #4]
 800d482:	68ba      	ldr	r2, [r7, #8]
 800d484:	441a      	add	r2, r3
 800d486:	68fb      	ldr	r3, [r7, #12]
 800d488:	681b      	ldr	r3, [r3, #0]
 800d48a:	429a      	cmp	r2, r3
 800d48c:	d118      	bne.n	800d4c0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800d48e:	68fb      	ldr	r3, [r7, #12]
 800d490:	681a      	ldr	r2, [r3, #0]
 800d492:	4b15      	ldr	r3, [pc, #84]	; (800d4e8 <prvInsertBlockIntoFreeList+0xb0>)
 800d494:	681b      	ldr	r3, [r3, #0]
 800d496:	429a      	cmp	r2, r3
 800d498:	d00d      	beq.n	800d4b6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800d49a:	687b      	ldr	r3, [r7, #4]
 800d49c:	685a      	ldr	r2, [r3, #4]
 800d49e:	68fb      	ldr	r3, [r7, #12]
 800d4a0:	681b      	ldr	r3, [r3, #0]
 800d4a2:	685b      	ldr	r3, [r3, #4]
 800d4a4:	441a      	add	r2, r3
 800d4a6:	687b      	ldr	r3, [r7, #4]
 800d4a8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800d4aa:	68fb      	ldr	r3, [r7, #12]
 800d4ac:	681b      	ldr	r3, [r3, #0]
 800d4ae:	681a      	ldr	r2, [r3, #0]
 800d4b0:	687b      	ldr	r3, [r7, #4]
 800d4b2:	601a      	str	r2, [r3, #0]
 800d4b4:	e008      	b.n	800d4c8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800d4b6:	4b0c      	ldr	r3, [pc, #48]	; (800d4e8 <prvInsertBlockIntoFreeList+0xb0>)
 800d4b8:	681a      	ldr	r2, [r3, #0]
 800d4ba:	687b      	ldr	r3, [r7, #4]
 800d4bc:	601a      	str	r2, [r3, #0]
 800d4be:	e003      	b.n	800d4c8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800d4c0:	68fb      	ldr	r3, [r7, #12]
 800d4c2:	681a      	ldr	r2, [r3, #0]
 800d4c4:	687b      	ldr	r3, [r7, #4]
 800d4c6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800d4c8:	68fa      	ldr	r2, [r7, #12]
 800d4ca:	687b      	ldr	r3, [r7, #4]
 800d4cc:	429a      	cmp	r2, r3
 800d4ce:	d002      	beq.n	800d4d6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800d4d0:	68fb      	ldr	r3, [r7, #12]
 800d4d2:	687a      	ldr	r2, [r7, #4]
 800d4d4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d4d6:	bf00      	nop
 800d4d8:	3714      	adds	r7, #20
 800d4da:	46bd      	mov	sp, r7
 800d4dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4e0:	4770      	bx	lr
 800d4e2:	bf00      	nop
 800d4e4:	200057ac 	.word	0x200057ac
 800d4e8:	200057b4 	.word	0x200057b4

0800d4ec <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800d4ec:	b580      	push	{r7, lr}
 800d4ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800d4f0:	2200      	movs	r2, #0
 800d4f2:	4912      	ldr	r1, [pc, #72]	; (800d53c <MX_USB_DEVICE_Init+0x50>)
 800d4f4:	4812      	ldr	r0, [pc, #72]	; (800d540 <MX_USB_DEVICE_Init+0x54>)
 800d4f6:	f7fb fdbd 	bl	8009074 <USBD_Init>
 800d4fa:	4603      	mov	r3, r0
 800d4fc:	2b00      	cmp	r3, #0
 800d4fe:	d001      	beq.n	800d504 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800d500:	f7f4 fcee 	bl	8001ee0 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800d504:	490f      	ldr	r1, [pc, #60]	; (800d544 <MX_USB_DEVICE_Init+0x58>)
 800d506:	480e      	ldr	r0, [pc, #56]	; (800d540 <MX_USB_DEVICE_Init+0x54>)
 800d508:	f7fb fde4 	bl	80090d4 <USBD_RegisterClass>
 800d50c:	4603      	mov	r3, r0
 800d50e:	2b00      	cmp	r3, #0
 800d510:	d001      	beq.n	800d516 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800d512:	f7f4 fce5 	bl	8001ee0 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800d516:	490c      	ldr	r1, [pc, #48]	; (800d548 <MX_USB_DEVICE_Init+0x5c>)
 800d518:	4809      	ldr	r0, [pc, #36]	; (800d540 <MX_USB_DEVICE_Init+0x54>)
 800d51a:	f7fb fcd5 	bl	8008ec8 <USBD_CDC_RegisterInterface>
 800d51e:	4603      	mov	r3, r0
 800d520:	2b00      	cmp	r3, #0
 800d522:	d001      	beq.n	800d528 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800d524:	f7f4 fcdc 	bl	8001ee0 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800d528:	4805      	ldr	r0, [pc, #20]	; (800d540 <MX_USB_DEVICE_Init+0x54>)
 800d52a:	f7fb fe09 	bl	8009140 <USBD_Start>
 800d52e:	4603      	mov	r3, r0
 800d530:	2b00      	cmp	r3, #0
 800d532:	d001      	beq.n	800d538 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800d534:	f7f4 fcd4 	bl	8001ee0 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800d538:	bf00      	nop
 800d53a:	bd80      	pop	{r7, pc}
 800d53c:	20000588 	.word	0x20000588
 800d540:	200057cc 	.word	0x200057cc
 800d544:	200004f0 	.word	0x200004f0
 800d548:	20000574 	.word	0x20000574

0800d54c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800d54c:	b580      	push	{r7, lr}
 800d54e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800d550:	2200      	movs	r2, #0
 800d552:	4905      	ldr	r1, [pc, #20]	; (800d568 <CDC_Init_FS+0x1c>)
 800d554:	4805      	ldr	r0, [pc, #20]	; (800d56c <CDC_Init_FS+0x20>)
 800d556:	f7fb fcd1 	bl	8008efc <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800d55a:	4905      	ldr	r1, [pc, #20]	; (800d570 <CDC_Init_FS+0x24>)
 800d55c:	4803      	ldr	r0, [pc, #12]	; (800d56c <CDC_Init_FS+0x20>)
 800d55e:	f7fb fcef 	bl	8008f40 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800d562:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800d564:	4618      	mov	r0, r3
 800d566:	bd80      	pop	{r7, pc}
 800d568:	20005ea8 	.word	0x20005ea8
 800d56c:	200057cc 	.word	0x200057cc
 800d570:	20005aa8 	.word	0x20005aa8

0800d574 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800d574:	b480      	push	{r7}
 800d576:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800d578:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800d57a:	4618      	mov	r0, r3
 800d57c:	46bd      	mov	sp, r7
 800d57e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d582:	4770      	bx	lr

0800d584 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800d584:	b480      	push	{r7}
 800d586:	b083      	sub	sp, #12
 800d588:	af00      	add	r7, sp, #0
 800d58a:	4603      	mov	r3, r0
 800d58c:	6039      	str	r1, [r7, #0]
 800d58e:	71fb      	strb	r3, [r7, #7]
 800d590:	4613      	mov	r3, r2
 800d592:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800d594:	79fb      	ldrb	r3, [r7, #7]
 800d596:	2b23      	cmp	r3, #35	; 0x23
 800d598:	d84a      	bhi.n	800d630 <CDC_Control_FS+0xac>
 800d59a:	a201      	add	r2, pc, #4	; (adr r2, 800d5a0 <CDC_Control_FS+0x1c>)
 800d59c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d5a0:	0800d631 	.word	0x0800d631
 800d5a4:	0800d631 	.word	0x0800d631
 800d5a8:	0800d631 	.word	0x0800d631
 800d5ac:	0800d631 	.word	0x0800d631
 800d5b0:	0800d631 	.word	0x0800d631
 800d5b4:	0800d631 	.word	0x0800d631
 800d5b8:	0800d631 	.word	0x0800d631
 800d5bc:	0800d631 	.word	0x0800d631
 800d5c0:	0800d631 	.word	0x0800d631
 800d5c4:	0800d631 	.word	0x0800d631
 800d5c8:	0800d631 	.word	0x0800d631
 800d5cc:	0800d631 	.word	0x0800d631
 800d5d0:	0800d631 	.word	0x0800d631
 800d5d4:	0800d631 	.word	0x0800d631
 800d5d8:	0800d631 	.word	0x0800d631
 800d5dc:	0800d631 	.word	0x0800d631
 800d5e0:	0800d631 	.word	0x0800d631
 800d5e4:	0800d631 	.word	0x0800d631
 800d5e8:	0800d631 	.word	0x0800d631
 800d5ec:	0800d631 	.word	0x0800d631
 800d5f0:	0800d631 	.word	0x0800d631
 800d5f4:	0800d631 	.word	0x0800d631
 800d5f8:	0800d631 	.word	0x0800d631
 800d5fc:	0800d631 	.word	0x0800d631
 800d600:	0800d631 	.word	0x0800d631
 800d604:	0800d631 	.word	0x0800d631
 800d608:	0800d631 	.word	0x0800d631
 800d60c:	0800d631 	.word	0x0800d631
 800d610:	0800d631 	.word	0x0800d631
 800d614:	0800d631 	.word	0x0800d631
 800d618:	0800d631 	.word	0x0800d631
 800d61c:	0800d631 	.word	0x0800d631
 800d620:	0800d631 	.word	0x0800d631
 800d624:	0800d631 	.word	0x0800d631
 800d628:	0800d631 	.word	0x0800d631
 800d62c:	0800d631 	.word	0x0800d631
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800d630:	bf00      	nop
  }

  return (USBD_OK);
 800d632:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800d634:	4618      	mov	r0, r3
 800d636:	370c      	adds	r7, #12
 800d638:	46bd      	mov	sp, r7
 800d63a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d63e:	4770      	bx	lr

0800d640 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800d640:	b580      	push	{r7, lr}
 800d642:	b082      	sub	sp, #8
 800d644:	af00      	add	r7, sp, #0
 800d646:	6078      	str	r0, [r7, #4]
 800d648:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800d64a:	6879      	ldr	r1, [r7, #4]
 800d64c:	4805      	ldr	r0, [pc, #20]	; (800d664 <CDC_Receive_FS+0x24>)
 800d64e:	f7fb fc77 	bl	8008f40 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800d652:	4804      	ldr	r0, [pc, #16]	; (800d664 <CDC_Receive_FS+0x24>)
 800d654:	f7fb fcd8 	bl	8009008 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800d658:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800d65a:	4618      	mov	r0, r3
 800d65c:	3708      	adds	r7, #8
 800d65e:	46bd      	mov	sp, r7
 800d660:	bd80      	pop	{r7, pc}
 800d662:	bf00      	nop
 800d664:	200057cc 	.word	0x200057cc

0800d668 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800d668:	b580      	push	{r7, lr}
 800d66a:	b084      	sub	sp, #16
 800d66c:	af00      	add	r7, sp, #0
 800d66e:	6078      	str	r0, [r7, #4]
 800d670:	460b      	mov	r3, r1
 800d672:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800d674:	2300      	movs	r3, #0
 800d676:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800d678:	4b0d      	ldr	r3, [pc, #52]	; (800d6b0 <CDC_Transmit_FS+0x48>)
 800d67a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d67e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800d680:	68bb      	ldr	r3, [r7, #8]
 800d682:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800d686:	2b00      	cmp	r3, #0
 800d688:	d001      	beq.n	800d68e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800d68a:	2301      	movs	r3, #1
 800d68c:	e00b      	b.n	800d6a6 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800d68e:	887b      	ldrh	r3, [r7, #2]
 800d690:	461a      	mov	r2, r3
 800d692:	6879      	ldr	r1, [r7, #4]
 800d694:	4806      	ldr	r0, [pc, #24]	; (800d6b0 <CDC_Transmit_FS+0x48>)
 800d696:	f7fb fc31 	bl	8008efc <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800d69a:	4805      	ldr	r0, [pc, #20]	; (800d6b0 <CDC_Transmit_FS+0x48>)
 800d69c:	f7fb fc6e 	bl	8008f7c <USBD_CDC_TransmitPacket>
 800d6a0:	4603      	mov	r3, r0
 800d6a2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800d6a4:	7bfb      	ldrb	r3, [r7, #15]
}
 800d6a6:	4618      	mov	r0, r3
 800d6a8:	3710      	adds	r7, #16
 800d6aa:	46bd      	mov	sp, r7
 800d6ac:	bd80      	pop	{r7, pc}
 800d6ae:	bf00      	nop
 800d6b0:	200057cc 	.word	0x200057cc

0800d6b4 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800d6b4:	b480      	push	{r7}
 800d6b6:	b087      	sub	sp, #28
 800d6b8:	af00      	add	r7, sp, #0
 800d6ba:	60f8      	str	r0, [r7, #12]
 800d6bc:	60b9      	str	r1, [r7, #8]
 800d6be:	4613      	mov	r3, r2
 800d6c0:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800d6c2:	2300      	movs	r3, #0
 800d6c4:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800d6c6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d6ca:	4618      	mov	r0, r3
 800d6cc:	371c      	adds	r7, #28
 800d6ce:	46bd      	mov	sp, r7
 800d6d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6d4:	4770      	bx	lr
	...

0800d6d8 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d6d8:	b480      	push	{r7}
 800d6da:	b083      	sub	sp, #12
 800d6dc:	af00      	add	r7, sp, #0
 800d6de:	4603      	mov	r3, r0
 800d6e0:	6039      	str	r1, [r7, #0]
 800d6e2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800d6e4:	683b      	ldr	r3, [r7, #0]
 800d6e6:	2212      	movs	r2, #18
 800d6e8:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800d6ea:	4b03      	ldr	r3, [pc, #12]	; (800d6f8 <USBD_FS_DeviceDescriptor+0x20>)
}
 800d6ec:	4618      	mov	r0, r3
 800d6ee:	370c      	adds	r7, #12
 800d6f0:	46bd      	mov	sp, r7
 800d6f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6f6:	4770      	bx	lr
 800d6f8:	200005a4 	.word	0x200005a4

0800d6fc <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d6fc:	b480      	push	{r7}
 800d6fe:	b083      	sub	sp, #12
 800d700:	af00      	add	r7, sp, #0
 800d702:	4603      	mov	r3, r0
 800d704:	6039      	str	r1, [r7, #0]
 800d706:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800d708:	683b      	ldr	r3, [r7, #0]
 800d70a:	2204      	movs	r2, #4
 800d70c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800d70e:	4b03      	ldr	r3, [pc, #12]	; (800d71c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800d710:	4618      	mov	r0, r3
 800d712:	370c      	adds	r7, #12
 800d714:	46bd      	mov	sp, r7
 800d716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d71a:	4770      	bx	lr
 800d71c:	200005b8 	.word	0x200005b8

0800d720 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d720:	b580      	push	{r7, lr}
 800d722:	b082      	sub	sp, #8
 800d724:	af00      	add	r7, sp, #0
 800d726:	4603      	mov	r3, r0
 800d728:	6039      	str	r1, [r7, #0]
 800d72a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800d72c:	79fb      	ldrb	r3, [r7, #7]
 800d72e:	2b00      	cmp	r3, #0
 800d730:	d105      	bne.n	800d73e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800d732:	683a      	ldr	r2, [r7, #0]
 800d734:	4907      	ldr	r1, [pc, #28]	; (800d754 <USBD_FS_ProductStrDescriptor+0x34>)
 800d736:	4808      	ldr	r0, [pc, #32]	; (800d758 <USBD_FS_ProductStrDescriptor+0x38>)
 800d738:	f7fc feae 	bl	800a498 <USBD_GetString>
 800d73c:	e004      	b.n	800d748 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800d73e:	683a      	ldr	r2, [r7, #0]
 800d740:	4904      	ldr	r1, [pc, #16]	; (800d754 <USBD_FS_ProductStrDescriptor+0x34>)
 800d742:	4805      	ldr	r0, [pc, #20]	; (800d758 <USBD_FS_ProductStrDescriptor+0x38>)
 800d744:	f7fc fea8 	bl	800a498 <USBD_GetString>
  }
  return USBD_StrDesc;
 800d748:	4b02      	ldr	r3, [pc, #8]	; (800d754 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800d74a:	4618      	mov	r0, r3
 800d74c:	3708      	adds	r7, #8
 800d74e:	46bd      	mov	sp, r7
 800d750:	bd80      	pop	{r7, pc}
 800d752:	bf00      	nop
 800d754:	200062a8 	.word	0x200062a8
 800d758:	0800ec04 	.word	0x0800ec04

0800d75c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d75c:	b580      	push	{r7, lr}
 800d75e:	b082      	sub	sp, #8
 800d760:	af00      	add	r7, sp, #0
 800d762:	4603      	mov	r3, r0
 800d764:	6039      	str	r1, [r7, #0]
 800d766:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800d768:	683a      	ldr	r2, [r7, #0]
 800d76a:	4904      	ldr	r1, [pc, #16]	; (800d77c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800d76c:	4804      	ldr	r0, [pc, #16]	; (800d780 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800d76e:	f7fc fe93 	bl	800a498 <USBD_GetString>
  return USBD_StrDesc;
 800d772:	4b02      	ldr	r3, [pc, #8]	; (800d77c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800d774:	4618      	mov	r0, r3
 800d776:	3708      	adds	r7, #8
 800d778:	46bd      	mov	sp, r7
 800d77a:	bd80      	pop	{r7, pc}
 800d77c:	200062a8 	.word	0x200062a8
 800d780:	0800ec1c 	.word	0x0800ec1c

0800d784 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d784:	b580      	push	{r7, lr}
 800d786:	b082      	sub	sp, #8
 800d788:	af00      	add	r7, sp, #0
 800d78a:	4603      	mov	r3, r0
 800d78c:	6039      	str	r1, [r7, #0]
 800d78e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800d790:	683b      	ldr	r3, [r7, #0]
 800d792:	221a      	movs	r2, #26
 800d794:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800d796:	f000 f843 	bl	800d820 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800d79a:	4b02      	ldr	r3, [pc, #8]	; (800d7a4 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800d79c:	4618      	mov	r0, r3
 800d79e:	3708      	adds	r7, #8
 800d7a0:	46bd      	mov	sp, r7
 800d7a2:	bd80      	pop	{r7, pc}
 800d7a4:	200005bc 	.word	0x200005bc

0800d7a8 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d7a8:	b580      	push	{r7, lr}
 800d7aa:	b082      	sub	sp, #8
 800d7ac:	af00      	add	r7, sp, #0
 800d7ae:	4603      	mov	r3, r0
 800d7b0:	6039      	str	r1, [r7, #0]
 800d7b2:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800d7b4:	79fb      	ldrb	r3, [r7, #7]
 800d7b6:	2b00      	cmp	r3, #0
 800d7b8:	d105      	bne.n	800d7c6 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800d7ba:	683a      	ldr	r2, [r7, #0]
 800d7bc:	4907      	ldr	r1, [pc, #28]	; (800d7dc <USBD_FS_ConfigStrDescriptor+0x34>)
 800d7be:	4808      	ldr	r0, [pc, #32]	; (800d7e0 <USBD_FS_ConfigStrDescriptor+0x38>)
 800d7c0:	f7fc fe6a 	bl	800a498 <USBD_GetString>
 800d7c4:	e004      	b.n	800d7d0 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800d7c6:	683a      	ldr	r2, [r7, #0]
 800d7c8:	4904      	ldr	r1, [pc, #16]	; (800d7dc <USBD_FS_ConfigStrDescriptor+0x34>)
 800d7ca:	4805      	ldr	r0, [pc, #20]	; (800d7e0 <USBD_FS_ConfigStrDescriptor+0x38>)
 800d7cc:	f7fc fe64 	bl	800a498 <USBD_GetString>
  }
  return USBD_StrDesc;
 800d7d0:	4b02      	ldr	r3, [pc, #8]	; (800d7dc <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800d7d2:	4618      	mov	r0, r3
 800d7d4:	3708      	adds	r7, #8
 800d7d6:	46bd      	mov	sp, r7
 800d7d8:	bd80      	pop	{r7, pc}
 800d7da:	bf00      	nop
 800d7dc:	200062a8 	.word	0x200062a8
 800d7e0:	0800ec30 	.word	0x0800ec30

0800d7e4 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d7e4:	b580      	push	{r7, lr}
 800d7e6:	b082      	sub	sp, #8
 800d7e8:	af00      	add	r7, sp, #0
 800d7ea:	4603      	mov	r3, r0
 800d7ec:	6039      	str	r1, [r7, #0]
 800d7ee:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800d7f0:	79fb      	ldrb	r3, [r7, #7]
 800d7f2:	2b00      	cmp	r3, #0
 800d7f4:	d105      	bne.n	800d802 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800d7f6:	683a      	ldr	r2, [r7, #0]
 800d7f8:	4907      	ldr	r1, [pc, #28]	; (800d818 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800d7fa:	4808      	ldr	r0, [pc, #32]	; (800d81c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800d7fc:	f7fc fe4c 	bl	800a498 <USBD_GetString>
 800d800:	e004      	b.n	800d80c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800d802:	683a      	ldr	r2, [r7, #0]
 800d804:	4904      	ldr	r1, [pc, #16]	; (800d818 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800d806:	4805      	ldr	r0, [pc, #20]	; (800d81c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800d808:	f7fc fe46 	bl	800a498 <USBD_GetString>
  }
  return USBD_StrDesc;
 800d80c:	4b02      	ldr	r3, [pc, #8]	; (800d818 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800d80e:	4618      	mov	r0, r3
 800d810:	3708      	adds	r7, #8
 800d812:	46bd      	mov	sp, r7
 800d814:	bd80      	pop	{r7, pc}
 800d816:	bf00      	nop
 800d818:	200062a8 	.word	0x200062a8
 800d81c:	0800ec3c 	.word	0x0800ec3c

0800d820 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800d820:	b580      	push	{r7, lr}
 800d822:	b084      	sub	sp, #16
 800d824:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800d826:	4b0f      	ldr	r3, [pc, #60]	; (800d864 <Get_SerialNum+0x44>)
 800d828:	681b      	ldr	r3, [r3, #0]
 800d82a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800d82c:	4b0e      	ldr	r3, [pc, #56]	; (800d868 <Get_SerialNum+0x48>)
 800d82e:	681b      	ldr	r3, [r3, #0]
 800d830:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800d832:	4b0e      	ldr	r3, [pc, #56]	; (800d86c <Get_SerialNum+0x4c>)
 800d834:	681b      	ldr	r3, [r3, #0]
 800d836:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800d838:	68fa      	ldr	r2, [r7, #12]
 800d83a:	687b      	ldr	r3, [r7, #4]
 800d83c:	4413      	add	r3, r2
 800d83e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800d840:	68fb      	ldr	r3, [r7, #12]
 800d842:	2b00      	cmp	r3, #0
 800d844:	d009      	beq.n	800d85a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800d846:	2208      	movs	r2, #8
 800d848:	4909      	ldr	r1, [pc, #36]	; (800d870 <Get_SerialNum+0x50>)
 800d84a:	68f8      	ldr	r0, [r7, #12]
 800d84c:	f000 f814 	bl	800d878 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800d850:	2204      	movs	r2, #4
 800d852:	4908      	ldr	r1, [pc, #32]	; (800d874 <Get_SerialNum+0x54>)
 800d854:	68b8      	ldr	r0, [r7, #8]
 800d856:	f000 f80f 	bl	800d878 <IntToUnicode>
  }
}
 800d85a:	bf00      	nop
 800d85c:	3710      	adds	r7, #16
 800d85e:	46bd      	mov	sp, r7
 800d860:	bd80      	pop	{r7, pc}
 800d862:	bf00      	nop
 800d864:	1fff7a10 	.word	0x1fff7a10
 800d868:	1fff7a14 	.word	0x1fff7a14
 800d86c:	1fff7a18 	.word	0x1fff7a18
 800d870:	200005be 	.word	0x200005be
 800d874:	200005ce 	.word	0x200005ce

0800d878 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800d878:	b480      	push	{r7}
 800d87a:	b087      	sub	sp, #28
 800d87c:	af00      	add	r7, sp, #0
 800d87e:	60f8      	str	r0, [r7, #12]
 800d880:	60b9      	str	r1, [r7, #8]
 800d882:	4613      	mov	r3, r2
 800d884:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800d886:	2300      	movs	r3, #0
 800d888:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800d88a:	2300      	movs	r3, #0
 800d88c:	75fb      	strb	r3, [r7, #23]
 800d88e:	e027      	b.n	800d8e0 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800d890:	68fb      	ldr	r3, [r7, #12]
 800d892:	0f1b      	lsrs	r3, r3, #28
 800d894:	2b09      	cmp	r3, #9
 800d896:	d80b      	bhi.n	800d8b0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800d898:	68fb      	ldr	r3, [r7, #12]
 800d89a:	0f1b      	lsrs	r3, r3, #28
 800d89c:	b2da      	uxtb	r2, r3
 800d89e:	7dfb      	ldrb	r3, [r7, #23]
 800d8a0:	005b      	lsls	r3, r3, #1
 800d8a2:	4619      	mov	r1, r3
 800d8a4:	68bb      	ldr	r3, [r7, #8]
 800d8a6:	440b      	add	r3, r1
 800d8a8:	3230      	adds	r2, #48	; 0x30
 800d8aa:	b2d2      	uxtb	r2, r2
 800d8ac:	701a      	strb	r2, [r3, #0]
 800d8ae:	e00a      	b.n	800d8c6 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800d8b0:	68fb      	ldr	r3, [r7, #12]
 800d8b2:	0f1b      	lsrs	r3, r3, #28
 800d8b4:	b2da      	uxtb	r2, r3
 800d8b6:	7dfb      	ldrb	r3, [r7, #23]
 800d8b8:	005b      	lsls	r3, r3, #1
 800d8ba:	4619      	mov	r1, r3
 800d8bc:	68bb      	ldr	r3, [r7, #8]
 800d8be:	440b      	add	r3, r1
 800d8c0:	3237      	adds	r2, #55	; 0x37
 800d8c2:	b2d2      	uxtb	r2, r2
 800d8c4:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800d8c6:	68fb      	ldr	r3, [r7, #12]
 800d8c8:	011b      	lsls	r3, r3, #4
 800d8ca:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800d8cc:	7dfb      	ldrb	r3, [r7, #23]
 800d8ce:	005b      	lsls	r3, r3, #1
 800d8d0:	3301      	adds	r3, #1
 800d8d2:	68ba      	ldr	r2, [r7, #8]
 800d8d4:	4413      	add	r3, r2
 800d8d6:	2200      	movs	r2, #0
 800d8d8:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800d8da:	7dfb      	ldrb	r3, [r7, #23]
 800d8dc:	3301      	adds	r3, #1
 800d8de:	75fb      	strb	r3, [r7, #23]
 800d8e0:	7dfa      	ldrb	r2, [r7, #23]
 800d8e2:	79fb      	ldrb	r3, [r7, #7]
 800d8e4:	429a      	cmp	r2, r3
 800d8e6:	d3d3      	bcc.n	800d890 <IntToUnicode+0x18>
  }
}
 800d8e8:	bf00      	nop
 800d8ea:	bf00      	nop
 800d8ec:	371c      	adds	r7, #28
 800d8ee:	46bd      	mov	sp, r7
 800d8f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8f4:	4770      	bx	lr
	...

0800d8f8 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800d8f8:	b580      	push	{r7, lr}
 800d8fa:	b08a      	sub	sp, #40	; 0x28
 800d8fc:	af00      	add	r7, sp, #0
 800d8fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d900:	f107 0314 	add.w	r3, r7, #20
 800d904:	2200      	movs	r2, #0
 800d906:	601a      	str	r2, [r3, #0]
 800d908:	605a      	str	r2, [r3, #4]
 800d90a:	609a      	str	r2, [r3, #8]
 800d90c:	60da      	str	r2, [r3, #12]
 800d90e:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800d910:	687b      	ldr	r3, [r7, #4]
 800d912:	681b      	ldr	r3, [r3, #0]
 800d914:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800d918:	d13a      	bne.n	800d990 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800d91a:	2300      	movs	r3, #0
 800d91c:	613b      	str	r3, [r7, #16]
 800d91e:	4b1e      	ldr	r3, [pc, #120]	; (800d998 <HAL_PCD_MspInit+0xa0>)
 800d920:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d922:	4a1d      	ldr	r2, [pc, #116]	; (800d998 <HAL_PCD_MspInit+0xa0>)
 800d924:	f043 0301 	orr.w	r3, r3, #1
 800d928:	6313      	str	r3, [r2, #48]	; 0x30
 800d92a:	4b1b      	ldr	r3, [pc, #108]	; (800d998 <HAL_PCD_MspInit+0xa0>)
 800d92c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d92e:	f003 0301 	and.w	r3, r3, #1
 800d932:	613b      	str	r3, [r7, #16]
 800d934:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800d936:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800d93a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d93c:	2302      	movs	r3, #2
 800d93e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d940:	2300      	movs	r3, #0
 800d942:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d944:	2303      	movs	r3, #3
 800d946:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800d948:	230a      	movs	r3, #10
 800d94a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d94c:	f107 0314 	add.w	r3, r7, #20
 800d950:	4619      	mov	r1, r3
 800d952:	4812      	ldr	r0, [pc, #72]	; (800d99c <HAL_PCD_MspInit+0xa4>)
 800d954:	f7f4 fe8a 	bl	800266c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800d958:	4b0f      	ldr	r3, [pc, #60]	; (800d998 <HAL_PCD_MspInit+0xa0>)
 800d95a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d95c:	4a0e      	ldr	r2, [pc, #56]	; (800d998 <HAL_PCD_MspInit+0xa0>)
 800d95e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d962:	6353      	str	r3, [r2, #52]	; 0x34
 800d964:	2300      	movs	r3, #0
 800d966:	60fb      	str	r3, [r7, #12]
 800d968:	4b0b      	ldr	r3, [pc, #44]	; (800d998 <HAL_PCD_MspInit+0xa0>)
 800d96a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d96c:	4a0a      	ldr	r2, [pc, #40]	; (800d998 <HAL_PCD_MspInit+0xa0>)
 800d96e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800d972:	6453      	str	r3, [r2, #68]	; 0x44
 800d974:	4b08      	ldr	r3, [pc, #32]	; (800d998 <HAL_PCD_MspInit+0xa0>)
 800d976:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d978:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800d97c:	60fb      	str	r3, [r7, #12]
 800d97e:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 800d980:	2200      	movs	r2, #0
 800d982:	2105      	movs	r1, #5
 800d984:	2043      	movs	r0, #67	; 0x43
 800d986:	f7f4 fe47 	bl	8002618 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800d98a:	2043      	movs	r0, #67	; 0x43
 800d98c:	f7f4 fe60 	bl	8002650 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800d990:	bf00      	nop
 800d992:	3728      	adds	r7, #40	; 0x28
 800d994:	46bd      	mov	sp, r7
 800d996:	bd80      	pop	{r7, pc}
 800d998:	40023800 	.word	0x40023800
 800d99c:	40020000 	.word	0x40020000

0800d9a0 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d9a0:	b580      	push	{r7, lr}
 800d9a2:	b082      	sub	sp, #8
 800d9a4:	af00      	add	r7, sp, #0
 800d9a6:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800d9a8:	687b      	ldr	r3, [r7, #4]
 800d9aa:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 800d9ae:	687b      	ldr	r3, [r7, #4]
 800d9b0:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800d9b4:	4619      	mov	r1, r3
 800d9b6:	4610      	mov	r0, r2
 800d9b8:	f7fb fc0f 	bl	80091da <USBD_LL_SetupStage>
}
 800d9bc:	bf00      	nop
 800d9be:	3708      	adds	r7, #8
 800d9c0:	46bd      	mov	sp, r7
 800d9c2:	bd80      	pop	{r7, pc}

0800d9c4 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d9c4:	b580      	push	{r7, lr}
 800d9c6:	b082      	sub	sp, #8
 800d9c8:	af00      	add	r7, sp, #0
 800d9ca:	6078      	str	r0, [r7, #4]
 800d9cc:	460b      	mov	r3, r1
 800d9ce:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800d9d0:	687b      	ldr	r3, [r7, #4]
 800d9d2:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800d9d6:	78fa      	ldrb	r2, [r7, #3]
 800d9d8:	6879      	ldr	r1, [r7, #4]
 800d9da:	4613      	mov	r3, r2
 800d9dc:	00db      	lsls	r3, r3, #3
 800d9de:	4413      	add	r3, r2
 800d9e0:	009b      	lsls	r3, r3, #2
 800d9e2:	440b      	add	r3, r1
 800d9e4:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800d9e8:	681a      	ldr	r2, [r3, #0]
 800d9ea:	78fb      	ldrb	r3, [r7, #3]
 800d9ec:	4619      	mov	r1, r3
 800d9ee:	f7fb fc49 	bl	8009284 <USBD_LL_DataOutStage>
}
 800d9f2:	bf00      	nop
 800d9f4:	3708      	adds	r7, #8
 800d9f6:	46bd      	mov	sp, r7
 800d9f8:	bd80      	pop	{r7, pc}

0800d9fa <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d9fa:	b580      	push	{r7, lr}
 800d9fc:	b082      	sub	sp, #8
 800d9fe:	af00      	add	r7, sp, #0
 800da00:	6078      	str	r0, [r7, #4]
 800da02:	460b      	mov	r3, r1
 800da04:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800da06:	687b      	ldr	r3, [r7, #4]
 800da08:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800da0c:	78fa      	ldrb	r2, [r7, #3]
 800da0e:	6879      	ldr	r1, [r7, #4]
 800da10:	4613      	mov	r3, r2
 800da12:	00db      	lsls	r3, r3, #3
 800da14:	4413      	add	r3, r2
 800da16:	009b      	lsls	r3, r3, #2
 800da18:	440b      	add	r3, r1
 800da1a:	334c      	adds	r3, #76	; 0x4c
 800da1c:	681a      	ldr	r2, [r3, #0]
 800da1e:	78fb      	ldrb	r3, [r7, #3]
 800da20:	4619      	mov	r1, r3
 800da22:	f7fb fce2 	bl	80093ea <USBD_LL_DataInStage>
}
 800da26:	bf00      	nop
 800da28:	3708      	adds	r7, #8
 800da2a:	46bd      	mov	sp, r7
 800da2c:	bd80      	pop	{r7, pc}

0800da2e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800da2e:	b580      	push	{r7, lr}
 800da30:	b082      	sub	sp, #8
 800da32:	af00      	add	r7, sp, #0
 800da34:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800da36:	687b      	ldr	r3, [r7, #4]
 800da38:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800da3c:	4618      	mov	r0, r3
 800da3e:	f7fb fe16 	bl	800966e <USBD_LL_SOF>
}
 800da42:	bf00      	nop
 800da44:	3708      	adds	r7, #8
 800da46:	46bd      	mov	sp, r7
 800da48:	bd80      	pop	{r7, pc}

0800da4a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800da4a:	b580      	push	{r7, lr}
 800da4c:	b084      	sub	sp, #16
 800da4e:	af00      	add	r7, sp, #0
 800da50:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800da52:	2301      	movs	r3, #1
 800da54:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800da56:	687b      	ldr	r3, [r7, #4]
 800da58:	68db      	ldr	r3, [r3, #12]
 800da5a:	2b02      	cmp	r3, #2
 800da5c:	d001      	beq.n	800da62 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800da5e:	f7f4 fa3f 	bl	8001ee0 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800da62:	687b      	ldr	r3, [r7, #4]
 800da64:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800da68:	7bfa      	ldrb	r2, [r7, #15]
 800da6a:	4611      	mov	r1, r2
 800da6c:	4618      	mov	r0, r3
 800da6e:	f7fb fdc0 	bl	80095f2 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800da72:	687b      	ldr	r3, [r7, #4]
 800da74:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800da78:	4618      	mov	r0, r3
 800da7a:	f7fb fd68 	bl	800954e <USBD_LL_Reset>
}
 800da7e:	bf00      	nop
 800da80:	3710      	adds	r7, #16
 800da82:	46bd      	mov	sp, r7
 800da84:	bd80      	pop	{r7, pc}
	...

0800da88 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800da88:	b580      	push	{r7, lr}
 800da8a:	b082      	sub	sp, #8
 800da8c:	af00      	add	r7, sp, #0
 800da8e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800da90:	687b      	ldr	r3, [r7, #4]
 800da92:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800da96:	4618      	mov	r0, r3
 800da98:	f7fb fdbb 	bl	8009612 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800da9c:	687b      	ldr	r3, [r7, #4]
 800da9e:	681b      	ldr	r3, [r3, #0]
 800daa0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800daa4:	681b      	ldr	r3, [r3, #0]
 800daa6:	687a      	ldr	r2, [r7, #4]
 800daa8:	6812      	ldr	r2, [r2, #0]
 800daaa:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800daae:	f043 0301 	orr.w	r3, r3, #1
 800dab2:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800dab4:	687b      	ldr	r3, [r7, #4]
 800dab6:	6a1b      	ldr	r3, [r3, #32]
 800dab8:	2b00      	cmp	r3, #0
 800daba:	d005      	beq.n	800dac8 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800dabc:	4b04      	ldr	r3, [pc, #16]	; (800dad0 <HAL_PCD_SuspendCallback+0x48>)
 800dabe:	691b      	ldr	r3, [r3, #16]
 800dac0:	4a03      	ldr	r2, [pc, #12]	; (800dad0 <HAL_PCD_SuspendCallback+0x48>)
 800dac2:	f043 0306 	orr.w	r3, r3, #6
 800dac6:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800dac8:	bf00      	nop
 800daca:	3708      	adds	r7, #8
 800dacc:	46bd      	mov	sp, r7
 800dace:	bd80      	pop	{r7, pc}
 800dad0:	e000ed00 	.word	0xe000ed00

0800dad4 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dad4:	b580      	push	{r7, lr}
 800dad6:	b082      	sub	sp, #8
 800dad8:	af00      	add	r7, sp, #0
 800dada:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800dadc:	687b      	ldr	r3, [r7, #4]
 800dade:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800dae2:	4618      	mov	r0, r3
 800dae4:	f7fb fdab 	bl	800963e <USBD_LL_Resume>
}
 800dae8:	bf00      	nop
 800daea:	3708      	adds	r7, #8
 800daec:	46bd      	mov	sp, r7
 800daee:	bd80      	pop	{r7, pc}

0800daf0 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800daf0:	b580      	push	{r7, lr}
 800daf2:	b082      	sub	sp, #8
 800daf4:	af00      	add	r7, sp, #0
 800daf6:	6078      	str	r0, [r7, #4]
 800daf8:	460b      	mov	r3, r1
 800dafa:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800dafc:	687b      	ldr	r3, [r7, #4]
 800dafe:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800db02:	78fa      	ldrb	r2, [r7, #3]
 800db04:	4611      	mov	r1, r2
 800db06:	4618      	mov	r0, r3
 800db08:	f7fb fe03 	bl	8009712 <USBD_LL_IsoOUTIncomplete>
}
 800db0c:	bf00      	nop
 800db0e:	3708      	adds	r7, #8
 800db10:	46bd      	mov	sp, r7
 800db12:	bd80      	pop	{r7, pc}

0800db14 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800db14:	b580      	push	{r7, lr}
 800db16:	b082      	sub	sp, #8
 800db18:	af00      	add	r7, sp, #0
 800db1a:	6078      	str	r0, [r7, #4]
 800db1c:	460b      	mov	r3, r1
 800db1e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800db20:	687b      	ldr	r3, [r7, #4]
 800db22:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800db26:	78fa      	ldrb	r2, [r7, #3]
 800db28:	4611      	mov	r1, r2
 800db2a:	4618      	mov	r0, r3
 800db2c:	f7fb fdbf 	bl	80096ae <USBD_LL_IsoINIncomplete>
}
 800db30:	bf00      	nop
 800db32:	3708      	adds	r7, #8
 800db34:	46bd      	mov	sp, r7
 800db36:	bd80      	pop	{r7, pc}

0800db38 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800db38:	b580      	push	{r7, lr}
 800db3a:	b082      	sub	sp, #8
 800db3c:	af00      	add	r7, sp, #0
 800db3e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800db40:	687b      	ldr	r3, [r7, #4]
 800db42:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800db46:	4618      	mov	r0, r3
 800db48:	f7fb fe15 	bl	8009776 <USBD_LL_DevConnected>
}
 800db4c:	bf00      	nop
 800db4e:	3708      	adds	r7, #8
 800db50:	46bd      	mov	sp, r7
 800db52:	bd80      	pop	{r7, pc}

0800db54 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800db54:	b580      	push	{r7, lr}
 800db56:	b082      	sub	sp, #8
 800db58:	af00      	add	r7, sp, #0
 800db5a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800db5c:	687b      	ldr	r3, [r7, #4]
 800db5e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800db62:	4618      	mov	r0, r3
 800db64:	f7fb fe12 	bl	800978c <USBD_LL_DevDisconnected>
}
 800db68:	bf00      	nop
 800db6a:	3708      	adds	r7, #8
 800db6c:	46bd      	mov	sp, r7
 800db6e:	bd80      	pop	{r7, pc}

0800db70 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800db70:	b580      	push	{r7, lr}
 800db72:	b082      	sub	sp, #8
 800db74:	af00      	add	r7, sp, #0
 800db76:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800db78:	687b      	ldr	r3, [r7, #4]
 800db7a:	781b      	ldrb	r3, [r3, #0]
 800db7c:	2b00      	cmp	r3, #0
 800db7e:	d13c      	bne.n	800dbfa <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800db80:	4a20      	ldr	r2, [pc, #128]	; (800dc04 <USBD_LL_Init+0x94>)
 800db82:	687b      	ldr	r3, [r7, #4]
 800db84:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 800db88:	687b      	ldr	r3, [r7, #4]
 800db8a:	4a1e      	ldr	r2, [pc, #120]	; (800dc04 <USBD_LL_Init+0x94>)
 800db8c:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800db90:	4b1c      	ldr	r3, [pc, #112]	; (800dc04 <USBD_LL_Init+0x94>)
 800db92:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800db96:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800db98:	4b1a      	ldr	r3, [pc, #104]	; (800dc04 <USBD_LL_Init+0x94>)
 800db9a:	2204      	movs	r2, #4
 800db9c:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800db9e:	4b19      	ldr	r3, [pc, #100]	; (800dc04 <USBD_LL_Init+0x94>)
 800dba0:	2202      	movs	r2, #2
 800dba2:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800dba4:	4b17      	ldr	r3, [pc, #92]	; (800dc04 <USBD_LL_Init+0x94>)
 800dba6:	2200      	movs	r2, #0
 800dba8:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800dbaa:	4b16      	ldr	r3, [pc, #88]	; (800dc04 <USBD_LL_Init+0x94>)
 800dbac:	2202      	movs	r2, #2
 800dbae:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800dbb0:	4b14      	ldr	r3, [pc, #80]	; (800dc04 <USBD_LL_Init+0x94>)
 800dbb2:	2200      	movs	r2, #0
 800dbb4:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800dbb6:	4b13      	ldr	r3, [pc, #76]	; (800dc04 <USBD_LL_Init+0x94>)
 800dbb8:	2200      	movs	r2, #0
 800dbba:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800dbbc:	4b11      	ldr	r3, [pc, #68]	; (800dc04 <USBD_LL_Init+0x94>)
 800dbbe:	2200      	movs	r2, #0
 800dbc0:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800dbc2:	4b10      	ldr	r3, [pc, #64]	; (800dc04 <USBD_LL_Init+0x94>)
 800dbc4:	2200      	movs	r2, #0
 800dbc6:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800dbc8:	4b0e      	ldr	r3, [pc, #56]	; (800dc04 <USBD_LL_Init+0x94>)
 800dbca:	2200      	movs	r2, #0
 800dbcc:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800dbce:	480d      	ldr	r0, [pc, #52]	; (800dc04 <USBD_LL_Init+0x94>)
 800dbd0:	f7f5 fec1 	bl	8003956 <HAL_PCD_Init>
 800dbd4:	4603      	mov	r3, r0
 800dbd6:	2b00      	cmp	r3, #0
 800dbd8:	d001      	beq.n	800dbde <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800dbda:	f7f4 f981 	bl	8001ee0 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800dbde:	2180      	movs	r1, #128	; 0x80
 800dbe0:	4808      	ldr	r0, [pc, #32]	; (800dc04 <USBD_LL_Init+0x94>)
 800dbe2:	f7f7 f918 	bl	8004e16 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800dbe6:	2240      	movs	r2, #64	; 0x40
 800dbe8:	2100      	movs	r1, #0
 800dbea:	4806      	ldr	r0, [pc, #24]	; (800dc04 <USBD_LL_Init+0x94>)
 800dbec:	f7f7 f8cc 	bl	8004d88 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800dbf0:	2280      	movs	r2, #128	; 0x80
 800dbf2:	2101      	movs	r1, #1
 800dbf4:	4803      	ldr	r0, [pc, #12]	; (800dc04 <USBD_LL_Init+0x94>)
 800dbf6:	f7f7 f8c7 	bl	8004d88 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800dbfa:	2300      	movs	r3, #0
}
 800dbfc:	4618      	mov	r0, r3
 800dbfe:	3708      	adds	r7, #8
 800dc00:	46bd      	mov	sp, r7
 800dc02:	bd80      	pop	{r7, pc}
 800dc04:	200064a8 	.word	0x200064a8

0800dc08 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800dc08:	b580      	push	{r7, lr}
 800dc0a:	b084      	sub	sp, #16
 800dc0c:	af00      	add	r7, sp, #0
 800dc0e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dc10:	2300      	movs	r3, #0
 800dc12:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dc14:	2300      	movs	r3, #0
 800dc16:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800dc18:	687b      	ldr	r3, [r7, #4]
 800dc1a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800dc1e:	4618      	mov	r0, r3
 800dc20:	f7f5 ffb6 	bl	8003b90 <HAL_PCD_Start>
 800dc24:	4603      	mov	r3, r0
 800dc26:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800dc28:	7bfb      	ldrb	r3, [r7, #15]
 800dc2a:	4618      	mov	r0, r3
 800dc2c:	f000 f942 	bl	800deb4 <USBD_Get_USB_Status>
 800dc30:	4603      	mov	r3, r0
 800dc32:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800dc34:	7bbb      	ldrb	r3, [r7, #14]
}
 800dc36:	4618      	mov	r0, r3
 800dc38:	3710      	adds	r7, #16
 800dc3a:	46bd      	mov	sp, r7
 800dc3c:	bd80      	pop	{r7, pc}

0800dc3e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800dc3e:	b580      	push	{r7, lr}
 800dc40:	b084      	sub	sp, #16
 800dc42:	af00      	add	r7, sp, #0
 800dc44:	6078      	str	r0, [r7, #4]
 800dc46:	4608      	mov	r0, r1
 800dc48:	4611      	mov	r1, r2
 800dc4a:	461a      	mov	r2, r3
 800dc4c:	4603      	mov	r3, r0
 800dc4e:	70fb      	strb	r3, [r7, #3]
 800dc50:	460b      	mov	r3, r1
 800dc52:	70bb      	strb	r3, [r7, #2]
 800dc54:	4613      	mov	r3, r2
 800dc56:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dc58:	2300      	movs	r3, #0
 800dc5a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dc5c:	2300      	movs	r3, #0
 800dc5e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800dc60:	687b      	ldr	r3, [r7, #4]
 800dc62:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800dc66:	78bb      	ldrb	r3, [r7, #2]
 800dc68:	883a      	ldrh	r2, [r7, #0]
 800dc6a:	78f9      	ldrb	r1, [r7, #3]
 800dc6c:	f7f6 fc87 	bl	800457e <HAL_PCD_EP_Open>
 800dc70:	4603      	mov	r3, r0
 800dc72:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800dc74:	7bfb      	ldrb	r3, [r7, #15]
 800dc76:	4618      	mov	r0, r3
 800dc78:	f000 f91c 	bl	800deb4 <USBD_Get_USB_Status>
 800dc7c:	4603      	mov	r3, r0
 800dc7e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800dc80:	7bbb      	ldrb	r3, [r7, #14]
}
 800dc82:	4618      	mov	r0, r3
 800dc84:	3710      	adds	r7, #16
 800dc86:	46bd      	mov	sp, r7
 800dc88:	bd80      	pop	{r7, pc}

0800dc8a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800dc8a:	b580      	push	{r7, lr}
 800dc8c:	b084      	sub	sp, #16
 800dc8e:	af00      	add	r7, sp, #0
 800dc90:	6078      	str	r0, [r7, #4]
 800dc92:	460b      	mov	r3, r1
 800dc94:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dc96:	2300      	movs	r3, #0
 800dc98:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dc9a:	2300      	movs	r3, #0
 800dc9c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800dc9e:	687b      	ldr	r3, [r7, #4]
 800dca0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800dca4:	78fa      	ldrb	r2, [r7, #3]
 800dca6:	4611      	mov	r1, r2
 800dca8:	4618      	mov	r0, r3
 800dcaa:	f7f6 fcd0 	bl	800464e <HAL_PCD_EP_Close>
 800dcae:	4603      	mov	r3, r0
 800dcb0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800dcb2:	7bfb      	ldrb	r3, [r7, #15]
 800dcb4:	4618      	mov	r0, r3
 800dcb6:	f000 f8fd 	bl	800deb4 <USBD_Get_USB_Status>
 800dcba:	4603      	mov	r3, r0
 800dcbc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800dcbe:	7bbb      	ldrb	r3, [r7, #14]
}
 800dcc0:	4618      	mov	r0, r3
 800dcc2:	3710      	adds	r7, #16
 800dcc4:	46bd      	mov	sp, r7
 800dcc6:	bd80      	pop	{r7, pc}

0800dcc8 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800dcc8:	b580      	push	{r7, lr}
 800dcca:	b084      	sub	sp, #16
 800dccc:	af00      	add	r7, sp, #0
 800dcce:	6078      	str	r0, [r7, #4]
 800dcd0:	460b      	mov	r3, r1
 800dcd2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dcd4:	2300      	movs	r3, #0
 800dcd6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dcd8:	2300      	movs	r3, #0
 800dcda:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800dcdc:	687b      	ldr	r3, [r7, #4]
 800dcde:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800dce2:	78fa      	ldrb	r2, [r7, #3]
 800dce4:	4611      	mov	r1, r2
 800dce6:	4618      	mov	r0, r3
 800dce8:	f7f6 fda8 	bl	800483c <HAL_PCD_EP_SetStall>
 800dcec:	4603      	mov	r3, r0
 800dcee:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800dcf0:	7bfb      	ldrb	r3, [r7, #15]
 800dcf2:	4618      	mov	r0, r3
 800dcf4:	f000 f8de 	bl	800deb4 <USBD_Get_USB_Status>
 800dcf8:	4603      	mov	r3, r0
 800dcfa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800dcfc:	7bbb      	ldrb	r3, [r7, #14]
}
 800dcfe:	4618      	mov	r0, r3
 800dd00:	3710      	adds	r7, #16
 800dd02:	46bd      	mov	sp, r7
 800dd04:	bd80      	pop	{r7, pc}

0800dd06 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800dd06:	b580      	push	{r7, lr}
 800dd08:	b084      	sub	sp, #16
 800dd0a:	af00      	add	r7, sp, #0
 800dd0c:	6078      	str	r0, [r7, #4]
 800dd0e:	460b      	mov	r3, r1
 800dd10:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dd12:	2300      	movs	r3, #0
 800dd14:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dd16:	2300      	movs	r3, #0
 800dd18:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800dd1a:	687b      	ldr	r3, [r7, #4]
 800dd1c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800dd20:	78fa      	ldrb	r2, [r7, #3]
 800dd22:	4611      	mov	r1, r2
 800dd24:	4618      	mov	r0, r3
 800dd26:	f7f6 fded 	bl	8004904 <HAL_PCD_EP_ClrStall>
 800dd2a:	4603      	mov	r3, r0
 800dd2c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800dd2e:	7bfb      	ldrb	r3, [r7, #15]
 800dd30:	4618      	mov	r0, r3
 800dd32:	f000 f8bf 	bl	800deb4 <USBD_Get_USB_Status>
 800dd36:	4603      	mov	r3, r0
 800dd38:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800dd3a:	7bbb      	ldrb	r3, [r7, #14]
}
 800dd3c:	4618      	mov	r0, r3
 800dd3e:	3710      	adds	r7, #16
 800dd40:	46bd      	mov	sp, r7
 800dd42:	bd80      	pop	{r7, pc}

0800dd44 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800dd44:	b480      	push	{r7}
 800dd46:	b085      	sub	sp, #20
 800dd48:	af00      	add	r7, sp, #0
 800dd4a:	6078      	str	r0, [r7, #4]
 800dd4c:	460b      	mov	r3, r1
 800dd4e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800dd50:	687b      	ldr	r3, [r7, #4]
 800dd52:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800dd56:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800dd58:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800dd5c:	2b00      	cmp	r3, #0
 800dd5e:	da0b      	bge.n	800dd78 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800dd60:	78fb      	ldrb	r3, [r7, #3]
 800dd62:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800dd66:	68f9      	ldr	r1, [r7, #12]
 800dd68:	4613      	mov	r3, r2
 800dd6a:	00db      	lsls	r3, r3, #3
 800dd6c:	4413      	add	r3, r2
 800dd6e:	009b      	lsls	r3, r3, #2
 800dd70:	440b      	add	r3, r1
 800dd72:	333e      	adds	r3, #62	; 0x3e
 800dd74:	781b      	ldrb	r3, [r3, #0]
 800dd76:	e00b      	b.n	800dd90 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800dd78:	78fb      	ldrb	r3, [r7, #3]
 800dd7a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800dd7e:	68f9      	ldr	r1, [r7, #12]
 800dd80:	4613      	mov	r3, r2
 800dd82:	00db      	lsls	r3, r3, #3
 800dd84:	4413      	add	r3, r2
 800dd86:	009b      	lsls	r3, r3, #2
 800dd88:	440b      	add	r3, r1
 800dd8a:	f203 237e 	addw	r3, r3, #638	; 0x27e
 800dd8e:	781b      	ldrb	r3, [r3, #0]
  }
}
 800dd90:	4618      	mov	r0, r3
 800dd92:	3714      	adds	r7, #20
 800dd94:	46bd      	mov	sp, r7
 800dd96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd9a:	4770      	bx	lr

0800dd9c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800dd9c:	b580      	push	{r7, lr}
 800dd9e:	b084      	sub	sp, #16
 800dda0:	af00      	add	r7, sp, #0
 800dda2:	6078      	str	r0, [r7, #4]
 800dda4:	460b      	mov	r3, r1
 800dda6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dda8:	2300      	movs	r3, #0
 800ddaa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ddac:	2300      	movs	r3, #0
 800ddae:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800ddb0:	687b      	ldr	r3, [r7, #4]
 800ddb2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800ddb6:	78fa      	ldrb	r2, [r7, #3]
 800ddb8:	4611      	mov	r1, r2
 800ddba:	4618      	mov	r0, r3
 800ddbc:	f7f6 fbba 	bl	8004534 <HAL_PCD_SetAddress>
 800ddc0:	4603      	mov	r3, r0
 800ddc2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ddc4:	7bfb      	ldrb	r3, [r7, #15]
 800ddc6:	4618      	mov	r0, r3
 800ddc8:	f000 f874 	bl	800deb4 <USBD_Get_USB_Status>
 800ddcc:	4603      	mov	r3, r0
 800ddce:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ddd0:	7bbb      	ldrb	r3, [r7, #14]
}
 800ddd2:	4618      	mov	r0, r3
 800ddd4:	3710      	adds	r7, #16
 800ddd6:	46bd      	mov	sp, r7
 800ddd8:	bd80      	pop	{r7, pc}

0800ddda <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800ddda:	b580      	push	{r7, lr}
 800dddc:	b086      	sub	sp, #24
 800ddde:	af00      	add	r7, sp, #0
 800dde0:	60f8      	str	r0, [r7, #12]
 800dde2:	607a      	str	r2, [r7, #4]
 800dde4:	603b      	str	r3, [r7, #0]
 800dde6:	460b      	mov	r3, r1
 800dde8:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ddea:	2300      	movs	r3, #0
 800ddec:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ddee:	2300      	movs	r3, #0
 800ddf0:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800ddf2:	68fb      	ldr	r3, [r7, #12]
 800ddf4:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800ddf8:	7af9      	ldrb	r1, [r7, #11]
 800ddfa:	683b      	ldr	r3, [r7, #0]
 800ddfc:	687a      	ldr	r2, [r7, #4]
 800ddfe:	f7f6 fcd3 	bl	80047a8 <HAL_PCD_EP_Transmit>
 800de02:	4603      	mov	r3, r0
 800de04:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800de06:	7dfb      	ldrb	r3, [r7, #23]
 800de08:	4618      	mov	r0, r3
 800de0a:	f000 f853 	bl	800deb4 <USBD_Get_USB_Status>
 800de0e:	4603      	mov	r3, r0
 800de10:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800de12:	7dbb      	ldrb	r3, [r7, #22]
}
 800de14:	4618      	mov	r0, r3
 800de16:	3718      	adds	r7, #24
 800de18:	46bd      	mov	sp, r7
 800de1a:	bd80      	pop	{r7, pc}

0800de1c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800de1c:	b580      	push	{r7, lr}
 800de1e:	b086      	sub	sp, #24
 800de20:	af00      	add	r7, sp, #0
 800de22:	60f8      	str	r0, [r7, #12]
 800de24:	607a      	str	r2, [r7, #4]
 800de26:	603b      	str	r3, [r7, #0]
 800de28:	460b      	mov	r3, r1
 800de2a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800de2c:	2300      	movs	r3, #0
 800de2e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800de30:	2300      	movs	r3, #0
 800de32:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800de34:	68fb      	ldr	r3, [r7, #12]
 800de36:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800de3a:	7af9      	ldrb	r1, [r7, #11]
 800de3c:	683b      	ldr	r3, [r7, #0]
 800de3e:	687a      	ldr	r2, [r7, #4]
 800de40:	f7f6 fc4f 	bl	80046e2 <HAL_PCD_EP_Receive>
 800de44:	4603      	mov	r3, r0
 800de46:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800de48:	7dfb      	ldrb	r3, [r7, #23]
 800de4a:	4618      	mov	r0, r3
 800de4c:	f000 f832 	bl	800deb4 <USBD_Get_USB_Status>
 800de50:	4603      	mov	r3, r0
 800de52:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800de54:	7dbb      	ldrb	r3, [r7, #22]
}
 800de56:	4618      	mov	r0, r3
 800de58:	3718      	adds	r7, #24
 800de5a:	46bd      	mov	sp, r7
 800de5c:	bd80      	pop	{r7, pc}

0800de5e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800de5e:	b580      	push	{r7, lr}
 800de60:	b082      	sub	sp, #8
 800de62:	af00      	add	r7, sp, #0
 800de64:	6078      	str	r0, [r7, #4]
 800de66:	460b      	mov	r3, r1
 800de68:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800de6a:	687b      	ldr	r3, [r7, #4]
 800de6c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800de70:	78fa      	ldrb	r2, [r7, #3]
 800de72:	4611      	mov	r1, r2
 800de74:	4618      	mov	r0, r3
 800de76:	f7f6 fc7f 	bl	8004778 <HAL_PCD_EP_GetRxCount>
 800de7a:	4603      	mov	r3, r0
}
 800de7c:	4618      	mov	r0, r3
 800de7e:	3708      	adds	r7, #8
 800de80:	46bd      	mov	sp, r7
 800de82:	bd80      	pop	{r7, pc}

0800de84 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800de84:	b480      	push	{r7}
 800de86:	b083      	sub	sp, #12
 800de88:	af00      	add	r7, sp, #0
 800de8a:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800de8c:	4b03      	ldr	r3, [pc, #12]	; (800de9c <USBD_static_malloc+0x18>)
}
 800de8e:	4618      	mov	r0, r3
 800de90:	370c      	adds	r7, #12
 800de92:	46bd      	mov	sp, r7
 800de94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de98:	4770      	bx	lr
 800de9a:	bf00      	nop
 800de9c:	200069b4 	.word	0x200069b4

0800dea0 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800dea0:	b480      	push	{r7}
 800dea2:	b083      	sub	sp, #12
 800dea4:	af00      	add	r7, sp, #0
 800dea6:	6078      	str	r0, [r7, #4]

}
 800dea8:	bf00      	nop
 800deaa:	370c      	adds	r7, #12
 800deac:	46bd      	mov	sp, r7
 800deae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800deb2:	4770      	bx	lr

0800deb4 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800deb4:	b480      	push	{r7}
 800deb6:	b085      	sub	sp, #20
 800deb8:	af00      	add	r7, sp, #0
 800deba:	4603      	mov	r3, r0
 800debc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800debe:	2300      	movs	r3, #0
 800dec0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800dec2:	79fb      	ldrb	r3, [r7, #7]
 800dec4:	2b03      	cmp	r3, #3
 800dec6:	d817      	bhi.n	800def8 <USBD_Get_USB_Status+0x44>
 800dec8:	a201      	add	r2, pc, #4	; (adr r2, 800ded0 <USBD_Get_USB_Status+0x1c>)
 800deca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dece:	bf00      	nop
 800ded0:	0800dee1 	.word	0x0800dee1
 800ded4:	0800dee7 	.word	0x0800dee7
 800ded8:	0800deed 	.word	0x0800deed
 800dedc:	0800def3 	.word	0x0800def3
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800dee0:	2300      	movs	r3, #0
 800dee2:	73fb      	strb	r3, [r7, #15]
    break;
 800dee4:	e00b      	b.n	800defe <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800dee6:	2303      	movs	r3, #3
 800dee8:	73fb      	strb	r3, [r7, #15]
    break;
 800deea:	e008      	b.n	800defe <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800deec:	2301      	movs	r3, #1
 800deee:	73fb      	strb	r3, [r7, #15]
    break;
 800def0:	e005      	b.n	800defe <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800def2:	2303      	movs	r3, #3
 800def4:	73fb      	strb	r3, [r7, #15]
    break;
 800def6:	e002      	b.n	800defe <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800def8:	2303      	movs	r3, #3
 800defa:	73fb      	strb	r3, [r7, #15]
    break;
 800defc:	bf00      	nop
  }
  return usb_status;
 800defe:	7bfb      	ldrb	r3, [r7, #15]
}
 800df00:	4618      	mov	r0, r3
 800df02:	3714      	adds	r7, #20
 800df04:	46bd      	mov	sp, r7
 800df06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df0a:	4770      	bx	lr

0800df0c <__errno>:
 800df0c:	4b01      	ldr	r3, [pc, #4]	; (800df14 <__errno+0x8>)
 800df0e:	6818      	ldr	r0, [r3, #0]
 800df10:	4770      	bx	lr
 800df12:	bf00      	nop
 800df14:	200005d8 	.word	0x200005d8

0800df18 <__libc_init_array>:
 800df18:	b570      	push	{r4, r5, r6, lr}
 800df1a:	4d0d      	ldr	r5, [pc, #52]	; (800df50 <__libc_init_array+0x38>)
 800df1c:	4c0d      	ldr	r4, [pc, #52]	; (800df54 <__libc_init_array+0x3c>)
 800df1e:	1b64      	subs	r4, r4, r5
 800df20:	10a4      	asrs	r4, r4, #2
 800df22:	2600      	movs	r6, #0
 800df24:	42a6      	cmp	r6, r4
 800df26:	d109      	bne.n	800df3c <__libc_init_array+0x24>
 800df28:	4d0b      	ldr	r5, [pc, #44]	; (800df58 <__libc_init_array+0x40>)
 800df2a:	4c0c      	ldr	r4, [pc, #48]	; (800df5c <__libc_init_array+0x44>)
 800df2c:	f000 fcaa 	bl	800e884 <_init>
 800df30:	1b64      	subs	r4, r4, r5
 800df32:	10a4      	asrs	r4, r4, #2
 800df34:	2600      	movs	r6, #0
 800df36:	42a6      	cmp	r6, r4
 800df38:	d105      	bne.n	800df46 <__libc_init_array+0x2e>
 800df3a:	bd70      	pop	{r4, r5, r6, pc}
 800df3c:	f855 3b04 	ldr.w	r3, [r5], #4
 800df40:	4798      	blx	r3
 800df42:	3601      	adds	r6, #1
 800df44:	e7ee      	b.n	800df24 <__libc_init_array+0xc>
 800df46:	f855 3b04 	ldr.w	r3, [r5], #4
 800df4a:	4798      	blx	r3
 800df4c:	3601      	adds	r6, #1
 800df4e:	e7f2      	b.n	800df36 <__libc_init_array+0x1e>
 800df50:	0800ef84 	.word	0x0800ef84
 800df54:	0800ef84 	.word	0x0800ef84
 800df58:	0800ef84 	.word	0x0800ef84
 800df5c:	0800ef88 	.word	0x0800ef88

0800df60 <malloc>:
 800df60:	4b02      	ldr	r3, [pc, #8]	; (800df6c <malloc+0xc>)
 800df62:	4601      	mov	r1, r0
 800df64:	6818      	ldr	r0, [r3, #0]
 800df66:	f000 b885 	b.w	800e074 <_malloc_r>
 800df6a:	bf00      	nop
 800df6c:	200005d8 	.word	0x200005d8

0800df70 <memcpy>:
 800df70:	440a      	add	r2, r1
 800df72:	4291      	cmp	r1, r2
 800df74:	f100 33ff 	add.w	r3, r0, #4294967295
 800df78:	d100      	bne.n	800df7c <memcpy+0xc>
 800df7a:	4770      	bx	lr
 800df7c:	b510      	push	{r4, lr}
 800df7e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800df82:	f803 4f01 	strb.w	r4, [r3, #1]!
 800df86:	4291      	cmp	r1, r2
 800df88:	d1f9      	bne.n	800df7e <memcpy+0xe>
 800df8a:	bd10      	pop	{r4, pc}

0800df8c <memset>:
 800df8c:	4402      	add	r2, r0
 800df8e:	4603      	mov	r3, r0
 800df90:	4293      	cmp	r3, r2
 800df92:	d100      	bne.n	800df96 <memset+0xa>
 800df94:	4770      	bx	lr
 800df96:	f803 1b01 	strb.w	r1, [r3], #1
 800df9a:	e7f9      	b.n	800df90 <memset+0x4>

0800df9c <_free_r>:
 800df9c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800df9e:	2900      	cmp	r1, #0
 800dfa0:	d044      	beq.n	800e02c <_free_r+0x90>
 800dfa2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dfa6:	9001      	str	r0, [sp, #4]
 800dfa8:	2b00      	cmp	r3, #0
 800dfaa:	f1a1 0404 	sub.w	r4, r1, #4
 800dfae:	bfb8      	it	lt
 800dfb0:	18e4      	addlt	r4, r4, r3
 800dfb2:	f000 f917 	bl	800e1e4 <__malloc_lock>
 800dfb6:	4a1e      	ldr	r2, [pc, #120]	; (800e030 <_free_r+0x94>)
 800dfb8:	9801      	ldr	r0, [sp, #4]
 800dfba:	6813      	ldr	r3, [r2, #0]
 800dfbc:	b933      	cbnz	r3, 800dfcc <_free_r+0x30>
 800dfbe:	6063      	str	r3, [r4, #4]
 800dfc0:	6014      	str	r4, [r2, #0]
 800dfc2:	b003      	add	sp, #12
 800dfc4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800dfc8:	f000 b912 	b.w	800e1f0 <__malloc_unlock>
 800dfcc:	42a3      	cmp	r3, r4
 800dfce:	d908      	bls.n	800dfe2 <_free_r+0x46>
 800dfd0:	6825      	ldr	r5, [r4, #0]
 800dfd2:	1961      	adds	r1, r4, r5
 800dfd4:	428b      	cmp	r3, r1
 800dfd6:	bf01      	itttt	eq
 800dfd8:	6819      	ldreq	r1, [r3, #0]
 800dfda:	685b      	ldreq	r3, [r3, #4]
 800dfdc:	1949      	addeq	r1, r1, r5
 800dfde:	6021      	streq	r1, [r4, #0]
 800dfe0:	e7ed      	b.n	800dfbe <_free_r+0x22>
 800dfe2:	461a      	mov	r2, r3
 800dfe4:	685b      	ldr	r3, [r3, #4]
 800dfe6:	b10b      	cbz	r3, 800dfec <_free_r+0x50>
 800dfe8:	42a3      	cmp	r3, r4
 800dfea:	d9fa      	bls.n	800dfe2 <_free_r+0x46>
 800dfec:	6811      	ldr	r1, [r2, #0]
 800dfee:	1855      	adds	r5, r2, r1
 800dff0:	42a5      	cmp	r5, r4
 800dff2:	d10b      	bne.n	800e00c <_free_r+0x70>
 800dff4:	6824      	ldr	r4, [r4, #0]
 800dff6:	4421      	add	r1, r4
 800dff8:	1854      	adds	r4, r2, r1
 800dffa:	42a3      	cmp	r3, r4
 800dffc:	6011      	str	r1, [r2, #0]
 800dffe:	d1e0      	bne.n	800dfc2 <_free_r+0x26>
 800e000:	681c      	ldr	r4, [r3, #0]
 800e002:	685b      	ldr	r3, [r3, #4]
 800e004:	6053      	str	r3, [r2, #4]
 800e006:	4421      	add	r1, r4
 800e008:	6011      	str	r1, [r2, #0]
 800e00a:	e7da      	b.n	800dfc2 <_free_r+0x26>
 800e00c:	d902      	bls.n	800e014 <_free_r+0x78>
 800e00e:	230c      	movs	r3, #12
 800e010:	6003      	str	r3, [r0, #0]
 800e012:	e7d6      	b.n	800dfc2 <_free_r+0x26>
 800e014:	6825      	ldr	r5, [r4, #0]
 800e016:	1961      	adds	r1, r4, r5
 800e018:	428b      	cmp	r3, r1
 800e01a:	bf04      	itt	eq
 800e01c:	6819      	ldreq	r1, [r3, #0]
 800e01e:	685b      	ldreq	r3, [r3, #4]
 800e020:	6063      	str	r3, [r4, #4]
 800e022:	bf04      	itt	eq
 800e024:	1949      	addeq	r1, r1, r5
 800e026:	6021      	streq	r1, [r4, #0]
 800e028:	6054      	str	r4, [r2, #4]
 800e02a:	e7ca      	b.n	800dfc2 <_free_r+0x26>
 800e02c:	b003      	add	sp, #12
 800e02e:	bd30      	pop	{r4, r5, pc}
 800e030:	20006bd4 	.word	0x20006bd4

0800e034 <sbrk_aligned>:
 800e034:	b570      	push	{r4, r5, r6, lr}
 800e036:	4e0e      	ldr	r6, [pc, #56]	; (800e070 <sbrk_aligned+0x3c>)
 800e038:	460c      	mov	r4, r1
 800e03a:	6831      	ldr	r1, [r6, #0]
 800e03c:	4605      	mov	r5, r0
 800e03e:	b911      	cbnz	r1, 800e046 <sbrk_aligned+0x12>
 800e040:	f000 f88c 	bl	800e15c <_sbrk_r>
 800e044:	6030      	str	r0, [r6, #0]
 800e046:	4621      	mov	r1, r4
 800e048:	4628      	mov	r0, r5
 800e04a:	f000 f887 	bl	800e15c <_sbrk_r>
 800e04e:	1c43      	adds	r3, r0, #1
 800e050:	d00a      	beq.n	800e068 <sbrk_aligned+0x34>
 800e052:	1cc4      	adds	r4, r0, #3
 800e054:	f024 0403 	bic.w	r4, r4, #3
 800e058:	42a0      	cmp	r0, r4
 800e05a:	d007      	beq.n	800e06c <sbrk_aligned+0x38>
 800e05c:	1a21      	subs	r1, r4, r0
 800e05e:	4628      	mov	r0, r5
 800e060:	f000 f87c 	bl	800e15c <_sbrk_r>
 800e064:	3001      	adds	r0, #1
 800e066:	d101      	bne.n	800e06c <sbrk_aligned+0x38>
 800e068:	f04f 34ff 	mov.w	r4, #4294967295
 800e06c:	4620      	mov	r0, r4
 800e06e:	bd70      	pop	{r4, r5, r6, pc}
 800e070:	20006bd8 	.word	0x20006bd8

0800e074 <_malloc_r>:
 800e074:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e078:	1ccd      	adds	r5, r1, #3
 800e07a:	f025 0503 	bic.w	r5, r5, #3
 800e07e:	3508      	adds	r5, #8
 800e080:	2d0c      	cmp	r5, #12
 800e082:	bf38      	it	cc
 800e084:	250c      	movcc	r5, #12
 800e086:	2d00      	cmp	r5, #0
 800e088:	4607      	mov	r7, r0
 800e08a:	db01      	blt.n	800e090 <_malloc_r+0x1c>
 800e08c:	42a9      	cmp	r1, r5
 800e08e:	d905      	bls.n	800e09c <_malloc_r+0x28>
 800e090:	230c      	movs	r3, #12
 800e092:	603b      	str	r3, [r7, #0]
 800e094:	2600      	movs	r6, #0
 800e096:	4630      	mov	r0, r6
 800e098:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e09c:	4e2e      	ldr	r6, [pc, #184]	; (800e158 <_malloc_r+0xe4>)
 800e09e:	f000 f8a1 	bl	800e1e4 <__malloc_lock>
 800e0a2:	6833      	ldr	r3, [r6, #0]
 800e0a4:	461c      	mov	r4, r3
 800e0a6:	bb34      	cbnz	r4, 800e0f6 <_malloc_r+0x82>
 800e0a8:	4629      	mov	r1, r5
 800e0aa:	4638      	mov	r0, r7
 800e0ac:	f7ff ffc2 	bl	800e034 <sbrk_aligned>
 800e0b0:	1c43      	adds	r3, r0, #1
 800e0b2:	4604      	mov	r4, r0
 800e0b4:	d14d      	bne.n	800e152 <_malloc_r+0xde>
 800e0b6:	6834      	ldr	r4, [r6, #0]
 800e0b8:	4626      	mov	r6, r4
 800e0ba:	2e00      	cmp	r6, #0
 800e0bc:	d140      	bne.n	800e140 <_malloc_r+0xcc>
 800e0be:	6823      	ldr	r3, [r4, #0]
 800e0c0:	4631      	mov	r1, r6
 800e0c2:	4638      	mov	r0, r7
 800e0c4:	eb04 0803 	add.w	r8, r4, r3
 800e0c8:	f000 f848 	bl	800e15c <_sbrk_r>
 800e0cc:	4580      	cmp	r8, r0
 800e0ce:	d13a      	bne.n	800e146 <_malloc_r+0xd2>
 800e0d0:	6821      	ldr	r1, [r4, #0]
 800e0d2:	3503      	adds	r5, #3
 800e0d4:	1a6d      	subs	r5, r5, r1
 800e0d6:	f025 0503 	bic.w	r5, r5, #3
 800e0da:	3508      	adds	r5, #8
 800e0dc:	2d0c      	cmp	r5, #12
 800e0de:	bf38      	it	cc
 800e0e0:	250c      	movcc	r5, #12
 800e0e2:	4629      	mov	r1, r5
 800e0e4:	4638      	mov	r0, r7
 800e0e6:	f7ff ffa5 	bl	800e034 <sbrk_aligned>
 800e0ea:	3001      	adds	r0, #1
 800e0ec:	d02b      	beq.n	800e146 <_malloc_r+0xd2>
 800e0ee:	6823      	ldr	r3, [r4, #0]
 800e0f0:	442b      	add	r3, r5
 800e0f2:	6023      	str	r3, [r4, #0]
 800e0f4:	e00e      	b.n	800e114 <_malloc_r+0xa0>
 800e0f6:	6822      	ldr	r2, [r4, #0]
 800e0f8:	1b52      	subs	r2, r2, r5
 800e0fa:	d41e      	bmi.n	800e13a <_malloc_r+0xc6>
 800e0fc:	2a0b      	cmp	r2, #11
 800e0fe:	d916      	bls.n	800e12e <_malloc_r+0xba>
 800e100:	1961      	adds	r1, r4, r5
 800e102:	42a3      	cmp	r3, r4
 800e104:	6025      	str	r5, [r4, #0]
 800e106:	bf18      	it	ne
 800e108:	6059      	strne	r1, [r3, #4]
 800e10a:	6863      	ldr	r3, [r4, #4]
 800e10c:	bf08      	it	eq
 800e10e:	6031      	streq	r1, [r6, #0]
 800e110:	5162      	str	r2, [r4, r5]
 800e112:	604b      	str	r3, [r1, #4]
 800e114:	4638      	mov	r0, r7
 800e116:	f104 060b 	add.w	r6, r4, #11
 800e11a:	f000 f869 	bl	800e1f0 <__malloc_unlock>
 800e11e:	f026 0607 	bic.w	r6, r6, #7
 800e122:	1d23      	adds	r3, r4, #4
 800e124:	1af2      	subs	r2, r6, r3
 800e126:	d0b6      	beq.n	800e096 <_malloc_r+0x22>
 800e128:	1b9b      	subs	r3, r3, r6
 800e12a:	50a3      	str	r3, [r4, r2]
 800e12c:	e7b3      	b.n	800e096 <_malloc_r+0x22>
 800e12e:	6862      	ldr	r2, [r4, #4]
 800e130:	42a3      	cmp	r3, r4
 800e132:	bf0c      	ite	eq
 800e134:	6032      	streq	r2, [r6, #0]
 800e136:	605a      	strne	r2, [r3, #4]
 800e138:	e7ec      	b.n	800e114 <_malloc_r+0xa0>
 800e13a:	4623      	mov	r3, r4
 800e13c:	6864      	ldr	r4, [r4, #4]
 800e13e:	e7b2      	b.n	800e0a6 <_malloc_r+0x32>
 800e140:	4634      	mov	r4, r6
 800e142:	6876      	ldr	r6, [r6, #4]
 800e144:	e7b9      	b.n	800e0ba <_malloc_r+0x46>
 800e146:	230c      	movs	r3, #12
 800e148:	603b      	str	r3, [r7, #0]
 800e14a:	4638      	mov	r0, r7
 800e14c:	f000 f850 	bl	800e1f0 <__malloc_unlock>
 800e150:	e7a1      	b.n	800e096 <_malloc_r+0x22>
 800e152:	6025      	str	r5, [r4, #0]
 800e154:	e7de      	b.n	800e114 <_malloc_r+0xa0>
 800e156:	bf00      	nop
 800e158:	20006bd4 	.word	0x20006bd4

0800e15c <_sbrk_r>:
 800e15c:	b538      	push	{r3, r4, r5, lr}
 800e15e:	4d06      	ldr	r5, [pc, #24]	; (800e178 <_sbrk_r+0x1c>)
 800e160:	2300      	movs	r3, #0
 800e162:	4604      	mov	r4, r0
 800e164:	4608      	mov	r0, r1
 800e166:	602b      	str	r3, [r5, #0]
 800e168:	f7f4 f8c6 	bl	80022f8 <_sbrk>
 800e16c:	1c43      	adds	r3, r0, #1
 800e16e:	d102      	bne.n	800e176 <_sbrk_r+0x1a>
 800e170:	682b      	ldr	r3, [r5, #0]
 800e172:	b103      	cbz	r3, 800e176 <_sbrk_r+0x1a>
 800e174:	6023      	str	r3, [r4, #0]
 800e176:	bd38      	pop	{r3, r4, r5, pc}
 800e178:	20006bdc 	.word	0x20006bdc

0800e17c <siprintf>:
 800e17c:	b40e      	push	{r1, r2, r3}
 800e17e:	b500      	push	{lr}
 800e180:	b09c      	sub	sp, #112	; 0x70
 800e182:	ab1d      	add	r3, sp, #116	; 0x74
 800e184:	9002      	str	r0, [sp, #8]
 800e186:	9006      	str	r0, [sp, #24]
 800e188:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800e18c:	4809      	ldr	r0, [pc, #36]	; (800e1b4 <siprintf+0x38>)
 800e18e:	9107      	str	r1, [sp, #28]
 800e190:	9104      	str	r1, [sp, #16]
 800e192:	4909      	ldr	r1, [pc, #36]	; (800e1b8 <siprintf+0x3c>)
 800e194:	f853 2b04 	ldr.w	r2, [r3], #4
 800e198:	9105      	str	r1, [sp, #20]
 800e19a:	6800      	ldr	r0, [r0, #0]
 800e19c:	9301      	str	r3, [sp, #4]
 800e19e:	a902      	add	r1, sp, #8
 800e1a0:	f000 f888 	bl	800e2b4 <_svfiprintf_r>
 800e1a4:	9b02      	ldr	r3, [sp, #8]
 800e1a6:	2200      	movs	r2, #0
 800e1a8:	701a      	strb	r2, [r3, #0]
 800e1aa:	b01c      	add	sp, #112	; 0x70
 800e1ac:	f85d eb04 	ldr.w	lr, [sp], #4
 800e1b0:	b003      	add	sp, #12
 800e1b2:	4770      	bx	lr
 800e1b4:	200005d8 	.word	0x200005d8
 800e1b8:	ffff0208 	.word	0xffff0208

0800e1bc <strncpy>:
 800e1bc:	b510      	push	{r4, lr}
 800e1be:	3901      	subs	r1, #1
 800e1c0:	4603      	mov	r3, r0
 800e1c2:	b132      	cbz	r2, 800e1d2 <strncpy+0x16>
 800e1c4:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800e1c8:	f803 4b01 	strb.w	r4, [r3], #1
 800e1cc:	3a01      	subs	r2, #1
 800e1ce:	2c00      	cmp	r4, #0
 800e1d0:	d1f7      	bne.n	800e1c2 <strncpy+0x6>
 800e1d2:	441a      	add	r2, r3
 800e1d4:	2100      	movs	r1, #0
 800e1d6:	4293      	cmp	r3, r2
 800e1d8:	d100      	bne.n	800e1dc <strncpy+0x20>
 800e1da:	bd10      	pop	{r4, pc}
 800e1dc:	f803 1b01 	strb.w	r1, [r3], #1
 800e1e0:	e7f9      	b.n	800e1d6 <strncpy+0x1a>
	...

0800e1e4 <__malloc_lock>:
 800e1e4:	4801      	ldr	r0, [pc, #4]	; (800e1ec <__malloc_lock+0x8>)
 800e1e6:	f000 baf9 	b.w	800e7dc <__retarget_lock_acquire_recursive>
 800e1ea:	bf00      	nop
 800e1ec:	20006be0 	.word	0x20006be0

0800e1f0 <__malloc_unlock>:
 800e1f0:	4801      	ldr	r0, [pc, #4]	; (800e1f8 <__malloc_unlock+0x8>)
 800e1f2:	f000 baf4 	b.w	800e7de <__retarget_lock_release_recursive>
 800e1f6:	bf00      	nop
 800e1f8:	20006be0 	.word	0x20006be0

0800e1fc <__ssputs_r>:
 800e1fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e200:	688e      	ldr	r6, [r1, #8]
 800e202:	429e      	cmp	r6, r3
 800e204:	4682      	mov	sl, r0
 800e206:	460c      	mov	r4, r1
 800e208:	4690      	mov	r8, r2
 800e20a:	461f      	mov	r7, r3
 800e20c:	d838      	bhi.n	800e280 <__ssputs_r+0x84>
 800e20e:	898a      	ldrh	r2, [r1, #12]
 800e210:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800e214:	d032      	beq.n	800e27c <__ssputs_r+0x80>
 800e216:	6825      	ldr	r5, [r4, #0]
 800e218:	6909      	ldr	r1, [r1, #16]
 800e21a:	eba5 0901 	sub.w	r9, r5, r1
 800e21e:	6965      	ldr	r5, [r4, #20]
 800e220:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e224:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e228:	3301      	adds	r3, #1
 800e22a:	444b      	add	r3, r9
 800e22c:	106d      	asrs	r5, r5, #1
 800e22e:	429d      	cmp	r5, r3
 800e230:	bf38      	it	cc
 800e232:	461d      	movcc	r5, r3
 800e234:	0553      	lsls	r3, r2, #21
 800e236:	d531      	bpl.n	800e29c <__ssputs_r+0xa0>
 800e238:	4629      	mov	r1, r5
 800e23a:	f7ff ff1b 	bl	800e074 <_malloc_r>
 800e23e:	4606      	mov	r6, r0
 800e240:	b950      	cbnz	r0, 800e258 <__ssputs_r+0x5c>
 800e242:	230c      	movs	r3, #12
 800e244:	f8ca 3000 	str.w	r3, [sl]
 800e248:	89a3      	ldrh	r3, [r4, #12]
 800e24a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e24e:	81a3      	strh	r3, [r4, #12]
 800e250:	f04f 30ff 	mov.w	r0, #4294967295
 800e254:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e258:	6921      	ldr	r1, [r4, #16]
 800e25a:	464a      	mov	r2, r9
 800e25c:	f7ff fe88 	bl	800df70 <memcpy>
 800e260:	89a3      	ldrh	r3, [r4, #12]
 800e262:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800e266:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e26a:	81a3      	strh	r3, [r4, #12]
 800e26c:	6126      	str	r6, [r4, #16]
 800e26e:	6165      	str	r5, [r4, #20]
 800e270:	444e      	add	r6, r9
 800e272:	eba5 0509 	sub.w	r5, r5, r9
 800e276:	6026      	str	r6, [r4, #0]
 800e278:	60a5      	str	r5, [r4, #8]
 800e27a:	463e      	mov	r6, r7
 800e27c:	42be      	cmp	r6, r7
 800e27e:	d900      	bls.n	800e282 <__ssputs_r+0x86>
 800e280:	463e      	mov	r6, r7
 800e282:	6820      	ldr	r0, [r4, #0]
 800e284:	4632      	mov	r2, r6
 800e286:	4641      	mov	r1, r8
 800e288:	f000 faaa 	bl	800e7e0 <memmove>
 800e28c:	68a3      	ldr	r3, [r4, #8]
 800e28e:	1b9b      	subs	r3, r3, r6
 800e290:	60a3      	str	r3, [r4, #8]
 800e292:	6823      	ldr	r3, [r4, #0]
 800e294:	4433      	add	r3, r6
 800e296:	6023      	str	r3, [r4, #0]
 800e298:	2000      	movs	r0, #0
 800e29a:	e7db      	b.n	800e254 <__ssputs_r+0x58>
 800e29c:	462a      	mov	r2, r5
 800e29e:	f000 fab9 	bl	800e814 <_realloc_r>
 800e2a2:	4606      	mov	r6, r0
 800e2a4:	2800      	cmp	r0, #0
 800e2a6:	d1e1      	bne.n	800e26c <__ssputs_r+0x70>
 800e2a8:	6921      	ldr	r1, [r4, #16]
 800e2aa:	4650      	mov	r0, sl
 800e2ac:	f7ff fe76 	bl	800df9c <_free_r>
 800e2b0:	e7c7      	b.n	800e242 <__ssputs_r+0x46>
	...

0800e2b4 <_svfiprintf_r>:
 800e2b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e2b8:	4698      	mov	r8, r3
 800e2ba:	898b      	ldrh	r3, [r1, #12]
 800e2bc:	061b      	lsls	r3, r3, #24
 800e2be:	b09d      	sub	sp, #116	; 0x74
 800e2c0:	4607      	mov	r7, r0
 800e2c2:	460d      	mov	r5, r1
 800e2c4:	4614      	mov	r4, r2
 800e2c6:	d50e      	bpl.n	800e2e6 <_svfiprintf_r+0x32>
 800e2c8:	690b      	ldr	r3, [r1, #16]
 800e2ca:	b963      	cbnz	r3, 800e2e6 <_svfiprintf_r+0x32>
 800e2cc:	2140      	movs	r1, #64	; 0x40
 800e2ce:	f7ff fed1 	bl	800e074 <_malloc_r>
 800e2d2:	6028      	str	r0, [r5, #0]
 800e2d4:	6128      	str	r0, [r5, #16]
 800e2d6:	b920      	cbnz	r0, 800e2e2 <_svfiprintf_r+0x2e>
 800e2d8:	230c      	movs	r3, #12
 800e2da:	603b      	str	r3, [r7, #0]
 800e2dc:	f04f 30ff 	mov.w	r0, #4294967295
 800e2e0:	e0d1      	b.n	800e486 <_svfiprintf_r+0x1d2>
 800e2e2:	2340      	movs	r3, #64	; 0x40
 800e2e4:	616b      	str	r3, [r5, #20]
 800e2e6:	2300      	movs	r3, #0
 800e2e8:	9309      	str	r3, [sp, #36]	; 0x24
 800e2ea:	2320      	movs	r3, #32
 800e2ec:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e2f0:	f8cd 800c 	str.w	r8, [sp, #12]
 800e2f4:	2330      	movs	r3, #48	; 0x30
 800e2f6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800e4a0 <_svfiprintf_r+0x1ec>
 800e2fa:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e2fe:	f04f 0901 	mov.w	r9, #1
 800e302:	4623      	mov	r3, r4
 800e304:	469a      	mov	sl, r3
 800e306:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e30a:	b10a      	cbz	r2, 800e310 <_svfiprintf_r+0x5c>
 800e30c:	2a25      	cmp	r2, #37	; 0x25
 800e30e:	d1f9      	bne.n	800e304 <_svfiprintf_r+0x50>
 800e310:	ebba 0b04 	subs.w	fp, sl, r4
 800e314:	d00b      	beq.n	800e32e <_svfiprintf_r+0x7a>
 800e316:	465b      	mov	r3, fp
 800e318:	4622      	mov	r2, r4
 800e31a:	4629      	mov	r1, r5
 800e31c:	4638      	mov	r0, r7
 800e31e:	f7ff ff6d 	bl	800e1fc <__ssputs_r>
 800e322:	3001      	adds	r0, #1
 800e324:	f000 80aa 	beq.w	800e47c <_svfiprintf_r+0x1c8>
 800e328:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e32a:	445a      	add	r2, fp
 800e32c:	9209      	str	r2, [sp, #36]	; 0x24
 800e32e:	f89a 3000 	ldrb.w	r3, [sl]
 800e332:	2b00      	cmp	r3, #0
 800e334:	f000 80a2 	beq.w	800e47c <_svfiprintf_r+0x1c8>
 800e338:	2300      	movs	r3, #0
 800e33a:	f04f 32ff 	mov.w	r2, #4294967295
 800e33e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e342:	f10a 0a01 	add.w	sl, sl, #1
 800e346:	9304      	str	r3, [sp, #16]
 800e348:	9307      	str	r3, [sp, #28]
 800e34a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e34e:	931a      	str	r3, [sp, #104]	; 0x68
 800e350:	4654      	mov	r4, sl
 800e352:	2205      	movs	r2, #5
 800e354:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e358:	4851      	ldr	r0, [pc, #324]	; (800e4a0 <_svfiprintf_r+0x1ec>)
 800e35a:	f7f1 ff49 	bl	80001f0 <memchr>
 800e35e:	9a04      	ldr	r2, [sp, #16]
 800e360:	b9d8      	cbnz	r0, 800e39a <_svfiprintf_r+0xe6>
 800e362:	06d0      	lsls	r0, r2, #27
 800e364:	bf44      	itt	mi
 800e366:	2320      	movmi	r3, #32
 800e368:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e36c:	0711      	lsls	r1, r2, #28
 800e36e:	bf44      	itt	mi
 800e370:	232b      	movmi	r3, #43	; 0x2b
 800e372:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e376:	f89a 3000 	ldrb.w	r3, [sl]
 800e37a:	2b2a      	cmp	r3, #42	; 0x2a
 800e37c:	d015      	beq.n	800e3aa <_svfiprintf_r+0xf6>
 800e37e:	9a07      	ldr	r2, [sp, #28]
 800e380:	4654      	mov	r4, sl
 800e382:	2000      	movs	r0, #0
 800e384:	f04f 0c0a 	mov.w	ip, #10
 800e388:	4621      	mov	r1, r4
 800e38a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e38e:	3b30      	subs	r3, #48	; 0x30
 800e390:	2b09      	cmp	r3, #9
 800e392:	d94e      	bls.n	800e432 <_svfiprintf_r+0x17e>
 800e394:	b1b0      	cbz	r0, 800e3c4 <_svfiprintf_r+0x110>
 800e396:	9207      	str	r2, [sp, #28]
 800e398:	e014      	b.n	800e3c4 <_svfiprintf_r+0x110>
 800e39a:	eba0 0308 	sub.w	r3, r0, r8
 800e39e:	fa09 f303 	lsl.w	r3, r9, r3
 800e3a2:	4313      	orrs	r3, r2
 800e3a4:	9304      	str	r3, [sp, #16]
 800e3a6:	46a2      	mov	sl, r4
 800e3a8:	e7d2      	b.n	800e350 <_svfiprintf_r+0x9c>
 800e3aa:	9b03      	ldr	r3, [sp, #12]
 800e3ac:	1d19      	adds	r1, r3, #4
 800e3ae:	681b      	ldr	r3, [r3, #0]
 800e3b0:	9103      	str	r1, [sp, #12]
 800e3b2:	2b00      	cmp	r3, #0
 800e3b4:	bfbb      	ittet	lt
 800e3b6:	425b      	neglt	r3, r3
 800e3b8:	f042 0202 	orrlt.w	r2, r2, #2
 800e3bc:	9307      	strge	r3, [sp, #28]
 800e3be:	9307      	strlt	r3, [sp, #28]
 800e3c0:	bfb8      	it	lt
 800e3c2:	9204      	strlt	r2, [sp, #16]
 800e3c4:	7823      	ldrb	r3, [r4, #0]
 800e3c6:	2b2e      	cmp	r3, #46	; 0x2e
 800e3c8:	d10c      	bne.n	800e3e4 <_svfiprintf_r+0x130>
 800e3ca:	7863      	ldrb	r3, [r4, #1]
 800e3cc:	2b2a      	cmp	r3, #42	; 0x2a
 800e3ce:	d135      	bne.n	800e43c <_svfiprintf_r+0x188>
 800e3d0:	9b03      	ldr	r3, [sp, #12]
 800e3d2:	1d1a      	adds	r2, r3, #4
 800e3d4:	681b      	ldr	r3, [r3, #0]
 800e3d6:	9203      	str	r2, [sp, #12]
 800e3d8:	2b00      	cmp	r3, #0
 800e3da:	bfb8      	it	lt
 800e3dc:	f04f 33ff 	movlt.w	r3, #4294967295
 800e3e0:	3402      	adds	r4, #2
 800e3e2:	9305      	str	r3, [sp, #20]
 800e3e4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800e4b0 <_svfiprintf_r+0x1fc>
 800e3e8:	7821      	ldrb	r1, [r4, #0]
 800e3ea:	2203      	movs	r2, #3
 800e3ec:	4650      	mov	r0, sl
 800e3ee:	f7f1 feff 	bl	80001f0 <memchr>
 800e3f2:	b140      	cbz	r0, 800e406 <_svfiprintf_r+0x152>
 800e3f4:	2340      	movs	r3, #64	; 0x40
 800e3f6:	eba0 000a 	sub.w	r0, r0, sl
 800e3fa:	fa03 f000 	lsl.w	r0, r3, r0
 800e3fe:	9b04      	ldr	r3, [sp, #16]
 800e400:	4303      	orrs	r3, r0
 800e402:	3401      	adds	r4, #1
 800e404:	9304      	str	r3, [sp, #16]
 800e406:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e40a:	4826      	ldr	r0, [pc, #152]	; (800e4a4 <_svfiprintf_r+0x1f0>)
 800e40c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e410:	2206      	movs	r2, #6
 800e412:	f7f1 feed 	bl	80001f0 <memchr>
 800e416:	2800      	cmp	r0, #0
 800e418:	d038      	beq.n	800e48c <_svfiprintf_r+0x1d8>
 800e41a:	4b23      	ldr	r3, [pc, #140]	; (800e4a8 <_svfiprintf_r+0x1f4>)
 800e41c:	bb1b      	cbnz	r3, 800e466 <_svfiprintf_r+0x1b2>
 800e41e:	9b03      	ldr	r3, [sp, #12]
 800e420:	3307      	adds	r3, #7
 800e422:	f023 0307 	bic.w	r3, r3, #7
 800e426:	3308      	adds	r3, #8
 800e428:	9303      	str	r3, [sp, #12]
 800e42a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e42c:	4433      	add	r3, r6
 800e42e:	9309      	str	r3, [sp, #36]	; 0x24
 800e430:	e767      	b.n	800e302 <_svfiprintf_r+0x4e>
 800e432:	fb0c 3202 	mla	r2, ip, r2, r3
 800e436:	460c      	mov	r4, r1
 800e438:	2001      	movs	r0, #1
 800e43a:	e7a5      	b.n	800e388 <_svfiprintf_r+0xd4>
 800e43c:	2300      	movs	r3, #0
 800e43e:	3401      	adds	r4, #1
 800e440:	9305      	str	r3, [sp, #20]
 800e442:	4619      	mov	r1, r3
 800e444:	f04f 0c0a 	mov.w	ip, #10
 800e448:	4620      	mov	r0, r4
 800e44a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e44e:	3a30      	subs	r2, #48	; 0x30
 800e450:	2a09      	cmp	r2, #9
 800e452:	d903      	bls.n	800e45c <_svfiprintf_r+0x1a8>
 800e454:	2b00      	cmp	r3, #0
 800e456:	d0c5      	beq.n	800e3e4 <_svfiprintf_r+0x130>
 800e458:	9105      	str	r1, [sp, #20]
 800e45a:	e7c3      	b.n	800e3e4 <_svfiprintf_r+0x130>
 800e45c:	fb0c 2101 	mla	r1, ip, r1, r2
 800e460:	4604      	mov	r4, r0
 800e462:	2301      	movs	r3, #1
 800e464:	e7f0      	b.n	800e448 <_svfiprintf_r+0x194>
 800e466:	ab03      	add	r3, sp, #12
 800e468:	9300      	str	r3, [sp, #0]
 800e46a:	462a      	mov	r2, r5
 800e46c:	4b0f      	ldr	r3, [pc, #60]	; (800e4ac <_svfiprintf_r+0x1f8>)
 800e46e:	a904      	add	r1, sp, #16
 800e470:	4638      	mov	r0, r7
 800e472:	f3af 8000 	nop.w
 800e476:	1c42      	adds	r2, r0, #1
 800e478:	4606      	mov	r6, r0
 800e47a:	d1d6      	bne.n	800e42a <_svfiprintf_r+0x176>
 800e47c:	89ab      	ldrh	r3, [r5, #12]
 800e47e:	065b      	lsls	r3, r3, #25
 800e480:	f53f af2c 	bmi.w	800e2dc <_svfiprintf_r+0x28>
 800e484:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e486:	b01d      	add	sp, #116	; 0x74
 800e488:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e48c:	ab03      	add	r3, sp, #12
 800e48e:	9300      	str	r3, [sp, #0]
 800e490:	462a      	mov	r2, r5
 800e492:	4b06      	ldr	r3, [pc, #24]	; (800e4ac <_svfiprintf_r+0x1f8>)
 800e494:	a904      	add	r1, sp, #16
 800e496:	4638      	mov	r0, r7
 800e498:	f000 f87a 	bl	800e590 <_printf_i>
 800e49c:	e7eb      	b.n	800e476 <_svfiprintf_r+0x1c2>
 800e49e:	bf00      	nop
 800e4a0:	0800ef48 	.word	0x0800ef48
 800e4a4:	0800ef52 	.word	0x0800ef52
 800e4a8:	00000000 	.word	0x00000000
 800e4ac:	0800e1fd 	.word	0x0800e1fd
 800e4b0:	0800ef4e 	.word	0x0800ef4e

0800e4b4 <_printf_common>:
 800e4b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e4b8:	4616      	mov	r6, r2
 800e4ba:	4699      	mov	r9, r3
 800e4bc:	688a      	ldr	r2, [r1, #8]
 800e4be:	690b      	ldr	r3, [r1, #16]
 800e4c0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800e4c4:	4293      	cmp	r3, r2
 800e4c6:	bfb8      	it	lt
 800e4c8:	4613      	movlt	r3, r2
 800e4ca:	6033      	str	r3, [r6, #0]
 800e4cc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800e4d0:	4607      	mov	r7, r0
 800e4d2:	460c      	mov	r4, r1
 800e4d4:	b10a      	cbz	r2, 800e4da <_printf_common+0x26>
 800e4d6:	3301      	adds	r3, #1
 800e4d8:	6033      	str	r3, [r6, #0]
 800e4da:	6823      	ldr	r3, [r4, #0]
 800e4dc:	0699      	lsls	r1, r3, #26
 800e4de:	bf42      	ittt	mi
 800e4e0:	6833      	ldrmi	r3, [r6, #0]
 800e4e2:	3302      	addmi	r3, #2
 800e4e4:	6033      	strmi	r3, [r6, #0]
 800e4e6:	6825      	ldr	r5, [r4, #0]
 800e4e8:	f015 0506 	ands.w	r5, r5, #6
 800e4ec:	d106      	bne.n	800e4fc <_printf_common+0x48>
 800e4ee:	f104 0a19 	add.w	sl, r4, #25
 800e4f2:	68e3      	ldr	r3, [r4, #12]
 800e4f4:	6832      	ldr	r2, [r6, #0]
 800e4f6:	1a9b      	subs	r3, r3, r2
 800e4f8:	42ab      	cmp	r3, r5
 800e4fa:	dc26      	bgt.n	800e54a <_printf_common+0x96>
 800e4fc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800e500:	1e13      	subs	r3, r2, #0
 800e502:	6822      	ldr	r2, [r4, #0]
 800e504:	bf18      	it	ne
 800e506:	2301      	movne	r3, #1
 800e508:	0692      	lsls	r2, r2, #26
 800e50a:	d42b      	bmi.n	800e564 <_printf_common+0xb0>
 800e50c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800e510:	4649      	mov	r1, r9
 800e512:	4638      	mov	r0, r7
 800e514:	47c0      	blx	r8
 800e516:	3001      	adds	r0, #1
 800e518:	d01e      	beq.n	800e558 <_printf_common+0xa4>
 800e51a:	6823      	ldr	r3, [r4, #0]
 800e51c:	68e5      	ldr	r5, [r4, #12]
 800e51e:	6832      	ldr	r2, [r6, #0]
 800e520:	f003 0306 	and.w	r3, r3, #6
 800e524:	2b04      	cmp	r3, #4
 800e526:	bf08      	it	eq
 800e528:	1aad      	subeq	r5, r5, r2
 800e52a:	68a3      	ldr	r3, [r4, #8]
 800e52c:	6922      	ldr	r2, [r4, #16]
 800e52e:	bf0c      	ite	eq
 800e530:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e534:	2500      	movne	r5, #0
 800e536:	4293      	cmp	r3, r2
 800e538:	bfc4      	itt	gt
 800e53a:	1a9b      	subgt	r3, r3, r2
 800e53c:	18ed      	addgt	r5, r5, r3
 800e53e:	2600      	movs	r6, #0
 800e540:	341a      	adds	r4, #26
 800e542:	42b5      	cmp	r5, r6
 800e544:	d11a      	bne.n	800e57c <_printf_common+0xc8>
 800e546:	2000      	movs	r0, #0
 800e548:	e008      	b.n	800e55c <_printf_common+0xa8>
 800e54a:	2301      	movs	r3, #1
 800e54c:	4652      	mov	r2, sl
 800e54e:	4649      	mov	r1, r9
 800e550:	4638      	mov	r0, r7
 800e552:	47c0      	blx	r8
 800e554:	3001      	adds	r0, #1
 800e556:	d103      	bne.n	800e560 <_printf_common+0xac>
 800e558:	f04f 30ff 	mov.w	r0, #4294967295
 800e55c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e560:	3501      	adds	r5, #1
 800e562:	e7c6      	b.n	800e4f2 <_printf_common+0x3e>
 800e564:	18e1      	adds	r1, r4, r3
 800e566:	1c5a      	adds	r2, r3, #1
 800e568:	2030      	movs	r0, #48	; 0x30
 800e56a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800e56e:	4422      	add	r2, r4
 800e570:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800e574:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800e578:	3302      	adds	r3, #2
 800e57a:	e7c7      	b.n	800e50c <_printf_common+0x58>
 800e57c:	2301      	movs	r3, #1
 800e57e:	4622      	mov	r2, r4
 800e580:	4649      	mov	r1, r9
 800e582:	4638      	mov	r0, r7
 800e584:	47c0      	blx	r8
 800e586:	3001      	adds	r0, #1
 800e588:	d0e6      	beq.n	800e558 <_printf_common+0xa4>
 800e58a:	3601      	adds	r6, #1
 800e58c:	e7d9      	b.n	800e542 <_printf_common+0x8e>
	...

0800e590 <_printf_i>:
 800e590:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e594:	7e0f      	ldrb	r7, [r1, #24]
 800e596:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800e598:	2f78      	cmp	r7, #120	; 0x78
 800e59a:	4691      	mov	r9, r2
 800e59c:	4680      	mov	r8, r0
 800e59e:	460c      	mov	r4, r1
 800e5a0:	469a      	mov	sl, r3
 800e5a2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800e5a6:	d807      	bhi.n	800e5b8 <_printf_i+0x28>
 800e5a8:	2f62      	cmp	r7, #98	; 0x62
 800e5aa:	d80a      	bhi.n	800e5c2 <_printf_i+0x32>
 800e5ac:	2f00      	cmp	r7, #0
 800e5ae:	f000 80d8 	beq.w	800e762 <_printf_i+0x1d2>
 800e5b2:	2f58      	cmp	r7, #88	; 0x58
 800e5b4:	f000 80a3 	beq.w	800e6fe <_printf_i+0x16e>
 800e5b8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e5bc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800e5c0:	e03a      	b.n	800e638 <_printf_i+0xa8>
 800e5c2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800e5c6:	2b15      	cmp	r3, #21
 800e5c8:	d8f6      	bhi.n	800e5b8 <_printf_i+0x28>
 800e5ca:	a101      	add	r1, pc, #4	; (adr r1, 800e5d0 <_printf_i+0x40>)
 800e5cc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e5d0:	0800e629 	.word	0x0800e629
 800e5d4:	0800e63d 	.word	0x0800e63d
 800e5d8:	0800e5b9 	.word	0x0800e5b9
 800e5dc:	0800e5b9 	.word	0x0800e5b9
 800e5e0:	0800e5b9 	.word	0x0800e5b9
 800e5e4:	0800e5b9 	.word	0x0800e5b9
 800e5e8:	0800e63d 	.word	0x0800e63d
 800e5ec:	0800e5b9 	.word	0x0800e5b9
 800e5f0:	0800e5b9 	.word	0x0800e5b9
 800e5f4:	0800e5b9 	.word	0x0800e5b9
 800e5f8:	0800e5b9 	.word	0x0800e5b9
 800e5fc:	0800e749 	.word	0x0800e749
 800e600:	0800e66d 	.word	0x0800e66d
 800e604:	0800e72b 	.word	0x0800e72b
 800e608:	0800e5b9 	.word	0x0800e5b9
 800e60c:	0800e5b9 	.word	0x0800e5b9
 800e610:	0800e76b 	.word	0x0800e76b
 800e614:	0800e5b9 	.word	0x0800e5b9
 800e618:	0800e66d 	.word	0x0800e66d
 800e61c:	0800e5b9 	.word	0x0800e5b9
 800e620:	0800e5b9 	.word	0x0800e5b9
 800e624:	0800e733 	.word	0x0800e733
 800e628:	682b      	ldr	r3, [r5, #0]
 800e62a:	1d1a      	adds	r2, r3, #4
 800e62c:	681b      	ldr	r3, [r3, #0]
 800e62e:	602a      	str	r2, [r5, #0]
 800e630:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e634:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e638:	2301      	movs	r3, #1
 800e63a:	e0a3      	b.n	800e784 <_printf_i+0x1f4>
 800e63c:	6820      	ldr	r0, [r4, #0]
 800e63e:	6829      	ldr	r1, [r5, #0]
 800e640:	0606      	lsls	r6, r0, #24
 800e642:	f101 0304 	add.w	r3, r1, #4
 800e646:	d50a      	bpl.n	800e65e <_printf_i+0xce>
 800e648:	680e      	ldr	r6, [r1, #0]
 800e64a:	602b      	str	r3, [r5, #0]
 800e64c:	2e00      	cmp	r6, #0
 800e64e:	da03      	bge.n	800e658 <_printf_i+0xc8>
 800e650:	232d      	movs	r3, #45	; 0x2d
 800e652:	4276      	negs	r6, r6
 800e654:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e658:	485e      	ldr	r0, [pc, #376]	; (800e7d4 <_printf_i+0x244>)
 800e65a:	230a      	movs	r3, #10
 800e65c:	e019      	b.n	800e692 <_printf_i+0x102>
 800e65e:	680e      	ldr	r6, [r1, #0]
 800e660:	602b      	str	r3, [r5, #0]
 800e662:	f010 0f40 	tst.w	r0, #64	; 0x40
 800e666:	bf18      	it	ne
 800e668:	b236      	sxthne	r6, r6
 800e66a:	e7ef      	b.n	800e64c <_printf_i+0xbc>
 800e66c:	682b      	ldr	r3, [r5, #0]
 800e66e:	6820      	ldr	r0, [r4, #0]
 800e670:	1d19      	adds	r1, r3, #4
 800e672:	6029      	str	r1, [r5, #0]
 800e674:	0601      	lsls	r1, r0, #24
 800e676:	d501      	bpl.n	800e67c <_printf_i+0xec>
 800e678:	681e      	ldr	r6, [r3, #0]
 800e67a:	e002      	b.n	800e682 <_printf_i+0xf2>
 800e67c:	0646      	lsls	r6, r0, #25
 800e67e:	d5fb      	bpl.n	800e678 <_printf_i+0xe8>
 800e680:	881e      	ldrh	r6, [r3, #0]
 800e682:	4854      	ldr	r0, [pc, #336]	; (800e7d4 <_printf_i+0x244>)
 800e684:	2f6f      	cmp	r7, #111	; 0x6f
 800e686:	bf0c      	ite	eq
 800e688:	2308      	moveq	r3, #8
 800e68a:	230a      	movne	r3, #10
 800e68c:	2100      	movs	r1, #0
 800e68e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800e692:	6865      	ldr	r5, [r4, #4]
 800e694:	60a5      	str	r5, [r4, #8]
 800e696:	2d00      	cmp	r5, #0
 800e698:	bfa2      	ittt	ge
 800e69a:	6821      	ldrge	r1, [r4, #0]
 800e69c:	f021 0104 	bicge.w	r1, r1, #4
 800e6a0:	6021      	strge	r1, [r4, #0]
 800e6a2:	b90e      	cbnz	r6, 800e6a8 <_printf_i+0x118>
 800e6a4:	2d00      	cmp	r5, #0
 800e6a6:	d04d      	beq.n	800e744 <_printf_i+0x1b4>
 800e6a8:	4615      	mov	r5, r2
 800e6aa:	fbb6 f1f3 	udiv	r1, r6, r3
 800e6ae:	fb03 6711 	mls	r7, r3, r1, r6
 800e6b2:	5dc7      	ldrb	r7, [r0, r7]
 800e6b4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800e6b8:	4637      	mov	r7, r6
 800e6ba:	42bb      	cmp	r3, r7
 800e6bc:	460e      	mov	r6, r1
 800e6be:	d9f4      	bls.n	800e6aa <_printf_i+0x11a>
 800e6c0:	2b08      	cmp	r3, #8
 800e6c2:	d10b      	bne.n	800e6dc <_printf_i+0x14c>
 800e6c4:	6823      	ldr	r3, [r4, #0]
 800e6c6:	07de      	lsls	r6, r3, #31
 800e6c8:	d508      	bpl.n	800e6dc <_printf_i+0x14c>
 800e6ca:	6923      	ldr	r3, [r4, #16]
 800e6cc:	6861      	ldr	r1, [r4, #4]
 800e6ce:	4299      	cmp	r1, r3
 800e6d0:	bfde      	ittt	le
 800e6d2:	2330      	movle	r3, #48	; 0x30
 800e6d4:	f805 3c01 	strble.w	r3, [r5, #-1]
 800e6d8:	f105 35ff 	addle.w	r5, r5, #4294967295
 800e6dc:	1b52      	subs	r2, r2, r5
 800e6de:	6122      	str	r2, [r4, #16]
 800e6e0:	f8cd a000 	str.w	sl, [sp]
 800e6e4:	464b      	mov	r3, r9
 800e6e6:	aa03      	add	r2, sp, #12
 800e6e8:	4621      	mov	r1, r4
 800e6ea:	4640      	mov	r0, r8
 800e6ec:	f7ff fee2 	bl	800e4b4 <_printf_common>
 800e6f0:	3001      	adds	r0, #1
 800e6f2:	d14c      	bne.n	800e78e <_printf_i+0x1fe>
 800e6f4:	f04f 30ff 	mov.w	r0, #4294967295
 800e6f8:	b004      	add	sp, #16
 800e6fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e6fe:	4835      	ldr	r0, [pc, #212]	; (800e7d4 <_printf_i+0x244>)
 800e700:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800e704:	6829      	ldr	r1, [r5, #0]
 800e706:	6823      	ldr	r3, [r4, #0]
 800e708:	f851 6b04 	ldr.w	r6, [r1], #4
 800e70c:	6029      	str	r1, [r5, #0]
 800e70e:	061d      	lsls	r5, r3, #24
 800e710:	d514      	bpl.n	800e73c <_printf_i+0x1ac>
 800e712:	07df      	lsls	r7, r3, #31
 800e714:	bf44      	itt	mi
 800e716:	f043 0320 	orrmi.w	r3, r3, #32
 800e71a:	6023      	strmi	r3, [r4, #0]
 800e71c:	b91e      	cbnz	r6, 800e726 <_printf_i+0x196>
 800e71e:	6823      	ldr	r3, [r4, #0]
 800e720:	f023 0320 	bic.w	r3, r3, #32
 800e724:	6023      	str	r3, [r4, #0]
 800e726:	2310      	movs	r3, #16
 800e728:	e7b0      	b.n	800e68c <_printf_i+0xfc>
 800e72a:	6823      	ldr	r3, [r4, #0]
 800e72c:	f043 0320 	orr.w	r3, r3, #32
 800e730:	6023      	str	r3, [r4, #0]
 800e732:	2378      	movs	r3, #120	; 0x78
 800e734:	4828      	ldr	r0, [pc, #160]	; (800e7d8 <_printf_i+0x248>)
 800e736:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800e73a:	e7e3      	b.n	800e704 <_printf_i+0x174>
 800e73c:	0659      	lsls	r1, r3, #25
 800e73e:	bf48      	it	mi
 800e740:	b2b6      	uxthmi	r6, r6
 800e742:	e7e6      	b.n	800e712 <_printf_i+0x182>
 800e744:	4615      	mov	r5, r2
 800e746:	e7bb      	b.n	800e6c0 <_printf_i+0x130>
 800e748:	682b      	ldr	r3, [r5, #0]
 800e74a:	6826      	ldr	r6, [r4, #0]
 800e74c:	6961      	ldr	r1, [r4, #20]
 800e74e:	1d18      	adds	r0, r3, #4
 800e750:	6028      	str	r0, [r5, #0]
 800e752:	0635      	lsls	r5, r6, #24
 800e754:	681b      	ldr	r3, [r3, #0]
 800e756:	d501      	bpl.n	800e75c <_printf_i+0x1cc>
 800e758:	6019      	str	r1, [r3, #0]
 800e75a:	e002      	b.n	800e762 <_printf_i+0x1d2>
 800e75c:	0670      	lsls	r0, r6, #25
 800e75e:	d5fb      	bpl.n	800e758 <_printf_i+0x1c8>
 800e760:	8019      	strh	r1, [r3, #0]
 800e762:	2300      	movs	r3, #0
 800e764:	6123      	str	r3, [r4, #16]
 800e766:	4615      	mov	r5, r2
 800e768:	e7ba      	b.n	800e6e0 <_printf_i+0x150>
 800e76a:	682b      	ldr	r3, [r5, #0]
 800e76c:	1d1a      	adds	r2, r3, #4
 800e76e:	602a      	str	r2, [r5, #0]
 800e770:	681d      	ldr	r5, [r3, #0]
 800e772:	6862      	ldr	r2, [r4, #4]
 800e774:	2100      	movs	r1, #0
 800e776:	4628      	mov	r0, r5
 800e778:	f7f1 fd3a 	bl	80001f0 <memchr>
 800e77c:	b108      	cbz	r0, 800e782 <_printf_i+0x1f2>
 800e77e:	1b40      	subs	r0, r0, r5
 800e780:	6060      	str	r0, [r4, #4]
 800e782:	6863      	ldr	r3, [r4, #4]
 800e784:	6123      	str	r3, [r4, #16]
 800e786:	2300      	movs	r3, #0
 800e788:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e78c:	e7a8      	b.n	800e6e0 <_printf_i+0x150>
 800e78e:	6923      	ldr	r3, [r4, #16]
 800e790:	462a      	mov	r2, r5
 800e792:	4649      	mov	r1, r9
 800e794:	4640      	mov	r0, r8
 800e796:	47d0      	blx	sl
 800e798:	3001      	adds	r0, #1
 800e79a:	d0ab      	beq.n	800e6f4 <_printf_i+0x164>
 800e79c:	6823      	ldr	r3, [r4, #0]
 800e79e:	079b      	lsls	r3, r3, #30
 800e7a0:	d413      	bmi.n	800e7ca <_printf_i+0x23a>
 800e7a2:	68e0      	ldr	r0, [r4, #12]
 800e7a4:	9b03      	ldr	r3, [sp, #12]
 800e7a6:	4298      	cmp	r0, r3
 800e7a8:	bfb8      	it	lt
 800e7aa:	4618      	movlt	r0, r3
 800e7ac:	e7a4      	b.n	800e6f8 <_printf_i+0x168>
 800e7ae:	2301      	movs	r3, #1
 800e7b0:	4632      	mov	r2, r6
 800e7b2:	4649      	mov	r1, r9
 800e7b4:	4640      	mov	r0, r8
 800e7b6:	47d0      	blx	sl
 800e7b8:	3001      	adds	r0, #1
 800e7ba:	d09b      	beq.n	800e6f4 <_printf_i+0x164>
 800e7bc:	3501      	adds	r5, #1
 800e7be:	68e3      	ldr	r3, [r4, #12]
 800e7c0:	9903      	ldr	r1, [sp, #12]
 800e7c2:	1a5b      	subs	r3, r3, r1
 800e7c4:	42ab      	cmp	r3, r5
 800e7c6:	dcf2      	bgt.n	800e7ae <_printf_i+0x21e>
 800e7c8:	e7eb      	b.n	800e7a2 <_printf_i+0x212>
 800e7ca:	2500      	movs	r5, #0
 800e7cc:	f104 0619 	add.w	r6, r4, #25
 800e7d0:	e7f5      	b.n	800e7be <_printf_i+0x22e>
 800e7d2:	bf00      	nop
 800e7d4:	0800ef59 	.word	0x0800ef59
 800e7d8:	0800ef6a 	.word	0x0800ef6a

0800e7dc <__retarget_lock_acquire_recursive>:
 800e7dc:	4770      	bx	lr

0800e7de <__retarget_lock_release_recursive>:
 800e7de:	4770      	bx	lr

0800e7e0 <memmove>:
 800e7e0:	4288      	cmp	r0, r1
 800e7e2:	b510      	push	{r4, lr}
 800e7e4:	eb01 0402 	add.w	r4, r1, r2
 800e7e8:	d902      	bls.n	800e7f0 <memmove+0x10>
 800e7ea:	4284      	cmp	r4, r0
 800e7ec:	4623      	mov	r3, r4
 800e7ee:	d807      	bhi.n	800e800 <memmove+0x20>
 800e7f0:	1e43      	subs	r3, r0, #1
 800e7f2:	42a1      	cmp	r1, r4
 800e7f4:	d008      	beq.n	800e808 <memmove+0x28>
 800e7f6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e7fa:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e7fe:	e7f8      	b.n	800e7f2 <memmove+0x12>
 800e800:	4402      	add	r2, r0
 800e802:	4601      	mov	r1, r0
 800e804:	428a      	cmp	r2, r1
 800e806:	d100      	bne.n	800e80a <memmove+0x2a>
 800e808:	bd10      	pop	{r4, pc}
 800e80a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e80e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e812:	e7f7      	b.n	800e804 <memmove+0x24>

0800e814 <_realloc_r>:
 800e814:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e818:	4680      	mov	r8, r0
 800e81a:	4614      	mov	r4, r2
 800e81c:	460e      	mov	r6, r1
 800e81e:	b921      	cbnz	r1, 800e82a <_realloc_r+0x16>
 800e820:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e824:	4611      	mov	r1, r2
 800e826:	f7ff bc25 	b.w	800e074 <_malloc_r>
 800e82a:	b92a      	cbnz	r2, 800e838 <_realloc_r+0x24>
 800e82c:	f7ff fbb6 	bl	800df9c <_free_r>
 800e830:	4625      	mov	r5, r4
 800e832:	4628      	mov	r0, r5
 800e834:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e838:	f000 f81b 	bl	800e872 <_malloc_usable_size_r>
 800e83c:	4284      	cmp	r4, r0
 800e83e:	4607      	mov	r7, r0
 800e840:	d802      	bhi.n	800e848 <_realloc_r+0x34>
 800e842:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e846:	d812      	bhi.n	800e86e <_realloc_r+0x5a>
 800e848:	4621      	mov	r1, r4
 800e84a:	4640      	mov	r0, r8
 800e84c:	f7ff fc12 	bl	800e074 <_malloc_r>
 800e850:	4605      	mov	r5, r0
 800e852:	2800      	cmp	r0, #0
 800e854:	d0ed      	beq.n	800e832 <_realloc_r+0x1e>
 800e856:	42bc      	cmp	r4, r7
 800e858:	4622      	mov	r2, r4
 800e85a:	4631      	mov	r1, r6
 800e85c:	bf28      	it	cs
 800e85e:	463a      	movcs	r2, r7
 800e860:	f7ff fb86 	bl	800df70 <memcpy>
 800e864:	4631      	mov	r1, r6
 800e866:	4640      	mov	r0, r8
 800e868:	f7ff fb98 	bl	800df9c <_free_r>
 800e86c:	e7e1      	b.n	800e832 <_realloc_r+0x1e>
 800e86e:	4635      	mov	r5, r6
 800e870:	e7df      	b.n	800e832 <_realloc_r+0x1e>

0800e872 <_malloc_usable_size_r>:
 800e872:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e876:	1f18      	subs	r0, r3, #4
 800e878:	2b00      	cmp	r3, #0
 800e87a:	bfbc      	itt	lt
 800e87c:	580b      	ldrlt	r3, [r1, r0]
 800e87e:	18c0      	addlt	r0, r0, r3
 800e880:	4770      	bx	lr
	...

0800e884 <_init>:
 800e884:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e886:	bf00      	nop
 800e888:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e88a:	bc08      	pop	{r3}
 800e88c:	469e      	mov	lr, r3
 800e88e:	4770      	bx	lr

0800e890 <_fini>:
 800e890:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e892:	bf00      	nop
 800e894:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e896:	bc08      	pop	{r3}
 800e898:	469e      	mov	lr, r3
 800e89a:	4770      	bx	lr
