# Reading C:/InstalledPrograms/altera/ModelSim/modelsim_ase/tcl/vsim/pref.tcl 
# OpenFile D:/pythondsp/VHDL/VHDL/Chapters/BehavioralModeling/VHDLCodes/BehavioralModeling/VHDLCodes/ifEx.vhd 
vcom -reportprogress 300 -work work D:/pythondsp/VHDL/VHDL/Chapters/BehavioralModeling/VHDLCodes/BehavioralModeling/VHDLCodes/ifEx.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ifEx
# -- Compiling architecture behave of ifEx
vsim -voptargs=+acc work.ifloop
# vsim -voptargs=+acc work.ifloop 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.ifloop(behave)
vsim -voptargs=+acc work.ifex
# vsim -voptargs=+acc work.ifex 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ifex(behave)
add wave -position insertpoint sim:/ifex/*
force -freeze sim:/ifex/s 00 0
force -freeze sim:/ifex/i0 1 0
force -freeze sim:/ifex/i1 0 0
force -freeze sim:/ifex/i2 1 0
force -freeze sim:/ifex/i3 0 0
run
force s 01
run
force s 10
run
force s 11
run
vcom -reportprogress 300 -work work D:/pythondsp/VHDL/VHDL/Chapters/BehavioralModeling/VHDLCodes/BehavioralModeling/VHDLCodes/ifEx.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ifEx
# -- Compiling architecture behave of ifEx
vsim -voptargs=+acc work.ifex
# vsim -voptargs=+acc work.ifex 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ifex(behave)
vcom -reportprogress 300 -work work D:/pythondsp/VHDL/VHDL/Chapters/BehavioralModeling/VHDLCodes/BehavioralModeling/VHDLCodes/ifEx.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ifEx
# -- Compiling architecture behave of ifEx
