{{noteTA
|G1=Electronics
}}
[[File:zhdl.jpg|right]]
在[[数字电路|数字电路]]理論中，'''组合逻辑电路'''（'''combinatorial logic'''或'''combinational logic'''）是一種[[邏輯電路|邏輯電路]]，它的任一时刻的稳态输出，仅仅与该时刻的输入变量的取值有关，而与该时刻以前的输入变量取值无关。相對於組合邏輯電路，[[时序逻辑电路|时序逻辑电路]]的輸出結果除了依照目前的輸入外也和先前的輸入有關係。从电路结构分析，组合电路由各种逻辑门组成，网络中无记忆元件，也无反馈线。

組合邏輯是在[[電腦|電腦]]被用來做輸入的訊號跟儲存的資料作[[逻辑代数|逻辑代数]]運算之用。實際上電腦電路都會混用包含組合邏輯和时序邏輯的電路。舉例來說，算術運算邏輯單元（[[ALU|ALU]]）中，儘管ALU是由循序邏輯的程序裝置所控制，而數學的運算就是從組合邏輯製產生的。计算机中用到的其他电路，如[[加法器#半加器|半加器]]、[[加法器#全加器|全加器]]、{{le|半减器|half subtractor}}、{{le|全减器|full subtractor}}、[[数据选择器|数据选择器]]、[[数据选择器|数据分配器]]、[[编码器|编码器]]和[[译码器|译码器]]也用来构成组合逻辑电路。

==组合电路的分析==
由已知的邏輯電路圖，找出輸入變量和输出函数之间的逻辑关系，达到分析电路功能，评价设计好坏，维护系统硬件，改善电路设计的目的，这个过程称为数字电路的逻辑分析。

组合电路分析的步骤：

[[File:zhfx.jpg|File:zhfx.jpg]]

==组合电路的设计==
逻辑设计又称为逻辑综合，根据给定的逻辑条件或者提出的逻辑功能，整理出满足该逻辑的电路，这个过程称为数字电路的逻辑设计。

组合电路设计的步骤：

[[File:zhsj.jpg|File:zhsj.jpg]]

<!--
''This article is '''not''' about [[combinatory_logic|combinatory logic]], a topic in [[mathematical_logic|mathematical logic]].''



In [[digital_circuit|digital circuit]] theory, '''combinatorial logic''' (also called '''combinational logic''') is a type of logic circuit whose output is a function of only the present input.  This is in contrast to [[sequential_logic|sequential logic]], in which the output depends not only on the present input but also on the history of the input.

In other words, sequential logic has ''[[computer_storage|memory]]'' while combinatorial logic does not.

Combinatorial logic is used in [[computer|computer]] circuits to do [[boolean_algebra|boolean algebra]] on input signals and on stored data.  Practical computer circuits normally contain a mixture of combinatorial and sequential logic.  For example, the part of an arithmetic logic unit, or [[ALU|ALU]], that does mathematical calculations is made from combinatorial logic, although the ALU is controlled by a sequencer that is made from sequential logic.-->

{{数字电路}}
[[Category:电路|Category:电路]]
[[Category:数字电子|Category:数字电子]]