// Seed: 4166535787
module module_0 (
    input tri1 id_0,
    input supply1 id_1,
    input tri0 id_2,
    input uwire id_3
);
  wire id_5;
endmodule
module module_1 (
    output logic id_0,
    output wand id_1,
    output tri id_2,
    output tri1 id_3,
    output wor id_4,
    output tri id_5,
    output supply1 id_6,
    input supply0 id_7,
    output supply1 id_8,
    input wand id_9,
    input wire id_10,
    input wand id_11
);
  id_13 :
  assert property (@(1) 1)
  else id_0 <= 1;
  module_0(
      id_11, id_11, id_9, id_7
  );
endmodule
