
---------- Begin Simulation Statistics ----------
final_tick                               2541877982500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 201339                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746816                       # Number of bytes of host memory used
host_op_rate                                   201338                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    20.85                       # Real time elapsed on the host
host_tick_rate                              569136976                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4198478                       # Number of instructions simulated
sim_ops                                       4198478                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011868                       # Number of seconds simulated
sim_ticks                                 11868137500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             46.713587                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  368438                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               788717                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2553                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             77843                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            839848                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              45707                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          288937                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           243230                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1018601                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65015                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        31308                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4198478                       # Number of instructions committed
system.cpu.committedOps                       4198478                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.650256                       # CPI: cycles per instruction
system.cpu.discardedOps                        214713                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   609910                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1458201                       # DTB hits
system.cpu.dtb.data_misses                       7615                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   407979                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       854978                       # DTB read hits
system.cpu.dtb.read_misses                       6800                       # DTB read misses
system.cpu.dtb.write_accesses                  201931                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      603223                       # DTB write hits
system.cpu.dtb.write_misses                       815                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18124                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3437875                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1055823                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           664419                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16824691                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.176983                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  942478                       # ITB accesses
system.cpu.itb.fetch_acv                          740                       # ITB acv
system.cpu.itb.fetch_hits                      935199                       # ITB hits
system.cpu.itb.fetch_misses                      7279                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.44%      9.44% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.85% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4219     69.37%     79.22% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     80.01% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.07% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.12% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.73%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.86%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6082                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14425                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2434     47.43%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.53% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.76% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2681     52.24%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5132                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2421     49.83%     49.83% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.17% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2421     49.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4859                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10954059000     92.27%     92.27% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9460000      0.08%     92.34% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17269000      0.15%     92.49% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               891566000      7.51%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11872354000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994659                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.903021                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946804                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591837                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743590                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8030071000     67.64%     67.64% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3842283000     32.36%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23722475                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85458      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542863     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3675      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839946     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                593030     14.12%     97.06% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104851      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4198478                       # Class of committed instruction
system.cpu.quiesceCycles                        13800                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6897784                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          450                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       156254                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        314116                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541877982500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541877982500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22846457                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22846457                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22846457                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22846457                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117161.317949                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117161.317949                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117161.317949                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117161.317949                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13084490                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13084490                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13084490                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13084490                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67099.948718                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67099.948718                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67099.948718                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67099.948718                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22496960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22496960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117171.666667                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117171.666667                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12884993                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12884993                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67109.338542                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67109.338542                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541877982500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.271068                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539450562000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.271068                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204442                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204442                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541877982500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128785                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34845                       # Transaction distribution
system.membus.trans_dist::WritebackClean        87151                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34238                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28995                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28995                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87741                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40938                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       262568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       262568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208776                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209194                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 472136                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11188928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11188928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6694208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6694641                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17894833                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               68                       # Total snoops (count)
system.membus.snoopTraffic                       4352                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            158089                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002853                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.053336                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  157638     99.71%     99.71% # Request fanout histogram
system.membus.snoop_fanout::1                     451      0.29%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              158089                       # Request fanout histogram
system.membus.reqLayer0.occupancy              350500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           824801536                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          376199500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541877982500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          465207750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541877982500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541877982500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541877982500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541877982500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541877982500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541877982500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541877982500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541877982500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541877982500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541877982500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541877982500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541877982500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541877982500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541877982500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541877982500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541877982500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541877982500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541877982500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541877982500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541877982500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541877982500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541877982500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541877982500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541877982500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541877982500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541877982500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541877982500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541877982500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5611264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4475392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10086656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5611264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5611264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2230080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2230080                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87676                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69928                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              157604                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34845                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34845                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         472800724                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         377093036                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             849893760                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    472800724                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        472800724                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      187904800                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            187904800                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      187904800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        472800724                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        377093036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1037798559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    119695.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77906.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69417.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000167618500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7369                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7369                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              408710                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             112397                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      157604                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121771                       # Number of write requests accepted
system.mem_ctrls.readBursts                    157604                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121771                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10281                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2076                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12045                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13598                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10634                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8060                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5756                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.70                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2017412750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  736615000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4779719000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13693.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32443.81                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   104249                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80875                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.76                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.57                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                157604                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121771                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134857                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     328                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81858                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.735322                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.358498                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.177675                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34632     42.31%     42.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24329     29.72%     72.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10067     12.30%     84.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4660      5.69%     90.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2345      2.86%     92.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1490      1.82%     94.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          923      1.13%     95.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          614      0.75%     96.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2798      3.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81858                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7369                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.990365                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.416441                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.504018                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1303     17.68%     17.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5585     75.79%     93.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           290      3.94%     97.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            93      1.26%     98.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            36      0.49%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            21      0.28%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           12      0.16%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            8      0.11%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           14      0.19%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            3      0.04%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7369                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7369                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.238838                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.223152                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.747385                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6600     89.56%     89.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               91      1.23%     90.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              443      6.01%     96.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              163      2.21%     99.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               66      0.90%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7369                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9428672                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  657984                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7658496                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10086656                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7793344                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       794.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       645.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    849.89                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    656.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.25                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11868132500                       # Total gap between requests
system.mem_ctrls.avgGap                      42481.01                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4985984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4442688                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7658496                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 420115119.158334612846                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 374337422.363028705120                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 645298893.781774878502                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87676                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69928                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121771                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2532458250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2247260750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 291148660500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28884.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32136.78                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2390952.37                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            315987840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167936340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           562282140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          310929300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     936711360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5191886040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        185250240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7670983260                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.351061                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    429673250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    396240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11042224250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            268513980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            142714770                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           489604080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          313716780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     936711360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5116890000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        248404800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7516555770                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.339121                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    592897250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    396240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10879000250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541877982500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              999457                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              137000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11860937500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541877982500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1617793                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1617793                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1617793                       # number of overall hits
system.cpu.icache.overall_hits::total         1617793                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87742                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87742                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87742                       # number of overall misses
system.cpu.icache.overall_misses::total         87742                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5404223000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5404223000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5404223000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5404223000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1705535                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1705535                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1705535                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1705535                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.051445                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.051445                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.051445                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.051445                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61592.202138                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61592.202138                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61592.202138                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61592.202138                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        87151                       # number of writebacks
system.cpu.icache.writebacks::total             87151                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87742                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87742                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87742                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87742                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5316482000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5316482000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5316482000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5316482000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.051445                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.051445                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.051445                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.051445                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60592.213535                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60592.213535                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60592.213535                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60592.213535                       # average overall mshr miss latency
system.cpu.icache.replacements                  87151                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1617793                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1617793                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87742                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87742                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5404223000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5404223000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1705535                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1705535                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.051445                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.051445                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61592.202138                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61592.202138                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87742                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87742                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5316482000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5316482000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.051445                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.051445                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60592.213535                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60592.213535                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541877982500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.830097                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1640153                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             87229                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             18.802841                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.830097                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995762                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995762                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          380                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3498811                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3498811                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541877982500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1318258                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1318258                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1318258                       # number of overall hits
system.cpu.dcache.overall_hits::total         1318258                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105717                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105717                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105717                       # number of overall misses
system.cpu.dcache.overall_misses::total        105717                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6777329500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6777329500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6777329500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6777329500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1423975                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1423975                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1423975                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1423975                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074241                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074241                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074241                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074241                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64108.227627                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64108.227627                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64108.227627                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64108.227627                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34669                       # number of writebacks
system.cpu.dcache.writebacks::total             34669                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36670                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36670                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36670                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36670                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69047                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69047                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69047                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69047                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4396856500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4396856500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4396856500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4396856500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21603000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21603000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048489                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048489                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048489                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048489                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63679.182296                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63679.182296                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63679.182296                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63679.182296                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104362.318841                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104362.318841                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68904                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       786929                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          786929                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49244                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49244                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3295619000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3295619000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       836173                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       836173                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058892                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058892                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66924.275039                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66924.275039                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9206                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9206                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40038                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40038                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2672436500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2672436500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21603000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21603000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047882                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047882                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66747.502373                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66747.502373                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200027.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200027.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531329                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531329                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56473                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56473                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3481710500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3481710500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587802                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587802                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096075                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096075                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61652.657022                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61652.657022                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27464                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27464                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29009                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29009                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1724420000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1724420000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049352                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049352                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59444.310386                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59444.310386                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10283                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10283                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          899                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          899                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63941500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63941500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080397                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080397                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71125.139043                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71125.139043                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          899                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          899                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     63042500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     63042500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080397                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080397                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70125.139043                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70125.139043                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541877982500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.524274                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1379869                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68904                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.025964                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.524274                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.979028                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.979028                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          745                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2962474                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2962474                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2624666511500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 289869                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746816                       # Number of bytes of host memory used
host_op_rate                                   289869                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   203.49                       # Real time elapsed on the host
host_tick_rate                              395671392                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    58985733                       # Number of instructions simulated
sim_ops                                      58985733                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.080516                       # Number of seconds simulated
sim_ticks                                 80515653000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             65.542176                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 5480545                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              8361860                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1167                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            278609                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           7699004                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             190006                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          621384                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           431378                       # Number of indirect misses.
system.cpu.branchPred.lookups                 9817756                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  394476                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        36144                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    54045913                       # Number of instructions committed
system.cpu.committedOps                      54045913                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.977448                       # CPI: cycles per instruction
system.cpu.discardedOps                        471304                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 14867470                       # DTB accesses
system.cpu.dtb.data_acv                            39                       # DTB access violations
system.cpu.dtb.data_hits                     15387263                       # DTB hits
system.cpu.dtb.data_misses                       9190                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 10399438                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     10708286                       # DTB read hits
system.cpu.dtb.read_misses                       8934                       # DTB read misses
system.cpu.dtb.write_accesses                 4468032                       # DTB write accesses
system.cpu.dtb.write_acv                           26                       # DTB write access violations
system.cpu.dtb.write_hits                     4678977                       # DTB write hits
system.cpu.dtb.write_misses                       256                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              123530                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           37387674                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          11023760                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          4800867                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        89969327                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.335858                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                17275449                       # ITB accesses
system.cpu.itb.fetch_acv                          147                       # ITB acv
system.cpu.itb.fetch_hits                    17274061                       # ITB hits
system.cpu.itb.fetch_misses                      1388                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   131      0.26%      0.26% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.02%      0.27% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4928      9.67%      9.94% # number of callpals executed
system.cpu.kern.callpal::rdps                     297      0.58%     10.52% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     10.52% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     10.53% # number of callpals executed
system.cpu.kern.callpal::rti                      391      0.77%     11.29% # number of callpals executed
system.cpu.kern.callpal::callsys                  113      0.22%     11.52% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.01%     11.52% # number of callpals executed
system.cpu.kern.callpal::rdunique               45101     88.48%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  50975                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      52618                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       75                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1911     35.14%     35.14% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      37      0.68%     35.82% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      82      1.51%     37.33% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    3408     62.67%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5438                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1909     48.49%     48.49% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       37      0.94%     49.43% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       82      2.08%     51.51% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1909     48.49%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3937                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              77823926000     96.65%     96.65% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                61639000      0.08%     96.73% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                90588500      0.11%     96.84% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2542369500      3.16%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          80518523000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998953                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.560153                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.723979                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 348                      
system.cpu.kern.mode_good::user                   348                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               522                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 348                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.666667                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.800000                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         6495201500      8.07%      8.07% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          74023321500     91.93%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      131                       # number of times the context was actually changed
system.cpu.numCycles                        160918920                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        75                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass              897356      1.66%      1.66% # Class of committed instruction
system.cpu.op_class_0::IntAlu                37600949     69.57%     71.23% # Class of committed instruction
system.cpu.op_class_0::IntMult                  28360      0.05%     71.29% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     71.29% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 65990      0.12%     71.41% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     71.41% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 57311      0.11%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    1      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     9      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::MemRead               10605161     19.62%     91.14% # Class of committed instruction
system.cpu.op_class_0::MemWrite               4549138      8.42%     99.55% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             53844      0.10%     99.65% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite           103092      0.19%     99.84% # Class of committed instruction
system.cpu.op_class_0::IprAccess                84702      0.16%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 54045913                       # Class of committed instruction
system.cpu.quiesceCycles                       112386                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        70949593                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                   995328                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 119                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        124                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          120                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1304831                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2609568                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  82788529000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  82788529000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        15594                       # number of demand (read+write) misses
system.iocache.demand_misses::total             15594                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        15594                       # number of overall misses
system.iocache.overall_misses::total            15594                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   1841155348                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   1841155348                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   1841155348                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   1841155348                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        15594                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           15594                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        15594                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          15594                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118068.189560                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118068.189560                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118068.189560                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118068.189560                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           229                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    5                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    45.800000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          15552                       # number of writebacks
system.iocache.writebacks::total                15552                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        15594                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        15594                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        15594                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        15594                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1060573450                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1060573450                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1060573450                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1060573450                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68011.635886                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68011.635886                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68011.635886                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68011.635886                       # average overall mshr miss latency
system.iocache.replacements                     15594                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           42                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               42                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4854475                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4854475                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           42                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             42                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115582.738095                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115582.738095                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           42                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2754475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2754475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65582.738095                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65582.738095                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        15552                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        15552                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   1836300873                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   1836300873                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        15552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        15552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118074.901813                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118074.901813                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        15552                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        15552                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1057818975                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1057818975                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68018.195409                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68018.195409                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  82788529000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  15594                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                15594                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               140346                       # Number of tag accesses
system.iocache.tags.data_accesses              140346                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  82788529000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 761                       # Transaction distribution
system.membus.trans_dist::ReadResp            1277884                       # Transaction distribution
system.membus.trans_dist::WriteReq                734                       # Transaction distribution
system.membus.trans_dist::WriteResp               734                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31475                       # Transaction distribution
system.membus.trans_dist::WritebackClean      1258243                       # Transaction distribution
system.membus.trans_dist::CleanEvict            15017                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               11                       # Transaction distribution
system.membus.trans_dist::ReadExReq             12095                       # Transaction distribution
system.membus.trans_dist::ReadExResp            12095                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        1258244                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18879                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         15552                       # Transaction distribution
system.membus.trans_dist::InvalidateResp           34                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        31188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        31188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      3774731                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      3774731                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2990                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        92773                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        95763                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3901682                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       995328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       995328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    161055168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    161055168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         3019                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      2998720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      3001739                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               165052235                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               76                       # Total snoops (count)
system.membus.snoopTraffic                       2688                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1306276                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000116                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.010751                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1306125     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     151      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1306276                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2545500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          7917977871                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               9.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy             269974                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          168734250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  82788529000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         6431170750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              8.0                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  82788529000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  82788529000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  82788529000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  82788529000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  82788529000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  82788529000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  82788529000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  82788529000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  82788529000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  82788529000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  82788529000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  82788529000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  82788529000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  82788529000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  82788529000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  82788529000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  82788529000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  82788529000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  82788529000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  82788529000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  82788529000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  82788529000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  82788529000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  82788529000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  82788529000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  82788529000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  82788529000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  82788529000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       80527616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1979648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           82507264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     80527616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      80527616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2014400                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2014400                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         1258244                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           30932                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1289176                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        31475                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              31475                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst        1000148580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          24587120                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1024735700                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst   1000148580                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1000148580                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       25018738                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             25018738                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       25018738                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst       1000148580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         24587120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1049754437                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    983054.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    473122.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     30302.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000088266750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        56641                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        56641                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2229845                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             929653                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1289176                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1289682                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1289176                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1289682                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 785752                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                306628                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            136677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             24632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            161838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             41116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             67339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5733                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4743                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4889                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            276876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             44935                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            393870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             49432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            146389                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7499                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6011                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7362                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4569                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.30                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6274362000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2517120000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15713562000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12463.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31213.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        52                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   399425                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  880517                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.34                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.57                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1289176                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1289682                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  494511                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     197                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  24796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  27731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  51885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  60257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  57406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  57564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  56501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  69615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  56339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  56540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  56932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  56729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  56473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  56596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  56571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  56548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  56686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  56747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    180                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       206524                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    460.643567                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   321.092542                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   334.245544                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        32251     15.62%     15.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        38149     18.47%     34.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        25371     12.28%     46.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        21743     10.53%     56.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        20193      9.78%     66.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        19460      9.42%     76.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12156      5.89%     81.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5896      2.85%     84.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        31305     15.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       206524                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        56641                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean       8.887732                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      5.259044                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15          51121     90.25%     90.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5356      9.46%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           113      0.20%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            24      0.04%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            12      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         56641                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        56641                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.355732                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.286698                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.578554                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            29577     52.22%     52.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1313      2.32%     54.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9526     16.82%     71.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             9756     17.22%     88.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             5847     10.32%     98.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              350      0.62%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              105      0.19%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               66      0.12%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               43      0.08%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               26      0.05%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               17      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                6      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                5      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         56641                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               32219136                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                50288128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                62914944                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                82507264                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             82539648                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       400.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       781.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1024.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1025.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.10                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   80515653000                       # Total gap between requests
system.mem_ctrls.avgGap                      31221.44                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     30279808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1939328                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     62914944                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 376073556.777835428715                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 24086347.532944928855                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 781400158.302137732506                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      1258244                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        30932                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1289682                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  14694705250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1018856750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1966998413500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     11678.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32938.60                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1525180.95                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            241353420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            128252025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           391821780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          276216300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6355377600.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       6596092440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      25363756320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        39352869885                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        488.760488                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  65876951750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2688400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11951211000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1233342180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            655525530                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3202718400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4855367340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6355377600.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      36013505730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        590985600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        52906822380                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        657.099836                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1238637750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2688400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  76588973500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  82788529000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  803                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 803                       # Transaction distribution
system.iobus.trans_dist::WriteReq               16286                       # Transaction distribution
system.iobus.trans_dist::WriteResp              16286                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          338                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           52                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           96                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1304                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2990                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        31188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        31188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   34178                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1352                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          652                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          675                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3019                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       995664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       995664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   998683                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               358500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                45500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            15636000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2256000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            81275348                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1157000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              891500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               93000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 150                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284747.398726                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           75    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     82728529000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     60000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  82788529000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     16556741                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         16556741                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     16556741                       # number of overall hits
system.cpu.icache.overall_hits::total        16556741                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1258244                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1258244                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1258244                       # number of overall misses
system.cpu.icache.overall_misses::total       1258244                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  49237444500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  49237444500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  49237444500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  49237444500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     17814985                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     17814985                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     17814985                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     17814985                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.070628                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.070628                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.070628                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.070628                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 39131.873071                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 39131.873071                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 39131.873071                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 39131.873071                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1258243                       # number of writebacks
system.cpu.icache.writebacks::total           1258243                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      1258244                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1258244                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1258244                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1258244                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  47979200500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  47979200500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  47979200500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  47979200500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.070628                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.070628                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.070628                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.070628                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 38131.873071                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 38131.873071                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 38131.873071                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 38131.873071                       # average overall mshr miss latency
system.cpu.icache.replacements                1258243                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     16556741                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        16556741                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1258244                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1258244                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  49237444500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  49237444500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     17814985                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     17814985                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.070628                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.070628                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 39131.873071                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 39131.873071                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1258244                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1258244                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  47979200500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  47979200500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.070628                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.070628                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 38131.873071                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 38131.873071                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  82788529000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999857                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            17819099                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1258243                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             14.161890                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999857                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          105                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          294                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          36888214                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         36888214                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  82788529000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     15251976                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         15251976                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     15251976                       # number of overall hits
system.cpu.dcache.overall_hits::total        15251976                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        41741                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          41741                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        41741                       # number of overall misses
system.cpu.dcache.overall_misses::total         41741                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2697087000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2697087000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2697087000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2697087000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     15293717                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     15293717                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     15293717                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     15293717                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002729                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002729                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002729                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002729                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64614.815170                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64614.815170                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64614.815170                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64614.815170                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        15923                       # number of writebacks
system.cpu.dcache.writebacks::total             15923                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11183                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11183                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11183                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11183                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        30558                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        30558                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        30558                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        30558                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1495                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1495                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1966531500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1966531500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1966531500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1966531500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    149753000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    149753000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001998                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001998                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001998                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001998                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64354.064402                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64354.064402                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64354.064402                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64354.064402                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 100169.230769                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 100169.230769                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  30898                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     10637565                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10637565                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        20198                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         20198                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1390536000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1390536000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     10657763                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10657763                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001895                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001895                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 68845.232201                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68845.232201                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1745                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1745                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        18453                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18453                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          761                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          761                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1254202500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1254202500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    149753000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    149753000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001731                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001731                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67967.403674                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67967.403674                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 196784.494087                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 196784.494087                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4614411                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4614411                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        21543                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        21543                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1306551000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1306551000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4635954                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4635954                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004647                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004647                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60648.516920                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60648.516920                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9438                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9438                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        12105                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        12105                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          734                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          734                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    712329000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    712329000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002611                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002611                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58845.848823                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58845.848823                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        13860                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        13860                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          387                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          387                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     29669500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     29669500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        14247                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        14247                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.027164                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.027164                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76665.374677                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76665.374677                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          385                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          385                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     29179000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     29179000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.027023                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.027023                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75789.610390                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75789.610390                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        14095                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        14095                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        14095                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        14095                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  82788529000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.936487                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            15301507                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             30932                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            494.682109                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.936487                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999938                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999938                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          957                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          30675050                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         30675050                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2965233954500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 254947                       # Simulator instruction rate (inst/s)
host_mem_usage                                 747840                       # Number of bytes of host memory used
host_op_rate                                   254947                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1569.50                       # Real time elapsed on the host
host_tick_rate                              216991582                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   400139079                       # Number of instructions simulated
sim_ops                                     400139079                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.340567                       # Number of seconds simulated
sim_ticks                                340567443000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             20.257525                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                16136996                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             79659266                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect            3011902                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           4571295                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          80814077                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            8682778                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        51872744                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         43189966                       # Number of indirect misses.
system.cpu.branchPred.lookups               100634782                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 7682395                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       939789                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   341153346                       # Number of instructions committed
system.cpu.committedOps                     341153346                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.996565                       # CPI: cycles per instruction
system.cpu.discardedOps                      27639524                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 34473258                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                    112506186                       # DTB hits
system.cpu.dtb.data_misses                     150130                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 24724029                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                     67661223                       # DTB read hits
system.cpu.dtb.read_misses                     150117                       # DTB read misses
system.cpu.dtb.write_accesses                 9749229                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                    44844963                       # DTB write hits
system.cpu.dtb.write_misses                        13                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions            53330580                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          280674842                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          79098937                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         65422841                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        49444637                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.500860                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               116232076                       # ITB accesses
system.cpu.itb.fetch_acv                       808818                       # ITB acv
system.cpu.itb.fetch_hits                   116232010                       # ITB hits
system.cpu.itb.fetch_misses                        66                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                     8      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpipl                960184     32.48%     32.48% # number of callpals executed
system.cpu.kern.callpal::rdps                     702      0.02%     32.51% # number of callpals executed
system.cpu.kern.callpal::rti                   955011     32.31%     64.82% # number of callpals executed
system.cpu.kern.callpal::callsys               954656     32.30%     97.12% # number of callpals executed
system.cpu.kern.callpal::rdunique               85261      2.88%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                2955822                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    2956263                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                   956081     49.91%     49.91% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     349      0.02%     49.93% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                  959114     50.07%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total              1915544                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                    956081     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      349      0.02%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                   956081     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total               1912511                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             273808243500     80.40%     80.40% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               232312000      0.07%     80.47% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             66527104000     19.53%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         340567659500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.996838                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.998417                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel              954897                      
system.cpu.kern.mode_good::user                954897                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel            955019                       # number of protection mode switches
system.cpu.kern.mode_switch::user              954897                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.999872                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.999936                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       158271108000     46.47%     46.47% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         182296551000     53.53%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                        8                       # number of times the context was actually changed
system.cpu.numCycles                        681134886                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            15386145      4.51%      4.51% # Class of committed instruction
system.cpu.op_class_0::IntAlu               149603774     43.85%     48.36% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3202      0.00%     48.36% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     48.36% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              28730580      8.42%     56.78% # Class of committed instruction
system.cpu.op_class_0::FloatCmp               3680539      1.08%     57.86% # Class of committed instruction
system.cpu.op_class_0::FloatCvt               4105975      1.20%     59.07% # Class of committed instruction
system.cpu.op_class_0::FloatMult             11038053      3.24%     62.30% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.30% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                751509      0.22%     62.52% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.52% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               160993      0.05%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::MemRead               47181975     13.83%     76.40% # Class of committed instruction
system.cpu.op_class_0::MemWrite              38416873     11.26%     87.66% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          17411350      5.10%     92.77% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          6428720      1.88%     94.65% # Class of committed instruction
system.cpu.op_class_0::IprAccess             18253658      5.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                341153346                       # Class of committed instruction
system.cpu.tickCycles                       631690249                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       620555                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1241112                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 340567443000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 340567443000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 340567443000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 340567443000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             605567                       # Transaction distribution
system.membus.trans_dist::WriteReq                349                       # Transaction distribution
system.membus.trans_dist::WriteResp               349                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        17128                       # Transaction distribution
system.membus.trans_dist::WritebackClean       509515                       # Transaction distribution
system.membus.trans_dist::CleanEvict            93913                       # Transaction distribution
system.membus.trans_dist::ReadExReq             14989                       # Transaction distribution
system.membus.trans_dist::ReadExResp            14989                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         509515                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         96052                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1528545                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1528545                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          698                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       333123                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       333821                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1862366                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     65217920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     65217920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      8202816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      8205608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                73423528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            620905                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000003                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.001795                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  620903    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       2      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              620905                       # Request fanout histogram
system.membus.reqLayer0.occupancy              872500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3476013000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          600377750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 340567443000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2556711750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 340567443000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 340567443000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 340567443000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 340567443000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 340567443000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 340567443000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 340567443000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 340567443000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 340567443000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 340567443000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 340567443000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 340567443000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 340567443000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 340567443000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 340567443000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 340567443000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 340567443000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 340567443000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 340567443000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 340567443000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 340567443000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 340567443000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 340567443000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 340567443000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 340567443000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 340567443000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 340567443000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 340567443000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       32608960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        7106624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           39715584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     32608960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      32608960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1096192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1096192                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          509515                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          111041                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              620556                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        17128                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              17128                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          95748906                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          20867009                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             116615915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     95748906                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         95748906                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3218722                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              3218722                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3218722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         95748906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         20867009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            119834637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     49045.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     24807.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    106927.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001950303250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2934                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2934                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              873824                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              46161                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      620556                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     526642                       # Number of write requests accepted
system.mem_ctrls.readBursts                    620556                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   526642                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 488822                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                477597                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9718                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             17974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            11666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1293                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2635                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7020                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4651                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4662                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2282                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1449                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.95                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2121416250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  658670000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4591428750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16103.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34853.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    39820                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   34612                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 30.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.57                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                620556                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               526642                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  103665                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   28018                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      51                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       106360                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    108.790974                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    87.104041                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   104.046900                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        79021     74.30%     74.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        16379     15.40%     89.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7563      7.11%     96.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1771      1.67%     98.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          844      0.79%     99.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          310      0.29%     99.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          186      0.17%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          102      0.10%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          184      0.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       106360                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2934                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      44.897410                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.163193                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     46.519965                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15            814     27.74%     27.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          1033     35.21%     62.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           139      4.74%     67.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63           193      6.58%     74.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           192      6.54%     80.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           147      5.01%     85.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           89      3.03%     88.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           81      2.76%     91.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           75      2.56%     94.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           58      1.98%     96.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           47      1.60%     97.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           32      1.09%     98.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           11      0.37%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223           11      0.37%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            9      0.31%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            2      0.07%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2934                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2934                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.718814                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.686081                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.068251                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1961     66.84%     66.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               39      1.33%     68.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              770     26.24%     94.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              127      4.33%     98.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               36      1.23%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2934                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8430976                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                31284608                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3139392                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                39715584                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             33705088                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        24.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         9.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    116.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     98.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.27                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  340566833000                       # Total gap between requests
system.mem_ctrls.avgGap                     296868.40                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      1587648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      6843328                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3139392                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 4661772.675669412129                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 20093899.580412916839                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 9218121.298811288550                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       509515                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       111041                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       526642                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    830822250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   3760606500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8437733651500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst      1630.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33866.83                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16021763.65                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    41.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            478308600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            254246025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           537563460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          163840140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     26884353600.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      52053538860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      86943338880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       167315189565                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        491.283571                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 225459626500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11372400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 103735416500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            281066100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            149390175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           403017300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           92216520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     26884353600.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      37271769900                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      99391144320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       164472957915                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        482.937995                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 258016124000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11372400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  71178919000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 340567443000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                 349                       # Transaction distribution
system.iobus.trans_dist::WriteResp                349                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          698                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          698                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     698                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2792                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2792                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     2792                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               872500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              349000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    340567443000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 340567443000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    149766084                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        149766084                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    149766084                       # number of overall hits
system.cpu.icache.overall_hits::total       149766084                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       509514                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         509514                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       509514                       # number of overall misses
system.cpu.icache.overall_misses::total        509514                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  12462117500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  12462117500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  12462117500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  12462117500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    150275598                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    150275598                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    150275598                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    150275598                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003391                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003391                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003391                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003391                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 24458.832338                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 24458.832338                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 24458.832338                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 24458.832338                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       509515                       # number of writebacks
system.cpu.icache.writebacks::total            509515                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       509514                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       509514                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       509514                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       509514                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  11952602500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  11952602500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  11952602500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  11952602500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003391                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003391                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003391                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003391                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 23458.830376                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 23458.830376                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 23458.830376                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23458.830376                       # average overall mshr miss latency
system.cpu.icache.replacements                 509515                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    149766084                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       149766084                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       509514                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        509514                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  12462117500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  12462117500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    150275598                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    150275598                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003391                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003391                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 24458.832338                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 24458.832338                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       509514                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       509514                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  11952602500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  11952602500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003391                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003391                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 23458.830376                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23458.830376                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 340567443000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           150303018                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            510027                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            294.696198                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           46                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          449                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         301060711                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        301060711                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 340567443000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    110237564                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        110237564                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    110237564                       # number of overall hits
system.cpu.dcache.overall_hits::total       110237564                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       114985                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         114985                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       114985                       # number of overall misses
system.cpu.dcache.overall_misses::total        114985                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7498721000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7498721000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7498721000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7498721000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    110352549                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    110352549                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    110352549                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    110352549                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001042                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001042                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001042                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001042                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65214.775840                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65214.775840                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65214.775840                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65214.775840                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        17128                       # number of writebacks
system.cpu.dcache.writebacks::total             17128                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         4151                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4151                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4151                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4151                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       110834                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       110834                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       110834                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       110834                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          349                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          349                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   7258491000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7258491000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   7258491000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7258491000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001004                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001004                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001004                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001004                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65489.750438                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65489.750438                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65489.750438                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65489.750438                       # average overall mshr miss latency
system.cpu.dcache.replacements                 111041                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     66369399                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        66369399                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        95878                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         95878                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   6518637000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6518637000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     66465277                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     66465277                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001443                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001443                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67988.871274                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67988.871274                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           33                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           33                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        95845                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        95845                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   6419952000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6419952000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001442                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001442                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66982.649069                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66982.649069                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     43868165                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       43868165                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        19107                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19107                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    980084000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    980084000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     43887272                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     43887272                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000435                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000435                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 51294.499398                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51294.499398                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         4118                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4118                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        14989                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        14989                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          349                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          349                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    838539000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    838539000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000342                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000342                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 55943.625325                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55943.625325                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         2039                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2039                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          207                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          207                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     16019000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     16019000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         2246                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2246                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.092164                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.092164                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77386.473430                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77386.473430                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          207                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          207                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     15812000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     15812000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.092164                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.092164                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 76386.473430                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76386.473430                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         2246                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2246                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         2246                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2246                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 340567443000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           110393978                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            112065                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            985.088815                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          185                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          626                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          192                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         220825123                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        220825123                       # Number of data accesses

---------- End Simulation Statistics   ----------
