Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/Cavan/Documents/compe475/hw4pipeline/testbench_isim_beh.exe -prj C:/Users/Cavan/Documents/compe475/hw4pipeline/testbench_beh.prj work.testbench work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Cavan/Documents/compe475/hw4pipeline/signextend.v" into library work
Analyzing Verilog file "C:/Users/Cavan/Documents/compe475/hw4pipeline/registerfile.v" into library work
Analyzing Verilog file "C:/Users/Cavan/Documents/compe475/hw4pipeline/pcplus.v" into library work
Analyzing Verilog file "C:/Users/Cavan/Documents/compe475/hw4pipeline/muxtwo_one.v" into library work
Analyzing Verilog file "C:/Users/Cavan/Documents/compe475/hw4pipeline/muxthree_one.v" into library work
Analyzing Verilog file "C:/Users/Cavan/Documents/compe475/hw4pipeline/muxregdst.v" into library work
Analyzing Verilog file "C:/Users/Cavan/Documents/compe475/hw4pipeline/jumpbranchdest.v" into library work
Analyzing Verilog file "C:/Users/Cavan/Documents/compe475/hw4pipeline/instructionmemory.v" into library work
Analyzing Verilog file "C:/Users/Cavan/Documents/compe475/hw4pipeline/hazardunit.v" into library work
Analyzing Verilog file "C:/Users/Cavan/Documents/compe475/hw4pipeline/datamemory.v" into library work
Analyzing Verilog file "C:/Users/Cavan/Documents/compe475/hw4pipeline/controlunit.v" into library work
Analyzing Verilog file "C:/Users/Cavan/Documents/compe475/hw4pipeline/clkregen.v" into library work
Analyzing Verilog file "C:/Users/Cavan/Documents/compe475/hw4pipeline/clk4.v" into library work
Analyzing Verilog file "C:/Users/Cavan/Documents/compe475/hw4pipeline/clk3.v" into library work
Analyzing Verilog file "C:/Users/Cavan/Documents/compe475/hw4pipeline/clk2.v" into library work
Analyzing Verilog file "C:/Users/Cavan/Documents/compe475/hw4pipeline/clk1.v" into library work
Analyzing Verilog file "C:/Users/Cavan/Documents/compe475/hw4pipeline/aluone.v" into library work
Analyzing Verilog file "C:/Users/Cavan/Documents/compe475/hw4pipeline/add.v" into library work
Analyzing Verilog file "C:/Users/Cavan/Documents/compe475/hw4pipeline/testbench.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "C:/Users/Cavan/Documents/compe475/hw4pipeline/testbench.v" Line 152: Port jump is not connected to this instance
Completed static elaboration
Compiling module clkregen
Compiling module instructionmemory
Compiling module pcplus
Compiling module jumpbranchdest
Compiling module clk1
Compiling module controlunit
Compiling module registerfile
Compiling module muxtwo_one
Compiling module muxthree_one
Compiling module muxregdst
Compiling module signextend
Compiling module add
Compiling module clk2
Compiling module datamemory
Compiling module clk4
Compiling module aluone
Compiling module clk3
Compiling module hazardunit
Compiling module testbench
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 20 Verilog Units
Built simulation executable C:/Users/Cavan/Documents/compe475/hw4pipeline/testbench_isim_beh.exe
Fuse Memory Usage: 26704 KB
Fuse CPU Usage: 1718 ms
