--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml Multiplezor.twx Multiplezor.ncd -o Multiplezor.twr
Multiplezor.pcf -ucf pines.ucf

Design file:              Multiplezor.ncd
Physical constraint file: Multiplezor.pcf
Device,package,speed:     xc6slx9,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock Reloj to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Displays<0> |        12.371(R)|      SLOW  |         5.225(R)|      FAST  |Reloj_BUFGP       |   0.000|
Displays<1> |        11.393(R)|      SLOW  |         4.841(R)|      FAST  |Reloj_BUFGP       |   0.000|
Displays<2> |        11.094(R)|      SLOW  |         4.642(R)|      FAST  |Reloj_BUFGP       |   0.000|
Displays<3> |        11.269(R)|      SLOW  |         4.753(R)|      FAST  |Reloj_BUFGP       |   0.000|
Segmentos<0>|        11.096(R)|      SLOW  |         4.522(R)|      FAST  |Reloj_BUFGP       |   0.000|
Segmentos<2>|        11.526(R)|      SLOW  |         5.005(R)|      FAST  |Reloj_BUFGP       |   0.000|
Segmentos<3>|        11.789(R)|      SLOW  |         4.900(R)|      FAST  |Reloj_BUFGP       |   0.000|
Segmentos<4>|        10.351(R)|      SLOW  |         4.390(R)|      FAST  |Reloj_BUFGP       |   0.000|
Segmentos<5>|        11.318(R)|      SLOW  |         4.636(R)|      FAST  |Reloj_BUFGP       |   0.000|
Segmentos<6>|        10.771(R)|      SLOW  |         4.551(R)|      FAST  |Reloj_BUFGP       |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock Reloj
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Reloj          |    3.547|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Apr 29 19:57:27 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 212 MB



