// Seed: 2234585729
module module_0 (
    input tri0 id_0,
    input wor id_1,
    input supply0 id_2,
    input tri1 id_3,
    input tri0 id_4,
    output wire id_5,
    input supply0 id_6,
    input tri1 id_7,
    input wire id_8,
    input wor id_9,
    input supply0 id_10,
    input supply1 id_11,
    input tri id_12
);
  wire id_14;
  supply1 id_15 = id_6;
endmodule
module module_1 (
    input  wand  id_0,
    input  wire  id_1,
    input  wor   id_2,
    output tri0  id_3,
    input  wand  id_4,
    input  tri0  id_5,
    inout  uwire id_6
);
  tri id_8;
  module_0(
      id_2, id_5, id_5, id_0, id_6, id_6, id_5, id_6, id_6, id_0, id_0, id_5, id_5
  );
  wire id_9;
  assign id_8 = (id_8 ^ id_5) == 1;
endmodule
