Information: Updating design information... (UID-85)
Warning: Design 'fc_12' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...
Warning: The following input ports have no clock_relative delay specified, the command set_input_delay without -clock option will be ignored. (TIM-216)
--------------------
ivalid
din_0
din_1
din_2
din_3
din_4
din_5
din_6
din_7
din_8
din_9
din_10
din_11
weight
weight_en

Information: Checking unconstrained_endpoints...

Warning: The following end-points are not constrained for maximum delay.

End point
---------------
cnt_fc_reg_0_/next_state
cnt_fc_reg_0_/synch_enable
cnt_fc_reg_1_/next_state
cnt_fc_reg_1_/synch_enable
cnt_fc_reg_2_/next_state
cnt_fc_reg_2_/synch_enable
cnt_fc_reg_3_/next_state
cnt_fc_reg_3_/synch_enable
cnt_fc_reg_4_/next_state
cnt_fc_reg_4_/synch_enable
cnt_fc_reg_5_/next_state
cnt_fc_reg_5_/synch_enable
cnt_fc_reg_6_/next_state
cnt_fc_reg_6_/synch_enable
cnt_fc_reg_7_/next_state
cnt_fc_reg_7_/synch_enable
cnt_fc_reg_8_/next_state
cnt_fc_reg_8_/synch_enable
cnt_w_reg_0_/next_state
cnt_w_reg_0_/synch_enable
cnt_w_reg_1_/next_state
cnt_w_reg_1_/synch_enable
cnt_w_reg_2_/next_state
cnt_w_reg_2_/synch_enable
cnt_w_reg_3_/next_state
cnt_w_reg_3_/synch_enable
cnt_w_reg_4_/next_state
cnt_w_reg_4_/synch_enable
cnt_w_reg_5_/next_state
cnt_w_reg_5_/synch_enable
cnt_w_reg_6_/next_state
cnt_w_reg_6_/synch_enable
cnt_w_reg_7_/next_state
cnt_w_reg_7_/synch_enable
cnt_w_reg_8_/next_state
cnt_w_reg_8_/synch_enable
csign_reg/next_state
dout[0]
dout[1]
dout[2]
dout[3]
dout[4]
dout[5]
dout[6]
dout[7]
dout[8]
dout[9]
dout[10]
dout[11]
dout[12]
dout[13]
dout[14]
dout[15]
dout_r_reg_0_/next_state
dout_r_reg_0_/synch_enable
dout_r_reg_1_/next_state
dout_r_reg_1_/synch_enable
dout_r_reg_2_/next_state
dout_r_reg_2_/synch_enable
dout_r_reg_3_/next_state
dout_r_reg_3_/synch_enable
dout_r_reg_4_/next_state
dout_r_reg_4_/synch_enable
dout_r_reg_5_/next_state
dout_r_reg_5_/synch_enable
dout_r_reg_6_/next_state
dout_r_reg_6_/synch_enable
dout_r_reg_7_/next_state
dout_r_reg_7_/synch_enable
dout_r_reg_8_/next_state
dout_r_reg_8_/synch_enable
dout_r_reg_9_/next_state
dout_r_reg_9_/synch_enable
dout_r_reg_10_/next_state
dout_r_reg_10_/synch_enable
dout_r_reg_11_/next_state
dout_r_reg_11_/synch_enable
dout_r_reg_12_/next_state
dout_r_reg_12_/synch_enable
dout_r_reg_13_/next_state
dout_r_reg_13_/synch_enable
dout_r_reg_14_/next_state
dout_r_reg_14_/synch_enable
dout_r_reg_15_/next_state
dout_r_reg_15_/synch_enable
ivalid_ff_0_reg/next_state
ivalid_ff_1_reg/next_state
ivalid_ff_2_reg/next_state
ivalid_ff_3_reg/next_state
ivalid_ff_4_reg/next_state
osign_reg/next_state
osign_reg/synch_enable
ovalid
p0_reg/next_state
p0_reg/synch_enable
p1_reg/next_state
p1_reg/synch_enable
p2_reg/next_state
p2_reg/synch_enable
p3_reg/next_state
p3_reg/synch_enable
p4_reg/next_state
p4_reg/synch_enable
p5_reg/next_state
p5_reg/synch_enable
p6_reg/next_state
p6_reg/synch_enable
p7_reg/next_state
p7_reg/synch_enable
p8_reg/next_state
p8_reg/synch_enable
p9_reg/next_state
p9_reg/synch_enable
p10_reg/next_state
p10_reg/synch_enable
p11_reg/next_state
p11_reg/synch_enable
sum00_reg_1_/next_state
sum00_reg_2_/next_state
sum00_reg_3_/next_state
sum00_reg_4_/next_state
sum01_reg_1_/next_state
sum01_reg_2_/next_state
sum01_reg_3_/next_state
sum01_reg_4_/next_state
sum02_reg_1_/next_state
sum02_reg_2_/next_state
sum02_reg_3_/next_state
sum02_reg_4_/next_state
sum03_reg_1_/next_state
sum03_reg_2_/next_state
sum03_reg_3_/next_state
sum03_reg_4_/next_state
sum04_reg_1_/next_state
sum04_reg_2_/next_state
sum04_reg_3_/next_state
sum04_reg_4_/next_state
sum05_reg_1_/next_state
sum05_reg_2_/next_state
sum05_reg_3_/next_state
sum05_reg_4_/next_state
sum10_reg_0_/next_state
sum10_reg_1_/next_state
sum10_reg_2_/next_state
sum10_reg_3_/next_state
sum10_reg_4_/next_state
sum10_reg_5_/next_state
sum10_reg_6_/next_state
sum11_reg_0_/next_state
sum11_reg_1_/next_state
sum11_reg_2_/next_state
sum11_reg_3_/next_state
sum11_reg_4_/next_state
sum11_reg_5_/next_state
sum11_reg_6_/next_state
sum12_reg_0_/next_state
sum12_reg_1_/next_state
sum12_reg_2_/next_state
sum12_reg_3_/next_state
sum12_reg_4_/next_state
sum12_reg_5_/next_state
sum12_reg_6_/next_state
sum20_reg_0_/next_state
sum20_reg_1_/next_state
sum20_reg_2_/next_state
sum20_reg_3_/next_state
sum20_reg_4_/next_state
sum20_reg_5_/next_state
sum20_reg_6_/next_state
sum20_reg_7_/next_state
sum21_reg_0_/next_state
sum21_reg_1_/next_state
sum21_reg_2_/next_state
sum21_reg_3_/next_state
sum21_reg_4_/next_state
sum21_reg_5_/next_state
sum21_reg_6_/next_state
sum21_reg_7_/next_state
sum_reg_0_/next_state
sum_reg_1_/next_state
sum_reg_2_/next_state
sum_reg_3_/next_state
sum_reg_4_/next_state
sum_reg_5_/next_state
sum_reg_6_/next_state
sum_reg_7_/next_state
sum_reg_8_/next_state
w_reg_0_/next_state
w_reg_0_/synch_enable
w_reg_1_/next_state
w_reg_1_/synch_enable
w_reg_2_/next_state
w_reg_2_/synch_enable
w_reg_3_/next_state
w_reg_3_/synch_enable
w_reg_4_/next_state
w_reg_4_/synch_enable
w_reg_5_/next_state
w_reg_5_/synch_enable
w_reg_6_/next_state
w_reg_6_/synch_enable
w_reg_7_/next_state
w_reg_7_/synch_enable
w_reg_8_/next_state
w_reg_8_/synch_enable
w_reg_9_/next_state
w_reg_9_/synch_enable
w_reg_10_/next_state
w_reg_10_/synch_enable
w_reg_11_/next_state
w_reg_11_/synch_enable
w_reg_12_/next_state
w_reg_12_/synch_enable
w_reg_13_/next_state
w_reg_13_/synch_enable
w_reg_14_/next_state
w_reg_14_/synch_enable
w_reg_15_/next_state
w_reg_15_/synch_enable
w_reg_16_/next_state
w_reg_16_/synch_enable
w_reg_17_/next_state
w_reg_17_/synch_enable
w_reg_18_/next_state
w_reg_18_/synch_enable
w_reg_19_/next_state
w_reg_19_/synch_enable
w_reg_20_/next_state
w_reg_20_/synch_enable
w_reg_21_/next_state
w_reg_21_/synch_enable
w_reg_22_/next_state
w_reg_22_/synch_enable
w_reg_23_/next_state
w_reg_23_/synch_enable
w_reg_24_/next_state
w_reg_24_/synch_enable
w_reg_25_/next_state
w_reg_25_/synch_enable
w_reg_26_/next_state
w_reg_26_/synch_enable
w_reg_27_/next_state
w_reg_27_/synch_enable
w_reg_28_/next_state
w_reg_28_/synch_enable
w_reg_29_/next_state
w_reg_29_/synch_enable
w_reg_30_/next_state
w_reg_30_/synch_enable
w_reg_31_/next_state
w_reg_31_/synch_enable
w_reg_32_/next_state
w_reg_32_/synch_enable
w_reg_33_/next_state
w_reg_33_/synch_enable
w_reg_34_/next_state
w_reg_34_/synch_enable
w_reg_35_/next_state
w_reg_35_/synch_enable
w_reg_36_/next_state
w_reg_36_/synch_enable
w_reg_37_/next_state
w_reg_37_/synch_enable
w_reg_38_/next_state
w_reg_38_/synch_enable
w_reg_39_/next_state
w_reg_39_/synch_enable
w_reg_40_/next_state
w_reg_40_/synch_enable
w_reg_41_/next_state
w_reg_41_/synch_enable
w_reg_42_/next_state
w_reg_42_/synch_enable
w_reg_43_/next_state
w_reg_43_/synch_enable
w_reg_44_/next_state
w_reg_44_/synch_enable
w_reg_45_/next_state
w_reg_45_/synch_enable
w_reg_46_/next_state
w_reg_46_/synch_enable
w_reg_47_/next_state
w_reg_47_/synch_enable
w_reg_48_/next_state
w_reg_48_/synch_enable
w_reg_49_/next_state
w_reg_49_/synch_enable
w_reg_50_/next_state
w_reg_50_/synch_enable
w_reg_51_/next_state
w_reg_51_/synch_enable
w_reg_52_/next_state
w_reg_52_/synch_enable
w_reg_53_/next_state
w_reg_53_/synch_enable
w_reg_54_/next_state
w_reg_54_/synch_enable
w_reg_55_/next_state
w_reg_55_/synch_enable
w_reg_56_/next_state
w_reg_56_/synch_enable
w_reg_57_/next_state
w_reg_57_/synch_enable
w_reg_58_/next_state
w_reg_58_/synch_enable
w_reg_59_/next_state
w_reg_59_/synch_enable
w_reg_60_/next_state
w_reg_60_/synch_enable
w_reg_61_/next_state
w_reg_61_/synch_enable
w_reg_62_/next_state
w_reg_62_/synch_enable
w_reg_63_/next_state
w_reg_63_/synch_enable
w_reg_64_/next_state
w_reg_64_/synch_enable
w_reg_65_/next_state
w_reg_65_/synch_enable
w_reg_66_/next_state
w_reg_66_/synch_enable
w_reg_67_/next_state
w_reg_67_/synch_enable
w_reg_68_/next_state
w_reg_68_/synch_enable
w_reg_69_/next_state
w_reg_69_/synch_enable
w_reg_70_/next_state
w_reg_70_/synch_enable
w_reg_71_/next_state
w_reg_71_/synch_enable
w_reg_72_/next_state
w_reg_72_/synch_enable
w_reg_73_/next_state
w_reg_73_/synch_enable
w_reg_74_/next_state
w_reg_74_/synch_enable
w_reg_75_/next_state
w_reg_75_/synch_enable
w_reg_76_/next_state
w_reg_76_/synch_enable
w_reg_77_/next_state
w_reg_77_/synch_enable
w_reg_78_/next_state
w_reg_78_/synch_enable
w_reg_79_/next_state
w_reg_79_/synch_enable
w_reg_80_/next_state
w_reg_80_/synch_enable
w_reg_81_/next_state
w_reg_81_/synch_enable
w_reg_82_/next_state
w_reg_82_/synch_enable
w_reg_83_/next_state
w_reg_83_/synch_enable
w_reg_84_/next_state
w_reg_84_/synch_enable
w_reg_85_/next_state
w_reg_85_/synch_enable
w_reg_86_/next_state
w_reg_86_/synch_enable
w_reg_87_/next_state
w_reg_87_/synch_enable
w_reg_88_/next_state
w_reg_88_/synch_enable
w_reg_89_/next_state
w_reg_89_/synch_enable
w_reg_90_/next_state
w_reg_90_/synch_enable
w_reg_91_/next_state
w_reg_91_/synch_enable
w_reg_92_/next_state
w_reg_92_/synch_enable
w_reg_93_/next_state
w_reg_93_/synch_enable
w_reg_94_/next_state
w_reg_94_/synch_enable
w_reg_95_/next_state
w_reg_95_/synch_enable
w_reg_96_/next_state
w_reg_96_/synch_enable
w_reg_97_/next_state
w_reg_97_/synch_enable
w_reg_98_/next_state
w_reg_98_/synch_enable
w_reg_99_/next_state
w_reg_99_/synch_enable
w_reg_100_/next_state
w_reg_100_/synch_enable
w_reg_101_/next_state
w_reg_101_/synch_enable
w_reg_102_/next_state
w_reg_102_/synch_enable
w_reg_103_/next_state
w_reg_103_/synch_enable
w_reg_104_/next_state
w_reg_104_/synch_enable
w_reg_105_/next_state
w_reg_105_/synch_enable
w_reg_106_/next_state
w_reg_106_/synch_enable
w_reg_107_/next_state
w_reg_107_/synch_enable
w_reg_108_/next_state
w_reg_108_/synch_enable
w_reg_109_/next_state
w_reg_109_/synch_enable
w_reg_110_/next_state
w_reg_110_/synch_enable
w_reg_111_/next_state
w_reg_111_/synch_enable
w_reg_112_/next_state
w_reg_112_/synch_enable
w_reg_113_/next_state
w_reg_113_/synch_enable
w_reg_114_/next_state
w_reg_114_/synch_enable
w_reg_115_/next_state
w_reg_115_/synch_enable
w_reg_116_/next_state
w_reg_116_/synch_enable
w_reg_117_/next_state
w_reg_117_/synch_enable
w_reg_118_/next_state
w_reg_118_/synch_enable
w_reg_119_/next_state
w_reg_119_/synch_enable
w_reg_120_/next_state
w_reg_120_/synch_enable
w_reg_121_/next_state
w_reg_121_/synch_enable
w_reg_122_/next_state
w_reg_122_/synch_enable
w_reg_123_/next_state
w_reg_123_/synch_enable
w_reg_124_/next_state
w_reg_124_/synch_enable
w_reg_125_/next_state
w_reg_125_/synch_enable
w_reg_126_/next_state
w_reg_126_/synch_enable
w_reg_127_/next_state
w_reg_127_/synch_enable
w_reg_128_/next_state
w_reg_128_/synch_enable
w_reg_129_/next_state
w_reg_129_/synch_enable
w_reg_130_/next_state
w_reg_130_/synch_enable
w_reg_131_/next_state
w_reg_131_/synch_enable
w_reg_132_/next_state
w_reg_132_/synch_enable
w_reg_133_/next_state
w_reg_133_/synch_enable
w_reg_134_/next_state
w_reg_134_/synch_enable
w_reg_135_/next_state
w_reg_135_/synch_enable
w_reg_136_/next_state
w_reg_136_/synch_enable
w_reg_137_/next_state
w_reg_137_/synch_enable
w_reg_138_/next_state
w_reg_138_/synch_enable
w_reg_139_/next_state
w_reg_139_/synch_enable
w_reg_140_/next_state
w_reg_140_/synch_enable
w_reg_141_/next_state
w_reg_141_/synch_enable
w_reg_142_/next_state
w_reg_142_/synch_enable
w_reg_143_/next_state
w_reg_143_/synch_enable
weight_addr_reg_0_/next_state
weight_addr_reg_0_/synch_enable
weight_addr_reg_1_/next_state
weight_addr_reg_1_/synch_enable
weight_addr_reg_2_/next_state
weight_addr_reg_2_/synch_enable
weight_addr_reg_3_/next_state
weight_addr_reg_3_/synch_enable
weight_addr_reg_4_/next_state
weight_addr_reg_4_/synch_enable
weight_addr_reg_5_/next_state
weight_addr_reg_5_/synch_enable
weight_addr_reg_6_/next_state
weight_addr_reg_6_/synch_enable
weight_addr_reg_7_/next_state
weight_addr_reg_7_/synch_enable
weight_addr_reg_8_/next_state
weight_addr_reg_8_/synch_enable
weight_addr_reg_9_/next_state
weight_addr_reg_9_/synch_enable
weight_addr_reg_10_/next_state
weight_addr_reg_10_/synch_enable

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
1
