// Seed: 3285473043
module module_0 ();
  bit   id_1;
  wire  id_2;
  logic id_3;
  initial begin : LABEL_0
    assign id_1 = id_2;
    id_3 = 1;
    #1;
    id_1 <= -1;
    id_1 <= id_1;
  end
  logic id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_12;
  ;
  module_0 modCall_1 ();
endmodule
