
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack 5.14

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by core_clock)
Endpoint: done$_DFFE_PP0P_ (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.10    0.00    0.00    0.20 v rst (in)
                                         rst (net)
                  0.00    0.00    0.20 v _440_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
    19    0.25    0.93    0.54    0.74 ^ _440_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _000_ (net)
                  0.93    0.00    0.74 ^ done$_DFFE_PP0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.74   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ done$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.36    0.36   library removal time
                                  0.36   data required time
-----------------------------------------------------------------------------
                                  0.36   data required time
                                 -0.74   data arrival time
-----------------------------------------------------------------------------
                                  0.38   slack (MET)


Startpoint: start (input port clocked by core_clock)
Endpoint: start_r$_DFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     3    0.12    0.00    0.00    0.20 v start (in)
                                         start (net)
                  0.00    0.00    0.20 v start_r$_DFF_PP0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.20   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ start_r$_DFF_PP0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.05    0.05   library hold time
                                  0.05   data required time
-----------------------------------------------------------------------------
                                  0.05   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                  0.15   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by core_clock)
Endpoint: done$_DFFE_PP0P_ (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.10    0.00    0.00    0.20 v rst (in)
                                         rst (net)
                  0.00    0.00    0.20 v _440_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
    19    0.25    0.93    0.54    0.74 ^ _440_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _000_ (net)
                  0.93    0.00    0.74 ^ done$_DFFE_PP0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.74   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ done$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.21    9.79   library recovery time
                                  9.79   data required time
-----------------------------------------------------------------------------
                                  9.79   data required time
                                 -0.74   data arrival time
-----------------------------------------------------------------------------
                                  9.04   slack (MET)


Startpoint: multiplier[0] (input port clocked by core_clock)
Endpoint: product[14]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
    10    0.22    0.00    0.00    0.20 ^ multiplier[0] (in)
                                         multiplier[0] (net)
                  0.00    0.00    0.20 ^ _490_/A1 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     1    0.01    0.07    0.25    0.45 v _490_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _023_ (net)
                  0.07    0.00    0.45 v _491_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     2    0.02    0.08    0.16    0.61 v _491_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _320_ (net)
                  0.08    0.00    0.61 v _650_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.02    0.16    0.36    0.97 ^ _650_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _331_ (net)
                  0.16    0.00    0.97 ^ _504_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     4    0.07    0.26    0.20    1.16 v _504_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _190_ (net)
                  0.26    0.00    1.16 v _623_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     4    0.07    0.52    0.77    1.94 ^ _623_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _246_ (net)
                  0.52    0.00    1.94 ^ _625_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.19    0.48    2.42 v _625_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _253_ (net)
                  0.19    0.00    2.42 v _626_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.15    0.53    2.95 ^ _626_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _256_ (net)
                  0.15    0.00    2.95 ^ _478_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.08    0.07    3.02 v _478_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _352_ (net)
                  0.08    0.00    3.02 v _658_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     6    0.06    0.46    0.56    3.58 ^ _658_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _355_ (net)
                  0.46    0.00    3.58 ^ _539_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     2    0.02    0.13    0.25    3.83 ^ _539_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _049_ (net)
                  0.13    0.00    3.83 ^ _540_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.02    0.19    0.08    3.91 v _540_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _050_ (net)
                  0.19    0.00    3.91 v _541_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.07    0.19    4.10 v _541_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _051_ (net)
                  0.07    0.00    4.10 v _544_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.21    4.31 v _544_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _054_ (net)
                  0.08    0.00    4.31 v _545_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.21    4.52 v _545_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _055_ (net)
                  0.08    0.00    4.52 v _548_/A1 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.01    0.09    0.22    4.74 v _548_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _007_ (net)
                  0.09    0.00    4.74 v product[14]$_DFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  4.74   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ product[14]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.12    9.88   library setup time
                                  9.88   data required time
-----------------------------------------------------------------------------
                                  9.88   data required time
                                 -4.74   data arrival time
-----------------------------------------------------------------------------
                                  5.14   slack (MET)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by core_clock)
Endpoint: done$_DFFE_PP0P_ (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.10    0.00    0.00    0.20 v rst (in)
                                         rst (net)
                  0.00    0.00    0.20 v _440_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
    19    0.25    0.93    0.54    0.74 ^ _440_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _000_ (net)
                  0.93    0.00    0.74 ^ done$_DFFE_PP0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.74   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ done$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.21    9.79   library recovery time
                                  9.79   data required time
-----------------------------------------------------------------------------
                                  9.79   data required time
                                 -0.74   data arrival time
-----------------------------------------------------------------------------
                                  9.04   slack (MET)


Startpoint: multiplier[0] (input port clocked by core_clock)
Endpoint: product[14]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
    10    0.22    0.00    0.00    0.20 ^ multiplier[0] (in)
                                         multiplier[0] (net)
                  0.00    0.00    0.20 ^ _490_/A1 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     1    0.01    0.07    0.25    0.45 v _490_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _023_ (net)
                  0.07    0.00    0.45 v _491_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     2    0.02    0.08    0.16    0.61 v _491_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _320_ (net)
                  0.08    0.00    0.61 v _650_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.02    0.16    0.36    0.97 ^ _650_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _331_ (net)
                  0.16    0.00    0.97 ^ _504_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     4    0.07    0.26    0.20    1.16 v _504_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _190_ (net)
                  0.26    0.00    1.16 v _623_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     4    0.07    0.52    0.77    1.94 ^ _623_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _246_ (net)
                  0.52    0.00    1.94 ^ _625_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.19    0.48    2.42 v _625_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _253_ (net)
                  0.19    0.00    2.42 v _626_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.15    0.53    2.95 ^ _626_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _256_ (net)
                  0.15    0.00    2.95 ^ _478_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.08    0.07    3.02 v _478_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _352_ (net)
                  0.08    0.00    3.02 v _658_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     6    0.06    0.46    0.56    3.58 ^ _658_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _355_ (net)
                  0.46    0.00    3.58 ^ _539_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     2    0.02    0.13    0.25    3.83 ^ _539_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _049_ (net)
                  0.13    0.00    3.83 ^ _540_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.02    0.19    0.08    3.91 v _540_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _050_ (net)
                  0.19    0.00    3.91 v _541_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.07    0.19    4.10 v _541_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _051_ (net)
                  0.07    0.00    4.10 v _544_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.21    4.31 v _544_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _054_ (net)
                  0.08    0.00    4.31 v _545_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.21    4.52 v _545_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _055_ (net)
                  0.08    0.00    4.52 v _548_/A1 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.01    0.09    0.22    4.74 v _548_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _007_ (net)
                  0.09    0.00    4.74 v product[14]$_DFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  4.74   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ product[14]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.12    9.88   library setup time
                                  9.88   data required time
-----------------------------------------------------------------------------
                                  9.88   data required time
                                 -4.74   data arrival time
-----------------------------------------------------------------------------
                                  5.14   slack (MET)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.07e-03   2.65e-03   1.14e-08   6.72e-03  22.6%
Combinational          1.48e-02   8.28e-03   6.19e-08   2.30e-02  77.4%
Clock                  0.00e+00   0.00e+00   1.78e-07   1.78e-07   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.88e-02   1.09e-02   2.52e-07   2.98e-02 100.0%
                          63.3%      36.7%       0.0%
