{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667723308076 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667723308085 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 06 11:28:27 2022 " "Processing started: Sun Nov 06 11:28:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667723308085 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723308085 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NIOS -c NIOS " "Command: quartus_map --read_settings_files=on --write_settings_files=off NIOS -c NIOS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723308085 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1667723308628 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1667723308628 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "CPU.qsys " "Elaborating Platform Designer system entity \"CPU.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723317709 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.06.12:28:41 Progress: Loading NIOS/CPU.qsys " "2022.11.06.12:28:41 Progress: Loading NIOS/CPU.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723321537 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.06.12:28:42 Progress: Reading input file " "2022.11.06.12:28:42 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723322236 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.06.12:28:42 Progress: Adding clk_0 \[clock_source 17.1\] " "2022.11.06.12:28:42 Progress: Adding clk_0 \[clock_source 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723322323 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.06.12:28:43 Progress: Parameterizing module clk_0 " "2022.11.06.12:28:43 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723323063 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.06.12:28:43 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 17.1\] " "2022.11.06.12:28:43 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723323065 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.06.12:28:43 Progress: Parameterizing module nios2_gen2_0 " "2022.11.06.12:28:43 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723323363 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.06.12:28:43 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 17.1\] " "2022.11.06.12:28:43 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723323368 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.06.12:28:43 Progress: Parameterizing module onchip_memory2_0 " "2022.11.06.12:28:43 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723323414 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.06.12:28:43 Progress: Adding pio_0 \[altera_avalon_pio 17.1\] " "2022.11.06.12:28:43 Progress: Adding pio_0 \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723323415 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.06.12:28:43 Progress: Parameterizing module pio_0 " "2022.11.06.12:28:43 Progress: Parameterizing module pio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723323440 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.06.12:28:43 Progress: Building connections " "2022.11.06.12:28:43 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723323441 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.06.12:28:43 Progress: Parameterizing connections " "2022.11.06.12:28:43 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723323480 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.06.12:28:43 Progress: Validating " "2022.11.06.12:28:43 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723323483 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.06.12:28:44 Progress: Done reading input file " "2022.11.06.12:28:44 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723324569 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU: Generating CPU \"CPU\" for QUARTUS_SYNTH " "CPU: Generating CPU \"CPU\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723326122 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"CPU\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"CPU\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723331107 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'CPU_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'CPU_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723331116 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=CPU_onchip_memory2_0 --dir=C:/Users/crow/AppData/Local/Temp/alt9302_3659831958404021834.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/crow/AppData/Local/Temp/alt9302_3659831958404021834.dir/0002_onchip_memory2_0_gen//CPU_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=CPU_onchip_memory2_0 --dir=C:/Users/crow/AppData/Local/Temp/alt9302_3659831958404021834.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/crow/AppData/Local/Temp/alt9302_3659831958404021834.dir/0002_onchip_memory2_0_gen//CPU_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723331116 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'CPU_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'CPU_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723331339 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"CPU\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"CPU\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723331349 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Starting RTL generation for module 'CPU_pio_0' " "Pio_0: Starting RTL generation for module 'CPU_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723331353 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPU_pio_0 --dir=C:/Users/crow/AppData/Local/Temp/alt9302_3659831958404021834.dir/0003_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/crow/AppData/Local/Temp/alt9302_3659831958404021834.dir/0003_pio_0_gen//CPU_pio_0_component_configuration.pl  --do_build_sim=0  \] " "Pio_0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPU_pio_0 --dir=C:/Users/crow/AppData/Local/Temp/alt9302_3659831958404021834.dir/0003_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/crow/AppData/Local/Temp/alt9302_3659831958404021834.dir/0003_pio_0_gen//CPU_pio_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723331353 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Done RTL generation for module 'CPU_pio_0' " "Pio_0: Done RTL generation for module 'CPU_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723331552 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: \"CPU\" instantiated altera_avalon_pio \"pio_0\" " "Pio_0: \"CPU\" instantiated altera_avalon_pio \"pio_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723331561 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723334327 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723334747 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723335135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"CPU\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"CPU\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723336794 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"CPU\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"CPU\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723336802 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"CPU\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"CPU\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723336808 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'CPU_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'CPU_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723336825 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=CPU_nios2_gen2_0_cpu --dir=C:/Users/crow/AppData/Local/Temp/alt9302_3659831958404021834.dir/0006_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/crow/AppData/Local/Temp/alt9302_3659831958404021834.dir/0006_cpu_gen//CPU_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=CPU_nios2_gen2_0_cpu --dir=C:/Users/crow/AppData/Local/Temp/alt9302_3659831958404021834.dir/0006_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/crow/AppData/Local/Temp/alt9302_3659831958404021834.dir/0006_cpu_gen//CPU_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723336826 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.11.06 11:28:57 (*) Starting Nios II generation " "Cpu: # 2022.11.06 11:28:57 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723339330 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.11.06 11:28:57 (*)   Checking for plaintext license. " "Cpu: # 2022.11.06 11:28:57 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723339330 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.11.06 11:28:57 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/ " "Cpu: # 2022.11.06 11:28:57 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723339331 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.11.06 11:28:57 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2022.11.06 11:28:57 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723339331 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.11.06 11:28:57 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2022.11.06 11:28:57 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723339331 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.11.06 11:28:57 (*)   Plaintext license not found. " "Cpu: # 2022.11.06 11:28:57 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723339331 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.11.06 11:28:57 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2022.11.06 11:28:57 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723339332 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.11.06 11:28:57 (*)   Elaborating CPU configuration settings " "Cpu: # 2022.11.06 11:28:57 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723339332 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.11.06 11:28:57 (*)   Creating all objects for CPU " "Cpu: # 2022.11.06 11:28:57 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723339332 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.11.06 11:28:58 (*)   Generating RTL from CPU objects " "Cpu: # 2022.11.06 11:28:58 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723339332 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.11.06 11:28:58 (*)   Creating plain-text RTL " "Cpu: # 2022.11.06 11:28:58 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723339332 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.11.06 11:28:59 (*) Done Nios II generation " "Cpu: # 2022.11.06 11:28:59 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723339332 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'CPU_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'CPU_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723339333 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723339380 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723339384 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_debug_mem_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"nios2_gen2_0_debug_mem_slave_translator\" " "Nios2_gen2_0_debug_mem_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"nios2_gen2_0_debug_mem_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723339385 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723339387 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_debug_mem_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"nios2_gen2_0_debug_mem_slave_agent\" " "Nios2_gen2_0_debug_mem_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"nios2_gen2_0_debug_mem_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723339390 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_debug_mem_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\" " "Nios2_gen2_0_debug_mem_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723339392 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723339404 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723339415 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723339422 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723339437 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723339441 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723339456 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/CPU/submodules/altera_merlin_arbitrator.sv " "Reusing file E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/CPU/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723339459 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723340221 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723340228 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU: Done \"CPU\" with 21 modules, 33 files " "CPU: Done \"CPU\" with 21 modules, 33 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723340228 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "CPU.qsys " "Finished elaborating Platform Designer system entity \"CPU.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723341249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "db/ip/cpu/cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/cpu.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723341311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723341311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_irq_mapper " "Found entity 1: CPU_irq_mapper" {  } { { "db/ip/cpu/submodules/cpu_irq_mapper.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723341313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723341313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_mm_interconnect_0 " "Found entity 1: CPU_mm_interconnect_0" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723341317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723341317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_mm_interconnect_0_avalon_st_adapter " "Found entity 1: CPU_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723341318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723341318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723341319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723341319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_mm_interconnect_0_cmd_demux " "Found entity 1: CPU_mm_interconnect_0_cmd_demux" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723341321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723341321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_mm_interconnect_0_cmd_mux " "Found entity 1: CPU_mm_interconnect_0_cmd_mux" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723341322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723341322 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1667723341323 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1667723341324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_mm_interconnect_0_router_default_decode " "Found entity 1: CPU_mm_interconnect_0_router_default_decode" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723341324 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU_mm_interconnect_0_router " "Found entity 2: CPU_mm_interconnect_0_router" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723341324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723341324 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1667723341325 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at cpu_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1667723341326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_mm_interconnect_0_router_002_default_decode " "Found entity 1: CPU_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723341326 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU_mm_interconnect_0_router_002 " "Found entity 2: CPU_mm_interconnect_0_router_002" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723341326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723341326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_mm_interconnect_0_rsp_demux " "Found entity 1: CPU_mm_interconnect_0_rsp_demux" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_demux.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723341327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723341327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_mm_interconnect_0_rsp_mux " "Found entity 1: CPU_mm_interconnect_0_rsp_mux" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723341329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723341329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_nios2_gen2_0 " "Found entity 1: CPU_nios2_gen2_0" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723341331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723341331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: CPU_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723341352 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: CPU_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723341352 ""} { "Info" "ISGN_ENTITY_NAME" "3 CPU_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: CPU_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723341352 ""} { "Info" "ISGN_ENTITY_NAME" "4 CPU_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: CPU_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723341352 ""} { "Info" "ISGN_ENTITY_NAME" "5 CPU_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: CPU_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723341352 ""} { "Info" "ISGN_ENTITY_NAME" "6 CPU_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: CPU_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723341352 ""} { "Info" "ISGN_ENTITY_NAME" "7 CPU_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: CPU_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723341352 ""} { "Info" "ISGN_ENTITY_NAME" "8 CPU_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: CPU_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723341352 ""} { "Info" "ISGN_ENTITY_NAME" "9 CPU_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: CPU_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723341352 ""} { "Info" "ISGN_ENTITY_NAME" "10 CPU_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: CPU_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723341352 ""} { "Info" "ISGN_ENTITY_NAME" "11 CPU_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: CPU_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723341352 ""} { "Info" "ISGN_ENTITY_NAME" "12 CPU_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: CPU_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723341352 ""} { "Info" "ISGN_ENTITY_NAME" "13 CPU_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: CPU_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723341352 ""} { "Info" "ISGN_ENTITY_NAME" "14 CPU_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: CPU_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723341352 ""} { "Info" "ISGN_ENTITY_NAME" "15 CPU_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: CPU_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723341352 ""} { "Info" "ISGN_ENTITY_NAME" "16 CPU_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: CPU_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723341352 ""} { "Info" "ISGN_ENTITY_NAME" "17 CPU_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: CPU_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723341352 ""} { "Info" "ISGN_ENTITY_NAME" "18 CPU_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: CPU_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723341352 ""} { "Info" "ISGN_ENTITY_NAME" "19 CPU_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: CPU_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723341352 ""} { "Info" "ISGN_ENTITY_NAME" "20 CPU_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: CPU_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723341352 ""} { "Info" "ISGN_ENTITY_NAME" "21 CPU_nios2_gen2_0_cpu " "Found entity 21: CPU_nios2_gen2_0_cpu" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723341352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723341352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: CPU_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723341358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723341358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: CPU_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723341365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723341365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: CPU_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723341372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723341372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_nios2_gen2_0_cpu_test_bench " "Found entity 1: CPU_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_test_bench.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723341380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723341380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_onchip_memory2_0 " "Found entity 1: CPU_onchip_memory2_0" {  } { { "db/ip/cpu/submodules/cpu_onchip_memory2_0.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723341386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723341386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/cpu_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/cpu_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_pio_0 " "Found entity 1: CPU_pio_0" {  } { { "db/ip/cpu/submodules/cpu_pio_0.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723341393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723341393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/cpu/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723341396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723341396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/cpu/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/cpu/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723341398 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/cpu/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723341398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723341398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/cpu/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723341400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723341400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/cpu/submodules/altera_merlin_master_agent.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723341401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723341401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/cpu/submodules/altera_merlin_master_translator.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723341404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723341404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/cpu/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723341406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723341406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/cpu/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723341409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723341409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/cpu/submodules/altera_reset_controller.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723341412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723341412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cpu/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cpu/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/cpu/submodules/altera_reset_synchronizer.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723341414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723341414 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1667723341480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_0 CPU_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"CPU_nios2_gen2_0\" for hierarchy \"CPU_nios2_gen2_0:nios2_gen2_0\"" {  } { { "db/ip/cpu/cpu.v" "nios2_gen2_0" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/cpu.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723341497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_0_cpu CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu " "Elaborating entity \"CPU_nios2_gen2_0_cpu\" for hierarchy \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0.v" "cpu" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723341507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_0_cpu_test_bench CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_test_bench:the_CPU_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"CPU_nios2_gen2_0_cpu_test_bench\" for hierarchy \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_test_bench:the_CPU_nios2_gen2_0_cpu_test_bench\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_CPU_nios2_gen2_0_cpu_test_bench" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723341583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_0_cpu_register_bank_a_module CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_register_bank_a_module:CPU_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"CPU_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_register_bank_a_module:CPU_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "CPU_nios2_gen2_0_cpu_register_bank_a" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723341594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_register_bank_a_module:CPU_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_register_bank_a_module:CPU_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723341656 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_register_bank_a_module:CPU_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_register_bank_a_module:CPU_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723341665 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_register_bank_a_module:CPU_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_register_bank_a_module:CPU_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723341665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723341665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723341665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723341665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723341665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723341665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723341665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723341665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723341665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723341665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723341665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723341665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723341665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723341665 ""}  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1667723341665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723341713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723341713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_register_bank_a_module:CPU_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_register_bank_a_module:CPU_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723341714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_0_cpu_register_bank_b_module CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_register_bank_b_module:CPU_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"CPU_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_register_bank_b_module:CPU_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "CPU_nios2_gen2_0_cpu_register_bank_b" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723341731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_0_cpu_nios2_oci CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"CPU_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_CPU_nios2_gen2_0_cpu_nios2_oci" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723341749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_0_cpu_nios2_oci_debug CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_oci_debug:the_CPU_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"CPU_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_oci_debug:the_CPU_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_CPU_nios2_gen2_0_cpu_nios2_oci_debug" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723341767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_oci_debug:the_CPU_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_oci_debug:the_CPU_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723341795 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_oci_debug:the_CPU_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_oci_debug:the_CPU_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723341800 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_oci_debug:the_CPU_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_oci_debug:the_CPU_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723341800 ""}  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1667723341800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_0_cpu_nios2_oci_break CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_oci_break:the_CPU_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"CPU_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_oci_break:the_CPU_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_CPU_nios2_gen2_0_cpu_nios2_oci_break" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723341802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_0_cpu_nios2_oci_xbrk CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_oci_xbrk:the_CPU_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"CPU_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_oci_xbrk:the_CPU_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_CPU_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723341841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_0_cpu_nios2_oci_dbrk CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_oci_dbrk:the_CPU_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"CPU_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_oci_dbrk:the_CPU_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_CPU_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723341847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_0_cpu_nios2_oci_itrace CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_oci_itrace:the_CPU_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"CPU_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_oci_itrace:the_CPU_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_CPU_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723341852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_0_cpu_nios2_oci_dtrace CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_oci_dtrace:the_CPU_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"CPU_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_oci_dtrace:the_CPU_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_CPU_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723341857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_0_cpu_nios2_oci_td_mode CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_oci_dtrace:the_CPU_nios2_gen2_0_cpu_nios2_oci_dtrace\|CPU_nios2_gen2_0_cpu_nios2_oci_td_mode:CPU_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"CPU_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_oci_dtrace:the_CPU_nios2_gen2_0_cpu_nios2_oci_dtrace\|CPU_nios2_gen2_0_cpu_nios2_oci_td_mode:CPU_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "CPU_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723341909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_0_cpu_nios2_oci_fifo CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_oci_fifo:the_CPU_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"CPU_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_oci_fifo:the_CPU_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_CPU_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723341913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_oci_fifo:the_CPU_nios2_gen2_0_cpu_nios2_oci_fifo\|CPU_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_CPU_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"CPU_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_oci_fifo:the_CPU_nios2_gen2_0_cpu_nios2_oci_fifo\|CPU_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_CPU_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_CPU_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723341938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_oci_fifo:the_CPU_nios2_gen2_0_cpu_nios2_oci_fifo\|CPU_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_CPU_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"CPU_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_oci_fifo:the_CPU_nios2_gen2_0_cpu_nios2_oci_fifo\|CPU_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_CPU_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_CPU_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723341943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_oci_fifo:the_CPU_nios2_gen2_0_cpu_nios2_oci_fifo\|CPU_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_CPU_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"CPU_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_oci_fifo:the_CPU_nios2_gen2_0_cpu_nios2_oci_fifo\|CPU_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_CPU_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_CPU_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723341948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_0_cpu_nios2_oci_pib CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_oci_pib:the_CPU_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"CPU_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_oci_pib:the_CPU_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_CPU_nios2_gen2_0_cpu_nios2_oci_pib" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723341952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_0_cpu_nios2_oci_im CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_oci_im:the_CPU_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"CPU_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_oci_im:the_CPU_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_CPU_nios2_gen2_0_cpu_nios2_oci_im" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723341956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_0_cpu_nios2_avalon_reg CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_avalon_reg:the_CPU_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"CPU_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_avalon_reg:the_CPU_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_CPU_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723341965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_0_cpu_nios2_ocimem CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_ocimem:the_CPU_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"CPU_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_ocimem:the_CPU_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_CPU_nios2_gen2_0_cpu_nios2_ocimem" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723341971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_0_cpu_ociram_sp_ram_module CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_ocimem:the_CPU_nios2_gen2_0_cpu_nios2_ocimem\|CPU_nios2_gen2_0_cpu_ociram_sp_ram_module:CPU_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"CPU_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_ocimem:the_CPU_nios2_gen2_0_cpu_nios2_ocimem\|CPU_nios2_gen2_0_cpu_ociram_sp_ram_module:CPU_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "CPU_nios2_gen2_0_cpu_ociram_sp_ram" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723342005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_ocimem:the_CPU_nios2_gen2_0_cpu_nios2_ocimem\|CPU_nios2_gen2_0_cpu_ociram_sp_ram_module:CPU_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_ocimem:the_CPU_nios2_gen2_0_cpu_nios2_ocimem\|CPU_nios2_gen2_0_cpu_ociram_sp_ram_module:CPU_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723342017 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_ocimem:the_CPU_nios2_gen2_0_cpu_nios2_ocimem\|CPU_nios2_gen2_0_cpu_ociram_sp_ram_module:CPU_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_ocimem:the_CPU_nios2_gen2_0_cpu_nios2_ocimem\|CPU_nios2_gen2_0_cpu_ociram_sp_ram_module:CPU_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723342026 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_ocimem:the_CPU_nios2_gen2_0_cpu_nios2_ocimem\|CPU_nios2_gen2_0_cpu_ociram_sp_ram_module:CPU_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_ocimem:the_CPU_nios2_gen2_0_cpu_nios2_ocimem\|CPU_nios2_gen2_0_cpu_ociram_sp_ram_module:CPU_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723342027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723342027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723342027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723342027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723342027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723342027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723342027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723342027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723342027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723342027 ""}  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1667723342027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723342075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723342075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_ocimem:the_CPU_nios2_gen2_0_cpu_nios2_ocimem\|CPU_nios2_gen2_0_cpu_ociram_sp_ram_module:CPU_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_nios2_ocimem:the_CPU_nios2_gen2_0_cpu_nios2_ocimem\|CPU_nios2_gen2_0_cpu_ociram_sp_ram_module:CPU_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723342077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_0_cpu_debug_slave_wrapper CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"CPU_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "the_CPU_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723342094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_0_cpu_debug_slave_tck CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_0_cpu_debug_slave_wrapper\|CPU_nios2_gen2_0_cpu_debug_slave_tck:the_CPU_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"CPU_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_0_cpu_debug_slave_wrapper\|CPU_nios2_gen2_0_cpu_debug_slave_tck:the_CPU_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_CPU_nios2_gen2_0_cpu_debug_slave_tck" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723342102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_nios2_gen2_0_cpu_debug_slave_sysclk CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_0_cpu_debug_slave_wrapper\|CPU_nios2_gen2_0_cpu_debug_slave_sysclk:the_CPU_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"CPU_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_0_cpu_debug_slave_wrapper\|CPU_nios2_gen2_0_cpu_debug_slave_sysclk:the_CPU_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_CPU_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723342145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" "CPU_nios2_gen2_0_cpu_debug_slave_phy" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723342212 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723342217 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723342217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723342217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723342217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723342217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723342217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723342217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723342217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723342217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723342217 ""}  } { { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1667723342217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723342220 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723342227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723342705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"CPU_nios2_gen2_0:nios2_gen2_0\|CPU_nios2_gen2_0_cpu:cpu\|CPU_nios2_gen2_0_cpu_nios2_oci:the_CPU_nios2_gen2_0_cpu_nios2_oci\|CPU_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723342841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_onchip_memory2_0 CPU_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"CPU_onchip_memory2_0\" for hierarchy \"CPU_onchip_memory2_0:onchip_memory2_0\"" {  } { { "db/ip/cpu/cpu.v" "onchip_memory2_0" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/cpu.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723342884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPU_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"CPU_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpu/submodules/cpu_onchip_memory2_0.v" "the_altsyncram" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723342896 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"CPU_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/cpu/submodules/cpu_onchip_memory2_0.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723342906 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"CPU_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723342906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mem_init.hex " "Parameter \"init_file\" = \"mem_init.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723342906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723342906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723342906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723342906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723342906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723342906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723342906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723342906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723342906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723342906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723342906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667723342906 ""}  } { { "db/ip/cpu/submodules/cpu_onchip_memory2_0.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1667723342906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vif1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vif1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vif1 " "Found entity 1: altsyncram_vif1" {  } { { "db/altsyncram_vif1.tdf" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/altsyncram_vif1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723342953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723342953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vif1 CPU_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vif1:auto_generated " "Elaborating entity \"altsyncram_vif1\" for hierarchy \"CPU_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vif1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723342954 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "mem_init.hex 128 10 " "Width of data items in \"mem_init.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 128 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 mem_init.hex " "Data at line (2) of memory initialization file \"mem_init.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/software/cpu/mem_init/mem_init.hex" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/software/cpu/mem_init/mem_init.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1667723342959 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 mem_init.hex " "Data at line (3) of memory initialization file \"mem_init.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/software/cpu/mem_init/mem_init.hex" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/software/cpu/mem_init/mem_init.hex" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1667723342959 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 mem_init.hex " "Data at line (4) of memory initialization file \"mem_init.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/software/cpu/mem_init/mem_init.hex" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/software/cpu/mem_init/mem_init.hex" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1667723342959 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 mem_init.hex " "Data at line (5) of memory initialization file \"mem_init.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/software/cpu/mem_init/mem_init.hex" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/software/cpu/mem_init/mem_init.hex" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1667723342959 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 mem_init.hex " "Data at line (6) of memory initialization file \"mem_init.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/software/cpu/mem_init/mem_init.hex" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/software/cpu/mem_init/mem_init.hex" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1667723342959 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 mem_init.hex " "Data at line (7) of memory initialization file \"mem_init.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/software/cpu/mem_init/mem_init.hex" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/software/cpu/mem_init/mem_init.hex" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1667723342959 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 mem_init.hex " "Data at line (8) of memory initialization file \"mem_init.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/software/cpu/mem_init/mem_init.hex" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/software/cpu/mem_init/mem_init.hex" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1667723342959 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 mem_init.hex " "Data at line (9) of memory initialization file \"mem_init.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/software/cpu/mem_init/mem_init.hex" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/software/cpu/mem_init/mem_init.hex" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1667723342959 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 mem_init.hex " "Data at line (10) of memory initialization file \"mem_init.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/software/cpu/mem_init/mem_init.hex" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/software/cpu/mem_init/mem_init.hex" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1667723342959 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "11 mem_init.hex " "Data at line (11) of memory initialization file \"mem_init.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/software/cpu/mem_init/mem_init.hex" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/software/cpu/mem_init/mem_init.hex" 11 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1667723342959 ""}  } { { "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/software/cpu/mem_init/mem_init.hex" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/software/cpu/mem_init/mem_init.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 -1 1667723342959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_pio_0 CPU_pio_0:pio_0 " "Elaborating entity \"CPU_pio_0\" for hierarchy \"CPU_pio_0:pio_0\"" {  } { { "db/ip/cpu/cpu.v" "pio_0" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/cpu.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723343014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_mm_interconnect_0 CPU_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"CPU_mm_interconnect_0\" for hierarchy \"CPU_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/cpu/cpu.v" "mm_interconnect_0" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/cpu.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723343020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723343130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723343141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723343152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723343167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "pio_0_s1_translator" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723343186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723343205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723343221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_agent" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723343236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"CPU_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/cpu/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723343262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo CPU_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"CPU_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723343282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_mm_interconnect_0_router CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_router:router " "Elaborating entity \"CPU_mm_interconnect_0_router\" for hierarchy \"CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_router:router\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "router" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 1173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723343320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_mm_interconnect_0_router_default_decode CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_router:router\|CPU_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"CPU_mm_interconnect_0_router_default_decode\" for hierarchy \"CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_router:router\|CPU_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" "the_default_decode" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_mm_interconnect_0_router.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723343334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_mm_interconnect_0_router_002 CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"CPU_mm_interconnect_0_router_002\" for hierarchy \"CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "router_002" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 1205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723343340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_mm_interconnect_0_router_002_default_decode CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_router_002:router_002\|CPU_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"CPU_mm_interconnect_0_router_002_default_decode\" for hierarchy \"CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_router_002:router_002\|CPU_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723343349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_mm_interconnect_0_cmd_demux CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"CPU_mm_interconnect_0_cmd_demux\" for hierarchy \"CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "cmd_demux" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 1266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723343355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_mm_interconnect_0_cmd_mux CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"CPU_mm_interconnect_0_cmd_mux\" for hierarchy \"CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "cmd_mux" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 1318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723343365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux.sv" "arb" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723343377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/cpu/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723343383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_mm_interconnect_0_rsp_demux CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"CPU_mm_interconnect_0_rsp_demux\" for hierarchy \"CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "rsp_demux" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 1387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723343392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_mm_interconnect_0_rsp_mux CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"CPU_mm_interconnect_0_rsp_mux\" for hierarchy \"CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "rsp_mux" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 1462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723343401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux.sv" "arb" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_mm_interconnect_0_rsp_mux.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723343415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/cpu/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723343419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_mm_interconnect_0_avalon_st_adapter CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"CPU_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0.v" "avalon_st_adapter" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_mm_interconnect_0.v" 1520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723343427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0 CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"CPU_mm_interconnect_0:mm_interconnect_0\|CPU_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723343432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_irq_mapper CPU_irq_mapper:irq_mapper " "Elaborating entity \"CPU_irq_mapper\" for hierarchy \"CPU_irq_mapper:irq_mapper\"" {  } { { "db/ip/cpu/cpu.v" "irq_mapper" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/cpu.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723343441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "db/ip/cpu/cpu.v" "rst_controller" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/cpu.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723343446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/cpu/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723343453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/cpu/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723343458 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1667723344034 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.11.06.12:29:07 Progress: Loading sld1ab89a71/alt_sld_fab_wrapper_hw.tcl " "2022.11.06.12:29:07 Progress: Loading sld1ab89a71/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723347736 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723350387 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723350524 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723353316 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723353418 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723353522 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723353643 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723353652 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723353652 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1667723354363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1ab89a71/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1ab89a71/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld1ab89a71/alt_sld_fab.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/sld1ab89a71/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723354567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723354567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723354636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723354636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723354638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723354638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723354696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723354696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723354773 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723354773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723354773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667723354832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723354832 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1667723356870 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/cpu/submodules/altera_merlin_master_agent.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "db/ip/cpu/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/cpu_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "db/ip/cpu/submodules/altera_reset_synchronizer.v" "" { Text "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/db/ip/cpu/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1667723356946 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1667723356946 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723357501 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1667723358327 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/output_files/NIOS.map.smsg " "Generated suppressed messages file E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/NIOS/output_files/NIOS.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723358589 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1667723359391 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667723359391 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1607 " "Implemented 1607 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1667723359541 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1667723359541 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1471 " "Implemented 1471 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1667723359541 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1667723359541 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1667723359541 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4891 " "Peak virtual memory: 4891 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667723359570 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 06 11:29:19 2022 " "Processing ended: Sun Nov 06 11:29:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667723359570 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:52 " "Elapsed time: 00:00:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667723359570 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:37 " "Total CPU time (on all processors): 00:01:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667723359570 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667723359570 ""}
