// Seed: 306662267
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  output wire id_18;
  inout wire id_17;
  output wire id_16;
  input wire id_15;
  output wire id_14;
  input wire id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_10 = id_17;
  uwire id_19 = -1;
endmodule
module module_1 #(
    parameter id_1  = 32'd18,
    parameter id_13 = 32'd52,
    parameter id_15 = 32'd63
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    _id_13,
    id_14,
    _id_15
);
  output wire _id_15;
  inout wire id_14;
  output wire _id_13;
  inout wire id_12;
  module_0 modCall_1 (
      id_12,
      id_4,
      id_8,
      id_11,
      id_11,
      id_14,
      id_5,
      id_9,
      id_14,
      id_10,
      id_9,
      id_11,
      id_11,
      id_10,
      id_12,
      id_10,
      id_14,
      id_8
  );
  inout wire id_11;
  output wire id_10;
  xnor primCall (id_8, id_14, id_11, id_12, id_3, id_4, id_9);
  inout wor id_9;
  output wire id_8;
  output logic [7:0] id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire _id_1;
  logic [id_15 : 1  |  1] id_16;
  assign id_7[-1] = -1;
  logic [id_1  -  id_13 : -1 'b0] id_17 = -1;
  assign id_15 = id_9++;
  assign id_6  = id_12;
  assign id_9  = -1;
  wire id_18;
  wire id_19;
  id_20(
      1'h0, 1
  );
  logic id_21 = id_11;
  assign id_6 = id_9;
  wire id_22;
  wire id_23;
  assign id_17 = id_9;
endmodule
