WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000002 cycles: 1265312 cumulative IPC: 3.952 (Simulation time: 00 hr 00 min 17 sec)
Warmup complete CPU 0 instructions: 5000002 cycles: 1265312 cumulative IPC: 3.952 (Simulation time: 00 hr 00 min 17 sec)
Heartbeat CPU 0 instructions: 10000000 cycles: 8593376 heartbeat IPC: 1.164 cumulative IPC: 0.6823 (Simulation time: 00 hr 01 min 22 sec)
Simulation finished CPU 0 instructions: 5000002 cycles: 7328066 cumulative IPC: 0.6823 (Simulation time: 00 hr 01 min 22 sec)
Simulation complete CPU 0 instructions: 5000002 cycles: 7328066 cumulative IPC: 0.6823 (Simulation time: 00 hr 01 min 22 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/sphinx3_883B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.6823 instructions: 5000002 cycles: 7328066
CPU 0 Branch Prediction Accuracy: 94.73% MPKI: 5.071 Average ROB Occupancy at Mispredict: 139
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.314
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 4.65
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.106

LLC TOTAL        ACCESS:      83090 HIT:      13026 MISS:      70064
LLC LOAD         ACCESS:      71340 HIT:       5423 MISS:      65917
LLC RFO          ACCESS:       4133 HIT:        709 MISS:       3424
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       6607 HIT:       6590 MISS:         17
LLC TRANSLATION  ACCESS:       1010 HIT:        304 MISS:        706
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 389.6 cycles
cpu0_DTLB TOTAL        ACCESS:    1038031 HIT:    1010055 MISS:      27976
cpu0_DTLB LOAD         ACCESS:    1038031 HIT:    1010055 MISS:      27976
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 10.91 cycles
cpu0_ITLB TOTAL        ACCESS:        439 HIT:        439 MISS:          0
cpu0_ITLB LOAD         ACCESS:        439 HIT:        439 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    1267219 HIT:     584564 MISS:     682655
cpu0_L1D LOAD         ACCESS:    1139108 HIT:     475700 MISS:     663408
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     124784 HIT:     107852 MISS:      16932
cpu0_L1D TRANSLATION  ACCESS:       3327 HIT:       1012 MISS:       2315
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 27.01 cycles
cpu0_L1I TOTAL        ACCESS:        500 HIT:        500 MISS:          0
cpu0_L1I LOAD         ACCESS:        500 HIT:        500 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:     111297 HIT:      34798 MISS:      76499
cpu0_L2C LOAD         ACCESS:      95989 HIT:      24649 MISS:      71340
cpu0_L2C RFO          ACCESS:       4949 HIT:        816 MISS:       4133
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:       8073 HIT:       8057 MISS:         16
cpu0_L2C TRANSLATION  ACCESS:       2286 HIT:       1276 MISS:       1010
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 377.7 cycles
cpu0_STLB TOTAL        ACCESS:       9994 HIT:       6667 MISS:       3327
cpu0_STLB LOAD         ACCESS:       9994 HIT:       6667 MISS:       3327
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 122 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      38999
  ROW_BUFFER_MISS:      31014
 AVG DBUS CONGESTED CYCLE: 3.899
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        711
  FULL:       4922
