// Seed: 492479471
module module_0 (
    input tri id_0,
    output wor id_1,
    input wire id_2,
    input tri id_3,
    input tri1 id_4,
    output tri1 id_5,
    output wand id_6,
    output supply0 id_7
);
  id_9(
      .id_0(id_2), .id_1(id_0)
  );
endmodule
module module_1 (
    input wire id_0,
    input uwire id_1,
    input tri1 id_2,
    output logic id_3,
    input wand id_4,
    input supply1 id_5,
    input wand id_6,
    output tri id_7,
    output uwire id_8,
    input supply1 id_9,
    output uwire id_10,
    output wand id_11,
    input supply0 id_12,
    input supply1 id_13
);
  id_15(
      .id_0(~id_11),
      .id_1(id_8),
      .id_2(id_8),
      .id_3(1),
      .id_4((1)),
      .id_5(1),
      .id_6(1),
      .id_7(1'h0),
      .id_8(1),
      .id_9(~1),
      .id_10(1),
      .id_11(1'b0),
      .id_12(id_5),
      .id_13(1),
      .id_14(1),
      .id_15(1'b0),
      .id_16(id_1)
  ); module_0(
      id_0, id_11, id_4, id_4, id_9, id_11, id_7, id_8
  );
  initial begin
    if (1'h0) if (1) id_3 <= 1;
    cover (1'b0 && id_9 && 1);
  end
endmodule
