
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:18:09 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fnmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fnmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_0:
// rd == rs2 == rs3 != rs1, rs1==f13, rs2==f11, rs3==f11, rd==f11,fs1 == 0 and fe1 == 0xf4 and fm1 == 0x26140b and fs2 == 0 and fe2 == 0x89 and fm2 == 0x454df4 and fs3 == 0 and fe3 == 0xc8 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f13; op2:f11; op3:f11; dest:f11; op1val:0x7a26140b; op2val:0x44c54df4;
op3val:0x44c54df4; valaddr_reg:x3; val_offset:0*0 + 3*-1*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f11, f13, f11, f11, dyn, 0, 0, x3, 0*0 + 3*0*FLEN/8, x4, x1, x2)

inst_1:
// rs1 == rs2 != rs3 and rs1 == rs2 != rd and rd != rs3, rs1==f14, rs2==f14, rs3==f7, rd==f17,fs1 == 0 and fe1 == 0xf4 and fm1 == 0x26140b and fs2 == 0 and fe2 == 0x89 and fm2 == 0x454df4 and fs3 == 0 and fe3 == 0xc8 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f14; op2:f14; op3:f7; dest:f17; op1val:0x7a26140b; op2val:0x7a26140b;
op3val:0x64000001; valaddr_reg:x3; val_offset:3*0 + 3*0*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f17, f14, f14, f7, dyn, 0, 0, x3, 3*0 + 3*1*FLEN/8, x4, x1, x2)

inst_2:
// rs3 == rd != rs1 and rs3 == rd != rs2 and rs2 != rs1, rs1==f6, rs2==f29, rs3==f12, rd==f12,fs1 == 0 and fe1 == 0xf4 and fm1 == 0x26140b and fs2 == 0 and fe2 == 0x89 and fm2 == 0x454df4 and fs3 == 0 and fe3 == 0xc8 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f6; op2:f29; op3:f12; dest:f12; op1val:0x7a26140b; op2val:0x44c54df4;
op3val:0x64000003; valaddr_reg:x3; val_offset:6*0 + 3*1*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f12, f6, f29, f12, dyn, 0, 0, x3, 6*0 + 3*2*FLEN/8, x4, x1, x2)

inst_3:
// rs2 == rs3 != rs1 and rs2 == rs3 != rd and rd != rs1, rs1==f10, rs2==f2, rs3==f2, rd==f4,fs1 == 0 and fe1 == 0xf4 and fm1 == 0x26140b and fs2 == 0 and fe2 == 0x89 and fm2 == 0x454df4 and fs3 == 0 and fe3 == 0xc8 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f10; op2:f2; op3:f2; dest:f4; op1val:0x7a26140b; op2val:0x44c54df4;
op3val:0x44c54df4; valaddr_reg:x3; val_offset:9*0 + 3*2*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f4, f10, f2, f2, dyn, 0, 0, x3, 9*0 + 3*3*FLEN/8, x4, x1, x2)

inst_4:
// rs1 == rd != rs2 and rs1 == rd != rs3 and rs3 != rs2, rs1==f28, rs2==f12, rs3==f30, rd==f28,fs1 == 0 and fe1 == 0xf4 and fm1 == 0x26140b and fs2 == 0 and fe2 == 0x89 and fm2 == 0x454df4 and fs3 == 0 and fe3 == 0xc8 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f28; op2:f12; op3:f30; dest:f28; op1val:0x7a26140b; op2val:0x44c54df4;
op3val:0x6400000f; valaddr_reg:x3; val_offset:12*0 + 3*3*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f28, f28, f12, f30, dyn, 0, 0, x3, 12*0 + 3*4*FLEN/8, x4, x1, x2)

inst_5:
// rs1 != rs2 and rs1 != rd and rs1 != rs3 and rs2 != rs3 and rs2 != rd and rs3 != rd, rs1==f12, rs2==f30, rs3==f27, rd==f18,fs1 == 0 and fe1 == 0xf4 and fm1 == 0x26140b and fs2 == 0 and fe2 == 0x89 and fm2 == 0x454df4 and fs3 == 0 and fe3 == 0xc8 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f12; op2:f30; op3:f27; dest:f18; op1val:0x7a26140b; op2val:0x44c54df4;
op3val:0x6400001f; valaddr_reg:x3; val_offset:15*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f18, f12, f30, f27, dyn, 0, 0, x3, 15*0 + 3*5*FLEN/8, x4, x1, x2)

inst_6:
// rs2 == rd != rs1 and rs2 == rd != rs3 and rs3 != rs1, rs1==f0, rs2==f5, rs3==f29, rd==f5,fs1 == 0 and fe1 == 0xf4 and fm1 == 0x26140b and fs2 == 0 and fe2 == 0x89 and fm2 == 0x454df4 and fs3 == 0 and fe3 == 0xc8 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f0; op2:f5; op3:f29; dest:f5; op1val:0x7a26140b; op2val:0x44c54df4;
op3val:0x6400003f; valaddr_reg:x3; val_offset:18*0 + 3*5*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f5, f0, f5, f29, dyn, 0, 0, x3, 18*0 + 3*6*FLEN/8, x4, x1, x2)

inst_7:
// rs1 == rs2 == rd != rs3, rs1==f21, rs2==f21, rs3==f10, rd==f21,fs1 == 0 and fe1 == 0xf4 and fm1 == 0x26140b and fs2 == 0 and fe2 == 0x89 and fm2 == 0x454df4 and fs3 == 0 and fe3 == 0xc8 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f21; op2:f21; op3:f10; dest:f21; op1val:0x7a26140b; op2val:0x7a26140b;
op3val:0x6400007f; valaddr_reg:x3; val_offset:21*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f21, f21, f21, f10, dyn, 0, 0, x3, 21*0 + 3*7*FLEN/8, x4, x1, x2)

inst_8:
// rs1 == rs3 != rs2 and rs1 == rs3 != rd and rd != rs2, rs1==f22, rs2==f15, rs3==f22, rd==f23,fs1 == 0 and fe1 == 0xf4 and fm1 == 0x26140b and fs2 == 0 and fe2 == 0x89 and fm2 == 0x454df4 and fs3 == 0 and fe3 == 0xc8 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f22; op2:f15; op3:f22; dest:f23; op1val:0x7a26140b; op2val:0x44c54df4;
op3val:0x7a26140b; valaddr_reg:x3; val_offset:24*0 + 3*7*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f23, f22, f15, f22, dyn, 0, 0, x3, 24*0 + 3*8*FLEN/8, x4, x1, x2)

inst_9:
// rs1 == rd == rs3 != rs2, rs1==f15, rs2==f6, rs3==f15, rd==f15,fs1 == 0 and fe1 == 0xf4 and fm1 == 0x26140b and fs2 == 0 and fe2 == 0x89 and fm2 == 0x454df4 and fs3 == 0 and fe3 == 0xc8 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f15; op2:f6; op3:f15; dest:f15; op1val:0x7a26140b; op2val:0x44c54df4;
op3val:0x7a26140b; valaddr_reg:x3; val_offset:27*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f15, f15, f6, f15, dyn, 0, 0, x3, 27*0 + 3*9*FLEN/8, x4, x1, x2)

inst_10:
// rs1 == rs2 == rs3 != rd, rs1==f23, rs2==f23, rs3==f23, rd==f29,fs1 == 0 and fe1 == 0xf4 and fm1 == 0x26140b and fs2 == 0 and fe2 == 0x89 and fm2 == 0x454df4 and fs3 == 0 and fe3 == 0xc8 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f23; op2:f23; op3:f23; dest:f29; op1val:0x7a26140b; op2val:0x7a26140b;
op3val:0x7a26140b; valaddr_reg:x3; val_offset:30*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f29, f23, f23, f23, dyn, 0, 0, x3, 30*0 + 3*10*FLEN/8, x4, x1, x2)

inst_11:
// rs1 == rs2 == rs3 == rd, rs1==f25, rs2==f25, rs3==f25, rd==f25,fs1 == 0 and fe1 == 0xf4 and fm1 == 0x26140b and fs2 == 0 and fe2 == 0x89 and fm2 == 0x454df4 and fs3 == 0 and fe3 == 0xc8 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f25; op2:f25; op3:f25; dest:f25; op1val:0x7a26140b; op2val:0x7a26140b;
op3val:0x7a26140b; valaddr_reg:x3; val_offset:33*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f25, f25, f25, f25, dyn, 0, 0, x3, 33*0 + 3*11*FLEN/8, x4, x1, x2)

inst_12:
// rs1==f27, rs2==f31, rs3==f6, rd==f14,fs1 == 0 and fe1 == 0xf4 and fm1 == 0x26140b and fs2 == 0 and fe2 == 0x89 and fm2 == 0x454df4 and fs3 == 0 and fe3 == 0xc8 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f27; op2:f31; op3:f6; dest:f14; op1val:0x7a26140b; op2val:0x44c54df4;
op3val:0x64000fff; valaddr_reg:x3; val_offset:36*0 + 3*11*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f14, f27, f31, f6, dyn, 0, 0, x3, 36*0 + 3*12*FLEN/8, x4, x1, x2)

inst_13:
// rs1==f17, rs2==f1, rs3==f0, rd==f30,fs1 == 0 and fe1 == 0xf4 and fm1 == 0x26140b and fs2 == 0 and fe2 == 0x89 and fm2 == 0x454df4 and fs3 == 0 and fe3 == 0xc8 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f17; op2:f1; op3:f0; dest:f30; op1val:0x7a26140b; op2val:0x44c54df4;
op3val:0x64001fff; valaddr_reg:x3; val_offset:39*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f30, f17, f1, f0, dyn, 0, 0, x3, 39*0 + 3*13*FLEN/8, x4, x1, x2)

inst_14:
// rs1==f7, rs2==f16, rs3==f26, rd==f9,fs1 == 0 and fe1 == 0xf4 and fm1 == 0x26140b and fs2 == 0 and fe2 == 0x89 and fm2 == 0x454df4 and fs3 == 0 and fe3 == 0xc8 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f7; op2:f16; op3:f26; dest:f9; op1val:0x7a26140b; op2val:0x44c54df4;
op3val:0x64003fff; valaddr_reg:x3; val_offset:42*0 + 3*13*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f9, f7, f16, f26, dyn, 0, 0, x3, 42*0 + 3*14*FLEN/8, x4, x1, x2)

inst_15:
// rs1==f26, rs2==f4, rs3==f9, rd==f16,fs1 == 0 and fe1 == 0xf4 and fm1 == 0x26140b and fs2 == 0 and fe2 == 0x89 and fm2 == 0x454df4 and fs3 == 0 and fe3 == 0xc8 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f26; op2:f4; op3:f9; dest:f16; op1val:0x7a26140b; op2val:0x44c54df4;
op3val:0x64007fff; valaddr_reg:x3; val_offset:45*0 + 3*14*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f16, f26, f4, f9, dyn, 0, 0, x3, 45*0 + 3*15*FLEN/8, x4, x1, x2)

inst_16:
// rs1==f31, rs2==f26, rs3==f5, rd==f24,fs1 == 0 and fe1 == 0xf4 and fm1 == 0x26140b and fs2 == 0 and fe2 == 0x89 and fm2 == 0x454df4 and fs3 == 0 and fe3 == 0xc8 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f31; op2:f26; op3:f5; dest:f24; op1val:0x7a26140b; op2val:0x44c54df4;
op3val:0x6400ffff; valaddr_reg:x3; val_offset:48*0 + 3*15*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f24, f31, f26, f5, dyn, 0, 0, x3, 48*0 + 3*16*FLEN/8, x4, x1, x2)

inst_17:
// rs1==f4, rs2==f0, rs3==f1, rd==f8,fs1 == 0 and fe1 == 0xf4 and fm1 == 0x26140b and fs2 == 0 and fe2 == 0x89 and fm2 == 0x454df4 and fs3 == 0 and fe3 == 0xc8 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f4; op2:f0; op3:f1; dest:f8; op1val:0x7a26140b; op2val:0x44c54df4;
op3val:0x6401ffff; valaddr_reg:x3; val_offset:51*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f8, f4, f0, f1, dyn, 0, 0, x3, 51*0 + 3*17*FLEN/8, x4, x1, x2)

inst_18:
// rs1==f11, rs2==f28, rs3==f8, rd==f27,fs1 == 0 and fe1 == 0xf4 and fm1 == 0x26140b and fs2 == 0 and fe2 == 0x89 and fm2 == 0x454df4 and fs3 == 0 and fe3 == 0xc8 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f11; op2:f28; op3:f8; dest:f27; op1val:0x7a26140b; op2val:0x44c54df4;
op3val:0x6403ffff; valaddr_reg:x3; val_offset:54*0 + 3*17*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f27, f11, f28, f8, dyn, 0, 0, x3, 54*0 + 3*18*FLEN/8, x4, x1, x2)

inst_19:
// rs1==f5, rs2==f27, rs3==f19, rd==f26,fs1 == 0 and fe1 == 0xf4 and fm1 == 0x26140b and fs2 == 0 and fe2 == 0x89 and fm2 == 0x454df4 and fs3 == 0 and fe3 == 0xc8 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f5; op2:f27; op3:f19; dest:f26; op1val:0x7a26140b; op2val:0x44c54df4;
op3val:0x6407ffff; valaddr_reg:x3; val_offset:57*0 + 3*18*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f26, f5, f27, f19, dyn, 0, 0, x3, 57*0 + 3*19*FLEN/8, x4, x1, x2)

inst_20:
// rs1==f20, rs2==f19, rs3==f18, rd==f22,fs1 == 0 and fe1 == 0xf4 and fm1 == 0x26140b and fs2 == 0 and fe2 == 0x89 and fm2 == 0x454df4 and fs3 == 0 and fe3 == 0xc8 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f20; op2:f19; op3:f18; dest:f22; op1val:0x7a26140b; op2val:0x44c54df4;
op3val:0x640fffff; valaddr_reg:x3; val_offset:60*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f22, f20, f19, f18, dyn, 0, 0, x3, 60*0 + 3*20*FLEN/8, x4, x1, x2)

inst_21:
// rs1==f29, rs2==f8, rs3==f16, rd==f2,fs1 == 0 and fe1 == 0xf4 and fm1 == 0x26140b and fs2 == 0 and fe2 == 0x89 and fm2 == 0x454df4 and fs3 == 0 and fe3 == 0xc8 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f29; op2:f8; op3:f16; dest:f2; op1val:0x7a26140b; op2val:0x44c54df4;
op3val:0x641fffff; valaddr_reg:x3; val_offset:63*0 + 3*20*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f2, f29, f8, f16, dyn, 0, 0, x3, 63*0 + 3*21*FLEN/8, x4, x1, x2)

inst_22:
// rs1==f30, rs2==f17, rs3==f20, rd==f31,fs1 == 0 and fe1 == 0xf4 and fm1 == 0x26140b and fs2 == 0 and fe2 == 0x89 and fm2 == 0x454df4 and fs3 == 0 and fe3 == 0xc8 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f17; op3:f20; dest:f31; op1val:0x7a26140b; op2val:0x44c54df4;
op3val:0x643fffff; valaddr_reg:x3; val_offset:66*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f17, f20, dyn, 0, 0, x3, 66*0 + 3*22*FLEN/8, x4, x1, x2)

inst_23:
// rs1==f16, rs2==f10, rs3==f4, rd==f3,fs1 == 0 and fe1 == 0xf4 and fm1 == 0x26140b and fs2 == 0 and fe2 == 0x89 and fm2 == 0x454df4 and fs3 == 0 and fe3 == 0xc8 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f16; op2:f10; op3:f4; dest:f3; op1val:0x7a26140b; op2val:0x44c54df4;
op3val:0x64400000; valaddr_reg:x3; val_offset:69*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f3, f16, f10, f4, dyn, 0, 0, x3, 69*0 + 3*23*FLEN/8, x4, x1, x2)

inst_24:
// rs1==f8, rs2==f22, rs3==f17, rd==f1,fs1 == 0 and fe1 == 0xf4 and fm1 == 0x26140b and fs2 == 0 and fe2 == 0x89 and fm2 == 0x454df4 and fs3 == 0 and fe3 == 0xc8 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f8; op2:f22; op3:f17; dest:f1; op1val:0x7a26140b; op2val:0x44c54df4;
op3val:0x64600000; valaddr_reg:x3; val_offset:72*0 + 3*23*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f1, f8, f22, f17, dyn, 0, 0, x3, 72*0 + 3*24*FLEN/8, x4, x1, x2)

inst_25:
// rs1==f2, rs2==f7, rs3==f31, rd==f0,fs1 == 0 and fe1 == 0xf4 and fm1 == 0x26140b and fs2 == 0 and fe2 == 0x89 and fm2 == 0x454df4 and fs3 == 0 and fe3 == 0xc8 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f2; op2:f7; op3:f31; dest:f0; op1val:0x7a26140b; op2val:0x44c54df4;
op3val:0x64700000; valaddr_reg:x3; val_offset:75*0 + 3*24*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f0, f2, f7, f31, dyn, 0, 0, x3, 75*0 + 3*25*FLEN/8, x4, x1, x2)

inst_26:
// rs1==f1, rs2==f24, rs3==f14, rd==f20,fs1 == 0 and fe1 == 0xf4 and fm1 == 0x26140b and fs2 == 0 and fe2 == 0x89 and fm2 == 0x454df4 and fs3 == 0 and fe3 == 0xc8 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f1; op2:f24; op3:f14; dest:f20; op1val:0x7a26140b; op2val:0x44c54df4;
op3val:0x64780000; valaddr_reg:x3; val_offset:78*0 + 3*25*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f20, f1, f24, f14, dyn, 0, 0, x3, 78*0 + 3*26*FLEN/8, x4, x1, x2)

inst_27:
// rs1==f9, rs2==f18, rs3==f24, rd==f6,fs1 == 0 and fe1 == 0xf4 and fm1 == 0x26140b and fs2 == 0 and fe2 == 0x89 and fm2 == 0x454df4 and fs3 == 0 and fe3 == 0xc8 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f9; op2:f18; op3:f24; dest:f6; op1val:0x7a26140b; op2val:0x44c54df4;
op3val:0x647c0000; valaddr_reg:x3; val_offset:81*0 + 3*26*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f6, f9, f18, f24, dyn, 0, 0, x3, 81*0 + 3*27*FLEN/8, x4, x1, x2)

inst_28:
// rs1==f3, rs2==f20, rs3==f13, rd==f19,fs1 == 0 and fe1 == 0xf4 and fm1 == 0x26140b and fs2 == 0 and fe2 == 0x89 and fm2 == 0x454df4 and fs3 == 0 and fe3 == 0xc8 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f3; op2:f20; op3:f13; dest:f19; op1val:0x7a26140b; op2val:0x44c54df4;
op3val:0x647e0000; valaddr_reg:x3; val_offset:84*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f19, f3, f20, f13, dyn, 0, 0, x3, 84*0 + 3*28*FLEN/8, x4, x1, x2)

inst_29:
// rs1==f18, rs2==f3, rs3==f21, rd==f13,fs1 == 0 and fe1 == 0xf4 and fm1 == 0x26140b and fs2 == 0 and fe2 == 0x89 and fm2 == 0x454df4 and fs3 == 0 and fe3 == 0xc8 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f18; op2:f3; op3:f21; dest:f13; op1val:0x7a26140b; op2val:0x44c54df4;
op3val:0x647f0000; valaddr_reg:x3; val_offset:87*0 + 3*28*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f13, f18, f3, f21, dyn, 0, 0, x3, 87*0 + 3*29*FLEN/8, x4, x1, x2)

inst_30:
// rs1==f24, rs2==f13, rs3==f3, rd==f10,fs1 == 0 and fe1 == 0xf4 and fm1 == 0x26140b and fs2 == 0 and fe2 == 0x89 and fm2 == 0x454df4 and fs3 == 0 and fe3 == 0xc8 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f24; op2:f13; op3:f3; dest:f10; op1val:0x7a26140b; op2val:0x44c54df4;
op3val:0x647f8000; valaddr_reg:x3; val_offset:90*0 + 3*29*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f10, f24, f13, f3, dyn, 0, 0, x3, 90*0 + 3*30*FLEN/8, x4, x1, x2)

inst_31:
// rs1==f19, rs2==f9, rs3==f28, rd==f7,fs1 == 0 and fe1 == 0xf4 and fm1 == 0x26140b and fs2 == 0 and fe2 == 0x89 and fm2 == 0x454df4 and fs3 == 0 and fe3 == 0xc8 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f19; op2:f9; op3:f28; dest:f7; op1val:0x7a26140b; op2val:0x44c54df4;
op3val:0x647fc000; valaddr_reg:x3; val_offset:93*0 + 3*30*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f7, f19, f9, f28, dyn, 0, 0, x3, 93*0 + 3*31*FLEN/8, x4, x1, x2)

inst_32:
// fs1 == 0 and fe1 == 0xf4 and fm1 == 0x26140b and fs2 == 0 and fe2 == 0x89 and fm2 == 0x454df4 and fs3 == 0 and fe3 == 0xc8 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a26140b; op2val:0x44c54df4;
op3val:0x647fe000; valaddr_reg:x3; val_offset:96*0 + 3*31*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 96*0 + 3*32*FLEN/8, x4, x1, x2)

inst_33:
// fs1 == 0 and fe1 == 0xf4 and fm1 == 0x26140b and fs2 == 0 and fe2 == 0x89 and fm2 == 0x454df4 and fs3 == 0 and fe3 == 0xc8 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a26140b; op2val:0x44c54df4;
op3val:0x647ff000; valaddr_reg:x3; val_offset:99*0 + 3*32*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 99*0 + 3*33*FLEN/8, x4, x1, x2)

inst_34:
// fs1 == 0 and fe1 == 0xf4 and fm1 == 0x26140b and fs2 == 0 and fe2 == 0x89 and fm2 == 0x454df4 and fs3 == 0 and fe3 == 0xc8 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a26140b; op2val:0x44c54df4;
op3val:0x647ff800; valaddr_reg:x3; val_offset:102*0 + 3*33*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 102*0 + 3*34*FLEN/8, x4, x1, x2)

inst_35:
// fs1 == 0 and fe1 == 0xf4 and fm1 == 0x26140b and fs2 == 0 and fe2 == 0x89 and fm2 == 0x454df4 and fs3 == 0 and fe3 == 0xc8 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a26140b; op2val:0x44c54df4;
op3val:0x647ffc00; valaddr_reg:x3; val_offset:105*0 + 3*34*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 105*0 + 3*35*FLEN/8, x4, x1, x2)

inst_36:
// fs1 == 0 and fe1 == 0xf4 and fm1 == 0x26140b and fs2 == 0 and fe2 == 0x89 and fm2 == 0x454df4 and fs3 == 0 and fe3 == 0xc8 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a26140b; op2val:0x44c54df4;
op3val:0x647ffe00; valaddr_reg:x3; val_offset:108*0 + 3*35*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 108*0 + 3*36*FLEN/8, x4, x1, x2)

inst_37:
// fs1 == 0 and fe1 == 0xf4 and fm1 == 0x26140b and fs2 == 0 and fe2 == 0x89 and fm2 == 0x454df4 and fs3 == 0 and fe3 == 0xc8 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a26140b; op2val:0x44c54df4;
op3val:0x647fff00; valaddr_reg:x3; val_offset:111*0 + 3*36*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 111*0 + 3*37*FLEN/8, x4, x1, x2)

inst_38:
// fs1 == 0 and fe1 == 0xf4 and fm1 == 0x26140b and fs2 == 0 and fe2 == 0x89 and fm2 == 0x454df4 and fs3 == 0 and fe3 == 0xc8 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a26140b; op2val:0x44c54df4;
op3val:0x647fff80; valaddr_reg:x3; val_offset:114*0 + 3*37*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 114*0 + 3*38*FLEN/8, x4, x1, x2)

inst_39:
// fs1 == 0 and fe1 == 0xf4 and fm1 == 0x26140b and fs2 == 0 and fe2 == 0x89 and fm2 == 0x454df4 and fs3 == 0 and fe3 == 0xc8 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a26140b; op2val:0x44c54df4;
op3val:0x647fffc0; valaddr_reg:x3; val_offset:117*0 + 3*38*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 117*0 + 3*39*FLEN/8, x4, x1, x2)

inst_40:
// fs1 == 0 and fe1 == 0xf4 and fm1 == 0x26140b and fs2 == 0 and fe2 == 0x89 and fm2 == 0x454df4 and fs3 == 0 and fe3 == 0xc8 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a26140b; op2val:0x44c54df4;
op3val:0x647fffe0; valaddr_reg:x3; val_offset:120*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 120*0 + 3*40*FLEN/8, x4, x1, x2)

inst_41:
// fs1 == 0 and fe1 == 0xf4 and fm1 == 0x26140b and fs2 == 0 and fe2 == 0x89 and fm2 == 0x454df4 and fs3 == 0 and fe3 == 0xc8 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a26140b; op2val:0x44c54df4;
op3val:0x647ffff0; valaddr_reg:x3; val_offset:123*0 + 3*40*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 123*0 + 3*41*FLEN/8, x4, x1, x2)

inst_42:
// fs1 == 0 and fe1 == 0xf4 and fm1 == 0x26140b and fs2 == 0 and fe2 == 0x89 and fm2 == 0x454df4 and fs3 == 0 and fe3 == 0xc8 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a26140b; op2val:0x44c54df4;
op3val:0x647ffff8; valaddr_reg:x3; val_offset:126*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 126*0 + 3*42*FLEN/8, x4, x1, x2)

inst_43:
// fs1 == 0 and fe1 == 0xf4 and fm1 == 0x26140b and fs2 == 0 and fe2 == 0x89 and fm2 == 0x454df4 and fs3 == 0 and fe3 == 0xc8 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a26140b; op2val:0x44c54df4;
op3val:0x647ffffc; valaddr_reg:x3; val_offset:129*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 129*0 + 3*43*FLEN/8, x4, x1, x2)

inst_44:
// fs1 == 0 and fe1 == 0xf4 and fm1 == 0x26140b and fs2 == 0 and fe2 == 0x89 and fm2 == 0x454df4 and fs3 == 0 and fe3 == 0xc8 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a26140b; op2val:0x44c54df4;
op3val:0x647ffffe; valaddr_reg:x3; val_offset:132*0 + 3*43*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 132*0 + 3*44*FLEN/8, x4, x1, x2)

inst_45:
// fs1 == 0 and fe1 == 0xf4 and fm1 == 0x26140b and fs2 == 0 and fe2 == 0x89 and fm2 == 0x454df4 and fs3 == 0 and fe3 == 0xc8 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a26140b; op2val:0x44c54df4;
op3val:0x647fffff; valaddr_reg:x3; val_offset:135*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 135*0 + 3*45*FLEN/8, x4, x1, x2)

inst_46:
// fs1 == 0 and fe1 == 0xf4 and fm1 == 0x26140b and fs2 == 0 and fe2 == 0x89 and fm2 == 0x454df4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a26140b; op2val:0x44c54df4;
op3val:0x7f000001; valaddr_reg:x3; val_offset:138*0 + 3*45*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 138*0 + 3*46*FLEN/8, x4, x1, x2)

inst_47:
// fs1 == 0 and fe1 == 0xf4 and fm1 == 0x26140b and fs2 == 0 and fe2 == 0x89 and fm2 == 0x454df4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a26140b; op2val:0x44c54df4;
op3val:0x7f000003; valaddr_reg:x3; val_offset:141*0 + 3*46*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 141*0 + 3*47*FLEN/8, x4, x1, x2)

inst_48:
// fs1 == 0 and fe1 == 0xf4 and fm1 == 0x26140b and fs2 == 0 and fe2 == 0x89 and fm2 == 0x454df4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a26140b; op2val:0x44c54df4;
op3val:0x7f000007; valaddr_reg:x3; val_offset:144*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 144*0 + 3*48*FLEN/8, x4, x1, x2)

inst_49:
// fs1 == 0 and fe1 == 0xf4 and fm1 == 0x26140b and fs2 == 0 and fe2 == 0x89 and fm2 == 0x454df4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a26140b; op2val:0x44c54df4;
op3val:0x7f199999; valaddr_reg:x3; val_offset:147*0 + 3*48*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 147*0 + 3*49*FLEN/8, x4, x1, x2)

inst_50:
// fs1 == 0 and fe1 == 0xf4 and fm1 == 0x26140b and fs2 == 0 and fe2 == 0x89 and fm2 == 0x454df4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a26140b; op2val:0x44c54df4;
op3val:0x7f249249; valaddr_reg:x3; val_offset:150*0 + 3*49*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 150*0 + 3*50*FLEN/8, x4, x1, x2)

inst_51:
// fs1 == 0 and fe1 == 0xf4 and fm1 == 0x26140b and fs2 == 0 and fe2 == 0x89 and fm2 == 0x454df4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a26140b; op2val:0x44c54df4;
op3val:0x7f333333; valaddr_reg:x3; val_offset:153*0 + 3*50*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 153*0 + 3*51*FLEN/8, x4, x1, x2)

inst_52:
// fs1 == 0 and fe1 == 0xf4 and fm1 == 0x26140b and fs2 == 0 and fe2 == 0x89 and fm2 == 0x454df4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a26140b; op2val:0x44c54df4;
op3val:0x7f36db6d; valaddr_reg:x3; val_offset:156*0 + 3*51*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 156*0 + 3*52*FLEN/8, x4, x1, x2)

inst_53:
// fs1 == 0 and fe1 == 0xf4 and fm1 == 0x26140b and fs2 == 0 and fe2 == 0x89 and fm2 == 0x454df4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a26140b; op2val:0x44c54df4;
op3val:0x7f3bbbbb; valaddr_reg:x3; val_offset:159*0 + 3*52*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 159*0 + 3*53*FLEN/8, x4, x1, x2)

inst_54:
// fs1 == 0 and fe1 == 0xf4 and fm1 == 0x26140b and fs2 == 0 and fe2 == 0x89 and fm2 == 0x454df4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a26140b; op2val:0x44c54df4;
op3val:0x7f444444; valaddr_reg:x3; val_offset:162*0 + 3*53*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 162*0 + 3*54*FLEN/8, x4, x1, x2)

inst_55:
// fs1 == 0 and fe1 == 0xf4 and fm1 == 0x26140b and fs2 == 0 and fe2 == 0x89 and fm2 == 0x454df4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a26140b; op2val:0x44c54df4;
op3val:0x7f4ccccc; valaddr_reg:x3; val_offset:165*0 + 3*54*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 165*0 + 3*55*FLEN/8, x4, x1, x2)

inst_56:
// fs1 == 0 and fe1 == 0xf4 and fm1 == 0x26140b and fs2 == 0 and fe2 == 0x89 and fm2 == 0x454df4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a26140b; op2val:0x44c54df4;
op3val:0x7f5b6db6; valaddr_reg:x3; val_offset:168*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 168*0 + 3*56*FLEN/8, x4, x1, x2)

inst_57:
// fs1 == 0 and fe1 == 0xf4 and fm1 == 0x26140b and fs2 == 0 and fe2 == 0x89 and fm2 == 0x454df4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a26140b; op2val:0x44c54df4;
op3val:0x7f666666; valaddr_reg:x3; val_offset:171*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 171*0 + 3*57*FLEN/8, x4, x1, x2)

inst_58:
// fs1 == 0 and fe1 == 0xf4 and fm1 == 0x26140b and fs2 == 0 and fe2 == 0x89 and fm2 == 0x454df4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a26140b; op2val:0x44c54df4;
op3val:0x7f6db6db; valaddr_reg:x3; val_offset:174*0 + 3*57*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 174*0 + 3*58*FLEN/8, x4, x1, x2)

inst_59:
// fs1 == 0 and fe1 == 0xf4 and fm1 == 0x26140b and fs2 == 0 and fe2 == 0x89 and fm2 == 0x454df4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a26140b; op2val:0x44c54df4;
op3val:0x7f7ffff8; valaddr_reg:x3; val_offset:177*0 + 3*58*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 177*0 + 3*59*FLEN/8, x4, x1, x2)

inst_60:
// fs1 == 0 and fe1 == 0xf4 and fm1 == 0x26140b and fs2 == 0 and fe2 == 0x89 and fm2 == 0x454df4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a26140b; op2val:0x44c54df4;
op3val:0x7f7ffffc; valaddr_reg:x3; val_offset:180*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 180*0 + 3*60*FLEN/8, x4, x1, x2)

inst_61:
// fs1 == 0 and fe1 == 0xf4 and fm1 == 0x26140b and fs2 == 0 and fe2 == 0x89 and fm2 == 0x454df4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a26140b; op2val:0x44c54df4;
op3val:0x7f7ffffe; valaddr_reg:x3; val_offset:183*0 + 3*60*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 183*0 + 3*61*FLEN/8, x4, x1, x2)

inst_62:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2f800000; valaddr_reg:x3; val_offset:186*0 + 3*61*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 186*0 + 3*62*FLEN/8, x4, x1, x2)

inst_63:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2f800001; valaddr_reg:x3; val_offset:189*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 189*0 + 3*63*FLEN/8, x4, x1, x2)

inst_64:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2f800003; valaddr_reg:x3; val_offset:192*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 192*0 + 3*64*FLEN/8, x4, x1, x2)

inst_65:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2f800007; valaddr_reg:x3; val_offset:195*0 + 3*64*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 195*0 + 3*65*FLEN/8, x4, x1, x2)

inst_66:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2f80000f; valaddr_reg:x3; val_offset:198*0 + 3*65*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 198*0 + 3*66*FLEN/8, x4, x1, x2)

inst_67:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2f80001f; valaddr_reg:x3; val_offset:201*0 + 3*66*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 201*0 + 3*67*FLEN/8, x4, x1, x2)

inst_68:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2f80003f; valaddr_reg:x3; val_offset:204*0 + 3*67*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 204*0 + 3*68*FLEN/8, x4, x1, x2)

inst_69:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2f80007f; valaddr_reg:x3; val_offset:207*0 + 3*68*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 207*0 + 3*69*FLEN/8, x4, x1, x2)

inst_70:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2f8000ff; valaddr_reg:x3; val_offset:210*0 + 3*69*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 210*0 + 3*70*FLEN/8, x4, x1, x2)

inst_71:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2f8001ff; valaddr_reg:x3; val_offset:213*0 + 3*70*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 213*0 + 3*71*FLEN/8, x4, x1, x2)

inst_72:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2f8003ff; valaddr_reg:x3; val_offset:216*0 + 3*71*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 216*0 + 3*72*FLEN/8, x4, x1, x2)

inst_73:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2f8007ff; valaddr_reg:x3; val_offset:219*0 + 3*72*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 219*0 + 3*73*FLEN/8, x4, x1, x2)

inst_74:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2f800fff; valaddr_reg:x3; val_offset:222*0 + 3*73*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 222*0 + 3*74*FLEN/8, x4, x1, x2)

inst_75:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2f801fff; valaddr_reg:x3; val_offset:225*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 225*0 + 3*75*FLEN/8, x4, x1, x2)

inst_76:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2f803fff; valaddr_reg:x3; val_offset:228*0 + 3*75*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 228*0 + 3*76*FLEN/8, x4, x1, x2)

inst_77:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2f807fff; valaddr_reg:x3; val_offset:231*0 + 3*76*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 231*0 + 3*77*FLEN/8, x4, x1, x2)

inst_78:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2f80ffff; valaddr_reg:x3; val_offset:234*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 234*0 + 3*78*FLEN/8, x4, x1, x2)

inst_79:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2f81ffff; valaddr_reg:x3; val_offset:237*0 + 3*78*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 237*0 + 3*79*FLEN/8, x4, x1, x2)

inst_80:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2f83ffff; valaddr_reg:x3; val_offset:240*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 240*0 + 3*80*FLEN/8, x4, x1, x2)

inst_81:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2f87ffff; valaddr_reg:x3; val_offset:243*0 + 3*80*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 243*0 + 3*81*FLEN/8, x4, x1, x2)

inst_82:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2f8fffff; valaddr_reg:x3; val_offset:246*0 + 3*81*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 246*0 + 3*82*FLEN/8, x4, x1, x2)

inst_83:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2f9fffff; valaddr_reg:x3; val_offset:249*0 + 3*82*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 249*0 + 3*83*FLEN/8, x4, x1, x2)

inst_84:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2fbfffff; valaddr_reg:x3; val_offset:252*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 252*0 + 3*84*FLEN/8, x4, x1, x2)

inst_85:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2fc00000; valaddr_reg:x3; val_offset:255*0 + 3*84*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 255*0 + 3*85*FLEN/8, x4, x1, x2)

inst_86:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2fe00000; valaddr_reg:x3; val_offset:258*0 + 3*85*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 258*0 + 3*86*FLEN/8, x4, x1, x2)

inst_87:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2ff00000; valaddr_reg:x3; val_offset:261*0 + 3*86*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 261*0 + 3*87*FLEN/8, x4, x1, x2)

inst_88:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2ff80000; valaddr_reg:x3; val_offset:264*0 + 3*87*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 264*0 + 3*88*FLEN/8, x4, x1, x2)

inst_89:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2ffc0000; valaddr_reg:x3; val_offset:267*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 267*0 + 3*89*FLEN/8, x4, x1, x2)

inst_90:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2ffe0000; valaddr_reg:x3; val_offset:270*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 270*0 + 3*90*FLEN/8, x4, x1, x2)

inst_91:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2fff0000; valaddr_reg:x3; val_offset:273*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 273*0 + 3*91*FLEN/8, x4, x1, x2)

inst_92:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2fff8000; valaddr_reg:x3; val_offset:276*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 276*0 + 3*92*FLEN/8, x4, x1, x2)

inst_93:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2fffc000; valaddr_reg:x3; val_offset:279*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 279*0 + 3*93*FLEN/8, x4, x1, x2)

inst_94:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2fffe000; valaddr_reg:x3; val_offset:282*0 + 3*93*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 282*0 + 3*94*FLEN/8, x4, x1, x2)

inst_95:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2ffff000; valaddr_reg:x3; val_offset:285*0 + 3*94*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 285*0 + 3*95*FLEN/8, x4, x1, x2)

inst_96:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2ffff800; valaddr_reg:x3; val_offset:288*0 + 3*95*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 288*0 + 3*96*FLEN/8, x4, x1, x2)

inst_97:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2ffffc00; valaddr_reg:x3; val_offset:291*0 + 3*96*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 291*0 + 3*97*FLEN/8, x4, x1, x2)

inst_98:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2ffffe00; valaddr_reg:x3; val_offset:294*0 + 3*97*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 294*0 + 3*98*FLEN/8, x4, x1, x2)

inst_99:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2fffff00; valaddr_reg:x3; val_offset:297*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 297*0 + 3*99*FLEN/8, x4, x1, x2)

inst_100:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2fffff80; valaddr_reg:x3; val_offset:300*0 + 3*99*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 300*0 + 3*100*FLEN/8, x4, x1, x2)

inst_101:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2fffffc0; valaddr_reg:x3; val_offset:303*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 303*0 + 3*101*FLEN/8, x4, x1, x2)

inst_102:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2fffffe0; valaddr_reg:x3; val_offset:306*0 + 3*101*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 306*0 + 3*102*FLEN/8, x4, x1, x2)

inst_103:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2ffffff0; valaddr_reg:x3; val_offset:309*0 + 3*102*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 309*0 + 3*103*FLEN/8, x4, x1, x2)

inst_104:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2ffffff8; valaddr_reg:x3; val_offset:312*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 312*0 + 3*104*FLEN/8, x4, x1, x2)

inst_105:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2ffffffc; valaddr_reg:x3; val_offset:315*0 + 3*104*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 315*0 + 3*105*FLEN/8, x4, x1, x2)

inst_106:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2ffffffe; valaddr_reg:x3; val_offset:318*0 + 3*105*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 318*0 + 3*106*FLEN/8, x4, x1, x2)

inst_107:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x5f and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x2fffffff; valaddr_reg:x3; val_offset:321*0 + 3*106*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 321*0 + 3*107*FLEN/8, x4, x1, x2)

inst_108:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x3f800001; valaddr_reg:x3; val_offset:324*0 + 3*107*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 324*0 + 3*108*FLEN/8, x4, x1, x2)

inst_109:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x3f800003; valaddr_reg:x3; val_offset:327*0 + 3*108*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 327*0 + 3*109*FLEN/8, x4, x1, x2)

inst_110:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x3f800007; valaddr_reg:x3; val_offset:330*0 + 3*109*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 330*0 + 3*110*FLEN/8, x4, x1, x2)

inst_111:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x3f999999; valaddr_reg:x3; val_offset:333*0 + 3*110*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 333*0 + 3*111*FLEN/8, x4, x1, x2)

inst_112:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x3fa49249; valaddr_reg:x3; val_offset:336*0 + 3*111*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 336*0 + 3*112*FLEN/8, x4, x1, x2)

inst_113:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x3fb33333; valaddr_reg:x3; val_offset:339*0 + 3*112*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 339*0 + 3*113*FLEN/8, x4, x1, x2)

inst_114:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x3fb6db6d; valaddr_reg:x3; val_offset:342*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 342*0 + 3*114*FLEN/8, x4, x1, x2)

inst_115:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x3fbbbbbb; valaddr_reg:x3; val_offset:345*0 + 3*114*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 345*0 + 3*115*FLEN/8, x4, x1, x2)

inst_116:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x3fc44444; valaddr_reg:x3; val_offset:348*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 348*0 + 3*116*FLEN/8, x4, x1, x2)

inst_117:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x3fcccccc; valaddr_reg:x3; val_offset:351*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 351*0 + 3*117*FLEN/8, x4, x1, x2)

inst_118:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x3fdb6db6; valaddr_reg:x3; val_offset:354*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 354*0 + 3*118*FLEN/8, x4, x1, x2)

inst_119:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x3fe66666; valaddr_reg:x3; val_offset:357*0 + 3*118*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 357*0 + 3*119*FLEN/8, x4, x1, x2)

inst_120:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x3fedb6db; valaddr_reg:x3; val_offset:360*0 + 3*119*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 360*0 + 3*120*FLEN/8, x4, x1, x2)

inst_121:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x3ffffff8; valaddr_reg:x3; val_offset:363*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 363*0 + 3*121*FLEN/8, x4, x1, x2)

inst_122:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x3ffffffc; valaddr_reg:x3; val_offset:366*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 366*0 + 3*122*FLEN/8, x4, x1, x2)

inst_123:
// fs1 == 0 and fe1 == 0xf5 and fm1 == 0x1bc989 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x52568f and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a9bc989; op2val:0x452568f;
op3val:0x3ffffffe; valaddr_reg:x3; val_offset:369*0 + 3*122*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 369*0 + 3*123*FLEN/8, x4, x1, x2)

inst_124:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x2cfa4f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x3d6f4a and fs3 == 0 and fe3 == 0xe4 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b2cfa4f; op2val:0x43bd6f4a;
op3val:0x72000000; valaddr_reg:x3; val_offset:372*0 + 3*123*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 372*0 + 3*124*FLEN/8, x4, x1, x2)

inst_125:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x2cfa4f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x3d6f4a and fs3 == 0 and fe3 == 0xe4 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b2cfa4f; op2val:0x43bd6f4a;
op3val:0x72000001; valaddr_reg:x3; val_offset:375*0 + 3*124*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 375*0 + 3*125*FLEN/8, x4, x1, x2)

inst_126:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x2cfa4f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x3d6f4a and fs3 == 0 and fe3 == 0xe4 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b2cfa4f; op2val:0x43bd6f4a;
op3val:0x72000003; valaddr_reg:x3; val_offset:378*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 378*0 + 3*126*FLEN/8, x4, x1, x2)

inst_127:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x2cfa4f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x3d6f4a and fs3 == 0 and fe3 == 0xe4 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b2cfa4f; op2val:0x43bd6f4a;
op3val:0x72000007; valaddr_reg:x3; val_offset:381*0 + 3*126*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 381*0 + 3*127*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_2)

inst_128:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x2cfa4f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x3d6f4a and fs3 == 0 and fe3 == 0xe4 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b2cfa4f; op2val:0x43bd6f4a;
op3val:0x7200000f; valaddr_reg:x3; val_offset:384*0 + 3*127*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 384*0 + 3*128*FLEN/8, x4, x1, x2)

inst_129:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x2cfa4f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x3d6f4a and fs3 == 0 and fe3 == 0xe4 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b2cfa4f; op2val:0x43bd6f4a;
op3val:0x7200001f; valaddr_reg:x3; val_offset:387*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 387*0 + 3*129*FLEN/8, x4, x1, x2)

inst_130:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x2cfa4f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x3d6f4a and fs3 == 0 and fe3 == 0xe4 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b2cfa4f; op2val:0x43bd6f4a;
op3val:0x7200003f; valaddr_reg:x3; val_offset:390*0 + 3*129*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 390*0 + 3*130*FLEN/8, x4, x1, x2)

inst_131:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x2cfa4f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x3d6f4a and fs3 == 0 and fe3 == 0xe4 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b2cfa4f; op2val:0x43bd6f4a;
op3val:0x7200007f; valaddr_reg:x3; val_offset:393*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 393*0 + 3*131*FLEN/8, x4, x1, x2)

inst_132:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x2cfa4f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x3d6f4a and fs3 == 0 and fe3 == 0xe4 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b2cfa4f; op2val:0x43bd6f4a;
op3val:0x720000ff; valaddr_reg:x3; val_offset:396*0 + 3*131*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 396*0 + 3*132*FLEN/8, x4, x1, x2)

inst_133:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x2cfa4f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x3d6f4a and fs3 == 0 and fe3 == 0xe4 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b2cfa4f; op2val:0x43bd6f4a;
op3val:0x720001ff; valaddr_reg:x3; val_offset:399*0 + 3*132*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 399*0 + 3*133*FLEN/8, x4, x1, x2)

inst_134:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x2cfa4f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x3d6f4a and fs3 == 0 and fe3 == 0xe4 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b2cfa4f; op2val:0x43bd6f4a;
op3val:0x720003ff; valaddr_reg:x3; val_offset:402*0 + 3*133*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 402*0 + 3*134*FLEN/8, x4, x1, x2)

inst_135:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x2cfa4f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x3d6f4a and fs3 == 0 and fe3 == 0xe4 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b2cfa4f; op2val:0x43bd6f4a;
op3val:0x720007ff; valaddr_reg:x3; val_offset:405*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 405*0 + 3*135*FLEN/8, x4, x1, x2)

inst_136:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x2cfa4f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x3d6f4a and fs3 == 0 and fe3 == 0xe4 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b2cfa4f; op2val:0x43bd6f4a;
op3val:0x72000fff; valaddr_reg:x3; val_offset:408*0 + 3*135*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 408*0 + 3*136*FLEN/8, x4, x1, x2)

inst_137:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x2cfa4f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x3d6f4a and fs3 == 0 and fe3 == 0xe4 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b2cfa4f; op2val:0x43bd6f4a;
op3val:0x72001fff; valaddr_reg:x3; val_offset:411*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 411*0 + 3*137*FLEN/8, x4, x1, x2)

inst_138:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x2cfa4f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x3d6f4a and fs3 == 0 and fe3 == 0xe4 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b2cfa4f; op2val:0x43bd6f4a;
op3val:0x72003fff; valaddr_reg:x3; val_offset:414*0 + 3*137*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 414*0 + 3*138*FLEN/8, x4, x1, x2)

inst_139:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x2cfa4f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x3d6f4a and fs3 == 0 and fe3 == 0xe4 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b2cfa4f; op2val:0x43bd6f4a;
op3val:0x72007fff; valaddr_reg:x3; val_offset:417*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 417*0 + 3*139*FLEN/8, x4, x1, x2)

inst_140:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x2cfa4f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x3d6f4a and fs3 == 0 and fe3 == 0xe4 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b2cfa4f; op2val:0x43bd6f4a;
op3val:0x7200ffff; valaddr_reg:x3; val_offset:420*0 + 3*139*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 420*0 + 3*140*FLEN/8, x4, x1, x2)

inst_141:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x2cfa4f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x3d6f4a and fs3 == 0 and fe3 == 0xe4 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b2cfa4f; op2val:0x43bd6f4a;
op3val:0x7201ffff; valaddr_reg:x3; val_offset:423*0 + 3*140*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 423*0 + 3*141*FLEN/8, x4, x1, x2)

inst_142:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x2cfa4f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x3d6f4a and fs3 == 0 and fe3 == 0xe4 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b2cfa4f; op2val:0x43bd6f4a;
op3val:0x7203ffff; valaddr_reg:x3; val_offset:426*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 426*0 + 3*142*FLEN/8, x4, x1, x2)

inst_143:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x2cfa4f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x3d6f4a and fs3 == 0 and fe3 == 0xe4 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b2cfa4f; op2val:0x43bd6f4a;
op3val:0x7207ffff; valaddr_reg:x3; val_offset:429*0 + 3*142*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 429*0 + 3*143*FLEN/8, x4, x1, x2)

inst_144:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x2cfa4f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x3d6f4a and fs3 == 0 and fe3 == 0xe4 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b2cfa4f; op2val:0x43bd6f4a;
op3val:0x720fffff; valaddr_reg:x3; val_offset:432*0 + 3*143*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 432*0 + 3*144*FLEN/8, x4, x1, x2)

inst_145:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x2cfa4f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x3d6f4a and fs3 == 0 and fe3 == 0xe4 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b2cfa4f; op2val:0x43bd6f4a;
op3val:0x721fffff; valaddr_reg:x3; val_offset:435*0 + 3*144*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 435*0 + 3*145*FLEN/8, x4, x1, x2)

inst_146:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x2cfa4f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x3d6f4a and fs3 == 0 and fe3 == 0xe4 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b2cfa4f; op2val:0x43bd6f4a;
op3val:0x723fffff; valaddr_reg:x3; val_offset:438*0 + 3*145*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 438*0 + 3*146*FLEN/8, x4, x1, x2)

inst_147:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x2cfa4f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x3d6f4a and fs3 == 0 and fe3 == 0xe4 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b2cfa4f; op2val:0x43bd6f4a;
op3val:0x72400000; valaddr_reg:x3; val_offset:441*0 + 3*146*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 441*0 + 3*147*FLEN/8, x4, x1, x2)

inst_148:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x2cfa4f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x3d6f4a and fs3 == 0 and fe3 == 0xe4 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b2cfa4f; op2val:0x43bd6f4a;
op3val:0x72600000; valaddr_reg:x3; val_offset:444*0 + 3*147*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 444*0 + 3*148*FLEN/8, x4, x1, x2)

inst_149:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x2cfa4f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x3d6f4a and fs3 == 0 and fe3 == 0xe4 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b2cfa4f; op2val:0x43bd6f4a;
op3val:0x72700000; valaddr_reg:x3; val_offset:447*0 + 3*148*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 447*0 + 3*149*FLEN/8, x4, x1, x2)

inst_150:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x2cfa4f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x3d6f4a and fs3 == 0 and fe3 == 0xe4 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b2cfa4f; op2val:0x43bd6f4a;
op3val:0x72780000; valaddr_reg:x3; val_offset:450*0 + 3*149*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 450*0 + 3*150*FLEN/8, x4, x1, x2)

inst_151:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x2cfa4f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x3d6f4a and fs3 == 0 and fe3 == 0xe4 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b2cfa4f; op2val:0x43bd6f4a;
op3val:0x727c0000; valaddr_reg:x3; val_offset:453*0 + 3*150*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 453*0 + 3*151*FLEN/8, x4, x1, x2)

inst_152:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x2cfa4f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x3d6f4a and fs3 == 0 and fe3 == 0xe4 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b2cfa4f; op2val:0x43bd6f4a;
op3val:0x727e0000; valaddr_reg:x3; val_offset:456*0 + 3*151*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 456*0 + 3*152*FLEN/8, x4, x1, x2)

inst_153:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x2cfa4f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x3d6f4a and fs3 == 0 and fe3 == 0xe4 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b2cfa4f; op2val:0x43bd6f4a;
op3val:0x727f0000; valaddr_reg:x3; val_offset:459*0 + 3*152*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 459*0 + 3*153*FLEN/8, x4, x1, x2)

inst_154:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x2cfa4f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x3d6f4a and fs3 == 0 and fe3 == 0xe4 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b2cfa4f; op2val:0x43bd6f4a;
op3val:0x727f8000; valaddr_reg:x3; val_offset:462*0 + 3*153*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 462*0 + 3*154*FLEN/8, x4, x1, x2)

inst_155:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x2cfa4f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x3d6f4a and fs3 == 0 and fe3 == 0xe4 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b2cfa4f; op2val:0x43bd6f4a;
op3val:0x727fc000; valaddr_reg:x3; val_offset:465*0 + 3*154*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 465*0 + 3*155*FLEN/8, x4, x1, x2)

inst_156:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x2cfa4f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x3d6f4a and fs3 == 0 and fe3 == 0xe4 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b2cfa4f; op2val:0x43bd6f4a;
op3val:0x727fe000; valaddr_reg:x3; val_offset:468*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 468*0 + 3*156*FLEN/8, x4, x1, x2)

inst_157:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x2cfa4f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x3d6f4a and fs3 == 0 and fe3 == 0xe4 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b2cfa4f; op2val:0x43bd6f4a;
op3val:0x727ff000; valaddr_reg:x3; val_offset:471*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 471*0 + 3*157*FLEN/8, x4, x1, x2)

inst_158:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x2cfa4f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x3d6f4a and fs3 == 0 and fe3 == 0xe4 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b2cfa4f; op2val:0x43bd6f4a;
op3val:0x727ff800; valaddr_reg:x3; val_offset:474*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 474*0 + 3*158*FLEN/8, x4, x1, x2)

inst_159:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x2cfa4f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x3d6f4a and fs3 == 0 and fe3 == 0xe4 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b2cfa4f; op2val:0x43bd6f4a;
op3val:0x727ffc00; valaddr_reg:x3; val_offset:477*0 + 3*158*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 477*0 + 3*159*FLEN/8, x4, x1, x2)

inst_160:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x2cfa4f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x3d6f4a and fs3 == 0 and fe3 == 0xe4 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b2cfa4f; op2val:0x43bd6f4a;
op3val:0x727ffe00; valaddr_reg:x3; val_offset:480*0 + 3*159*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 480*0 + 3*160*FLEN/8, x4, x1, x2)

inst_161:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x2cfa4f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x3d6f4a and fs3 == 0 and fe3 == 0xe4 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b2cfa4f; op2val:0x43bd6f4a;
op3val:0x727fff00; valaddr_reg:x3; val_offset:483*0 + 3*160*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 483*0 + 3*161*FLEN/8, x4, x1, x2)

inst_162:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x2cfa4f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x3d6f4a and fs3 == 0 and fe3 == 0xe4 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b2cfa4f; op2val:0x43bd6f4a;
op3val:0x727fff80; valaddr_reg:x3; val_offset:486*0 + 3*161*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 486*0 + 3*162*FLEN/8, x4, x1, x2)

inst_163:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x2cfa4f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x3d6f4a and fs3 == 0 and fe3 == 0xe4 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b2cfa4f; op2val:0x43bd6f4a;
op3val:0x727fffc0; valaddr_reg:x3; val_offset:489*0 + 3*162*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 489*0 + 3*163*FLEN/8, x4, x1, x2)

inst_164:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x2cfa4f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x3d6f4a and fs3 == 0 and fe3 == 0xe4 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b2cfa4f; op2val:0x43bd6f4a;
op3val:0x727fffe0; valaddr_reg:x3; val_offset:492*0 + 3*163*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 492*0 + 3*164*FLEN/8, x4, x1, x2)

inst_165:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x2cfa4f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x3d6f4a and fs3 == 0 and fe3 == 0xe4 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b2cfa4f; op2val:0x43bd6f4a;
op3val:0x727ffff0; valaddr_reg:x3; val_offset:495*0 + 3*164*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 495*0 + 3*165*FLEN/8, x4, x1, x2)

inst_166:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x2cfa4f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x3d6f4a and fs3 == 0 and fe3 == 0xe4 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b2cfa4f; op2val:0x43bd6f4a;
op3val:0x727ffff8; valaddr_reg:x3; val_offset:498*0 + 3*165*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 498*0 + 3*166*FLEN/8, x4, x1, x2)

inst_167:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x2cfa4f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x3d6f4a and fs3 == 0 and fe3 == 0xe4 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b2cfa4f; op2val:0x43bd6f4a;
op3val:0x727ffffc; valaddr_reg:x3; val_offset:501*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 501*0 + 3*167*FLEN/8, x4, x1, x2)

inst_168:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x2cfa4f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x3d6f4a and fs3 == 0 and fe3 == 0xe4 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b2cfa4f; op2val:0x43bd6f4a;
op3val:0x727ffffe; valaddr_reg:x3; val_offset:504*0 + 3*167*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 504*0 + 3*168*FLEN/8, x4, x1, x2)

inst_169:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x2cfa4f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x3d6f4a and fs3 == 0 and fe3 == 0xe4 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b2cfa4f; op2val:0x43bd6f4a;
op3val:0x727fffff; valaddr_reg:x3; val_offset:507*0 + 3*168*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 507*0 + 3*169*FLEN/8, x4, x1, x2)

inst_170:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x2cfa4f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x3d6f4a and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b2cfa4f; op2val:0x43bd6f4a;
op3val:0x7f000001; valaddr_reg:x3; val_offset:510*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 510*0 + 3*170*FLEN/8, x4, x1, x2)

inst_171:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x2cfa4f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x3d6f4a and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b2cfa4f; op2val:0x43bd6f4a;
op3val:0x7f000003; valaddr_reg:x3; val_offset:513*0 + 3*170*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 513*0 + 3*171*FLEN/8, x4, x1, x2)

inst_172:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x2cfa4f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x3d6f4a and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b2cfa4f; op2val:0x43bd6f4a;
op3val:0x7f000007; valaddr_reg:x3; val_offset:516*0 + 3*171*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 516*0 + 3*172*FLEN/8, x4, x1, x2)

inst_173:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x2cfa4f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x3d6f4a and fs3 == 0 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b2cfa4f; op2val:0x43bd6f4a;
op3val:0x7f199999; valaddr_reg:x3; val_offset:519*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 519*0 + 3*173*FLEN/8, x4, x1, x2)

inst_174:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x2cfa4f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x3d6f4a and fs3 == 0 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b2cfa4f; op2val:0x43bd6f4a;
op3val:0x7f249249; valaddr_reg:x3; val_offset:522*0 + 3*173*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 522*0 + 3*174*FLEN/8, x4, x1, x2)

inst_175:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x2cfa4f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x3d6f4a and fs3 == 0 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b2cfa4f; op2val:0x43bd6f4a;
op3val:0x7f333333; valaddr_reg:x3; val_offset:525*0 + 3*174*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 525*0 + 3*175*FLEN/8, x4, x1, x2)

inst_176:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x2cfa4f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x3d6f4a and fs3 == 0 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b2cfa4f; op2val:0x43bd6f4a;
op3val:0x7f36db6d; valaddr_reg:x3; val_offset:528*0 + 3*175*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 528*0 + 3*176*FLEN/8, x4, x1, x2)

inst_177:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x2cfa4f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x3d6f4a and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b2cfa4f; op2val:0x43bd6f4a;
op3val:0x7f3bbbbb; valaddr_reg:x3; val_offset:531*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 531*0 + 3*177*FLEN/8, x4, x1, x2)

inst_178:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x2cfa4f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x3d6f4a and fs3 == 0 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b2cfa4f; op2val:0x43bd6f4a;
op3val:0x7f444444; valaddr_reg:x3; val_offset:534*0 + 3*177*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 534*0 + 3*178*FLEN/8, x4, x1, x2)

inst_179:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x2cfa4f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x3d6f4a and fs3 == 0 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b2cfa4f; op2val:0x43bd6f4a;
op3val:0x7f4ccccc; valaddr_reg:x3; val_offset:537*0 + 3*178*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 537*0 + 3*179*FLEN/8, x4, x1, x2)

inst_180:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x2cfa4f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x3d6f4a and fs3 == 0 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b2cfa4f; op2val:0x43bd6f4a;
op3val:0x7f5b6db6; valaddr_reg:x3; val_offset:540*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 540*0 + 3*180*FLEN/8, x4, x1, x2)

inst_181:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x2cfa4f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x3d6f4a and fs3 == 0 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b2cfa4f; op2val:0x43bd6f4a;
op3val:0x7f666666; valaddr_reg:x3; val_offset:543*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 543*0 + 3*181*FLEN/8, x4, x1, x2)

inst_182:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x2cfa4f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x3d6f4a and fs3 == 0 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b2cfa4f; op2val:0x43bd6f4a;
op3val:0x7f6db6db; valaddr_reg:x3; val_offset:546*0 + 3*181*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 546*0 + 3*182*FLEN/8, x4, x1, x2)

inst_183:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x2cfa4f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x3d6f4a and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b2cfa4f; op2val:0x43bd6f4a;
op3val:0x7f7ffff8; valaddr_reg:x3; val_offset:549*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 549*0 + 3*183*FLEN/8, x4, x1, x2)

inst_184:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x2cfa4f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x3d6f4a and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b2cfa4f; op2val:0x43bd6f4a;
op3val:0x7f7ffffc; valaddr_reg:x3; val_offset:552*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 552*0 + 3*184*FLEN/8, x4, x1, x2)

inst_185:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x2cfa4f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x3d6f4a and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b2cfa4f; op2val:0x43bd6f4a;
op3val:0x7f7ffffe; valaddr_reg:x3; val_offset:555*0 + 3*184*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 555*0 + 3*185*FLEN/8, x4, x1, x2)

inst_186:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x3e7f0f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x2c0388 and fs3 == 0 and fe3 == 0xd3 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b3e7f0f; op2val:0x43ac0388;
op3val:0x69800000; valaddr_reg:x3; val_offset:558*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 558*0 + 3*186*FLEN/8, x4, x1, x2)

inst_187:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x3e7f0f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x2c0388 and fs3 == 0 and fe3 == 0xd3 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b3e7f0f; op2val:0x43ac0388;
op3val:0x69800001; valaddr_reg:x3; val_offset:561*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 561*0 + 3*187*FLEN/8, x4, x1, x2)

inst_188:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x3e7f0f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x2c0388 and fs3 == 0 and fe3 == 0xd3 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b3e7f0f; op2val:0x43ac0388;
op3val:0x69800003; valaddr_reg:x3; val_offset:564*0 + 3*187*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 564*0 + 3*188*FLEN/8, x4, x1, x2)

inst_189:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x3e7f0f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x2c0388 and fs3 == 0 and fe3 == 0xd3 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b3e7f0f; op2val:0x43ac0388;
op3val:0x69800007; valaddr_reg:x3; val_offset:567*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 567*0 + 3*189*FLEN/8, x4, x1, x2)

inst_190:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x3e7f0f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x2c0388 and fs3 == 0 and fe3 == 0xd3 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b3e7f0f; op2val:0x43ac0388;
op3val:0x6980000f; valaddr_reg:x3; val_offset:570*0 + 3*189*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 570*0 + 3*190*FLEN/8, x4, x1, x2)

inst_191:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x3e7f0f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x2c0388 and fs3 == 0 and fe3 == 0xd3 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b3e7f0f; op2val:0x43ac0388;
op3val:0x6980001f; valaddr_reg:x3; val_offset:573*0 + 3*190*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 573*0 + 3*191*FLEN/8, x4, x1, x2)

inst_192:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x3e7f0f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x2c0388 and fs3 == 0 and fe3 == 0xd3 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b3e7f0f; op2val:0x43ac0388;
op3val:0x6980003f; valaddr_reg:x3; val_offset:576*0 + 3*191*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 576*0 + 3*192*FLEN/8, x4, x1, x2)

inst_193:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x3e7f0f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x2c0388 and fs3 == 0 and fe3 == 0xd3 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b3e7f0f; op2val:0x43ac0388;
op3val:0x6980007f; valaddr_reg:x3; val_offset:579*0 + 3*192*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 579*0 + 3*193*FLEN/8, x4, x1, x2)

inst_194:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x3e7f0f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x2c0388 and fs3 == 0 and fe3 == 0xd3 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b3e7f0f; op2val:0x43ac0388;
op3val:0x698000ff; valaddr_reg:x3; val_offset:582*0 + 3*193*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 582*0 + 3*194*FLEN/8, x4, x1, x2)

inst_195:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x3e7f0f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x2c0388 and fs3 == 0 and fe3 == 0xd3 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b3e7f0f; op2val:0x43ac0388;
op3val:0x698001ff; valaddr_reg:x3; val_offset:585*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 585*0 + 3*195*FLEN/8, x4, x1, x2)

inst_196:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x3e7f0f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x2c0388 and fs3 == 0 and fe3 == 0xd3 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b3e7f0f; op2val:0x43ac0388;
op3val:0x698003ff; valaddr_reg:x3; val_offset:588*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 588*0 + 3*196*FLEN/8, x4, x1, x2)

inst_197:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x3e7f0f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x2c0388 and fs3 == 0 and fe3 == 0xd3 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b3e7f0f; op2val:0x43ac0388;
op3val:0x698007ff; valaddr_reg:x3; val_offset:591*0 + 3*196*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 591*0 + 3*197*FLEN/8, x4, x1, x2)

inst_198:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x3e7f0f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x2c0388 and fs3 == 0 and fe3 == 0xd3 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b3e7f0f; op2val:0x43ac0388;
op3val:0x69800fff; valaddr_reg:x3; val_offset:594*0 + 3*197*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 594*0 + 3*198*FLEN/8, x4, x1, x2)

inst_199:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x3e7f0f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x2c0388 and fs3 == 0 and fe3 == 0xd3 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b3e7f0f; op2val:0x43ac0388;
op3val:0x69801fff; valaddr_reg:x3; val_offset:597*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 597*0 + 3*199*FLEN/8, x4, x1, x2)

inst_200:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x3e7f0f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x2c0388 and fs3 == 0 and fe3 == 0xd3 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b3e7f0f; op2val:0x43ac0388;
op3val:0x69803fff; valaddr_reg:x3; val_offset:600*0 + 3*199*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 600*0 + 3*200*FLEN/8, x4, x1, x2)

inst_201:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x3e7f0f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x2c0388 and fs3 == 0 and fe3 == 0xd3 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b3e7f0f; op2val:0x43ac0388;
op3val:0x69807fff; valaddr_reg:x3; val_offset:603*0 + 3*200*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 603*0 + 3*201*FLEN/8, x4, x1, x2)

inst_202:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x3e7f0f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x2c0388 and fs3 == 0 and fe3 == 0xd3 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b3e7f0f; op2val:0x43ac0388;
op3val:0x6980ffff; valaddr_reg:x3; val_offset:606*0 + 3*201*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 606*0 + 3*202*FLEN/8, x4, x1, x2)

inst_203:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x3e7f0f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x2c0388 and fs3 == 0 and fe3 == 0xd3 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b3e7f0f; op2val:0x43ac0388;
op3val:0x6981ffff; valaddr_reg:x3; val_offset:609*0 + 3*202*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 609*0 + 3*203*FLEN/8, x4, x1, x2)

inst_204:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x3e7f0f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x2c0388 and fs3 == 0 and fe3 == 0xd3 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b3e7f0f; op2val:0x43ac0388;
op3val:0x6983ffff; valaddr_reg:x3; val_offset:612*0 + 3*203*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 612*0 + 3*204*FLEN/8, x4, x1, x2)

inst_205:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x3e7f0f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x2c0388 and fs3 == 0 and fe3 == 0xd3 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b3e7f0f; op2val:0x43ac0388;
op3val:0x6987ffff; valaddr_reg:x3; val_offset:615*0 + 3*204*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 615*0 + 3*205*FLEN/8, x4, x1, x2)

inst_206:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x3e7f0f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x2c0388 and fs3 == 0 and fe3 == 0xd3 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b3e7f0f; op2val:0x43ac0388;
op3val:0x698fffff; valaddr_reg:x3; val_offset:618*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 618*0 + 3*206*FLEN/8, x4, x1, x2)

inst_207:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x3e7f0f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x2c0388 and fs3 == 0 and fe3 == 0xd3 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b3e7f0f; op2val:0x43ac0388;
op3val:0x699fffff; valaddr_reg:x3; val_offset:621*0 + 3*206*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 621*0 + 3*207*FLEN/8, x4, x1, x2)

inst_208:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x3e7f0f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x2c0388 and fs3 == 0 and fe3 == 0xd3 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b3e7f0f; op2val:0x43ac0388;
op3val:0x69bfffff; valaddr_reg:x3; val_offset:624*0 + 3*207*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 624*0 + 3*208*FLEN/8, x4, x1, x2)

inst_209:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x3e7f0f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x2c0388 and fs3 == 0 and fe3 == 0xd3 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b3e7f0f; op2val:0x43ac0388;
op3val:0x69c00000; valaddr_reg:x3; val_offset:627*0 + 3*208*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 627*0 + 3*209*FLEN/8, x4, x1, x2)

inst_210:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x3e7f0f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x2c0388 and fs3 == 0 and fe3 == 0xd3 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b3e7f0f; op2val:0x43ac0388;
op3val:0x69e00000; valaddr_reg:x3; val_offset:630*0 + 3*209*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 630*0 + 3*210*FLEN/8, x4, x1, x2)

inst_211:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x3e7f0f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x2c0388 and fs3 == 0 and fe3 == 0xd3 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b3e7f0f; op2val:0x43ac0388;
op3val:0x69f00000; valaddr_reg:x3; val_offset:633*0 + 3*210*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 633*0 + 3*211*FLEN/8, x4, x1, x2)

inst_212:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x3e7f0f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x2c0388 and fs3 == 0 and fe3 == 0xd3 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b3e7f0f; op2val:0x43ac0388;
op3val:0x69f80000; valaddr_reg:x3; val_offset:636*0 + 3*211*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 636*0 + 3*212*FLEN/8, x4, x1, x2)

inst_213:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x3e7f0f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x2c0388 and fs3 == 0 and fe3 == 0xd3 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b3e7f0f; op2val:0x43ac0388;
op3val:0x69fc0000; valaddr_reg:x3; val_offset:639*0 + 3*212*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 639*0 + 3*213*FLEN/8, x4, x1, x2)

inst_214:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x3e7f0f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x2c0388 and fs3 == 0 and fe3 == 0xd3 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b3e7f0f; op2val:0x43ac0388;
op3val:0x69fe0000; valaddr_reg:x3; val_offset:642*0 + 3*213*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 642*0 + 3*214*FLEN/8, x4, x1, x2)

inst_215:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x3e7f0f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x2c0388 and fs3 == 0 and fe3 == 0xd3 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b3e7f0f; op2val:0x43ac0388;
op3val:0x69ff0000; valaddr_reg:x3; val_offset:645*0 + 3*214*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 645*0 + 3*215*FLEN/8, x4, x1, x2)

inst_216:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x3e7f0f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x2c0388 and fs3 == 0 and fe3 == 0xd3 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b3e7f0f; op2val:0x43ac0388;
op3val:0x69ff8000; valaddr_reg:x3; val_offset:648*0 + 3*215*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 648*0 + 3*216*FLEN/8, x4, x1, x2)

inst_217:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x3e7f0f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x2c0388 and fs3 == 0 and fe3 == 0xd3 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b3e7f0f; op2val:0x43ac0388;
op3val:0x69ffc000; valaddr_reg:x3; val_offset:651*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 651*0 + 3*217*FLEN/8, x4, x1, x2)

inst_218:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x3e7f0f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x2c0388 and fs3 == 0 and fe3 == 0xd3 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b3e7f0f; op2val:0x43ac0388;
op3val:0x69ffe000; valaddr_reg:x3; val_offset:654*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 654*0 + 3*218*FLEN/8, x4, x1, x2)

inst_219:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x3e7f0f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x2c0388 and fs3 == 0 and fe3 == 0xd3 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b3e7f0f; op2val:0x43ac0388;
op3val:0x69fff000; valaddr_reg:x3; val_offset:657*0 + 3*218*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 657*0 + 3*219*FLEN/8, x4, x1, x2)

inst_220:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x3e7f0f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x2c0388 and fs3 == 0 and fe3 == 0xd3 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b3e7f0f; op2val:0x43ac0388;
op3val:0x69fff800; valaddr_reg:x3; val_offset:660*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 660*0 + 3*220*FLEN/8, x4, x1, x2)

inst_221:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x3e7f0f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x2c0388 and fs3 == 0 and fe3 == 0xd3 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b3e7f0f; op2val:0x43ac0388;
op3val:0x69fffc00; valaddr_reg:x3; val_offset:663*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 663*0 + 3*221*FLEN/8, x4, x1, x2)

inst_222:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x3e7f0f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x2c0388 and fs3 == 0 and fe3 == 0xd3 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b3e7f0f; op2val:0x43ac0388;
op3val:0x69fffe00; valaddr_reg:x3; val_offset:666*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 666*0 + 3*222*FLEN/8, x4, x1, x2)

inst_223:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x3e7f0f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x2c0388 and fs3 == 0 and fe3 == 0xd3 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b3e7f0f; op2val:0x43ac0388;
op3val:0x69ffff00; valaddr_reg:x3; val_offset:669*0 + 3*222*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 669*0 + 3*223*FLEN/8, x4, x1, x2)

inst_224:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x3e7f0f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x2c0388 and fs3 == 0 and fe3 == 0xd3 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b3e7f0f; op2val:0x43ac0388;
op3val:0x69ffff80; valaddr_reg:x3; val_offset:672*0 + 3*223*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 672*0 + 3*224*FLEN/8, x4, x1, x2)

inst_225:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x3e7f0f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x2c0388 and fs3 == 0 and fe3 == 0xd3 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b3e7f0f; op2val:0x43ac0388;
op3val:0x69ffffc0; valaddr_reg:x3; val_offset:675*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 675*0 + 3*225*FLEN/8, x4, x1, x2)

inst_226:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x3e7f0f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x2c0388 and fs3 == 0 and fe3 == 0xd3 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b3e7f0f; op2val:0x43ac0388;
op3val:0x69ffffe0; valaddr_reg:x3; val_offset:678*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 678*0 + 3*226*FLEN/8, x4, x1, x2)

inst_227:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x3e7f0f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x2c0388 and fs3 == 0 and fe3 == 0xd3 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b3e7f0f; op2val:0x43ac0388;
op3val:0x69fffff0; valaddr_reg:x3; val_offset:681*0 + 3*226*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 681*0 + 3*227*FLEN/8, x4, x1, x2)

inst_228:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x3e7f0f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x2c0388 and fs3 == 0 and fe3 == 0xd3 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b3e7f0f; op2val:0x43ac0388;
op3val:0x69fffff8; valaddr_reg:x3; val_offset:684*0 + 3*227*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 684*0 + 3*228*FLEN/8, x4, x1, x2)

inst_229:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x3e7f0f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x2c0388 and fs3 == 0 and fe3 == 0xd3 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b3e7f0f; op2val:0x43ac0388;
op3val:0x69fffffc; valaddr_reg:x3; val_offset:687*0 + 3*228*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 687*0 + 3*229*FLEN/8, x4, x1, x2)

inst_230:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x3e7f0f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x2c0388 and fs3 == 0 and fe3 == 0xd3 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b3e7f0f; op2val:0x43ac0388;
op3val:0x69fffffe; valaddr_reg:x3; val_offset:690*0 + 3*229*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 690*0 + 3*230*FLEN/8, x4, x1, x2)

inst_231:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x3e7f0f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x2c0388 and fs3 == 0 and fe3 == 0xd3 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b3e7f0f; op2val:0x43ac0388;
op3val:0x69ffffff; valaddr_reg:x3; val_offset:693*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 693*0 + 3*231*FLEN/8, x4, x1, x2)

inst_232:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x3e7f0f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x2c0388 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b3e7f0f; op2val:0x43ac0388;
op3val:0x7f000001; valaddr_reg:x3; val_offset:696*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 696*0 + 3*232*FLEN/8, x4, x1, x2)

inst_233:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x3e7f0f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x2c0388 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b3e7f0f; op2val:0x43ac0388;
op3val:0x7f000003; valaddr_reg:x3; val_offset:699*0 + 3*232*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 699*0 + 3*233*FLEN/8, x4, x1, x2)

inst_234:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x3e7f0f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x2c0388 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b3e7f0f; op2val:0x43ac0388;
op3val:0x7f000007; valaddr_reg:x3; val_offset:702*0 + 3*233*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 702*0 + 3*234*FLEN/8, x4, x1, x2)

inst_235:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x3e7f0f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x2c0388 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b3e7f0f; op2val:0x43ac0388;
op3val:0x7f199999; valaddr_reg:x3; val_offset:705*0 + 3*234*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 705*0 + 3*235*FLEN/8, x4, x1, x2)

inst_236:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x3e7f0f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x2c0388 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b3e7f0f; op2val:0x43ac0388;
op3val:0x7f249249; valaddr_reg:x3; val_offset:708*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 708*0 + 3*236*FLEN/8, x4, x1, x2)

inst_237:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x3e7f0f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x2c0388 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b3e7f0f; op2val:0x43ac0388;
op3val:0x7f333333; valaddr_reg:x3; val_offset:711*0 + 3*236*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 711*0 + 3*237*FLEN/8, x4, x1, x2)

inst_238:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x3e7f0f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x2c0388 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b3e7f0f; op2val:0x43ac0388;
op3val:0x7f36db6d; valaddr_reg:x3; val_offset:714*0 + 3*237*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 714*0 + 3*238*FLEN/8, x4, x1, x2)

inst_239:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x3e7f0f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x2c0388 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b3e7f0f; op2val:0x43ac0388;
op3val:0x7f3bbbbb; valaddr_reg:x3; val_offset:717*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 717*0 + 3*239*FLEN/8, x4, x1, x2)

inst_240:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x3e7f0f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x2c0388 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b3e7f0f; op2val:0x43ac0388;
op3val:0x7f444444; valaddr_reg:x3; val_offset:720*0 + 3*239*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 720*0 + 3*240*FLEN/8, x4, x1, x2)

inst_241:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x3e7f0f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x2c0388 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b3e7f0f; op2val:0x43ac0388;
op3val:0x7f4ccccc; valaddr_reg:x3; val_offset:723*0 + 3*240*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 723*0 + 3*241*FLEN/8, x4, x1, x2)

inst_242:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x3e7f0f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x2c0388 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b3e7f0f; op2val:0x43ac0388;
op3val:0x7f5b6db6; valaddr_reg:x3; val_offset:726*0 + 3*241*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 726*0 + 3*242*FLEN/8, x4, x1, x2)

inst_243:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x3e7f0f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x2c0388 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b3e7f0f; op2val:0x43ac0388;
op3val:0x7f666666; valaddr_reg:x3; val_offset:729*0 + 3*242*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 729*0 + 3*243*FLEN/8, x4, x1, x2)

inst_244:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x3e7f0f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x2c0388 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b3e7f0f; op2val:0x43ac0388;
op3val:0x7f6db6db; valaddr_reg:x3; val_offset:732*0 + 3*243*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 732*0 + 3*244*FLEN/8, x4, x1, x2)

inst_245:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x3e7f0f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x2c0388 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b3e7f0f; op2val:0x43ac0388;
op3val:0x7f7ffff8; valaddr_reg:x3; val_offset:735*0 + 3*244*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 735*0 + 3*245*FLEN/8, x4, x1, x2)

inst_246:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x3e7f0f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x2c0388 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b3e7f0f; op2val:0x43ac0388;
op3val:0x7f7ffffc; valaddr_reg:x3; val_offset:738*0 + 3*245*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 738*0 + 3*246*FLEN/8, x4, x1, x2)

inst_247:
// fs1 == 0 and fe1 == 0xf6 and fm1 == 0x3e7f0f and fs2 == 0 and fe2 == 0x87 and fm2 == 0x2c0388 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b3e7f0f; op2val:0x43ac0388;
op3val:0x7f7ffffe; valaddr_reg:x3; val_offset:741*0 + 3*246*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 741*0 + 3*247*FLEN/8, x4, x1, x2)

inst_248:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x623876 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be23876; op2val:0x0;
op3val:0x1; valaddr_reg:x3; val_offset:744*0 + 3*247*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 744*0 + 3*248*FLEN/8, x4, x1, x2)

inst_249:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x623876 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be23876; op2val:0x0;
op3val:0x3; valaddr_reg:x3; val_offset:747*0 + 3*248*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 747*0 + 3*249*FLEN/8, x4, x1, x2)

inst_250:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x623876 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be23876; op2val:0x0;
op3val:0x7; valaddr_reg:x3; val_offset:750*0 + 3*249*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 750*0 + 3*250*FLEN/8, x4, x1, x2)

inst_251:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x623876 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be23876; op2val:0x0;
op3val:0x199999; valaddr_reg:x3; val_offset:753*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 753*0 + 3*251*FLEN/8, x4, x1, x2)

inst_252:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x623876 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be23876; op2val:0x0;
op3val:0x249249; valaddr_reg:x3; val_offset:756*0 + 3*251*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 756*0 + 3*252*FLEN/8, x4, x1, x2)

inst_253:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x623876 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be23876; op2val:0x0;
op3val:0x333333; valaddr_reg:x3; val_offset:759*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 759*0 + 3*253*FLEN/8, x4, x1, x2)

inst_254:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x623876 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be23876; op2val:0x0;
op3val:0x36db6d; valaddr_reg:x3; val_offset:762*0 + 3*253*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 762*0 + 3*254*FLEN/8, x4, x1, x2)

inst_255:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x623876 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be23876; op2val:0x0;
op3val:0x3bbbbb; valaddr_reg:x3; val_offset:765*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 765*0 + 3*255*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_3)

inst_256:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x623876 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be23876; op2val:0x0;
op3val:0x444444; valaddr_reg:x3; val_offset:768*0 + 3*256*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 768*0 + 3*256*FLEN/8, x4, x1, x2)

inst_257:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x623876 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be23876; op2val:0x0;
op3val:0x4ccccc; valaddr_reg:x3; val_offset:771*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 771*0 + 3*257*FLEN/8, x4, x1, x2)

inst_258:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x623876 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be23876; op2val:0x0;
op3val:0x5b6db6; valaddr_reg:x3; val_offset:774*0 + 3*258*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 774*0 + 3*258*FLEN/8, x4, x1, x2)

inst_259:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x623876 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be23876; op2val:0x0;
op3val:0x666666; valaddr_reg:x3; val_offset:777*0 + 3*259*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 777*0 + 3*259*FLEN/8, x4, x1, x2)

inst_260:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x623876 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be23876; op2val:0x0;
op3val:0x6db6db; valaddr_reg:x3; val_offset:780*0 + 3*260*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 780*0 + 3*260*FLEN/8, x4, x1, x2)

inst_261:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x623876 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be23876; op2val:0x0;
op3val:0x7ffff8; valaddr_reg:x3; val_offset:783*0 + 3*261*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 783*0 + 3*261*FLEN/8, x4, x1, x2)

inst_262:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x623876 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be23876; op2val:0x0;
op3val:0x7ffffc; valaddr_reg:x3; val_offset:786*0 + 3*262*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 786*0 + 3*262*FLEN/8, x4, x1, x2)

inst_263:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x623876 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be23876; op2val:0x0;
op3val:0x7ffffe; valaddr_reg:x3; val_offset:789*0 + 3*263*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 789*0 + 3*263*FLEN/8, x4, x1, x2)

inst_264:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x623876 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be23876; op2val:0x0;
op3val:0x9800000; valaddr_reg:x3; val_offset:792*0 + 3*264*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 792*0 + 3*264*FLEN/8, x4, x1, x2)

inst_265:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x623876 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be23876; op2val:0x0;
op3val:0x9800001; valaddr_reg:x3; val_offset:795*0 + 3*265*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 795*0 + 3*265*FLEN/8, x4, x1, x2)

inst_266:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x623876 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be23876; op2val:0x0;
op3val:0x9800003; valaddr_reg:x3; val_offset:798*0 + 3*266*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 798*0 + 3*266*FLEN/8, x4, x1, x2)

inst_267:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x623876 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be23876; op2val:0x0;
op3val:0x9800007; valaddr_reg:x3; val_offset:801*0 + 3*267*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 801*0 + 3*267*FLEN/8, x4, x1, x2)

inst_268:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x623876 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be23876; op2val:0x0;
op3val:0x980000f; valaddr_reg:x3; val_offset:804*0 + 3*268*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 804*0 + 3*268*FLEN/8, x4, x1, x2)

inst_269:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x623876 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be23876; op2val:0x0;
op3val:0x980001f; valaddr_reg:x3; val_offset:807*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 807*0 + 3*269*FLEN/8, x4, x1, x2)

inst_270:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x623876 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be23876; op2val:0x0;
op3val:0x980003f; valaddr_reg:x3; val_offset:810*0 + 3*270*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 810*0 + 3*270*FLEN/8, x4, x1, x2)

inst_271:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x623876 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be23876; op2val:0x0;
op3val:0x980007f; valaddr_reg:x3; val_offset:813*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 813*0 + 3*271*FLEN/8, x4, x1, x2)

inst_272:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x623876 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be23876; op2val:0x0;
op3val:0x98000ff; valaddr_reg:x3; val_offset:816*0 + 3*272*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 816*0 + 3*272*FLEN/8, x4, x1, x2)

inst_273:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x623876 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be23876; op2val:0x0;
op3val:0x98001ff; valaddr_reg:x3; val_offset:819*0 + 3*273*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 819*0 + 3*273*FLEN/8, x4, x1, x2)

inst_274:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x623876 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be23876; op2val:0x0;
op3val:0x98003ff; valaddr_reg:x3; val_offset:822*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 822*0 + 3*274*FLEN/8, x4, x1, x2)

inst_275:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x623876 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be23876; op2val:0x0;
op3val:0x98007ff; valaddr_reg:x3; val_offset:825*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 825*0 + 3*275*FLEN/8, x4, x1, x2)

inst_276:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x623876 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be23876; op2val:0x0;
op3val:0x9800fff; valaddr_reg:x3; val_offset:828*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 828*0 + 3*276*FLEN/8, x4, x1, x2)

inst_277:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x623876 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be23876; op2val:0x0;
op3val:0x9801fff; valaddr_reg:x3; val_offset:831*0 + 3*277*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 831*0 + 3*277*FLEN/8, x4, x1, x2)

inst_278:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x623876 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be23876; op2val:0x0;
op3val:0x9803fff; valaddr_reg:x3; val_offset:834*0 + 3*278*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 834*0 + 3*278*FLEN/8, x4, x1, x2)

inst_279:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x623876 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be23876; op2val:0x0;
op3val:0x9807fff; valaddr_reg:x3; val_offset:837*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 837*0 + 3*279*FLEN/8, x4, x1, x2)

inst_280:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x623876 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be23876; op2val:0x0;
op3val:0x980ffff; valaddr_reg:x3; val_offset:840*0 + 3*280*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 840*0 + 3*280*FLEN/8, x4, x1, x2)

inst_281:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x623876 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be23876; op2val:0x0;
op3val:0x981ffff; valaddr_reg:x3; val_offset:843*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 843*0 + 3*281*FLEN/8, x4, x1, x2)

inst_282:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x623876 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be23876; op2val:0x0;
op3val:0x983ffff; valaddr_reg:x3; val_offset:846*0 + 3*282*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 846*0 + 3*282*FLEN/8, x4, x1, x2)

inst_283:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x623876 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be23876; op2val:0x0;
op3val:0x987ffff; valaddr_reg:x3; val_offset:849*0 + 3*283*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 849*0 + 3*283*FLEN/8, x4, x1, x2)

inst_284:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x623876 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be23876; op2val:0x0;
op3val:0x98fffff; valaddr_reg:x3; val_offset:852*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 852*0 + 3*284*FLEN/8, x4, x1, x2)

inst_285:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x623876 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be23876; op2val:0x0;
op3val:0x99fffff; valaddr_reg:x3; val_offset:855*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 855*0 + 3*285*FLEN/8, x4, x1, x2)

inst_286:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x623876 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be23876; op2val:0x0;
op3val:0x9bfffff; valaddr_reg:x3; val_offset:858*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 858*0 + 3*286*FLEN/8, x4, x1, x2)

inst_287:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x623876 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be23876; op2val:0x0;
op3val:0x9c00000; valaddr_reg:x3; val_offset:861*0 + 3*287*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 861*0 + 3*287*FLEN/8, x4, x1, x2)

inst_288:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x623876 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be23876; op2val:0x0;
op3val:0x9e00000; valaddr_reg:x3; val_offset:864*0 + 3*288*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 864*0 + 3*288*FLEN/8, x4, x1, x2)

inst_289:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x623876 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be23876; op2val:0x0;
op3val:0x9f00000; valaddr_reg:x3; val_offset:867*0 + 3*289*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 867*0 + 3*289*FLEN/8, x4, x1, x2)

inst_290:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x623876 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be23876; op2val:0x0;
op3val:0x9f80000; valaddr_reg:x3; val_offset:870*0 + 3*290*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 870*0 + 3*290*FLEN/8, x4, x1, x2)

inst_291:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x623876 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be23876; op2val:0x0;
op3val:0x9fc0000; valaddr_reg:x3; val_offset:873*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 873*0 + 3*291*FLEN/8, x4, x1, x2)

inst_292:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x623876 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be23876; op2val:0x0;
op3val:0x9fe0000; valaddr_reg:x3; val_offset:876*0 + 3*292*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 876*0 + 3*292*FLEN/8, x4, x1, x2)

inst_293:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x623876 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be23876; op2val:0x0;
op3val:0x9ff0000; valaddr_reg:x3; val_offset:879*0 + 3*293*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 879*0 + 3*293*FLEN/8, x4, x1, x2)

inst_294:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x623876 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be23876; op2val:0x0;
op3val:0x9ff8000; valaddr_reg:x3; val_offset:882*0 + 3*294*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 882*0 + 3*294*FLEN/8, x4, x1, x2)

inst_295:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x623876 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be23876; op2val:0x0;
op3val:0x9ffc000; valaddr_reg:x3; val_offset:885*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 885*0 + 3*295*FLEN/8, x4, x1, x2)

inst_296:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x623876 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be23876; op2val:0x0;
op3val:0x9ffe000; valaddr_reg:x3; val_offset:888*0 + 3*296*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 888*0 + 3*296*FLEN/8, x4, x1, x2)

inst_297:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x623876 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be23876; op2val:0x0;
op3val:0x9fff000; valaddr_reg:x3; val_offset:891*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 891*0 + 3*297*FLEN/8, x4, x1, x2)

inst_298:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x623876 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be23876; op2val:0x0;
op3val:0x9fff800; valaddr_reg:x3; val_offset:894*0 + 3*298*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 894*0 + 3*298*FLEN/8, x4, x1, x2)

inst_299:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x623876 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be23876; op2val:0x0;
op3val:0x9fffc00; valaddr_reg:x3; val_offset:897*0 + 3*299*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 897*0 + 3*299*FLEN/8, x4, x1, x2)

inst_300:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x623876 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be23876; op2val:0x0;
op3val:0x9fffe00; valaddr_reg:x3; val_offset:900*0 + 3*300*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 900*0 + 3*300*FLEN/8, x4, x1, x2)

inst_301:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x623876 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be23876; op2val:0x0;
op3val:0x9ffff00; valaddr_reg:x3; val_offset:903*0 + 3*301*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 903*0 + 3*301*FLEN/8, x4, x1, x2)

inst_302:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x623876 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be23876; op2val:0x0;
op3val:0x9ffff80; valaddr_reg:x3; val_offset:906*0 + 3*302*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 906*0 + 3*302*FLEN/8, x4, x1, x2)

inst_303:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x623876 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be23876; op2val:0x0;
op3val:0x9ffffc0; valaddr_reg:x3; val_offset:909*0 + 3*303*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 909*0 + 3*303*FLEN/8, x4, x1, x2)

inst_304:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x623876 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be23876; op2val:0x0;
op3val:0x9ffffe0; valaddr_reg:x3; val_offset:912*0 + 3*304*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 912*0 + 3*304*FLEN/8, x4, x1, x2)

inst_305:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x623876 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be23876; op2val:0x0;
op3val:0x9fffff0; valaddr_reg:x3; val_offset:915*0 + 3*305*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 915*0 + 3*305*FLEN/8, x4, x1, x2)

inst_306:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x623876 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be23876; op2val:0x0;
op3val:0x9fffff8; valaddr_reg:x3; val_offset:918*0 + 3*306*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 918*0 + 3*306*FLEN/8, x4, x1, x2)

inst_307:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x623876 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be23876; op2val:0x0;
op3val:0x9fffffc; valaddr_reg:x3; val_offset:921*0 + 3*307*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 921*0 + 3*307*FLEN/8, x4, x1, x2)

inst_308:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x623876 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be23876; op2val:0x0;
op3val:0x9fffffe; valaddr_reg:x3; val_offset:924*0 + 3*308*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 924*0 + 3*308*FLEN/8, x4, x1, x2)

inst_309:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x623876 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be23876; op2val:0x0;
op3val:0x9ffffff; valaddr_reg:x3; val_offset:927*0 + 3*309*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 927*0 + 3*309*FLEN/8, x4, x1, x2)

inst_310:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x73b822 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bf3b822; op2val:0x80000000;
op3val:0x80000001; valaddr_reg:x3; val_offset:930*0 + 3*310*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 930*0 + 3*310*FLEN/8, x4, x1, x2)

inst_311:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x73b822 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bf3b822; op2val:0x80000000;
op3val:0x80000003; valaddr_reg:x3; val_offset:933*0 + 3*311*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 933*0 + 3*311*FLEN/8, x4, x1, x2)

inst_312:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x73b822 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bf3b822; op2val:0x80000000;
op3val:0x80000007; valaddr_reg:x3; val_offset:936*0 + 3*312*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 936*0 + 3*312*FLEN/8, x4, x1, x2)

inst_313:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x73b822 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bf3b822; op2val:0x80000000;
op3val:0x80199999; valaddr_reg:x3; val_offset:939*0 + 3*313*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 939*0 + 3*313*FLEN/8, x4, x1, x2)

inst_314:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x73b822 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bf3b822; op2val:0x80000000;
op3val:0x80249249; valaddr_reg:x3; val_offset:942*0 + 3*314*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 942*0 + 3*314*FLEN/8, x4, x1, x2)

inst_315:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x73b822 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bf3b822; op2val:0x80000000;
op3val:0x80333333; valaddr_reg:x3; val_offset:945*0 + 3*315*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 945*0 + 3*315*FLEN/8, x4, x1, x2)

inst_316:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x73b822 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bf3b822; op2val:0x80000000;
op3val:0x8036db6d; valaddr_reg:x3; val_offset:948*0 + 3*316*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 948*0 + 3*316*FLEN/8, x4, x1, x2)

inst_317:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x73b822 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bf3b822; op2val:0x80000000;
op3val:0x803bbbbb; valaddr_reg:x3; val_offset:951*0 + 3*317*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 951*0 + 3*317*FLEN/8, x4, x1, x2)

inst_318:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x73b822 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bf3b822; op2val:0x80000000;
op3val:0x80444444; valaddr_reg:x3; val_offset:954*0 + 3*318*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 954*0 + 3*318*FLEN/8, x4, x1, x2)

inst_319:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x73b822 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bf3b822; op2val:0x80000000;
op3val:0x804ccccc; valaddr_reg:x3; val_offset:957*0 + 3*319*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 957*0 + 3*319*FLEN/8, x4, x1, x2)

inst_320:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x73b822 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bf3b822; op2val:0x80000000;
op3val:0x805b6db6; valaddr_reg:x3; val_offset:960*0 + 3*320*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 960*0 + 3*320*FLEN/8, x4, x1, x2)

inst_321:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x73b822 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bf3b822; op2val:0x80000000;
op3val:0x80666666; valaddr_reg:x3; val_offset:963*0 + 3*321*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 963*0 + 3*321*FLEN/8, x4, x1, x2)

inst_322:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x73b822 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bf3b822; op2val:0x80000000;
op3val:0x806db6db; valaddr_reg:x3; val_offset:966*0 + 3*322*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 966*0 + 3*322*FLEN/8, x4, x1, x2)

inst_323:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x73b822 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bf3b822; op2val:0x80000000;
op3val:0x807ffff8; valaddr_reg:x3; val_offset:969*0 + 3*323*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 969*0 + 3*323*FLEN/8, x4, x1, x2)

inst_324:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x73b822 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bf3b822; op2val:0x80000000;
op3val:0x807ffffc; valaddr_reg:x3; val_offset:972*0 + 3*324*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 972*0 + 3*324*FLEN/8, x4, x1, x2)

inst_325:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x73b822 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bf3b822; op2val:0x80000000;
op3val:0x807ffffe; valaddr_reg:x3; val_offset:975*0 + 3*325*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 975*0 + 3*325*FLEN/8, x4, x1, x2)

inst_326:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x73b822 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x10 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bf3b822; op2val:0x80000000;
op3val:0x88000000; valaddr_reg:x3; val_offset:978*0 + 3*326*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 978*0 + 3*326*FLEN/8, x4, x1, x2)

inst_327:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x73b822 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x10 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bf3b822; op2val:0x80000000;
op3val:0x88000001; valaddr_reg:x3; val_offset:981*0 + 3*327*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 981*0 + 3*327*FLEN/8, x4, x1, x2)

inst_328:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x73b822 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x10 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bf3b822; op2val:0x80000000;
op3val:0x88000003; valaddr_reg:x3; val_offset:984*0 + 3*328*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 984*0 + 3*328*FLEN/8, x4, x1, x2)

inst_329:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x73b822 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x10 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bf3b822; op2val:0x80000000;
op3val:0x88000007; valaddr_reg:x3; val_offset:987*0 + 3*329*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 987*0 + 3*329*FLEN/8, x4, x1, x2)

inst_330:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x73b822 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x10 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bf3b822; op2val:0x80000000;
op3val:0x8800000f; valaddr_reg:x3; val_offset:990*0 + 3*330*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 990*0 + 3*330*FLEN/8, x4, x1, x2)

inst_331:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x73b822 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x10 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bf3b822; op2val:0x80000000;
op3val:0x8800001f; valaddr_reg:x3; val_offset:993*0 + 3*331*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 993*0 + 3*331*FLEN/8, x4, x1, x2)

inst_332:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x73b822 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x10 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bf3b822; op2val:0x80000000;
op3val:0x8800003f; valaddr_reg:x3; val_offset:996*0 + 3*332*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 996*0 + 3*332*FLEN/8, x4, x1, x2)

inst_333:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x73b822 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x10 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bf3b822; op2val:0x80000000;
op3val:0x8800007f; valaddr_reg:x3; val_offset:999*0 + 3*333*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 999*0 + 3*333*FLEN/8, x4, x1, x2)

inst_334:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x73b822 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x10 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bf3b822; op2val:0x80000000;
op3val:0x880000ff; valaddr_reg:x3; val_offset:1002*0 + 3*334*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1002*0 + 3*334*FLEN/8, x4, x1, x2)

inst_335:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x73b822 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x10 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bf3b822; op2val:0x80000000;
op3val:0x880001ff; valaddr_reg:x3; val_offset:1005*0 + 3*335*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1005*0 + 3*335*FLEN/8, x4, x1, x2)

inst_336:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x73b822 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x10 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bf3b822; op2val:0x80000000;
op3val:0x880003ff; valaddr_reg:x3; val_offset:1008*0 + 3*336*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1008*0 + 3*336*FLEN/8, x4, x1, x2)

inst_337:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x73b822 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x10 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bf3b822; op2val:0x80000000;
op3val:0x880007ff; valaddr_reg:x3; val_offset:1011*0 + 3*337*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1011*0 + 3*337*FLEN/8, x4, x1, x2)

inst_338:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x73b822 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x10 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bf3b822; op2val:0x80000000;
op3val:0x88000fff; valaddr_reg:x3; val_offset:1014*0 + 3*338*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1014*0 + 3*338*FLEN/8, x4, x1, x2)

inst_339:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x73b822 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x10 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bf3b822; op2val:0x80000000;
op3val:0x88001fff; valaddr_reg:x3; val_offset:1017*0 + 3*339*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1017*0 + 3*339*FLEN/8, x4, x1, x2)

inst_340:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x73b822 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x10 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bf3b822; op2val:0x80000000;
op3val:0x88003fff; valaddr_reg:x3; val_offset:1020*0 + 3*340*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1020*0 + 3*340*FLEN/8, x4, x1, x2)

inst_341:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x73b822 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x10 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bf3b822; op2val:0x80000000;
op3val:0x88007fff; valaddr_reg:x3; val_offset:1023*0 + 3*341*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1023*0 + 3*341*FLEN/8, x4, x1, x2)

inst_342:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x73b822 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x10 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bf3b822; op2val:0x80000000;
op3val:0x8800ffff; valaddr_reg:x3; val_offset:1026*0 + 3*342*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1026*0 + 3*342*FLEN/8, x4, x1, x2)

inst_343:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x73b822 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x10 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bf3b822; op2val:0x80000000;
op3val:0x8801ffff; valaddr_reg:x3; val_offset:1029*0 + 3*343*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1029*0 + 3*343*FLEN/8, x4, x1, x2)

inst_344:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x73b822 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x10 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bf3b822; op2val:0x80000000;
op3val:0x8803ffff; valaddr_reg:x3; val_offset:1032*0 + 3*344*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1032*0 + 3*344*FLEN/8, x4, x1, x2)

inst_345:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x73b822 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x10 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bf3b822; op2val:0x80000000;
op3val:0x8807ffff; valaddr_reg:x3; val_offset:1035*0 + 3*345*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1035*0 + 3*345*FLEN/8, x4, x1, x2)

inst_346:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x73b822 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x10 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bf3b822; op2val:0x80000000;
op3val:0x880fffff; valaddr_reg:x3; val_offset:1038*0 + 3*346*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1038*0 + 3*346*FLEN/8, x4, x1, x2)

inst_347:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x73b822 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x10 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bf3b822; op2val:0x80000000;
op3val:0x881fffff; valaddr_reg:x3; val_offset:1041*0 + 3*347*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1041*0 + 3*347*FLEN/8, x4, x1, x2)

inst_348:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x73b822 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x10 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bf3b822; op2val:0x80000000;
op3val:0x883fffff; valaddr_reg:x3; val_offset:1044*0 + 3*348*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1044*0 + 3*348*FLEN/8, x4, x1, x2)

inst_349:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x73b822 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x10 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bf3b822; op2val:0x80000000;
op3val:0x88400000; valaddr_reg:x3; val_offset:1047*0 + 3*349*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1047*0 + 3*349*FLEN/8, x4, x1, x2)

inst_350:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x73b822 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x10 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bf3b822; op2val:0x80000000;
op3val:0x88600000; valaddr_reg:x3; val_offset:1050*0 + 3*350*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1050*0 + 3*350*FLEN/8, x4, x1, x2)

inst_351:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x73b822 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x10 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bf3b822; op2val:0x80000000;
op3val:0x88700000; valaddr_reg:x3; val_offset:1053*0 + 3*351*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1053*0 + 3*351*FLEN/8, x4, x1, x2)

inst_352:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x73b822 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x10 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bf3b822; op2val:0x80000000;
op3val:0x88780000; valaddr_reg:x3; val_offset:1056*0 + 3*352*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1056*0 + 3*352*FLEN/8, x4, x1, x2)

inst_353:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x73b822 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x10 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bf3b822; op2val:0x80000000;
op3val:0x887c0000; valaddr_reg:x3; val_offset:1059*0 + 3*353*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1059*0 + 3*353*FLEN/8, x4, x1, x2)

inst_354:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x73b822 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x10 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bf3b822; op2val:0x80000000;
op3val:0x887e0000; valaddr_reg:x3; val_offset:1062*0 + 3*354*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1062*0 + 3*354*FLEN/8, x4, x1, x2)

inst_355:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x73b822 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x10 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bf3b822; op2val:0x80000000;
op3val:0x887f0000; valaddr_reg:x3; val_offset:1065*0 + 3*355*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1065*0 + 3*355*FLEN/8, x4, x1, x2)

inst_356:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x73b822 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x10 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bf3b822; op2val:0x80000000;
op3val:0x887f8000; valaddr_reg:x3; val_offset:1068*0 + 3*356*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1068*0 + 3*356*FLEN/8, x4, x1, x2)

inst_357:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x73b822 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x10 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bf3b822; op2val:0x80000000;
op3val:0x887fc000; valaddr_reg:x3; val_offset:1071*0 + 3*357*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1071*0 + 3*357*FLEN/8, x4, x1, x2)

inst_358:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x73b822 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x10 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bf3b822; op2val:0x80000000;
op3val:0x887fe000; valaddr_reg:x3; val_offset:1074*0 + 3*358*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1074*0 + 3*358*FLEN/8, x4, x1, x2)

inst_359:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x73b822 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x10 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bf3b822; op2val:0x80000000;
op3val:0x887ff000; valaddr_reg:x3; val_offset:1077*0 + 3*359*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1077*0 + 3*359*FLEN/8, x4, x1, x2)

inst_360:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x73b822 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x10 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bf3b822; op2val:0x80000000;
op3val:0x887ff800; valaddr_reg:x3; val_offset:1080*0 + 3*360*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1080*0 + 3*360*FLEN/8, x4, x1, x2)

inst_361:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x73b822 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x10 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bf3b822; op2val:0x80000000;
op3val:0x887ffc00; valaddr_reg:x3; val_offset:1083*0 + 3*361*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1083*0 + 3*361*FLEN/8, x4, x1, x2)

inst_362:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x73b822 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x10 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bf3b822; op2val:0x80000000;
op3val:0x887ffe00; valaddr_reg:x3; val_offset:1086*0 + 3*362*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1086*0 + 3*362*FLEN/8, x4, x1, x2)

inst_363:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x73b822 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x10 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bf3b822; op2val:0x80000000;
op3val:0x887fff00; valaddr_reg:x3; val_offset:1089*0 + 3*363*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1089*0 + 3*363*FLEN/8, x4, x1, x2)

inst_364:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x73b822 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x10 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bf3b822; op2val:0x80000000;
op3val:0x887fff80; valaddr_reg:x3; val_offset:1092*0 + 3*364*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1092*0 + 3*364*FLEN/8, x4, x1, x2)

inst_365:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x73b822 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x10 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bf3b822; op2val:0x80000000;
op3val:0x887fffc0; valaddr_reg:x3; val_offset:1095*0 + 3*365*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1095*0 + 3*365*FLEN/8, x4, x1, x2)

inst_366:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x73b822 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x10 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bf3b822; op2val:0x80000000;
op3val:0x887fffe0; valaddr_reg:x3; val_offset:1098*0 + 3*366*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1098*0 + 3*366*FLEN/8, x4, x1, x2)

inst_367:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x73b822 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x10 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bf3b822; op2val:0x80000000;
op3val:0x887ffff0; valaddr_reg:x3; val_offset:1101*0 + 3*367*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1101*0 + 3*367*FLEN/8, x4, x1, x2)

inst_368:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x73b822 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x10 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bf3b822; op2val:0x80000000;
op3val:0x887ffff8; valaddr_reg:x3; val_offset:1104*0 + 3*368*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1104*0 + 3*368*FLEN/8, x4, x1, x2)

inst_369:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x73b822 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x10 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bf3b822; op2val:0x80000000;
op3val:0x887ffffc; valaddr_reg:x3; val_offset:1107*0 + 3*369*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1107*0 + 3*369*FLEN/8, x4, x1, x2)

inst_370:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x73b822 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x10 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bf3b822; op2val:0x80000000;
op3val:0x887ffffe; valaddr_reg:x3; val_offset:1110*0 + 3*370*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1110*0 + 3*370*FLEN/8, x4, x1, x2)

inst_371:
// fs1 == 0 and fe1 == 0xf7 and fm1 == 0x73b822 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x10 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bf3b822; op2val:0x80000000;
op3val:0x887fffff; valaddr_reg:x3; val_offset:1113*0 + 3*371*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1113*0 + 3*371*FLEN/8, x4, x1, x2)

inst_372:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x01197e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c01197e; op2val:0x0;
op3val:0x1; valaddr_reg:x3; val_offset:1116*0 + 3*372*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1116*0 + 3*372*FLEN/8, x4, x1, x2)

inst_373:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x01197e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c01197e; op2val:0x0;
op3val:0x3; valaddr_reg:x3; val_offset:1119*0 + 3*373*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1119*0 + 3*373*FLEN/8, x4, x1, x2)

inst_374:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x01197e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c01197e; op2val:0x0;
op3val:0x7; valaddr_reg:x3; val_offset:1122*0 + 3*374*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1122*0 + 3*374*FLEN/8, x4, x1, x2)

inst_375:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x01197e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c01197e; op2val:0x0;
op3val:0x199999; valaddr_reg:x3; val_offset:1125*0 + 3*375*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1125*0 + 3*375*FLEN/8, x4, x1, x2)

inst_376:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x01197e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c01197e; op2val:0x0;
op3val:0x249249; valaddr_reg:x3; val_offset:1128*0 + 3*376*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1128*0 + 3*376*FLEN/8, x4, x1, x2)

inst_377:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x01197e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c01197e; op2val:0x0;
op3val:0x333333; valaddr_reg:x3; val_offset:1131*0 + 3*377*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1131*0 + 3*377*FLEN/8, x4, x1, x2)

inst_378:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x01197e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c01197e; op2val:0x0;
op3val:0x36db6d; valaddr_reg:x3; val_offset:1134*0 + 3*378*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1134*0 + 3*378*FLEN/8, x4, x1, x2)

inst_379:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x01197e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c01197e; op2val:0x0;
op3val:0x3bbbbb; valaddr_reg:x3; val_offset:1137*0 + 3*379*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1137*0 + 3*379*FLEN/8, x4, x1, x2)

inst_380:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x01197e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c01197e; op2val:0x0;
op3val:0x444444; valaddr_reg:x3; val_offset:1140*0 + 3*380*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1140*0 + 3*380*FLEN/8, x4, x1, x2)

inst_381:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x01197e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c01197e; op2val:0x0;
op3val:0x4ccccc; valaddr_reg:x3; val_offset:1143*0 + 3*381*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1143*0 + 3*381*FLEN/8, x4, x1, x2)

inst_382:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x01197e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c01197e; op2val:0x0;
op3val:0x5b6db6; valaddr_reg:x3; val_offset:1146*0 + 3*382*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1146*0 + 3*382*FLEN/8, x4, x1, x2)

inst_383:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x01197e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c01197e; op2val:0x0;
op3val:0x666666; valaddr_reg:x3; val_offset:1149*0 + 3*383*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1149*0 + 3*383*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_4)

inst_384:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x01197e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c01197e; op2val:0x0;
op3val:0x6db6db; valaddr_reg:x3; val_offset:1152*0 + 3*384*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1152*0 + 3*384*FLEN/8, x4, x1, x2)

inst_385:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x01197e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c01197e; op2val:0x0;
op3val:0x7ffff8; valaddr_reg:x3; val_offset:1155*0 + 3*385*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1155*0 + 3*385*FLEN/8, x4, x1, x2)

inst_386:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x01197e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c01197e; op2val:0x0;
op3val:0x7ffffc; valaddr_reg:x3; val_offset:1158*0 + 3*386*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1158*0 + 3*386*FLEN/8, x4, x1, x2)

inst_387:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x01197e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c01197e; op2val:0x0;
op3val:0x7ffffe; valaddr_reg:x3; val_offset:1161*0 + 3*387*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1161*0 + 3*387*FLEN/8, x4, x1, x2)

inst_388:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x01197e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c01197e; op2val:0x0;
op3val:0x2800000; valaddr_reg:x3; val_offset:1164*0 + 3*388*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1164*0 + 3*388*FLEN/8, x4, x1, x2)

inst_389:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x01197e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c01197e; op2val:0x0;
op3val:0x2800001; valaddr_reg:x3; val_offset:1167*0 + 3*389*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1167*0 + 3*389*FLEN/8, x4, x1, x2)

inst_390:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x01197e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c01197e; op2val:0x0;
op3val:0x2800003; valaddr_reg:x3; val_offset:1170*0 + 3*390*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1170*0 + 3*390*FLEN/8, x4, x1, x2)

inst_391:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x01197e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c01197e; op2val:0x0;
op3val:0x2800007; valaddr_reg:x3; val_offset:1173*0 + 3*391*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1173*0 + 3*391*FLEN/8, x4, x1, x2)

inst_392:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x01197e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c01197e; op2val:0x0;
op3val:0x280000f; valaddr_reg:x3; val_offset:1176*0 + 3*392*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1176*0 + 3*392*FLEN/8, x4, x1, x2)

inst_393:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x01197e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c01197e; op2val:0x0;
op3val:0x280001f; valaddr_reg:x3; val_offset:1179*0 + 3*393*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1179*0 + 3*393*FLEN/8, x4, x1, x2)

inst_394:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x01197e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c01197e; op2val:0x0;
op3val:0x280003f; valaddr_reg:x3; val_offset:1182*0 + 3*394*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1182*0 + 3*394*FLEN/8, x4, x1, x2)

inst_395:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x01197e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c01197e; op2val:0x0;
op3val:0x280007f; valaddr_reg:x3; val_offset:1185*0 + 3*395*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1185*0 + 3*395*FLEN/8, x4, x1, x2)

inst_396:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x01197e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c01197e; op2val:0x0;
op3val:0x28000ff; valaddr_reg:x3; val_offset:1188*0 + 3*396*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1188*0 + 3*396*FLEN/8, x4, x1, x2)

inst_397:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x01197e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c01197e; op2val:0x0;
op3val:0x28001ff; valaddr_reg:x3; val_offset:1191*0 + 3*397*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1191*0 + 3*397*FLEN/8, x4, x1, x2)

inst_398:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x01197e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c01197e; op2val:0x0;
op3val:0x28003ff; valaddr_reg:x3; val_offset:1194*0 + 3*398*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1194*0 + 3*398*FLEN/8, x4, x1, x2)

inst_399:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x01197e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c01197e; op2val:0x0;
op3val:0x28007ff; valaddr_reg:x3; val_offset:1197*0 + 3*399*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1197*0 + 3*399*FLEN/8, x4, x1, x2)

inst_400:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x01197e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c01197e; op2val:0x0;
op3val:0x2800fff; valaddr_reg:x3; val_offset:1200*0 + 3*400*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1200*0 + 3*400*FLEN/8, x4, x1, x2)

inst_401:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x01197e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c01197e; op2val:0x0;
op3val:0x2801fff; valaddr_reg:x3; val_offset:1203*0 + 3*401*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1203*0 + 3*401*FLEN/8, x4, x1, x2)

inst_402:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x01197e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c01197e; op2val:0x0;
op3val:0x2803fff; valaddr_reg:x3; val_offset:1206*0 + 3*402*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1206*0 + 3*402*FLEN/8, x4, x1, x2)

inst_403:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x01197e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c01197e; op2val:0x0;
op3val:0x2807fff; valaddr_reg:x3; val_offset:1209*0 + 3*403*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1209*0 + 3*403*FLEN/8, x4, x1, x2)

inst_404:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x01197e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c01197e; op2val:0x0;
op3val:0x280ffff; valaddr_reg:x3; val_offset:1212*0 + 3*404*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1212*0 + 3*404*FLEN/8, x4, x1, x2)

inst_405:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x01197e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c01197e; op2val:0x0;
op3val:0x281ffff; valaddr_reg:x3; val_offset:1215*0 + 3*405*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1215*0 + 3*405*FLEN/8, x4, x1, x2)

inst_406:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x01197e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c01197e; op2val:0x0;
op3val:0x283ffff; valaddr_reg:x3; val_offset:1218*0 + 3*406*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1218*0 + 3*406*FLEN/8, x4, x1, x2)

inst_407:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x01197e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c01197e; op2val:0x0;
op3val:0x287ffff; valaddr_reg:x3; val_offset:1221*0 + 3*407*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1221*0 + 3*407*FLEN/8, x4, x1, x2)

inst_408:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x01197e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c01197e; op2val:0x0;
op3val:0x28fffff; valaddr_reg:x3; val_offset:1224*0 + 3*408*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1224*0 + 3*408*FLEN/8, x4, x1, x2)

inst_409:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x01197e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c01197e; op2val:0x0;
op3val:0x29fffff; valaddr_reg:x3; val_offset:1227*0 + 3*409*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1227*0 + 3*409*FLEN/8, x4, x1, x2)

inst_410:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x01197e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c01197e; op2val:0x0;
op3val:0x2bfffff; valaddr_reg:x3; val_offset:1230*0 + 3*410*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1230*0 + 3*410*FLEN/8, x4, x1, x2)

inst_411:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x01197e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c01197e; op2val:0x0;
op3val:0x2c00000; valaddr_reg:x3; val_offset:1233*0 + 3*411*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1233*0 + 3*411*FLEN/8, x4, x1, x2)

inst_412:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x01197e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c01197e; op2val:0x0;
op3val:0x2e00000; valaddr_reg:x3; val_offset:1236*0 + 3*412*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1236*0 + 3*412*FLEN/8, x4, x1, x2)

inst_413:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x01197e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c01197e; op2val:0x0;
op3val:0x2f00000; valaddr_reg:x3; val_offset:1239*0 + 3*413*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1239*0 + 3*413*FLEN/8, x4, x1, x2)

inst_414:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x01197e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c01197e; op2val:0x0;
op3val:0x2f80000; valaddr_reg:x3; val_offset:1242*0 + 3*414*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1242*0 + 3*414*FLEN/8, x4, x1, x2)

inst_415:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x01197e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c01197e; op2val:0x0;
op3val:0x2fc0000; valaddr_reg:x3; val_offset:1245*0 + 3*415*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1245*0 + 3*415*FLEN/8, x4, x1, x2)

inst_416:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x01197e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c01197e; op2val:0x0;
op3val:0x2fe0000; valaddr_reg:x3; val_offset:1248*0 + 3*416*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1248*0 + 3*416*FLEN/8, x4, x1, x2)

inst_417:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x01197e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c01197e; op2val:0x0;
op3val:0x2ff0000; valaddr_reg:x3; val_offset:1251*0 + 3*417*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1251*0 + 3*417*FLEN/8, x4, x1, x2)

inst_418:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x01197e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c01197e; op2val:0x0;
op3val:0x2ff8000; valaddr_reg:x3; val_offset:1254*0 + 3*418*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1254*0 + 3*418*FLEN/8, x4, x1, x2)

inst_419:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x01197e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c01197e; op2val:0x0;
op3val:0x2ffc000; valaddr_reg:x3; val_offset:1257*0 + 3*419*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1257*0 + 3*419*FLEN/8, x4, x1, x2)

inst_420:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x01197e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c01197e; op2val:0x0;
op3val:0x2ffe000; valaddr_reg:x3; val_offset:1260*0 + 3*420*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1260*0 + 3*420*FLEN/8, x4, x1, x2)

inst_421:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x01197e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c01197e; op2val:0x0;
op3val:0x2fff000; valaddr_reg:x3; val_offset:1263*0 + 3*421*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1263*0 + 3*421*FLEN/8, x4, x1, x2)

inst_422:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x01197e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c01197e; op2val:0x0;
op3val:0x2fff800; valaddr_reg:x3; val_offset:1266*0 + 3*422*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1266*0 + 3*422*FLEN/8, x4, x1, x2)

inst_423:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x01197e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c01197e; op2val:0x0;
op3val:0x2fffc00; valaddr_reg:x3; val_offset:1269*0 + 3*423*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1269*0 + 3*423*FLEN/8, x4, x1, x2)

inst_424:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x01197e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c01197e; op2val:0x0;
op3val:0x2fffe00; valaddr_reg:x3; val_offset:1272*0 + 3*424*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1272*0 + 3*424*FLEN/8, x4, x1, x2)

inst_425:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x01197e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c01197e; op2val:0x0;
op3val:0x2ffff00; valaddr_reg:x3; val_offset:1275*0 + 3*425*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1275*0 + 3*425*FLEN/8, x4, x1, x2)

inst_426:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x01197e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c01197e; op2val:0x0;
op3val:0x2ffff80; valaddr_reg:x3; val_offset:1278*0 + 3*426*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1278*0 + 3*426*FLEN/8, x4, x1, x2)

inst_427:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x01197e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c01197e; op2val:0x0;
op3val:0x2ffffc0; valaddr_reg:x3; val_offset:1281*0 + 3*427*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1281*0 + 3*427*FLEN/8, x4, x1, x2)

inst_428:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x01197e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c01197e; op2val:0x0;
op3val:0x2ffffe0; valaddr_reg:x3; val_offset:1284*0 + 3*428*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1284*0 + 3*428*FLEN/8, x4, x1, x2)

inst_429:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x01197e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c01197e; op2val:0x0;
op3val:0x2fffff0; valaddr_reg:x3; val_offset:1287*0 + 3*429*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1287*0 + 3*429*FLEN/8, x4, x1, x2)

inst_430:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x01197e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c01197e; op2val:0x0;
op3val:0x2fffff8; valaddr_reg:x3; val_offset:1290*0 + 3*430*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1290*0 + 3*430*FLEN/8, x4, x1, x2)

inst_431:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x01197e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c01197e; op2val:0x0;
op3val:0x2fffffc; valaddr_reg:x3; val_offset:1293*0 + 3*431*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1293*0 + 3*431*FLEN/8, x4, x1, x2)

inst_432:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x01197e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c01197e; op2val:0x0;
op3val:0x2fffffe; valaddr_reg:x3; val_offset:1296*0 + 3*432*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1296*0 + 3*432*FLEN/8, x4, x1, x2)

inst_433:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x01197e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c01197e; op2val:0x0;
op3val:0x2ffffff; valaddr_reg:x3; val_offset:1299*0 + 3*433*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1299*0 + 3*433*FLEN/8, x4, x1, x2)

inst_434:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x21800000; valaddr_reg:x3; val_offset:1302*0 + 3*434*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1302*0 + 3*434*FLEN/8, x4, x1, x2)

inst_435:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x21800001; valaddr_reg:x3; val_offset:1305*0 + 3*435*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1305*0 + 3*435*FLEN/8, x4, x1, x2)

inst_436:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x21800003; valaddr_reg:x3; val_offset:1308*0 + 3*436*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1308*0 + 3*436*FLEN/8, x4, x1, x2)

inst_437:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x21800007; valaddr_reg:x3; val_offset:1311*0 + 3*437*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1311*0 + 3*437*FLEN/8, x4, x1, x2)

inst_438:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x2180000f; valaddr_reg:x3; val_offset:1314*0 + 3*438*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1314*0 + 3*438*FLEN/8, x4, x1, x2)

inst_439:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x2180001f; valaddr_reg:x3; val_offset:1317*0 + 3*439*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1317*0 + 3*439*FLEN/8, x4, x1, x2)

inst_440:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x2180003f; valaddr_reg:x3; val_offset:1320*0 + 3*440*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1320*0 + 3*440*FLEN/8, x4, x1, x2)

inst_441:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x2180007f; valaddr_reg:x3; val_offset:1323*0 + 3*441*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1323*0 + 3*441*FLEN/8, x4, x1, x2)

inst_442:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x218000ff; valaddr_reg:x3; val_offset:1326*0 + 3*442*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1326*0 + 3*442*FLEN/8, x4, x1, x2)

inst_443:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x218001ff; valaddr_reg:x3; val_offset:1329*0 + 3*443*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1329*0 + 3*443*FLEN/8, x4, x1, x2)

inst_444:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x218003ff; valaddr_reg:x3; val_offset:1332*0 + 3*444*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1332*0 + 3*444*FLEN/8, x4, x1, x2)

inst_445:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x218007ff; valaddr_reg:x3; val_offset:1335*0 + 3*445*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1335*0 + 3*445*FLEN/8, x4, x1, x2)

inst_446:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x21800fff; valaddr_reg:x3; val_offset:1338*0 + 3*446*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1338*0 + 3*446*FLEN/8, x4, x1, x2)

inst_447:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x21801fff; valaddr_reg:x3; val_offset:1341*0 + 3*447*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1341*0 + 3*447*FLEN/8, x4, x1, x2)

inst_448:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x21803fff; valaddr_reg:x3; val_offset:1344*0 + 3*448*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1344*0 + 3*448*FLEN/8, x4, x1, x2)

inst_449:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x21807fff; valaddr_reg:x3; val_offset:1347*0 + 3*449*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1347*0 + 3*449*FLEN/8, x4, x1, x2)

inst_450:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x2180ffff; valaddr_reg:x3; val_offset:1350*0 + 3*450*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1350*0 + 3*450*FLEN/8, x4, x1, x2)

inst_451:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x2181ffff; valaddr_reg:x3; val_offset:1353*0 + 3*451*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1353*0 + 3*451*FLEN/8, x4, x1, x2)

inst_452:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x2183ffff; valaddr_reg:x3; val_offset:1356*0 + 3*452*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1356*0 + 3*452*FLEN/8, x4, x1, x2)

inst_453:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x2187ffff; valaddr_reg:x3; val_offset:1359*0 + 3*453*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1359*0 + 3*453*FLEN/8, x4, x1, x2)

inst_454:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x218fffff; valaddr_reg:x3; val_offset:1362*0 + 3*454*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1362*0 + 3*454*FLEN/8, x4, x1, x2)

inst_455:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x219fffff; valaddr_reg:x3; val_offset:1365*0 + 3*455*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1365*0 + 3*455*FLEN/8, x4, x1, x2)

inst_456:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x21bfffff; valaddr_reg:x3; val_offset:1368*0 + 3*456*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1368*0 + 3*456*FLEN/8, x4, x1, x2)

inst_457:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x21c00000; valaddr_reg:x3; val_offset:1371*0 + 3*457*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1371*0 + 3*457*FLEN/8, x4, x1, x2)

inst_458:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x21e00000; valaddr_reg:x3; val_offset:1374*0 + 3*458*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1374*0 + 3*458*FLEN/8, x4, x1, x2)

inst_459:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x21f00000; valaddr_reg:x3; val_offset:1377*0 + 3*459*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1377*0 + 3*459*FLEN/8, x4, x1, x2)

inst_460:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x21f80000; valaddr_reg:x3; val_offset:1380*0 + 3*460*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1380*0 + 3*460*FLEN/8, x4, x1, x2)

inst_461:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x21fc0000; valaddr_reg:x3; val_offset:1383*0 + 3*461*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1383*0 + 3*461*FLEN/8, x4, x1, x2)

inst_462:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x21fe0000; valaddr_reg:x3; val_offset:1386*0 + 3*462*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1386*0 + 3*462*FLEN/8, x4, x1, x2)

inst_463:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x21ff0000; valaddr_reg:x3; val_offset:1389*0 + 3*463*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1389*0 + 3*463*FLEN/8, x4, x1, x2)

inst_464:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x21ff8000; valaddr_reg:x3; val_offset:1392*0 + 3*464*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1392*0 + 3*464*FLEN/8, x4, x1, x2)

inst_465:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x21ffc000; valaddr_reg:x3; val_offset:1395*0 + 3*465*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1395*0 + 3*465*FLEN/8, x4, x1, x2)

inst_466:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x21ffe000; valaddr_reg:x3; val_offset:1398*0 + 3*466*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1398*0 + 3*466*FLEN/8, x4, x1, x2)

inst_467:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x21fff000; valaddr_reg:x3; val_offset:1401*0 + 3*467*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1401*0 + 3*467*FLEN/8, x4, x1, x2)

inst_468:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x21fff800; valaddr_reg:x3; val_offset:1404*0 + 3*468*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1404*0 + 3*468*FLEN/8, x4, x1, x2)

inst_469:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x21fffc00; valaddr_reg:x3; val_offset:1407*0 + 3*469*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1407*0 + 3*469*FLEN/8, x4, x1, x2)

inst_470:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x21fffe00; valaddr_reg:x3; val_offset:1410*0 + 3*470*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1410*0 + 3*470*FLEN/8, x4, x1, x2)

inst_471:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x21ffff00; valaddr_reg:x3; val_offset:1413*0 + 3*471*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1413*0 + 3*471*FLEN/8, x4, x1, x2)

inst_472:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x21ffff80; valaddr_reg:x3; val_offset:1416*0 + 3*472*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1416*0 + 3*472*FLEN/8, x4, x1, x2)

inst_473:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x21ffffc0; valaddr_reg:x3; val_offset:1419*0 + 3*473*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1419*0 + 3*473*FLEN/8, x4, x1, x2)

inst_474:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x21ffffe0; valaddr_reg:x3; val_offset:1422*0 + 3*474*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1422*0 + 3*474*FLEN/8, x4, x1, x2)

inst_475:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x21fffff0; valaddr_reg:x3; val_offset:1425*0 + 3*475*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1425*0 + 3*475*FLEN/8, x4, x1, x2)

inst_476:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x21fffff8; valaddr_reg:x3; val_offset:1428*0 + 3*476*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1428*0 + 3*476*FLEN/8, x4, x1, x2)

inst_477:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x21fffffc; valaddr_reg:x3; val_offset:1431*0 + 3*477*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1431*0 + 3*477*FLEN/8, x4, x1, x2)

inst_478:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x21fffffe; valaddr_reg:x3; val_offset:1434*0 + 3*478*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1434*0 + 3*478*FLEN/8, x4, x1, x2)

inst_479:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x43 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x21ffffff; valaddr_reg:x3; val_offset:1437*0 + 3*479*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1437*0 + 3*479*FLEN/8, x4, x1, x2)

inst_480:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x3f800001; valaddr_reg:x3; val_offset:1440*0 + 3*480*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1440*0 + 3*480*FLEN/8, x4, x1, x2)

inst_481:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x3f800003; valaddr_reg:x3; val_offset:1443*0 + 3*481*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1443*0 + 3*481*FLEN/8, x4, x1, x2)

inst_482:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x3f800007; valaddr_reg:x3; val_offset:1446*0 + 3*482*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1446*0 + 3*482*FLEN/8, x4, x1, x2)

inst_483:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x3f999999; valaddr_reg:x3; val_offset:1449*0 + 3*483*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1449*0 + 3*483*FLEN/8, x4, x1, x2)

inst_484:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x3fa49249; valaddr_reg:x3; val_offset:1452*0 + 3*484*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1452*0 + 3*484*FLEN/8, x4, x1, x2)

inst_485:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x3fb33333; valaddr_reg:x3; val_offset:1455*0 + 3*485*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1455*0 + 3*485*FLEN/8, x4, x1, x2)

inst_486:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x3fb6db6d; valaddr_reg:x3; val_offset:1458*0 + 3*486*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1458*0 + 3*486*FLEN/8, x4, x1, x2)

inst_487:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x3fbbbbbb; valaddr_reg:x3; val_offset:1461*0 + 3*487*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1461*0 + 3*487*FLEN/8, x4, x1, x2)

inst_488:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x3fc44444; valaddr_reg:x3; val_offset:1464*0 + 3*488*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1464*0 + 3*488*FLEN/8, x4, x1, x2)

inst_489:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x3fcccccc; valaddr_reg:x3; val_offset:1467*0 + 3*489*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1467*0 + 3*489*FLEN/8, x4, x1, x2)

inst_490:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x3fdb6db6; valaddr_reg:x3; val_offset:1470*0 + 3*490*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1470*0 + 3*490*FLEN/8, x4, x1, x2)

inst_491:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x3fe66666; valaddr_reg:x3; val_offset:1473*0 + 3*491*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1473*0 + 3*491*FLEN/8, x4, x1, x2)

inst_492:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x3fedb6db; valaddr_reg:x3; val_offset:1476*0 + 3*492*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1476*0 + 3*492*FLEN/8, x4, x1, x2)

inst_493:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x3ffffff8; valaddr_reg:x3; val_offset:1479*0 + 3*493*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1479*0 + 3*493*FLEN/8, x4, x1, x2)

inst_494:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x3ffffffc; valaddr_reg:x3; val_offset:1482*0 + 3*494*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1482*0 + 3*494*FLEN/8, x4, x1, x2)

inst_495:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x172970 and fs2 == 0 and fe2 == 0x05 and fm2 == 0x58c634 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c172970; op2val:0x2d8c634;
op3val:0x3ffffffe; valaddr_reg:x3; val_offset:1485*0 + 3*495*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1485*0 + 3*495*FLEN/8, x4, x1, x2)

inst_496:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xbf800001; valaddr_reg:x3; val_offset:1488*0 + 3*496*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1488*0 + 3*496*FLEN/8, x4, x1, x2)

inst_497:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xbf800003; valaddr_reg:x3; val_offset:1491*0 + 3*497*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1491*0 + 3*497*FLEN/8, x4, x1, x2)

inst_498:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xbf800007; valaddr_reg:x3; val_offset:1494*0 + 3*498*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1494*0 + 3*498*FLEN/8, x4, x1, x2)

inst_499:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xbf999999; valaddr_reg:x3; val_offset:1497*0 + 3*499*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1497*0 + 3*499*FLEN/8, x4, x1, x2)

inst_500:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xbfa49249; valaddr_reg:x3; val_offset:1500*0 + 3*500*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1500*0 + 3*500*FLEN/8, x4, x1, x2)

inst_501:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xbfb33333; valaddr_reg:x3; val_offset:1503*0 + 3*501*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1503*0 + 3*501*FLEN/8, x4, x1, x2)

inst_502:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xbfb6db6d; valaddr_reg:x3; val_offset:1506*0 + 3*502*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1506*0 + 3*502*FLEN/8, x4, x1, x2)

inst_503:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xbfbbbbbb; valaddr_reg:x3; val_offset:1509*0 + 3*503*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1509*0 + 3*503*FLEN/8, x4, x1, x2)

inst_504:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xbfc44444; valaddr_reg:x3; val_offset:1512*0 + 3*504*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1512*0 + 3*504*FLEN/8, x4, x1, x2)

inst_505:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xbfcccccc; valaddr_reg:x3; val_offset:1515*0 + 3*505*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1515*0 + 3*505*FLEN/8, x4, x1, x2)

inst_506:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xbfdb6db6; valaddr_reg:x3; val_offset:1518*0 + 3*506*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1518*0 + 3*506*FLEN/8, x4, x1, x2)

inst_507:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xbfe66666; valaddr_reg:x3; val_offset:1521*0 + 3*507*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1521*0 + 3*507*FLEN/8, x4, x1, x2)

inst_508:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xbfedb6db; valaddr_reg:x3; val_offset:1524*0 + 3*508*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1524*0 + 3*508*FLEN/8, x4, x1, x2)

inst_509:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xbffffff8; valaddr_reg:x3; val_offset:1527*0 + 3*509*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1527*0 + 3*509*FLEN/8, x4, x1, x2)

inst_510:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xbffffffc; valaddr_reg:x3; val_offset:1530*0 + 3*510*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1530*0 + 3*510*FLEN/8, x4, x1, x2)

inst_511:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xbffffffe; valaddr_reg:x3; val_offset:1533*0 + 3*511*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1533*0 + 3*511*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_5)

inst_512:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc8800000; valaddr_reg:x3; val_offset:1536*0 + 3*512*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1536*0 + 3*512*FLEN/8, x4, x1, x2)

inst_513:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc8800001; valaddr_reg:x3; val_offset:1539*0 + 3*513*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1539*0 + 3*513*FLEN/8, x4, x1, x2)

inst_514:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc8800003; valaddr_reg:x3; val_offset:1542*0 + 3*514*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1542*0 + 3*514*FLEN/8, x4, x1, x2)

inst_515:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc8800007; valaddr_reg:x3; val_offset:1545*0 + 3*515*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1545*0 + 3*515*FLEN/8, x4, x1, x2)

inst_516:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc880000f; valaddr_reg:x3; val_offset:1548*0 + 3*516*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1548*0 + 3*516*FLEN/8, x4, x1, x2)

inst_517:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc880001f; valaddr_reg:x3; val_offset:1551*0 + 3*517*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1551*0 + 3*517*FLEN/8, x4, x1, x2)

inst_518:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc880003f; valaddr_reg:x3; val_offset:1554*0 + 3*518*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1554*0 + 3*518*FLEN/8, x4, x1, x2)

inst_519:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc880007f; valaddr_reg:x3; val_offset:1557*0 + 3*519*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1557*0 + 3*519*FLEN/8, x4, x1, x2)

inst_520:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc88000ff; valaddr_reg:x3; val_offset:1560*0 + 3*520*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1560*0 + 3*520*FLEN/8, x4, x1, x2)

inst_521:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc88001ff; valaddr_reg:x3; val_offset:1563*0 + 3*521*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1563*0 + 3*521*FLEN/8, x4, x1, x2)

inst_522:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc88003ff; valaddr_reg:x3; val_offset:1566*0 + 3*522*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1566*0 + 3*522*FLEN/8, x4, x1, x2)

inst_523:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc88007ff; valaddr_reg:x3; val_offset:1569*0 + 3*523*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1569*0 + 3*523*FLEN/8, x4, x1, x2)

inst_524:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc8800fff; valaddr_reg:x3; val_offset:1572*0 + 3*524*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1572*0 + 3*524*FLEN/8, x4, x1, x2)

inst_525:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc8801fff; valaddr_reg:x3; val_offset:1575*0 + 3*525*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1575*0 + 3*525*FLEN/8, x4, x1, x2)

inst_526:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc8803fff; valaddr_reg:x3; val_offset:1578*0 + 3*526*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1578*0 + 3*526*FLEN/8, x4, x1, x2)

inst_527:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc8807fff; valaddr_reg:x3; val_offset:1581*0 + 3*527*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1581*0 + 3*527*FLEN/8, x4, x1, x2)

inst_528:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc880ffff; valaddr_reg:x3; val_offset:1584*0 + 3*528*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1584*0 + 3*528*FLEN/8, x4, x1, x2)

inst_529:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc881ffff; valaddr_reg:x3; val_offset:1587*0 + 3*529*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1587*0 + 3*529*FLEN/8, x4, x1, x2)

inst_530:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc883ffff; valaddr_reg:x3; val_offset:1590*0 + 3*530*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1590*0 + 3*530*FLEN/8, x4, x1, x2)

inst_531:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc887ffff; valaddr_reg:x3; val_offset:1593*0 + 3*531*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1593*0 + 3*531*FLEN/8, x4, x1, x2)

inst_532:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc88fffff; valaddr_reg:x3; val_offset:1596*0 + 3*532*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1596*0 + 3*532*FLEN/8, x4, x1, x2)

inst_533:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc89fffff; valaddr_reg:x3; val_offset:1599*0 + 3*533*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1599*0 + 3*533*FLEN/8, x4, x1, x2)

inst_534:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc8bfffff; valaddr_reg:x3; val_offset:1602*0 + 3*534*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1602*0 + 3*534*FLEN/8, x4, x1, x2)

inst_535:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc8c00000; valaddr_reg:x3; val_offset:1605*0 + 3*535*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1605*0 + 3*535*FLEN/8, x4, x1, x2)

inst_536:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc8e00000; valaddr_reg:x3; val_offset:1608*0 + 3*536*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1608*0 + 3*536*FLEN/8, x4, x1, x2)

inst_537:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc8f00000; valaddr_reg:x3; val_offset:1611*0 + 3*537*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1611*0 + 3*537*FLEN/8, x4, x1, x2)

inst_538:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc8f80000; valaddr_reg:x3; val_offset:1614*0 + 3*538*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1614*0 + 3*538*FLEN/8, x4, x1, x2)

inst_539:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc8fc0000; valaddr_reg:x3; val_offset:1617*0 + 3*539*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1617*0 + 3*539*FLEN/8, x4, x1, x2)

inst_540:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc8fe0000; valaddr_reg:x3; val_offset:1620*0 + 3*540*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1620*0 + 3*540*FLEN/8, x4, x1, x2)

inst_541:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc8ff0000; valaddr_reg:x3; val_offset:1623*0 + 3*541*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1623*0 + 3*541*FLEN/8, x4, x1, x2)

inst_542:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc8ff8000; valaddr_reg:x3; val_offset:1626*0 + 3*542*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1626*0 + 3*542*FLEN/8, x4, x1, x2)

inst_543:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc8ffc000; valaddr_reg:x3; val_offset:1629*0 + 3*543*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1629*0 + 3*543*FLEN/8, x4, x1, x2)

inst_544:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc8ffe000; valaddr_reg:x3; val_offset:1632*0 + 3*544*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1632*0 + 3*544*FLEN/8, x4, x1, x2)

inst_545:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc8fff000; valaddr_reg:x3; val_offset:1635*0 + 3*545*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1635*0 + 3*545*FLEN/8, x4, x1, x2)

inst_546:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc8fff800; valaddr_reg:x3; val_offset:1638*0 + 3*546*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1638*0 + 3*546*FLEN/8, x4, x1, x2)

inst_547:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc8fffc00; valaddr_reg:x3; val_offset:1641*0 + 3*547*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1641*0 + 3*547*FLEN/8, x4, x1, x2)

inst_548:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc8fffe00; valaddr_reg:x3; val_offset:1644*0 + 3*548*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1644*0 + 3*548*FLEN/8, x4, x1, x2)

inst_549:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc8ffff00; valaddr_reg:x3; val_offset:1647*0 + 3*549*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1647*0 + 3*549*FLEN/8, x4, x1, x2)

inst_550:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc8ffff80; valaddr_reg:x3; val_offset:1650*0 + 3*550*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1650*0 + 3*550*FLEN/8, x4, x1, x2)

inst_551:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc8ffffc0; valaddr_reg:x3; val_offset:1653*0 + 3*551*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1653*0 + 3*551*FLEN/8, x4, x1, x2)

inst_552:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc8ffffe0; valaddr_reg:x3; val_offset:1656*0 + 3*552*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1656*0 + 3*552*FLEN/8, x4, x1, x2)

inst_553:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc8fffff0; valaddr_reg:x3; val_offset:1659*0 + 3*553*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1659*0 + 3*553*FLEN/8, x4, x1, x2)

inst_554:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc8fffff8; valaddr_reg:x3; val_offset:1662*0 + 3*554*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1662*0 + 3*554*FLEN/8, x4, x1, x2)

inst_555:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc8fffffc; valaddr_reg:x3; val_offset:1665*0 + 3*555*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1665*0 + 3*555*FLEN/8, x4, x1, x2)

inst_556:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc8fffffe; valaddr_reg:x3; val_offset:1668*0 + 3*556*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1668*0 + 3*556*FLEN/8, x4, x1, x2)

inst_557:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x32c488 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x374ca0 and fs3 == 1 and fe3 == 0x91 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c32c488; op2val:0x82b74ca0;
op3val:0xc8ffffff; valaddr_reg:x3; val_offset:1671*0 + 3*557*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1671*0 + 3*557*FLEN/8, x4, x1, x2)

inst_558:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab000000; valaddr_reg:x3; val_offset:1674*0 + 3*558*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1674*0 + 3*558*FLEN/8, x4, x1, x2)

inst_559:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab000001; valaddr_reg:x3; val_offset:1677*0 + 3*559*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1677*0 + 3*559*FLEN/8, x4, x1, x2)

inst_560:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab000003; valaddr_reg:x3; val_offset:1680*0 + 3*560*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1680*0 + 3*560*FLEN/8, x4, x1, x2)

inst_561:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab000007; valaddr_reg:x3; val_offset:1683*0 + 3*561*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1683*0 + 3*561*FLEN/8, x4, x1, x2)

inst_562:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab00000f; valaddr_reg:x3; val_offset:1686*0 + 3*562*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1686*0 + 3*562*FLEN/8, x4, x1, x2)

inst_563:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab00001f; valaddr_reg:x3; val_offset:1689*0 + 3*563*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1689*0 + 3*563*FLEN/8, x4, x1, x2)

inst_564:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab00003f; valaddr_reg:x3; val_offset:1692*0 + 3*564*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1692*0 + 3*564*FLEN/8, x4, x1, x2)

inst_565:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab00007f; valaddr_reg:x3; val_offset:1695*0 + 3*565*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1695*0 + 3*565*FLEN/8, x4, x1, x2)

inst_566:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab0000ff; valaddr_reg:x3; val_offset:1698*0 + 3*566*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1698*0 + 3*566*FLEN/8, x4, x1, x2)

inst_567:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab0001ff; valaddr_reg:x3; val_offset:1701*0 + 3*567*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1701*0 + 3*567*FLEN/8, x4, x1, x2)

inst_568:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab0003ff; valaddr_reg:x3; val_offset:1704*0 + 3*568*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1704*0 + 3*568*FLEN/8, x4, x1, x2)

inst_569:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab0007ff; valaddr_reg:x3; val_offset:1707*0 + 3*569*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1707*0 + 3*569*FLEN/8, x4, x1, x2)

inst_570:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab000fff; valaddr_reg:x3; val_offset:1710*0 + 3*570*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1710*0 + 3*570*FLEN/8, x4, x1, x2)

inst_571:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab001fff; valaddr_reg:x3; val_offset:1713*0 + 3*571*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1713*0 + 3*571*FLEN/8, x4, x1, x2)

inst_572:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab003fff; valaddr_reg:x3; val_offset:1716*0 + 3*572*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1716*0 + 3*572*FLEN/8, x4, x1, x2)

inst_573:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab007fff; valaddr_reg:x3; val_offset:1719*0 + 3*573*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1719*0 + 3*573*FLEN/8, x4, x1, x2)

inst_574:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab00ffff; valaddr_reg:x3; val_offset:1722*0 + 3*574*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1722*0 + 3*574*FLEN/8, x4, x1, x2)

inst_575:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab01ffff; valaddr_reg:x3; val_offset:1725*0 + 3*575*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1725*0 + 3*575*FLEN/8, x4, x1, x2)

inst_576:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab03ffff; valaddr_reg:x3; val_offset:1728*0 + 3*576*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1728*0 + 3*576*FLEN/8, x4, x1, x2)

inst_577:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab07ffff; valaddr_reg:x3; val_offset:1731*0 + 3*577*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1731*0 + 3*577*FLEN/8, x4, x1, x2)

inst_578:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab0fffff; valaddr_reg:x3; val_offset:1734*0 + 3*578*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1734*0 + 3*578*FLEN/8, x4, x1, x2)

inst_579:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab1fffff; valaddr_reg:x3; val_offset:1737*0 + 3*579*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1737*0 + 3*579*FLEN/8, x4, x1, x2)

inst_580:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab3fffff; valaddr_reg:x3; val_offset:1740*0 + 3*580*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1740*0 + 3*580*FLEN/8, x4, x1, x2)

inst_581:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab400000; valaddr_reg:x3; val_offset:1743*0 + 3*581*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1743*0 + 3*581*FLEN/8, x4, x1, x2)

inst_582:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab600000; valaddr_reg:x3; val_offset:1746*0 + 3*582*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1746*0 + 3*582*FLEN/8, x4, x1, x2)

inst_583:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab700000; valaddr_reg:x3; val_offset:1749*0 + 3*583*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1749*0 + 3*583*FLEN/8, x4, x1, x2)

inst_584:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab780000; valaddr_reg:x3; val_offset:1752*0 + 3*584*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1752*0 + 3*584*FLEN/8, x4, x1, x2)

inst_585:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab7c0000; valaddr_reg:x3; val_offset:1755*0 + 3*585*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1755*0 + 3*585*FLEN/8, x4, x1, x2)

inst_586:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab7e0000; valaddr_reg:x3; val_offset:1758*0 + 3*586*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1758*0 + 3*586*FLEN/8, x4, x1, x2)

inst_587:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab7f0000; valaddr_reg:x3; val_offset:1761*0 + 3*587*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1761*0 + 3*587*FLEN/8, x4, x1, x2)

inst_588:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab7f8000; valaddr_reg:x3; val_offset:1764*0 + 3*588*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1764*0 + 3*588*FLEN/8, x4, x1, x2)

inst_589:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab7fc000; valaddr_reg:x3; val_offset:1767*0 + 3*589*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1767*0 + 3*589*FLEN/8, x4, x1, x2)

inst_590:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab7fe000; valaddr_reg:x3; val_offset:1770*0 + 3*590*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1770*0 + 3*590*FLEN/8, x4, x1, x2)

inst_591:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab7ff000; valaddr_reg:x3; val_offset:1773*0 + 3*591*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1773*0 + 3*591*FLEN/8, x4, x1, x2)

inst_592:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab7ff800; valaddr_reg:x3; val_offset:1776*0 + 3*592*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1776*0 + 3*592*FLEN/8, x4, x1, x2)

inst_593:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab7ffc00; valaddr_reg:x3; val_offset:1779*0 + 3*593*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1779*0 + 3*593*FLEN/8, x4, x1, x2)

inst_594:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab7ffe00; valaddr_reg:x3; val_offset:1782*0 + 3*594*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1782*0 + 3*594*FLEN/8, x4, x1, x2)

inst_595:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab7fff00; valaddr_reg:x3; val_offset:1785*0 + 3*595*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1785*0 + 3*595*FLEN/8, x4, x1, x2)

inst_596:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab7fff80; valaddr_reg:x3; val_offset:1788*0 + 3*596*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1788*0 + 3*596*FLEN/8, x4, x1, x2)

inst_597:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab7fffc0; valaddr_reg:x3; val_offset:1791*0 + 3*597*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1791*0 + 3*597*FLEN/8, x4, x1, x2)

inst_598:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab7fffe0; valaddr_reg:x3; val_offset:1794*0 + 3*598*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1794*0 + 3*598*FLEN/8, x4, x1, x2)

inst_599:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab7ffff0; valaddr_reg:x3; val_offset:1797*0 + 3*599*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1797*0 + 3*599*FLEN/8, x4, x1, x2)

inst_600:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab7ffff8; valaddr_reg:x3; val_offset:1800*0 + 3*600*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1800*0 + 3*600*FLEN/8, x4, x1, x2)

inst_601:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab7ffffc; valaddr_reg:x3; val_offset:1803*0 + 3*601*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1803*0 + 3*601*FLEN/8, x4, x1, x2)

inst_602:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab7ffffe; valaddr_reg:x3; val_offset:1806*0 + 3*602*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1806*0 + 3*602*FLEN/8, x4, x1, x2)

inst_603:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x56 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xab7fffff; valaddr_reg:x3; val_offset:1809*0 + 3*603*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1809*0 + 3*603*FLEN/8, x4, x1, x2)

inst_604:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xbf800001; valaddr_reg:x3; val_offset:1812*0 + 3*604*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1812*0 + 3*604*FLEN/8, x4, x1, x2)

inst_605:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xbf800003; valaddr_reg:x3; val_offset:1815*0 + 3*605*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1815*0 + 3*605*FLEN/8, x4, x1, x2)

inst_606:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xbf800007; valaddr_reg:x3; val_offset:1818*0 + 3*606*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1818*0 + 3*606*FLEN/8, x4, x1, x2)

inst_607:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xbf999999; valaddr_reg:x3; val_offset:1821*0 + 3*607*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1821*0 + 3*607*FLEN/8, x4, x1, x2)

inst_608:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xbfa49249; valaddr_reg:x3; val_offset:1824*0 + 3*608*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1824*0 + 3*608*FLEN/8, x4, x1, x2)

inst_609:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xbfb33333; valaddr_reg:x3; val_offset:1827*0 + 3*609*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1827*0 + 3*609*FLEN/8, x4, x1, x2)

inst_610:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xbfb6db6d; valaddr_reg:x3; val_offset:1830*0 + 3*610*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1830*0 + 3*610*FLEN/8, x4, x1, x2)

inst_611:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xbfbbbbbb; valaddr_reg:x3; val_offset:1833*0 + 3*611*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1833*0 + 3*611*FLEN/8, x4, x1, x2)

inst_612:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xbfc44444; valaddr_reg:x3; val_offset:1836*0 + 3*612*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1836*0 + 3*612*FLEN/8, x4, x1, x2)

inst_613:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xbfcccccc; valaddr_reg:x3; val_offset:1839*0 + 3*613*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1839*0 + 3*613*FLEN/8, x4, x1, x2)

inst_614:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xbfdb6db6; valaddr_reg:x3; val_offset:1842*0 + 3*614*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1842*0 + 3*614*FLEN/8, x4, x1, x2)

inst_615:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xbfe66666; valaddr_reg:x3; val_offset:1845*0 + 3*615*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1845*0 + 3*615*FLEN/8, x4, x1, x2)

inst_616:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xbfedb6db; valaddr_reg:x3; val_offset:1848*0 + 3*616*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1848*0 + 3*616*FLEN/8, x4, x1, x2)

inst_617:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xbffffff8; valaddr_reg:x3; val_offset:1851*0 + 3*617*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1851*0 + 3*617*FLEN/8, x4, x1, x2)

inst_618:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xbffffffc; valaddr_reg:x3; val_offset:1854*0 + 3*618*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1854*0 + 3*618*FLEN/8, x4, x1, x2)

inst_619:
// fs1 == 0 and fe1 == 0xf8 and fm1 == 0x535b23 and fs2 == 1 and fe2 == 0x05 and fm2 == 0x1b0978 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c535b23; op2val:0x829b0978;
op3val:0xbffffffe; valaddr_reg:x3; val_offset:1857*0 + 3*619*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1857*0 + 3*619*FLEN/8, x4, x1, x2)

inst_620:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x042eb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c842eb7; op2val:0x80000000;
op3val:0x80000001; valaddr_reg:x3; val_offset:1860*0 + 3*620*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1860*0 + 3*620*FLEN/8, x4, x1, x2)

inst_621:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x042eb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c842eb7; op2val:0x80000000;
op3val:0x80000003; valaddr_reg:x3; val_offset:1863*0 + 3*621*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1863*0 + 3*621*FLEN/8, x4, x1, x2)

inst_622:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x042eb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c842eb7; op2val:0x80000000;
op3val:0x80000007; valaddr_reg:x3; val_offset:1866*0 + 3*622*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1866*0 + 3*622*FLEN/8, x4, x1, x2)

inst_623:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x042eb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c842eb7; op2val:0x80000000;
op3val:0x80199999; valaddr_reg:x3; val_offset:1869*0 + 3*623*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1869*0 + 3*623*FLEN/8, x4, x1, x2)

inst_624:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x042eb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c842eb7; op2val:0x80000000;
op3val:0x80249249; valaddr_reg:x3; val_offset:1872*0 + 3*624*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1872*0 + 3*624*FLEN/8, x4, x1, x2)

inst_625:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x042eb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c842eb7; op2val:0x80000000;
op3val:0x80333333; valaddr_reg:x3; val_offset:1875*0 + 3*625*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1875*0 + 3*625*FLEN/8, x4, x1, x2)

inst_626:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x042eb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c842eb7; op2val:0x80000000;
op3val:0x8036db6d; valaddr_reg:x3; val_offset:1878*0 + 3*626*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1878*0 + 3*626*FLEN/8, x4, x1, x2)

inst_627:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x042eb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c842eb7; op2val:0x80000000;
op3val:0x803bbbbb; valaddr_reg:x3; val_offset:1881*0 + 3*627*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1881*0 + 3*627*FLEN/8, x4, x1, x2)

inst_628:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x042eb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c842eb7; op2val:0x80000000;
op3val:0x80444444; valaddr_reg:x3; val_offset:1884*0 + 3*628*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1884*0 + 3*628*FLEN/8, x4, x1, x2)

inst_629:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x042eb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c842eb7; op2val:0x80000000;
op3val:0x804ccccc; valaddr_reg:x3; val_offset:1887*0 + 3*629*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1887*0 + 3*629*FLEN/8, x4, x1, x2)

inst_630:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x042eb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c842eb7; op2val:0x80000000;
op3val:0x805b6db6; valaddr_reg:x3; val_offset:1890*0 + 3*630*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1890*0 + 3*630*FLEN/8, x4, x1, x2)

inst_631:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x042eb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c842eb7; op2val:0x80000000;
op3val:0x80666666; valaddr_reg:x3; val_offset:1893*0 + 3*631*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1893*0 + 3*631*FLEN/8, x4, x1, x2)

inst_632:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x042eb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c842eb7; op2val:0x80000000;
op3val:0x806db6db; valaddr_reg:x3; val_offset:1896*0 + 3*632*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1896*0 + 3*632*FLEN/8, x4, x1, x2)

inst_633:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x042eb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c842eb7; op2val:0x80000000;
op3val:0x807ffff8; valaddr_reg:x3; val_offset:1899*0 + 3*633*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1899*0 + 3*633*FLEN/8, x4, x1, x2)

inst_634:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x042eb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c842eb7; op2val:0x80000000;
op3val:0x807ffffc; valaddr_reg:x3; val_offset:1902*0 + 3*634*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1902*0 + 3*634*FLEN/8, x4, x1, x2)

inst_635:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x042eb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c842eb7; op2val:0x80000000;
op3val:0x807ffffe; valaddr_reg:x3; val_offset:1905*0 + 3*635*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1905*0 + 3*635*FLEN/8, x4, x1, x2)

inst_636:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x042eb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0f and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c842eb7; op2val:0x80000000;
op3val:0x87800000; valaddr_reg:x3; val_offset:1908*0 + 3*636*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1908*0 + 3*636*FLEN/8, x4, x1, x2)

inst_637:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x042eb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c842eb7; op2val:0x80000000;
op3val:0x87800001; valaddr_reg:x3; val_offset:1911*0 + 3*637*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1911*0 + 3*637*FLEN/8, x4, x1, x2)

inst_638:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x042eb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c842eb7; op2val:0x80000000;
op3val:0x87800003; valaddr_reg:x3; val_offset:1914*0 + 3*638*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1914*0 + 3*638*FLEN/8, x4, x1, x2)

inst_639:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x042eb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c842eb7; op2val:0x80000000;
op3val:0x87800007; valaddr_reg:x3; val_offset:1917*0 + 3*639*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1917*0 + 3*639*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_6)

inst_640:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x042eb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0f and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c842eb7; op2val:0x80000000;
op3val:0x8780000f; valaddr_reg:x3; val_offset:1920*0 + 3*640*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1920*0 + 3*640*FLEN/8, x4, x1, x2)

inst_641:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x042eb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0f and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c842eb7; op2val:0x80000000;
op3val:0x8780001f; valaddr_reg:x3; val_offset:1923*0 + 3*641*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1923*0 + 3*641*FLEN/8, x4, x1, x2)

inst_642:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x042eb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0f and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c842eb7; op2val:0x80000000;
op3val:0x8780003f; valaddr_reg:x3; val_offset:1926*0 + 3*642*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1926*0 + 3*642*FLEN/8, x4, x1, x2)

inst_643:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x042eb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0f and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c842eb7; op2val:0x80000000;
op3val:0x8780007f; valaddr_reg:x3; val_offset:1929*0 + 3*643*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1929*0 + 3*643*FLEN/8, x4, x1, x2)

inst_644:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x042eb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0f and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c842eb7; op2val:0x80000000;
op3val:0x878000ff; valaddr_reg:x3; val_offset:1932*0 + 3*644*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1932*0 + 3*644*FLEN/8, x4, x1, x2)

inst_645:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x042eb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0f and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c842eb7; op2val:0x80000000;
op3val:0x878001ff; valaddr_reg:x3; val_offset:1935*0 + 3*645*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1935*0 + 3*645*FLEN/8, x4, x1, x2)

inst_646:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x042eb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0f and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c842eb7; op2val:0x80000000;
op3val:0x878003ff; valaddr_reg:x3; val_offset:1938*0 + 3*646*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1938*0 + 3*646*FLEN/8, x4, x1, x2)

inst_647:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x042eb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0f and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c842eb7; op2val:0x80000000;
op3val:0x878007ff; valaddr_reg:x3; val_offset:1941*0 + 3*647*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1941*0 + 3*647*FLEN/8, x4, x1, x2)

inst_648:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x042eb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0f and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c842eb7; op2val:0x80000000;
op3val:0x87800fff; valaddr_reg:x3; val_offset:1944*0 + 3*648*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1944*0 + 3*648*FLEN/8, x4, x1, x2)

inst_649:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x042eb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0f and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c842eb7; op2val:0x80000000;
op3val:0x87801fff; valaddr_reg:x3; val_offset:1947*0 + 3*649*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1947*0 + 3*649*FLEN/8, x4, x1, x2)

inst_650:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x042eb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0f and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c842eb7; op2val:0x80000000;
op3val:0x87803fff; valaddr_reg:x3; val_offset:1950*0 + 3*650*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1950*0 + 3*650*FLEN/8, x4, x1, x2)

inst_651:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x042eb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0f and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c842eb7; op2val:0x80000000;
op3val:0x87807fff; valaddr_reg:x3; val_offset:1953*0 + 3*651*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1953*0 + 3*651*FLEN/8, x4, x1, x2)

inst_652:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x042eb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0f and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c842eb7; op2val:0x80000000;
op3val:0x8780ffff; valaddr_reg:x3; val_offset:1956*0 + 3*652*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1956*0 + 3*652*FLEN/8, x4, x1, x2)

inst_653:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x042eb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0f and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c842eb7; op2val:0x80000000;
op3val:0x8781ffff; valaddr_reg:x3; val_offset:1959*0 + 3*653*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1959*0 + 3*653*FLEN/8, x4, x1, x2)

inst_654:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x042eb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0f and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c842eb7; op2val:0x80000000;
op3val:0x8783ffff; valaddr_reg:x3; val_offset:1962*0 + 3*654*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1962*0 + 3*654*FLEN/8, x4, x1, x2)

inst_655:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x042eb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0f and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c842eb7; op2val:0x80000000;
op3val:0x8787ffff; valaddr_reg:x3; val_offset:1965*0 + 3*655*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1965*0 + 3*655*FLEN/8, x4, x1, x2)

inst_656:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x042eb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0f and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c842eb7; op2val:0x80000000;
op3val:0x878fffff; valaddr_reg:x3; val_offset:1968*0 + 3*656*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1968*0 + 3*656*FLEN/8, x4, x1, x2)

inst_657:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x042eb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0f and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c842eb7; op2val:0x80000000;
op3val:0x879fffff; valaddr_reg:x3; val_offset:1971*0 + 3*657*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1971*0 + 3*657*FLEN/8, x4, x1, x2)

inst_658:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x042eb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0f and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c842eb7; op2val:0x80000000;
op3val:0x87bfffff; valaddr_reg:x3; val_offset:1974*0 + 3*658*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1974*0 + 3*658*FLEN/8, x4, x1, x2)

inst_659:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x042eb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0f and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c842eb7; op2val:0x80000000;
op3val:0x87c00000; valaddr_reg:x3; val_offset:1977*0 + 3*659*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1977*0 + 3*659*FLEN/8, x4, x1, x2)

inst_660:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x042eb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0f and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c842eb7; op2val:0x80000000;
op3val:0x87e00000; valaddr_reg:x3; val_offset:1980*0 + 3*660*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1980*0 + 3*660*FLEN/8, x4, x1, x2)

inst_661:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x042eb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0f and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c842eb7; op2val:0x80000000;
op3val:0x87f00000; valaddr_reg:x3; val_offset:1983*0 + 3*661*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1983*0 + 3*661*FLEN/8, x4, x1, x2)

inst_662:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x042eb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0f and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c842eb7; op2val:0x80000000;
op3val:0x87f80000; valaddr_reg:x3; val_offset:1986*0 + 3*662*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1986*0 + 3*662*FLEN/8, x4, x1, x2)

inst_663:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x042eb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0f and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c842eb7; op2val:0x80000000;
op3val:0x87fc0000; valaddr_reg:x3; val_offset:1989*0 + 3*663*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1989*0 + 3*663*FLEN/8, x4, x1, x2)

inst_664:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x042eb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0f and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c842eb7; op2val:0x80000000;
op3val:0x87fe0000; valaddr_reg:x3; val_offset:1992*0 + 3*664*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1992*0 + 3*664*FLEN/8, x4, x1, x2)

inst_665:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x042eb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0f and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c842eb7; op2val:0x80000000;
op3val:0x87ff0000; valaddr_reg:x3; val_offset:1995*0 + 3*665*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1995*0 + 3*665*FLEN/8, x4, x1, x2)

inst_666:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x042eb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0f and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c842eb7; op2val:0x80000000;
op3val:0x87ff8000; valaddr_reg:x3; val_offset:1998*0 + 3*666*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 1998*0 + 3*666*FLEN/8, x4, x1, x2)

inst_667:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x042eb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0f and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c842eb7; op2val:0x80000000;
op3val:0x87ffc000; valaddr_reg:x3; val_offset:2001*0 + 3*667*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2001*0 + 3*667*FLEN/8, x4, x1, x2)

inst_668:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x042eb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0f and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c842eb7; op2val:0x80000000;
op3val:0x87ffe000; valaddr_reg:x3; val_offset:2004*0 + 3*668*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2004*0 + 3*668*FLEN/8, x4, x1, x2)

inst_669:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x042eb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0f and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c842eb7; op2val:0x80000000;
op3val:0x87fff000; valaddr_reg:x3; val_offset:2007*0 + 3*669*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2007*0 + 3*669*FLEN/8, x4, x1, x2)

inst_670:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x042eb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0f and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c842eb7; op2val:0x80000000;
op3val:0x87fff800; valaddr_reg:x3; val_offset:2010*0 + 3*670*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2010*0 + 3*670*FLEN/8, x4, x1, x2)

inst_671:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x042eb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0f and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c842eb7; op2val:0x80000000;
op3val:0x87fffc00; valaddr_reg:x3; val_offset:2013*0 + 3*671*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2013*0 + 3*671*FLEN/8, x4, x1, x2)

inst_672:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x042eb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0f and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c842eb7; op2val:0x80000000;
op3val:0x87fffe00; valaddr_reg:x3; val_offset:2016*0 + 3*672*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2016*0 + 3*672*FLEN/8, x4, x1, x2)

inst_673:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x042eb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0f and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c842eb7; op2val:0x80000000;
op3val:0x87ffff00; valaddr_reg:x3; val_offset:2019*0 + 3*673*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2019*0 + 3*673*FLEN/8, x4, x1, x2)

inst_674:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x042eb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0f and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c842eb7; op2val:0x80000000;
op3val:0x87ffff80; valaddr_reg:x3; val_offset:2022*0 + 3*674*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2022*0 + 3*674*FLEN/8, x4, x1, x2)

inst_675:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x042eb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0f and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c842eb7; op2val:0x80000000;
op3val:0x87ffffc0; valaddr_reg:x3; val_offset:2025*0 + 3*675*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2025*0 + 3*675*FLEN/8, x4, x1, x2)

inst_676:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x042eb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0f and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c842eb7; op2val:0x80000000;
op3val:0x87ffffe0; valaddr_reg:x3; val_offset:2028*0 + 3*676*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2028*0 + 3*676*FLEN/8, x4, x1, x2)

inst_677:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x042eb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0f and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c842eb7; op2val:0x80000000;
op3val:0x87fffff0; valaddr_reg:x3; val_offset:2031*0 + 3*677*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2031*0 + 3*677*FLEN/8, x4, x1, x2)

inst_678:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x042eb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c842eb7; op2val:0x80000000;
op3val:0x87fffff8; valaddr_reg:x3; val_offset:2034*0 + 3*678*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2034*0 + 3*678*FLEN/8, x4, x1, x2)

inst_679:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x042eb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c842eb7; op2val:0x80000000;
op3val:0x87fffffc; valaddr_reg:x3; val_offset:2037*0 + 3*679*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2037*0 + 3*679*FLEN/8, x4, x1, x2)

inst_680:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x042eb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c842eb7; op2val:0x80000000;
op3val:0x87fffffe; valaddr_reg:x3; val_offset:2040*0 + 3*680*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2040*0 + 3*680*FLEN/8, x4, x1, x2)

inst_681:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x042eb7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0f and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c842eb7; op2val:0x80000000;
op3val:0x87ffffff; valaddr_reg:x3; val_offset:2043*0 + 3*681*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2043*0 + 3*681*FLEN/8, x4, x1, x2)

inst_682:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x0925a4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c8925a4; op2val:0x0;
op3val:0x1; valaddr_reg:x3; val_offset:2046*0 + 3*682*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2046*0 + 3*682*FLEN/8, x4, x1, x2)

inst_683:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x0925a4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c8925a4; op2val:0x0;
op3val:0x3; valaddr_reg:x3; val_offset:2049*0 + 3*683*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2049*0 + 3*683*FLEN/8, x4, x1, x2)

inst_684:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x0925a4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c8925a4; op2val:0x0;
op3val:0x7; valaddr_reg:x3; val_offset:2052*0 + 3*684*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2052*0 + 3*684*FLEN/8, x4, x1, x2)

inst_685:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x0925a4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c8925a4; op2val:0x0;
op3val:0x199999; valaddr_reg:x3; val_offset:2055*0 + 3*685*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2055*0 + 3*685*FLEN/8, x4, x1, x2)

inst_686:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x0925a4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c8925a4; op2val:0x0;
op3val:0x249249; valaddr_reg:x3; val_offset:2058*0 + 3*686*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2058*0 + 3*686*FLEN/8, x4, x1, x2)

inst_687:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x0925a4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c8925a4; op2val:0x0;
op3val:0x333333; valaddr_reg:x3; val_offset:2061*0 + 3*687*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2061*0 + 3*687*FLEN/8, x4, x1, x2)

inst_688:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x0925a4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c8925a4; op2val:0x0;
op3val:0x36db6d; valaddr_reg:x3; val_offset:2064*0 + 3*688*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2064*0 + 3*688*FLEN/8, x4, x1, x2)

inst_689:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x0925a4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c8925a4; op2val:0x0;
op3val:0x3bbbbb; valaddr_reg:x3; val_offset:2067*0 + 3*689*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2067*0 + 3*689*FLEN/8, x4, x1, x2)

inst_690:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x0925a4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c8925a4; op2val:0x0;
op3val:0x444444; valaddr_reg:x3; val_offset:2070*0 + 3*690*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2070*0 + 3*690*FLEN/8, x4, x1, x2)

inst_691:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x0925a4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c8925a4; op2val:0x0;
op3val:0x4ccccc; valaddr_reg:x3; val_offset:2073*0 + 3*691*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2073*0 + 3*691*FLEN/8, x4, x1, x2)

inst_692:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x0925a4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c8925a4; op2val:0x0;
op3val:0x5b6db6; valaddr_reg:x3; val_offset:2076*0 + 3*692*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2076*0 + 3*692*FLEN/8, x4, x1, x2)

inst_693:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x0925a4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c8925a4; op2val:0x0;
op3val:0x666666; valaddr_reg:x3; val_offset:2079*0 + 3*693*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2079*0 + 3*693*FLEN/8, x4, x1, x2)

inst_694:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x0925a4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c8925a4; op2val:0x0;
op3val:0x6db6db; valaddr_reg:x3; val_offset:2082*0 + 3*694*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2082*0 + 3*694*FLEN/8, x4, x1, x2)

inst_695:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x0925a4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c8925a4; op2val:0x0;
op3val:0x7ffff8; valaddr_reg:x3; val_offset:2085*0 + 3*695*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2085*0 + 3*695*FLEN/8, x4, x1, x2)

inst_696:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x0925a4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c8925a4; op2val:0x0;
op3val:0x7ffffc; valaddr_reg:x3; val_offset:2088*0 + 3*696*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2088*0 + 3*696*FLEN/8, x4, x1, x2)

inst_697:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x0925a4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c8925a4; op2val:0x0;
op3val:0x7ffffe; valaddr_reg:x3; val_offset:2091*0 + 3*697*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2091*0 + 3*697*FLEN/8, x4, x1, x2)

inst_698:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x0925a4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c8925a4; op2val:0x0;
op3val:0x8800000; valaddr_reg:x3; val_offset:2094*0 + 3*698*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2094*0 + 3*698*FLEN/8, x4, x1, x2)

inst_699:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x0925a4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c8925a4; op2val:0x0;
op3val:0x8800001; valaddr_reg:x3; val_offset:2097*0 + 3*699*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2097*0 + 3*699*FLEN/8, x4, x1, x2)

inst_700:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x0925a4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c8925a4; op2val:0x0;
op3val:0x8800003; valaddr_reg:x3; val_offset:2100*0 + 3*700*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2100*0 + 3*700*FLEN/8, x4, x1, x2)

inst_701:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x0925a4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c8925a4; op2val:0x0;
op3val:0x8800007; valaddr_reg:x3; val_offset:2103*0 + 3*701*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2103*0 + 3*701*FLEN/8, x4, x1, x2)

inst_702:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x0925a4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c8925a4; op2val:0x0;
op3val:0x880000f; valaddr_reg:x3; val_offset:2106*0 + 3*702*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2106*0 + 3*702*FLEN/8, x4, x1, x2)

inst_703:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x0925a4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c8925a4; op2val:0x0;
op3val:0x880001f; valaddr_reg:x3; val_offset:2109*0 + 3*703*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2109*0 + 3*703*FLEN/8, x4, x1, x2)

inst_704:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x0925a4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c8925a4; op2val:0x0;
op3val:0x880003f; valaddr_reg:x3; val_offset:2112*0 + 3*704*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2112*0 + 3*704*FLEN/8, x4, x1, x2)

inst_705:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x0925a4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c8925a4; op2val:0x0;
op3val:0x880007f; valaddr_reg:x3; val_offset:2115*0 + 3*705*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2115*0 + 3*705*FLEN/8, x4, x1, x2)

inst_706:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x0925a4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c8925a4; op2val:0x0;
op3val:0x88000ff; valaddr_reg:x3; val_offset:2118*0 + 3*706*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2118*0 + 3*706*FLEN/8, x4, x1, x2)

inst_707:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x0925a4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c8925a4; op2val:0x0;
op3val:0x88001ff; valaddr_reg:x3; val_offset:2121*0 + 3*707*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2121*0 + 3*707*FLEN/8, x4, x1, x2)

inst_708:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x0925a4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c8925a4; op2val:0x0;
op3val:0x88003ff; valaddr_reg:x3; val_offset:2124*0 + 3*708*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2124*0 + 3*708*FLEN/8, x4, x1, x2)

inst_709:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x0925a4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c8925a4; op2val:0x0;
op3val:0x88007ff; valaddr_reg:x3; val_offset:2127*0 + 3*709*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2127*0 + 3*709*FLEN/8, x4, x1, x2)

inst_710:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x0925a4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c8925a4; op2val:0x0;
op3val:0x8800fff; valaddr_reg:x3; val_offset:2130*0 + 3*710*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2130*0 + 3*710*FLEN/8, x4, x1, x2)

inst_711:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x0925a4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c8925a4; op2val:0x0;
op3val:0x8801fff; valaddr_reg:x3; val_offset:2133*0 + 3*711*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2133*0 + 3*711*FLEN/8, x4, x1, x2)

inst_712:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x0925a4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c8925a4; op2val:0x0;
op3val:0x8803fff; valaddr_reg:x3; val_offset:2136*0 + 3*712*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2136*0 + 3*712*FLEN/8, x4, x1, x2)

inst_713:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x0925a4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c8925a4; op2val:0x0;
op3val:0x8807fff; valaddr_reg:x3; val_offset:2139*0 + 3*713*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2139*0 + 3*713*FLEN/8, x4, x1, x2)

inst_714:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x0925a4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c8925a4; op2val:0x0;
op3val:0x880ffff; valaddr_reg:x3; val_offset:2142*0 + 3*714*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2142*0 + 3*714*FLEN/8, x4, x1, x2)

inst_715:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x0925a4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c8925a4; op2val:0x0;
op3val:0x881ffff; valaddr_reg:x3; val_offset:2145*0 + 3*715*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2145*0 + 3*715*FLEN/8, x4, x1, x2)

inst_716:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x0925a4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c8925a4; op2val:0x0;
op3val:0x883ffff; valaddr_reg:x3; val_offset:2148*0 + 3*716*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2148*0 + 3*716*FLEN/8, x4, x1, x2)

inst_717:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x0925a4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c8925a4; op2val:0x0;
op3val:0x887ffff; valaddr_reg:x3; val_offset:2151*0 + 3*717*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2151*0 + 3*717*FLEN/8, x4, x1, x2)

inst_718:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x0925a4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c8925a4; op2val:0x0;
op3val:0x88fffff; valaddr_reg:x3; val_offset:2154*0 + 3*718*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2154*0 + 3*718*FLEN/8, x4, x1, x2)

inst_719:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x0925a4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c8925a4; op2val:0x0;
op3val:0x89fffff; valaddr_reg:x3; val_offset:2157*0 + 3*719*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2157*0 + 3*719*FLEN/8, x4, x1, x2)

inst_720:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x0925a4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c8925a4; op2val:0x0;
op3val:0x8bfffff; valaddr_reg:x3; val_offset:2160*0 + 3*720*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2160*0 + 3*720*FLEN/8, x4, x1, x2)

inst_721:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x0925a4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c8925a4; op2val:0x0;
op3val:0x8c00000; valaddr_reg:x3; val_offset:2163*0 + 3*721*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2163*0 + 3*721*FLEN/8, x4, x1, x2)

inst_722:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x0925a4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c8925a4; op2val:0x0;
op3val:0x8e00000; valaddr_reg:x3; val_offset:2166*0 + 3*722*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2166*0 + 3*722*FLEN/8, x4, x1, x2)

inst_723:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x0925a4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c8925a4; op2val:0x0;
op3val:0x8f00000; valaddr_reg:x3; val_offset:2169*0 + 3*723*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2169*0 + 3*723*FLEN/8, x4, x1, x2)

inst_724:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x0925a4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c8925a4; op2val:0x0;
op3val:0x8f80000; valaddr_reg:x3; val_offset:2172*0 + 3*724*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2172*0 + 3*724*FLEN/8, x4, x1, x2)

inst_725:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x0925a4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c8925a4; op2val:0x0;
op3val:0x8fc0000; valaddr_reg:x3; val_offset:2175*0 + 3*725*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2175*0 + 3*725*FLEN/8, x4, x1, x2)

inst_726:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x0925a4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c8925a4; op2val:0x0;
op3val:0x8fe0000; valaddr_reg:x3; val_offset:2178*0 + 3*726*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2178*0 + 3*726*FLEN/8, x4, x1, x2)

inst_727:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x0925a4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c8925a4; op2val:0x0;
op3val:0x8ff0000; valaddr_reg:x3; val_offset:2181*0 + 3*727*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2181*0 + 3*727*FLEN/8, x4, x1, x2)

inst_728:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x0925a4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c8925a4; op2val:0x0;
op3val:0x8ff8000; valaddr_reg:x3; val_offset:2184*0 + 3*728*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2184*0 + 3*728*FLEN/8, x4, x1, x2)

inst_729:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x0925a4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c8925a4; op2val:0x0;
op3val:0x8ffc000; valaddr_reg:x3; val_offset:2187*0 + 3*729*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2187*0 + 3*729*FLEN/8, x4, x1, x2)

inst_730:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x0925a4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c8925a4; op2val:0x0;
op3val:0x8ffe000; valaddr_reg:x3; val_offset:2190*0 + 3*730*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2190*0 + 3*730*FLEN/8, x4, x1, x2)

inst_731:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x0925a4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c8925a4; op2val:0x0;
op3val:0x8fff000; valaddr_reg:x3; val_offset:2193*0 + 3*731*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2193*0 + 3*731*FLEN/8, x4, x1, x2)

inst_732:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x0925a4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c8925a4; op2val:0x0;
op3val:0x8fff800; valaddr_reg:x3; val_offset:2196*0 + 3*732*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2196*0 + 3*732*FLEN/8, x4, x1, x2)

inst_733:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x0925a4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c8925a4; op2val:0x0;
op3val:0x8fffc00; valaddr_reg:x3; val_offset:2199*0 + 3*733*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2199*0 + 3*733*FLEN/8, x4, x1, x2)

inst_734:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x0925a4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c8925a4; op2val:0x0;
op3val:0x8fffe00; valaddr_reg:x3; val_offset:2202*0 + 3*734*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2202*0 + 3*734*FLEN/8, x4, x1, x2)

inst_735:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x0925a4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c8925a4; op2val:0x0;
op3val:0x8ffff00; valaddr_reg:x3; val_offset:2205*0 + 3*735*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2205*0 + 3*735*FLEN/8, x4, x1, x2)

inst_736:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x0925a4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c8925a4; op2val:0x0;
op3val:0x8ffff80; valaddr_reg:x3; val_offset:2208*0 + 3*736*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2208*0 + 3*736*FLEN/8, x4, x1, x2)

inst_737:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x0925a4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c8925a4; op2val:0x0;
op3val:0x8ffffc0; valaddr_reg:x3; val_offset:2211*0 + 3*737*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2211*0 + 3*737*FLEN/8, x4, x1, x2)

inst_738:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x0925a4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c8925a4; op2val:0x0;
op3val:0x8ffffe0; valaddr_reg:x3; val_offset:2214*0 + 3*738*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2214*0 + 3*738*FLEN/8, x4, x1, x2)

inst_739:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x0925a4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c8925a4; op2val:0x0;
op3val:0x8fffff0; valaddr_reg:x3; val_offset:2217*0 + 3*739*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2217*0 + 3*739*FLEN/8, x4, x1, x2)

inst_740:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x0925a4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c8925a4; op2val:0x0;
op3val:0x8fffff8; valaddr_reg:x3; val_offset:2220*0 + 3*740*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2220*0 + 3*740*FLEN/8, x4, x1, x2)

inst_741:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x0925a4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c8925a4; op2val:0x0;
op3val:0x8fffffc; valaddr_reg:x3; val_offset:2223*0 + 3*741*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2223*0 + 3*741*FLEN/8, x4, x1, x2)

inst_742:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x0925a4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c8925a4; op2val:0x0;
op3val:0x8fffffe; valaddr_reg:x3; val_offset:2226*0 + 3*742*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2226*0 + 3*742*FLEN/8, x4, x1, x2)

inst_743:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x0925a4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c8925a4; op2val:0x0;
op3val:0x8ffffff; valaddr_reg:x3; val_offset:2229*0 + 3*743*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2229*0 + 3*743*FLEN/8, x4, x1, x2)

inst_744:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x15f740 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c95f740; op2val:0x0;
op3val:0x1; valaddr_reg:x3; val_offset:2232*0 + 3*744*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2232*0 + 3*744*FLEN/8, x4, x1, x2)

inst_745:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x15f740 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c95f740; op2val:0x0;
op3val:0x3; valaddr_reg:x3; val_offset:2235*0 + 3*745*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2235*0 + 3*745*FLEN/8, x4, x1, x2)

inst_746:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x15f740 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c95f740; op2val:0x0;
op3val:0x7; valaddr_reg:x3; val_offset:2238*0 + 3*746*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2238*0 + 3*746*FLEN/8, x4, x1, x2)

inst_747:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x15f740 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c95f740; op2val:0x0;
op3val:0x199999; valaddr_reg:x3; val_offset:2241*0 + 3*747*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2241*0 + 3*747*FLEN/8, x4, x1, x2)

inst_748:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x15f740 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c95f740; op2val:0x0;
op3val:0x249249; valaddr_reg:x3; val_offset:2244*0 + 3*748*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2244*0 + 3*748*FLEN/8, x4, x1, x2)

inst_749:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x15f740 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c95f740; op2val:0x0;
op3val:0x333333; valaddr_reg:x3; val_offset:2247*0 + 3*749*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2247*0 + 3*749*FLEN/8, x4, x1, x2)

inst_750:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x15f740 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c95f740; op2val:0x0;
op3val:0x36db6d; valaddr_reg:x3; val_offset:2250*0 + 3*750*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2250*0 + 3*750*FLEN/8, x4, x1, x2)

inst_751:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x15f740 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c95f740; op2val:0x0;
op3val:0x3bbbbb; valaddr_reg:x3; val_offset:2253*0 + 3*751*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2253*0 + 3*751*FLEN/8, x4, x1, x2)

inst_752:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x15f740 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c95f740; op2val:0x0;
op3val:0x444444; valaddr_reg:x3; val_offset:2256*0 + 3*752*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2256*0 + 3*752*FLEN/8, x4, x1, x2)

inst_753:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x15f740 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c95f740; op2val:0x0;
op3val:0x4ccccc; valaddr_reg:x3; val_offset:2259*0 + 3*753*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2259*0 + 3*753*FLEN/8, x4, x1, x2)

inst_754:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x15f740 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c95f740; op2val:0x0;
op3val:0x5b6db6; valaddr_reg:x3; val_offset:2262*0 + 3*754*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2262*0 + 3*754*FLEN/8, x4, x1, x2)

inst_755:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x15f740 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c95f740; op2val:0x0;
op3val:0x666666; valaddr_reg:x3; val_offset:2265*0 + 3*755*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2265*0 + 3*755*FLEN/8, x4, x1, x2)

inst_756:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x15f740 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c95f740; op2val:0x0;
op3val:0x6db6db; valaddr_reg:x3; val_offset:2268*0 + 3*756*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2268*0 + 3*756*FLEN/8, x4, x1, x2)

inst_757:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x15f740 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c95f740; op2val:0x0;
op3val:0x7ffff8; valaddr_reg:x3; val_offset:2271*0 + 3*757*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2271*0 + 3*757*FLEN/8, x4, x1, x2)

inst_758:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x15f740 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c95f740; op2val:0x0;
op3val:0x7ffffc; valaddr_reg:x3; val_offset:2274*0 + 3*758*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2274*0 + 3*758*FLEN/8, x4, x1, x2)

inst_759:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x15f740 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c95f740; op2val:0x0;
op3val:0x7ffffe; valaddr_reg:x3; val_offset:2277*0 + 3*759*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2277*0 + 3*759*FLEN/8, x4, x1, x2)

inst_760:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x15f740 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c95f740; op2val:0x0;
op3val:0xd000000; valaddr_reg:x3; val_offset:2280*0 + 3*760*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2280*0 + 3*760*FLEN/8, x4, x1, x2)

inst_761:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x15f740 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c95f740; op2val:0x0;
op3val:0xd000001; valaddr_reg:x3; val_offset:2283*0 + 3*761*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2283*0 + 3*761*FLEN/8, x4, x1, x2)

inst_762:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x15f740 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c95f740; op2val:0x0;
op3val:0xd000003; valaddr_reg:x3; val_offset:2286*0 + 3*762*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2286*0 + 3*762*FLEN/8, x4, x1, x2)

inst_763:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x15f740 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c95f740; op2val:0x0;
op3val:0xd000007; valaddr_reg:x3; val_offset:2289*0 + 3*763*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2289*0 + 3*763*FLEN/8, x4, x1, x2)

inst_764:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x15f740 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c95f740; op2val:0x0;
op3val:0xd00000f; valaddr_reg:x3; val_offset:2292*0 + 3*764*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2292*0 + 3*764*FLEN/8, x4, x1, x2)

inst_765:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x15f740 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c95f740; op2val:0x0;
op3val:0xd00001f; valaddr_reg:x3; val_offset:2295*0 + 3*765*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2295*0 + 3*765*FLEN/8, x4, x1, x2)

inst_766:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x15f740 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c95f740; op2val:0x0;
op3val:0xd00003f; valaddr_reg:x3; val_offset:2298*0 + 3*766*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2298*0 + 3*766*FLEN/8, x4, x1, x2)

inst_767:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x15f740 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c95f740; op2val:0x0;
op3val:0xd00007f; valaddr_reg:x3; val_offset:2301*0 + 3*767*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2301*0 + 3*767*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2049315851,32,FLEN)
NAN_BOXED(1153781236,32,FLEN)
NAN_BOXED(1153781236,32,FLEN)
NAN_BOXED(2049315851,32,FLEN)
NAN_BOXED(2049315851,32,FLEN)
NAN_BOXED(1677721601,32,FLEN)
NAN_BOXED(2049315851,32,FLEN)
NAN_BOXED(1153781236,32,FLEN)
NAN_BOXED(1677721603,32,FLEN)
NAN_BOXED(2049315851,32,FLEN)
NAN_BOXED(1153781236,32,FLEN)
NAN_BOXED(1153781236,32,FLEN)
NAN_BOXED(2049315851,32,FLEN)
NAN_BOXED(1153781236,32,FLEN)
NAN_BOXED(1677721615,32,FLEN)
NAN_BOXED(2049315851,32,FLEN)
NAN_BOXED(1153781236,32,FLEN)
NAN_BOXED(1677721631,32,FLEN)
NAN_BOXED(2049315851,32,FLEN)
NAN_BOXED(1153781236,32,FLEN)
NAN_BOXED(1677721663,32,FLEN)
NAN_BOXED(2049315851,32,FLEN)
NAN_BOXED(2049315851,32,FLEN)
NAN_BOXED(1677721727,32,FLEN)
NAN_BOXED(2049315851,32,FLEN)
NAN_BOXED(1153781236,32,FLEN)
NAN_BOXED(2049315851,32,FLEN)
NAN_BOXED(2049315851,32,FLEN)
NAN_BOXED(1153781236,32,FLEN)
NAN_BOXED(2049315851,32,FLEN)
NAN_BOXED(2049315851,32,FLEN)
NAN_BOXED(2049315851,32,FLEN)
NAN_BOXED(2049315851,32,FLEN)
NAN_BOXED(2049315851,32,FLEN)
NAN_BOXED(2049315851,32,FLEN)
NAN_BOXED(2049315851,32,FLEN)
NAN_BOXED(2049315851,32,FLEN)
NAN_BOXED(1153781236,32,FLEN)
NAN_BOXED(1677725695,32,FLEN)
NAN_BOXED(2049315851,32,FLEN)
NAN_BOXED(1153781236,32,FLEN)
NAN_BOXED(1677729791,32,FLEN)
NAN_BOXED(2049315851,32,FLEN)
NAN_BOXED(1153781236,32,FLEN)
NAN_BOXED(1677737983,32,FLEN)
NAN_BOXED(2049315851,32,FLEN)
NAN_BOXED(1153781236,32,FLEN)
NAN_BOXED(1677754367,32,FLEN)
NAN_BOXED(2049315851,32,FLEN)
NAN_BOXED(1153781236,32,FLEN)
NAN_BOXED(1677787135,32,FLEN)
NAN_BOXED(2049315851,32,FLEN)
NAN_BOXED(1153781236,32,FLEN)
NAN_BOXED(1677852671,32,FLEN)
NAN_BOXED(2049315851,32,FLEN)
NAN_BOXED(1153781236,32,FLEN)
NAN_BOXED(1677983743,32,FLEN)
NAN_BOXED(2049315851,32,FLEN)
NAN_BOXED(1153781236,32,FLEN)
NAN_BOXED(1678245887,32,FLEN)
NAN_BOXED(2049315851,32,FLEN)
NAN_BOXED(1153781236,32,FLEN)
NAN_BOXED(1678770175,32,FLEN)
NAN_BOXED(2049315851,32,FLEN)
NAN_BOXED(1153781236,32,FLEN)
NAN_BOXED(1679818751,32,FLEN)
NAN_BOXED(2049315851,32,FLEN)
NAN_BOXED(1153781236,32,FLEN)
NAN_BOXED(1681915903,32,FLEN)
NAN_BOXED(2049315851,32,FLEN)
NAN_BOXED(1153781236,32,FLEN)
NAN_BOXED(1681915904,32,FLEN)
NAN_BOXED(2049315851,32,FLEN)
NAN_BOXED(1153781236,32,FLEN)
NAN_BOXED(1684013056,32,FLEN)
NAN_BOXED(2049315851,32,FLEN)
NAN_BOXED(1153781236,32,FLEN)
NAN_BOXED(1685061632,32,FLEN)
NAN_BOXED(2049315851,32,FLEN)
NAN_BOXED(1153781236,32,FLEN)
NAN_BOXED(1685585920,32,FLEN)
NAN_BOXED(2049315851,32,FLEN)
NAN_BOXED(1153781236,32,FLEN)
NAN_BOXED(1685848064,32,FLEN)
NAN_BOXED(2049315851,32,FLEN)
NAN_BOXED(1153781236,32,FLEN)
NAN_BOXED(1685979136,32,FLEN)
NAN_BOXED(2049315851,32,FLEN)
NAN_BOXED(1153781236,32,FLEN)
NAN_BOXED(1686044672,32,FLEN)
NAN_BOXED(2049315851,32,FLEN)
NAN_BOXED(1153781236,32,FLEN)
NAN_BOXED(1686077440,32,FLEN)
NAN_BOXED(2049315851,32,FLEN)
NAN_BOXED(1153781236,32,FLEN)
NAN_BOXED(1686093824,32,FLEN)
NAN_BOXED(2049315851,32,FLEN)
NAN_BOXED(1153781236,32,FLEN)
NAN_BOXED(1686102016,32,FLEN)
NAN_BOXED(2049315851,32,FLEN)
NAN_BOXED(1153781236,32,FLEN)
NAN_BOXED(1686106112,32,FLEN)
NAN_BOXED(2049315851,32,FLEN)
NAN_BOXED(1153781236,32,FLEN)
NAN_BOXED(1686108160,32,FLEN)
NAN_BOXED(2049315851,32,FLEN)
NAN_BOXED(1153781236,32,FLEN)
NAN_BOXED(1686109184,32,FLEN)
NAN_BOXED(2049315851,32,FLEN)
NAN_BOXED(1153781236,32,FLEN)
NAN_BOXED(1686109696,32,FLEN)
NAN_BOXED(2049315851,32,FLEN)
NAN_BOXED(1153781236,32,FLEN)
NAN_BOXED(1686109952,32,FLEN)
NAN_BOXED(2049315851,32,FLEN)
NAN_BOXED(1153781236,32,FLEN)
NAN_BOXED(1686110080,32,FLEN)
NAN_BOXED(2049315851,32,FLEN)
NAN_BOXED(1153781236,32,FLEN)
NAN_BOXED(1686110144,32,FLEN)
NAN_BOXED(2049315851,32,FLEN)
NAN_BOXED(1153781236,32,FLEN)
NAN_BOXED(1686110176,32,FLEN)
NAN_BOXED(2049315851,32,FLEN)
NAN_BOXED(1153781236,32,FLEN)
NAN_BOXED(1686110192,32,FLEN)
NAN_BOXED(2049315851,32,FLEN)
NAN_BOXED(1153781236,32,FLEN)
NAN_BOXED(1686110200,32,FLEN)
NAN_BOXED(2049315851,32,FLEN)
NAN_BOXED(1153781236,32,FLEN)
NAN_BOXED(1686110204,32,FLEN)
NAN_BOXED(2049315851,32,FLEN)
NAN_BOXED(1153781236,32,FLEN)
NAN_BOXED(1686110206,32,FLEN)
NAN_BOXED(2049315851,32,FLEN)
NAN_BOXED(1153781236,32,FLEN)
NAN_BOXED(1686110207,32,FLEN)
NAN_BOXED(2049315851,32,FLEN)
NAN_BOXED(1153781236,32,FLEN)
NAN_BOXED(2130706433,32,FLEN)
NAN_BOXED(2049315851,32,FLEN)
NAN_BOXED(1153781236,32,FLEN)
NAN_BOXED(2130706435,32,FLEN)
NAN_BOXED(2049315851,32,FLEN)
NAN_BOXED(1153781236,32,FLEN)
NAN_BOXED(2130706439,32,FLEN)
NAN_BOXED(2049315851,32,FLEN)
NAN_BOXED(1153781236,32,FLEN)
NAN_BOXED(2132384153,32,FLEN)
NAN_BOXED(2049315851,32,FLEN)
NAN_BOXED(1153781236,32,FLEN)
NAN_BOXED(2133103177,32,FLEN)
NAN_BOXED(2049315851,32,FLEN)
NAN_BOXED(1153781236,32,FLEN)
NAN_BOXED(2134061875,32,FLEN)
NAN_BOXED(2049315851,32,FLEN)
NAN_BOXED(1153781236,32,FLEN)
NAN_BOXED(2134301549,32,FLEN)
NAN_BOXED(2049315851,32,FLEN)
NAN_BOXED(1153781236,32,FLEN)
NAN_BOXED(2134621115,32,FLEN)
NAN_BOXED(2049315851,32,FLEN)
NAN_BOXED(1153781236,32,FLEN)
NAN_BOXED(2135180356,32,FLEN)
NAN_BOXED(2049315851,32,FLEN)
NAN_BOXED(1153781236,32,FLEN)
NAN_BOXED(2135739596,32,FLEN)
NAN_BOXED(2049315851,32,FLEN)
NAN_BOXED(1153781236,32,FLEN)
NAN_BOXED(2136698294,32,FLEN)
NAN_BOXED(2049315851,32,FLEN)
NAN_BOXED(1153781236,32,FLEN)
NAN_BOXED(2137417318,32,FLEN)
NAN_BOXED(2049315851,32,FLEN)
NAN_BOXED(1153781236,32,FLEN)
NAN_BOXED(2137896667,32,FLEN)
NAN_BOXED(2049315851,32,FLEN)
NAN_BOXED(1153781236,32,FLEN)
NAN_BOXED(2139095032,32,FLEN)
NAN_BOXED(2049315851,32,FLEN)
NAN_BOXED(1153781236,32,FLEN)
NAN_BOXED(2139095036,32,FLEN)
NAN_BOXED(2049315851,32,FLEN)
NAN_BOXED(1153781236,32,FLEN)
NAN_BOXED(2139095038,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(796917760,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(796917761,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(796917763,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(796917767,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(796917775,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(796917791,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(796917823,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(796917887,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(796918015,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(796918271,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(796918783,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(796919807,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(796921855,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(796925951,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(796934143,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(796950527,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(796983295,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(797048831,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(797179903,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(797442047,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(797966335,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(799014911,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(801112063,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(801112064,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(803209216,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(804257792,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(804782080,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(805044224,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(805175296,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(805240832,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(805273600,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(805289984,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(805298176,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(805302272,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(805304320,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(805305344,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(805305856,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(805306112,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(805306240,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(805306304,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(805306336,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(805306352,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(805306360,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(805306364,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(805306366,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(805306367,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2057030025,32,FLEN)
NAN_BOXED(72504975,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2066545231,32,FLEN)
NAN_BOXED(1136488266,32,FLEN)
NAN_BOXED(1912602624,32,FLEN)
NAN_BOXED(2066545231,32,FLEN)
NAN_BOXED(1136488266,32,FLEN)
NAN_BOXED(1912602625,32,FLEN)
NAN_BOXED(2066545231,32,FLEN)
NAN_BOXED(1136488266,32,FLEN)
NAN_BOXED(1912602627,32,FLEN)
NAN_BOXED(2066545231,32,FLEN)
NAN_BOXED(1136488266,32,FLEN)
NAN_BOXED(1912602631,32,FLEN)
NAN_BOXED(2066545231,32,FLEN)
NAN_BOXED(1136488266,32,FLEN)
NAN_BOXED(1912602639,32,FLEN)
NAN_BOXED(2066545231,32,FLEN)
NAN_BOXED(1136488266,32,FLEN)
NAN_BOXED(1912602655,32,FLEN)
NAN_BOXED(2066545231,32,FLEN)
NAN_BOXED(1136488266,32,FLEN)
NAN_BOXED(1912602687,32,FLEN)
NAN_BOXED(2066545231,32,FLEN)
NAN_BOXED(1136488266,32,FLEN)
NAN_BOXED(1912602751,32,FLEN)
NAN_BOXED(2066545231,32,FLEN)
NAN_BOXED(1136488266,32,FLEN)
NAN_BOXED(1912602879,32,FLEN)
NAN_BOXED(2066545231,32,FLEN)
NAN_BOXED(1136488266,32,FLEN)
NAN_BOXED(1912603135,32,FLEN)
NAN_BOXED(2066545231,32,FLEN)
NAN_BOXED(1136488266,32,FLEN)
NAN_BOXED(1912603647,32,FLEN)
NAN_BOXED(2066545231,32,FLEN)
NAN_BOXED(1136488266,32,FLEN)
NAN_BOXED(1912604671,32,FLEN)
NAN_BOXED(2066545231,32,FLEN)
NAN_BOXED(1136488266,32,FLEN)
NAN_BOXED(1912606719,32,FLEN)
NAN_BOXED(2066545231,32,FLEN)
NAN_BOXED(1136488266,32,FLEN)
NAN_BOXED(1912610815,32,FLEN)
NAN_BOXED(2066545231,32,FLEN)
NAN_BOXED(1136488266,32,FLEN)
NAN_BOXED(1912619007,32,FLEN)
NAN_BOXED(2066545231,32,FLEN)
NAN_BOXED(1136488266,32,FLEN)
NAN_BOXED(1912635391,32,FLEN)
NAN_BOXED(2066545231,32,FLEN)
NAN_BOXED(1136488266,32,FLEN)
NAN_BOXED(1912668159,32,FLEN)
NAN_BOXED(2066545231,32,FLEN)
NAN_BOXED(1136488266,32,FLEN)
NAN_BOXED(1912733695,32,FLEN)
NAN_BOXED(2066545231,32,FLEN)
NAN_BOXED(1136488266,32,FLEN)
NAN_BOXED(1912864767,32,FLEN)
NAN_BOXED(2066545231,32,FLEN)
NAN_BOXED(1136488266,32,FLEN)
NAN_BOXED(1913126911,32,FLEN)
NAN_BOXED(2066545231,32,FLEN)
NAN_BOXED(1136488266,32,FLEN)
NAN_BOXED(1913651199,32,FLEN)
NAN_BOXED(2066545231,32,FLEN)
NAN_BOXED(1136488266,32,FLEN)
NAN_BOXED(1914699775,32,FLEN)
NAN_BOXED(2066545231,32,FLEN)
NAN_BOXED(1136488266,32,FLEN)
NAN_BOXED(1916796927,32,FLEN)
NAN_BOXED(2066545231,32,FLEN)
NAN_BOXED(1136488266,32,FLEN)
NAN_BOXED(1916796928,32,FLEN)
NAN_BOXED(2066545231,32,FLEN)
NAN_BOXED(1136488266,32,FLEN)
NAN_BOXED(1918894080,32,FLEN)
NAN_BOXED(2066545231,32,FLEN)
NAN_BOXED(1136488266,32,FLEN)
NAN_BOXED(1919942656,32,FLEN)
NAN_BOXED(2066545231,32,FLEN)
NAN_BOXED(1136488266,32,FLEN)
NAN_BOXED(1920466944,32,FLEN)
NAN_BOXED(2066545231,32,FLEN)
NAN_BOXED(1136488266,32,FLEN)
NAN_BOXED(1920729088,32,FLEN)
NAN_BOXED(2066545231,32,FLEN)
NAN_BOXED(1136488266,32,FLEN)
NAN_BOXED(1920860160,32,FLEN)
NAN_BOXED(2066545231,32,FLEN)
NAN_BOXED(1136488266,32,FLEN)
NAN_BOXED(1920925696,32,FLEN)
NAN_BOXED(2066545231,32,FLEN)
NAN_BOXED(1136488266,32,FLEN)
NAN_BOXED(1920958464,32,FLEN)
NAN_BOXED(2066545231,32,FLEN)
NAN_BOXED(1136488266,32,FLEN)
NAN_BOXED(1920974848,32,FLEN)
NAN_BOXED(2066545231,32,FLEN)
NAN_BOXED(1136488266,32,FLEN)
NAN_BOXED(1920983040,32,FLEN)
NAN_BOXED(2066545231,32,FLEN)
NAN_BOXED(1136488266,32,FLEN)
NAN_BOXED(1920987136,32,FLEN)
NAN_BOXED(2066545231,32,FLEN)
NAN_BOXED(1136488266,32,FLEN)
NAN_BOXED(1920989184,32,FLEN)
NAN_BOXED(2066545231,32,FLEN)
NAN_BOXED(1136488266,32,FLEN)
NAN_BOXED(1920990208,32,FLEN)
NAN_BOXED(2066545231,32,FLEN)
NAN_BOXED(1136488266,32,FLEN)
NAN_BOXED(1920990720,32,FLEN)
NAN_BOXED(2066545231,32,FLEN)
NAN_BOXED(1136488266,32,FLEN)
NAN_BOXED(1920990976,32,FLEN)
NAN_BOXED(2066545231,32,FLEN)
NAN_BOXED(1136488266,32,FLEN)
NAN_BOXED(1920991104,32,FLEN)
NAN_BOXED(2066545231,32,FLEN)
NAN_BOXED(1136488266,32,FLEN)
NAN_BOXED(1920991168,32,FLEN)
NAN_BOXED(2066545231,32,FLEN)
NAN_BOXED(1136488266,32,FLEN)
NAN_BOXED(1920991200,32,FLEN)
NAN_BOXED(2066545231,32,FLEN)
NAN_BOXED(1136488266,32,FLEN)
NAN_BOXED(1920991216,32,FLEN)
NAN_BOXED(2066545231,32,FLEN)
NAN_BOXED(1136488266,32,FLEN)
NAN_BOXED(1920991224,32,FLEN)
NAN_BOXED(2066545231,32,FLEN)
NAN_BOXED(1136488266,32,FLEN)
NAN_BOXED(1920991228,32,FLEN)
NAN_BOXED(2066545231,32,FLEN)
NAN_BOXED(1136488266,32,FLEN)
NAN_BOXED(1920991230,32,FLEN)
NAN_BOXED(2066545231,32,FLEN)
NAN_BOXED(1136488266,32,FLEN)
NAN_BOXED(1920991231,32,FLEN)
NAN_BOXED(2066545231,32,FLEN)
NAN_BOXED(1136488266,32,FLEN)
NAN_BOXED(2130706433,32,FLEN)
NAN_BOXED(2066545231,32,FLEN)
NAN_BOXED(1136488266,32,FLEN)
NAN_BOXED(2130706435,32,FLEN)
NAN_BOXED(2066545231,32,FLEN)
NAN_BOXED(1136488266,32,FLEN)
NAN_BOXED(2130706439,32,FLEN)
NAN_BOXED(2066545231,32,FLEN)
NAN_BOXED(1136488266,32,FLEN)
NAN_BOXED(2132384153,32,FLEN)
NAN_BOXED(2066545231,32,FLEN)
NAN_BOXED(1136488266,32,FLEN)
NAN_BOXED(2133103177,32,FLEN)
NAN_BOXED(2066545231,32,FLEN)
NAN_BOXED(1136488266,32,FLEN)
NAN_BOXED(2134061875,32,FLEN)
NAN_BOXED(2066545231,32,FLEN)
NAN_BOXED(1136488266,32,FLEN)
NAN_BOXED(2134301549,32,FLEN)
NAN_BOXED(2066545231,32,FLEN)
NAN_BOXED(1136488266,32,FLEN)
NAN_BOXED(2134621115,32,FLEN)
NAN_BOXED(2066545231,32,FLEN)
NAN_BOXED(1136488266,32,FLEN)
NAN_BOXED(2135180356,32,FLEN)
NAN_BOXED(2066545231,32,FLEN)
NAN_BOXED(1136488266,32,FLEN)
NAN_BOXED(2135739596,32,FLEN)
NAN_BOXED(2066545231,32,FLEN)
NAN_BOXED(1136488266,32,FLEN)
NAN_BOXED(2136698294,32,FLEN)
NAN_BOXED(2066545231,32,FLEN)
NAN_BOXED(1136488266,32,FLEN)
NAN_BOXED(2137417318,32,FLEN)
NAN_BOXED(2066545231,32,FLEN)
NAN_BOXED(1136488266,32,FLEN)
NAN_BOXED(2137896667,32,FLEN)
NAN_BOXED(2066545231,32,FLEN)
NAN_BOXED(1136488266,32,FLEN)
NAN_BOXED(2139095032,32,FLEN)
NAN_BOXED(2066545231,32,FLEN)
NAN_BOXED(1136488266,32,FLEN)
NAN_BOXED(2139095036,32,FLEN)
NAN_BOXED(2066545231,32,FLEN)
NAN_BOXED(1136488266,32,FLEN)
NAN_BOXED(2139095038,32,FLEN)
NAN_BOXED(2067693327,32,FLEN)
NAN_BOXED(1135346568,32,FLEN)
NAN_BOXED(1769996288,32,FLEN)
NAN_BOXED(2067693327,32,FLEN)
NAN_BOXED(1135346568,32,FLEN)
NAN_BOXED(1769996289,32,FLEN)
NAN_BOXED(2067693327,32,FLEN)
NAN_BOXED(1135346568,32,FLEN)
NAN_BOXED(1769996291,32,FLEN)
NAN_BOXED(2067693327,32,FLEN)
NAN_BOXED(1135346568,32,FLEN)
NAN_BOXED(1769996295,32,FLEN)
NAN_BOXED(2067693327,32,FLEN)
NAN_BOXED(1135346568,32,FLEN)
NAN_BOXED(1769996303,32,FLEN)
NAN_BOXED(2067693327,32,FLEN)
NAN_BOXED(1135346568,32,FLEN)
NAN_BOXED(1769996319,32,FLEN)
NAN_BOXED(2067693327,32,FLEN)
NAN_BOXED(1135346568,32,FLEN)
NAN_BOXED(1769996351,32,FLEN)
NAN_BOXED(2067693327,32,FLEN)
NAN_BOXED(1135346568,32,FLEN)
NAN_BOXED(1769996415,32,FLEN)
NAN_BOXED(2067693327,32,FLEN)
NAN_BOXED(1135346568,32,FLEN)
NAN_BOXED(1769996543,32,FLEN)
NAN_BOXED(2067693327,32,FLEN)
NAN_BOXED(1135346568,32,FLEN)
NAN_BOXED(1769996799,32,FLEN)
NAN_BOXED(2067693327,32,FLEN)
NAN_BOXED(1135346568,32,FLEN)
NAN_BOXED(1769997311,32,FLEN)
NAN_BOXED(2067693327,32,FLEN)
NAN_BOXED(1135346568,32,FLEN)
NAN_BOXED(1769998335,32,FLEN)
NAN_BOXED(2067693327,32,FLEN)
NAN_BOXED(1135346568,32,FLEN)
NAN_BOXED(1770000383,32,FLEN)
NAN_BOXED(2067693327,32,FLEN)
NAN_BOXED(1135346568,32,FLEN)
NAN_BOXED(1770004479,32,FLEN)
NAN_BOXED(2067693327,32,FLEN)
NAN_BOXED(1135346568,32,FLEN)
NAN_BOXED(1770012671,32,FLEN)
NAN_BOXED(2067693327,32,FLEN)
NAN_BOXED(1135346568,32,FLEN)
NAN_BOXED(1770029055,32,FLEN)
NAN_BOXED(2067693327,32,FLEN)
NAN_BOXED(1135346568,32,FLEN)
NAN_BOXED(1770061823,32,FLEN)
NAN_BOXED(2067693327,32,FLEN)
NAN_BOXED(1135346568,32,FLEN)
NAN_BOXED(1770127359,32,FLEN)
NAN_BOXED(2067693327,32,FLEN)
NAN_BOXED(1135346568,32,FLEN)
NAN_BOXED(1770258431,32,FLEN)
NAN_BOXED(2067693327,32,FLEN)
NAN_BOXED(1135346568,32,FLEN)
NAN_BOXED(1770520575,32,FLEN)
NAN_BOXED(2067693327,32,FLEN)
NAN_BOXED(1135346568,32,FLEN)
NAN_BOXED(1771044863,32,FLEN)
NAN_BOXED(2067693327,32,FLEN)
NAN_BOXED(1135346568,32,FLEN)
NAN_BOXED(1772093439,32,FLEN)
NAN_BOXED(2067693327,32,FLEN)
NAN_BOXED(1135346568,32,FLEN)
NAN_BOXED(1774190591,32,FLEN)
NAN_BOXED(2067693327,32,FLEN)
NAN_BOXED(1135346568,32,FLEN)
NAN_BOXED(1774190592,32,FLEN)
NAN_BOXED(2067693327,32,FLEN)
NAN_BOXED(1135346568,32,FLEN)
NAN_BOXED(1776287744,32,FLEN)
NAN_BOXED(2067693327,32,FLEN)
NAN_BOXED(1135346568,32,FLEN)
NAN_BOXED(1777336320,32,FLEN)
NAN_BOXED(2067693327,32,FLEN)
NAN_BOXED(1135346568,32,FLEN)
NAN_BOXED(1777860608,32,FLEN)
NAN_BOXED(2067693327,32,FLEN)
NAN_BOXED(1135346568,32,FLEN)
NAN_BOXED(1778122752,32,FLEN)
NAN_BOXED(2067693327,32,FLEN)
NAN_BOXED(1135346568,32,FLEN)
NAN_BOXED(1778253824,32,FLEN)
NAN_BOXED(2067693327,32,FLEN)
NAN_BOXED(1135346568,32,FLEN)
NAN_BOXED(1778319360,32,FLEN)
NAN_BOXED(2067693327,32,FLEN)
NAN_BOXED(1135346568,32,FLEN)
NAN_BOXED(1778352128,32,FLEN)
NAN_BOXED(2067693327,32,FLEN)
NAN_BOXED(1135346568,32,FLEN)
NAN_BOXED(1778368512,32,FLEN)
NAN_BOXED(2067693327,32,FLEN)
NAN_BOXED(1135346568,32,FLEN)
NAN_BOXED(1778376704,32,FLEN)
NAN_BOXED(2067693327,32,FLEN)
NAN_BOXED(1135346568,32,FLEN)
NAN_BOXED(1778380800,32,FLEN)
NAN_BOXED(2067693327,32,FLEN)
NAN_BOXED(1135346568,32,FLEN)
NAN_BOXED(1778382848,32,FLEN)
NAN_BOXED(2067693327,32,FLEN)
NAN_BOXED(1135346568,32,FLEN)
NAN_BOXED(1778383872,32,FLEN)
NAN_BOXED(2067693327,32,FLEN)
NAN_BOXED(1135346568,32,FLEN)
NAN_BOXED(1778384384,32,FLEN)
NAN_BOXED(2067693327,32,FLEN)
NAN_BOXED(1135346568,32,FLEN)
NAN_BOXED(1778384640,32,FLEN)
NAN_BOXED(2067693327,32,FLEN)
NAN_BOXED(1135346568,32,FLEN)
NAN_BOXED(1778384768,32,FLEN)
NAN_BOXED(2067693327,32,FLEN)
NAN_BOXED(1135346568,32,FLEN)
NAN_BOXED(1778384832,32,FLEN)
NAN_BOXED(2067693327,32,FLEN)
NAN_BOXED(1135346568,32,FLEN)
NAN_BOXED(1778384864,32,FLEN)
NAN_BOXED(2067693327,32,FLEN)
NAN_BOXED(1135346568,32,FLEN)
NAN_BOXED(1778384880,32,FLEN)
NAN_BOXED(2067693327,32,FLEN)
NAN_BOXED(1135346568,32,FLEN)
NAN_BOXED(1778384888,32,FLEN)
NAN_BOXED(2067693327,32,FLEN)
NAN_BOXED(1135346568,32,FLEN)
NAN_BOXED(1778384892,32,FLEN)
NAN_BOXED(2067693327,32,FLEN)
NAN_BOXED(1135346568,32,FLEN)
NAN_BOXED(1778384894,32,FLEN)
NAN_BOXED(2067693327,32,FLEN)
NAN_BOXED(1135346568,32,FLEN)
NAN_BOXED(1778384895,32,FLEN)
NAN_BOXED(2067693327,32,FLEN)
NAN_BOXED(1135346568,32,FLEN)
NAN_BOXED(2130706433,32,FLEN)
NAN_BOXED(2067693327,32,FLEN)
NAN_BOXED(1135346568,32,FLEN)
NAN_BOXED(2130706435,32,FLEN)
NAN_BOXED(2067693327,32,FLEN)
NAN_BOXED(1135346568,32,FLEN)
NAN_BOXED(2130706439,32,FLEN)
NAN_BOXED(2067693327,32,FLEN)
NAN_BOXED(1135346568,32,FLEN)
NAN_BOXED(2132384153,32,FLEN)
NAN_BOXED(2067693327,32,FLEN)
NAN_BOXED(1135346568,32,FLEN)
NAN_BOXED(2133103177,32,FLEN)
NAN_BOXED(2067693327,32,FLEN)
NAN_BOXED(1135346568,32,FLEN)
NAN_BOXED(2134061875,32,FLEN)
NAN_BOXED(2067693327,32,FLEN)
NAN_BOXED(1135346568,32,FLEN)
NAN_BOXED(2134301549,32,FLEN)
NAN_BOXED(2067693327,32,FLEN)
NAN_BOXED(1135346568,32,FLEN)
NAN_BOXED(2134621115,32,FLEN)
NAN_BOXED(2067693327,32,FLEN)
NAN_BOXED(1135346568,32,FLEN)
NAN_BOXED(2135180356,32,FLEN)
NAN_BOXED(2067693327,32,FLEN)
NAN_BOXED(1135346568,32,FLEN)
NAN_BOXED(2135739596,32,FLEN)
NAN_BOXED(2067693327,32,FLEN)
NAN_BOXED(1135346568,32,FLEN)
NAN_BOXED(2136698294,32,FLEN)
NAN_BOXED(2067693327,32,FLEN)
NAN_BOXED(1135346568,32,FLEN)
NAN_BOXED(2137417318,32,FLEN)
NAN_BOXED(2067693327,32,FLEN)
NAN_BOXED(1135346568,32,FLEN)
NAN_BOXED(2137896667,32,FLEN)
NAN_BOXED(2067693327,32,FLEN)
NAN_BOXED(1135346568,32,FLEN)
NAN_BOXED(2139095032,32,FLEN)
NAN_BOXED(2067693327,32,FLEN)
NAN_BOXED(1135346568,32,FLEN)
NAN_BOXED(2139095036,32,FLEN)
NAN_BOXED(2067693327,32,FLEN)
NAN_BOXED(1135346568,32,FLEN)
NAN_BOXED(2139095038,32,FLEN)
NAN_BOXED(2078423158,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1,32,FLEN)
NAN_BOXED(2078423158,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3,32,FLEN)
NAN_BOXED(2078423158,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7,32,FLEN)
NAN_BOXED(2078423158,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1677721,32,FLEN)
NAN_BOXED(2078423158,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2396745,32,FLEN)
NAN_BOXED(2078423158,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3355443,32,FLEN)
NAN_BOXED(2078423158,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3595117,32,FLEN)
NAN_BOXED(2078423158,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3914683,32,FLEN)
NAN_BOXED(2078423158,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(4473924,32,FLEN)
NAN_BOXED(2078423158,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5033164,32,FLEN)
NAN_BOXED(2078423158,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5991862,32,FLEN)
NAN_BOXED(2078423158,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(6710886,32,FLEN)
NAN_BOXED(2078423158,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7190235,32,FLEN)
NAN_BOXED(2078423158,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388600,32,FLEN)
NAN_BOXED(2078423158,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388604,32,FLEN)
NAN_BOXED(2078423158,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388606,32,FLEN)
NAN_BOXED(2078423158,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159383552,32,FLEN)
NAN_BOXED(2078423158,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159383553,32,FLEN)
NAN_BOXED(2078423158,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159383555,32,FLEN)
NAN_BOXED(2078423158,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159383559,32,FLEN)
NAN_BOXED(2078423158,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159383567,32,FLEN)
NAN_BOXED(2078423158,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159383583,32,FLEN)
NAN_BOXED(2078423158,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159383615,32,FLEN)
NAN_BOXED(2078423158,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159383679,32,FLEN)
NAN_BOXED(2078423158,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159383807,32,FLEN)
NAN_BOXED(2078423158,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159384063,32,FLEN)
NAN_BOXED(2078423158,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159384575,32,FLEN)
NAN_BOXED(2078423158,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159385599,32,FLEN)
NAN_BOXED(2078423158,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159387647,32,FLEN)
NAN_BOXED(2078423158,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159391743,32,FLEN)
NAN_BOXED(2078423158,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159399935,32,FLEN)
NAN_BOXED(2078423158,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159416319,32,FLEN)
NAN_BOXED(2078423158,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159449087,32,FLEN)
NAN_BOXED(2078423158,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159514623,32,FLEN)
NAN_BOXED(2078423158,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159645695,32,FLEN)
NAN_BOXED(2078423158,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159907839,32,FLEN)
NAN_BOXED(2078423158,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(160432127,32,FLEN)
NAN_BOXED(2078423158,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(161480703,32,FLEN)
NAN_BOXED(2078423158,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(163577855,32,FLEN)
NAN_BOXED(2078423158,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(163577856,32,FLEN)
NAN_BOXED(2078423158,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(165675008,32,FLEN)
NAN_BOXED(2078423158,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(166723584,32,FLEN)
NAN_BOXED(2078423158,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(167247872,32,FLEN)
NAN_BOXED(2078423158,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(167510016,32,FLEN)
NAN_BOXED(2078423158,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(167641088,32,FLEN)
NAN_BOXED(2078423158,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(167706624,32,FLEN)
NAN_BOXED(2078423158,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(167739392,32,FLEN)
NAN_BOXED(2078423158,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(167755776,32,FLEN)
NAN_BOXED(2078423158,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(167763968,32,FLEN)
NAN_BOXED(2078423158,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(167768064,32,FLEN)
NAN_BOXED(2078423158,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(167770112,32,FLEN)
NAN_BOXED(2078423158,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(167771136,32,FLEN)
NAN_BOXED(2078423158,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(167771648,32,FLEN)
NAN_BOXED(2078423158,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(167771904,32,FLEN)
NAN_BOXED(2078423158,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(167772032,32,FLEN)
NAN_BOXED(2078423158,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(167772096,32,FLEN)
NAN_BOXED(2078423158,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(167772128,32,FLEN)
NAN_BOXED(2078423158,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(167772144,32,FLEN)
NAN_BOXED(2078423158,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(167772152,32,FLEN)
NAN_BOXED(2078423158,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(167772156,32,FLEN)
NAN_BOXED(2078423158,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(167772158,32,FLEN)
NAN_BOXED(2078423158,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(167772159,32,FLEN)
NAN_BOXED(2079569954,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483649,32,FLEN)
NAN_BOXED(2079569954,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483651,32,FLEN)
NAN_BOXED(2079569954,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483655,32,FLEN)
NAN_BOXED(2079569954,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149161369,32,FLEN)
NAN_BOXED(2079569954,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149880393,32,FLEN)
NAN_BOXED(2079569954,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2150839091,32,FLEN)
NAN_BOXED(2079569954,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151078765,32,FLEN)
NAN_BOXED(2079569954,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151398331,32,FLEN)
NAN_BOXED(2079569954,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151957572,32,FLEN)
NAN_BOXED(2079569954,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2152516812,32,FLEN)
NAN_BOXED(2079569954,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2153475510,32,FLEN)
NAN_BOXED(2079569954,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154194534,32,FLEN)
NAN_BOXED(2079569954,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154673883,32,FLEN)
NAN_BOXED(2079569954,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872248,32,FLEN)
NAN_BOXED(2079569954,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872252,32,FLEN)
NAN_BOXED(2079569954,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872254,32,FLEN)
NAN_BOXED(2079569954,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2281701376,32,FLEN)
NAN_BOXED(2079569954,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2281701377,32,FLEN)
NAN_BOXED(2079569954,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2281701379,32,FLEN)
NAN_BOXED(2079569954,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2281701383,32,FLEN)
NAN_BOXED(2079569954,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2281701391,32,FLEN)
NAN_BOXED(2079569954,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2281701407,32,FLEN)
NAN_BOXED(2079569954,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2281701439,32,FLEN)
NAN_BOXED(2079569954,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2281701503,32,FLEN)
NAN_BOXED(2079569954,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2281701631,32,FLEN)
NAN_BOXED(2079569954,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2281701887,32,FLEN)
NAN_BOXED(2079569954,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2281702399,32,FLEN)
NAN_BOXED(2079569954,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2281703423,32,FLEN)
NAN_BOXED(2079569954,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2281705471,32,FLEN)
NAN_BOXED(2079569954,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2281709567,32,FLEN)
NAN_BOXED(2079569954,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2281717759,32,FLEN)
NAN_BOXED(2079569954,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2281734143,32,FLEN)
NAN_BOXED(2079569954,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2281766911,32,FLEN)
NAN_BOXED(2079569954,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2281832447,32,FLEN)
NAN_BOXED(2079569954,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2281963519,32,FLEN)
NAN_BOXED(2079569954,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2282225663,32,FLEN)
NAN_BOXED(2079569954,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2282749951,32,FLEN)
NAN_BOXED(2079569954,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2283798527,32,FLEN)
NAN_BOXED(2079569954,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2285895679,32,FLEN)
NAN_BOXED(2079569954,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2285895680,32,FLEN)
NAN_BOXED(2079569954,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2287992832,32,FLEN)
NAN_BOXED(2079569954,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2289041408,32,FLEN)
NAN_BOXED(2079569954,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2289565696,32,FLEN)
NAN_BOXED(2079569954,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2289827840,32,FLEN)
NAN_BOXED(2079569954,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2289958912,32,FLEN)
NAN_BOXED(2079569954,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290024448,32,FLEN)
NAN_BOXED(2079569954,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290057216,32,FLEN)
NAN_BOXED(2079569954,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290073600,32,FLEN)
NAN_BOXED(2079569954,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290081792,32,FLEN)
NAN_BOXED(2079569954,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290085888,32,FLEN)
NAN_BOXED(2079569954,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290087936,32,FLEN)
NAN_BOXED(2079569954,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290088960,32,FLEN)
NAN_BOXED(2079569954,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290089472,32,FLEN)
NAN_BOXED(2079569954,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290089728,32,FLEN)
NAN_BOXED(2079569954,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290089856,32,FLEN)
NAN_BOXED(2079569954,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290089920,32,FLEN)
NAN_BOXED(2079569954,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290089952,32,FLEN)
NAN_BOXED(2079569954,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290089968,32,FLEN)
NAN_BOXED(2079569954,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290089976,32,FLEN)
NAN_BOXED(2079569954,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290089980,32,FLEN)
NAN_BOXED(2079569954,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290089982,32,FLEN)
NAN_BOXED(2079569954,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290089983,32,FLEN)
NAN_BOXED(2080446846,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1,32,FLEN)
NAN_BOXED(2080446846,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3,32,FLEN)
NAN_BOXED(2080446846,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7,32,FLEN)
NAN_BOXED(2080446846,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1677721,32,FLEN)
NAN_BOXED(2080446846,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2396745,32,FLEN)
NAN_BOXED(2080446846,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3355443,32,FLEN)
NAN_BOXED(2080446846,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3595117,32,FLEN)
NAN_BOXED(2080446846,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3914683,32,FLEN)
NAN_BOXED(2080446846,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(4473924,32,FLEN)
NAN_BOXED(2080446846,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5033164,32,FLEN)
NAN_BOXED(2080446846,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5991862,32,FLEN)
NAN_BOXED(2080446846,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(6710886,32,FLEN)
NAN_BOXED(2080446846,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7190235,32,FLEN)
NAN_BOXED(2080446846,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388600,32,FLEN)
NAN_BOXED(2080446846,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388604,32,FLEN)
NAN_BOXED(2080446846,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388606,32,FLEN)
NAN_BOXED(2080446846,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(41943040,32,FLEN)
NAN_BOXED(2080446846,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(41943041,32,FLEN)
NAN_BOXED(2080446846,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(41943043,32,FLEN)
NAN_BOXED(2080446846,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(41943047,32,FLEN)
NAN_BOXED(2080446846,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(41943055,32,FLEN)
NAN_BOXED(2080446846,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(41943071,32,FLEN)
NAN_BOXED(2080446846,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(41943103,32,FLEN)
NAN_BOXED(2080446846,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(41943167,32,FLEN)
NAN_BOXED(2080446846,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(41943295,32,FLEN)
NAN_BOXED(2080446846,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(41943551,32,FLEN)
NAN_BOXED(2080446846,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(41944063,32,FLEN)
NAN_BOXED(2080446846,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(41945087,32,FLEN)
NAN_BOXED(2080446846,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(41947135,32,FLEN)
NAN_BOXED(2080446846,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(41951231,32,FLEN)
NAN_BOXED(2080446846,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(41959423,32,FLEN)
NAN_BOXED(2080446846,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(41975807,32,FLEN)
NAN_BOXED(2080446846,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(42008575,32,FLEN)
NAN_BOXED(2080446846,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(42074111,32,FLEN)
NAN_BOXED(2080446846,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(42205183,32,FLEN)
NAN_BOXED(2080446846,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(42467327,32,FLEN)
NAN_BOXED(2080446846,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(42991615,32,FLEN)
NAN_BOXED(2080446846,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(44040191,32,FLEN)
NAN_BOXED(2080446846,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(46137343,32,FLEN)
NAN_BOXED(2080446846,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(46137344,32,FLEN)
NAN_BOXED(2080446846,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(48234496,32,FLEN)
NAN_BOXED(2080446846,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(49283072,32,FLEN)
NAN_BOXED(2080446846,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(49807360,32,FLEN)
NAN_BOXED(2080446846,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50069504,32,FLEN)
NAN_BOXED(2080446846,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50200576,32,FLEN)
NAN_BOXED(2080446846,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50266112,32,FLEN)
NAN_BOXED(2080446846,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50298880,32,FLEN)
NAN_BOXED(2080446846,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50315264,32,FLEN)
NAN_BOXED(2080446846,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50323456,32,FLEN)
NAN_BOXED(2080446846,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50327552,32,FLEN)
NAN_BOXED(2080446846,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50329600,32,FLEN)
NAN_BOXED(2080446846,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50330624,32,FLEN)
NAN_BOXED(2080446846,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50331136,32,FLEN)
NAN_BOXED(2080446846,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50331392,32,FLEN)
NAN_BOXED(2080446846,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50331520,32,FLEN)
NAN_BOXED(2080446846,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50331584,32,FLEN)
NAN_BOXED(2080446846,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50331616,32,FLEN)
NAN_BOXED(2080446846,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50331632,32,FLEN)
NAN_BOXED(2080446846,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50331640,32,FLEN)
NAN_BOXED(2080446846,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50331644,32,FLEN)
NAN_BOXED(2080446846,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50331646,32,FLEN)
NAN_BOXED(2080446846,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50331647,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(562036736,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(562036737,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(562036739,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(562036743,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(562036751,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(562036767,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(562036799,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(562036863,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(562036991,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(562037247,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(562037759,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(562038783,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(562040831,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(562044927,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(562053119,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(562069503,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(562102271,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(562167807,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(562298879,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(562561023,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(563085311,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(564133887,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(566231039,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(566231040,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(568328192,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(569376768,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(569901056,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(570163200,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(570294272,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(570359808,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(570392576,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(570408960,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(570417152,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(570421248,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(570423296,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(570424320,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(570424832,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(570425088,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(570425216,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(570425280,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(570425312,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(570425328,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(570425336,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(570425340,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(570425342,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(570425343,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2081892720,32,FLEN)
NAN_BOXED(47760948,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3363831808,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3363831809,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3363831811,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3363831815,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3363831823,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3363831839,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3363831871,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3363831935,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3363832063,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3363832319,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3363832831,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3363833855,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3363835903,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3363839999,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3363848191,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3363864575,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3363897343,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3363962879,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3364093951,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3364356095,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3364880383,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3365928959,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3368026111,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3368026112,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3370123264,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3371171840,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3371696128,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3371958272,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3372089344,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3372154880,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3372187648,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3372204032,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3372212224,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3372216320,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3372218368,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3372219392,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3372219904,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3372220160,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3372220288,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3372220352,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3372220384,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3372220400,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3372220408,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3372220412,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3372220414,32,FLEN)
NAN_BOXED(2083701896,32,FLEN)
NAN_BOXED(2193050784,32,FLEN)
NAN_BOXED(3372220415,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2868903936,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2868903937,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2868903939,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2868903943,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2868903951,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2868903967,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2868903999,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2868904063,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2868904191,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2868904447,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2868904959,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2868905983,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2868908031,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2868912127,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2868920319,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2868936703,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2868969471,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2869035007,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2869166079,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2869428223,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2869952511,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2871001087,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2873098239,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2873098240,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2875195392,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2876243968,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2876768256,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2877030400,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2877161472,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2877227008,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2877259776,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2877276160,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2877284352,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2877288448,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2877290496,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2877291520,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2877292032,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2877292288,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2877292416,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2877292480,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2877292512,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2877292528,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2877292536,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2877292540,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2877292542,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(2877292543,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2085837603,32,FLEN)
NAN_BOXED(2191198584,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2089037495,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483649,32,FLEN)
NAN_BOXED(2089037495,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483651,32,FLEN)
NAN_BOXED(2089037495,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483655,32,FLEN)
NAN_BOXED(2089037495,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149161369,32,FLEN)
NAN_BOXED(2089037495,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149880393,32,FLEN)
NAN_BOXED(2089037495,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2150839091,32,FLEN)
NAN_BOXED(2089037495,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151078765,32,FLEN)
NAN_BOXED(2089037495,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151398331,32,FLEN)
NAN_BOXED(2089037495,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151957572,32,FLEN)
NAN_BOXED(2089037495,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2152516812,32,FLEN)
NAN_BOXED(2089037495,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2153475510,32,FLEN)
NAN_BOXED(2089037495,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154194534,32,FLEN)
NAN_BOXED(2089037495,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154673883,32,FLEN)
NAN_BOXED(2089037495,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872248,32,FLEN)
NAN_BOXED(2089037495,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872252,32,FLEN)
NAN_BOXED(2089037495,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872254,32,FLEN)
NAN_BOXED(2089037495,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2273312768,32,FLEN)
NAN_BOXED(2089037495,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2273312769,32,FLEN)
NAN_BOXED(2089037495,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2273312771,32,FLEN)
NAN_BOXED(2089037495,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2273312775,32,FLEN)
NAN_BOXED(2089037495,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2273312783,32,FLEN)
NAN_BOXED(2089037495,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2273312799,32,FLEN)
NAN_BOXED(2089037495,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2273312831,32,FLEN)
NAN_BOXED(2089037495,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2273312895,32,FLEN)
NAN_BOXED(2089037495,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2273313023,32,FLEN)
NAN_BOXED(2089037495,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2273313279,32,FLEN)
NAN_BOXED(2089037495,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2273313791,32,FLEN)
NAN_BOXED(2089037495,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2273314815,32,FLEN)
NAN_BOXED(2089037495,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2273316863,32,FLEN)
NAN_BOXED(2089037495,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2273320959,32,FLEN)
NAN_BOXED(2089037495,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2273329151,32,FLEN)
NAN_BOXED(2089037495,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2273345535,32,FLEN)
NAN_BOXED(2089037495,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2273378303,32,FLEN)
NAN_BOXED(2089037495,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2273443839,32,FLEN)
NAN_BOXED(2089037495,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2273574911,32,FLEN)
NAN_BOXED(2089037495,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2273837055,32,FLEN)
NAN_BOXED(2089037495,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2274361343,32,FLEN)
NAN_BOXED(2089037495,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2275409919,32,FLEN)
NAN_BOXED(2089037495,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2277507071,32,FLEN)
NAN_BOXED(2089037495,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2277507072,32,FLEN)
NAN_BOXED(2089037495,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2279604224,32,FLEN)
NAN_BOXED(2089037495,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2280652800,32,FLEN)
NAN_BOXED(2089037495,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2281177088,32,FLEN)
NAN_BOXED(2089037495,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2281439232,32,FLEN)
NAN_BOXED(2089037495,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2281570304,32,FLEN)
NAN_BOXED(2089037495,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2281635840,32,FLEN)
NAN_BOXED(2089037495,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2281668608,32,FLEN)
NAN_BOXED(2089037495,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2281684992,32,FLEN)
NAN_BOXED(2089037495,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2281693184,32,FLEN)
NAN_BOXED(2089037495,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2281697280,32,FLEN)
NAN_BOXED(2089037495,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2281699328,32,FLEN)
NAN_BOXED(2089037495,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2281700352,32,FLEN)
NAN_BOXED(2089037495,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2281700864,32,FLEN)
NAN_BOXED(2089037495,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2281701120,32,FLEN)
NAN_BOXED(2089037495,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2281701248,32,FLEN)
NAN_BOXED(2089037495,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2281701312,32,FLEN)
NAN_BOXED(2089037495,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2281701344,32,FLEN)
NAN_BOXED(2089037495,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2281701360,32,FLEN)
NAN_BOXED(2089037495,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2281701368,32,FLEN)
NAN_BOXED(2089037495,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2281701372,32,FLEN)
NAN_BOXED(2089037495,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2281701374,32,FLEN)
NAN_BOXED(2089037495,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2281701375,32,FLEN)
NAN_BOXED(2089362852,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1,32,FLEN)
NAN_BOXED(2089362852,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3,32,FLEN)
NAN_BOXED(2089362852,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7,32,FLEN)
NAN_BOXED(2089362852,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1677721,32,FLEN)
NAN_BOXED(2089362852,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2396745,32,FLEN)
NAN_BOXED(2089362852,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3355443,32,FLEN)
NAN_BOXED(2089362852,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3595117,32,FLEN)
NAN_BOXED(2089362852,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3914683,32,FLEN)
NAN_BOXED(2089362852,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(4473924,32,FLEN)
NAN_BOXED(2089362852,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5033164,32,FLEN)
NAN_BOXED(2089362852,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5991862,32,FLEN)
NAN_BOXED(2089362852,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(6710886,32,FLEN)
NAN_BOXED(2089362852,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7190235,32,FLEN)
NAN_BOXED(2089362852,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388600,32,FLEN)
NAN_BOXED(2089362852,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388604,32,FLEN)
NAN_BOXED(2089362852,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388606,32,FLEN)
NAN_BOXED(2089362852,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142606336,32,FLEN)
NAN_BOXED(2089362852,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142606337,32,FLEN)
NAN_BOXED(2089362852,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142606339,32,FLEN)
NAN_BOXED(2089362852,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142606343,32,FLEN)
NAN_BOXED(2089362852,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142606351,32,FLEN)
NAN_BOXED(2089362852,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142606367,32,FLEN)
NAN_BOXED(2089362852,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142606399,32,FLEN)
NAN_BOXED(2089362852,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142606463,32,FLEN)
NAN_BOXED(2089362852,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142606591,32,FLEN)
NAN_BOXED(2089362852,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142606847,32,FLEN)
NAN_BOXED(2089362852,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142607359,32,FLEN)
NAN_BOXED(2089362852,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142608383,32,FLEN)
NAN_BOXED(2089362852,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142610431,32,FLEN)
NAN_BOXED(2089362852,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142614527,32,FLEN)
NAN_BOXED(2089362852,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142622719,32,FLEN)
NAN_BOXED(2089362852,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142639103,32,FLEN)
NAN_BOXED(2089362852,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142671871,32,FLEN)
NAN_BOXED(2089362852,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142737407,32,FLEN)
NAN_BOXED(2089362852,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142868479,32,FLEN)
NAN_BOXED(2089362852,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(143130623,32,FLEN)
NAN_BOXED(2089362852,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(143654911,32,FLEN)
NAN_BOXED(2089362852,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(144703487,32,FLEN)
NAN_BOXED(2089362852,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(146800639,32,FLEN)
NAN_BOXED(2089362852,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(146800640,32,FLEN)
NAN_BOXED(2089362852,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(148897792,32,FLEN)
NAN_BOXED(2089362852,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(149946368,32,FLEN)
NAN_BOXED(2089362852,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150470656,32,FLEN)
NAN_BOXED(2089362852,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150732800,32,FLEN)
NAN_BOXED(2089362852,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150863872,32,FLEN)
NAN_BOXED(2089362852,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150929408,32,FLEN)
NAN_BOXED(2089362852,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150962176,32,FLEN)
NAN_BOXED(2089362852,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150978560,32,FLEN)
NAN_BOXED(2089362852,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150986752,32,FLEN)
NAN_BOXED(2089362852,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150990848,32,FLEN)
NAN_BOXED(2089362852,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150992896,32,FLEN)
NAN_BOXED(2089362852,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150993920,32,FLEN)
NAN_BOXED(2089362852,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150994432,32,FLEN)
NAN_BOXED(2089362852,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150994688,32,FLEN)
NAN_BOXED(2089362852,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150994816,32,FLEN)
NAN_BOXED(2089362852,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150994880,32,FLEN)
NAN_BOXED(2089362852,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150994912,32,FLEN)
NAN_BOXED(2089362852,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150994928,32,FLEN)
NAN_BOXED(2089362852,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150994936,32,FLEN)
NAN_BOXED(2089362852,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150994940,32,FLEN)
NAN_BOXED(2089362852,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150994942,32,FLEN)
NAN_BOXED(2089362852,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150994943,32,FLEN)
NAN_BOXED(2090202944,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1,32,FLEN)
NAN_BOXED(2090202944,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3,32,FLEN)
NAN_BOXED(2090202944,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7,32,FLEN)
NAN_BOXED(2090202944,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1677721,32,FLEN)
NAN_BOXED(2090202944,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2396745,32,FLEN)
NAN_BOXED(2090202944,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3355443,32,FLEN)
NAN_BOXED(2090202944,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3595117,32,FLEN)
NAN_BOXED(2090202944,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3914683,32,FLEN)
NAN_BOXED(2090202944,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(4473924,32,FLEN)
NAN_BOXED(2090202944,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5033164,32,FLEN)
NAN_BOXED(2090202944,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5991862,32,FLEN)
NAN_BOXED(2090202944,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(6710886,32,FLEN)
NAN_BOXED(2090202944,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7190235,32,FLEN)
NAN_BOXED(2090202944,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388600,32,FLEN)
NAN_BOXED(2090202944,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388604,32,FLEN)
NAN_BOXED(2090202944,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388606,32,FLEN)
NAN_BOXED(2090202944,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218103808,32,FLEN)
NAN_BOXED(2090202944,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218103809,32,FLEN)
NAN_BOXED(2090202944,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218103811,32,FLEN)
NAN_BOXED(2090202944,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218103815,32,FLEN)
NAN_BOXED(2090202944,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218103823,32,FLEN)
NAN_BOXED(2090202944,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218103839,32,FLEN)
NAN_BOXED(2090202944,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218103871,32,FLEN)
NAN_BOXED(2090202944,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218103935,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_2:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_3:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_4:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_5:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_6:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef

#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
