// Seed: 2393422748
module module_0 (
    output tri id_0,
    input wand id_1,
    input tri1 id_2,
    output wand id_3,
    input supply0 id_4,
    input uwire id_5
);
  assign module_1.id_19 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd3,
    parameter id_3 = 32'd0
) (
    input supply0 id_0,
    input wand _id_1,
    output wor id_2,
    output tri0 _id_3,
    input tri0 id_4,
    output tri id_5,
    output tri1 id_6,
    input tri0 id_7,
    input tri1 id_8,
    input wire id_9,
    output tri1 id_10#(.id_42(1)),
    output tri0 id_11,
    output wand id_12,
    input supply1 id_13,
    output supply1 id_14,
    output tri id_15,
    input wand id_16,
    input supply1 id_17,
    input uwire id_18,
    input tri1 id_19,
    input supply1 id_20,
    output wand id_21,
    output tri1 id_22,
    input uwire id_23,
    output tri0 id_24,
    input tri1 id_25,
    input wor id_26,
    input tri id_27,
    output tri1 id_28,
    input tri0 id_29,
    input wor id_30,
    input wor id_31,
    input supply1 id_32,
    output tri0 id_33,
    input uwire id_34,
    input wire id_35,
    output supply1 id_36,
    input wand id_37,
    output wire id_38,
    input uwire id_39,
    input uwire id_40
);
  always begin : LABEL_0
    $signed(27);
    ;
  end
  module_0 modCall_1 (
      id_36,
      id_35,
      id_37,
      id_14,
      id_4,
      id_16
  );
  logic [id_3 : id_1] id_43, id_44;
  assign id_33 = {id_19{id_25}};
  assign id_42 = id_13;
endmodule
