\hypertarget{stm32f4xx__hal__iwdg_8h_source}{}\doxysection{stm32f4xx\+\_\+hal\+\_\+iwdg.\+h}
\label{stm32f4xx__hal__iwdg_8h_source}\index{C:/Users/dayton.flores/OneDrive/Documents/School/CU/ECEN 5803/Project 1/Module 4/Code4/mbed/TARGET\_NUCLEO\_F401RE/stm32f4xx\_hal\_iwdg.h@{C:/Users/dayton.flores/OneDrive/Documents/School/CU/ECEN 5803/Project 1/Module 4/Code4/mbed/TARGET\_NUCLEO\_F401RE/stm32f4xx\_hal\_iwdg.h}}
\mbox{\hyperlink{stm32f4xx__hal__iwdg_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{1 }
\DoxyCodeLine{38 \textcolor{comment}{/* Define to prevent recursive inclusion -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{39 \textcolor{preprocessor}{\#ifndef \_\_STM32F4xx\_HAL\_IWDG\_H}}
\DoxyCodeLine{40 \textcolor{preprocessor}{\#define \_\_STM32F4xx\_HAL\_IWDG\_H}}
\DoxyCodeLine{41 }
\DoxyCodeLine{42 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{43  \textcolor{keyword}{extern} \textcolor{stringliteral}{"{}C"{}} \{}
\DoxyCodeLine{44 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{45 }
\DoxyCodeLine{46 \textcolor{comment}{/* Includes -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{47 \textcolor{preprocessor}{\#include "{}\mbox{\hyperlink{stm32f4xx__hal__def_8h}{stm32f4xx\_hal\_def.h}}"{}}}
\DoxyCodeLine{48 }
\DoxyCodeLine{57 \textcolor{comment}{/* Exported types -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{58 }
\DoxyCodeLine{62 \textcolor{keyword}{typedef} \textcolor{keyword}{enum}}
\DoxyCodeLine{63 \{}
\DoxyCodeLine{64   \mbox{\hyperlink{group___i_w_d_g_gga61699dc6f24a3edecddd16018560d0e5afc0696c27fdaa4f7dbe7f08a9b5d6030}{HAL\_IWDG\_STATE\_RESET}}     = 0x00,  }
\DoxyCodeLine{65   \mbox{\hyperlink{group___i_w_d_g_gga61699dc6f24a3edecddd16018560d0e5a8aad8fa61ebdbad5411e17f7fdd35803}{HAL\_IWDG\_STATE\_READY}}     = 0x01,  }
\DoxyCodeLine{66   \mbox{\hyperlink{group___i_w_d_g_gga61699dc6f24a3edecddd16018560d0e5a4ba9c9db0e319b41d19d5ad7e5b51c77}{HAL\_IWDG\_STATE\_BUSY}}      = 0x02,  }
\DoxyCodeLine{67   \mbox{\hyperlink{group___i_w_d_g_gga61699dc6f24a3edecddd16018560d0e5a415081e774deff4c59801adf358e2683}{HAL\_IWDG\_STATE\_TIMEOUT}}   = 0x03,  }
\DoxyCodeLine{68   \mbox{\hyperlink{group___i_w_d_g_gga61699dc6f24a3edecddd16018560d0e5a79340b932fb1f3b536fd37ebdf7b6fb6}{HAL\_IWDG\_STATE\_ERROR}}     = 0x04   }
\DoxyCodeLine{70 \}\mbox{\hyperlink{group___i_w_d_g_ga61699dc6f24a3edecddd16018560d0e5}{HAL\_IWDG\_StateTypeDef}};}
\DoxyCodeLine{71 }
\DoxyCodeLine{75 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{76 \{}
\DoxyCodeLine{77   uint32\_t \mbox{\hyperlink{struct_i_w_d_g___init_type_def_adb8ce67e656492f5ac26473bb70c5daa}{Prescaler}};  }
\DoxyCodeLine{80   uint32\_t \mbox{\hyperlink{struct_i_w_d_g___init_type_def_af5a275e4c73292039258a0287fb7901d}{Reload}};     }
\DoxyCodeLine{83 \}\mbox{\hyperlink{struct_i_w_d_g___init_type_def}{IWDG\_InitTypeDef}};}
\DoxyCodeLine{84 }
\DoxyCodeLine{88 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{89 \{}
\DoxyCodeLine{90   \mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\_TypeDef}}                 *\mbox{\hyperlink{struct_i_w_d_g___handle_type_def_ad3fd4c46ef1e9b842328ca4e3290708e}{Instance}};  }
\DoxyCodeLine{92   \mbox{\hyperlink{struct_i_w_d_g___init_type_def}{IWDG\_InitTypeDef}}             \mbox{\hyperlink{struct_i_w_d_g___handle_type_def_ae308075a425af205912feb4059c6f213}{Init}};       }
\DoxyCodeLine{94   \mbox{\hyperlink{stm32f4xx__hal__def_8h_ab367482e943333a1299294eadaad284b}{HAL\_LockTypeDef}}              \mbox{\hyperlink{struct_i_w_d_g___handle_type_def_a89ec8a98b121ce7167707d4af23a822d}{Lock}};       }
\DoxyCodeLine{96   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{group___i_w_d_g_ga61699dc6f24a3edecddd16018560d0e5}{HAL\_IWDG\_StateTypeDef}}   \mbox{\hyperlink{struct_i_w_d_g___handle_type_def_ad0e66d3745ab620bd7f6138880a8f299}{State}};      }
\DoxyCodeLine{98 \}\mbox{\hyperlink{struct_i_w_d_g___handle_type_def}{IWDG\_HandleTypeDef}};}
\DoxyCodeLine{99 }
\DoxyCodeLine{100 \textcolor{comment}{/* Exported constants -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{108 \textcolor{comment}{/* -\/-\/-\/ KR Register -\/-\/-\/*/}}
\DoxyCodeLine{109 \textcolor{comment}{/* KR register bit mask */}}
\DoxyCodeLine{110 \textcolor{preprocessor}{\#define KR\_KEY\_RELOAD   ((uint32\_t)0xAAAA)  }}
\DoxyCodeLine{111 \textcolor{preprocessor}{\#define KR\_KEY\_ENABLE   ((uint32\_t)0xCCCC)  }}
\DoxyCodeLine{112 \textcolor{preprocessor}{\#define KR\_KEY\_EWA      ((uint32\_t)0x5555)  }}
\DoxyCodeLine{113 \textcolor{preprocessor}{\#define KR\_KEY\_DWA      ((uint32\_t)0x0000)  }}
\DoxyCodeLine{122 \textcolor{preprocessor}{\#define IWDG\_FLAG\_PVU   ((uint32\_t)0x0001)  }}
\DoxyCodeLine{123 \textcolor{preprocessor}{\#define IWDG\_FLAG\_RVU   ((uint32\_t)0x0002)  }}
\DoxyCodeLine{125 \textcolor{preprocessor}{\#define IS\_IWDG\_FLAG(FLAG) (((FLAG) == IWDG\_FLAG\_PVU) || \(\backslash\)}}
\DoxyCodeLine{126 \textcolor{preprocessor}{                            ((FLAG) == IWDG\_FLAG\_RVU))}}
\DoxyCodeLine{127 }
\DoxyCodeLine{135 \textcolor{preprocessor}{\#define IWDG\_PRESCALER\_4     ((uint8\_t)0x00)  }}
\DoxyCodeLine{136 \textcolor{preprocessor}{\#define IWDG\_PRESCALER\_8     ((uint8\_t)0x01)  }}
\DoxyCodeLine{137 \textcolor{preprocessor}{\#define IWDG\_PRESCALER\_16    ((uint8\_t)0x02)  }}
\DoxyCodeLine{138 \textcolor{preprocessor}{\#define IWDG\_PRESCALER\_32    ((uint8\_t)0x03)  }}
\DoxyCodeLine{139 \textcolor{preprocessor}{\#define IWDG\_PRESCALER\_64    ((uint8\_t)0x04)  }}
\DoxyCodeLine{140 \textcolor{preprocessor}{\#define IWDG\_PRESCALER\_128   ((uint8\_t)0x05)  }}
\DoxyCodeLine{141 \textcolor{preprocessor}{\#define IWDG\_PRESCALER\_256   ((uint8\_t)0x06)  }}
\DoxyCodeLine{143 \textcolor{preprocessor}{\#define IS\_IWDG\_PRESCALER(PRESCALER) (((PRESCALER) == IWDG\_PRESCALER\_4)  || \(\backslash\)}}
\DoxyCodeLine{144 \textcolor{preprocessor}{                                      ((PRESCALER) == IWDG\_PRESCALER\_8)  || \(\backslash\)}}
\DoxyCodeLine{145 \textcolor{preprocessor}{                                      ((PRESCALER) == IWDG\_PRESCALER\_16) || \(\backslash\)}}
\DoxyCodeLine{146 \textcolor{preprocessor}{                                      ((PRESCALER) == IWDG\_PRESCALER\_32) || \(\backslash\)}}
\DoxyCodeLine{147 \textcolor{preprocessor}{                                      ((PRESCALER) == IWDG\_PRESCALER\_64) || \(\backslash\)}}
\DoxyCodeLine{148 \textcolor{preprocessor}{                                      ((PRESCALER) == IWDG\_PRESCALER\_128)|| \(\backslash\)}}
\DoxyCodeLine{149 \textcolor{preprocessor}{                                      ((PRESCALER) == IWDG\_PRESCALER\_256))}}
\DoxyCodeLine{150 }
\DoxyCodeLine{158 \textcolor{preprocessor}{\#define IS\_IWDG\_RELOAD(RELOAD) ((RELOAD) <= 0xFFF)}}
\DoxyCodeLine{159 }
\DoxyCodeLine{168 \textcolor{comment}{/* Exported macro -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{169 }
\DoxyCodeLine{174 \textcolor{preprocessor}{\#define \_\_HAL\_IWDG\_RESET\_HANDLE\_STATE(\_\_HANDLE\_\_) ((\_\_HANDLE\_\_)-\/>State = HAL\_IWDG\_STATE\_RESET)}}
\DoxyCodeLine{175 }
\DoxyCodeLine{181 \textcolor{preprocessor}{\#define \_\_HAL\_IWDG\_START(\_\_HANDLE\_\_) ((\_\_HANDLE\_\_)-\/>Instance-\/>KR |=  KR\_KEY\_ENABLE)}}
\DoxyCodeLine{182 }
\DoxyCodeLine{189 \textcolor{preprocessor}{\#define \_\_HAL\_IWDG\_RELOAD\_COUNTER(\_\_HANDLE\_\_) (((\_\_HANDLE\_\_)-\/>Instance-\/>KR) |= KR\_KEY\_RELOAD)}}
\DoxyCodeLine{190 }
\DoxyCodeLine{196 \textcolor{preprocessor}{\#define \_\_HAL\_IWDG\_ENABLE\_WRITE\_ACCESS(\_\_HANDLE\_\_) (((\_\_HANDLE\_\_)-\/>Instance-\/>KR) |= KR\_KEY\_EWA)}}
\DoxyCodeLine{197 }
\DoxyCodeLine{203 \textcolor{preprocessor}{\#define \_\_HAL\_IWDG\_DISABLE\_WRITE\_ACCESS(\_\_HANDLE\_\_) (((\_\_HANDLE\_\_)-\/>Instance-\/>KR) |= KR\_KEY\_DWA)}}
\DoxyCodeLine{204 }
\DoxyCodeLine{214 \textcolor{preprocessor}{\#define \_\_HAL\_IWDG\_GET\_FLAG(\_\_HANDLE\_\_, \_\_FLAG\_\_) (((\_\_HANDLE\_\_)-\/>Instance-\/>SR \& (\_\_FLAG\_\_)) == (\_\_FLAG\_\_))}}
\DoxyCodeLine{215 }
\DoxyCodeLine{225 \textcolor{preprocessor}{\#define \_\_HAL\_IWDG\_CLEAR\_FLAG(\_\_HANDLE\_\_, \_\_FLAG\_\_) ((\_\_HANDLE\_\_)-\/>Instance-\/>SR \&= \string~(\_\_FLAG\_\_))}}
\DoxyCodeLine{226 }
\DoxyCodeLine{227 }
\DoxyCodeLine{228 \textcolor{comment}{/* Exported functions -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{229 }
\DoxyCodeLine{230 \textcolor{comment}{/* Initialization/de-\/initialization functions  ********************************/}}
\DoxyCodeLine{231 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_IWDG\_Init(\mbox{\hyperlink{struct_i_w_d_g___handle_type_def}{IWDG\_HandleTypeDef}} *hiwdg);}
\DoxyCodeLine{232 \textcolor{keywordtype}{void} HAL\_IWDG\_MspInit(\mbox{\hyperlink{struct_i_w_d_g___handle_type_def}{IWDG\_HandleTypeDef}} *hiwdg);}
\DoxyCodeLine{233 }
\DoxyCodeLine{234 \textcolor{comment}{/* I/O operation functions ****************************************************/}}
\DoxyCodeLine{235 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_IWDG\_Start(\mbox{\hyperlink{struct_i_w_d_g___handle_type_def}{IWDG\_HandleTypeDef}} *hiwdg);}
\DoxyCodeLine{236 \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_IWDG\_Refresh(\mbox{\hyperlink{struct_i_w_d_g___handle_type_def}{IWDG\_HandleTypeDef}} *hiwdg);}
\DoxyCodeLine{237 }
\DoxyCodeLine{238 \textcolor{comment}{/* Peripheral State functions  ************************************************/}}
\DoxyCodeLine{239 \mbox{\hyperlink{group___i_w_d_g_ga61699dc6f24a3edecddd16018560d0e5}{HAL\_IWDG\_StateTypeDef}} HAL\_IWDG\_GetState(\mbox{\hyperlink{struct_i_w_d_g___handle_type_def}{IWDG\_HandleTypeDef}} *hiwdg);}
\DoxyCodeLine{240 }
\DoxyCodeLine{249 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{250 \}}
\DoxyCodeLine{251 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{252 }
\DoxyCodeLine{253 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_STM32F4xx\_HAL\_IWDG\_H */}\textcolor{preprocessor}{}}
\DoxyCodeLine{254 }
\DoxyCodeLine{255 \textcolor{comment}{/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/}}

\end{DoxyCode}
