{"filters": 4, "kernel": [1, 1], "strides": [1, 1], "padding": "same", "dilation": [4, 4], "groups": 1, "input shape": [null, 1, 1, 96], "output shape": [null, 1, 1, 4], "output dtype": "float32", "compute dtype": "float32", "workload": "conv2d", "layers": {"param": {"time": 0.0}, "tvmgen_default_fused_layout_transform": {"time": 0.00240581, "power": 26, "CPU0": 26, "DDR_AB": 1, "DDR_CD": 0, "CPU1": 16, "DDR_EF": 0, "DDR_GH": 0, "BLADE": 142}, "tvmgen_default_fused_nn_contrib_conv2d_NCHWc": {"time": 0.0202661, "power": 30, "CPU0": 29, "DDR_AB": 1, "DDR_CD": 0, "CPU1": 15, "DDR_EF": 0, "DDR_GH": 0, "BLADE": 146}, "tvmgen_default_fused_layout_transform_1": {"time": 0.002409, "power": 28, "CPU0": 27, "DDR_AB": 1, "DDR_CD": 0, "CPU1": 15, "DDR_EF": 0, "DDR_GH": 0, "BLADE": 145}}, "data layout": "NCHW", "batch_size": 128, "time": 0.0202661, "power": 27.0, "memory": -1, "relay": "free_var %data: Tensor[(128, 96, 1, 1), float32];\nnn.conv2d(%data, meta[relay.Constant][0], padding=[0, 0, 0, 0], dilation=[4, 4], channels=4, kernel_size=[1, 1])\n"}