Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Feb 10 12:58:51 2024
| Host         : LAPTOP-QFCR4R7C running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file matmul_wrapper_control_sets_placed.rpt
| Design       : matmul_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   333 |
|    Minimum number of control sets                        |   333 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   775 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   333 |
| >= 0 to < 4        |    14 |
| >= 4 to < 6        |    52 |
| >= 6 to < 8        |    20 |
| >= 8 to < 10       |    28 |
| >= 10 to < 12      |    24 |
| >= 12 to < 14      |     8 |
| >= 14 to < 16      |     2 |
| >= 16              |   185 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1540 |          388 |
| No           | No                    | Yes                    |              56 |           15 |
| No           | Yes                   | No                     |             431 |          186 |
| Yes          | No                    | No                     |           21680 |         5452 |
| Yes          | No                    | Yes                    |              80 |           18 |
| Yes          | Yes                   | No                     |            2630 |          641 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                  Clock Signal                 |                                                                                                                                              Enable Signal                                                                                                                                              |                                                                                                                                Set/Reset Signal                                                                                                                               | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatA_m_axi_U/bus_read/rreq_burst_conv/push                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatB_m_axi_U/bus_read/fifo_burst/U_fifo_srl/pop                                                                                                                                                                                                                             | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatB_m_axi_U/bus_read/rreq_burst_conv/push                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatC_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/full_n_reg                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                                                                                                                                                                             | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                                                     | matmul_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                           |                1 |              1 |         1.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatA_m_axi_U/bus_read/fifo_burst/U_fifo_srl/pop                                                                                                                                                                                                                             | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/E[0]                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatC_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/pop                                                                                                                                                                                                                            | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                               |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatB_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/pop                                                                                                                                                                                                              | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatA_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/pop                                                                                                                                                                                                              | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                             |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatB_m_axi_U/load_unit/fifo_rreq/mOutPtr[3]_i_1__3_n_2                                                                                                                                                                                                                      | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatC_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/raddr_reg[1][0]                                                                                                                                                                                                 | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/fifo_burst/U_fifo_srl/E[0]                                                                                                                                                                                                                           | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_throttle/data_fifo/raddr[3]_i_1__10_n_2                                                                                                                                                                                                         | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                                                  | matmul_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                               |                2 |              4 |         2.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatC_m_axi_U/store_unit/fifo_wreq/mOutPtr[3]_i_1__9_n_2                                                                                                                                                                                                                     | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                         | matmul_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                 |                1 |              4 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                         | matmul_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr[3]_i_1__9_n_2                                                                                                                                                                                                           | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatB_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/E[0]                                                                                                                                                                                                             | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatA_m_axi_U/load_unit/fifo_rreq/mOutPtr[3]_i_1__18_n_2                                                                                                                                                                                                                     | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/fifo_burst/raddr[3]_i_1__6_n_2                                                                                                                                                                                                                       | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                                                   | matmul_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                           |                1 |              4 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                         | matmul_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                             |                1 |              4 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/fifo_resp/raddr[3]_i_1__8_n_2                                                                                                                                                                                                                        | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                                                | matmul_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                             |                2 |              4 |         2.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                  |                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatA_m_axi_U/bus_read/fifo_burst/raddr[3]_i_1__0_n_2                                                                                                                                                                                                                        | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/LoadMatricesFromDRAMToBRAM_U0/grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118/flow_control_loop_pipe_sequential_init_U/icmp_ln59_reg_3580                                                       |                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatA_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/E[0]                                                                                                                                                                                                             | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatC_m_axi_U/store_unit/user_resp/mOutPtr[3]_i_1__11_n_2                                                                                                                                                                                                                    | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                                                             | matmul_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                2 |              4 |         2.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatC_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/raddr_reg[1][0]                                                                                                                                                                                                                | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                      |                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/push                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatB_m_axi_U/bus_read/fifo_burst/raddr[3]_i_1__3_n_2                                                                                                                                                                                                                        | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                                                                   | matmul_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                2 |              5 |         2.50 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/fifo_burst/U_fifo_srl/full_n_reg[0]                                                                                                                                                                                                                  | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                                                 | matmul_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                2 |              5 |         2.50 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                                                   | matmul_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                                |                1 |              5 |         5.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatA_m_axi_U/bus_read/fifo_burst/mOutPtr[4]_i_1__1_n_2                                                                                                                                                                                                                      | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__13_n_2                                                                                                                                                                                                        | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatA_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/tmp_valid_reg[0]                                                                                                                                                                                                 | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatA_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__2_n_2                                                                                                                                                                                                                       | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/fifo_resp/mOutPtr[4]_i_1__12_n_2                                                                                                                                                                                                                     | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[4]_i_1__14_n_2                                                                                                                                                                                                       | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/LoadMatricesFromDRAMToBRAM_U0/grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118/flow_control_loop_pipe_sequential_init_U/icmp_ln59_reg_3580                                                       | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/LoadMatricesFromDRAMToBRAM_U0/grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter12_reg                   |                1 |              5 |         5.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/LoadMatricesFromBRAMToDRAM_U0/grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70/we                                                                                                                                        | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/E[0]                                                                                                                                                                                                              | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                           | matmul_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |                2 |              5 |         2.50 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatB_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/tmp_valid_reg[0]                                                                                                                                                                                                 | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatB_m_axi_U/bus_read/fifo_burst/mOutPtr[4]_i_1__5_n_2                                                                                                                                                                                                                      | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                                                                     | matmul_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                                |                1 |              5 |         5.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatB_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__6_n_2                                                                                                                                                                                                                       | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                 |                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatC_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/E[0]                                                                                                                                                                                                            | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatC_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/E[0]                                                                                                                                                                                                                           | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                          | matmul_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |                1 |              5 |         5.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                                                           | matmul_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              5 |         2.50 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                                                                 | matmul_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              5 |         2.50 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                                               | matmul_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              5 |         2.50 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/LoadMatricesFromDRAMToBRAM_U0/urem_11ns_7ns_6_15_seq_1_U18/real_matmul_urem_11ns_7ns_6_15_seq_1_divseq_u/r_stage_reg[11]_0[0]                                                                                                         |                                                                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatB_m_axi_U/bus_read/rreq_burst_conv/E[0]                                                                                                                                                                                                                                  | matmul_i/real_matmul_0/inst/MatB_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.loop_cnt[5]_i_1__0_n_2                                                                                                                                                                   |                2 |              6 |         3.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatA_m_axi_U/bus_read/rreq_burst_conv/E[0]                                                                                                                                                                                                                                  | matmul_i/real_matmul_0/inst/MatA_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.loop_cnt[5]_i_1_n_2                                                                                                                                                                      |                2 |              6 |         3.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/LoadMatricesFromBRAMToDRAM_U0/urem_11ns_7ns_6_15_seq_1_U1857/real_matmul_urem_11ns_7ns_6_15_seq_1_divseq_u/r_stage_reg[11]_0[0]                                                                                                       |                                                                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/LoadMatricesFromBRAMToDRAM_U0/grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                             |                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rlast_0[0]                                                                                                                                      | matmul_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                       |                2 |              6 |         3.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/E[0]                                                                                                                                                                                                                                 | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.loop_cnt[5]_i_1__1_n_2                                                                                                                                                                  |                2 |              6 |         3.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/cmd_b_push_block_reg_1[0]                                                                                                                                        | matmul_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/LoadMatricesFromDRAMToBRAM_U0/ap_CS_fsm_state15                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatC_m_axi_U/store_unit/buff_wdata/mOutPtr[5]_i_1__1_n_2                                                                                                                                                                                                                    | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatA_m_axi_U/load_unit/ap_block_pp0_stage0_subdone                                                                                                                                                                                                                          | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/LoadMatricesFromDRAMToBRAM_U0/grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103/select_ln48_reg_281[7]_i_1_n_2                                                          |                3 |              6 |         2.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                | matmul_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                         | matmul_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |                3 |              6 |         2.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                         | matmul_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                       |                3 |              6 |         2.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wready_0[0]                                                                                                                                                                          | matmul_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rlast_0[0]                                                                                                                                    | matmul_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |                2 |              6 |         3.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                                                               | matmul_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                                |                3 |              7 |         2.33 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_0[0]                                                                                                                                 | matmul_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              7 |         1.75 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/control_s_axi_U/waddr                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                                                             | matmul_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                4 |              7 |         1.75 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatA_m_axi_U/bus_read/rs_rdata/push_0                                                                                                                                                                                                                                       | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatA_m_axi_U/load_unit/buff_rdata/U_fifo_mem/pop                                                                                                                                                                                                                            | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                    | matmul_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                      |                4 |              8 |         2.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                          |                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatB_m_axi_U/load_unit/buff_rdata/U_fifo_mem/pop                                                                                                                                                                                                                            | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[6][0]                                                            | matmul_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/fifo_burst/U_fifo_srl/bus_wide_gen.data_valid_reg[0]                                                                                                                                                                                                 | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/fifo_burst/U_fifo_srl/ap_rst_n_1[0]                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                5 |              8 |         1.60 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatB_m_axi_U/bus_read/rs_rdata/push_0                                                                                                                                                                                                                                       | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[1][0]                                                            | matmul_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0][0]                                                            | matmul_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[2][0]                                                            | matmul_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[5][0]                                                            | matmul_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[7][0]                                                            | matmul_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[3][0]                                                            | matmul_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[4][0]                                                            | matmul_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/LoadMatricesFromBRAMToDRAM_U0/grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter5_reg                                                                      | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |                3 |              9 |         3.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                         | matmul_i/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_lite_upsizer.lite_upsizer_inst/p_0_in                                                                                                                                                                     |                3 |              9 |         3.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                                                                           | matmul_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                                |                3 |              9 |         3.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatB_m_axi_U/load_unit/buff_rdata/mOutPtr[8]_i_1__0_n_2                                                                                                                                                                                                                     | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |                5 |              9 |         1.80 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatA_m_axi_U/load_unit/buff_rdata/mOutPtr[8]_i_1_n_2                                                                                                                                                                                                                        | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |                4 |              9 |         2.25 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                                                                         | matmul_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                3 |              9 |         3.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                         | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/LoadMatricesFromDRAMToBRAM_U0/grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118/flow_control_loop_pipe_sequential_init_U/ap_sync_reg_channel_write_counter_0_c_channel  |                3 |              9 |         3.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_89_in                                                                                                                                            | matmul_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                5 |              9 |         1.80 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                         | matmul_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                                |                6 |             10 |         1.67 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                 | matmul_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                          | matmul_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                         | matmul_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |                4 |             10 |         2.50 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                         | matmul_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                3 |             10 |         3.33 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                     | matmul_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                             | matmul_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                     | matmul_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             10 |         3.33 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                            | matmul_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             10 |         3.33 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatA_m_axi_U/bus_read/rreq_burst_conv/rs_req/full_n_reg                                                                                                                                                                                                                     | matmul_i/real_matmul_0/inst/MatA_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf[11]_i_1_n_2                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatA_m_axi_U/load_unit/E[0]                                                                                                                                                                                                                                                 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/LoadMatricesFromDRAMToBRAM_U0/grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103/flow_control_loop_pipe_sequential_init_U/SR[0]                                          |                2 |             10 |         5.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/p_13_in                                                                                                                                                                                                                       | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/sect_addr_buf[11]_i_1__1_n_2                                                                                                                                                                               |                3 |             10 |         3.33 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatB_m_axi_U/bus_read/rreq_burst_conv/rs_req/full_n_reg                                                                                                                                                                                                                     | matmul_i/real_matmul_0/inst/MatB_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf[11]_i_1__0_n_2                                                                                                                                                                                |                2 |             10 |         5.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                       | matmul_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0   |                2 |             10 |         5.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                               | matmul_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0   |                2 |             10 |         5.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/grp_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1_fu_11192/i_fu_24461                                                                                                   |                                                                                                                                                                                                                                                                               |                2 |             10 |         5.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/LoadMatricesFromDRAMToBRAM_U0/grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103/flow_control_loop_pipe_sequential_init_U/E[0]                                                                     | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/LoadMatricesFromDRAMToBRAM_U0/grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103/flow_control_loop_pipe_sequential_init_U/bus_wide_gen.data_valid_reg[0]                 |                3 |             10 |         3.33 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/LoadMatricesFromBRAMToDRAM_U0/urem_11ns_7ns_6_15_seq_1_U1857/start0                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                5 |             11 |         2.20 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/LoadMatricesFromDRAMToBRAM_U0/grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118/flow_control_loop_pipe_sequential_init_U/ap_sync_reg_LoadMatricesFromDRAMToBRAM_U0_ap_ready_reg[0]                | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/LoadMatricesFromDRAMToBRAM_U0/grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0[0]                                  |                4 |             11 |         2.75 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/LoadMatricesFromBRAMToDRAM_U0/grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70/flow_control_loop_pipe_sequential_init_U/loop_dataflow_output_count_reg[10][0]                                                            | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/LoadMatricesFromBRAMToDRAM_U0/grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0[0]                                                          |                3 |             11 |         3.67 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/LoadMatricesFromDRAMToBRAM_U0/grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118/flow_control_loop_pipe_sequential_init_U/push_0                                                                   |                                                                                                                                                                                                                                                                               |                2 |             11 |         5.50 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/LoadMatricesFromBRAMToDRAM_U0/grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0                                                                           |                                                                                                                                                                                                                                                                               |                2 |             11 |         5.50 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/LoadMatricesFromDRAMToBRAM_U0/grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter12_reg_reg__0                                 | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |                5 |             11 |         2.20 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/LoadMatricesFromDRAMToBRAM_U0/urem_11ns_7ns_6_15_seq_1_U18/start0                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                2 |             11 |         5.50 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                         | matmul_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0   |                2 |             12 |         6.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                         | matmul_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                4 |             12 |         3.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/LoadMatricesFromDRAMToBRAM_U0/grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118/mac_muladd_8ns_9ns_9ns_16_4_1_U9/real_matmul_mac_muladd_8ns_9ns_9ns_16_4_1_DSP48_0_U/ap_enable_reg_pp0_iter12_reg | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |                2 |             12 |         6.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                         | matmul_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             12 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                         | matmul_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             12 |         6.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/LoadMatricesFromBRAMToDRAM_U0/p_0_out                                                                                                                                                                                                 | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/LoadMatricesFromDRAMToBRAM_U0/p_0_out                                                                                                                                                                                                 | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |                2 |             12 |         6.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                4 |             13 |         3.25 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                2 |             14 |         7.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                3 |             14 |         4.67 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/reg_valid1_reg[0]                                                                                                                                                                                         | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatA_m_axi_U/load_unit/buff_rdata/bus_wide_gen.split_cnt_buf_reg[0]                                                                                                                                                                                                         | matmul_i/real_matmul_0/inst/MatA_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/dout_reg[1]_0                                                                                                                                                                          |                4 |             16 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatA_m_axi_U/load_unit/buff_rdata/bus_wide_gen.split_cnt_buf_reg[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/reg_valid1_reg_0[0]                                                                                                                                                                                       | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatB_m_axi_U/load_unit/buff_rdata/bus_wide_gen.split_cnt_buf_reg[0]                                                                                                                                                                                                         | matmul_i/real_matmul_0/inst/MatB_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/dout_reg[1]_0                                                                                                                                                                          |                3 |             16 |         5.33 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/reg_valid1_reg_1[0]                                                                                                                                                                                       | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatB_m_axi_U/load_unit/buff_rdata/bus_wide_gen.split_cnt_buf_reg[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/reg_valid0_reg_0[0]                                                                                                                                                                                       | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/LoadMatricesFromBRAMToDRAM_U0/grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter5_reg                                                                      |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/reg_valid1_reg_2[0]                                                                                                                                                                                       | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/reg_valid0_reg_5[0]                                                                                                                                                                                       | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/reg_valid0_reg_2[0]                                                                                                                                                                                       | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/reg_valid0_reg_3[0]                                                                                                                                                                                       | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/reg_valid0_reg_4[0]                                                                                                                                                                                       | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/reg_valid1_reg_6[0]                                                                                                                                                                                       | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/reg_valid1_reg_5[0]                                                                                                                                                                                       | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/reg_valid0_reg_1[0]                                                                                                                                                                                       | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/reg_valid0_reg[0]                                                                                                                                                                                         | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/E[0]                                                                                                                                                                                                      | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/reg_valid1_reg_4[0]                                                                                                                                                                                       | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/reg_valid1_reg_3[0]                                                                                                                                                                                       | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                                         |                                                                                                                                                                                                                                                                               |                5 |             17 |         3.40 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                8 |             17 |         2.12 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                                       |                                                                                                                                                                                                                                                                               |                5 |             17 |         3.40 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/grp_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1_fu_11192/icmp_ln68_fu_11484_p2                                                                                        |                                                                                                                                                                                                                                                                               |               12 |             17 |         1.42 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                                           |                                                                                                                                                                                                                                                                               |                5 |             17 |         3.40 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                                           | matmul_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                6 |             18 |         3.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                                             | matmul_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                                |                6 |             18 |         3.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/LoadMatricesFromDRAMToBRAM_U0/grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118/flow_control_loop_pipe_sequential_init_U/E[0]                                                                     | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/LoadMatricesFromDRAMToBRAM_U0/grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118/flow_control_loop_pipe_sequential_init_U/SR[0]                                          |                5 |             18 |         3.60 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatC_m_axi_U/store_unit/buff_wdata/E[0]                                                                                                                                                                                                                                     | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/fifo_burst/dout_vld_reg_2[0]                                                                                                                                                                                               |                3 |             18 |         6.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                         | matmul_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               11 |             18 |         1.64 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                         | matmul_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                9 |             18 |         2.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatC_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_vld_reg[0]                                                                                                                                                                                                 | matmul_i/real_matmul_0/inst/MatC_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[30]_0[0]                                                                                                                                                                     |                3 |             18 |         6.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_READY_I                                                                                                                                          | matmul_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                6 |             18 |         3.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                7 |             20 |         2.86 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatA_m_axi_U/load_unit/ap_block_pp0_stage0_subdone                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                6 |             21 |         3.50 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                6 |             28 |         4.67 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                5 |             28 |         5.60 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                6 |             28 |         4.67 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                5 |             28 |         5.60 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatC_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_vld_reg_0                                                                                                                                                                                                  | matmul_i/real_matmul_0/inst/MatC_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/ap_rst_n_1                                                                                                                                                                            |                8 |             30 |         3.75 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatC_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/pop                                                                                                                                                                                                             | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |                4 |             32 |         8.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatA_m_axi_U/bus_read/rreq_burst_conv/rs_req/full_n_reg                                                                                                                                                                                                                     | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |               10 |             32 |         3.20 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatC_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/push                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                4 |             32 |         8.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatB_m_axi_U/bus_read/rreq_burst_conv/rs_req/full_n_reg                                                                                                                                                                                                                     | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/p_13_in                                                                                                                                                                                                                       | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/LoadMatricesFromDRAMToBRAM_U0/p_0_out                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                9 |             33 |         3.67 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatA_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               10 |             33 |         3.30 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/LoadMatricesFromBRAMToDRAM_U0/p_0_out                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                9 |             33 |         3.67 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatA_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                6 |             33 |         5.50 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatB_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                6 |             33 |         5.50 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatB_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                9 |             33 |         3.67 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_vld_reg[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                7 |             34 |         4.86 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/pop                                                                                                                                                                                                                | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |                5 |             34 |         6.80 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/push                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                5 |             34 |         6.80 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                9 |             34 |         3.78 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatA_m_axi_U/bus_read/rreq_burst_conv/E[0]                                                                                                                                                                                                                                  | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |                7 |             35 |         5.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/E[0]                                                                                                                                                                                                                                 | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |                6 |             35 |         5.83 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatB_m_axi_U/bus_read/rreq_burst_conv/E[0]                                                                                                                                                                                                                                  | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |                6 |             35 |         5.83 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_throttle/data_fifo/full_n_reg_2                                                                                                                                                                                                                 | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_throttle/data_fifo/ap_rst_n_0                                                                                                                                                                                         |                5 |             36 |         7.20 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/push                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                5 |             37 |         7.40 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/pop                                                                                                                                                                                                               | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |                5 |             37 |         7.40 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                                                                |                                                                                                                                                                                                                                                                               |               10 |             38 |         3.80 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               10 |             38 |         3.80 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               11 |             38 |         3.45 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                                                             | matmul_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |               11 |             39 |         3.55 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                                       | matmul_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               11 |             39 |         3.55 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                                                               | matmul_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                       |               13 |             39 |         3.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                8 |             45 |         5.62 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                9 |             45 |         5.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/E[0]                                                                                                                                                                                                                          | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |                9 |             52 |         5.78 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatA_m_axi_U/bus_read/rreq_burst_conv/rs_req/E[0]                                                                                                                                                                                                                           | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |               10 |             52 |         5.20 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatB_m_axi_U/bus_read/rreq_burst_conv/rs_req/E[0]                                                                                                                                                                                                                           | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |                8 |             52 |         6.50 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/LoadMatricesFromBRAMToDRAM_U0/grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70/MatC_addr_reg_3860                                                                                                                        |                                                                                                                                                                                                                                                                               |               16 |             63 |         3.94 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/LoadMatricesFromDRAMToBRAM_U0/ap_CS_fsm_state6                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               16 |             63 |         3.94 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/LoadMatricesFromBRAMToDRAM_U0/grp_LoadMatricesFromBRAMToDRAM_Pipeline_VITIS_LOOP_81_1_fu_70/push_0                                                                                                                                    |                                                                                                                                                                                                                                                                               |                9 |             64 |         7.11 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/control_s_axi_U/ar_hs                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               23 |             64 |         2.78 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/control_s_axi_U/int_MatA_DRAM[63]_i_1_n_2                                                                                                                                                                                                                                   | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |               11 |             64 |         5.82 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/control_s_axi_U/int_MatC_DRAM[63]_i_1_n_2                                                                                                                                                                                                                                   | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |               11 |             64 |         5.82 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/control_s_axi_U/int_MatB_DRAM[63]_i_1_n_2                                                                                                                                                                                                                                   | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |                9 |             64 |         7.11 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatC_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/pop                                                                                                                                                                                                                            | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |                9 |             64 |         7.11 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/MatC_DRAM_c_U/U_real_matmul_fifo_w64_d4_S_ShiftReg/push                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                8 |             64 |         8.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatB_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/pop                                                                                                                                                                                                                             | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |                9 |             64 |         7.11 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/LoadMatricesFromDRAMToBRAM_U0/grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118/push                                                                                                              |                                                                                                                                                                                                                                                                               |                9 |             64 |         7.11 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatC_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/full_n_reg                                                                                                                                                                                                                     | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |               16 |             65 |         4.06 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatC_m_axi_U/store_unit/bus_wide_gen.wreq_offset/tmp_valid_reg[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               14 |             65 |         4.64 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatB_m_axi_U/bus_read/rreq_burst_conv/rs_req/load_p1                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               19 |             65 |         3.42 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/load_p1                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               19 |             65 |         3.42 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                               |               17 |             65 |         3.82 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                                                     |                                                                                                                                                                                                                                                                               |               13 |             65 |         5.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatB_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                                                                                                                                                                       | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |               15 |             65 |         4.33 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               13 |             65 |         5.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                                                       |                                                                                                                                                                                                                                                                               |               11 |             65 |         5.91 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatA_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/push                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                9 |             67 |         7.44 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatA_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/pop                                                                                                                                                                                                                             | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |                9 |             67 |         7.44 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatB_m_axi_U/load_unit/bus_wide_gen.rreq_offset/sel                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               18 |             67 |         3.72 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/LoadMatricesFromBRAMToDRAM_U0/LoadMatricesFromBRAMToDRAM_U0_MatC_DRAM_read                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               10 |             70 |         7.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatA_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                                                                                                                                                                       | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |               15 |             71 |         4.73 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatA_m_axi_U/bus_read/rreq_burst_conv/rs_req/load_p1                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               22 |             71 |         3.23 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatA_m_axi_U/load_unit/bus_wide_gen.rreq_offset/sel                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               20 |             73 |         3.65 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/grp_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1_fu_11192/ap_enable_reg_pp0_iter4                                                                                      |                                                                                                                                                                                                                                                                               |               16 |             96 |         6.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/LoadMatricesFromDRAMToBRAM_U0/grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118/mac_muladd_8ns_9ns_9ns_16_4_1_U9/real_matmul_mac_muladd_8ns_9ns_9ns_16_4_1_DSP48_0_U/ap_enable_reg_pp0_iter12_reg |                                                                                                                                                                                                                                                                               |               23 |            102 |         4.43 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatB_m_axi_U/bus_read/rreq_burst_conv/rs_req/next_req                                                                                                                                                                                                                       | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |               29 |            144 |         4.97 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/next_req                                                                                                                                                                                                                      | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |               39 |            144 |         3.69 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/MatA_m_axi_U/bus_read/rreq_burst_conv/rs_req/next_req                                                                                                                                                                                                                       | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |               34 |            144 |         4.24 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/ap_CS_fsm_state6                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               64 |            256 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/ap_CS_fsm_state68                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               66 |            256 |         3.88 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/ap_CS_fsm_state69                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               62 |            256 |         4.13 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/ap_CS_fsm_state57                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               65 |            256 |         3.94 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/ap_CS_fsm_state62                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               65 |            256 |         3.94 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/ap_CS_fsm_state66                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               64 |            256 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/ap_CS_fsm_state76                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               65 |            256 |         3.94 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/ap_CS_fsm_state60                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               63 |            256 |         4.06 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/ap_CS_fsm_state7                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               64 |            256 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/ap_CS_fsm_state59                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               60 |            256 |         4.27 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/ap_CS_fsm_state63                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               64 |            256 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/ap_CS_fsm_state53                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               64 |            256 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/ap_CS_fsm_state61                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               65 |            256 |         3.94 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/ap_CS_fsm_state74                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               64 |            256 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/ap_CS_fsm_state70                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               64 |            256 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/ap_CS_fsm_state49                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               64 |            256 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/ap_CS_fsm_state64                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               63 |            256 |         4.06 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/ap_CS_fsm_state65                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               65 |            256 |         3.94 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/ap_CS_fsm_state8                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               65 |            256 |         3.94 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/ap_CS_fsm_state75                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               64 |            256 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/ap_CS_fsm_state71                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               66 |            256 |         3.88 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/ap_CS_fsm_state56                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               67 |            256 |         3.82 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/ap_CS_fsm_state67                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               67 |            256 |         3.82 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/ap_CS_fsm_state9                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               66 |            256 |         3.88 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/ap_CS_fsm_state46                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               64 |            256 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/ap_CS_fsm_state12                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               66 |            256 |         3.88 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/ap_CS_fsm_state32                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               65 |            256 |         3.94 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/ap_CS_fsm_state47                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               64 |            256 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/ap_CS_fsm_state25                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               64 |            256 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/ap_CS_fsm_state19                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               64 |            256 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/ap_CS_fsm_state48                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               64 |            256 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/ap_CS_fsm_state23                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               64 |            256 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/ap_CS_fsm_state10                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               64 |            256 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/ap_CS_fsm_state14                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               64 |            256 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/ap_CS_fsm_state17                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               64 |            256 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/ap_CS_fsm_state28                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               64 |            256 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/ap_CS_fsm_state21                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               65 |            256 |         3.94 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/ap_CS_fsm_state16                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               63 |            256 |         4.06 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/ap_CS_fsm_state30                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               64 |            256 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/ap_CS_fsm_state2                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               69 |            256 |         3.71 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/ap_CS_fsm_state27                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               65 |            256 |         3.94 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/ap_CS_fsm_state29                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               65 |            256 |         3.94 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/ap_CS_fsm_state31                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               66 |            256 |         3.88 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/ap_CS_fsm_state34                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               64 |            256 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/ap_CS_fsm_state5                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               64 |            256 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/ap_CS_fsm_state73                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               64 |            256 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/ap_CS_fsm_state72                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               65 |            256 |         3.94 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/ap_CS_fsm_state55                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               64 |            256 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/ap_CS_fsm_state50                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               64 |            256 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/ap_CS_fsm_state58                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               65 |            256 |         3.94 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/ap_CS_fsm_state51                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               64 |            256 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/ap_CS_fsm_state54                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               64 |            256 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/ap_CS_fsm_state18                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               65 |            256 |         3.94 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/ap_CS_fsm_state22                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               64 |            256 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/ap_CS_fsm_state35                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               64 |            256 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/ap_CS_fsm_state3                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               64 |            256 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/ap_CS_fsm_state39                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               65 |            256 |         3.94 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/ap_CS_fsm_state24                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               64 |            256 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/ap_CS_fsm_state37                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               65 |            256 |         3.94 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/ap_CS_fsm_state33                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               62 |            256 |         4.13 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/ap_CS_fsm_state13                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               65 |            256 |         3.94 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/ap_CS_fsm_state36                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               65 |            256 |         3.94 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/ap_CS_fsm_state11                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               70 |            256 |         3.66 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/ap_CS_fsm_state4                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               69 |            256 |         3.71 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/ap_CS_fsm_state40                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               67 |            256 |         3.82 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/ap_CS_fsm_state15                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               66 |            256 |         3.88 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/ap_CS_fsm_state42                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               64 |            256 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/ap_CS_fsm_state26                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               64 |            256 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/ap_CS_fsm_state38                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               64 |            256 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/ap_CS_fsm_state20                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               64 |            256 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/ap_CS_fsm_state41                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               65 |            256 |         3.94 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/ap_CS_fsm_state43                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               64 |            256 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/ap_CS_fsm_state44                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               64 |            256 |         4.00 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/ap_CS_fsm_state45                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               65 |            256 |         3.94 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/ap_CS_fsm_state52                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               66 |            256 |         3.88 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                         | matmul_i/real_matmul_0/inst/MatC_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                               |              142 |            331 |         2.33 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 | matmul_i/real_matmul_0/inst/dataflow_in_loop_CallBlockMatmul_1_U0/PerformMatrixCalculation_U0/grp_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_69_1_fu_11192/ap_enable_reg_pp0_iter3                                                                                      |                                                                                                                                                                                                                                                                               |              116 |            512 |         4.41 |
|  matmul_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |              389 |           1546 |         3.97 |
+-----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


