Analysis & Synthesis report for FINAL_PROJECT
Thu Dec  5 13:42:01 2024
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |FINAL_PROJECT|BOARD_DRAWER:b1|S
 11. State Machine - |FINAL_PROJECT|vga_frame_driver:my_frame_driver|wr_id
 12. State Machine - |FINAL_PROJECT|vga_frame_driver:my_frame_driver|S
 13. Registers Removed During Synthesis
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated
 18. Source assignments for vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated
 19. Source assignments for vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated
 20. Source assignments for sld_signaltap:auto_signaltap_0
 21. Parameter Settings for User Entity Instance: Top-level Entity: |FINAL_PROJECT
 22. Parameter Settings for User Entity Instance: vga_frame_driver:my_frame_driver
 23. Parameter Settings for User Entity Instance: vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component
 24. Parameter Settings for User Entity Instance: vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component
 25. Parameter Settings for User Entity Instance: vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component
 26. Parameter Settings for User Entity Instance: vga_frame_driver:my_frame_driver|vga_driver:the_vga
 27. Parameter Settings for User Entity Instance: BOARD_DRAWER:b1
 28. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 29. Parameter Settings for Inferred Entity Instance: BOARD_DRAWER:b1|lpm_divide:Mod0
 30. Parameter Settings for Inferred Entity Instance: BOARD_DRAWER:b1|lpm_divide:Div1
 31. Parameter Settings for Inferred Entity Instance: BOARD_DRAWER:b1|lpm_divide:Div0
 32. altsyncram Parameter Settings by Entity Instance
 33. Port Connectivity Checks: "three_decimal_vals_w_neg:display|seven_segment:dig0"
 34. Port Connectivity Checks: "three_decimal_vals_w_neg:display|seven_segment:dig1"
 35. Port Connectivity Checks: "three_decimal_vals_w_neg:display|seven_segment:dig2"
 36. Port Connectivity Checks: "three_decimal_vals_w_neg:display"
 37. Port Connectivity Checks: "BOARD_DRAWER:b1|getStatus:g1"
 38. Port Connectivity Checks: "BOARD_DRAWER:b1"
 39. Port Connectivity Checks: "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame"
 40. Port Connectivity Checks: "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1"
 41. Port Connectivity Checks: "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0"
 42. Port Connectivity Checks: "vga_frame_driver:my_frame_driver"
 43. Signal Tap Logic Analyzer Settings
 44. Post-Synthesis Netlist Statistics for Top Partition
 45. Elapsed Time Per Partition
 46. Connections to In-System Debugging Instance "auto_signaltap_0"
 47. Analysis & Synthesis Messages
 48. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Dec  5 13:42:00 2024          ;
; Quartus Prime Version           ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                   ; FINAL_PROJECT                                  ;
; Top-level Entity Name           ; FINAL_PROJECT                                  ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 4228                                           ;
; Total pins                      ; 82                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 2,398,848                                      ;
; Total DSP Blocks                ; 0                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; FINAL_PROJECT      ; FINAL_PROJECT      ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 28          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                          ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------+-------------+
; vga_frame.v                                                        ; yes             ; User Wizard-Generated File                   ; D:/Final Project/vga_frame.v                                                                ;             ;
; vga_frame_driver.v                                                 ; yes             ; User Verilog HDL File                        ; D:/Final Project/vga_frame_driver.v                                                         ;             ;
; BOARD_DRAWER.v                                                     ; yes             ; User Verilog HDL File                        ; D:/Final Project/BOARD_DRAWER.v                                                             ;             ;
; seven_segment_negative.v                                           ; yes             ; User Verilog HDL File                        ; D:/Final Project/seven_segment_negative.v                                                   ;             ;
; seven_segment.v                                                    ; yes             ; User Verilog HDL File                        ; D:/Final Project/seven_segment.v                                                            ;             ;
; three_decimal_vals_w_neg.v                                         ; yes             ; User Verilog HDL File                        ; D:/Final Project/three_decimal_vals_w_neg.v                                                 ;             ;
; FINAL_PROJECT.v                                                    ; yes             ; User Verilog HDL File                        ; D:/Final Project/FINAL_PROJECT.v                                                            ;             ;
; getStatus.v                                                        ; yes             ; User Verilog HDL File                        ; D:/Final Project/getStatus.v                                                                ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf                    ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratix_ram_block.inc             ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.inc                       ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.inc                    ;             ;
; aglobal231.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/aglobal231.inc                    ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_rdenreg.inc                     ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.inc                        ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.inc                        ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altdpram.inc                      ;             ;
; db/altsyncram_1go1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/Final Project/db/altsyncram_1go1.tdf                                                     ;             ;
; image.mif                                                          ; yes             ; Auto-Found Memory Initialization File        ; D:/Final Project/image.mif                                                                  ;             ;
; db/decode_8la.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/Final Project/db/decode_8la.tdf                                                          ;             ;
; db/decode_11a.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/Final Project/db/decode_11a.tdf                                                          ;             ;
; db/mux_6hb.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/Final Project/db/mux_6hb.tdf                                                             ;             ;
; vga_driver.v                                                       ; yes             ; Auto-Found Verilog HDL File                  ; D:/Final Project/vga_driver.v                                                               ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_signaltap.vhd                 ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_signaltap_impl.vhd            ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_ela_control.vhd               ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_shiftreg.tdf                  ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_constant.inc                  ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dffeea.inc                        ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_mbpmg.vhd                     ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd      ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_buffer_manager.vhd            ;             ;
; db/altsyncram_ue84.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/Final Project/db/altsyncram_ue84.tdf                                                     ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altdpram.tdf                      ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/others/maxplus2/memmodes.inc                    ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_hdffe.inc                       ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_le_rden_reg.inc               ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.inc                    ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.tdf                       ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/muxlut.inc                        ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/bypassff.inc                      ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altshift.inc                      ;             ;
; db/mux_elc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/Final Project/db/mux_elc.tdf                                                             ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.tdf                    ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/declut.inc                        ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_compare.inc                   ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/Final Project/db/decode_vnf.tdf                                                          ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_counter.tdf                   ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_add_sub.inc                   ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/cmpconst.inc                      ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_counter.inc                   ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_counter_stratix.inc           ;             ;
; db/cntr_rai.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Final Project/db/cntr_rai.tdf                                                            ;             ;
; db/cmpr_h9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Final Project/db/cmpr_h9c.tdf                                                            ;             ;
; db/cntr_4vi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Final Project/db/cntr_4vi.tdf                                                            ;             ;
; db/cntr_09i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Final Project/db/cntr_09i.tdf                                                            ;             ;
; db/cmpr_c9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Final Project/db/cmpr_c9c.tdf                                                            ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Final Project/db/cntr_kri.tdf                                                            ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Final Project/db/cmpr_99c.tdf                                                            ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_rom_sr.vhd                    ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd     ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_hub.vhd                       ; altera_sld  ;
; db/ip/sldeb7a92d2/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/Final Project/db/ip/sldeb7a92d2/alt_sld_fab.v                                            ; alt_sld_fab ;
; db/ip/sldeb7a92d2/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/Final Project/db/ip/sldeb7a92d2/submodules/alt_sld_fab_alt_sld_fab.v                     ; alt_sld_fab ;
; db/ip/sldeb7a92d2/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/Final Project/db/ip/sldeb7a92d2/submodules/alt_sld_fab_alt_sld_fab_ident.sv              ; alt_sld_fab ;
; db/ip/sldeb7a92d2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/Final Project/db/ip/sldeb7a92d2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv           ; alt_sld_fab ;
; db/ip/sldeb7a92d2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; D:/Final Project/db/ip/sldeb7a92d2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd         ; alt_sld_fab ;
; db/ip/sldeb7a92d2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/Final Project/db/ip/sldeb7a92d2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv           ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_hub.vhd                  ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_divide.tdf                    ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/abs_divider.inc                   ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sign_div_unsign.inc               ;             ;
; db/lpm_divide_p3m.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; D:/Final Project/db/lpm_divide_p3m.tdf                                                      ;             ;
; db/sign_div_unsign_slh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; D:/Final Project/db/sign_div_unsign_slh.tdf                                                 ;             ;
; db/alt_u_div_uve.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; D:/Final Project/db/alt_u_div_uve.tdf                                                       ;             ;
; db/lpm_divide_4am.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; D:/Final Project/db/lpm_divide_4am.tdf                                                      ;             ;
; db/sign_div_unsign_akh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; D:/Final Project/db/sign_div_unsign_akh.tdf                                                 ;             ;
; db/alt_u_div_qse.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; D:/Final Project/db/alt_u_div_qse.tdf                                                       ;             ;
; db/lpm_divide_mbm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; D:/Final Project/db/lpm_divide_mbm.tdf                                                      ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 2328           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 1439           ;
;     -- 7 input functions                    ; 1              ;
;     -- 6 input functions                    ; 204            ;
;     -- 5 input functions                    ; 420            ;
;     -- 4 input functions                    ; 174            ;
;     -- <=3 input functions                  ; 640            ;
;                                             ;                ;
; Dedicated logic registers                   ; 4228           ;
;                                             ;                ;
; I/O pins                                    ; 82             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 2398848        ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 3323           ;
; Total fan-out                               ; 28689          ;
; Average fan-out                             ; 4.46           ;
+---------------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                       ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |FINAL_PROJECT                                                                                                                          ; 1439 (3)            ; 4228 (0)                  ; 2398848           ; 0          ; 82   ; 0            ; |FINAL_PROJECT                                                                                                                                                                                                                                                                                                                                            ; FINAL_PROJECT                     ; work         ;
;    |BOARD_DRAWER:b1|                                                                                                                    ; 460 (94)            ; 66 (66)                   ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|BOARD_DRAWER:b1                                                                                                                                                                                                                                                                                                                            ; BOARD_DRAWER                      ; work         ;
;       |getStatus:g1|                                                                                                                    ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|BOARD_DRAWER:b1|getStatus:g1                                                                                                                                                                                                                                                                                                               ; getStatus                         ; work         ;
;       |lpm_divide:Div0|                                                                                                                 ; 155 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|BOARD_DRAWER:b1|lpm_divide:Div0                                                                                                                                                                                                                                                                                                            ; lpm_divide                        ; work         ;
;          |lpm_divide_mbm:auto_generated|                                                                                                ; 155 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|BOARD_DRAWER:b1|lpm_divide:Div0|lpm_divide_mbm:auto_generated                                                                                                                                                                                                                                                                              ; lpm_divide_mbm                    ; work         ;
;             |sign_div_unsign_slh:divider|                                                                                               ; 155 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|BOARD_DRAWER:b1|lpm_divide:Div0|lpm_divide_mbm:auto_generated|sign_div_unsign_slh:divider                                                                                                                                                                                                                                                  ; sign_div_unsign_slh               ; work         ;
;                |alt_u_div_uve:divider|                                                                                                  ; 155 (155)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|BOARD_DRAWER:b1|lpm_divide:Div0|lpm_divide_mbm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_uve:divider                                                                                                                                                                                                                            ; alt_u_div_uve                     ; work         ;
;       |lpm_divide:Div1|                                                                                                                 ; 33 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|BOARD_DRAWER:b1|lpm_divide:Div1                                                                                                                                                                                                                                                                                                            ; lpm_divide                        ; work         ;
;          |lpm_divide_4am:auto_generated|                                                                                                ; 33 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|BOARD_DRAWER:b1|lpm_divide:Div1|lpm_divide_4am:auto_generated                                                                                                                                                                                                                                                                              ; lpm_divide_4am                    ; work         ;
;             |sign_div_unsign_akh:divider|                                                                                               ; 33 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|BOARD_DRAWER:b1|lpm_divide:Div1|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider                                                                                                                                                                                                                                                  ; sign_div_unsign_akh               ; work         ;
;                |alt_u_div_qse:divider|                                                                                                  ; 33 (33)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|BOARD_DRAWER:b1|lpm_divide:Div1|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider|alt_u_div_qse:divider                                                                                                                                                                                                                            ; alt_u_div_qse                     ; work         ;
;       |lpm_divide:Mod0|                                                                                                                 ; 169 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|BOARD_DRAWER:b1|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                            ; lpm_divide                        ; work         ;
;          |lpm_divide_p3m:auto_generated|                                                                                                ; 169 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|BOARD_DRAWER:b1|lpm_divide:Mod0|lpm_divide_p3m:auto_generated                                                                                                                                                                                                                                                                              ; lpm_divide_p3m                    ; work         ;
;             |sign_div_unsign_slh:divider|                                                                                               ; 169 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|BOARD_DRAWER:b1|lpm_divide:Mod0|lpm_divide_p3m:auto_generated|sign_div_unsign_slh:divider                                                                                                                                                                                                                                                  ; sign_div_unsign_slh               ; work         ;
;                |alt_u_div_uve:divider|                                                                                                  ; 169 (169)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|BOARD_DRAWER:b1|lpm_divide:Mod0|lpm_divide_p3m:auto_generated|sign_div_unsign_slh:divider|alt_u_div_uve:divider                                                                                                                                                                                                                            ; alt_u_div_uve                     ; work         ;
;    |getStatus:g1|                                                                                                                       ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|getStatus:g1                                                                                                                                                                                                                                                                                                                               ; getStatus                         ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 94 (1)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 93 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 93 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 93 (1)              ; 90 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 92 (0)              ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 92 (58)             ; 85 (57)                   ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 16 (16)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 587 (2)             ; 3984 (618)                ; 39552             ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 585 (0)             ; 3366 (0)                  ; 39552             ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 585 (67)            ; 3366 (1310)               ; 39552             ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 39552             ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_ue84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 39552             ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ue84:auto_generated                                                                                                                                                 ; altsyncram_ue84                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 58 (58)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 376 (1)             ; 1561 (1)                  ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 309 (0)             ; 1545 (0)                  ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 927 (927)                 ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 309 (0)             ; 618 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:281:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:281:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:282:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:282:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:283:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:283:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:284:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:284:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:285:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:285:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:286:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:286:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:287:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:287:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:288:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:288:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:289:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:289:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:290:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:290:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:291:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:291:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:292:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:292:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:293:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:293:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:294:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:294:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:295:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:295:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:296:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:296:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:297:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:297:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:298:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:298:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:299:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:299:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:300:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:300:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:301:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:301:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:302:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:302:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:303:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:303:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:304:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:304:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:305:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:305:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:306:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:306:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:307:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:307:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:308:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:308:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 66 (66)             ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 41 (12)             ; 360 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 11 (0)              ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_rai:auto_generated|                                                                                             ; 11 (11)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_rai:auto_generated                                                             ; cntr_rai                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_4vi:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                      ; cntr_4vi                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                            ; cntr_09i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 309 (309)                 ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |vga_frame_driver:my_frame_driver|                                                                                                   ; 292 (205)           ; 88 (61)                   ; 2359296           ; 0          ; 0    ; 0            ; |FINAL_PROJECT|vga_frame_driver:my_frame_driver                                                                                                                                                                                                                                                                                                           ; vga_frame_driver                  ; work         ;
;       |vga_driver:the_vga|                                                                                                              ; 39 (39)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|vga_frame_driver:my_frame_driver|vga_driver:the_vga                                                                                                                                                                                                                                                                                        ; vga_driver                        ; work         ;
;       |vga_frame:the_vga_draw_frame|                                                                                                    ; 32 (0)              ; 2 (0)                     ; 786432            ; 0          ; 0    ; 0            ; |FINAL_PROJECT|vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame                                                                                                                                                                                                                                                                              ; vga_frame                         ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 32 (0)              ; 2 (0)                     ; 786432            ; 0          ; 0    ; 0            ; |FINAL_PROJECT|vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component                                                                                                                                                                                                                                              ; altsyncram                        ; work         ;
;             |altsyncram_1go1:auto_generated|                                                                                            ; 32 (0)              ; 2 (2)                     ; 786432            ; 0          ; 0    ; 0            ; |FINAL_PROJECT|vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated                                                                                                                                                                                                               ; altsyncram_1go1                   ; work         ;
;                |decode_11a:rden_decode|                                                                                                 ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|decode_11a:rden_decode                                                                                                                                                                                        ; decode_11a                        ; work         ;
;                |decode_8la:decode3|                                                                                                     ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|decode_8la:decode3                                                                                                                                                                                            ; decode_8la                        ; work         ;
;                |mux_6hb:mux2|                                                                                                           ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|mux_6hb:mux2                                                                                                                                                                                                  ; mux_6hb                           ; work         ;
;       |vga_frame:vga_memory0|                                                                                                           ; 8 (0)               ; 2 (0)                     ; 786432            ; 0          ; 0    ; 0            ; |FINAL_PROJECT|vga_frame_driver:my_frame_driver|vga_frame:vga_memory0                                                                                                                                                                                                                                                                                     ; vga_frame                         ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 8 (0)               ; 2 (0)                     ; 786432            ; 0          ; 0    ; 0            ; |FINAL_PROJECT|vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component                                                                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;             |altsyncram_1go1:auto_generated|                                                                                            ; 8 (0)               ; 2 (2)                     ; 786432            ; 0          ; 0    ; 0            ; |FINAL_PROJECT|vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated                                                                                                                                                                                                                      ; altsyncram_1go1                   ; work         ;
;                |decode_11a:rden_decode|                                                                                                 ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|decode_11a:rden_decode                                                                                                                                                                                               ; decode_11a                        ; work         ;
;                |decode_8la:decode3|                                                                                                     ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|decode_8la:decode3                                                                                                                                                                                                   ; decode_8la                        ; work         ;
;       |vga_frame:vga_memory1|                                                                                                           ; 8 (0)               ; 2 (0)                     ; 786432            ; 0          ; 0    ; 0            ; |FINAL_PROJECT|vga_frame_driver:my_frame_driver|vga_frame:vga_memory1                                                                                                                                                                                                                                                                                     ; vga_frame                         ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 8 (0)               ; 2 (0)                     ; 786432            ; 0          ; 0    ; 0            ; |FINAL_PROJECT|vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;             |altsyncram_1go1:auto_generated|                                                                                            ; 8 (0)               ; 2 (2)                     ; 786432            ; 0          ; 0    ; 0            ; |FINAL_PROJECT|vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated                                                                                                                                                                                                                      ; altsyncram_1go1                   ; work         ;
;                |decode_11a:rden_decode|                                                                                                 ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|decode_11a:rden_decode                                                                                                                                                                                               ; decode_11a                        ; work         ;
;                |decode_8la:decode3|                                                                                                     ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FINAL_PROJECT|vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|decode_8la:decode3                                                                                                                                                                                                   ; decode_8la                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ue84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 309          ; 128          ; 309          ; 39552  ; None      ;
; vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM                                                               ; AUTO ; Single Port      ; 32768        ; 24           ; --           ; --           ; 786432 ; image.mif ;
; vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM                                                                      ; AUTO ; Single Port      ; 32768        ; 24           ; --           ; --           ; 786432 ; image.mif ;
; vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM                                                                      ; AUTO ; Single Port      ; 32768        ; 24           ; --           ; --           ; 786432 ; image.mif ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                    ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |FINAL_PROJECT|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |FINAL_PROJECT|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |FINAL_PROJECT|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |FINAL_PROJECT|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |FINAL_PROJECT|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FINAL_PROJECT|BOARD_DRAWER:b1|S                                                                                               ;
+-----------------+---------------+----------+-----------------+----------------+-------------+---------------+---------------+---------+--------+
; Name            ; S.CHECK_COLOR ; S.IDX_UP ; S.DISABLE_WRITE ; S.ENABLE_WRITE ; S.SET_COLOR ; S.CONVERT_IDX ; S.SET_ADDRESS ; S.START ; S.WAIT ;
+-----------------+---------------+----------+-----------------+----------------+-------------+---------------+---------------+---------+--------+
; S.START         ; 0             ; 0        ; 0               ; 0              ; 0           ; 0             ; 0             ; 0       ; 0      ;
; S.SET_ADDRESS   ; 0             ; 0        ; 0               ; 0              ; 0           ; 0             ; 1             ; 1       ; 0      ;
; S.CONVERT_IDX   ; 0             ; 0        ; 0               ; 0              ; 0           ; 1             ; 0             ; 1       ; 0      ;
; S.SET_COLOR     ; 0             ; 0        ; 0               ; 0              ; 1           ; 0             ; 0             ; 1       ; 0      ;
; S.ENABLE_WRITE  ; 0             ; 0        ; 0               ; 1              ; 0           ; 0             ; 0             ; 1       ; 0      ;
; S.DISABLE_WRITE ; 0             ; 0        ; 1               ; 0              ; 0           ; 0             ; 0             ; 1       ; 0      ;
; S.IDX_UP        ; 0             ; 1        ; 0               ; 0              ; 0           ; 0             ; 0             ; 1       ; 0      ;
; S.CHECK_COLOR   ; 1             ; 0        ; 0               ; 0              ; 0           ; 0             ; 0             ; 1       ; 0      ;
; S.WAIT          ; 0             ; 0        ; 0               ; 0              ; 0           ; 0             ; 0             ; 1       ; 1      ;
+-----------------+---------------+----------+-----------------+----------------+-------------+---------------+---------------+---------+--------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------+
; State Machine - |FINAL_PROJECT|vga_frame_driver:my_frame_driver|wr_id                                       ;
+----------------------------+----------------------+----------------------------+----------------------------+
; Name                       ; wr_id.MEM_INIT_WRITE ; wr_id.MEM_M0_WRITE_M1_READ ; wr_id.MEM_M0_READ_M1_WRITE ;
+----------------------------+----------------------+----------------------------+----------------------------+
; wr_id.MEM_INIT_WRITE       ; 0                    ; 0                          ; 0                          ;
; wr_id.MEM_M0_READ_M1_WRITE ; 1                    ; 0                          ; 1                          ;
; wr_id.MEM_M0_WRITE_M1_READ ; 1                    ; 1                          ; 0                          ;
+----------------------------+----------------------+----------------------------+----------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------+
; State Machine - |FINAL_PROJECT|vga_frame_driver:my_frame_driver|S                                      ;
+------------------+---------------+-----------------+------------------+------------+---------+---------+
; Name             ; S.RFM_DRAWING ; S.RFM_INIT_WAIT ; S.RFM_INIT_START ; S.W2M_DONE ; S.ERROR ; S.START ;
+------------------+---------------+-----------------+------------------+------------+---------+---------+
; S.START          ; 0             ; 0               ; 0                ; 0          ; 0       ; 0       ;
; S.W2M_DONE       ; 0             ; 0               ; 0                ; 1          ; 0       ; 1       ;
; S.RFM_INIT_START ; 0             ; 0               ; 1                ; 0          ; 0       ; 1       ;
; S.RFM_INIT_WAIT  ; 0             ; 1               ; 0                ; 0          ; 0       ; 1       ;
; S.RFM_DRAWING    ; 1             ; 0               ; 0                ; 0          ; 0       ; 1       ;
; S.ERROR          ; 0             ; 0               ; 0                ; 0          ; 1       ; 1       ;
+------------------+---------------+-----------------+------------------+------------+---------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                              ;
+-----------------------------------------------------------------------------+-------------------------------------------------------------------+
; Register name                                                               ; Reason for Removal                                                ;
+-----------------------------------------------------------------------------+-------------------------------------------------------------------+
; BOARD_DRAWER:b1|color[3..6,8,10,12,13,19,20,23]                             ; Merged with BOARD_DRAWER:b1|color[0]                              ;
; BOARD_DRAWER:b1|color[7,15]                                                 ; Merged with BOARD_DRAWER:b1|color[14]                             ;
; BOARD_DRAWER:b1|color[9,18,21,22]                                           ; Merged with BOARD_DRAWER:b1|color[16]                             ;
; BOARD_DRAWER:b1|color[1,2]                                                  ; Merged with BOARD_DRAWER:b1|color[17]                             ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[3..6,8,10,12,13,19,20,23] ; Merged with BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[0]  ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[7,15]                     ; Merged with BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[14] ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[9,18,21,22]               ; Merged with BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[16] ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[1,2]                      ; Merged with BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[17] ;
; BOARD_DRAWER:b1|color[0]                                                    ; Merged with BOARD_DRAWER:b1|color[14]                             ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[0]                        ; Merged with BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[14] ;
; BOARD_DRAWER:b1|color[14]                                                   ; Stuck at VCC due to stuck port data_in                            ;
; BOARD_DRAWER:b1|color[16,17]                                                ; Merged with BOARD_DRAWER:b1|color[11]                             ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[16,17]                    ; Merged with BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[11] ;
; BOARD_DRAWER:b1|S~4                                                         ; Lost fanout                                                       ;
; BOARD_DRAWER:b1|S~5                                                         ; Lost fanout                                                       ;
; BOARD_DRAWER:b1|S~6                                                         ; Lost fanout                                                       ;
; vga_frame_driver:my_frame_driver|S~4                                        ; Lost fanout                                                       ;
; vga_frame_driver:my_frame_driver|S~5                                        ; Lost fanout                                                       ;
; vga_frame_driver:my_frame_driver|S~8                                        ; Lost fanout                                                       ;
; vga_frame_driver:my_frame_driver|S~9                                        ; Lost fanout                                                       ;
; vga_frame_driver:my_frame_driver|S~10                                       ; Lost fanout                                                       ;
; vga_frame_driver:my_frame_driver|S~11                                       ; Lost fanout                                                       ;
; vga_frame_driver:my_frame_driver|wr_id.MEM_INIT_WRITE                       ; Lost fanout                                                       ;
; vga_frame_driver:my_frame_driver|S.START                                    ; Merged with BOARD_DRAWER:b1|S.START                               ;
; vga_frame_driver:my_frame_driver|S.ERROR                                    ; Stuck at GND due to stuck port data_in                            ;
; Total Number of Removed Registers = 57                                      ;                                                                   ;
+-----------------------------------------------------------------------------+-------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4228  ;
; Number of registers using Synchronous Clear  ; 146   ;
; Number of registers using Synchronous Load   ; 438   ;
; Number of registers using Asynchronous Clear ; 1489  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1292  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; BOARD_DRAWER:b1|color[11]                                                                                                                                                                                                                                                                                                       ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 11                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |FINAL_PROJECT|vga_frame_driver:my_frame_driver|read_buf_mem_address[0]                                                                                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |FINAL_PROJECT|BOARD_DRAWER:b1|color[17]                                                                                                                                       ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |FINAL_PROJECT|vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|mux_6hb:mux2|l2_w18_n0_mux_dataout ;
; 9:1                ; 24 bits   ; 144 LEs       ; 144 LEs              ; 0 LEs                  ; No         ; |FINAL_PROJECT|vga_frame_driver:my_frame_driver|VGA_R[0]                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |FINAL_PROJECT ;
+----------------------+------------------+-------------------------------------+
; Parameter Name       ; Value            ; Type                                ;
+----------------------+------------------+-------------------------------------+
; START                ; 00000000         ; Unsigned Binary                     ;
; W2M_INIT             ; 00000001         ; Unsigned Binary                     ;
; W2M_COND             ; 00000010         ; Unsigned Binary                     ;
; W2M_INC              ; 00000011         ; Unsigned Binary                     ;
; W2M_DONE             ; 00000100         ; Unsigned Binary                     ;
; RFM_INIT_START       ; 00000101         ; Unsigned Binary                     ;
; RFM_INIT_WAIT        ; 00000110         ; Unsigned Binary                     ;
; RFM_DRAWING          ; 00000111         ; Unsigned Binary                     ;
; ERROR                ; 11111111         ; Unsigned Binary                     ;
; MEMORY_SIZE          ; 0100101100000000 ; Unsigned Binary                     ;
; PIXEL_VIRTUAL_SIZE   ; 0000000000000100 ; Unsigned Binary                     ;
; VGA_WIDTH            ; 0000001010000000 ; Unsigned Binary                     ;
; VGA_HEIGHT           ; 0000000111100000 ; Unsigned Binary                     ;
; VIRTUAL_PIXEL_WIDTH  ; 0000000010100000 ; Unsigned Binary                     ;
; VIRTUAL_PIXEL_HEIGHT ; 0000000001111000 ; Unsigned Binary                     ;
+----------------------+------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_frame_driver:my_frame_driver ;
+----------------------+------------------+-------------------------------------+
; Parameter Name       ; Value            ; Type                                ;
+----------------------+------------------+-------------------------------------+
; START                ; 00000000         ; Unsigned Binary                     ;
; W2M_DONE             ; 00000100         ; Unsigned Binary                     ;
; RFM_INIT_START       ; 00000101         ; Unsigned Binary                     ;
; RFM_INIT_WAIT        ; 00000110         ; Unsigned Binary                     ;
; RFM_DRAWING          ; 00000111         ; Unsigned Binary                     ;
; ERROR                ; 11111111         ; Unsigned Binary                     ;
; MEMORY_SIZE          ; 0100101100000000 ; Unsigned Binary                     ;
; PIXEL_VIRTUAL_SIZE   ; 0000000000000100 ; Unsigned Binary                     ;
; VGA_WIDTH            ; 0000001010000000 ; Unsigned Binary                     ;
; VGA_HEIGHT           ; 0000000111100000 ; Unsigned Binary                     ;
; VIRTUAL_PIXEL_WIDTH  ; 0000000010100000 ; Unsigned Binary                     ;
; VIRTUAL_PIXEL_HEIGHT ; 0000000001111000 ; Unsigned Binary                     ;
; MEM_INIT_WRITE       ; 00               ; Unsigned Binary                     ;
; MEM_M0_READ_M1_WRITE ; 01               ; Unsigned Binary                     ;
; MEM_M0_WRITE_M1_READ ; 10               ; Unsigned Binary                     ;
; MEM_ERROR            ; 11               ; Unsigned Binary                     ;
+----------------------+------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                 ;
; WIDTH_A                            ; 24                   ; Signed Integer                                                          ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                          ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; INIT_FILE                          ; image.mif            ; Untyped                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_1go1      ; Untyped                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                 ;
; WIDTH_A                            ; 24                   ; Signed Integer                                                          ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                          ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; INIT_FILE                          ; image.mif            ; Untyped                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_1go1      ; Untyped                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                           ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                        ;
; WIDTH_A                            ; 24                   ; Signed Integer                                                                 ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                                 ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; INIT_FILE                          ; image.mif            ; Untyped                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_1go1      ; Untyped                                                                        ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_frame_driver:my_frame_driver|vga_driver:the_vga ;
+----------------+----------------------------------+----------------------------------------------+
; Parameter Name ; Value                            ; Type                                         ;
+----------------+----------------------------------+----------------------------------------------+
; HA_END         ; 1001111111                       ; Unsigned Binary                              ;
; HS_STA         ; 00000000000000000000001010001111 ; Unsigned Binary                              ;
; HS_END         ; 00000000000000000000001011101111 ; Unsigned Binary                              ;
; WIDTH          ; 1100011111                       ; Unsigned Binary                              ;
; VA_END         ; 0111011111                       ; Unsigned Binary                              ;
; VS_STA         ; 00000000000000000000000111101001 ; Unsigned Binary                              ;
; VS_END         ; 00000000000000000000000111101011 ; Unsigned Binary                              ;
; HEIGHT         ; 1000001100                       ; Unsigned Binary                              ;
+----------------+----------------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BOARD_DRAWER:b1 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; START          ; 0000  ; Unsigned Binary                     ;
; SET_ADDRESS    ; 0001  ; Unsigned Binary                     ;
; CONVERT_IDX    ; 0010  ; Unsigned Binary                     ;
; SET_COLOR      ; 0011  ; Unsigned Binary                     ;
; ENABLE_WRITE   ; 0100  ; Unsigned Binary                     ;
; DISABLE_WRITE  ; 0101  ; Unsigned Binary                     ;
; IDX_UP         ; 0110  ; Unsigned Binary                     ;
; CHECK_COLOR    ; 0111  ; Unsigned Binary                     ;
; WAIT           ; 1000  ; Unsigned Binary                     ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; sld_data_bits                                   ; 309                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_trigger_bits                                ; 309                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; sld_inversion_mask_length                       ; 948                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_storage_qualifier_bits                      ; 309                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BOARD_DRAWER:b1|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 15             ; Untyped                                ;
; LPM_WIDTHD             ; 7              ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_p3m ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BOARD_DRAWER:b1|lpm_divide:Div1 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                ;
; LPM_WIDTHD             ; 4              ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_4am ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BOARD_DRAWER:b1|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 15             ; Untyped                                ;
; LPM_WIDTHD             ; 7              ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_mbm ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                          ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                         ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                                             ;
; Entity Instance                           ; vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                   ;
;     -- WIDTH_A                            ; 24                                                                                            ;
;     -- NUMWORDS_A                         ; 32768                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                   ;
;     -- WIDTH_A                            ; 24                                                                                            ;
;     -- NUMWORDS_A                         ; 32768                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                   ;
;     -- WIDTH_A                            ; 24                                                                                            ;
;     -- NUMWORDS_A                         ; 32768                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "three_decimal_vals_w_neg:display|seven_segment:dig0" ;
+---------+-------+----------+----------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                            ;
+---------+-------+----------+----------------------------------------------------+
; i[3..1] ; Input ; Info     ; Stuck at GND                                       ;
+---------+-------+----------+----------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "three_decimal_vals_w_neg:display|seven_segment:dig1" ;
+---------+-------+----------+----------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                            ;
+---------+-------+----------+----------------------------------------------------+
; i[3..1] ; Input ; Info     ; Stuck at GND                                       ;
+---------+-------+----------+----------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "three_decimal_vals_w_neg:display|seven_segment:dig2" ;
+---------+-------+----------+----------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                            ;
+---------+-------+----------+----------------------------------------------------+
; i[3..1] ; Input ; Info     ; Stuck at GND                                       ;
+---------+-------+----------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "three_decimal_vals_w_neg:display"                                                                                                          ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; val  ; Input ; Warning  ; Input port expression (3 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "val[3..3]" will be connected to GND. ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BOARD_DRAWER:b1|getStatus:g1"                                                                                               ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                   ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; status ; Output ; Warning  ; Output or bidir port (3 bits) is wider than the port expression (1 bits) it drives; bit(s) "status[2..1]" have no fanouts ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "BOARD_DRAWER:b1"       ;
+-----------------+-------+----------+--------------+
; Port            ; Type  ; Severity ; Details      ;
+-----------------+-------+----------+--------------+
; Board[119..117] ; Input ; Info     ; Stuck at VCC ;
; Board[113..111] ; Input ; Info     ; Stuck at VCC ;
; Board[107..105] ; Input ; Info     ; Stuck at VCC ;
; Board[101..99]  ; Input ; Info     ; Stuck at VCC ;
; Board[92..90]   ; Input ; Info     ; Stuck at VCC ;
; Board[86..84]   ; Input ; Info     ; Stuck at VCC ;
; Board[80..78]   ; Input ; Info     ; Stuck at VCC ;
; Board[74..72]   ; Input ; Info     ; Stuck at VCC ;
; Board[191..188] ; Input ; Info     ; Stuck at GND ;
; Board[186..182] ; Input ; Info     ; Stuck at GND ;
; Board[180..176] ; Input ; Info     ; Stuck at GND ;
; Board[174..170] ; Input ; Info     ; Stuck at GND ;
; Board[168..167] ; Input ; Info     ; Stuck at GND ;
; Board[165..161] ; Input ; Info     ; Stuck at GND ;
; Board[159..155] ; Input ; Info     ; Stuck at GND ;
; Board[153..149] ; Input ; Info     ; Stuck at GND ;
; Board[147..140] ; Input ; Info     ; Stuck at GND ;
; Board[138..134] ; Input ; Info     ; Stuck at GND ;
; Board[132..128] ; Input ; Info     ; Stuck at GND ;
; Board[126..122] ; Input ; Info     ; Stuck at GND ;
; Board[116..114] ; Input ; Info     ; Stuck at GND ;
; Board[110..108] ; Input ; Info     ; Stuck at GND ;
; Board[104..102] ; Input ; Info     ; Stuck at GND ;
; Board[98..93]   ; Input ; Info     ; Stuck at GND ;
; Board[89..87]   ; Input ; Info     ; Stuck at GND ;
; Board[83..81]   ; Input ; Info     ; Stuck at GND ;
; Board[77..75]   ; Input ; Info     ; Stuck at GND ;
; Board[71..70]   ; Input ; Info     ; Stuck at GND ;
; Board[68..64]   ; Input ; Info     ; Stuck at GND ;
; Board[62..58]   ; Input ; Info     ; Stuck at GND ;
; Board[56..52]   ; Input ; Info     ; Stuck at GND ;
; Board[50..43]   ; Input ; Info     ; Stuck at GND ;
; Board[41..37]   ; Input ; Info     ; Stuck at GND ;
; Board[35..31]   ; Input ; Info     ; Stuck at GND ;
; Board[29..25]   ; Input ; Info     ; Stuck at GND ;
; Board[23..22]   ; Input ; Info     ; Stuck at GND ;
; Board[20..16]   ; Input ; Info     ; Stuck at GND ;
; Board[14..10]   ; Input ; Info     ; Stuck at GND ;
; Board[8..4]     ; Input ; Info     ; Stuck at GND ;
; Board[2..0]     ; Input ; Info     ; Stuck at GND ;
; Board[187]      ; Input ; Info     ; Stuck at VCC ;
; Board[181]      ; Input ; Info     ; Stuck at VCC ;
; Board[175]      ; Input ; Info     ; Stuck at VCC ;
; Board[169]      ; Input ; Info     ; Stuck at VCC ;
; Board[166]      ; Input ; Info     ; Stuck at VCC ;
; Board[160]      ; Input ; Info     ; Stuck at VCC ;
; Board[154]      ; Input ; Info     ; Stuck at VCC ;
; Board[148]      ; Input ; Info     ; Stuck at VCC ;
; Board[139]      ; Input ; Info     ; Stuck at VCC ;
; Board[133]      ; Input ; Info     ; Stuck at VCC ;
; Board[127]      ; Input ; Info     ; Stuck at VCC ;
; Board[121]      ; Input ; Info     ; Stuck at VCC ;
; Board[120]      ; Input ; Info     ; Stuck at GND ;
; Board[69]       ; Input ; Info     ; Stuck at VCC ;
; Board[63]       ; Input ; Info     ; Stuck at VCC ;
; Board[57]       ; Input ; Info     ; Stuck at VCC ;
; Board[51]       ; Input ; Info     ; Stuck at VCC ;
; Board[42]       ; Input ; Info     ; Stuck at VCC ;
; Board[36]       ; Input ; Info     ; Stuck at VCC ;
; Board[30]       ; Input ; Info     ; Stuck at VCC ;
; Board[24]       ; Input ; Info     ; Stuck at VCC ;
; Board[21]       ; Input ; Info     ; Stuck at VCC ;
; Board[15]       ; Input ; Info     ; Stuck at VCC ;
; Board[9]        ; Input ; Info     ; Stuck at VCC ;
; Board[3]        ; Input ; Info     ; Stuck at VCC ;
+-----------------+-------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame"                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (15 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1"                                                                                                                              ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (15 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0"                                                                                                                              ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (15 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_frame_driver:my_frame_driver"                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; x    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; y    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 309                 ; 309              ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 154                         ;
;     CLR               ; 47                          ;
;     CLR SLD           ; 2                           ;
;     ENA               ; 23                          ;
;     ENA CLR           ; 17                          ;
;     ENA CLR SCLR      ; 44                          ;
;     ENA CLR SLD       ; 15                          ;
;     plain             ; 6                           ;
; arriav_lcell_comb     ; 759                         ;
;     arith             ; 235                         ;
;         0 data inputs ; 36                          ;
;         1 data inputs ; 69                          ;
;         2 data inputs ; 6                           ;
;         3 data inputs ; 73                          ;
;         4 data inputs ; 51                          ;
;     normal            ; 484                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 14                          ;
;         2 data inputs ; 149                         ;
;         3 data inputs ; 109                         ;
;         4 data inputs ; 72                          ;
;         5 data inputs ; 54                          ;
;         6 data inputs ; 84                          ;
;     shared            ; 40                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 22                          ;
;         2 data inputs ; 6                           ;
;         3 data inputs ; 8                           ;
;         4 data inputs ; 2                           ;
; boundary_port         ; 391                         ;
; stratixv_ram_block    ; 288                         ;
;                       ;                             ;
; Max LUT depth         ; 25.60                       ;
; Average LUT depth     ; 8.65                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                 ;
+----------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------+---------+
; Name                                                     ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                        ; Details ;
+----------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------+---------+
; BOARD_DRAWER:b1|IDX[0]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|IDX[0]                                   ; N/A     ;
; BOARD_DRAWER:b1|IDX[0]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|IDX[0]                                   ; N/A     ;
; BOARD_DRAWER:b1|IDX[10]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|IDX[10]                                  ; N/A     ;
; BOARD_DRAWER:b1|IDX[10]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|IDX[10]                                  ; N/A     ;
; BOARD_DRAWER:b1|IDX[11]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|IDX[11]                                  ; N/A     ;
; BOARD_DRAWER:b1|IDX[11]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|IDX[11]                                  ; N/A     ;
; BOARD_DRAWER:b1|IDX[12]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|IDX[12]                                  ; N/A     ;
; BOARD_DRAWER:b1|IDX[12]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|IDX[12]                                  ; N/A     ;
; BOARD_DRAWER:b1|IDX[13]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|IDX[13]                                  ; N/A     ;
; BOARD_DRAWER:b1|IDX[13]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|IDX[13]                                  ; N/A     ;
; BOARD_DRAWER:b1|IDX[14]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|IDX[14]                                  ; N/A     ;
; BOARD_DRAWER:b1|IDX[14]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|IDX[14]                                  ; N/A     ;
; BOARD_DRAWER:b1|IDX[1]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|IDX[1]                                   ; N/A     ;
; BOARD_DRAWER:b1|IDX[1]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|IDX[1]                                   ; N/A     ;
; BOARD_DRAWER:b1|IDX[2]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|IDX[2]                                   ; N/A     ;
; BOARD_DRAWER:b1|IDX[2]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|IDX[2]                                   ; N/A     ;
; BOARD_DRAWER:b1|IDX[3]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|IDX[3]                                   ; N/A     ;
; BOARD_DRAWER:b1|IDX[3]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|IDX[3]                                   ; N/A     ;
; BOARD_DRAWER:b1|IDX[4]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|IDX[4]                                   ; N/A     ;
; BOARD_DRAWER:b1|IDX[4]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|IDX[4]                                   ; N/A     ;
; BOARD_DRAWER:b1|IDX[5]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|IDX[5]                                   ; N/A     ;
; BOARD_DRAWER:b1|IDX[5]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|IDX[5]                                   ; N/A     ;
; BOARD_DRAWER:b1|IDX[6]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|IDX[6]                                   ; N/A     ;
; BOARD_DRAWER:b1|IDX[6]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|IDX[6]                                   ; N/A     ;
; BOARD_DRAWER:b1|IDX[7]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|IDX[7]                                   ; N/A     ;
; BOARD_DRAWER:b1|IDX[7]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|IDX[7]                                   ; N/A     ;
; BOARD_DRAWER:b1|IDX[8]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|IDX[8]                                   ; N/A     ;
; BOARD_DRAWER:b1|IDX[8]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|IDX[8]                                   ; N/A     ;
; BOARD_DRAWER:b1|IDX[9]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|IDX[9]                                   ; N/A     ;
; BOARD_DRAWER:b1|IDX[9]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|IDX[9]                                   ; N/A     ;
; BOARD_DRAWER:b1|NS.DISABLE_WRITE                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|NS.DISABLE_WRITE~0                       ; N/A     ;
; BOARD_DRAWER:b1|NS.DISABLE_WRITE                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|NS.DISABLE_WRITE~0                       ; N/A     ;
; BOARD_DRAWER:b1|NS.ENABLE_WRITE                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|NS.ENABLE_WRITE~0                        ; N/A     ;
; BOARD_DRAWER:b1|NS.ENABLE_WRITE                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|NS.ENABLE_WRITE~0                        ; N/A     ;
; BOARD_DRAWER:b1|S.CHECK_COLOR                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|S.CHECK_COLOR                            ; N/A     ;
; BOARD_DRAWER:b1|S.CHECK_COLOR                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|S.CHECK_COLOR                            ; N/A     ;
; BOARD_DRAWER:b1|S.CONVERT_IDX                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|S.CONVERT_IDX                            ; N/A     ;
; BOARD_DRAWER:b1|S.CONVERT_IDX                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|S.CONVERT_IDX                            ; N/A     ;
; BOARD_DRAWER:b1|S.DISABLE_WRITE                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|S.DISABLE_WRITE                          ; N/A     ;
; BOARD_DRAWER:b1|S.DISABLE_WRITE                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|S.DISABLE_WRITE                          ; N/A     ;
; BOARD_DRAWER:b1|S.ENABLE_WRITE                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|S.ENABLE_WRITE                           ; N/A     ;
; BOARD_DRAWER:b1|S.ENABLE_WRITE                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|S.ENABLE_WRITE                           ; N/A     ;
; BOARD_DRAWER:b1|S.IDX_UP                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|S.IDX_UP                                 ; N/A     ;
; BOARD_DRAWER:b1|S.IDX_UP                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|S.IDX_UP                                 ; N/A     ;
; BOARD_DRAWER:b1|S.SET_ADDRESS                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|S.SET_ADDRESS                            ; N/A     ;
; BOARD_DRAWER:b1|S.SET_ADDRESS                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|S.SET_ADDRESS                            ; N/A     ;
; BOARD_DRAWER:b1|S.SET_COLOR                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|S.SET_COLOR                              ; N/A     ;
; BOARD_DRAWER:b1|S.SET_COLOR                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|S.SET_COLOR                              ; N/A     ;
; BOARD_DRAWER:b1|S.START                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|S.START~_wirecell                        ; N/A     ;
; BOARD_DRAWER:b1|S.START                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|S.START~_wirecell                        ; N/A     ;
; BOARD_DRAWER:b1|S.WAIT                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|S.WAIT                                   ; N/A     ;
; BOARD_DRAWER:b1|S.WAIT                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|S.WAIT                                   ; N/A     ;
; BOARD_DRAWER:b1|color[0]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|color[0]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|color[10]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|color[10]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|color[11]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|color[11]~_wirecell                      ; N/A     ;
; BOARD_DRAWER:b1|color[11]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|color[11]~_wirecell                      ; N/A     ;
; BOARD_DRAWER:b1|color[12]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|color[12]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|color[13]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|color[13]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|color[14]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|color[14]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|color[15]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|color[15]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|color[16]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|color[11]~_wirecell                      ; N/A     ;
; BOARD_DRAWER:b1|color[16]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|color[11]~_wirecell                      ; N/A     ;
; BOARD_DRAWER:b1|color[17]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|color[11]~_wirecell                      ; N/A     ;
; BOARD_DRAWER:b1|color[17]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|color[11]~_wirecell                      ; N/A     ;
; BOARD_DRAWER:b1|color[18]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|color[11]~_wirecell                      ; N/A     ;
; BOARD_DRAWER:b1|color[18]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|color[11]~_wirecell                      ; N/A     ;
; BOARD_DRAWER:b1|color[19]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|color[19]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|color[1]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|color[11]~_wirecell                      ; N/A     ;
; BOARD_DRAWER:b1|color[1]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|color[11]~_wirecell                      ; N/A     ;
; BOARD_DRAWER:b1|color[20]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|color[20]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|color[21]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|color[11]~_wirecell                      ; N/A     ;
; BOARD_DRAWER:b1|color[21]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|color[11]~_wirecell                      ; N/A     ;
; BOARD_DRAWER:b1|color[22]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|color[11]~_wirecell                      ; N/A     ;
; BOARD_DRAWER:b1|color[22]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|color[11]~_wirecell                      ; N/A     ;
; BOARD_DRAWER:b1|color[23]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|color[23]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|color[2]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|color[11]~_wirecell                      ; N/A     ;
; BOARD_DRAWER:b1|color[2]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|color[11]~_wirecell                      ; N/A     ;
; BOARD_DRAWER:b1|color[3]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|color[3]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|color[4]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|color[4]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|color[5]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|color[5]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|color[6]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|color[6]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|color[7]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|color[7]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|color[8]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|color[8]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|color[9]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|color[11]~_wirecell                      ; N/A     ;
; BOARD_DRAWER:b1|color[9]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|color[11]~_wirecell                      ; N/A     ;
; BOARD_DRAWER:b1|counter[0]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|counter[0]                               ; N/A     ;
; BOARD_DRAWER:b1|counter[0]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|counter[0]                               ; N/A     ;
; BOARD_DRAWER:b1|counter[10]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|counter[10]                              ; N/A     ;
; BOARD_DRAWER:b1|counter[10]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|counter[10]                              ; N/A     ;
; BOARD_DRAWER:b1|counter[11]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|counter[11]                              ; N/A     ;
; BOARD_DRAWER:b1|counter[11]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|counter[11]                              ; N/A     ;
; BOARD_DRAWER:b1|counter[12]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|counter[12]                              ; N/A     ;
; BOARD_DRAWER:b1|counter[12]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|counter[12]                              ; N/A     ;
; BOARD_DRAWER:b1|counter[13]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|counter[13]                              ; N/A     ;
; BOARD_DRAWER:b1|counter[13]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|counter[13]                              ; N/A     ;
; BOARD_DRAWER:b1|counter[14]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|counter[14]                              ; N/A     ;
; BOARD_DRAWER:b1|counter[14]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|counter[14]                              ; N/A     ;
; BOARD_DRAWER:b1|counter[1]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|counter[1]                               ; N/A     ;
; BOARD_DRAWER:b1|counter[1]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|counter[1]                               ; N/A     ;
; BOARD_DRAWER:b1|counter[2]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|counter[2]                               ; N/A     ;
; BOARD_DRAWER:b1|counter[2]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|counter[2]                               ; N/A     ;
; BOARD_DRAWER:b1|counter[3]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|counter[3]                               ; N/A     ;
; BOARD_DRAWER:b1|counter[3]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|counter[3]                               ; N/A     ;
; BOARD_DRAWER:b1|counter[4]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|counter[4]                               ; N/A     ;
; BOARD_DRAWER:b1|counter[4]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|counter[4]                               ; N/A     ;
; BOARD_DRAWER:b1|counter[5]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|counter[5]                               ; N/A     ;
; BOARD_DRAWER:b1|counter[5]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|counter[5]                               ; N/A     ;
; BOARD_DRAWER:b1|counter[6]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|counter[6]                               ; N/A     ;
; BOARD_DRAWER:b1|counter[6]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|counter[6]                               ; N/A     ;
; BOARD_DRAWER:b1|counter[7]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|counter[7]                               ; N/A     ;
; BOARD_DRAWER:b1|counter[7]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|counter[7]                               ; N/A     ;
; BOARD_DRAWER:b1|counter[8]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|counter[8]                               ; N/A     ;
; BOARD_DRAWER:b1|counter[8]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|counter[8]                               ; N/A     ;
; BOARD_DRAWER:b1|counter[9]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|counter[9]                               ; N/A     ;
; BOARD_DRAWER:b1|counter[9]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|counter[9]                               ; N/A     ;
; BOARD_DRAWER:b1|enabled                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; enabled                                                  ; N/A     ;
; BOARD_DRAWER:b1|enabled                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; enabled                                                  ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[100]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[100]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[101]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[101]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[102]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[102]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[103]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[103]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[104]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[104]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[105]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[105]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[106]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[106]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[107]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[107]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[108]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[108]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[109]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[109]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[10]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[10]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[110]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[110]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[111]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[111]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[112]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[112]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[113]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[113]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[114]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[114]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[115]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[115]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[116]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[116]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[117]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[117]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[118]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[118]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[119]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[119]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[11]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[11]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[120]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[120]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[121]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[121]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[122]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[122]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[123]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[123]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[124]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[124]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[125]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[125]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[126]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[126]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[127]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[127]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[128]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[128]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[129]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[129]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[12]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[12]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[130]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[130]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[131]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[131]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[132]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[132]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[133]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[133]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[134]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[134]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[135]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[135]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[136]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[136]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[137]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[137]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[138]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[138]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[139]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[139]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[13]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[13]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[140]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[140]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[141]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[141]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[142]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[142]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[143]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[143]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[144]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[144]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[145]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[145]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[146]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[146]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[147]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[147]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[148]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[148]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[149]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[149]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[14]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[14]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[150]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[150]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[151]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[151]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[152]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[152]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[153]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[153]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[154]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[154]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[155]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[155]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[156]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[156]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[157]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[157]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[158]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[158]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[159]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[159]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[15]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[15]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[160]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[160]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[161]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[161]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[162]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[162]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[163]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[163]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[164]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[164]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[165]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[165]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[166]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[166]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[167]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[167]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[168]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[168]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[169]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[169]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[16]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[16]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[170]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[170]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[171]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[171]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[172]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[172]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[173]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[173]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[174]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[174]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[175]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[175]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[176]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[176]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[177]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[177]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[178]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[178]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[179]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[179]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[17]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[17]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[180]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[180]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[181]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[181]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[182]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[182]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[183]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[183]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[184]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[184]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[185]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[185]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[186]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[186]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[187]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[187]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[188]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[188]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[189]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[189]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[18]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[18]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[190]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[190]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[191]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[191]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[19]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[19]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[20]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[20]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[21]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[21]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[22]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[22]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[23]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[23]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[24]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[24]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[25]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[25]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[26]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[26]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[27]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[27]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[28]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[28]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[29]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[29]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[2]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[2]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[30]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[30]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[31]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[31]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[32]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[32]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[33]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[33]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[34]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[34]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[35]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[35]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[36]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[36]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[37]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[37]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[38]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[38]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[39]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[39]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[40]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[40]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[41]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[41]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[42]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[42]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[43]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[43]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[44]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[44]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[45]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[45]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[46]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[46]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[47]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[47]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[48]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[48]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[49]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[49]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[4]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[4]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[50]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[50]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[51]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[51]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[52]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[52]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[53]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[53]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[54]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[54]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[55]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[55]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[56]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[56]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[57]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[57]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[58]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[58]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[59]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[59]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[5]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[5]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[60]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[60]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[61]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[61]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[62]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[62]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[63]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[63]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[64]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[64]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[65]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[65]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[66]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[66]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[67]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[67]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[68]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[68]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[69]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[69]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[6]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[6]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[70]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[70]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[71]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[71]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[72]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[72]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[73]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[73]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[74]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[74]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[75]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[75]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[76]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[76]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[77]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[77]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[78]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[78]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[79]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[79]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[7]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[7]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[80]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[80]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[81]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[81]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[82]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[82]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[83]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[83]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[84]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[84]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[85]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[85]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[86]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[86]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[87]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[87]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[88]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[88]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[89]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[89]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[8]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[8]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[90]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[90]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[91]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[91]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[92]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[92]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[93]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[93]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[94]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[94]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[95]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[95]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[96]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[96]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[97]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[97]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[98]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[98]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[99]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[99]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[9]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|BoardState[9]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|status[0]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|getStatus:g1|Mux0~0_wirecell             ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|status[0]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|getStatus:g1|Mux0~0_wirecell             ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|status[1]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|getStatus:g1|Mux1~0                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|status[1]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|getStatus:g1|Mux1~0                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|status[2]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|getStatus:g1|Mux2~0                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|status[2]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|getStatus:g1|Mux2~0                      ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|x_location[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|X[0]                                     ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|x_location[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|X[0]                                     ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|x_location[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|X[1]                                     ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|x_location[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|X[1]                                     ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|x_location[2]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|X[2]                                     ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|x_location[2]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|X[2]                                     ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|x_location[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|X[3]                                     ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|x_location[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|X[3]                                     ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|y_location[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|Y[0]                                     ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|y_location[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|Y[0]                                     ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|y_location[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|Y[1]                                     ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|y_location[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|Y[1]                                     ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|y_location[2]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|Y[2]                                     ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|y_location[2]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|Y[2]                                     ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|y_location[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|Y[3]                                     ; N/A     ;
; BOARD_DRAWER:b1|getStatus:g1|y_location[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|Y[3]                                     ; N/A     ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_a_pixel         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|the_vga_draw_frame_write_a_pixel         ; N/A     ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_a_pixel         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|the_vga_draw_frame_write_a_pixel         ; N/A     ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_address[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_address[0]  ; N/A     ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_address[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_address[0]  ; N/A     ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_address[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_address[10] ; N/A     ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_address[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_address[10] ; N/A     ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_address[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_address[11] ; N/A     ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_address[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_address[11] ; N/A     ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_address[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_address[12] ; N/A     ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_address[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_address[12] ; N/A     ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_address[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_address[13] ; N/A     ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_address[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_address[13] ; N/A     ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_address[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_address[14] ; N/A     ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_address[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_address[14] ; N/A     ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_address[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_address[1]  ; N/A     ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_address[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_address[1]  ; N/A     ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_address[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_address[2]  ; N/A     ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_address[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_address[2]  ; N/A     ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_address[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_address[3]  ; N/A     ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_address[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_address[3]  ; N/A     ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_address[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_address[4]  ; N/A     ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_address[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_address[4]  ; N/A     ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_address[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_address[5]  ; N/A     ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_address[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_address[5]  ; N/A     ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_address[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_address[6]  ; N/A     ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_address[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_address[6]  ; N/A     ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_address[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_address[7]  ; N/A     ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_address[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_address[7]  ; N/A     ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_address[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_address[8]  ; N/A     ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_address[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_address[8]  ; N/A     ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_address[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_address[9]  ; N/A     ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_address[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_address[9]  ; N/A     ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[14]    ; N/A     ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[14]    ; N/A     ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[14]    ; N/A     ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[14]    ; N/A     ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[11]    ; N/A     ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[11]    ; N/A     ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[14]    ; N/A     ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[14]    ; N/A     ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[14]    ; N/A     ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[14]    ; N/A     ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[14]    ; N/A     ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[14]    ; N/A     ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[14]    ; N/A     ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[14]    ; N/A     ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[16]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[11]    ; N/A     ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[16]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[11]    ; N/A     ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[17]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[11]    ; N/A     ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[17]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[11]    ; N/A     ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[18]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[11]    ; N/A     ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[18]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[11]    ; N/A     ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[19]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[14]    ; N/A     ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[19]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[14]    ; N/A     ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[11]    ; N/A     ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[11]    ; N/A     ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[20]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[14]    ; N/A     ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[20]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[14]    ; N/A     ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[21]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[11]    ; N/A     ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[21]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[11]    ; N/A     ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[22]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[11]    ; N/A     ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[22]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[11]    ; N/A     ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[23]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[14]    ; N/A     ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[23]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[14]    ; N/A     ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[11]    ; N/A     ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[11]    ; N/A     ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[14]    ; N/A     ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[14]    ; N/A     ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[14]    ; N/A     ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[14]    ; N/A     ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[14]    ; N/A     ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[14]    ; N/A     ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[14]    ; N/A     ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[14]    ; N/A     ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[14]    ; N/A     ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[14]    ; N/A     ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[14]    ; N/A     ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[14]    ; N/A     ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[11]    ; N/A     ;
; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BOARD_DRAWER:b1|the_vga_draw_frame_write_mem_data[11]    ; N/A     ;
; CLOCK_50                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                                 ; N/A     ;
; auto_signaltap_0|gnd                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                      ; N/A     ;
; auto_signaltap_0|gnd                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                      ; N/A     ;
; auto_signaltap_0|gnd                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                      ; N/A     ;
; auto_signaltap_0|gnd                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                      ; N/A     ;
; auto_signaltap_0|gnd                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                      ; N/A     ;
; auto_signaltap_0|gnd                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                      ; N/A     ;
; auto_signaltap_0|gnd                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                      ; N/A     ;
; auto_signaltap_0|gnd                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                      ; N/A     ;
; auto_signaltap_0|gnd                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                      ; N/A     ;
; auto_signaltap_0|gnd                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                      ; N/A     ;
; auto_signaltap_0|gnd                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                      ; N/A     ;
; auto_signaltap_0|gnd                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                      ; N/A     ;
; auto_signaltap_0|gnd                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                      ; N/A     ;
; auto_signaltap_0|gnd                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                      ; N/A     ;
; auto_signaltap_0|gnd                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                      ; N/A     ;
; auto_signaltap_0|gnd                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                      ; N/A     ;
; auto_signaltap_0|gnd                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                      ; N/A     ;
; auto_signaltap_0|gnd                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                      ; N/A     ;
; auto_signaltap_0|gnd                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                      ; N/A     ;
; auto_signaltap_0|gnd                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                      ; N/A     ;
; auto_signaltap_0|vcc                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                      ; N/A     ;
; auto_signaltap_0|vcc                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                      ; N/A     ;
; auto_signaltap_0|vcc                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                      ; N/A     ;
; auto_signaltap_0|vcc                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                      ; N/A     ;
; auto_signaltap_0|vcc                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                      ; N/A     ;
; auto_signaltap_0|vcc                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                      ; N/A     ;
; auto_signaltap_0|vcc                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                      ; N/A     ;
; auto_signaltap_0|vcc                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                      ; N/A     ;
; auto_signaltap_0|vcc                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                      ; N/A     ;
; auto_signaltap_0|vcc                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                      ; N/A     ;
; auto_signaltap_0|vcc                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                      ; N/A     ;
; auto_signaltap_0|vcc                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                      ; N/A     ;
+----------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Thu Dec  5 13:41:26 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FINAL_PROJECT -c FINAL_PROJECT
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 20 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file vga_frame.v
    Info (12023): Found entity 1: vga_frame File: D:/Final Project/vga_frame.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file vga_frame_driver.v
    Info (12023): Found entity 1: vga_frame_driver File: D:/Final Project/vga_frame_driver.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file idx_to_xy.v
    Info (12023): Found entity 1: IDX_TO_XY File: D:/Final Project/IDX_TO_XY.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file board_drawer.v
    Info (12023): Found entity 1: BOARD_DRAWER File: D:/Final Project/BOARD_DRAWER.v Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file legal_move_checker.v
Info (12021): Found 1 design units, including 1 entities, in source file seven_segment_negative.v
    Info (12023): Found entity 1: seven_segment_negative File: D:/Final Project/seven_segment_negative.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file seven_segment.v
    Info (12023): Found entity 1: seven_segment File: D:/Final Project/seven_segment.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file three_decimal_vals_w_neg.v
    Info (12023): Found entity 1: three_decimal_vals_w_neg File: D:/Final Project/three_decimal_vals_w_neg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file final_project.v
    Info (12023): Found entity 1: FINAL_PROJECT File: D:/Final Project/FINAL_PROJECT.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file getstatus.v
    Info (12023): Found entity 1: getStatus File: D:/Final Project/getStatus.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at BOARD_DRAWER.v(77): created implicit net for "status" File: D:/Final Project/BOARD_DRAWER.v Line: 77
Info (12127): Elaborating entity "FINAL_PROJECT" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at FINAL_PROJECT.v(110): truncated value with size 15 to match size of target (10) File: D:/Final Project/FINAL_PROJECT.v Line: 110
Warning (10230): Verilog HDL assignment warning at FINAL_PROJECT.v(164): truncated value with size 32 to match size of target (4) File: D:/Final Project/FINAL_PROJECT.v Line: 164
Warning (10230): Verilog HDL assignment warning at FINAL_PROJECT.v(165): truncated value with size 32 to match size of target (4) File: D:/Final Project/FINAL_PROJECT.v Line: 165
Info (12128): Elaborating entity "vga_frame_driver" for hierarchy "vga_frame_driver:my_frame_driver" File: D:/Final Project/FINAL_PROJECT.v Line: 77
Info (10264): Verilog HDL Case Statement information at vga_frame_driver.v(157): all case item expressions in this case statement are onehot File: D:/Final Project/vga_frame_driver.v Line: 157
Info (10264): Verilog HDL Case Statement information at vga_frame_driver.v(214): all case item expressions in this case statement are onehot File: D:/Final Project/vga_frame_driver.v Line: 214
Info (12128): Elaborating entity "vga_frame" for hierarchy "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0" File: D:/Final Project/vga_frame_driver.v Line: 51
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component" File: D:/Final Project/vga_frame.v Line: 86
Info (12130): Elaborated megafunction instantiation "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component" File: D:/Final Project/vga_frame.v Line: 86
Info (12133): Instantiated megafunction "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component" with the following parameter: File: D:/Final Project/vga_frame.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "image.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1go1.tdf
    Info (12023): Found entity 1: altsyncram_1go1 File: D:/Final Project/db/altsyncram_1go1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_1go1" for hierarchy "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Critical Warning (127005): Memory depth (32768) in the design file differs from memory depth (14400) in the Memory Initialization File "D:/Final Project/image.mif" -- setting initial value for remaining addresses to 0 File: D:/Final Project/vga_frame.v Line: 86
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_8la.tdf
    Info (12023): Found entity 1: decode_8la File: D:/Final Project/db/decode_8la.tdf Line: 23
Info (12128): Elaborating entity "decode_8la" for hierarchy "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|decode_8la:decode3" File: D:/Final Project/db/altsyncram_1go1.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_11a.tdf
    Info (12023): Found entity 1: decode_11a File: D:/Final Project/db/decode_11a.tdf Line: 23
Info (12128): Elaborating entity "decode_11a" for hierarchy "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|decode_11a:rden_decode" File: D:/Final Project/db/altsyncram_1go1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_6hb.tdf
    Info (12023): Found entity 1: mux_6hb File: D:/Final Project/db/mux_6hb.tdf Line: 23
Info (12128): Elaborating entity "mux_6hb" for hierarchy "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|mux_6hb:mux2" File: D:/Final Project/db/altsyncram_1go1.tdf Line: 46
Warning (12125): Using design file vga_driver.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: vga_driver File: D:/Final Project/vga_driver.v Line: 11
Info (12128): Elaborating entity "vga_driver" for hierarchy "vga_frame_driver:my_frame_driver|vga_driver:the_vga" File: D:/Final Project/vga_frame_driver.v Line: 139
Info (12128): Elaborating entity "BOARD_DRAWER" for hierarchy "BOARD_DRAWER:b1" File: D:/Final Project/FINAL_PROJECT.v Line: 120
Warning (10230): Verilog HDL assignment warning at BOARD_DRAWER.v(109): truncated value with size 32 to match size of target (4) File: D:/Final Project/BOARD_DRAWER.v Line: 109
Warning (10230): Verilog HDL assignment warning at BOARD_DRAWER.v(110): truncated value with size 32 to match size of target (4) File: D:/Final Project/BOARD_DRAWER.v Line: 110
Warning (10230): Verilog HDL assignment warning at BOARD_DRAWER.v(138): truncated value with size 32 to match size of target (15) File: D:/Final Project/BOARD_DRAWER.v Line: 138
Info (12128): Elaborating entity "getStatus" for hierarchy "BOARD_DRAWER:b1|getStatus:g1" File: D:/Final Project/BOARD_DRAWER.v Line: 77
Warning (10230): Verilog HDL assignment warning at getStatus.v(9): truncated value with size 32 to match size of target (6) File: D:/Final Project/getStatus.v Line: 9
Info (12128): Elaborating entity "three_decimal_vals_w_neg" for hierarchy "three_decimal_vals_w_neg:display" File: D:/Final Project/FINAL_PROJECT.v Line: 150
Info (12128): Elaborating entity "seven_segment" for hierarchy "three_decimal_vals_w_neg:display|seven_segment:dig2" File: D:/Final Project/three_decimal_vals_w_neg.v Line: 22
Info (12128): Elaborating entity "seven_segment_negative" for hierarchy "three_decimal_vals_w_neg:display|seven_segment_negative:neg" File: D:/Final Project/three_decimal_vals_w_neg.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ue84.tdf
    Info (12023): Found entity 1: altsyncram_ue84 File: D:/Final Project/db/altsyncram_ue84.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_elc.tdf
    Info (12023): Found entity 1: mux_elc File: D:/Final Project/db/mux_elc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: D:/Final Project/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_rai.tdf
    Info (12023): Found entity 1: cntr_rai File: D:/Final Project/db/cntr_rai.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_h9c.tdf
    Info (12023): Found entity 1: cmpr_h9c File: D:/Final Project/db/cmpr_h9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf
    Info (12023): Found entity 1: cntr_4vi File: D:/Final Project/db/cntr_4vi.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf
    Info (12023): Found entity 1: cntr_09i File: D:/Final Project/db/cntr_09i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: D:/Final Project/db/cmpr_c9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: D:/Final Project/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: D:/Final Project/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.12.05.13:41:45 Progress: Loading sldeb7a92d2/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldeb7a92d2/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/Final Project/db/ip/sldeb7a92d2/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldeb7a92d2/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/Final Project/db/ip/sldeb7a92d2/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldeb7a92d2/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/Final Project/db/ip/sldeb7a92d2/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldeb7a92d2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/Final Project/db/ip/sldeb7a92d2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldeb7a92d2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/Final Project/db/ip/sldeb7a92d2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/Final Project/db/ip/sldeb7a92d2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldeb7a92d2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/Final Project/db/ip/sldeb7a92d2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 3 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "BOARD_DRAWER:b1|Mod0" File: D:/Final Project/BOARD_DRAWER.v Line: 110
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "BOARD_DRAWER:b1|Div1" File: D:/Final Project/BOARD_DRAWER.v Line: 110
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "BOARD_DRAWER:b1|Div0" File: D:/Final Project/BOARD_DRAWER.v Line: 109
Info (12130): Elaborated megafunction instantiation "BOARD_DRAWER:b1|lpm_divide:Mod0" File: D:/Final Project/BOARD_DRAWER.v Line: 110
Info (12133): Instantiated megafunction "BOARD_DRAWER:b1|lpm_divide:Mod0" with the following parameter: File: D:/Final Project/BOARD_DRAWER.v Line: 110
    Info (12134): Parameter "LPM_WIDTHN" = "15"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_p3m.tdf
    Info (12023): Found entity 1: lpm_divide_p3m File: D:/Final Project/db/lpm_divide_p3m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf
    Info (12023): Found entity 1: sign_div_unsign_slh File: D:/Final Project/db/sign_div_unsign_slh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_uve.tdf
    Info (12023): Found entity 1: alt_u_div_uve File: D:/Final Project/db/alt_u_div_uve.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "BOARD_DRAWER:b1|lpm_divide:Div1" File: D:/Final Project/BOARD_DRAWER.v Line: 110
Info (12133): Instantiated megafunction "BOARD_DRAWER:b1|lpm_divide:Div1" with the following parameter: File: D:/Final Project/BOARD_DRAWER.v Line: 110
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_4am.tdf
    Info (12023): Found entity 1: lpm_divide_4am File: D:/Final Project/db/lpm_divide_4am.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf
    Info (12023): Found entity 1: sign_div_unsign_akh File: D:/Final Project/db/sign_div_unsign_akh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_qse.tdf
    Info (12023): Found entity 1: alt_u_div_qse File: D:/Final Project/db/alt_u_div_qse.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "BOARD_DRAWER:b1|lpm_divide:Div0" File: D:/Final Project/BOARD_DRAWER.v Line: 109
Info (12133): Instantiated megafunction "BOARD_DRAWER:b1|lpm_divide:Div0" with the following parameter: File: D:/Final Project/BOARD_DRAWER.v Line: 109
    Info (12134): Parameter "LPM_WIDTHN" = "15"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_mbm.tdf
    Info (12023): Found entity 1: lpm_divide_mbm File: D:/Final Project/db/lpm_divide_mbm.tdf Line: 25
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: D:/Final Project/FINAL_PROJECT.v Line: 5
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: D:/Final Project/FINAL_PROJECT.v Line: 5
    Warning (13410): Pin "HEX0[6]" is stuck at VCC File: D:/Final Project/FINAL_PROJECT.v Line: 5
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: D:/Final Project/FINAL_PROJECT.v Line: 6
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: D:/Final Project/FINAL_PROJECT.v Line: 6
    Warning (13410): Pin "HEX1[6]" is stuck at VCC File: D:/Final Project/FINAL_PROJECT.v Line: 6
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: D:/Final Project/FINAL_PROJECT.v Line: 7
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: D:/Final Project/FINAL_PROJECT.v Line: 7
    Warning (13410): Pin "HEX2[6]" is stuck at VCC File: D:/Final Project/FINAL_PROJECT.v Line: 7
    Warning (13410): Pin "HEX3[0]" is stuck at VCC File: D:/Final Project/FINAL_PROJECT.v Line: 8
    Warning (13410): Pin "HEX3[1]" is stuck at VCC File: D:/Final Project/FINAL_PROJECT.v Line: 8
    Warning (13410): Pin "HEX3[2]" is stuck at VCC File: D:/Final Project/FINAL_PROJECT.v Line: 8
    Warning (13410): Pin "HEX3[3]" is stuck at VCC File: D:/Final Project/FINAL_PROJECT.v Line: 8
    Warning (13410): Pin "HEX3[4]" is stuck at VCC File: D:/Final Project/FINAL_PROJECT.v Line: 8
    Warning (13410): Pin "HEX3[5]" is stuck at VCC File: D:/Final Project/FINAL_PROJECT.v Line: 8
    Warning (13410): Pin "HEX3[6]" is stuck at VCC File: D:/Final Project/FINAL_PROJECT.v Line: 8
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: D:/Final Project/FINAL_PROJECT.v Line: 23
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 10 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/Final Project/output_files/FINAL_PROJECT.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 651 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 9 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: D:/Final Project/FINAL_PROJECT.v Line: 10
    Warning (15610): No output dependent on input pin "KEY[2]" File: D:/Final Project/FINAL_PROJECT.v Line: 10
    Warning (15610): No output dependent on input pin "KEY[3]" File: D:/Final Project/FINAL_PROJECT.v Line: 10
    Warning (15610): No output dependent on input pin "SW[3]" File: D:/Final Project/FINAL_PROJECT.v Line: 14
    Warning (15610): No output dependent on input pin "SW[4]" File: D:/Final Project/FINAL_PROJECT.v Line: 14
    Warning (15610): No output dependent on input pin "SW[5]" File: D:/Final Project/FINAL_PROJECT.v Line: 14
    Warning (15610): No output dependent on input pin "SW[6]" File: D:/Final Project/FINAL_PROJECT.v Line: 14
    Warning (15610): No output dependent on input pin "SW[8]" File: D:/Final Project/FINAL_PROJECT.v Line: 14
    Warning (15610): No output dependent on input pin "SW[9]" File: D:/Final Project/FINAL_PROJECT.v Line: 14
Info (21057): Implemented 5775 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 68 output pins
    Info (21061): Implemented 5091 logic cells
    Info (21064): Implemented 597 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 40 warnings
    Info: Peak virtual memory: 5004 megabytes
    Info: Processing ended: Thu Dec  5 13:42:04 2024
    Info: Elapsed time: 00:00:38
    Info: Total CPU time (on all processors): 00:00:13


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Final Project/output_files/FINAL_PROJECT.map.smsg.


