// Seed: 3369547556
module module_0 (
    input tri id_0,
    input tri0 id_1,
    input wand id_2,
    output wire id_3,
    input tri0 id_4,
    output tri1 id_5,
    input supply0 id_6,
    input supply0 id_7,
    input wand id_8,
    input supply1 id_9,
    output tri id_10
);
  assign id_10 = 1;
  wand id_12 = id_2;
endmodule
module module_1 (
    output tri1 id_0,
    input tri1 id_1,
    input supply0 id_2,
    input tri1 id_3,
    input wor id_4,
    input supply0 id_5,
    input tri0 id_6,
    input wor id_7,
    output logic id_8
    , id_15,
    input supply1 id_9,
    input wor id_10,
    output logic id_11,
    input logic id_12,
    output wire id_13
);
  always @(posedge id_2((id_15)
  ) * 1 * 1 * id_5 * id_6)
  begin : LABEL_0
    id_11 <= 1;
    id_15 <= 1'd0;
    deassign id_13;
    id_8 <= id_12;
  end
  module_0 modCall_1 (
      id_6,
      id_6,
      id_4,
      id_13,
      id_9,
      id_0,
      id_7,
      id_4,
      id_1,
      id_5,
      id_13
  );
  assign modCall_1.id_9 = 0;
  wire  id_16;
  uwire id_17 = id_4;
endmodule
