'''
Surelog is a SystemVerilog pre-processor, parser, elaborator,
and UHDM compiler that provides IEEE design and testbench
C/C++ VPI and a Python AST API.

Documentation: https://github.com/chipsalliance/Surelog

Sources: https://github.com/chipsalliance/Surelog

Installation: https://github.com/chipsalliance/Surelog
'''
