C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6/DSE_Lab6/DSE_Lab6/conv_signed13to8bit.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6/DSE_Lab6/DSE_Lab6/conv_signed13to8bit.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity conv_signed13to8bit
-- Compiling architecture behavioral of conv_signed13to8bit

} {} {}} C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6/DSE_Lab6/DSE_Lab6/conv_signed13to8bit_tb.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/viola/Desktop/DSE/Laboratory/Lab6/Lab6/DSE_Lab6/DSE_Lab6/conv_signed13to8bit_tb.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity conv_signed13to8bit_tb
-- Compiling architecture testbench of conv_signed13to8bit_tb

} {} {}}
