Info: Starting: Create simulation model
Info: ip-generate --project-directory=C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/ --output-directory=C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/simulation/ --file-set=SIM_VERILOG --report-file=html:C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board.html --report-file=sopcinfo:C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board.sopcinfo --report-file=csv:C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board.csv --report-file=spd:C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board.spd --report-file=sip:C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/simulation/mityarm_5csx_dev_board.sip --report-file=cmp:C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board.cmp --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSXFC6C6U23C8ES --system-info=DEVICE_SPEEDGRADE=8_H6 --component-file=C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board.qsys --allow-mixed-language-simulation
Progress: Loading fpga/mityarm_5csx_dev_board.qsys
Progress: Reading input file
Progress: Adding hps_0 [altera_hps 13.1]
Progress: Parameterizing module hps_0
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysid_qsys
Progress: Adding modular_sgdma_dispatcher_0 [modular_sgdma_dispatcher 1.0]
Progress: Parameterizing module modular_sgdma_dispatcher_0
Progress: Adding dma_write_master_0 [dma_write_master 1.0]
Progress: Parameterizing module dma_write_master_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: mityarm_5csx_dev_board.mityarm_5csx_dev_board: Module dependency loop involving: "hps_0" (altera_hps 13.1)
Warning: mityarm_5csx_dev_board.mityarm_5csx_dev_board: Module dependency loop involving: "hps_0" (altera_hps 13.1)
Warning: mityarm_5csx_dev_board.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Info: mityarm_5csx_dev_board.hps_0: ECC will be enabled in the preloader because an interface width of 24 or 40 has been chosen.
Info: mityarm_5csx_dev_board.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: mityarm_5csx_dev_board.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Warning: mityarm_5csx_dev_board.dma_write_master_0.Data_Sink: dma_write_master_0.Data_Sink must be connected to an Avalon-ST source
Warning: mityarm_5csx_dev_board.modular_sgdma_dispatcher_0: Interrupt sender modular_sgdma_dispatcher_0.csr_irq is not connected to an interrupt receiver
Info: mityarm_5csx_dev_board: Generating mityarm_5csx_dev_board "mityarm_5csx_dev_board" for SIM_VERILOG
Info: pipeline_bridge_swap_transform: After transform: 4 modules, 14 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 3 modules, 8 connections
Info: merlin_translator_transform: After transform: 6 modules, 17 connections
Info: merlin_domain_transform: After transform: 17 modules, 70 connections
Info: merlin_router_transform: After transform: 22 modules, 85 connections
Info: merlin_traffic_limiter_transform: After transform: 24 modules, 93 connections
Info: merlin_burst_transform: After transform: 27 modules, 102 connections
Info: merlin_network_to_switch_transform: After transform: 36 modules, 124 connections
Info: merlin_width_transform: After transform: 38 modules, 130 connections
Info: limiter_update_transform: After transform: 38 modules, 132 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 40 modules, 171 connections
Info: merlin_hierarchy_transform: After transform: 5 modules, 17 connections
Info: merlin_initial_interconnect_transform: After transform: 2 modules, 4 connections
Info: merlin_translator_transform: After transform: 4 modules, 10 connections
Info: merlin_domain_transform: After transform: 8 modules, 28 connections
Info: merlin_router_transform: After transform: 10 modules, 34 connections
Info: merlin_network_to_switch_transform: After transform: 13 modules, 40 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 15 modules, 54 connections
Info: merlin_hierarchy_transform: After transform: 6 modules, 20 connections
Info: merlin_mm_transform: After transform: 6 modules, 20 connections
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: merlin_interrupt_mapper_transform: After transform: 8 modules, 22 connections
Info: reset_adaptation_transform: After transform: 9 modules, 24 connections
Info: hps_0: "Doing Pretransform for module: hps_0"
Warning: hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Info: hps_0: ECC will be enabled in the preloader because an interface width of 24 or 40 has been chosen.
Info: pipeline_bridge_swap_transform: After transform: 2 modules, 0 connections
Info: No custom instruction connections, skipping transform 
Info: hps_0: "mityarm_5csx_dev_board" instantiated altera_hps "hps_0"
Info: sysid_qsys: Generating Verilog simulation model
Info: sysid_qsys: Generated simulation model mityarm_5csx_dev_board_sysid_qsys.vo
Info: sysid_qsys: "mityarm_5csx_dev_board" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: modular_sgdma_dispatcher_0: "mityarm_5csx_dev_board" instantiated modular_sgdma_dispatcher "modular_sgdma_dispatcher_0"
Info: dma_write_master_0: "mityarm_5csx_dev_board" instantiated dma_write_master "dma_write_master_0"
Info: pipeline_bridge_swap_transform: After transform: 37 modules, 124 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 37 modules, 124 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 37 modules, 124 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 37 modules, 124 connections
Info: mm_interconnect_0: "mityarm_5csx_dev_board" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: pipeline_bridge_swap_transform: After transform: 13 modules, 36 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 13 modules, 36 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 13 modules, 36 connections
Info: mm_interconnect_1: "mityarm_5csx_dev_board" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_1"
Info: irq_mapper: "mityarm_5csx_dev_board" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "mityarm_5csx_dev_board" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: pipeline_bridge_swap_transform: After transform: 1 modules, 0 connections
Info: No custom instruction connections, skipping transform 
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: sysid_qsys_control_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "sysid_qsys_control_slave_translator"
Info: Reusing file C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/simulation/submodules/altera_merlin_slave_translator.sv
Info: hps_0_h2f_lw_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info: Reusing file C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/simulation/submodules/altera_merlin_address_alignment.sv
Info: sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent"
Info: Reusing file C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/simulation/submodules/altera_merlin_slave_agent.sv
Info: Reusing file C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/simulation/submodules/altera_merlin_burst_uncompressor.sv
Info: sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: Reusing file C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/simulation/submodules/altera_avalon_sc_fifo.v
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: id_router_002: "mm_interconnect_0" instantiated altera_merlin_router "id_router_002"
Info: limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "limiter"
Info: Reusing file C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/simulation/submodules/altera_avalon_sc_fifo.v
Info: burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: Reusing file C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/simulation/submodules/altera_merlin_burst_adapter.sv
Info: Reusing file C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/simulation/submodules/altera_merlin_address_alignment.sv
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: Reusing file C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/simulation/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/simulation/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/simulation/submodules/altera_merlin_burst_uncompressor.sv
Info: dma_write_master_0_Data_Write_Master_translator: "mm_interconnect_1" instantiated altera_merlin_master_translator "dma_write_master_0_Data_Write_Master_translator"
Info: Reusing file C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/simulation/submodules/altera_merlin_master_translator.sv
Info: dma_write_master_0_Data_Write_Master_translator_avalon_universal_master_0_agent: "mm_interconnect_1" instantiated altera_merlin_master_agent "dma_write_master_0_Data_Write_Master_translator_avalon_universal_master_0_agent"
Info: Reusing file C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/simulation/submodules/altera_merlin_master_agent.sv
Info: addr_router: "mm_interconnect_1" instantiated altera_merlin_router "addr_router"
Info: id_router: "mm_interconnect_1" instantiated altera_merlin_router "id_router"
Info: cmd_xbar_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: Reusing file C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/simulation/submodules/altera_merlin_arbitrator.sv
Info: border: "hps_io" instantiated altera_interface_generator "border"
Warning: Overwriting different file C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/simulation/submodules/verbosity_pkg.sv
Info: Reusing file C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/simulation/submodules/avalon_utilities_pkg.sv
Info: Reusing file C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/simulation/submodules/avalon_mm_pkg.sv
Info: Reusing file C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/simulation/submodules/altera_avalon_mm_slave_bfm.sv
Info: Reusing file C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/simulation/submodules/altera_avalon_interrupt_sink.sv
Warning: Overwriting different file C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/simulation/submodules/altera_avalon_clock_source.sv
Warning: Overwriting different file C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/simulation/submodules/altera_avalon_reset_source.sv
Info: mityarm_5csx_dev_board: Done "mityarm_5csx_dev_board" with 33 modules, 149 files, 13506661 bytes
Info: ip-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board.spd --output-directory=C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/simulation/
Info: Doing: ip-make-simscript --spd=C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board.spd --output-directory=C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/simulation/
Info: Generating the following file(s) for MODELSIM simulator in C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	28 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Finished: Create Modelsim Project.
Info: 
Info: Starting: Create testbench Qsys system
Info: C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/testbench/mityarm_5csx_dev_board.ipx
Info: ip-generate --project-directory=C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/ --output-directory=C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/ --report-file=sopcinfo:C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board.sopcinfo --report-file=html:C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board.html --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSXFC6C6U23C8ES --system-info=DEVICE_SPEEDGRADE=8_H6 --component-file=C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board.qsys
Progress: Loading fpga/mityarm_5csx_dev_board.qsys
Progress: Reading input file
Progress: Adding hps_0 [altera_hps 13.1]
Progress: Parameterizing module hps_0
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysid_qsys
Progress: Adding modular_sgdma_dispatcher_0 [modular_sgdma_dispatcher 1.0]
Progress: Parameterizing module modular_sgdma_dispatcher_0
Progress: Adding dma_write_master_0 [dma_write_master 1.0]
Progress: Parameterizing module dma_write_master_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: mityarm_5csx_dev_board.mityarm_5csx_dev_board: Module dependency loop involving: "hps_0" (altera_hps 13.1)
Warning: mityarm_5csx_dev_board.mityarm_5csx_dev_board: Module dependency loop involving: "hps_0" (altera_hps 13.1)
Warning: mityarm_5csx_dev_board.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Info: mityarm_5csx_dev_board.hps_0: ECC will be enabled in the preloader because an interface width of 24 or 40 has been chosen.
Info: mityarm_5csx_dev_board.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: mityarm_5csx_dev_board.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Warning: mityarm_5csx_dev_board.dma_write_master_0.Data_Sink: dma_write_master_0.Data_Sink must be connected to an Avalon-ST source
Warning: mityarm_5csx_dev_board.modular_sgdma_dispatcher_0: Interrupt sender modular_sgdma_dispatcher_0.csr_irq is not connected to an interrupt receiver
Info: ip-generate succeeded.
Info: Loading component library for testbench.
Progress: 
Progress: 
Progress: 
Progress: (1) searching D:/altera/13.1/quartus/sopc_builder/bin/root_components.ipx (ipx file)
Info: Reading index D:\altera\13.1\quartus\sopc_builder\bin\root_components.ipx
Info: D:\altera\13.1\quartus\sopc_builder\bin\root_components.ipx: Loading now from components.ipx
Info: Reading index D:\altera\13.1\quartus\sopc_builder\bin\ip_component_categories.ipx
Info: D:\altera\13.1\quartus\sopc_builder\bin\ip_component_categories.ipx described 0 plugins, 0 paths, in 0.01 seconds
Info: D:/altera/13.1/quartus/sopc_builder/bin/ip_component_categories.ipx matched 1 files in 0.01 seconds
Info: Reading index D:\altera\13.1\ip\altera\altera_components.ipx
Info: D:\altera\13.1\ip\altera\altera_components.ipx described 870 plugins, 0 paths, in 0.11 seconds
Info: D:/altera/13.1/ip/**/* matched 97 files in 0.12 seconds
Info: C:/home/.altera.quartus/ip/13.1/**/* matched 0 files in 0.00 seconds
Info: C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/testbench/ip/**/* matched 0 files in 0.00 seconds
Info: Reading index C:\home\workspace_sigasi\altera_soc\altera_examples\hps_ddr_write_example\fpga\mityarm_5csx_dev_board\testbench\mityarm_5csx_dev_board.ipx
Progress: Loading fpga/mityarm_5csx_dev_board.qsys
Info: C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/* matched 25 files in 0.00 seconds
Progress: Loading Read_Master/read_master_hw.tcl
Progress: Loading SGDMA_dispatcher/dispatcher_hw.tcl
Info: C:\home\workspace_sigasi\altera_soc\altera_examples\hps_ddr_write_example\fpga\ip\SGDMA_dispatcher\dispatcher_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Progress: Loading SGDMA_dispatcher/dispatcher_sw.tcl
Progress: Loading st_cnt_src/st_cnt_src_hw.tcl
Progress: Loading Write_Master/write_master_hw.tcl
Info: C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/ip/**/* matched 27 files in 0.07 seconds
Info: C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/*/* matched 16 files in 0.00 seconds
Info: C:\home\workspace_sigasi\altera_soc\altera_examples\hps_ddr_write_example\fpga\mityarm_5csx_dev_board\testbench\mityarm_5csx_dev_board.ipx described 0 plugins, 3 paths, in 0.07 seconds
Progress: Loading testbench/mityarm_5csx_dev_board_tb.qsys
Info: C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/testbench/* matched 4 files in 0.08 seconds
Info: C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/testbench/*/* matched 1 files in 0.00 seconds
Info: Reading index D:\altera\13.1\quartus\sopc_builder\builtin.ipx
Info: D:\altera\13.1\quartus\sopc_builder\builtin.ipx described 97 plugins, 0 paths, in 0.01 seconds
Info: D:/altera/13.1/quartus/sopc_builder/**/* matched 8 files in 0.01 seconds
Info: Reading index D:\altera\13.1\quartus\common\librarian\factories\index.ipx
Info: D:\altera\13.1\quartus\common\librarian\factories\index.ipx described 151 plugins, 0 paths, in 0.02 seconds
Info: D:/altera/13.1/quartus/common/librarian/factories/**/* matched 4 files in 0.02 seconds
Info: D:/altera/13.1/quartus/sopc_builder/bin/$IP_IPX_PATH matched 1 files in 0.00 seconds
Info: D:\altera\13.1\quartus\sopc_builder\bin\root_components.ipx described 0 plugins, 9 paths, in 0.23 seconds
Info: D:/altera/13.1/quartus/sopc_builder/bin/root_components.ipx matched 1 files in 0.23 seconds
Progress: 
Progress: 
Progress: 
Info: Loading presets
Progress: Loading presets
Info: Running script D:/altera/13.1/quartus/sopc_builder/bin/tbgen.tcl
Info: acds::register_package_version 12.1
Info: send_message Info TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: get_module_property NAME
Info: send_message Info TB_Gen: System design is: mityarm_5csx_dev_board
Info: TB_Gen: System design is: mityarm_5csx_dev_board
Info: get_interfaces 
Info: get_connections 
Info: get_interface_property hps_ddr EXPORT_OF
Info: get_instance_property hps_0 CLASS_NAME
Info: get_instance_assignment hps_0 testbench.partner.map.memory
Info: get_interface_property hps_io EXPORT_OF
Info: get_instance_property hps_0 CLASS_NAME
Info: get_instance_assignment hps_0 testbench.partner.map.hps_io
Info: send_message Info TB_Gen: Creating testbench system : mityarm_5csx_dev_board_tb with all standard BFMs
Info: TB_Gen: Creating testbench system : mityarm_5csx_dev_board_tb with all standard BFMs
Info: create_system mityarm_5csx_dev_board_tb
Info: add_instance mityarm_5csx_dev_board_inst mityarm_5csx_dev_board 
Info: set_use_testbench_naming_pattern true
Info: get_instance_interfaces mityarm_5csx_dev_board_inst
Info: get_instance_interface_property mityarm_5csx_dev_board_inst hps_ddr CLASS_NAME
Info: get_instance_interface_property mityarm_5csx_dev_board_inst hps_io CLASS_NAME
Info: get_instance_interface_property mityarm_5csx_dev_board_inst hps_ddr CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: hps_ddr
Info: TB_Gen: conduit_end found: hps_ddr
Info: get_instance_interface_property mityarm_5csx_dev_board_inst hps_ddr CLASS_NAME
Info: add_instance mityarm_5csx_dev_board_inst_hps_ddr_bfm altera_conduit_bfm 
Info: get_instance_property mityarm_5csx_dev_board_inst_hps_ddr_bfm CLASS_NAME
Info: get_instance_interface_parameter_value mityarm_5csx_dev_board_inst hps_ddr associatedClock
Info: get_instance_interface_parameter_value mityarm_5csx_dev_board_inst hps_ddr associatedReset
Info: get_instance_interface_ports mityarm_5csx_dev_board_inst hps_ddr
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_ddr hps_ddr_mem_a ROLE
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_ddr hps_ddr_mem_a WIDTH
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_ddr hps_ddr_mem_a DIRECTION
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_ddr hps_ddr_mem_ba ROLE
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_ddr hps_ddr_mem_ba WIDTH
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_ddr hps_ddr_mem_ba DIRECTION
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_ddr hps_ddr_mem_ck ROLE
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_ddr hps_ddr_mem_ck WIDTH
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_ddr hps_ddr_mem_ck DIRECTION
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_ddr hps_ddr_mem_ck_n ROLE
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_ddr hps_ddr_mem_ck_n WIDTH
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_ddr hps_ddr_mem_ck_n DIRECTION
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_ddr hps_ddr_mem_cke ROLE
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_ddr hps_ddr_mem_cke WIDTH
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_ddr hps_ddr_mem_cke DIRECTION
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_ddr hps_ddr_mem_cs_n ROLE
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_ddr hps_ddr_mem_cs_n WIDTH
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_ddr hps_ddr_mem_cs_n DIRECTION
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_ddr hps_ddr_mem_ras_n ROLE
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_ddr hps_ddr_mem_ras_n WIDTH
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_ddr hps_ddr_mem_ras_n DIRECTION
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_ddr hps_ddr_mem_cas_n ROLE
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_ddr hps_ddr_mem_cas_n WIDTH
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_ddr hps_ddr_mem_cas_n DIRECTION
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_ddr hps_ddr_mem_we_n ROLE
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_ddr hps_ddr_mem_we_n WIDTH
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_ddr hps_ddr_mem_we_n DIRECTION
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_ddr hps_ddr_mem_reset_n ROLE
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_ddr hps_ddr_mem_reset_n WIDTH
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_ddr hps_ddr_mem_reset_n DIRECTION
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_ddr hps_ddr_mem_dq ROLE
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_ddr hps_ddr_mem_dq WIDTH
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_ddr hps_ddr_mem_dq DIRECTION
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_ddr hps_ddr_mem_dqs ROLE
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_ddr hps_ddr_mem_dqs WIDTH
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_ddr hps_ddr_mem_dqs DIRECTION
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_ddr hps_ddr_mem_dqs_n ROLE
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_ddr hps_ddr_mem_dqs_n WIDTH
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_ddr hps_ddr_mem_dqs_n DIRECTION
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_ddr hps_ddr_mem_odt ROLE
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_ddr hps_ddr_mem_odt WIDTH
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_ddr hps_ddr_mem_odt DIRECTION
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_ddr hps_ddr_mem_dm ROLE
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_ddr hps_ddr_mem_dm WIDTH
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_ddr hps_ddr_mem_dm DIRECTION
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_ddr hps_ddr_oct_rzqin ROLE
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_ddr hps_ddr_oct_rzqin WIDTH
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_ddr hps_ddr_oct_rzqin DIRECTION
Info: set_instance_parameter_value mityarm_5csx_dev_board_inst_hps_ddr_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value mityarm_5csx_dev_board_inst_hps_ddr_bfm ENABLE_RESET 0
Info: set_instance_parameter_value mityarm_5csx_dev_board_inst_hps_ddr_bfm SIGNAL_ROLES mem_a mem_ba mem_ck mem_ck_n mem_cke mem_cs_n mem_ras_n mem_cas_n mem_we_n mem_reset_n mem_dq mem_dqs mem_dqs_n mem_odt mem_dm oct_rzqin
Info: set_instance_parameter_value mityarm_5csx_dev_board_inst_hps_ddr_bfm SIGNAL_WIDTHS 15 3 1 1 1 1 1 1 1 1 40 5 5 1 5 1
Info: set_instance_parameter_value mityarm_5csx_dev_board_inst_hps_ddr_bfm SIGNAL_DIRECTIONS input input input input input input input input input input bidir bidir bidir input input output
Info: get_instance_property mityarm_5csx_dev_board_inst_hps_ddr_bfm CLASS_NAME
Info: get_instance_interface_property mityarm_5csx_dev_board_inst hps_ddr CLASS_NAME
Info: get_instance_interfaces mityarm_5csx_dev_board_inst_hps_ddr_bfm
Info: get_instance_interface_property mityarm_5csx_dev_board_inst_hps_ddr_bfm conduit CLASS_NAME
Info: add_connection mityarm_5csx_dev_board_inst_hps_ddr_bfm.conduit mityarm_5csx_dev_board_inst.hps_ddr
Info: get_instance_interface_property mityarm_5csx_dev_board_inst hps_io CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: hps_io
Info: TB_Gen: conduit_end found: hps_io
Info: get_instance_interface_property mityarm_5csx_dev_board_inst hps_io CLASS_NAME
Info: add_instance mityarm_5csx_dev_board_inst_hps_io_bfm altera_conduit_bfm 
Info: get_instance_property mityarm_5csx_dev_board_inst_hps_io_bfm CLASS_NAME
Info: get_instance_interface_parameter_value mityarm_5csx_dev_board_inst hps_io associatedClock
Info: get_instance_interface_parameter_value mityarm_5csx_dev_board_inst hps_io associatedReset
Info: get_instance_interface_ports mityarm_5csx_dev_board_inst hps_io
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_emac1_inst_TX_CLK ROLE
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_emac1_inst_TX_CLK WIDTH
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_emac1_inst_TX_CLK DIRECTION
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_emac1_inst_TXD0 ROLE
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_emac1_inst_TXD0 WIDTH
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_emac1_inst_TXD0 DIRECTION
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_emac1_inst_TXD1 ROLE
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_emac1_inst_TXD1 WIDTH
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_emac1_inst_TXD1 DIRECTION
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_emac1_inst_TXD2 ROLE
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_emac1_inst_TXD2 WIDTH
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_emac1_inst_TXD2 DIRECTION
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_emac1_inst_TXD3 ROLE
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_emac1_inst_TXD3 WIDTH
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_emac1_inst_TXD3 DIRECTION
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_emac1_inst_RXD0 ROLE
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_emac1_inst_RXD0 WIDTH
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_emac1_inst_RXD0 DIRECTION
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_emac1_inst_MDIO ROLE
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_emac1_inst_MDIO WIDTH
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_emac1_inst_MDIO DIRECTION
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_emac1_inst_MDC ROLE
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_emac1_inst_MDC WIDTH
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_emac1_inst_MDC DIRECTION
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_emac1_inst_RX_CTL ROLE
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_emac1_inst_RX_CTL WIDTH
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_emac1_inst_RX_CTL DIRECTION
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_emac1_inst_TX_CTL ROLE
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_emac1_inst_TX_CTL WIDTH
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_emac1_inst_TX_CTL DIRECTION
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_emac1_inst_RX_CLK ROLE
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_emac1_inst_RX_CLK WIDTH
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_emac1_inst_RX_CLK DIRECTION
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_emac1_inst_RXD1 ROLE
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_emac1_inst_RXD1 WIDTH
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_emac1_inst_RXD1 DIRECTION
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_emac1_inst_RXD2 ROLE
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_emac1_inst_RXD2 WIDTH
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_emac1_inst_RXD2 DIRECTION
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_emac1_inst_RXD3 ROLE
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_emac1_inst_RXD3 WIDTH
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_emac1_inst_RXD3 DIRECTION
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_qspi_inst_SS1 ROLE
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_qspi_inst_SS1 WIDTH
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_qspi_inst_SS1 DIRECTION
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_qspi_inst_IO0 ROLE
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_qspi_inst_IO0 WIDTH
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_qspi_inst_IO0 DIRECTION
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_qspi_inst_IO1 ROLE
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_qspi_inst_IO1 WIDTH
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_qspi_inst_IO1 DIRECTION
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_qspi_inst_IO2 ROLE
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_qspi_inst_IO2 WIDTH
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_qspi_inst_IO2 DIRECTION
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_qspi_inst_IO3 ROLE
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_qspi_inst_IO3 WIDTH
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_qspi_inst_IO3 DIRECTION
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_qspi_inst_SS0 ROLE
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_qspi_inst_SS0 WIDTH
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_qspi_inst_SS0 DIRECTION
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_qspi_inst_CLK ROLE
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_qspi_inst_CLK WIDTH
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_qspi_inst_CLK DIRECTION
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_sdio_inst_CMD ROLE
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_sdio_inst_CMD WIDTH
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_sdio_inst_CMD DIRECTION
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_sdio_inst_D0 ROLE
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_sdio_inst_D0 WIDTH
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_sdio_inst_D0 DIRECTION
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_sdio_inst_D1 ROLE
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_sdio_inst_D1 WIDTH
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_sdio_inst_D1 DIRECTION
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_sdio_inst_CLK ROLE
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_sdio_inst_CLK WIDTH
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_sdio_inst_CLK DIRECTION
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_sdio_inst_D2 ROLE
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_sdio_inst_D2 WIDTH
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_sdio_inst_D2 DIRECTION
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_sdio_inst_D3 ROLE
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_sdio_inst_D3 WIDTH
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_sdio_inst_D3 DIRECTION
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_usb1_inst_D0 ROLE
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_usb1_inst_D0 WIDTH
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_usb1_inst_D0 DIRECTION
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_usb1_inst_D1 ROLE
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_usb1_inst_D1 WIDTH
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_usb1_inst_D1 DIRECTION
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_usb1_inst_D2 ROLE
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_usb1_inst_D2 WIDTH
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_usb1_inst_D2 DIRECTION
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_usb1_inst_D3 ROLE
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_usb1_inst_D3 WIDTH
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_usb1_inst_D3 DIRECTION
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_usb1_inst_D4 ROLE
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_usb1_inst_D4 WIDTH
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_usb1_inst_D4 DIRECTION
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_usb1_inst_D5 ROLE
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_usb1_inst_D5 WIDTH
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_usb1_inst_D5 DIRECTION
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_usb1_inst_D6 ROLE
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_usb1_inst_D6 WIDTH
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_usb1_inst_D6 DIRECTION
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_usb1_inst_D7 ROLE
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_usb1_inst_D7 WIDTH
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_usb1_inst_D7 DIRECTION
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_usb1_inst_CLK ROLE
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_usb1_inst_CLK WIDTH
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_usb1_inst_CLK DIRECTION
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_usb1_inst_STP ROLE
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_usb1_inst_STP WIDTH
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_usb1_inst_STP DIRECTION
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_usb1_inst_DIR ROLE
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_usb1_inst_DIR WIDTH
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_usb1_inst_DIR DIRECTION
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_usb1_inst_NXT ROLE
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_usb1_inst_NXT WIDTH
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_usb1_inst_NXT DIRECTION
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_uart0_inst_RX ROLE
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_uart0_inst_RX WIDTH
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_uart0_inst_RX DIRECTION
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_uart0_inst_TX ROLE
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_uart0_inst_TX WIDTH
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_uart0_inst_TX DIRECTION
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_i2c0_inst_SDA ROLE
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_i2c0_inst_SDA WIDTH
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_i2c0_inst_SDA DIRECTION
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_i2c0_inst_SCL ROLE
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_i2c0_inst_SCL WIDTH
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_i2c0_inst_SCL DIRECTION
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_i2c1_inst_SDA ROLE
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_i2c1_inst_SDA WIDTH
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_i2c1_inst_SDA DIRECTION
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_i2c1_inst_SCL ROLE
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_i2c1_inst_SCL WIDTH
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_i2c1_inst_SCL DIRECTION
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_can0_inst_RX ROLE
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_can0_inst_RX WIDTH
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_can0_inst_RX DIRECTION
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_can0_inst_TX ROLE
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_can0_inst_TX WIDTH
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_can0_inst_TX DIRECTION
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_can1_inst_RX ROLE
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_can1_inst_RX WIDTH
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_can1_inst_RX DIRECTION
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_can1_inst_TX ROLE
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_can1_inst_TX WIDTH
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_can1_inst_TX DIRECTION
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_gpio_inst_GPIO00 ROLE
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_gpio_inst_GPIO00 WIDTH
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_gpio_inst_GPIO00 DIRECTION
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_gpio_inst_GPIO09 ROLE
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_gpio_inst_GPIO09 WIDTH
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_gpio_inst_GPIO09 DIRECTION
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_gpio_inst_GPIO28 ROLE
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_gpio_inst_GPIO28 WIDTH
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_gpio_inst_GPIO28 DIRECTION
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_gpio_inst_GPIO37 ROLE
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_gpio_inst_GPIO37 WIDTH
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_gpio_inst_GPIO37 DIRECTION
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_gpio_inst_GPIO40 ROLE
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_gpio_inst_GPIO40 WIDTH
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_gpio_inst_GPIO40 DIRECTION
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_gpio_inst_GPIO41 ROLE
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_gpio_inst_GPIO41 WIDTH
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_gpio_inst_GPIO41 DIRECTION
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_gpio_inst_GPIO48 ROLE
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_gpio_inst_GPIO48 WIDTH
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_gpio_inst_GPIO48 DIRECTION
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_gpio_inst_GPIO49 ROLE
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_gpio_inst_GPIO49 WIDTH
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_gpio_inst_GPIO49 DIRECTION
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_gpio_inst_GPIO50 ROLE
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_gpio_inst_GPIO50 WIDTH
Info: get_instance_interface_port_property mityarm_5csx_dev_board_inst hps_io hps_io_hps_io_gpio_inst_GPIO50 DIRECTION
Info: set_instance_parameter_value mityarm_5csx_dev_board_inst_hps_io_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value mityarm_5csx_dev_board_inst_hps_io_bfm ENABLE_RESET 0
Info: set_instance_parameter_value mityarm_5csx_dev_board_inst_hps_io_bfm SIGNAL_ROLES hps_io_emac1_inst_TX_CLK hps_io_emac1_inst_TXD0 hps_io_emac1_inst_TXD1 hps_io_emac1_inst_TXD2 hps_io_emac1_inst_TXD3 hps_io_emac1_inst_RXD0 hps_io_emac1_inst_MDIO hps_io_emac1_inst_MDC hps_io_emac1_inst_RX_CTL hps_io_emac1_inst_TX_CTL hps_io_emac1_inst_RX_CLK hps_io_emac1_inst_RXD1 hps_io_emac1_inst_RXD2 hps_io_emac1_inst_RXD3 hps_io_qspi_inst_SS1 hps_io_qspi_inst_IO0 hps_io_qspi_inst_IO1 hps_io_qspi_inst_IO2 hps_io_qspi_inst_IO3 hps_io_qspi_inst_SS0 hps_io_qspi_inst_CLK hps_io_sdio_inst_CMD hps_io_sdio_inst_D0 hps_io_sdio_inst_D1 hps_io_sdio_inst_CLK hps_io_sdio_inst_D2 hps_io_sdio_inst_D3 hps_io_usb1_inst_D0 hps_io_usb1_inst_D1 hps_io_usb1_inst_D2 hps_io_usb1_inst_D3 hps_io_usb1_inst_D4 hps_io_usb1_inst_D5 hps_io_usb1_inst_D6 hps_io_usb1_inst_D7 hps_io_usb1_inst_CLK hps_io_usb1_inst_STP hps_io_usb1_inst_DIR hps_io_usb1_inst_NXT hps_io_uart0_inst_RX hps_io_uart0_inst_TX hps_io_i2c0_inst_SDA hps_io_i2c0_inst_SCL hps_io_i2c1_inst_SDA hps_io_i2c1_inst_SCL hps_io_can0_inst_RX hps_io_can0_inst_TX hps_io_can1_inst_RX hps_io_can1_inst_TX hps_io_gpio_inst_GPIO00 hps_io_gpio_inst_GPIO09 hps_io_gpio_inst_GPIO28 hps_io_gpio_inst_GPIO37 hps_io_gpio_inst_GPIO40 hps_io_gpio_inst_GPIO41 hps_io_gpio_inst_GPIO48 hps_io_gpio_inst_GPIO49 hps_io_gpio_inst_GPIO50
Info: set_instance_parameter_value mityarm_5csx_dev_board_inst_hps_io_bfm SIGNAL_WIDTHS 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Info: set_instance_parameter_value mityarm_5csx_dev_board_inst_hps_io_bfm SIGNAL_DIRECTIONS input input input input input output bidir input output input output output output output input bidir bidir bidir bidir input input bidir bidir bidir input bidir bidir bidir bidir bidir bidir bidir bidir bidir bidir output input output output output input bidir bidir bidir bidir output input output input bidir bidir bidir bidir bidir bidir bidir bidir bidir
Info: get_instance_property mityarm_5csx_dev_board_inst_hps_io_bfm CLASS_NAME
Info: get_instance_interface_property mityarm_5csx_dev_board_inst hps_io CLASS_NAME
Info: get_instance_interfaces mityarm_5csx_dev_board_inst_hps_io_bfm
Info: get_instance_interface_property mityarm_5csx_dev_board_inst_hps_io_bfm conduit CLASS_NAME
Info: add_connection mityarm_5csx_dev_board_inst_hps_io_bfm.conduit mityarm_5csx_dev_board_inst.hps_io
Info: send_message Info TB_Gen: Saving testbench system: mityarm_5csx_dev_board_tb.qsys
Info: TB_Gen: Saving testbench system: mityarm_5csx_dev_board_tb.qsys
Info: save_system mityarm_5csx_dev_board_tb.qsys
Info: send_message Info TB_Gen: TBGEN SUCCESSFUL
Info: TB_Gen: TBGEN SUCCESSFUL
Info: Testbench system: C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/testbench/mityarm_5csx_dev_board_tb.qsys
Info: Done
Info: ip-generate --project-directory=C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/testbench/ --output-directory=C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/testbench/mityarm_5csx_dev_board_tb/simulation/ --file-set=SIM_VERILOG --report-file=html:C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/testbench/mityarm_5csx_dev_board_tb.html --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSXFC6C6U23C8ES --system-info=DEVICE_SPEEDGRADE=8_H6 --component-file=C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/testbench/mityarm_5csx_dev_board_tb.qsys --report-file=csv:C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board_tb.csv --report-file=spd:C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board_tb.spd --allow-mixed-language-simulation
Progress: Loading testbench/mityarm_5csx_dev_board_tb.qsys
Progress: Reading input file
Progress: Adding mityarm_5csx_dev_board_inst [mityarm_5csx_dev_board 1.0]
Progress: Parameterizing module mityarm_5csx_dev_board_inst
Progress: Adding mityarm_5csx_dev_board_inst_hps_ddr_bfm [altera_conduit_bfm 13.1]
Progress: Parameterizing module mityarm_5csx_dev_board_inst_hps_ddr_bfm
Progress: Adding mityarm_5csx_dev_board_inst_hps_io_bfm [altera_conduit_bfm 13.1]
Progress: Parameterizing module mityarm_5csx_dev_board_inst_hps_io_bfm
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: mityarm_5csx_dev_board_tb.mityarm_5csx_dev_board_inst.mityarm_5csx_dev_board_inst: Module dependency loop involving: "hps_0" (altera_hps 13.1)
Warning: mityarm_5csx_dev_board_tb.mityarm_5csx_dev_board_inst.mityarm_5csx_dev_board_inst: Module dependency loop involving: "hps_0" (altera_hps 13.1)
Warning: mityarm_5csx_dev_board_tb.mityarm_5csx_dev_board_inst.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Info: mityarm_5csx_dev_board_tb.mityarm_5csx_dev_board_inst.hps_0: ECC will be enabled in the preloader because an interface width of 24 or 40 has been chosen.
Info: mityarm_5csx_dev_board_tb.mityarm_5csx_dev_board_inst.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: mityarm_5csx_dev_board_tb.mityarm_5csx_dev_board_inst.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Warning: mityarm_5csx_dev_board_tb.mityarm_5csx_dev_board_inst.dma_write_master_0.Data_Sink: dma_write_master_0.Data_Sink must be connected to an Avalon-ST source
Warning: mityarm_5csx_dev_board_tb.mityarm_5csx_dev_board_inst.modular_sgdma_dispatcher_0: Interrupt sender modular_sgdma_dispatcher_0.csr_irq is not connected to an interrupt receiver
Info: mityarm_5csx_dev_board_tb: Generating mityarm_5csx_dev_board_tb "mityarm_5csx_dev_board_tb" for SIM_VERILOG
Info: pipeline_bridge_swap_transform: After transform: 3 modules, 2 connections
Info: No custom instruction connections, skipping transform 
Info: pipeline_bridge_swap_transform: After transform: 4 modules, 14 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 3 modules, 8 connections
Info: merlin_translator_transform: After transform: 6 modules, 17 connections
Info: merlin_domain_transform: After transform: 17 modules, 70 connections
Info: merlin_router_transform: After transform: 22 modules, 85 connections
Info: merlin_traffic_limiter_transform: After transform: 24 modules, 93 connections
Info: merlin_burst_transform: After transform: 27 modules, 102 connections
Info: merlin_network_to_switch_transform: After transform: 36 modules, 124 connections
Info: merlin_width_transform: After transform: 38 modules, 130 connections
Info: limiter_update_transform: After transform: 38 modules, 132 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 40 modules, 171 connections
Info: merlin_hierarchy_transform: After transform: 5 modules, 17 connections
Info: merlin_initial_interconnect_transform: After transform: 2 modules, 4 connections
Info: merlin_translator_transform: After transform: 4 modules, 10 connections
Info: merlin_domain_transform: After transform: 8 modules, 28 connections
Info: merlin_router_transform: After transform: 10 modules, 34 connections
Info: merlin_network_to_switch_transform: After transform: 13 modules, 40 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 15 modules, 54 connections
Info: merlin_hierarchy_transform: After transform: 6 modules, 20 connections
Info: merlin_mm_transform: After transform: 6 modules, 20 connections
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: merlin_interrupt_mapper_transform: After transform: 8 modules, 22 connections
Info: reset_adaptation_transform: After transform: 9 modules, 24 connections
Info: mityarm_5csx_dev_board_inst: "mityarm_5csx_dev_board_tb" instantiated mityarm_5csx_dev_board "mityarm_5csx_dev_board_inst"
Info: mityarm_5csx_dev_board_inst_hps_ddr_bfm: "mityarm_5csx_dev_board_tb" instantiated altera_conduit_bfm "mityarm_5csx_dev_board_inst_hps_ddr_bfm"
Info: mityarm_5csx_dev_board_inst_hps_io_bfm: "mityarm_5csx_dev_board_tb" instantiated altera_conduit_bfm "mityarm_5csx_dev_board_inst_hps_io_bfm"
Info: Reusing file C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/testbench/mityarm_5csx_dev_board_tb/simulation/submodules/verbosity_pkg.sv
Info: hps_0: "Doing Pretransform for module: hps_0"
Warning: hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Info: hps_0: ECC will be enabled in the preloader because an interface width of 24 or 40 has been chosen.
Info: pipeline_bridge_swap_transform: After transform: 2 modules, 0 connections
Info: No custom instruction connections, skipping transform 
Info: hps_0: "mityarm_5csx_dev_board_inst" instantiated altera_hps "hps_0"
Info: sysid_qsys: Generating Verilog simulation model
Info: sysid_qsys: Generated simulation model mityarm_5csx_dev_board_sysid_qsys.vo
Info: sysid_qsys: "mityarm_5csx_dev_board_inst" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: modular_sgdma_dispatcher_0: "mityarm_5csx_dev_board_inst" instantiated modular_sgdma_dispatcher "modular_sgdma_dispatcher_0"
Info: dma_write_master_0: "mityarm_5csx_dev_board_inst" instantiated dma_write_master "dma_write_master_0"
Info: pipeline_bridge_swap_transform: After transform: 37 modules, 124 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 37 modules, 124 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 37 modules, 124 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 37 modules, 124 connections
Info: mm_interconnect_0: "mityarm_5csx_dev_board_inst" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: pipeline_bridge_swap_transform: After transform: 13 modules, 36 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 13 modules, 36 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 13 modules, 36 connections
Info: mm_interconnect_1: "mityarm_5csx_dev_board_inst" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_1"
Info: irq_mapper: "mityarm_5csx_dev_board_inst" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "mityarm_5csx_dev_board_inst" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Warning: Overwriting different file C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/testbench/mityarm_5csx_dev_board_tb/simulation/submodules/verbosity_pkg.sv
Info: pipeline_bridge_swap_transform: After transform: 1 modules, 0 connections
Info: No custom instruction connections, skipping transform 
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: sysid_qsys_control_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "sysid_qsys_control_slave_translator"
Info: Reusing file C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/testbench/mityarm_5csx_dev_board_tb/simulation/submodules/altera_merlin_slave_translator.sv
Info: hps_0_h2f_lw_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info: Reusing file C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/testbench/mityarm_5csx_dev_board_tb/simulation/submodules/altera_merlin_address_alignment.sv
Info: sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent"
Info: Reusing file C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/testbench/mityarm_5csx_dev_board_tb/simulation/submodules/altera_merlin_slave_agent.sv
Info: Reusing file C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/testbench/mityarm_5csx_dev_board_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv
Info: sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: Reusing file C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/testbench/mityarm_5csx_dev_board_tb/simulation/submodules/altera_avalon_sc_fifo.v
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: id_router_002: "mm_interconnect_0" instantiated altera_merlin_router "id_router_002"
Info: limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "limiter"
Info: Reusing file C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/testbench/mityarm_5csx_dev_board_tb/simulation/submodules/altera_avalon_sc_fifo.v
Info: burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: Reusing file C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/testbench/mityarm_5csx_dev_board_tb/simulation/submodules/altera_merlin_burst_adapter.sv
Info: Reusing file C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/testbench/mityarm_5csx_dev_board_tb/simulation/submodules/altera_merlin_address_alignment.sv
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: Reusing file C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/testbench/mityarm_5csx_dev_board_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/testbench/mityarm_5csx_dev_board_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/testbench/mityarm_5csx_dev_board_tb/simulation/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/testbench/mityarm_5csx_dev_board_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv
Info: dma_write_master_0_Data_Write_Master_translator: "mm_interconnect_1" instantiated altera_merlin_master_translator "dma_write_master_0_Data_Write_Master_translator"
Info: Reusing file C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/testbench/mityarm_5csx_dev_board_tb/simulation/submodules/altera_merlin_master_translator.sv
Info: dma_write_master_0_Data_Write_Master_translator_avalon_universal_master_0_agent: "mm_interconnect_1" instantiated altera_merlin_master_agent "dma_write_master_0_Data_Write_Master_translator_avalon_universal_master_0_agent"
Info: Reusing file C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/testbench/mityarm_5csx_dev_board_tb/simulation/submodules/altera_merlin_master_agent.sv
Info: addr_router: "mm_interconnect_1" instantiated altera_merlin_router "addr_router"
Info: id_router: "mm_interconnect_1" instantiated altera_merlin_router "id_router"
Info: cmd_xbar_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: Reusing file C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/testbench/mityarm_5csx_dev_board_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/testbench/mityarm_5csx_dev_board_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: border: "hps_io" instantiated altera_interface_generator "border"
Warning: Overwriting different file C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/testbench/mityarm_5csx_dev_board_tb/simulation/submodules/verbosity_pkg.sv
Warning: Overwriting different file C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/testbench/mityarm_5csx_dev_board_tb/simulation/submodules/verbosity_pkg.sv
Info: Reusing file C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/testbench/mityarm_5csx_dev_board_tb/simulation/submodules/avalon_utilities_pkg.sv
Info: Reusing file C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/testbench/mityarm_5csx_dev_board_tb/simulation/submodules/avalon_mm_pkg.sv
Info: Reusing file C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/testbench/mityarm_5csx_dev_board_tb/simulation/submodules/altera_avalon_mm_slave_bfm.sv
Info: Reusing file C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/testbench/mityarm_5csx_dev_board_tb/simulation/submodules/altera_avalon_interrupt_sink.sv
Warning: Overwriting different file C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/testbench/mityarm_5csx_dev_board_tb/simulation/submodules/altera_avalon_clock_source.sv
Warning: Overwriting different file C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/testbench/mityarm_5csx_dev_board_tb/simulation/submodules/altera_avalon_reset_source.sv
Info: mityarm_5csx_dev_board_tb: Done "mityarm_5csx_dev_board_tb" with 36 modules, 153 files, 13665640 bytes
Info: ip-generate succeeded.
Info: sim-script-gen --spd=C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board_tb.spd --output-directory=C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/testbench/
Info: Doing: ip-make-simscript --spd=C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board_tb.spd --output-directory=C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/testbench/
Info: Generating the following file(s) for MODELSIM simulator in C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/testbench/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/testbench/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/testbench/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/testbench/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	31 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/testbench/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Finished: Create testbench Qsys system
Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/ --output-directory=C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/ --report-file=bsf:C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board.bsf --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSXFC6C6U23C8ES --system-info=DEVICE_SPEEDGRADE=8_H6 --component-file=C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board.qsys
Progress: Loading fpga/mityarm_5csx_dev_board.qsys
Progress: Reading input file
Progress: Adding hps_0 [altera_hps 13.1]
Progress: Parameterizing module hps_0
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysid_qsys
Progress: Adding modular_sgdma_dispatcher_0 [modular_sgdma_dispatcher 1.0]
Progress: Parameterizing module modular_sgdma_dispatcher_0
Progress: Adding dma_write_master_0 [dma_write_master 1.0]
Progress: Parameterizing module dma_write_master_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: mityarm_5csx_dev_board.mityarm_5csx_dev_board: Module dependency loop involving: "hps_0" (altera_hps 13.1)
Warning: mityarm_5csx_dev_board.mityarm_5csx_dev_board: Module dependency loop involving: "hps_0" (altera_hps 13.1)
Warning: mityarm_5csx_dev_board.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Info: mityarm_5csx_dev_board.hps_0: ECC will be enabled in the preloader because an interface width of 24 or 40 has been chosen.
Info: mityarm_5csx_dev_board.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: mityarm_5csx_dev_board.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Warning: mityarm_5csx_dev_board.dma_write_master_0.Data_Sink: dma_write_master_0.Data_Sink must be connected to an Avalon-ST source
Warning: mityarm_5csx_dev_board.modular_sgdma_dispatcher_0: Interrupt sender modular_sgdma_dispatcher_0.csr_irq is not connected to an interrupt receiver
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/ --output-directory=C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board.html --report-file=sopcinfo:C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board.sopcinfo --report-file=cmp:C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board.cmp --report-file=qip:C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/synthesis/mityarm_5csx_dev_board.qip --report-file=svd --report-file=regmap:C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/synthesis/mityarm_5csx_dev_board.regmap --report-file=debuginfo:C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/synthesis/mityarm_5csx_dev_board.debuginfo --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSXFC6C6U23C8ES --system-info=DEVICE_SPEEDGRADE=8_H6 --component-file=C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board.qsys --language=VERILOG
Progress: Loading fpga/mityarm_5csx_dev_board.qsys
Progress: Reading input file
Progress: Adding hps_0 [altera_hps 13.1]
Progress: Parameterizing module hps_0
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysid_qsys
Progress: Adding modular_sgdma_dispatcher_0 [modular_sgdma_dispatcher 1.0]
Progress: Parameterizing module modular_sgdma_dispatcher_0
Progress: Adding dma_write_master_0 [dma_write_master 1.0]
Progress: Parameterizing module dma_write_master_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: mityarm_5csx_dev_board.mityarm_5csx_dev_board: Module dependency loop involving: "hps_0" (altera_hps 13.1)
Warning: mityarm_5csx_dev_board.mityarm_5csx_dev_board: Module dependency loop involving: "hps_0" (altera_hps 13.1)
Warning: mityarm_5csx_dev_board.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Info: mityarm_5csx_dev_board.hps_0: ECC will be enabled in the preloader because an interface width of 24 or 40 has been chosen.
Info: mityarm_5csx_dev_board.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: mityarm_5csx_dev_board.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Warning: mityarm_5csx_dev_board.dma_write_master_0.Data_Sink: dma_write_master_0.Data_Sink must be connected to an Avalon-ST source
Warning: mityarm_5csx_dev_board.modular_sgdma_dispatcher_0: Interrupt sender modular_sgdma_dispatcher_0.csr_irq is not connected to an interrupt receiver
Info: mityarm_5csx_dev_board: Generating mityarm_5csx_dev_board "mityarm_5csx_dev_board" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 4 modules, 14 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 3 modules, 8 connections
Info: merlin_translator_transform: After transform: 6 modules, 17 connections
Info: merlin_domain_transform: After transform: 17 modules, 70 connections
Info: merlin_router_transform: After transform: 22 modules, 85 connections
Info: merlin_traffic_limiter_transform: After transform: 24 modules, 93 connections
Info: merlin_burst_transform: After transform: 27 modules, 102 connections
Info: merlin_network_to_switch_transform: After transform: 36 modules, 124 connections
Info: merlin_width_transform: After transform: 38 modules, 130 connections
Info: limiter_update_transform: After transform: 38 modules, 132 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 40 modules, 171 connections
Info: merlin_hierarchy_transform: After transform: 5 modules, 17 connections
Info: merlin_initial_interconnect_transform: After transform: 2 modules, 4 connections
Info: merlin_translator_transform: After transform: 4 modules, 10 connections
Info: merlin_domain_transform: After transform: 8 modules, 28 connections
Info: merlin_router_transform: After transform: 10 modules, 34 connections
Info: merlin_network_to_switch_transform: After transform: 13 modules, 40 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 15 modules, 54 connections
Info: merlin_hierarchy_transform: After transform: 6 modules, 20 connections
Info: merlin_mm_transform: After transform: 6 modules, 20 connections
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: merlin_interrupt_mapper_transform: After transform: 8 modules, 22 connections
Info: reset_adaptation_transform: After transform: 9 modules, 24 connections
Info: hps_0: "Doing Pretransform for module: hps_0"
Warning: hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Info: hps_0: ECC will be enabled in the preloader because an interface width of 24 or 40 has been chosen.
Info: pipeline_bridge_swap_transform: After transform: 2 modules, 0 connections
Info: No custom instruction connections, skipping transform 
Info: hps_0: "mityarm_5csx_dev_board" instantiated altera_hps "hps_0"
Info: sysid_qsys: "mityarm_5csx_dev_board" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: modular_sgdma_dispatcher_0: "mityarm_5csx_dev_board" instantiated modular_sgdma_dispatcher "modular_sgdma_dispatcher_0"
Info: dma_write_master_0: "mityarm_5csx_dev_board" instantiated dma_write_master "dma_write_master_0"
Info: pipeline_bridge_swap_transform: After transform: 37 modules, 124 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 37 modules, 124 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 37 modules, 124 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 37 modules, 124 connections
Info: mm_interconnect_0: "mityarm_5csx_dev_board" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: pipeline_bridge_swap_transform: After transform: 13 modules, 36 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 13 modules, 36 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 13 modules, 36 connections
Info: mm_interconnect_1: "mityarm_5csx_dev_board" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_1"
Info: irq_mapper: "mityarm_5csx_dev_board" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "mityarm_5csx_dev_board" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: pipeline_bridge_swap_transform: After transform: 1 modules, 0 connections
Info: No custom instruction connections, skipping transform 
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: sysid_qsys_control_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "sysid_qsys_control_slave_translator"
Info: hps_0_h2f_lw_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info: sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent"
Info: sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: id_router_002: "mm_interconnect_0" instantiated altera_merlin_router "id_router_002"
Info: limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "limiter"
Info: Reusing file C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/synthesis/submodules/altera_avalon_sc_fifo.v
Info: burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: Reusing file C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/synthesis/submodules/altera_merlin_address_alignment.sv
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/synthesis/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: dma_write_master_0_Data_Write_Master_translator: "mm_interconnect_1" instantiated altera_merlin_master_translator "dma_write_master_0_Data_Write_Master_translator"
Info: dma_write_master_0_Data_Write_Master_translator_avalon_universal_master_0_agent: "mm_interconnect_1" instantiated altera_merlin_master_agent "dma_write_master_0_Data_Write_Master_translator_avalon_universal_master_0_agent"
Info: addr_router: "mm_interconnect_1" instantiated altera_merlin_router "addr_router"
Info: id_router: "mm_interconnect_1" instantiated altera_merlin_router "id_router"
Info: cmd_xbar_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: Reusing file C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/home/workspace_sigasi/altera_soc/altera_examples/hps_ddr_write_example/fpga/mityarm_5csx_dev_board/synthesis/submodules/altera_merlin_arbitrator.sv
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: mityarm_5csx_dev_board: Done "mityarm_5csx_dev_board" with 33 modules, 90 files, 2230021 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
