{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1562724913507 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1562724913508 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 09 23:15:13 2019 " "Processing started: Tue Jul 09 23:15:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1562724913508 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1562724913508 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1562724913508 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1562724913800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/projetofinal/ula_control/ula_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /quartus/projetofinal/ula_control/ula_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA_control-ULA_control_arch " "Found design unit 1: ULA_control-ULA_control_arch" {  } { { "../ULA_control/ULA_Control.vhd" "" { Text "D:/Quartus/ProjetoFinal/ULA_control/ULA_Control.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562724914272 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA_control " "Found entity 1: ULA_control" {  } { { "../ULA_control/ULA_Control.vhd" "" { Text "D:/Quartus/ProjetoFinal/ULA_control/ULA_Control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562724914272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562724914272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memdata.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memdata.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memdata-SYN " "Found design unit 1: memdata-SYN" {  } { { "memData.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memData.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562724914276 ""} { "Info" "ISGN_ENTITY_NAME" "1 memData " "Found entity 1: memData" {  } { { "memData.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memData.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562724914276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562724914276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memintr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memintr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memintr-SYN " "Found design unit 1: memintr-SYN" {  } { { "memIntr.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memIntr.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562724914278 ""} { "Info" "ISGN_ENTITY_NAME" "1 memIntr " "Found entity 1: memIntr" {  } { { "memIntr.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/memIntr.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562724914278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562724914278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/projetofinal/pc/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /quartus/projetofinal/pc/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-PC_arch " "Found design unit 1: PC-PC_arch" {  } { { "../PC/PC.vhd" "" { Text "D:/Quartus/ProjetoFinal/PC/PC.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562724914281 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../PC/PC.vhd" "" { Text "D:/Quartus/ProjetoFinal/PC/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562724914281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562724914281 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX ../MUX/MUX-2-1.vhd " "Entity \"MUX\" obtained from \"../MUX/MUX-2-1.vhd\" instead of from Quartus II megafunction library" {  } { { "../MUX/MUX-2-1.vhd" "" { Text "D:/Quartus/ProjetoFinal/MUX/MUX-2-1.vhd" 5 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1562724914284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/projetofinal/mux/mux-2-1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /quartus/projetofinal/mux/mux-2-1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX-MUX_arch " "Found design unit 1: MUX-MUX_arch" {  } { { "../MUX/MUX-2-1.vhd" "" { Text "D:/Quartus/ProjetoFinal/MUX/MUX-2-1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562724914284 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "../MUX/MUX-2-1.vhd" "" { Text "D:/Quartus/ProjetoFinal/MUX/MUX-2-1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562724914284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562724914284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/projetofinal/control/control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /quartus/projetofinal/control/control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-control_arch " "Found design unit 1: control-control_arch" {  } { { "../control/Control.vhd" "" { Text "D:/Quartus/ProjetoFinal/control/Control.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562724914289 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../control/Control.vhd" "" { Text "D:/Quartus/ProjetoFinal/control/Control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562724914289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562724914289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/projetofinal/adder/adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /quartus/projetofinal/adder/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder-Adder_arch " "Found design unit 1: Adder-Adder_arch" {  } { { "../Adder/Adder.vhd" "" { Text "D:/Quartus/ProjetoFinal/Adder/Adder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562724914291 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "../Adder/Adder.vhd" "" { Text "D:/Quartus/ProjetoFinal/Adder/Adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562724914291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562724914291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/projetofinal/xregs/xregs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /quartus/projetofinal/xregs/xregs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xregs-xregs_arch " "Found design unit 1: xregs-xregs_arch" {  } { { "../xregs/xregs.vhd" "" { Text "D:/Quartus/ProjetoFinal/xregs/xregs.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562724914294 ""} { "Info" "ISGN_ENTITY_NAME" "1 xregs " "Found entity 1: xregs" {  } { { "../xregs/xregs.vhd" "" { Text "D:/Quartus/ProjetoFinal/xregs/xregs.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562724914294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562724914294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/projetofinal/xregs/reg_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /quartus/projetofinal/xregs/reg_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_pkg " "Found design unit 1: reg_pkg" {  } { { "../xregs/reg_pkg.vhd" "" { Text "D:/Quartus/ProjetoFinal/xregs/reg_pkg.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562724914297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562724914297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/projetofinal/ula/ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /quartus/projetofinal/ula/ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-ula_arch " "Found design unit 1: ula-ula_arch" {  } { { "../ula/ula.vhd" "" { Text "D:/Quartus/ProjetoFinal/ula/ula.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562724914300 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "../ula/ula.vhd" "" { Text "D:/Quartus/ProjetoFinal/ula/ula.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562724914300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562724914300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/projetofinal/ula/rv_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /quartus/projetofinal/ula/rv_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rv_pkg " "Found design unit 1: rv_pkg" {  } { { "../ula/rv_pkg.vhd" "" { Text "D:/Quartus/ProjetoFinal/ula/rv_pkg.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562724914302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562724914302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/projetofinal/genimm32/genimm32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /quartus/projetofinal/genimm32/genimm32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 genImm32-genImm32_arch " "Found design unit 1: genImm32-genImm32_arch" {  } { { "../genImm32/genImm32.vhd" "" { Text "D:/Quartus/ProjetoFinal/genImm32/genImm32.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562724914305 ""} { "Info" "ISGN_ENTITY_NAME" "1 genImm32 " "Found entity 1: genImm32" {  } { { "../genImm32/genImm32.vhd" "" { Text "D:/Quartus/ProjetoFinal/genImm32/genImm32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562724914305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562724914305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processor-processor_arch " "Found design unit 1: processor-processor_arch" {  } { { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562724914308 ""} { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.vhd" "" { Text "D:/Quartus/ProjetoFinal/Final_Project/processor.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562724914308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562724914308 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "funct7 ULA_Control.vhd(34) " "VHDL error at ULA_Control.vhd(34): object \"funct7\" is used but not declared" {  } { { "../ULA_control/ULA_Control.vhd" "" { Text "D:/Quartus/ProjetoFinal/ULA_control/ULA_Control.vhd" 34 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1562724914405 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4692 " "Peak virtual memory: 4692 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1562724914531 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jul 09 23:15:14 2019 " "Processing ended: Tue Jul 09 23:15:14 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1562724914531 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1562724914531 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1562724914531 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1562724914531 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1562724915143 ""}
