`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 12/06/2025 05:20:34 PM
// Design Name: 
// Module Name: lab4
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module lab4(
    input clk, reset_n,
    input uart_rx,

    output uart_tx
);
    localparam INIT_DELAY = 100_000; // 1 msec @ 100 MHz
    localparam MEM_SIZE = 32;
    localparam PROMPT_STR = 0;
    localparam HELLO_STR = 16;

    // declare system variables
    wire enter_pressed;
    wire print_enable, print_done;
    reg [7:0] data [0:MEM_SIZE-1];

    // declare UART signals
    wire transmit;
    wire received;

    wire [7:0] rx_byte;
    reg  [7:0] rx_temp;
    wire [7:0] tx_byte;

    wire is_receiving;
    wire is_transmitting;
    wire recv_error;

    /* The UART device takes a 100MHz clock to handle I/O at 9600 baudrate */
    uart_teacher uart(
        .clk(clk), .rst(~reset_n),
        .rx(uart_rx),
        .tx(uart_tx),
        .transmit(transmit),
        .tx_byte(tx_byte),
        .received(received),
        .rx_byte(rx_byte),
        .is_receiving(is_receiving),
        .is_transmitting(is_transmitting),
        .recv_error(recv_error)
    );

    // Initializes some strings.
    // System Verilog has an easier way to initialize an array,
    // but we are using Verilog 2005 :(
    initial begin
        { data[ 0], data[ 1], data[ 2], data[ 3], data[ 4], data[ 5], data[ 6], data[ 7],
            data[ 8], data[ 9], data[10], data[11], data[12], data[13], data[14], data[15] }
        <= { 8'h0D, 8'h0A, "Press Enter: ", 8'h00 };

        { data[16], data[17], data[18], data[19], data[20], data[21], data[22], data[23],
            data[24], data[25], data[26], data[27], data[28], data[29], data[30], data[31] }
        <= { "Hello, World!", 8'h0D, 8'h0A, 8'h00 };
    end

    // Combinational I/O logics
    assign enter_pressed = (rx_temp == 8'h0D);
    assign print_done = (tx_byte == 8'h0);
    assign tx_byte = data[send_counter];

    // ------------------------------------------------------------------------
    // Main FSM that reads the UART input and triggers
    // the output of the string "Hello, World!".
    localparam [1:0] S_MAIN_INIT = 0, S_MAIN_PROMPT = 1, S_MAIN_WAIT_KEY = 2, S_MAIN_HELLO = 3;
    (* MARK_DEBUG = "true" *) reg [1:0] P, P_next;

    reg [$clog2(INIT_DELAY):0] init_counter;

    always @(posedge clk) begin
        if (~reset_n) P <= S_MAIN_INIT;
        else P <= P_next;
    end

    always @(*) begin // FSM next-state logic
        case (P)
            S_MAIN_INIT: // Wait for initial delay of the circuit.
                if (init_counter < INIT_DELAY) P_next = S_MAIN_INIT;
                else P_next = S_MAIN_PROMPT;
            S_MAIN_PROMPT: // Print the prompt message.
                if (print_done) P_next = S_MAIN_WAIT_KEY;
                else P_next = S_MAIN_PROMPT;
            S_MAIN_WAIT_KEY: // wait for <Enter> key.
                if (enter_pressed) P_next = S_MAIN_HELLO;
                else P_next = S_MAIN_WAIT_KEY;
            S_MAIN_HELLO: // Print the hello message.
                if (print_done) P_next = S_MAIN_INIT;
                else P_next = S_MAIN_HELLO;
        endcase
    end

    // FSM output logics: print string control signals.
    assign print_enable = (P != S_MAIN_PROMPT && P_next == S_MAIN_PROMPT) ||
                      (P == S_MAIN_WAIT_KEY && P_next == S_MAIN_HELLO);

    // Initialization counter.
    always @(posedge clk) begin
        if (P == S_MAIN_INIT) init_counter <= init_counter + 1;
        else init_counter <= 0;
    end
    // End of the FSM of the print string controller
    // ------------------------------------------------------------------------

    // ------------------------------------------------------------------------
    // FSM of the controller to send a string to the UART.
    localparam [1:0] S_UART_IDLE = 0, S_UART_WAIT = 1, S_UART_SEND = 2, S_UART_INCR = 3;
    reg [1:0] Q, Q_next;

    reg [$clog2(MEM_SIZE):0] send_counter;

    always @(posedge clk) begin
        if (~reset_n) Q <= S_UART_IDLE;
        else Q <= Q_next;
    end

    always @(*) begin // FSM next-state logic
        case (Q)
            S_UART_IDLE: // wait for the print_string flag
                if (print_enable) Q_next = S_UART_WAIT;
                else Q_next = S_UART_IDLE;
            S_UART_WAIT: // wait for the transmission of current data byte begins
                if (is_transmitting == 1) Q_next = S_UART_SEND;
                else Q_next = S_UART_WAIT;
            S_UART_SEND: // wait for the transmission of current data byte finishes
                if (is_transmitting == 0) Q_next = S_UART_INCR; // transmit next character
                else Q_next = S_UART_SEND;
            S_UART_INCR:
                if (tx_byte == 8'h0) Q_next = S_UART_IDLE; // string transmission ends
                else Q_next = S_UART_WAIT;
        endcase
    end

    // FSM output logics
    assign transmit = (Q_next == S_UART_WAIT || print_enable);

    // UART send_counter control circuit
    always @(posedge clk) begin
        case (P_next)
                S_MAIN_INIT: send_counter <= PROMPT_STR;
                S_MAIN_WAIT_KEY: send_counter <= HELLO_STR;
                default: send_counter <= send_counter + (Q_next == S_UART_INCR);
        endcase
    end
    // End of the FSM of the print string controller
    // ------------------------------------------------------------------------

    // ------------------------------------------------------------------------
    // The following logic stores the UART input in a temporary buffer.
    // The input character will stay in the buffer for one clock cycle.
    always @(posedge clk) begin
        rx_temp <= (received)? rx_byte : 8'h0;
    end
    // ------------------------------------------------------------------------
endmodule
