// $COMPONENT_NAME
// Verilog includes
`include
// end of $COMPONENT_NAME
