/*
 * #############################################################################
 * # DO NOT EDIT THIS FILE!   DO NOT EDIT THIS FILE!   DO NOT EDIT THIS FILE!  #
 * #############################################################################
 *  This file was automatically generated using the following command:
 *    sxra c_header --namespace CatsonVersion2Registers --set-top MAP_CATSON_2.BACKBONE_SYSCFG_000_799 -o backbone_syscfg_000_799.h catson_top/docs/cut2_Assy3.7_computing_platform_registers_without_sxips-modified_amykyta.xml
 * -----------------------------------------------------------------------------
 */
#ifndef BACKBONE_SYSCFG_000_799__H
#define BACKBONE_SYSCFG_000_799__H

#ifndef __KERNEL__
#include <stdint.h>
#endif

#ifdef __cplusplus
    namespace CatsonVersion2Registers {
#endif

/*
 * Register: SYSTEM_CONFIG0
 *   Offset is absolute
 */
#define SYSTEM_CONFIG0_REG_OFFSET    0x00000000u

#define SYSTEM_CONFIG0__RST_SW_DDR3SS0_N_bp    0u
#define SYSTEM_CONFIG0__RST_SW_DDR3SS0_N_bm    0x00000001u
#define SYSTEM_CONFIG0__RST_SW_DDR3SS0_N_bc    1u

/*
 * Register: SYSTEM_CONFIG1
 *   Offset is absolute
 */
#define SYSTEM_CONFIG1_REG_OFFSET    0x00000004u

#define SYSTEM_CONFIG1__RST_SW_DMA0_N_bp    0u
#define SYSTEM_CONFIG1__RST_SW_DMA0_N_bm    0x00000001u
#define SYSTEM_CONFIG1__RST_SW_DMA0_N_bc    1u

/*
 * Register: SYSTEM_CONFIG5
 *   Offset is absolute
 */
#define SYSTEM_CONFIG5_REG_OFFSET    0x00000014u

#define SYSTEM_CONFIG5__CLKEN_DMA0_bp    0u
#define SYSTEM_CONFIG5__CLKEN_DMA0_bm    0x00000001u
#define SYSTEM_CONFIG5__CLKEN_DMA0_bc    1u

/*
 * Register: SYSTEM_CONFIG10
 *   Offset is absolute
 */
#define SYSTEM_CONFIG10_REG_OFFSET    0x00000028u

#define SYSTEM_CONFIG10__PAD_COMP_PIO3V3_1_ACCURATE_bp    0u
#define SYSTEM_CONFIG10__PAD_COMP_PIO3V3_1_ACCURATE_bm    0x00000001u
#define SYSTEM_CONFIG10__PAD_COMP_PIO3V3_1_ACCURATE_bc    1u
#define SYSTEM_CONFIG10__PAD_COMP_PIO3V3_1_COMPEN_bp    1u
#define SYSTEM_CONFIG10__PAD_COMP_PIO3V3_1_COMPEN_bm    0x00000002u
#define SYSTEM_CONFIG10__PAD_COMP_PIO3V3_1_COMPEN_bc    1u
#define SYSTEM_CONFIG10__PAD_COMP_PIO3V3_1_COMPTQ_bp    2u
#define SYSTEM_CONFIG10__PAD_COMP_PIO3V3_1_COMPTQ_bm    0x00000004u
#define SYSTEM_CONFIG10__PAD_COMP_PIO3V3_1_COMPTQ_bc    1u
#define SYSTEM_CONFIG10__PAD_COMP_PIO3V3_1_FASTFRZ_bp    3u
#define SYSTEM_CONFIG10__PAD_COMP_PIO3V3_1_FASTFRZ_bm    0x00000008u
#define SYSTEM_CONFIG10__PAD_COMP_PIO3V3_1_FASTFRZ_bc    1u
#define SYSTEM_CONFIG10__PAD_COMP_PIO3V3_1_FREEZE_bp    4u
#define SYSTEM_CONFIG10__PAD_COMP_PIO3V3_1_FREEZE_bm    0x00000010u
#define SYSTEM_CONFIG10__PAD_COMP_PIO3V3_1_FREEZE_bc    1u
#define SYSTEM_CONFIG10__PAD_COMP_PIO3V3_1_PSW_bp    5u
#define SYSTEM_CONFIG10__PAD_COMP_PIO3V3_1_PSW_bm    0x00000020u
#define SYSTEM_CONFIG10__PAD_COMP_PIO3V3_1_PSW_bc    1u
#define SYSTEM_CONFIG10__PAD_COMP_PIO3V3_1_TQ_bp    6u
#define SYSTEM_CONFIG10__PAD_COMP_PIO3V3_1_TQ_bm    0x00000040u
#define SYSTEM_CONFIG10__PAD_COMP_PIO3V3_1_TQ_bc    1u

/*
 * Register: SYSTEM_STATUS11
 *   Offset is absolute
 */
#define SYSTEM_STATUS11_REG_OFFSET    0x0000002Cu

#define SYSTEM_STATUS11__PAD_COMP_PIO3V3_1_COMPOK_bp    0u
#define SYSTEM_STATUS11__PAD_COMP_PIO3V3_1_COMPOK_bm    0x00000001u
#define SYSTEM_STATUS11__PAD_COMP_PIO3V3_1_COMPOK_bc    1u

/*
 * Register: SYSTEM_CONFIG12
 *   Offset is absolute
 */
#define SYSTEM_CONFIG12_REG_OFFSET    0x00000030u

#define SYSTEM_CONFIG12__PAD_GPS_1PPS0_ACCE_bp    0u
#define SYSTEM_CONFIG12__PAD_GPS_1PPS0_ACCE_bm    0x00000001u
#define SYSTEM_CONFIG12__PAD_GPS_1PPS0_ACCE_bc    1u
#define SYSTEM_CONFIG12__PAD_GPS_1PPS0_ENABLE_P2P_bp    1u
#define SYSTEM_CONFIG12__PAD_GPS_1PPS0_ENABLE_P2P_bm    0x00000002u
#define SYSTEM_CONFIG12__PAD_GPS_1PPS0_ENABLE_P2P_bc    1u
#define SYSTEM_CONFIG12__PAD_GPS_1PPS0_FS_ENABLE_bp    2u
#define SYSTEM_CONFIG12__PAD_GPS_1PPS0_FS_ENABLE_bm    0x00000004u
#define SYSTEM_CONFIG12__PAD_GPS_1PPS0_FS_ENABLE_bc    1u
#define SYSTEM_CONFIG12__PAD_GPS_1PPS0_HYST_ENABLE_bp    3u
#define SYSTEM_CONFIG12__PAD_GPS_1PPS0_HYST_ENABLE_bm    0x00000008u
#define SYSTEM_CONFIG12__PAD_GPS_1PPS0_HYST_ENABLE_bc    1u
#define SYSTEM_CONFIG12__PAD_GPS_1PPS0_HS_ENABLE_RX_bp    4u
#define SYSTEM_CONFIG12__PAD_GPS_1PPS0_HS_ENABLE_RX_bm    0x00000030u
#define SYSTEM_CONFIG12__PAD_GPS_1PPS0_HS_ENABLE_RX_bc    2u
#define SYSTEM_CONFIG12__PAD_GPS_1PPS0_LPE_bp    6u
#define SYSTEM_CONFIG12__PAD_GPS_1PPS0_LPE_bm    0x00000040u
#define SYSTEM_CONFIG12__PAD_GPS_1PPS0_LPE_bc    1u
#define SYSTEM_CONFIG12__PAD_GPS_1PPS0_PWRDN_bp    7u
#define SYSTEM_CONFIG12__PAD_GPS_1PPS0_PWRDN_bm    0x00000080u
#define SYSTEM_CONFIG12__PAD_GPS_1PPS0_PWRDN_bc    1u
#define SYSTEM_CONFIG12__PAD_GPS_1PPS0_PULLDOWN_bp    8u
#define SYSTEM_CONFIG12__PAD_GPS_1PPS0_PULLDOWN_bm    0x00000100u
#define SYSTEM_CONFIG12__PAD_GPS_1PPS0_PULLDOWN_bc    1u

/*
 * Register: SYSTEM_CONFIG13
 *   Offset is absolute
 */
#define SYSTEM_CONFIG13_REG_OFFSET    0x00000034u

#define SYSTEM_CONFIG13__PAD_GPS_1PPS1_ACCE_bp    0u
#define SYSTEM_CONFIG13__PAD_GPS_1PPS1_ACCE_bm    0x00000001u
#define SYSTEM_CONFIG13__PAD_GPS_1PPS1_ACCE_bc    1u
#define SYSTEM_CONFIG13__PAD_GPS_1PPS1_ENABLE_P2P_bp    1u
#define SYSTEM_CONFIG13__PAD_GPS_1PPS1_ENABLE_P2P_bm    0x00000002u
#define SYSTEM_CONFIG13__PAD_GPS_1PPS1_ENABLE_P2P_bc    1u
#define SYSTEM_CONFIG13__PAD_GPS_1PPS1_FS_ENABLE_bp    2u
#define SYSTEM_CONFIG13__PAD_GPS_1PPS1_FS_ENABLE_bm    0x00000004u
#define SYSTEM_CONFIG13__PAD_GPS_1PPS1_FS_ENABLE_bc    1u
#define SYSTEM_CONFIG13__PAD_GPS_1PPS1_HYST_ENABLE_bp    3u
#define SYSTEM_CONFIG13__PAD_GPS_1PPS1_HYST_ENABLE_bm    0x00000008u
#define SYSTEM_CONFIG13__PAD_GPS_1PPS1_HYST_ENABLE_bc    1u
#define SYSTEM_CONFIG13__PAD_GPS_1PPS1_HS_ENABLE_RX_bp    4u
#define SYSTEM_CONFIG13__PAD_GPS_1PPS1_HS_ENABLE_RX_bm    0x00000030u
#define SYSTEM_CONFIG13__PAD_GPS_1PPS1_HS_ENABLE_RX_bc    2u
#define SYSTEM_CONFIG13__PAD_GPS_1PPS1_LPE_bp    6u
#define SYSTEM_CONFIG13__PAD_GPS_1PPS1_LPE_bm    0x00000040u
#define SYSTEM_CONFIG13__PAD_GPS_1PPS1_LPE_bc    1u
#define SYSTEM_CONFIG13__PAD_GPS_1PPS1_PWRDN_bp    7u
#define SYSTEM_CONFIG13__PAD_GPS_1PPS1_PWRDN_bm    0x00000080u
#define SYSTEM_CONFIG13__PAD_GPS_1PPS1_PWRDN_bc    1u
#define SYSTEM_CONFIG13__PAD_GPS_1PPS1_PULLDOWN_bp    8u
#define SYSTEM_CONFIG13__PAD_GPS_1PPS1_PULLDOWN_bm    0x00000100u
#define SYSTEM_CONFIG13__PAD_GPS_1PPS1_PULLDOWN_bc    1u

/*
 * Register: SYSTEM_CONFIG14
 *   Offset is absolute
 */
#define SYSTEM_CONFIG14_REG_OFFSET    0x00000038u

#define SYSTEM_CONFIG14__PAD_GPS_1PPS2_ACCE_bp    0u
#define SYSTEM_CONFIG14__PAD_GPS_1PPS2_ACCE_bm    0x00000001u
#define SYSTEM_CONFIG14__PAD_GPS_1PPS2_ACCE_bc    1u
#define SYSTEM_CONFIG14__PAD_GPS_1PPS2_ENABLE_P2P_bp    1u
#define SYSTEM_CONFIG14__PAD_GPS_1PPS2_ENABLE_P2P_bm    0x00000002u
#define SYSTEM_CONFIG14__PAD_GPS_1PPS2_ENABLE_P2P_bc    1u
#define SYSTEM_CONFIG14__PAD_GPS_1PPS2_FS_ENABLE_bp    2u
#define SYSTEM_CONFIG14__PAD_GPS_1PPS2_FS_ENABLE_bm    0x00000004u
#define SYSTEM_CONFIG14__PAD_GPS_1PPS2_FS_ENABLE_bc    1u
#define SYSTEM_CONFIG14__PAD_GPS_1PPS2_HYST_ENABLE_bp    3u
#define SYSTEM_CONFIG14__PAD_GPS_1PPS2_HYST_ENABLE_bm    0x00000008u
#define SYSTEM_CONFIG14__PAD_GPS_1PPS2_HYST_ENABLE_bc    1u
#define SYSTEM_CONFIG14__PAD_GPS_1PPS2_HS_ENABLE_RX_bp    4u
#define SYSTEM_CONFIG14__PAD_GPS_1PPS2_HS_ENABLE_RX_bm    0x00000030u
#define SYSTEM_CONFIG14__PAD_GPS_1PPS2_HS_ENABLE_RX_bc    2u
#define SYSTEM_CONFIG14__PAD_GPS_1PPS2_LPE_bp    6u
#define SYSTEM_CONFIG14__PAD_GPS_1PPS2_LPE_bm    0x00000040u
#define SYSTEM_CONFIG14__PAD_GPS_1PPS2_LPE_bc    1u
#define SYSTEM_CONFIG14__PAD_GPS_1PPS2_PWRDN_bp    7u
#define SYSTEM_CONFIG14__PAD_GPS_1PPS2_PWRDN_bm    0x00000080u
#define SYSTEM_CONFIG14__PAD_GPS_1PPS2_PWRDN_bc    1u
#define SYSTEM_CONFIG14__PAD_GPS_1PPS2_PULLDOWN_bp    8u
#define SYSTEM_CONFIG14__PAD_GPS_1PPS2_PULLDOWN_bm    0x00000100u
#define SYSTEM_CONFIG14__PAD_GPS_1PPS2_PULLDOWN_bc    1u

/*
 * Register: SYSTEM_STATUS15
 *   Offset is absolute
 */
#define SYSTEM_STATUS15_REG_OFFSET    0x0000003Cu

#define SYSTEM_STATUS15__PAD_GPS_1PPS0_FAULT_bp    0u
#define SYSTEM_STATUS15__PAD_GPS_1PPS0_FAULT_bm    0x00000001u
#define SYSTEM_STATUS15__PAD_GPS_1PPS0_FAULT_bc    1u
#define SYSTEM_STATUS15__PAD_GPS_1PPS1_FAULT_bp    4u
#define SYSTEM_STATUS15__PAD_GPS_1PPS1_FAULT_bm    0x00000010u
#define SYSTEM_STATUS15__PAD_GPS_1PPS1_FAULT_bc    1u
#define SYSTEM_STATUS15__PAD_GPS_1PPS2_FAULT_bp    8u
#define SYSTEM_STATUS15__PAD_GPS_1PPS2_FAULT_bm    0x00000100u
#define SYSTEM_STATUS15__PAD_GPS_1PPS2_FAULT_bc    1u

/*
 * Register: SYSTEM_CONFIG16
 *   Offset is absolute
 */
#define SYSTEM_CONFIG16_REG_OFFSET    0x00000040u

#define SYSTEM_CONFIG16__PAD_GPS_BANDGAP_LVDS_1V8_1_ENABLE_BG_bp    0u
#define SYSTEM_CONFIG16__PAD_GPS_BANDGAP_LVDS_1V8_1_ENABLE_BG_bm    0x00000001u
#define SYSTEM_CONFIG16__PAD_GPS_BANDGAP_LVDS_1V8_1_ENABLE_BG_bc    1u

/*
 * Register: SYSTEM_CONFIG17
 *   Offset is absolute
 */
#define SYSTEM_CONFIG17_REG_OFFSET    0x00000044u

#define SYSTEM_CONFIG17__PD_ABF_DBF_CTRL_CLK_FS_ENABLE_bp    0u
#define SYSTEM_CONFIG17__PD_ABF_DBF_CTRL_CLK_FS_ENABLE_bm    0x00000001u
#define SYSTEM_CONFIG17__PD_ABF_DBF_CTRL_CLK_FS_ENABLE_bc    1u
#define SYSTEM_CONFIG17__PD_ABF_DBF_CTRL_DAT_FS_ENABLE_bp    4u
#define SYSTEM_CONFIG17__PD_ABF_DBF_CTRL_DAT_FS_ENABLE_bm    0x00000010u
#define SYSTEM_CONFIG17__PD_ABF_DBF_CTRL_DAT_FS_ENABLE_bc    1u
#define SYSTEM_CONFIG17__PAD_ABF_DBF_BANDGAP_LVDS_1V8_2_ENABLE_BG_bp    8u
#define SYSTEM_CONFIG17__PAD_ABF_DBF_BANDGAP_LVDS_1V8_2_ENABLE_BG_bm    0x00000100u
#define SYSTEM_CONFIG17__PAD_ABF_DBF_BANDGAP_LVDS_1V8_2_ENABLE_BG_bc    1u

/*
 * Register: SYSTEM_STATUS410
 *   Offset is absolute
 */
#define SYSTEM_STATUS410_REG_OFFSET    0x00130028u

#define SYSTEM_STATUS410__DEBUG_IRQ_ORING_0_STATUS_bp    0u
#define SYSTEM_STATUS410__DEBUG_IRQ_ORING_0_STATUS_bm    0x0000FFFFu
#define SYSTEM_STATUS410__DEBUG_IRQ_ORING_0_STATUS_bc    16u

/*
 * Register: SYSTEM_STATUS411
 *   Offset is absolute
 */
#define SYSTEM_STATUS411_REG_OFFSET    0x0013002Cu

#define SYSTEM_STATUS411__DEBUG_IRQ_ORING_1_STATUS_bp    0u
#define SYSTEM_STATUS411__DEBUG_IRQ_ORING_1_STATUS_bm    0x0000FFFFu
#define SYSTEM_STATUS411__DEBUG_IRQ_ORING_1_STATUS_bc    16u

/*
 * Register: SYSTEM_STATUS418
 *   Offset is absolute
 */
#define SYSTEM_STATUS418_REG_OFFSET    0x00130048u

#define SYSTEM_STATUS418__MODEPINS_VALUE_bp    0u
#define SYSTEM_STATUS418__MODEPINS_VALUE_bm    0xFFFFFFFFu
#define SYSTEM_STATUS418__MODEPINS_VALUE_bc    32u

/*
 * Register: SYSTEM_CONFIG419
 *   Offset is absolute
 */
#define SYSTEM_CONFIG419_REG_OFFSET    0x0013004Cu

#define SYSTEM_CONFIG419__RESETGEN_MASTER_LOG_CLEAR_bp    0u
#define SYSTEM_CONFIG419__RESETGEN_MASTER_LOG_CLEAR_bm    0x00000001u
#define SYSTEM_CONFIG419__RESETGEN_MASTER_LOG_CLEAR_bc    1u

/*
 * Register: SYSTEM_STATUS420
 *   Offset is absolute
 */
#define SYSTEM_STATUS420_REG_OFFSET    0x00130050u

#define SYSTEM_STATUS420__RESETGEN_MASTER_LOG_bp    0u
#define SYSTEM_STATUS420__RESETGEN_MASTER_LOG_bm    0xFFFFFFFFu
#define SYSTEM_STATUS420__RESETGEN_MASTER_LOG_bc    32u

/*
 * Register: SYSTEM_CONFIG421
 *   Offset is absolute
 */
#define SYSTEM_CONFIG421_REG_OFFSET    0x00130054u

#define SYSTEM_CONFIG421__PMB_CPU_TCK_SEL_bp    0u
#define SYSTEM_CONFIG421__PMB_CPU_TCK_SEL_bm    0x00000001u
#define SYSTEM_CONFIG421__PMB_CPU_TCK_SEL_bc    1u
#define SYSTEM_CONFIG421__PMB_RX_TCK_SEL_bp    1u
#define SYSTEM_CONFIG421__PMB_RX_TCK_SEL_bm    0x00000002u
#define SYSTEM_CONFIG421__PMB_RX_TCK_SEL_bc    1u
#define SYSTEM_CONFIG421__PMB_TX_TCK_SEL_bp    2u
#define SYSTEM_CONFIG421__PMB_TX_TCK_SEL_bm    0x00000004u
#define SYSTEM_CONFIG421__PMB_TX_TCK_SEL_bc    1u
#define SYSTEM_CONFIG421__PMB_A53_TCK_SEL_bp    3u
#define SYSTEM_CONFIG421__PMB_A53_TCK_SEL_bm    0x00000008u
#define SYSTEM_CONFIG421__PMB_A53_TCK_SEL_bc    1u

/*
 * Register: SYSTEM_STATUS422
 *   Offset is absolute
 */
#define SYSTEM_STATUS422_REG_OFFSET    0x00130058u

#define SYSTEM_STATUS422__PMB_CPU_DATAREADY_bp    0u
#define SYSTEM_STATUS422__PMB_CPU_DATAREADY_bm    0x00000001u
#define SYSTEM_STATUS422__PMB_CPU_DATAREADY_bc    1u
#define SYSTEM_STATUS422__PMB_RX_DATAREADY_bp    1u
#define SYSTEM_STATUS422__PMB_RX_DATAREADY_bm    0x00000002u
#define SYSTEM_STATUS422__PMB_RX_DATAREADY_bc    1u
#define SYSTEM_STATUS422__PMB_TX_DATAREADY_bp    2u
#define SYSTEM_STATUS422__PMB_TX_DATAREADY_bm    0x00000004u
#define SYSTEM_STATUS422__PMB_TX_DATAREADY_bc    1u
#define SYSTEM_STATUS422__PMB_A53_DATAREADY_bp    3u
#define SYSTEM_STATUS422__PMB_A53_DATAREADY_bm    0x00000008u
#define SYSTEM_STATUS422__PMB_A53_DATAREADY_bc    1u

/*
 * Register: SYSTEM_CONFIG428
 *   Offset is absolute
 */
#define SYSTEM_CONFIG428_REG_OFFSET    0x00130070u

#define SYSTEM_CONFIG428__EXT_IRQ_INVERT_bp    0u
#define SYSTEM_CONFIG428__EXT_IRQ_INVERT_bm    0xFFFFFFFFu
#define SYSTEM_CONFIG428__EXT_IRQ_INVERT_bc    32u

/*
 * Register: SYSTEM_CONFIG430
 *   Offset is absolute
 */
#define SYSTEM_CONFIG430_REG_OFFSET    0x00130078u

#define SYSTEM_CONFIG430__DMAC_0_HOLD_REQ_bp    0u
#define SYSTEM_CONFIG430__DMAC_0_HOLD_REQ_bm    0x00000001u
#define SYSTEM_CONFIG430__DMAC_0_HOLD_REQ_bc    1u
#define SYSTEM_CONFIG430__DMAC_0_ENDIAN_FORMAT_MSTIF_M1_bp    1u
#define SYSTEM_CONFIG430__DMAC_0_ENDIAN_FORMAT_MSTIF_M1_bm    0x00000002u
#define SYSTEM_CONFIG430__DMAC_0_ENDIAN_FORMAT_MSTIF_M1_bc    1u
#define SYSTEM_CONFIG430__DMAC_0_LE_SELECT_LLI_MSTIF_M1_bp    2u
#define SYSTEM_CONFIG430__DMAC_0_LE_SELECT_LLI_MSTIF_M1_bm    0x00000004u
#define SYSTEM_CONFIG430__DMAC_0_LE_SELECT_LLI_MSTIF_M1_bc    1u
#define SYSTEM_CONFIG430__DMAC_0_ENDIAN_FORMAT_MSTIF_M2_bp    3u
#define SYSTEM_CONFIG430__DMAC_0_ENDIAN_FORMAT_MSTIF_M2_bm    0x00000008u
#define SYSTEM_CONFIG430__DMAC_0_ENDIAN_FORMAT_MSTIF_M2_bc    1u
#define SYSTEM_CONFIG430__DMAC_0_LE_SELECT_LLI_MSTIF_M2_bp    4u
#define SYSTEM_CONFIG430__DMAC_0_LE_SELECT_LLI_MSTIF_M2_bm    0x00000010u
#define SYSTEM_CONFIG430__DMAC_0_LE_SELECT_LLI_MSTIF_M2_bc    1u
#define SYSTEM_CONFIG430__DMA_0_FCOUNT_bp    5u
#define SYSTEM_CONFIG430__DMA_0_FCOUNT_bm    0x000003E0u
#define SYSTEM_CONFIG430__DMA_0_FCOUNT_bc    5u

/*
 * Register: SYSTEM_CONFIG431
 *   Offset is absolute
 */
#define SYSTEM_CONFIG431_REG_OFFSET    0x0013007Cu

#define SYSTEM_CONFIG431__DMA_0_DEBUG_CH_NUM_I_bp    0u
#define SYSTEM_CONFIG431__DMA_0_DEBUG_CH_NUM_I_bm    0x00000007u
#define SYSTEM_CONFIG431__DMA_0_DEBUG_CH_NUM_I_bc    3u

/*
 * Register: SYSTEM_STATUS432
 *   Offset is absolute
 */
#define SYSTEM_STATUS432_REG_OFFSET    0x00130080u

#define SYSTEM_STATUS432__DMA_0_DEBUG_GRANT_INDEX_AR_CH_M1_bp    0u
#define SYSTEM_STATUS432__DMA_0_DEBUG_GRANT_INDEX_AR_CH_M1_bm    0x0000001Fu
#define SYSTEM_STATUS432__DMA_0_DEBUG_GRANT_INDEX_AR_CH_M1_bc    5u
#define SYSTEM_STATUS432__DMA_0_DEBUG_GRANT_INDEX_AW_CH_M1_bp    5u
#define SYSTEM_STATUS432__DMA_0_DEBUG_GRANT_INDEX_AW_CH_M1_bm    0x000003E0u
#define SYSTEM_STATUS432__DMA_0_DEBUG_GRANT_INDEX_AW_CH_M1_bc    5u
#define SYSTEM_STATUS432__DMA_0_LAST_WRITE_M1_bp    10u
#define SYSTEM_STATUS432__DMA_0_LAST_WRITE_M1_bm    0x00000400u
#define SYSTEM_STATUS432__DMA_0_LAST_WRITE_M1_bc    1u

/*
 * Register: SYSTEM_STATUS433
 *   Offset is absolute
 */
#define SYSTEM_STATUS433_REG_OFFSET    0x00130084u

#define SYSTEM_STATUS433__DMA_0_DEBUG_CH_WR_ARB_REQ_M1_bp    0u
#define SYSTEM_STATUS433__DMA_0_DEBUG_CH_WR_ARB_REQ_M1_bm    0x000000FFu
#define SYSTEM_STATUS433__DMA_0_DEBUG_CH_WR_ARB_REQ_M1_bc    8u
#define SYSTEM_STATUS433__DMA_0_DEBUG_CH_RD_ARB_REQ_M1_bp    8u
#define SYSTEM_STATUS433__DMA_0_DEBUG_CH_RD_ARB_REQ_M1_bm    0x0000FF00u
#define SYSTEM_STATUS433__DMA_0_DEBUG_CH_RD_ARB_REQ_M1_bc    8u
#define SYSTEM_STATUS433__DMA_0_DEBUG_CH_LLI_RD_REQ_M1_bp    16u
#define SYSTEM_STATUS433__DMA_0_DEBUG_CH_LLI_RD_REQ_M1_bm    0x00FF0000u
#define SYSTEM_STATUS433__DMA_0_DEBUG_CH_LLI_RD_REQ_M1_bc    8u

/*
 * Register: SYSTEM_STATUS434
 *   Offset is absolute
 */
#define SYSTEM_STATUS434_REG_OFFSET    0x00130088u

#define SYSTEM_STATUS434__DMA_0_DEBUG_GRANT_INDEX_AR_CH_M2_bp    0u
#define SYSTEM_STATUS434__DMA_0_DEBUG_GRANT_INDEX_AR_CH_M2_bm    0x0000001Fu
#define SYSTEM_STATUS434__DMA_0_DEBUG_GRANT_INDEX_AR_CH_M2_bc    5u
#define SYSTEM_STATUS434__DMA_0_DEBUG_GRANT_INDEX_AW_CH_M2_bp    5u
#define SYSTEM_STATUS434__DMA_0_DEBUG_GRANT_INDEX_AW_CH_M2_bm    0x000003E0u
#define SYSTEM_STATUS434__DMA_0_DEBUG_GRANT_INDEX_AW_CH_M2_bc    5u
#define SYSTEM_STATUS434__DMA_0_LAST_WRITE_M2_bp    10u
#define SYSTEM_STATUS434__DMA_0_LAST_WRITE_M2_bm    0x00000400u
#define SYSTEM_STATUS434__DMA_0_LAST_WRITE_M2_bc    1u

/*
 * Register: SYSTEM_STATUS435
 *   Offset is absolute
 */
#define SYSTEM_STATUS435_REG_OFFSET    0x0013008Cu

#define SYSTEM_STATUS435__DMA_0_DEBUG_CH_WR_ARB_REQ_M2_bp    0u
#define SYSTEM_STATUS435__DMA_0_DEBUG_CH_WR_ARB_REQ_M2_bm    0x000000FFu
#define SYSTEM_STATUS435__DMA_0_DEBUG_CH_WR_ARB_REQ_M2_bc    8u
#define SYSTEM_STATUS435__DMA_0_DEBUG_CH_RD_ARB_REQ_M2_bp    8u
#define SYSTEM_STATUS435__DMA_0_DEBUG_CH_RD_ARB_REQ_M2_bm    0x0000FF00u
#define SYSTEM_STATUS435__DMA_0_DEBUG_CH_RD_ARB_REQ_M2_bc    8u
#define SYSTEM_STATUS435__DMA_0_DEBUG_CH_LLI_RD_REQ_M2_bp    16u
#define SYSTEM_STATUS435__DMA_0_DEBUG_CH_LLI_RD_REQ_M2_bm    0x00FF0000u
#define SYSTEM_STATUS435__DMA_0_DEBUG_CH_LLI_RD_REQ_M2_bc    8u

/*
 * Register: SYSTEM_STATUS436
 *   Offset is absolute
 */
#define SYSTEM_STATUS436_REG_OFFSET    0x00130090u

#define SYSTEM_STATUS436__SLVIF_0_BUSY_bp    0u
#define SYSTEM_STATUS436__SLVIF_0_BUSY_bm    0x00000001u
#define SYSTEM_STATUS436__SLVIF_0_BUSY_bc    1u
#define SYSTEM_STATUS436__DMAC_0_BUSY_bp    1u
#define SYSTEM_STATUS436__DMAC_0_BUSY_bm    0x00000002u
#define SYSTEM_STATUS436__DMAC_0_BUSY_bc    1u
#define SYSTEM_STATUS436__DMAC_0_HOLD_ACK_bp    2u
#define SYSTEM_STATUS436__DMAC_0_HOLD_ACK_bm    0x00000004u
#define SYSTEM_STATUS436__DMAC_0_HOLD_ACK_bc    1u

/*
 * Register: SYSTEM_STATUS437
 *   Offset is absolute
 */
#define SYSTEM_STATUS437_REG_OFFSET    0x00130094u

#define SYSTEM_STATUS437__DMA_0_DEBUG_CH_EN_bp    0u
#define SYSTEM_STATUS437__DMA_0_DEBUG_CH_EN_bm    0x000000FFu
#define SYSTEM_STATUS437__DMA_0_DEBUG_CH_EN_bc    8u
#define SYSTEM_STATUS437__DMA_0_DEBUG_CH_SUSPENDED_bp    8u
#define SYSTEM_STATUS437__DMA_0_DEBUG_CH_SUSPENDED_bm    0x00000100u
#define SYSTEM_STATUS437__DMA_0_DEBUG_CH_SUSPENDED_bc    1u
#define SYSTEM_STATUS437__DMA_0_DEBUG_CH_ABORTED_bp    9u
#define SYSTEM_STATUS437__DMA_0_DEBUG_CH_ABORTED_bm    0x00000200u
#define SYSTEM_STATUS437__DMA_0_DEBUG_CH_ABORTED_bc    1u
#define SYSTEM_STATUS437__DMA_0_DEBUG_CH_SHADOWWIRE_OR_LLI_INVALID_ERR_bp    10u
#define SYSTEM_STATUS437__DMA_0_DEBUG_CH_SHADOWWIRE_OR_LLI_INVALID_ERR_bm    0x00000400u
#define SYSTEM_STATUS437__DMA_0_DEBUG_CH_SHADOWWIRE_OR_LLI_INVALID_ERR_bc    1u
#define SYSTEM_STATUS437__DMA_0_DEBUG_CH_DST_IS_IN_STR_bp    11u
#define SYSTEM_STATUS437__DMA_0_DEBUG_CH_DST_IS_IN_STR_bm    0x00000800u
#define SYSTEM_STATUS437__DMA_0_DEBUG_CH_DST_IS_IN_STR_bc    1u
#define SYSTEM_STATUS437__DMA_0_DEBUG_CH_SRC_IS_IN_STR_bp    12u
#define SYSTEM_STATUS437__DMA_0_DEBUG_CH_SRC_IS_IN_STR_bm    0x00001000u
#define SYSTEM_STATUS437__DMA_0_DEBUG_CH_SRC_IS_IN_STR_bc    1u
#define SYSTEM_STATUS437__DMA_0_DEBUG_CH_DST_TRANS_REQ_bp    13u
#define SYSTEM_STATUS437__DMA_0_DEBUG_CH_DST_TRANS_REQ_bm    0x00002000u
#define SYSTEM_STATUS437__DMA_0_DEBUG_CH_DST_TRANS_REQ_bc    1u
#define SYSTEM_STATUS437__DMA_0_DEBUG_CH_SRC_TRANS_REQ_bp    14u
#define SYSTEM_STATUS437__DMA_0_DEBUG_CH_SRC_TRANS_REQ_bm    0x00004000u
#define SYSTEM_STATUS437__DMA_0_DEBUG_CH_SRC_TRANS_REQ_bc    1u
#define SYSTEM_STATUS437__DMA_0_DEBUG_CH_DMA_TFR_DONE_bp    15u
#define SYSTEM_STATUS437__DMA_0_DEBUG_CH_DMA_TFR_DONE_bm    0x00008000u
#define SYSTEM_STATUS437__DMA_0_DEBUG_CH_DMA_TFR_DONE_bc    1u
#define SYSTEM_STATUS437__DMA_0_DEBUG_CH_DST_TRANS_DONE_bp    16u
#define SYSTEM_STATUS437__DMA_0_DEBUG_CH_DST_TRANS_DONE_bm    0x00010000u
#define SYSTEM_STATUS437__DMA_0_DEBUG_CH_DST_TRANS_DONE_bc    1u
#define SYSTEM_STATUS437__DMA_0_DEBUG_CH_SRC_TRANS_DONE_bp    17u
#define SYSTEM_STATUS437__DMA_0_DEBUG_CH_SRC_TRANS_DONE_bm    0x00020000u
#define SYSTEM_STATUS437__DMA_0_DEBUG_CH_SRC_TRANS_DONE_bc    1u
#define SYSTEM_STATUS437__DMA_0_DEBUG_CH_BLK_TFR_DONE_bp    18u
#define SYSTEM_STATUS437__DMA_0_DEBUG_CH_BLK_TFR_DONE_bm    0x00040000u
#define SYSTEM_STATUS437__DMA_0_DEBUG_CH_BLK_TFR_DONE_bc    1u
#define SYSTEM_STATUS437__DMA_0_DEBUG_CH_DST_BLK_TFR_DONE_bp    19u
#define SYSTEM_STATUS437__DMA_0_DEBUG_CH_DST_BLK_TFR_DONE_bm    0x00080000u
#define SYSTEM_STATUS437__DMA_0_DEBUG_CH_DST_BLK_TFR_DONE_bc    1u
#define SYSTEM_STATUS437__DMA_0_DEBUG_CH_SRC_BLK_TFR_DONE_bp    20u
#define SYSTEM_STATUS437__DMA_0_DEBUG_CH_SRC_BLK_TFR_DONE_bm    0x00100000u
#define SYSTEM_STATUS437__DMA_0_DEBUG_CH_SRC_BLK_TFR_DONE_bc    1u

/*
 * Register: SYSTEM_CONFIG438
 *   Offset is absolute
 */
#define SYSTEM_CONFIG438_REG_OFFSET    0x00130098u

#define SYSTEM_CONFIG438__RST_M5_CAPTURE_LOGIC_N_bp    0u
#define SYSTEM_CONFIG438__RST_M5_CAPTURE_LOGIC_N_bm    0x00000001u
#define SYSTEM_CONFIG438__RST_M5_CAPTURE_LOGIC_N_bc    1u

/*
 * Register: SYSTEM_STATUS439
 *   Offset is absolute
 */
#define SYSTEM_STATUS439_REG_OFFSET    0x0013009Cu

#define SYSTEM_STATUS439__STATUS_M5_R_ADD_bp    0u
#define SYSTEM_STATUS439__STATUS_M5_R_ADD_bm    0xFFFFFFFFu
#define SYSTEM_STATUS439__STATUS_M5_R_ADD_bc    32u

/*
 * Register: SYSTEM_STATUS440
 *   Offset is absolute
 */
#define SYSTEM_STATUS440_REG_OFFSET    0x001300A0u

#define SYSTEM_STATUS440__STATUS_M5_W_ADD_bp    0u
#define SYSTEM_STATUS440__STATUS_M5_W_ADD_bm    0xFFFFFFFFu
#define SYSTEM_STATUS440__STATUS_M5_W_ADD_bc    32u

/*
 * Register: SYSTEM_STATUS441
 *   Offset is absolute
 */
#define SYSTEM_STATUS441_REG_OFFSET    0x001300A4u

#define SYSTEM_STATUS441__IRQ_STATUS_M5_R_bp    0u
#define SYSTEM_STATUS441__IRQ_STATUS_M5_R_bm    0x00000001u
#define SYSTEM_STATUS441__IRQ_STATUS_M5_R_bc    1u
#define SYSTEM_STATUS441__IRQ_STATUS_M5_W_bp    1u
#define SYSTEM_STATUS441__IRQ_STATUS_M5_W_bm    0x00000002u
#define SYSTEM_STATUS441__IRQ_STATUS_M5_W_bc    1u

/*
 * Register: SYSTEM_CONFIG442
 *   Offset is absolute
 */
#define SYSTEM_CONFIG442_REG_OFFSET    0x001300A8u

#define SYSTEM_CONFIG442__SERDES_CLK_RX_OBS_MUX_bp    0u
#define SYSTEM_CONFIG442__SERDES_CLK_RX_OBS_MUX_bm    0x0000000Fu
#define SYSTEM_CONFIG442__SERDES_CLK_RX_OBS_MUX_bc    4u
#define SYSTEM_CONFIG442__SERDES_CLK_TX_OBS_MUX_bp    4u
#define SYSTEM_CONFIG442__SERDES_CLK_TX_OBS_MUX_bm    0x000000F0u
#define SYSTEM_CONFIG442__SERDES_CLK_TX_OBS_MUX_bc    4u

/*
 * Register: SYSTEM_CONFIG447
 *   Offset is absolute
 */
#define SYSTEM_CONFIG447_REG_OFFSET    0x001300BCu

#define SYSTEM_CONFIG447__BACKBONE_SERVICES_CONFIG_1_bp    0u
#define SYSTEM_CONFIG447__BACKBONE_SERVICES_CONFIG_1_bm    0xFFFFFFFFu
#define SYSTEM_CONFIG447__BACKBONE_SERVICES_CONFIG_1_bc    32u

/*
 * Register: SYSTEM_CONFIG448
 *   Offset is absolute
 */
#define SYSTEM_CONFIG448_REG_OFFSET    0x001300C0u

#define SYSTEM_CONFIG448__BACKBONE_SERVICES_CONFIG_2_bp    0u
#define SYSTEM_CONFIG448__BACKBONE_SERVICES_CONFIG_2_bm    0xFFFFFFFFu
#define SYSTEM_CONFIG448__BACKBONE_SERVICES_CONFIG_2_bc    32u

/*
 * Register: SYSTEM_CONFIG449
 *   Offset is absolute
 */
#define SYSTEM_CONFIG449_REG_OFFSET    0x001300C4u

#define SYSTEM_CONFIG449__BACKBONE_SERVICES_CONFIG_3_bp    0u
#define SYSTEM_CONFIG449__BACKBONE_SERVICES_CONFIG_3_bm    0xFFFFFFFFu
#define SYSTEM_CONFIG449__BACKBONE_SERVICES_CONFIG_3_bc    32u

/*
 * Register: SYSTEM_STATUS450
 *   Offset is absolute
 */
#define SYSTEM_STATUS450_REG_OFFSET    0x001300C8u

#define SYSTEM_STATUS450__JTAG_BIT_bp    0u
#define SYSTEM_STATUS450__JTAG_BIT_bm    0x00000001u
#define SYSTEM_STATUS450__JTAG_BIT_bc    1u
#define SYSTEM_STATUS450__MANUFACTURER_ID_bp    1u
#define SYSTEM_STATUS450__MANUFACTURER_ID_bm    0x00000FFEu
#define SYSTEM_STATUS450__MANUFACTURER_ID_bc    11u
#define SYSTEM_STATUS450__DEVICE_ID_bp    12u
#define SYSTEM_STATUS450__DEVICE_ID_bm    0x003FF000u
#define SYSTEM_STATUS450__DEVICE_ID_bc    10u
#define SYSTEM_STATUS450__GROUP_ID_bp    22u
#define SYSTEM_STATUS450__GROUP_ID_bm    0x0FC00000u
#define SYSTEM_STATUS450__GROUP_ID_bc    6u
#define SYSTEM_STATUS450__VERSION_bp    28u
#define SYSTEM_STATUS450__VERSION_bm    0xF0000000u
#define SYSTEM_STATUS450__VERSION_bc    4u

/*
 * Register: SYSTEM_STATUS499
 *   Offset is absolute
 */
#define SYSTEM_STATUS499_REG_OFFSET    0x0013018Cu

#define SYSTEM_STATUS499__BACKBONE_SERVICES_STATUS_1_bp    0u
#define SYSTEM_STATUS499__BACKBONE_SERVICES_STATUS_1_bm    0xFFFFFFFFu
#define SYSTEM_STATUS499__BACKBONE_SERVICES_STATUS_1_bc    32u

/*
 * Register: SYSTEM_CONFIG600
 *   Offset is absolute
 */
#define SYSTEM_CONFIG600_REG_OFFSET    0x00132000u

#define SYSTEM_CONFIG600__SW_GLOBAL_RST_N_bp    0u
#define SYSTEM_CONFIG600__SW_GLOBAL_RST_N_bm    0x00000001u
#define SYSTEM_CONFIG600__SW_GLOBAL_RST_N_bc    1u
#define SYSTEM_CONFIG600__LDO_1V0_ENABLE_bp    1u
#define SYSTEM_CONFIG600__LDO_1V0_ENABLE_bm    0x00000002u
#define SYSTEM_CONFIG600__LDO_1V0_ENABLE_bc    1u

/*
 * Register: SYSTEM_CONFIG700
 *   Offset is absolute
 */
#define SYSTEM_CONFIG700_REG_OFFSET    0x001F0000u

#define SYSTEM_CONFIG700__ALWAYS_ON_CLK_ICN_BOOTDEV_bp    0u
#define SYSTEM_CONFIG700__ALWAYS_ON_CLK_ICN_BOOTDEV_bm    0x00000001u
#define SYSTEM_CONFIG700__ALWAYS_ON_CLK_ICN_BOOTDEV_bc    1u
#define SYSTEM_CONFIG700__ALWAYS_ON_CLK_ICN_ROM_bp    1u
#define SYSTEM_CONFIG700__ALWAYS_ON_CLK_ICN_ROM_bm    0x00000002u
#define SYSTEM_CONFIG700__ALWAYS_ON_CLK_ICN_ROM_bc    1u
#define SYSTEM_CONFIG700__ALWAYS_ON_CLK_PERIPH_CPU_bp    2u
#define SYSTEM_CONFIG700__ALWAYS_ON_CLK_PERIPH_CPU_bm    0x00000004u
#define SYSTEM_CONFIG700__ALWAYS_ON_CLK_PERIPH_CPU_bc    1u
#define SYSTEM_CONFIG700__ALWAYS_ON_CLK_ICN_ESRAM_bp    3u
#define SYSTEM_CONFIG700__ALWAYS_ON_CLK_ICN_ESRAM_bm    0x00000008u
#define SYSTEM_CONFIG700__ALWAYS_ON_CLK_ICN_ESRAM_bc    1u
#define SYSTEM_CONFIG700__ALWAYS_ON_CLK_ICN_MAIN_bp    4u
#define SYSTEM_CONFIG700__ALWAYS_ON_CLK_ICN_MAIN_bm    0x00000010u
#define SYSTEM_CONFIG700__ALWAYS_ON_CLK_ICN_MAIN_bc    1u
#define SYSTEM_CONFIG700__ALWAYS_ON_CLK_ICN_CPU_bp    5u
#define SYSTEM_CONFIG700__ALWAYS_ON_CLK_ICN_CPU_bm    0x00000020u
#define SYSTEM_CONFIG700__ALWAYS_ON_CLK_ICN_CPU_bc    1u
#define SYSTEM_CONFIG700__ALWAYS_ON_CLK_ICN_DMA_CONN_bp    6u
#define SYSTEM_CONFIG700__ALWAYS_ON_CLK_ICN_DMA_CONN_bm    0x00000040u
#define SYSTEM_CONFIG700__ALWAYS_ON_CLK_ICN_DMA_CONN_bc    1u
#define SYSTEM_CONFIG700__ALWAYS_ON_CLK_ICN_MDM_NTW_bp    7u
#define SYSTEM_CONFIG700__ALWAYS_ON_CLK_ICN_MDM_NTW_bm    0x00000080u
#define SYSTEM_CONFIG700__ALWAYS_ON_CLK_ICN_MDM_NTW_bc    1u
#define SYSTEM_CONFIG700__ALWAYS_ON_CLK_ICN_MDM_RX_bp    8u
#define SYSTEM_CONFIG700__ALWAYS_ON_CLK_ICN_MDM_RX_bm    0x00000100u
#define SYSTEM_CONFIG700__ALWAYS_ON_CLK_ICN_MDM_RX_bc    1u
#define SYSTEM_CONFIG700__ALWAYS_ON_CLK_ICN_MDM_TX_bp    9u
#define SYSTEM_CONFIG700__ALWAYS_ON_CLK_ICN_MDM_TX_bm    0x00000200u
#define SYSTEM_CONFIG700__ALWAYS_ON_CLK_ICN_MDM_TX_bc    1u
#define SYSTEM_CONFIG700__ALWAYS_ON_CLK_PERIPH_MDM_NTW_bp    10u
#define SYSTEM_CONFIG700__ALWAYS_ON_CLK_PERIPH_MDM_NTW_bm    0x00000400u
#define SYSTEM_CONFIG700__ALWAYS_ON_CLK_PERIPH_MDM_NTW_bc    1u
#define SYSTEM_CONFIG700__ALWAYS_ON_CLK_PERIPH_MDM_RX_bp    11u
#define SYSTEM_CONFIG700__ALWAYS_ON_CLK_PERIPH_MDM_RX_bm    0x00000800u
#define SYSTEM_CONFIG700__ALWAYS_ON_CLK_PERIPH_MDM_RX_bc    1u
#define SYSTEM_CONFIG700__ALWAYS_ON_CLK_PERIPH_MDM_TX_bp    12u
#define SYSTEM_CONFIG700__ALWAYS_ON_CLK_PERIPH_MDM_TX_bm    0x00001000u
#define SYSTEM_CONFIG700__ALWAYS_ON_CLK_PERIPH_MDM_TX_bc    1u

/*
 * Register: SYSTEM_CONFIG701
 *   Offset is absolute
 */
#define SYSTEM_CONFIG701_REG_OFFSET    0x001F0004u

#define SYSTEM_CONFIG701__AL_TCONNECTIVITY_TDMA_ALINKCONF_SF_THR_bp    0u
#define SYSTEM_CONFIG701__AL_TCONNECTIVITY_TDMA_ALINKCONF_SF_THR_bm    0x000000FFu
#define SYSTEM_CONFIG701__AL_TCONNECTIVITY_TDMA_ALINKCONF_SF_THR_bc    8u
#define SYSTEM_CONFIG701__AL_TDMA_TDMA_DDR_ALINKCONF_SF_THR_bp    8u
#define SYSTEM_CONFIG701__AL_TDMA_TDMA_DDR_ALINKCONF_SF_THR_bm    0x0000FF00u
#define SYSTEM_CONFIG701__AL_TDMA_TDMA_DDR_ALINKCONF_SF_THR_bc    8u

/*
 * Register: SYSTEM_CONFIG702
 *   Offset is absolute
 */
#define SYSTEM_CONFIG702_REG_OFFSET    0x001F0008u

#define SYSTEM_CONFIG702__AL_TMDM_NTW_TMDM_DDR_ALINKCONF_SF_THR_bp    0u
#define SYSTEM_CONFIG702__AL_TMDM_NTW_TMDM_DDR_ALINKCONF_SF_THR_bm    0x000000FFu
#define SYSTEM_CONFIG702__AL_TMDM_NTW_TMDM_DDR_ALINKCONF_SF_THR_bc    8u
#define SYSTEM_CONFIG702__AL_TMDM_RX_TMDM_NTW_ALINKCONF_SF_THR_bp    8u
#define SYSTEM_CONFIG702__AL_TMDM_RX_TMDM_NTW_ALINKCONF_SF_THR_bm    0x0000FF00u
#define SYSTEM_CONFIG702__AL_TMDM_RX_TMDM_NTW_ALINKCONF_SF_THR_bc    8u
#define SYSTEM_CONFIG702__AL_TMDM_TX_TMDM_NTW_ALINKCONF_SF_THR_bp    16u
#define SYSTEM_CONFIG702__AL_TMDM_TX_TMDM_NTW_ALINKCONF_SF_THR_bm    0x00FF0000u
#define SYSTEM_CONFIG702__AL_TMDM_TX_TMDM_NTW_ALINKCONF_SF_THR_bc    8u

/*
 * Register: SYSTEM_CONFIG703
 *   Offset is absolute
 */
#define SYSTEM_CONFIG703_REG_OFFSET    0x001F000Cu

#define SYSTEM_CONFIG703__AL_TGMAC_TMDM_NTW_ALINKCONF_SF_THR_bp    0u
#define SYSTEM_CONFIG703__AL_TGMAC_TMDM_NTW_ALINKCONF_SF_THR_bm    0x000000FFu
#define SYSTEM_CONFIG703__AL_TGMAC_TMDM_NTW_ALINKCONF_SF_THR_bc    8u
#define SYSTEM_CONFIG703__AL_TNTW_TMDM_NTW_ALINKCONF_SF_THR_bp    8u
#define SYSTEM_CONFIG703__AL_TNTW_TMDM_NTW_ALINKCONF_SF_THR_bm    0x0000FF00u
#define SYSTEM_CONFIG703__AL_TNTW_TMDM_NTW_ALINKCONF_SF_THR_bc    8u

/*
 * Register: SYSTEM_CONFIG704
 *   Offset is absolute
 */
#define SYSTEM_CONFIG704_REG_OFFSET    0x001F0010u

#define SYSTEM_CONFIG704__DMA_0_M1_DBA_SOFT_RESET_bp    0u
#define SYSTEM_CONFIG704__DMA_0_M1_DBA_SOFT_RESET_bm    0x00000003u
#define SYSTEM_CONFIG704__DMA_0_M1_DBA_SOFT_RESET_bc    2u

/*
 * Top-level struct
 */
typedef struct {
    uint32_t SYSTEM_CONFIG0;
    uint32_t SYSTEM_CONFIG1;
    uint8_t reserved_0x8_0x13[0xc];
    uint32_t SYSTEM_CONFIG5;
    uint8_t reserved_0x18_0x27[0x10];
    uint32_t SYSTEM_CONFIG10;
    uint32_t SYSTEM_STATUS11;
    uint32_t SYSTEM_CONFIG12;
    uint32_t SYSTEM_CONFIG13;
    uint32_t SYSTEM_CONFIG14;
    uint32_t SYSTEM_STATUS15;
    uint32_t SYSTEM_CONFIG16;
    uint32_t SYSTEM_CONFIG17;
    uint8_t reserved_0x48_0x130027[0x12ffe0];
    uint32_t SYSTEM_STATUS410;
    uint32_t SYSTEM_STATUS411;
    uint8_t reserved_0x130030_0x130047[0x18];
    uint32_t SYSTEM_STATUS418;
    uint32_t SYSTEM_CONFIG419;
    uint32_t SYSTEM_STATUS420;
    uint32_t SYSTEM_CONFIG421;
    uint32_t SYSTEM_STATUS422;
    uint8_t reserved_0x13005c_0x13006f[0x14];
    uint32_t SYSTEM_CONFIG428;
    uint8_t reserved_0x130074_0x130077[0x4];
    uint32_t SYSTEM_CONFIG430;
    uint32_t SYSTEM_CONFIG431;
    uint32_t SYSTEM_STATUS432;
    uint32_t SYSTEM_STATUS433;
    uint32_t SYSTEM_STATUS434;
    uint32_t SYSTEM_STATUS435;
    uint32_t SYSTEM_STATUS436;
    uint32_t SYSTEM_STATUS437;
    uint32_t SYSTEM_CONFIG438;
    uint32_t SYSTEM_STATUS439;
    uint32_t SYSTEM_STATUS440;
    uint32_t SYSTEM_STATUS441;
    uint32_t SYSTEM_CONFIG442;
    uint8_t reserved_0x1300ac_0x1300bb[0x10];
    uint32_t SYSTEM_CONFIG447;
    uint32_t SYSTEM_CONFIG448;
    uint32_t SYSTEM_CONFIG449;
    uint32_t SYSTEM_STATUS450;
    uint8_t reserved_0x1300cc_0x13018b[0xc0];
    uint32_t SYSTEM_STATUS499;
    uint8_t reserved_0x130190_0x131fff[0x1e70];
    uint32_t SYSTEM_CONFIG600;
    uint8_t reserved_0x132004_0x1effff[0xbdffc];
    uint32_t SYSTEM_CONFIG700;
    uint32_t SYSTEM_CONFIG701;
    uint32_t SYSTEM_CONFIG702;
    uint32_t SYSTEM_CONFIG703;
    uint32_t SYSTEM_CONFIG704;
    uint8_t reserved_0x1f0014_0x1fffff[0xffec];
} BACKBONE_SYSCFG_000_799_t;

#ifdef __cplusplus
} /* namespace CatsonVersion2Registers */
#endif

#endif /* BACKBONE_SYSCFG_000_799__H */
