Time resolution is 1 ps
$finish called at time : 30 ns : File "A:/Masters_VT/Lab/Hicks/TDC2/TDCv3/TDCv3.srcs/sim_1/imports/new/tdc_tb.v" Line 44
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_tb/u1/sensor/clkProp_reg[23]/TChk153_542 at time 308399 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 308399 ps, Data Event Time Stamp: 298399 ps, Ref Event Time Stamp: 308171 ps, Limit: -60 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_tb/u1/sensor/clkProp_reg[23]/TChk153_542 at time 308399 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 308399 ps, Ref Event Time Stamp: 308171 ps, Data Event Time Stamp: 308399 ps, Limit: 262 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_tb/u1/sensor/clkProp_reg[23]/TChk153_542 at time 318399 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 318399 ps, Data Event Time Stamp: 308399 ps, Ref Event Time Stamp: 318171 ps, Limit: -60 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_tb/u1/sensor/clkProp_reg[23]/TChk153_542 at time 318399 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 318399 ps, Ref Event Time Stamp: 318171 ps, Data Event Time Stamp: 318399 ps, Limit: 262 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_tb/u1/sensor/clkProp_reg[23]/TChk153_542 at time 328399 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 328399 ps, Data Event Time Stamp: 318399 ps, Ref Event Time Stamp: 328171 ps, Limit: -60 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_tb/u1/sensor/clkProp_reg[23]/TChk153_542 at time 328399 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 328399 ps, Ref Event Time Stamp: 328171 ps, Data Event Time Stamp: 328399 ps, Limit: 262 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_tb/u1/sensor/clkProp_reg[23]/TChk153_542 at time 338399 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 338399 ps, Data Event Time Stamp: 328399 ps, Ref Event Time Stamp: 338171 ps, Limit: -60 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_tb/u1/sensor/clkProp_reg[23]/TChk153_542 at time 338399 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 338399 ps, Ref Event Time Stamp: 338171 ps, Data Event Time Stamp: 338399 ps, Limit: 262 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_tb/u1/sensor/clkProp_reg[23]/TChk153_542 at time 348399 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 348399 ps, Data Event Time Stamp: 338399 ps, Ref Event Time Stamp: 348171 ps, Limit: -60 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_tb/u1/sensor/clkProp_reg[23]/TChk153_542 at time 348399 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 348399 ps, Ref Event Time Stamp: 348171 ps, Data Event Time Stamp: 348399 ps, Limit: 262 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_tb/u1/sensor/clkProp_reg[23]/TChk153_542 at time 358399 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 358399 ps, Data Event Time Stamp: 348399 ps, Ref Event Time Stamp: 358171 ps, Limit: -60 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_tb/u1/sensor/clkProp_reg[23]/TChk153_542 at time 358399 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 358399 ps, Ref Event Time Stamp: 358171 ps, Data Event Time Stamp: 358399 ps, Limit: 262 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_tb/u1/sensor/clkProp_reg[23]/TChk153_542 at time 368399 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 368399 ps, Data Event Time Stamp: 358399 ps, Ref Event Time Stamp: 368171 ps, Limit: -60 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_tb/u1/sensor/clkProp_reg[23]/TChk153_542 at time 368399 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 368399 ps, Ref Event Time Stamp: 368171 ps, Data Event Time Stamp: 368399 ps, Limit: 262 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_tb/u1/sensor/clkProp_reg[23]/TChk153_542 at time 378399 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 378399 ps, Data Event Time Stamp: 368399 ps, Ref Event Time Stamp: 378171 ps, Limit: -60 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_tb/u1/sensor/clkProp_reg[23]/TChk153_542 at time 378399 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 378399 ps, Ref Event Time Stamp: 378171 ps, Data Event Time Stamp: 378399 ps, Limit: 262 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_tb/u1/sensor/clkProp_reg[23]/TChk153_542 at time 388399 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 388399 ps, Data Event Time Stamp: 378399 ps, Ref Event Time Stamp: 388171 ps, Limit: -60 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_tb/u1/sensor/clkProp_reg[23]/TChk153_542 at time 388399 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 388399 ps, Ref Event Time Stamp: 388171 ps, Data Event Time Stamp: 388399 ps, Limit: 262 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_tb/u1/sensor/clkProp_reg[23]/TChk153_542 at time 398399 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 398399 ps, Data Event Time Stamp: 388399 ps, Ref Event Time Stamp: 398171 ps, Limit: -60 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_tb/u1/sensor/clkProp_reg[23]/TChk153_542 at time 398399 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 398399 ps, Ref Event Time Stamp: 398171 ps, Data Event Time Stamp: 398399 ps, Limit: 262 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_tb/u1/sensor/clkProp_reg[23]/TChk153_542 at time 408399 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 408399 ps, Data Event Time Stamp: 398399 ps, Ref Event Time Stamp: 408171 ps, Limit: -60 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_tb/u1/sensor/clkProp_reg[23]/TChk153_542 at time 408399 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 408399 ps, Ref Event Time Stamp: 408171 ps, Data Event Time Stamp: 408399 ps, Limit: 262 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_tb/u1/sensor/clkProp_reg[23]/TChk153_542 at time 418399 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 418399 ps, Data Event Time Stamp: 408399 ps, Ref Event Time Stamp: 418171 ps, Limit: -60 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_tb/u1/sensor/clkProp_reg[23]/TChk153_542 at time 418399 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 418399 ps, Ref Event Time Stamp: 418171 ps, Data Event Time Stamp: 418399 ps, Limit: 262 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_tb/u1/sensor/clkProp_reg[23]/TChk153_542 at time 428399 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 428399 ps, Data Event Time Stamp: 418399 ps, Ref Event Time Stamp: 428171 ps, Limit: -60 ps
WARNING: "C:/Xilinx/Vivado/2023.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /tdc_tb/u1/sensor/clkProp_reg[23]/TChk153_542 at time 428399 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 428399 ps, Ref Event Time Stamp: 428171 ps, Data Event Time Stamp: 428399 ps, Limit: 262 ps
