# 📘 Week 1 – RISC-V Reference SoC Tapeout Program  

<div align="center">

![RISC-V](https://img.shields.io/badge/RISC--V-RTL%20Synthesis-blue?style=for-the-badge&logo=riscv)
![EDA](https://img.shields.io/badge/EDA-OpenSource-orange?style=for-the-badge&logo=opensourceinitiative)
![Week 2](https://img.shields.io/badge/Week-1-green?style=for-the-badge)
![Learning](https://img.shields.io/badge/Learning-Hands%20On-success?style=for-the-badge)

</div>

---

## 📄 **Description**
Week 2 dives deep into **Verilog RTL design, synthesis, and optimizations**.  
This stage introduces timing libraries, design hierarchy, efficient coding practices, and synthesis strategies.  
By the end of this week, participants gain practical experience with **RTL-to-gates flow** and debugging using **GLS**.  

---

## 📅 **Topics Covered**

| Day | Focus Area | Key Concepts |
|-----|------------|--------------|
| **Day 1** | Verilog RTL Design & Synthesis | RTL basics, synthesis intro |
| **Day 2** | Timing Libraries, Hierarchical vs Flat Synthesis | `.lib` usage, hierarchy impact, flop styles |
| **Day 3** | Combinational & Sequential Optimizations | Resource sharing, timing improvements |
| **Day 4** | Gate-Level Simulation (GLS) | Blocking vs Non-blocking, mismatches |
| **Day 5** | Optimization in Synthesis | Advanced synthesis tuning |

---


## 📅 Program Agenda: A Roadmap to Innovation

### Day 1: Kickoff with Verilog RTL Design and Synthesis 🎬
- **Introduction to Verilog RTL Design and Synthesis**: Lay the foundation with the basics of RTL coding and synthesis workflows.
- Get ready to architect your digital dreams!

### Day 2: Timing Libs, Hierarchical vs Flat Synthesis, and Flop Styles ⏱️
- **Timing Libraries, Hierarchical vs Flat Synthesis**: Explore the art of timing optimization and synthesis strategies.
- **Efficient Flop Coding Styles**: Master flip-flop designs with creative techniques (see below for details!).
- **Creative Flop Coding Styles**: Unlock innovative approaches to optimize flops for power, area, and speed. Dive into the section below! 🎨
- Unleash your inner clock wizard! 🕒

### Day 3: Combinational and Sequential Optimizations ⚙️
- **Introduction to Optimizations**: Dive into the magic of logic refinement.
- **Combinational Logic Optimizations**: Streamline your combinational circuits.
- **Sequential Logic Optimizations**: Enhance sequential designs.
- **Sequential Optimizations for Unused Outputs**: Minimize waste like a digital eco-warrior! 🌱
- Labs await to test your optimization prowess!

### Day 4: GLS, Blocking vs Non-Blocking, and Synthesis-Simulation Mismatch 🔧
- **GLS, Synthesis-Simulation Mismatch**: Bridge the gap between simulation and synthesis.
- **Blocking/Non-Blocking Statements**: Master the dance of concurrent and sequential logic.
- **Labs on GLS and Synthesis-Simulation Mismatch**: Hands-on debugging awaits!
- **Labs on Synth-Sim Mismatch for Blocking Statements**: Fine-tune your skills.

### Day 5: Optimization in Synthesis 🌟
- **If Case Constructs**: Learn conditional logic like a pro.
- **Labs on "Incomplete If Case"**: Tackle edge cases with confidence.
- **Labs on "Incomplete Overlapping Case"**: Resolve overlaps creatively.
- **For Loop and For Generate**: Harness iteration and hardware generation.
- **Labs on "For Loop" and "For Generate"**: Build scalable designs with flair!

---

## 🎯 **Learning Outcomes**

✅ Understand **RTL → Gates** synthesis flow  
✅ Work with **timing `.lib` files** for constraints  
✅ Apply **efficient flop coding styles**  
✅ Perform **combinational & sequential optimizations**  
✅ Debug **synthesis-simulation mismatches** using GLS  

---

## 🌟 Standout Features

- **📊 Visual Learning**: Check out the agenda image below for a sneak peek!
  
- **✅ Checklist**: 
  - [ ] Complete Day 1 Basics
  - [ ] Master Day 2 Timing & Flop Styles
  - [ ] Optimize Day 3 Logic
  - [ ] Debug Day 4 Mismatches
  - [ ] Shine in Day 5 Synthesis
- **🎵 Soundtrack Suggestion**: Code to epic orchestral music—unleash your inner composer! 🎶
## 📂 **Repository Content**

- 📝 Notes & Summaries  
- 💻 Lab Codes & Examples  
- 📸 Tool Run Screenshots  

---

<div align="center">

**👨‍💻 Participant:** Sankararayanan V  
📧 sanka.naren2005@gmail.com  

[![LinkedIn](https://img.shields.io/badge/LinkedIn-Sankararayanan%20V-blue?style=for-the-badge&logo=linkedin)](https://linkedin.com/in/)  

</div>
