// Copyright 2025 Google LLC.
//
// SPDX-License-Identifier: Apache-2.0
//

//! Cloud Hypervisor implementation of QEMU's fw_cfg spec
//! https://www.qemu.org/docs/master/specs/fw_cfg.html
//! Linux kernel fw_cfg driver header
//! https://github.com/torvalds/linux/blob/master/include/uapi/linux/qemu_fw_cfg.h
//! Uploading files to the guest via fw_cfg is supported for all kernels 4.6+ w/ CONFIG_FW_CFG_SYSFS enabled
//! https://cateee.net/lkddb/web-lkddb/FW_CFG_SYSFS.html
//! No kernel requirement if above functionality is not required,
//! only firmware must implement mechanism to interact with this fw_cfg device
use std::ffi::CString;
use std::fs::File;
use std::io::{Error as IoError, ErrorKind, Read, Result};
use std::mem::offset_of;
use std::os::unix::fs::FileExt;
use std::sync::{Arc, Barrier};

use acpi_tables::rsdp::Rsdp;
use arch::RegionType;
#[cfg(target_arch = "aarch64")]
use arch::aarch64::layout::{
    MEM_32BIT_DEVICES_START, MEM_32BIT_RESERVED_START, RAM_64BIT_START, RAM_START as HIGH_RAM_START,
};
#[cfg(target_arch = "x86_64")]
use arch::layout::{
    EBDA_START, HIGH_RAM_START, MEM_32BIT_DEVICES_SIZE, MEM_32BIT_DEVICES_START,
    MEM_32BIT_RESERVED_START, PCI_MMCONFIG_SIZE, PCI_MMCONFIG_START, RAM_64BIT_START,
};
use bitfield_struct::bitfield;
#[cfg(target_arch = "x86_64")]
use linux_loader::bootparam::{LOADED_HIGH, boot_params};
#[cfg(target_arch = "aarch64")]
use linux_loader::loader::pe::arm64_image_header as boot_params;
use log::{debug, error};
use thiserror::Error;
use uuid::Uuid;
use vm_device::BusDevice;
use vm_memory::bitmap::AtomicBitmap;
use vm_memory::{
    ByteValued, Bytes, GuestAddress, GuestAddressSpace, GuestMemoryAtomic, GuestMemoryMmap,
};
use vmm_sys_util::sock_ctrl_msg::IntoIovec;
use zerocopy::{FromBytes, FromZeros, Immutable, IntoBytes};

#[cfg(target_arch = "x86_64")]
// https://github.com/project-oak/oak/tree/main/stage0_bin#memory-layout
const STAGE0_START_ADDRESS: GuestAddress = GuestAddress(0xfffe_0000);
#[cfg(target_arch = "x86_64")]
const STAGE0_SIZE: usize = 0x2_0000;
const E820_RAM: u32 = 1;
const E820_RESERVED: u32 = 2;

#[cfg(target_arch = "x86_64")]
const PORT_FW_CFG_SELECTOR_OFFSET: u64 = 0x0;
#[cfg(target_arch = "x86_64")]
const PORT_FW_CFG_DATA_OFFSET: u64 = 0x1;
#[cfg(target_arch = "x86_64")]
const PORT_FW_CFG_DMA_HI_OFFSET: u64 = 0x4;
#[cfg(target_arch = "x86_64")]
const PORT_FW_CFG_DMA_LO_OFFSET: u64 = 0x8;
#[cfg(target_arch = "x86_64")]
pub const PORT_FW_CFG_BASE: u64 = 0x510;
#[cfg(target_arch = "x86_64")]
pub const PORT_FW_CFG_WIDTH: u64 = 0xc;
#[cfg(target_arch = "aarch64")]
const PORT_FW_CFG_SELECTOR_OFFSET: u64 = 0x8;
#[cfg(target_arch = "aarch64")]
const PORT_FW_CFG_DATA_OFFSET: u64 = 0x0;
#[cfg(target_arch = "aarch64")]
const PORT_FW_CFG_DMA_HI_OFFSET: u64 = 0x10;
#[cfg(target_arch = "aarch64")]
const PORT_FW_CFG_DMA_LO_OFFSET: u64 = 0x14;
#[cfg(target_arch = "aarch64")]
pub const PORT_FW_CFG_BASE: u64 = 0x9030000;
#[cfg(target_arch = "aarch64")]
pub const PORT_FW_CFG_WIDTH: u64 = 0x10;

const FW_CFG_SIGNATURE: u16 = 0x00;
const FW_CFG_ID: u16 = 0x01;
const FW_CFG_UUID: u16 = 0x02;
const FW_CFG_RAM_SIZE: u16 = 0x03;
const FW_CFG_NOGRAPHIC: u16 = 0x04;
const FW_CFG_NB_CPUS: u16 = 0x05;
// FW_CFG_MACHINE_ID = 0x06 is intentionally left out as it's only used in QEMU for Sparc and
// PowerPC architectures, both not supported by CHV.
const FW_CFG_KERNEL_ADDR: u16 = 0x07;
const FW_CFG_KERNEL_SIZE: u16 = 0x08;
// FW_CFG_KERNEL_CMDLINE = 0x09 is intentionally left out as it's only used in QEMU for Sparc and
// PowerPC architectures, both not supported by CHV.
// FW_CFG_INITRD_ADDR = 0x0a is intentionally left out because CHV's EDK2 fw_cfg kernel loader
// ignores it and allocates the initrd at its own address.
const FW_CFG_INITRD_SIZE: u16 = 0x0b;
// FW_CFG_BOOT_DEVICE = 0x0C is intentionally left out as it's not used on CHV-supported
// architectures in QEMU.
const FW_CFG_BOOT_MENU: u16 = 0x0e;
// FW_CFG_NUMA = 0x0D is intentionally left out as it's for SeaBIOS’s built-in ACPI-generation
// fallback. SeaBIOS prioritizes fw_cfg's etc/table-loader path, which we export. CHV exports ACPI
// through etc/table-loader and does not support SeaBIOS.
#[cfg(target_arch = "x86_64")]
const FW_CFG_MAX_CPUS: u16 = 0x0f;
// FW_CFG_KERNEL_ENTRY = 0x10 is intentionally left out as CHV doesn't support loading
// ELF PVH/Multiboot images through fw_cfg.
const FW_CFG_KERNEL_DATA: u16 = 0x11;
const FW_CFG_INITRD_DATA: u16 = 0x12;
// FW_CFG_CMDLINE_ADDR = 0x13 is intentionally left out because it's ignored by CHV’s EDK2
// fw_cfg kernel-loader path and is meaningful only to QEMU’s legacy Linux option-ROM boot path.
const FW_CFG_CMDLINE_SIZE: u16 = 0x14;
const FW_CFG_CMDLINE_DATA: u16 = 0x15;
// FW_CFG_SETUP_ADDR = 0x16 is intentionally left out as it's the real-mode setup-image
// destination consumed by QEMU’s legacy Linux option ROM. We do not expose an option ROM.
const FW_CFG_SETUP_SIZE: u16 = 0x17;
const FW_CFG_SETUP_DATA: u16 = 0x18;
const FW_CFG_FILE_DIR: u16 = 0x19;
const FW_CFG_KNOWN_ITEMS: usize = 0x20;
/// Linux PE/COFF Magic signature (see
/// https://www.kernel.org/doc/html/latest/arch/x86/boot.html#the-real-mode-kernel-header)
const HDRS_MAGIC: u32 = 0x5372_6448;
const MIN_VERSION_WITH_BZIMAGE_SUPPORT: u16 = 0x200;

pub const FW_CFG_FILE_FIRST: u16 = 0x20;
pub const FW_CFG_DMA_SIGNATURE_CONTENT: [u8; 8] = *b"QEMU CFG";
pub const FW_CFG_SIGNATURE_CONTENT: [u8; 4] = *b"QEMU";
// https://github.com/torvalds/linux/blob/master/include/uapi/linux/qemu_fw_cfg.h
pub const FW_CFG_ACPI_ID: &str = "QEMU0002";
// Reserved (must be enabled)
const FW_CFG_F_RESERVED: u8 = 1 << 0;
const FW_CFG_F_DMA: u8 = 1 << 1;
pub const FW_CFG_FEATURE: [u8; 4] = [FW_CFG_F_RESERVED | FW_CFG_F_DMA, 0, 0, 0];
const FW_CFG_DMA_CHUNK_SIZE: usize = 4096;
// Keep a single guest-controlled transfer from monopolizing the VMM thread.
const FW_CFG_DMA_MAX_TRANSFER: u32 = 64 * 1024 * 1024;

const COMMAND_ALLOCATE: u32 = 0x1;
const COMMAND_ADD_POINTER: u32 = 0x2;
const COMMAND_ADD_CHECKSUM: u32 = 0x3;

const ALLOC_ZONE_HIGH: u8 = 0x1;
const ALLOC_ZONE_FSEG: u8 = 0x2;

const FW_CFG_FILENAME_TABLE_LOADER: &str = "etc/table-loader";
const FW_CFG_FILENAME_RSDP: &str = "acpi/rsdp";
const FW_CFG_FILENAME_ACPI_TABLES: &str = "acpi/tables";
const RAMFB_CONFIG_SIZE: usize = 28;
const RAMFB_FILENAME: &str = "etc/ramfb";

#[cfg(target_arch = "x86_64")]
/// https://www.kernel.org/doc/html/latest/arch/x86/boot.html#the-real-mode-kernel-header
const PE_COFF_SECTOR_SIZE: u32 = 512;

#[derive(Debug)]
pub enum FwCfgContent {
    Bytes(Vec<u8>),
    Slice(&'static [u8]),
    File(u64, File),
    U64(u64),
    U32(u32),
    U16(u16),
}

struct FwCfgContentAccess<'a> {
    content: &'a FwCfgContent,
    offset: u32,
}

impl Read for FwCfgContentAccess<'_> {
    fn read(&mut self, buf: &mut [u8]) -> Result<usize> {
        match self.content {
            FwCfgContent::File(offset, f) => {
                f.read_exact_at(buf, offset + self.offset as u64)?;
                Ok(buf.len())
            }
            FwCfgContent::Bytes(b) => match b.get(self.offset as usize..) {
                Some(mut s) => s.read(buf),
                None => Err(ErrorKind::UnexpectedEof)?,
            },
            FwCfgContent::Slice(b) => match b.get(self.offset as usize..) {
                Some(mut s) => s.read(buf),
                None => Err(ErrorKind::UnexpectedEof)?,
            },
            FwCfgContent::U64(n) => match n.to_le_bytes().get(self.offset as usize..) {
                Some(mut s) => s.read(buf),
                None => Err(ErrorKind::UnexpectedEof)?,
            },
            FwCfgContent::U32(n) => match n.to_le_bytes().get(self.offset as usize..) {
                Some(mut s) => s.read(buf),
                None => Err(ErrorKind::UnexpectedEof)?,
            },
            FwCfgContent::U16(n) => match n.to_le_bytes().get(self.offset as usize..) {
                Some(mut s) => s.read(buf),
                None => Err(ErrorKind::UnexpectedEof)?,
            },
        }
    }
}

impl Default for FwCfgContent {
    fn default() -> Self {
        FwCfgContent::Slice(&[])
    }
}

impl FwCfgContent {
    fn size(&self) -> Result<u32> {
        let ret = match self {
            FwCfgContent::Bytes(v) => v.len(),
            FwCfgContent::File(offset, f) => (f.metadata()?.len().checked_sub(*offset))
                .ok_or::<IoError>(ErrorKind::UnexpectedEof.into())?
                as usize,
            FwCfgContent::Slice(s) => s.len(),
            FwCfgContent::U64(n) => size_of_val(n),
            FwCfgContent::U32(n) => size_of_val(n),
            FwCfgContent::U16(n) => size_of_val(n),
        };
        u32::try_from(ret).map_err(|_| ErrorKind::InvalidInput.into())
    }
    fn access(&self, offset: u32) -> FwCfgContentAccess<'_> {
        FwCfgContentAccess {
            content: self,
            offset,
        }
    }
}

#[derive(Debug, Default)]
pub struct FwCfgItem {
    pub name: String,
    pub content: FwCfgContent,
}

/// Helper struct for initialization of FwCfg.
#[derive(Debug, Default)]
pub struct FwCfgInitParams {
    /// Memory size to use for building the e820 memory map stored at etc/e820.
    pub e820_size: Option<usize>,
    /// File containing the bzImage of the kernel. Used to populate FW_CFG_KERNEL_DATA,
    /// FW_CFG_KERNEL_SIZE, FW_CFG_SETUP_DATA, FW_CFG_SETUP_SIZE and FW_CFG_KERNEL_ADDR.
    pub kernel: Option<File>,
    /// File containing the init RAM disk. Used for populating FW_CFG_INITRD_DATA and
    /// FW_CFG_INITRD_SIZE.
    pub initramfs: Option<File>,
    /// Command line for the kernel. Used to populate FW_CFG_CMDLINE_SIZE and FW_CFG_CMDLINE_DATA.
    pub cmdline: Option<CString>,
    /// List of additional items used to populate the fw_cfg file directory.
    pub item_list: Option<Vec<FwCfgItem>>,
    /// UUID used for populating FW_CFG_UUID.
    pub uuid: Uuid,
    /// RAM size used to populate FW_CFG_RAM_SIZE.
    pub ram_size: u64,
    /// True if the VMM doesn't emulate a VGA interface. Used to populate FW_CFG_NOGRAPHIC.
    pub no_graphics: bool,
    /// Number of boot vCPUs. Used to populate FW_CFG_NB_CPUS.
    pub nb_cpus: u16,
    #[cfg(target_arch = "x86_64")]
    /// Used to populate the FW_CFG_MAX_CPUS selector of fw_cfg. x86 only.
    pub max_cpus: u16,
    /// True if the VMM wants to hint the firmware to show its boot menu. Used to populate the
    /// FW_CFG_BOOT_MENU selector of fw_cfg.
    pub boot_menu: bool,
}

// ARM MMIO transport needs a rework.
// Find more details here: https://github.com/cobaltcore-dev/cobaltcore/issues/650
#[cfg(all(feature = "fw_cfg", target_arch = "aarch64"))]
compile_error!(
    "fw_cfg is not supported on aarch64: the MMIO transport is incomplete and defective."
);
/// https://www.qemu.org/docs/master/specs/fw_cfg.html
#[derive(Debug)]
pub struct FwCfg {
    selector: u16,
    data_offset: u32,
    dma_address: u64,
    items: Vec<FwCfgItem>,                           // 0x20 and above
    known_items: [FwCfgContent; FW_CFG_KNOWN_ITEMS], // 0x0 to 0x19
    memory: GuestMemoryAtomic<GuestMemoryMmap<AtomicBitmap>>,
}

#[repr(C)]
#[derive(Debug, IntoBytes, FromBytes)]
struct FwCfgDmaAccess {
    control_be: u32,
    length_be: u32,
    address_be: u64,
}

// https://github.com/torvalds/linux/blob/master/include/uapi/linux/qemu_fw_cfg.h#L67
#[bitfield(u32)]
struct AccessControl {
    // FW_CFG_DMA_CTL_ERROR = 0x01
    error: bool,
    // FW_CFG_DMA_CTL_READ = 0x02
    read: bool,
    // FW_CFG_DMA_CTL_SKIP = 0x04
    skip: bool,
    // FW_CFG_DMA_CTL_SELECT = 0x08
    select: bool,
    // FW_CFG_DMA_CTL_WRITE = 0x10
    write: bool,
    #[bits(27)]
    _unused: u32,
}

#[repr(C)]
#[derive(Debug, IntoBytes, FromBytes)]
struct FwCfgFilesHeader {
    count_be: u32,
}

pub const FILE_NAME_SIZE: usize = 56;

pub fn create_file_name(name: &str) -> [u8; FILE_NAME_SIZE] {
    let mut c_name = [0u8; FILE_NAME_SIZE];
    let c_len = std::cmp::min(FILE_NAME_SIZE - 1, name.len());
    c_name[0..c_len].copy_from_slice(&name.as_bytes()[0..c_len]);
    c_name
}

#[allow(dead_code)]
#[repr(C, packed)]
#[derive(Debug, IntoBytes, FromBytes, Clone, Copy)]
struct BootE820Entry {
    addr: u64,
    size: u64,
    type_: u32,
}

#[repr(C)]
#[derive(Debug, IntoBytes, FromBytes)]
struct FwCfgFile {
    size_be: u32,
    select_be: u16,
    _reserved: u16,
    name: [u8; FILE_NAME_SIZE],
}

#[repr(C, align(4))]
#[derive(Debug, IntoBytes, Immutable)]
struct Allocate {
    command: u32,
    file: [u8; FILE_NAME_SIZE],
    align: u32,
    zone: u8,
    _pad: [u8; 63],
}

#[repr(C, align(4))]
#[derive(Debug, IntoBytes, Immutable)]
struct AddPointer {
    command: u32,
    dst: [u8; FILE_NAME_SIZE],
    src: [u8; FILE_NAME_SIZE],
    offset: u32,
    size: u8,
    _pad: [u8; 7],
}

#[repr(C, align(4))]
#[derive(Debug, IntoBytes, Immutable)]
struct AddChecksum {
    command: u32,
    file: [u8; FILE_NAME_SIZE],
    offset: u32,
    start: u32,
    len: u32,
    _pad: [u8; 56],
}

fn create_intra_pointer(name: &str, offset: usize, size: u8) -> AddPointer {
    AddPointer {
        command: COMMAND_ADD_POINTER,
        dst: create_file_name(name),
        src: create_file_name(name),
        offset: offset as u32,
        size,
        _pad: [0; 7],
    }
}

fn create_acpi_table_checksum(offset: usize, len: usize) -> AddChecksum {
    AddChecksum {
        command: COMMAND_ADD_CHECKSUM,
        file: create_file_name(FW_CFG_FILENAME_ACPI_TABLES),
        offset: (offset + offset_of!(AcpiTableHeader, checksum)) as u32,
        start: offset as u32,
        len: len as u32,
        _pad: [0; 56],
    }
}

#[repr(C, align(4))]
#[derive(Debug, Clone, Default, FromBytes, IntoBytes)]
struct AcpiTableHeader {
    signature: [u8; 4],
    length: u32,
    revision: u8,
    checksum: u8,
    oem_id: [u8; 6],
    oem_table_id: [u8; 8],
    oem_revision: u32,
    asl_compiler_id: [u8; 4],
    asl_compiler_revision: u32,
}

struct AcpiTable {
    rsdp: Rsdp,
    tables: Vec<u8>,
    table_pointers: Vec<usize>,
    table_checksums: Vec<(usize, usize)>,
}

impl AcpiTable {
    fn pointers(&self) -> &[usize] {
        &self.table_pointers
    }

    fn checksums(&self) -> &[(usize, usize)] {
        &self.table_checksums
    }

    fn take(self) -> (Rsdp, Vec<u8>) {
        (self.rsdp, self.tables)
    }
}

// Creates fw_cfg items used by firmware to load and verify Acpi tables
// https://github.com/qemu/qemu/blob/master/hw/acpi/bios-linker-loader.c
fn create_acpi_loader(acpi_table: AcpiTable) -> [FwCfgItem; 3] {
    let mut table_loader_bytes: Vec<u8> = Vec::new();
    let allocate_rsdp = Allocate {
        command: COMMAND_ALLOCATE,
        file: create_file_name(FW_CFG_FILENAME_RSDP),
        align: 4,
        zone: ALLOC_ZONE_FSEG,
        _pad: [0; 63],
    };
    table_loader_bytes.extend(allocate_rsdp.as_bytes());

    let allocate_tables = Allocate {
        command: COMMAND_ALLOCATE,
        file: create_file_name(FW_CFG_FILENAME_ACPI_TABLES),
        align: 4,
        zone: ALLOC_ZONE_HIGH,
        _pad: [0; 63],
    };
    table_loader_bytes.extend(allocate_tables.as_bytes());

    for pointer_offset in acpi_table.pointers().iter() {
        let pointer = create_intra_pointer(FW_CFG_FILENAME_ACPI_TABLES, *pointer_offset, 8);
        table_loader_bytes.extend(pointer.as_bytes());
    }
    for (offset, len) in acpi_table.checksums().iter() {
        let checksum = create_acpi_table_checksum(*offset, *len);
        table_loader_bytes.extend(checksum.as_bytes());
    }
    let pointer_rsdp_to_xsdt = AddPointer {
        command: COMMAND_ADD_POINTER,
        dst: create_file_name(FW_CFG_FILENAME_RSDP),
        src: create_file_name(FW_CFG_FILENAME_ACPI_TABLES),
        offset: offset_of!(Rsdp, xsdt_addr) as u32,
        size: 8,
        _pad: [0; 7],
    };
    table_loader_bytes.extend(pointer_rsdp_to_xsdt.as_bytes());
    let checksum_rsdp = AddChecksum {
        command: COMMAND_ADD_CHECKSUM,
        file: create_file_name(FW_CFG_FILENAME_RSDP),
        offset: offset_of!(Rsdp, checksum) as u32,
        start: 0,
        len: offset_of!(Rsdp, length) as u32,
        _pad: [0; 56],
    };
    let checksum_rsdp_ext = AddChecksum {
        command: COMMAND_ADD_CHECKSUM,
        file: create_file_name(FW_CFG_FILENAME_RSDP),
        offset: offset_of!(Rsdp, extended_checksum) as u32,
        start: 0,
        len: size_of::<Rsdp>() as u32,
        _pad: [0; 56],
    };
    table_loader_bytes.extend(checksum_rsdp.as_bytes());
    table_loader_bytes.extend(checksum_rsdp_ext.as_bytes());

    let table_loader = FwCfgItem {
        name: FW_CFG_FILENAME_TABLE_LOADER.to_owned(),
        content: FwCfgContent::Bytes(table_loader_bytes),
    };
    let (rsdp, tables) = acpi_table.take();
    let acpi_rsdp = FwCfgItem {
        name: FW_CFG_FILENAME_RSDP.to_owned(),
        content: FwCfgContent::Bytes(rsdp.as_bytes().to_owned()),
    };
    let apci_tables = FwCfgItem {
        name: FW_CFG_FILENAME_ACPI_TABLES.to_owned(),
        content: FwCfgContent::Bytes(tables),
    };
    [table_loader, acpi_rsdp, apci_tables]
}

#[derive(Error, Debug)]
pub enum FwCfgContentAccessError {
    /// Failed to access the data source that is backing the FwCfg item.
    #[error("Reading the source failed")]
    ReadError,
    /// FwCfg doesn't hold an item that can be referenced by the given selector.
    #[error("There is no item accessible through the selector {0}")]
    IllegalSelector(u16),
    /// The item accessed is too large and it's size cannot be represented by a 32-bit unsigned
    /// integer.
    #[error("The accessed item is too large")]
    TooLarge,
    /// The cursor for this item pointed behind its EOF, which means the
    /// file was shrunk after the last access.
    #[error("The cursor was behind the EOF of an item")]
    UnexpectedEof,
    /// Accessing a file backed item failed.
    #[error("The file backed item could not be accessed")]
    FileAccessFailed(#[source] IoError),
}

type FwCfgContentAccessResult<T> = std::result::Result<T, FwCfgContentAccessError>;

impl FwCfg {
    pub fn new(memory: GuestMemoryAtomic<GuestMemoryMmap<AtomicBitmap>>) -> FwCfg {
        const DEFAULT_ITEM: FwCfgContent = FwCfgContent::Slice(&[]);
        let mut known_items = [DEFAULT_ITEM; FW_CFG_KNOWN_ITEMS];
        known_items[FW_CFG_SIGNATURE as usize] = FwCfgContent::Slice(&FW_CFG_SIGNATURE_CONTENT);
        known_items[FW_CFG_ID as usize] = FwCfgContent::Slice(&FW_CFG_FEATURE);
        let mut file_buf = Vec::from(
            FwCfgFilesHeader {
                count_be: 1u32.to_be(),
            }
            .as_mut_bytes(),
        );
        let mut ramfb_file = FwCfgFile {
            size_be: (RAMFB_CONFIG_SIZE as u32).to_be(),
            select_be: FW_CFG_FILE_FIRST.to_be(),
            _reserved: 0,
            name: create_file_name(RAMFB_FILENAME),
        };
        file_buf.extend_from_slice(ramfb_file.as_mut_bytes());
        known_items[FW_CFG_FILE_DIR as usize] = FwCfgContent::Bytes(file_buf);

        FwCfg {
            selector: 0,
            data_offset: 0,
            dma_address: 0,
            items: vec![FwCfgItem {
                name: RAMFB_FILENAME.to_owned(),
                content: FwCfgContent::Bytes(vec![0; RAMFB_CONFIG_SIZE]),
            }],
            known_items,
            memory,
        }
    }

    pub fn populate_fw_cfg(
        &mut self,
        fw_cfg_init: FwCfgInitParams,
        #[cfg(target_arch = "x86_64")] kvm_sev_snp_enabled: bool,
    ) -> Result<()> {
        if let Some(e820_size) = fw_cfg_init.e820_size {
            self.add_e820(e820_size)?;
        }
        if let Some(kernel) = &fw_cfg_init.kernel {
            self.add_kernel_data(
                kernel,
                #[cfg(target_arch = "x86_64")]
                kvm_sev_snp_enabled,
            )?;
        }
        if let Some(cmdline) = fw_cfg_init.cmdline {
            self.add_kernel_cmdline(cmdline);
        }
        if let Some(initramfs) = &fw_cfg_init.initramfs {
            self.add_initramfs_data(initramfs)?;
        }
        if let Some(fw_cfg_item_list) = fw_cfg_init.item_list {
            for item in fw_cfg_item_list {
                self.add_item(item)?;
            }
        }

        self.known_items[FW_CFG_UUID as usize] =
            FwCfgContent::Bytes(Vec::from(fw_cfg_init.uuid.as_bytes()));
        self.known_items[FW_CFG_RAM_SIZE as usize] = FwCfgContent::U64(fw_cfg_init.ram_size);
        self.known_items[FW_CFG_NOGRAPHIC as usize] =
            FwCfgContent::U16(u16::from(fw_cfg_init.no_graphics));
        self.known_items[FW_CFG_NB_CPUS as usize] = FwCfgContent::U16(fw_cfg_init.nb_cpus);
        #[cfg(target_arch = "x86_64")]
        {
            self.known_items[FW_CFG_MAX_CPUS as usize] = FwCfgContent::U16(fw_cfg_init.max_cpus);
        }
        self.known_items[FW_CFG_BOOT_MENU as usize] =
            FwCfgContent::U16(u16::from(fw_cfg_init.boot_menu));

        Ok(())
    }

    pub fn add_e820(&mut self, mem_size: usize) -> Result<()> {
        #[cfg(target_arch = "x86_64")]
        let mut mem_regions = vec![
            (GuestAddress(0), EBDA_START.0 as usize, RegionType::Ram),
            (
                MEM_32BIT_DEVICES_START,
                MEM_32BIT_DEVICES_SIZE as usize,
                RegionType::Reserved,
            ),
            (
                PCI_MMCONFIG_START,
                PCI_MMCONFIG_SIZE as usize,
                RegionType::Reserved,
            ),
            (STAGE0_START_ADDRESS, STAGE0_SIZE, RegionType::Reserved),
        ];
        #[cfg(target_arch = "aarch64")]
        let mut mem_regions = arch::aarch64::arch_memory_regions();
        if mem_size < MEM_32BIT_DEVICES_START.0 as usize {
            mem_regions.push((
                HIGH_RAM_START,
                mem_size - HIGH_RAM_START.0 as usize,
                RegionType::Ram,
            ));
        } else {
            mem_regions.push((
                HIGH_RAM_START,
                MEM_32BIT_RESERVED_START.0 as usize - HIGH_RAM_START.0 as usize,
                RegionType::Ram,
            ));
            mem_regions.push((
                RAM_64BIT_START,
                mem_size - (MEM_32BIT_DEVICES_START.0 as usize),
                RegionType::Ram,
            ));
        }
        let mut bytes = vec![];
        for (addr, size, region) in mem_regions.iter() {
            let type_ = match region {
                RegionType::Ram => E820_RAM,
                RegionType::Reserved => E820_RESERVED,
                RegionType::SubRegion => continue,
            };
            let mut entry = BootE820Entry {
                addr: addr.0,
                size: *size as u64,
                type_,
            };
            bytes.extend_from_slice(entry.as_mut_bytes());
        }
        let item = FwCfgItem {
            name: "etc/e820".to_owned(),
            content: FwCfgContent::Bytes(bytes),
        };
        self.add_item(item)
    }

    fn file_dir_mut(&mut self) -> &mut Vec<u8> {
        let FwCfgContent::Bytes(file_buf) = &mut self.known_items[FW_CFG_FILE_DIR as usize] else {
            unreachable!("fw_cfg: selector {FW_CFG_FILE_DIR:#x} should be FwCfgContent::Byte!")
        };
        file_buf
    }

    fn update_count(&mut self) {
        let mut header = FwCfgFilesHeader {
            count_be: (self.items.len() as u32).to_be(),
        };
        self.file_dir_mut()[0..4].copy_from_slice(header.as_mut_bytes());
    }

    pub fn add_item(&mut self, item: FwCfgItem) -> Result<()> {
        let index = self.items.len();
        let c_name = create_file_name(&item.name);
        let size = item.content.size()?;
        let mut cfg_file = FwCfgFile {
            size_be: size.to_be(),
            select_be: (FW_CFG_FILE_FIRST + index as u16).to_be(),
            _reserved: 0,
            name: c_name,
        };
        self.file_dir_mut()
            .extend_from_slice(cfg_file.as_mut_bytes());
        self.items.push(item);
        self.update_count();
        Ok(())
    }

    /// Retrieves the [`FwCfgContent`] corresponding to the selector currently set in the internal
    /// selector buffer.
    fn get_selected_content(&self) -> FwCfgContentAccessResult<&FwCfgContent> {
        if let Some(known_item) = self.known_items.get(usize::from(self.selector)) {
            Ok(known_item)
        } else if let Some(item) = self
            .items
            .get(usize::from(self.selector - FW_CFG_FILE_FIRST))
        {
            Ok(&item.content)
        } else {
            Err(FwCfgContentAccessError::IllegalSelector(self.selector))
        }
    }

    fn dma_read_content(
        &self,
        content: &FwCfgContent,
        offset: u32,
        len: u32,
        address: u64,
    ) -> Result<u32> {
        if len > FW_CFG_DMA_MAX_TRANSFER {
            return Err(ErrorKind::InvalidInput.into());
        }
        address
            .checked_add(u64::from(len))
            .ok_or(ErrorKind::InvalidInput)?;
        let available = content.size()?.saturating_sub(offset).min(len);
        let mut transferred = 0u32;
        let mut buffer = [0u8; FW_CFG_DMA_CHUNK_SIZE];
        while transferred < len {
            let chunk = (len - transferred).min(FW_CFG_DMA_CHUNK_SIZE as u32) as usize;
            let from_content = available.saturating_sub(transferred).min(chunk as u32) as usize;
            buffer[..chunk].fill(0);
            if from_content != 0 {
                let content_offset = offset
                    .checked_add(transferred)
                    .ok_or(ErrorKind::InvalidInput)?;
                content
                    .access(content_offset)
                    .read_exact(&mut buffer[..from_content])?;
            }
            let guest_address = address
                .checked_add(u64::from(transferred))
                .ok_or(ErrorKind::InvalidInput)?;
            let written = self
                .memory
                .memory()
                .write(&buffer[..chunk], GuestAddress(guest_address))
                .map_err(|_| ErrorKind::InvalidInput)?;
            if written != chunk {
                return Err(ErrorKind::InvalidInput.into());
            }
            transferred += chunk as u32;
        }
        Ok(available)
    }

    fn dma_read(&mut self, selector: u16, len: u32, address: u64) -> Result<()> {
        let op_size = if let Some(content) = self.known_items.get(selector as usize) {
            self.dma_read_content(content, self.data_offset, len, address)
        } else if let Some(item) = selector
            .checked_sub(FW_CFG_FILE_FIRST)
            .and_then(|index| self.items.get(index as usize))
        {
            self.dma_read_content(&item.content, self.data_offset, len, address)
        } else {
            error!("fw_cfg: selector {selector:#x} does not exist.");
            Err(ErrorKind::NotFound.into())
        }?;
        self.data_offset += op_size;
        Ok(())
    }

    fn dma_write(&mut self, selector: u16, len: u32, address: u64) -> Result<()> {
        if selector != FW_CFG_FILE_FIRST {
            return Err(ErrorKind::PermissionDenied.into());
        }
        let Some(FwCfgItem {
            content: FwCfgContent::Bytes(bytes),
            ..
        }) = self.items.first_mut()
        else {
            return Err(ErrorKind::InvalidInput.into());
        };
        let start = usize::try_from(self.data_offset).map_err(|_| ErrorKind::InvalidInput)?;
        let size = usize::try_from(len).map_err(|_| ErrorKind::InvalidInput)?;
        let end = start.checked_add(size).ok_or(ErrorKind::InvalidInput)?;
        bytes.get(start..end).ok_or(ErrorKind::InvalidInput)?;
        address
            .checked_add(u64::from(len))
            .ok_or(ErrorKind::InvalidInput)?;

        let mut buffer = [0u8; RAMFB_CONFIG_SIZE];
        let read = self
            .memory
            .memory()
            .read(&mut buffer[..size], GuestAddress(address))
            .map_err(|_| ErrorKind::InvalidInput)?;
        if read != size {
            return Err(ErrorKind::InvalidInput.into());
        }
        bytes[start..end].copy_from_slice(&buffer[..size]);
        self.data_offset = end as u32;
        Ok(())
    }

    fn do_dma(&mut self) {
        let dma_address = self.dma_address;
        self.dma_address = 0;
        let mut access = FwCfgDmaAccess::new_zeroed();
        let dma_access = match self
            .memory
            .memory()
            .read(access.as_mut_bytes(), GuestAddress(dma_address))
        {
            Ok(size) if size == size_of::<FwCfgDmaAccess>() => access,
            Ok(size) => {
                error!("fw_cfg: truncated dma access at {dma_address:#x}: {size} bytes");
                return;
            }
            Err(e) => {
                error!("fw_cfg: invalid address of dma access {dma_address:#x}: {e:?}");
                return;
            }
        };
        let control_value = u32::from_be(dma_access.control_be);
        let control = AccessControl(control_value);
        if control.select() {
            self.selector = (control_value >> 16) as u16;
            self.data_offset = 0;
        }
        let len = u32::from_be(dma_access.length_be);
        let addr = u64::from_be(dma_access.address_be);
        let ret = if control.read() {
            self.dma_read(self.selector, len, addr)
        } else if control.write() {
            self.dma_write(self.selector, len, addr)
        } else if control.skip() {
            self.data_offset
                .checked_add(len)
                .map(|next| self.data_offset = next)
                .ok_or_else(|| ErrorKind::InvalidInput.into())
        } else {
            Err(ErrorKind::InvalidData.into())
        };
        let mut access_resp = AccessControl(0);
        if let Err(e) = ret {
            error!("fw_cfg: dma operation {dma_access:x?}: {e:x?}");
            access_resp.set_error(true);
        }
        match self.memory.memory().write(
            &access_resp.0.to_be_bytes(),
            GuestAddress(dma_address + core::mem::offset_of!(FwCfgDmaAccess, control_be) as u64),
        ) {
            Ok(4) => {}
            Ok(size) => error!("fw_cfg: truncated dma completion: {size} bytes"),
            Err(e) => error!("fw_cfg: finishing dma: {e:?}"),
        }
    }

    pub fn add_kernel_data(
        &mut self,
        file: &File,
        #[cfg(target_arch = "x86_64")] kvm_sev_snp_enabled: bool,
    ) -> Result<()> {
        #[cfg(target_arch = "aarch64")]
        self.add_aarch_kernel_data(file)?;
        #[cfg(target_arch = "x86_64")]
        self.add_x86_kernel_data(file, kvm_sev_snp_enabled)?;
        Ok(())
    }

    #[cfg(target_arch = "aarch64")]
    fn add_aarch_kernel_data(&mut self, file: &File) -> Result<()> {
        let mut buffer = vec![0u8; size_of::<boot_params>()];
        file.read_exact_at(&mut buffer, 0)?;
        let bp = boot_params::from_mut_slice(&mut buffer).unwrap();

        let kernel_start = bp.text_offset;

        self.known_items[FW_CFG_KERNEL_SIZE as usize] =
            FwCfgContent::U32(file.metadata()?.len() as u32 - kernel_start as u32);
        self.known_items[FW_CFG_KERNEL_DATA as usize] =
            FwCfgContent::File(kernel_start as u64, file.try_clone()?);
        compile_error!(
            "`boot_params` is not implemented for AArch64, so this will never compile. This function needs an entire rewrite."
        );
        Ok(())
    }

    #[cfg(target_arch = "x86_64")]
    fn add_x86_kernel_data(&mut self, file: &File, kvm_sev_snp_enabled: bool) -> Result<()> {
        let mut buffer = vec![0u8; size_of::<boot_params>()];
        file.read_exact_at(&mut buffer, 0)?;
        let bp = boot_params::from_mut_slice(&mut buffer).unwrap();

        // We currently only support high-loaded bzImage images with Linux boot protocol version
        // 2.00 or later.
        if bp.hdr.header != HDRS_MAGIC
            || bp.hdr.version < MIN_VERSION_WITH_BZIMAGE_SUPPORT
            || bp.hdr.loadflags & LOADED_HIGH as u8 == 0
        {
            return Err(IoError::new(
                ErrorKind::InvalidInput,
                "CHV's fw_cfg currently only supports high-loaded, bzImage formatted kernels",
            ));
        }
        // For SEV-SNP guests on KVM, don't modify the kernel header so the
        // bytes sent via fw_cfg match what the VMM hashes for the launch digest.
        // The guest firmware handles these fields itself.
        if !kvm_sev_snp_enabled {
            if bp.hdr.setup_sects == 0 {
                bp.hdr.setup_sects = 4;
            }
            bp.hdr.type_of_loader = 0xff;
        }
        let kernel_start = {
            let sects = if bp.hdr.setup_sects == 0 {
                4
            } else {
                bp.hdr.setup_sects
            };
            (sects as u32 + 1) * PE_COFF_SECTOR_SIZE
        };

        // The chance that the conversion to u32 fails is quite low, because this would mean that
        // the boot params header is larger than 4 GiB. Better be on the safe side.
        let buffer_len_u32 = u32::try_from(buffer.len()).map_err(|_| {
            IoError::new(
                ErrorKind::FileTooLarge,
                "The Linux boot protocol header is larger than 4 GiB",
            )
        })?;
        if kernel_start <= buffer_len_u32 {
            buffer.truncate(kernel_start as usize);
        } else {
            buffer.resize(kernel_start as usize, 0);
            file.read_exact_at(
                &mut buffer[size_of::<boot_params>()..],
                size_of::<boot_params>() as u64,
            )?;
        }

        self.known_items[FW_CFG_SETUP_SIZE as usize] = FwCfgContent::U32(buffer.len() as u32);
        self.known_items[FW_CFG_SETUP_DATA as usize] = FwCfgContent::Bytes(buffer);
        // High-loaded bzImage images with Linux boot protocol version 2.00 or later use 0x10_0000
        // as kernel address. See the Linux boot protocol documentation.
        self.known_items[FW_CFG_KERNEL_ADDR as usize] = FwCfgContent::U32(0x10_0000);
        let kernel_size = u32::try_from(
            file.metadata()?
                .len()
                .checked_sub(kernel_start as u64)
                .ok_or(IoError::new(
                    ErrorKind::InvalidInput,
                    "Kernel start is located beyond EOF",
                ))?,
        )
        .map_err(|_| IoError::new(ErrorKind::FileTooLarge, "Kernel size exceeds 4 GiB"))?;
        self.known_items[FW_CFG_KERNEL_SIZE as usize] = FwCfgContent::U32(kernel_size);
        self.known_items[FW_CFG_KERNEL_DATA as usize] =
            FwCfgContent::File(kernel_start as u64, file.try_clone()?);
        Ok(())
    }

    pub fn add_kernel_cmdline(&mut self, s: std::ffi::CString) {
        let bytes = s.into_bytes_with_nul();
        self.known_items[FW_CFG_CMDLINE_SIZE as usize] = FwCfgContent::U32(bytes.len() as u32);
        self.known_items[FW_CFG_CMDLINE_DATA as usize] = FwCfgContent::Bytes(bytes);
    }

    pub fn add_acpi(
        &mut self,
        rsdp: Rsdp,
        tables: Vec<u8>,
        table_checksums: Vec<(usize, usize)>,
        table_pointers: Vec<usize>,
    ) -> Result<()> {
        let acpi_table = AcpiTable {
            rsdp,
            tables,
            table_checksums,
            table_pointers,
        };
        let [table_loader, acpi_rsdp, apci_tables] = create_acpi_loader(acpi_table);
        self.add_item(table_loader)?;
        self.add_item(acpi_rsdp)?;
        self.add_item(apci_tables)
    }

    pub fn add_initramfs_data(&mut self, file: &File) -> Result<()> {
        let initramfs_size = file.metadata()?.len();
        self.known_items[FW_CFG_INITRD_SIZE as usize] = FwCfgContent::U32(initramfs_size as _);
        self.known_items[FW_CFG_INITRD_DATA as usize] = FwCfgContent::File(0, file.try_clone()?);
        Ok(())
    }

    /// Reads the data [`FwCfgContent`] of item currently selected through the internal selector
    /// buffer to an externally provided buffer.
    ///
    /// On success, returns the number of bytes written to the buffer. This can be fewer bytes than
    /// the buffer length, if the items content shorter than the buffer. If the buffer is shorter
    /// than the item's content, then more than one reads is necessary to retrieve all data.
    ///
    /// Either accumulate the number of bytes returned through all calls to this function or use the
    /// internal buffer for offset and the items size to determine if the all bytes were read.
    ///
    /// Errors if access to a file backed item fails ([`FwCfgContentAccessError::ReadError`]) or if
    /// the size of the item exceeds u32::MAX ([`FwCfgContentAccessError::TooLarge]).
    fn read_content(&mut self, data: &mut [u8]) -> FwCfgContentAccessResult<u32> {
        let content_size = self.get_selected_content()?.size().map_err(|e| match e {
            e if e.kind() == ErrorKind::UnexpectedEof => FwCfgContentAccessError::UnexpectedEof,
            e if e.kind() == ErrorKind::InvalidInput => FwCfgContentAccessError::TooLarge,
            e => FwCfgContentAccessError::FileAccessFailed(e),
        })?;

        let remaining_content_bytes = content_size.saturating_sub(self.data_offset);
        let content_bytes_to_copy = u32::min(remaining_content_bytes, data.len() as u32);
        let planned_end = self.data_offset + content_bytes_to_copy;
        let read_size = self
            .get_selected_content()?
            .access(self.data_offset)
            .read(data[..content_bytes_to_copy as usize].as_mut_bytes())
            .map_err(|_| FwCfgContentAccessError::ReadError)?;

        // Only relevant for file backed items. These can change between
        // access so the data used to calculate can be stale. We cannot fix this.
        if read_size != content_bytes_to_copy as usize {
            return Err(FwCfgContentAccessError::ReadError);
        }

        self.data_offset = planned_end;

        Ok(content_bytes_to_copy)
    }

    /// Reads data from this [`FwCfg`]'s item selected through the internal selector buffer and
    /// writes it's data to the provided buffer.
    ///
    /// If less bytes were read from the item than the buffer can hold, remaining bytes of the
    /// buffer will be filled with zeros (0x0).
    fn read_data(&mut self, data: &mut [u8]) {
        if let Ok(read_len) = self.read_content(data) {
            data[read_len as usize..].fill(0x0);
        } else {
            data.fill(0x0);
        }
    }
}

impl BusDevice for FwCfg {
    fn read(&mut self, _base: u64, offset: u64, data: &mut [u8]) {
        let mut qemu_mapped_offsets = (PORT_FW_CFG_SELECTOR_OFFSET..PORT_FW_CFG_DATA_OFFSET + 1)
            .chain(PORT_FW_CFG_DMA_HI_OFFSET..PORT_FW_CFG_DMA_LO_OFFSET + 4);
        match (offset, data.len()) {
            (PORT_FW_CFG_SELECTOR_OFFSET, 1) => {
                // Selector register is actually defined write-only. QEMU’s combined PIO region
                // treats a 1-byte read at this offset as a data read. Bypass to mimic QEMU quirk.
                self.read_data(data);
            }
            // TODO(fw_cfg): For now we need to allow arbitrary length reads from DATA because we
            // cannot distinguish between on one multi byte long read and multiple single-byte
            // reads. There is an open issue in kvm-ioctls:
            // https://github.com/rust-vmm/kvm/issues/371 Once this is solved, we should only
            // support one-byte-length reads.
            (PORT_FW_CFG_DATA_OFFSET, _) => self.read_data(data),
            (PORT_FW_CFG_DMA_HI_OFFSET, 4) => {
                data.copy_from_slice(&FW_CFG_DMA_SIGNATURE_CONTENT[..4]);
            }
            (PORT_FW_CFG_DMA_LO_OFFSET, 4) => {
                data.copy_from_slice(&FW_CFG_DMA_SIGNATURE_CONTENT[4..]);
            }
            (offset, _) if qemu_mapped_offsets.any(|mapped_offset| mapped_offset == offset) => {
                // We read from a port that should actually be mapped to fw_cfg. Note that QEMU
                // doesn't map the entire range but leaves a hole at 0x512 and 0x513. We mimic this
                // by doing a no-op below for this range.
                debug!(
                    "fw_cfg: Unsupported {:#x}-byte read from address: base={:#x} + offset={:#x}.",
                    data.len(),
                    PORT_FW_CFG_BASE,
                    offset
                );

                data.fill(0x0);
            }
            (offset, _) => {
                // We read from a port that shouldn't be mapped to fw_cfg and do nothing but warn.
                debug!(
                    "fw_cfg: read to unmapped address: base={PORT_FW_CFG_BASE:#x} + offset={offset:#x}. Read length: {}. This is a wrong mapping and a bug!",
                    data.len()
                );
            }
        }
    }

    fn write(&mut self, _base: u64, offset: u64, data: &[u8]) -> Option<Arc<Barrier>> {
        let size = data.size();
        match (offset, size) {
            (PORT_FW_CFG_SELECTOR_OFFSET, 2) => {
                let mut buf = [0u8; 2];
                buf[..size].copy_from_slice(&data[..size]);
                #[cfg(target_arch = "x86_64")]
                let val = u16::from_le_bytes(buf);
                #[cfg(target_arch = "aarch64")]
                let val = u16::from_be_bytes(buf);
                self.selector = val;
                self.data_offset = 0;
            }
            (PORT_FW_CFG_DATA_OFFSET, 1) => error!("fw_cfg: data register is read-only."),
            (PORT_FW_CFG_DMA_HI_OFFSET, 4) => {
                let mut buf = [0u8; 4];
                buf[..size].copy_from_slice(&data[..size]);
                let val = u32::from_be_bytes(buf);
                self.dma_address &= 0xffff_ffff;
                self.dma_address |= (val as u64) << 32;
            }
            (PORT_FW_CFG_DMA_LO_OFFSET, 4) => {
                let mut buf = [0u8; 4];
                buf[..size].copy_from_slice(&data[..size]);
                let val = u32::from_be_bytes(buf);
                self.dma_address &= !0xffff_ffff;
                self.dma_address |= val as u64;
                self.do_dma();
            }
            _ => {
                debug!(
                    "fw_cfg: write to unmapped address: base={PORT_FW_CFG_BASE:#x} + offset={offset:#x}. Write length: {size}. This is a wrong mapping and a bug!"
                );
            }
        }
        None
    }
}

#[cfg(test)]
mod unit_tests {
    use std::ffi::CString;
    use std::io::Write;

    use vmm_sys_util::tempfile::TempFile;

    use super::*;

    /// Asserts that fw_cfg is in the correct state after a read and that the bytes read from fw_cfg
    /// match the expected result.
    #[track_caller]
    fn assert_legacy_selector_read(fw_cfg: &mut FwCfg, selector: u16, expected_bytes: &[u8]) {
        let bytes_to_read = expected_bytes.len() + 1;
        let mut result_bytes = vec![0xCD_u8; bytes_to_read];
        fw_cfg.write(0, PORT_FW_CFG_SELECTOR_OFFSET, &selector.to_le_bytes());
        assert_eq!(
            fw_cfg.selector, selector,
            "fw_cfg internal selector mismatch!"
        );
        assert_eq!(
            fw_cfg.data_offset, 0,
            "fw_cfg internal offset should be zero after reset!"
        );

        for byte in result_bytes.as_mut_slice() {
            fw_cfg.read(0, PORT_FW_CFG_DATA_OFFSET, byte.as_mut_bytes());
        }
        assert_eq!(
            fw_cfg.data_offset,
            (bytes_to_read - 1) as u32,
            "fw_cfg internal offset mismatch!"
        );
        assert_eq!(
            expected_bytes,
            &result_bytes[0..expected_bytes.len()],
            "Bytes read from fw_cfg didn't match the expected bytes."
        );
        assert_eq!(
            0x0,
            result_bytes[expected_bytes.len()],
            "fw_cfg read beyond EOF didn't return 0x0"
        );
    }

    /// Creates a new FwCfg from the given FwCfgInitParams with no guest memory access.
    #[track_caller]
    fn fw_cfg_from_init_params(init_params: FwCfgInitParams) -> FwCfg {
        let mut fw_cfg = FwCfg::new(GuestMemoryAtomic::new(GuestMemoryMmap::new()));
        fw_cfg
            .populate_fw_cfg(
                init_params,
                #[cfg(target_arch = "x86_64")]
                false,
            )
            .unwrap();
        fw_cfg
    }

    #[test]
    fn test_signature() {
        let mut fw_cfg = FwCfg::new(GuestMemoryAtomic::new(GuestMemoryMmap::new()));
        assert_legacy_selector_read(
            &mut fw_cfg,
            FW_CFG_SIGNATURE,
            FW_CFG_SIGNATURE_CONTENT.as_bytes(),
        );
    }

    #[test]
    fn test_kernel_cmdline() {
        let mut fw_cfg = FwCfg::new(GuestMemoryAtomic::new(GuestMemoryMmap::new()));

        let cmdline = *b"cmdline\0";

        fw_cfg.add_kernel_cmdline(CString::from_vec_with_nul(cmdline.to_vec()).unwrap());

        assert_legacy_selector_read(&mut fw_cfg, FW_CFG_CMDLINE_DATA, cmdline.as_bytes());
    }

    #[test]
    fn test_cfg_uuid() {
        let expected_uuid = Uuid::from_bytes([
            0x11, 0x22, 0x33, 0x44, 0x55, 0x66, 0x77, 0x88, 0x99, 0xAA, 0xBB, 0xCC, 0xDD, 0xFF,
            0xBC, 0xFE,
        ]);

        let mut fw_cfg = fw_cfg_from_init_params(FwCfgInitParams {
            uuid: expected_uuid,
            ..Default::default()
        });

        assert_legacy_selector_read(&mut fw_cfg, FW_CFG_UUID, expected_uuid.as_bytes());
    }

    #[test]
    fn test_cfg_ram_size() {
        let expected_ram_size = 0x1122_3344_5566_7788_u64;

        let mut fw_cfg = fw_cfg_from_init_params(FwCfgInitParams {
            ram_size: expected_ram_size,
            ..Default::default()
        });

        assert_legacy_selector_read(
            &mut fw_cfg,
            FW_CFG_RAM_SIZE,
            &expected_ram_size.to_le_bytes(),
        );
    }

    #[test]
    fn test_cfg_nographic() {
        let expected_nographic_value = 0x1_u16;

        let mut fw_cfg = fw_cfg_from_init_params(FwCfgInitParams {
            no_graphics: expected_nographic_value != 0,
            ..Default::default()
        });

        assert_legacy_selector_read(
            &mut fw_cfg,
            FW_CFG_NOGRAPHIC,
            &expected_nographic_value.to_le_bytes(),
        );
    }

    #[test]
    fn test_cfg_nb_cpus() {
        let expected_num_boot_cpus = 0xABCD_u16;

        let mut fw_cfg = fw_cfg_from_init_params(FwCfgInitParams {
            nb_cpus: expected_num_boot_cpus,
            ..Default::default()
        });

        assert_legacy_selector_read(
            &mut fw_cfg,
            FW_CFG_NB_CPUS,
            &expected_num_boot_cpus.to_le_bytes(),
        );
    }

    #[cfg(target_arch = "x86_64")]
    #[test]
    fn test_cfg_max_cpus() {
        let expected_num_max_cpus = 0xABCD_u16;

        let mut fw_cfg = fw_cfg_from_init_params(FwCfgInitParams {
            max_cpus: expected_num_max_cpus,
            ..Default::default()
        });

        assert_legacy_selector_read(
            &mut fw_cfg,
            FW_CFG_MAX_CPUS,
            &expected_num_max_cpus.to_le_bytes(),
        );
    }

    #[test]
    fn test_cfg_boot_menu() {
        let expected_boot_menu_value = 0x1_u16;

        let mut fw_cfg = fw_cfg_from_init_params(FwCfgInitParams {
            boot_menu: expected_boot_menu_value != 0,
            ..Default::default()
        });

        assert_legacy_selector_read(
            &mut fw_cfg,
            FW_CFG_BOOT_MENU,
            &expected_boot_menu_value.to_le_bytes(),
        );
    }

    #[cfg(target_arch = "x86_64")]
    #[test]
    fn test_x86_cfg_kernel_data() {
        const BUFFER_SIZE: usize = 2 * 4096;
        const INIT_VALUE: u8 = 0xFE;
        const EXPECTED_KERNEL_START: usize = 5 * PE_COFF_SECTOR_SIZE as usize;
        const EXPECTED_KERNEL_SIZE: usize = BUFFER_SIZE - EXPECTED_KERNEL_START;

        // We create a buffer that follows the same rules as expected by load_kernel + canary bytes.
        let mut bp = boot_params::default();
        bp.hdr.header = HDRS_MAGIC;
        bp.hdr.version = MIN_VERSION_WITH_BZIMAGE_SUPPORT;
        bp.hdr.loadflags |= u8::try_from(LOADED_HIGH).unwrap();
        let mut kernel_image = [INIT_VALUE; BUFFER_SIZE];
        kernel_image[0..size_of::<boot_params>()].copy_from_slice(bp.as_slice());

        // Write test data to the file.
        let temp = TempFile::new().unwrap();
        let mut temp_file = temp.as_file();
        temp_file.write_all(&kernel_image).unwrap();
        // When adding the file to fw_cfg the header will be patched. Do the same for the expected
        // data.
        bp.hdr.setup_sects = 4;
        bp.hdr.type_of_loader = 0xff;
        kernel_image[0..size_of::<boot_params>()].copy_from_slice(bp.as_slice());

        // Create fw_cfg and register the kernel data.
        let mut fw_cfg = fw_cfg_from_init_params(FwCfgInitParams {
            ..Default::default()
        });
        fw_cfg.add_kernel_data(temp_file, false).unwrap();

        // Check that FW_CFG_SETUP_SIZE is set correctly. x86 only
        assert_legacy_selector_read(
            &mut fw_cfg,
            FW_CFG_SETUP_SIZE,
            &u32::try_from(EXPECTED_KERNEL_START).unwrap().to_le_bytes(),
        );

        // Check that FW_CFG_SETUP_DATA is set correctly. x86 only.
        assert_legacy_selector_read(
            &mut fw_cfg,
            FW_CFG_SETUP_DATA,
            &kernel_image[0..EXPECTED_KERNEL_START],
        );

        // Check that FW_CFG_KERNEL_SIZE is set correctly.
        assert_legacy_selector_read(
            &mut fw_cfg,
            FW_CFG_KERNEL_SIZE,
            &u32::try_from(EXPECTED_KERNEL_SIZE).unwrap().to_le_bytes(),
        );

        // Check that FW_CFG_KERNEL_DATA is set correctly.
        assert_legacy_selector_read(
            &mut fw_cfg,
            FW_CFG_KERNEL_DATA,
            &kernel_image[BUFFER_SIZE - EXPECTED_KERNEL_SIZE..],
        );

        // Check that FW_CFG_KERNEL_ADDR is set correctly.
        assert_legacy_selector_read(
            &mut fw_cfg,
            FW_CFG_KERNEL_ADDR,
            &0x10_0000_u32.to_le_bytes(),
        );
    }

    #[cfg(target_arch = "x86_64")]
    #[test]
    fn test_x86_add_kernel_data_rejects_invalid_header() {
        let mut fw_cfg = FwCfg::new(GuestMemoryAtomic::new(GuestMemoryMmap::new()));
        // Create a compatible header for the non-SNP path.
        let mut bp = boot_params::default();
        bp.hdr.header = HDRS_MAGIC;
        bp.hdr.version = MIN_VERSION_WITH_BZIMAGE_SUPPORT;
        bp.hdr.loadflags |= u8::try_from(LOADED_HIGH).unwrap();

        let mut illegal_header = bp;
        illegal_header.hdr.header = 0;
        let temp = TempFile::new().unwrap();
        let mut temp_file = temp.as_file();
        temp_file.write_all(illegal_header.as_slice()).unwrap();
        let _ = fw_cfg.add_kernel_data(temp_file, false).unwrap_err();

        let mut illegal_header = bp;
        illegal_header.hdr.version = 0;
        let temp = TempFile::new().unwrap();
        let mut temp_file = temp.as_file();
        temp_file.write_all(illegal_header.as_slice()).unwrap();
        let _ = fw_cfg.add_kernel_data(temp_file, false).unwrap_err();

        let mut illegal_header = bp;
        illegal_header.hdr.loadflags = 0;
        let temp = TempFile::new().unwrap();
        let mut temp_file = temp.as_file();
        temp_file.write_all(illegal_header.as_slice()).unwrap();
        let _ = fw_cfg.add_kernel_data(temp_file, false).unwrap_err();
    }

    #[test]
    fn test_initram_fs() {
        let mut fw_cfg = FwCfg::new(GuestMemoryAtomic::new(GuestMemoryMmap::new()));

        let temp = TempFile::new().unwrap();
        let mut temp_file = temp.as_file();

        let initram_content = b"this is the initramfs";
        temp_file.write_all(initram_content).unwrap();
        let _ = fw_cfg.add_initramfs_data(temp_file);

        assert_legacy_selector_read(&mut fw_cfg, FW_CFG_INITRD_DATA, initram_content.as_bytes());
    }

    #[test]
    fn test_string_item() {
        let mut fw_cfg = FwCfg::new(GuestMemoryAtomic::new(GuestMemoryMmap::new()));

        let expected_bytes = b"262144";
        // Simulate OVMF X-PciMmio64Mb string item for GPU CC passthrough
        let item = FwCfgItem {
            name: "opt/ovmf/X-PciMmio64Mb".to_owned(),
            content: FwCfgContent::Bytes(expected_bytes.to_vec()),
        };
        fw_cfg.add_item(item).unwrap();

        assert_legacy_selector_read(
            &mut fw_cfg,
            FW_CFG_FILE_FIRST + 1,
            expected_bytes.as_bytes(),
        );
    }

    #[test]
    fn test_dma() {
        let code = [
            0xba, 0xf8, 0x03, 0x00, 0xd8, 0x04, b'0', 0xee, 0xb0, b'\n', 0xee, 0xf4,
        ];

        let content = FwCfgContent::Bytes(code.to_vec());

        let mem_size = 0x1000;
        let load_addr = GuestAddress(0x1000);
        let mem: GuestMemoryMmap<AtomicBitmap> =
            GuestMemoryMmap::from_ranges(&[(load_addr, mem_size)]).unwrap();

        // Note: In firmware we would just allocate FwCfgDmaAccess struct
        // and use address of struct (&) as dma address
        let mut access_control = AccessControl(0);
        // bit 1 = read access
        access_control.set_read(true);
        // length of data to access
        let length_be = (code.len() as u32).to_be();
        // guest address for data
        let code_address = 0x1900_u64;
        let address_be = code_address.to_be();
        let mut access = FwCfgDmaAccess {
            control_be: access_control.0.to_be(), // bit(1) = read bit
            length_be,
            address_be,
        };
        // access address is where to put the code
        let access_address = GuestAddress(load_addr.0);
        let address_bytes = access_address.0.to_be_bytes();
        let dma_hi: [u8; 4] = address_bytes[0..4].try_into().unwrap();
        let dma_lo: [u8; 4] = address_bytes[4..8].try_into().unwrap();

        // writing the FwCfgDmaAccess to mem (this would just be self.dma_access.as_ref() in guest)
        let _ = mem.write(access.as_mut_bytes(), access_address);
        let mem_m = GuestMemoryAtomic::new(mem.clone());
        let mut fw_cfg = FwCfg::new(mem_m);
        let cfg_item = FwCfgItem {
            name: "code".to_string(),
            content,
        };
        let _ = fw_cfg.add_item(cfg_item);

        let mut data = [0u8; 12];

        let _ = mem.read(&mut data, GuestAddress(code_address));
        assert_ne!(data, code);

        fw_cfg.write(
            0,
            PORT_FW_CFG_SELECTOR_OFFSET,
            &[(FW_CFG_FILE_FIRST + 1) as u8, 0],
        );
        fw_cfg.write(0, PORT_FW_CFG_DMA_HI_OFFSET, &dma_hi);
        fw_cfg.write(0, PORT_FW_CFG_DMA_LO_OFFSET, &dma_lo);
        let _ = mem.read(&mut data, GuestAddress(code_address));
        assert_eq!(data, code);
        assert_eq!(fw_cfg.data_offset, code.len() as u32);
    }

    #[test]
    fn test_dma_select_signature_and_eof() {
        let memory: GuestMemoryMmap<AtomicBitmap> =
            GuestMemoryMmap::from_ranges(&[(GuestAddress(0), 0x1000)]).unwrap();
        let mut fw_cfg = FwCfg::new(GuestMemoryAtomic::new(memory.clone()));
        let mut signature = [0; 4];
        fw_cfg.read(0, PORT_FW_CFG_DMA_HI_OFFSET, &mut signature);
        assert_eq!(&signature, &FW_CFG_DMA_SIGNATURE_CONTENT[..4]);
        fw_cfg.read(0, PORT_FW_CFG_DMA_LO_OFFSET, &mut signature);
        assert_eq!(&signature, &FW_CFG_DMA_SIGNATURE_CONTENT[4..]);

        let mut access = FwCfgDmaAccess {
            control_be: ((u32::from(FW_CFG_SIGNATURE) << 16) | 0x0a).to_be(),
            length_be: 8u32.to_be(),
            address_be: 0x200u64.to_be(),
        };
        memory
            .write(access.as_mut_bytes(), GuestAddress(0x100))
            .unwrap();
        fw_cfg.dma_address = 0x100;
        fw_cfg.do_dma();
        let mut result = [0xff; 8];
        memory.read(&mut result, GuestAddress(0x200)).unwrap();
        assert_eq!(&result, b"QEMU\0\0\0\0");
        assert_eq!(fw_cfg.data_offset, 4);
        assert_eq!(fw_cfg.dma_address, 0);

        access.control_be = ((u32::from(FW_CFG_FILE_FIRST + 1) << 16) | 0x0a).to_be();
        memory
            .write(access.as_mut_bytes(), GuestAddress(0x100))
            .unwrap();
        fw_cfg.dma_address = 0x100;
        fw_cfg.do_dma();
        let mut control = [0; 4];
        memory.read(&mut control, GuestAddress(0x100)).unwrap();
        assert_eq!(u32::from_be_bytes(control) & 1, 1);
    }

    #[test]
    fn test_ramfb_file_and_bounded_dma_write() {
        let memory: GuestMemoryMmap<AtomicBitmap> =
            GuestMemoryMmap::from_ranges(&[(GuestAddress(0), 0x1000)]).unwrap();
        let mut fw_cfg = FwCfg::new(GuestMemoryAtomic::new(memory.clone()));
        assert_eq!(fw_cfg.items[0].name, RAMFB_FILENAME);
        assert_eq!(
            fw_cfg.items[0].content.size().unwrap(),
            RAMFB_CONFIG_SIZE as u32
        );
        let FwCfgContent::Bytes(directory) = &fw_cfg.known_items[FW_CFG_FILE_DIR as usize] else {
            panic!("file directory must be bytes");
        };
        assert_eq!(u32::from_be_bytes(directory[..4].try_into().unwrap()), 1);
        assert_eq!(&directory[12..21], RAMFB_FILENAME.as_bytes());

        let payload = [0x5a; RAMFB_CONFIG_SIZE];
        memory.write(&payload, GuestAddress(0x200)).unwrap();
        let mut access = FwCfgDmaAccess {
            control_be: ((u32::from(FW_CFG_FILE_FIRST) << 16) | 0x18).to_be(),
            length_be: (RAMFB_CONFIG_SIZE as u32).to_be(),
            address_be: 0x200u64.to_be(),
        };
        memory
            .write(access.as_mut_bytes(), GuestAddress(0x100))
            .unwrap();
        fw_cfg.dma_address = 0x100;
        fw_cfg.do_dma();
        let FwCfgContent::Bytes(bytes) = &fw_cfg.items[0].content else {
            panic!("RAMFB must be writable bytes");
        };
        assert_eq!(bytes, &payload);
        assert_eq!(fw_cfg.data_offset, RAMFB_CONFIG_SIZE as u32);

        access.length_be = ((RAMFB_CONFIG_SIZE + 1) as u32).to_be();
        memory
            .write(access.as_mut_bytes(), GuestAddress(0x100))
            .unwrap();
        fw_cfg.dma_address = 0x100;
        fw_cfg.do_dma();
        let mut control = [0u8; 4];
        memory.read(&mut control, GuestAddress(0x100)).unwrap();
        assert_eq!(u32::from_be_bytes(control) & 1, 1);
        assert_eq!(fw_cfg.data_offset, 0);
    }

    #[test]
    fn test_register_allow_arbitrary_length_reads_from_data() {
        let mut fw_cfg = FwCfg::new(GuestMemoryAtomic::new(GuestMemoryMmap::new()));
        fw_cfg.write(0, PORT_FW_CFG_SELECTOR_OFFSET, &[FW_CFG_SIGNATURE as u8, 0]);

        // Two-byte reads are served.
        let mut buff = [0xEF; 2];
        fw_cfg.read(0, PORT_FW_CFG_DATA_OFFSET, &mut buff);
        assert_eq!(buff, *b"QE");
        assert_eq!(fw_cfg.data_offset, 2);
        // Four-byte reads are served.
        let mut buff = [0xEF; 4];
        fw_cfg.write(0, PORT_FW_CFG_SELECTOR_OFFSET, &[FW_CFG_SIGNATURE as u8, 0]);
        fw_cfg.read(0, PORT_FW_CFG_DATA_OFFSET, &mut buff);
        assert_eq!(buff, *b"QEMU");
        assert_eq!(fw_cfg.data_offset, 4);
        // Eight-byte reads are served.
        let mut buff = [0xEF; 8];
        fw_cfg.write(0, PORT_FW_CFG_SELECTOR_OFFSET, &[FW_CFG_SIGNATURE as u8, 0]);
        fw_cfg.read(0, PORT_FW_CFG_DATA_OFFSET, &mut buff);
        assert_eq!(buff, *b"QEMU\0\0\0\0");
        assert_eq!(fw_cfg.data_offset, 4);
    }

    #[test]
    fn test_register_invalid_ports_leaves_buffer_untouched() {
        // We should not answer reads from unknown ports.
        let mut fw_cfg = FwCfg::new(GuestMemoryAtomic::new(GuestMemoryMmap::new()));
        fw_cfg.write(0, PORT_FW_CFG_SELECTOR_OFFSET, &[FW_CFG_SIGNATURE as u8, 0]);
        // Single-byte reads from forbidden ports should be a no-op. Test the address succeeding the
        // mapped range of 0xC addresses.
        let mut buff = [0xCD; 1];
        fw_cfg.read(0, PORT_FW_CFG_DMA_LO_OFFSET + 4, &mut buff);
        assert_eq!(fw_cfg.data_offset, 0);
        assert_eq!(buff, [0xCD; 1]);
        // Test that reads to addresses in the hole of the mapping are no-ops too.
        let mut buff = [0xCD; 1];
        fw_cfg.read(0, PORT_FW_CFG_DATA_OFFSET + 1, &mut buff);
        assert_eq!(fw_cfg.data_offset, 0);
        assert_eq!(buff, [0xCD; 1]);
        let mut buff = [0xCD; 1];
        fw_cfg.read(0, PORT_FW_CFG_DATA_OFFSET + 2, &mut buff);
        assert_eq!(fw_cfg.data_offset, 0);
        assert_eq!(buff, [0xCD; 1]);
    }

    #[test]
    fn test_register_qemu_selector_read_quirk() {
        // While defined as write-only, QEMU uses a port-mapping that leaves the select register
        // readable. For full compatibility we also allow reading from the selector register as a
        // quirk.
        let mut fw_cfg = FwCfg::new(GuestMemoryAtomic::new(GuestMemoryMmap::new()));
        fw_cfg.write(0, PORT_FW_CFG_SELECTOR_OFFSET, &[FW_CFG_SIGNATURE as u8, 0]);
        // One-byte read returns actual data.
        let mut buff = [0xEF; 1];
        fw_cfg.read(0, PORT_FW_CFG_SELECTOR_OFFSET, &mut buff);
        assert_eq!(fw_cfg.data_offset, 1);
        assert_eq!(buff, [b'Q']);
        // Forbidden access zeros buffer similar to data register access. Offset isn't moved.
        let mut buff = [0xEF; 2];
        fw_cfg.read(0, PORT_FW_CFG_SELECTOR_OFFSET, &mut buff);
        assert_eq!(fw_cfg.data_offset, 1);
        assert_eq!(buff, [0x0; 2]);
    }

    #[test]
    fn test_register_reads_past_eof_return_zero() {
        let mut fw_cfg = FwCfg::new(GuestMemoryAtomic::new(GuestMemoryMmap::new()));
        fw_cfg.write(0, PORT_FW_CFG_SELECTOR_OFFSET, &[FW_CFG_SIGNATURE as u8, 0]);
        let mut buff = [0xEF; 8];
        let max_offset = FW_CFG_SIGNATURE_CONTENT.len() as u32;
        for (offset, byte) in buff.iter_mut().enumerate() {
            fw_cfg.read(0, PORT_FW_CFG_DATA_OFFSET, byte.as_mut_bytes());
            let expected_offset = if (offset as u32 + 1) < max_offset {
                offset as u32 + 1
            } else {
                max_offset
            };
            assert_eq!(fw_cfg.data_offset, expected_offset);
        }
        assert_eq!(buff[..4], FW_CFG_SIGNATURE_CONTENT);
        assert_eq!(buff[4..], [0; 4]);
    }

    #[test]
    fn test_register_reads_with_invalid_selector() {
        const SELECTOR_INITIALIZED_WITH_DEFAULT: u16 = 0x08;
        let mut fw_cfg = FwCfg::new(GuestMemoryAtomic::new(GuestMemoryMmap::new()));
        fw_cfg.known_items[SELECTOR_INITIALIZED_WITH_DEFAULT as usize] = FwCfgContent::Slice(&[]);
        fw_cfg.write(0, PORT_FW_CFG_SELECTOR_OFFSET, &[0xFF, 0]);
        let mut buff = [0xEF_u8; 8];
        for byte in buff.iter_mut() {
            fw_cfg.read(0, PORT_FW_CFG_DATA_OFFSET, byte.as_mut_bytes());
            assert_eq!(fw_cfg.data_offset, 0);
        }
        assert_eq!(buff, [0; 8]);

        fw_cfg.write(
            0,
            PORT_FW_CFG_SELECTOR_OFFSET,
            &SELECTOR_INITIALIZED_WITH_DEFAULT.to_le_bytes(),
        );
        let mut buff = [0xEF_u8; 8];
        for byte in buff.iter_mut() {
            fw_cfg.read(0, PORT_FW_CFG_DATA_OFFSET, byte.as_mut_bytes());
            assert_eq!(fw_cfg.data_offset, 0);
        }
        assert_eq!(buff, [0; 8]);
    }

    #[test]
    fn test_register_writing_select_resets_internal_cursor() {
        let mut fw_cfg = FwCfg::new(GuestMemoryAtomic::new(GuestMemoryMmap::new()));
        let payload_bytes = [0x11, 0x22, 0x33, 0x44, 0x55, 0x66];
        let content = FwCfgContent::Bytes(payload_bytes.to_vec());
        let cfg_item = FwCfgItem {
            name: "payload".to_string(),
            content,
        };
        fw_cfg.add_item(cfg_item).unwrap();

        // Read the same bytes twice, demonstrating that we can reset the cursor by selecting a new item.
        for _ in 0..2 {
            assert_legacy_selector_read(
                &mut fw_cfg,
                FW_CFG_FILE_FIRST + 1,
                payload_bytes.as_bytes(),
            );
        }
    }
}
