0.7
2020.2
Nov 18 2020
09:47:47
D:/2021-FPGA-System-Design/Lab0-Vivado Simulation/lab0_vivado_proj/lab0/lab0.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
D:/2021-FPGA-System-Design/Lab0-Vivado Simulation/lab0_vivado_proj/lab0/lab0.srcs/sources_1/imports/src/adder.v,1568874554,verilog,,D:/2021-FPGA-System-Design/Lab0-Vivado Simulation/lab0_vivado_proj/lab0/lab0.srcs/sources_1/imports/src/tb.v,,adder,,,,,,,,
D:/2021-FPGA-System-Design/Lab0-Vivado Simulation/lab0_vivado_proj/lab0/lab0.srcs/sources_1/imports/src/tb.v,1568874554,verilog,,,,tb,,,,,,,,
