<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file:////opt/Xilinx/14.7/ISE_DS/ISE/xbr/data/xmlReportxbr.dtd">
<document><ascFile>traffic_top.rpt</ascFile><devFile>/opt/Xilinx/14.7/ISE_DS/ISE/xbr/data/xc2c256.chp</devFile><mfdFile>traffic_top.mfd</mfdFile><htmlFile logic_legend="logiclegend.htm" logo="coolrunnerII_logo.jpg" pin_legend="pinlegend.htm"/><header date=" 3-26-2020" design="traffic_top" device="XC2C256" eqnType="1" pkg="TQ144" speed="-6" status="1" statusStr="Successful" swVersion="P.20131013" time="  3:16PM" version="1.0"/><global_inputs id="clk_i" use="GCK"/><global_inputs id="BTN03_SPECSIG" use="GSR"/><pin id="FB1_MC3_PIN143" iostd="LVCMOS18" iostyle="KPR" pinnum="143" signal="BTN03_SPECSIG" use="GSRI_SPECSIG"/><pin id="FB1_MC4_PIN142" pinnum="142" signal="U2count0_SPECSIG" use="b_SPECSIG"/><pin id="FB1_MC6_PIN140" pinnum="140" signal="U1s_cnt9_SPECSIG" use="b_SPECSIG"/><pin id="FB1_MC12_PIN139" pinnum="139" signal="U1s_cnt8_SPECSIG" use="b_SPECSIG"/><pin id="FB1_MC13_PIN138" pinnum="138" signal="U1s_cnt7_SPECSIG" use="b_SPECSIG"/><pin id="FB1_MC14_PIN137" pinnum="137" signal="U1s_cnt6_SPECSIG" use="b_SPECSIG"/><pin id="FB2_MC1_PIN2" iostd="LVCMOS18" pinnum="2" signal="LD04_SPECSIG" use="O"/><pin id="FB2_MC3_PIN3" iostd="LVCMOS18" pinnum="3" signal="LD02_SPECSIG" use="O"/><pin id="FB2_MC4_PIN4" iostd="LVCMOS18" pinnum="4" signal="LD03_SPECSIG" use="O"/><pin id="FB2_MC5_PIN5" iostd="LVCMOS18" pinnum="5" signal="LD05_SPECSIG" use="O"/><pin id="FB2_MC12_PIN6" iostd="LVCMOS18" pinnum="6" signal="LD06_SPECSIG" use="O"/><pin id="FB2_MC13_PIN7" iostd="LVCMOS18" pinnum="7" signal="LD07_SPECSIG" use="O"/><pin id="FB2_MC14_PIN9" pinnum="9"/><pin id="FB2_MC15_PIN10" pinnum="10"/><pin id="FB3_MC1_PIN136" pinnum="136"/><pin id="FB3_MC2_PIN135" pinnum="135"/><pin id="FB3_MC3_PIN134" pinnum="134"/><pin id="FB3_MC5_PIN133" pinnum="133"/><pin id="FB3_MC14_PIN132" pinnum="132"/><pin id="FB3_MC16_PIN131" pinnum="131"/><pin id="FB4_MC1_PIN11" pinnum="11"/><pin id="FB4_MC2_PIN12" pinnum="12"/><pin id="FB4_MC3_PIN13" pinnum="13"/><pin id="FB4_MC4_PIN14" pinnum="14"/><pin id="FB4_MC5_PIN15" pinnum="15"/><pin id="FB4_MC6_PIN16" pinnum="16"/><pin id="FB4_MC12_PIN17" pinnum="17"/><pin id="FB4_MC14_PIN18" pinnum="18"/><pin id="FB5_MC2_PIN33" pinnum="33"/><pin id="FB5_MC4_PIN32" iostd="LVCMOS18" iostyle="KPR" pinnum="32" signal="clk_i" use="GCK"/><pin id="FB5_MC5_PIN31" pinnum="31"/><pin id="FB5_MC6_PIN30" pinnum="30"/><pin id="FB5_MC14_PIN28" pinnum="28"/><pin id="FB6_MC1_PIN34" pinnum="34"/><pin id="FB6_MC2_PIN35" pinnum="35"/><pin id="FB6_MC4_PIN38" pinnum="38"/><pin id="FB6_MC12_PIN39" pinnum="39"/><pin id="FB6_MC13_PIN40" pinnum="40"/><pin id="FB6_MC14_PIN41" pinnum="41"/><pin id="FB6_MC15_PIN42" pinnum="42"/><pin id="FB6_MC16_PIN43" pinnum="43"/><pin id="FB7_MC5_PIN26" pinnum="26"/><pin id="FB7_MC6_PIN25" pinnum="25"/><pin id="FB7_MC11_PIN24" pinnum="24"/><pin id="FB7_MC12_PIN23" pinnum="23"/><pin id="FB7_MC13_PIN22" pinnum="22"/><pin id="FB7_MC14_PIN21" pinnum="21"/><pin id="FB7_MC15_PIN20" pinnum="20"/><pin id="FB7_MC16_PIN19" pinnum="19"/><pin id="FB8_MC1_PIN44" pinnum="44"/><pin id="FB8_MC2_PIN45" pinnum="45"/><pin id="FB8_MC3_PIN46" pinnum="46"/><pin id="FB8_MC5_PIN48" pinnum="48"/><pin id="FB8_MC6_PIN49" pinnum="49"/><pin id="FB8_MC11_PIN50" pinnum="50"/><pin id="FB8_MC12_PIN51" pinnum="51"/><pin id="FB8_MC13_PIN52" pinnum="52"/><pin id="FB9_MC1_PIN112" pinnum="112"/><pin id="FB9_MC2_PIN113" pinnum="113"/><pin id="FB9_MC4_PIN114" pinnum="114"/><pin id="FB9_MC6_PIN115" pinnum="115"/><pin id="FB9_MC12_PIN116" pinnum="116"/><pin id="FB9_MC13_PIN117" pinnum="117"/><pin id="FB9_MC14_PIN118" pinnum="118"/><pin id="FB9_MC15_PIN119" pinnum="119"/><pin id="FB10_MC1_PIN111" pinnum="111"/><pin id="FB10_MC2_PIN110" pinnum="110"/><pin id="FB10_MC3_PIN107" pinnum="107"/><pin id="FB10_MC4_PIN106" pinnum="106"/><pin id="FB10_MC5_PIN105" pinnum="105"/><pin id="FB10_MC6_PIN104" pinnum="104"/><pin id="FB10_MC12_PIN103" pinnum="103"/><pin id="FB10_MC14_PIN102" pinnum="102"/><pin id="FB10_MC16_PIN101" pinnum="101"/><pin id="FB11_MC5_PIN120" pinnum="120"/><pin id="FB11_MC6_PIN121" pinnum="121"/><pin id="FB11_MC11_PIN124" pinnum="124"/><pin id="FB11_MC12_PIN125" pinnum="125"/><pin id="FB11_MC13_PIN126" pinnum="126"/><pin id="FB11_MC14_PIN128" pinnum="128"/><pin id="FB11_MC15_PIN129" pinnum="129"/><pin id="FB11_MC16_PIN130" pinnum="130"/><pin id="FB12_MC2_PIN100" pinnum="100"/><pin id="FB12_MC11_PIN98" pinnum="98"/><pin id="FB12_MC12_PIN97" pinnum="97"/><pin id="FB12_MC13_PIN96" pinnum="96"/><pin id="FB12_MC14_PIN95" pinnum="95"/><pin id="FB12_MC15_PIN94" pinnum="94"/><pin id="FB13_MC1_PIN75" pinnum="75"/><pin id="FB13_MC2_PIN76" pinnum="76"/><pin id="FB13_MC3_PIN77" pinnum="77"/><pin id="FB13_MC5_PIN78" pinnum="78"/><pin id="FB13_MC6_PIN79" pinnum="79"/><pin id="FB13_MC12_PIN80" pinnum="80"/><pin id="FB13_MC13_PIN81" pinnum="81"/><pin id="FB13_MC14_PIN82" pinnum="82"/><pin id="FB14_MC1_PIN74" pinnum="74"/><pin id="FB14_MC2_PIN71" pinnum="71"/><pin id="FB14_MC3_PIN70" pinnum="70"/><pin id="FB14_MC4_PIN69" pinnum="69"/><pin id="FB14_MC6_PIN68" pinnum="68"/><pin id="FB14_MC13_PIN66" pinnum="66"/><pin id="FB14_MC14_PIN64" pinnum="64"/><pin id="FB14_MC16_PIN61" pinnum="61"/><pin id="FB15_MC2_PIN83" pinnum="83"/><pin id="FB15_MC11_PIN85" pinnum="85"/><pin id="FB15_MC12_PIN86" pinnum="86"/><pin id="FB15_MC13_PIN87" pinnum="87"/><pin id="FB15_MC14_PIN88" pinnum="88"/><pin id="FB15_MC15_PIN91" pinnum="91"/><pin id="FB15_MC16_PIN92" pinnum="92"/><pin id="FB16_MC5_PIN60" pinnum="60"/><pin id="FB16_MC6_PIN59" pinnum="59"/><pin id="FB16_MC11_PIN58" pinnum="58"/><pin id="FB16_MC12_PIN57" pinnum="57"/><pin id="FB16_MC13_PIN56" pinnum="56"/><pin id="FB16_MC15_PIN54" pinnum="54"/><pin id="FB16_MC16_PIN53" pinnum="53"/><pin id="FB_PIN8" pinnum="8" use="VCCAUX"/><pin id="FB_PIN27" pinnum="27" use="VCCIO-1.8"/><pin id="FB_PIN37" pinnum="37" use="VCC"/><pin id="FB_PIN55" pinnum="55" use="VCCIO-1.8"/><pin id="FB_PIN73" pinnum="73" use="VCCIO-1.8"/><pin id="FB_PIN84" pinnum="84" use="VCC"/><pin id="FB_PIN93" pinnum="93" use="VCCIO-1.8"/><pin id="FB_PIN109" pinnum="109" use="VCCIO-1.8"/><pin id="FB_PIN127" pinnum="127" use="VCCIO-1.8"/><pin id="FB_PIN141" pinnum="141" use="VCCIO-1.8"/><pin id="FB_PIN1" pinnum="1" use="VCC"/><fblock id="FB1" pinUse="1"><macrocell id="FB1_MC1" sigUse="0" signal="U1s_cnt5_SPECSIG"/><macrocell id="FB1_MC2" sigUse="0" signal="U1s_cnt4_SPECSIG"/><macrocell id="FB1_MC3" pin="FB1_MC3_PIN143" sigUse="7" signal="U2count3_SPECSIG"><eq_pterm ptindx="FB1_7"/><eq_pterm ptindx="FB1_6"/><eq_pterm ptindx="FB1_3"/><eq_pterm ptindx="FB1_5"/></macrocell><macrocell id="FB1_MC4" pin="FB1_MC4_PIN142" sigUse="6" signal="U2count0_SPECSIG"><eq_pterm ptindx="FB1_0"/><eq_pterm ptindx="FB1_1"/><eq_pterm ptindx="FB1_2"/></macrocell><macrocell id="FB1_MC5" sigUse="0" signal="U1s_cnt3_SPECSIG"/><macrocell id="FB1_MC6" pin="FB1_MC6_PIN140" sigUse="0" signal="U1s_cnt9_SPECSIG"/><macrocell id="FB1_MC7" sigUse="0" signal="U1s_cnt2_SPECSIG"/><macrocell id="FB1_MC8" sigUse="0" signal="U1s_cnt15_SPECSIG"/><macrocell id="FB1_MC9" sigUse="0" signal="U1s_cnt14_SPECSIG"/><macrocell id="FB1_MC10" sigUse="0" signal="U1s_cnt13_SPECSIG"/><macrocell id="FB1_MC11" sigUse="0" signal="U1s_cnt12_SPECSIG"/><macrocell id="FB1_MC12" pin="FB1_MC12_PIN139" sigUse="0" signal="U1s_cnt8_SPECSIG"/><macrocell id="FB1_MC13" pin="FB1_MC13_PIN138" sigUse="0" signal="U1s_cnt7_SPECSIG"/><macrocell id="FB1_MC14" pin="FB1_MC14_PIN137" sigUse="0" signal="U1s_cnt6_SPECSIG"/><macrocell id="FB1_MC15" sigUse="0" signal="U1s_cnt11_SPECSIG"/><macrocell id="FB1_MC16" sigUse="0" signal="U1s_cnt10_SPECSIG"/><fbinput id="FB1_I1" signal="U2count0_SPECSIG"/><fbinput id="FB1_I2" signal="U2count1_SPECSIG"/><fbinput id="FB1_I3" signal="U2count2_SPECSIG"/><fbinput id="FB1_I4" signal="U2count3_SPECSIG"/><fbinput id="FB1_I5" signal="U2state_FSM_FFd1_SPECSIG"/><fbinput id="FB1_I6" signal="U2state_FSM_FFd3_SPECSIG"/><fbinput id="FB1_I7" signal="clock_enable_o"/><PAL><pterm id="FB1_0"><signal id="U2state_FSM_FFd1_SPECSIG"/><signal id="U2state_FSM_FFd3_SPECSIG"/><signal id="U2count0_SPECSIG" negated="ON"/></pterm><pterm id="FB1_1"><signal id="U2state_FSM_FFd1_SPECSIG" negated="ON"/><signal id="U2state_FSM_FFd3_SPECSIG" negated="ON"/><signal id="U2count0_SPECSIG" negated="ON"/></pterm><pterm id="FB1_2"><signal id="U2count0_SPECSIG" negated="ON"/><signal id="U2count2_SPECSIG" negated="ON"/><signal id="U2count3_SPECSIG" negated="ON"/></pterm><pterm id="FB1_3"><signal id="U2state_FSM_FFd1_SPECSIG"/><signal id="U2state_FSM_FFd3_SPECSIG"/><signal id="U2count0_SPECSIG"/><signal id="U2count2_SPECSIG"/><signal id="U2count1_SPECSIG"/></pterm><pterm id="FB1_4"><signal id="clock_enable_o"/></pterm><pterm id="FB1_5"><signal id="U2state_FSM_FFd1_SPECSIG" negated="ON"/><signal id="U2state_FSM_FFd3_SPECSIG" negated="ON"/><signal id="U2count0_SPECSIG"/><signal id="U2count2_SPECSIG"/><signal id="U2count1_SPECSIG"/></pterm><pterm id="FB1_6"><signal id="U2state_FSM_FFd1_SPECSIG" negated="ON"/><signal id="U2state_FSM_FFd3_SPECSIG"/><signal id="U2count3_SPECSIG"/></pterm><pterm id="FB1_7"><signal id="U2state_FSM_FFd1_SPECSIG"/><signal id="U2state_FSM_FFd3_SPECSIG" negated="ON"/><signal id="U2count3_SPECSIG"/></pterm></PAL><bct id="FB1_bct4" use="CTC"><eq_pterm ptindx="FB1_4"/></bct><equation id="U1s_cnt5_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="GND"/></d2><clk><fastsig signal="clk_i"/></clk><prld ptindx="GND"/></equation><equation id="U1s_cnt4_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="GND"/></d2><clk><fastsig signal="clk_i"/></clk><prld ptindx="GND"/></equation><equation id="U2count3_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB1_7"/><eq_pterm ptindx="FB1_6"/><eq_pterm ptindx="FB1_3"/><eq_pterm ptindx="FB1_5"/></d2><clk><eq_pterm ptindx="FB1_4"/></clk><reset><fastsig signal="BTN03_SPECSIG"/></reset><prld ptindx="GND"/></equation><equation id="U2count0_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="FB1_0"/><eq_pterm ptindx="FB1_1"/><eq_pterm ptindx="FB1_2"/></d2><clk><eq_pterm ptindx="FB1_4"/></clk><reset><fastsig signal="BTN03_SPECSIG"/></reset><prld ptindx="GND"/></equation><equation id="U1s_cnt3_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="GND"/></d2><clk><fastsig signal="clk_i"/></clk><prld ptindx="GND"/></equation><equation id="U1s_cnt9_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="GND"/></d2><clk><fastsig signal="clk_i"/></clk><prld ptindx="GND"/></equation><equation id="U1s_cnt2_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="GND"/></d2><clk><fastsig signal="clk_i"/></clk><prld ptindx="GND"/></equation><equation id="U1s_cnt15_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="GND"/></d2><clk><fastsig signal="clk_i"/></clk><prld ptindx="GND"/></equation><equation id="U1s_cnt14_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="GND"/></d2><clk><fastsig signal="clk_i"/></clk><prld ptindx="GND"/></equation><equation id="U1s_cnt13_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="GND"/></d2><clk><fastsig signal="clk_i"/></clk><prld ptindx="GND"/></equation><equation id="U1s_cnt12_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="GND"/></d2><clk><fastsig signal="clk_i"/></clk><prld ptindx="GND"/></equation><equation id="U1s_cnt8_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="GND"/></d2><clk><fastsig signal="clk_i"/></clk><prld ptindx="GND"/></equation><equation id="U1s_cnt7_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="GND"/></d2><clk><fastsig signal="clk_i"/></clk><prld ptindx="GND"/></equation><equation id="U1s_cnt6_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="GND"/></d2><clk><fastsig signal="clk_i"/></clk><prld ptindx="GND"/></equation><equation id="U1s_cnt11_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="GND"/></d2><clk><fastsig signal="clk_i"/></clk><prld ptindx="GND"/></equation><equation id="U1s_cnt10_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="GND"/></d2><clk><fastsig signal="clk_i"/></clk><prld ptindx="GND"/></equation></fblock><fblock id="FB2" pinUse="6"><macrocell id="FB2_MC1" pin="FB2_MC1_PIN2" sigUse="2" signal="LD04_SPECSIG"><eq_pterm ptindx="FB2_10"/></macrocell><macrocell id="FB2_MC2" sigUse="17" signal="clock_enable_o"><eq_pterm ptindx="FB2_31"/><eq_pterm ptindx="FB2_32"/><eq_pterm ptindx="FB2_33"/></macrocell><macrocell id="FB2_MC3" pin="FB2_MC3_PIN3" sigUse="2" signal="LD02_SPECSIG"><eq_pterm ptindx="FB2_16"/></macrocell><macrocell id="FB2_MC4" pin="FB2_MC4_PIN4" sigUse="2" signal="LD03_SPECSIG"><eq_pterm ptindx="FB2_19"/></macrocell><macrocell id="FB2_MC5" pin="FB2_MC5_PIN5" sigUse="2" signal="LD05_SPECSIG"><eq_pterm ptindx="FB2_22"/></macrocell><macrocell id="FB2_MC6" sigUse="17" signal="U1s_cnt1_SPECSIG"><eq_pterm ptindx="FB2_30"/><eq_pterm ptindx="FB2_29"/></macrocell><macrocell id="FB2_MC7" sigUse="16" signal="U1s_cnt0_SPECSIG"><eq_pterm ptindx="FB2_28"/></macrocell><macrocell id="FB2_MC8" sigUse="6" signal="U2count2_SPECSIG"><eq_pterm ptindx="FB2_12"/><eq_pterm ptindx="FB2_27"/><eq_pterm ptindx="FB2_25"/><eq_pterm ptindx="FB2_26"/></macrocell><macrocell id="FB2_MC9" sigUse="7" signal="U2count1_SPECSIG"><eq_pterm ptindx="FB2_20"/><eq_pterm ptindx="FB2_17"/><eq_pterm ptindx="FB2_21"/><eq_pterm ptindx="FB2_18"/><eq_pterm ptindx="FB2_24"/><eq_pterm ptindx="FB2_23"/></macrocell><macrocell id="FB2_MC10" sigUse="8" signal="U2state_FSM_FFd2_SPECSIG"><eq_pterm ptindx="FB2_9"/><eq_pterm ptindx="FB2_12"/><eq_pterm ptindx="FB2_13"/><eq_pterm ptindx="FB2_11"/><eq_pterm ptindx="FB2_14"/><eq_pterm ptindx="FB2_15"/></macrocell><macrocell id="FB2_MC11" sigUse="8" signal="U2state_FSM_FFd3_SPECSIG"><eq_pterm ptindx="FB2_6"/><eq_pterm ptindx="FB2_7"/><eq_pterm ptindx="FB2_8"/></macrocell><macrocell id="FB2_MC12" pin="FB2_MC12_PIN6" sigUse="2" signal="LD06_SPECSIG"><eq_pterm ptindx="FB2_43"/></macrocell><macrocell id="FB2_MC13" pin="FB2_MC13_PIN7" sigUse="2" signal="LD07_SPECSIG"><eq_pterm ptindx="FB2_46"/></macrocell><macrocell id="FB2_MC14" pin="FB2_MC14_PIN9"/><macrocell id="FB2_MC15" pin="FB2_MC15_PIN10"/><macrocell id="FB2_MC16" sigUse="8" signal="U2state_FSM_FFd1_SPECSIG"><eq_pterm ptindx="FB2_10"/><eq_pterm ptindx="FB2_1"/><eq_pterm ptindx="FB2_2"/><eq_pterm ptindx="FB2_0"/><eq_pterm ptindx="FB2_3"/><eq_pterm ptindx="FB2_5"/></macrocell><fbinput id="FB2_I1" signal="BTN03_SPECSIG"/><fbinput id="FB2_I2" signal="U1s_cnt0_SPECSIG"/><fbinput id="FB2_I3" signal="U1s_cnt10_SPECSIG"/><fbinput id="FB2_I4" signal="U1s_cnt11_SPECSIG"/><fbinput id="FB2_I5" signal="U1s_cnt12_SPECSIG"/><fbinput id="FB2_I6" signal="U1s_cnt13_SPECSIG"/><fbinput id="FB2_I7" signal="U1s_cnt14_SPECSIG"/><fbinput id="FB2_I8" signal="U1s_cnt15_SPECSIG"/><fbinput id="FB2_I9" signal="U1s_cnt1_SPECSIG"/><fbinput id="FB2_I10" signal="U1s_cnt2_SPECSIG"/><fbinput id="FB2_I11" signal="U1s_cnt3_SPECSIG"/><fbinput id="FB2_I12" signal="U1s_cnt4_SPECSIG"/><fbinput id="FB2_I13" signal="U1s_cnt5_SPECSIG"/><fbinput id="FB2_I14" signal="U1s_cnt6_SPECSIG"/><fbinput id="FB2_I15" signal="U1s_cnt7_SPECSIG"/><fbinput id="FB2_I16" signal="U1s_cnt8_SPECSIG"/><fbinput id="FB2_I17" signal="U1s_cnt9_SPECSIG"/><fbinput id="FB2_I18" signal="U2count0_SPECSIG"/><fbinput id="FB2_I19" signal="U2count1_SPECSIG"/><fbinput id="FB2_I20" signal="U2count2_SPECSIG"/><fbinput id="FB2_I21" signal="U2count3_SPECSIG"/><fbinput id="FB2_I22" signal="U2state_FSM_FFd1_SPECSIG"/><fbinput id="FB2_I23" signal="U2state_FSM_FFd2_SPECSIG"/><fbinput id="FB2_I24" signal="U2state_FSM_FFd3_SPECSIG"/><fbinput id="FB2_I25" signal="clock_enable_o"/><PAL><pterm id="FB2_0"><signal id="U2state_FSM_FFd2_SPECSIG" negated="ON"/><signal id="U2state_FSM_FFd3_SPECSIG" negated="ON"/><signal id="U2count0_SPECSIG"/><signal id="U2count1_SPECSIG"/></pterm><pterm id="FB2_1"><signal id="U2state_FSM_FFd1_SPECSIG"/><signal id="U2state_FSM_FFd2_SPECSIG" negated="ON"/><signal id="U2state_FSM_FFd3_SPECSIG" negated="ON"/><signal id="U2count2_SPECSIG"/></pterm><pterm id="FB2_2"><signal id="U2state_FSM_FFd1_SPECSIG"/><signal id="U2state_FSM_FFd2_SPECSIG" negated="ON"/><signal id="U2state_FSM_FFd3_SPECSIG" negated="ON"/><signal id="U2count3_SPECSIG"/></pterm><pterm id="FB2_3"><signal id="U2state_FSM_FFd1_SPECSIG" negated="ON"/><signal id="U2state_FSM_FFd3_SPECSIG"/><signal id="U2count0_SPECSIG" negated="ON"/><signal id="U2count2_SPECSIG" negated="ON"/><signal id="U2count3_SPECSIG" negated="ON"/></pterm><pterm id="FB2_4"><signal id="clock_enable_o"/></pterm><pterm id="FB2_5"><signal id="U2state_FSM_FFd1_SPECSIG" negated="ON"/><signal id="U2state_FSM_FFd3_SPECSIG"/><signal id="U2count2_SPECSIG" negated="ON"/><signal id="U2count1_SPECSIG" negated="ON"/><signal id="U2count3_SPECSIG" negated="ON"/></pterm><pterm id="FB2_6"><signal id="U2state_FSM_FFd1_SPECSIG" negated="ON"/><signal id="U2state_FSM_FFd2_SPECSIG"/><signal id="U2state_FSM_FFd3_SPECSIG" negated="ON"/></pterm><pterm id="FB2_7"><signal id="U2state_FSM_FFd1_SPECSIG" negated="ON"/><signal id="U2state_FSM_FFd3_SPECSIG" negated="ON"/><signal id="U2count0_SPECSIG"/><signal id="U2count2_SPECSIG"/><signal id="U2count1_SPECSIG"/><signal id="U2count3_SPECSIG"/></pterm><pterm id="FB2_8"><signal id="U2state_FSM_FFd1_SPECSIG"/><signal id="U2state_FSM_FFd2_SPECSIG"/><signal id="U2state_FSM_FFd3_SPECSIG"/><signal id="U2count0_SPECSIG"/><signal id="U2count2_SPECSIG"/><signal id="U2count1_SPECSIG"/><signal id="U2count3_SPECSIG"/></pterm><pterm id="FB2_9"><signal id="U2state_FSM_FFd2_SPECSIG" negated="ON"/><signal id="U2state_FSM_FFd3_SPECSIG" negated="ON"/></pterm><pterm id="FB2_10"><signal id="U2state_FSM_FFd1_SPECSIG" negated="ON"/><signal id="U2state_FSM_FFd2_SPECSIG" negated="ON"/></pterm><pterm id="FB2_11"><signal id="U2state_FSM_FFd1_SPECSIG"/><signal id="U2state_FSM_FFd3_SPECSIG" negated="ON"/><signal id="U2count0_SPECSIG"/><signal id="U2count1_SPECSIG"/></pterm><pterm id="FB2_12"><signal id="U2state_FSM_FFd1_SPECSIG"/><signal id="U2state_FSM_FFd3_SPECSIG" negated="ON"/><signal id="U2count2_SPECSIG"/></pterm><pterm id="FB2_13"><signal id="U2state_FSM_FFd1_SPECSIG"/><signal id="U2state_FSM_FFd3_SPECSIG" negated="ON"/><signal id="U2count3_SPECSIG"/></pterm><pterm id="FB2_14"><signal id="U2state_FSM_FFd1_SPECSIG" negated="ON"/><signal id="U2state_FSM_FFd2_SPECSIG" negated="ON"/><signal id="U2count0_SPECSIG" negated="ON"/><signal id="U2count2_SPECSIG" negated="ON"/><signal id="U2count3_SPECSIG" negated="ON"/></pterm><pterm id="FB2_15"><signal id="U2state_FSM_FFd1_SPECSIG" negated="ON"/><signal id="U2state_FSM_FFd2_SPECSIG" negated="ON"/><signal id="U2count2_SPECSIG" negated="ON"/><signal id="U2count1_SPECSIG" negated="ON"/><signal id="U2count3_SPECSIG" negated="ON"/></pterm><pterm id="FB2_16"><signal id="U2state_FSM_FFd1_SPECSIG" negated="ON"/><signal id="U2state_FSM_FFd3_SPECSIG" negated="ON"/></pterm><pterm id="FB2_17"><signal id="U2state_FSM_FFd1_SPECSIG"/><signal id="U2state_FSM_FFd3_SPECSIG"/><signal id="U2count0_SPECSIG" negated="ON"/><signal id="U2count1_SPECSIG"/></pterm><pterm id="FB2_18"><signal id="U2state_FSM_FFd1_SPECSIG" negated="ON"/><signal id="U2state_FSM_FFd3_SPECSIG" negated="ON"/><signal id="U2count0_SPECSIG" negated="ON"/><signal id="U2count1_SPECSIG"/></pterm><pterm id="FB2_19"><signal id="U2state_FSM_FFd2_SPECSIG" negated="ON"/><signal id="U2state_FSM_FFd3_SPECSIG"/></pterm><pterm id="FB2_20"><signal id="U2state_FSM_FFd1_SPECSIG"/><signal id="U2state_FSM_FFd3_SPECSIG"/><signal id="U2count0_SPECSIG"/><signal id="U2count1_SPECSIG" negated="ON"/></pterm><pterm id="FB2_21"><signal id="U2state_FSM_FFd1_SPECSIG" negated="ON"/><signal id="U2state_FSM_FFd3_SPECSIG" negated="ON"/><signal id="U2count0_SPECSIG"/><signal id="U2count1_SPECSIG" negated="ON"/></pterm><pterm id="FB2_22"><signal id="U2state_FSM_FFd1_SPECSIG"/><signal id="U2state_FSM_FFd3_SPECSIG"/></pterm><pterm id="FB2_23"><signal id="U2count0_SPECSIG" negated="ON"/><signal id="U2count2_SPECSIG" negated="ON"/><signal id="U2count1_SPECSIG"/><signal id="U2count3_SPECSIG" negated="ON"/></pterm><pterm id="FB2_24"><signal id="U2count0_SPECSIG"/><signal id="U2count2_SPECSIG" negated="ON"/><signal id="U2count1_SPECSIG" negated="ON"/><signal id="U2count3_SPECSIG" negated="ON"/></pterm><pterm id="FB2_25"><signal id="U2state_FSM_FFd1_SPECSIG"/><signal id="U2state_FSM_FFd3_SPECSIG"/><signal id="U2count0_SPECSIG"/><signal id="U2count1_SPECSIG"/></pterm><pterm id="FB2_26"><signal id="U2state_FSM_FFd1_SPECSIG" negated="ON"/><signal id="U2state_FSM_FFd3_SPECSIG" negated="ON"/><signal id="U2count0_SPECSIG"/><signal id="U2count1_SPECSIG"/></pterm><pterm id="FB2_27"><signal id="U2state_FSM_FFd1_SPECSIG" negated="ON"/><signal id="U2state_FSM_FFd3_SPECSIG"/><signal id="U2count2_SPECSIG"/></pterm><pterm id="FB2_28"><signal id="BTN03_SPECSIG"/><signal id="U1s_cnt0_SPECSIG" negated="ON"/><signal id="U1s_cnt10_SPECSIG" negated="ON"/><signal id="U1s_cnt11_SPECSIG" negated="ON"/><signal id="U1s_cnt12_SPECSIG" negated="ON"/><signal id="U1s_cnt13_SPECSIG" negated="ON"/><signal id="U1s_cnt14_SPECSIG" negated="ON"/><signal id="U1s_cnt2_SPECSIG" negated="ON"/><signal id="U1s_cnt3_SPECSIG" negated="ON"/><signal id="U1s_cnt4_SPECSIG" negated="ON"/><signal id="U1s_cnt5_SPECSIG" negated="ON"/><signal id="U1s_cnt6_SPECSIG" negated="ON"/><signal id="U1s_cnt7_SPECSIG" negated="ON"/><signal id="U1s_cnt8_SPECSIG" negated="ON"/><signal id="U1s_cnt9_SPECSIG" negated="ON"/><signal id="U1s_cnt15_SPECSIG" negated="ON"/></pterm><pterm id="FB2_29"><signal id="BTN03_SPECSIG"/><signal id="U1s_cnt0_SPECSIG" negated="ON"/><signal id="U1s_cnt10_SPECSIG" negated="ON"/><signal id="U1s_cnt11_SPECSIG" negated="ON"/><signal id="U1s_cnt12_SPECSIG" negated="ON"/><signal id="U1s_cnt13_SPECSIG" negated="ON"/><signal id="U1s_cnt14_SPECSIG" negated="ON"/><signal id="U1s_cnt2_SPECSIG" negated="ON"/><signal id="U1s_cnt3_SPECSIG" negated="ON"/><signal id="U1s_cnt4_SPECSIG" negated="ON"/><signal id="U1s_cnt5_SPECSIG" negated="ON"/><signal id="U1s_cnt6_SPECSIG" negated="ON"/><signal id="U1s_cnt7_SPECSIG" negated="ON"/><signal id="U1s_cnt8_SPECSIG" negated="ON"/><signal id="U1s_cnt9_SPECSIG" negated="ON"/><signal id="U1s_cnt15_SPECSIG" negated="ON"/><signal id="U1s_cnt1_SPECSIG"/></pterm><pterm id="FB2_30"><signal id="BTN03_SPECSIG"/><signal id="U1s_cnt0_SPECSIG"/><signal id="U1s_cnt10_SPECSIG" negated="ON"/><signal id="U1s_cnt11_SPECSIG" negated="ON"/><signal id="U1s_cnt12_SPECSIG" negated="ON"/><signal id="U1s_cnt13_SPECSIG" negated="ON"/><signal id="U1s_cnt14_SPECSIG" negated="ON"/><signal id="U1s_cnt2_SPECSIG" negated="ON"/><signal id="U1s_cnt3_SPECSIG" negated="ON"/><signal id="U1s_cnt4_SPECSIG" negated="ON"/><signal id="U1s_cnt5_SPECSIG" negated="ON"/><signal id="U1s_cnt6_SPECSIG" negated="ON"/><signal id="U1s_cnt7_SPECSIG" negated="ON"/><signal id="U1s_cnt8_SPECSIG" negated="ON"/><signal id="U1s_cnt9_SPECSIG" negated="ON"/><signal id="U1s_cnt15_SPECSIG" negated="ON"/><signal id="U1s_cnt1_SPECSIG" negated="ON"/></pterm><pterm id="FB2_31"><signal id="BTN03_SPECSIG" negated="ON"/></pterm><pterm id="FB2_32"><signal id="U1s_cnt0_SPECSIG" negated="ON"/><signal id="U1s_cnt10_SPECSIG" negated="ON"/><signal id="U1s_cnt11_SPECSIG" negated="ON"/><signal id="U1s_cnt12_SPECSIG" negated="ON"/><signal id="U1s_cnt13_SPECSIG" negated="ON"/><signal id="U1s_cnt14_SPECSIG" negated="ON"/><signal id="U1s_cnt2_SPECSIG" negated="ON"/><signal id="U1s_cnt3_SPECSIG" negated="ON"/><signal id="U1s_cnt4_SPECSIG" negated="ON"/><signal id="U1s_cnt5_SPECSIG" negated="ON"/><signal id="U1s_cnt6_SPECSIG" negated="ON"/><signal id="U1s_cnt7_SPECSIG" negated="ON"/><signal id="U1s_cnt8_SPECSIG" negated="ON"/><signal id="U1s_cnt9_SPECSIG" negated="ON"/><signal id="U1s_cnt15_SPECSIG" negated="ON"/></pterm><pterm id="FB2_33"><signal id="U1s_cnt10_SPECSIG" negated="ON"/><signal id="U1s_cnt11_SPECSIG" negated="ON"/><signal id="U1s_cnt12_SPECSIG" negated="ON"/><signal id="U1s_cnt13_SPECSIG" negated="ON"/><signal id="U1s_cnt14_SPECSIG" negated="ON"/><signal id="U1s_cnt2_SPECSIG" negated="ON"/><signal id="U1s_cnt3_SPECSIG" negated="ON"/><signal id="U1s_cnt4_SPECSIG" negated="ON"/><signal id="U1s_cnt5_SPECSIG" negated="ON"/><signal id="U1s_cnt6_SPECSIG" negated="ON"/><signal id="U1s_cnt7_SPECSIG" negated="ON"/><signal id="U1s_cnt8_SPECSIG" negated="ON"/><signal id="U1s_cnt9_SPECSIG" negated="ON"/><signal id="U1s_cnt15_SPECSIG" negated="ON"/><signal id="U1s_cnt1_SPECSIG" negated="ON"/></pterm><pterm id="FB2_43"><signal id="U2state_FSM_FFd2_SPECSIG"/><signal id="U2state_FSM_FFd3_SPECSIG" negated="ON"/></pterm><pterm id="FB2_46"><signal id="U2state_FSM_FFd1_SPECSIG"/><signal id="U2state_FSM_FFd2_SPECSIG"/></pterm></PAL><bct id="FB2_bct4" use="CTC"><eq_pterm ptindx="FB2_4"/></bct><equation id="LD04_SPECSIG" negated="ON"><d1><eq_pterm ptindx="FB2_10"/></d1></equation><equation id="clock_enable_o" negated="ON" regUse="DFF"><d2><eq_pterm ptindx="FB2_31"/><eq_pterm ptindx="FB2_32"/><eq_pterm ptindx="FB2_33"/></d2><clk><fastsig signal="clk_i"/></clk><prld ptindx="GND"/></equation><equation id="LD02_SPECSIG"><d1><eq_pterm ptindx="FB2_16"/></d1></equation><equation id="LD03_SPECSIG"><d1><eq_pterm ptindx="FB2_19"/></d1></equation><equation id="LD05_SPECSIG"><d1><eq_pterm ptindx="FB2_22"/></d1></equation><equation id="U1s_cnt1_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="FB2_30"/><eq_pterm ptindx="FB2_29"/></d2><clk><fastsig signal="clk_i"/></clk><prld ptindx="GND"/></equation><equation id="U1s_cnt0_SPECSIG" regUse="DFF"><d1><eq_pterm ptindx="FB2_28"/></d1><clk><fastsig signal="clk_i"/></clk><prld ptindx="GND"/></equation><equation id="U2count2_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB2_12"/><eq_pterm ptindx="FB2_27"/><eq_pterm ptindx="FB2_25"/><eq_pterm ptindx="FB2_26"/></d2><clk><eq_pterm ptindx="FB2_4"/></clk><reset><fastsig signal="BTN03_SPECSIG"/></reset><prld ptindx="GND"/></equation><equation id="U2count1_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="FB2_20"/><eq_pterm ptindx="FB2_17"/><eq_pterm ptindx="FB2_21"/><eq_pterm ptindx="FB2_18"/><eq_pterm ptindx="FB2_24"/><eq_pterm ptindx="FB2_23"/></d2><clk><eq_pterm ptindx="FB2_4"/></clk><reset><fastsig signal="BTN03_SPECSIG"/></reset><prld ptindx="GND"/></equation><equation id="U2state_FSM_FFd2_SPECSIG" negated="ON" regUse="DFF"><d2><eq_pterm ptindx="FB2_9"/><eq_pterm ptindx="FB2_12"/><eq_pterm ptindx="FB2_13"/><eq_pterm ptindx="FB2_11"/><eq_pterm ptindx="FB2_14"/><eq_pterm ptindx="FB2_15"/></d2><clk><eq_pterm ptindx="FB2_4"/></clk><reset><fastsig signal="BTN03_SPECSIG"/></reset><prld ptindx="GND"/></equation><equation id="U2state_FSM_FFd3_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB2_6"/><eq_pterm ptindx="FB2_7"/><eq_pterm ptindx="FB2_8"/></d2><clk><eq_pterm ptindx="FB2_4"/></clk><reset><fastsig signal="BTN03_SPECSIG"/></reset><prld ptindx="GND"/></equation><equation id="LD06_SPECSIG"><d1><eq_pterm ptindx="FB2_43"/></d1></equation><equation id="LD07_SPECSIG" negated="ON"><d1><eq_pterm ptindx="FB2_46"/></d1></equation><equation id="U2state_FSM_FFd1_SPECSIG" negated="ON" regUse="DFF"><d2><eq_pterm ptindx="FB2_10"/><eq_pterm ptindx="FB2_1"/><eq_pterm ptindx="FB2_2"/><eq_pterm ptindx="FB2_0"/><eq_pterm ptindx="FB2_3"/><eq_pterm ptindx="FB2_5"/></d2><clk><eq_pterm ptindx="FB2_4"/></clk><reset><fastsig signal="BTN03_SPECSIG"/></reset><prld ptindx="GND"/></equation></fblock><fblock id="FB3" pinUse="0"><macrocell id="FB3_MC1" pin="FB3_MC1_PIN136"/><macrocell id="FB3_MC2" pin="FB3_MC2_PIN135"/><macrocell id="FB3_MC3" pin="FB3_MC3_PIN134"/><macrocell id="FB3_MC4"/><macrocell id="FB3_MC5" pin="FB3_MC5_PIN133"/><macrocell id="FB3_MC6"/><macrocell id="FB3_MC7"/><macrocell id="FB3_MC8"/><macrocell id="FB3_MC9"/><macrocell id="FB3_MC10"/><macrocell id="FB3_MC11"/><macrocell id="FB3_MC12"/><macrocell id="FB3_MC13"/><macrocell id="FB3_MC14" pin="FB3_MC14_PIN132"/><macrocell id="FB3_MC15"/><macrocell id="FB3_MC16" pin="FB3_MC16_PIN131"/><PAL/></fblock><fblock id="FB4" pinUse="0"><macrocell id="FB4_MC1" pin="FB4_MC1_PIN11"/><macrocell id="FB4_MC2" pin="FB4_MC2_PIN12"/><macrocell id="FB4_MC3" pin="FB4_MC3_PIN13"/><macrocell id="FB4_MC4" pin="FB4_MC4_PIN14"/><macrocell id="FB4_MC5" pin="FB4_MC5_PIN15"/><macrocell id="FB4_MC6" pin="FB4_MC6_PIN16"/><macrocell id="FB4_MC7"/><macrocell id="FB4_MC8"/><macrocell id="FB4_MC9"/><macrocell id="FB4_MC10"/><macrocell id="FB4_MC11"/><macrocell id="FB4_MC12" pin="FB4_MC12_PIN17"/><macrocell id="FB4_MC13"/><macrocell id="FB4_MC14" pin="FB4_MC14_PIN18"/><macrocell id="FB4_MC15"/><macrocell id="FB4_MC16"/><PAL/></fblock><fblock id="FB5" pinUse="0"><macrocell id="FB5_MC1"/><macrocell id="FB5_MC2" pin="FB5_MC2_PIN33"/><macrocell id="FB5_MC3"/><macrocell id="FB5_MC4" pin="FB5_MC4_PIN32"/><macrocell id="FB5_MC5" pin="FB5_MC5_PIN31"/><macrocell id="FB5_MC6" pin="FB5_MC6_PIN30"/><macrocell id="FB5_MC7"/><macrocell id="FB5_MC8"/><macrocell id="FB5_MC9"/><macrocell id="FB5_MC10"/><macrocell id="FB5_MC11"/><macrocell id="FB5_MC12"/><macrocell id="FB5_MC13"/><macrocell id="FB5_MC14" pin="FB5_MC14_PIN28"/><macrocell id="FB5_MC15"/><macrocell id="FB5_MC16"/><PAL/></fblock><fblock id="FB6" pinUse="0"><macrocell id="FB6_MC1" pin="FB6_MC1_PIN34"/><macrocell id="FB6_MC2" pin="FB6_MC2_PIN35"/><macrocell id="FB6_MC3"/><macrocell id="FB6_MC4" pin="FB6_MC4_PIN38"/><macrocell id="FB6_MC5"/><macrocell id="FB6_MC6"/><macrocell id="FB6_MC7"/><macrocell id="FB6_MC8"/><macrocell id="FB6_MC9"/><macrocell id="FB6_MC10"/><macrocell id="FB6_MC11"/><macrocell id="FB6_MC12" pin="FB6_MC12_PIN39"/><macrocell id="FB6_MC13" pin="FB6_MC13_PIN40"/><macrocell id="FB6_MC14" pin="FB6_MC14_PIN41"/><macrocell id="FB6_MC15" pin="FB6_MC15_PIN42"/><macrocell id="FB6_MC16" pin="FB6_MC16_PIN43"/><PAL/></fblock><fblock id="FB7" pinUse="0"><macrocell id="FB7_MC1"/><macrocell id="FB7_MC2"/><macrocell id="FB7_MC3"/><macrocell id="FB7_MC4"/><macrocell id="FB7_MC5" pin="FB7_MC5_PIN26"/><macrocell id="FB7_MC6" pin="FB7_MC6_PIN25"/><macrocell id="FB7_MC7"/><macrocell id="FB7_MC8"/><macrocell id="FB7_MC9"/><macrocell id="FB7_MC10"/><macrocell id="FB7_MC11" pin="FB7_MC11_PIN24"/><macrocell id="FB7_MC12" pin="FB7_MC12_PIN23"/><macrocell id="FB7_MC13" pin="FB7_MC13_PIN22"/><macrocell id="FB7_MC14" pin="FB7_MC14_PIN21"/><macrocell id="FB7_MC15" pin="FB7_MC15_PIN20"/><macrocell id="FB7_MC16" pin="FB7_MC16_PIN19"/><PAL/></fblock><fblock id="FB8" pinUse="0"><macrocell id="FB8_MC1" pin="FB8_MC1_PIN44"/><macrocell id="FB8_MC2" pin="FB8_MC2_PIN45"/><macrocell id="FB8_MC3" pin="FB8_MC3_PIN46"/><macrocell id="FB8_MC4"/><macrocell id="FB8_MC5" pin="FB8_MC5_PIN48"/><macrocell id="FB8_MC6" pin="FB8_MC6_PIN49"/><macrocell id="FB8_MC7"/><macrocell id="FB8_MC8"/><macrocell id="FB8_MC9"/><macrocell id="FB8_MC10"/><macrocell id="FB8_MC11" pin="FB8_MC11_PIN50"/><macrocell id="FB8_MC12" pin="FB8_MC12_PIN51"/><macrocell id="FB8_MC13" pin="FB8_MC13_PIN52"/><macrocell id="FB8_MC14"/><macrocell id="FB8_MC15"/><macrocell id="FB8_MC16"/><PAL/></fblock><fblock id="FB9" pinUse="0"><macrocell id="FB9_MC1" pin="FB9_MC1_PIN112"/><macrocell id="FB9_MC2" pin="FB9_MC2_PIN113"/><macrocell id="FB9_MC3"/><macrocell id="FB9_MC4" pin="FB9_MC4_PIN114"/><macrocell id="FB9_MC5"/><macrocell id="FB9_MC6" pin="FB9_MC6_PIN115"/><macrocell id="FB9_MC7"/><macrocell id="FB9_MC8"/><macrocell id="FB9_MC9"/><macrocell id="FB9_MC10"/><macrocell id="FB9_MC11"/><macrocell id="FB9_MC12" pin="FB9_MC12_PIN116"/><macrocell id="FB9_MC13" pin="FB9_MC13_PIN117"/><macrocell id="FB9_MC14" pin="FB9_MC14_PIN118"/><macrocell id="FB9_MC15" pin="FB9_MC15_PIN119"/><macrocell id="FB9_MC16"/><PAL/></fblock><fblock id="FB10" pinUse="0"><macrocell id="FB10_MC1" pin="FB10_MC1_PIN111"/><macrocell id="FB10_MC2" pin="FB10_MC2_PIN110"/><macrocell id="FB10_MC3" pin="FB10_MC3_PIN107"/><macrocell id="FB10_MC4" pin="FB10_MC4_PIN106"/><macrocell id="FB10_MC5" pin="FB10_MC5_PIN105"/><macrocell id="FB10_MC6" pin="FB10_MC6_PIN104"/><macrocell id="FB10_MC7"/><macrocell id="FB10_MC8"/><macrocell id="FB10_MC9"/><macrocell id="FB10_MC10"/><macrocell id="FB10_MC11"/><macrocell id="FB10_MC12" pin="FB10_MC12_PIN103"/><macrocell id="FB10_MC13"/><macrocell id="FB10_MC14" pin="FB10_MC14_PIN102"/><macrocell id="FB10_MC15"/><macrocell id="FB10_MC16" pin="FB10_MC16_PIN101"/><PAL/></fblock><fblock id="FB11" pinUse="0"><macrocell id="FB11_MC1"/><macrocell id="FB11_MC2"/><macrocell id="FB11_MC3"/><macrocell id="FB11_MC4"/><macrocell id="FB11_MC5" pin="FB11_MC5_PIN120"/><macrocell id="FB11_MC6" pin="FB11_MC6_PIN121"/><macrocell id="FB11_MC7"/><macrocell id="FB11_MC8"/><macrocell id="FB11_MC9"/><macrocell id="FB11_MC10"/><macrocell id="FB11_MC11" pin="FB11_MC11_PIN124"/><macrocell id="FB11_MC12" pin="FB11_MC12_PIN125"/><macrocell id="FB11_MC13" pin="FB11_MC13_PIN126"/><macrocell id="FB11_MC14" pin="FB11_MC14_PIN128"/><macrocell id="FB11_MC15" pin="FB11_MC15_PIN129"/><macrocell id="FB11_MC16" pin="FB11_MC16_PIN130"/><PAL/></fblock><fblock id="FB12" pinUse="0"><macrocell id="FB12_MC1"/><macrocell id="FB12_MC2" pin="FB12_MC2_PIN100"/><macrocell id="FB12_MC3"/><macrocell id="FB12_MC4"/><macrocell id="FB12_MC5"/><macrocell id="FB12_MC6"/><macrocell id="FB12_MC7"/><macrocell id="FB12_MC8"/><macrocell id="FB12_MC9"/><macrocell id="FB12_MC10"/><macrocell id="FB12_MC11" pin="FB12_MC11_PIN98"/><macrocell id="FB12_MC12" pin="FB12_MC12_PIN97"/><macrocell id="FB12_MC13" pin="FB12_MC13_PIN96"/><macrocell id="FB12_MC14" pin="FB12_MC14_PIN95"/><macrocell id="FB12_MC15" pin="FB12_MC15_PIN94"/><macrocell id="FB12_MC16"/><PAL/></fblock><fblock id="FB13" pinUse="0"><macrocell id="FB13_MC1" pin="FB13_MC1_PIN75"/><macrocell id="FB13_MC2" pin="FB13_MC2_PIN76"/><macrocell id="FB13_MC3" pin="FB13_MC3_PIN77"/><macrocell id="FB13_MC4"/><macrocell id="FB13_MC5" pin="FB13_MC5_PIN78"/><macrocell id="FB13_MC6" pin="FB13_MC6_PIN79"/><macrocell id="FB13_MC7"/><macrocell id="FB13_MC8"/><macrocell id="FB13_MC9"/><macrocell id="FB13_MC10"/><macrocell id="FB13_MC11"/><macrocell id="FB13_MC12" pin="FB13_MC12_PIN80"/><macrocell id="FB13_MC13" pin="FB13_MC13_PIN81"/><macrocell id="FB13_MC14" pin="FB13_MC14_PIN82"/><macrocell id="FB13_MC15"/><macrocell id="FB13_MC16"/><PAL/></fblock><fblock id="FB14" pinUse="0"><macrocell id="FB14_MC1" pin="FB14_MC1_PIN74"/><macrocell id="FB14_MC2" pin="FB14_MC2_PIN71"/><macrocell id="FB14_MC3" pin="FB14_MC3_PIN70"/><macrocell id="FB14_MC4" pin="FB14_MC4_PIN69"/><macrocell id="FB14_MC5"/><macrocell id="FB14_MC6" pin="FB14_MC6_PIN68"/><macrocell id="FB14_MC7"/><macrocell id="FB14_MC8"/><macrocell id="FB14_MC9"/><macrocell id="FB14_MC10"/><macrocell id="FB14_MC11"/><macrocell id="FB14_MC12"/><macrocell id="FB14_MC13" pin="FB14_MC13_PIN66"/><macrocell id="FB14_MC14" pin="FB14_MC14_PIN64"/><macrocell id="FB14_MC15"/><macrocell id="FB14_MC16" pin="FB14_MC16_PIN61"/><PAL/></fblock><fblock id="FB15" pinUse="0"><macrocell id="FB15_MC1"/><macrocell id="FB15_MC2" pin="FB15_MC2_PIN83"/><macrocell id="FB15_MC3"/><macrocell id="FB15_MC4"/><macrocell id="FB15_MC5"/><macrocell id="FB15_MC6"/><macrocell id="FB15_MC7"/><macrocell id="FB15_MC8"/><macrocell id="FB15_MC9"/><macrocell id="FB15_MC10"/><macrocell id="FB15_MC11" pin="FB15_MC11_PIN85"/><macrocell id="FB15_MC12" pin="FB15_MC12_PIN86"/><macrocell id="FB15_MC13" pin="FB15_MC13_PIN87"/><macrocell id="FB15_MC14" pin="FB15_MC14_PIN88"/><macrocell id="FB15_MC15" pin="FB15_MC15_PIN91"/><macrocell id="FB15_MC16" pin="FB15_MC16_PIN92"/><PAL/></fblock><fblock id="FB16" pinUse="0"><macrocell id="FB16_MC1"/><macrocell id="FB16_MC2"/><macrocell id="FB16_MC3"/><macrocell id="FB16_MC4"/><macrocell id="FB16_MC5" pin="FB16_MC5_PIN60"/><macrocell id="FB16_MC6" pin="FB16_MC6_PIN59"/><macrocell id="FB16_MC7"/><macrocell id="FB16_MC8"/><macrocell id="FB16_MC9"/><macrocell id="FB16_MC10"/><macrocell id="FB16_MC11" pin="FB16_MC11_PIN58"/><macrocell id="FB16_MC12" pin="FB16_MC12_PIN57"/><macrocell id="FB16_MC13" pin="FB16_MC13_PIN56"/><macrocell id="FB16_MC14"/><macrocell id="FB16_MC15" pin="FB16_MC15_PIN54"/><macrocell id="FB16_MC16" pin="FB16_MC16_PIN53"/><PAL/></fblock><vcc/><gnd/><messages><warning>Cpld - Unable to retrieve the path to the iSE Project Repository. Will   use the default filename of 'traffic_top.ise'.</warning></messages><compOpts blkfanin="38" datagate="ON" exhaust="OFF" gclkopt="ON" gsropt="ON" gtsopt="ON" ignoredg="OFF" ignorets="OFF" inputs="32" inreg="ON" iostd="LVCMOS18" keepio="OFF" loc="ON" mlopt="ON" optimize="DENSITY" part="xc2c256-6-TQ144" prld="LOW" pterms="28" slew="FAST" terminate="KEEPER" unused="KEEPER" wysiwyg="OFF"/><specSig signal="BTN03_SPECSIG" value="BTN0&lt;3&gt;"/><specSig signal="GSRI_SPECSIG" value="GSR/I"/><specSig signal="b_SPECSIG" value="(b)"/><specSig signal="U2count0_SPECSIG" value="U2/count&lt;0&gt;"/><specSig signal="U1s_cnt9_SPECSIG" value="U1/s_cnt&lt;9&gt;"/><specSig signal="U1s_cnt8_SPECSIG" value="U1/s_cnt&lt;8&gt;"/><specSig signal="U1s_cnt7_SPECSIG" value="U1/s_cnt&lt;7&gt;"/><specSig signal="U1s_cnt6_SPECSIG" value="U1/s_cnt&lt;6&gt;"/><specSig signal="LD04_SPECSIG" value="LD0&lt;4&gt;"/><specSig signal="LD02_SPECSIG" value="LD0&lt;2&gt;"/><specSig signal="LD03_SPECSIG" value="LD0&lt;3&gt;"/><specSig signal="LD05_SPECSIG" value="LD0&lt;5&gt;"/><specSig signal="LD06_SPECSIG" value="LD0&lt;6&gt;"/><specSig signal="LD07_SPECSIG" value="LD0&lt;7&gt;"/><specSig signal="U1s_cnt5_SPECSIG" value="U1/s_cnt&lt;5&gt;"/><specSig signal="U1s_cnt4_SPECSIG" value="U1/s_cnt&lt;4&gt;"/><specSig signal="U2count3_SPECSIG" value="U2/count&lt;3&gt;"/><specSig signal="U1s_cnt3_SPECSIG" value="U1/s_cnt&lt;3&gt;"/><specSig signal="U1s_cnt2_SPECSIG" value="U1/s_cnt&lt;2&gt;"/><specSig signal="U1s_cnt15_SPECSIG" value="U1/s_cnt&lt;15&gt;"/><specSig signal="U1s_cnt14_SPECSIG" value="U1/s_cnt&lt;14&gt;"/><specSig signal="U1s_cnt13_SPECSIG" value="U1/s_cnt&lt;13&gt;"/><specSig signal="U1s_cnt12_SPECSIG" value="U1/s_cnt&lt;12&gt;"/><specSig signal="U1s_cnt11_SPECSIG" value="U1/s_cnt&lt;11&gt;"/><specSig signal="U1s_cnt10_SPECSIG" value="U1/s_cnt&lt;10&gt;"/><specSig signal="U2count1_SPECSIG" value="U2/count&lt;1&gt;"/><specSig signal="U2count2_SPECSIG" value="U2/count&lt;2&gt;"/><specSig signal="U2state_FSM_FFd1_SPECSIG" value="U2/state_FSM_FFd1"/><specSig signal="U2state_FSM_FFd3_SPECSIG" value="U2/state_FSM_FFd3"/><specSig signal="U1s_cnt1_SPECSIG" value="U1/s_cnt&lt;1&gt;"/><specSig signal="U1s_cnt0_SPECSIG" value="U1/s_cnt&lt;0&gt;"/><specSig signal="U2state_FSM_FFd2_SPECSIG" value="U2/state_FSM_FFd2"/></document>
