{
  "totalCount" : 5620,
  "totalCountFiltered" : 5620,
  "duration" : 539,
  "indexDuration" : 196,
  "requestDuration" : 389,
  "searchUid" : "677ac6cb-e027-42f7-a13f-f486bb7a6ed3",
  "pipeline" : "Docs_Hub",
  "apiVersion" : 2,
  "index" : "armlimitedproductionubhpo2y4-w180tn4p-Indexer-2-uk6ybrifhlsxo2tqhvu4ltsake",
  "indexRegion" : "us-east-1",
  "indexToken" : "YXJtbGltaXRlZHByb2R1Y3Rpb251YmhwbzJ5NC13MTgwdG40cC1JbmRleGVyLTItdWs2eWJyaWZobHN4bzJ0cWh2dTRsdHNha2U=",
  "refinedKeywords" : [ ],
  "triggers" : [ ],
  "termsToHighlight" : { },
  "phrasesToHighlight" : { },
  "queryCorrections" : [ ],
  "groupByResults" : [ ],
  "facets" : [ ],
  "suggestedFacets" : [ ],
  "categoryFacets" : [ ],
  "results" : [ {
    "title" : "Errata ABI",
    "uri" : "https://developer.arm.com/documentation/den0100/1-0/en/pdf/DEN0100_1.0EAC1_Errata_management-arm-pdd.pdf",
    "printableUri" : "https://developer.arm.com/documentation/den0100/1-0/en/pdf/DEN0100_1.0EAC1_Errata_management-arm-pdd.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/6344325eda191e7fe057f30f",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0100/1-0/en/pdf/DEN0100_1.0EAC1_Errata_management-arm-pdd.pdf",
    "excerpt" : "Return codes ... Page 2 of 14 ... Copyright © 2022 Arm Limited or its afﬁliates. All rights reserved. Non-conﬁdential Errata Management Firmware Interface ... 3 ... 4 ... 6 ... 8 ... 9",
    "firstSentences" : "Arm® Errata Management Firmware Interface 1.0EAC1 Platform Design Document Non-conﬁdential Copyright © 2022 Arm Limited or its afﬁliates. All rights reserved. Document number: DEN0100 Contents",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 480,
    "percentScore" : 49.29888,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Errata ABI",
      "uri" : "https://developer.arm.com/documentation/den0100/1-0/en",
      "printableUri" : "https://developer.arm.com/documentation/den0100/1-0/en",
      "clickUri" : "https://developer.arm.com/documentation/den0100/1-0/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0100/1-0/en",
      "excerpt" : "Errata ABI This document is only available in a PDF version. Click Download to view. Errata ABI SMCCC",
      "firstSentences" : "Errata ABI This document is only available in a PDF version. Click Download to view. Errata ABI SMCCC",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Errata ABI ",
        "document_number" : "den0100",
        "document_version" : "1-0",
        "content_type" : "Architecture Document",
        "systopparent" : "4754435",
        "sysurihash" : "G0MoZMBXKKnsHWY0",
        "urihash" : "G0MoZMBXKKnsHWY0",
        "sysuri" : "https://developer.arm.com/documentation/den0100/1-0/en",
        "systransactionid" : 985441,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1665360000000,
        "topparentid" : 4754435,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1665413726000,
        "sysconcepts" : "Errata ABI",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c" ],
        "concepts" : "Errata ABI",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1665413761000,
        "permanentid" : "1eb2e4fbb7608ff8a88b37a1309bd0683780e25b9593a94d5e07f15dbacb",
        "syslanguage" : [ "English" ],
        "itemid" : "6344325eda191e7fe057f30d",
        "transactionid" : 985441,
        "title" : "Errata ABI ",
        "products" : [ "SMCCC" ],
        "date" : 1665413761000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Architecture Software Standards",
        "navigationhierarchiestopics" : [ "AArch64" ],
        "document_id" : "den0100:1-0:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Firmware Engineers", "Hardware Engineers", "Linux Developers", "Silicon Specialists", "SoC Designers" ],
        "audience" : [ "Architects", "Firmware Engineers", "Hardware Engineers", "Linux Developers", "Silicon Specialists", "SoC Designers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1665413761261921901,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 101,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0100/1-0/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1665413758414,
        "syssize" : 101,
        "sysdate" : 1665413761000,
        "haslayout" : "1",
        "topparent" : "4754435",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4754435,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking", "HPC" ],
        "content_description" : "This specification defines an SMC ABI for an OS/Hypervisor to discover which CPU Errata workarounds must be implemented at the OS/Hypervisor level.",
        "wordcount" : 16,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|SMCCC" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SMCCC" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1665413761000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0100/1-0/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0100/1-0/?lang=en",
        "modified" : 1665413726000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1665413761261921901,
        "uri" : "https://developer.arm.com/documentation/den0100/1-0/en",
        "syscollection" : "default"
      },
      "Title" : "Errata ABI",
      "Uri" : "https://developer.arm.com/documentation/den0100/1-0/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0100/1-0/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0100/1-0/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0100/1-0/en",
      "Excerpt" : "Errata ABI This document is only available in a PDF version. Click Download to view. Errata ABI SMCCC",
      "FirstSentences" : "Errata ABI This document is only available in a PDF version. Click Download to view. Errata ABI SMCCC"
    },
    "childResults" : [ {
      "title" : "Errata ABI",
      "uri" : "https://developer.arm.com/documentation/den0100/1-0/en",
      "printableUri" : "https://developer.arm.com/documentation/den0100/1-0/en",
      "clickUri" : "https://developer.arm.com/documentation/den0100/1-0/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0100/1-0/en",
      "excerpt" : "Errata ABI This document is only available in a PDF version. Click Download to view. Errata ABI SMCCC",
      "firstSentences" : "Errata ABI This document is only available in a PDF version. Click Download to view. Errata ABI SMCCC",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 480,
      "percentScore" : 49.29888,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Errata ABI ",
        "document_number" : "den0100",
        "document_version" : "1-0",
        "content_type" : "Architecture Document",
        "systopparent" : "4754435",
        "sysurihash" : "G0MoZMBXKKnsHWY0",
        "urihash" : "G0MoZMBXKKnsHWY0",
        "sysuri" : "https://developer.arm.com/documentation/den0100/1-0/en",
        "systransactionid" : 985441,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1665360000000,
        "topparentid" : 4754435,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1665413726000,
        "sysconcepts" : "Errata ABI",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c" ],
        "concepts" : "Errata ABI",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1665413761000,
        "permanentid" : "1eb2e4fbb7608ff8a88b37a1309bd0683780e25b9593a94d5e07f15dbacb",
        "syslanguage" : [ "English" ],
        "itemid" : "6344325eda191e7fe057f30d",
        "transactionid" : 985441,
        "title" : "Errata ABI ",
        "products" : [ "SMCCC" ],
        "date" : 1665413761000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Architecture Software Standards",
        "navigationhierarchiestopics" : [ "AArch64" ],
        "document_id" : "den0100:1-0:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Firmware Engineers", "Hardware Engineers", "Linux Developers", "Silicon Specialists", "SoC Designers" ],
        "audience" : [ "Architects", "Firmware Engineers", "Hardware Engineers", "Linux Developers", "Silicon Specialists", "SoC Designers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1665413761261921901,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 101,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0100/1-0/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1665413758414,
        "syssize" : 101,
        "sysdate" : 1665413761000,
        "haslayout" : "1",
        "topparent" : "4754435",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4754435,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking", "HPC" ],
        "content_description" : "This specification defines an SMC ABI for an OS/Hypervisor to discover which CPU Errata workarounds must be implemented at the OS/Hypervisor level.",
        "wordcount" : 16,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|SMCCC" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SMCCC" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1665413761000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0100/1-0/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0100/1-0/?lang=en",
        "modified" : 1665413726000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1665413761261921901,
        "uri" : "https://developer.arm.com/documentation/den0100/1-0/en",
        "syscollection" : "default"
      },
      "Title" : "Errata ABI",
      "Uri" : "https://developer.arm.com/documentation/den0100/1-0/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0100/1-0/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0100/1-0/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0100/1-0/en",
      "Excerpt" : "Errata ABI This document is only available in a PDF version. Click Download to view. Errata ABI SMCCC",
      "FirstSentences" : "Errata ABI This document is only available in a PDF version. Click Download to view. Errata ABI SMCCC"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Errata ABI ",
      "document_number" : "den0100",
      "document_version" : "1-0",
      "content_type" : "Architecture Document",
      "systopparent" : "4754435",
      "sysurihash" : "vgliew319L9VvpPV",
      "urihash" : "vgliew319L9VvpPV",
      "sysuri" : "https://developer.arm.com/documentation/den0100/1-0/en/pdf/DEN0100_1.0EAC1_Errata_management-arm-pdd.pdf",
      "systransactionid" : 985441,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1665360000000,
      "topparentid" : 4754435,
      "numberofpages" : 14,
      "sysconcepts" : "erratum ; workarounds ; Errata ABI ; higher EL ; major revisions ; documentation ; intellectual property ; CPU ; exception level ; Subsidiaries ; taken synchronously ; split responsibility ; designer intent ; mitigations ; English Law ; termination",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c" ],
      "attachmentparentid" : 4754435,
      "parentitem" : "6344325eda191e7fe057f30d",
      "concepts" : "erratum ; workarounds ; Errata ABI ; higher EL ; major revisions ; documentation ; intellectual property ; CPU ; exception level ; Subsidiaries ; taken synchronously ; split responsibility ; designer intent ; mitigations ; English Law ; termination",
      "documenttype" : "pdf",
      "isattachment" : "4754435",
      "sysindexeddate" : 1665413761000,
      "permanentid" : "14c609c8c057ba0a43088cf8c2ad157af49a1b9b4f90d04db31b8f336630",
      "syslanguage" : [ "English" ],
      "itemid" : "6344325eda191e7fe057f30f",
      "transactionid" : 985441,
      "title" : "Errata ABI ",
      "date" : 1665413761000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "den0100:1-0:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Firmware Engineers", "Hardware Engineers", "Linux Developers", "Silicon Specialists", "SoC Designers" ],
      "audience" : [ "Architects", "Firmware Engineers", "Hardware Engineers", "Linux Developers", "Silicon Specialists", "SoC Designers" ],
      "product_quality" : "EAC",
      "sourcetype" : "Push",
      "rowid" : 1665413761451922687,
      "sysisattachment" : "4754435",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 4754435,
      "size" : 158381,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/6344325eda191e7fe057f30f",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1665413760079,
      "syssize" : 158381,
      "sysdate" : 1665413761000,
      "topparent" : "4754435",
      "label_version" : "1.0",
      "systopparentid" : 4754435,
      "content_description" : "This specification defines an SMC ABI for an OS/Hypervisor to discover which CPU Errata workarounds must be implemented at the OS/Hypervisor level.",
      "wordcount" : 687,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards|SMCCC" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|SMCCC" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1665413761000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/6344325eda191e7fe057f30f",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1665413761451922687,
      "uri" : "https://developer.arm.com/documentation/den0100/1-0/en/pdf/DEN0100_1.0EAC1_Errata_management-arm-pdd.pdf",
      "syscollection" : "default"
    },
    "Title" : "Errata ABI",
    "Uri" : "https://developer.arm.com/documentation/den0100/1-0/en/pdf/DEN0100_1.0EAC1_Errata_management-arm-pdd.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/den0100/1-0/en/pdf/DEN0100_1.0EAC1_Errata_management-arm-pdd.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/6344325eda191e7fe057f30f",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0100/1-0/en/pdf/DEN0100_1.0EAC1_Errata_management-arm-pdd.pdf",
    "Excerpt" : "Return codes ... Page 2 of 14 ... Copyright © 2022 Arm Limited or its afﬁliates. All rights reserved. Non-conﬁdential Errata Management Firmware Interface ... 3 ... 4 ... 6 ... 8 ... 9",
    "FirstSentences" : "Arm® Errata Management Firmware Interface 1.0EAC1 Platform Design Document Non-conﬁdential Copyright © 2022 Arm Limited or its afﬁliates. All rights reserved. Document number: DEN0100 Contents"
  }, {
    "title" : "Transactional Memory Extension (TME), for Armv9-A",
    "uri" : "https://developer.arm.com/documentation/ddi0617/aa/en/pdf/DDI0617A_a_tme_supplement.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0617/aa/en/pdf/DDI0617A_a_tme_supplement.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62ff4dcbc3b04f2bd53e21d5",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0617/aa/en/pdf/DDI0617A_a_tme_supplement.pdf",
    "excerpt" : "All rights reserved. ... Arm Limited. Company 02557590 registered in England. 110 Fulbourn Road, Cambridge, England CB1 9NJ. LES-PRE-20349 version 21.0 ... DDI0617 ... A.a ... iii",
    "firstSentences" : "Document number Document version Document conﬁdentiality DDI0617 A.a Non-conﬁdential Arm® Architecture Reference Manual Supplement, Transactional Memory Extension (TME), for A-proﬁle architecture",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 480,
    "percentScore" : 49.29888,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Transactional Memory Extension (TME), for Armv9-A",
      "uri" : "https://developer.arm.com/documentation/ddi0617/aa/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0617/aa/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0617/aa/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0617/aa/en",
      "excerpt" : "Transactional Memory Extension (TME), for Armv9-A Arm Architecture Reference Manual Supplement This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Transactional Memory Extension (TME), for Armv9-A Arm Architecture Reference Manual Supplement This document is only available in a PDF version. Click Download to view. Transactional Memory ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Transactional Memory Extension (TME), for Armv9-A ",
        "document_number" : "ddi0617",
        "document_version" : "aa",
        "content_type" : "Architecture Document",
        "systopparent" : "5320580",
        "sysurihash" : "fQEfM7Xpfe7jU2Aw",
        "urihash" : "fQEfM7Xpfe7jU2Aw",
        "sysuri" : "https://developer.arm.com/documentation/ddi0617/aa/en",
        "systransactionid" : 944637,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1660867200000,
        "topparentid" : 5320580,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1660898763000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1660898805000,
        "permanentid" : "534d35d82203af2e710ca8493997d4959f953471d2389436b3b9b7d216a6",
        "syslanguage" : [ "English" ],
        "itemid" : "62ff4dcbc3b04f2bd53e21d3",
        "transactionid" : 944637,
        "title" : "Transactional Memory Extension (TME), for Armv9-A ",
        "products" : [ "A-Profile", "Armv9-A" ],
        "date" : 1660898805000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "AArch64", "Arm Assembly Language", "Arm Architecture System Registers", "Application Processors", "Armv9", "High Performance Computing (HPC)", "Microcontrollers", "Optimization", "Spectre/Meltdown", "Stack protection", "Virtualization" ],
        "document_id" : "ddi0617:aa:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "Silicon Specialists", "Kernel Developers" ],
        "audience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "Silicon Specialists", "Kernel Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1660898805374965921,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 222,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0617/aa/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1660898771695,
        "syssize" : 222,
        "sysdate" : 1660898805000,
        "haslayout" : "1",
        "topparent" : "5320580",
        "label_version" : "A.a",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5320580,
        "navigationhierarchiescategories" : [ "AI/ML", "Automotive", "Cloud to edge, Networking", "IoT", "HPC" ],
        "content_description" : "This document describes the changes and additions to the Armv9-A architecture that are introduced by the Transactional Memory  Extension (TME).",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1660898805000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0617/aa/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0617/aa/?lang=en",
        "modified" : 1660898763000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1660898805374965921,
        "uri" : "https://developer.arm.com/documentation/ddi0617/aa/en",
        "syscollection" : "default"
      },
      "Title" : "Transactional Memory Extension (TME), for Armv9-A",
      "Uri" : "https://developer.arm.com/documentation/ddi0617/aa/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0617/aa/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0617/aa/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0617/aa/en",
      "Excerpt" : "Transactional Memory Extension (TME), for Armv9-A Arm Architecture Reference Manual Supplement This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Transactional Memory Extension (TME), for Armv9-A Arm Architecture Reference Manual Supplement This document is only available in a PDF version. Click Download to view. Transactional Memory ..."
    },
    "childResults" : [ {
      "title" : "Transactional Memory Extension (TME), for Armv9-A",
      "uri" : "https://developer.arm.com/documentation/ddi0617/aa/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0617/aa/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0617/aa/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0617/aa/en",
      "excerpt" : "Transactional Memory Extension (TME), for Armv9-A Arm Architecture Reference Manual Supplement This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Transactional Memory Extension (TME), for Armv9-A Arm Architecture Reference Manual Supplement This document is only available in a PDF version. Click Download to view. Transactional Memory ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 480,
      "percentScore" : 49.29888,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Transactional Memory Extension (TME), for Armv9-A ",
        "document_number" : "ddi0617",
        "document_version" : "aa",
        "content_type" : "Architecture Document",
        "systopparent" : "5320580",
        "sysurihash" : "fQEfM7Xpfe7jU2Aw",
        "urihash" : "fQEfM7Xpfe7jU2Aw",
        "sysuri" : "https://developer.arm.com/documentation/ddi0617/aa/en",
        "systransactionid" : 944637,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1660867200000,
        "topparentid" : 5320580,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1660898763000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1660898805000,
        "permanentid" : "534d35d82203af2e710ca8493997d4959f953471d2389436b3b9b7d216a6",
        "syslanguage" : [ "English" ],
        "itemid" : "62ff4dcbc3b04f2bd53e21d3",
        "transactionid" : 944637,
        "title" : "Transactional Memory Extension (TME), for Armv9-A ",
        "products" : [ "A-Profile", "Armv9-A" ],
        "date" : 1660898805000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "AArch64", "Arm Assembly Language", "Arm Architecture System Registers", "Application Processors", "Armv9", "High Performance Computing (HPC)", "Microcontrollers", "Optimization", "Spectre/Meltdown", "Stack protection", "Virtualization" ],
        "document_id" : "ddi0617:aa:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "Silicon Specialists", "Kernel Developers" ],
        "audience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "Silicon Specialists", "Kernel Developers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1660898805374965921,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 222,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0617/aa/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1660898771695,
        "syssize" : 222,
        "sysdate" : 1660898805000,
        "haslayout" : "1",
        "topparent" : "5320580",
        "label_version" : "A.a",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5320580,
        "navigationhierarchiescategories" : [ "AI/ML", "Automotive", "Cloud to edge, Networking", "IoT", "HPC" ],
        "content_description" : "This document describes the changes and additions to the Armv9-A architecture that are introduced by the Transactional Memory  Extension (TME).",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1660898805000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0617/aa/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0617/aa/?lang=en",
        "modified" : 1660898763000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1660898805374965921,
        "uri" : "https://developer.arm.com/documentation/ddi0617/aa/en",
        "syscollection" : "default"
      },
      "Title" : "Transactional Memory Extension (TME), for Armv9-A",
      "Uri" : "https://developer.arm.com/documentation/ddi0617/aa/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0617/aa/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0617/aa/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0617/aa/en",
      "Excerpt" : "Transactional Memory Extension (TME), for Armv9-A Arm Architecture Reference Manual Supplement This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Transactional Memory Extension (TME), for Armv9-A Arm Architecture Reference Manual Supplement This document is only available in a PDF version. Click Download to view. Transactional Memory ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Transactional Memory Extension (TME), for Armv9-A ",
      "document_number" : "ddi0617",
      "document_version" : "aa",
      "content_type" : "Architecture Document",
      "systopparent" : "5320580",
      "sysauthor" : "Arm Limited",
      "sysurihash" : "U3fC4Y4aðs1uoeQd",
      "urihash" : "U3fC4Y4aðs1uoeQd",
      "sysuri" : "https://developer.arm.com/documentation/ddi0617/aa/en/pdf/DDI0617A_a_tme_supplement.pdf",
      "keywords" : "\"Armv8, Armv9, Cortex-A50, Cortex-A70, Cortex-A53, Cortex-A57, Cortes-A72, NEON, SecurCore, TrustZone\"",
      "systransactionid" : 944637,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1660867200000,
      "topparentid" : 5320580,
      "numberofpages" : 82,
      "sysconcepts" : "implementations ; observers ; instructions ; PE ; TSTART instructions ; reservation granules ; transaction ; causes ; execution ; Arm Limited ; translation ; architecturally unknown ; memory accesses ; monospace font ; signals ; arm",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd" ],
      "attachmentparentid" : 5320580,
      "parentitem" : "62ff4dcbc3b04f2bd53e21d3",
      "concepts" : "implementations ; observers ; instructions ; PE ; TSTART instructions ; reservation granules ; transaction ; causes ; execution ; Arm Limited ; translation ; architecturally unknown ; memory accesses ; monospace font ; signals ; arm",
      "documenttype" : "pdf",
      "isattachment" : "5320580",
      "sysindexeddate" : 1660898805000,
      "permanentid" : "42814a7fa4f8b41844f5a7ec197606c029ec06a8e87d1d3cc047b04f057c",
      "syslanguage" : [ "English" ],
      "itemid" : "62ff4dcbc3b04f2bd53e21d5",
      "transactionid" : 944637,
      "title" : "Transactional Memory Extension (TME), for Armv9-A ",
      "date" : 1660898805000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0617:aa:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "Silicon Specialists", "Kernel Developers" ],
      "audience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Embedded Software Developers", "Silicon Specialists", "Kernel Developers" ],
      "product_quality" : "EAC",
      "sourcetype" : "Push",
      "rowid" : 1660898805730231264,
      "sysisattachment" : "5320580",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5320580,
      "size" : 331653,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62ff4dcbc3b04f2bd53e21d5",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1660898773758,
      "syssize" : 331653,
      "sysdate" : 1660898805000,
      "topparent" : "5320580",
      "author" : "Arm Limited",
      "label_version" : "A.a",
      "systopparentid" : 5320580,
      "content_description" : "This document describes the changes and additions to the Armv9-A architecture that are introduced by the Transactional Memory  Extension (TME).",
      "wordcount" : 1950,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1660898805000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62ff4dcbc3b04f2bd53e21d5",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1660898805730231264,
      "uri" : "https://developer.arm.com/documentation/ddi0617/aa/en/pdf/DDI0617A_a_tme_supplement.pdf",
      "syscollection" : "default"
    },
    "Title" : "Transactional Memory Extension (TME), for Armv9-A",
    "Uri" : "https://developer.arm.com/documentation/ddi0617/aa/en/pdf/DDI0617A_a_tme_supplement.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0617/aa/en/pdf/DDI0617A_a_tme_supplement.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62ff4dcbc3b04f2bd53e21d5",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0617/aa/en/pdf/DDI0617A_a_tme_supplement.pdf",
    "Excerpt" : "All rights reserved. ... Arm Limited. Company 02557590 registered in England. 110 Fulbourn Road, Cambridge, England CB1 9NJ. LES-PRE-20349 version 21.0 ... DDI0617 ... A.a ... iii",
    "FirstSentences" : "Document number Document version Document conﬁdentiality DDI0617 A.a Non-conﬁdential Arm® Architecture Reference Manual Supplement, Transactional Memory Extension (TME), for A-proﬁle architecture"
  }, {
    "title" : "Arm Architecture Reference Manual for A-profile architecture: Known issues",
    "uri" : "https://developer.arm.com/documentation/102105/ia-00/en/pdf/102105_ArmARM_I_a_known_issues_00.pdf",
    "printableUri" : "https://developer.arm.com/documentation/102105/ia-00/en/pdf/102105_ArmARM_I_a_known_issues_00.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62ff4928e95b0a633aff8a6c",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102105/ia-00/en/pdf/102105_ArmARM_I_a_known_issues_00.pdf",
    "excerpt" : "as of 5 August 2022 ... No license, express or implied, by estoppel or otherwise to any intellectual property ... Copyright © 2020, 2022 Arm Limited (or its aﬃliates). All rights reserved.",
    "firstSentences" : "Arm® Architecture Reference Manual for A-proﬁle architecture Known issues in Issue I.a Non-Conﬁdential Copyright © 2020, 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 00 102105_I. ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 480,
    "percentScore" : 49.29888,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Architecture Reference Manual for A-profile architecture: Known issues",
      "uri" : "https://developer.arm.com/documentation/102105/ia-00/en",
      "printableUri" : "https://developer.arm.com/documentation/102105/ia-00/en",
      "clickUri" : "https://developer.arm.com/documentation/102105/ia-00/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102105/ia-00/en",
      "excerpt" : "Arm Architecture Reference Manual for A-profile architecture: Known issues Known issues in Issue I.a This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm Architecture Reference Manual for A-profile architecture: Known issues Known issues in Issue I.a This document is only available in a PDF version. Click Download to view. Arm Architecture ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Architecture Reference Manual for A-profile architecture: Known issues ",
        "document_number" : "102105",
        "document_version" : "ia-00",
        "content_type" : "Architecture Document",
        "systopparent" : "5320578",
        "sysurihash" : "gg9GyA6dñ4xfbZiñ",
        "urihash" : "gg9GyA6dñ4xfbZiñ",
        "sysuri" : "https://developer.arm.com/documentation/102105/ia-00/en",
        "systransactionid" : 984331,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1660867200000,
        "topparentid" : 5320578,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1660897576000,
        "sysconcepts" : "architecture",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "concepts" : "architecture",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1665303743000,
        "permanentid" : "9ee34085befb74ae5c5bddc3f4d397ddb0773e60032a86c154356c631779",
        "syslanguage" : [ "English" ],
        "itemid" : "62ff4928e95b0a633aff8a6a",
        "transactionid" : 984331,
        "title" : "Arm Architecture Reference Manual for A-profile architecture: Known issues ",
        "products" : [ "A-Profile", "Armv9-A", "Armv8-A" ],
        "date" : 1665303743000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Arm Architecture System Registers", "Arm Assembly Language", "Application Processors", "Armv8", "Armv9", "High Performance Computing (HPC)", "Microcontrollers", "Optimization", "Spectre/Meltdown", "Virtualization", "Stack protection" ],
        "document_id" : "102105:ia-00:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Embedded Software Developers", "Software Developers", "Silicon Specialists", "Kernel Developers" ],
        "audience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Embedded Software Developers", "Software Developers", "Silicon Specialists", "Kernel Developers" ],
        "product_quality" : "N/A",
        "sourcetype" : "Push",
        "rowid" : 1665303743276213643,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 257,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102105/ia-00/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1665303737066,
        "syssize" : 257,
        "sysdate" : 1665303743000,
        "haslayout" : "1",
        "topparent" : "5320578",
        "label_version" : "I.a-00",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5320578,
        "navigationhierarchiescategories" : [ "AI/ML", "Automotive", "Cloud to edge, Networking", "IoT", "HPC" ],
        "content_description" : "This document records known issues in the Arm Architecture Reference Manual for A-profile architecture (DDI 0487), Issue I.a.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1665303743000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102105/ia-00/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102105/ia-00/?lang=en",
        "modified" : 1660897576000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1665303743276213643,
        "uri" : "https://developer.arm.com/documentation/102105/ia-00/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Architecture Reference Manual for A-profile architecture: Known issues",
      "Uri" : "https://developer.arm.com/documentation/102105/ia-00/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102105/ia-00/en",
      "ClickUri" : "https://developer.arm.com/documentation/102105/ia-00/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102105/ia-00/en",
      "Excerpt" : "Arm Architecture Reference Manual for A-profile architecture: Known issues Known issues in Issue I.a This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm Architecture Reference Manual for A-profile architecture: Known issues Known issues in Issue I.a This document is only available in a PDF version. Click Download to view. Arm Architecture ..."
    },
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm Architecture Reference Manual for A-profile architecture: Known issues ",
      "document_number" : "102105",
      "document_version" : "ia-00",
      "content_type" : "Architecture Document",
      "systopparent" : "5320578",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "4ñPIMQhMR8f0Nv02",
      "urihash" : "4ñPIMQhMR8f0Nv02",
      "sysuri" : "https://developer.arm.com/documentation/102105/ia-00/en/pdf/102105_ArmARM_I_a_known_issues_00.pdf",
      "keywords" : "System Design, Hardware Platforms",
      "systransactionid" : 944632,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1660867200000,
      "topparentid" : 5320578,
      "numberofpages" : 31,
      "sysconcepts" : "subsections ; registers ; architecturally UNKNOWN ; equivalent changes ; instructions ; documentation ; arm ; W1C fields ; maintenance instructions ; system failure ; prefetch ; reading ; accessibility pseudocode ; third party ; confidentiality ; conventions",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
      "attachmentparentid" : 5320578,
      "parentitem" : "62ff4928e95b0a633aff8a6a",
      "concepts" : "subsections ; registers ; architecturally UNKNOWN ; equivalent changes ; instructions ; documentation ; arm ; W1C fields ; maintenance instructions ; system failure ; prefetch ; reading ; accessibility pseudocode ; third party ; confidentiality ; conventions",
      "documenttype" : "pdf",
      "isattachment" : "5320578",
      "sysindexeddate" : 1660897630000,
      "permanentid" : "c3094983732cae29ac9cf7b09e791ce86afd5274391de474207c66a827d7",
      "syslanguage" : [ "English" ],
      "itemid" : "62ff4928e95b0a633aff8a6c",
      "transactionid" : 944632,
      "title" : "Arm Architecture Reference Manual for A-profile architecture: Known issues ",
      "subject" : "Monthly publication of known Issues in latest published revision of the Arm Architecture Reference Manual for A-profile architecture.",
      "date" : 1660897630000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102105:ia-00:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Embedded Software Developers", "Software Developers", "Silicon Specialists", "Kernel Developers" ],
      "audience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Embedded Software Developers", "Software Developers", "Silicon Specialists", "Kernel Developers" ],
      "product_quality" : "N/A",
      "sourcetype" : "Push",
      "rowid" : 1660897630252873638,
      "sysisattachment" : "5320578",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5320578,
      "size" : 320570,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62ff4928e95b0a633aff8a6c",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1660897587757,
      "syssubject" : "Monthly publication of known Issues in latest published revision of the Arm Architecture Reference Manual for A-profile architecture.",
      "syssize" : 320570,
      "sysdate" : 1660897630000,
      "topparent" : "5320578",
      "author" : "Arm Ltd.",
      "label_version" : "I.a-00",
      "systopparentid" : 5320578,
      "content_description" : "This document records known issues in the Arm Architecture Reference Manual for A-profile architecture (DDI 0487), Issue I.a.",
      "wordcount" : 1332,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1660897630000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62ff4928e95b0a633aff8a6c",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1660897630252873638,
      "uri" : "https://developer.arm.com/documentation/102105/ia-00/en/pdf/102105_ArmARM_I_a_known_issues_00.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Architecture Reference Manual for A-profile architecture: Known issues",
    "Uri" : "https://developer.arm.com/documentation/102105/ia-00/en/pdf/102105_ArmARM_I_a_known_issues_00.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/102105/ia-00/en/pdf/102105_ArmARM_I_a_known_issues_00.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62ff4928e95b0a633aff8a6c",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102105/ia-00/en/pdf/102105_ArmARM_I_a_known_issues_00.pdf",
    "Excerpt" : "as of 5 August 2022 ... No license, express or implied, by estoppel or otherwise to any intellectual property ... Copyright © 2020, 2022 Arm Limited (or its aﬃliates). All rights reserved.",
    "FirstSentences" : "Arm® Architecture Reference Manual for A-proﬁle architecture Known issues in Issue I.a Non-Conﬁdential Copyright © 2020, 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 00 102105_I. ..."
  }, {
    "title" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues",
    "uri" : "https://developer.arm.com/documentation/102527/ba-03/en/pdf/102527_Armv9_Supplement_B_a_known_issues_03.pdf",
    "printableUri" : "https://developer.arm.com/documentation/102527/ba-03/en/pdf/102527_Armv9_Supplement_B_a_known_issues_03.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62f4de34c3b04f2bd53e1acc",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102527/ba-03/en/pdf/102527_Armv9_Supplement_B_a_known_issues_03.pdf",
    "excerpt" : "Known issues in Issue B.a ... October ... 30 ... November ... 2021 ... 31 January ... 28 ... February ... 29 April ... 31 May ... 22 July ... 2022 ... Conﬁdentiality Change ... Non-Conﬁdential",
    "firstSentences" : "Arm® Architecture Reference Manual Supplement, Armv9-A Known issues in Issue B.a Non-Conﬁdential Copyright © 2021–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 03 102527_B.a_03_en",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 480,
    "percentScore" : 49.29888,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues",
      "uri" : "https://developer.arm.com/documentation/102527/ba-03/en",
      "printableUri" : "https://developer.arm.com/documentation/102527/ba-03/en",
      "clickUri" : "https://developer.arm.com/documentation/102527/ba-03/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102527/ba-03/en",
      "excerpt" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues This document is now RETIRED. For a list of known issues in the Armv9-A Architecture specification, see Arm Architecture ...",
      "firstSentences" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues This document is now RETIRED. For a list of known issues in the Armv9-A Architecture specification, see Arm Architecture ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 480,
      "percentScore" : 49.29888,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues ",
        "document_number" : "102527",
        "document_version" : "ba-03",
        "content_type" : "Architecture Document",
        "systopparent" : "5318799",
        "sysurihash" : "r9QAXxN0XoS2TxLl",
        "urihash" : "r9QAXxN0XoS2TxLl",
        "sysuri" : "https://developer.arm.com/documentation/102527/ba-03/en",
        "systransactionid" : 972286,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1663891200000,
        "topparentid" : 5318799,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1663938921000,
        "sysconcepts" : "architecture ; Armv9",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd" ],
        "concepts" : "architecture ; Armv9",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1663938975000,
        "permanentid" : "0491cdf3640eb49f8b06366a6c5b84e815877420d9e91d86c3652a2368a3",
        "syslanguage" : [ "English" ],
        "itemid" : "632db169e68c6809a6b416e9",
        "transactionid" : 972286,
        "title" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues ",
        "products" : [ "A-Profile", "Armv9-A" ],
        "date" : 1663938975000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "AArch64", "Application Processors", "Arm Architecture System Registers", "Arm Assembly Language", "Armv9", "High Performance Computing (HPC)", "Microcontrollers", "Optimization", "Spectre/Meltdown", "Stack protection", "Virtualization" ],
        "document_id" : "102527:ba-03:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers", "Application Developers" ],
        "audience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers", "Application Developers" ],
        "product_quality" : "N/A",
        "sourcetype" : "Push",
        "rowid" : 1663938975631186790,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 321,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102527/ba-03/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663938952648,
        "syssize" : 321,
        "sysdate" : 1663938975000,
        "haslayout" : "1",
        "topparent" : "5318799",
        "label_version" : "B.a-03",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5318799,
        "navigationhierarchiescategories" : [ "AI/ML", "Cloud to edge, Networking", "HPC", "IoT", "Automotive" ],
        "content_description" : "This document records known issues in the Arm Architecture Reference Manual Supplement, Armv9-A (DDI 0608), Issue B.a.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
        "document_revision" : "2",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663938975000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102527/ba-03/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102527/ba-03/?lang=en",
        "modified" : 1663938921000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663938975631186790,
        "uri" : "https://developer.arm.com/documentation/102527/ba-03/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues",
      "Uri" : "https://developer.arm.com/documentation/102527/ba-03/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102527/ba-03/en",
      "ClickUri" : "https://developer.arm.com/documentation/102527/ba-03/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102527/ba-03/en",
      "Excerpt" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues This document is now RETIRED. For a list of known issues in the Armv9-A Architecture specification, see Arm Architecture ...",
      "FirstSentences" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues This document is now RETIRED. For a list of known issues in the Armv9-A Architecture specification, see Arm Architecture ..."
    }, {
      "title" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues",
      "uri" : "https://developer.arm.com/documentation/102527/ba-03/en/pdf/8325-102527_Armv9_Supplement_B_a_known_issues_03.pdf",
      "printableUri" : "https://developer.arm.com/documentation/102527/ba-03/en/pdf/8325-102527_Armv9_Supplement_B_a_known_issues_03.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/632db16ae68c6809a6b416eb",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102527/ba-03/en/pdf/8325-102527_Armv9_Supplement_B_a_known_issues_03.pdf",
      "excerpt" : "Known issues in Issue B.a ... October ... 30 ... November ... 2021 ... 31 January ... 28 ... February ... 29 April ... 31 May ... 22 July ... 2022 ... Conﬁdentiality Change ... Non-Conﬁdential",
      "firstSentences" : "Arm® Architecture Reference Manual Supplement, Armv9-A Known issues in Issue B.a Non-Conﬁdential Copyright © 2021–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 03 102527_B.a_03_en",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 480,
      "percentScore" : 49.29888,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues",
        "uri" : "https://developer.arm.com/documentation/102527/ba-03/en",
        "printableUri" : "https://developer.arm.com/documentation/102527/ba-03/en",
        "clickUri" : "https://developer.arm.com/documentation/102527/ba-03/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102527/ba-03/en",
        "excerpt" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues This document is now RETIRED. For a list of known issues in the Armv9-A Architecture specification, see Arm Architecture ...",
        "firstSentences" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues This document is now RETIRED. For a list of known issues in the Armv9-A Architecture specification, see Arm Architecture ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues ",
          "document_number" : "102527",
          "document_version" : "ba-03",
          "content_type" : "Architecture Document",
          "systopparent" : "5318799",
          "sysurihash" : "r9QAXxN0XoS2TxLl",
          "urihash" : "r9QAXxN0XoS2TxLl",
          "sysuri" : "https://developer.arm.com/documentation/102527/ba-03/en",
          "systransactionid" : 972286,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.75,
          "published" : 1663891200000,
          "topparentid" : 5318799,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1663938921000,
          "sysconcepts" : "architecture ; Armv9",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd" ],
          "concepts" : "architecture ; Armv9",
          "documenttype" : "html",
          "contentformat" : "PDFOnly",
          "sysindexeddate" : 1663938975000,
          "permanentid" : "0491cdf3640eb49f8b06366a6c5b84e815877420d9e91d86c3652a2368a3",
          "syslanguage" : [ "English" ],
          "itemid" : "632db169e68c6809a6b416e9",
          "transactionid" : 972286,
          "title" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues ",
          "products" : [ "A-Profile", "Armv9-A" ],
          "date" : 1663938975000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "CPU Architectures",
          "navigationhierarchiestopics" : [ "AArch64", "Application Processors", "Arm Architecture System Registers", "Arm Assembly Language", "Armv9", "High Performance Computing (HPC)", "Microcontrollers", "Optimization", "Spectre/Meltdown", "Stack protection", "Virtualization" ],
          "document_id" : "102527:ba-03:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers", "Application Developers" ],
          "audience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers", "Application Developers" ],
          "product_quality" : "N/A",
          "sourcetype" : "Push",
          "rowid" : 1663938975631186790,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 321,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102527/ba-03/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1663938952648,
          "syssize" : 321,
          "sysdate" : 1663938975000,
          "haslayout" : "1",
          "topparent" : "5318799",
          "label_version" : "B.a-03",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5318799,
          "navigationhierarchiescategories" : [ "AI/ML", "Cloud to edge, Networking", "HPC", "IoT", "Automotive" ],
          "content_description" : "This document records known issues in the Arm Architecture Reference Manual Supplement, Armv9-A (DDI 0608), Issue B.a.",
          "wordcount" : 22,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
          "document_revision" : "2",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1663938975000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102527/ba-03/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102527/ba-03/?lang=en",
          "modified" : 1663938921000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1663938975631186790,
          "uri" : "https://developer.arm.com/documentation/102527/ba-03/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues",
        "Uri" : "https://developer.arm.com/documentation/102527/ba-03/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102527/ba-03/en",
        "ClickUri" : "https://developer.arm.com/documentation/102527/ba-03/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102527/ba-03/en",
        "Excerpt" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues This document is now RETIRED. For a list of known issues in the Armv9-A Architecture specification, see Arm Architecture ...",
        "FirstSentences" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues This document is now RETIRED. For a list of known issues in the Armv9-A Architecture specification, see Arm Architecture ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues ",
        "document_number" : "102527",
        "document_version" : "ba-03",
        "content_type" : "Architecture Document",
        "systopparent" : "5318799",
        "sysauthor" : "Arm Ltd.",
        "sysurihash" : "RXñxRvOhCSCWtw7R",
        "urihash" : "RXñxRvOhCSCWtw7R",
        "sysuri" : "https://developer.arm.com/documentation/102527/ba-03/en/pdf/8325-102527_Armv9_Supplement_B_a_known_issues_03.pdf",
        "keywords" : "System Design, Hardware Platforms",
        "systransactionid" : 972286,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1663891200000,
        "topparentid" : 5318799,
        "numberofpages" : 12,
        "sysconcepts" : "trace buffer ; arm ; documentation ; timestamp request ; system failure ; translation ; External Outputs ; meanings ; implementations ; COUNT field ; ETE architecture ; third party ; conventions ; Branch records ; physical offset ; data registers",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd" ],
        "attachmentparentid" : 5318799,
        "parentitem" : "632db169e68c6809a6b416e9",
        "concepts" : "trace buffer ; arm ; documentation ; timestamp request ; system failure ; translation ; External Outputs ; meanings ; implementations ; COUNT field ; ETE architecture ; third party ; conventions ; Branch records ; physical offset ; data registers",
        "documenttype" : "pdf",
        "isattachment" : "5318799",
        "sysindexeddate" : 1663938976000,
        "permanentid" : "d362ab59d4293d36b24822b4fdab89ca023b7eb23b0af8fafd6c8e3213fb",
        "syslanguage" : [ "English" ],
        "itemid" : "632db16ae68c6809a6b416eb",
        "transactionid" : 972286,
        "title" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues ",
        "subject" : "Monthly publication of known Issues in latest published revision of the Arm Architecture Reference Manual Supplement, Armv9-A.",
        "date" : 1663938976000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102527:ba-03:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers", "Application Developers" ],
        "audience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers", "Application Developers" ],
        "product_quality" : "N/A",
        "sourcetype" : "Push",
        "rowid" : 1663938976087409956,
        "sysisattachment" : "5318799",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 5318799,
        "size" : 201572,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/632db16ae68c6809a6b416eb",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663938954486,
        "syssubject" : "Monthly publication of known Issues in latest published revision of the Arm Architecture Reference Manual Supplement, Armv9-A.",
        "syssize" : 201572,
        "sysdate" : 1663938976000,
        "topparent" : "5318799",
        "author" : "Arm Ltd.",
        "label_version" : "B.a-03",
        "systopparentid" : 5318799,
        "content_description" : "This document records known issues in the Arm Architecture Reference Manual Supplement, Armv9-A (DDI 0608), Issue B.a.",
        "wordcount" : 668,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663938976000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/632db16ae68c6809a6b416eb",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663938976087409956,
        "uri" : "https://developer.arm.com/documentation/102527/ba-03/en/pdf/8325-102527_Armv9_Supplement_B_a_known_issues_03.pdf",
        "syscollection" : "default"
      },
      "Title" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues",
      "Uri" : "https://developer.arm.com/documentation/102527/ba-03/en/pdf/8325-102527_Armv9_Supplement_B_a_known_issues_03.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/102527/ba-03/en/pdf/8325-102527_Armv9_Supplement_B_a_known_issues_03.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/632db16ae68c6809a6b416eb",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102527/ba-03/en/pdf/8325-102527_Armv9_Supplement_B_a_known_issues_03.pdf",
      "Excerpt" : "Known issues in Issue B.a ... October ... 30 ... November ... 2021 ... 31 January ... 28 ... February ... 29 April ... 31 May ... 22 July ... 2022 ... Conﬁdentiality Change ... Non-Conﬁdential",
      "FirstSentences" : "Arm® Architecture Reference Manual Supplement, Armv9-A Known issues in Issue B.a Non-Conﬁdential Copyright © 2021–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 03 102527_B.a_03_en"
    } ],
    "totalNumberOfChildResults" : 3,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues ",
      "document_number" : "102527",
      "document_version" : "ba-03",
      "content_type" : "Architecture Document",
      "systopparent" : "5318799",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "fpTCdñvXUrEmgHs0",
      "urihash" : "fpTCdñvXUrEmgHs0",
      "sysuri" : "https://developer.arm.com/documentation/102527/ba-03/en/pdf/102527_Armv9_Supplement_B_a_known_issues_03.pdf",
      "keywords" : "System Design, Hardware Platforms",
      "systransactionid" : 940707,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1660176000000,
      "topparentid" : 5318799,
      "numberofpages" : 12,
      "sysconcepts" : "trace buffer ; arm ; documentation ; timestamp request ; system failure ; translation ; External Outputs ; meanings ; implementations ; COUNT field ; ETE architecture ; third party ; conventions ; Branch records ; physical offset ; data registers",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd" ],
      "attachmentparentid" : 5318799,
      "parentitem" : "62f4de34c3b04f2bd53e1aca",
      "concepts" : "trace buffer ; arm ; documentation ; timestamp request ; system failure ; translation ; External Outputs ; meanings ; implementations ; COUNT field ; ETE architecture ; third party ; conventions ; Branch records ; physical offset ; data registers",
      "documenttype" : "pdf",
      "isattachment" : "5318799",
      "sysindexeddate" : 1660214865000,
      "permanentid" : "738e950fd5b5eb6a4c031ff071d51155637d159df8a10a1617d913c32c97",
      "syslanguage" : [ "English" ],
      "itemid" : "62f4de34c3b04f2bd53e1acc",
      "transactionid" : 940707,
      "title" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues ",
      "subject" : "Monthly publication of known Issues in latest published revision of the Arm Architecture Reference Manual Supplement, Armv9-A.",
      "date" : 1660214865000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102527:ba-03:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers", "Application Developers" ],
      "audience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers", "Application Developers" ],
      "product_quality" : "N/A",
      "sourcetype" : "Push",
      "rowid" : 1660214865011350019,
      "sysisattachment" : "5318799",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5318799,
      "size" : 201572,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62f4de34c3b04f2bd53e1acc",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1660214846045,
      "syssubject" : "Monthly publication of known Issues in latest published revision of the Arm Architecture Reference Manual Supplement, Armv9-A.",
      "syssize" : 201572,
      "sysdate" : 1660214865000,
      "topparent" : "5318799",
      "author" : "Arm Ltd.",
      "label_version" : "B.a-03",
      "systopparentid" : 5318799,
      "content_description" : "This document records known issues in the Arm Architecture Reference Manual Supplement, Armv9-A (DDI 0608), Issue B.a.",
      "wordcount" : 668,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1660214865000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62f4de34c3b04f2bd53e1acc",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1660214865011350019,
      "uri" : "https://developer.arm.com/documentation/102527/ba-03/en/pdf/102527_Armv9_Supplement_B_a_known_issues_03.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues",
    "Uri" : "https://developer.arm.com/documentation/102527/ba-03/en/pdf/102527_Armv9_Supplement_B_a_known_issues_03.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/102527/ba-03/en/pdf/102527_Armv9_Supplement_B_a_known_issues_03.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62f4de34c3b04f2bd53e1acc",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102527/ba-03/en/pdf/102527_Armv9_Supplement_B_a_known_issues_03.pdf",
    "Excerpt" : "Known issues in Issue B.a ... October ... 30 ... November ... 2021 ... 31 January ... 28 ... February ... 29 April ... 31 May ... 22 July ... 2022 ... Conﬁdentiality Change ... Non-Conﬁdential",
    "FirstSentences" : "Arm® Architecture Reference Manual Supplement, Armv9-A Known issues in Issue B.a Non-Conﬁdential Copyright © 2021–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 03 102527_B.a_03_en"
  }, {
    "title" : "Arm Architecture Reference Manual for A-profile architecture: Known issues",
    "uri" : "https://developer.arm.com/documentation/102105/ha-06/en/pdf/102105_ArmARM_H_a_known_issues_06.pdf",
    "printableUri" : "https://developer.arm.com/documentation/102105/ha-06/en/pdf/102105_ArmARM_H_a_known_issues_06.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62f4d062e95b0a633aff7ad7",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102105/ha-06/en/pdf/102105_ArmARM_H_a_known_issues_06.pdf",
    "excerpt" : "30 June ... 22 July 2022 ... Conﬁdentiality Change ... Non-Conﬁdential ... Proprietary Notice ... Known Issues in Arm® Architecture Reference Manual, Issue F.c, as of 18 December 2020",
    "firstSentences" : "Arm® Architecture Reference Manual for A-proﬁle architecture Known issues in Issue H.a Non-Conﬁdential Copyright © 2020, 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 06 102105_H. ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 480,
    "percentScore" : 49.29888,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Architecture Reference Manual for A-profile architecture: Known issues",
      "uri" : "https://developer.arm.com/documentation/102105/ha-06/en",
      "printableUri" : "https://developer.arm.com/documentation/102105/ha-06/en",
      "clickUri" : "https://developer.arm.com/documentation/102105/ha-06/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102105/ha-06/en",
      "excerpt" : "Arm Architecture Reference Manual for A-profile architecture: Known issues Known issues in Issue H.a This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm Architecture Reference Manual for A-profile architecture: Known issues Known issues in Issue H.a This document is only available in a PDF version. Click Download to view. Arm Architecture ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Architecture Reference Manual for A-profile architecture: Known issues ",
        "document_number" : "102105",
        "document_version" : "ha-06",
        "content_type" : "Architecture Document",
        "systopparent" : "5318795",
        "sysurihash" : "5qIBc8STjocKsyZZ",
        "urihash" : "5qIBc8STjocKsyZZ",
        "sysuri" : "https://developer.arm.com/documentation/102105/ha-06/en",
        "systransactionid" : 944632,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1660176000000,
        "topparentid" : 5318795,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1660211298000,
        "sysconcepts" : "architecture",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "concepts" : "architecture",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1660897630000,
        "permanentid" : "689b879932dfb10f80bda8b0d81bd0a9516d1734551fecaec10f83c211d9",
        "syslanguage" : [ "English" ],
        "itemid" : "62f4d062e95b0a633aff7ad5",
        "transactionid" : 944632,
        "title" : "Arm Architecture Reference Manual for A-profile architecture: Known issues ",
        "products" : [ "A-Profile", "Armv9-A", "Armv8-A" ],
        "date" : 1660897630000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Arm Architecture System Registers", "Arm Assembly Language", "Application Processors", "Armv8", "Armv9", "High Performance Computing (HPC)", "Microcontrollers", "Optimization", "Spectre/Meltdown", "Virtualization", "Stack protection" ],
        "document_id" : "102105:ha-06:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Embedded Software Developers", "Software Developers", "Silicon Specialists", "Kernel Developers" ],
        "audience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Embedded Software Developers", "Software Developers", "Silicon Specialists", "Kernel Developers" ],
        "product_quality" : "N/A",
        "sourcetype" : "Push",
        "rowid" : 1660897630364177415,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 257,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102105/ha-06/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1660897587761,
        "syssize" : 257,
        "sysdate" : 1660897630000,
        "haslayout" : "1",
        "topparent" : "5318795",
        "label_version" : "H.a-06",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5318795,
        "navigationhierarchiescategories" : [ "AI/ML", "Automotive", "Cloud to edge, Networking", "IoT", "HPC" ],
        "content_description" : "This document records known issues in the Arm Architecture Reference Manual for A-profile architecture (DDI 0487), Issue H.a.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1660897630000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102105/ha-06/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102105/ha-06/?lang=en",
        "modified" : 1660211298000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1660897630364177415,
        "uri" : "https://developer.arm.com/documentation/102105/ha-06/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Architecture Reference Manual for A-profile architecture: Known issues",
      "Uri" : "https://developer.arm.com/documentation/102105/ha-06/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102105/ha-06/en",
      "ClickUri" : "https://developer.arm.com/documentation/102105/ha-06/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102105/ha-06/en",
      "Excerpt" : "Arm Architecture Reference Manual for A-profile architecture: Known issues Known issues in Issue H.a This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm Architecture Reference Manual for A-profile architecture: Known issues Known issues in Issue H.a This document is only available in a PDF version. Click Download to view. Arm Architecture ..."
    },
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm Architecture Reference Manual for A-profile architecture: Known issues ",
      "document_number" : "102105",
      "document_version" : "ha-06",
      "content_type" : "Architecture Document",
      "systopparent" : "5318795",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "XdtdJGpQbiF5DPI0",
      "urihash" : "XdtdJGpQbiF5DPI0",
      "sysuri" : "https://developer.arm.com/documentation/102105/ha-06/en/pdf/102105_ArmARM_H_a_known_issues_06.pdf",
      "keywords" : "System Design, Hardware Platforms",
      "systransactionid" : 940674,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1660176000000,
      "topparentid" : 5318795,
      "numberofpages" : 106,
      "sysconcepts" : "instructions ; reads ; registers ; subsection ; translations ; Allocation tags ; equivalent changes ; Exception level ; translation regime ; implementations ; sampled operation ; control registers ; Watchpoint exceptions ; exceptions ; profiling buffer ; asynchronous exceptions",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
      "attachmentparentid" : 5318795,
      "parentitem" : "62f4d062e95b0a633aff7ad5",
      "concepts" : "instructions ; reads ; registers ; subsection ; translations ; Allocation tags ; equivalent changes ; Exception level ; translation regime ; implementations ; sampled operation ; control registers ; Watchpoint exceptions ; exceptions ; profiling buffer ; asynchronous exceptions",
      "documenttype" : "pdf",
      "isattachment" : "5318795",
      "sysindexeddate" : 1660211343000,
      "permanentid" : "97a60f9410db436972e631f6c1eb87b2651c7984877fae0f747d0080acac",
      "syslanguage" : [ "English" ],
      "itemid" : "62f4d062e95b0a633aff7ad7",
      "transactionid" : 940674,
      "title" : "Arm Architecture Reference Manual for A-profile architecture: Known issues ",
      "subject" : "Monthly publication of known Issues in latest published revision of the Arm Architecture Reference Manual for A-profile architecture.",
      "date" : 1660211343000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102105:ha-06:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Embedded Software Developers", "Software Developers", "Silicon Specialists", "Kernel Developers" ],
      "audience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Embedded Software Developers", "Software Developers", "Silicon Specialists", "Kernel Developers" ],
      "product_quality" : "N/A",
      "sourcetype" : "Push",
      "rowid" : 1660211343170145328,
      "sysisattachment" : "5318795",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5318795,
      "size" : 714109,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62f4d062e95b0a633aff7ad7",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1660211309754,
      "syssubject" : "Monthly publication of known Issues in latest published revision of the Arm Architecture Reference Manual for A-profile architecture.",
      "syssize" : 714109,
      "sysdate" : 1660211343000,
      "topparent" : "5318795",
      "author" : "Arm Ltd.",
      "label_version" : "H.a-06",
      "systopparentid" : 5318795,
      "content_description" : "This document records known issues in the Arm Architecture Reference Manual for A-profile architecture (DDI 0487), Issue H.a.",
      "wordcount" : 2732,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1660211343000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62f4d062e95b0a633aff7ad7",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1660211343170145328,
      "uri" : "https://developer.arm.com/documentation/102105/ha-06/en/pdf/102105_ArmARM_H_a_known_issues_06.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Architecture Reference Manual for A-profile architecture: Known issues",
    "Uri" : "https://developer.arm.com/documentation/102105/ha-06/en/pdf/102105_ArmARM_H_a_known_issues_06.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/102105/ha-06/en/pdf/102105_ArmARM_H_a_known_issues_06.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62f4d062e95b0a633aff7ad7",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102105/ha-06/en/pdf/102105_ArmARM_H_a_known_issues_06.pdf",
    "Excerpt" : "30 June ... 22 July 2022 ... Conﬁdentiality Change ... Non-Conﬁdential ... Proprietary Notice ... Known Issues in Arm® Architecture Reference Manual, Issue F.c, as of 18 December 2020",
    "FirstSentences" : "Arm® Architecture Reference Manual for A-proﬁle architecture Known issues in Issue H.a Non-Conﬁdential Copyright © 2020, 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 06 102105_H. ..."
  }, {
    "title" : "DCPS1: Debug Change PE State to EL1.",
    "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/DCPS1--Debug-Change-PE-State-to-EL1-",
    "printableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/DCPS1--Debug-Change-PE-State-to-EL1-",
    "clickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/DCPS1--Debug-Change-PE-State-to-EL1-?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/DCPS1--Debug-Change-PE-State-to-EL1-",
    "excerpt" : "For more information on the operation of the DCPS<n> instructions, see DCPS. T1 15 14 13 12 11 10 9 ... \\/\\/ Update EDSCR PE state flags DCPS1: Debug Change PE State to EL1. Armv8-AArmv9-A",
    "firstSentences" : "DCPS1 Debug Change PE State to EL1 allows the debugger to move the PE into EL1 from EL0 or to a specific mode at the current Exception level. DCPS1 is undefined if any of: The PE is in Non-debug ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 480,
    "percentScore" : 49.29888,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm A-profile A32/T32 Instruction Set Architecture",
      "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en",
      "excerpt" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set ...",
      "firstSentences" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set Architecture ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm A-profile A32/T32 Instruction Set Architecture ",
        "document_number" : "ddi0597",
        "document_version" : "2022-06",
        "content_type" : "Architecture Document",
        "systopparent" : "5308497",
        "sysurihash" : "L2e1Ow7haUqvr5Xf",
        "urihash" : "L2e1Ow7haUqvr5Xf",
        "sysuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "systransactionid" : 981302,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1657279632000,
        "topparentid" : 5308497,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1657645330000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "documenttype" : "html",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1664979270000,
        "permanentid" : "a44fee2c82c193bac7c517bf7f23bea8705ee364f758493f853476fbff03",
        "syslanguage" : [ "English" ],
        "itemid" : "62cda91231ea212bb6626783",
        "transactionid" : 981302,
        "title" : "Arm A-profile A32/T32 Instruction Set Architecture ",
        "products" : [ "Armv9-A", "Armv8-A" ],
        "date" : 1664979270000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "ddi0597:2022-06:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1664979270777063559,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 208,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1664979262209,
        "syssize" : 208,
        "sysdate" : 1664979270000,
        "haslayout" : "1",
        "topparent" : "5308497",
        "label_version" : "2022-06",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5308497,
        "content_description" : "This document provides descriptions in HTML format for the A-profile A32 and T32 Instruction Set Architecture.",
        "wordcount" : 21,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1664979270000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0597/2022-06/?lang=en",
        "modified" : 1658750610000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1664979270777063559,
        "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "syscollection" : "default"
      },
      "Title" : "Arm A-profile A32/T32 Instruction Set Architecture",
      "Uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en",
      "Excerpt" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set ...",
      "FirstSentences" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set Architecture ..."
    },
    "childResults" : [ {
      "title" : "Unconditional instructions",
      "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/A32-Instructions-by-Encoding/Unconditional-instructions",
      "printableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/A32-Instructions-by-Encoding/Unconditional-instructions",
      "clickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/A32-Instructions-by-Encoding/Unconditional-instructions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en/A32-Instructions-by-Encoding/Unconditional-instructions",
      "excerpt" : "of different lengths. ... encodings Barriers These instructions are under Memory hints and barriers. ... 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 ...",
      "firstSentences" : "Unconditional instructions These instructions are under the top-level. 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 11110 op0 op1 Decode fields Instruction ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 480,
      "percentScore" : 49.29888,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm A-profile A32/T32 Instruction Set Architecture",
        "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "excerpt" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set ...",
        "firstSentences" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set Architecture ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm A-profile A32/T32 Instruction Set Architecture ",
          "document_number" : "ddi0597",
          "document_version" : "2022-06",
          "content_type" : "Architecture Document",
          "systopparent" : "5308497",
          "sysurihash" : "L2e1Ow7haUqvr5Xf",
          "urihash" : "L2e1Ow7haUqvr5Xf",
          "sysuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
          "systransactionid" : 981302,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.75,
          "published" : 1657279632000,
          "topparentid" : 5308497,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1657645330000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1664979270000,
          "permanentid" : "a44fee2c82c193bac7c517bf7f23bea8705ee364f758493f853476fbff03",
          "syslanguage" : [ "English" ],
          "itemid" : "62cda91231ea212bb6626783",
          "transactionid" : 981302,
          "title" : "Arm A-profile A32/T32 Instruction Set Architecture ",
          "products" : [ "Armv9-A", "Armv8-A" ],
          "date" : 1664979270000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "ddi0597:2022-06:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "product_quality" : "BET",
          "sourcetype" : "Push",
          "rowid" : 1664979270777063559,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 208,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1664979262209,
          "syssize" : 208,
          "sysdate" : 1664979270000,
          "haslayout" : "1",
          "topparent" : "5308497",
          "label_version" : "2022-06",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5308497,
          "content_description" : "This document provides descriptions in HTML format for the A-profile A32 and T32 Instruction Set Architecture.",
          "wordcount" : 21,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
          "document_revision" : "1",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1664979270000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0597/2022-06/?lang=en",
          "modified" : 1658750610000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1664979270777063559,
          "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
          "syscollection" : "default"
        },
        "Title" : "Arm A-profile A32/T32 Instruction Set Architecture",
        "Uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "Excerpt" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set ...",
        "FirstSentences" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set Architecture ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Unconditional instructions ",
        "document_number" : "ddi0597",
        "document_version" : "2022-06",
        "content_type" : "Architecture Document",
        "systopparent" : "5308497",
        "sysurihash" : "g5m1J61ssQMDañlh",
        "urihash" : "g5m1J61ssQMDañlh",
        "sysuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/A32-Instructions-by-Encoding/Unconditional-instructions",
        "systransactionid" : 924305,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1657279632000,
        "topparentid" : 5308497,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1657645330000,
        "sysconcepts" : "Advanced SIMD ; barriers ; Miscellaneous ; registers ; lengths ; modified immediate ; op2 op3 ; scalar ; Change Process State ; structure load ; Memory hints ; Instruction details ; op1 ; op0 ; lanes ; VST1",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "attachmentparentid" : 5308497,
        "parentitem" : "62cda91231ea212bb6626783",
        "concepts" : "Advanced SIMD ; barriers ; Miscellaneous ; registers ; lengths ; modified immediate ; op2 op3 ; scalar ; Change Process State ; structure load ; Memory hints ; Instruction details ; op1 ; op0 ; lanes ; VST1",
        "documenttype" : "html",
        "isattachment" : "5308497",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1658750730000,
        "permanentid" : "01e3e0ddff6eb7fb4e25b76d4fbf425170b5e872c8fa5e4d236cdac5b6ff",
        "syslanguage" : [ "English" ],
        "itemid" : "62cda92c31ea212bb662704f",
        "transactionid" : 924305,
        "title" : "Unconditional instructions ",
        "products" : [ "Armv9-A", "Armv8-A" ],
        "date" : 1658750730000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "ddi0597:2022-06:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1658750730878225634,
        "sysisattachment" : "5308497",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 5308497,
        "size" : 21767,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/A32-Instructions-by-Encoding/Unconditional-instructions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658750642268,
        "syssize" : 21767,
        "sysdate" : 1658750730000,
        "haslayout" : "1",
        "topparent" : "5308497",
        "label_version" : "2022-06",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5308497,
        "content_description" : "This document provides descriptions in HTML format for the A-profile A32 and T32 Instruction Set Architecture.",
        "wordcount" : 429,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658750730000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/A32-Instructions-by-Encoding/Unconditional-instructions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0597/2022-06/A32-Instructions-by-Encoding/Unconditional-instructions?lang=en",
        "modified" : 1658750610000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1658750730878225634,
        "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/A32-Instructions-by-Encoding/Unconditional-instructions",
        "syscollection" : "default"
      },
      "Title" : "Unconditional instructions",
      "Uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/A32-Instructions-by-Encoding/Unconditional-instructions",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/A32-Instructions-by-Encoding/Unconditional-instructions",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/A32-Instructions-by-Encoding/Unconditional-instructions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en/A32-Instructions-by-Encoding/Unconditional-instructions",
      "Excerpt" : "of different lengths. ... encodings Barriers These instructions are under Memory hints and barriers. ... 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 ...",
      "FirstSentences" : "Unconditional instructions These instructions are under the top-level. 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 11110 op0 op1 Decode fields Instruction ..."
    }, {
      "title" : "ADC, ADCS (immediate): Add with Carry (immediate).",
      "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ADC--ADCS--immediate---Add-with-Carry--immediate--",
      "printableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ADC--ADCS--immediate---Add-with-Carry--immediate--",
      "clickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/ADC--ADCS--immediate---Add-with-Carry--immediate--?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ADC--ADCS--immediate---Add-with-Carry--immediate--",
      "excerpt" : "For the ADCS variant, the instruction performs an exception return, that restores PSTATE ... See Modified immediate constants in T32 instructions for the range of values. ... Armv8-AArmv9-A",
      "firstSentences" : "ADC, ADCS (immediate) Add with Carry (immediate) adds an immediate value and the Carry flag value to a register value, and writes the result to the destination register. If the destination ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 480,
      "percentScore" : 49.29888,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm A-profile A32/T32 Instruction Set Architecture",
        "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "excerpt" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set ...",
        "firstSentences" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set Architecture ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm A-profile A32/T32 Instruction Set Architecture ",
          "document_number" : "ddi0597",
          "document_version" : "2022-06",
          "content_type" : "Architecture Document",
          "systopparent" : "5308497",
          "sysurihash" : "L2e1Ow7haUqvr5Xf",
          "urihash" : "L2e1Ow7haUqvr5Xf",
          "sysuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
          "systransactionid" : 981302,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.75,
          "published" : 1657279632000,
          "topparentid" : 5308497,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1657645330000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1664979270000,
          "permanentid" : "a44fee2c82c193bac7c517bf7f23bea8705ee364f758493f853476fbff03",
          "syslanguage" : [ "English" ],
          "itemid" : "62cda91231ea212bb6626783",
          "transactionid" : 981302,
          "title" : "Arm A-profile A32/T32 Instruction Set Architecture ",
          "products" : [ "Armv9-A", "Armv8-A" ],
          "date" : 1664979270000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "ddi0597:2022-06:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "product_quality" : "BET",
          "sourcetype" : "Push",
          "rowid" : 1664979270777063559,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 208,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1664979262209,
          "syssize" : 208,
          "sysdate" : 1664979270000,
          "haslayout" : "1",
          "topparent" : "5308497",
          "label_version" : "2022-06",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5308497,
          "content_description" : "This document provides descriptions in HTML format for the A-profile A32 and T32 Instruction Set Architecture.",
          "wordcount" : 21,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
          "document_revision" : "1",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1664979270000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0597/2022-06/?lang=en",
          "modified" : 1658750610000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1664979270777063559,
          "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
          "syscollection" : "default"
        },
        "Title" : "Arm A-profile A32/T32 Instruction Set Architecture",
        "Uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "Excerpt" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set ...",
        "FirstSentences" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set Architecture ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ADC, ADCS (immediate): Add with Carry (immediate). ",
        "document_number" : "ddi0597",
        "document_version" : "2022-06",
        "content_type" : "Architecture Document",
        "systopparent" : "5308497",
        "sysurihash" : "IWI1oDV0CXyQeNmj",
        "urihash" : "IWI1oDV0CXyQeNmj",
        "sysuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ADC--ADCS--immediate---Add-with-Carry--immediate--",
        "systransactionid" : 924305,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1657279632000,
        "topparentid" : 5308497,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1657645330000,
        "sysconcepts" : "destination register ; ADCS variant ; instruction ; flags ; immediate ; Arm ; encodings ; Carry ; see Pseudocode ; interworking branch ; exceptions ; execution",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "attachmentparentid" : 5308497,
        "parentitem" : "62cda91231ea212bb6626783",
        "concepts" : "destination register ; ADCS variant ; instruction ; flags ; immediate ; Arm ; encodings ; Carry ; see Pseudocode ; interworking branch ; exceptions ; execution",
        "documenttype" : "html",
        "isattachment" : "5308497",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1658750730000,
        "permanentid" : "4fae0830bc2601873d51006380b5d0e6b300d37fb3c92ccb4d1d0339fe9d",
        "syslanguage" : [ "English" ],
        "itemid" : "62cda91331ea212bb66267b2",
        "transactionid" : 924305,
        "title" : "ADC, ADCS (immediate): Add with Carry (immediate). ",
        "products" : [ "Armv9-A", "Armv8-A" ],
        "date" : 1658750730000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "ddi0597:2022-06:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1658750730763899797,
        "sysisattachment" : "5308497",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 5308497,
        "size" : 4171,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/ADC--ADCS--immediate---Add-with-Carry--immediate--?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658750642252,
        "syssize" : 4171,
        "sysdate" : 1658750730000,
        "haslayout" : "1",
        "topparent" : "5308497",
        "label_version" : "2022-06",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5308497,
        "content_description" : "This document provides descriptions in HTML format for the A-profile A32 and T32 Instruction Set Architecture.",
        "wordcount" : 210,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658750730000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/ADC--ADCS--immediate---Add-with-Carry--immediate--?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0597/2022-06/Base-Instructions/ADC--ADCS--immediate---Add-with-Carry--immediate--?lang=en",
        "modified" : 1658750610000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1658750730763899797,
        "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ADC--ADCS--immediate---Add-with-Carry--immediate--",
        "syscollection" : "default"
      },
      "Title" : "ADC, ADCS (immediate): Add with Carry (immediate).",
      "Uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ADC--ADCS--immediate---Add-with-Carry--immediate--",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ADC--ADCS--immediate---Add-with-Carry--immediate--",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/ADC--ADCS--immediate---Add-with-Carry--immediate--?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/ADC--ADCS--immediate---Add-with-Carry--immediate--",
      "Excerpt" : "For the ADCS variant, the instruction performs an exception return, that restores PSTATE ... See Modified immediate constants in T32 instructions for the range of values. ... Armv8-AArmv9-A",
      "FirstSentences" : "ADC, ADCS (immediate) Add with Carry (immediate) adds an immediate value and the Carry flag value to a register value, and writes the result to the destination register. If the destination ..."
    }, {
      "title" : "AND, ANDS (register-shifted register): Bitwise AND (register-shifted register).",
      "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/AND--ANDS--register-shifted-register---Bitwise-AND--register-shifted-register--",
      "printableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/AND--ANDS--register-shifted-register---Bitwise-AND--register-shifted-register--",
      "clickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/AND--ANDS--register-shifted-register---Bitwise-AND--register-shifted-register--?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/AND--ANDS--register-shifted-register---Bitwise-AND--register-shifted-register--",
      "excerpt" : "<Rm> Is the second general-purpose source register, encoded in the \\\"Rm\\\" field. ... AND, ANDS (register-shifted register): Bitwise AND (register-shifted register). Armv8-AArmv9-A",
      "firstSentences" : "AND, ANDS (register-shifted register) Bitwise AND (register-shifted register) performs a bitwise AND of a register value and a register-shifted register value. It writes the result to the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 480,
      "percentScore" : 49.29888,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm A-profile A32/T32 Instruction Set Architecture",
        "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "excerpt" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set ...",
        "firstSentences" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set Architecture ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm A-profile A32/T32 Instruction Set Architecture ",
          "document_number" : "ddi0597",
          "document_version" : "2022-06",
          "content_type" : "Architecture Document",
          "systopparent" : "5308497",
          "sysurihash" : "L2e1Ow7haUqvr5Xf",
          "urihash" : "L2e1Ow7haUqvr5Xf",
          "sysuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
          "systransactionid" : 981302,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.75,
          "published" : 1657279632000,
          "topparentid" : 5308497,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1657645330000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1664979270000,
          "permanentid" : "a44fee2c82c193bac7c517bf7f23bea8705ee364f758493f853476fbff03",
          "syslanguage" : [ "English" ],
          "itemid" : "62cda91231ea212bb6626783",
          "transactionid" : 981302,
          "title" : "Arm A-profile A32/T32 Instruction Set Architecture ",
          "products" : [ "Armv9-A", "Armv8-A" ],
          "date" : 1664979270000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "ddi0597:2022-06:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "product_quality" : "BET",
          "sourcetype" : "Push",
          "rowid" : 1664979270777063559,
          "navigationhierarchiescontenttype" : "Architecture Document",
          "size" : 208,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1664979262209,
          "syssize" : 208,
          "sysdate" : 1664979270000,
          "haslayout" : "1",
          "topparent" : "5308497",
          "label_version" : "2022-06",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5308497,
          "content_description" : "This document provides descriptions in HTML format for the A-profile A32 and T32 Instruction Set Architecture.",
          "wordcount" : 21,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
          "document_revision" : "1",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1664979270000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0597/2022-06/?lang=en",
          "modified" : 1658750610000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1664979270777063559,
          "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
          "syscollection" : "default"
        },
        "Title" : "Arm A-profile A32/T32 Instruction Set Architecture",
        "Uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en",
        "Excerpt" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set ...",
        "FirstSentences" : "Contents Base Instructions SIMD&FP Instructions A32 Instructions by Encoding T32 Instructions by Encoding Shared Pseudocode Proprietary Notice Arm A-profile A32/T32 Instruction Set Architecture ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AND, ANDS (register-shifted register): Bitwise AND (register-shifted register). ",
        "document_number" : "ddi0597",
        "document_version" : "2022-06",
        "content_type" : "Architecture Document",
        "systopparent" : "5308497",
        "sysurihash" : "sIgmuHZNHVKLaTxu",
        "urihash" : "sIgmuHZNHVKLaTxu",
        "sysuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/AND--ANDS--register-shifted-register---Bitwise-AND--register-shifted-register--",
        "systransactionid" : 924305,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1657279632000,
        "topparentid" : 5308497,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1657645330000,
        "sysconcepts" : "register-shifted register ; flags ; destination ; bitwise ; ANDS ; unpredictable behavior ; UInt ; stype ; instruction ; asynchronous exceptions ; unchanged Operational ; Architectural Constraints ; EncodingSpecificOperations ; ConditionPassed ; DecodeRegShift",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "attachmentparentid" : 5308497,
        "parentitem" : "62cda91231ea212bb6626783",
        "concepts" : "register-shifted register ; flags ; destination ; bitwise ; ANDS ; unpredictable behavior ; UInt ; stype ; instruction ; asynchronous exceptions ; unchanged Operational ; Architectural Constraints ; EncodingSpecificOperations ; ConditionPassed ; DecodeRegShift",
        "documenttype" : "html",
        "isattachment" : "5308497",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1658750727000,
        "permanentid" : "ac096c513610c97ac1cb4d3e39e934675b37100cdec2075cc9dce1453620",
        "syslanguage" : [ "English" ],
        "itemid" : "62cda91431ea212bb66267c9",
        "transactionid" : 924305,
        "title" : "AND, ANDS (register-shifted register): Bitwise AND (register-shifted register). ",
        "products" : [ "Armv9-A", "Armv8-A" ],
        "date" : 1658750727000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "ddi0597:2022-06:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "BET",
        "sourcetype" : "Push",
        "rowid" : 1658750727335225509,
        "sysisattachment" : "5308497",
        "navigationhierarchiescontenttype" : "Architecture Document",
        "sysattachmentparentid" : 5308497,
        "size" : 2411,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/AND--ANDS--register-shifted-register---Bitwise-AND--register-shifted-register--?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658750642174,
        "syssize" : 2411,
        "sysdate" : 1658750727000,
        "haslayout" : "1",
        "topparent" : "5308497",
        "label_version" : "2022-06",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5308497,
        "content_description" : "This document provides descriptions in HTML format for the A-profile A32 and T32 Instruction Set Architecture.",
        "wordcount" : 159,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658750727000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/AND--ANDS--register-shifted-register---Bitwise-AND--register-shifted-register--?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0597/2022-06/Base-Instructions/AND--ANDS--register-shifted-register---Bitwise-AND--register-shifted-register--?lang=en",
        "modified" : 1658750610000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1658750727335225509,
        "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/AND--ANDS--register-shifted-register---Bitwise-AND--register-shifted-register--",
        "syscollection" : "default"
      },
      "Title" : "AND, ANDS (register-shifted register): Bitwise AND (register-shifted register).",
      "Uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/AND--ANDS--register-shifted-register---Bitwise-AND--register-shifted-register--",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/AND--ANDS--register-shifted-register---Bitwise-AND--register-shifted-register--",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/AND--ANDS--register-shifted-register---Bitwise-AND--register-shifted-register--?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/AND--ANDS--register-shifted-register---Bitwise-AND--register-shifted-register--",
      "Excerpt" : "<Rm> Is the second general-purpose source register, encoded in the \\\"Rm\\\" field. ... AND, ANDS (register-shifted register): Bitwise AND (register-shifted register). Armv8-AArmv9-A",
      "FirstSentences" : "AND, ANDS (register-shifted register) Bitwise AND (register-shifted register) performs a bitwise AND of a register value and a register-shifted register value. It writes the result to the ..."
    } ],
    "totalNumberOfChildResults" : 26,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "DCPS1: Debug Change PE State to EL1. ",
      "document_number" : "ddi0597",
      "document_version" : "2022-06",
      "content_type" : "Architecture Document",
      "systopparent" : "5308497",
      "sysurihash" : "DKcmrv2neDI4xfww",
      "urihash" : "DKcmrv2neDI4xfww",
      "sysuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/DCPS1--Debug-Change-PE-State-to-EL1-",
      "systransactionid" : 924305,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1657279632000,
      "topparentid" : 5308497,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1657645330000,
      "sysconcepts" : "using AArch64 ; EL1 ; EL2 ; PE ; tge ; EL0 ; DCPS1 ; EL ; ELUsingAArch32 ; nif EL2Enabled ; decoding required ; Exception level ; HavePANExt ; WriteMode ; instructions ; debugger",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
      "attachmentparentid" : 5308497,
      "parentitem" : "62cda91231ea212bb6626783",
      "concepts" : "using AArch64 ; EL1 ; EL2 ; PE ; tge ; EL0 ; DCPS1 ; EL ; ELUsingAArch32 ; nif EL2Enabled ; decoding required ; Exception level ; HavePANExt ; WriteMode ; instructions ; debugger",
      "documenttype" : "html",
      "isattachment" : "5308497",
      "contentformat" : "HTMLOnly",
      "sysindexeddate" : 1658750731000,
      "permanentid" : "a9c80efccc58e6d4a2d85a86ae863abf00ed549124a9aae499a06982e8f7",
      "syslanguage" : [ "English" ],
      "itemid" : "62cda91531ea212bb662680e",
      "transactionid" : 924305,
      "title" : "DCPS1: Debug Change PE State to EL1. ",
      "products" : [ "Armv9-A", "Armv8-A" ],
      "date" : 1658750731000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Armv9" ],
      "document_id" : "ddi0597:2022-06:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "product_quality" : "BET",
      "sourcetype" : "Push",
      "rowid" : 1658750731694176006,
      "sysisattachment" : "5308497",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5308497,
      "size" : 2706,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/DCPS1--Debug-Change-PE-State-to-EL1-?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1658750642080,
      "syssize" : 2706,
      "sysdate" : 1658750731000,
      "haslayout" : "1",
      "topparent" : "5308497",
      "label_version" : "2022-06",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5308497,
      "content_description" : "This document provides descriptions in HTML format for the A-profile A32 and T32 Instruction Set Architecture.",
      "wordcount" : 137,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1658750731000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/DCPS1--Debug-Change-PE-State-to-EL1-?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0597/2022-06/Base-Instructions/DCPS1--Debug-Change-PE-State-to-EL1-?lang=en",
      "modified" : 1658750610000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1658750731694176006,
      "uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/DCPS1--Debug-Change-PE-State-to-EL1-",
      "syscollection" : "default"
    },
    "Title" : "DCPS1: Debug Change PE State to EL1.",
    "Uri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/DCPS1--Debug-Change-PE-State-to-EL1-",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/DCPS1--Debug-Change-PE-State-to-EL1-",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0597/2022-06/Base-Instructions/DCPS1--Debug-Change-PE-State-to-EL1-?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0597/2022-06/en/Base-Instructions/DCPS1--Debug-Change-PE-State-to-EL1-",
    "Excerpt" : "For more information on the operation of the DCPS<n> instructions, see DCPS. T1 15 14 13 12 11 10 9 ... \\/\\/ Update EDSCR PE state flags DCPS1: Debug Change PE State to EL1. Armv8-AArmv9-A",
    "FirstSentences" : "DCPS1 Debug Change PE State to EL1 allows the debugger to move the PE into EL1 from EL0 or to a specific mode at the current Exception level. DCPS1 is undefined if any of: The PE is in Non-debug ..."
  }, {
    "title" : "Arm Realm Management Extension (RME) System Architecture",
    "uri" : "https://developer.arm.com/documentation/den0129/ac/en/pdf/DEN0129A_c-RME_sys_arch.pdf",
    "printableUri" : "https://developer.arm.com/documentation/den0129/ac/en/pdf/DEN0129A_c-RME_sys_arch.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/6202ab1e965f7d118e3f6262",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0129/ac/en/pdf/DEN0129A_c-RME_sys_arch.pdf",
    "excerpt" : "DAMAGES. ... This document may be translated into other languages for convenience, and you agree ... All rights reserved. Arm Limited. Company 02557590 registered in England. ... ture",
    "firstSentences" : "Document number Document quality Document version Document conﬁdentiality ARM DEN 0129 EAC A.c Non-conﬁdential Arm® Realm Management Extension (RME) System Architecture Copyright © 2021-2022 Arm ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 480,
    "percentScore" : 49.29888,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Realm Management Extension (RME) System Architecture",
      "uri" : "https://developer.arm.com/documentation/den0129/ac/en",
      "printableUri" : "https://developer.arm.com/documentation/den0129/ac/en",
      "clickUri" : "https://developer.arm.com/documentation/den0129/ac/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0129/ac/en",
      "excerpt" : "Arm Realm Management Extension (RME) System Architecture This document is only available in a ... Click Download to view. Arm Realm Management Extension (RME) System Architecture Armv9-A",
      "firstSentences" : "Arm Realm Management Extension (RME) System Architecture This document is only available in a PDF version. Click Download to view. Arm Realm Management Extension (RME) System Architecture Armv9-A",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Realm Management Extension (RME) System Architecture ",
        "document_number" : "den0129",
        "document_version" : "ac",
        "content_type" : "Architecture Document",
        "systopparent" : "5049893",
        "sysurihash" : "ðZwuGzB4wñvH0eqZ",
        "urihash" : "ðZwuGzB4wñvH0eqZ",
        "sysuri" : "https://developer.arm.com/documentation/den0129/ac/en",
        "systransactionid" : 992668,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1644278400000,
        "topparentid" : 5049893,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1644342046000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ede24a5e02d07b276b", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ede24a5e02d07b276b", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec740ee24a5e02d07b276d", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec740ee24a5e02d07b276d", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec7447e24a5e02d07b276f", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec7447e24a5e02d07b276f", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7447e24a5e02d07b2774", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7448e24a5e02d07b2776", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7448e24a5e02d07b2778", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec749de24a5e02d07b277e", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2786", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2788", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c8e24a5e02d07b278a", "5eec7371e24a5e02d07b2752|5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b2799", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b279b", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74efe24a5e02d07b279d", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1665819737000,
        "permanentid" : "09e86503e1540df8cbad1b644a3712bd7ef59429b065def99f8aa5d8f7a3",
        "syslanguage" : [ "English" ],
        "itemid" : "6202ab1e965f7d118e3f6260",
        "transactionid" : 992668,
        "title" : "Arm Realm Management Extension (RME) System Architecture ",
        "products" : [ "AR101", "AR110", "AR115", "AR570", "A-profile", "A-Profile", "ZB328", "Armv9-A", "Armv8-A" ],
        "date" : 1665819735000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Cloud", "Networking" ],
        "document_id" : "den0129:ac:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Kernel Developers" ],
        "audience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Kernel Developers" ],
        "product_quality" : "N/A",
        "sourcetype" : "Push",
        "rowid" : 1665819735679955046,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 195,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0129/ac/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1665819732543,
        "syssize" : 195,
        "sysdate" : 1665819735000,
        "haslayout" : "1",
        "topparent" : "5049893",
        "label_version" : "A.c",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5049893,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking" ],
        "content_description" : "This document describes the required system properties for implementing the Realm Management Extension (RME) functionality.",
        "wordcount" : 21,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|System Architecture|AMBA|AMBA GFB", "System IP|AMBA|AMBA GFB", "Architectures|System Architecture|AMBA|CCIX", "System IP|AMBA|CCIX", "Architectures|System Architecture|AMBA|PCIE", "System IP|AMBA|PCIE", "Architectures|System Architecture|Software Standards|ABI", "Architectures|System Architecture|Software Standards|ACLE", "Architectures|System Architecture|Software Standards|PSCI", "Architectures|System Architecture|Software Standards|SMCCC", "Architectures|System Architecture|Software Standards|SDEI", "Architectures|System Architecture|Software Standards|EBBR", "Architectures|System Architecture|Software Standards|SBBR", "Architectures|System Architecture|Software Standards|TBBR", "Architectures|Architecture security features|Platform security", "Architecture security features|Platform security", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Instruction Sets|Base ISAs|A32", "Architectures|Instruction Sets|Base ISAs|T32", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA GFB", "Architectures|System Architecture|AMBA|CCIX", "Architectures|System Architecture|AMBA|PCIE", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|ABI", "Architectures|System Architecture|Software Standards|ACLE", "Architectures|System Architecture|Software Standards|PSCI", "Architectures|System Architecture|Software Standards|SMCCC", "Architectures|System Architecture|Software Standards|SDEI", "Architectures|System Architecture|Software Standards|EBBR", "Architectures|System Architecture|Software Standards|SBBR", "Architectures|System Architecture|Software Standards|TBBR", "Architectures|Architecture security features", "Architectures|Architecture security features|Platform security", "Architectures|Instruction Sets", "Architectures|Instruction Sets|Base ISAs", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Instruction Sets|Base ISAs|A32", "Architectures|Instruction Sets|Base ISAs|T32" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1665819737000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0129/ac/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0129/ac/?lang=en",
        "modified" : 1652109816000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1665819735679955046,
        "uri" : "https://developer.arm.com/documentation/den0129/ac/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Realm Management Extension (RME) System Architecture",
      "Uri" : "https://developer.arm.com/documentation/den0129/ac/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0129/ac/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0129/ac/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0129/ac/en",
      "Excerpt" : "Arm Realm Management Extension (RME) System Architecture This document is only available in a ... Click Download to view. Arm Realm Management Extension (RME) System Architecture Armv9-A",
      "FirstSentences" : "Arm Realm Management Extension (RME) System Architecture This document is only available in a PDF version. Click Download to view. Arm Realm Management Extension (RME) System Architecture Armv9-A"
    },
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm Realm Management Extension (RME) System Architecture ",
      "document_number" : "den0129",
      "document_version" : "ac",
      "content_type" : "Architecture Document",
      "systopparent" : "5049893",
      "sysurihash" : "lE1pz5kGq1wð3ut8",
      "urihash" : "lE1pz5kGq1wð3ut8",
      "sysuri" : "https://developer.arm.com/documentation/den0129/ac/en/pdf/DEN0129A_c-RME_sys_arch.pdf",
      "systransactionid" : 909991,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1644278400000,
      "topparentid" : 5049893,
      "numberofpages" : 68,
      "sysconcepts" : "implementations ; Trusted subsystems ; physical address ; functionality ; non-idempotent locations ; completer-side ; RME system ; Security states ; requesters ; address spaces ; accesses ; Arm CCA ; measurements ; configuration ; arm ; informative statements",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ede24a5e02d07b276b", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ede24a5e02d07b276b", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec740ee24a5e02d07b276d", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec740ee24a5e02d07b276d", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec7447e24a5e02d07b276f", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec7447e24a5e02d07b276f", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7447e24a5e02d07b2774", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7448e24a5e02d07b2776", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7448e24a5e02d07b2778", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec7470e24a5e02d07b277c", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec749de24a5e02d07b277e", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2786", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c7e24a5e02d07b2788", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772|5eec74c8e24a5e02d07b278a", "5eec7371e24a5e02d07b2752|5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b2799", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74eee24a5e02d07b279b", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74eee24a5e02d07b2798|5eec74efe24a5e02d07b279d", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
      "attachmentparentid" : 5049893,
      "parentitem" : "6202ab1e965f7d118e3f6260",
      "concepts" : "implementations ; Trusted subsystems ; physical address ; functionality ; non-idempotent locations ; completer-side ; RME system ; Security states ; requesters ; address spaces ; accesses ; Arm CCA ; measurements ; configuration ; arm ; informative statements",
      "documenttype" : "pdf",
      "isattachment" : "5049893",
      "sysindexeddate" : 1656405334000,
      "permanentid" : "c0b23af14b7714c563f42fd9d111bac878a572615fc9c227e3e3e2769c2f",
      "syslanguage" : [ "English" ],
      "itemid" : "6202ab1e965f7d118e3f6262",
      "transactionid" : 909991,
      "title" : "Arm Realm Management Extension (RME) System Architecture ",
      "date" : 1656405334000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "den0129:ac:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Kernel Developers" ],
      "audience" : [ "Architects", "Hardware Engineers", "Verification Engineers", "Firmware Engineers", "Linux Developers", "Software Developers", "Kernel Developers" ],
      "product_quality" : "N/A",
      "sourcetype" : "Push",
      "rowid" : 1656405334346210485,
      "sysisattachment" : "5049893",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5049893,
      "size" : 447390,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/6202ab1e965f7d118e3f6262",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1656405322353,
      "syssize" : 447390,
      "sysdate" : 1656405334000,
      "topparent" : "5049893",
      "label_version" : "A.c",
      "systopparentid" : 5049893,
      "content_description" : "This document describes the required system properties for implementing the Realm Management Extension (RME) functionality.",
      "wordcount" : 2042,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|System Architecture|AMBA|AMBA GFB", "System IP|AMBA|AMBA GFB", "Architectures|System Architecture|AMBA|CCIX", "System IP|AMBA|CCIX", "Architectures|System Architecture|AMBA|PCIE", "System IP|AMBA|PCIE", "Architectures|System Architecture|Software Standards|ABI", "Architectures|System Architecture|Software Standards|ACLE", "Architectures|System Architecture|Software Standards|PSCI", "Architectures|System Architecture|Software Standards|SMCCC", "Architectures|System Architecture|Software Standards|SDEI", "Architectures|System Architecture|Software Standards|EBBR", "Architectures|System Architecture|Software Standards|SBBR", "Architectures|System Architecture|Software Standards|TBBR", "Architectures|Architecture security features|Platform security", "Architecture security features|Platform security", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Instruction Sets|Base ISAs|A32", "Architectures|Instruction Sets|Base ISAs|T32", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA GFB", "Architectures|System Architecture|AMBA|CCIX", "Architectures|System Architecture|AMBA|PCIE", "Architectures|System Architecture|Software Standards", "Architectures|System Architecture|Software Standards|ABI", "Architectures|System Architecture|Software Standards|ACLE", "Architectures|System Architecture|Software Standards|PSCI", "Architectures|System Architecture|Software Standards|SMCCC", "Architectures|System Architecture|Software Standards|SDEI", "Architectures|System Architecture|Software Standards|EBBR", "Architectures|System Architecture|Software Standards|SBBR", "Architectures|System Architecture|Software Standards|TBBR", "Architectures|Architecture security features", "Architectures|Architecture security features|Platform security", "Architectures|Instruction Sets", "Architectures|Instruction Sets|Base ISAs", "Architectures|Instruction Sets|Base ISAs|A64", "Architectures|Instruction Sets|Base ISAs|A32", "Architectures|Instruction Sets|Base ISAs|T32" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1656405334000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/6202ab1e965f7d118e3f6262",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1656405334346210485,
      "uri" : "https://developer.arm.com/documentation/den0129/ac/en/pdf/DEN0129A_c-RME_sys_arch.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Realm Management Extension (RME) System Architecture",
    "Uri" : "https://developer.arm.com/documentation/den0129/ac/en/pdf/DEN0129A_c-RME_sys_arch.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/den0129/ac/en/pdf/DEN0129A_c-RME_sys_arch.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/6202ab1e965f7d118e3f6262",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0129/ac/en/pdf/DEN0129A_c-RME_sys_arch.pdf",
    "Excerpt" : "DAMAGES. ... This document may be translated into other languages for convenience, and you agree ... All rights reserved. Arm Limited. Company 02557590 registered in England. ... ture",
    "FirstSentences" : "Document number Document quality Document version Document conﬁdentiality ARM DEN 0129 EAC A.c Non-conﬁdential Arm® Realm Management Extension (RME) System Architecture Copyright © 2021-2022 Arm ..."
  }, {
    "title" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues",
    "uri" : "https://developer.arm.com/documentation/102527/ba-02/en/pdf/102527_Armv9_Supplement_B_a_known_issues_02.pdf",
    "printableUri" : "https://developer.arm.com/documentation/102527/ba-02/en/pdf/102527_Armv9_Supplement_B_a_known_issues_02.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62a753ebb334256d9ea8b52c",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102527/ba-02/en/pdf/102527_Armv9_Supplement_B_a_known_issues_02.pdf",
    "excerpt" : "October ... 30 ... November ... 2021 ... 31 January ... 28 ... February ... 29 April ... 31 May ... 2022 ... Conﬁdentiality Change ... Non-Conﬁdential ... Armv9-A, Issue A.a, as of 14 May 2021",
    "firstSentences" : "Arm® Architecture Reference Manual Supplement, Armv9-A Known issues in Issue B.a Non-Conﬁdential Copyright © 2021–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 02 102527_B.a_02_en",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 480,
    "percentScore" : 49.29888,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues",
      "uri" : "https://developer.arm.com/documentation/102527/ba-02/en",
      "printableUri" : "https://developer.arm.com/documentation/102527/ba-02/en",
      "clickUri" : "https://developer.arm.com/documentation/102527/ba-02/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102527/ba-02/en",
      "excerpt" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues Known issues in Issue B.a This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues Known issues in Issue B.a This document is only available in a PDF version. Click Download to view. Arm Architecture Reference ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues ",
        "document_number" : "102527",
        "document_version" : "ba-02",
        "content_type" : "Architecture Document",
        "systopparent" : "5280262",
        "sysurihash" : "VrðgñRN0XoRXxUnY",
        "urihash" : "VrðgñRN0XoRXxUnY",
        "sysuri" : "https://developer.arm.com/documentation/102527/ba-02/en",
        "systransactionid" : 972286,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1655078400000,
        "topparentid" : 5280262,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1655133163000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1663938975000,
        "permanentid" : "b4921eb2843a8902b6e36de33eef947489658ff8127246bcba39d855180a",
        "syslanguage" : [ "English" ],
        "itemid" : "62a753ebb334256d9ea8b52a",
        "transactionid" : 972286,
        "title" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues ",
        "products" : [ "A-Profile", "Armv9-A" ],
        "date" : 1663938975000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "CPU Architectures",
        "navigationhierarchiestopics" : [ "AArch64", "Application Processors", "Arm Architecture System Registers", "Arm Assembly Language", "Armv9", "High Performance Computing (HPC)", "Microcontrollers", "Optimization", "Spectre/Meltdown", "Stack protection", "Virtualization" ],
        "document_id" : "102527:ba-02:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers", "Application Developers" ],
        "audience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers", "Application Developers" ],
        "product_quality" : "N/A",
        "sourcetype" : "Push",
        "rowid" : 1663938975574752589,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 241,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102527/ba-02/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663938954482,
        "syssize" : 241,
        "sysdate" : 1663938975000,
        "haslayout" : "1",
        "topparent" : "5280262",
        "label_version" : "B.a-02",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5280262,
        "navigationhierarchiescategories" : [ "Architecture products" ],
        "content_description" : "This document records known issues in the Arm Architecture Reference Manual Supplement, Armv9-A (DDI 0608), Issue B.a.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
        "document_revision" : "1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663938975000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102527/ba-02/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102527/ba-02/?lang=en",
        "modified" : 1656495390000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1663938975574752589,
        "uri" : "https://developer.arm.com/documentation/102527/ba-02/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues",
      "Uri" : "https://developer.arm.com/documentation/102527/ba-02/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102527/ba-02/en",
      "ClickUri" : "https://developer.arm.com/documentation/102527/ba-02/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102527/ba-02/en",
      "Excerpt" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues Known issues in Issue B.a This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues Known issues in Issue B.a This document is only available in a PDF version. Click Download to view. Arm Architecture Reference ..."
    },
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues ",
      "document_number" : "102527",
      "document_version" : "ba-02",
      "content_type" : "Architecture Document",
      "systopparent" : "5280262",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "ckoyI0Cy9kLWMUOh",
      "urihash" : "ckoyI0Cy9kLWMUOh",
      "sysuri" : "https://developer.arm.com/documentation/102527/ba-02/en/pdf/102527_Armv9_Supplement_B_a_known_issues_02.pdf",
      "keywords" : "System Design, Hardware Platforms",
      "systransactionid" : 910480,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1655078400000,
      "topparentid" : 5280262,
      "numberofpages" : 12,
      "sysconcepts" : "trace buffer ; management event ; documentation ; arm ; timestamp request ; system failure ; translation ; External ; COUNT field ; third party ; implementations ; conventions ; F1 ; Branch records ; BRBE ; physical offset",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd" ],
      "attachmentparentid" : 5280262,
      "parentitem" : "62a753ebb334256d9ea8b52a",
      "concepts" : "trace buffer ; management event ; documentation ; arm ; timestamp request ; system failure ; translation ; External ; COUNT field ; third party ; implementations ; conventions ; F1 ; Branch records ; BRBE ; physical offset",
      "documenttype" : "pdf",
      "isattachment" : "5280262",
      "sysindexeddate" : 1656495422000,
      "permanentid" : "b111e6d6ca355ae9d7fa15a712d4fcdae419131418d695fd8160dd2d2c8a",
      "syslanguage" : [ "English" ],
      "itemid" : "62a753ebb334256d9ea8b52c",
      "transactionid" : 910480,
      "title" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues ",
      "subject" : "Monthly publication of known Issues in latest published revision of the Arm Architecture Reference Manual Supplement, Armv9-A.",
      "date" : 1656495422000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102527:ba-02:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers", "Application Developers" ],
      "audience" : [ "Architects", "Embedded Software Developers", "Firmware Engineers", "Hardware Engineers", "Kernel Developers", "Linux Developers", "Silicon Specialists", "SoC Designers", "Software Developers", "Verification Engineers", "Application Developers" ],
      "product_quality" : "N/A",
      "sourcetype" : "Push",
      "rowid" : 1656495422012080813,
      "sysisattachment" : "5280262",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 5280262,
      "size" : 226895,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62a753ebb334256d9ea8b52c",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1656495409837,
      "syssubject" : "Monthly publication of known Issues in latest published revision of the Arm Architecture Reference Manual Supplement, Armv9-A.",
      "syssize" : 226895,
      "sysdate" : 1656495422000,
      "topparent" : "5280262",
      "author" : "Arm Ltd.",
      "label_version" : "B.a-02",
      "systopparentid" : 5280262,
      "content_description" : "This document records known issues in the Arm Architecture Reference Manual Supplement, Armv9-A (DDI 0608), Issue B.a.",
      "wordcount" : 654,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1656495422000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62a753ebb334256d9ea8b52c",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1656495422012080813,
      "uri" : "https://developer.arm.com/documentation/102527/ba-02/en/pdf/102527_Armv9_Supplement_B_a_known_issues_02.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Architecture Reference Manual Supplement, Armv9-A: Known issues",
    "Uri" : "https://developer.arm.com/documentation/102527/ba-02/en/pdf/102527_Armv9_Supplement_B_a_known_issues_02.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/102527/ba-02/en/pdf/102527_Armv9_Supplement_B_a_known_issues_02.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62a753ebb334256d9ea8b52c",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102527/ba-02/en/pdf/102527_Armv9_Supplement_B_a_known_issues_02.pdf",
    "Excerpt" : "October ... 30 ... November ... 2021 ... 31 January ... 28 ... February ... 29 April ... 31 May ... 2022 ... Conﬁdentiality Change ... Non-Conﬁdential ... Armv9-A, Issue A.a, as of 14 May 2021",
    "FirstSentences" : "Arm® Architecture Reference Manual Supplement, Armv9-A Known issues in Issue B.a Non-Conﬁdential Copyright © 2021–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 02 102527_B.a_02_en"
  }, {
    "title" : "Arm CoreSight TPIU-M Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/102427/r0p1/en/pdf/coresight_tpium_technical_reference_manual_102427_0001_02_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/102427/r0p1/en/pdf/coresight_tpium_technical_reference_manual_102427_0001_02_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/622b33ee8804d00769e9db13",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102427/r0p1/en/pdf/coresight_tpium_technical_reference_manual_102427_0001_02_en.pdf",
    "excerpt" : "Date ... Non-Conﬁdential Page 2 of 59 ... Issue: 02 ... This document may be translated into other languages for convenience, and you agree ... English version of the Agreement shall prevail.",
    "firstSentences" : "Arm® CoreSight™ TPIU-M Revision: r0p1 Technical Reference Manual Non-Conﬁdential Copyright © 2021–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 02 102427_0001_02_en Arm® CoreSight ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreSight TPIU-M Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/102427/r0p1/en",
      "printableUri" : "https://developer.arm.com/documentation/102427/r0p1/en",
      "clickUri" : "https://developer.arm.com/documentation/102427/r0p1/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102427/r0p1/en",
      "excerpt" : "Arm CoreSight TPIU-M Technical Reference Manual Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm CoreSight TPIU-M Technical Reference Manual Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm CoreSight TPIU-M Technical Reference Manual ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm CoreSight TPIU-M Technical Reference Manual ",
        "document_number" : "102427",
        "document_version" : "r0p1",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5084248",
        "sysurihash" : "jP1HgLG1wRmIbzUW",
        "urihash" : "jP1HgLG1wRmIbzUW",
        "sysuri" : "https://developer.arm.com/documentation/102427/r0p1/en",
        "systransactionid" : 902419,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1643760000000,
        "topparentid" : 5084248,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1646998510000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|60dd852a237e4e09d0d3cd2f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|60dd852a237e4e09d0d3cd2f" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1655118151000,
        "permanentid" : "a641b89c7f8bb4400cf6e1b76063946a143c437125c080026073226e3c14",
        "syslanguage" : [ "English" ],
        "itemid" : "622b33ee8804d00769e9db11",
        "transactionid" : 902419,
        "title" : "Arm CoreSight TPIU-M Technical Reference Manual ",
        "products" : [ "CoreSight TPIU-M" ],
        "date" : 1655118151000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Debugging" ],
        "document_id" : "102427:r0p1:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "audience" : [ "Application Developers", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655118151270096903,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 247,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102427/r0p1/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655118148882,
        "syssize" : 247,
        "sysdate" : 1655118151000,
        "haslayout" : "1",
        "topparent" : "5084248",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5084248,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This content describes the Trace Port Interface Unit (TPIU) that is designed for use in single-processor systems based on Arm Cortex-M processors. Using TPIU-M, you can export instrumentation trace data and processor execution trace data off-chip to a Trace Port Analyzer (TPA) for use in a software debugging environment, for example Arm Development Studio or Keil Microcontroller Development Kit (MDK).",
        "wordcount" : 25,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M", "CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655118151000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102427/r0p1/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102427/r0p1/?lang=en",
        "modified" : 1655118133000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655118151270096903,
        "uri" : "https://developer.arm.com/documentation/102427/r0p1/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreSight TPIU-M Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/102427/r0p1/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102427/r0p1/en",
      "ClickUri" : "https://developer.arm.com/documentation/102427/r0p1/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102427/r0p1/en",
      "Excerpt" : "Arm CoreSight TPIU-M Technical Reference Manual Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm CoreSight TPIU-M Technical Reference Manual Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm CoreSight TPIU-M Technical Reference Manual ..."
    },
    "childResults" : [ {
      "title" : "Arm CoreSight TPIU-M Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/102427/r0p1/en",
      "printableUri" : "https://developer.arm.com/documentation/102427/r0p1/en",
      "clickUri" : "https://developer.arm.com/documentation/102427/r0p1/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102427/r0p1/en",
      "excerpt" : "Arm CoreSight TPIU-M Technical Reference Manual Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm CoreSight TPIU-M Technical Reference Manual Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm CoreSight TPIU-M Technical Reference Manual ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm CoreSight TPIU-M Technical Reference Manual ",
        "document_number" : "102427",
        "document_version" : "r0p1",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5084248",
        "sysurihash" : "jP1HgLG1wRmIbzUW",
        "urihash" : "jP1HgLG1wRmIbzUW",
        "sysuri" : "https://developer.arm.com/documentation/102427/r0p1/en",
        "systransactionid" : 902419,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1643760000000,
        "topparentid" : 5084248,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1646998510000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|60dd852a237e4e09d0d3cd2f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|60dd852a237e4e09d0d3cd2f" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1655118151000,
        "permanentid" : "a641b89c7f8bb4400cf6e1b76063946a143c437125c080026073226e3c14",
        "syslanguage" : [ "English" ],
        "itemid" : "622b33ee8804d00769e9db11",
        "transactionid" : 902419,
        "title" : "Arm CoreSight TPIU-M Technical Reference Manual ",
        "products" : [ "CoreSight TPIU-M" ],
        "date" : 1655118151000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Debugging" ],
        "document_id" : "102427:r0p1:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "audience" : [ "Application Developers", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655118151270096903,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 247,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102427/r0p1/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655118148882,
        "syssize" : 247,
        "sysdate" : 1655118151000,
        "haslayout" : "1",
        "topparent" : "5084248",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5084248,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This content describes the Trace Port Interface Unit (TPIU) that is designed for use in single-processor systems based on Arm Cortex-M processors. Using TPIU-M, you can export instrumentation trace data and processor execution trace data off-chip to a Trace Port Analyzer (TPA) for use in a software debugging environment, for example Arm Development Studio or Keil Microcontroller Development Kit (MDK).",
        "wordcount" : 25,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M", "CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655118151000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102427/r0p1/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102427/r0p1/?lang=en",
        "modified" : 1655118133000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655118151270096903,
        "uri" : "https://developer.arm.com/documentation/102427/r0p1/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreSight TPIU-M Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/102427/r0p1/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102427/r0p1/en",
      "ClickUri" : "https://developer.arm.com/documentation/102427/r0p1/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102427/r0p1/en",
      "Excerpt" : "Arm CoreSight TPIU-M Technical Reference Manual Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm CoreSight TPIU-M Technical Reference Manual Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm CoreSight TPIU-M Technical Reference Manual ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm CoreSight TPIU-M Technical Reference Manual ",
      "document_number" : "102427",
      "document_version" : "r0p1",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5084248",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "TquYPqCrEFbe2BKw",
      "urihash" : "TquYPqCrEFbe2BKw",
      "sysuri" : "https://developer.arm.com/documentation/102427/r0p1/en/pdf/coresight_tpium_technical_reference_manual_102427_0001_02_en.pdf",
      "systransactionid" : 902419,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1643760000000,
      "topparentid" : 5084248,
      "numberofpages" : 59,
      "sysconcepts" : "registers ; assignments ; CoreSight ; connectivity ; arm ; TPIU ; integration ; documentation ; system failure ; timing diagrams ; export laws ; third party ; languages ; meanings ; active-LOW ; agreement",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|60dd852a237e4e09d0d3cd2f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|60dd852a237e4e09d0d3cd2f" ],
      "attachmentparentid" : 5084248,
      "parentitem" : "622b33ee8804d00769e9db11",
      "concepts" : "registers ; assignments ; CoreSight ; connectivity ; arm ; TPIU ; integration ; documentation ; system failure ; timing diagrams ; export laws ; third party ; languages ; meanings ; active-LOW ; agreement",
      "documenttype" : "pdf",
      "isattachment" : "5084248",
      "sysindexeddate" : 1655118152000,
      "permanentid" : "d81872d1be4d3a5f34f7127456ca366bca924ea389f088b37dee9ed6b37c",
      "syslanguage" : [ "English" ],
      "itemid" : "622b33ee8804d00769e9db13",
      "transactionid" : 902419,
      "title" : "Arm CoreSight TPIU-M Technical Reference Manual ",
      "subject" : "This book describes the interfaces, configuration options,\n\t\t\tfunctionality, and programmer’s model of the CoreSight Trace Port Interface Unit for\n\t\t\tCortex-M processors.",
      "date" : 1655118152000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102427:r0p1:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Application Developers", "Hardware Engineers", "SoC Designers", "Software Developers" ],
      "audience" : [ "Application Developers", "Hardware Engineers", "SoC Designers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655118152498676019,
      "sysisattachment" : "5084248",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5084248,
      "size" : 603494,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/622b33ee8804d00769e9db13",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655118151077,
      "syssubject" : "This book describes the interfaces, configuration options,\n\t\t\tfunctionality, and programmer’s model of the CoreSight Trace Port Interface Unit for\n\t\t\tCortex-M processors.",
      "syssize" : 603494,
      "sysdate" : 1655118152000,
      "topparent" : "5084248",
      "author" : "Arm Ltd.",
      "label_version" : "r0p1",
      "systopparentid" : 5084248,
      "content_description" : "This content describes the Trace Port Interface Unit (TPIU) that is designed for use in single-processor systems based on Arm Cortex-M processors. Using TPIU-M, you can export instrumentation trace data and processor execution trace data off-chip to a Trace Port Analyzer (TPA) for use in a software debugging environment, for example Arm Development Studio or Keil Microcontroller Development Kit (MDK).",
      "wordcount" : 1294,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M", "CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655118152000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/622b33ee8804d00769e9db13",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655118152498676019,
      "uri" : "https://developer.arm.com/documentation/102427/r0p1/en/pdf/coresight_tpium_technical_reference_manual_102427_0001_02_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreSight TPIU-M Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/102427/r0p1/en/pdf/coresight_tpium_technical_reference_manual_102427_0001_02_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/102427/r0p1/en/pdf/coresight_tpium_technical_reference_manual_102427_0001_02_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/622b33ee8804d00769e9db13",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102427/r0p1/en/pdf/coresight_tpium_technical_reference_manual_102427_0001_02_en.pdf",
    "Excerpt" : "Date ... Non-Conﬁdential Page 2 of 59 ... Issue: 02 ... This document may be translated into other languages for convenience, and you agree ... English version of the Agreement shall prevail.",
    "FirstSentences" : "Arm® CoreSight™ TPIU-M Revision: r0p1 Technical Reference Manual Non-Conﬁdential Copyright © 2021–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 02 102427_0001_02_en Arm® CoreSight ..."
  }, {
    "title" : "MM AXI privilege information",
    "uri" : "https://developer.arm.com/documentation/101548/0002/en/Memory-system/MM-interface/AXI-manager-interface/MM-AXI-privilege-information",
    "printableUri" : "https://developer.arm.com/documentation/101548/0002/en/Memory-system/MM-interface/AXI-manager-interface/MM-AXI-privilege-information",
    "clickUri" : "https://developer.arm.com/documentation/101548/0002/Memory-system/MM-interface/AXI-manager-interface/MM-AXI-privilege-information?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en/Memory-system/MM-interface/AXI-manager-interface/MM-AXI-privilege-information",
    "excerpt" : "MM AXI privilege information The Main Manager (MM) interface provides information to indicate whether ... Where a request cannot be merged (Loads and Stores to Device memory, or Non-cacheable ...",
    "firstSentences" : "MM AXI privilege information The Main Manager (MM) interface provides information to indicate whether the request is Privileged or Unprivileged on the ARPROTM[0] and AWPROTM[0] signals. Where a ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-R82 Processor Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101548/0002/en",
      "printableUri" : "https://developer.arm.com/documentation/101548/0002/en",
      "clickUri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en",
      "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-R82 Processor Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-01 23 August 2019 Confidential First alpha release for ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Cortex-R82 Processor Technical Reference Manual ",
        "document_number" : "101548",
        "document_version" : "0002",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4917561",
        "sysurihash" : "jbO4NUC9aC2ogZu5",
        "urihash" : "jbO4NUC9aC2ogZu5",
        "sysuri" : "https://developer.arm.com/documentation/101548/0002/en",
        "systransactionid" : 902374,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1645488000000,
        "topparentid" : 4917561,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1646825980000,
        "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13", "5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13" ],
        "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1655116093000,
        "permanentid" : "c49f6818bf138cbe67cb9468bb4275039f20b2d3d0508c0d84afcc285b9c",
        "syslanguage" : [ "English" ],
        "itemid" : "622891fc8804d00769e9bdd3",
        "transactionid" : 902374,
        "title" : "Arm Cortex-R82 Processor Technical Reference Manual ",
        "products" : [ "Cortex-R82" ],
        "date" : 1655116091000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Real-time Processors" ],
        "document_id" : "101548:0002:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655116091651469696,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4810,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655116066980,
        "syssize" : 4810,
        "sysdate" : 1655116091000,
        "haslayout" : "1",
        "topparent" : "4917561",
        "label_version" : "0002",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4917561,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex -R82 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
        "wordcount" : 323,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R82", "Cortex-R|Cortex-R82" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R82" ],
        "document_revision" : "0002-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655116093000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101548/0002/?lang=en",
        "modified" : 1655116048000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655116091651469696,
        "uri" : "https://developer.arm.com/documentation/101548/0002/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-R82 Processor Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101548/0002/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101548/0002/en",
      "ClickUri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en",
      "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-R82 Processor Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-01 23 August 2019 Confidential First alpha release for ..."
    },
    "childResults" : [ {
      "title" : "PMAUTHSTATUS, Performance Monitors Authentication Status register",
      "uri" : "https://developer.arm.com/documentation/101548/0002/en/External-registers/Registers-accessed-over-the-Debug-APB-bus/Register-descriptions-for-registers-accessed-over-the-Debug-APB-bus/External-PMU-register-description/PMAUTHSTATUS--Performance-Monitors-Authentication-Status-register",
      "printableUri" : "https://developer.arm.com/documentation/101548/0002/en/External-registers/Registers-accessed-over-the-Debug-APB-bus/Register-descriptions-for-registers-accessed-over-the-Debug-APB-bus/External-PMU-register-description/PMAUTHSTATUS--Performance-Monitors-Authentication-Status-register",
      "clickUri" : "https://developer.arm.com/documentation/101548/0002/External-registers/Registers-accessed-over-the-Debug-APB-bus/Register-descriptions-for-registers-accessed-over-the-Debug-APB-bus/External-PMU-register-description/PMAUTHSTATUS--Performance-Monitors-Authentication-Status-register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en/External-registers/Registers-accessed-over-the-Debug-APB-bus/Register-descriptions-for-registers-accessed-over-the-Debug-APB-bus/External-PMU-register-description/PMAUTHSTATUS--Performance-Monitors-Authentication-Status-register",
      "excerpt" : "PMAUTHSTATUS, Performance Monitors Authentication Status register Provides information about the state ... Configurations If FEAT_DoPD is implemented, this register is in the Core power domain ...",
      "firstSentences" : "PMAUTHSTATUS, Performance Monitors Authentication Status register Provides information about the state of the IMPLEMENTATION DEFINED authentication interface for Performance Monitors.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-R82 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101548/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/101548/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-R82 Processor Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-01 23 August 2019 Confidential First alpha release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-R82 Processor Technical Reference Manual ",
          "document_number" : "101548",
          "document_version" : "0002",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4917561",
          "sysurihash" : "jbO4NUC9aC2ogZu5",
          "urihash" : "jbO4NUC9aC2ogZu5",
          "sysuri" : "https://developer.arm.com/documentation/101548/0002/en",
          "systransactionid" : 902374,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1645488000000,
          "topparentid" : 4917561,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1646825980000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13", "5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1655116093000,
          "permanentid" : "c49f6818bf138cbe67cb9468bb4275039f20b2d3d0508c0d84afcc285b9c",
          "syslanguage" : [ "English" ],
          "itemid" : "622891fc8804d00769e9bdd3",
          "transactionid" : 902374,
          "title" : "Arm Cortex-R82 Processor Technical Reference Manual ",
          "products" : [ "Cortex-R82" ],
          "date" : 1655116091000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Real-time Processors" ],
          "document_id" : "101548:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655116091651469696,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4810,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655116066980,
          "syssize" : 4810,
          "sysdate" : 1655116091000,
          "haslayout" : "1",
          "topparent" : "4917561",
          "label_version" : "0002",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4917561,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Cortex -R82 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
          "wordcount" : 323,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R82", "Cortex-R|Cortex-R82" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R82" ],
          "document_revision" : "0002-06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655116093000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101548/0002/?lang=en",
          "modified" : 1655116048000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655116091651469696,
          "uri" : "https://developer.arm.com/documentation/101548/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-R82 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101548/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101548/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-R82 Processor Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-01 23 August 2019 Confidential First alpha release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "PMAUTHSTATUS, Performance Monitors Authentication Status register ",
        "document_number" : "101548",
        "document_version" : "0002",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4917561",
        "sysurihash" : "eðEdTNzPl72z9Oh0",
        "urihash" : "eðEdTNzPl72z9Oh0",
        "sysuri" : "https://developer.arm.com/documentation/101548/0002/en/External-registers/Registers-accessed-over-the-Debug-APB-bus/Register-descriptions-for-registers-accessed-over-the-Debug-APB-bus/External-PMU-register-description/PMAUTHSTATUS--Performance-Monitors-Authentication-Status-register",
        "systransactionid" : 902374,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1645488000000,
        "topparentid" : 4917561,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1646825980000,
        "sysconcepts" : "power domain ; register ; DoPD ; FEAT ; NSID Non-secure ; type See ; CoreSight compliance ; assignments ; pmauthstatus ; Configurations",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13", "5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13" ],
        "attachmentparentid" : 4917561,
        "parentitem" : "622891fc8804d00769e9bdd3",
        "concepts" : "power domain ; register ; DoPD ; FEAT ; NSID Non-secure ; type See ; CoreSight compliance ; assignments ; pmauthstatus ; Configurations",
        "documenttype" : "html",
        "isattachment" : "4917561",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1655116091000,
        "permanentid" : "70dbe1f37933f98b23e25a0895cd0573bb34c4d527cf07d7d7daf3d87912",
        "syslanguage" : [ "English" ],
        "itemid" : "622892168804d00769e9c18a",
        "transactionid" : 902374,
        "title" : "PMAUTHSTATUS, Performance Monitors Authentication Status register ",
        "products" : [ "Cortex-R82" ],
        "date" : 1655116089000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Real-time Processors" ],
        "document_id" : "101548:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655116089853516185,
        "sysisattachment" : "4917561",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4917561,
        "size" : 1403,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101548/0002/External-registers/Registers-accessed-over-the-Debug-APB-bus/Register-descriptions-for-registers-accessed-over-the-Debug-APB-bus/External-PMU-register-description/PMAUTHSTATUS--Performance-Monitors-Authentication-Status-register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655116065308,
        "syssize" : 1403,
        "sysdate" : 1655116089000,
        "haslayout" : "1",
        "topparent" : "4917561",
        "label_version" : "0002",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4917561,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex -R82 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
        "wordcount" : 104,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R82", "Cortex-R|Cortex-R82" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R82" ],
        "document_revision" : "0002-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655116091000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101548/0002/External-registers/Registers-accessed-over-the-Debug-APB-bus/Register-descriptions-for-registers-accessed-over-the-Debug-APB-bus/External-PMU-register-description/PMAUTHSTATUS--Performance-Monitors-Authentication-Status-register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101548/0002/External-registers/Registers-accessed-over-the-Debug-APB-bus/Register-descriptions-for-registers-accessed-over-the-Debug-APB-bus/External-PMU-register-description/PMAUTHSTATUS--Performance-Monitors-Authentication-Status-register?lang=en",
        "modified" : 1655116048000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655116089853516185,
        "uri" : "https://developer.arm.com/documentation/101548/0002/en/External-registers/Registers-accessed-over-the-Debug-APB-bus/Register-descriptions-for-registers-accessed-over-the-Debug-APB-bus/External-PMU-register-description/PMAUTHSTATUS--Performance-Monitors-Authentication-Status-register",
        "syscollection" : "default"
      },
      "Title" : "PMAUTHSTATUS, Performance Monitors Authentication Status register",
      "Uri" : "https://developer.arm.com/documentation/101548/0002/en/External-registers/Registers-accessed-over-the-Debug-APB-bus/Register-descriptions-for-registers-accessed-over-the-Debug-APB-bus/External-PMU-register-description/PMAUTHSTATUS--Performance-Monitors-Authentication-Status-register",
      "PrintableUri" : "https://developer.arm.com/documentation/101548/0002/en/External-registers/Registers-accessed-over-the-Debug-APB-bus/Register-descriptions-for-registers-accessed-over-the-Debug-APB-bus/External-PMU-register-description/PMAUTHSTATUS--Performance-Monitors-Authentication-Status-register",
      "ClickUri" : "https://developer.arm.com/documentation/101548/0002/External-registers/Registers-accessed-over-the-Debug-APB-bus/Register-descriptions-for-registers-accessed-over-the-Debug-APB-bus/External-PMU-register-description/PMAUTHSTATUS--Performance-Monitors-Authentication-Status-register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en/External-registers/Registers-accessed-over-the-Debug-APB-bus/Register-descriptions-for-registers-accessed-over-the-Debug-APB-bus/External-PMU-register-description/PMAUTHSTATUS--Performance-Monitors-Authentication-Status-register",
      "Excerpt" : "PMAUTHSTATUS, Performance Monitors Authentication Status register Provides information about the state ... Configurations If FEAT_DoPD is implemented, this register is in the Core power domain ...",
      "FirstSentences" : "PMAUTHSTATUS, Performance Monitors Authentication Status register Provides information about the state of the IMPLEMENTATION DEFINED authentication interface for Performance Monitors."
    }, {
      "title" : "EDAA32PFR, External Debug Auxiliary Processor Feature Register",
      "uri" : "https://developer.arm.com/documentation/101548/0002/en/External-registers/Registers-accessed-over-the-Debug-APB-bus/Register-descriptions-for-registers-accessed-over-the-Debug-APB-bus/External-Debug-register-description/EDAA32PFR--External-Debug-Auxiliary-Processor-Feature-Register",
      "printableUri" : "https://developer.arm.com/documentation/101548/0002/en/External-registers/Registers-accessed-over-the-Debug-APB-bus/Register-descriptions-for-registers-accessed-over-the-Debug-APB-bus/External-Debug-register-description/EDAA32PFR--External-Debug-Auxiliary-Processor-Feature-Register",
      "clickUri" : "https://developer.arm.com/documentation/101548/0002/External-registers/Registers-accessed-over-the-Debug-APB-bus/Register-descriptions-for-registers-accessed-over-the-Debug-APB-bus/External-Debug-register-description/EDAA32PFR--External-Debug-Auxiliary-Processor-Feature-Register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en/External-registers/Registers-accessed-over-the-Debug-APB-bus/Register-descriptions-for-registers-accessed-over-the-Debug-APB-bus/External-Debug-register-description/EDAA32PFR--External-Debug-Auxiliary-Processor-Feature-Register",
      "excerpt" : "Defined values are: 0b0000 EL3 is not implemented or can be executed in AArch64 state. ... In Armv8-R AArch64, the only permitted value is 0b1111. xxxx Accessibility Component Offset Instance ...",
      "firstSentences" : "EDAA32PFR, External Debug Auxiliary Processor Feature Register Provides information about implemented PE features. The register mnemonic, EDAA32PFR, is derived from previous definitions of this ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-R82 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101548/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/101548/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-R82 Processor Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-01 23 August 2019 Confidential First alpha release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-R82 Processor Technical Reference Manual ",
          "document_number" : "101548",
          "document_version" : "0002",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4917561",
          "sysurihash" : "jbO4NUC9aC2ogZu5",
          "urihash" : "jbO4NUC9aC2ogZu5",
          "sysuri" : "https://developer.arm.com/documentation/101548/0002/en",
          "systransactionid" : 902374,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1645488000000,
          "topparentid" : 4917561,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1646825980000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13", "5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1655116093000,
          "permanentid" : "c49f6818bf138cbe67cb9468bb4275039f20b2d3d0508c0d84afcc285b9c",
          "syslanguage" : [ "English" ],
          "itemid" : "622891fc8804d00769e9bdd3",
          "transactionid" : 902374,
          "title" : "Arm Cortex-R82 Processor Technical Reference Manual ",
          "products" : [ "Cortex-R82" ],
          "date" : 1655116091000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Real-time Processors" ],
          "document_id" : "101548:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655116091651469696,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4810,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655116066980,
          "syssize" : 4810,
          "sysdate" : 1655116091000,
          "haslayout" : "1",
          "topparent" : "4917561",
          "label_version" : "0002",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4917561,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Cortex -R82 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
          "wordcount" : 323,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R82", "Cortex-R|Cortex-R82" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R82" ],
          "document_revision" : "0002-06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655116093000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101548/0002/?lang=en",
          "modified" : 1655116048000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655116091651469696,
          "uri" : "https://developer.arm.com/documentation/101548/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-R82 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101548/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101548/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-R82 Processor Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-01 23 August 2019 Confidential First alpha release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "EDAA32PFR, External Debug Auxiliary Processor Feature Register ",
        "document_number" : "101548",
        "document_version" : "0002",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4917561",
        "sysurihash" : "xðPA2WcKEKXc3ViX",
        "urihash" : "xðPA2WcKEKXc3ViX",
        "sysuri" : "https://developer.arm.com/documentation/101548/0002/en/External-registers/Registers-accessed-over-the-Debug-APB-bus/Register-descriptions-for-registers-accessed-over-the-Debug-APB-bus/External-Debug-register-description/EDAA32PFR--External-Debug-Auxiliary-Processor-Feature-Register",
        "systransactionid" : 902374,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1645488000000,
        "topparentid" : 4917561,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1646825980000,
        "sysconcepts" : "registers ; edaa32pfr ; Reset ; configurations ; AArch64 ; system architecture ; EL3 ; EL0 ; level handling ; fractional field ; general information ; assignments",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13", "5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13" ],
        "attachmentparentid" : 4917561,
        "parentitem" : "622891fc8804d00769e9bdd3",
        "concepts" : "registers ; edaa32pfr ; Reset ; configurations ; AArch64 ; system architecture ; EL3 ; EL0 ; level handling ; fractional field ; general information ; assignments",
        "documenttype" : "html",
        "isattachment" : "4917561",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1655116091000,
        "permanentid" : "3e50cf3abf89900de9b35765ee0757c0b25d69d5c889e1f55e6dbe7f4a0f",
        "syslanguage" : [ "English" ],
        "itemid" : "622892158804d00769e9c157",
        "transactionid" : 902374,
        "title" : "EDAA32PFR, External Debug Auxiliary Processor Feature Register ",
        "products" : [ "Cortex-R82" ],
        "date" : 1655116089000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Real-time Processors" ],
        "document_id" : "101548:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655116089861739949,
        "sysisattachment" : "4917561",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4917561,
        "size" : 1901,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101548/0002/External-registers/Registers-accessed-over-the-Debug-APB-bus/Register-descriptions-for-registers-accessed-over-the-Debug-APB-bus/External-Debug-register-description/EDAA32PFR--External-Debug-Auxiliary-Processor-Feature-Register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655116065464,
        "syssize" : 1901,
        "sysdate" : 1655116089000,
        "haslayout" : "1",
        "topparent" : "4917561",
        "label_version" : "0002",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4917561,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex -R82 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
        "wordcount" : 144,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R82", "Cortex-R|Cortex-R82" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R82" ],
        "document_revision" : "0002-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655116091000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101548/0002/External-registers/Registers-accessed-over-the-Debug-APB-bus/Register-descriptions-for-registers-accessed-over-the-Debug-APB-bus/External-Debug-register-description/EDAA32PFR--External-Debug-Auxiliary-Processor-Feature-Register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101548/0002/External-registers/Registers-accessed-over-the-Debug-APB-bus/Register-descriptions-for-registers-accessed-over-the-Debug-APB-bus/External-Debug-register-description/EDAA32PFR--External-Debug-Auxiliary-Processor-Feature-Register?lang=en",
        "modified" : 1655116048000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655116089861739949,
        "uri" : "https://developer.arm.com/documentation/101548/0002/en/External-registers/Registers-accessed-over-the-Debug-APB-bus/Register-descriptions-for-registers-accessed-over-the-Debug-APB-bus/External-Debug-register-description/EDAA32PFR--External-Debug-Auxiliary-Processor-Feature-Register",
        "syscollection" : "default"
      },
      "Title" : "EDAA32PFR, External Debug Auxiliary Processor Feature Register",
      "Uri" : "https://developer.arm.com/documentation/101548/0002/en/External-registers/Registers-accessed-over-the-Debug-APB-bus/Register-descriptions-for-registers-accessed-over-the-Debug-APB-bus/External-Debug-register-description/EDAA32PFR--External-Debug-Auxiliary-Processor-Feature-Register",
      "PrintableUri" : "https://developer.arm.com/documentation/101548/0002/en/External-registers/Registers-accessed-over-the-Debug-APB-bus/Register-descriptions-for-registers-accessed-over-the-Debug-APB-bus/External-Debug-register-description/EDAA32PFR--External-Debug-Auxiliary-Processor-Feature-Register",
      "ClickUri" : "https://developer.arm.com/documentation/101548/0002/External-registers/Registers-accessed-over-the-Debug-APB-bus/Register-descriptions-for-registers-accessed-over-the-Debug-APB-bus/External-Debug-register-description/EDAA32PFR--External-Debug-Auxiliary-Processor-Feature-Register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en/External-registers/Registers-accessed-over-the-Debug-APB-bus/Register-descriptions-for-registers-accessed-over-the-Debug-APB-bus/External-Debug-register-description/EDAA32PFR--External-Debug-Auxiliary-Processor-Feature-Register",
      "Excerpt" : "Defined values are: 0b0000 EL3 is not implemented or can be executed in AArch64 state. ... In Armv8-R AArch64, the only permitted value is 0b1111. xxxx Accessibility Component Offset Instance ...",
      "FirstSentences" : "EDAA32PFR, External Debug Auxiliary Processor Feature Register Provides information about implemented PE features. The register mnemonic, EDAA32PFR, is derived from previous definitions of this ..."
    }, {
      "title" : "ERRGSR, Error Group Status Register",
      "uri" : "https://developer.arm.com/documentation/101548/0002/en/External-registers/Registers-accessed-over-the-Utility-bus/Register-descriptions-for-registers-accessed-over-the-Utility-bus/External-RAS-register-description/ERRGSR--Error-Group-Status-Register",
      "printableUri" : "https://developer.arm.com/documentation/101548/0002/en/External-registers/Registers-accessed-over-the-Utility-bus/Register-descriptions-for-registers-accessed-over-the-Utility-bus/External-RAS-register-description/ERRGSR--Error-Group-Status-Register",
      "clickUri" : "https://developer.arm.com/documentation/101548/0002/External-registers/Registers-accessed-over-the-Utility-bus/Register-descriptions-for-registers-accessed-over-the-Utility-bus/External-RAS-register-description/ERRGSR--Error-Group-Status-Register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en/External-registers/Registers-accessed-over-the-Utility-bus/Register-descriptions-for-registers-accessed-over-the-Utility-bus/External-RAS-register-description/ERRGSR--Error-Group-Status-Register",
      "excerpt" : "0b1 One or more memory ECC errors from L2 cache or LCU. ... See ext-ERR0STATUS.V. x ERRGSR, Error Group Status Register ProcessorsReal-TimeCortex-RKinabaluCortex-R82",
      "firstSentences" : "ERRGSR, Error Group Status Register Shows the status for the records in the group. Configurations 1, 7 or 9 error records are implemented, depending on the RAM_PROTECTION and BUS_PROTECTION ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-R82 Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101548/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/101548/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-R82 Processor Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-01 23 August 2019 Confidential First alpha release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-R82 Processor Technical Reference Manual ",
          "document_number" : "101548",
          "document_version" : "0002",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "4917561",
          "sysurihash" : "jbO4NUC9aC2ogZu5",
          "urihash" : "jbO4NUC9aC2ogZu5",
          "sysuri" : "https://developer.arm.com/documentation/101548/0002/en",
          "systransactionid" : 902374,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1645488000000,
          "topparentid" : 4917561,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1646825980000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13", "5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1655116093000,
          "permanentid" : "c49f6818bf138cbe67cb9468bb4275039f20b2d3d0508c0d84afcc285b9c",
          "syslanguage" : [ "English" ],
          "itemid" : "622891fc8804d00769e9bdd3",
          "transactionid" : 902374,
          "title" : "Arm Cortex-R82 Processor Technical Reference Manual ",
          "products" : [ "Cortex-R82" ],
          "date" : 1655116091000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Real-time Processors" ],
          "document_id" : "101548:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1655116091651469696,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4810,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1655116066980,
          "syssize" : 4810,
          "sysdate" : 1655116091000,
          "haslayout" : "1",
          "topparent" : "4917561",
          "label_version" : "0002",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4917561,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Cortex -R82 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
          "wordcount" : 323,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R82", "Cortex-R|Cortex-R82" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R82" ],
          "document_revision" : "0002-06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1655116093000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101548/0002/?lang=en",
          "modified" : 1655116048000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1655116091651469696,
          "uri" : "https://developer.arm.com/documentation/101548/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-R82 Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101548/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101548/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/101548/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-R82 Processor Technical Reference Manual Revision: r0p2 Release Information Issue Date Confidentiality Change 0000-01 23 August 2019 Confidential First alpha release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ERRGSR, Error Group Status Register ",
        "document_number" : "101548",
        "document_version" : "0002",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "4917561",
        "sysurihash" : "sHucGqKaQya4S73X",
        "urihash" : "sHucGqKaQya4S73X",
        "sysuri" : "https://developer.arm.com/documentation/101548/0002/en/External-registers/Registers-accessed-over-the-Utility-bus/Register-descriptions-for-registers-accessed-over-the-Utility-bus/External-RAS-register-description/ERRGSR--Error-Group-Status-Register",
        "systransactionid" : 902374,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1645488000000,
        "topparentid" : 4917561,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1646825980000,
        "sysconcepts" : "error records ; register ; errgsr ; Reset ; RAZ ; RES0 ; type See ; Component RAS ; assignments ; Configurations",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13", "5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13" ],
        "attachmentparentid" : 4917561,
        "parentitem" : "622891fc8804d00769e9bdd3",
        "concepts" : "error records ; register ; errgsr ; Reset ; RAZ ; RES0 ; type See ; Component RAS ; assignments ; Configurations",
        "documenttype" : "html",
        "isattachment" : "4917561",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1655116091000,
        "permanentid" : "68c51405cb7ac65b9030f5239370375817ac80c5a7684cf8d96ca1ea1986",
        "syslanguage" : [ "English" ],
        "itemid" : "622892138804d00769e9c0d0",
        "transactionid" : 902374,
        "title" : "ERRGSR, Error Group Status Register ",
        "products" : [ "Cortex-R82" ],
        "date" : 1655116089000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Real-time Processors" ],
        "document_id" : "101548:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655116089857533209,
        "sysisattachment" : "4917561",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4917561,
        "size" : 2342,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101548/0002/External-registers/Registers-accessed-over-the-Utility-bus/Register-descriptions-for-registers-accessed-over-the-Utility-bus/External-RAS-register-description/ERRGSR--Error-Group-Status-Register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655116065011,
        "syssize" : 2342,
        "sysdate" : 1655116089000,
        "haslayout" : "1",
        "topparent" : "4917561",
        "label_version" : "0002",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4917561,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex -R82 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
        "wordcount" : 128,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R82", "Cortex-R|Cortex-R82" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R82" ],
        "document_revision" : "0002-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655116091000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101548/0002/External-registers/Registers-accessed-over-the-Utility-bus/Register-descriptions-for-registers-accessed-over-the-Utility-bus/External-RAS-register-description/ERRGSR--Error-Group-Status-Register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101548/0002/External-registers/Registers-accessed-over-the-Utility-bus/Register-descriptions-for-registers-accessed-over-the-Utility-bus/External-RAS-register-description/ERRGSR--Error-Group-Status-Register?lang=en",
        "modified" : 1655116048000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655116089857533209,
        "uri" : "https://developer.arm.com/documentation/101548/0002/en/External-registers/Registers-accessed-over-the-Utility-bus/Register-descriptions-for-registers-accessed-over-the-Utility-bus/External-RAS-register-description/ERRGSR--Error-Group-Status-Register",
        "syscollection" : "default"
      },
      "Title" : "ERRGSR, Error Group Status Register",
      "Uri" : "https://developer.arm.com/documentation/101548/0002/en/External-registers/Registers-accessed-over-the-Utility-bus/Register-descriptions-for-registers-accessed-over-the-Utility-bus/External-RAS-register-description/ERRGSR--Error-Group-Status-Register",
      "PrintableUri" : "https://developer.arm.com/documentation/101548/0002/en/External-registers/Registers-accessed-over-the-Utility-bus/Register-descriptions-for-registers-accessed-over-the-Utility-bus/External-RAS-register-description/ERRGSR--Error-Group-Status-Register",
      "ClickUri" : "https://developer.arm.com/documentation/101548/0002/External-registers/Registers-accessed-over-the-Utility-bus/Register-descriptions-for-registers-accessed-over-the-Utility-bus/External-RAS-register-description/ERRGSR--Error-Group-Status-Register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en/External-registers/Registers-accessed-over-the-Utility-bus/Register-descriptions-for-registers-accessed-over-the-Utility-bus/External-RAS-register-description/ERRGSR--Error-Group-Status-Register",
      "Excerpt" : "0b1 One or more memory ECC errors from L2 cache or LCU. ... See ext-ERR0STATUS.V. x ERRGSR, Error Group Status Register ProcessorsReal-TimeCortex-RKinabaluCortex-R82",
      "FirstSentences" : "ERRGSR, Error Group Status Register Shows the status for the records in the group. Configurations 1, 7 or 9 error records are implemented, depending on the RAM_PROTECTION and BUS_PROTECTION ..."
    } ],
    "totalNumberOfChildResults" : 1232,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "MM AXI privilege information ",
      "document_number" : "101548",
      "document_version" : "0002",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "4917561",
      "sysurihash" : "Zph8hoqE9HfYWJTI",
      "urihash" : "Zph8hoqE9HfYWJTI",
      "sysuri" : "https://developer.arm.com/documentation/101548/0002/en/Memory-system/MM-interface/AXI-manager-interface/MM-AXI-privilege-information",
      "systransactionid" : 902374,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1645488000000,
      "topparentid" : 4917561,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1646825980000,
      "sysconcepts" : "requests ; signals ; Non-secure ; Secure ; interface ; cacheable loads ; instruction ; stores ; Non-cacheable",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13", "5eec6e60e24a5e02d07b2586|60b9f36f237e4e09d0d3cd13" ],
      "attachmentparentid" : 4917561,
      "parentitem" : "622891fc8804d00769e9bdd3",
      "concepts" : "requests ; signals ; Non-secure ; Secure ; interface ; cacheable loads ; instruction ; stores ; Non-cacheable",
      "documenttype" : "html",
      "isattachment" : "4917561",
      "contentformat" : "HTMLOnly",
      "sysindexeddate" : 1655116091000,
      "permanentid" : "744294716dd1a30259fbcf94c215d49264f65da79ad10d6326331b4b7073",
      "syslanguage" : [ "English" ],
      "itemid" : "622892048804d00769e9be57",
      "transactionid" : 902374,
      "title" : "MM AXI privilege information ",
      "products" : [ "Cortex-R82" ],
      "date" : 1655116089000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Real-time Processors" ],
      "document_id" : "101548:0002:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
      "audience" : [ "SoC Designers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655116089869396566,
      "sysisattachment" : "4917561",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4917561,
      "size" : 953,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101548/0002/Memory-system/MM-interface/AXI-manager-interface/MM-AXI-privilege-information?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655116064886,
      "syssize" : 953,
      "sysdate" : 1655116089000,
      "haslayout" : "1",
      "topparent" : "4917561",
      "label_version" : "0002",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4917561,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "This manual is for the Cortex -R82 processor. It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the processor.",
      "wordcount" : 64,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R82", "Cortex-R|Cortex-R82" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R82" ],
      "document_revision" : "0002-06",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655116091000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101548/0002/Memory-system/MM-interface/AXI-manager-interface/MM-AXI-privilege-information?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101548/0002/Memory-system/MM-interface/AXI-manager-interface/MM-AXI-privilege-information?lang=en",
      "modified" : 1655116048000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655116089869396566,
      "uri" : "https://developer.arm.com/documentation/101548/0002/en/Memory-system/MM-interface/AXI-manager-interface/MM-AXI-privilege-information",
      "syscollection" : "default"
    },
    "Title" : "MM AXI privilege information",
    "Uri" : "https://developer.arm.com/documentation/101548/0002/en/Memory-system/MM-interface/AXI-manager-interface/MM-AXI-privilege-information",
    "PrintableUri" : "https://developer.arm.com/documentation/101548/0002/en/Memory-system/MM-interface/AXI-manager-interface/MM-AXI-privilege-information",
    "ClickUri" : "https://developer.arm.com/documentation/101548/0002/Memory-system/MM-interface/AXI-manager-interface/MM-AXI-privilege-information?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101548/0002/en/Memory-system/MM-interface/AXI-manager-interface/MM-AXI-privilege-information",
    "Excerpt" : "MM AXI privilege information The Main Manager (MM) interface provides information to indicate whether ... Where a request cannot be merged (Loads and Stores to Device memory, or Non-cacheable ...",
    "FirstSentences" : "MM AXI privilege information The Main Manager (MM) interface provides information to indicate whether the request is Privileged or Unprivileged on the ARPROTM[0] and AWPROTM[0] signals. Where a ..."
  }, {
    "title" : "Revisions",
    "uri" : "https://developer.arm.com/documentation/101435/r1p2/en/Document-revisions/Revisions",
    "printableUri" : "https://developer.arm.com/documentation/101435/r1p2/en/Document-revisions/Revisions",
    "clickUri" : "https://developer.arm.com/documentation/101435/r1p2/Document-revisions/Revisions?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en/Document-revisions/Revisions",
    "excerpt" : "Revisions This section describes the technical changes between released issues of this document. Table A-1 Issue 0000-01 Change Location First beta release for r0p0 - Table A-2 Differences ...",
    "firstSentences" : "Revisions This section describes the technical changes between released issues of this document. Table A-1 Issue 0000-01 Change Location First beta release for r0p0 - Table A-2 Differences between ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
      "printableUri" : "https://developer.arm.com/documentation/101435/r1p2/en",
      "clickUri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en",
      "excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual ",
        "document_number" : "101435",
        "document_version" : "r1p2",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5092865",
        "sysurihash" : "dgepxJrIrLSETn92",
        "urihash" : "dgepxJrIrLSETn92",
        "sysuri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "systransactionid" : 864220,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1647820800000,
        "topparentid" : 5092865,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647931103000,
        "sysconcepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
        "concepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146784000,
        "permanentid" : "407b59289972295a115b51a9a80a9fd9d24949ffb2354e7391f83f1b53f9",
        "syslanguage" : [ "English" ],
        "itemid" : "62396edf8804d00769e9e4b8",
        "transactionid" : 864220,
        "title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual ",
        "products" : [ "Cortex-X1" ],
        "date" : 1649146784000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
        "document_id" : "101435:r1p2:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146784382699731,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4953,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146486574,
        "syssize" : 4953,
        "sysdate" : 1649146784000,
        "haslayout" : "1",
        "topparent" : "5092865",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5092865,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 324,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
        "document_revision" : "06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146784000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101435/r1p2/?lang=en",
        "modified" : 1647931103000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146784382699731,
        "uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101435/r1p2/en",
      "ClickUri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en",
      "Excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
    },
    "childResults" : [ {
      "title" : "Preface",
      "uri" : "https://developer.arm.com/documentation/101435/r1p2/en/Preface",
      "printableUri" : "https://developer.arm.com/documentation/101435/r1p2/en/Preface",
      "clickUri" : "https://developer.arm.com/documentation/101435/r1p2/Preface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en/Preface",
      "excerpt" : "Preface This preface introduces the Arm Cortex -X1 Core Cryptographic Extension Technical Reference ... It contains the following: About this book. Feedback. Preface ProcessorsCortex-A",
      "firstSentences" : "Preface This preface introduces the Arm Cortex -X1 Core Cryptographic Extension Technical Reference Manual. It contains the following: About this book. Feedback. Preface ProcessorsCortex-A",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "printableUri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "clickUri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en",
        "excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "101435",
          "document_version" : "r1p2",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5092865",
          "sysurihash" : "dgepxJrIrLSETn92",
          "urihash" : "dgepxJrIrLSETn92",
          "sysuri" : "https://developer.arm.com/documentation/101435/r1p2/en",
          "systransactionid" : 864220,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1647820800000,
          "topparentid" : 5092865,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1647931103000,
          "sysconcepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
          "concepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146784000,
          "permanentid" : "407b59289972295a115b51a9a80a9fd9d24949ffb2354e7391f83f1b53f9",
          "syslanguage" : [ "English" ],
          "itemid" : "62396edf8804d00769e9e4b8",
          "transactionid" : 864220,
          "title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-X1" ],
          "date" : 1649146784000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
          "document_id" : "101435:r1p2:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146784382699731,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4953,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146486574,
          "syssize" : 4953,
          "sysdate" : 1649146784000,
          "haslayout" : "1",
          "topparent" : "5092865",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5092865,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 324,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
          "document_revision" : "06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146784000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101435/r1p2/?lang=en",
          "modified" : 1647931103000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146784382699731,
          "uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "ClickUri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en",
        "Excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Preface ",
        "document_number" : "101435",
        "document_version" : "r1p2",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5092865",
        "sysurihash" : "DbSPSlXvkYcGYZ5L",
        "urihash" : "DbSPSlXvkYcGYZ5L",
        "sysuri" : "https://developer.arm.com/documentation/101435/r1p2/en/Preface",
        "systransactionid" : 864222,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1647820800000,
        "topparentid" : 5092865,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647931103000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
        "attachmentparentid" : 5092865,
        "parentitem" : "62396edf8804d00769e9e4b8",
        "documenttype" : "html",
        "isattachment" : "5092865",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146864000,
        "permanentid" : "124fd0de432b969963eb4ec4e43f6467ece5baa86f0bbbd1e00951db0da5",
        "syslanguage" : [ "English" ],
        "itemid" : "62396edf8804d00769e9e4ba",
        "transactionid" : 864222,
        "title" : "Preface ",
        "products" : [ "Cortex-X1" ],
        "date" : 1649146864000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
        "document_id" : "101435:r1p2:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146864941279152,
        "sysisattachment" : "5092865",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5092865,
        "size" : 188,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101435/r1p2/Preface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146486574,
        "syssize" : 188,
        "sysdate" : 1649146864000,
        "haslayout" : "1",
        "topparent" : "5092865",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5092865,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 21,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
        "document_revision" : "06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146864000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101435/r1p2/Preface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101435/r1p2/Preface?lang=en",
        "modified" : 1647931103000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146864941279152,
        "uri" : "https://developer.arm.com/documentation/101435/r1p2/en/Preface",
        "syscollection" : "default"
      },
      "Title" : "Preface",
      "Uri" : "https://developer.arm.com/documentation/101435/r1p2/en/Preface",
      "PrintableUri" : "https://developer.arm.com/documentation/101435/r1p2/en/Preface",
      "ClickUri" : "https://developer.arm.com/documentation/101435/r1p2/Preface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en/Preface",
      "Excerpt" : "Preface This preface introduces the Arm Cortex -X1 Core Cryptographic Extension Technical Reference ... It contains the following: About this book. Feedback. Preface ProcessorsCortex-A",
      "FirstSentences" : "Preface This preface introduces the Arm Cortex -X1 Core Cryptographic Extension Technical Reference Manual. It contains the following: About this book. Feedback. Preface ProcessorsCortex-A"
    }, {
      "title" : "Document revisions",
      "uri" : "https://developer.arm.com/documentation/101435/r1p2/en/Document-revisions",
      "printableUri" : "https://developer.arm.com/documentation/101435/r1p2/en/Document-revisions",
      "clickUri" : "https://developer.arm.com/documentation/101435/r1p2/Document-revisions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en/Document-revisions",
      "excerpt" : "Document revisions Changes between released issues of this book are summarized in tables. It contains the following section: Revisions. Document revisions ProcessorsCortex-A",
      "firstSentences" : "Document revisions Changes between released issues of this book are summarized in tables. It contains the following section: Revisions. Document revisions ProcessorsCortex-A",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "printableUri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "clickUri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en",
        "excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "101435",
          "document_version" : "r1p2",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5092865",
          "sysurihash" : "dgepxJrIrLSETn92",
          "urihash" : "dgepxJrIrLSETn92",
          "sysuri" : "https://developer.arm.com/documentation/101435/r1p2/en",
          "systransactionid" : 864220,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1647820800000,
          "topparentid" : 5092865,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1647931103000,
          "sysconcepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
          "concepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146784000,
          "permanentid" : "407b59289972295a115b51a9a80a9fd9d24949ffb2354e7391f83f1b53f9",
          "syslanguage" : [ "English" ],
          "itemid" : "62396edf8804d00769e9e4b8",
          "transactionid" : 864220,
          "title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-X1" ],
          "date" : 1649146784000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
          "document_id" : "101435:r1p2:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146784382699731,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4953,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146486574,
          "syssize" : 4953,
          "sysdate" : 1649146784000,
          "haslayout" : "1",
          "topparent" : "5092865",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5092865,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 324,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
          "document_revision" : "06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146784000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101435/r1p2/?lang=en",
          "modified" : 1647931103000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146784382699731,
          "uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "ClickUri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en",
        "Excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Document revisions ",
        "document_number" : "101435",
        "document_version" : "r1p2",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5092865",
        "sysurihash" : "bCtqRXYBrRUWizw2",
        "urihash" : "bCtqRXYBrRUWizw2",
        "sysuri" : "https://developer.arm.com/documentation/101435/r1p2/en/Document-revisions",
        "systransactionid" : 864222,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1647820800000,
        "topparentid" : 5092865,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647931103000,
        "sysconcepts" : "revisions Changes",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
        "attachmentparentid" : 5092865,
        "parentitem" : "62396edf8804d00769e9e4b8",
        "concepts" : "revisions Changes",
        "documenttype" : "html",
        "isattachment" : "5092865",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146864000,
        "permanentid" : "d77956fccdd904c03e33158946deccde634cc0c92598b46c19d882a58978",
        "syslanguage" : [ "English" ],
        "itemid" : "62396edf8804d00769e9e4c6",
        "transactionid" : 864222,
        "title" : "Document revisions ",
        "products" : [ "Cortex-X1" ],
        "date" : 1649146864000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
        "document_id" : "101435:r1p2:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146864871903311,
        "sysisattachment" : "5092865",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5092865,
        "size" : 173,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101435/r1p2/Document-revisions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146486574,
        "syssize" : 173,
        "sysdate" : 1649146864000,
        "haslayout" : "1",
        "topparent" : "5092865",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5092865,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
        "document_revision" : "06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146864000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101435/r1p2/Document-revisions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101435/r1p2/Document-revisions?lang=en",
        "modified" : 1647931103000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146864871903311,
        "uri" : "https://developer.arm.com/documentation/101435/r1p2/en/Document-revisions",
        "syscollection" : "default"
      },
      "Title" : "Document revisions",
      "Uri" : "https://developer.arm.com/documentation/101435/r1p2/en/Document-revisions",
      "PrintableUri" : "https://developer.arm.com/documentation/101435/r1p2/en/Document-revisions",
      "ClickUri" : "https://developer.arm.com/documentation/101435/r1p2/Document-revisions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en/Document-revisions",
      "Excerpt" : "Document revisions Changes between released issues of this book are summarized in tables. It contains the following section: Revisions. Document revisions ProcessorsCortex-A",
      "FirstSentences" : "Document revisions Changes between released issues of this book are summarized in tables. It contains the following section: Revisions. Document revisions ProcessorsCortex-A"
    }, {
      "title" : "Revisions",
      "uri" : "https://developer.arm.com/documentation/101435/r1p2/en/Functional-description/Revisions",
      "printableUri" : "https://developer.arm.com/documentation/101435/r1p2/en/Functional-description/Revisions",
      "clickUri" : "https://developer.arm.com/documentation/101435/r1p2/Functional-description/Revisions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en/Functional-description/Revisions",
      "excerpt" : "Revisions This section describes the differences in functionality between product revisions. r0p0 First release r1p0 No functional changes r1p1 No functional changes r1p2 No functional ...",
      "firstSentences" : "Revisions This section describes the differences in functionality between product revisions. r0p0 First release r1p0 No functional changes r1p1 No functional changes r1p2 No functional changes ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "printableUri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "clickUri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en",
        "excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "101435",
          "document_version" : "r1p2",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5092865",
          "sysurihash" : "dgepxJrIrLSETn92",
          "urihash" : "dgepxJrIrLSETn92",
          "sysuri" : "https://developer.arm.com/documentation/101435/r1p2/en",
          "systransactionid" : 864220,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1647820800000,
          "topparentid" : 5092865,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1647931103000,
          "sysconcepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
          "concepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146784000,
          "permanentid" : "407b59289972295a115b51a9a80a9fd9d24949ffb2354e7391f83f1b53f9",
          "syslanguage" : [ "English" ],
          "itemid" : "62396edf8804d00769e9e4b8",
          "transactionid" : 864220,
          "title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-X1" ],
          "date" : 1649146784000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
          "document_id" : "101435:r1p2:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146784382699731,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4953,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146486574,
          "syssize" : 4953,
          "sysdate" : 1649146784000,
          "haslayout" : "1",
          "topparent" : "5092865",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5092865,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 324,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
          "document_revision" : "06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146784000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101435/r1p2/?lang=en",
          "modified" : 1647931103000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146784382699731,
          "uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-X1 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101435/r1p2/en",
        "ClickUri" : "https://developer.arm.com/documentation/101435/r1p2/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en",
        "Excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Revisions ",
        "document_number" : "101435",
        "document_version" : "r1p2",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5092865",
        "sysurihash" : "NGIEMjQhEfðlZQqy",
        "urihash" : "NGIEMjQhEfðlZQqy",
        "sysuri" : "https://developer.arm.com/documentation/101435/r1p2/en/Functional-description/Revisions",
        "systransactionid" : 864222,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1647820800000,
        "topparentid" : 5092865,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647931103000,
        "sysconcepts" : "functionality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
        "attachmentparentid" : 5092865,
        "parentitem" : "62396edf8804d00769e9e4b8",
        "concepts" : "functionality",
        "documenttype" : "html",
        "isattachment" : "5092865",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146864000,
        "permanentid" : "421a8cbb71cab0c7fb219dd768d0741b339da764228a532e5ed2f15494c8",
        "syslanguage" : [ "English" ],
        "itemid" : "62396edf8804d00769e9e4bf",
        "transactionid" : 864222,
        "title" : "Revisions ",
        "products" : [ "Cortex-X1" ],
        "date" : 1649146864000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
        "document_id" : "101435:r1p2:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146864774110942,
        "sysisattachment" : "5092865",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5092865,
        "size" : 221,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101435/r1p2/Functional-description/Revisions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146486574,
        "syssize" : 221,
        "sysdate" : 1649146864000,
        "haslayout" : "1",
        "topparent" : "5092865",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5092865,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 21,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
        "document_revision" : "06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146864000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101435/r1p2/Functional-description/Revisions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101435/r1p2/Functional-description/Revisions?lang=en",
        "modified" : 1647931103000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146864774110942,
        "uri" : "https://developer.arm.com/documentation/101435/r1p2/en/Functional-description/Revisions",
        "syscollection" : "default"
      },
      "Title" : "Revisions",
      "Uri" : "https://developer.arm.com/documentation/101435/r1p2/en/Functional-description/Revisions",
      "PrintableUri" : "https://developer.arm.com/documentation/101435/r1p2/en/Functional-description/Revisions",
      "ClickUri" : "https://developer.arm.com/documentation/101435/r1p2/Functional-description/Revisions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en/Functional-description/Revisions",
      "Excerpt" : "Revisions This section describes the differences in functionality between product revisions. r0p0 First release r1p0 No functional changes r1p1 No functional changes r1p2 No functional ...",
      "FirstSentences" : "Revisions This section describes the differences in functionality between product revisions. r0p0 First release r1p0 No functional changes r1p1 No functional changes r1p2 No functional changes ..."
    } ],
    "totalNumberOfChildResults" : 16,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Revisions ",
      "document_number" : "101435",
      "document_version" : "r1p2",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5092865",
      "sysurihash" : "VnlBo3jDvvFUkoZw",
      "urihash" : "VnlBo3jDvvFUkoZw",
      "sysuri" : "https://developer.arm.com/documentation/101435/r1p2/en/Document-revisions/Revisions",
      "systransactionid" : 864222,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1647820800000,
      "topparentid" : 5092865,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1647931103000,
      "sysconcepts" : "technical changes",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
      "attachmentparentid" : 5092865,
      "parentitem" : "62396edf8804d00769e9e4b8",
      "concepts" : "technical changes",
      "documenttype" : "html",
      "isattachment" : "5092865",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649146864000,
      "permanentid" : "aa2f1599a917233f02542293f9310a8f74ac618453225340c9660e64d140",
      "syslanguage" : [ "English" ],
      "itemid" : "62396edf8804d00769e9e4c7",
      "transactionid" : 864222,
      "title" : "Revisions ",
      "products" : [ "Cortex-X1" ],
      "date" : 1649146864000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
      "document_id" : "101435:r1p2:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
      "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146864949933286,
      "sysisattachment" : "5092865",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5092865,
      "size" : 867,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101435/r1p2/Document-revisions/Revisions?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146486574,
      "syssize" : 867,
      "sysdate" : 1649146864000,
      "haslayout" : "1",
      "topparent" : "5092865",
      "label_version" : "r1p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5092865,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
      "wordcount" : 49,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
      "document_revision" : "06",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146864000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101435/r1p2/Document-revisions/Revisions?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101435/r1p2/Document-revisions/Revisions?lang=en",
      "modified" : 1647931103000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146864949933286,
      "uri" : "https://developer.arm.com/documentation/101435/r1p2/en/Document-revisions/Revisions",
      "syscollection" : "default"
    },
    "Title" : "Revisions",
    "Uri" : "https://developer.arm.com/documentation/101435/r1p2/en/Document-revisions/Revisions",
    "PrintableUri" : "https://developer.arm.com/documentation/101435/r1p2/en/Document-revisions/Revisions",
    "ClickUri" : "https://developer.arm.com/documentation/101435/r1p2/Document-revisions/Revisions?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101435/r1p2/en/Document-revisions/Revisions",
    "Excerpt" : "Revisions This section describes the technical changes between released issues of this document. Table A-1 Issue 0000-01 Change Location First beta release for r0p0 - Table A-2 Differences ...",
    "FirstSentences" : "Revisions This section describes the technical changes between released issues of this document. Table A-1 Issue 0000-01 Change Location First beta release for r0p0 - Table A-2 Differences between ..."
  }, {
    "title" : "Arm Cortex-X1 Core Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101433/r1p2/en",
    "printableUri" : "https://developer.arm.com/documentation/101433/r1p2/en",
    "clickUri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en",
    "excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
    "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "External debug interface",
      "uri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-descriptions/Debug/External-debug-interface",
      "printableUri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-descriptions/Debug/External-debug-interface",
      "clickUri" : "https://developer.arm.com/documentation/101433/r1p2/Debug-descriptions/Debug/External-debug-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en/Debug-descriptions/Debug/External-debug-interface",
      "excerpt" : "External debug interface For information on external debug interface, including debug memory map and debug signals, see the Debug registers and ... External debug interface ProcessorsCortex-A",
      "firstSentences" : "External debug interface For information on external debug interface, including debug memory map and debug signals, see the Debug registers and Signal descriptions in the Arm DynamIQ Shared Unit ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-X1 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101433/r1p2/en",
        "printableUri" : "https://developer.arm.com/documentation/101433/r1p2/en",
        "clickUri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en",
        "excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-X1 Core Technical Reference Manual ",
          "document_number" : "101433",
          "document_version" : "r1p2",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5092307",
          "sysurihash" : "7MsoI86n8tFkaJX3",
          "urihash" : "7MsoI86n8tFkaJX3",
          "sysuri" : "https://developer.arm.com/documentation/101433/r1p2/en",
          "systransactionid" : 863682,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1647820800000,
          "topparentid" : 5092307,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1647907973000,
          "sysconcepts" : "documentation ; Confidential First ; Non-Confidential ; r1p0 ; r0p0 ; arm ; export laws ; party patents ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
          "concepts" : "documentation ; Confidential First ; Non-Confidential ; r1p0 ; r0p0 ; arm ; export laws ; party patents ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649080880000,
          "permanentid" : "074fb9a8d0d7ae67fadb9da5f5daa9067a27eadf1d79a09682fdf2ebf115",
          "syslanguage" : [ "English" ],
          "itemid" : "623914858804d00769e9e1c2",
          "transactionid" : 863682,
          "title" : "Arm Cortex-X1 Core Technical Reference Manual ",
          "products" : [ "Cortex-X1" ],
          "date" : 1649080880000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
          "document_id" : "101433:r1p2:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
          "audience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080880811839744,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5055,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080807049,
          "syssize" : 5055,
          "sysdate" : 1649080880000,
          "haslayout" : "1",
          "topparent" : "5092307",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5092307,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex-X1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 325,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
          "document_revision" : "08",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080880000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101433/r1p2/?lang=en",
          "modified" : 1647907973000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080880811839744,
          "uri" : "https://developer.arm.com/documentation/101433/r1p2/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-X1 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101433/r1p2/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101433/r1p2/en",
        "ClickUri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en",
        "Excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "External debug interface ",
        "document_number" : "101433",
        "document_version" : "r1p2",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5092307",
        "sysurihash" : "bñ8h2FitsDMYPILd",
        "urihash" : "bñ8h2FitsDMYPILd",
        "sysuri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-descriptions/Debug/External-debug-interface",
        "systransactionid" : 863682,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1647820800000,
        "topparentid" : 5092307,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647907973000,
        "sysconcepts" : "signals ; interface ; Technical Reference Manual ; Arm DynamIQ ; memory map ; registers",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
        "attachmentparentid" : 5092307,
        "parentitem" : "623914858804d00769e9e1c2",
        "concepts" : "signals ; interface ; Technical Reference Manual ; Arm DynamIQ ; memory map ; registers",
        "documenttype" : "html",
        "isattachment" : "5092307",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080880000,
        "permanentid" : "4729ada0debe0fb5e33e6811d776bf7af662e4018aea0b4f2c22fc4a9652",
        "syslanguage" : [ "English" ],
        "itemid" : "623914888804d00769e9e2df",
        "transactionid" : 863682,
        "title" : "External debug interface ",
        "products" : [ "Cortex-X1" ],
        "date" : 1649080880000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
        "document_id" : "101433:r1p2:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
        "audience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080880790861887,
        "sysisattachment" : "5092307",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5092307,
        "size" : 266,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101433/r1p2/Debug-descriptions/Debug/External-debug-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080807033,
        "syssize" : 266,
        "sysdate" : 1649080880000,
        "haslayout" : "1",
        "topparent" : "5092307",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5092307,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-X1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 26,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
        "document_revision" : "08",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080880000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101433/r1p2/Debug-descriptions/Debug/External-debug-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101433/r1p2/Debug-descriptions/Debug/External-debug-interface?lang=en",
        "modified" : 1647907973000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080880790861887,
        "uri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-descriptions/Debug/External-debug-interface",
        "syscollection" : "default"
      },
      "Title" : "External debug interface",
      "Uri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-descriptions/Debug/External-debug-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-descriptions/Debug/External-debug-interface",
      "ClickUri" : "https://developer.arm.com/documentation/101433/r1p2/Debug-descriptions/Debug/External-debug-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en/Debug-descriptions/Debug/External-debug-interface",
      "Excerpt" : "External debug interface For information on external debug interface, including debug memory map and debug signals, see the Debug registers and ... External debug interface ProcessorsCortex-A",
      "FirstSentences" : "External debug interface For information on external debug interface, including debug memory map and debug signals, see the Debug registers and Signal descriptions in the Arm DynamIQ Shared Unit ..."
    }, {
      "title" : "Embedded Trace Macrocell",
      "uri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-descriptions/Embedded-Trace-Macrocell",
      "printableUri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-descriptions/Embedded-Trace-Macrocell",
      "clickUri" : "https://developer.arm.com/documentation/101433/r1p2/Debug-descriptions/Embedded-Trace-Macrocell?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en/Debug-descriptions/Embedded-Trace-Macrocell",
      "excerpt" : "Embedded Trace Macrocell This chapter describes the Embedded Trace Macrocell (ETM) ... It contains the following sections: About the ETM. ETM trace unit generation options and resources.",
      "firstSentences" : "Embedded Trace Macrocell This chapter describes the Embedded Trace Macrocell (ETM) for the Cortex -X1 core. It contains the following sections: About the ETM. ETM trace unit generation options and ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-X1 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101433/r1p2/en",
        "printableUri" : "https://developer.arm.com/documentation/101433/r1p2/en",
        "clickUri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en",
        "excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-X1 Core Technical Reference Manual ",
          "document_number" : "101433",
          "document_version" : "r1p2",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5092307",
          "sysurihash" : "7MsoI86n8tFkaJX3",
          "urihash" : "7MsoI86n8tFkaJX3",
          "sysuri" : "https://developer.arm.com/documentation/101433/r1p2/en",
          "systransactionid" : 863682,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1647820800000,
          "topparentid" : 5092307,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1647907973000,
          "sysconcepts" : "documentation ; Confidential First ; Non-Confidential ; r1p0 ; r0p0 ; arm ; export laws ; party patents ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
          "concepts" : "documentation ; Confidential First ; Non-Confidential ; r1p0 ; r0p0 ; arm ; export laws ; party patents ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649080880000,
          "permanentid" : "074fb9a8d0d7ae67fadb9da5f5daa9067a27eadf1d79a09682fdf2ebf115",
          "syslanguage" : [ "English" ],
          "itemid" : "623914858804d00769e9e1c2",
          "transactionid" : 863682,
          "title" : "Arm Cortex-X1 Core Technical Reference Manual ",
          "products" : [ "Cortex-X1" ],
          "date" : 1649080880000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
          "document_id" : "101433:r1p2:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
          "audience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080880811839744,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5055,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080807049,
          "syssize" : 5055,
          "sysdate" : 1649080880000,
          "haslayout" : "1",
          "topparent" : "5092307",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5092307,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex-X1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 325,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
          "document_revision" : "08",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080880000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101433/r1p2/?lang=en",
          "modified" : 1647907973000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080880811839744,
          "uri" : "https://developer.arm.com/documentation/101433/r1p2/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-X1 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101433/r1p2/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101433/r1p2/en",
        "ClickUri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en",
        "Excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Embedded Trace Macrocell ",
        "document_number" : "101433",
        "document_version" : "r1p2",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5092307",
        "sysurihash" : "hbIonBBVQglBxt55",
        "urihash" : "hbIonBBVQglBxt55",
        "sysuri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-descriptions/Embedded-Trace-Macrocell",
        "systransactionid" : 863682,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1647820800000,
        "topparentid" : 5092307,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647907973000,
        "sysconcepts" : "trace unit ; generation options ; resources",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
        "attachmentparentid" : 5092307,
        "parentitem" : "623914858804d00769e9e1c2",
        "concepts" : "trace unit ; generation options ; resources",
        "documenttype" : "html",
        "isattachment" : "5092307",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080880000,
        "permanentid" : "2dcec60d36de2b3ab16980bdf5d2738946a4c9f17ab356ba6b8099c5d37a",
        "syslanguage" : [ "English" ],
        "itemid" : "623914888804d00769e9e2ef",
        "transactionid" : 863682,
        "title" : "Embedded Trace Macrocell ",
        "products" : [ "Cortex-X1" ],
        "date" : 1649080880000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
        "document_id" : "101433:r1p2:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
        "audience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080880770763602,
        "sysisattachment" : "5092307",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5092307,
        "size" : 431,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101433/r1p2/Debug-descriptions/Embedded-Trace-Macrocell?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080807033,
        "syssize" : 431,
        "sysdate" : 1649080880000,
        "haslayout" : "1",
        "topparent" : "5092307",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5092307,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-X1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 36,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
        "document_revision" : "08",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080880000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101433/r1p2/Debug-descriptions/Embedded-Trace-Macrocell?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101433/r1p2/Debug-descriptions/Embedded-Trace-Macrocell?lang=en",
        "modified" : 1647907973000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080880770763602,
        "uri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-descriptions/Embedded-Trace-Macrocell",
        "syscollection" : "default"
      },
      "Title" : "Embedded Trace Macrocell",
      "Uri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-descriptions/Embedded-Trace-Macrocell",
      "PrintableUri" : "https://developer.arm.com/documentation/101433/r1p2/en/Debug-descriptions/Embedded-Trace-Macrocell",
      "ClickUri" : "https://developer.arm.com/documentation/101433/r1p2/Debug-descriptions/Embedded-Trace-Macrocell?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en/Debug-descriptions/Embedded-Trace-Macrocell",
      "Excerpt" : "Embedded Trace Macrocell This chapter describes the Embedded Trace Macrocell (ETM) ... It contains the following sections: About the ETM. ETM trace unit generation options and resources.",
      "FirstSentences" : "Embedded Trace Macrocell This chapter describes the Embedded Trace Macrocell (ETM) for the Cortex -X1 core. It contains the following sections: About the ETM. ETM trace unit generation options and ..."
    }, {
      "title" : "Appendices",
      "uri" : "https://developer.arm.com/documentation/101433/r1p2/en/Appendices",
      "printableUri" : "https://developer.arm.com/documentation/101433/r1p2/en/Appendices",
      "clickUri" : "https://developer.arm.com/documentation/101433/r1p2/Appendices?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en/Appendices",
      "excerpt" : "Appendices Table of Contents A Cortex -X1 Core AArch32 UNPREDICTABLE behaviors Use of R15 by Instruction Load\\/Store accesses crossing page boundaries Armv8 Debug UNPREDICTABLE behaviors Other ...",
      "firstSentences" : "Appendices Table of Contents A Cortex -X1 Core AArch32 UNPREDICTABLE behaviors Use of R15 by Instruction Load\\/Store accesses crossing page boundaries Armv8 Debug UNPREDICTABLE behaviors Other ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-X1 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101433/r1p2/en",
        "printableUri" : "https://developer.arm.com/documentation/101433/r1p2/en",
        "clickUri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en",
        "excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-X1 Core Technical Reference Manual ",
          "document_number" : "101433",
          "document_version" : "r1p2",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5092307",
          "sysurihash" : "7MsoI86n8tFkaJX3",
          "urihash" : "7MsoI86n8tFkaJX3",
          "sysuri" : "https://developer.arm.com/documentation/101433/r1p2/en",
          "systransactionid" : 863682,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1647820800000,
          "topparentid" : 5092307,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1647907973000,
          "sysconcepts" : "documentation ; Confidential First ; Non-Confidential ; r1p0 ; r0p0 ; arm ; export laws ; party patents ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
          "concepts" : "documentation ; Confidential First ; Non-Confidential ; r1p0 ; r0p0 ; arm ; export laws ; party patents ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649080880000,
          "permanentid" : "074fb9a8d0d7ae67fadb9da5f5daa9067a27eadf1d79a09682fdf2ebf115",
          "syslanguage" : [ "English" ],
          "itemid" : "623914858804d00769e9e1c2",
          "transactionid" : 863682,
          "title" : "Arm Cortex-X1 Core Technical Reference Manual ",
          "products" : [ "Cortex-X1" ],
          "date" : 1649080880000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
          "document_id" : "101433:r1p2:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
          "audience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080880811839744,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5055,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080807049,
          "syssize" : 5055,
          "sysdate" : 1649080880000,
          "haslayout" : "1",
          "topparent" : "5092307",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5092307,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex-X1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 325,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
          "document_revision" : "08",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080880000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101433/r1p2/?lang=en",
          "modified" : 1647907973000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080880811839744,
          "uri" : "https://developer.arm.com/documentation/101433/r1p2/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-X1 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101433/r1p2/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101433/r1p2/en",
        "ClickUri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en",
        "Excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Appendices ",
        "document_number" : "101433",
        "document_version" : "r1p2",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5092307",
        "sysurihash" : "WiUBZr1WcGgKr0rU",
        "urihash" : "WiUBZr1WcGgKr0rU",
        "sysuri" : "https://developer.arm.com/documentation/101433/r1p2/en/Appendices",
        "systransactionid" : 863682,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1647820800000,
        "topparentid" : 5092307,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647907973000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
        "attachmentparentid" : 5092307,
        "parentitem" : "623914858804d00769e9e1c2",
        "documenttype" : "html",
        "isattachment" : "5092307",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080880000,
        "permanentid" : "a2d63151130d78c354c2c87b7186da5417f7998b3042a5869b287583420b",
        "syslanguage" : [ "English" ],
        "itemid" : "6239148a8804d00769e9e3a3",
        "transactionid" : 863682,
        "title" : "Appendices ",
        "products" : [ "Cortex-X1" ],
        "date" : 1649080880000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
        "document_id" : "101433:r1p2:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
        "audience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080880760000040,
        "sysisattachment" : "5092307",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5092307,
        "size" : 268,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101433/r1p2/Appendices?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080807049,
        "syssize" : 268,
        "sysdate" : 1649080880000,
        "haslayout" : "1",
        "topparent" : "5092307",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5092307,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex-X1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 27,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
        "document_revision" : "08",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080880000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101433/r1p2/Appendices?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101433/r1p2/Appendices?lang=en",
        "modified" : 1647907973000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080880760000040,
        "uri" : "https://developer.arm.com/documentation/101433/r1p2/en/Appendices",
        "syscollection" : "default"
      },
      "Title" : "Appendices",
      "Uri" : "https://developer.arm.com/documentation/101433/r1p2/en/Appendices",
      "PrintableUri" : "https://developer.arm.com/documentation/101433/r1p2/en/Appendices",
      "ClickUri" : "https://developer.arm.com/documentation/101433/r1p2/Appendices?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en/Appendices",
      "Excerpt" : "Appendices Table of Contents A Cortex -X1 Core AArch32 UNPREDICTABLE behaviors Use of R15 by Instruction Load\\/Store accesses crossing page boundaries Armv8 Debug UNPREDICTABLE behaviors Other ...",
      "FirstSentences" : "Appendices Table of Contents A Cortex -X1 Core AArch32 UNPREDICTABLE behaviors Use of R15 by Instruction Load\\/Store accesses crossing page boundaries Armv8 Debug UNPREDICTABLE behaviors Other ..."
    } ],
    "totalNumberOfChildResults" : 480,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm Cortex-X1 Core Technical Reference Manual ",
      "document_number" : "101433",
      "document_version" : "r1p2",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5092307",
      "sysurihash" : "7MsoI86n8tFkaJX3",
      "urihash" : "7MsoI86n8tFkaJX3",
      "sysuri" : "https://developer.arm.com/documentation/101433/r1p2/en",
      "systransactionid" : 863682,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1647820800000,
      "topparentid" : 5092307,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1647907973000,
      "sysconcepts" : "documentation ; Confidential First ; Non-Confidential ; r1p0 ; r0p0 ; arm ; export laws ; party patents ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822", "5fbba16fcd74e712c449725d|61534c31d71f0e06cc73f822" ],
      "concepts" : "documentation ; Confidential First ; Non-Confidential ; r1p0 ; r0p0 ; arm ; export laws ; party patents ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649080880000,
      "permanentid" : "074fb9a8d0d7ae67fadb9da5f5daa9067a27eadf1d79a09682fdf2ebf115",
      "syslanguage" : [ "English" ],
      "itemid" : "623914858804d00769e9e1c2",
      "transactionid" : 863682,
      "title" : "Arm Cortex-X1 Core Technical Reference Manual ",
      "products" : [ "Cortex-X1" ],
      "date" : 1649080880000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
      "document_id" : "101433:r1p2:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
      "audience" : [ "SoC Designers", "Hardware Engineers", "Silicon Specialists", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649080880811839744,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 5055,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649080807049,
      "syssize" : 5055,
      "sysdate" : 1649080880000,
      "haslayout" : "1",
      "topparent" : "5092307",
      "label_version" : "r1p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5092307,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "This Technical Reference Manual is for the Cortex-X1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "wordcount" : 325,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X1", "Cortex-X|Cortex-X1" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X1" ],
      "document_revision" : "08",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649080880000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101433/r1p2/?lang=en",
      "modified" : 1647907973000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649080880811839744,
      "uri" : "https://developer.arm.com/documentation/101433/r1p2/en",
      "syscollection" : "default"
    },
    "Title" : "Arm Cortex-X1 Core Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101433/r1p2/en",
    "PrintableUri" : "https://developer.arm.com/documentation/101433/r1p2/en",
    "ClickUri" : "https://developer.arm.com/documentation/101433/r1p2/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101433/r1p2/en",
    "Excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
    "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-X1 Core Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
  }, {
    "title" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1",
    "uri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
    "printableUri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
    "clickUri" : "https://developer.arm.com/documentation/101432/r1p2/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
    "excerpt" : "0x1 SHA256H, SHA256H2, SHA256U0, and SHA256U1 are implemented. ... Usage constraints Accessing the ID_AA64ISAR0_EL1 To access the ID_AA64ISAR0_EL1: MRS <Xt>, ID_AA64ISAR0_EL1 ; Read ID_ ...",
    "firstSentences" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1 The ID_AA64ISAR0_EL1 provides information about the instructions that are implemented in AArch64 state, including the ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A78 Core Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101432/r1p2/en",
      "printableUri" : "https://developer.arm.com/documentation/101432/r1p2/en",
      "clickUri" : "https://developer.arm.com/documentation/101432/r1p2/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101432/r1p2/en",
      "excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A78 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Cortex-A78 Core Cryptographic Extension Technical Reference Manual ",
        "document_number" : "101432",
        "document_version" : "r1p2",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5093383",
        "sysurihash" : "V1xlLeDGf3ZrePPk",
        "urihash" : "V1xlLeDGf3ZrePPk",
        "sysuri" : "https://developer.arm.com/documentation/101432/r1p2/en",
        "systransactionid" : 863710,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1647820800000,
        "topparentid" : 5093383,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647931876000,
        "sysconcepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17", "5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17" ],
        "concepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649082234000,
        "permanentid" : "9be5e00b699482ebbce35a9d531390f4eb41f25db929b55e8a525e95791a",
        "syslanguage" : [ "English" ],
        "itemid" : "623971e48804d00769e9ea7c",
        "transactionid" : 863710,
        "title" : "Arm Cortex-A78 Core Cryptographic Extension Technical Reference Manual ",
        "products" : [ "Cortex-A78" ],
        "date" : 1649082234000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
        "document_id" : "101432:r1p2:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649082234217201203,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4955,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101432/r1p2/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649082053090,
        "syssize" : 4955,
        "sysdate" : 1649082234000,
        "haslayout" : "1",
        "topparent" : "5093383",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5093383,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 324,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78", "Cortex-A|Cortex-A78" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78" ],
        "document_revision" : "06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649082234000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101432/r1p2/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101432/r1p2/?lang=en",
        "modified" : 1647931876000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649082234217201203,
        "uri" : "https://developer.arm.com/documentation/101432/r1p2/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A78 Core Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101432/r1p2/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101432/r1p2/en",
      "ClickUri" : "https://developer.arm.com/documentation/101432/r1p2/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101432/r1p2/en",
      "Excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A78 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
    },
    "childResults" : [ {
      "title" : "ID_ISAR5_EL1, AArch32 Instruction Set Attribute Register 5, EL1",
      "uri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1",
      "printableUri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1",
      "clickUri" : "https://developer.arm.com/documentation/101432/r1p2/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1",
      "excerpt" : "SHA1, [11:8] Indicates whether SHA1 instructions are implemented in AArch32 state. ... Usage constraints Accessing the ID_ISAR5_EL1 To access the ID_ISAR5_EL1: MRS <Xt>, ID_ISAR5_EL1 ; Read ID ...",
      "firstSentences" : "ID_ISAR5_EL1, AArch32 Instruction Set Attribute Register 5, EL1 The AArch64 register ID_ISAR5_EL1 provides information about the instructions that are implemented in AArch32 state, including the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A78 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101432/r1p2/en",
        "printableUri" : "https://developer.arm.com/documentation/101432/r1p2/en",
        "clickUri" : "https://developer.arm.com/documentation/101432/r1p2/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101432/r1p2/en",
        "excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A78 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-A78 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "101432",
          "document_version" : "r1p2",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5093383",
          "sysurihash" : "V1xlLeDGf3ZrePPk",
          "urihash" : "V1xlLeDGf3ZrePPk",
          "sysuri" : "https://developer.arm.com/documentation/101432/r1p2/en",
          "systransactionid" : 863710,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1647820800000,
          "topparentid" : 5093383,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1647931876000,
          "sysconcepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17", "5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17" ],
          "concepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649082234000,
          "permanentid" : "9be5e00b699482ebbce35a9d531390f4eb41f25db929b55e8a525e95791a",
          "syslanguage" : [ "English" ],
          "itemid" : "623971e48804d00769e9ea7c",
          "transactionid" : 863710,
          "title" : "Arm Cortex-A78 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A78" ],
          "date" : 1649082234000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
          "document_id" : "101432:r1p2:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649082234217201203,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4955,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101432/r1p2/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649082053090,
          "syssize" : 4955,
          "sysdate" : 1649082234000,
          "haslayout" : "1",
          "topparent" : "5093383",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5093383,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 324,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78", "Cortex-A|Cortex-A78" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78" ],
          "document_revision" : "06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649082234000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101432/r1p2/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101432/r1p2/?lang=en",
          "modified" : 1647931876000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649082234217201203,
          "uri" : "https://developer.arm.com/documentation/101432/r1p2/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A78 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101432/r1p2/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101432/r1p2/en",
        "ClickUri" : "https://developer.arm.com/documentation/101432/r1p2/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101432/r1p2/en",
        "Excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A78 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ID_ISAR5_EL1, AArch32 Instruction Set Attribute Register 5, EL1 ",
        "document_number" : "101432",
        "document_version" : "r1p2",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5093383",
        "sysurihash" : "2pcN3LñAYrY3Ncik",
        "urihash" : "2pcN3LñAYrY3Ncik",
        "sysuri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1",
        "systransactionid" : 851942,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1647820800000,
        "topparentid" : 5093383,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647931876000,
        "sysconcepts" : "Cryptographic Extension ; AArch32 state ; instructions ; SEVL ; configuration ; AES ; SHA1 ; SHA2 ; event local ; SHA256SU0",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17", "5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17" ],
        "attachmentparentid" : 5093383,
        "parentitem" : "623971e48804d00769e9ea7c",
        "concepts" : "Cryptographic Extension ; AArch32 state ; instructions ; SEVL ; configuration ; AES ; SHA1 ; SHA2 ; event local ; SHA256SU0",
        "documenttype" : "html",
        "isattachment" : "5093383",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1647931887000,
        "permanentid" : "39ef53d0a77bb5b5a685db5509e60210e73d56485f488726f0a4ae16e6d2",
        "syslanguage" : [ "English" ],
        "itemid" : "623971e48804d00769e9ea89",
        "transactionid" : 851942,
        "title" : "ID_ISAR5_EL1, AArch32 Instruction Set Attribute Register 5, EL1 ",
        "products" : [ "Cortex-A78" ],
        "date" : 1647931887000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
        "document_id" : "101432:r1p2:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1647931887334362083,
        "sysisattachment" : "5093383",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5093383,
        "size" : 2108,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101432/r1p2/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1647931884576,
        "syssize" : 2108,
        "sysdate" : 1647931887000,
        "haslayout" : "1",
        "topparent" : "5093383",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5093383,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 137,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78", "Cortex-A|Cortex-A78" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78" ],
        "document_revision" : "06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1647931887000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101432/r1p2/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101432/r1p2/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1?lang=en",
        "modified" : 1647931876000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1647931887334362083,
        "uri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1",
        "syscollection" : "default"
      },
      "Title" : "ID_ISAR5_EL1, AArch32 Instruction Set Attribute Register 5, EL1",
      "Uri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1",
      "PrintableUri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1",
      "ClickUri" : "https://developer.arm.com/documentation/101432/r1p2/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5--EL1",
      "Excerpt" : "SHA1, [11:8] Indicates whether SHA1 instructions are implemented in AArch32 state. ... Usage constraints Accessing the ID_ISAR5_EL1 To access the ID_ISAR5_EL1: MRS <Xt>, ID_ISAR5_EL1 ; Read ID ...",
      "FirstSentences" : "ID_ISAR5_EL1, AArch32 Instruction Set Attribute Register 5, EL1 The AArch64 register ID_ISAR5_EL1 provides information about the instructions that are implemented in AArch32 state, including the ..."
    }, {
      "title" : "Identifying the Cryptographic instructions implemented",
      "uri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented",
      "printableUri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented",
      "clickUri" : "https://developer.arm.com/documentation/101432/r1p2/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented",
      "excerpt" : "Identifying the Cryptographic instructions implemented Software can identify the Cryptographic ... The two registers are: ID_AA64ISAR0_EL1 in the AArch64 Execution state ID_ISAR5_EL1 in the ...",
      "firstSentences" : "Identifying the Cryptographic instructions implemented Software can identify the Cryptographic instructions that are implemented by reading two registers. The two registers are: ID_AA64ISAR0_EL1 ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A78 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101432/r1p2/en",
        "printableUri" : "https://developer.arm.com/documentation/101432/r1p2/en",
        "clickUri" : "https://developer.arm.com/documentation/101432/r1p2/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101432/r1p2/en",
        "excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A78 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-A78 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "101432",
          "document_version" : "r1p2",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5093383",
          "sysurihash" : "V1xlLeDGf3ZrePPk",
          "urihash" : "V1xlLeDGf3ZrePPk",
          "sysuri" : "https://developer.arm.com/documentation/101432/r1p2/en",
          "systransactionid" : 863710,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1647820800000,
          "topparentid" : 5093383,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1647931876000,
          "sysconcepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17", "5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17" ],
          "concepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649082234000,
          "permanentid" : "9be5e00b699482ebbce35a9d531390f4eb41f25db929b55e8a525e95791a",
          "syslanguage" : [ "English" ],
          "itemid" : "623971e48804d00769e9ea7c",
          "transactionid" : 863710,
          "title" : "Arm Cortex-A78 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A78" ],
          "date" : 1649082234000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
          "document_id" : "101432:r1p2:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649082234217201203,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4955,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101432/r1p2/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649082053090,
          "syssize" : 4955,
          "sysdate" : 1649082234000,
          "haslayout" : "1",
          "topparent" : "5093383",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5093383,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 324,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78", "Cortex-A|Cortex-A78" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78" ],
          "document_revision" : "06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649082234000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101432/r1p2/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101432/r1p2/?lang=en",
          "modified" : 1647931876000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649082234217201203,
          "uri" : "https://developer.arm.com/documentation/101432/r1p2/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A78 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101432/r1p2/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101432/r1p2/en",
        "ClickUri" : "https://developer.arm.com/documentation/101432/r1p2/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101432/r1p2/en",
        "Excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A78 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Identifying the Cryptographic instructions implemented ",
        "document_number" : "101432",
        "document_version" : "r1p2",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5093383",
        "sysurihash" : "Fk9fQHAOEtEAAM6F",
        "urihash" : "Fk9fQHAOEtEAAM6F",
        "sysuri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented",
        "systransactionid" : 851942,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1647820800000,
        "topparentid" : 5093383,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647931876000,
        "sysconcepts" : "Cryptographic instructions ; implemented Software ; registers",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17", "5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17" ],
        "attachmentparentid" : 5093383,
        "parentitem" : "623971e48804d00769e9ea7c",
        "concepts" : "Cryptographic instructions ; implemented Software ; registers",
        "documenttype" : "html",
        "isattachment" : "5093383",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1647931887000,
        "permanentid" : "687eedaf6b95cd243688d6868fc4bc02372eec2126ae0ad116a6fd5fb24c",
        "syslanguage" : [ "English" ],
        "itemid" : "623971e48804d00769e9ea85",
        "transactionid" : 851942,
        "title" : "Identifying the Cryptographic instructions implemented ",
        "products" : [ "Cortex-A78" ],
        "date" : 1647931887000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
        "document_id" : "101432:r1p2:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1647931887333478151,
        "sysisattachment" : "5093383",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5093383,
        "size" : 343,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101432/r1p2/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1647931884576,
        "syssize" : 343,
        "sysdate" : 1647931887000,
        "haslayout" : "1",
        "topparent" : "5093383",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5093383,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78", "Cortex-A|Cortex-A78" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78" ],
        "document_revision" : "06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1647931887000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101432/r1p2/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101432/r1p2/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented?lang=en",
        "modified" : 1647931876000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1647931887333478151,
        "uri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented",
        "syscollection" : "default"
      },
      "Title" : "Identifying the Cryptographic instructions implemented",
      "Uri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented",
      "PrintableUri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented",
      "ClickUri" : "https://developer.arm.com/documentation/101432/r1p2/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/Identifying-the-Cryptographic-instructions-implemented",
      "Excerpt" : "Identifying the Cryptographic instructions implemented Software can identify the Cryptographic ... The two registers are: ID_AA64ISAR0_EL1 in the AArch64 Execution state ID_ISAR5_EL1 in the ...",
      "FirstSentences" : "Identifying the Cryptographic instructions implemented Software can identify the Cryptographic instructions that are implemented by reading two registers. The two registers are: ID_AA64ISAR0_EL1 ..."
    }, {
      "title" : "Register summary",
      "uri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/Register-summary",
      "printableUri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/Register-summary",
      "clickUri" : "https://developer.arm.com/documentation/101432/r1p2/Register-descriptions/Register-summary?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/Register-summary",
      "excerpt" : "Register summary The core has two instruction identification registers. Each register has a specific purpose, usage constraints, configurations, and ... Register summary ProcessorsCortex-A",
      "firstSentences" : "Register summary The core has two instruction identification registers. Each register has a specific purpose, usage constraints, configurations, and attributes. The following table lists the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A78 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101432/r1p2/en",
        "printableUri" : "https://developer.arm.com/documentation/101432/r1p2/en",
        "clickUri" : "https://developer.arm.com/documentation/101432/r1p2/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101432/r1p2/en",
        "excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A78 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-A78 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "101432",
          "document_version" : "r1p2",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5093383",
          "sysurihash" : "V1xlLeDGf3ZrePPk",
          "urihash" : "V1xlLeDGf3ZrePPk",
          "sysuri" : "https://developer.arm.com/documentation/101432/r1p2/en",
          "systransactionid" : 863710,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1647820800000,
          "topparentid" : 5093383,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1647931876000,
          "sysconcepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17", "5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17" ],
          "concepts" : "documentation ; r0p0 ; arm ; export laws ; party patents ; languages ; industry ; implementations ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649082234000,
          "permanentid" : "9be5e00b699482ebbce35a9d531390f4eb41f25db929b55e8a525e95791a",
          "syslanguage" : [ "English" ],
          "itemid" : "623971e48804d00769e9ea7c",
          "transactionid" : 863710,
          "title" : "Arm Cortex-A78 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A78" ],
          "date" : 1649082234000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
          "document_id" : "101432:r1p2:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649082234217201203,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4955,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101432/r1p2/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649082053090,
          "syssize" : 4955,
          "sysdate" : 1649082234000,
          "haslayout" : "1",
          "topparent" : "5093383",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5093383,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 324,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78", "Cortex-A|Cortex-A78" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78" ],
          "document_revision" : "06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649082234000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101432/r1p2/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101432/r1p2/?lang=en",
          "modified" : 1647931876000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649082234217201203,
          "uri" : "https://developer.arm.com/documentation/101432/r1p2/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A78 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101432/r1p2/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101432/r1p2/en",
        "ClickUri" : "https://developer.arm.com/documentation/101432/r1p2/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101432/r1p2/en",
        "Excerpt" : "Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. ... (LES-PRE-20349) ... Product Status The information in this document is Final, that is for a developed ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A78 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Register summary ",
        "document_number" : "101432",
        "document_version" : "r1p2",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5093383",
        "sysurihash" : "VAF4WVCIn1WB4JEH",
        "urihash" : "VAF4WVCIn1WB4JEH",
        "sysuri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/Register-summary",
        "systransactionid" : 851942,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1647820800000,
        "topparentid" : 5093383,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647931876000,
        "sysconcepts" : "Cryptographic Extension ; instruction identification ; register summary ; EL1 ; AA64ISAR0 ; ID ; core ; AArch64 ; Execution state ; usage constraints ; configurations",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17", "5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17" ],
        "attachmentparentid" : 5093383,
        "parentitem" : "623971e48804d00769e9ea7c",
        "concepts" : "Cryptographic Extension ; instruction identification ; register summary ; EL1 ; AA64ISAR0 ; ID ; core ; AArch64 ; Execution state ; usage constraints ; configurations",
        "documenttype" : "html",
        "isattachment" : "5093383",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1647931887000,
        "permanentid" : "9f65220180b24e889c350fc6d047bd2ab179e72c8c0d6020fa83d129a10d",
        "syslanguage" : [ "English" ],
        "itemid" : "623971e48804d00769e9ea87",
        "transactionid" : 851942,
        "title" : "Register summary ",
        "products" : [ "Cortex-A78" ],
        "date" : 1647931887000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
        "document_id" : "101432:r1p2:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1647931887301526760,
        "sysisattachment" : "5093383",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5093383,
        "size" : 585,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101432/r1p2/Register-descriptions/Register-summary?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1647931884576,
        "syssize" : 585,
        "sysdate" : 1647931887000,
        "haslayout" : "1",
        "topparent" : "5093383",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5093383,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 44,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78", "Cortex-A|Cortex-A78" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78" ],
        "document_revision" : "06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1647931887000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101432/r1p2/Register-descriptions/Register-summary?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101432/r1p2/Register-descriptions/Register-summary?lang=en",
        "modified" : 1647931876000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1647931887301526760,
        "uri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/Register-summary",
        "syscollection" : "default"
      },
      "Title" : "Register summary",
      "Uri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/Register-summary",
      "PrintableUri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/Register-summary",
      "ClickUri" : "https://developer.arm.com/documentation/101432/r1p2/Register-descriptions/Register-summary?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/Register-summary",
      "Excerpt" : "Register summary The core has two instruction identification registers. Each register has a specific purpose, usage constraints, configurations, and ... Register summary ProcessorsCortex-A",
      "FirstSentences" : "Register summary The core has two instruction identification registers. Each register has a specific purpose, usage constraints, configurations, and attributes. The following table lists the ..."
    } ],
    "totalNumberOfChildResults" : 16,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1 ",
      "document_number" : "101432",
      "document_version" : "r1p2",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5093383",
      "sysurihash" : "UFaidñzLq1XSTerv",
      "urihash" : "UFaidñzLq1XSTerv",
      "sysuri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
      "systransactionid" : 851942,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1647820800000,
      "topparentid" : 5093383,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1647931876000,
      "sysconcepts" : "Cryptographic Extension ; core implementation ; instructions ; PMULL ; AESMC ; AESD ; AESE ; SHA1SU1",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17", "5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17" ],
      "attachmentparentid" : 5093383,
      "parentitem" : "623971e48804d00769e9ea7c",
      "concepts" : "Cryptographic Extension ; core implementation ; instructions ; PMULL ; AESMC ; AESD ; AESE ; SHA1SU1",
      "documenttype" : "html",
      "isattachment" : "5093383",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1647931887000,
      "permanentid" : "2188b27cc6bc7e40494e6131620da2d80a3967d71ea7a828be046e8e9812",
      "syslanguage" : [ "English" ],
      "itemid" : "623971e48804d00769e9ea88",
      "transactionid" : 851942,
      "title" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1 ",
      "products" : [ "Cortex-A78" ],
      "date" : 1647931887000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "AArch32", "AArch64", "Armv8", "Performance" ],
      "document_id" : "101432:r1p2:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
      "audience" : [ "Hardware Engineers", "Silicon Specialists", "SoC Designers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1647931887372232274,
      "sysisattachment" : "5093383",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5093383,
      "size" : 2788,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101432/r1p2/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1647931884576,
      "syssize" : 2788,
      "sysdate" : 1647931887000,
      "haslayout" : "1",
      "topparent" : "5093383",
      "label_version" : "r1p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5093383,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
      "wordcount" : 158,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78", "Cortex-A|Cortex-A78" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78" ],
      "document_revision" : "06",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1647931887000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101432/r1p2/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101432/r1p2/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1?lang=en",
      "modified" : 1647931876000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1647931887372232274,
      "uri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
      "syscollection" : "default"
    },
    "Title" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1",
    "Uri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
    "PrintableUri" : "https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
    "ClickUri" : "https://developer.arm.com/documentation/101432/r1p2/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101432/r1p2/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
    "Excerpt" : "0x1 SHA256H, SHA256H2, SHA256U0, and SHA256U1 are implemented. ... Usage constraints Accessing the ID_AA64ISAR0_EL1 To access the ID_AA64ISAR0_EL1: MRS <Xt>, ID_AA64ISAR0_EL1 ; Read ID_ ...",
    "FirstSentences" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1 The ID_AA64ISAR0_EL1 provides information about the instructions that are implemented in AArch64 state, including the ..."
  }, {
    "title" : "Arm CoreSight DAP-Lite2 Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100572/r2p1/en/pdf/coreSight_daplite2_technical_reference_manual_100572_0201_01_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100572/r2p1/en/pdf/coreSight_daplite2_technical_reference_manual_100572_0201_01_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/622b3a438804d00769e9db1a",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100572/r2p1/en/pdf/coreSight_daplite2_technical_reference_manual_100572_0201_01_en.pdf",
    "excerpt" : "Change ... Your access to the information in this document is conditional upon your acceptance ... THIS DOCUMENT IS PROVIDED “AS IS”. ... All rights reserved. Non-Conﬁdential Page 2 of 122",
    "firstSentences" : "Arm® CoreSight™ DAP-Lite2 Revision: r2p1 Technical Reference Manual Non-Conﬁdential Copyright © 2016, 2019–2020, 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 01 100572_0201_01_en",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreSight DAP-Lite2 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100572/r2p1/en",
      "printableUri" : "https://developer.arm.com/documentation/100572/r2p1/en",
      "clickUri" : "https://developer.arm.com/documentation/100572/r2p1/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100572/r2p1/en",
      "excerpt" : "Arm CoreSight DAP-Lite2 Technical Reference Manual Technical Reference Manual This document ... Click Download to view. Arm CoreSight DAP-Lite2 Technical Reference Manual Debug Access Port",
      "firstSentences" : "Arm CoreSight DAP-Lite2 Technical Reference Manual Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm CoreSight DAP-Lite2 Technical Reference ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm CoreSight DAP-Lite2 Technical Reference Manual ",
        "document_number" : "100572",
        "document_version" : "r2p1",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5084258",
        "sysurihash" : "k3WEQv3mIq2TPcdñ",
        "urihash" : "k3WEQv3mIq2TPcdñ",
        "sysuri" : "https://developer.arm.com/documentation/100572/r2p1/en",
        "systransactionid" : 902346,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1643328000000,
        "topparentid" : 5084258,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647000131000,
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1108e527a03a85ed24d", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1108e527a03a85ed24d", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1655114824000,
        "permanentid" : "d6428d811acafa7bc2044c4d000aee9791af6f322f70ae019b962fdd6635",
        "syslanguage" : [ "English" ],
        "itemid" : "622b3a438804d00769e9db18",
        "transactionid" : 902346,
        "title" : "Arm CoreSight DAP-Lite2 Technical Reference Manual ",
        "products" : [ "CoreSight DAP-Lite2", "CoreSight SoC-600" ],
        "date" : 1655114824000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Debugging" ],
        "document_id" : "100572:r2p1:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "audience" : [ "Application Developers", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114824761430627,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 220,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100572/r2p1/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114820767,
        "syssize" : 220,
        "sysdate" : 1655114824000,
        "haslayout" : "1",
        "topparent" : "5084258",
        "label_version" : "r2p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5084258,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This content describes how CoreSight DAP-Lite2 enables an off-chip debugger to connect to a target system using a low pincount JTAG or Serial Wire interface. The debugger can then control the target processor during a debug session.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite2", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite2", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite2" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114824000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100572/r2p1/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100572/r2p1/?lang=en",
        "modified" : 1655114804000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114824761430627,
        "uri" : "https://developer.arm.com/documentation/100572/r2p1/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreSight DAP-Lite2 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100572/r2p1/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100572/r2p1/en",
      "ClickUri" : "https://developer.arm.com/documentation/100572/r2p1/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100572/r2p1/en",
      "Excerpt" : "Arm CoreSight DAP-Lite2 Technical Reference Manual Technical Reference Manual This document ... Click Download to view. Arm CoreSight DAP-Lite2 Technical Reference Manual Debug Access Port",
      "FirstSentences" : "Arm CoreSight DAP-Lite2 Technical Reference Manual Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm CoreSight DAP-Lite2 Technical Reference ..."
    },
    "childResults" : [ {
      "title" : "Arm CoreSight DAP-Lite2 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100572/r2p1/en",
      "printableUri" : "https://developer.arm.com/documentation/100572/r2p1/en",
      "clickUri" : "https://developer.arm.com/documentation/100572/r2p1/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100572/r2p1/en",
      "excerpt" : "Arm CoreSight DAP-Lite2 Technical Reference Manual Technical Reference Manual This document ... Click Download to view. Arm CoreSight DAP-Lite2 Technical Reference Manual Debug Access Port",
      "firstSentences" : "Arm CoreSight DAP-Lite2 Technical Reference Manual Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm CoreSight DAP-Lite2 Technical Reference ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm CoreSight DAP-Lite2 Technical Reference Manual ",
        "document_number" : "100572",
        "document_version" : "r2p1",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5084258",
        "sysurihash" : "k3WEQv3mIq2TPcdñ",
        "urihash" : "k3WEQv3mIq2TPcdñ",
        "sysuri" : "https://developer.arm.com/documentation/100572/r2p1/en",
        "systransactionid" : 902346,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1643328000000,
        "topparentid" : 5084258,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647000131000,
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1108e527a03a85ed24d", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1108e527a03a85ed24d", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1655114824000,
        "permanentid" : "d6428d811acafa7bc2044c4d000aee9791af6f322f70ae019b962fdd6635",
        "syslanguage" : [ "English" ],
        "itemid" : "622b3a438804d00769e9db18",
        "transactionid" : 902346,
        "title" : "Arm CoreSight DAP-Lite2 Technical Reference Manual ",
        "products" : [ "CoreSight DAP-Lite2", "CoreSight SoC-600" ],
        "date" : 1655114824000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Debugging" ],
        "document_id" : "100572:r2p1:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "audience" : [ "Application Developers", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655114824761430627,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 220,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100572/r2p1/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655114820767,
        "syssize" : 220,
        "sysdate" : 1655114824000,
        "haslayout" : "1",
        "topparent" : "5084258",
        "label_version" : "r2p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5084258,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This content describes how CoreSight DAP-Lite2 enables an off-chip debugger to connect to a target system using a low pincount JTAG or Serial Wire interface. The debugger can then control the target processor during a debug session.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite2", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite2", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite2" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655114824000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100572/r2p1/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100572/r2p1/?lang=en",
        "modified" : 1655114804000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655114824761430627,
        "uri" : "https://developer.arm.com/documentation/100572/r2p1/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreSight DAP-Lite2 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100572/r2p1/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100572/r2p1/en",
      "ClickUri" : "https://developer.arm.com/documentation/100572/r2p1/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100572/r2p1/en",
      "Excerpt" : "Arm CoreSight DAP-Lite2 Technical Reference Manual Technical Reference Manual This document ... Click Download to view. Arm CoreSight DAP-Lite2 Technical Reference Manual Debug Access Port",
      "FirstSentences" : "Arm CoreSight DAP-Lite2 Technical Reference Manual Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm CoreSight DAP-Lite2 Technical Reference ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm CoreSight DAP-Lite2 Technical Reference Manual ",
      "document_number" : "100572",
      "document_version" : "r2p1",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5084258",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "sIvzO6hqPYKzGGCS",
      "urihash" : "sIvzO6hqPYKzGGCS",
      "sysuri" : "https://developer.arm.com/documentation/100572/r2p1/en/pdf/coreSight_daplite2_technical_reference_manual_100572_0201_01_en.pdf",
      "systransactionid" : 902346,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1643328000000,
      "topparentid" : 5084258,
      "numberofpages" : 122,
      "sysconcepts" : "assignments ; registers ; transactions ; master interface ; 0xFFFFFFF0 ; programmers model ; Arm Limited ; integration ; css600 ; implementer ; memory address ; read mode ; error response ; architecture ; control signals ; PIDR1",
      "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1108e527a03a85ed24d", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1108e527a03a85ed24d", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f" ],
      "attachmentparentid" : 5084258,
      "parentitem" : "622b3a438804d00769e9db18",
      "concepts" : "assignments ; registers ; transactions ; master interface ; 0xFFFFFFF0 ; programmers model ; Arm Limited ; integration ; css600 ; implementer ; memory address ; read mode ; error response ; architecture ; control signals ; PIDR1",
      "documenttype" : "pdf",
      "isattachment" : "5084258",
      "sysindexeddate" : 1655114827000,
      "permanentid" : "868e156fbc0fbd64fa012211f61b72f3498c27357330129b37c510283f87",
      "syslanguage" : [ "English" ],
      "itemid" : "622b3a438804d00769e9db1a",
      "transactionid" : 902346,
      "title" : "Arm CoreSight DAP-Lite2 Technical Reference Manual ",
      "subject" : "Arm CoreSight DAP-Lite2 Technical Reference Manual. This book\n\t\t\tdescribes the CoreSight DAP-Lite2 System Components and the features available in\n\t\t\tthem.",
      "date" : 1655114827000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100572:r2p1:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Application Developers", "Hardware Engineers", "SoC Designers", "Software Developers" ],
      "audience" : [ "Application Developers", "Hardware Engineers", "SoC Designers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655114827402023799,
      "sysisattachment" : "5084258",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5084258,
      "size" : 1202619,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/622b3a438804d00769e9db1a",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655114823180,
      "syssubject" : "Arm CoreSight DAP-Lite2 Technical Reference Manual. This book\n\t\t\tdescribes the CoreSight DAP-Lite2 System Components and the features available in\n\t\t\tthem.",
      "syssize" : 1202619,
      "sysdate" : 1655114827000,
      "topparent" : "5084258",
      "author" : "Arm Ltd.",
      "label_version" : "r2p1",
      "systopparentid" : 5084258,
      "content_description" : "This content describes how CoreSight DAP-Lite2 enables an off-chip debugger to connect to a target system using a low pincount JTAG or Serial Wire interface. The debugger can then control the target processor during a debug session.",
      "wordcount" : 1824,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite2", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite2", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite2" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655114827000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/622b3a438804d00769e9db1a",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655114827402023799,
      "uri" : "https://developer.arm.com/documentation/100572/r2p1/en/pdf/coreSight_daplite2_technical_reference_manual_100572_0201_01_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreSight DAP-Lite2 Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100572/r2p1/en/pdf/coreSight_daplite2_technical_reference_manual_100572_0201_01_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100572/r2p1/en/pdf/coreSight_daplite2_technical_reference_manual_100572_0201_01_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/622b3a438804d00769e9db1a",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100572/r2p1/en/pdf/coreSight_daplite2_technical_reference_manual_100572_0201_01_en.pdf",
    "Excerpt" : "Change ... Your access to the information in this document is conditional upon your acceptance ... THIS DOCUMENT IS PROVIDED “AS IS”. ... All rights reserved. Non-Conﬁdential Page 2 of 122",
    "FirstSentences" : "Arm® CoreSight™ DAP-Lite2 Revision: r2p1 Technical Reference Manual Non-Conﬁdential Copyright © 2016, 2019–2020, 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 01 100572_0201_01_en"
  }, {
    "title" : "IMP_IDATA1_EL3, Instruction Register 0",
    "uri" : "https://developer.arm.com/documentation/101593/0101/en/AArch64-System-registers/Debug-register-summary/IMP-IDATA1-EL3--Instruction-Register-0",
    "printableUri" : "https://developer.arm.com/documentation/101593/0101/en/AArch64-System-registers/Debug-register-summary/IMP-IDATA1-EL3--Instruction-Register-0",
    "clickUri" : "https://developer.arm.com/documentation/101593/0101/AArch64-System-registers/Debug-register-summary/IMP-IDATA1-EL3--Instruction-Register-0?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en/AArch64-System-registers/Debug-register-summary/IMP-IDATA1-EL3--Instruction-Register-0",
    "excerpt" : "IMP_IDATA1_EL3, Instruction Register 0 Contains data from a preceding RAMINDEX operation. Configurations This register is available in all configurations. ... Bit descriptions Figure 1.",
    "firstSentences" : "IMP_IDATA1_EL3, Instruction Register 0 Contains data from a preceding RAMINDEX operation. Configurations This register is available in all configurations. Attributes Width 64 Functional group ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CortexX3 Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101593/0101/en",
      "printableUri" : "https://developer.arm.com/documentation/101593/0101/en",
      "clickUri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en",
      "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X3 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-01 14 August 2020 Confidential First Alpha release for r0p0 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm CortexX3 Core Technical Reference Manual ",
        "document_number" : "101593",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5292754",
        "sysurihash" : "ijNeCQum7plFNsaa",
        "urihash" : "ijNeCQum7plFNsaa",
        "sysuri" : "https://developer.arm.com/documentation/101593/0101/en",
        "systransactionid" : 1084187,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1656374400000,
        "topparentid" : 5292754,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656432776000,
        "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28", "5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28" ],
        "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1671441486000,
        "permanentid" : "0746b7a27e3d9d8361f83200b15952eb00843789e4e8d2f0638d179dcecc",
        "syslanguage" : [ "English" ],
        "itemid" : "62bb288831ea212bb66250da",
        "transactionid" : 1084187,
        "title" : "Arm CortexX3 Core Technical Reference Manual ",
        "products" : [ "Cortex-X3" ],
        "date" : 1671441486000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "101593:0101:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1671441486273590347,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4702,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1671441467778,
        "syssize" : 4702,
        "sysdate" : 1671441486000,
        "haslayout" : "1",
        "topparent" : "5292754",
        "label_version" : "0101",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5292754,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex X3 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 317,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X3", "Cortex-X|Cortex-X3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X3" ],
        "document_revision" : "0101-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1671441486000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101593/0101/?lang=en",
        "modified" : 1663083143000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1671441486273590347,
        "uri" : "https://developer.arm.com/documentation/101593/0101/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CortexX3 Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101593/0101/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101593/0101/en",
      "ClickUri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en",
      "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X3 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-01 14 August 2020 Confidential First Alpha release for r0p0 ..."
    },
    "childResults" : [ {
      "title" : "DSU-110 dependent features",
      "uri" : "https://developer.arm.com/documentation/101593/0101/en/The-Cortex-X3--core/DSU-110-dependent-features-",
      "printableUri" : "https://developer.arm.com/documentation/101593/0101/en/The-Cortex-X3--core/DSU-110-dependent-features-",
      "clickUri" : "https://developer.arm.com/documentation/101593/0101/The-Cortex-X3--core/DSU-110-dependent-features-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en/The-Cortex-X3--core/DSU-110-dependent-features-",
      "excerpt" : "DSU-110 dependent features Support for some DynamIQ Shared Unit-110 (DSU-110) features and ... The following table describes which DSU-110 dependent features are supported in your ... Table 1.",
      "firstSentences" : "DSU-110 dependent features Support for some DynamIQ Shared Unit-110 (DSU-110) features and behaviors depends on whether your licensed core supports a particular feature. The following table ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexX3 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101593/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101593/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X3 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-01 14 August 2020 Confidential First Alpha release for r0p0 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CortexX3 Core Technical Reference Manual ",
          "document_number" : "101593",
          "document_version" : "0101",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5292754",
          "sysurihash" : "ijNeCQum7plFNsaa",
          "urihash" : "ijNeCQum7plFNsaa",
          "sysuri" : "https://developer.arm.com/documentation/101593/0101/en",
          "systransactionid" : 1084187,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1656374400000,
          "topparentid" : 5292754,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1656432776000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28", "5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; agreement ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1671441486000,
          "permanentid" : "0746b7a27e3d9d8361f83200b15952eb00843789e4e8d2f0638d179dcecc",
          "syslanguage" : [ "English" ],
          "itemid" : "62bb288831ea212bb66250da",
          "transactionid" : 1084187,
          "title" : "Arm CortexX3 Core Technical Reference Manual ",
          "products" : [ "Cortex-X3" ],
          "date" : 1671441486000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Application Processors",
          "navigationhierarchiestopics" : [ "Armv9" ],
          "document_id" : "101593:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "Hardware Engineers", "SoC Designers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1671441486273590347,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4702,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1671441467778,
          "syssize" : 4702,
          "sysdate" : 1671441486000,
          "haslayout" : "1",
          "topparent" : "5292754",
          "label_version" : "0101",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5292754,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This manual is for the Cortex X3 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
          "wordcount" : 317,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X3", "Cortex-X|Cortex-X3" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X3" ],
          "document_revision" : "0101-06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1671441486000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101593/0101/?lang=en",
          "modified" : 1663083143000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1671441486273590347,
          "uri" : "https://developer.arm.com/documentation/101593/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexX3 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101593/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101593/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101593/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X3 Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-01 14 August 2020 Confidential First Alpha release for r0p0 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "DSU-110 dependent features  ",
        "document_number" : "101593",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5292754",
        "sysurihash" : "LtJkwM1ñYkudSsx1",
        "urihash" : "LtJkwM1ñYkudSsx1",
        "sysuri" : "https://developer.arm.com/documentation/101593/0101/en/The-Cortex-X3--core/DSU-110-dependent-features-",
        "systransactionid" : 965876,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1656374400000,
        "topparentid" : 5292754,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1656432776000,
        "sysconcepts" : "u2011X3 core ; Shared Unit ; DSU ; features ; u00AE ; Cortex ; DynamIQ ; external signals ; configuration ; Maximum Power Mitigation Mechanism ; connection information ; Cryptographic Extension",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28", "5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28" ],
        "attachmentparentid" : 5292754,
        "parentitem" : "62bb288831ea212bb66250da",
        "concepts" : "u2011X3 core ; Shared Unit ; DSU ; features ; u00AE ; Cortex ; DynamIQ ; external signals ; configuration ; Maximum Power Mitigation Mechanism ; connection information ; Cryptographic Extension",
        "documenttype" : "html",
        "isattachment" : "5292754",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1663083178000,
        "permanentid" : "b448fbf6d2bac3267443f06f7bded184d9396fbbeedd7c724b198ab404c5",
        "syslanguage" : [ "English" ],
        "itemid" : "62bb288b31ea212bb66250e4",
        "transactionid" : 965876,
        "title" : "DSU-110 dependent features  ",
        "products" : [ "Cortex-X3" ],
        "date" : 1663083178000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Application Processors",
        "navigationhierarchiestopics" : [ "Armv9" ],
        "document_id" : "101593:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1663083178240578619,
        "sysisattachment" : "5292754",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5292754,
        "size" : 1738,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101593/0101/The-Cortex-X3--core/DSU-110-dependent-features-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1663083148603,
        "syssize" : 1738,
        "sysdate" : 1663083178000,
        "haslayout" : "1",
        "topparent" : "5292754",
        "label_version" : "0101",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5292754,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This manual is for the Cortex X3 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 109,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X3", "Cortex-X|Cortex-X3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X3" ],
        "document_revision" : "0101-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1663083178000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101593/0101/The-Cortex-X3--core/DSU-110-dependent-features-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101593/0101/The-Cortex-X3--core/DSU-110-dependent-features-?lang=en",
        "modified" : 1663083143000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1663083178240578619,
        "uri" : "https://developer.arm.com/documentation/101593/0101/en/The-Cortex-X3--core/DSU-110-dependent-features-",
        "syscollection" : "default"
      },
      "Title" : "DSU-110 dependent features",
      "Uri" : "https://developer.arm.com/documentation/101593/0101/en/The-Cortex-X3--core/DSU-110-dependent-features-",
      "PrintableUri" : "https://developer.arm.com/documentation/101593/0101/en/The-Cortex-X3--core/DSU-110-dependent-features-",
      "ClickUri" : "https://developer.arm.com/documentation/101593/0101/The-Cortex-X3--core/DSU-110-dependent-features-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en/The-Cortex-X3--core/DSU-110-dependent-features-",
      "Excerpt" : "DSU-110 dependent features Support for some DynamIQ Shared Unit-110 (DSU-110) features and ... The following table describes which DSU-110 dependent features are supported in your ... Table 1.",
      "FirstSentences" : "DSU-110 dependent features Support for some DynamIQ Shared Unit-110 (DSU-110) features and behaviors depends on whether your licensed core supports a particular feature. The following table ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "IMP_IDATA1_EL3, Instruction Register 0 ",
      "document_number" : "101593",
      "document_version" : "0101",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5292754",
      "sysurihash" : "jkXñ7LljEñQ99U4r",
      "urihash" : "jkXñ7LljEñQ99U4r",
      "sysuri" : "https://developer.arm.com/documentation/101593/0101/en/AArch64-System-registers/Debug-register-summary/IMP-IDATA1-EL3--Instruction-Register-0",
      "systransactionid" : 965877,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1656374400000,
      "topparentid" : 5292754,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1656432776000,
      "sysconcepts" : "configurations ; See individual ; Functional group ; Reset ; register",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28", "5fbba16fcd74e712c449725d|62b9652fc98fa901d0ae1a28" ],
      "attachmentparentid" : 5292754,
      "parentitem" : "62bb288831ea212bb66250da",
      "concepts" : "configurations ; See individual ; Functional group ; Reset ; register",
      "documenttype" : "html",
      "isattachment" : "5292754",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1663083185000,
      "permanentid" : "fc0ad28167a73861f313313bd15a33153dee7fae8a8deb12b752e2565108",
      "syslanguage" : [ "English" ],
      "itemid" : "62bb288d31ea212bb662518e",
      "transactionid" : 965877,
      "title" : "IMP_IDATA1_EL3, Instruction Register 0 ",
      "products" : [ "Cortex-X3" ],
      "date" : 1663083185000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiesprocessortype" : "Application Processors",
      "navigationhierarchiestopics" : [ "Armv9" ],
      "document_id" : "101593:0101:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "Hardware Engineers", "SoC Designers" ],
      "product_quality" : "EAC",
      "sourcetype" : "Push",
      "rowid" : 1663083185939396184,
      "sysisattachment" : "5292754",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5292754,
      "size" : 807,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101593/0101/AArch64-System-registers/Debug-register-summary/IMP-IDATA1-EL3--Instruction-Register-0?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1663083149340,
      "syssize" : 807,
      "sysdate" : 1663083185000,
      "haslayout" : "1",
      "topparent" : "5292754",
      "label_version" : "0101",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5292754,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "This manual is for the Cortex X3 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
      "wordcount" : 71,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X3", "Cortex-X|Cortex-X3" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X3" ],
      "document_revision" : "0101-06",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1663083185000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101593/0101/AArch64-System-registers/Debug-register-summary/IMP-IDATA1-EL3--Instruction-Register-0?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101593/0101/AArch64-System-registers/Debug-register-summary/IMP-IDATA1-EL3--Instruction-Register-0?lang=en",
      "modified" : 1663083143000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1663083185939396184,
      "uri" : "https://developer.arm.com/documentation/101593/0101/en/AArch64-System-registers/Debug-register-summary/IMP-IDATA1-EL3--Instruction-Register-0",
      "syscollection" : "default"
    },
    "Title" : "IMP_IDATA1_EL3, Instruction Register 0",
    "Uri" : "https://developer.arm.com/documentation/101593/0101/en/AArch64-System-registers/Debug-register-summary/IMP-IDATA1-EL3--Instruction-Register-0",
    "PrintableUri" : "https://developer.arm.com/documentation/101593/0101/en/AArch64-System-registers/Debug-register-summary/IMP-IDATA1-EL3--Instruction-Register-0",
    "ClickUri" : "https://developer.arm.com/documentation/101593/0101/AArch64-System-registers/Debug-register-summary/IMP-IDATA1-EL3--Instruction-Register-0?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101593/0101/en/AArch64-System-registers/Debug-register-summary/IMP-IDATA1-EL3--Instruction-Register-0",
    "Excerpt" : "IMP_IDATA1_EL3, Instruction Register 0 Contains data from a preceding RAMINDEX operation. Configurations This register is available in all configurations. ... Bit descriptions Figure 1.",
    "FirstSentences" : "IMP_IDATA1_EL3, Instruction Register 0 Contains data from a preceding RAMINDEX operation. Configurations This register is available in all configurations. Attributes Width 64 Functional group ..."
  }, {
    "title" : "Arm CoreLink GIC-600AE Generic Interrupt Controller Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101206/0003/en/pdf/corelink_gic600ae_trm_101206_0003_04_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101206/0003/en/pdf/corelink_gic600ae_trm_101206_0003_04_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/6337038fda191e7fe057d9d3",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101206/0003/en/pdf/corelink_gic600ae_trm_101206_0003_04_en.pdf",
    "excerpt" : "Change ... No part of this document may be reproduced in any form by any means without the ... THIS DOCUMENT IS PROVIDED “AS IS”. ... Copyright © 2018–2020, 2022 Arm Limited (or its aﬃliates).",
    "firstSentences" : "Arm® CoreLink™ GIC-600AE Generic Interrupt Controller Revision: r0p3 Technical Reference Manual Non-Conﬁdential Copyright © 2018–2020, 2022 Arm Limited (or its aﬃliates). All rights reserved.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreLink GIC-600AE Generic Interrupt Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101206/0003/en",
      "printableUri" : "https://developer.arm.com/documentation/101206/0003/en",
      "clickUri" : "https://developer.arm.com/documentation/101206/0003/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101206/0003/en",
      "excerpt" : "Copyright \\u00A9 2018\\u20132020, 2022 Arm Limited (or its affiliates). All rights reserved. ... Feedback Arm welcomes feedback on this product and its documentation. ... See Revisions.",
      "firstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-600AE Generic Interrupt Controller Technical Reference Manual Revision: r0p3 Release Information Issue Date Confidentiality Change 0000-00 31 July 2018 Confidential ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm CoreLink GIC-600AE Generic Interrupt Controller Technical Reference Manual ",
        "document_number" : "101206",
        "document_version" : "0003",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5351955",
        "sysurihash" : "AwAzkg1F0Xja3MXT",
        "urihash" : "AwAzkg1F0Xja3MXT",
        "sysuri" : "https://developer.arm.com/documentation/101206/0003/en",
        "systransactionid" : 979437,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1663286400000,
        "topparentid" : 5351955,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1664549769000,
        "sysconcepts" : "documentation ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f57e24a5e02d07b2645", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f57e24a5e02d07b2645" ],
        "concepts" : "documentation ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1664554954000,
        "permanentid" : "1d9628bcba7fb5472d348449f8533c0453b6b78f8a7c7d9012493d1b958e",
        "syslanguage" : [ "English" ],
        "itemid" : "63370389da191e7fe057d870",
        "transactionid" : 979437,
        "title" : "Arm CoreLink GIC-600AE Generic Interrupt Controller Technical Reference Manual ",
        "products" : [ "CoreLink GIC-600AE" ],
        "date" : 1664554954000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "System Controllers",
        "navigationhierarchiestopics" : [ "Automotive", "Functional Safety" ],
        "document_id" : "101206:0003:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Software Developers" ],
        "audience" : [ "Hardware Engineers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1664554954746900908,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5054,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101206/0003/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1664554922030,
        "syssize" : 5054,
        "sysdate" : 1664554954000,
        "haslayout" : "1",
        "topparent" : "5351955",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5351955,
        "navigationhierarchiescategories" : [ "Automotive" ],
        "content_description" : "This book is the Technical Reference Manual for the Arm CoreLink GIC-600AE Generic Interrupt Controller .",
        "wordcount" : 336,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600AE", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600AE" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600AE" ],
        "document_revision" : "0003-04",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1664554954000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101206/0003/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101206/0003/?lang=en",
        "modified" : 1664554878000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1664554954746900908,
        "uri" : "https://developer.arm.com/documentation/101206/0003/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink GIC-600AE Generic Interrupt Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101206/0003/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101206/0003/en",
      "ClickUri" : "https://developer.arm.com/documentation/101206/0003/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101206/0003/en",
      "Excerpt" : "Copyright \\u00A9 2018\\u20132020, 2022 Arm Limited (or its affiliates). All rights reserved. ... Feedback Arm welcomes feedback on this product and its documentation. ... See Revisions.",
      "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-600AE Generic Interrupt Controller Technical Reference Manual Revision: r0p3 Release Information Issue Date Confidentiality Change 0000-00 31 July 2018 Confidential ..."
    },
    "childResults" : [ {
      "title" : "About the GIC-600AE",
      "uri" : "https://developer.arm.com/documentation/101206/0003/en/About-the-GIC-600AE",
      "printableUri" : "https://developer.arm.com/documentation/101206/0003/en/About-the-GIC-600AE",
      "clickUri" : "https://developer.arm.com/documentation/101206/0003/About-the-GIC-600AE?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101206/0003/en/About-the-GIC-600AE",
      "excerpt" : "About the GIC-600AE The GIC-600AE is a Functional Safety (FuSa) variant of the GIC\\u2011600. The GIC-600AE is a Generic Interrupt Controller (GIC) that handles interrupts from peripherals ...",
      "firstSentences" : "About the GIC-600AE The GIC-600AE is a Functional Safety (FuSa) variant of the GIC\\u2011600. The GIC-600AE is a Generic Interrupt Controller (GIC) that handles interrupts from peripherals to the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink GIC-600AE Generic Interrupt Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101206/0003/en",
        "printableUri" : "https://developer.arm.com/documentation/101206/0003/en",
        "clickUri" : "https://developer.arm.com/documentation/101206/0003/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101206/0003/en",
        "excerpt" : "Copyright \\u00A9 2018\\u20132020, 2022 Arm Limited (or its affiliates). All rights reserved. ... Feedback Arm welcomes feedback on this product and its documentation. ... See Revisions.",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-600AE Generic Interrupt Controller Technical Reference Manual Revision: r0p3 Release Information Issue Date Confidentiality Change 0000-00 31 July 2018 Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreLink GIC-600AE Generic Interrupt Controller Technical Reference Manual ",
          "document_number" : "101206",
          "document_version" : "0003",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5351955",
          "sysurihash" : "AwAzkg1F0Xja3MXT",
          "urihash" : "AwAzkg1F0Xja3MXT",
          "sysuri" : "https://developer.arm.com/documentation/101206/0003/en",
          "systransactionid" : 979437,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1663286400000,
          "topparentid" : 5351955,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1664549769000,
          "sysconcepts" : "documentation ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f57e24a5e02d07b2645", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f57e24a5e02d07b2645" ],
          "concepts" : "documentation ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1664554954000,
          "permanentid" : "1d9628bcba7fb5472d348449f8533c0453b6b78f8a7c7d9012493d1b958e",
          "syslanguage" : [ "English" ],
          "itemid" : "63370389da191e7fe057d870",
          "transactionid" : 979437,
          "title" : "Arm CoreLink GIC-600AE Generic Interrupt Controller Technical Reference Manual ",
          "products" : [ "CoreLink GIC-600AE" ],
          "date" : 1664554954000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "System Controllers",
          "navigationhierarchiestopics" : [ "Automotive", "Functional Safety" ],
          "document_id" : "101206:0003:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "Software Developers" ],
          "audience" : [ "Hardware Engineers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1664554954746900908,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5054,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101206/0003/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1664554922030,
          "syssize" : 5054,
          "sysdate" : 1664554954000,
          "haslayout" : "1",
          "topparent" : "5351955",
          "label_version" : "r0p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5351955,
          "navigationhierarchiescategories" : [ "Automotive" ],
          "content_description" : "This book is the Technical Reference Manual for the Arm CoreLink GIC-600AE Generic Interrupt Controller .",
          "wordcount" : 336,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600AE", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600AE" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600AE" ],
          "document_revision" : "0003-04",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1664554954000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101206/0003/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101206/0003/?lang=en",
          "modified" : 1664554878000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1664554954746900908,
          "uri" : "https://developer.arm.com/documentation/101206/0003/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink GIC-600AE Generic Interrupt Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101206/0003/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101206/0003/en",
        "ClickUri" : "https://developer.arm.com/documentation/101206/0003/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101206/0003/en",
        "Excerpt" : "Copyright \\u00A9 2018\\u20132020, 2022 Arm Limited (or its affiliates). All rights reserved. ... Feedback Arm welcomes feedback on this product and its documentation. ... See Revisions.",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-600AE Generic Interrupt Controller Technical Reference Manual Revision: r0p3 Release Information Issue Date Confidentiality Change 0000-00 31 July 2018 Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "About the GIC-600AE ",
        "document_number" : "101206",
        "document_version" : "0003",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5351955",
        "sysurihash" : "kIHYSBUsbzCYbkAX",
        "urihash" : "kIHYSBUsbzCYbkAX",
        "sysuri" : "https://developer.arm.com/documentation/101206/0003/en/About-the-GIC-600AE",
        "systransactionid" : 979437,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1663286400000,
        "topparentid" : 5351955,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1664549769000,
        "sysconcepts" : "GIC ; cores ; microarchitecture ; supports ; distribution ; channels ; free-flowing ; configurations ; transactions ; internally optimized ; build scripts ; non-transient dependency ; Stream buses ; enabling packets ; tready signals ; transient backpressure",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f57e24a5e02d07b2645", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f57e24a5e02d07b2645" ],
        "attachmentparentid" : 5351955,
        "parentitem" : "63370389da191e7fe057d870",
        "concepts" : "GIC ; cores ; microarchitecture ; supports ; distribution ; channels ; free-flowing ; configurations ; transactions ; internally optimized ; build scripts ; non-transient dependency ; Stream buses ; enabling packets ; tready signals ; transient backpressure",
        "documenttype" : "html",
        "isattachment" : "5351955",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1664554958000,
        "permanentid" : "e38e9af07faf290a6d32b75ea3dbaf8c5073681222ee3eaf396529053c54",
        "syslanguage" : [ "English" ],
        "itemid" : "6337038ada191e7fe057d877",
        "transactionid" : 979437,
        "title" : "About the GIC-600AE ",
        "products" : [ "CoreLink GIC-600AE" ],
        "date" : 1664554958000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "System Controllers",
        "navigationhierarchiestopics" : [ "Automotive", "Functional Safety" ],
        "document_id" : "101206:0003:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Software Developers" ],
        "audience" : [ "Hardware Engineers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1664554958018964714,
        "sysisattachment" : "5351955",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5351955,
        "size" : 1574,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101206/0003/About-the-GIC-600AE?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1664554922030,
        "syssize" : 1574,
        "sysdate" : 1664554958000,
        "haslayout" : "1",
        "topparent" : "5351955",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5351955,
        "navigationhierarchiescategories" : [ "Automotive" ],
        "content_description" : "This book is the Technical Reference Manual for the Arm CoreLink GIC-600AE Generic Interrupt Controller .",
        "wordcount" : 128,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600AE", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600AE" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600AE" ],
        "document_revision" : "0003-04",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1664554958000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101206/0003/About-the-GIC-600AE?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101206/0003/About-the-GIC-600AE?lang=en",
        "modified" : 1664554878000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1664554958018964714,
        "uri" : "https://developer.arm.com/documentation/101206/0003/en/About-the-GIC-600AE",
        "syscollection" : "default"
      },
      "Title" : "About the GIC-600AE",
      "Uri" : "https://developer.arm.com/documentation/101206/0003/en/About-the-GIC-600AE",
      "PrintableUri" : "https://developer.arm.com/documentation/101206/0003/en/About-the-GIC-600AE",
      "ClickUri" : "https://developer.arm.com/documentation/101206/0003/About-the-GIC-600AE?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101206/0003/en/About-the-GIC-600AE",
      "Excerpt" : "About the GIC-600AE The GIC-600AE is a Functional Safety (FuSa) variant of the GIC\\u2011600. The GIC-600AE is a Generic Interrupt Controller (GIC) that handles interrupts from peripherals ...",
      "FirstSentences" : "About the GIC-600AE The GIC-600AE is a Functional Safety (FuSa) variant of the GIC\\u2011600. The GIC-600AE is a Generic Interrupt Controller (GIC) that handles interrupts from peripherals to the ..."
    }, {
      "title" : "Compliance",
      "uri" : "https://developer.arm.com/documentation/101206/0003/en/About-the-GIC-600AE/Compliance",
      "printableUri" : "https://developer.arm.com/documentation/101206/0003/en/About-the-GIC-600AE/Compliance",
      "clickUri" : "https://developer.arm.com/documentation/101206/0003/About-the-GIC-600AE/Compliance?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101206/0003/en/About-the-GIC-600AE/Compliance",
      "excerpt" : "Compliance The GIC-600AE interfaces are compliant with Arm specifications and ... The GIC-600AE is compliant with: Version 3.0 of the Arm GIC architecture ... The AMBA\\u00AE ACE-Lite protocol.",
      "firstSentences" : "Compliance The GIC-600AE interfaces are compliant with Arm specifications and protocols. The GIC-600AE is compliant with: Version 3.0 of the Arm GIC architecture specification. See the Arm\\u00AE ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink GIC-600AE Generic Interrupt Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101206/0003/en",
        "printableUri" : "https://developer.arm.com/documentation/101206/0003/en",
        "clickUri" : "https://developer.arm.com/documentation/101206/0003/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101206/0003/en",
        "excerpt" : "Copyright \\u00A9 2018\\u20132020, 2022 Arm Limited (or its affiliates). All rights reserved. ... Feedback Arm welcomes feedback on this product and its documentation. ... See Revisions.",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-600AE Generic Interrupt Controller Technical Reference Manual Revision: r0p3 Release Information Issue Date Confidentiality Change 0000-00 31 July 2018 Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreLink GIC-600AE Generic Interrupt Controller Technical Reference Manual ",
          "document_number" : "101206",
          "document_version" : "0003",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5351955",
          "sysurihash" : "AwAzkg1F0Xja3MXT",
          "urihash" : "AwAzkg1F0Xja3MXT",
          "sysuri" : "https://developer.arm.com/documentation/101206/0003/en",
          "systransactionid" : 979437,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1663286400000,
          "topparentid" : 5351955,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1664549769000,
          "sysconcepts" : "documentation ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f57e24a5e02d07b2645", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f57e24a5e02d07b2645" ],
          "concepts" : "documentation ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1664554954000,
          "permanentid" : "1d9628bcba7fb5472d348449f8533c0453b6b78f8a7c7d9012493d1b958e",
          "syslanguage" : [ "English" ],
          "itemid" : "63370389da191e7fe057d870",
          "transactionid" : 979437,
          "title" : "Arm CoreLink GIC-600AE Generic Interrupt Controller Technical Reference Manual ",
          "products" : [ "CoreLink GIC-600AE" ],
          "date" : 1664554954000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "System Controllers",
          "navigationhierarchiestopics" : [ "Automotive", "Functional Safety" ],
          "document_id" : "101206:0003:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "Software Developers" ],
          "audience" : [ "Hardware Engineers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1664554954746900908,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5054,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101206/0003/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1664554922030,
          "syssize" : 5054,
          "sysdate" : 1664554954000,
          "haslayout" : "1",
          "topparent" : "5351955",
          "label_version" : "r0p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5351955,
          "navigationhierarchiescategories" : [ "Automotive" ],
          "content_description" : "This book is the Technical Reference Manual for the Arm CoreLink GIC-600AE Generic Interrupt Controller .",
          "wordcount" : 336,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600AE", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600AE" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600AE" ],
          "document_revision" : "0003-04",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1664554954000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101206/0003/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101206/0003/?lang=en",
          "modified" : 1664554878000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1664554954746900908,
          "uri" : "https://developer.arm.com/documentation/101206/0003/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink GIC-600AE Generic Interrupt Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101206/0003/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101206/0003/en",
        "ClickUri" : "https://developer.arm.com/documentation/101206/0003/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101206/0003/en",
        "Excerpt" : "Copyright \\u00A9 2018\\u20132020, 2022 Arm Limited (or its affiliates). All rights reserved. ... Feedback Arm welcomes feedback on this product and its documentation. ... See Revisions.",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-600AE Generic Interrupt Controller Technical Reference Manual Revision: r0p3 Release Information Issue Date Confidentiality Change 0000-00 31 July 2018 Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Compliance ",
        "document_number" : "101206",
        "document_version" : "0003",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5351955",
        "sysurihash" : "Fd9Jtoi2GTbyfYC0",
        "urihash" : "Fd9Jtoi2GTbyfYC0",
        "sysuri" : "https://developer.arm.com/documentation/101206/0003/en/About-the-GIC-600AE/Compliance",
        "systransactionid" : 979437,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1663286400000,
        "topparentid" : 5351955,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1664549769000,
        "sysconcepts" : "Stream Protocol Specification ; GIC architecture ; u00AE Generic ; AMBA ; compliant ; interfaces ; AXI4",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f57e24a5e02d07b2645", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f57e24a5e02d07b2645" ],
        "attachmentparentid" : 5351955,
        "parentitem" : "63370389da191e7fe057d870",
        "concepts" : "Stream Protocol Specification ; GIC architecture ; u00AE Generic ; AMBA ; compliant ; interfaces ; AXI4",
        "documenttype" : "html",
        "isattachment" : "5351955",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1664554957000,
        "permanentid" : "dc792001da9ec75b4d999740019ecd07e1838eb93d1e1a360a59c2b74be3",
        "syslanguage" : [ "English" ],
        "itemid" : "6337038ada191e7fe057d879",
        "transactionid" : 979437,
        "title" : "Compliance ",
        "products" : [ "CoreLink GIC-600AE" ],
        "date" : 1664554957000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "System Controllers",
        "navigationhierarchiestopics" : [ "Automotive", "Functional Safety" ],
        "document_id" : "101206:0003:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Software Developers" ],
        "audience" : [ "Hardware Engineers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1664554957975265197,
        "sysisattachment" : "5351955",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5351955,
        "size" : 676,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101206/0003/About-the-GIC-600AE/Compliance?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1664554922030,
        "syssize" : 676,
        "sysdate" : 1664554957000,
        "haslayout" : "1",
        "topparent" : "5351955",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5351955,
        "navigationhierarchiescategories" : [ "Automotive" ],
        "content_description" : "This book is the Technical Reference Manual for the Arm CoreLink GIC-600AE Generic Interrupt Controller .",
        "wordcount" : 35,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600AE", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600AE" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600AE" ],
        "document_revision" : "0003-04",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1664554957000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101206/0003/About-the-GIC-600AE/Compliance?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101206/0003/About-the-GIC-600AE/Compliance?lang=en",
        "modified" : 1664554878000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1664554957975265197,
        "uri" : "https://developer.arm.com/documentation/101206/0003/en/About-the-GIC-600AE/Compliance",
        "syscollection" : "default"
      },
      "Title" : "Compliance",
      "Uri" : "https://developer.arm.com/documentation/101206/0003/en/About-the-GIC-600AE/Compliance",
      "PrintableUri" : "https://developer.arm.com/documentation/101206/0003/en/About-the-GIC-600AE/Compliance",
      "ClickUri" : "https://developer.arm.com/documentation/101206/0003/About-the-GIC-600AE/Compliance?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101206/0003/en/About-the-GIC-600AE/Compliance",
      "Excerpt" : "Compliance The GIC-600AE interfaces are compliant with Arm specifications and ... The GIC-600AE is compliant with: Version 3.0 of the Arm GIC architecture ... The AMBA\\u00AE ACE-Lite protocol.",
      "FirstSentences" : "Compliance The GIC-600AE interfaces are compliant with Arm specifications and protocols. The GIC-600AE is compliant with: Version 3.0 of the Arm GIC architecture specification. See the Arm\\u00AE ..."
    }, {
      "title" : "Test features",
      "uri" : "https://developer.arm.com/documentation/101206/0003/en/About-the-GIC-600AE/Test-features",
      "printableUri" : "https://developer.arm.com/documentation/101206/0003/en/About-the-GIC-600AE/Test-features",
      "clickUri" : "https://developer.arm.com/documentation/101206/0003/About-the-GIC-600AE/Test-features?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101206/0003/en/About-the-GIC-600AE/Test-features",
      "excerpt" : "Test features The GIC-600AE provides Design for Test (DFT) signals for test mode. Related information Common control signals Test features",
      "firstSentences" : "Test features The GIC-600AE provides Design for Test (DFT) signals for test mode. Related information Common control signals Test features",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink GIC-600AE Generic Interrupt Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101206/0003/en",
        "printableUri" : "https://developer.arm.com/documentation/101206/0003/en",
        "clickUri" : "https://developer.arm.com/documentation/101206/0003/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101206/0003/en",
        "excerpt" : "Copyright \\u00A9 2018\\u20132020, 2022 Arm Limited (or its affiliates). All rights reserved. ... Feedback Arm welcomes feedback on this product and its documentation. ... See Revisions.",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-600AE Generic Interrupt Controller Technical Reference Manual Revision: r0p3 Release Information Issue Date Confidentiality Change 0000-00 31 July 2018 Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreLink GIC-600AE Generic Interrupt Controller Technical Reference Manual ",
          "document_number" : "101206",
          "document_version" : "0003",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5351955",
          "sysurihash" : "AwAzkg1F0Xja3MXT",
          "urihash" : "AwAzkg1F0Xja3MXT",
          "sysuri" : "https://developer.arm.com/documentation/101206/0003/en",
          "systransactionid" : 979437,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1663286400000,
          "topparentid" : 5351955,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1664549769000,
          "sysconcepts" : "documentation ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f57e24a5e02d07b2645", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f57e24a5e02d07b2645" ],
          "concepts" : "documentation ; arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1664554954000,
          "permanentid" : "1d9628bcba7fb5472d348449f8533c0453b6b78f8a7c7d9012493d1b958e",
          "syslanguage" : [ "English" ],
          "itemid" : "63370389da191e7fe057d870",
          "transactionid" : 979437,
          "title" : "Arm CoreLink GIC-600AE Generic Interrupt Controller Technical Reference Manual ",
          "products" : [ "CoreLink GIC-600AE" ],
          "date" : 1664554954000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "System Controllers",
          "navigationhierarchiestopics" : [ "Automotive", "Functional Safety" ],
          "document_id" : "101206:0003:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "Software Developers" ],
          "audience" : [ "Hardware Engineers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1664554954746900908,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5054,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101206/0003/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1664554922030,
          "syssize" : 5054,
          "sysdate" : 1664554954000,
          "haslayout" : "1",
          "topparent" : "5351955",
          "label_version" : "r0p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5351955,
          "navigationhierarchiescategories" : [ "Automotive" ],
          "content_description" : "This book is the Technical Reference Manual for the Arm CoreLink GIC-600AE Generic Interrupt Controller .",
          "wordcount" : 336,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600AE", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600AE" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600AE" ],
          "document_revision" : "0003-04",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1664554954000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101206/0003/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101206/0003/?lang=en",
          "modified" : 1664554878000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1664554954746900908,
          "uri" : "https://developer.arm.com/documentation/101206/0003/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink GIC-600AE Generic Interrupt Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101206/0003/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101206/0003/en",
        "ClickUri" : "https://developer.arm.com/documentation/101206/0003/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101206/0003/en",
        "Excerpt" : "Copyright \\u00A9 2018\\u20132020, 2022 Arm Limited (or its affiliates). All rights reserved. ... Feedback Arm welcomes feedback on this product and its documentation. ... See Revisions.",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-600AE Generic Interrupt Controller Technical Reference Manual Revision: r0p3 Release Information Issue Date Confidentiality Change 0000-00 31 July 2018 Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Test features ",
        "document_number" : "101206",
        "document_version" : "0003",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5351955",
        "sysurihash" : "jM0ZðMWP3Fñ4t7ño",
        "urihash" : "jM0ZðMWP3Fñ4t7ño",
        "sysuri" : "https://developer.arm.com/documentation/101206/0003/en/About-the-GIC-600AE/Test-features",
        "systransactionid" : 979437,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1663286400000,
        "topparentid" : 5351955,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1664549769000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f57e24a5e02d07b2645", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f57e24a5e02d07b2645" ],
        "attachmentparentid" : 5351955,
        "parentitem" : "63370389da191e7fe057d870",
        "documenttype" : "html",
        "isattachment" : "5351955",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1664554957000,
        "permanentid" : "07418834662626f34f298bcccf3b37cb93a5ff75c03dc8393301bb99be83",
        "syslanguage" : [ "English" ],
        "itemid" : "6337038ada191e7fe057d87b",
        "transactionid" : 979437,
        "title" : "Test features ",
        "products" : [ "CoreLink GIC-600AE" ],
        "date" : 1664554957000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "System Controllers",
        "navigationhierarchiestopics" : [ "Automotive", "Functional Safety" ],
        "document_id" : "101206:0003:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Software Developers" ],
        "audience" : [ "Hardware Engineers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1664554957933330247,
        "sysisattachment" : "5351955",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5351955,
        "size" : 139,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101206/0003/About-the-GIC-600AE/Test-features?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1664554922030,
        "syssize" : 139,
        "sysdate" : 1664554957000,
        "haslayout" : "1",
        "topparent" : "5351955",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5351955,
        "navigationhierarchiescategories" : [ "Automotive" ],
        "content_description" : "This book is the Technical Reference Manual for the Arm CoreLink GIC-600AE Generic Interrupt Controller .",
        "wordcount" : 15,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600AE", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600AE" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600AE" ],
        "document_revision" : "0003-04",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1664554957000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101206/0003/About-the-GIC-600AE/Test-features?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101206/0003/About-the-GIC-600AE/Test-features?lang=en",
        "modified" : 1664554878000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1664554957933330247,
        "uri" : "https://developer.arm.com/documentation/101206/0003/en/About-the-GIC-600AE/Test-features",
        "syscollection" : "default"
      },
      "Title" : "Test features",
      "Uri" : "https://developer.arm.com/documentation/101206/0003/en/About-the-GIC-600AE/Test-features",
      "PrintableUri" : "https://developer.arm.com/documentation/101206/0003/en/About-the-GIC-600AE/Test-features",
      "ClickUri" : "https://developer.arm.com/documentation/101206/0003/About-the-GIC-600AE/Test-features?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101206/0003/en/About-the-GIC-600AE/Test-features",
      "Excerpt" : "Test features The GIC-600AE provides Design for Test (DFT) signals for test mode. Related information Common control signals Test features",
      "FirstSentences" : "Test features The GIC-600AE provides Design for Test (DFT) signals for test mode. Related information Common control signals Test features"
    } ],
    "totalNumberOfChildResults" : 252,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm CoreLink GIC-600AE Generic Interrupt Controller Technical Reference Manual ",
      "document_number" : "101206",
      "document_version" : "0003",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5351955",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "YHhpprvfljKJ1VdM",
      "urihash" : "YHhpprvfljKJ1VdM",
      "sysuri" : "https://developer.arm.com/documentation/101206/0003/en/pdf/corelink_gic600ae_trm_101206_0003_04_en.pdf",
      "systransactionid" : 979437,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1663286400000,
      "topparentid" : 5351955,
      "numberofpages" : 268,
      "sysconcepts" : "configurations ; GIC ; signals ; interfaces ; Redistributors ; registers ; address offset ; Functional groupSee ; cores ; Distributor ; usage constraints ; register summary ; transactions ; connectivity ; reset ; identifier",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f57e24a5e02d07b2645", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f57e24a5e02d07b2645" ],
      "attachmentparentid" : 5351955,
      "parentitem" : "63370389da191e7fe057d870",
      "concepts" : "configurations ; GIC ; signals ; interfaces ; Redistributors ; registers ; address offset ; Functional groupSee ; cores ; Distributor ; usage constraints ; register summary ; transactions ; connectivity ; reset ; identifier",
      "documenttype" : "pdf",
      "isattachment" : "5351955",
      "sysindexeddate" : 1664554963000,
      "permanentid" : "6942d46d9085af3e4fd3398ad4bc2f7a68e4a4f622d5c54d3c2e00e7c8be",
      "syslanguage" : [ "English" ],
      "itemid" : "6337038fda191e7fe057d9d3",
      "transactionid" : 979437,
      "title" : "Arm CoreLink GIC-600AE Generic Interrupt Controller Technical Reference Manual ",
      "subject" : "This book is the Technical Reference Manual for the Arm\n      CoreLink\n      GIC-600AE Generic Interrupt Controller.",
      "date" : 1664554962000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101206:0003:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "Software Developers" ],
      "audience" : [ "Hardware Engineers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1664554962702534152,
      "sysisattachment" : "5351955",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5351955,
      "size" : 2619835,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/6337038fda191e7fe057d9d3",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1664554927155,
      "syssubject" : "This book is the Technical Reference Manual for the Arm\n      CoreLink\n      GIC-600AE Generic Interrupt Controller.",
      "syssize" : 2619835,
      "sysdate" : 1664554962000,
      "topparent" : "5351955",
      "author" : "Arm Ltd.",
      "label_version" : "r0p3",
      "systopparentid" : 5351955,
      "content_description" : "This book is the Technical Reference Manual for the Arm CoreLink GIC-600AE Generic Interrupt Controller .",
      "wordcount" : 4163,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600AE", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600AE" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600AE" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1664554963000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/6337038fda191e7fe057d9d3",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1664554962702534152,
      "uri" : "https://developer.arm.com/documentation/101206/0003/en/pdf/corelink_gic600ae_trm_101206_0003_04_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreLink GIC-600AE Generic Interrupt Controller Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101206/0003/en/pdf/corelink_gic600ae_trm_101206_0003_04_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101206/0003/en/pdf/corelink_gic600ae_trm_101206_0003_04_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/6337038fda191e7fe057d9d3",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101206/0003/en/pdf/corelink_gic600ae_trm_101206_0003_04_en.pdf",
    "Excerpt" : "Change ... No part of this document may be reproduced in any form by any means without the ... THIS DOCUMENT IS PROVIDED “AS IS”. ... Copyright © 2018–2020, 2022 Arm Limited (or its aﬃliates).",
    "FirstSentences" : "Arm® CoreLink™ GIC-600AE Generic Interrupt Controller Revision: r0p3 Technical Reference Manual Non-Conﬁdential Copyright © 2018–2020, 2022 Arm Limited (or its aﬃliates). All rights reserved."
  }, {
    "title" : "Cortex-A76AE Core AArch32 UNPREDICTABLE behaviors",
    "uri" : "https://developer.arm.com/documentation/101392/0101/en/Cortex-A76AE-Core-AArch32-UNPREDICTABLE-behaviors",
    "printableUri" : "https://developer.arm.com/documentation/101392/0101/en/Cortex-A76AE-Core-AArch32-UNPREDICTABLE-behaviors",
    "clickUri" : "https://developer.arm.com/documentation/101392/0101/Cortex-A76AE-Core-AArch32-UNPREDICTABLE-behaviors?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en/Cortex-A76AE-Core-AArch32-UNPREDICTABLE-behaviors",
    "excerpt" : "Cortex\\u00AE-A76AE Core AArch32 UNPREDICTABLE behaviors This appendix describes the cases in which the Cortex\\u00AE-A76AE core implementation diverges from the preferred behavior that is ...",
    "firstSentences" : "Cortex\\u00AE-A76AE Core AArch32 UNPREDICTABLE behaviors This appendix describes the cases in which the Cortex\\u00AE-A76AE core implementation diverges from the preferred behavior that is described ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A76AE Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101392/0101/en",
      "printableUri" : "https://developer.arm.com/documentation/101392/0101/en",
      "clickUri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en",
      "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A76AE Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-00 29 October 2018 Confidential First development release for ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Cortex-A76AE Core Technical Reference Manual ",
        "document_number" : "101392",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5230942",
        "sysurihash" : "ewxpnWYUov7mñMJQ",
        "urihash" : "ewxpnWYUov7mñMJQ",
        "sysuri" : "https://developer.arm.com/documentation/101392/0101/en",
        "systransactionid" : 869225,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1648684800000,
        "topparentid" : 5230942,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1649422516000,
        "sysconcepts" : "documentation ; patents ; arm ; export laws ; third party ; languages ; industry ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c" ],
        "concepts" : "documentation ; patents ; arm ; export laws ; third party ; languages ; industry ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649853519000,
        "permanentid" : "f83f6a4583d5530935432727d2777cdae81ff79efd4b78319ba471be3c51",
        "syslanguage" : [ "English" ],
        "itemid" : "625030b4caabfd7b3c13ed3a",
        "transactionid" : 869225,
        "title" : "Arm Cortex-A76AE Core Technical Reference Manual ",
        "products" : [ "Cortex-A76AE" ],
        "date" : 1649853519000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv8" ],
        "document_id" : "101392:0101:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649853519065409446,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4619,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649853498087,
        "syssize" : 4619,
        "sysdate" : 1649853519000,
        "haslayout" : "1",
        "topparent" : "5230942",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5230942,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex -A76AE core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 308,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76AE", "Cortex-A|Cortex-A76AE" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76AE" ],
        "document_revision" : "0101-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649853519000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101392/0101/?lang=en",
        "modified" : 1649853485000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649853519065409446,
        "uri" : "https://developer.arm.com/documentation/101392/0101/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A76AE Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101392/0101/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101392/0101/en",
      "ClickUri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en",
      "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A76AE Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-00 29 October 2018 Confidential First development release for ..."
    },
    "childResults" : [ {
      "title" : "Arm Cortex-A76AE Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101392/0101/en",
      "printableUri" : "https://developer.arm.com/documentation/101392/0101/en",
      "clickUri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en",
      "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A76AE Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-00 29 October 2018 Confidential First development release for ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Cortex-A76AE Core Technical Reference Manual ",
        "document_number" : "101392",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5230942",
        "sysurihash" : "ewxpnWYUov7mñMJQ",
        "urihash" : "ewxpnWYUov7mñMJQ",
        "sysuri" : "https://developer.arm.com/documentation/101392/0101/en",
        "systransactionid" : 869225,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1648684800000,
        "topparentid" : 5230942,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1649422516000,
        "sysconcepts" : "documentation ; patents ; arm ; export laws ; third party ; languages ; industry ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c" ],
        "concepts" : "documentation ; patents ; arm ; export laws ; third party ; languages ; industry ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649853519000,
        "permanentid" : "f83f6a4583d5530935432727d2777cdae81ff79efd4b78319ba471be3c51",
        "syslanguage" : [ "English" ],
        "itemid" : "625030b4caabfd7b3c13ed3a",
        "transactionid" : 869225,
        "title" : "Arm Cortex-A76AE Core Technical Reference Manual ",
        "products" : [ "Cortex-A76AE" ],
        "date" : 1649853519000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv8" ],
        "document_id" : "101392:0101:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649853519065409446,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4619,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649853498087,
        "syssize" : 4619,
        "sysdate" : 1649853519000,
        "haslayout" : "1",
        "topparent" : "5230942",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5230942,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex -A76AE core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 308,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76AE", "Cortex-A|Cortex-A76AE" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76AE" ],
        "document_revision" : "0101-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649853519000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101392/0101/?lang=en",
        "modified" : 1649853485000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649853519065409446,
        "uri" : "https://developer.arm.com/documentation/101392/0101/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A76AE Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101392/0101/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101392/0101/en",
      "ClickUri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en",
      "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A76AE Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-00 29 October 2018 Confidential First development release for ..."
    }, {
      "title" : "Debug OS Lock",
      "uri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-descriptions/Debug/Debug-events/Debug-OS-Lock",
      "printableUri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-descriptions/Debug/Debug-events/Debug-OS-Lock",
      "clickUri" : "https://developer.arm.com/documentation/101392/0101/Debug-descriptions/Debug/Debug-events/Debug-OS-Lock?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en/Debug-descriptions/Debug/Debug-events/Debug-OS-Lock",
      "excerpt" : "Debug OS Lock Debug OS Lock is set by the powerup reset, nCPUPORESET. For normal behavior of debug events and Debug register accesses, Debug OS Lock must be cleared ... Debug OS Lock A76AE",
      "firstSentences" : "Debug OS Lock Debug OS Lock is set by the powerup reset, nCPUPORESET. For normal behavior of debug events and Debug register accesses, Debug OS Lock must be cleared. For more information, see the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A76AE Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101392/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101392/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A76AE Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-00 29 October 2018 Confidential First development release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-A76AE Core Technical Reference Manual ",
          "document_number" : "101392",
          "document_version" : "0101",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5230942",
          "sysurihash" : "ewxpnWYUov7mñMJQ",
          "urihash" : "ewxpnWYUov7mñMJQ",
          "sysuri" : "https://developer.arm.com/documentation/101392/0101/en",
          "systransactionid" : 869225,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1648684800000,
          "topparentid" : 5230942,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1649422516000,
          "sysconcepts" : "documentation ; patents ; arm ; export laws ; third party ; languages ; industry ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c" ],
          "concepts" : "documentation ; patents ; arm ; export laws ; third party ; languages ; industry ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649853519000,
          "permanentid" : "f83f6a4583d5530935432727d2777cdae81ff79efd4b78319ba471be3c51",
          "syslanguage" : [ "English" ],
          "itemid" : "625030b4caabfd7b3c13ed3a",
          "transactionid" : 869225,
          "title" : "Arm Cortex-A76AE Core Technical Reference Manual ",
          "products" : [ "Cortex-A76AE" ],
          "date" : 1649853519000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv8" ],
          "document_id" : "101392:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "Hardware Engineers", "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649853519065409446,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4619,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649853498087,
          "syssize" : 4619,
          "sysdate" : 1649853519000,
          "haslayout" : "1",
          "topparent" : "5230942",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5230942,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex -A76AE core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 308,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76AE", "Cortex-A|Cortex-A76AE" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76AE" ],
          "document_revision" : "0101-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649853519000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101392/0101/?lang=en",
          "modified" : 1649853485000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649853519065409446,
          "uri" : "https://developer.arm.com/documentation/101392/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A76AE Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101392/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101392/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A76AE Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-00 29 October 2018 Confidential First development release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Debug OS Lock ",
        "document_number" : "101392",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5230942",
        "sysurihash" : "8rTBLde1ZscBIwhð",
        "urihash" : "8rTBLde1ZscBIwhð",
        "sysuri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-descriptions/Debug/Debug-events/Debug-OS-Lock",
        "systransactionid" : 869225,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1648684800000,
        "topparentid" : 5230942,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1649422516000,
        "sysconcepts" : "register accesses ; Lock",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c" ],
        "attachmentparentid" : 5230942,
        "parentitem" : "625030b4caabfd7b3c13ed3a",
        "concepts" : "register accesses ; Lock",
        "documenttype" : "html",
        "isattachment" : "5230942",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649853519000,
        "permanentid" : "890f37995f55c26bb051f6aa053a56f632ba6105f401b312e0545ebfe327",
        "syslanguage" : [ "English" ],
        "itemid" : "625030bccaabfd7b3c13ee60",
        "transactionid" : 869225,
        "title" : "Debug OS Lock ",
        "products" : [ "Cortex-A76AE" ],
        "date" : 1649853519000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv8" ],
        "document_id" : "101392:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649853519067523005,
        "sysisattachment" : "5230942",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5230942,
        "size" : 290,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101392/0101/Debug-descriptions/Debug/Debug-events/Debug-OS-Lock?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649853498071,
        "syssize" : 290,
        "sysdate" : 1649853519000,
        "haslayout" : "1",
        "topparent" : "5230942",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5230942,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex -A76AE core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 33,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76AE", "Cortex-A|Cortex-A76AE" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76AE" ],
        "document_revision" : "0101-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649853519000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101392/0101/Debug-descriptions/Debug/Debug-events/Debug-OS-Lock?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101392/0101/Debug-descriptions/Debug/Debug-events/Debug-OS-Lock?lang=en",
        "modified" : 1649853485000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649853519067523005,
        "uri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-descriptions/Debug/Debug-events/Debug-OS-Lock",
        "syscollection" : "default"
      },
      "Title" : "Debug OS Lock",
      "Uri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-descriptions/Debug/Debug-events/Debug-OS-Lock",
      "PrintableUri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-descriptions/Debug/Debug-events/Debug-OS-Lock",
      "ClickUri" : "https://developer.arm.com/documentation/101392/0101/Debug-descriptions/Debug/Debug-events/Debug-OS-Lock?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en/Debug-descriptions/Debug/Debug-events/Debug-OS-Lock",
      "Excerpt" : "Debug OS Lock Debug OS Lock is set by the powerup reset, nCPUPORESET. For normal behavior of debug events and Debug register accesses, Debug OS Lock must be cleared ... Debug OS Lock A76AE",
      "FirstSentences" : "Debug OS Lock Debug OS Lock is set by the powerup reset, nCPUPORESET. For normal behavior of debug events and Debug register accesses, Debug OS Lock must be cleared. For more information, see the ..."
    }, {
      "title" : "TRCDEVAFF0, Device Affinity Register 0",
      "uri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-registers/ETM-registers/TRCDEVAFF0--Device-Affinity-Register-0",
      "printableUri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-registers/ETM-registers/TRCDEVAFF0--Device-Affinity-Register-0",
      "clickUri" : "https://developer.arm.com/documentation/101392/0101/Debug-registers/ETM-registers/TRCDEVAFF0--Device-Affinity-Register-0?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en/Debug-registers/ETM-registers/TRCDEVAFF0--Device-Affinity-Register-0",
      "excerpt" : "TRCDEVAFF0, Device Affinity Register 0 The TRCDEVAFF0 provides an additional core identification ... TRCDEVAFF0 is a read-only copy of MPIDR_EL1[31:0] accessible from the external debug ...",
      "firstSentences" : "TRCDEVAFF0, Device Affinity Register 0 The TRCDEVAFF0 provides an additional core identification mechanism for scheduling purposes in a cluster. TRCDEVAFF0 is a read-only copy of MPIDR_EL1[31:0] ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A76AE Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101392/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101392/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en",
        "excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A76AE Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-00 29 October 2018 Confidential First development release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-A76AE Core Technical Reference Manual ",
          "document_number" : "101392",
          "document_version" : "0101",
          "content_type" : "Technical Reference Manual",
          "systopparent" : "5230942",
          "sysurihash" : "ewxpnWYUov7mñMJQ",
          "urihash" : "ewxpnWYUov7mñMJQ",
          "sysuri" : "https://developer.arm.com/documentation/101392/0101/en",
          "systransactionid" : 869225,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1648684800000,
          "topparentid" : 5230942,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1649422516000,
          "sysconcepts" : "documentation ; patents ; arm ; export laws ; third party ; languages ; industry ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c" ],
          "concepts" : "documentation ; patents ; arm ; export laws ; third party ; languages ; industry ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649853519000,
          "permanentid" : "f83f6a4583d5530935432727d2777cdae81ff79efd4b78319ba471be3c51",
          "syslanguage" : [ "English" ],
          "itemid" : "625030b4caabfd7b3c13ed3a",
          "transactionid" : 869225,
          "title" : "Arm Cortex-A76AE Core Technical Reference Manual ",
          "products" : [ "Cortex-A76AE" ],
          "date" : 1649853519000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Armv8" ],
          "document_id" : "101392:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "Hardware Engineers", "SoC Designers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649853519065409446,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4619,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649853498087,
          "syssize" : 4619,
          "sysdate" : 1649853519000,
          "haslayout" : "1",
          "topparent" : "5230942",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5230942,
          "navigationhierarchiescategories" : [ "Processor products" ],
          "content_description" : "This Technical Reference Manual is for the Cortex -A76AE core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 308,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76AE", "Cortex-A|Cortex-A76AE" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76AE" ],
          "document_revision" : "0101-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649853519000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101392/0101/?lang=en",
          "modified" : 1649853485000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649853519065409446,
          "uri" : "https://developer.arm.com/documentation/101392/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A76AE Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101392/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101392/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101392/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en",
        "Excerpt" : "All rights reserved. Arm Limited. Company 02557590 registered in England. ... (LES-PRE-20349) ... Feedback Arm welcomes feedback on this product and its documentation.",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A76AE Core Technical Reference Manual Revision: r1p1 Release Information Issue Date Confidentiality Change 0000-00 29 October 2018 Confidential First development release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "TRCDEVAFF0, Device Affinity Register 0 ",
        "document_number" : "101392",
        "document_version" : "0101",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5230942",
        "sysurihash" : "Wj0nsicñci8Fi4HK",
        "urihash" : "Wj0nsicñci8Fi4HK",
        "sysuri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-registers/ETM-registers/TRCDEVAFF0--Device-Affinity-Register-0",
        "systransactionid" : 869225,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1648684800000,
        "topparentid" : 5230942,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1649422516000,
        "sysconcepts" : "TRCDEVAFF0 ; EL1 ; MPIDR ; scheduling purposes ; identification mechanism ; Device Affinity ; register ; interface",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c" ],
        "attachmentparentid" : 5230942,
        "parentitem" : "625030b4caabfd7b3c13ed3a",
        "concepts" : "TRCDEVAFF0 ; EL1 ; MPIDR ; scheduling purposes ; identification mechanism ; Device Affinity ; register ; interface",
        "documenttype" : "html",
        "isattachment" : "5230942",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649853519000,
        "permanentid" : "3eeb7e76738adc133bab74bf9decee99cd4eaac32f7f1321167cc26db5d9",
        "syslanguage" : [ "English" ],
        "itemid" : "625030becaabfd7b3c13ef53",
        "transactionid" : 869225,
        "title" : "TRCDEVAFF0, Device Affinity Register 0 ",
        "products" : [ "Cortex-A76AE" ],
        "date" : 1649853519000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Armv8" ],
        "document_id" : "101392:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649853519059594995,
        "sysisattachment" : "5230942",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5230942,
        "size" : 464,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101392/0101/Debug-registers/ETM-registers/TRCDEVAFF0--Device-Affinity-Register-0?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649853497993,
        "syssize" : 464,
        "sysdate" : 1649853519000,
        "haslayout" : "1",
        "topparent" : "5230942",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5230942,
        "navigationhierarchiescategories" : [ "Processor products" ],
        "content_description" : "This Technical Reference Manual is for the Cortex -A76AE core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 40,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76AE", "Cortex-A|Cortex-A76AE" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76AE" ],
        "document_revision" : "0101-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649853519000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101392/0101/Debug-registers/ETM-registers/TRCDEVAFF0--Device-Affinity-Register-0?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101392/0101/Debug-registers/ETM-registers/TRCDEVAFF0--Device-Affinity-Register-0?lang=en",
        "modified" : 1649853485000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649853519059594995,
        "uri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-registers/ETM-registers/TRCDEVAFF0--Device-Affinity-Register-0",
        "syscollection" : "default"
      },
      "Title" : "TRCDEVAFF0, Device Affinity Register 0",
      "Uri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-registers/ETM-registers/TRCDEVAFF0--Device-Affinity-Register-0",
      "PrintableUri" : "https://developer.arm.com/documentation/101392/0101/en/Debug-registers/ETM-registers/TRCDEVAFF0--Device-Affinity-Register-0",
      "ClickUri" : "https://developer.arm.com/documentation/101392/0101/Debug-registers/ETM-registers/TRCDEVAFF0--Device-Affinity-Register-0?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en/Debug-registers/ETM-registers/TRCDEVAFF0--Device-Affinity-Register-0",
      "Excerpt" : "TRCDEVAFF0, Device Affinity Register 0 The TRCDEVAFF0 provides an additional core identification ... TRCDEVAFF0 is a read-only copy of MPIDR_EL1[31:0] accessible from the external debug ...",
      "FirstSentences" : "TRCDEVAFF0, Device Affinity Register 0 The TRCDEVAFF0 provides an additional core identification mechanism for scheduling purposes in a cluster. TRCDEVAFF0 is a read-only copy of MPIDR_EL1[31:0] ..."
    } ],
    "totalNumberOfChildResults" : 422,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Cortex-A76AE Core AArch32 UNPREDICTABLE behaviors ",
      "document_number" : "101392",
      "document_version" : "0101",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5230942",
      "sysurihash" : "ðleILTHOhaut1DXI",
      "urihash" : "ðleILTHOhaut1DXI",
      "sysuri" : "https://developer.arm.com/documentation/101392/0101/en/Cortex-A76AE-Core-AArch32-UNPREDICTABLE-behaviors",
      "systransactionid" : 869225,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1648684800000,
      "topparentid" : 5230942,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1649422516000,
      "sysconcepts" : "unpredictable behaviors ; A76AE core ; u00AE ; Cortex",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c" ],
      "attachmentparentid" : 5230942,
      "parentitem" : "625030b4caabfd7b3c13ed3a",
      "concepts" : "unpredictable behaviors ; A76AE core ; u00AE ; Cortex",
      "documenttype" : "html",
      "isattachment" : "5230942",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649853519000,
      "permanentid" : "c232e9bb6daf687db1168a502007a424b72abbb35d26b92b77a7b9ae5d2c",
      "syslanguage" : [ "English" ],
      "itemid" : "625030becaabfd7b3c13ef90",
      "transactionid" : 869225,
      "title" : "Cortex-A76AE Core AArch32 UNPREDICTABLE behaviors ",
      "products" : [ "Cortex-A76AE" ],
      "date" : 1649853519000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Armv8" ],
      "document_id" : "101392:0101:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "Hardware Engineers", "SoC Designers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649853519128825279,
      "sysisattachment" : "5230942",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5230942,
      "size" : 294,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101392/0101/Cortex-A76AE-Core-AArch32-UNPREDICTABLE-behaviors?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649853498087,
      "syssize" : 294,
      "sysdate" : 1649853519000,
      "haslayout" : "1",
      "topparent" : "5230942",
      "label_version" : "r1p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5230942,
      "navigationhierarchiescategories" : [ "Processor products" ],
      "content_description" : "This Technical Reference Manual is for the Cortex -A76AE core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "wordcount" : 23,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76AE", "Cortex-A|Cortex-A76AE" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76AE" ],
      "document_revision" : "0101-00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649853519000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101392/0101/Cortex-A76AE-Core-AArch32-UNPREDICTABLE-behaviors?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101392/0101/Cortex-A76AE-Core-AArch32-UNPREDICTABLE-behaviors?lang=en",
      "modified" : 1649853485000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649853519128825279,
      "uri" : "https://developer.arm.com/documentation/101392/0101/en/Cortex-A76AE-Core-AArch32-UNPREDICTABLE-behaviors",
      "syscollection" : "default"
    },
    "Title" : "Cortex-A76AE Core AArch32 UNPREDICTABLE behaviors",
    "Uri" : "https://developer.arm.com/documentation/101392/0101/en/Cortex-A76AE-Core-AArch32-UNPREDICTABLE-behaviors",
    "PrintableUri" : "https://developer.arm.com/documentation/101392/0101/en/Cortex-A76AE-Core-AArch32-UNPREDICTABLE-behaviors",
    "ClickUri" : "https://developer.arm.com/documentation/101392/0101/Cortex-A76AE-Core-AArch32-UNPREDICTABLE-behaviors?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101392/0101/en/Cortex-A76AE-Core-AArch32-UNPREDICTABLE-behaviors",
    "Excerpt" : "Cortex\\u00AE-A76AE Core AArch32 UNPREDICTABLE behaviors This appendix describes the cases in which the Cortex\\u00AE-A76AE core implementation diverges from the preferred behavior that is ...",
    "FirstSentences" : "Cortex\\u00AE-A76AE Core AArch32 UNPREDICTABLE behaviors This appendix describes the cases in which the Cortex\\u00AE-A76AE core implementation diverges from the preferred behavior that is described ..."
  }, {
    "title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101883/r1p1/en/pdf/coreSight_soc600m_technical_reference_manual__101883_0101_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101883/r1p1/en/pdf/coreSight_soc600m_technical_reference_manual__101883_0101_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62ea3e5d7f3fe649b20b3f22",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101883/r1p1/en/pdf/coreSight_soc600m_technical_reference_manual__101883_0101_00_en.pdf",
    "excerpt" : "THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR ... Non-Conﬁdential Page 2 of 463 ... Arm® CoreSight™ System-on-Chip SoC-600M Technical ... Issue: 00",
    "firstSentences" : "Arm® CoreSight™ System-on-Chip SoC-600M Revision: r1p1 Technical Reference Manual Non-Conﬁdential Copyright © 2019–2020, 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 00 101883_ ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101883/r1p1/en",
      "printableUri" : "https://developer.arm.com/documentation/101883/r1p1/en",
      "clickUri" : "https://developer.arm.com/documentation/101883/r1p1/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101883/r1p1/en",
      "excerpt" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600M Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600M Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm CoreSight System-on-Chip SoC-600M ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual ",
        "document_number" : "101883",
        "document_version" : "r1p1",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5318043",
        "sysurihash" : "Pa0oQZm8mXYW36Fj",
        "urihash" : "Pa0oQZm8mXYW36Fj",
        "sysuri" : "https://developer.arm.com/documentation/101883/r1p1/en",
        "systransactionid" : 932250,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1659484800000,
        "topparentid" : 5318043,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1659518557000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1659519542000,
        "permanentid" : "01030d2cc23648e4053767246e840559b37c7800689b19b2b06407f08266",
        "syslanguage" : [ "English" ],
        "itemid" : "62ea3e5d7f3fe649b20b3f20",
        "transactionid" : 932250,
        "title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual ",
        "products" : [ "CoreSight SoC-600M" ],
        "date" : 1659519541000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Debugging" ],
        "document_id" : "101883:r1p1:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1659519541980558055,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 231,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101883/r1p1/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1659519519837,
        "syssize" : 231,
        "sysdate" : 1659519541000,
        "haslayout" : "1",
        "topparent" : "5318043",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5318043,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "This content describes CoreSight SoC-600M, which is a member of the Arm embedded debug and trace component family.",
        "wordcount" : 28,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1659519542000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101883/r1p1/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101883/r1p1/?lang=en",
        "modified" : 1659519505000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1659519541980558055,
        "uri" : "https://developer.arm.com/documentation/101883/r1p1/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101883/r1p1/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101883/r1p1/en",
      "ClickUri" : "https://developer.arm.com/documentation/101883/r1p1/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101883/r1p1/en",
      "Excerpt" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600M Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600M Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm CoreSight System-on-Chip SoC-600M ..."
    },
    "childResults" : [ {
      "title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101883/r1p1/en",
      "printableUri" : "https://developer.arm.com/documentation/101883/r1p1/en",
      "clickUri" : "https://developer.arm.com/documentation/101883/r1p1/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101883/r1p1/en",
      "excerpt" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600M Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600M Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm CoreSight System-on-Chip SoC-600M ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual ",
        "document_number" : "101883",
        "document_version" : "r1p1",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5318043",
        "sysurihash" : "Pa0oQZm8mXYW36Fj",
        "urihash" : "Pa0oQZm8mXYW36Fj",
        "sysuri" : "https://developer.arm.com/documentation/101883/r1p1/en",
        "systransactionid" : 932250,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1659484800000,
        "topparentid" : 5318043,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1659518557000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1659519542000,
        "permanentid" : "01030d2cc23648e4053767246e840559b37c7800689b19b2b06407f08266",
        "syslanguage" : [ "English" ],
        "itemid" : "62ea3e5d7f3fe649b20b3f20",
        "transactionid" : 932250,
        "title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual ",
        "products" : [ "CoreSight SoC-600M" ],
        "date" : 1659519541000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Debugging" ],
        "document_id" : "101883:r1p1:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Hardware Engineers", "SoC Designers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1659519541980558055,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 231,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101883/r1p1/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1659519519837,
        "syssize" : 231,
        "sysdate" : 1659519541000,
        "haslayout" : "1",
        "topparent" : "5318043",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5318043,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "This content describes CoreSight SoC-600M, which is a member of the Arm embedded debug and trace component family.",
        "wordcount" : 28,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1659519542000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101883/r1p1/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101883/r1p1/?lang=en",
        "modified" : 1659519505000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1659519541980558055,
        "uri" : "https://developer.arm.com/documentation/101883/r1p1/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101883/r1p1/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101883/r1p1/en",
      "ClickUri" : "https://developer.arm.com/documentation/101883/r1p1/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101883/r1p1/en",
      "Excerpt" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600M Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600M Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm CoreSight System-on-Chip SoC-600M ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual ",
      "document_number" : "101883",
      "document_version" : "r1p1",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5318043",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "zjTU7GxaVm6HnVkk",
      "urihash" : "zjTU7GxaVm6HnVkk",
      "sysuri" : "https://developer.arm.com/documentation/101883/r1p1/en/pdf/coreSight_soc600m_technical_reference_manual__101883_0101_00_en.pdf",
      "systransactionid" : 932251,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1659484800000,
      "topparentid" : 5318043,
      "numberofpages" : 463,
      "sysconcepts" : "assignments ; registers ; implementer ; indication ; css600 ; continuation code ; reads ; identification registers ; architecture ; PIDR2 ; reusable IP ; slave interfaces ; transactions ; Arm Limited ; claim tag ; functionality",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
      "attachmentparentid" : 5318043,
      "parentitem" : "62ea3e5d7f3fe649b20b3f20",
      "concepts" : "assignments ; registers ; implementer ; indication ; css600 ; continuation code ; reads ; identification registers ; architecture ; PIDR2 ; reusable IP ; slave interfaces ; transactions ; Arm Limited ; claim tag ; functionality",
      "documenttype" : "pdf",
      "isattachment" : "5318043",
      "sysindexeddate" : 1659519552000,
      "permanentid" : "c1d34fcd98b550e28434a3e98b421e79e5e8c24da97c55b8f9823e32bfe3",
      "syslanguage" : [ "English" ],
      "itemid" : "62ea3e5d7f3fe649b20b3f22",
      "transactionid" : 932251,
      "title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual ",
      "subject" : "This book describes the CoreSight SoC-600M System\n\t\t\tComponents.",
      "date" : 1659519551000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101883:r1p1:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "Application Developers", "Embedded Software Developers", "Hardware Engineers", "SoC Designers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1659519551442767997,
      "sysisattachment" : "5318043",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5318043,
      "size" : 3362074,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62ea3e5d7f3fe649b20b3f22",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1659519522550,
      "syssubject" : "This book describes the CoreSight SoC-600M System\n\t\t\tComponents.",
      "syssize" : 3362074,
      "sysdate" : 1659519551000,
      "topparent" : "5318043",
      "author" : "Arm Ltd.",
      "label_version" : "r1p1",
      "systopparentid" : 5318043,
      "content_description" : "This content describes CoreSight SoC-600M, which is a member of the Arm embedded debug and trace component family.",
      "wordcount" : 3515,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1659519552000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62ea3e5d7f3fe649b20b3f22",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1659519551442767997,
      "uri" : "https://developer.arm.com/documentation/101883/r1p1/en/pdf/coreSight_soc600m_technical_reference_manual__101883_0101_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101883/r1p1/en/pdf/coreSight_soc600m_technical_reference_manual__101883_0101_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101883/r1p1/en/pdf/coreSight_soc600m_technical_reference_manual__101883_0101_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62ea3e5d7f3fe649b20b3f22",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101883/r1p1/en/pdf/coreSight_soc600m_technical_reference_manual__101883_0101_00_en.pdf",
    "Excerpt" : "THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR ... Non-Conﬁdential Page 2 of 463 ... Arm® CoreSight™ System-on-Chip SoC-600M Technical ... Issue: 00",
    "FirstSentences" : "Arm® CoreSight™ System-on-Chip SoC-600M Revision: r1p1 Technical Reference Manual Non-Conﬁdential Copyright © 2019–2020, 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 00 101883_ ..."
  }, {
    "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2",
    "uri" : "https://developer.arm.com/documentation/10086/0402/en/pdf/coreSight_soc600_technical_reference_manual_100806_0402_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/10086/0402/en/pdf/coreSight_soc600_technical_reference_manual_100806_0402_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/62a1aad9b334256d9ea8b31f",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/10086/0402/en/pdf/coreSight_soc600_technical_reference_manual_100806_0402_00_en.pdf",
    "excerpt" : "18 May 2018 ... 30 April 2019 ... 13 May 2019 ... 6 December 2019 ... 16 September 2020 ... 26 November 2020 ... 6 May 2022 ... Proprietary Notice ... Conﬁdentiality ... Non-Conﬁdential",
    "firstSentences" : "Arm® CoreSight™ System-on-Chip SoC-600 Revision: r4p2 Technical Reference Manual Non-Conﬁdential Copyright © 2017–2020, 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 00 100806_ ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 410,
    "percentScore" : 45.562588,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2",
      "uri" : "https://developer.arm.com/documentation/10086/0402/en",
      "printableUri" : "https://developer.arm.com/documentation/10086/0402/en",
      "clickUri" : "https://developer.arm.com/documentation/10086/0402/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/10086/0402/en",
      "excerpt" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 This document is only available in a PDF version. Click Download to view. Arm CoreSight System-on-Chip SoC-600 Technical ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 ",
        "document_number" : "10086",
        "document_version" : "0402",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5277354",
        "sysurihash" : "x6PZvtRbYiRBl7rx",
        "urihash" : "x6PZvtRbYiRBl7rx",
        "sysuri" : "https://developer.arm.com/documentation/10086/0402/en",
        "systransactionid" : 900160,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1654646400000,
        "topparentid" : 5277354,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1654762201000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1654762298000,
        "permanentid" : "cca8c02f828d647634359abff00f18617aaad87190cb43af6b108eaf6b6a",
        "syslanguage" : [ "English" ],
        "itemid" : "62a1aad9b334256d9ea8b31d",
        "transactionid" : 900160,
        "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 ",
        "products" : [ "CoreSight SoC-600" ],
        "date" : 1654762298000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Debug and Trace Products",
        "navigationhierarchiestopics" : [ "Debugging" ],
        "document_id" : "10086:0402:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists" ],
        "audience" : [ "Hardware Engineers", "Silicon Specialists" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1654762298196994495,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 229,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/10086/0402/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654762240512,
        "syssize" : 229,
        "sysdate" : 1654762298000,
        "haslayout" : "1",
        "topparent" : "5277354",
        "label_version" : "r4p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5277354,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "CoreSight SoC-600 is a member of the Arm embedded debug and trace component family. Components can be used for debug and trace of Arm SoCs. These SoCs can be simple single-processor designs to complex multiprocessor and multi-cluster designs that include many heterogeneous processors.",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654762298000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/10086/0402/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/10086/0402/?lang=en",
        "modified" : 1654762201000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1654762298196994495,
        "uri" : "https://developer.arm.com/documentation/10086/0402/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2",
      "Uri" : "https://developer.arm.com/documentation/10086/0402/en",
      "PrintableUri" : "https://developer.arm.com/documentation/10086/0402/en",
      "ClickUri" : "https://developer.arm.com/documentation/10086/0402/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/10086/0402/en",
      "Excerpt" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 This document is only available in a PDF version. Click Download to view. Arm CoreSight System-on-Chip SoC-600 Technical ..."
    },
    "childResults" : [ {
      "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2",
      "uri" : "https://developer.arm.com/documentation/10086/0402/en",
      "printableUri" : "https://developer.arm.com/documentation/10086/0402/en",
      "clickUri" : "https://developer.arm.com/documentation/10086/0402/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/10086/0402/en",
      "excerpt" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 This document is only available in a PDF version. Click Download to view. Arm CoreSight System-on-Chip SoC-600 Technical ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 410,
      "percentScore" : 45.562588,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 ",
        "document_number" : "10086",
        "document_version" : "0402",
        "content_type" : "Technical Reference Manual",
        "systopparent" : "5277354",
        "sysurihash" : "x6PZvtRbYiRBl7rx",
        "urihash" : "x6PZvtRbYiRBl7rx",
        "sysuri" : "https://developer.arm.com/documentation/10086/0402/en",
        "systransactionid" : 900160,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1654646400000,
        "topparentid" : 5277354,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1654762201000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1654762298000,
        "permanentid" : "cca8c02f828d647634359abff00f18617aaad87190cb43af6b108eaf6b6a",
        "syslanguage" : [ "English" ],
        "itemid" : "62a1aad9b334256d9ea8b31d",
        "transactionid" : 900160,
        "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 ",
        "products" : [ "CoreSight SoC-600" ],
        "date" : 1654762298000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Debug and Trace Products",
        "navigationhierarchiestopics" : [ "Debugging" ],
        "document_id" : "10086:0402:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists" ],
        "audience" : [ "Hardware Engineers", "Silicon Specialists" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1654762298196994495,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 229,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/10086/0402/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1654762240512,
        "syssize" : 229,
        "sysdate" : 1654762298000,
        "haslayout" : "1",
        "topparent" : "5277354",
        "label_version" : "r4p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5277354,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "CoreSight SoC-600 is a member of the Arm embedded debug and trace component family. Components can be used for debug and trace of Arm SoCs. These SoCs can be simple single-processor designs to complex multiprocessor and multi-cluster designs that include many heterogeneous processors.",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1654762298000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/10086/0402/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/10086/0402/?lang=en",
        "modified" : 1654762201000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1654762298196994495,
        "uri" : "https://developer.arm.com/documentation/10086/0402/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2",
      "Uri" : "https://developer.arm.com/documentation/10086/0402/en",
      "PrintableUri" : "https://developer.arm.com/documentation/10086/0402/en",
      "ClickUri" : "https://developer.arm.com/documentation/10086/0402/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/10086/0402/en",
      "Excerpt" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 This document is only available in a PDF version. Click Download to view. Arm CoreSight System-on-Chip SoC-600 Technical ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 ",
      "document_number" : "10086",
      "document_version" : "0402",
      "content_type" : "Technical Reference Manual",
      "systopparent" : "5277354",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "ZñcZ2bMOðbWCcMj4",
      "urihash" : "ZñcZ2bMOðbWCcMj4",
      "sysuri" : "https://developer.arm.com/documentation/10086/0402/en/pdf/coreSight_soc600_technical_reference_manual_100806_0402_00_en.pdf",
      "systransactionid" : 900161,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1654646400000,
      "topparentid" : 5277354,
      "numberofpages" : 727,
      "sysconcepts" : "assignments ; registers ; implementer ; identification registers ; css600 ; claim tag ; continuation code ; reads ; indicating ; architecture ; interfaces ; reusable IP ; slave interfaces ; transactions ; master interface ; formatting",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f" ],
      "attachmentparentid" : 5277354,
      "parentitem" : "62a1aad9b334256d9ea8b31d",
      "concepts" : "assignments ; registers ; implementer ; identification registers ; css600 ; claim tag ; continuation code ; reads ; indicating ; architecture ; interfaces ; reusable IP ; slave interfaces ; transactions ; master interface ; formatting",
      "documenttype" : "pdf",
      "isattachment" : "5277354",
      "sysindexeddate" : 1654762317000,
      "permanentid" : "088ffbd5183e63968d7804da3f07ae5ee80768b98b4a1ebb39d9682d0258",
      "syslanguage" : [ "English" ],
      "itemid" : "62a1aad9b334256d9ea8b31f",
      "transactionid" : 900161,
      "title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2 ",
      "subject" : "This book describes the CoreSight SoC-600 System\n\t\t\tComponents.",
      "date" : 1654762316000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "10086:0402:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "Silicon Specialists" ],
      "audience" : [ "Hardware Engineers", "Silicon Specialists" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1654762316427255259,
      "sysisattachment" : "5277354",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5277354,
      "size" : 5194922,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/62a1aad9b334256d9ea8b31f",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1654762243812,
      "syssubject" : "This book describes the CoreSight SoC-600 System\n\t\t\tComponents.",
      "syssize" : 5194922,
      "sysdate" : 1654762316000,
      "topparent" : "5277354",
      "author" : "Arm Ltd.",
      "label_version" : "r4p2",
      "systopparentid" : 5277354,
      "content_description" : "CoreSight SoC-600 is a member of the Arm embedded debug and trace component family. Components can be used for debug and trace of Arm SoCs. These SoCs can be simple single-processor designs to complex multiprocessor and multi-cluster designs that include many heterogeneous processors.",
      "wordcount" : 4508,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1654762317000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/62a1aad9b334256d9ea8b31f",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1654762316427255259,
      "uri" : "https://developer.arm.com/documentation/10086/0402/en/pdf/coreSight_soc600_technical_reference_manual_100806_0402_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreSight System-on-Chip SoC-600 Technical Reference Manual r4p2",
    "Uri" : "https://developer.arm.com/documentation/10086/0402/en/pdf/coreSight_soc600_technical_reference_manual_100806_0402_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/10086/0402/en/pdf/coreSight_soc600_technical_reference_manual_100806_0402_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/62a1aad9b334256d9ea8b31f",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/10086/0402/en/pdf/coreSight_soc600_technical_reference_manual_100806_0402_00_en.pdf",
    "Excerpt" : "18 May 2018 ... 30 April 2019 ... 13 May 2019 ... 6 December 2019 ... 16 September 2020 ... 26 November 2020 ... 6 May 2022 ... Proprietary Notice ... Conﬁdentiality ... Non-Conﬁdential",
    "FirstSentences" : "Arm® CoreSight™ System-on-Chip SoC-600 Revision: r4p2 Technical Reference Manual Non-Conﬁdential Copyright © 2017–2020, 2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 00 100806_ ..."
  }, {
    "title" : "Can you explain the \"range 0-3\" in the AXI configuration?",
    "uri" : "https://developer.arm.com/documentation/ka005147/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005147/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005147/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005147/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 340,
    "percentScore" : 41.491188,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Can you explain the \"range 0-3\" in the AXI configuration? ",
      "document_number" : "ka005147",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5315766",
      "sysurihash" : "xPKrd6OaT3S1hdPg",
      "urihash" : "xPKrd6OaT3S1hdPg",
      "sysuri" : "https://developer.arm.com/documentation/ka005147/1-0/en",
      "systransactionid" : 924845,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1658814202000,
      "topparentid" : 5315766,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1658814286000,
      "navigationhierarchies" : [ "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8", "60368534d6f3ea0b00e84794|5fae4ae0cd74e712c44971f8", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8" ],
      "documenttype" : "html",
      "sysindexeddate" : 1658814311000,
      "permanentid" : "7a009a45944225636214e414a0e6253e9dd24832bcec8030aa277c5dba1b",
      "syslanguage" : [ "English" ],
      "itemid" : "62df7f4e7f3fe649b20b376f",
      "transactionid" : 924845,
      "title" : "Can you explain the \"range 0-3\" in the AXI configuration? ",
      "products" : [ "Ethos-U55", "ML004" ],
      "date" : 1658814311000,
      "confidentiality" : "Confidential",
      "document_id" : "ka005147:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1658814311055871253,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005147/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1658814308587,
      "syssize" : 63,
      "sysdate" : 1658814311000,
      "haslayout" : "1",
      "topparent" : "5315766",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5315766,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Machine Learning|Ethos-U|Ethos-U55", "Ethos NPUs|Ethos-U55", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Ethos-U", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1658814311000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005147/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005147/1-0/?lang=en",
      "modified" : 1658814286000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1658814311055871253,
      "uri" : "https://developer.arm.com/documentation/ka005147/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Can you explain the \"range 0-3\" in the AXI configuration?",
    "Uri" : "https://developer.arm.com/documentation/ka005147/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005147/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005147/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005147/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "Can I have more information about the security and privilege settings described in the documentation?",
    "uri" : "https://developer.arm.com/documentation/ka005146/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005146/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005146/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005146/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 340,
    "percentScore" : 41.491188,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Can I have more information about the security and privilege settings described in the documentation? ",
      "document_number" : "ka005146",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5315765",
      "sysurihash" : "XGQfpðsKIW84ñVh3",
      "urihash" : "XGQfpðsKIW84ñVh3",
      "sysuri" : "https://developer.arm.com/documentation/ka005146/1-0/en",
      "systransactionid" : 924795,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1658811414000,
      "topparentid" : 5315765,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1658811441000,
      "navigationhierarchies" : [ "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8", "60368534d6f3ea0b00e84794|5fae4ae0cd74e712c44971f8", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8" ],
      "documenttype" : "html",
      "sysindexeddate" : 1658811454000,
      "permanentid" : "04373b32b69ee132712bf251312cf10c1a095e3e8ebba1f3a5f2d61c91a2",
      "syslanguage" : [ "English" ],
      "itemid" : "62df74319a00b253d2042f40",
      "transactionid" : 924795,
      "title" : "Can I have more information about the security and privilege settings described in the documentation? ",
      "products" : [ "Ethos-U55", "ML004" ],
      "date" : 1658811454000,
      "confidentiality" : "Confidential",
      "document_id" : "ka005146:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1658811454379951709,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005146/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1658811452353,
      "syssize" : 63,
      "sysdate" : 1658811454000,
      "haslayout" : "1",
      "topparent" : "5315765",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5315765,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Machine Learning|Ethos-U|Ethos-U55", "Ethos NPUs|Ethos-U55", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Ethos-U", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1658811454000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005146/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005146/1-0/?lang=en",
      "modified" : 1658811441000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1658811454379951709,
      "uri" : "https://developer.arm.com/documentation/ka005146/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Can I have more information about the security and privilege settings described in the documentation?",
    "Uri" : "https://developer.arm.com/documentation/ka005146/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005146/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005146/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005146/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "What are the AMBA bus interfaces that support the new Armv8.x-A architecture features?",
    "uri" : "https://developer.arm.com/documentation/ka004596/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004596/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004596/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004596/1-0/en",
    "excerpt" : "Article ID: KA004596 Applies To: ACE 4, ACE 5, AHB 5, AMBA 5, AXI 5, Armv8-A Confidentiality: Customer Non ... Accordingly, some features need corresponding support in AMBA interfaces. ... KBA",
    "firstSentences" : "Article ID: KA004596 Applies To: ACE 4, ACE 5, AHB 5, AMBA 5, AXI 5, Armv8-A Confidentiality: Customer Non-confidential Summary The A-profile architecture keeps evolving to meet ecosystem needs.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 340,
    "percentScore" : 41.491188,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "What are the AMBA bus interfaces that support the new Armv8.x-A architecture features? ",
      "document_number" : "ka004596",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4883158",
      "sysurihash" : "vWjBWBDIbO1Iuwvy",
      "urihash" : "vWjBWBDIbO1Iuwvy",
      "sysuri" : "https://developer.arm.com/documentation/ka004596/1-0/en",
      "systransactionid" : 924257,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1658741554000,
      "topparentid" : 4883158,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1658741659000,
      "sysconcepts" : "architecture features ; AMBA bus ; support Armv8",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2769", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2769", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2769", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5fa2b1a98e527a03a85ed0be", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fa2b1a98e527a03a85ed0be", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e18e527a03a85ed237", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e2cd74e712c4497230", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e38e527a03a85ed238", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e4cd74e712c4497231", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5fbba0e4cd74e712c4497231", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e68e527a03a85ed239", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e7cd74e712c4497232", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e88e527a03a85ed23a", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0eacd74e712c4497233", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0eb8e527a03a85ed23b", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0ec8e527a03a85ed23c", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0edcd74e712c4497234", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
      "concepts" : "architecture features ; AMBA bus ; support Armv8",
      "documenttype" : "html",
      "sysindexeddate" : 1658741738000,
      "permanentid" : "e51b72fd6c9979acac960bdd3e138e276307f54c0e92f0b794fd0d28d7e9",
      "syslanguage" : [ "English" ],
      "itemid" : "62de639b9a00b253d2042e73",
      "transactionid" : 924257,
      "title" : "What are the AMBA bus interfaces that support the new Armv8.x-A architecture features? ",
      "products" : [ "AR500", "Armv8-A" ],
      "date" : 1658741738000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka004596:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1658741738525305222,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 679,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004596/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1658741711092,
      "syssize" : 679,
      "sysdate" : 1658741738000,
      "haslayout" : "1",
      "topparent" : "4883158",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4883158,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 61,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA", "Architectures|System Architecture|AMBA|AMBA 2", "Architecture|AMBA Specifications|AMBA 2", "System IP|AMBA|AMBA 2", "Architecture|AMBA Specifications|AXI4-Stream", "System IP|AMBA|AMBA 4|AXI4-Stream", "System IP|AMBA|AMBA 5|AXI 5", "System IP|AMBA|AMBA 5|AHB 5", "System IP|AMBA|AMBA 5|ACE 5", "System IP|AMBA|AMBA 5|CHI", "Architectures|System Architecture|AMBA|CHI", "System IP|AMBA|AMBA 4|AXI 4", "System IP|AMBA|AMBA 4|ACE 4", "System IP|AMBA|AMBA 4|APB 4", "System IP|AMBA|AMBA 3|AXI 3", "System IP|AMBA|AMBA 3|ATB", "System IP|AMBA|AMBA 3|AHB-Lite", "System IP|AMBA|AMBA 3|APB 3", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 5", "Architectures|System Architecture|AMBA|AMBA 4", "Architectures|System Architecture|AMBA|AMBA 3", "Architectures|System Architecture|AMBA|AMBA 2", "Architectures|System Architecture|AMBA|CHI" ],
      "document_revision" : "5",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1658741738000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004596/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004596/1-0/?lang=en",
      "modified" : 1658741659000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1658741738525305222,
      "uri" : "https://developer.arm.com/documentation/ka004596/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "What are the AMBA bus interfaces that support the new Armv8.x-A architecture features?",
    "Uri" : "https://developer.arm.com/documentation/ka004596/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004596/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004596/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004596/1-0/en",
    "Excerpt" : "Article ID: KA004596 Applies To: ACE 4, ACE 5, AHB 5, AMBA 5, AXI 5, Armv8-A Confidentiality: Customer Non ... Accordingly, some features need corresponding support in AMBA interfaces. ... KBA",
    "FirstSentences" : "Article ID: KA004596 Applies To: ACE 4, ACE 5, AHB 5, AMBA 5, AXI 5, Armv8-A Confidentiality: Customer Non-confidential Summary The A-profile architecture keeps evolving to meet ecosystem needs."
  }, {
    "title" : "How does CoreSight support the Memory Tagging Extension",
    "uri" : "https://developer.arm.com/documentation/ka005145/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005145/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005145/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005145/1-0/en",
    "excerpt" : "Article ID: KA005145 Applies To: CoreSight SoC-600 Confidentiality: Customer Non-confidential Summary ... Answer The MTE is introduced in the Armv8.5 version of the ARMv8-A architecture as an ...",
    "firstSentences" : "Article ID: KA005145 Applies To: CoreSight SoC-600 Confidentiality: Customer Non-confidential Summary I want to implement CoreSight to support the MTE, and I wonder how CoreSight supports the ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 340,
    "percentScore" : 41.491188,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "How does CoreSight support the Memory Tagging Extension  ",
      "document_number" : "ka005145",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5315556",
      "sysurihash" : "I5bLSkeOpy4wHUPw",
      "urihash" : "I5bLSkeOpy4wHUPw",
      "sysuri" : "https://developer.arm.com/documentation/ka005145/1-0/en",
      "systransactionid" : 924197,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1658729732000,
      "topparentid" : 5315556,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1658729840000,
      "sysconcepts" : "Technical Reference Manual ; MTE ; Memory Tagging ; architecture ; extension ; CoreSight ; AXI ; SoC ; Protocol Specification",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
      "concepts" : "Technical Reference Manual ; MTE ; Memory Tagging ; architecture ; extension ; CoreSight ; AXI ; SoC ; Protocol Specification",
      "documenttype" : "html",
      "sysindexeddate" : 1658729856000,
      "permanentid" : "fd0d84f80ec85767ba6fe960185f50a0d5fa18a1b2aa688f656ed0b51f7a",
      "syslanguage" : [ "English" ],
      "itemid" : "62de3570b334256d9ea8fd0a",
      "transactionid" : 924197,
      "title" : "How does CoreSight support the Memory Tagging Extension  ",
      "products" : [ "CoreSight SoC-600", "TM200", "TM200-GRP", "TM250", "TM250-PRU", "TM250-TRM", "ZB725", "ZB726" ],
      "date" : 1658729856000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka005145:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1658729856619942898,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1079,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005145/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1658729853818,
      "syssize" : 1079,
      "sysdate" : 1658729856000,
      "haslayout" : "1",
      "topparent" : "5315556",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5315556,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 81,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "Architectures|CPU Architecture|Debug Visibility and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1658729856000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005145/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005145/1-0/?lang=en",
      "modified" : 1658729840000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1658729856619942898,
      "uri" : "https://developer.arm.com/documentation/ka005145/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How does CoreSight support the Memory Tagging Extension",
    "Uri" : "https://developer.arm.com/documentation/ka005145/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005145/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005145/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005145/1-0/en",
    "Excerpt" : "Article ID: KA005145 Applies To: CoreSight SoC-600 Confidentiality: Customer Non-confidential Summary ... Answer The MTE is introduced in the Armv8.5 version of the ARMv8-A architecture as an ...",
    "FirstSentences" : "Article ID: KA005145 Applies To: CoreSight SoC-600 Confidentiality: Customer Non-confidential Summary I want to implement CoreSight to support the MTE, and I wonder how CoreSight supports the ..."
  }, {
    "title" : "Is it advised to instantiate a library cell instead of a generic RTL?",
    "uri" : "https://developer.arm.com/documentation/ka005014/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005014/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005014/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005014/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 340,
    "percentScore" : 41.491188,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Is it advised to instantiate a library cell instead of a generic RTL? ",
      "document_number" : "ka005014",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5089321",
      "sysurihash" : "yihW4LpP4CJ6B6hg",
      "urihash" : "yihW4LpP4CJ6B6hg",
      "sysuri" : "https://developer.arm.com/documentation/ka005014/1-0/en",
      "systransactionid" : 864255,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1647515147000,
      "topparentid" : 5089321,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1647515162000,
      "navigationhierarchies" : [ "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8", "60368534d6f3ea0b00e84794|5fae4ae0cd74e712c44971f8", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8" ],
      "documenttype" : "html",
      "sysindexeddate" : 1649148629000,
      "permanentid" : "17812c5df58171dc4c07c12fd71843bf7941dd608753df40a3b60b23dc8e",
      "syslanguage" : [ "English" ],
      "itemid" : "6233161a8804d00769e9db97",
      "transactionid" : 864255,
      "title" : "Is it advised to instantiate a library cell instead of a generic RTL? ",
      "products" : [ "Ethos-U55", "ML004" ],
      "date" : 1649148629000,
      "confidentiality" : "Confidential",
      "document_id" : "ka005014:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649148629839819191,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005014/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649148453893,
      "syssize" : 63,
      "sysdate" : 1649148629000,
      "haslayout" : "1",
      "topparent" : "5089321",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5089321,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Machine Learning|Ethos-U|Ethos-U55", "Ethos NPUs|Ethos-U55", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Ethos-U", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649148629000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005014/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005014/1-0/?lang=en",
      "modified" : 1647515162000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649148629839819191,
      "uri" : "https://developer.arm.com/documentation/ka005014/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Is it advised to instantiate a library cell instead of a generic RTL?",
    "Uri" : "https://developer.arm.com/documentation/ka005014/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005014/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005014/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005014/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "Why is the EDSCR register reporting an error when I am injecting T32 instructions using EDITR?",
    "uri" : "https://developer.arm.com/documentation/ka004962/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004962/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004962/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004962/1-0/en",
    "excerpt" : "Article ID: KA004962 Applies To: Armv8-A, Armv8-R Confidentiality: Customer Non-confidential Summary ... For processor cores running Aarch32 code the instructions must be from the T32 ... KBA",
    "firstSentences" : "Article ID: KA004962 Applies To: Armv8-A, Armv8-R Confidentiality: Customer Non-confidential Summary The EDITR register can be used to inject instructions into the pipeline of a Cortex-A or Cortex ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 340,
    "percentScore" : 41.491188,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Why is the EDSCR register reporting an error when I am injecting T32 instructions using EDITR? ",
      "document_number" : "ka004962",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5048178",
      "sysurihash" : "vUyñrZLe2tRyk6GD",
      "urihash" : "vUyñrZLe2tRyk6GD",
      "sysuri" : "https://developer.arm.com/documentation/ka004962/1-0/en",
      "systransactionid" : 864255,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1643889521000,
      "topparentid" : 5048178,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1643889580000,
      "sysconcepts" : "instructions ; typical mistakes ; EDSCR ; Second halfword ; reference manual ; EDITR register ; execution ; H2 ; running Aarch32 ; processor cores ; manipulation",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756", "5fbba155cd74e712c4497258|5fbba1588e527a03a85ed262", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2756|5fbba1588e527a03a85ed262" ],
      "concepts" : "instructions ; typical mistakes ; EDSCR ; Second halfword ; reference manual ; EDITR register ; execution ; H2 ; running Aarch32 ; processor cores ; manipulation",
      "documenttype" : "html",
      "sysindexeddate" : 1649148614000,
      "permanentid" : "c4105896e633f6ad3de2fe57dce4432abf1680abd3cc091002dc4bbf3c7d",
      "syslanguage" : [ "English" ],
      "itemid" : "61fbc3acfa8173727a1b7348",
      "transactionid" : 864255,
      "title" : "Why is the EDSCR register reporting an error when I am injecting T32 instructions using EDITR? ",
      "products" : [ "Armv8-A", "Armv8-R" ],
      "date" : 1649148614000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka004962:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649148614955458556,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 2008,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004962/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649148336074,
      "syssize" : 2008,
      "sysdate" : 1649148614000,
      "haslayout" : "1",
      "topparent" : "5048178",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5048178,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 136,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A", "Architectures|CPU Architecture|R-Profile", "Processor Architectures|Armv8-R", "Architectures|CPU Architecture|R-Profile|Armv8-R" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|R-Profile", "Architectures|CPU Architecture|R-Profile|Armv8-R" ],
      "document_revision" : "2",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649148614000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004962/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004962/1-0/?lang=en",
      "modified" : 1643889580000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649148614955458556,
      "uri" : "https://developer.arm.com/documentation/ka004962/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Why is the EDSCR register reporting an error when I am injecting T32 instructions using EDITR?",
    "Uri" : "https://developer.arm.com/documentation/ka004962/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004962/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004962/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004962/1-0/en",
    "Excerpt" : "Article ID: KA004962 Applies To: Armv8-A, Armv8-R Confidentiality: Customer Non-confidential Summary ... For processor cores running Aarch32 code the instructions must be from the T32 ... KBA",
    "FirstSentences" : "Article ID: KA004962 Applies To: Armv8-A, Armv8-R Confidentiality: Customer Non-confidential Summary The EDITR register can be used to inject instructions into the pipeline of a Cortex-A or Cortex ..."
  }, {
    "title" : "Query status",
    "uri" : "https://developer.arm.com/documentation/101169/22-0/en/Use-Arm-Licence-Server/Query-status",
    "printableUri" : "https://developer.arm.com/documentation/101169/22-0/en/Use-Arm-Licence-Server/Query-status",
    "clickUri" : "https://developer.arm.com/documentation/101169/22-0/Use-Arm-Licence-Server/Query-status?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101169/22-0/en/Use-Arm-Licence-Server/Query-status",
    "excerpt" : "Query status Arm\\u00AE Licence Server provides a simple HTML interface to allow for ... This can be accessed in a web browser at the following URL: http:\\/\\/<hostname>:< ... in this example.",
    "firstSentences" : "Query status Arm\\u00AE Licence Server provides a simple HTML interface to allow for querying of the current state of the licenses being served. This can be accessed in a web browser at the ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 340,
    "percentScore" : 41.491188,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Licence Server User Guide",
      "uri" : "https://developer.arm.com/documentation/101169/22-0/en",
      "printableUri" : "https://developer.arm.com/documentation/101169/22-0/en",
      "clickUri" : "https://developer.arm.com/documentation/101169/22-0/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101169/22-0/en",
      "excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
      "firstSentences" : "Arm\\u00AE Licence Server User Guide Version 22.0 Release information Issue Date Confidentiality Change 2100-00 1 March 2021 Non-Confidential Document update to version 21.0 2101-00 30 March 2021 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Licence Server User Guide ",
        "document_number" : "101169",
        "document_version" : "22-0",
        "content_type" : "User Guide",
        "systopparent" : "5090664",
        "sysurihash" : "FJ14NSXWngRyoJ0Y",
        "urihash" : "FJ14NSXWngRyoJ0Y",
        "sysuri" : "https://developer.arm.com/documentation/101169/22-0/en",
        "systransactionid" : 878494,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1647561600000,
        "topparentid" : 5090664,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647604818000,
        "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1651230602000,
        "permanentid" : "eaffadbee83fd1c3fa4bd8220ced541f77f94144b8f0bae5caf07aecb370",
        "syslanguage" : [ "English" ],
        "itemid" : "623474528804d00769e9de27",
        "transactionid" : 878494,
        "title" : "Arm Licence Server User Guide ",
        "products" : [ "Arm Licence Server" ],
        "date" : 1651230602000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application software", "Benchmarking", "Debugging", "High Performance Computing (HPC)", "Learn the basics", "Optimization", "Performance", "Profiling", "Simultaneous multithreading", "OpenMP" ],
        "document_id" : "101169:22-0:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1651230602538484416,
        "navigationhierarchiescontenttype" : "User Guide",
        "size" : 4957,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101169/22-0/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1651230593577,
        "syssize" : 4957,
        "sysdate" : 1651230602000,
        "haslayout" : "1",
        "topparent" : "5090664",
        "label_version" : "22.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5090664,
        "navigationhierarchiescategories" : [ "HPC" ],
        "content_description" : "This document describes how to install and use Arm  Licence Server.",
        "wordcount" : 319,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "2200-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1651230602000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101169/22-0/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101169/22-0/?lang=en",
        "modified" : 1647604818000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1651230602538484416,
        "uri" : "https://developer.arm.com/documentation/101169/22-0/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Licence Server User Guide",
      "Uri" : "https://developer.arm.com/documentation/101169/22-0/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101169/22-0/en",
      "ClickUri" : "https://developer.arm.com/documentation/101169/22-0/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101169/22-0/en",
      "Excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
      "FirstSentences" : "Arm\\u00AE Licence Server User Guide Version 22.0 Release information Issue Date Confidentiality Change 2100-00 1 March 2021 Non-Confidential Document update to version 21.0 2101-00 30 March 2021 ..."
    },
    "childResults" : [ {
      "title" : "Run Arm Licence Server",
      "uri" : "https://developer.arm.com/documentation/101169/22-0/en/Use-Arm-Licence-Server/Run-Arm-Licence-Server",
      "printableUri" : "https://developer.arm.com/documentation/101169/22-0/en/Use-Arm-Licence-Server/Run-Arm-Licence-Server",
      "clickUri" : "https://developer.arm.com/documentation/101169/22-0/Use-Arm-Licence-Server/Run-Arm-Licence-Server?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101169/22-0/en/Use-Arm-Licence-Server/Run-Arm-Licence-Server",
      "excerpt" : "Procedure To create an unprivileged user and allocate a log directory, run these commands as root. ... Create a symbolic link to the systemd directory: ln -s lib\\/systemd\\/system\\/allinea- ...",
      "firstSentences" : "Run Arm Licence Server This section describes the process for setting up the Arm\\u00AE Licence Server and configuring it to start automatically during system boot. Before you begin For security ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 340,
      "percentScore" : 41.491188,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Licence Server User Guide",
        "uri" : "https://developer.arm.com/documentation/101169/22-0/en",
        "printableUri" : "https://developer.arm.com/documentation/101169/22-0/en",
        "clickUri" : "https://developer.arm.com/documentation/101169/22-0/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101169/22-0/en",
        "excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "firstSentences" : "Arm\\u00AE Licence Server User Guide Version 22.0 Release information Issue Date Confidentiality Change 2100-00 1 March 2021 Non-Confidential Document update to version 21.0 2101-00 30 March 2021 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Licence Server User Guide ",
          "document_number" : "101169",
          "document_version" : "22-0",
          "content_type" : "User Guide",
          "systopparent" : "5090664",
          "sysurihash" : "FJ14NSXWngRyoJ0Y",
          "urihash" : "FJ14NSXWngRyoJ0Y",
          "sysuri" : "https://developer.arm.com/documentation/101169/22-0/en",
          "systransactionid" : 878494,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1647561600000,
          "topparentid" : 5090664,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1647604818000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1651230602000,
          "permanentid" : "eaffadbee83fd1c3fa4bd8220ced541f77f94144b8f0bae5caf07aecb370",
          "syslanguage" : [ "English" ],
          "itemid" : "623474528804d00769e9de27",
          "transactionid" : 878494,
          "title" : "Arm Licence Server User Guide ",
          "products" : [ "Arm Licence Server" ],
          "date" : 1651230602000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application software", "Benchmarking", "Debugging", "High Performance Computing (HPC)", "Learn the basics", "Optimization", "Performance", "Profiling", "Simultaneous multithreading", "OpenMP" ],
          "document_id" : "101169:22-0:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1651230602538484416,
          "navigationhierarchiescontenttype" : "User Guide",
          "size" : 4957,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101169/22-0/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1651230593577,
          "syssize" : 4957,
          "sysdate" : 1651230602000,
          "haslayout" : "1",
          "topparent" : "5090664",
          "label_version" : "22.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5090664,
          "navigationhierarchiescategories" : [ "HPC" ],
          "content_description" : "This document describes how to install and use Arm  Licence Server.",
          "wordcount" : 319,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "2200-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1651230602000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101169/22-0/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101169/22-0/?lang=en",
          "modified" : 1647604818000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1651230602538484416,
          "uri" : "https://developer.arm.com/documentation/101169/22-0/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Licence Server User Guide",
        "Uri" : "https://developer.arm.com/documentation/101169/22-0/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101169/22-0/en",
        "ClickUri" : "https://developer.arm.com/documentation/101169/22-0/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101169/22-0/en",
        "Excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "FirstSentences" : "Arm\\u00AE Licence Server User Guide Version 22.0 Release information Issue Date Confidentiality Change 2100-00 1 March 2021 Non-Confidential Document update to version 21.0 2101-00 30 March 2021 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Run Arm Licence Server ",
        "document_number" : "101169",
        "document_version" : "22-0",
        "content_type" : "User Guide",
        "systopparent" : "5090664",
        "sysurihash" : "3C7UWTB3c5JL9UT4",
        "urihash" : "3C7UWTB3c5JL9UT4",
        "sysuri" : "https://developer.arm.com/documentation/101169/22-0/en/Use-Arm-Licence-Server/Run-Arm-Licence-Server",
        "systransactionid" : 863690,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1647561600000,
        "topparentid" : 5090664,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647604818000,
        "sysconcepts" : "Licence Server ; configuration ; systemd ; log directory ; var ; allinea ; environment ; custom ; licenceserver ; installation path ; variant spelling ; hidden externally ; security reasons ; visibility of the host ; no-create-home",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 5090664,
        "parentitem" : "623474528804d00769e9de27",
        "concepts" : "Licence Server ; configuration ; systemd ; log directory ; var ; allinea ; environment ; custom ; licenceserver ; installation path ; variant spelling ; hidden externally ; security reasons ; visibility of the host ; no-create-home",
        "documenttype" : "html",
        "isattachment" : "5090664",
        "sysindexeddate" : 1649081247000,
        "permanentid" : "9d9e3a75bd09c79a84df97f0dd770d469d0179589c66f6984cf3af6a0f8c",
        "syslanguage" : [ "English" ],
        "itemid" : "623474528804d00769e9de31",
        "transactionid" : 863690,
        "title" : "Run Arm Licence Server ",
        "products" : [ "Arm Licence Server" ],
        "date" : 1649081247000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application software", "Benchmarking", "Debugging", "High Performance Computing (HPC)", "Learn the basics", "Optimization", "Performance", "Profiling", "Simultaneous multithreading", "OpenMP" ],
        "document_id" : "101169:22-0:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649081247524709053,
        "sysisattachment" : "5090664",
        "navigationhierarchiescontenttype" : "User Guide",
        "sysattachmentparentid" : 5090664,
        "size" : 2565,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101169/22-0/Use-Arm-Licence-Server/Run-Arm-Licence-Server?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080919435,
        "syssize" : 2565,
        "sysdate" : 1649081247000,
        "haslayout" : "1",
        "topparent" : "5090664",
        "label_version" : "22.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5090664,
        "navigationhierarchiescategories" : [ "HPC" ],
        "content_description" : "This document describes how to install and use Arm  Licence Server.",
        "wordcount" : 154,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "2200-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649081247000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101169/22-0/Use-Arm-Licence-Server/Run-Arm-Licence-Server?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101169/22-0/Use-Arm-Licence-Server/Run-Arm-Licence-Server?lang=en",
        "modified" : 1647604818000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649081247524709053,
        "uri" : "https://developer.arm.com/documentation/101169/22-0/en/Use-Arm-Licence-Server/Run-Arm-Licence-Server",
        "syscollection" : "default"
      },
      "Title" : "Run Arm Licence Server",
      "Uri" : "https://developer.arm.com/documentation/101169/22-0/en/Use-Arm-Licence-Server/Run-Arm-Licence-Server",
      "PrintableUri" : "https://developer.arm.com/documentation/101169/22-0/en/Use-Arm-Licence-Server/Run-Arm-Licence-Server",
      "ClickUri" : "https://developer.arm.com/documentation/101169/22-0/Use-Arm-Licence-Server/Run-Arm-Licence-Server?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101169/22-0/en/Use-Arm-Licence-Server/Run-Arm-Licence-Server",
      "Excerpt" : "Procedure To create an unprivileged user and allocate a log directory, run these commands as root. ... Create a symbolic link to the systemd directory: ln -s lib\\/systemd\\/system\\/allinea- ...",
      "FirstSentences" : "Run Arm Licence Server This section describes the process for setting up the Arm\\u00AE Licence Server and configuring it to start automatically during system boot. Before you begin For security ..."
    }, {
      "title" : "Licensing example",
      "uri" : "https://developer.arm.com/documentation/101169/22-0/en/Use-Arm-Licence-Server/Licensing-example",
      "printableUri" : "https://developer.arm.com/documentation/101169/22-0/en/Use-Arm-Licence-Server/Licensing-example",
      "clickUri" : "https://developer.arm.com/documentation/101169/22-0/Use-Arm-Licence-Server/Licensing-example?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101169/22-0/en/Use-Arm-Licence-Server/Licensing-example",
      "excerpt" : "Licensing example This section shows an example of how the Arm\\u00AE Licence Server is set up with details ... For detailed instructions about how to set up the Arm Licence Server, see Run Arm ...",
      "firstSentences" : "Licensing example This section shows an example of how the Arm\\u00AE Licence Server is set up with details of the license file content. For detailed instructions about how to set up the Arm ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 340,
      "percentScore" : 41.491188,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Licence Server User Guide",
        "uri" : "https://developer.arm.com/documentation/101169/22-0/en",
        "printableUri" : "https://developer.arm.com/documentation/101169/22-0/en",
        "clickUri" : "https://developer.arm.com/documentation/101169/22-0/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101169/22-0/en",
        "excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "firstSentences" : "Arm\\u00AE Licence Server User Guide Version 22.0 Release information Issue Date Confidentiality Change 2100-00 1 March 2021 Non-Confidential Document update to version 21.0 2101-00 30 March 2021 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Licence Server User Guide ",
          "document_number" : "101169",
          "document_version" : "22-0",
          "content_type" : "User Guide",
          "systopparent" : "5090664",
          "sysurihash" : "FJ14NSXWngRyoJ0Y",
          "urihash" : "FJ14NSXWngRyoJ0Y",
          "sysuri" : "https://developer.arm.com/documentation/101169/22-0/en",
          "systransactionid" : 878494,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1647561600000,
          "topparentid" : 5090664,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1647604818000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1651230602000,
          "permanentid" : "eaffadbee83fd1c3fa4bd8220ced541f77f94144b8f0bae5caf07aecb370",
          "syslanguage" : [ "English" ],
          "itemid" : "623474528804d00769e9de27",
          "transactionid" : 878494,
          "title" : "Arm Licence Server User Guide ",
          "products" : [ "Arm Licence Server" ],
          "date" : 1651230602000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application software", "Benchmarking", "Debugging", "High Performance Computing (HPC)", "Learn the basics", "Optimization", "Performance", "Profiling", "Simultaneous multithreading", "OpenMP" ],
          "document_id" : "101169:22-0:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1651230602538484416,
          "navigationhierarchiescontenttype" : "User Guide",
          "size" : 4957,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101169/22-0/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1651230593577,
          "syssize" : 4957,
          "sysdate" : 1651230602000,
          "haslayout" : "1",
          "topparent" : "5090664",
          "label_version" : "22.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5090664,
          "navigationhierarchiescategories" : [ "HPC" ],
          "content_description" : "This document describes how to install and use Arm  Licence Server.",
          "wordcount" : 319,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "2200-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1651230602000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101169/22-0/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101169/22-0/?lang=en",
          "modified" : 1647604818000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1651230602538484416,
          "uri" : "https://developer.arm.com/documentation/101169/22-0/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Licence Server User Guide",
        "Uri" : "https://developer.arm.com/documentation/101169/22-0/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101169/22-0/en",
        "ClickUri" : "https://developer.arm.com/documentation/101169/22-0/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101169/22-0/en",
        "Excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "FirstSentences" : "Arm\\u00AE Licence Server User Guide Version 22.0 Release information Issue Date Confidentiality Change 2100-00 1 March 2021 Non-Confidential Document update to version 21.0 2101-00 30 March 2021 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Licensing example ",
        "document_number" : "101169",
        "document_version" : "22-0",
        "content_type" : "User Guide",
        "systopparent" : "5090664",
        "sysurihash" : "BX4ctuAMb2Pr7W06",
        "urihash" : "BX4ctuAMb2Pr7W06",
        "sysuri" : "https://developer.arm.com/documentation/101169/22-0/en/Use-Arm-Licence-Server/Licensing-example",
        "systransactionid" : 863685,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.5,
        "published" : 1647561600000,
        "topparentid" : 5090664,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647604818000,
        "sysconcepts" : "Licence Server ; licenceserver ; allinea user ; physics ; client ; nserverport ; nmax ; acme ; hostname parameter ; init configuration ; program runs ; c18101680ae9f8863266d4aa7544de58562ea858 ; ndebuggers ; ninterface",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 5090664,
        "parentitem" : "623474528804d00769e9de27",
        "concepts" : "Licence Server ; licenceserver ; allinea user ; physics ; client ; nserverport ; nmax ; acme ; hostname parameter ; init configuration ; program runs ; c18101680ae9f8863266d4aa7544de58562ea858 ; ndebuggers ; ninterface",
        "documenttype" : "html",
        "isattachment" : "5090664",
        "sysindexeddate" : 1649081042000,
        "permanentid" : "0652a3c5c273f435cc73cab31cec8b2fd626980ae66d07c662e072684338",
        "syslanguage" : [ "English" ],
        "itemid" : "623474528804d00769e9de34",
        "transactionid" : 863685,
        "title" : "Licensing example ",
        "products" : [ "Arm Licence Server" ],
        "date" : 1649081042000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application software", "Benchmarking", "Debugging", "High Performance Computing (HPC)", "Learn the basics", "Optimization", "Performance", "Profiling", "Simultaneous multithreading", "OpenMP" ],
        "document_id" : "101169:22-0:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649081042573931547,
        "sysisattachment" : "5090664",
        "navigationhierarchiescontenttype" : "User Guide",
        "sysattachmentparentid" : 5090664,
        "size" : 2083,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101169/22-0/Use-Arm-Licence-Server/Licensing-example?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080919435,
        "syssize" : 2083,
        "sysdate" : 1649081042000,
        "haslayout" : "1",
        "topparent" : "5090664",
        "label_version" : "22.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5090664,
        "navigationhierarchiescategories" : [ "HPC" ],
        "content_description" : "This document describes how to install and use Arm  Licence Server.",
        "wordcount" : 140,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "2200-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649081042000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101169/22-0/Use-Arm-Licence-Server/Licensing-example?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101169/22-0/Use-Arm-Licence-Server/Licensing-example?lang=en",
        "modified" : 1647604818000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649081042573931547,
        "uri" : "https://developer.arm.com/documentation/101169/22-0/en/Use-Arm-Licence-Server/Licensing-example",
        "syscollection" : "default"
      },
      "Title" : "Licensing example",
      "Uri" : "https://developer.arm.com/documentation/101169/22-0/en/Use-Arm-Licence-Server/Licensing-example",
      "PrintableUri" : "https://developer.arm.com/documentation/101169/22-0/en/Use-Arm-Licence-Server/Licensing-example",
      "ClickUri" : "https://developer.arm.com/documentation/101169/22-0/Use-Arm-Licence-Server/Licensing-example?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101169/22-0/en/Use-Arm-Licence-Server/Licensing-example",
      "Excerpt" : "Licensing example This section shows an example of how the Arm\\u00AE Licence Server is set up with details ... For detailed instructions about how to set up the Arm Licence Server, see Run Arm ...",
      "FirstSentences" : "Licensing example This section shows an example of how the Arm\\u00AE Licence Server is set up with details of the license file content. For detailed instructions about how to set up the Arm ..."
    }, {
      "title" : "Handle lost clients",
      "uri" : "https://developer.arm.com/documentation/101169/22-0/en/Use-Arm-Licence-Server/Handle-lost-clients",
      "printableUri" : "https://developer.arm.com/documentation/101169/22-0/en/Use-Arm-Licence-Server/Handle-lost-clients",
      "clickUri" : "https://developer.arm.com/documentation/101169/22-0/Use-Arm-Licence-Server/Handle-lost-clients?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101169/22-0/en/Use-Arm-Licence-Server/Handle-lost-clients",
      "excerpt" : "Handle lost clients If Arm\\u00AE Licence Server loses communication with an instance of a client, the ... The length of this timeout period can be calculated from the license server file ...",
      "firstSentences" : "Handle lost clients If Arm\\u00AE Licence Server loses communication with an instance of a client, the license allocated to that client is made unavailable for new clients until a timeout period ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 340,
      "percentScore" : 41.491188,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Licence Server User Guide",
        "uri" : "https://developer.arm.com/documentation/101169/22-0/en",
        "printableUri" : "https://developer.arm.com/documentation/101169/22-0/en",
        "clickUri" : "https://developer.arm.com/documentation/101169/22-0/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101169/22-0/en",
        "excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "firstSentences" : "Arm\\u00AE Licence Server User Guide Version 22.0 Release information Issue Date Confidentiality Change 2100-00 1 March 2021 Non-Confidential Document update to version 21.0 2101-00 30 March 2021 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Licence Server User Guide ",
          "document_number" : "101169",
          "document_version" : "22-0",
          "content_type" : "User Guide",
          "systopparent" : "5090664",
          "sysurihash" : "FJ14NSXWngRyoJ0Y",
          "urihash" : "FJ14NSXWngRyoJ0Y",
          "sysuri" : "https://developer.arm.com/documentation/101169/22-0/en",
          "systransactionid" : 878494,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1647561600000,
          "topparentid" : 5090664,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1647604818000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1651230602000,
          "permanentid" : "eaffadbee83fd1c3fa4bd8220ced541f77f94144b8f0bae5caf07aecb370",
          "syslanguage" : [ "English" ],
          "itemid" : "623474528804d00769e9de27",
          "transactionid" : 878494,
          "title" : "Arm Licence Server User Guide ",
          "products" : [ "Arm Licence Server" ],
          "date" : 1651230602000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application software", "Benchmarking", "Debugging", "High Performance Computing (HPC)", "Learn the basics", "Optimization", "Performance", "Profiling", "Simultaneous multithreading", "OpenMP" ],
          "document_id" : "101169:22-0:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1651230602538484416,
          "navigationhierarchiescontenttype" : "User Guide",
          "size" : 4957,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101169/22-0/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1651230593577,
          "syssize" : 4957,
          "sysdate" : 1651230602000,
          "haslayout" : "1",
          "topparent" : "5090664",
          "label_version" : "22.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5090664,
          "navigationhierarchiescategories" : [ "HPC" ],
          "content_description" : "This document describes how to install and use Arm  Licence Server.",
          "wordcount" : 319,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "2200-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1651230602000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101169/22-0/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101169/22-0/?lang=en",
          "modified" : 1647604818000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1651230602538484416,
          "uri" : "https://developer.arm.com/documentation/101169/22-0/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Licence Server User Guide",
        "Uri" : "https://developer.arm.com/documentation/101169/22-0/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101169/22-0/en",
        "ClickUri" : "https://developer.arm.com/documentation/101169/22-0/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101169/22-0/en",
        "Excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "FirstSentences" : "Arm\\u00AE Licence Server User Guide Version 22.0 Release information Issue Date Confidentiality Change 2100-00 1 March 2021 Non-Confidential Document update to version 21.0 2101-00 30 March 2021 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Handle lost clients ",
        "document_number" : "101169",
        "document_version" : "22-0",
        "content_type" : "User Guide",
        "systopparent" : "5090664",
        "sysurihash" : "e1gBWq0P8QoZg1ai",
        "urihash" : "e1gBWq0P8QoZg1ai",
        "sysuri" : "https://developer.arm.com/documentation/101169/22-0/en/Use-Arm-Licence-Server/Handle-lost-clients",
        "systransactionid" : 863685,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1647561600000,
        "topparentid" : 5090664,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1647604818000,
        "sysconcepts" : "timeout period ; new clients ; Licence Server ; lost ; retry ; beat ; display ; communication",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 5090664,
        "parentitem" : "623474528804d00769e9de27",
        "concepts" : "timeout period ; new clients ; Licence Server ; lost ; retry ; beat ; display ; communication",
        "documenttype" : "html",
        "isattachment" : "5090664",
        "sysindexeddate" : 1649081044000,
        "permanentid" : "f74650daca6cd42486509351d92cc2a56cb55c40aff0406d37a58c12d601",
        "syslanguage" : [ "English" ],
        "itemid" : "623474528804d00769e9de39",
        "transactionid" : 863685,
        "title" : "Handle lost clients ",
        "products" : [ "Arm Licence Server" ],
        "date" : 1649081044000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application software", "Benchmarking", "Debugging", "High Performance Computing (HPC)", "Learn the basics", "Optimization", "Performance", "Profiling", "Simultaneous multithreading", "OpenMP" ],
        "document_id" : "101169:22-0:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649081044588834352,
        "sysisattachment" : "5090664",
        "navigationhierarchiescontenttype" : "User Guide",
        "sysattachmentparentid" : 5090664,
        "size" : 1068,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101169/22-0/Use-Arm-Licence-Server/Handle-lost-clients?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080919435,
        "syssize" : 1068,
        "sysdate" : 1649081044000,
        "haslayout" : "1",
        "topparent" : "5090664",
        "label_version" : "22.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5090664,
        "navigationhierarchiescategories" : [ "HPC" ],
        "content_description" : "This document describes how to install and use Arm  Licence Server.",
        "wordcount" : 81,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "2200-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649081044000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101169/22-0/Use-Arm-Licence-Server/Handle-lost-clients?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101169/22-0/Use-Arm-Licence-Server/Handle-lost-clients?lang=en",
        "modified" : 1647604818000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649081044588834352,
        "uri" : "https://developer.arm.com/documentation/101169/22-0/en/Use-Arm-Licence-Server/Handle-lost-clients",
        "syscollection" : "default"
      },
      "Title" : "Handle lost clients",
      "Uri" : "https://developer.arm.com/documentation/101169/22-0/en/Use-Arm-Licence-Server/Handle-lost-clients",
      "PrintableUri" : "https://developer.arm.com/documentation/101169/22-0/en/Use-Arm-Licence-Server/Handle-lost-clients",
      "ClickUri" : "https://developer.arm.com/documentation/101169/22-0/Use-Arm-Licence-Server/Handle-lost-clients?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101169/22-0/en/Use-Arm-Licence-Server/Handle-lost-clients",
      "Excerpt" : "Handle lost clients If Arm\\u00AE Licence Server loses communication with an instance of a client, the ... The length of this timeout period can be calculated from the license server file ...",
      "FirstSentences" : "Handle lost clients If Arm\\u00AE Licence Server loses communication with an instance of a client, the license allocated to that client is made unavailable for new clients until a timeout period ..."
    } ],
    "totalNumberOfChildResults" : 7,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Query status ",
      "document_number" : "101169",
      "document_version" : "22-0",
      "content_type" : "User Guide",
      "systopparent" : "5090664",
      "sysurihash" : "dOLhF14n8tx7T9ñf",
      "urihash" : "dOLhF14n8tx7T9ñf",
      "sysuri" : "https://developer.arm.com/documentation/101169/22-0/en/Use-Arm-Licence-Server/Query-status",
      "systransactionid" : 863690,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1647561600000,
      "topparentid" : 5090664,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1647604818000,
      "sysconcepts" : "licences ; Arm ; server ; browser window ; heartbeat ; pid ; uname ; mac ; variable ALLINEA ; third-party proxy ; interface",
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "attachmentparentid" : 5090664,
      "parentitem" : "623474528804d00769e9de27",
      "concepts" : "licences ; Arm ; server ; browser window ; heartbeat ; pid ; uname ; mac ; variable ALLINEA ; third-party proxy ; interface",
      "documenttype" : "html",
      "isattachment" : "5090664",
      "sysindexeddate" : 1649081249000,
      "permanentid" : "8f9eaac8092638e98c23b551e624fc9644358e83886ea3a6959a5d0b3d10",
      "syslanguage" : [ "English" ],
      "itemid" : "623474528804d00769e9de38",
      "transactionid" : 863690,
      "title" : "Query status ",
      "products" : [ "Arm Licence Server" ],
      "date" : 1649081249000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Application software", "Benchmarking", "Debugging", "High Performance Computing (HPC)", "Learn the basics", "Optimization", "Performance", "Profiling", "Simultaneous multithreading", "OpenMP" ],
      "document_id" : "101169:22-0:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
      "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649081249245746246,
      "sysisattachment" : "5090664",
      "navigationhierarchiescontenttype" : "User Guide",
      "sysattachmentparentid" : 5090664,
      "size" : 2173,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101169/22-0/Use-Arm-Licence-Server/Query-status?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649080919435,
      "syssize" : 2173,
      "sysdate" : 1649081249000,
      "haslayout" : "1",
      "topparent" : "5090664",
      "label_version" : "22.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5090664,
      "navigationhierarchiescategories" : [ "HPC" ],
      "content_description" : "This document describes how to install and use Arm  Licence Server.",
      "wordcount" : 146,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "document_revision" : "2200-00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649081249000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101169/22-0/Use-Arm-Licence-Server/Query-status?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101169/22-0/Use-Arm-Licence-Server/Query-status?lang=en",
      "modified" : 1647604818000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649081249245746246,
      "uri" : "https://developer.arm.com/documentation/101169/22-0/en/Use-Arm-Licence-Server/Query-status",
      "syscollection" : "default"
    },
    "Title" : "Query status",
    "Uri" : "https://developer.arm.com/documentation/101169/22-0/en/Use-Arm-Licence-Server/Query-status",
    "PrintableUri" : "https://developer.arm.com/documentation/101169/22-0/en/Use-Arm-Licence-Server/Query-status",
    "ClickUri" : "https://developer.arm.com/documentation/101169/22-0/Use-Arm-Licence-Server/Query-status?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101169/22-0/en/Use-Arm-Licence-Server/Query-status",
    "Excerpt" : "Query status Arm\\u00AE Licence Server provides a simple HTML interface to allow for ... This can be accessed in a web browser at the following URL: http:\\/\\/<hostname>:< ... in this example.",
    "FirstSentences" : "Query status Arm\\u00AE Licence Server provides a simple HTML interface to allow for querying of the current state of the licenses being served. This can be accessed in a web browser at the ..."
  }, {
    "title" : "How can I get the CPU stall time (numbers of cycles) wasted for instruction/data fetching in Cortex-A53?",
    "uri" : "https://developer.arm.com/documentation/ka005143/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005143/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005143/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005143/1-0/en",
    "excerpt" : "Use this method: BUS_ACCESS = Cacheable Traffic + Non-cacheable Traffic + Write streaming Where: ... How can I get the CPU stall time (numbers of cycles) wasted for instruction/data ... KBA",
    "firstSentences" : "Article ID: KA005143 Applies To: Armv8-A, Cortex-A53 Confidentiality: Customer Non-confidential Summary Performance Monitoring Unit (PMU) is used to identify and eliminate performance bottlenecks, ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 340,
    "percentScore" : 41.491188,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "How can I get the CPU stall time (numbers of cycles) wasted for instruction/data fetching in Cortex-A53? ",
      "document_number" : "ka005143",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5315764",
      "sysurihash" : "26xñlWKno65an0ZV",
      "urihash" : "26xñlWKno65an0ZV",
      "sysuri" : "https://developer.arm.com/documentation/ka005143/1-0/en",
      "systransactionid" : 924708,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1658800196000,
      "topparentid" : 5315764,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1658800239000,
      "sysconcepts" : "PMU events ; cache ; cacheable memory ; CPU stall ; Advanced Microcontroller Bus Architecture ; A53 ; Answer Cortex ; instruction ; Non-cacheable Traffic ; interface transactions ; refilling behaviors ; performance testing ; arbitration",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74f0e24a5e02d07b27a7|5eec74f0e24a5e02d07b27a8" ],
      "concepts" : "PMU events ; cache ; cacheable memory ; CPU stall ; Advanced Microcontroller Bus Architecture ; A53 ; Answer Cortex ; instruction ; Non-cacheable Traffic ; interface transactions ; refilling behaviors ; performance testing ; arbitration",
      "documenttype" : "html",
      "sysindexeddate" : 1658800262000,
      "permanentid" : "136c13e7d7e0d20135675dd228317720df2c61997c46f84fa94e613ad06d",
      "syslanguage" : [ "English" ],
      "itemid" : "62df486f9a00b253d2042f3d",
      "transactionid" : 924708,
      "title" : "How can I get the CPU stall time (numbers of cycles) wasted for instruction/data fetching in Cortex-A53? ",
      "products" : [ "Armv8-A", "Cortex-A53", "MP030", "MP030-GRP", "MP031", "MP031-GRP", "MP032", "MP056", "MP056-GRP", "MP127", "MP127-PRU", "MP127-TRM", "ZB160", "ZB161", "ZB162", "ZB163", "ZB164", "ZB165", "ZB202", "ZB203", "ZB305", "ZB509" ],
      "date" : 1658800261000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka005143:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1658800261959298453,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 2399,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005143/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1658800249971,
      "syssize" : 2399,
      "sysdate" : 1658800261000,
      "haslayout" : "1",
      "topparent" : "5315764",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5315764,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 176,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A", "IP Products|Processors|Cortex-A|Cortex-A53", "Cortex-A|Cortex-A53", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A53", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Helium", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1658800262000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005143/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005143/1-0/?lang=en",
      "modified" : 1658800239000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1658800261959298453,
      "uri" : "https://developer.arm.com/documentation/ka005143/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How can I get the CPU stall time (numbers of cycles) wasted for instruction/data fetching in Cortex-A53?",
    "Uri" : "https://developer.arm.com/documentation/ka005143/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005143/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005143/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005143/1-0/en",
    "Excerpt" : "Use this method: BUS_ACCESS = Cacheable Traffic + Non-cacheable Traffic + Write streaming Where: ... How can I get the CPU stall time (numbers of cycles) wasted for instruction/data ... KBA",
    "FirstSentences" : "Article ID: KA005143 Applies To: Armv8-A, Cortex-A53 Confidentiality: Customer Non-confidential Summary Performance Monitoring Unit (PMU) is used to identify and eliminate performance bottlenecks, ..."
  }, {
    "title" : "An ELA program is not working as expected in simulation",
    "uri" : "https://developer.arm.com/documentation/ka004991/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004991/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004991/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004991/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 340,
    "percentScore" : 41.491188,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "An ELA program is not working as expected in simulation ",
      "document_number" : "ka004991",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5051859",
      "sysurihash" : "i7MeZWoHUñ7n5zV1",
      "urihash" : "i7MeZWoHUñ7n5zV1",
      "sysuri" : "https://developer.arm.com/documentation/ka004991/1-0/en",
      "systransactionid" : 864319,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1644923700000,
      "topparentid" : 5051859,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1644923846000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2657", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2657", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2659", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2659", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
      "documenttype" : "html",
      "sysindexeddate" : 1649151602000,
      "permanentid" : "ccb8307c935c53170037028ed6a6f3f61cec17214b31f412885f732caf0a",
      "syslanguage" : [ "English" ],
      "itemid" : "620b8bc60ca305732a3a5ca3",
      "transactionid" : 864319,
      "title" : "An ELA program is not working as expected in simulation ",
      "products" : [ "CoreSight ELA-500", "CoreSight ELA-600 Embedded Logic Analyzer", "TM300", "TM300-GRP", "TM310", "TM310-GRP", "TM310-PRU", "TM310-TRM", "ZB448", "ZB449", "ZB450" ],
      "date" : 1649151602000,
      "confidentiality" : "Confidential",
      "document_id" : "ka004991:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649151602745486196,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004991/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649151280298,
      "syssize" : 63,
      "sysdate" : 1649151602000,
      "haslayout" : "1",
      "topparent" : "5051859",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5051859,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer", "CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-600 Embedded Logic Analyzer", "CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-600 Embedded Logic Analyzer", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-600 Embedded Logic Analyzer", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649151602000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004991/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004991/1-0/?lang=en",
      "modified" : 1644923846000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649151602745486196,
      "uri" : "https://developer.arm.com/documentation/ka004991/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "An ELA program is not working as expected in simulation",
    "Uri" : "https://developer.arm.com/documentation/ka004991/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004991/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004991/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004991/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "Exporting a target configuration file",
    "uri" : "https://developer.arm.com/documentation/101470/2022-0/en/Working-with-the-Target-Configuration-Editor/Exporting-a-target-configuration-file",
    "printableUri" : "https://developer.arm.com/documentation/101470/2022-0/en/Working-with-the-Target-Configuration-Editor/Exporting-a-target-configuration-file",
    "clickUri" : "https://developer.arm.com/documentation/101470/2022-0/Working-with-the-Target-Configuration-Editor/Exporting-a-target-configuration-file?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101470/2022-0/en/Working-with-the-Target-Configuration-Editor/Exporting-a-target-configuration-file",
    "excerpt" : "Click Browse\\u2026 to select a destination path. ... Click Finish to create the C header file. Related tasks Importing an existing target configuration file Exporting a target ...",
    "firstSentences" : "Exporting a target configuration file Describes how to export a target configuration file from a project in the workspace to a C header file. About this task Note Before using the export wizard, ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 340,
    "percentScore" : 41.491188,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Development Studio User Guide",
      "uri" : "https://developer.arm.com/documentation/101470/2022-0/en",
      "printableUri" : "https://developer.arm.com/documentation/101470/2022-0/en",
      "clickUri" : "https://developer.arm.com/documentation/101470/2022-0/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101470/2022-0/en",
      "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... (LES-PRE-20349) ... Unrestricted Access is an Arm internal classification.",
      "firstSentences" : "Arm\\u00AE Development Studio User Guide Version 2022.0 Release information Issue Date Confidentiality Change 1800-00 27 November 2018 Non-Confidential First release for Arm Development Studio 1800 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Development Studio User Guide ",
        "document_number" : "101470",
        "document_version" : "2022-0",
        "content_type" : "User Guide",
        "systopparent" : "5240601",
        "sysurihash" : "BOooXSKEKJDXKAB7",
        "urihash" : "BOooXSKEKJDXKAB7",
        "sysuri" : "https://developer.arm.com/documentation/101470/2022-0/en",
        "systransactionid" : 924969,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1651017600000,
        "topparentid" : 5240601,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1651071363000,
        "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1", "5fbba11bcd74e712c4497246|5eec717fe24a5e02d07b26d1", "5fbba162cd74e712c449725c|5eec717fe24a5e02d07b26d1" ],
        "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1658831487000,
        "permanentid" : "76c17968106312fe7c90822eea4feae416f9806a7d97e073fad995850eff",
        "syslanguage" : [ "English" ],
        "itemid" : "626959837e121f01fd22db5a",
        "transactionid" : 924969,
        "title" : "Arm Development Studio User Guide ",
        "products" : [ "Arm Development Studio" ],
        "date" : 1658831487000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application software", "Development platforms", "Debugging", "Software development" ],
        "document_id" : "101470:2022-0:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1658831487386620007,
        "navigationhierarchiescontenttype" : "User Guide",
        "size" : 5716,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101470/2022-0/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658831475271,
        "syssize" : 5716,
        "sysdate" : 1658831487000,
        "haslayout" : "1",
        "topparent" : "5240601",
        "label_version" : "2022.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5240601,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "This book describes how to use the debugger to debug Linux applications, bare-metal, Real-Time Operating System (RTOS), and Linux platforms.",
        "wordcount" : 330,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio", "Debug Tools|Arm Development Studio", "Tools Licensing|Arm Development Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio" ],
        "document_revision" : "2022.0-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658831487000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101470/2022-0/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101470/2022-0/?lang=en",
        "modified" : 1655115741000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1658831487386620007,
        "uri" : "https://developer.arm.com/documentation/101470/2022-0/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Development Studio User Guide",
      "Uri" : "https://developer.arm.com/documentation/101470/2022-0/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101470/2022-0/en",
      "ClickUri" : "https://developer.arm.com/documentation/101470/2022-0/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101470/2022-0/en",
      "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... (LES-PRE-20349) ... Unrestricted Access is an Arm internal classification.",
      "FirstSentences" : "Arm\\u00AE Development Studio User Guide Version 2022.0 Release information Issue Date Confidentiality Change 1800-00 27 November 2018 Non-Confidential First release for Arm Development Studio 1800 ..."
    },
    "childResults" : [ {
      "title" : "Configuring the debugger path substitution rules",
      "uri" : "https://developer.arm.com/documentation/101470/2022-0/en/Controlling-Target-Execution/Configuring-the-debugger-path-substitution-rules",
      "printableUri" : "https://developer.arm.com/documentation/101470/2022-0/en/Controlling-Target-Execution/Configuring-the-debugger-path-substitution-rules",
      "clickUri" : "https://developer.arm.com/documentation/101470/2022-0/Controlling-Target-Execution/Configuring-the-debugger-path-substitution-rules?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101470/2022-0/en/Controlling-Target-Execution/Configuring-the-debugger-path-substitution-rules",
      "excerpt" : "Delete an existing path. Select the path that you want to delete in the Path Substitution dialog box. ... Make your changes and click OK to accept the changes and close the dialog box.",
      "firstSentences" : "Configuring the debugger path substitution rules During the debugging process, the debugger attempts to open the corresponding source file when execution stops at an address in the image or shared ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 340,
      "percentScore" : 41.491188,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Development Studio User Guide",
        "uri" : "https://developer.arm.com/documentation/101470/2022-0/en",
        "printableUri" : "https://developer.arm.com/documentation/101470/2022-0/en",
        "clickUri" : "https://developer.arm.com/documentation/101470/2022-0/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101470/2022-0/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... (LES-PRE-20349) ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Arm\\u00AE Development Studio User Guide Version 2022.0 Release information Issue Date Confidentiality Change 1800-00 27 November 2018 Non-Confidential First release for Arm Development Studio 1800 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Development Studio User Guide ",
          "document_number" : "101470",
          "document_version" : "2022-0",
          "content_type" : "User Guide",
          "systopparent" : "5240601",
          "sysurihash" : "BOooXSKEKJDXKAB7",
          "urihash" : "BOooXSKEKJDXKAB7",
          "sysuri" : "https://developer.arm.com/documentation/101470/2022-0/en",
          "systransactionid" : 924969,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1651017600000,
          "topparentid" : 5240601,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1651071363000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1", "5fbba11bcd74e712c4497246|5eec717fe24a5e02d07b26d1", "5fbba162cd74e712c449725c|5eec717fe24a5e02d07b26d1" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1658831487000,
          "permanentid" : "76c17968106312fe7c90822eea4feae416f9806a7d97e073fad995850eff",
          "syslanguage" : [ "English" ],
          "itemid" : "626959837e121f01fd22db5a",
          "transactionid" : 924969,
          "title" : "Arm Development Studio User Guide ",
          "products" : [ "Arm Development Studio" ],
          "date" : 1658831487000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application software", "Development platforms", "Debugging", "Software development" ],
          "document_id" : "101470:2022-0:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
          "audience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1658831487386620007,
          "navigationhierarchiescontenttype" : "User Guide",
          "size" : 5716,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101470/2022-0/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1658831475271,
          "syssize" : 5716,
          "sysdate" : 1658831487000,
          "haslayout" : "1",
          "topparent" : "5240601",
          "label_version" : "2022.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5240601,
          "navigationhierarchiescategories" : [ "Tools and Software products" ],
          "content_description" : "This book describes how to use the debugger to debug Linux applications, bare-metal, Real-Time Operating System (RTOS), and Linux platforms.",
          "wordcount" : 330,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio", "Debug Tools|Arm Development Studio", "Tools Licensing|Arm Development Studio" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio" ],
          "document_revision" : "2022.0-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1658831487000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101470/2022-0/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101470/2022-0/?lang=en",
          "modified" : 1655115741000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1658831487386620007,
          "uri" : "https://developer.arm.com/documentation/101470/2022-0/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Development Studio User Guide",
        "Uri" : "https://developer.arm.com/documentation/101470/2022-0/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101470/2022-0/en",
        "ClickUri" : "https://developer.arm.com/documentation/101470/2022-0/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101470/2022-0/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... (LES-PRE-20349) ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Arm\\u00AE Development Studio User Guide Version 2022.0 Release information Issue Date Confidentiality Change 1800-00 27 November 2018 Non-Confidential First release for Arm Development Studio 1800 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Configuring the debugger path substitution rules ",
        "document_number" : "101470",
        "document_version" : "2022-0",
        "content_type" : "User Guide",
        "systopparent" : "5240601",
        "sysurihash" : "1Bbd74V0GTjvDHHJ",
        "urihash" : "1Bbd74V0GTjvDHHJ",
        "sysuri" : "https://developer.arm.com/documentation/101470/2022-0/en/Controlling-Target-Execution/Configuring-the-debugger-path-substitution-rules",
        "systransactionid" : 902369,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1651017600000,
        "topparentid" : 5240601,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1651071363000,
        "sysconcepts" : "path substitution ; source files ; debugger ; workstation ; u2026 ; workspace ; external folder ; toolbar icons ; shared object ; execution stops ; debugging process",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1", "5fbba11bcd74e712c4497246|5eec717fe24a5e02d07b26d1", "5fbba162cd74e712c449725c|5eec717fe24a5e02d07b26d1" ],
        "attachmentparentid" : 5240601,
        "parentitem" : "626959837e121f01fd22db5a",
        "concepts" : "path substitution ; source files ; debugger ; workstation ; u2026 ; workspace ; external folder ; toolbar icons ; shared object ; execution stops ; debugging process",
        "documenttype" : "html",
        "isattachment" : "5240601",
        "sysindexeddate" : 1655115775000,
        "permanentid" : "f490173124effbc3701b42b2cf30e604db2e78dd84b1a8d2b225018196d0",
        "syslanguage" : [ "English" ],
        "itemid" : "626959877e121f01fd22db8d",
        "transactionid" : 902369,
        "title" : "Configuring the debugger path substitution rules ",
        "products" : [ "Arm Development Studio" ],
        "date" : 1655115775000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application software", "Development platforms", "Debugging", "Software development" ],
        "document_id" : "101470:2022-0:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655115775177326581,
        "sysisattachment" : "5240601",
        "navigationhierarchiescontenttype" : "User Guide",
        "sysattachmentparentid" : 5240601,
        "size" : 2717,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101470/2022-0/Controlling-Target-Execution/Configuring-the-debugger-path-substitution-rules?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655115754248,
        "syssize" : 2717,
        "sysdate" : 1655115775000,
        "haslayout" : "1",
        "topparent" : "5240601",
        "label_version" : "2022.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5240601,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "This book describes how to use the debugger to debug Linux applications, bare-metal, Real-Time Operating System (RTOS), and Linux platforms.",
        "wordcount" : 137,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio", "Debug Tools|Arm Development Studio", "Tools Licensing|Arm Development Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio" ],
        "document_revision" : "2022.0-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655115775000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101470/2022-0/Controlling-Target-Execution/Configuring-the-debugger-path-substitution-rules?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101470/2022-0/Controlling-Target-Execution/Configuring-the-debugger-path-substitution-rules?lang=en",
        "modified" : 1655115741000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655115775177326581,
        "uri" : "https://developer.arm.com/documentation/101470/2022-0/en/Controlling-Target-Execution/Configuring-the-debugger-path-substitution-rules",
        "syscollection" : "default"
      },
      "Title" : "Configuring the debugger path substitution rules",
      "Uri" : "https://developer.arm.com/documentation/101470/2022-0/en/Controlling-Target-Execution/Configuring-the-debugger-path-substitution-rules",
      "PrintableUri" : "https://developer.arm.com/documentation/101470/2022-0/en/Controlling-Target-Execution/Configuring-the-debugger-path-substitution-rules",
      "ClickUri" : "https://developer.arm.com/documentation/101470/2022-0/Controlling-Target-Execution/Configuring-the-debugger-path-substitution-rules?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101470/2022-0/en/Controlling-Target-Execution/Configuring-the-debugger-path-substitution-rules",
      "Excerpt" : "Delete an existing path. Select the path that you want to delete in the Path Substitution dialog box. ... Make your changes and click OK to accept the changes and close the dialog box.",
      "FirstSentences" : "Configuring the debugger path substitution rules During the debugging process, the debugger attempts to open the corresponding source file when execution stops at an address in the image or shared ..."
    }, {
      "title" : "Cross-trigger configuration",
      "uri" : "https://developer.arm.com/documentation/101470/2022-0/en/Controlling-Target-Execution/Cross-trigger-configuration",
      "printableUri" : "https://developer.arm.com/documentation/101470/2022-0/en/Controlling-Target-Execution/Cross-trigger-configuration",
      "clickUri" : "https://developer.arm.com/documentation/101470/2022-0/Controlling-Target-Execution/Cross-trigger-configuration?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101470/2022-0/en/Controlling-Target-Execution/Cross-trigger-configuration",
      "excerpt" : "Cross-trigger configuration In a multiprocessor system, when debug events from one processor are used to ... It is sometimes useful to control all processors with a single debugger command.",
      "firstSentences" : "Cross-trigger configuration In a multiprocessor system, when debug events from one processor are used to affect the debug sessions of other processors, it is called cross-triggering. It is ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 340,
      "percentScore" : 41.491188,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Development Studio User Guide",
        "uri" : "https://developer.arm.com/documentation/101470/2022-0/en",
        "printableUri" : "https://developer.arm.com/documentation/101470/2022-0/en",
        "clickUri" : "https://developer.arm.com/documentation/101470/2022-0/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101470/2022-0/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... (LES-PRE-20349) ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Arm\\u00AE Development Studio User Guide Version 2022.0 Release information Issue Date Confidentiality Change 1800-00 27 November 2018 Non-Confidential First release for Arm Development Studio 1800 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Development Studio User Guide ",
          "document_number" : "101470",
          "document_version" : "2022-0",
          "content_type" : "User Guide",
          "systopparent" : "5240601",
          "sysurihash" : "BOooXSKEKJDXKAB7",
          "urihash" : "BOooXSKEKJDXKAB7",
          "sysuri" : "https://developer.arm.com/documentation/101470/2022-0/en",
          "systransactionid" : 924969,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1651017600000,
          "topparentid" : 5240601,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1651071363000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1", "5fbba11bcd74e712c4497246|5eec717fe24a5e02d07b26d1", "5fbba162cd74e712c449725c|5eec717fe24a5e02d07b26d1" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1658831487000,
          "permanentid" : "76c17968106312fe7c90822eea4feae416f9806a7d97e073fad995850eff",
          "syslanguage" : [ "English" ],
          "itemid" : "626959837e121f01fd22db5a",
          "transactionid" : 924969,
          "title" : "Arm Development Studio User Guide ",
          "products" : [ "Arm Development Studio" ],
          "date" : 1658831487000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application software", "Development platforms", "Debugging", "Software development" ],
          "document_id" : "101470:2022-0:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
          "audience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1658831487386620007,
          "navigationhierarchiescontenttype" : "User Guide",
          "size" : 5716,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101470/2022-0/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1658831475271,
          "syssize" : 5716,
          "sysdate" : 1658831487000,
          "haslayout" : "1",
          "topparent" : "5240601",
          "label_version" : "2022.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5240601,
          "navigationhierarchiescategories" : [ "Tools and Software products" ],
          "content_description" : "This book describes how to use the debugger to debug Linux applications, bare-metal, Real-Time Operating System (RTOS), and Linux platforms.",
          "wordcount" : 330,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio", "Debug Tools|Arm Development Studio", "Tools Licensing|Arm Development Studio" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio" ],
          "document_revision" : "2022.0-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1658831487000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101470/2022-0/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101470/2022-0/?lang=en",
          "modified" : 1655115741000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1658831487386620007,
          "uri" : "https://developer.arm.com/documentation/101470/2022-0/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Development Studio User Guide",
        "Uri" : "https://developer.arm.com/documentation/101470/2022-0/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101470/2022-0/en",
        "ClickUri" : "https://developer.arm.com/documentation/101470/2022-0/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101470/2022-0/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... (LES-PRE-20349) ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Arm\\u00AE Development Studio User Guide Version 2022.0 Release information Issue Date Confidentiality Change 1800-00 27 November 2018 Non-Confidential First release for Arm Development Studio 1800 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Cross-trigger configuration ",
        "document_number" : "101470",
        "document_version" : "2022-0",
        "content_type" : "User Guide",
        "systopparent" : "5240601",
        "sysurihash" : "IPV2Ru7tZ1tjxbZd",
        "urihash" : "IPV2Ru7tZ1tjxbZd",
        "sysuri" : "https://developer.arm.com/documentation/101470/2022-0/en/Controlling-Target-Execution/Cross-trigger-configuration",
        "systransactionid" : 902369,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1651017600000,
        "topparentid" : 5240601,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1651071363000,
        "sysconcepts" : "cross-triggering mechanism ; Cross Trigger ; multiprocessor system ; CTI ; cores ; interfaces ; debugger ; configuration ; Development Studio ; support representative ; Services Layer ; platforms provided ; documentation ; capabilities ; CTI-synchronized",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1", "5fbba11bcd74e712c4497246|5eec717fe24a5e02d07b26d1", "5fbba162cd74e712c449725c|5eec717fe24a5e02d07b26d1" ],
        "attachmentparentid" : 5240601,
        "parentitem" : "626959837e121f01fd22db5a",
        "concepts" : "cross-triggering mechanism ; Cross Trigger ; multiprocessor system ; CTI ; cores ; interfaces ; debugger ; configuration ; Development Studio ; support representative ; Services Layer ; platforms provided ; documentation ; capabilities ; CTI-synchronized",
        "documenttype" : "html",
        "isattachment" : "5240601",
        "sysindexeddate" : 1655115775000,
        "permanentid" : "647fed178e91452cace71dfda753296eea2eb75d83bf891ca71a33f41ee9",
        "syslanguage" : [ "English" ],
        "itemid" : "626959877e121f01fd22db8a",
        "transactionid" : 902369,
        "title" : "Cross-trigger configuration ",
        "products" : [ "Arm Development Studio" ],
        "date" : 1655115775000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application software", "Development platforms", "Debugging", "Software development" ],
        "document_id" : "101470:2022-0:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655115775232847480,
        "sysisattachment" : "5240601",
        "navigationhierarchiescontenttype" : "User Guide",
        "sysattachmentparentid" : 5240601,
        "size" : 1452,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101470/2022-0/Controlling-Target-Execution/Cross-trigger-configuration?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655115754248,
        "syssize" : 1452,
        "sysdate" : 1655115775000,
        "haslayout" : "1",
        "topparent" : "5240601",
        "label_version" : "2022.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5240601,
        "navigationhierarchiescategories" : [ "Tools and Software products" ],
        "content_description" : "This book describes how to use the debugger to debug Linux applications, bare-metal, Real-Time Operating System (RTOS), and Linux platforms.",
        "wordcount" : 112,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio", "Debug Tools|Arm Development Studio", "Tools Licensing|Arm Development Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio" ],
        "document_revision" : "2022.0-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655115775000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101470/2022-0/Controlling-Target-Execution/Cross-trigger-configuration?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101470/2022-0/Controlling-Target-Execution/Cross-trigger-configuration?lang=en",
        "modified" : 1655115741000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655115775232847480,
        "uri" : "https://developer.arm.com/documentation/101470/2022-0/en/Controlling-Target-Execution/Cross-trigger-configuration",
        "syscollection" : "default"
      },
      "Title" : "Cross-trigger configuration",
      "Uri" : "https://developer.arm.com/documentation/101470/2022-0/en/Controlling-Target-Execution/Cross-trigger-configuration",
      "PrintableUri" : "https://developer.arm.com/documentation/101470/2022-0/en/Controlling-Target-Execution/Cross-trigger-configuration",
      "ClickUri" : "https://developer.arm.com/documentation/101470/2022-0/Controlling-Target-Execution/Cross-trigger-configuration?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101470/2022-0/en/Controlling-Target-Execution/Cross-trigger-configuration",
      "Excerpt" : "Cross-trigger configuration In a multiprocessor system, when debug events from one processor are used to ... It is sometimes useful to control all processors with a single debugger command.",
      "FirstSentences" : "Cross-trigger configuration In a multiprocessor system, when debug events from one processor are used to affect the debug sessions of other processors, it is called cross-triggering. It is ..."
    }, {
      "title" : "Arm Development Studio User Guide",
      "uri" : "https://developer.arm.com/documentation/101470/2022-0/en/pdf/user_guide_101470_2022.0_01_en.pdf",
      "printableUri" : "https://developer.arm.com/documentation/101470/2022-0/en/pdf/user_guide_101470_2022.0_01_en.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/6269598e7e121f01fd22dcdd",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101470/2022-0/en/pdf/user_guide_101470_2022.0_01_en.pdf",
      "excerpt" : "2019 ... 20 March 2020 ... 3 July 2020 ... 28 October ... 2020 ... 19 March 2021 ... 9 June 2021 ... 26 August 2021 ... 10 November ... 2021 ... Conﬁdentiality ... Non-Conﬁdential ... Change",
      "firstSentences" : "Arm® Development Studio Version 2022.0 User Guide Non-Conﬁdential Copyright © 2018–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 01 101470_2022.0_01_en Arm® Development Studio ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 340,
      "percentScore" : 41.491188,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Development Studio User Guide",
        "uri" : "https://developer.arm.com/documentation/101470/2022-0/en",
        "printableUri" : "https://developer.arm.com/documentation/101470/2022-0/en",
        "clickUri" : "https://developer.arm.com/documentation/101470/2022-0/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101470/2022-0/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... (LES-PRE-20349) ... Unrestricted Access is an Arm internal classification.",
        "firstSentences" : "Arm\\u00AE Development Studio User Guide Version 2022.0 Release information Issue Date Confidentiality Change 1800-00 27 November 2018 Non-Confidential First release for Arm Development Studio 1800 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Development Studio User Guide ",
          "document_number" : "101470",
          "document_version" : "2022-0",
          "content_type" : "User Guide",
          "systopparent" : "5240601",
          "sysurihash" : "BOooXSKEKJDXKAB7",
          "urihash" : "BOooXSKEKJDXKAB7",
          "sysuri" : "https://developer.arm.com/documentation/101470/2022-0/en",
          "systransactionid" : 924969,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1651017600000,
          "topparentid" : 5240601,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1651071363000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1", "5fbba11bcd74e712c4497246|5eec717fe24a5e02d07b26d1", "5fbba162cd74e712c449725c|5eec717fe24a5e02d07b26d1" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; implementations ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Non-Confidential ; Confidentiality ; subsidiaries ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1658831487000,
          "permanentid" : "76c17968106312fe7c90822eea4feae416f9806a7d97e073fad995850eff",
          "syslanguage" : [ "English" ],
          "itemid" : "626959837e121f01fd22db5a",
          "transactionid" : 924969,
          "title" : "Arm Development Studio User Guide ",
          "products" : [ "Arm Development Studio" ],
          "date" : 1658831487000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application software", "Development platforms", "Debugging", "Software development" ],
          "document_id" : "101470:2022-0:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
          "audience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1658831487386620007,
          "navigationhierarchiescontenttype" : "User Guide",
          "size" : 5716,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101470/2022-0/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1658831475271,
          "syssize" : 5716,
          "sysdate" : 1658831487000,
          "haslayout" : "1",
          "topparent" : "5240601",
          "label_version" : "2022.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5240601,
          "navigationhierarchiescategories" : [ "Tools and Software products" ],
          "content_description" : "This book describes how to use the debugger to debug Linux applications, bare-metal, Real-Time Operating System (RTOS), and Linux platforms.",
          "wordcount" : 330,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio", "Debug Tools|Arm Development Studio", "Tools Licensing|Arm Development Studio" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio" ],
          "document_revision" : "2022.0-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1658831487000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101470/2022-0/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101470/2022-0/?lang=en",
          "modified" : 1655115741000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1658831487386620007,
          "uri" : "https://developer.arm.com/documentation/101470/2022-0/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Development Studio User Guide",
        "Uri" : "https://developer.arm.com/documentation/101470/2022-0/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101470/2022-0/en",
        "ClickUri" : "https://developer.arm.com/documentation/101470/2022-0/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101470/2022-0/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... (LES-PRE-20349) ... Unrestricted Access is an Arm internal classification.",
        "FirstSentences" : "Arm\\u00AE Development Studio User Guide Version 2022.0 Release information Issue Date Confidentiality Change 1800-00 27 November 2018 Non-Confidential First release for Arm Development Studio 1800 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Development Studio User Guide ",
        "document_number" : "101470",
        "document_version" : "2022-0",
        "content_type" : "User Guide",
        "systopparent" : "5240601",
        "sysauthor" : "Arm Ltd.",
        "sysurihash" : "MNzMdmK3lK6IK6mY",
        "urihash" : "MNzMdmK3lK6IK6mY",
        "sysuri" : "https://developer.arm.com/documentation/101470/2022-0/en/pdf/user_guide_101470_2022.0_01_en.pdf",
        "systransactionid" : 902370,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1651017600000,
        "topparentid" : 5240601,
        "numberofpages" : 589,
        "sysconcepts" : "connections ; targets ; configurations ; views ; configuration databases ; Development Studio ; debugging ; scripts ; commands ; Arm Development Studio ; functionality ; breakpoints ; watchpoints ; Arm Debugger ; trace capture ; platforms",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1", "5fbba11bcd74e712c4497246|5eec717fe24a5e02d07b26d1", "5fbba162cd74e712c449725c|5eec717fe24a5e02d07b26d1" ],
        "attachmentparentid" : 5240601,
        "parentitem" : "626959837e121f01fd22db5a",
        "concepts" : "connections ; targets ; configurations ; views ; configuration databases ; Development Studio ; debugging ; scripts ; commands ; Arm Development Studio ; functionality ; breakpoints ; watchpoints ; Arm Debugger ; trace capture ; platforms",
        "documenttype" : "pdf",
        "isattachment" : "5240601",
        "sysindexeddate" : 1655115792000,
        "permanentid" : "ee00341826907f7bf366994e848af8d46ceb5c76d9b8e4b573563f433ea2",
        "syslanguage" : [ "English" ],
        "itemid" : "6269598e7e121f01fd22dcdd",
        "transactionid" : 902370,
        "title" : "Arm Development Studio User Guide ",
        "subject" : "This book describes how to use the debugger to debug Linux applications, bare-metal, Real-Time Operating System (RTOS), and Linux platforms.",
        "date" : 1655115792000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101470:2022-0:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1655115792103324930,
        "sysisattachment" : "5240601",
        "navigationhierarchiescontenttype" : "User Guide",
        "sysattachmentparentid" : 5240601,
        "size" : 12288332,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/6269598e7e121f01fd22dcdd",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1655115761560,
        "syssubject" : "This book describes how to use the debugger to debug Linux applications, bare-metal, Real-Time Operating System (RTOS), and Linux platforms.",
        "syssize" : 12288332,
        "sysdate" : 1655115792000,
        "topparent" : "5240601",
        "author" : "Arm Ltd.",
        "label_version" : "2022.0",
        "systopparentid" : 5240601,
        "content_description" : "This book describes how to use the debugger to debug Linux applications, bare-metal, Real-Time Operating System (RTOS), and Linux platforms.",
        "wordcount" : 5265,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio", "Debug Tools|Arm Development Studio", "Tools Licensing|Arm Development Studio" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1655115792000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/6269598e7e121f01fd22dcdd",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1655115792103324930,
        "uri" : "https://developer.arm.com/documentation/101470/2022-0/en/pdf/user_guide_101470_2022.0_01_en.pdf",
        "syscollection" : "default"
      },
      "Title" : "Arm Development Studio User Guide",
      "Uri" : "https://developer.arm.com/documentation/101470/2022-0/en/pdf/user_guide_101470_2022.0_01_en.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/101470/2022-0/en/pdf/user_guide_101470_2022.0_01_en.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/6269598e7e121f01fd22dcdd",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101470/2022-0/en/pdf/user_guide_101470_2022.0_01_en.pdf",
      "Excerpt" : "2019 ... 20 March 2020 ... 3 July 2020 ... 28 October ... 2020 ... 19 March 2021 ... 9 June 2021 ... 26 August 2021 ... 10 November ... 2021 ... Conﬁdentiality ... Non-Conﬁdential ... Change",
      "FirstSentences" : "Arm® Development Studio Version 2022.0 User Guide Non-Conﬁdential Copyright © 2018–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 01 101470_2022.0_01_en Arm® Development Studio ..."
    } ],
    "totalNumberOfChildResults" : 4,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Exporting a target configuration file ",
      "document_number" : "101470",
      "document_version" : "2022-0",
      "content_type" : "User Guide",
      "systopparent" : "5240601",
      "sysurihash" : "oj4su8EIrRvxYnPV",
      "urihash" : "oj4su8EIrRvxYnPV",
      "sysuri" : "https://developer.arm.com/documentation/101470/2022-0/en/Working-with-the-Target-Configuration-Editor/Exporting-a-target-configuration-file",
      "systransactionid" : 902368,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1651017600000,
      "topparentid" : 5240601,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1651071363000,
      "sysconcepts" : "header file ; editor ; export ; Select required ; destination path ; panel shows ; task Note ; u2026",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1", "5fbba11bcd74e712c4497246|5eec717fe24a5e02d07b26d1", "5fbba162cd74e712c449725c|5eec717fe24a5e02d07b26d1" ],
      "attachmentparentid" : 5240601,
      "parentitem" : "626959837e121f01fd22db5a",
      "concepts" : "header file ; editor ; export ; Select required ; destination path ; panel shows ; task Note ; u2026",
      "documenttype" : "html",
      "isattachment" : "5240601",
      "sysindexeddate" : 1655115774000,
      "permanentid" : "0207fbd7390216b04bc921311ba30a62052bd5f875083dd39a5ceca777c5",
      "syslanguage" : [ "English" ],
      "itemid" : "626959877e121f01fd22dba4",
      "transactionid" : 902368,
      "title" : "Exporting a target configuration file ",
      "products" : [ "Arm Development Studio" ],
      "date" : 1655115774000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Application software", "Development platforms", "Debugging", "Software development" ],
      "document_id" : "101470:2022-0:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
      "audience" : [ "Application Developers", "Embedded Software Developers", "Kernel Developers", "Linux Developers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655115774668873251,
      "sysisattachment" : "5240601",
      "navigationhierarchiescontenttype" : "User Guide",
      "sysattachmentparentid" : 5240601,
      "size" : 1073,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101470/2022-0/Working-with-the-Target-Configuration-Editor/Exporting-a-target-configuration-file?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655115753798,
      "syssize" : 1073,
      "sysdate" : 1655115774000,
      "haslayout" : "1",
      "topparent" : "5240601",
      "label_version" : "2022.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5240601,
      "navigationhierarchiescategories" : [ "Tools and Software products" ],
      "content_description" : "This book describes how to use the debugger to debug Linux applications, bare-metal, Real-Time Operating System (RTOS), and Linux platforms.",
      "wordcount" : 81,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio", "Debug Tools|Arm Development Studio", "Tools Licensing|Arm Development Studio" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio" ],
      "document_revision" : "2022.0-01",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655115774000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101470/2022-0/Working-with-the-Target-Configuration-Editor/Exporting-a-target-configuration-file?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101470/2022-0/Working-with-the-Target-Configuration-Editor/Exporting-a-target-configuration-file?lang=en",
      "modified" : 1655115741000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655115774668873251,
      "uri" : "https://developer.arm.com/documentation/101470/2022-0/en/Working-with-the-Target-Configuration-Editor/Exporting-a-target-configuration-file",
      "syscollection" : "default"
    },
    "Title" : "Exporting a target configuration file",
    "Uri" : "https://developer.arm.com/documentation/101470/2022-0/en/Working-with-the-Target-Configuration-Editor/Exporting-a-target-configuration-file",
    "PrintableUri" : "https://developer.arm.com/documentation/101470/2022-0/en/Working-with-the-Target-Configuration-Editor/Exporting-a-target-configuration-file",
    "ClickUri" : "https://developer.arm.com/documentation/101470/2022-0/Working-with-the-Target-Configuration-Editor/Exporting-a-target-configuration-file?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101470/2022-0/en/Working-with-the-Target-Configuration-Editor/Exporting-a-target-configuration-file",
    "Excerpt" : "Click Browse\\u2026 to select a destination path. ... Click Finish to create the C header file. Related tasks Importing an existing target configuration file Exporting a target ...",
    "FirstSentences" : "Exporting a target configuration file Describes how to export a target configuration file from a project in the workspace to a C header file. About this task Note Before using the export wizard, ..."
  }, {
    "title" : "Query status",
    "uri" : "https://developer.arm.com/documentation/101169/22-1/en/Use-Arm-Licence-Server/Query-status",
    "printableUri" : "https://developer.arm.com/documentation/101169/22-1/en/Use-Arm-Licence-Server/Query-status",
    "clickUri" : "https://developer.arm.com/documentation/101169/22-1/Use-Arm-Licence-Server/Query-status?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101169/22-1/en/Use-Arm-Licence-Server/Query-status",
    "excerpt" : "Query status Arm\\u00AE Licence Server provides a simple HTML interface to allow for ... This can be accessed in a web browser at the following URL: http:\\/\\/<hostname>:< ... in this example.",
    "firstSentences" : "Query status Arm\\u00AE Licence Server provides a simple HTML interface to allow for querying of the current state of the licenses being served. This can be accessed in a web browser at the ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 340,
    "percentScore" : 41.491188,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Licence Server User Guide",
      "uri" : "https://developer.arm.com/documentation/101169/22-1/en",
      "printableUri" : "https://developer.arm.com/documentation/101169/22-1/en",
      "clickUri" : "https://developer.arm.com/documentation/101169/22-1/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101169/22-1/en",
      "excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
      "firstSentences" : "Arm\\u00AE Licence Server User Guide Version 22.1 Release information Issue Date Confidentiality Change 2100-00 1 March 2021 Non-Confidential Document update to version 21.0 2101-00 30 March 2021 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Licence Server User Guide ",
        "document_number" : "101169",
        "document_version" : "22-1",
        "content_type" : "User Guide",
        "systopparent" : "5351050",
        "sysurihash" : "SfuHACXWngSrKhsZ",
        "urihash" : "SfuHACXWngSrKhsZ",
        "sysuri" : "https://developer.arm.com/documentation/101169/22-1/en",
        "systransactionid" : 1010689,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1664496000000,
        "topparentid" : 5351050,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1664536152000,
        "sysconcepts" : "documentation ; arm ; export laws ; languages ; industry ; u00AE ; agreement ; Non-Confidential ; corporate logo ; partnership relationship ; u2019s customers ; portion thereof ; Confidentiality ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "concepts" : "documentation ; arm ; export laws ; languages ; industry ; u00AE ; agreement ; Non-Confidential ; corporate logo ; partnership relationship ; u2019s customers ; portion thereof ; Confidentiality ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1666955844000,
        "permanentid" : "d883a490fda5ee846d80df62fb4cf0bdec55a44501e48dc8ac31dc05d570",
        "syslanguage" : [ "English" ],
        "itemid" : "6336ce58da191e7fe057d497",
        "transactionid" : 1010689,
        "title" : "Arm Licence Server User Guide ",
        "products" : [ "Arm Licence Server" ],
        "date" : 1666955844000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "HPC Software",
        "navigationhierarchiestopics" : [ "Application software", "Benchmarking", "Debugging", "High Performance Computing (HPC)", "Learn the basics", "Optimization", "Performance", "Profiling", "Simultaneous multithreading", "OpenMP" ],
        "document_id" : "101169:22-1:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1666955844498423812,
        "navigationhierarchiescontenttype" : "User Guide",
        "size" : 5322,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101169/22-1/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1666955841967,
        "syssize" : 5322,
        "sysdate" : 1666955844000,
        "haslayout" : "1",
        "topparent" : "5351050",
        "label_version" : "22.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5351050,
        "navigationhierarchiescategories" : [ "HPC" ],
        "content_description" : "This document describes how to install and use Arm  Licence Server.",
        "wordcount" : 324,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "2210-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1666955844000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101169/22-1/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101169/22-1/?lang=en",
        "modified" : 1664536152000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1666955844498423812,
        "uri" : "https://developer.arm.com/documentation/101169/22-1/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Licence Server User Guide",
      "Uri" : "https://developer.arm.com/documentation/101169/22-1/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101169/22-1/en",
      "ClickUri" : "https://developer.arm.com/documentation/101169/22-1/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101169/22-1/en",
      "Excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
      "FirstSentences" : "Arm\\u00AE Licence Server User Guide Version 22.1 Release information Issue Date Confidentiality Change 2100-00 1 March 2021 Non-Confidential Document update to version 21.0 2101-00 30 March 2021 ..."
    },
    "childResults" : [ {
      "title" : "Run Arm Licence Server",
      "uri" : "https://developer.arm.com/documentation/101169/22-1/en/Use-Arm-Licence-Server/Run-Arm-Licence-Server",
      "printableUri" : "https://developer.arm.com/documentation/101169/22-1/en/Use-Arm-Licence-Server/Run-Arm-Licence-Server",
      "clickUri" : "https://developer.arm.com/documentation/101169/22-1/Use-Arm-Licence-Server/Run-Arm-Licence-Server?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101169/22-1/en/Use-Arm-Licence-Server/Run-Arm-Licence-Server",
      "excerpt" : "Procedure To create an unprivileged user and allocate a log directory, run these commands as root. ... Create a symbolic link to the systemd directory: ln -s lib\\/systemd\\/system\\/allinea- ...",
      "firstSentences" : "Run Arm Licence Server This section describes the process for setting up the Arm\\u00AE Licence Server and configuring it to start automatically during system boot. Before you begin For security ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 340,
      "percentScore" : 41.491188,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Licence Server User Guide",
        "uri" : "https://developer.arm.com/documentation/101169/22-1/en",
        "printableUri" : "https://developer.arm.com/documentation/101169/22-1/en",
        "clickUri" : "https://developer.arm.com/documentation/101169/22-1/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101169/22-1/en",
        "excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "firstSentences" : "Arm\\u00AE Licence Server User Guide Version 22.1 Release information Issue Date Confidentiality Change 2100-00 1 March 2021 Non-Confidential Document update to version 21.0 2101-00 30 March 2021 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Licence Server User Guide ",
          "document_number" : "101169",
          "document_version" : "22-1",
          "content_type" : "User Guide",
          "systopparent" : "5351050",
          "sysurihash" : "SfuHACXWngSrKhsZ",
          "urihash" : "SfuHACXWngSrKhsZ",
          "sysuri" : "https://developer.arm.com/documentation/101169/22-1/en",
          "systransactionid" : 1010689,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1664496000000,
          "topparentid" : 5351050,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1664536152000,
          "sysconcepts" : "documentation ; arm ; export laws ; languages ; industry ; u00AE ; agreement ; Non-Confidential ; corporate logo ; partnership relationship ; u2019s customers ; portion thereof ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "documentation ; arm ; export laws ; languages ; industry ; u00AE ; agreement ; Non-Confidential ; corporate logo ; partnership relationship ; u2019s customers ; portion thereof ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1666955844000,
          "permanentid" : "d883a490fda5ee846d80df62fb4cf0bdec55a44501e48dc8ac31dc05d570",
          "syslanguage" : [ "English" ],
          "itemid" : "6336ce58da191e7fe057d497",
          "transactionid" : 1010689,
          "title" : "Arm Licence Server User Guide ",
          "products" : [ "Arm Licence Server" ],
          "date" : 1666955844000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "HPC Software",
          "navigationhierarchiestopics" : [ "Application software", "Benchmarking", "Debugging", "High Performance Computing (HPC)", "Learn the basics", "Optimization", "Performance", "Profiling", "Simultaneous multithreading", "OpenMP" ],
          "document_id" : "101169:22-1:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1666955844498423812,
          "navigationhierarchiescontenttype" : "User Guide",
          "size" : 5322,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101169/22-1/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1666955841967,
          "syssize" : 5322,
          "sysdate" : 1666955844000,
          "haslayout" : "1",
          "topparent" : "5351050",
          "label_version" : "22.1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5351050,
          "navigationhierarchiescategories" : [ "HPC" ],
          "content_description" : "This document describes how to install and use Arm  Licence Server.",
          "wordcount" : 324,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "2210-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1666955844000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101169/22-1/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101169/22-1/?lang=en",
          "modified" : 1664536152000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1666955844498423812,
          "uri" : "https://developer.arm.com/documentation/101169/22-1/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Licence Server User Guide",
        "Uri" : "https://developer.arm.com/documentation/101169/22-1/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101169/22-1/en",
        "ClickUri" : "https://developer.arm.com/documentation/101169/22-1/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101169/22-1/en",
        "Excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "FirstSentences" : "Arm\\u00AE Licence Server User Guide Version 22.1 Release information Issue Date Confidentiality Change 2100-00 1 March 2021 Non-Confidential Document update to version 21.0 2101-00 30 March 2021 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Run Arm Licence Server ",
        "document_number" : "101169",
        "document_version" : "22-1",
        "content_type" : "User Guide",
        "systopparent" : "5351050",
        "sysurihash" : "UoTyGmIONp95yWfp",
        "urihash" : "UoTyGmIONp95yWfp",
        "sysuri" : "https://developer.arm.com/documentation/101169/22-1/en/Use-Arm-Licence-Server/Run-Arm-Licence-Server",
        "systransactionid" : 978957,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1664496000000,
        "topparentid" : 5351050,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1664536152000,
        "sysconcepts" : "Licence Server ; configuration ; systemd ; log directory ; var ; allinea ; environment ; custom ; licenceserver ; installation path ; variant spelling ; hidden externally ; security reasons ; visibility of the host ; no-create-home",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 5351050,
        "parentitem" : "6336ce58da191e7fe057d497",
        "concepts" : "Licence Server ; configuration ; systemd ; log directory ; var ; allinea ; environment ; custom ; licenceserver ; installation path ; variant spelling ; hidden externally ; security reasons ; visibility of the host ; no-create-home",
        "documenttype" : "html",
        "isattachment" : "5351050",
        "sysindexeddate" : 1664536166000,
        "permanentid" : "bb509d2540f5e839c9c8cd7df188c22e220cfa85fb2ec89f505efeab5f7c",
        "syslanguage" : [ "English" ],
        "itemid" : "6336ce58da191e7fe057d4a1",
        "transactionid" : 978957,
        "title" : "Run Arm Licence Server ",
        "products" : [ "Arm Licence Server" ],
        "date" : 1664536166000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "HPC Software",
        "navigationhierarchiestopics" : [ "Application software", "Benchmarking", "Debugging", "High Performance Computing (HPC)", "Learn the basics", "Optimization", "Performance", "Profiling", "Simultaneous multithreading", "OpenMP" ],
        "document_id" : "101169:22-1:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1664536166498271217,
        "sysisattachment" : "5351050",
        "navigationhierarchiescontenttype" : "User Guide",
        "sysattachmentparentid" : 5351050,
        "size" : 2565,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101169/22-1/Use-Arm-Licence-Server/Run-Arm-Licence-Server?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1664536163258,
        "syssize" : 2565,
        "sysdate" : 1664536166000,
        "haslayout" : "1",
        "topparent" : "5351050",
        "label_version" : "22.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5351050,
        "navigationhierarchiescategories" : [ "HPC" ],
        "content_description" : "This document describes how to install and use Arm  Licence Server.",
        "wordcount" : 154,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "2210-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1664536166000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101169/22-1/Use-Arm-Licence-Server/Run-Arm-Licence-Server?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101169/22-1/Use-Arm-Licence-Server/Run-Arm-Licence-Server?lang=en",
        "modified" : 1664536152000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1664536166498271217,
        "uri" : "https://developer.arm.com/documentation/101169/22-1/en/Use-Arm-Licence-Server/Run-Arm-Licence-Server",
        "syscollection" : "default"
      },
      "Title" : "Run Arm Licence Server",
      "Uri" : "https://developer.arm.com/documentation/101169/22-1/en/Use-Arm-Licence-Server/Run-Arm-Licence-Server",
      "PrintableUri" : "https://developer.arm.com/documentation/101169/22-1/en/Use-Arm-Licence-Server/Run-Arm-Licence-Server",
      "ClickUri" : "https://developer.arm.com/documentation/101169/22-1/Use-Arm-Licence-Server/Run-Arm-Licence-Server?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101169/22-1/en/Use-Arm-Licence-Server/Run-Arm-Licence-Server",
      "Excerpt" : "Procedure To create an unprivileged user and allocate a log directory, run these commands as root. ... Create a symbolic link to the systemd directory: ln -s lib\\/systemd\\/system\\/allinea- ...",
      "FirstSentences" : "Run Arm Licence Server This section describes the process for setting up the Arm\\u00AE Licence Server and configuring it to start automatically during system boot. Before you begin For security ..."
    }, {
      "title" : "Access Arm Licence Server behind a firewall",
      "uri" : "https://developer.arm.com/documentation/101169/22-1/en/Use-Arm-Licence-Server/Access-Arm-Licence-Server-behind-a-firewall",
      "printableUri" : "https://developer.arm.com/documentation/101169/22-1/en/Use-Arm-Licence-Server/Access-Arm-Licence-Server-behind-a-firewall",
      "clickUri" : "https://developer.arm.com/documentation/101169/22-1/Use-Arm-Licence-Server/Access-Arm-Licence-Server-behind-a-firewall?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101169/22-1/en/Use-Arm-Licence-Server/Access-Arm-Licence-Server-behind-a-firewall",
      "excerpt" : "Access Arm Licence Server behind a firewall In some scenarios, Arm\\u00AE Licence Server might be located behind a ... This is the case if you are accessing a license server hosted by Arm.",
      "firstSentences" : "Access Arm Licence Server behind a firewall In some scenarios, Arm\\u00AE Licence Server might be located behind a firewall. This is the case if you are accessing a license server hosted by Arm.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 340,
      "percentScore" : 41.491188,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Licence Server User Guide",
        "uri" : "https://developer.arm.com/documentation/101169/22-1/en",
        "printableUri" : "https://developer.arm.com/documentation/101169/22-1/en",
        "clickUri" : "https://developer.arm.com/documentation/101169/22-1/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101169/22-1/en",
        "excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "firstSentences" : "Arm\\u00AE Licence Server User Guide Version 22.1 Release information Issue Date Confidentiality Change 2100-00 1 March 2021 Non-Confidential Document update to version 21.0 2101-00 30 March 2021 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Licence Server User Guide ",
          "document_number" : "101169",
          "document_version" : "22-1",
          "content_type" : "User Guide",
          "systopparent" : "5351050",
          "sysurihash" : "SfuHACXWngSrKhsZ",
          "urihash" : "SfuHACXWngSrKhsZ",
          "sysuri" : "https://developer.arm.com/documentation/101169/22-1/en",
          "systransactionid" : 1010689,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1664496000000,
          "topparentid" : 5351050,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1664536152000,
          "sysconcepts" : "documentation ; arm ; export laws ; languages ; industry ; u00AE ; agreement ; Non-Confidential ; corporate logo ; partnership relationship ; u2019s customers ; portion thereof ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "documentation ; arm ; export laws ; languages ; industry ; u00AE ; agreement ; Non-Confidential ; corporate logo ; partnership relationship ; u2019s customers ; portion thereof ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1666955844000,
          "permanentid" : "d883a490fda5ee846d80df62fb4cf0bdec55a44501e48dc8ac31dc05d570",
          "syslanguage" : [ "English" ],
          "itemid" : "6336ce58da191e7fe057d497",
          "transactionid" : 1010689,
          "title" : "Arm Licence Server User Guide ",
          "products" : [ "Arm Licence Server" ],
          "date" : 1666955844000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "HPC Software",
          "navigationhierarchiestopics" : [ "Application software", "Benchmarking", "Debugging", "High Performance Computing (HPC)", "Learn the basics", "Optimization", "Performance", "Profiling", "Simultaneous multithreading", "OpenMP" ],
          "document_id" : "101169:22-1:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1666955844498423812,
          "navigationhierarchiescontenttype" : "User Guide",
          "size" : 5322,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101169/22-1/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1666955841967,
          "syssize" : 5322,
          "sysdate" : 1666955844000,
          "haslayout" : "1",
          "topparent" : "5351050",
          "label_version" : "22.1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5351050,
          "navigationhierarchiescategories" : [ "HPC" ],
          "content_description" : "This document describes how to install and use Arm  Licence Server.",
          "wordcount" : 324,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "2210-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1666955844000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101169/22-1/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101169/22-1/?lang=en",
          "modified" : 1664536152000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1666955844498423812,
          "uri" : "https://developer.arm.com/documentation/101169/22-1/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Licence Server User Guide",
        "Uri" : "https://developer.arm.com/documentation/101169/22-1/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101169/22-1/en",
        "ClickUri" : "https://developer.arm.com/documentation/101169/22-1/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101169/22-1/en",
        "Excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "FirstSentences" : "Arm\\u00AE Licence Server User Guide Version 22.1 Release information Issue Date Confidentiality Change 2100-00 1 March 2021 Non-Confidential Document update to version 21.0 2101-00 30 March 2021 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Access Arm Licence Server behind a firewall ",
        "document_number" : "101169",
        "document_version" : "22-1",
        "content_type" : "User Guide",
        "systopparent" : "5351050",
        "sysurihash" : "SpGNNMahToT3ZQYp",
        "urihash" : "SpGNNMahToT3ZQYp",
        "sysuri" : "https://developer.arm.com/documentation/101169/22-1/en/Use-Arm-Licence-Server/Access-Arm-Licence-Server-behind-a-firewall",
        "systransactionid" : 978957,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1664496000000,
        "topparentid" : 5351050,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1664536152000,
        "sysconcepts" : "Licence Server ; firewall ; localhost ; acme ; physics ; communication ; slow links ; hostname parameter ; local client ; compression ; forwarding ; connection ; nserverport",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 5351050,
        "parentitem" : "6336ce58da191e7fe057d497",
        "concepts" : "Licence Server ; firewall ; localhost ; acme ; physics ; communication ; slow links ; hostname parameter ; local client ; compression ; forwarding ; connection ; nserverport",
        "documenttype" : "html",
        "isattachment" : "5351050",
        "sysindexeddate" : 1664536165000,
        "permanentid" : "784d37f4ef60538849876aaab43dd5fc5880a31efaa5220020da8d90ffb8",
        "syslanguage" : [ "English" ],
        "itemid" : "6336ce58da191e7fe057d4a7",
        "transactionid" : 978957,
        "title" : "Access Arm Licence Server behind a firewall ",
        "products" : [ "Arm Licence Server" ],
        "date" : 1664536165000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "HPC Software",
        "navigationhierarchiestopics" : [ "Application software", "Benchmarking", "Debugging", "High Performance Computing (HPC)", "Learn the basics", "Optimization", "Performance", "Profiling", "Simultaneous multithreading", "OpenMP" ],
        "document_id" : "101169:22-1:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1664536165220846398,
        "sysisattachment" : "5351050",
        "navigationhierarchiescontenttype" : "User Guide",
        "sysattachmentparentid" : 5351050,
        "size" : 935,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101169/22-1/Use-Arm-Licence-Server/Access-Arm-Licence-Server-behind-a-firewall?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1664536163258,
        "syssize" : 935,
        "sysdate" : 1664536165000,
        "haslayout" : "1",
        "topparent" : "5351050",
        "label_version" : "22.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5351050,
        "navigationhierarchiescategories" : [ "HPC" ],
        "content_description" : "This document describes how to install and use Arm  Licence Server.",
        "wordcount" : 87,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "2210-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1664536165000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101169/22-1/Use-Arm-Licence-Server/Access-Arm-Licence-Server-behind-a-firewall?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101169/22-1/Use-Arm-Licence-Server/Access-Arm-Licence-Server-behind-a-firewall?lang=en",
        "modified" : 1664536152000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1664536165220846398,
        "uri" : "https://developer.arm.com/documentation/101169/22-1/en/Use-Arm-Licence-Server/Access-Arm-Licence-Server-behind-a-firewall",
        "syscollection" : "default"
      },
      "Title" : "Access Arm Licence Server behind a firewall",
      "Uri" : "https://developer.arm.com/documentation/101169/22-1/en/Use-Arm-Licence-Server/Access-Arm-Licence-Server-behind-a-firewall",
      "PrintableUri" : "https://developer.arm.com/documentation/101169/22-1/en/Use-Arm-Licence-Server/Access-Arm-Licence-Server-behind-a-firewall",
      "ClickUri" : "https://developer.arm.com/documentation/101169/22-1/Use-Arm-Licence-Server/Access-Arm-Licence-Server-behind-a-firewall?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101169/22-1/en/Use-Arm-Licence-Server/Access-Arm-Licence-Server-behind-a-firewall",
      "Excerpt" : "Access Arm Licence Server behind a firewall In some scenarios, Arm\\u00AE Licence Server might be located behind a ... This is the case if you are accessing a license server hosted by Arm.",
      "FirstSentences" : "Access Arm Licence Server behind a firewall In some scenarios, Arm\\u00AE Licence Server might be located behind a firewall. This is the case if you are accessing a license server hosted by Arm."
    }, {
      "title" : "Add a new license",
      "uri" : "https://developer.arm.com/documentation/101169/22-1/en/Use-Arm-Licence-Server/Add-a-new-license",
      "printableUri" : "https://developer.arm.com/documentation/101169/22-1/en/Use-Arm-Licence-Server/Add-a-new-license",
      "clickUri" : "https://developer.arm.com/documentation/101169/22-1/Use-Arm-Licence-Server/Add-a-new-license?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101169/22-1/en/Use-Arm-Licence-Server/Add-a-new-license",
      "excerpt" : "Add a new license This section shows you how to set up a floating license on Arm\\u00AE Licence Server. Before you begin A floating license consists of two files: Server license (Licence. ...",
      "firstSentences" : "Add a new license This section shows you how to set up a floating license on Arm\\u00AE Licence Server. Before you begin A floating license consists of two files: Server license (Licence.xxxx), and ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 340,
      "percentScore" : 41.491188,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Licence Server User Guide",
        "uri" : "https://developer.arm.com/documentation/101169/22-1/en",
        "printableUri" : "https://developer.arm.com/documentation/101169/22-1/en",
        "clickUri" : "https://developer.arm.com/documentation/101169/22-1/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101169/22-1/en",
        "excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "firstSentences" : "Arm\\u00AE Licence Server User Guide Version 22.1 Release information Issue Date Confidentiality Change 2100-00 1 March 2021 Non-Confidential Document update to version 21.0 2101-00 30 March 2021 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Licence Server User Guide ",
          "document_number" : "101169",
          "document_version" : "22-1",
          "content_type" : "User Guide",
          "systopparent" : "5351050",
          "sysurihash" : "SfuHACXWngSrKhsZ",
          "urihash" : "SfuHACXWngSrKhsZ",
          "sysuri" : "https://developer.arm.com/documentation/101169/22-1/en",
          "systransactionid" : 1010689,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1664496000000,
          "topparentid" : 5351050,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1664536152000,
          "sysconcepts" : "documentation ; arm ; export laws ; languages ; industry ; u00AE ; agreement ; Non-Confidential ; corporate logo ; partnership relationship ; u2019s customers ; portion thereof ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "documentation ; arm ; export laws ; languages ; industry ; u00AE ; agreement ; Non-Confidential ; corporate logo ; partnership relationship ; u2019s customers ; portion thereof ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1666955844000,
          "permanentid" : "d883a490fda5ee846d80df62fb4cf0bdec55a44501e48dc8ac31dc05d570",
          "syslanguage" : [ "English" ],
          "itemid" : "6336ce58da191e7fe057d497",
          "transactionid" : 1010689,
          "title" : "Arm Licence Server User Guide ",
          "products" : [ "Arm Licence Server" ],
          "date" : 1666955844000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "HPC Software",
          "navigationhierarchiestopics" : [ "Application software", "Benchmarking", "Debugging", "High Performance Computing (HPC)", "Learn the basics", "Optimization", "Performance", "Profiling", "Simultaneous multithreading", "OpenMP" ],
          "document_id" : "101169:22-1:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1666955844498423812,
          "navigationhierarchiescontenttype" : "User Guide",
          "size" : 5322,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101169/22-1/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1666955841967,
          "syssize" : 5322,
          "sysdate" : 1666955844000,
          "haslayout" : "1",
          "topparent" : "5351050",
          "label_version" : "22.1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5351050,
          "navigationhierarchiescategories" : [ "HPC" ],
          "content_description" : "This document describes how to install and use Arm  Licence Server.",
          "wordcount" : 324,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "2210-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1666955844000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101169/22-1/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101169/22-1/?lang=en",
          "modified" : 1664536152000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1666955844498423812,
          "uri" : "https://developer.arm.com/documentation/101169/22-1/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Licence Server User Guide",
        "Uri" : "https://developer.arm.com/documentation/101169/22-1/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101169/22-1/en",
        "ClickUri" : "https://developer.arm.com/documentation/101169/22-1/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101169/22-1/en",
        "Excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "FirstSentences" : "Arm\\u00AE Licence Server User Guide Version 22.1 Release information Issue Date Confidentiality Change 2100-00 1 March 2021 Non-Confidential Document update to version 21.0 2101-00 30 March 2021 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Add a new license ",
        "document_number" : "101169",
        "document_version" : "22-1",
        "content_type" : "User Guide",
        "systopparent" : "5351050",
        "sysurihash" : "NTBE4uXsi9W6NVDp",
        "urihash" : "NTBE4uXsi9W6NVDp",
        "sysuri" : "https://developer.arm.com/documentation/101169/22-1/en/Use-Arm-Licence-Server/Add-a-new-license",
        "systransactionid" : 978957,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1664496000000,
        "topparentid" : 5351050,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1664536152000,
        "sysconcepts" : "Licence Server ; arm ; floating ; clients ; restart ; installation ; unique identifiers ; disruption ; product-installation ; licenceserver",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 5351050,
        "parentitem" : "6336ce58da191e7fe057d497",
        "concepts" : "Licence Server ; arm ; floating ; clients ; restart ; installation ; unique identifiers ; disruption ; product-installation ; licenceserver",
        "documenttype" : "html",
        "isattachment" : "5351050",
        "sysindexeddate" : 1664536165000,
        "permanentid" : "fe9ec1f3358273e3bd5a40ce642b0cc2a89a2e3db1304a6abfb2fe9ad14f",
        "syslanguage" : [ "English" ],
        "itemid" : "6336ce58da191e7fe057d4a3",
        "transactionid" : 978957,
        "title" : "Add a new license ",
        "products" : [ "Arm Licence Server" ],
        "date" : 1664536165000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "HPC Software",
        "navigationhierarchiestopics" : [ "Application software", "Benchmarking", "Debugging", "High Performance Computing (HPC)", "Learn the basics", "Optimization", "Performance", "Profiling", "Simultaneous multithreading", "OpenMP" ],
        "document_id" : "101169:22-1:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1664536165187609166,
        "sysisattachment" : "5351050",
        "navigationhierarchiescontenttype" : "User Guide",
        "sysattachmentparentid" : 5351050,
        "size" : 1218,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101169/22-1/Use-Arm-Licence-Server/Add-a-new-license?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1664536163258,
        "syssize" : 1218,
        "sysdate" : 1664536165000,
        "haslayout" : "1",
        "topparent" : "5351050",
        "label_version" : "22.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5351050,
        "navigationhierarchiescategories" : [ "HPC" ],
        "content_description" : "This document describes how to install and use Arm  Licence Server.",
        "wordcount" : 81,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "2210-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1664536165000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101169/22-1/Use-Arm-Licence-Server/Add-a-new-license?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101169/22-1/Use-Arm-Licence-Server/Add-a-new-license?lang=en",
        "modified" : 1664536152000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1664536165187609166,
        "uri" : "https://developer.arm.com/documentation/101169/22-1/en/Use-Arm-Licence-Server/Add-a-new-license",
        "syscollection" : "default"
      },
      "Title" : "Add a new license",
      "Uri" : "https://developer.arm.com/documentation/101169/22-1/en/Use-Arm-Licence-Server/Add-a-new-license",
      "PrintableUri" : "https://developer.arm.com/documentation/101169/22-1/en/Use-Arm-Licence-Server/Add-a-new-license",
      "ClickUri" : "https://developer.arm.com/documentation/101169/22-1/Use-Arm-Licence-Server/Add-a-new-license?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101169/22-1/en/Use-Arm-Licence-Server/Add-a-new-license",
      "Excerpt" : "Add a new license This section shows you how to set up a floating license on Arm\\u00AE Licence Server. Before you begin A floating license consists of two files: Server license (Licence. ...",
      "FirstSentences" : "Add a new license This section shows you how to set up a floating license on Arm\\u00AE Licence Server. Before you begin A floating license consists of two files: Server license (Licence.xxxx), and ..."
    } ],
    "totalNumberOfChildResults" : 4,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Query status ",
      "document_number" : "101169",
      "document_version" : "22-1",
      "content_type" : "User Guide",
      "systopparent" : "5351050",
      "sysurihash" : "12cLkjKv02DgjpkV",
      "urihash" : "12cLkjKv02DgjpkV",
      "sysuri" : "https://developer.arm.com/documentation/101169/22-1/en/Use-Arm-Licence-Server/Query-status",
      "systransactionid" : 978957,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1664496000000,
      "topparentid" : 5351050,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1664536152000,
      "sysconcepts" : "licences ; Arm ; server ; browser window ; heartbeat ; pid ; uname ; mac ; variable ALLINEA ; third-party proxy ; interface",
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "attachmentparentid" : 5351050,
      "parentitem" : "6336ce58da191e7fe057d497",
      "concepts" : "licences ; Arm ; server ; browser window ; heartbeat ; pid ; uname ; mac ; variable ALLINEA ; third-party proxy ; interface",
      "documenttype" : "html",
      "isattachment" : "5351050",
      "sysindexeddate" : 1664536166000,
      "permanentid" : "03a5ec7a910b6e96b80e4fe86d4538c45b3ccc60af22f0991dc7f81c6d6b",
      "syslanguage" : [ "English" ],
      "itemid" : "6336ce58da191e7fe057d4a8",
      "transactionid" : 978957,
      "title" : "Query status ",
      "products" : [ "Arm Licence Server" ],
      "date" : 1664536166000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiesprocessortype" : "HPC Software",
      "navigationhierarchiestopics" : [ "Application software", "Benchmarking", "Debugging", "High Performance Computing (HPC)", "Learn the basics", "Optimization", "Performance", "Profiling", "Simultaneous multithreading", "OpenMP" ],
      "document_id" : "101169:22-1:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
      "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1664536166536541556,
      "sysisattachment" : "5351050",
      "navigationhierarchiescontenttype" : "User Guide",
      "sysattachmentparentid" : 5351050,
      "size" : 2173,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101169/22-1/Use-Arm-Licence-Server/Query-status?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1664536163258,
      "syssize" : 2173,
      "sysdate" : 1664536166000,
      "haslayout" : "1",
      "topparent" : "5351050",
      "label_version" : "22.1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5351050,
      "navigationhierarchiescategories" : [ "HPC" ],
      "content_description" : "This document describes how to install and use Arm  Licence Server.",
      "wordcount" : 146,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "document_revision" : "2210-00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1664536166000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101169/22-1/Use-Arm-Licence-Server/Query-status?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101169/22-1/Use-Arm-Licence-Server/Query-status?lang=en",
      "modified" : 1664536152000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1664536166536541556,
      "uri" : "https://developer.arm.com/documentation/101169/22-1/en/Use-Arm-Licence-Server/Query-status",
      "syscollection" : "default"
    },
    "Title" : "Query status",
    "Uri" : "https://developer.arm.com/documentation/101169/22-1/en/Use-Arm-Licence-Server/Query-status",
    "PrintableUri" : "https://developer.arm.com/documentation/101169/22-1/en/Use-Arm-Licence-Server/Query-status",
    "ClickUri" : "https://developer.arm.com/documentation/101169/22-1/Use-Arm-Licence-Server/Query-status?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101169/22-1/en/Use-Arm-Licence-Server/Query-status",
    "Excerpt" : "Query status Arm\\u00AE Licence Server provides a simple HTML interface to allow for ... This can be accessed in a web browser at the following URL: http:\\/\\/<hostname>:< ... in this example.",
    "FirstSentences" : "Query status Arm\\u00AE Licence Server provides a simple HTML interface to allow for querying of the current state of the licenses being served. This can be accessed in a web browser at the ..."
  }, {
    "title" : "Finding lost source files",
    "uri" : "https://developer.arm.com/documentation/101136/22-0-1/en/DDT/Source-code/Finding-lost-source-files",
    "printableUri" : "https://developer.arm.com/documentation/101136/22-0-1/en/DDT/Source-code/Finding-lost-source-files",
    "clickUri" : "https://developer.arm.com/documentation/101136/22-0-1/DDT/Source-code/Finding-lost-source-files?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101136/22-0-1/en/DDT/Source-code/Finding-lost-source-files",
    "excerpt" : "Finding lost source files Sometimes not all source files are found automatically. This can also occur, for example, if the executable or source files have been moved since compilation.",
    "firstSentences" : "Finding lost source files Sometimes not all source files are found automatically. This can also occur, for example, if the executable or source files have been moved since compilation. To search ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 340,
    "percentScore" : 41.491188,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Forge User Guide",
      "uri" : "https://developer.arm.com/documentation/101136/22-0-1/en",
      "printableUri" : "https://developer.arm.com/documentation/101136/22-0-1/en",
      "clickUri" : "https://developer.arm.com/documentation/101136/22-0-1/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101136/22-0-1/en",
      "excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
      "firstSentences" : "Arm\\u00AE Forge User Guide Version 22.0.1 Release information Issue Date Confidentiality Change 2100-00 1 March 2021 Non-Confidential Document update to version 21.0 2101-00 30 March 2021 Non- ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Forge User Guide ",
        "document_number" : "101136",
        "document_version" : "22-0-1",
        "content_type" : "User Guide",
        "systopparent" : "5242625",
        "sysurihash" : "ripCBoK6YFEh5Clw",
        "urihash" : "ripCBoK6YFEh5Clw",
        "sysuri" : "https://developer.arm.com/documentation/101136/22-0-1/en",
        "systransactionid" : 894349,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1651190400000,
        "topparentid" : 5242625,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1651230636000,
        "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec71e3e24a5e02d07b26f7", "60dd9994237e4e09d0d3cd31|5eec71e3e24a5e02d07b26f7" ],
        "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1653564026000,
        "permanentid" : "1c2f46bf4cd0c0e27a9de20249cf13e9608717aab9f6b7d8132eae43762b",
        "syslanguage" : [ "English" ],
        "itemid" : "626bc7ac7e121f01fd22e56c",
        "transactionid" : 894349,
        "title" : "Arm Forge User Guide ",
        "products" : [ "Arm Forge" ],
        "date" : 1653564026000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application software", "Benchmarking", "Debugging", "High Performance Computing (HPC)", "Learn the basics", "Optimization", "Performance", "Profiling", "Simultaneous multithreading", "OpenMP" ],
        "document_id" : "101136:22-0-1:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1653564026820543998,
        "navigationhierarchiescontenttype" : "User Guide",
        "size" : 5014,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101136/22-0-1/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1653563842986,
        "syssize" : 5014,
        "sysdate" : 1653564026000,
        "haslayout" : "1",
        "topparent" : "5242625",
        "label_version" : "22.0.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5242625,
        "navigationhierarchiescategories" : [ "HPC" ],
        "content_description" : "This document describes how to install and use Arm  Forge.",
        "wordcount" : 319,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge", "Linux Userspace Software Tools|Arm Forge" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge" ],
        "document_revision" : "2201-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1653564026000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101136/22-0-1/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101136/22-0-1/?lang=en",
        "modified" : 1651230636000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1653564026820543998,
        "uri" : "https://developer.arm.com/documentation/101136/22-0-1/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Forge User Guide",
      "Uri" : "https://developer.arm.com/documentation/101136/22-0-1/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101136/22-0-1/en",
      "ClickUri" : "https://developer.arm.com/documentation/101136/22-0-1/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101136/22-0-1/en",
      "Excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
      "FirstSentences" : "Arm\\u00AE Forge User Guide Version 22.0.1 Release information Issue Date Confidentiality Change 2100-00 1 March 2021 Non-Confidential Document update to version 21.0 2101-00 30 March 2021 Non- ..."
    },
    "childResults" : [ {
      "title" : "Go To Line",
      "uri" : "https://developer.arm.com/documentation/101136/22-0-1/en/DDT/Source-code/Go-To-Line",
      "printableUri" : "https://developer.arm.com/documentation/101136/22-0-1/en/DDT/Source-code/Go-To-Line",
      "clickUri" : "https://developer.arm.com/documentation/101136/22-0-1/DDT/Source-code/Go-To-Line?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101136/22-0-1/en/DDT/Source-code/Go-To-Line",
      "excerpt" : "Go To Line The Go To Line feature enables you to go directly to a particular line of source code. Click Edit > Go To Line to display a dialog.",
      "firstSentences" : "Go To Line The Go To Line feature enables you to go directly to a particular line of source code. Click Edit > Go To Line to display a dialog. Enter the line number in the source code that you ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 340,
      "percentScore" : 41.491188,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Forge User Guide",
        "uri" : "https://developer.arm.com/documentation/101136/22-0-1/en",
        "printableUri" : "https://developer.arm.com/documentation/101136/22-0-1/en",
        "clickUri" : "https://developer.arm.com/documentation/101136/22-0-1/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101136/22-0-1/en",
        "excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "firstSentences" : "Arm\\u00AE Forge User Guide Version 22.0.1 Release information Issue Date Confidentiality Change 2100-00 1 March 2021 Non-Confidential Document update to version 21.0 2101-00 30 March 2021 Non- ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Forge User Guide ",
          "document_number" : "101136",
          "document_version" : "22-0-1",
          "content_type" : "User Guide",
          "systopparent" : "5242625",
          "sysurihash" : "ripCBoK6YFEh5Clw",
          "urihash" : "ripCBoK6YFEh5Clw",
          "sysuri" : "https://developer.arm.com/documentation/101136/22-0-1/en",
          "systransactionid" : 894349,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1651190400000,
          "topparentid" : 5242625,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1651230636000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec71e3e24a5e02d07b26f7", "60dd9994237e4e09d0d3cd31|5eec71e3e24a5e02d07b26f7" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1653564026000,
          "permanentid" : "1c2f46bf4cd0c0e27a9de20249cf13e9608717aab9f6b7d8132eae43762b",
          "syslanguage" : [ "English" ],
          "itemid" : "626bc7ac7e121f01fd22e56c",
          "transactionid" : 894349,
          "title" : "Arm Forge User Guide ",
          "products" : [ "Arm Forge" ],
          "date" : 1653564026000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application software", "Benchmarking", "Debugging", "High Performance Computing (HPC)", "Learn the basics", "Optimization", "Performance", "Profiling", "Simultaneous multithreading", "OpenMP" ],
          "document_id" : "101136:22-0-1:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1653564026820543998,
          "navigationhierarchiescontenttype" : "User Guide",
          "size" : 5014,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101136/22-0-1/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1653563842986,
          "syssize" : 5014,
          "sysdate" : 1653564026000,
          "haslayout" : "1",
          "topparent" : "5242625",
          "label_version" : "22.0.1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5242625,
          "navigationhierarchiescategories" : [ "HPC" ],
          "content_description" : "This document describes how to install and use Arm  Forge.",
          "wordcount" : 319,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge", "Linux Userspace Software Tools|Arm Forge" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge" ],
          "document_revision" : "2201-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1653564026000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101136/22-0-1/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101136/22-0-1/?lang=en",
          "modified" : 1651230636000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1653564026820543998,
          "uri" : "https://developer.arm.com/documentation/101136/22-0-1/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Forge User Guide",
        "Uri" : "https://developer.arm.com/documentation/101136/22-0-1/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101136/22-0-1/en",
        "ClickUri" : "https://developer.arm.com/documentation/101136/22-0-1/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101136/22-0-1/en",
        "Excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "FirstSentences" : "Arm\\u00AE Forge User Guide Version 22.0.1 Release information Issue Date Confidentiality Change 2100-00 1 March 2021 Non-Confidential Document update to version 21.0 2101-00 30 March 2021 Non- ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Go To Line ",
        "document_number" : "101136",
        "document_version" : "22-0-1",
        "content_type" : "User Guide",
        "systopparent" : "5242625",
        "sysurihash" : "ð7jiPEfsAZSifqzP",
        "urihash" : "ð7jiPEfsAZSifqzP",
        "sysuri" : "https://developer.arm.com/documentation/101136/22-0-1/en/DDT/Source-code/Go-To-Line",
        "systransactionid" : 878496,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1651190400000,
        "topparentid" : 5242625,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1651230636000,
        "sysconcepts" : "source code ; shortcut ; feature ; Go",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec71e3e24a5e02d07b26f7", "60dd9994237e4e09d0d3cd31|5eec71e3e24a5e02d07b26f7" ],
        "attachmentparentid" : 5242625,
        "parentitem" : "626bc7ac7e121f01fd22e56c",
        "concepts" : "source code ; shortcut ; feature ; Go",
        "documenttype" : "html",
        "isattachment" : "5242625",
        "sysindexeddate" : 1651230699000,
        "permanentid" : "470f4caf846536f3acaa664626cf2e053b85ee3bc50e567f21d8b5f2f15e",
        "syslanguage" : [ "English" ],
        "itemid" : "626bc7af7e121f01fd22e5a9",
        "transactionid" : 878496,
        "title" : "Go To Line ",
        "products" : [ "Arm Forge" ],
        "date" : 1651230699000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application software", "Benchmarking", "Debugging", "High Performance Computing (HPC)", "Learn the basics", "Optimization", "Performance", "Profiling", "Simultaneous multithreading", "OpenMP" ],
        "document_id" : "101136:22-0-1:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1651230699694737812,
        "sysisattachment" : "5242625",
        "navigationhierarchiescontenttype" : "User Guide",
        "sysattachmentparentid" : 5242625,
        "size" : 357,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101136/22-0-1/DDT/Source-code/Go-To-Line?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1651230683775,
        "syssize" : 357,
        "sysdate" : 1651230699000,
        "haslayout" : "1",
        "topparent" : "5242625",
        "label_version" : "22.0.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5242625,
        "navigationhierarchiescategories" : [ "HPC" ],
        "content_description" : "This document describes how to install and use Arm  Forge.",
        "wordcount" : 37,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge", "Linux Userspace Software Tools|Arm Forge" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge" ],
        "document_revision" : "2201-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1651230699000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101136/22-0-1/DDT/Source-code/Go-To-Line?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101136/22-0-1/DDT/Source-code/Go-To-Line?lang=en",
        "modified" : 1651230636000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1651230699694737812,
        "uri" : "https://developer.arm.com/documentation/101136/22-0-1/en/DDT/Source-code/Go-To-Line",
        "syscollection" : "default"
      },
      "Title" : "Go To Line",
      "Uri" : "https://developer.arm.com/documentation/101136/22-0-1/en/DDT/Source-code/Go-To-Line",
      "PrintableUri" : "https://developer.arm.com/documentation/101136/22-0-1/en/DDT/Source-code/Go-To-Line",
      "ClickUri" : "https://developer.arm.com/documentation/101136/22-0-1/DDT/Source-code/Go-To-Line?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101136/22-0-1/en/DDT/Source-code/Go-To-Line",
      "Excerpt" : "Go To Line The Go To Line feature enables you to go directly to a particular line of source code. Click Edit > Go To Line to display a dialog.",
      "FirstSentences" : "Go To Line The Go To Line feature enables you to go directly to a particular line of source code. Click Edit > Go To Line to display a dialog. Enter the line number in the source code that you ..."
    }, {
      "title" : "Configure Forge",
      "uri" : "https://developer.arm.com/documentation/101136/22-0-1/en/Configuration/Configure-Forge",
      "printableUri" : "https://developer.arm.com/documentation/101136/22-0-1/en/Configuration/Configure-Forge",
      "clickUri" : "https://developer.arm.com/documentation/101136/22-0-1/Configuration/Configure-Forge?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101136/22-0-1/en/Configuration/Configure-Forge",
      "excerpt" : "Configure Forge Arm\\u00AE Forge shares a common configuration file between Arm DDT, Arm MAP, and Arm ... This makes it easy for you to switch between tools without reconfiguring your ...",
      "firstSentences" : "Configure Forge Arm\\u00AE Forge shares a common configuration file between Arm DDT, Arm MAP, and Arm Performance Reports. This makes it easy for you to switch between tools without reconfiguring ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 340,
      "percentScore" : 41.491188,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Forge User Guide",
        "uri" : "https://developer.arm.com/documentation/101136/22-0-1/en",
        "printableUri" : "https://developer.arm.com/documentation/101136/22-0-1/en",
        "clickUri" : "https://developer.arm.com/documentation/101136/22-0-1/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101136/22-0-1/en",
        "excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "firstSentences" : "Arm\\u00AE Forge User Guide Version 22.0.1 Release information Issue Date Confidentiality Change 2100-00 1 March 2021 Non-Confidential Document update to version 21.0 2101-00 30 March 2021 Non- ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Forge User Guide ",
          "document_number" : "101136",
          "document_version" : "22-0-1",
          "content_type" : "User Guide",
          "systopparent" : "5242625",
          "sysurihash" : "ripCBoK6YFEh5Clw",
          "urihash" : "ripCBoK6YFEh5Clw",
          "sysuri" : "https://developer.arm.com/documentation/101136/22-0-1/en",
          "systransactionid" : 894349,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1651190400000,
          "topparentid" : 5242625,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1651230636000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec71e3e24a5e02d07b26f7", "60dd9994237e4e09d0d3cd31|5eec71e3e24a5e02d07b26f7" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1653564026000,
          "permanentid" : "1c2f46bf4cd0c0e27a9de20249cf13e9608717aab9f6b7d8132eae43762b",
          "syslanguage" : [ "English" ],
          "itemid" : "626bc7ac7e121f01fd22e56c",
          "transactionid" : 894349,
          "title" : "Arm Forge User Guide ",
          "products" : [ "Arm Forge" ],
          "date" : 1653564026000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application software", "Benchmarking", "Debugging", "High Performance Computing (HPC)", "Learn the basics", "Optimization", "Performance", "Profiling", "Simultaneous multithreading", "OpenMP" ],
          "document_id" : "101136:22-0-1:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1653564026820543998,
          "navigationhierarchiescontenttype" : "User Guide",
          "size" : 5014,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101136/22-0-1/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1653563842986,
          "syssize" : 5014,
          "sysdate" : 1653564026000,
          "haslayout" : "1",
          "topparent" : "5242625",
          "label_version" : "22.0.1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5242625,
          "navigationhierarchiescategories" : [ "HPC" ],
          "content_description" : "This document describes how to install and use Arm  Forge.",
          "wordcount" : 319,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge", "Linux Userspace Software Tools|Arm Forge" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge" ],
          "document_revision" : "2201-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1653564026000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101136/22-0-1/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101136/22-0-1/?lang=en",
          "modified" : 1651230636000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1653564026820543998,
          "uri" : "https://developer.arm.com/documentation/101136/22-0-1/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Forge User Guide",
        "Uri" : "https://developer.arm.com/documentation/101136/22-0-1/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101136/22-0-1/en",
        "ClickUri" : "https://developer.arm.com/documentation/101136/22-0-1/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101136/22-0-1/en",
        "Excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "FirstSentences" : "Arm\\u00AE Forge User Guide Version 22.0.1 Release information Issue Date Confidentiality Change 2100-00 1 March 2021 Non-Confidential Document update to version 21.0 2101-00 30 March 2021 Non- ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Configure Forge ",
        "document_number" : "101136",
        "document_version" : "22-0-1",
        "content_type" : "User Guide",
        "systopparent" : "5242625",
        "sysurihash" : "CKU2ñ1Ecs9xptEUo",
        "urihash" : "CKU2ñ1Ecs9xptEUo",
        "sysuri" : "https://developer.arm.com/documentation/101136/22-0-1/en/Configuration/Configure-Forge",
        "systransactionid" : 878496,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1651190400000,
        "topparentid" : 5242625,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1651230636000,
        "sysconcepts" : "environment ; reconfiguring ; makes",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec71e3e24a5e02d07b26f7", "60dd9994237e4e09d0d3cd31|5eec71e3e24a5e02d07b26f7" ],
        "attachmentparentid" : 5242625,
        "parentitem" : "626bc7ac7e121f01fd22e56c",
        "concepts" : "environment ; reconfiguring ; makes",
        "documenttype" : "html",
        "isattachment" : "5242625",
        "sysindexeddate" : 1651230699000,
        "permanentid" : "41495ce2ed61328e5599f2234d47bf83dd0555e7bf4dfafcc2cea478acfb",
        "syslanguage" : [ "English" ],
        "itemid" : "626bc7b37e121f01fd22e6eb",
        "transactionid" : 878496,
        "title" : "Configure Forge ",
        "products" : [ "Arm Forge" ],
        "date" : 1651230699000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application software", "Benchmarking", "Debugging", "High Performance Computing (HPC)", "Learn the basics", "Optimization", "Performance", "Profiling", "Simultaneous multithreading", "OpenMP" ],
        "document_id" : "101136:22-0-1:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1651230699477016377,
        "sysisattachment" : "5242625",
        "navigationhierarchiescontenttype" : "User Guide",
        "sysattachmentparentid" : 5242625,
        "size" : 239,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101136/22-0-1/Configuration/Configure-Forge?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1651230683869,
        "syssize" : 239,
        "sysdate" : 1651230699000,
        "haslayout" : "1",
        "topparent" : "5242625",
        "label_version" : "22.0.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5242625,
        "navigationhierarchiescategories" : [ "HPC" ],
        "content_description" : "This document describes how to install and use Arm  Forge.",
        "wordcount" : 30,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge", "Linux Userspace Software Tools|Arm Forge" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge" ],
        "document_revision" : "2201-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1651230699000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101136/22-0-1/Configuration/Configure-Forge?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101136/22-0-1/Configuration/Configure-Forge?lang=en",
        "modified" : 1651230636000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1651230699477016377,
        "uri" : "https://developer.arm.com/documentation/101136/22-0-1/en/Configuration/Configure-Forge",
        "syscollection" : "default"
      },
      "Title" : "Configure Forge",
      "Uri" : "https://developer.arm.com/documentation/101136/22-0-1/en/Configuration/Configure-Forge",
      "PrintableUri" : "https://developer.arm.com/documentation/101136/22-0-1/en/Configuration/Configure-Forge",
      "ClickUri" : "https://developer.arm.com/documentation/101136/22-0-1/Configuration/Configure-Forge?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101136/22-0-1/en/Configuration/Configure-Forge",
      "Excerpt" : "Configure Forge Arm\\u00AE Forge shares a common configuration file between Arm DDT, Arm MAP, and Arm ... This makes it easy for you to switch between tools without reconfiguring your ...",
      "FirstSentences" : "Configure Forge Arm\\u00AE Forge shares a common configuration file between Arm DDT, Arm MAP, and Arm Performance Reports. This makes it easy for you to switch between tools without reconfiguring ..."
    }, {
      "title" : "Deadlock when calling printf or malloc from a signal handler",
      "uri" : "https://developer.arm.com/documentation/101136/22-0-1/en/General-troubleshooting/Memory-debugging/Deadlock-when-calling-printf-or-malloc-from-a-signal-handler",
      "printableUri" : "https://developer.arm.com/documentation/101136/22-0-1/en/General-troubleshooting/Memory-debugging/Deadlock-when-calling-printf-or-malloc-from-a-signal-handler",
      "clickUri" : "https://developer.arm.com/documentation/101136/22-0-1/General-troubleshooting/Memory-debugging/Deadlock-when-calling-printf-or-malloc-from-a-signal-handler?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101136/22-0-1/en/General-troubleshooting/Memory-debugging/Deadlock-when-calling-printf-or-malloc-from-a-signal-handler",
      "excerpt" : "Deadlock when calling printf or malloc from a signal handler The memory allocation library calls (such ... POSIX does not require malloc to be async-signal-safe but some programs might expect ...",
      "firstSentences" : "Deadlock when calling printf or malloc from a signal handler The memory allocation library calls (such as, malloc) that are provided by the memory debugging library are not async-signal-safe, ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 340,
      "percentScore" : 41.491188,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Forge User Guide",
        "uri" : "https://developer.arm.com/documentation/101136/22-0-1/en",
        "printableUri" : "https://developer.arm.com/documentation/101136/22-0-1/en",
        "clickUri" : "https://developer.arm.com/documentation/101136/22-0-1/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101136/22-0-1/en",
        "excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "firstSentences" : "Arm\\u00AE Forge User Guide Version 22.0.1 Release information Issue Date Confidentiality Change 2100-00 1 March 2021 Non-Confidential Document update to version 21.0 2101-00 30 March 2021 Non- ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Forge User Guide ",
          "document_number" : "101136",
          "document_version" : "22-0-1",
          "content_type" : "User Guide",
          "systopparent" : "5242625",
          "sysurihash" : "ripCBoK6YFEh5Clw",
          "urihash" : "ripCBoK6YFEh5Clw",
          "sysuri" : "https://developer.arm.com/documentation/101136/22-0-1/en",
          "systransactionid" : 894349,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1651190400000,
          "topparentid" : 5242625,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1651230636000,
          "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec71e3e24a5e02d07b26f7", "60dd9994237e4e09d0d3cd31|5eec71e3e24a5e02d07b26f7" ],
          "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1653564026000,
          "permanentid" : "1c2f46bf4cd0c0e27a9de20249cf13e9608717aab9f6b7d8132eae43762b",
          "syslanguage" : [ "English" ],
          "itemid" : "626bc7ac7e121f01fd22e56c",
          "transactionid" : 894349,
          "title" : "Arm Forge User Guide ",
          "products" : [ "Arm Forge" ],
          "date" : 1653564026000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Application software", "Benchmarking", "Debugging", "High Performance Computing (HPC)", "Learn the basics", "Optimization", "Performance", "Profiling", "Simultaneous multithreading", "OpenMP" ],
          "document_id" : "101136:22-0-1:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1653564026820543998,
          "navigationhierarchiescontenttype" : "User Guide",
          "size" : 5014,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101136/22-0-1/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1653563842986,
          "syssize" : 5014,
          "sysdate" : 1653564026000,
          "haslayout" : "1",
          "topparent" : "5242625",
          "label_version" : "22.0.1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5242625,
          "navigationhierarchiescategories" : [ "HPC" ],
          "content_description" : "This document describes how to install and use Arm  Forge.",
          "wordcount" : 319,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge", "Linux Userspace Software Tools|Arm Forge" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge" ],
          "document_revision" : "2201-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1653564026000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101136/22-0-1/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101136/22-0-1/?lang=en",
          "modified" : 1651230636000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1653564026820543998,
          "uri" : "https://developer.arm.com/documentation/101136/22-0-1/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Forge User Guide",
        "Uri" : "https://developer.arm.com/documentation/101136/22-0-1/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101136/22-0-1/en",
        "ClickUri" : "https://developer.arm.com/documentation/101136/22-0-1/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101136/22-0-1/en",
        "Excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
        "FirstSentences" : "Arm\\u00AE Forge User Guide Version 22.0.1 Release information Issue Date Confidentiality Change 2100-00 1 March 2021 Non-Confidential Document update to version 21.0 2101-00 30 March 2021 Non- ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Deadlock when calling printf or malloc from a signal handler ",
        "document_number" : "101136",
        "document_version" : "22-0-1",
        "content_type" : "User Guide",
        "systopparent" : "5242625",
        "sysurihash" : "uvdY9ApUhopDtrns",
        "urihash" : "uvdY9ApUhopDtrns",
        "sysuri" : "https://developer.arm.com/documentation/101136/22-0-1/en/General-troubleshooting/Memory-debugging/Deadlock-when-calling-printf-or-malloc-from-a-signal-handler",
        "systransactionid" : 878496,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1651190400000,
        "topparentid" : 5242625,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1651230636000,
        "sysconcepts" : "signal handler ; calling printf ; memory debugging ; malloc ; deadlock ; async-signal-safe ; implementations ; OpenGroup reference",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec71e3e24a5e02d07b26f7", "60dd9994237e4e09d0d3cd31|5eec71e3e24a5e02d07b26f7" ],
        "attachmentparentid" : 5242625,
        "parentitem" : "626bc7ac7e121f01fd22e56c",
        "concepts" : "signal handler ; calling printf ; memory debugging ; malloc ; deadlock ; async-signal-safe ; implementations ; OpenGroup reference",
        "documenttype" : "html",
        "isattachment" : "5242625",
        "sysindexeddate" : 1651230699000,
        "permanentid" : "df0c254cf1d198a4a568c91b9b28f3856e17c0692424c76f609be1be9619",
        "syslanguage" : [ "English" ],
        "itemid" : "626bc7b27e121f01fd22e6b5",
        "transactionid" : 878496,
        "title" : "Deadlock when calling printf or malloc from a signal handler ",
        "products" : [ "Arm Forge" ],
        "date" : 1651230699000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application software", "Benchmarking", "Debugging", "High Performance Computing (HPC)", "Learn the basics", "Optimization", "Performance", "Profiling", "Simultaneous multithreading", "OpenMP" ],
        "document_id" : "101136:22-0-1:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1651230699453040704,
        "sysisattachment" : "5242625",
        "navigationhierarchiescontenttype" : "User Guide",
        "sysattachmentparentid" : 5242625,
        "size" : 761,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101136/22-0-1/General-troubleshooting/Memory-debugging/Deadlock-when-calling-printf-or-malloc-from-a-signal-handler?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1651230683712,
        "syssize" : 761,
        "sysdate" : 1651230699000,
        "haslayout" : "1",
        "topparent" : "5242625",
        "label_version" : "22.0.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5242625,
        "navigationhierarchiescategories" : [ "HPC" ],
        "content_description" : "This document describes how to install and use Arm  Forge.",
        "wordcount" : 68,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge", "Linux Userspace Software Tools|Arm Forge" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge" ],
        "document_revision" : "2201-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1651230699000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101136/22-0-1/General-troubleshooting/Memory-debugging/Deadlock-when-calling-printf-or-malloc-from-a-signal-handler?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101136/22-0-1/General-troubleshooting/Memory-debugging/Deadlock-when-calling-printf-or-malloc-from-a-signal-handler?lang=en",
        "modified" : 1651230636000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1651230699453040704,
        "uri" : "https://developer.arm.com/documentation/101136/22-0-1/en/General-troubleshooting/Memory-debugging/Deadlock-when-calling-printf-or-malloc-from-a-signal-handler",
        "syscollection" : "default"
      },
      "Title" : "Deadlock when calling printf or malloc from a signal handler",
      "Uri" : "https://developer.arm.com/documentation/101136/22-0-1/en/General-troubleshooting/Memory-debugging/Deadlock-when-calling-printf-or-malloc-from-a-signal-handler",
      "PrintableUri" : "https://developer.arm.com/documentation/101136/22-0-1/en/General-troubleshooting/Memory-debugging/Deadlock-when-calling-printf-or-malloc-from-a-signal-handler",
      "ClickUri" : "https://developer.arm.com/documentation/101136/22-0-1/General-troubleshooting/Memory-debugging/Deadlock-when-calling-printf-or-malloc-from-a-signal-handler?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101136/22-0-1/en/General-troubleshooting/Memory-debugging/Deadlock-when-calling-printf-or-malloc-from-a-signal-handler",
      "Excerpt" : "Deadlock when calling printf or malloc from a signal handler The memory allocation library calls (such ... POSIX does not require malloc to be async-signal-safe but some programs might expect ...",
      "FirstSentences" : "Deadlock when calling printf or malloc from a signal handler The memory allocation library calls (such as, malloc) that are provided by the memory debugging library are not async-signal-safe, ..."
    } ],
    "totalNumberOfChildResults" : 49,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Finding lost source files ",
      "document_number" : "101136",
      "document_version" : "22-0-1",
      "content_type" : "User Guide",
      "systopparent" : "5242625",
      "sysurihash" : "0jPdp59LyLPr5GhS",
      "urihash" : "0jPdp59LyLPr5GhS",
      "sysuri" : "https://developer.arm.com/documentation/101136/22-0-1/en/DDT/Source-code/Finding-lost-source-files",
      "systransactionid" : 878496,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1651190400000,
      "topparentid" : 5242625,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1651230636000,
      "sysconcepts" : "source files ; commands ; select ; right-click ; compilation ; Load Session ; source-dirs command-line ; found automatically",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec71e3e24a5e02d07b26f5|5eec721fe24a5e02d07b26fe|5eec7220e24a5e02d07b26ff|5eec71e3e24a5e02d07b26f7", "60dd9994237e4e09d0d3cd31|5eec71e3e24a5e02d07b26f7" ],
      "attachmentparentid" : 5242625,
      "parentitem" : "626bc7ac7e121f01fd22e56c",
      "concepts" : "source files ; commands ; select ; right-click ; compilation ; Load Session ; source-dirs command-line ; found automatically",
      "documenttype" : "html",
      "isattachment" : "5242625",
      "sysindexeddate" : 1651230699000,
      "permanentid" : "1718464776a6ddb8b517a7aa5411ea17313f12f92ccc4659846b8cfd6e61",
      "syslanguage" : [ "English" ],
      "itemid" : "626bc7af7e121f01fd22e5a7",
      "transactionid" : 878496,
      "title" : "Finding lost source files ",
      "products" : [ "Arm Forge" ],
      "date" : 1651230699000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Application software", "Benchmarking", "Debugging", "High Performance Computing (HPC)", "Learn the basics", "Optimization", "Performance", "Profiling", "Simultaneous multithreading", "OpenMP" ],
      "document_id" : "101136:22-0-1:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
      "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1651230699722645942,
      "sysisattachment" : "5242625",
      "navigationhierarchiescontenttype" : "User Guide",
      "sysattachmentparentid" : 5242625,
      "size" : 947,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101136/22-0-1/DDT/Source-code/Finding-lost-source-files?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1651230683775,
      "syssize" : 947,
      "sysdate" : 1651230699000,
      "haslayout" : "1",
      "topparent" : "5242625",
      "label_version" : "22.0.1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5242625,
      "navigationhierarchiescategories" : [ "HPC" ],
      "content_description" : "This document describes how to install and use Arm  Forge.",
      "wordcount" : 88,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge", "Linux Userspace Software Tools|Arm Forge" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Server and HPC", "Tools and Software|Server and HPC|Arm Architecture tools", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products", "Tools and Software|Server and HPC|Arm Architecture tools|Arm HPC products|Arm Forge" ],
      "document_revision" : "2201-00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1651230699000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101136/22-0-1/DDT/Source-code/Finding-lost-source-files?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101136/22-0-1/DDT/Source-code/Finding-lost-source-files?lang=en",
      "modified" : 1651230636000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1651230699722645942,
      "uri" : "https://developer.arm.com/documentation/101136/22-0-1/en/DDT/Source-code/Finding-lost-source-files",
      "syscollection" : "default"
    },
    "Title" : "Finding lost source files",
    "Uri" : "https://developer.arm.com/documentation/101136/22-0-1/en/DDT/Source-code/Finding-lost-source-files",
    "PrintableUri" : "https://developer.arm.com/documentation/101136/22-0-1/en/DDT/Source-code/Finding-lost-source-files",
    "ClickUri" : "https://developer.arm.com/documentation/101136/22-0-1/DDT/Source-code/Finding-lost-source-files?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101136/22-0-1/en/DDT/Source-code/Finding-lost-source-files",
    "Excerpt" : "Finding lost source files Sometimes not all source files are found automatically. This can also occur, for example, if the executable or source files have been moved since compilation.",
    "FirstSentences" : "Finding lost source files Sometimes not all source files are found automatically. This can also occur, for example, if the executable or source files have been moved since compilation. To search ..."
  }, {
    "title" : "Arm Compiler for Embedded User Guide",
    "uri" : "https://developer.arm.com/documentation/100748/0619/en/pdf/arm_compiler_user_guide_100748_6.19_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100748/0619/en/pdf/arm_compiler_user_guide_100748_6.19_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/6346cab4da191e7fe057fc3f",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100748/0619/en/pdf/arm_compiler_user_guide_100748_6.19_00_en.pdf",
    "excerpt" : "7 October 2020 ... 14 December ... 2020 ... 3 March 2021 ... 20 October 2021 ... 22 March 2022 ... 12 October 2022 ... Proprietary Notice ... Conﬁdentiality ... Non-Conﬁdential ... Change",
    "firstSentences" : "Arm® Compiler for Embedded Version 6.19 User Guide Non-Conﬁdential Copyright © 2019–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 00 100748_6.19_00_en Arm® Compiler for Embedded ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 340,
    "percentScore" : 41.491188,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Compiler for Embedded User Guide",
      "uri" : "https://developer.arm.com/documentation/100748/0619/en",
      "printableUri" : "https://developer.arm.com/documentation/100748/0619/en",
      "clickUri" : "https://developer.arm.com/documentation/100748/0619/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100748/0619/en",
      "excerpt" : "The Arm corporate logo and words marked with \\u00AE or \\u2122 are registered trademarks or trademarks of ... All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
      "firstSentences" : "Arm\\u00AE Compiler for Embedded User Guide Version 6.19 Release information Issue Date Confidentiality Change 0613-00 9 October 2019 Non-Confidential Arm Compiler v6.13 Release. 0614-00 26 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Compiler for Embedded User Guide ",
        "document_number" : "100748",
        "document_version" : "0619",
        "content_type" : "User Guide",
        "systopparent" : "5367186",
        "sysurihash" : "oSoeeoz2lOc1thpz",
        "urihash" : "oSoeeoz2lOc1thpz",
        "sysuri" : "https://developer.arm.com/documentation/100748/0619/en",
        "systransactionid" : 1076437,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.5,
        "published" : 1665532800000,
        "topparentid" : 5367186,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1665583788000,
        "sysconcepts" : "documentation ; arm ; export laws ; languages ; industry ; u00AE ; agreement ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; portion thereof ; Confidentiality ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254" ],
        "concepts" : "documentation ; arm ; export laws ; languages ; industry ; u00AE ; agreement ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; portion thereof ; Confidentiality ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1670947001000,
        "permanentid" : "ed06e01afb6d73b094457bc264f8e31e6203a51814048e1cb2cf7bf063cd",
        "syslanguage" : [ "English" ],
        "itemid" : "6346caacda191e7fe057fade",
        "transactionid" : 1076437,
        "title" : "Arm Compiler for Embedded User Guide ",
        "products" : [ "Arm Compiler", "Arm Compiler 6" ],
        "date" : 1670947001000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Compilers and Libraries",
        "navigationhierarchiestopics" : [ "Application software", "Arm Assembly Language", "Development platforms", "Programming languages", "Software development", "Stack Sealing" ],
        "document_id" : "100748:0619:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1670947001955308554,
        "navigationhierarchiescontenttype" : "User Guide",
        "size" : 5128,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100748/0619/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1670946996165,
        "syssize" : 5128,
        "sysdate" : 1670947001000,
        "haslayout" : "1",
        "topparent" : "5367186",
        "label_version" : "6.19",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5367186,
        "navigationhierarchiescategories" : [ "AI/ML", "Automotive", "Cloud to edge, Networking", "IoT", "Tools and Software products" ],
        "content_description" : "The Arm Compiler for Embedded User Guide provides information for users new to Arm Compiler for Embedded 6.",
        "wordcount" : 327,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 6", "Tools Licensing|Embedded Compilers|Arm Compiler 6", "Compilers|Embedded Compilers|Arm Compiler for Embedded|Arm Compiler 6", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 6" ],
        "document_revision" : "0619-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1670947001000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100748/0619/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100748/0619/?lang=en",
        "modified" : 1665583788000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1670947001955308554,
        "uri" : "https://developer.arm.com/documentation/100748/0619/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Compiler for Embedded User Guide",
      "Uri" : "https://developer.arm.com/documentation/100748/0619/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100748/0619/en",
      "ClickUri" : "https://developer.arm.com/documentation/100748/0619/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100748/0619/en",
      "Excerpt" : "The Arm corporate logo and words marked with \\u00AE or \\u2122 are registered trademarks or trademarks of ... All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
      "FirstSentences" : "Arm\\u00AE Compiler for Embedded User Guide Version 6.19 Release information Issue Date Confidentiality Change 0613-00 9 October 2019 Non-Confidential Arm Compiler v6.13 Release. 0614-00 26 ..."
    },
    "childResults" : [ {
      "title" : "Arm Compiler for Embedded User Guide",
      "uri" : "https://developer.arm.com/documentation/100748/0619/en",
      "printableUri" : "https://developer.arm.com/documentation/100748/0619/en",
      "clickUri" : "https://developer.arm.com/documentation/100748/0619/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100748/0619/en",
      "excerpt" : "The Arm corporate logo and words marked with \\u00AE or \\u2122 are registered trademarks or trademarks of ... All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
      "firstSentences" : "Arm\\u00AE Compiler for Embedded User Guide Version 6.19 Release information Issue Date Confidentiality Change 0613-00 9 October 2019 Non-Confidential Arm Compiler v6.13 Release. 0614-00 26 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 340,
      "percentScore" : 41.491188,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Compiler for Embedded User Guide ",
        "document_number" : "100748",
        "document_version" : "0619",
        "content_type" : "User Guide",
        "systopparent" : "5367186",
        "sysurihash" : "oSoeeoz2lOc1thpz",
        "urihash" : "oSoeeoz2lOc1thpz",
        "sysuri" : "https://developer.arm.com/documentation/100748/0619/en",
        "systransactionid" : 1076437,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.5,
        "published" : 1665532800000,
        "topparentid" : 5367186,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1665583788000,
        "sysconcepts" : "documentation ; arm ; export laws ; languages ; industry ; u00AE ; agreement ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; portion thereof ; Confidentiality ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254" ],
        "concepts" : "documentation ; arm ; export laws ; languages ; industry ; u00AE ; agreement ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; portion thereof ; Confidentiality ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1670947001000,
        "permanentid" : "ed06e01afb6d73b094457bc264f8e31e6203a51814048e1cb2cf7bf063cd",
        "syslanguage" : [ "English" ],
        "itemid" : "6346caacda191e7fe057fade",
        "transactionid" : 1076437,
        "title" : "Arm Compiler for Embedded User Guide ",
        "products" : [ "Arm Compiler", "Arm Compiler 6" ],
        "date" : 1670947001000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Compilers and Libraries",
        "navigationhierarchiestopics" : [ "Application software", "Arm Assembly Language", "Development platforms", "Programming languages", "Software development", "Stack Sealing" ],
        "document_id" : "100748:0619:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1670947001955308554,
        "navigationhierarchiescontenttype" : "User Guide",
        "size" : 5128,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100748/0619/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1670946996165,
        "syssize" : 5128,
        "sysdate" : 1670947001000,
        "haslayout" : "1",
        "topparent" : "5367186",
        "label_version" : "6.19",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5367186,
        "navigationhierarchiescategories" : [ "AI/ML", "Automotive", "Cloud to edge, Networking", "IoT", "Tools and Software products" ],
        "content_description" : "The Arm Compiler for Embedded User Guide provides information for users new to Arm Compiler for Embedded 6.",
        "wordcount" : 327,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 6", "Tools Licensing|Embedded Compilers|Arm Compiler 6", "Compilers|Embedded Compilers|Arm Compiler for Embedded|Arm Compiler 6", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 6" ],
        "document_revision" : "0619-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1670947001000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100748/0619/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100748/0619/?lang=en",
        "modified" : 1665583788000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1670947001955308554,
        "uri" : "https://developer.arm.com/documentation/100748/0619/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Compiler for Embedded User Guide",
      "Uri" : "https://developer.arm.com/documentation/100748/0619/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100748/0619/en",
      "ClickUri" : "https://developer.arm.com/documentation/100748/0619/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100748/0619/en",
      "Excerpt" : "The Arm corporate logo and words marked with \\u00AE or \\u2122 are registered trademarks or trademarks of ... All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
      "FirstSentences" : "Arm\\u00AE Compiler for Embedded User Guide Version 6.19 Release information Issue Date Confidentiality Change 0613-00 9 October 2019 Non-Confidential Arm Compiler v6.13 Release. 0614-00 26 ..."
    }, {
      "title" : "Accessing Arm Compiler for Embedded from the Arm Keil Vision IDE",
      "uri" : "https://developer.arm.com/documentation/100748/0619/en/Getting-Started/Accessing-Arm-Compiler-for-Embedded-from-the-Arm-Keil--Vision-IDE",
      "printableUri" : "https://developer.arm.com/documentation/100748/0619/en/Getting-Started/Accessing-Arm-Compiler-for-Embedded-from-the-Arm-Keil--Vision-IDE",
      "clickUri" : "https://developer.arm.com/documentation/100748/0619/Getting-Started/Accessing-Arm-Compiler-for-Embedded-from-the-Arm-Keil--Vision-IDE?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100748/0619/en/Getting-Started/Accessing-Arm-Compiler-for-Embedded-from-the-Arm-Keil--Vision-IDE",
      "excerpt" : "Accessing Arm Compiler for Embedded from the Arm Keil \\u03BCVision IDE MDK is a microprocessor development ... For more information, see Manage Arm Compiler Versions in the \\u03BCVision User's ...",
      "firstSentences" : "Accessing Arm Compiler for Embedded from the Arm Keil \\u03BCVision IDE MDK is a microprocessor development suite that provides the \\u03BCVision\\u00AE IDE, and Arm\\u00AE Compiler for Embedded as a ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 340,
      "percentScore" : 41.491188,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Compiler for Embedded User Guide",
        "uri" : "https://developer.arm.com/documentation/100748/0619/en",
        "printableUri" : "https://developer.arm.com/documentation/100748/0619/en",
        "clickUri" : "https://developer.arm.com/documentation/100748/0619/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100748/0619/en",
        "excerpt" : "The Arm corporate logo and words marked with \\u00AE or \\u2122 are registered trademarks or trademarks of ... All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "Arm\\u00AE Compiler for Embedded User Guide Version 6.19 Release information Issue Date Confidentiality Change 0613-00 9 October 2019 Non-Confidential Arm Compiler v6.13 Release. 0614-00 26 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Compiler for Embedded User Guide ",
          "document_number" : "100748",
          "document_version" : "0619",
          "content_type" : "User Guide",
          "systopparent" : "5367186",
          "sysurihash" : "oSoeeoz2lOc1thpz",
          "urihash" : "oSoeeoz2lOc1thpz",
          "sysuri" : "https://developer.arm.com/documentation/100748/0619/en",
          "systransactionid" : 1076437,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.5,
          "published" : 1665532800000,
          "topparentid" : 5367186,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1665583788000,
          "sysconcepts" : "documentation ; arm ; export laws ; languages ; industry ; u00AE ; agreement ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; portion thereof ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254" ],
          "concepts" : "documentation ; arm ; export laws ; languages ; industry ; u00AE ; agreement ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; portion thereof ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1670947001000,
          "permanentid" : "ed06e01afb6d73b094457bc264f8e31e6203a51814048e1cb2cf7bf063cd",
          "syslanguage" : [ "English" ],
          "itemid" : "6346caacda191e7fe057fade",
          "transactionid" : 1076437,
          "title" : "Arm Compiler for Embedded User Guide ",
          "products" : [ "Arm Compiler", "Arm Compiler 6" ],
          "date" : 1670947001000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Compilers and Libraries",
          "navigationhierarchiestopics" : [ "Application software", "Arm Assembly Language", "Development platforms", "Programming languages", "Software development", "Stack Sealing" ],
          "document_id" : "100748:0619:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
          "audience" : [ "Application Developers", "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1670947001955308554,
          "navigationhierarchiescontenttype" : "User Guide",
          "size" : 5128,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100748/0619/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1670946996165,
          "syssize" : 5128,
          "sysdate" : 1670947001000,
          "haslayout" : "1",
          "topparent" : "5367186",
          "label_version" : "6.19",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5367186,
          "navigationhierarchiescategories" : [ "AI/ML", "Automotive", "Cloud to edge, Networking", "IoT", "Tools and Software products" ],
          "content_description" : "The Arm Compiler for Embedded User Guide provides information for users new to Arm Compiler for Embedded 6.",
          "wordcount" : 327,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 6", "Tools Licensing|Embedded Compilers|Arm Compiler 6", "Compilers|Embedded Compilers|Arm Compiler for Embedded|Arm Compiler 6", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 6" ],
          "document_revision" : "0619-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1670947001000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100748/0619/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100748/0619/?lang=en",
          "modified" : 1665583788000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1670947001955308554,
          "uri" : "https://developer.arm.com/documentation/100748/0619/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Compiler for Embedded User Guide",
        "Uri" : "https://developer.arm.com/documentation/100748/0619/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100748/0619/en",
        "ClickUri" : "https://developer.arm.com/documentation/100748/0619/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100748/0619/en",
        "Excerpt" : "The Arm corporate logo and words marked with \\u00AE or \\u2122 are registered trademarks or trademarks of ... All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "Arm\\u00AE Compiler for Embedded User Guide Version 6.19 Release information Issue Date Confidentiality Change 0613-00 9 October 2019 Non-Confidential Arm Compiler v6.13 Release. 0614-00 26 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Accessing Arm Compiler for Embedded from the Arm Keil Vision IDE ",
        "document_number" : "100748",
        "document_version" : "0619",
        "content_type" : "User Guide",
        "systopparent" : "5367186",
        "sysurihash" : "JKbvUIcK8H23fAFP",
        "urihash" : "JKbvUIcK8H23fAFP",
        "sysuri" : "https://developer.arm.com/documentation/100748/0619/en/Getting-Started/Accessing-Arm-Compiler-for-Embedded-from-the-Arm-Keil--Vision-IDE",
        "systransactionid" : 1076437,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.5,
        "published" : 1665532800000,
        "topparentid" : 5367186,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1665583788000,
        "sysconcepts" : "Arm Compiler ; IDE ; u03BCVision ; Embedded ; u00AE ; built-in toolchain ; development suite",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254" ],
        "attachmentparentid" : 5367186,
        "parentitem" : "6346caacda191e7fe057fade",
        "concepts" : "Arm Compiler ; IDE ; u03BCVision ; Embedded ; u00AE ; built-in toolchain ; development suite",
        "documenttype" : "html",
        "isattachment" : "5367186",
        "sysindexeddate" : 1670947001000,
        "permanentid" : "4f5fd8abe22f02d2ab0d219189d1499dad598dac36e34f7bf9924124f1d1",
        "syslanguage" : [ "English" ],
        "itemid" : "6346caafda191e7fe057fb34",
        "transactionid" : 1076437,
        "title" : "Accessing Arm Compiler for Embedded from the Arm Keil Vision IDE ",
        "products" : [ "Arm Compiler", "Arm Compiler 6" ],
        "date" : 1670947001000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Compilers and Libraries",
        "navigationhierarchiestopics" : [ "Application software", "Arm Assembly Language", "Development platforms", "Programming languages", "Software development", "Stack Sealing" ],
        "document_id" : "100748:0619:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1670947001963496784,
        "sysisattachment" : "5367186",
        "navigationhierarchiescontenttype" : "User Guide",
        "sysattachmentparentid" : 5367186,
        "size" : 576,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100748/0619/Getting-Started/Accessing-Arm-Compiler-for-Embedded-from-the-Arm-Keil--Vision-IDE?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1670946996118,
        "syssize" : 576,
        "sysdate" : 1670947001000,
        "haslayout" : "1",
        "topparent" : "5367186",
        "label_version" : "6.19",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5367186,
        "navigationhierarchiescategories" : [ "AI/ML", "Automotive", "Cloud to edge, Networking", "IoT", "Tools and Software products" ],
        "content_description" : "The Arm Compiler for Embedded User Guide provides information for users new to Arm Compiler for Embedded 6.",
        "wordcount" : 41,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 6", "Tools Licensing|Embedded Compilers|Arm Compiler 6", "Compilers|Embedded Compilers|Arm Compiler for Embedded|Arm Compiler 6", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 6" ],
        "document_revision" : "0619-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1670947001000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100748/0619/Getting-Started/Accessing-Arm-Compiler-for-Embedded-from-the-Arm-Keil--Vision-IDE?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100748/0619/Getting-Started/Accessing-Arm-Compiler-for-Embedded-from-the-Arm-Keil--Vision-IDE?lang=en",
        "modified" : 1665583788000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1670947001963496784,
        "uri" : "https://developer.arm.com/documentation/100748/0619/en/Getting-Started/Accessing-Arm-Compiler-for-Embedded-from-the-Arm-Keil--Vision-IDE",
        "syscollection" : "default"
      },
      "Title" : "Accessing Arm Compiler for Embedded from the Arm Keil Vision IDE",
      "Uri" : "https://developer.arm.com/documentation/100748/0619/en/Getting-Started/Accessing-Arm-Compiler-for-Embedded-from-the-Arm-Keil--Vision-IDE",
      "PrintableUri" : "https://developer.arm.com/documentation/100748/0619/en/Getting-Started/Accessing-Arm-Compiler-for-Embedded-from-the-Arm-Keil--Vision-IDE",
      "ClickUri" : "https://developer.arm.com/documentation/100748/0619/Getting-Started/Accessing-Arm-Compiler-for-Embedded-from-the-Arm-Keil--Vision-IDE?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100748/0619/en/Getting-Started/Accessing-Arm-Compiler-for-Embedded-from-the-Arm-Keil--Vision-IDE",
      "Excerpt" : "Accessing Arm Compiler for Embedded from the Arm Keil \\u03BCVision IDE MDK is a microprocessor development ... For more information, see Manage Arm Compiler Versions in the \\u03BCVision User's ...",
      "FirstSentences" : "Accessing Arm Compiler for Embedded from the Arm Keil \\u03BCVision IDE MDK is a microprocessor development suite that provides the \\u03BCVision\\u00AE IDE, and Arm\\u00AE Compiler for Embedded as a ..."
    }, {
      "title" : "Writing an overlay manager for manually placed overlays",
      "uri" : "https://developer.arm.com/documentation/100748/0619/en/Overlays/Manual-overlay-support/Writing-an-overlay-manager-for-manually-placed-overlays",
      "printableUri" : "https://developer.arm.com/documentation/100748/0619/en/Overlays/Manual-overlay-support/Writing-an-overlay-manager-for-manually-placed-overlays",
      "clickUri" : "https://developer.arm.com/documentation/100748/0619/Overlays/Manual-overlay-support/Writing-an-overlay-manager-for-manually-placed-overlays?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100748/0619/en/Overlays/Manual-overlay-support/Writing-an-overlay-manager-for-manually-placed-overlays",
      "excerpt" : "In this example, two stub functions $Sub$$func1() and $Sub$$func2() are created for ... Sub$$func2(void)\\n{\\n load_overlay(2);\\n $Super$$func2();\\n} Create overlay_list.s that lists all the ...",
      "firstSentences" : "Writing an overlay manager for manually placed overlays Overlays are not automatically copied to their runtime location when a function within the overlay is called. Therefore, you must write an ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 340,
      "percentScore" : 41.491188,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Compiler for Embedded User Guide",
        "uri" : "https://developer.arm.com/documentation/100748/0619/en",
        "printableUri" : "https://developer.arm.com/documentation/100748/0619/en",
        "clickUri" : "https://developer.arm.com/documentation/100748/0619/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100748/0619/en",
        "excerpt" : "The Arm corporate logo and words marked with \\u00AE or \\u2122 are registered trademarks or trademarks of ... All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "Arm\\u00AE Compiler for Embedded User Guide Version 6.19 Release information Issue Date Confidentiality Change 0613-00 9 October 2019 Non-Confidential Arm Compiler v6.13 Release. 0614-00 26 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Compiler for Embedded User Guide ",
          "document_number" : "100748",
          "document_version" : "0619",
          "content_type" : "User Guide",
          "systopparent" : "5367186",
          "sysurihash" : "oSoeeoz2lOc1thpz",
          "urihash" : "oSoeeoz2lOc1thpz",
          "sysuri" : "https://developer.arm.com/documentation/100748/0619/en",
          "systransactionid" : 1076437,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.5,
          "published" : 1665532800000,
          "topparentid" : 5367186,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1665583788000,
          "sysconcepts" : "documentation ; arm ; export laws ; languages ; industry ; u00AE ; agreement ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; portion thereof ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254" ],
          "concepts" : "documentation ; arm ; export laws ; languages ; industry ; u00AE ; agreement ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; portion thereof ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1670947001000,
          "permanentid" : "ed06e01afb6d73b094457bc264f8e31e6203a51814048e1cb2cf7bf063cd",
          "syslanguage" : [ "English" ],
          "itemid" : "6346caacda191e7fe057fade",
          "transactionid" : 1076437,
          "title" : "Arm Compiler for Embedded User Guide ",
          "products" : [ "Arm Compiler", "Arm Compiler 6" ],
          "date" : 1670947001000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Compilers and Libraries",
          "navigationhierarchiestopics" : [ "Application software", "Arm Assembly Language", "Development platforms", "Programming languages", "Software development", "Stack Sealing" ],
          "document_id" : "100748:0619:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
          "audience" : [ "Application Developers", "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1670947001955308554,
          "navigationhierarchiescontenttype" : "User Guide",
          "size" : 5128,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100748/0619/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1670946996165,
          "syssize" : 5128,
          "sysdate" : 1670947001000,
          "haslayout" : "1",
          "topparent" : "5367186",
          "label_version" : "6.19",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5367186,
          "navigationhierarchiescategories" : [ "AI/ML", "Automotive", "Cloud to edge, Networking", "IoT", "Tools and Software products" ],
          "content_description" : "The Arm Compiler for Embedded User Guide provides information for users new to Arm Compiler for Embedded 6.",
          "wordcount" : 327,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 6", "Tools Licensing|Embedded Compilers|Arm Compiler 6", "Compilers|Embedded Compilers|Arm Compiler for Embedded|Arm Compiler 6", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 6" ],
          "document_revision" : "0619-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1670947001000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100748/0619/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100748/0619/?lang=en",
          "modified" : 1665583788000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1670947001955308554,
          "uri" : "https://developer.arm.com/documentation/100748/0619/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Compiler for Embedded User Guide",
        "Uri" : "https://developer.arm.com/documentation/100748/0619/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100748/0619/en",
        "ClickUri" : "https://developer.arm.com/documentation/100748/0619/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100748/0619/en",
        "Excerpt" : "The Arm corporate logo and words marked with \\u00AE or \\u2122 are registered trademarks or trademarks of ... All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "Arm\\u00AE Compiler for Embedded User Guide Version 6.19 Release information Issue Date Confidentiality Change 0613-00 9 October 2019 Non-Confidential Arm Compiler v6.13 Release. 0614-00 26 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Writing an overlay manager for manually placed overlays ",
        "document_number" : "100748",
        "document_version" : "0619",
        "content_type" : "User Guide",
        "systopparent" : "5367186",
        "sysurihash" : "tmzC4eXrðIXT9RBb",
        "urihash" : "tmzC4eXrðIXT9RBb",
        "sysuri" : "https://developer.arm.com/documentation/100748/0619/en/Overlays/Manual-overlay-support/Writing-an-overlay-manager-for-manually-placed-overlays",
        "systransactionid" : 1076437,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.5,
        "published" : 1665532800000,
        "topparentid" : 5367186,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1665583788000,
        "sysconcepts" : "manager ; execution address ; loading ; routine ; func2 ; linker ; Sub ; armlink ; compression ; command-line option ; central component ; statically determinable ; manually placed ; datacompressor",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254" ],
        "attachmentparentid" : 5367186,
        "parentitem" : "6346caacda191e7fe057fade",
        "concepts" : "manager ; execution address ; loading ; routine ; func2 ; linker ; Sub ; armlink ; compression ; command-line option ; central component ; statically determinable ; manually placed ; datacompressor",
        "documenttype" : "html",
        "isattachment" : "5367186",
        "sysindexeddate" : 1670947001000,
        "permanentid" : "7ae7e0b5278aec42eaceb8927c5f73edccbaba3f9b624cdc16706787523f",
        "syslanguage" : [ "English" ],
        "itemid" : "6346cab2da191e7fe057fbc3",
        "transactionid" : 1076437,
        "title" : "Writing an overlay manager for manually placed overlays ",
        "products" : [ "Arm Compiler", "Arm Compiler 6" ],
        "date" : 1670947001000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Compilers and Libraries",
        "navigationhierarchiestopics" : [ "Application software", "Arm Assembly Language", "Development platforms", "Programming languages", "Software development", "Stack Sealing" ],
        "document_id" : "100748:0619:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1670947001926211437,
        "sysisattachment" : "5367186",
        "navigationhierarchiescontenttype" : "User Guide",
        "sysattachmentparentid" : 5367186,
        "size" : 10372,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100748/0619/Overlays/Manual-overlay-support/Writing-an-overlay-manager-for-manually-placed-overlays?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1670946996040,
        "syssize" : 10372,
        "sysdate" : 1670947001000,
        "haslayout" : "1",
        "topparent" : "5367186",
        "label_version" : "6.19",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5367186,
        "navigationhierarchiescategories" : [ "AI/ML", "Automotive", "Cloud to edge, Networking", "IoT", "Tools and Software products" ],
        "content_description" : "The Arm Compiler for Embedded User Guide provides information for users new to Arm Compiler for Embedded 6.",
        "wordcount" : 348,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 6", "Tools Licensing|Embedded Compilers|Arm Compiler 6", "Compilers|Embedded Compilers|Arm Compiler for Embedded|Arm Compiler 6", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 6" ],
        "document_revision" : "0619-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1670947001000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100748/0619/Overlays/Manual-overlay-support/Writing-an-overlay-manager-for-manually-placed-overlays?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100748/0619/Overlays/Manual-overlay-support/Writing-an-overlay-manager-for-manually-placed-overlays?lang=en",
        "modified" : 1665583788000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1670947001926211437,
        "uri" : "https://developer.arm.com/documentation/100748/0619/en/Overlays/Manual-overlay-support/Writing-an-overlay-manager-for-manually-placed-overlays",
        "syscollection" : "default"
      },
      "Title" : "Writing an overlay manager for manually placed overlays",
      "Uri" : "https://developer.arm.com/documentation/100748/0619/en/Overlays/Manual-overlay-support/Writing-an-overlay-manager-for-manually-placed-overlays",
      "PrintableUri" : "https://developer.arm.com/documentation/100748/0619/en/Overlays/Manual-overlay-support/Writing-an-overlay-manager-for-manually-placed-overlays",
      "ClickUri" : "https://developer.arm.com/documentation/100748/0619/Overlays/Manual-overlay-support/Writing-an-overlay-manager-for-manually-placed-overlays?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100748/0619/en/Overlays/Manual-overlay-support/Writing-an-overlay-manager-for-manually-placed-overlays",
      "Excerpt" : "In this example, two stub functions $Sub$$func1() and $Sub$$func2() are created for ... Sub$$func2(void)\\n{\\n load_overlay(2);\\n $Super$$func2();\\n} Create overlay_list.s that lists all the ...",
      "FirstSentences" : "Writing an overlay manager for manually placed overlays Overlays are not automatically copied to their runtime location when a function within the overlay is called. Therefore, you must write an ..."
    } ],
    "totalNumberOfChildResults" : 201,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm Compiler for Embedded User Guide ",
      "document_number" : "100748",
      "document_version" : "0619",
      "content_type" : "User Guide",
      "systopparent" : "5367186",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "mM5qDaxUzl8Bc7i3",
      "urihash" : "mM5qDaxUzl8Bc7i3",
      "sysuri" : "https://developer.arm.com/documentation/100748/0619/en/pdf/arm_compiler_user_guide_100748_6.19_00_en.pdf",
      "systransactionid" : 1076438,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1665532800000,
      "topparentid" : 5367186,
      "numberofpages" : 326,
      "sysconcepts" : "Arm Compiler ; instructions ; optimizer ; compiling ; Arm Limited ; scatter files ; linker ; execution regions ; libraries ; functionality ; memory map ; references ; scatter-files ; command-line options ; memory ; commands",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254" ],
      "attachmentparentid" : 5367186,
      "parentitem" : "6346caacda191e7fe057fade",
      "concepts" : "Arm Compiler ; instructions ; optimizer ; compiling ; Arm Limited ; scatter files ; linker ; execution regions ; libraries ; functionality ; memory map ; references ; scatter-files ; command-line options ; memory ; commands",
      "documenttype" : "pdf",
      "isattachment" : "5367186",
      "sysindexeddate" : 1670947008000,
      "permanentid" : "d3bc6fd499f354f71fc478e2ecae9a40031663779de869e081daf707d182",
      "syslanguage" : [ "English" ],
      "itemid" : "6346cab4da191e7fe057fc3f",
      "transactionid" : 1076438,
      "title" : "Arm Compiler for Embedded User Guide ",
      "subject" : "The Arm Compiler for Embedded User Guide provides information for users new to Arm Compiler for Embedded 6.",
      "date" : 1670947008000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100748:0619:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
      "audience" : [ "Application Developers", "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1670947008153103065,
      "sysisattachment" : "5367186",
      "navigationhierarchiescontenttype" : "User Guide",
      "sysattachmentparentid" : 5367186,
      "size" : 2765050,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/6346cab4da191e7fe057fc3f",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1670946999354,
      "syssubject" : "The Arm Compiler for Embedded User Guide provides information for users new to Arm Compiler for Embedded 6.",
      "syssize" : 2765050,
      "sysdate" : 1670947008000,
      "topparent" : "5367186",
      "author" : "Arm Ltd.",
      "label_version" : "6.19",
      "systopparentid" : 5367186,
      "content_description" : "The Arm Compiler for Embedded User Guide provides information for users new to Arm Compiler for Embedded 6.",
      "wordcount" : 4895,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 6", "Tools Licensing|Embedded Compilers|Arm Compiler 6", "Compilers|Embedded Compilers|Arm Compiler for Embedded|Arm Compiler 6", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 6" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1670947008000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/6346cab4da191e7fe057fc3f",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1670947008153103065,
      "uri" : "https://developer.arm.com/documentation/100748/0619/en/pdf/arm_compiler_user_guide_100748_6.19_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Compiler for Embedded User Guide",
    "Uri" : "https://developer.arm.com/documentation/100748/0619/en/pdf/arm_compiler_user_guide_100748_6.19_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100748/0619/en/pdf/arm_compiler_user_guide_100748_6.19_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/6346cab4da191e7fe057fc3f",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100748/0619/en/pdf/arm_compiler_user_guide_100748_6.19_00_en.pdf",
    "Excerpt" : "7 October 2020 ... 14 December ... 2020 ... 3 March 2021 ... 20 October 2021 ... 22 March 2022 ... 12 October 2022 ... Proprietary Notice ... Conﬁdentiality ... Non-Conﬁdential ... Change",
    "FirstSentences" : "Arm® Compiler for Embedded Version 6.19 User Guide Non-Conﬁdential Copyright © 2019–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 00 100748_6.19_00_en Arm® Compiler for Embedded ..."
  }, {
    "title" : "Arm Licence Server User Guide",
    "uri" : "https://developer.arm.com/documentation/101169/22-0-1/en/pdf/arm-licence-server-user-guide_101169_22.0.1_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101169/22-0-1/en/pdf/arm-licence-server-user-guide_101169_22.0.1_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/626bc776148af93a314a1c1c",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101169/22-0-1/en/pdf/arm-licence-server-user-guide_101169_22.0.1_00_en.pdf",
    "excerpt" : "Non-Conﬁdential ... Document ID: 101169_22.0.1_00_en ... Version 22.0.1 ... Document update to version 21.0.1 ... Document update to version 21.0.2 ... Document update to version 21.0.3",
    "firstSentences" : "Arm® Licence Server Version 22.0.1 User Guide Non-Conﬁdential Copyright © 2021–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 00 101169_22.0.1_00_en Arm® Licence Server User Guide",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 340,
    "percentScore" : 41.491188,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Licence Server User Guide",
      "uri" : "https://developer.arm.com/documentation/101169/22-0-1/en",
      "printableUri" : "https://developer.arm.com/documentation/101169/22-0-1/en",
      "clickUri" : "https://developer.arm.com/documentation/101169/22-0-1/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101169/22-0-1/en",
      "excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
      "firstSentences" : "Arm\\u00AE Licence Server User Guide Version 22.0.1 Release information Issue Date Confidentiality Change 2100-00 1 March 2021 Non-Confidential Document update to version 21.0 2101-00 30 March 2021 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Licence Server User Guide ",
        "document_number" : "101169",
        "document_version" : "22-0-1",
        "content_type" : "User Guide",
        "systopparent" : "5242605",
        "sysurihash" : "009OW6GLOjxrMKQL",
        "urihash" : "009OW6GLOjxrMKQL",
        "sysuri" : "https://developer.arm.com/documentation/101169/22-0-1/en",
        "systransactionid" : 894346,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1651190400000,
        "topparentid" : 5242605,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1651230581000,
        "sysconcepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "concepts" : "documentation ; arm ; export laws ; party patents ; languages ; industry ; u00AE ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1653563885000,
        "permanentid" : "3ec7952e60b8cab77cc1da6818ed36fe0b718e977c3021255e412b0450c4",
        "syslanguage" : [ "English" ],
        "itemid" : "626bc775148af93a314a1c02",
        "transactionid" : 894346,
        "title" : "Arm Licence Server User Guide ",
        "products" : [ "Arm Licence Server" ],
        "date" : 1653563885000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Application software", "Benchmarking", "Debugging", "High Performance Computing (HPC)", "Learn the basics", "Optimization", "Performance", "Profiling", "Simultaneous multithreading", "OpenMP" ],
        "document_id" : "101169:22-0-1:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1653563885213822204,
        "navigationhierarchiescontenttype" : "User Guide",
        "size" : 5032,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101169/22-0-1/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1653563782502,
        "syssize" : 5032,
        "sysdate" : 1653563885000,
        "haslayout" : "1",
        "topparent" : "5242605",
        "label_version" : "22.0.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5242605,
        "navigationhierarchiescategories" : [ "HPC" ],
        "content_description" : "This document describes how to install and use Arm  Licence Server.",
        "wordcount" : 320,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "2201-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1653563885000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101169/22-0-1/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101169/22-0-1/?lang=en",
        "modified" : 1651230581000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1653563885213822204,
        "uri" : "https://developer.arm.com/documentation/101169/22-0-1/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Licence Server User Guide",
      "Uri" : "https://developer.arm.com/documentation/101169/22-0-1/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101169/22-0-1/en",
      "ClickUri" : "https://developer.arm.com/documentation/101169/22-0-1/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101169/22-0-1/en",
      "Excerpt" : "Copyright \\u00A9 2021\\u20132022 Arm Limited (or its affiliates). All rights reserved. ... Product Status The information in this document is Final, that is for a developed product.",
      "FirstSentences" : "Arm\\u00AE Licence Server User Guide Version 22.0.1 Release information Issue Date Confidentiality Change 2100-00 1 March 2021 Non-Confidential Document update to version 21.0 2101-00 30 March 2021 ..."
    },
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm Licence Server User Guide ",
      "document_number" : "101169",
      "document_version" : "22-0-1",
      "content_type" : "User Guide",
      "systopparent" : "5242605",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "8eñPRM6uJwYmDDbl",
      "urihash" : "8eñPRM6uJwYmDDbl",
      "sysuri" : "https://developer.arm.com/documentation/101169/22-0-1/en/pdf/arm-licence-server-user-guide_101169_22.0.1_00_en.pdf",
      "systransactionid" : 878493,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1651190400000,
      "topparentid" : 5242605,
      "numberofpages" : 18,
      "sysconcepts" : "Licence Server ; documentation ; installation directory ; system failure ; party patents ; textinstall ; commands ; languages ; environment ; configuration ; arm-licence-server ; clients ; IP address ; timeout period ; browser window ; product installation",
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "attachmentparentid" : 5242605,
      "parentitem" : "626bc775148af93a314a1c02",
      "concepts" : "Licence Server ; documentation ; installation directory ; system failure ; party patents ; textinstall ; commands ; languages ; environment ; configuration ; arm-licence-server ; clients ; IP address ; timeout period ; browser window ; product installation",
      "documenttype" : "pdf",
      "isattachment" : "5242605",
      "sysindexeddate" : 1651230601000,
      "permanentid" : "6d47811699948e54799796b0ad0e73130755606ec42687ace26ff81b840d",
      "syslanguage" : [ "English" ],
      "itemid" : "626bc776148af93a314a1c1c",
      "transactionid" : 878493,
      "title" : "Arm Licence Server User Guide ",
      "subject" : "This document describes how to install and use Arm® Licence Server.",
      "date" : 1651230601000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101169:22-0-1:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
      "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1651230601804741280,
      "sysisattachment" : "5242605",
      "navigationhierarchiescontenttype" : "User Guide",
      "sysattachmentparentid" : 5242605,
      "size" : 277399,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/626bc776148af93a314a1c1c",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1651230593584,
      "syssubject" : "This document describes how to install and use Arm® Licence Server.",
      "syssize" : 277399,
      "sysdate" : 1651230601000,
      "topparent" : "5242605",
      "author" : "Arm Ltd.",
      "label_version" : "22.0.1",
      "systopparentid" : 5242605,
      "content_description" : "This document describes how to install and use Arm  Licence Server.",
      "wordcount" : 884,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1651230601000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/626bc776148af93a314a1c1c",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1651230601804741280,
      "uri" : "https://developer.arm.com/documentation/101169/22-0-1/en/pdf/arm-licence-server-user-guide_101169_22.0.1_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Licence Server User Guide",
    "Uri" : "https://developer.arm.com/documentation/101169/22-0-1/en/pdf/arm-licence-server-user-guide_101169_22.0.1_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101169/22-0-1/en/pdf/arm-licence-server-user-guide_101169_22.0.1_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/626bc776148af93a314a1c1c",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101169/22-0-1/en/pdf/arm-licence-server-user-guide_101169_22.0.1_00_en.pdf",
    "Excerpt" : "Non-Conﬁdential ... Document ID: 101169_22.0.1_00_en ... Version 22.0.1 ... Document update to version 21.0.1 ... Document update to version 21.0.2 ... Document update to version 21.0.3",
    "FirstSentences" : "Arm® Licence Server Version 22.0.1 User Guide Non-Conﬁdential Copyright © 2021–2022 Arm Limited (or its aﬃliates). All rights reserved. Issue 00 101169_22.0.1_00_en Arm® Licence Server User Guide"
  }, {
    "title" : "How is instruction timing affected by the FEAT_DIT architectural feature?",
    "uri" : "https://developer.arm.com/documentation/ka005181/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005181/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005181/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005181/1-0/en",
    "excerpt" : "Article ID: KA005181 Applies To: Arm Compiler 5 Stack Protection Vulnerability, Arm Log4j ... Unit, DynamIQ Shared Unit 110, GPU-initiated Rowhammer Attack, Mali GPU Driver ... KBA",
    "firstSentences" : "Article ID: KA005181 Applies To: Arm Compiler 5 Stack Protection Vulnerability, Arm Log4j Vulnerabilities, Arm Security Center, Armv8-M Stack Sealing Vulnerability, Cortex-A, Cortex-A12, Cortex- ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 340,
    "percentScore" : 41.491188,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "How is instruction timing affected by the FEAT_DIT architectural feature?  ",
      "document_number" : "ka005181",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5321623",
      "sysurihash" : "rFWZ39HGRdRKXtqZ",
      "urihash" : "rFWZ39HGRdRKXtqZ",
      "sysuri" : "https://developer.arm.com/documentation/ka005181/1-0/en",
      "systransactionid" : 959628,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1662480001000,
      "topparentid" : 5321623,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1662480092000,
      "sysconcepts" : "DIT ; timing variation ; processor implementations ; Arm Architecture ; processioning instructions ; FEAT ; CPU ; manner ; EL1 register",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257e", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257e", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74f0e24a5e02d07b27a7|5eec74f0e24a5e02d07b27a8", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e97e24a5e02d07b25c0|5eec6e98e24a5e02d07b25c3", "5eec6e36e24a5e02d07b2557|5eec6e97e24a5e02d07b25c0|5eec6e97e24a5e02d07b25c1", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "620e62a7a86fc5098c33c1a2|6214e44aa86fc5098c33c1aa", "620e62a7a86fc5098c33c1a2|621e493ca86fc5098c33c1cc", "620e62a7a86fc5098c33c1a2|6214e381a86fc5098c33c1a6", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2576", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2576", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2566", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2566", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6", "5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562", "5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17", "5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f7364ebf1097610b8102fdc", "5eec6e37e24a5e02d07b2559|5f7364ebf1097610b8102fdc", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60c9dd57237e4e09d0d3cd2b", "5eec6e37e24a5e02d07b2559|60c9dd57237e4e09d0d3cd2b", "620e62a7a86fc5098c33c1a2|6214e408a86fc5098c33c1a8", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5", "5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b257a", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b257a", "5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7", "5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7", "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|60ed3c46237e4e09d0d3cd38", "5eec6e7de24a5e02d07b25a4|60ed3c46237e4e09d0d3cd38", "620e62a7a86fc5098c33c1a2|61f7f2439a76f3442c034f02", "620e62a7a86fc5098c33c1a2|6214e4aea86fc5098c33c1ae" ],
      "concepts" : "DIT ; timing variation ; processor implementations ; Arm Architecture ; processioning instructions ; FEAT ; CPU ; manner ; EL1 register",
      "documenttype" : "html",
      "sysindexeddate" : 1662480146000,
      "permanentid" : "7bbe94f04d27610e17393e11323c412c0515db4ae2cbb3cd43b4bfbc1dbd",
      "syslanguage" : [ "English" ],
      "itemid" : "63176edcce77a54a32db35da",
      "transactionid" : 959628,
      "title" : "How is instruction timing affected by the FEAT_DIT architectural feature?  ",
      "products" : [ "AD001", "AD002", "AD007", "AD008", "AD020", "AD040", "AT395", "AT396", "AT397", "AT398", "AT400", "AT401", "AT407", "AT408", "AT490", "AT497", "AT550", "AT550-GRP", "AT551", "AT552", "AT554", "AT555", "AT556", "AT560", "AT561", "AT562", "Arm Compiler 5 Stack Protection Vulnerability", "Arm Log4j Vulnerabilities", "Armv8-M Stack Sealing Vulnerability", "CM000-KD-00401", "CM000-KD-00501", "CM000-KD-01901", "CMCRY-KD-00400", "CMCRY-KD-00401", "Cortex-A15", "Cortex-A17", "Cortex-A32", "Cortex-A34", "Cortex-A35", "Cortex-A5", "Cortex-A510", "Cortex-A53", "Cortex-A55", "Cortex-A57", "Cortex-A65", "Cortex-A65AE", "Cortex-A7", "Cortex-A710", "Cortex-A72", "Cortex-A73", "Cortex-A75", "Cortex-A76", "Cortex-A76AE", "Cortex-A77", "Cortex-A78", "Cortex-A78AE", "Cortex-A78C", "Cortex-A8", "Cortex-A9", "DynamIQ Shared Unit", "DynamIQ Shared Unit 110", "FM014", "FM016", "FM069", "FM070", "FP026", "FP030", "FR128", "FR129", "FR173", "FR174", "GF37MH003", "GF37MH003-MUL", "GF37MH003-PVT", "GF37MH003-SUL", "GF37MH003-SVC", "GF37MH003-VRL", "GF37MH004", "GF37MH004-MUL", "GF37MH004-PVT", "GF37MH004-SUL", "GF37MH004-SVC", "GF37MH004-VRL", "GF37MH005", "GF37MH005-MUL", "GF37MH005-PVT", "GF37MH005-SUL", "GF37MH005-SVC", "GF37MH005-VRL", "GPU-initiated Rowhammer Attack", "KLMKT-QS-00044", "MP004", "MP005", "MP006", "MP007", "MP008", "MP008-GRP", "MP009", "MP010", "MP011", "MP012", "MP016", "MP017", "MP019", "MP020", "MP020-GRP", "MP021", "MP022", "MP023", "MP027", "MP030", "MP030-GRP", "MP031", "MP031-GRP", "MP032", "MP035", "MP036", "MP038", "MP048", "MP049", "MP050", "MP050-SAC", "MP050-SAC-S+M", "MP051", "MP052", "MP053", "MP054", "MP055", "MP056", "MP056-GRP", "MP057", "MP058", "MP058-SAC-S+M", "MP059", "MP060", "MP060-GRP", "MP061", "MP061-GRP", "MP062", "MP063", "MP063-GRP", "MP064", "MP064-GRP", "MP065", "MP066", "MP066-GRP", "MP067", "MP067-GRP", "MP068", "MP069", "MP070", "MP071", "MP072", "MP073", "MP074", "MP074-PRU", "MP074-TRM", "MP075", "MP075-PRU", "MP075-TRM", "MP076", "MP079", "MP080", "MP081", "MP082", "MP082-PRU", "MP082-TRM", "MP083", "MP083-PRU", "MP083-TRM", "MP085", "MP085-GRP", "MP086", "MP086-GRP", "MP087", "MP087-GRP", "MP089", "MP090", "MP091", "MP093", "MP094", "MP095", "MP095-PRU", "MP095-TRM", "MP096", "MP096-PRU", "MP096-TRM", "MP097", "MP097-PRU", "MP097-TRM", "MP099", "MP102", "MP102-PRU", "MP102-TRM", "MP103", "MP103-PRU", "MP103-TRM", "MP104", "MP105", "MP108", "MP111", "MP117", "MP124", "MP124-PRU", "MP124-SAC", "MP124-SAC-S+M", "MP124-TRM", "MP125", "MP125-PRU", "MP125-TRM", "MP127", "MP127-PRU", "MP127-TRM", "MP128", "MP135", "MP154", "MP155", "MP164", "MSI-0342A", "MSI-0342B", "MSI-0343A", "Mali GPU Driver Vulnerabilities", "Neoverse E1", "Neoverse N1", "Neoverse N2", "Neoverse Performance", "Neoverse V1", "SE35MH003", "SE35MH003-MUL", "SE35MH003-PVT", "SE35MH003-SUL", "SE35MH003-SVC", "SE35MH003-VRL", "SE35MH004", "SE35MH004-MUL", "SE35MH004-PVT", "SE35MH004-SUL", "SE35MH004-SVC", "SE35MH004-VRL", "SE35MH005", "SE35MH005-MUL", "SE35MH005-PVT", "SE35MH005-SUL", "SE35MH005-SVC", "SE35MH005-VRL", "SE35PA005", "SE35PA005-EVK", "SE35PA005-MUL", "SE35PA005-SUL", "SE35PA005-SVC", "SE38MH009", "SE38MH009-EVL", "SE38MH009-MAS", "SE38MH009-MUL", "SE38MH009-PVT", "SE38MH009-SUL", "SE38MH009-SVC", "SE38MH009-VRL", "SE38MH010", "SE38MH010-EVL", "SE38MH010-MAS", "SE38MH010-MUL", "SE38MH010-PVT", "SE38MH010-SUL", "SE38MH010-SVC", "SE38MH010-VRL", "SE38MH011", "SE38MH011-EVL", "SE38MH011-MAS", "SE38MH011-MUL", "SE38MH011-PVT", "SE38MH011-SUL", "SE38MH011-SVC", "SE38MH011-VRL", "SE39MH012", "SE39MH012-EVL", "SE39MH012-MAS", "SE39MH012-MUL", "SE39MH012-PVT", "SE39MH012-SUL", "SE39MH012-SVC", "SE39MH012-VRL", "SE39MH013", "SE39MH013-EVL", "SE39MH013-MAS", "SE39MH013-MUL", "SE39MH013-PVT", "SE39MH013-SUL", "SE39MH013-SVC", "SE39MH013-VRL", "SE39MH014", "SE39MH014-EVL", "SE39MH014-MAS", "SE39MH014-MUL", "SE39MH014-PVT", "SE39MH014-SUL", "SE39MH014-SVC", "SE39MH014-VRL", "SE40MH003", "SE40MH003-MUL", "SE40MH003-PVT", "SE40MH003-SUL", "SE40MH003-SVC", "SE40MH003-VRL", "SE40MH004", "SE40MH004-MUL", "SE40MH004-PVT", "SE40MH004-SUL", "SE40MH004-SVC", "SE40MH004-VRL", "SE40MH007", "SE40MH007-MUL", "SE40MH007-PVT", "SE40MH007-SUL", "SE40MH007-SVC", "SE40MH007-VRL", "SE40MH045", "SE40MH045-MUL", "SE40MH045-PVT", "SE40MH045-SUL", "SE40MH045-SVC", "SE40MH045-VRL", "Speculative Processor Vulnerability", "TS75MH030", "TS75MH030-ESN", "TS75MH030-MUL", "TS75MH030-PVT", "TS75MH030-SUL", "TS75MH030-SVC", "TS75MH030-VRL", "TS75MH031", "TS75MH031-ESN", "TS75MH031-MUL", "TS75MH031-PVT", "TS75MH031-SUL", "TS75MH031-SVC", "TS75MH031-VRL", "TS75MH032", "TS75MH032-ESN", "TS75MH032-MUL", "TS75MH032-PVT", "TS75MH032-SUL", "TS75MH032-SVC", "TS75MH032-VRL", "V2M-N1SDP-0342A", "V2M-N1SDP-0343A", "VLLDM Instruction Security Vulnerability", "ZA076", "ZA077", "ZA640", "ZA644", "ZA645", "ZA664", "ZA665", "ZA666", "ZA708", "ZA709", "ZA710", "ZA711", "ZA775", "ZA776", "ZA802", "ZA803", "ZA804", "ZA819", "ZA820", "ZA829", "ZA830", "ZA831", "ZA832", "ZA833", "ZA834", "ZA835", "ZA836", "ZA848", "ZA849", "ZA850", "ZA851", "ZA852", "ZA882", "ZA883", "ZA887", "ZA888", "ZA895", "ZA897", "ZA899", "ZA900", "ZA901", "ZA903", "ZA922", "ZA923", "ZA928", "ZA934", "ZA935", "ZA936", "ZA937", "ZA938", "ZA951", "ZA988", "ZA989", "ZA999", "ZB000", "ZB001", "ZB002", "ZB013", "ZB115", "ZB116", "ZB133", "ZB139", "ZB140", "ZB142", "ZB143", "ZB144", "ZB148", "ZB160", "ZB161", "ZB162", "ZB163", "ZB164", "ZB165", "ZB201", "ZB202", "ZB203", "ZB204", "ZB205", "ZB206", "ZB207", "ZB208", "ZB209", "ZB210", "ZB214", "ZB278", "ZB279", "ZB280", "ZB283", "ZB284", "ZB285", "ZB286", "ZB305", "ZB322", "ZB330", "ZB360", "ZB361", "ZB362", "ZB363", "ZB402", "ZB403", "ZB405", "ZB406", "ZB408", "ZB409", "ZB410", "ZB411", "ZB412", "ZB413", "ZB415", "ZB422", "ZB423", "ZB424", "ZB425", "ZB426", "ZB427", "ZB509", "ZB517", "ZB518", "ZB550", "ZB551", "ZB552", "ZB553", "ZB554", "ZB555", "ZB556", "ZB557", "ZB558", "ZB577", "ZB578", "ZB579", "ZB580", "ZB692", "ZB693", "ZB695", "ZB696", "ZB698", "ZB699", "ZB700", "ZB701", "ZB702", "ZB703", "ZB704", "ZB705", "ZB706", "ZB707", "ZB708", "ZB709", "ZB710", "ZB711", "ZB712", "ZB713", "ZB714", "ZB715", "ZB716", "ZB717", "ZB718", "ZB719", "ZB720", "ZB721", "ZB722", "ZB723", "ZB724", "ZB749", "ZB750", "ZB751", "ZB752", "ZB804", "ZB810", "ZB813", "ZB814", "ZB816", "ZB891", "ZB892" ],
      "date" : 1662480146000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka005181:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1662480146049427174,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 2996,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005181/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1662480137815,
      "syssize" : 2996,
      "sysdate" : 1662480146000,
      "haslayout" : "1",
      "topparent" : "5321623",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5321623,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 196,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A75", "Cortex-A|Cortex-A75", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "Cortex-A|DynamIQ Shared Unit", "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9", "IP Products|Processors|Cortex-A|Cortex-A8", "Cortex-A|Cortex-A8", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics", "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5", "IP Products|DesignStart|Pro", "IP Products|DesignStart|Eval", "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7", "Arm Security Center|Arm Compiler 5 Stack Protection Vulnerability", "Arm Security Center|Arm Log4j Vulnerabilities", "Arm Security Center|Armv8-M Stack Sealing Vulnerability", "IP Products|Processors|Cortex-A|Cortex-A15", "Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-A|Cortex-A17", "Cortex-A|Cortex-A17", "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32", "IP Products|Processors|Cortex-A|Cortex-A34", "Cortex-A|Cortex-A34", "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35", "IP Products|Processors|Cortex-A|Cortex-A510", "Cortex-A|Cortex-A510", "IP Products|Processors|Cortex-A|Cortex-A53", "Cortex-A|Cortex-A53", "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55", "IP Products|Processors|Cortex-A|Cortex-A57", "Cortex-A|Cortex-A57", "IP Products|Processors|Cortex-A|Cortex-A65", "Cortex-A|Cortex-A65", "IP Products|Processors|Cortex-A|Cortex-A65AE", "Cortex-A|Cortex-A65AE", "IP Products|Processors|Cortex-A|Cortex-A710", "Cortex-A|Cortex-A710", "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72", "IP Products|Processors|Cortex-A|Cortex-A73", "Cortex-A|Cortex-A73", "IP Products|Processors|Cortex-A|Cortex-A76", "Cortex-A|Cortex-A76", "IP Products|Processors|Cortex-A|Cortex-A76AE", "Cortex-A|Cortex-A76AE", "IP Products|Processors|Cortex-A|Cortex-A77", "Cortex-A|Cortex-A77", "IP Products|Processors|Cortex-A|Cortex-A78", "Cortex-A|Cortex-A78", "IP Products|Processors|Cortex-A|Cortex-A78AE", "Cortex-A|Cortex-A78AE", "IP Products|Processors|Cortex-A|Cortex-A78C", "Cortex-A|Cortex-A78C", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit 110", "Cortex-A|DynamIQ Shared Unit 110", "Arm Security Center|GPU-initiated Rowhammer Attack", "IP Products|Processors|Neoverse|Neoverse N1", "Neoverse|Neoverse N1", "IP Products|Processors|Cortex-A|Cortex-A12", "Cortex-A|Cortex-A12", "Neoverse|Neoverse V1", "IP Products|Processors|Neoverse|Neoverse V1", "IP Products|Processors|Neoverse|Neoverse E1", "Neoverse|Neoverse E1", "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse Performance", "Neoverse|Neoverse Performance", "Arm Security Center|Speculative Processor Vulnerability", "Arm Security Center|VLLDM Instruction Security Vulnerability" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A77", "IP Products|Processors|Cortex-A|Cortex-A76AE", "IP Products|Processors|Cortex-A|Cortex-A76", "IP Products|Processors|Cortex-A|Cortex-A75", "IP Products|Processors|Cortex-A|Cortex-A73", "IP Products|Processors|Cortex-A|Cortex-A72", "IP Products|Processors|Cortex-A|Cortex-A65AE", "IP Products|Processors|Cortex-A|Cortex-A65", "IP Products|Processors|Cortex-A|Cortex-A57", "IP Products|Processors|Cortex-A|Cortex-A55", "IP Products|Processors|Cortex-A|Cortex-A53", "IP Products|Processors|Cortex-A|Cortex-A35", "IP Products|Processors|Cortex-A|Cortex-A34", "IP Products|Processors|Cortex-A|Cortex-A32", "IP Products|Processors|Cortex-A|Cortex-A17", "IP Products|Processors|Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-A|Cortex-A12", "IP Products|Processors|Cortex-A|Cortex-A9", "IP Products|Processors|Cortex-A|Cortex-A8", "IP Products|Processors|Cortex-A|Cortex-A7", "IP Products|Processors|Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "IP Products|Processors|Cortex-A|Cortex-A78", "IP Products|Processors|Cortex-A|Cortex-A78AE", "IP Products|Processors|Cortex-A|Cortex-A78C", "IP Products|Processors|Cortex-A|Cortex-A710", "IP Products|Processors|Cortex-A|Cortex-A510", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit 110", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N1", "IP Products|Processors|Neoverse|Neoverse E1", "IP Products|Processors|Neoverse|Neoverse V1", "IP Products|Processors|Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse Performance", "IP Products|DesignStart", "IP Products|DesignStart|Eval", "IP Products|DesignStart|Pro", "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Helium", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics", "Arm Security Center", "Arm Security Center|Speculative Processor Vulnerability", "Arm Security Center|Armv8-M Stack Sealing Vulnerability", "Arm Security Center|GPU-initiated Rowhammer Attack", "Arm Security Center|Arm Compiler 5 Stack Protection Vulnerability", "Arm Security Center|VLLDM Instruction Security Vulnerability", "Arm Security Center|Arm Log4j Vulnerabilities" ],
      "document_revision" : "2",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1662480146000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005181/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005181/1-0/?lang=en",
      "modified" : 1662480092000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1662480146049427174,
      "uri" : "https://developer.arm.com/documentation/ka005181/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How is instruction timing affected by the FEAT_DIT architectural feature?",
    "Uri" : "https://developer.arm.com/documentation/ka005181/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005181/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005181/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005181/1-0/en",
    "Excerpt" : "Article ID: KA005181 Applies To: Arm Compiler 5 Stack Protection Vulnerability, Arm Log4j ... Unit, DynamIQ Shared Unit 110, GPU-initiated Rowhammer Attack, Mali GPU Driver ... KBA",
    "FirstSentences" : "Article ID: KA005181 Applies To: Arm Compiler 5 Stack Protection Vulnerability, Arm Log4j Vulnerabilities, Arm Security Center, Armv8-M Stack Sealing Vulnerability, Cortex-A, Cortex-A12, Cortex- ..."
  }, {
    "title" : "Arm Compiler for Embedded Arm C and C++ Libraries and Floating-Point Support User Guide",
    "uri" : "https://developer.arm.com/documentation/100073/0619/en/pdf/libraries_user_guide_100073_6.19_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100073/0619/en/pdf/libraries_user_guide_100073_6.19_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/6346caafda191e7fe057fb3f",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100073/0619/en/pdf/libraries_user_guide_100073_6.19_00_en.pdf",
    "excerpt" : "A ... 29 June 2016 ... 4 November 2016 ... 5 April 2017 ... 30 July 2017 ... 25 October 2017 ... 14 March 2018 ... 25 October 2018 ... 27 February 2019 ... Conﬁdentiality ... Non-Conﬁdential",
    "firstSentences" : "Arm® Compiler for Embedded Version 6.19 Arm® C and C++ Libraries and Floating-Point Support User Guide Non-Conﬁdential Copyright © 2014–2022 Arm Limited (or its aﬃliates). All rights reserved.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 340,
    "percentScore" : 41.491188,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Compiler for Embedded Arm C and C++ Libraries and Floating-Point Support User Guide",
      "uri" : "https://developer.arm.com/documentation/100073/0619/en",
      "printableUri" : "https://developer.arm.com/documentation/100073/0619/en",
      "clickUri" : "https://developer.arm.com/documentation/100073/0619/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100073/0619/en",
      "excerpt" : "This document may include technical inaccuracies or typographical errors. ... This document consists solely of commercial items. ... Company 02557590 registered in England.",
      "firstSentences" : "Arm\\u00AE Compiler for Embedded Arm\\u00AE C and C++ Libraries and Floating-Point Support User Guide Version 6.19 Release information Issue Date Confidentiality Change A 14 March 2014 Non- ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Compiler for Embedded Arm C and C++ Libraries and Floating-Point Support User Guide ",
        "document_number" : "100073",
        "document_version" : "0619",
        "content_type" : "User Guide",
        "systopparent" : "5367395",
        "sysurihash" : "MyVY1OueeDg1aRj1",
        "urihash" : "MyVY1OueeDg1aRj1",
        "sysuri" : "https://developer.arm.com/documentation/100073/0619/en",
        "systransactionid" : 1076437,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1665532800000,
        "topparentid" : 5367395,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1665583784000,
        "sysconcepts" : "documentation ; arm ; export laws ; languages ; industry ; u00AE ; agreement ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; portion thereof ; Confidentiality ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254" ],
        "concepts" : "documentation ; arm ; export laws ; languages ; industry ; u00AE ; agreement ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; portion thereof ; Confidentiality ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1670946990000,
        "permanentid" : "cd84b87eed6edf70ddcc8cb91f9e0bec0004668544bc57099f201694ce44",
        "syslanguage" : [ "English" ],
        "itemid" : "6346caa8da191e7fe057fa35",
        "transactionid" : 1076437,
        "title" : "Arm Compiler for Embedded Arm C and C++ Libraries and Floating-Point Support User Guide ",
        "products" : [ "Arm Compiler", "Arm Compiler 6" ],
        "date" : 1670946990000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Compilers and Libraries",
        "navigationhierarchiestopics" : [ "Application software", "Arm Assembly Language", "Development platforms", "Programming languages", "Software development" ],
        "document_id" : "100073:0619:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1670946990682053474,
        "navigationhierarchiescontenttype" : "User Guide",
        "size" : 5979,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100073/0619/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1670946984961,
        "syssize" : 5979,
        "sysdate" : 1670946990000,
        "haslayout" : "1",
        "topparent" : "5367395",
        "label_version" : "6.19",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5367395,
        "navigationhierarchiescategories" : [ "AI/ML", "Automotive", "Cloud to edge, Networking", "IoT", "Tools and Software products" ],
        "content_description" : "Arm Compiler for Embedded Arm C and C++ Libraries and Floating-Point Support User Guide. This manual provides user information for the Arm libraries and floating-point support.",
        "wordcount" : 358,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 6", "Tools Licensing|Embedded Compilers|Arm Compiler 6", "Compilers|Embedded Compilers|Arm Compiler for Embedded|Arm Compiler 6", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 6" ],
        "document_revision" : "0619-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1670946990000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100073/0619/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100073/0619/?lang=en",
        "modified" : 1665583784000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1670946990682053474,
        "uri" : "https://developer.arm.com/documentation/100073/0619/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Compiler for Embedded Arm C and C++ Libraries and Floating-Point Support User Guide",
      "Uri" : "https://developer.arm.com/documentation/100073/0619/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100073/0619/en",
      "ClickUri" : "https://developer.arm.com/documentation/100073/0619/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100073/0619/en",
      "Excerpt" : "This document may include technical inaccuracies or typographical errors. ... This document consists solely of commercial items. ... Company 02557590 registered in England.",
      "FirstSentences" : "Arm\\u00AE Compiler for Embedded Arm\\u00AE C and C++ Libraries and Floating-Point Support User Guide Version 6.19 Release information Issue Date Confidentiality Change A 14 March 2014 Non- ..."
    },
    "childResults" : [ {
      "title" : "strcasecmp()",
      "uri" : "https://developer.arm.com/documentation/100073/0619/en/The-C-and-C---Library-Functions-Reference/strcasecmp--",
      "printableUri" : "https://developer.arm.com/documentation/100073/0619/en/The-C-and-C---Library-Functions-Reference/strcasecmp--",
      "clickUri" : "https://developer.arm.com/documentation/100073/0619/The-C-and-C---Library-Functions-Reference/strcasecmp--?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100073/0619/en/The-C-and-C---Library-Functions-Reference/strcasecmp--",
      "excerpt" : "strcasecmp() Declared in string.h, the strcasecmp() function performs a case-insensitive string comparison ... Syntax extern _ARMABI int strcasecmp(const char *s1, const char *s2); Related ...",
      "firstSentences" : "strcasecmp() Declared in string.h, the strcasecmp() function performs a case-insensitive string comparison test. Syntax extern _ARMABI int strcasecmp(const char *s1, const char *s2); Related ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 340,
      "percentScore" : 41.491188,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Compiler for Embedded Arm C and C++ Libraries and Floating-Point Support User Guide",
        "uri" : "https://developer.arm.com/documentation/100073/0619/en",
        "printableUri" : "https://developer.arm.com/documentation/100073/0619/en",
        "clickUri" : "https://developer.arm.com/documentation/100073/0619/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100073/0619/en",
        "excerpt" : "This document may include technical inaccuracies or typographical errors. ... This document consists solely of commercial items. ... Company 02557590 registered in England.",
        "firstSentences" : "Arm\\u00AE Compiler for Embedded Arm\\u00AE C and C++ Libraries and Floating-Point Support User Guide Version 6.19 Release information Issue Date Confidentiality Change A 14 March 2014 Non- ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Compiler for Embedded Arm C and C++ Libraries and Floating-Point Support User Guide ",
          "document_number" : "100073",
          "document_version" : "0619",
          "content_type" : "User Guide",
          "systopparent" : "5367395",
          "sysurihash" : "MyVY1OueeDg1aRj1",
          "urihash" : "MyVY1OueeDg1aRj1",
          "sysuri" : "https://developer.arm.com/documentation/100073/0619/en",
          "systransactionid" : 1076437,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1665532800000,
          "topparentid" : 5367395,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1665583784000,
          "sysconcepts" : "documentation ; arm ; export laws ; languages ; industry ; u00AE ; agreement ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; portion thereof ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254" ],
          "concepts" : "documentation ; arm ; export laws ; languages ; industry ; u00AE ; agreement ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; portion thereof ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1670946990000,
          "permanentid" : "cd84b87eed6edf70ddcc8cb91f9e0bec0004668544bc57099f201694ce44",
          "syslanguage" : [ "English" ],
          "itemid" : "6346caa8da191e7fe057fa35",
          "transactionid" : 1076437,
          "title" : "Arm Compiler for Embedded Arm C and C++ Libraries and Floating-Point Support User Guide ",
          "products" : [ "Arm Compiler", "Arm Compiler 6" ],
          "date" : 1670946990000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Compilers and Libraries",
          "navigationhierarchiestopics" : [ "Application software", "Arm Assembly Language", "Development platforms", "Programming languages", "Software development" ],
          "document_id" : "100073:0619:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
          "audience" : [ "Application Developers", "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1670946990682053474,
          "navigationhierarchiescontenttype" : "User Guide",
          "size" : 5979,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100073/0619/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1670946984961,
          "syssize" : 5979,
          "sysdate" : 1670946990000,
          "haslayout" : "1",
          "topparent" : "5367395",
          "label_version" : "6.19",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5367395,
          "navigationhierarchiescategories" : [ "AI/ML", "Automotive", "Cloud to edge, Networking", "IoT", "Tools and Software products" ],
          "content_description" : "Arm Compiler for Embedded Arm C and C++ Libraries and Floating-Point Support User Guide. This manual provides user information for the Arm libraries and floating-point support.",
          "wordcount" : 358,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 6", "Tools Licensing|Embedded Compilers|Arm Compiler 6", "Compilers|Embedded Compilers|Arm Compiler for Embedded|Arm Compiler 6", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 6" ],
          "document_revision" : "0619-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1670946990000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100073/0619/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100073/0619/?lang=en",
          "modified" : 1665583784000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1670946990682053474,
          "uri" : "https://developer.arm.com/documentation/100073/0619/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Compiler for Embedded Arm C and C++ Libraries and Floating-Point Support User Guide",
        "Uri" : "https://developer.arm.com/documentation/100073/0619/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100073/0619/en",
        "ClickUri" : "https://developer.arm.com/documentation/100073/0619/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100073/0619/en",
        "Excerpt" : "This document may include technical inaccuracies or typographical errors. ... This document consists solely of commercial items. ... Company 02557590 registered in England.",
        "FirstSentences" : "Arm\\u00AE Compiler for Embedded Arm\\u00AE C and C++ Libraries and Floating-Point Support User Guide Version 6.19 Release information Issue Date Confidentiality Change A 14 March 2014 Non- ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "strcasecmp() ",
        "document_number" : "100073",
        "document_version" : "0619",
        "content_type" : "User Guide",
        "systopparent" : "5367395",
        "sysurihash" : "n3ñuzJPPmD1DðIðe",
        "urihash" : "n3ñuzJPPmD1DðIðe",
        "sysuri" : "https://developer.arm.com/documentation/100073/0619/en/The-C-and-C---Library-Functions-Reference/strcasecmp--",
        "systransactionid" : 1076437,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1665532800000,
        "topparentid" : 5367395,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1665583784000,
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254" ],
        "attachmentparentid" : 5367395,
        "parentitem" : "6346caa8da191e7fe057fa35",
        "documenttype" : "html",
        "isattachment" : "5367395",
        "sysindexeddate" : 1670946987000,
        "permanentid" : "f5c6fefb8173b107f2f80b194b05504c685c6111da27975b7c201b0f3ed1",
        "syslanguage" : [ "English" ],
        "itemid" : "6346caadda191e7fe057fb05",
        "transactionid" : 1076437,
        "title" : "strcasecmp() ",
        "products" : [ "Arm Compiler", "Arm Compiler 6" ],
        "date" : 1670946987000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Compilers and Libraries",
        "navigationhierarchiestopics" : [ "Application software", "Arm Assembly Language", "Development platforms", "Programming languages", "Software development" ],
        "document_id" : "100073:0619:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1670946987141799764,
        "sysisattachment" : "5367395",
        "navigationhierarchiescontenttype" : "User Guide",
        "sysattachmentparentid" : 5367395,
        "size" : 328,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100073/0619/The-C-and-C---Library-Functions-Reference/strcasecmp--?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1670946984726,
        "syssize" : 328,
        "sysdate" : 1670946987000,
        "haslayout" : "1",
        "topparent" : "5367395",
        "label_version" : "6.19",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5367395,
        "navigationhierarchiescategories" : [ "AI/ML", "Automotive", "Cloud to edge, Networking", "IoT", "Tools and Software products" ],
        "content_description" : "Arm Compiler for Embedded Arm C and C++ Libraries and Floating-Point Support User Guide. This manual provides user information for the Arm libraries and floating-point support.",
        "wordcount" : 31,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 6", "Tools Licensing|Embedded Compilers|Arm Compiler 6", "Compilers|Embedded Compilers|Arm Compiler for Embedded|Arm Compiler 6", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 6" ],
        "document_revision" : "0619-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1670946987000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100073/0619/The-C-and-C---Library-Functions-Reference/strcasecmp--?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100073/0619/The-C-and-C---Library-Functions-Reference/strcasecmp--?lang=en",
        "modified" : 1665583784000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1670946987141799764,
        "uri" : "https://developer.arm.com/documentation/100073/0619/en/The-C-and-C---Library-Functions-Reference/strcasecmp--",
        "syscollection" : "default"
      },
      "Title" : "strcasecmp()",
      "Uri" : "https://developer.arm.com/documentation/100073/0619/en/The-C-and-C---Library-Functions-Reference/strcasecmp--",
      "PrintableUri" : "https://developer.arm.com/documentation/100073/0619/en/The-C-and-C---Library-Functions-Reference/strcasecmp--",
      "ClickUri" : "https://developer.arm.com/documentation/100073/0619/The-C-and-C---Library-Functions-Reference/strcasecmp--?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100073/0619/en/The-C-and-C---Library-Functions-Reference/strcasecmp--",
      "Excerpt" : "strcasecmp() Declared in string.h, the strcasecmp() function performs a case-insensitive string comparison ... Syntax extern _ARMABI int strcasecmp(const char *s1, const char *s2); Related ...",
      "FirstSentences" : "strcasecmp() Declared in string.h, the strcasecmp() function performs a case-insensitive string comparison test. Syntax extern _ARMABI int strcasecmp(const char *s1, const char *s2); Related ..."
    }, {
      "title" : "setlocale()",
      "uri" : "https://developer.arm.com/documentation/100073/0619/en/The-C-and-C---Library-Functions-Reference/setlocale--",
      "printableUri" : "https://developer.arm.com/documentation/100073/0619/en/The-C-and-C---Library-Functions-Reference/setlocale--",
      "clickUri" : "https://developer.arm.com/documentation/100073/0619/The-C-and-C---Library-Functions-Reference/setlocale--?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100073/0619/en/The-C-and-C---Library-Functions-Reference/setlocale--",
      "excerpt" : "An empty string, \\\"\\\", for locale specifies the implementation-defined native environment. ... Related concepts Shift-JIS and UTF-8 implementation Related reference ISO8859-1 implementation ...",
      "firstSentences" : "setlocale() Declared in locale.h, the setlocale() function selects the appropriate locale as specified by the category and locale arguments. Syntax char *setlocale(int category, const char *locale ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 340,
      "percentScore" : 41.491188,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Compiler for Embedded Arm C and C++ Libraries and Floating-Point Support User Guide",
        "uri" : "https://developer.arm.com/documentation/100073/0619/en",
        "printableUri" : "https://developer.arm.com/documentation/100073/0619/en",
        "clickUri" : "https://developer.arm.com/documentation/100073/0619/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100073/0619/en",
        "excerpt" : "This document may include technical inaccuracies or typographical errors. ... This document consists solely of commercial items. ... Company 02557590 registered in England.",
        "firstSentences" : "Arm\\u00AE Compiler for Embedded Arm\\u00AE C and C++ Libraries and Floating-Point Support User Guide Version 6.19 Release information Issue Date Confidentiality Change A 14 March 2014 Non- ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Compiler for Embedded Arm C and C++ Libraries and Floating-Point Support User Guide ",
          "document_number" : "100073",
          "document_version" : "0619",
          "content_type" : "User Guide",
          "systopparent" : "5367395",
          "sysurihash" : "MyVY1OueeDg1aRj1",
          "urihash" : "MyVY1OueeDg1aRj1",
          "sysuri" : "https://developer.arm.com/documentation/100073/0619/en",
          "systransactionid" : 1076437,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1665532800000,
          "topparentid" : 5367395,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1665583784000,
          "sysconcepts" : "documentation ; arm ; export laws ; languages ; industry ; u00AE ; agreement ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; portion thereof ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254" ],
          "concepts" : "documentation ; arm ; export laws ; languages ; industry ; u00AE ; agreement ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; portion thereof ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1670946990000,
          "permanentid" : "cd84b87eed6edf70ddcc8cb91f9e0bec0004668544bc57099f201694ce44",
          "syslanguage" : [ "English" ],
          "itemid" : "6346caa8da191e7fe057fa35",
          "transactionid" : 1076437,
          "title" : "Arm Compiler for Embedded Arm C and C++ Libraries and Floating-Point Support User Guide ",
          "products" : [ "Arm Compiler", "Arm Compiler 6" ],
          "date" : 1670946990000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Compilers and Libraries",
          "navigationhierarchiestopics" : [ "Application software", "Arm Assembly Language", "Development platforms", "Programming languages", "Software development" ],
          "document_id" : "100073:0619:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
          "audience" : [ "Application Developers", "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1670946990682053474,
          "navigationhierarchiescontenttype" : "User Guide",
          "size" : 5979,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100073/0619/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1670946984961,
          "syssize" : 5979,
          "sysdate" : 1670946990000,
          "haslayout" : "1",
          "topparent" : "5367395",
          "label_version" : "6.19",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5367395,
          "navigationhierarchiescategories" : [ "AI/ML", "Automotive", "Cloud to edge, Networking", "IoT", "Tools and Software products" ],
          "content_description" : "Arm Compiler for Embedded Arm C and C++ Libraries and Floating-Point Support User Guide. This manual provides user information for the Arm libraries and floating-point support.",
          "wordcount" : 358,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 6", "Tools Licensing|Embedded Compilers|Arm Compiler 6", "Compilers|Embedded Compilers|Arm Compiler for Embedded|Arm Compiler 6", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 6" ],
          "document_revision" : "0619-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1670946990000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100073/0619/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100073/0619/?lang=en",
          "modified" : 1665583784000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1670946990682053474,
          "uri" : "https://developer.arm.com/documentation/100073/0619/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Compiler for Embedded Arm C and C++ Libraries and Floating-Point Support User Guide",
        "Uri" : "https://developer.arm.com/documentation/100073/0619/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100073/0619/en",
        "ClickUri" : "https://developer.arm.com/documentation/100073/0619/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100073/0619/en",
        "Excerpt" : "This document may include technical inaccuracies or typographical errors. ... This document consists solely of commercial items. ... Company 02557590 registered in England.",
        "FirstSentences" : "Arm\\u00AE Compiler for Embedded Arm\\u00AE C and C++ Libraries and Floating-Point Support User Guide Version 6.19 Release information Issue Date Confidentiality Change A 14 March 2014 Non- ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "setlocale() ",
        "document_number" : "100073",
        "document_version" : "0619",
        "content_type" : "User Guide",
        "systopparent" : "5367395",
        "sysurihash" : "bvdQsxOGXlWI3XlS",
        "urihash" : "bvdQsxOGXlWI3XlS",
        "sysuri" : "https://developer.arm.com/documentation/100073/0619/en/The-C-and-C---Library-Functions-Reference/setlocale--",
        "systransactionid" : 1076437,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.5,
        "published" : 1665532800000,
        "topparentid" : 5367395,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1665583784000,
        "sysconcepts" : "locales ; setlocale ; char ; string ; pointer ; subsequent ; selection ; locale-setting call ; ctype symbol ; formatting information ; decimal-point character",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254" ],
        "attachmentparentid" : 5367395,
        "parentitem" : "6346caa8da191e7fe057fa35",
        "concepts" : "locales ; setlocale ; char ; string ; pointer ; subsequent ; selection ; locale-setting call ; ctype symbol ; formatting information ; decimal-point character",
        "documenttype" : "html",
        "isattachment" : "5367395",
        "sysindexeddate" : 1670946987000,
        "permanentid" : "c93400c1654a4acaaab8f6aeb0ec3d928c4046c60f8b8ac19c53bf71a5fe",
        "syslanguage" : [ "English" ],
        "itemid" : "6346caadda191e7fe057fb03",
        "transactionid" : 1076437,
        "title" : "setlocale() ",
        "products" : [ "Arm Compiler", "Arm Compiler 6" ],
        "date" : 1670946987000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Compilers and Libraries",
        "navigationhierarchiestopics" : [ "Application software", "Arm Assembly Language", "Development platforms", "Programming languages", "Software development" ],
        "document_id" : "100073:0619:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1670946987177251190,
        "sysisattachment" : "5367395",
        "navigationhierarchiescontenttype" : "User Guide",
        "sysattachmentparentid" : 5367395,
        "size" : 2381,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100073/0619/The-C-and-C---Library-Functions-Reference/setlocale--?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1670946984726,
        "syssize" : 2381,
        "sysdate" : 1670946987000,
        "haslayout" : "1",
        "topparent" : "5367395",
        "label_version" : "6.19",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5367395,
        "navigationhierarchiescategories" : [ "AI/ML", "Automotive", "Cloud to edge, Networking", "IoT", "Tools and Software products" ],
        "content_description" : "Arm Compiler for Embedded Arm C and C++ Libraries and Floating-Point Support User Guide. This manual provides user information for the Arm libraries and floating-point support.",
        "wordcount" : 150,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 6", "Tools Licensing|Embedded Compilers|Arm Compiler 6", "Compilers|Embedded Compilers|Arm Compiler for Embedded|Arm Compiler 6", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 6" ],
        "document_revision" : "0619-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1670946987000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100073/0619/The-C-and-C---Library-Functions-Reference/setlocale--?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100073/0619/The-C-and-C---Library-Functions-Reference/setlocale--?lang=en",
        "modified" : 1665583784000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1670946987177251190,
        "uri" : "https://developer.arm.com/documentation/100073/0619/en/The-C-and-C---Library-Functions-Reference/setlocale--",
        "syscollection" : "default"
      },
      "Title" : "setlocale()",
      "Uri" : "https://developer.arm.com/documentation/100073/0619/en/The-C-and-C---Library-Functions-Reference/setlocale--",
      "PrintableUri" : "https://developer.arm.com/documentation/100073/0619/en/The-C-and-C---Library-Functions-Reference/setlocale--",
      "ClickUri" : "https://developer.arm.com/documentation/100073/0619/The-C-and-C---Library-Functions-Reference/setlocale--?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100073/0619/en/The-C-and-C---Library-Functions-Reference/setlocale--",
      "Excerpt" : "An empty string, \\\"\\\", for locale specifies the implementation-defined native environment. ... Related concepts Shift-JIS and UTF-8 implementation Related reference ISO8859-1 implementation ...",
      "FirstSentences" : "setlocale() Declared in locale.h, the setlocale() function selects the appropriate locale as specified by the category and locale arguments. Syntax char *setlocale(int category, const char *locale ..."
    }, {
      "title" : "_sys_tmpnam()",
      "uri" : "https://developer.arm.com/documentation/100073/0619/en/The-C-and-C---Library-Functions-Reference/-sys-tmpnam--",
      "printableUri" : "https://developer.arm.com/documentation/100073/0619/en/The-C-and-C---Library-Functions-Reference/-sys-tmpnam--",
      "clickUri" : "https://developer.arm.com/documentation/100073/0619/The-C-and-C---Library-Functions-Reference/-sys-tmpnam--?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100073/0619/en/The-C-and-C---Library-Functions-Reference/-sys-tmpnam--",
      "excerpt" : "_sys_tmpnam() Declared in rt_sys.h. The _sys_tmpnam() function converts the file number fileno for a temporary file to a unique filename, ... Note The _sys_tmpnam() function is deprecated.",
      "firstSentences" : "_sys_tmpnam() Declared in rt_sys.h. The _sys_tmpnam() function converts the file number fileno for a temporary file to a unique filename, for example, tmp0001. The default implementation provided ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 340,
      "percentScore" : 41.491188,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Compiler for Embedded Arm C and C++ Libraries and Floating-Point Support User Guide",
        "uri" : "https://developer.arm.com/documentation/100073/0619/en",
        "printableUri" : "https://developer.arm.com/documentation/100073/0619/en",
        "clickUri" : "https://developer.arm.com/documentation/100073/0619/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100073/0619/en",
        "excerpt" : "This document may include technical inaccuracies or typographical errors. ... This document consists solely of commercial items. ... Company 02557590 registered in England.",
        "firstSentences" : "Arm\\u00AE Compiler for Embedded Arm\\u00AE C and C++ Libraries and Floating-Point Support User Guide Version 6.19 Release information Issue Date Confidentiality Change A 14 March 2014 Non- ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Compiler for Embedded Arm C and C++ Libraries and Floating-Point Support User Guide ",
          "document_number" : "100073",
          "document_version" : "0619",
          "content_type" : "User Guide",
          "systopparent" : "5367395",
          "sysurihash" : "MyVY1OueeDg1aRj1",
          "urihash" : "MyVY1OueeDg1aRj1",
          "sysuri" : "https://developer.arm.com/documentation/100073/0619/en",
          "systransactionid" : 1076437,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1665532800000,
          "topparentid" : 5367395,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1665583784000,
          "sysconcepts" : "documentation ; arm ; export laws ; languages ; industry ; u00AE ; agreement ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; portion thereof ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254" ],
          "concepts" : "documentation ; arm ; export laws ; languages ; industry ; u00AE ; agreement ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; portion thereof ; Confidentiality ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1670946990000,
          "permanentid" : "cd84b87eed6edf70ddcc8cb91f9e0bec0004668544bc57099f201694ce44",
          "syslanguage" : [ "English" ],
          "itemid" : "6346caa8da191e7fe057fa35",
          "transactionid" : 1076437,
          "title" : "Arm Compiler for Embedded Arm C and C++ Libraries and Floating-Point Support User Guide ",
          "products" : [ "Arm Compiler", "Arm Compiler 6" ],
          "date" : 1670946990000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "Compilers and Libraries",
          "navigationhierarchiestopics" : [ "Application software", "Arm Assembly Language", "Development platforms", "Programming languages", "Software development" ],
          "document_id" : "100073:0619:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
          "audience" : [ "Application Developers", "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1670946990682053474,
          "navigationhierarchiescontenttype" : "User Guide",
          "size" : 5979,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100073/0619/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1670946984961,
          "syssize" : 5979,
          "sysdate" : 1670946990000,
          "haslayout" : "1",
          "topparent" : "5367395",
          "label_version" : "6.19",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5367395,
          "navigationhierarchiescategories" : [ "AI/ML", "Automotive", "Cloud to edge, Networking", "IoT", "Tools and Software products" ],
          "content_description" : "Arm Compiler for Embedded Arm C and C++ Libraries and Floating-Point Support User Guide. This manual provides user information for the Arm libraries and floating-point support.",
          "wordcount" : 358,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 6", "Tools Licensing|Embedded Compilers|Arm Compiler 6", "Compilers|Embedded Compilers|Arm Compiler for Embedded|Arm Compiler 6", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 6" ],
          "document_revision" : "0619-00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1670946990000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100073/0619/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100073/0619/?lang=en",
          "modified" : 1665583784000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1670946990682053474,
          "uri" : "https://developer.arm.com/documentation/100073/0619/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Compiler for Embedded Arm C and C++ Libraries and Floating-Point Support User Guide",
        "Uri" : "https://developer.arm.com/documentation/100073/0619/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100073/0619/en",
        "ClickUri" : "https://developer.arm.com/documentation/100073/0619/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100073/0619/en",
        "Excerpt" : "This document may include technical inaccuracies or typographical errors. ... This document consists solely of commercial items. ... Company 02557590 registered in England.",
        "FirstSentences" : "Arm\\u00AE Compiler for Embedded Arm\\u00AE C and C++ Libraries and Floating-Point Support User Guide Version 6.19 Release information Issue Date Confidentiality Change A 14 March 2014 Non- ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "_sys_tmpnam() ",
        "document_number" : "100073",
        "document_version" : "0619",
        "content_type" : "User Guide",
        "systopparent" : "5367395",
        "sysurihash" : "p4gWLLð9mDEA3sqs",
        "urihash" : "p4gWLLð9mDEA3sqs",
        "sysuri" : "https://developer.arm.com/documentation/100073/0619/en/The-C-and-C---Library-Functions-Reference/-sys-tmpnam--",
        "systransactionid" : 1076437,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.5,
        "published" : 1665532800000,
        "topparentid" : 5367395,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1665583784000,
        "sysconcepts" : "sys ; Arm ; tmpnam2 ; unique filename ; semihosting ; libraries ; u00AE",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254" ],
        "attachmentparentid" : 5367395,
        "parentitem" : "6346caa8da191e7fe057fa35",
        "concepts" : "sys ; Arm ; tmpnam2 ; unique filename ; semihosting ; libraries ; u00AE",
        "documenttype" : "html",
        "isattachment" : "5367395",
        "sysindexeddate" : 1670946987000,
        "permanentid" : "4df9d9f9d26318d0aad51be3c35ace7bd0081d1f1d6e376641b45c8571b1",
        "syslanguage" : [ "English" ],
        "itemid" : "6346caadda191e7fe057fb13",
        "transactionid" : 1076437,
        "title" : "_sys_tmpnam() ",
        "products" : [ "Arm Compiler", "Arm Compiler 6" ],
        "date" : 1670946987000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "Compilers and Libraries",
        "navigationhierarchiestopics" : [ "Application software", "Arm Assembly Language", "Development platforms", "Programming languages", "Software development" ],
        "document_id" : "100073:0619:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
        "audience" : [ "Application Developers", "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1670946987212411539,
        "sysisattachment" : "5367395",
        "navigationhierarchiescontenttype" : "User Guide",
        "sysattachmentparentid" : 5367395,
        "size" : 763,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100073/0619/The-C-and-C---Library-Functions-Reference/-sys-tmpnam--?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1670946984742,
        "syssize" : 763,
        "sysdate" : 1670946987000,
        "haslayout" : "1",
        "topparent" : "5367395",
        "label_version" : "6.19",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5367395,
        "navigationhierarchiescategories" : [ "AI/ML", "Automotive", "Cloud to edge, Networking", "IoT", "Tools and Software products" ],
        "content_description" : "Arm Compiler for Embedded Arm C and C++ Libraries and Floating-Point Support User Guide. This manual provides user information for the Arm libraries and floating-point support.",
        "wordcount" : 69,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 6", "Tools Licensing|Embedded Compilers|Arm Compiler 6", "Compilers|Embedded Compilers|Arm Compiler for Embedded|Arm Compiler 6", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 6" ],
        "document_revision" : "0619-00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1670946987000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100073/0619/The-C-and-C---Library-Functions-Reference/-sys-tmpnam--?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100073/0619/The-C-and-C---Library-Functions-Reference/-sys-tmpnam--?lang=en",
        "modified" : 1665583784000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1670946987212411539,
        "uri" : "https://developer.arm.com/documentation/100073/0619/en/The-C-and-C---Library-Functions-Reference/-sys-tmpnam--",
        "syscollection" : "default"
      },
      "Title" : "_sys_tmpnam()",
      "Uri" : "https://developer.arm.com/documentation/100073/0619/en/The-C-and-C---Library-Functions-Reference/-sys-tmpnam--",
      "PrintableUri" : "https://developer.arm.com/documentation/100073/0619/en/The-C-and-C---Library-Functions-Reference/-sys-tmpnam--",
      "ClickUri" : "https://developer.arm.com/documentation/100073/0619/The-C-and-C---Library-Functions-Reference/-sys-tmpnam--?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100073/0619/en/The-C-and-C---Library-Functions-Reference/-sys-tmpnam--",
      "Excerpt" : "_sys_tmpnam() Declared in rt_sys.h. The _sys_tmpnam() function converts the file number fileno for a temporary file to a unique filename, ... Note The _sys_tmpnam() function is deprecated.",
      "FirstSentences" : "_sys_tmpnam() Declared in rt_sys.h. The _sys_tmpnam() function converts the file number fileno for a temporary file to a unique filename, for example, tmp0001. The default implementation provided ..."
    } ],
    "totalNumberOfChildResults" : 196,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm Compiler for Embedded Arm C and C++ Libraries and Floating-Point Support User Guide ",
      "document_number" : "100073",
      "document_version" : "0619",
      "content_type" : "User Guide",
      "systopparent" : "5367395",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "8mngEjlsv63A1DVg",
      "urihash" : "8mngEjlsv63A1DVg",
      "sysuri" : "https://developer.arm.com/documentation/100073/0619/en/pdf/libraries_user_guide_100073_6.19_00_en.pdf",
      "systransactionid" : 1076437,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1665532800000,
      "topparentid" : 5367395,
      "numberofpages" : 204,
      "sysconcepts" : "Arm compilation ; functionality ; libraries ; implementations ; floating-point ; environments ; initializes ; Related information ; AArch64 states ; architectures ; semihosting ; heap ; compatibility ; pointer ; build options ; standards",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254" ],
      "attachmentparentid" : 5367395,
      "parentitem" : "6346caa8da191e7fe057fa35",
      "concepts" : "Arm compilation ; functionality ; libraries ; implementations ; floating-point ; environments ; initializes ; Related information ; AArch64 states ; architectures ; semihosting ; heap ; compatibility ; pointer ; build options ; standards",
      "documenttype" : "pdf",
      "isattachment" : "5367395",
      "sysindexeddate" : 1670946997000,
      "permanentid" : "2c6298ea80c86431a110936157333667572040e170c4cf88dc3cca621a2d",
      "syslanguage" : [ "English" ],
      "itemid" : "6346caafda191e7fe057fb3f",
      "transactionid" : 1076437,
      "title" : "Arm Compiler for Embedded Arm C and C++ Libraries and Floating-Point Support User Guide ",
      "subject" : "Arm Compiler for Embedded Arm C and C++ Libraries and Floating-Point Support User Guide. This manual provides user information for the Arm libraries and floating-point support.",
      "date" : 1670946996000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100073:0619:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Application Developers", "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
      "audience" : [ "Application Developers", "Embedded Software Developers", "Firmware Engineers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1670946996647483859,
      "sysisattachment" : "5367395",
      "navigationhierarchiescontenttype" : "User Guide",
      "sysattachmentparentid" : 5367395,
      "size" : 2015008,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/6346caafda191e7fe057fb3f",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1670946987906,
      "syssubject" : "Arm Compiler for Embedded Arm C and C++ Libraries and Floating-Point Support User Guide. This manual provides user information for the Arm libraries and floating-point support.",
      "syssize" : 2015008,
      "sysdate" : 1670946996000,
      "topparent" : "5367395",
      "author" : "Arm Ltd.",
      "label_version" : "6.19",
      "systopparentid" : 5367395,
      "content_description" : "Arm Compiler for Embedded Arm C and C++ Libraries and Floating-Point Support User Guide. This manual provides user information for the Arm libraries and floating-point support.",
      "wordcount" : 3812,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 6", "Tools Licensing|Embedded Compilers|Arm Compiler 6", "Compilers|Embedded Compilers|Arm Compiler for Embedded|Arm Compiler 6", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 6" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1670946997000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/6346caafda191e7fe057fb3f",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1670946996647483859,
      "uri" : "https://developer.arm.com/documentation/100073/0619/en/pdf/libraries_user_guide_100073_6.19_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Compiler for Embedded Arm C and C++ Libraries and Floating-Point Support User Guide",
    "Uri" : "https://developer.arm.com/documentation/100073/0619/en/pdf/libraries_user_guide_100073_6.19_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100073/0619/en/pdf/libraries_user_guide_100073_6.19_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/6346caafda191e7fe057fb3f",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100073/0619/en/pdf/libraries_user_guide_100073_6.19_00_en.pdf",
    "Excerpt" : "A ... 29 June 2016 ... 4 November 2016 ... 5 April 2017 ... 30 July 2017 ... 25 October 2017 ... 14 March 2018 ... 25 October 2018 ... 27 February 2019 ... Conﬁdentiality ... Non-Conﬁdential",
    "FirstSentences" : "Arm® Compiler for Embedded Version 6.19 Arm® C and C++ Libraries and Floating-Point Support User Guide Non-Conﬁdential Copyright © 2014–2022 Arm Limited (or its aﬃliates). All rights reserved."
  }, {
    "title" : "How many of the 8 regions are actually used by vela and the driver?",
    "uri" : "https://developer.arm.com/documentation/ka005086/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005086/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005086/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005086/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 340,
    "percentScore" : 41.491188,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "How many of the 8 regions are actually used by vela and the driver? ",
      "document_number" : "ka005086",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5262772",
      "sysurihash" : "JQyG3aF9dL57cSDc",
      "urihash" : "JQyG3aF9dL57cSDc",
      "sysuri" : "https://developer.arm.com/documentation/ka005086/1-0/en",
      "systransactionid" : 889622,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1652876494000,
      "topparentid" : 5262772,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1652876539000,
      "navigationhierarchies" : [ "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8", "60368534d6f3ea0b00e84794|5fae4ae0cd74e712c44971f8", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8", "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fbba0898e527a03a85ed21b", "60368534d6f3ea0b00e84794|5fbba0898e527a03a85ed21b", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fbba0898e527a03a85ed21b" ],
      "documenttype" : "html",
      "sysindexeddate" : 1652876560000,
      "permanentid" : "1705308119a686ce1661ca3d795d3f4a1bf7621c74faba1a7d4f9b31ea34",
      "syslanguage" : [ "English" ],
      "itemid" : "6284e4fbf7d9d84d9a3aa39a",
      "transactionid" : 889622,
      "title" : "How many of the 8 regions are actually used by vela and the driver? ",
      "products" : [ "Ethos-U55", "Ethos-U65", "ML004", "ML006" ],
      "date" : 1652876560000,
      "confidentiality" : "Confidential",
      "document_id" : "ka005086:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1652876560303263550,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005086/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1652876551848,
      "syssize" : 63,
      "sysdate" : 1652876560000,
      "haslayout" : "1",
      "topparent" : "5262772",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5262772,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Machine Learning|Ethos-U|Ethos-U55", "Ethos NPUs|Ethos-U55", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55", "Machine Learning|Ethos-U|Ethos-U65", "Ethos NPUs|Ethos-U65", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U65" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Ethos-U", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U65", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1652876560000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005086/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005086/1-0/?lang=en",
      "modified" : 1652876539000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1652876560303263550,
      "uri" : "https://developer.arm.com/documentation/ka005086/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How many of the 8 regions are actually used by vela and the driver?",
    "Uri" : "https://developer.arm.com/documentation/ka005086/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005086/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005086/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005086/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "How do I assign a 128-bit value to a 128-bit data type when compiling for AArch64 state?",
    "uri" : "https://developer.arm.com/documentation/ka004805/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004805/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004805/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004805/1-0/en",
    "excerpt" : "For example, replace: 0x44444444333333332222222211111111 with: MAKE128CONST(0x4444444433333333ULL, ... Attachments foo.c How do I assign a 128-bit value to a 128-bit data type when ... KBA",
    "firstSentences" : "Article ID: KA004805 Applies To: Arm Compiler 6, Armv8-A, Armv9-A, GNU Toolchain Confidentiality: Customer Non-confidential Summary I wrote C code to assign a 128-bit value to a variable of __ ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 340,
    "percentScore" : 41.491188,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "How do I assign a 128-bit value to a 128-bit data type when compiling for AArch64 state? ",
      "document_number" : "ka004805",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4719759",
      "sysurihash" : "JtLvqñ3ññ0RMX59d",
      "urihash" : "JtLvqñ3ññ0RMX59d",
      "sysuri" : "https://developer.arm.com/documentation/ka004805/1-0/en",
      "systransactionid" : 1076436,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1657198434000,
      "topparentid" : 4719759,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1657198485000,
      "sysconcepts" : "Arm Compiler ; foo ; AArch64 state ; warning ; uint128 ; arithmetic operations ; preprocessor macro ; instruction ; MAKE128CONST ; unexpected behaviour ; performance impact ; pre-calculate",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec717ee24a5e02d07b26d0|5eec717fe24a5e02d07b26d1|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254|5eec717fe24a5e02d07b26d8|5f9ab26ecd74e712c44971e8", "5fbba124cd74e712c4497249|5fbba1258e527a03a85ed254", "5fbba162cd74e712c449725c|5fbba1258e527a03a85ed254", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|60acf5437d1ce214ec8dc9bd", "5fbba155cd74e712c4497258|60acf5437d1ce214ec8dc9bd", "5eec70d4e24a5e02d07b26b4|5eec70d5e24a5e02d07b26b8|5eec715ee24a5e02d07b26c6", "5fbba124cd74e712c4497249|5eec715ee24a5e02d07b26c6" ],
      "concepts" : "Arm Compiler ; foo ; AArch64 state ; warning ; uint128 ; arithmetic operations ; preprocessor macro ; instruction ; MAKE128CONST ; unexpected behaviour ; performance impact ; pre-calculate",
      "documenttype" : "html",
      "sysindexeddate" : 1670946911000,
      "permanentid" : "7107d9c76fc271685750de3587d3d79f1007a0a369ef37e3396948bcefa0",
      "syslanguage" : [ "English" ],
      "itemid" : "62c6d79531ea212bb6625f1d",
      "transactionid" : 1076436,
      "title" : "How do I assign a 128-bit value to a 128-bit data type when compiling for AArch64 state? ",
      "products" : [ "Arm Compiler 6", "Armv8-A", "Armv9-A", "DS500-BN-00024", "DS500-BN-00025", "DS500-BN-00026", "DS500-BN-00027", "FM000-KT-00008" ],
      "date" : 1670946911000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka004805:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1670946911902719380,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 4137,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004805/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1670946886965,
      "syssize" : 4137,
      "sysdate" : 1670946911000,
      "haslayout" : "1",
      "topparent" : "4719759",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4719759,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 255,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 6", "Tools Licensing|Embedded Compilers|Arm Compiler 6", "Compilers|Embedded Compilers|Arm Compiler for Embedded|Arm Compiler 6", "Compilers|Embedded Compilers", "Tools Licensing|Embedded Compilers", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A", "Processor Architectures|Armv9-A", "Tools and Software|Open Source Software|GNU Toolchain", "Compilers|GNU Toolchain" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Open Source Software", "Tools and Software|Open Source Software|GNU Toolchain", "Tools and Software|Embedded", "Tools and Software|Embedded|Arm Development Studio", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded", "Tools and Software|Embedded|Arm Development Studio|Arm Compiler for Embedded|Arm Compiler 6", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv9-A" ],
      "document_revision" : "2",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1670946911000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004805/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004805/1-0/?lang=en",
      "modified" : 1657198485000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1670946911902719380,
      "uri" : "https://developer.arm.com/documentation/ka004805/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How do I assign a 128-bit value to a 128-bit data type when compiling for AArch64 state?",
    "Uri" : "https://developer.arm.com/documentation/ka004805/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004805/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004805/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004805/1-0/en",
    "Excerpt" : "For example, replace: 0x44444444333333332222222211111111 with: MAKE128CONST(0x4444444433333333ULL, ... Attachments foo.c How do I assign a 128-bit value to a 128-bit data type when ... KBA",
    "FirstSentences" : "Article ID: KA004805 Applies To: Arm Compiler 6, Armv8-A, Armv9-A, GNU Toolchain Confidentiality: Customer Non-confidential Summary I wrote C code to assign a 128-bit value to a variable of __ ..."
  }, {
    "title" : "Can you describe the use of the regions by the Ethos-U55?",
    "uri" : "https://developer.arm.com/documentation/ka005085/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005085/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005085/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005085/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 340,
    "percentScore" : 41.491188,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Can you describe the use of the regions by the Ethos-U55? ",
      "document_number" : "ka005085",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5262771",
      "sysurihash" : "AZrsF2vpkFP6EDYK",
      "urihash" : "AZrsF2vpkFP6EDYK",
      "sysuri" : "https://developer.arm.com/documentation/ka005085/1-0/en",
      "systransactionid" : 889622,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1652876501000,
      "topparentid" : 5262771,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1652876537000,
      "navigationhierarchies" : [ "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8", "60368534d6f3ea0b00e84794|5fae4ae0cd74e712c44971f8", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8", "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fbba0898e527a03a85ed21b", "60368534d6f3ea0b00e84794|5fbba0898e527a03a85ed21b", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fbba0898e527a03a85ed21b" ],
      "documenttype" : "html",
      "sysindexeddate" : 1652876560000,
      "permanentid" : "875659ba2415cfee9a285d1812566f3ff6031a321ea87a69be29943ca319",
      "syslanguage" : [ "English" ],
      "itemid" : "6284e4f9f7d9d84d9a3aa393",
      "transactionid" : 889622,
      "title" : "Can you describe the use of the regions by the Ethos-U55? ",
      "products" : [ "Ethos-U55", "Ethos-U65", "ML004", "ML006" ],
      "date" : 1652876559000,
      "confidentiality" : "Confidential",
      "document_id" : "ka005085:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1652876559769566931,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005085/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1652876554842,
      "syssize" : 63,
      "sysdate" : 1652876559000,
      "haslayout" : "1",
      "topparent" : "5262771",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5262771,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Machine Learning|Ethos-U|Ethos-U55", "Ethos NPUs|Ethos-U55", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55", "Machine Learning|Ethos-U|Ethos-U65", "Ethos NPUs|Ethos-U65", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U65" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Ethos-U", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U65", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1652876560000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005085/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005085/1-0/?lang=en",
      "modified" : 1652876537000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1652876559769566931,
      "uri" : "https://developer.arm.com/documentation/ka005085/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Can you describe the use of the regions by the Ethos-U55?",
    "Uri" : "https://developer.arm.com/documentation/ka005085/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005085/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005085/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005085/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "I would like to understand what are the formats supported by the NPU?",
    "uri" : "https://developer.arm.com/documentation/ka005081/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005081/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005081/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005081/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 340,
    "percentScore" : 41.491188,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "I would like to understand what are the formats supported by the NPU? ",
      "document_number" : "ka005081",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5262770",
      "sysurihash" : "GtxwZQ4CKP8waOpE",
      "urihash" : "GtxwZQ4CKP8waOpE",
      "sysuri" : "https://developer.arm.com/documentation/ka005081/1-0/en",
      "systransactionid" : 889622,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1652876512000,
      "topparentid" : 5262770,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1652876539000,
      "navigationhierarchies" : [ "5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5eec6e84e24a5e02d07b25b6", "60368534d6f3ea0b00e84794|5eec6e84e24a5e02d07b25b6", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5eec6e84e24a5e02d07b25b6", "5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5eec6e84e24a5e02d07b25b4", "60368534d6f3ea0b00e84794|5eec6e84e24a5e02d07b25b4", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5eec6e84e24a5e02d07b25b4", "5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5eec6e84e24a5e02d07b25b2", "60368534d6f3ea0b00e84794|5eec6e84e24a5e02d07b25b2", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5eec6e84e24a5e02d07b25b2", "5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5fbba0838e527a03a85ed217", "60368534d6f3ea0b00e84794|5fbba0838e527a03a85ed217", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5fbba0838e527a03a85ed217", "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8", "60368534d6f3ea0b00e84794|5fae4ae0cd74e712c44971f8", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8", "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fbba0898e527a03a85ed21b", "60368534d6f3ea0b00e84794|5fbba0898e527a03a85ed21b", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fbba0898e527a03a85ed21b", "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fbba087cd74e712c449720f", "5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5fbba084cd74e712c449720e" ],
      "documenttype" : "html",
      "sysindexeddate" : 1652876559000,
      "permanentid" : "5a8b0779db37ea3c304f77fced2d4a9c4d4e53c2f243f3dafe4d041937a0",
      "syslanguage" : [ "English" ],
      "itemid" : "6284e4fbf7d9d84d9a3aa398",
      "transactionid" : 889622,
      "title" : "I would like to understand what are the formats supported by the NPU? ",
      "products" : [ "Ethos-N37", "Ethos-N57", "Ethos-N77", "Ethos-N78", "Ethos-U55", "Ethos-U65", "ML001", "ML001-PRU", "ML001-TRM", "ML002", "ML002-PRU", "ML002-TRM", "ML003", "ML003-PRU", "ML003-TRM", "ML004", "ML005", "ML006", "ML007", "ML008" ],
      "date" : 1652876559000,
      "confidentiality" : "Confidential",
      "document_id" : "ka005081:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1652876559532016677,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005081/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1652876548238,
      "syssize" : 63,
      "sysdate" : 1652876559000,
      "haslayout" : "1",
      "topparent" : "5262770",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5262770,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Machine Learning|Ethos-N|Ethos-N37", "Ethos NPUs|Ethos-N37", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N37", "Machine Learning|Ethos-N|Ethos-N57", "Ethos NPUs|Ethos-N57", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N57", "Machine Learning|Ethos-N|Ethos-N77", "Ethos NPUs|Ethos-N77", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N77", "Machine Learning|Ethos-N|Ethos-N78", "Ethos NPUs|Ethos-N78", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N78", "Machine Learning|Ethos-U|Ethos-U55", "Ethos NPUs|Ethos-U55", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55", "Machine Learning|Ethos-U|Ethos-U65", "Ethos NPUs|Ethos-U65", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U65", "Machine Learning|Ethos-U|Ethos-U Functional Model", "Machine Learning|Ethos-N|Ethos-N NPU Static Performance Analyzer" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Ethos-N", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N77", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N57", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N37", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N78", "IP Products|Processors|Machine Learning|Ethos-U", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U65", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1652876559000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005081/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005081/1-0/?lang=en",
      "modified" : 1652876539000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1652876559532016677,
      "uri" : "https://developer.arm.com/documentation/ka005081/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "I would like to understand what are the formats supported by the NPU?",
    "Uri" : "https://developer.arm.com/documentation/ka005081/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005081/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005081/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005081/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "Is it possible to have power control per core in Ethos-N78?",
    "uri" : "https://developer.arm.com/documentation/ka005080/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005080/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005080/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005080/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 340,
    "percentScore" : 41.491188,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Is it possible to have power control per core in Ethos-N78? ",
      "document_number" : "ka005080",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5262769",
      "sysurihash" : "XjzskJrKlhsXDaBd",
      "urihash" : "XjzskJrKlhsXDaBd",
      "sysuri" : "https://developer.arm.com/documentation/ka005080/1-0/en",
      "systransactionid" : 889622,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1652876488000,
      "topparentid" : 5262769,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1652876539000,
      "navigationhierarchies" : [ "5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5fbba0838e527a03a85ed217", "60368534d6f3ea0b00e84794|5fbba0838e527a03a85ed217", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5fbba0838e527a03a85ed217" ],
      "documenttype" : "html",
      "sysindexeddate" : 1652876559000,
      "permanentid" : "9746b19cd8f0ddae1679780b0627480e3907ce9d4952e59f6138ec246eee",
      "syslanguage" : [ "English" ],
      "itemid" : "6284e4fbf7d9d84d9a3aa396",
      "transactionid" : 889622,
      "title" : "Is it possible to have power control per core in Ethos-N78? ",
      "products" : [ "Ethos-N78", "ML007" ],
      "date" : 1652876559000,
      "confidentiality" : "Confidential",
      "document_id" : "ka005080:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1652876559436111571,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005080/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1652876558022,
      "syssize" : 63,
      "sysdate" : 1652876559000,
      "haslayout" : "1",
      "topparent" : "5262769",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5262769,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Machine Learning|Ethos-N|Ethos-N78", "Ethos NPUs|Ethos-N78", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N78" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Ethos-N", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N78", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1652876559000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005080/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005080/1-0/?lang=en",
      "modified" : 1652876539000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1652876559436111571,
      "uri" : "https://developer.arm.com/documentation/ka005080/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Is it possible to have power control per core in Ethos-N78?",
    "Uri" : "https://developer.arm.com/documentation/ka005080/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005080/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005080/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005080/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "Does Ethos-U55 need a MSC to access TrustZone system bus?",
    "uri" : "https://developer.arm.com/documentation/ka005082/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005082/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005082/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005082/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 340,
    "percentScore" : 41.491188,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Does Ethos-U55 need a MSC to access TrustZone system bus? ",
      "document_number" : "ka005082",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5262768",
      "sysurihash" : "RgIfZnðEA5FxhS8m",
      "urihash" : "RgIfZnðEA5FxhS8m",
      "sysuri" : "https://developer.arm.com/documentation/ka005082/1-0/en",
      "systransactionid" : 889622,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1652876508000,
      "topparentid" : 5262768,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1652876537000,
      "navigationhierarchies" : [ "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8", "60368534d6f3ea0b00e84794|5fae4ae0cd74e712c44971f8", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8", "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fbba0898e527a03a85ed21b", "60368534d6f3ea0b00e84794|5fbba0898e527a03a85ed21b", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fbba0898e527a03a85ed21b" ],
      "documenttype" : "html",
      "sysindexeddate" : 1652876558000,
      "permanentid" : "dbcea0b8831ab3df07bc0c165559aa818bc1915952b237d50c334308fde8",
      "syslanguage" : [ "English" ],
      "itemid" : "6284e4f9f7d9d84d9a3aa392",
      "transactionid" : 889622,
      "title" : "Does Ethos-U55 need a MSC to access TrustZone system bus? ",
      "products" : [ "Ethos-U55", "Ethos-U65", "ML004", "ML006" ],
      "date" : 1652876558000,
      "confidentiality" : "Confidential",
      "document_id" : "ka005082:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1652876558841237110,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005082/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1652876544233,
      "syssize" : 63,
      "sysdate" : 1652876558000,
      "haslayout" : "1",
      "topparent" : "5262768",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5262768,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Machine Learning|Ethos-U|Ethos-U55", "Ethos NPUs|Ethos-U55", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55", "Machine Learning|Ethos-U|Ethos-U65", "Ethos NPUs|Ethos-U65", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U65" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Ethos-U", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U65", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1652876558000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005082/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005082/1-0/?lang=en",
      "modified" : 1652876537000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1652876558841237110,
      "uri" : "https://developer.arm.com/documentation/ka005082/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Does Ethos-U55 need a MSC to access TrustZone system bus?",
    "Uri" : "https://developer.arm.com/documentation/ka005082/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005082/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005082/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005082/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "How do I program a multi-chip ring-based CTI network?",
    "uri" : "https://developer.arm.com/documentation/ka005128/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005128/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005128/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005128/1-0/en",
    "excerpt" : "This is the same as the first step. ... Figure 3: CTI connectivity and channel programming that avoids uncontrolled feedback ... How do I program a multi-chip ring-based CTI network? KBA",
    "firstSentences" : "Article ID: KA005128 Applies To: CoreSight SoC-600 Confidentiality: Customer Non-confidential Summary This article will explain the programming required for the multi-chip ring-based CTI ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 340,
    "percentScore" : 41.491188,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "How do I program a multi-chip ring-based CTI network? ",
      "document_number" : "ka005128",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5319138",
      "sysurihash" : "vuz18ZñA8uzCIYAl",
      "urihash" : "vuz18ZñA8uzCIYAl",
      "sysuri" : "https://developer.arm.com/documentation/ka005128/1-0/en",
      "systransactionid" : 942513,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1660319172000,
      "topparentid" : 5319138,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1660319244000,
      "sysconcepts" : "connectivity ; CTI ; topology ; cross-chip ; uncontrolled feedback ; CTIOUTEN programming ; chips ; channels ; nCTIOUTEN1 ; chip-to-chip CTIs ; cross-triggering network ; limitation ; CoreSight SoC ; chip-by-chip basis",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
      "concepts" : "connectivity ; CTI ; topology ; cross-chip ; uncontrolled feedback ; CTIOUTEN programming ; chips ; channels ; nCTIOUTEN1 ; chip-to-chip CTIs ; cross-triggering network ; limitation ; CoreSight SoC ; chip-by-chip basis",
      "documenttype" : "html",
      "sysindexeddate" : 1660319267000,
      "permanentid" : "38861675fa8a26d96252cebf33ddc1e1a68164c264fd8722d0242096d92f",
      "syslanguage" : [ "English" ],
      "itemid" : "62f6760ce95b0a633aff8917",
      "transactionid" : 942513,
      "title" : "How do I program a multi-chip ring-based CTI network? ",
      "products" : [ "CoreSight SoC-600", "TM200", "TM200-GRP", "TM250", "TM250-PRU", "TM250-TRM", "ZB725", "ZB726" ],
      "date" : 1660319267000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka005128:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1660319267904609122,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 5147,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005128/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1660319252867,
      "syssize" : 5147,
      "sysdate" : 1660319267000,
      "haslayout" : "1",
      "topparent" : "5319138",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5319138,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 259,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "Architectures|CPU Architecture|Debug Visibility and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1660319267000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005128/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005128/1-0/?lang=en",
      "modified" : 1660319244000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1660319267904609122,
      "uri" : "https://developer.arm.com/documentation/ka005128/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How do I program a multi-chip ring-based CTI network?",
    "Uri" : "https://developer.arm.com/documentation/ka005128/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005128/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005128/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005128/1-0/en",
    "Excerpt" : "This is the same as the first step. ... Figure 3: CTI connectivity and channel programming that avoids uncontrolled feedback ... How do I program a multi-chip ring-based CTI network? KBA",
    "FirstSentences" : "Article ID: KA005128 Applies To: CoreSight SoC-600 Confidentiality: Customer Non-confidential Summary This article will explain the programming required for the multi-chip ring-based CTI ..."
  }, {
    "title" : "How to select a cross-triggering topology for a multi-chip system?",
    "uri" : "https://developer.arm.com/documentation/ka005105/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005105/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005105/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005105/1-0/en",
    "excerpt" : "There is also a risk of creating an uncontrolled feedback loop if the CTI interfaces ... Topology 3: Chained CTM reduced channel interface multi-chip topology A topology that directly ... KBA",
    "firstSentences" : "Article ID: KA005105 Applies To: CoreSight SoC-600 Confidentiality: Customer Non-confidential Summary Debug support for multi-chip systems has some unique considerations. In particular, cross- ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 340,
    "percentScore" : 41.491188,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "How to select a cross-triggering topology for a multi-chip system? ",
      "document_number" : "ka005105",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5319137",
      "sysurihash" : "71IkFjwlo8uWAsHP",
      "urihash" : "71IkFjwlo8uWAsHP",
      "sysuri" : "https://developer.arm.com/documentation/ka005105/1-0/en",
      "systransactionid" : 942499,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1660318811000,
      "topparentid" : 5319137,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1660318879000,
      "sysconcepts" : "CoreSight SoC ; inter-chip wiring ; channels ; multi-chip system ; broadcasting ; pressures ; feedback ; concerns ; programming complexity ; cross trigger ; Architecture Specification ; hardware resiliency ; tools easier",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
      "concepts" : "CoreSight SoC ; inter-chip wiring ; channels ; multi-chip system ; broadcasting ; pressures ; feedback ; concerns ; programming complexity ; cross trigger ; Architecture Specification ; hardware resiliency ; tools easier",
      "documenttype" : "html",
      "sysindexeddate" : 1660318893000,
      "permanentid" : "d0151e6dcc2c3d05fa991aa2a47ae5887b4a81f02dad64685f956803f43a",
      "syslanguage" : [ "English" ],
      "itemid" : "62f6749fe95b0a633aff890a",
      "transactionid" : 942499,
      "title" : "How to select a cross-triggering topology for a multi-chip system? ",
      "products" : [ "CoreSight SoC-600", "TM200", "TM200-GRP", "TM250", "TM250-PRU", "TM250-TRM", "ZB725", "ZB726" ],
      "date" : 1660318893000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka005105:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1660318893231004378,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 7624,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005105/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1660318887572,
      "syssize" : 7624,
      "sysdate" : 1660318893000,
      "haslayout" : "1",
      "topparent" : "5319137",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5319137,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 302,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "Architectures|CPU Architecture|Debug Visibility and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1660318893000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005105/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005105/1-0/?lang=en",
      "modified" : 1660318879000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1660318893231004378,
      "uri" : "https://developer.arm.com/documentation/ka005105/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How to select a cross-triggering topology for a multi-chip system?",
    "Uri" : "https://developer.arm.com/documentation/ka005105/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005105/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005105/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005105/1-0/en",
    "Excerpt" : "There is also a risk of creating an uncontrolled feedback loop if the CTI interfaces ... Topology 3: Chained CTM reduced channel interface multi-chip topology A topology that directly ... KBA",
    "FirstSentences" : "Article ID: KA005105 Applies To: CoreSight SoC-600 Confidentiality: Customer Non-confidential Summary Debug support for multi-chip systems has some unique considerations. In particular, cross- ..."
  }, {
    "title" : "Spectre-BHB Security response updates",
    "uri" : "https://developer.arm.com/documentation/ka004995/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004995/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004995/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004995/1-0/en",
    "excerpt" : "Arm believes this effort should be shared across the Trusted Firmware community: ( ... We will update this page when those updates are available. Spectre-BHB Security response updates KBA",
    "firstSentences" : "Article ID: KA004995 Applies To: Cortex-A, Cortex-A12, Cortex-A15, Cortex-A17, Cortex-A32, Cortex-A34, Cortex-A35, Cortex-A5, Cortex-A510, Cortex-A53, Cortex-A55, Cortex-A57, Cortex-A65, Cortex- ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 340,
    "percentScore" : 41.491188,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Spectre-BHB Security response updates ",
      "document_number" : "ka004995",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5077765",
      "sysurihash" : "JiKqWmSfuZFXvFDJ",
      "urihash" : "JiKqWmSfuZFXvFDJ",
      "sysuri" : "https://developer.arm.com/documentation/ka004995/1-0/en",
      "systransactionid" : 907059,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1655918415000,
      "topparentid" : 5077765,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1655918502000,
      "sysconcepts" : "Spectre v2 ; Linux kernel ; arm ; mitigations ; Spectre-BHB ; exception entries ; performance impacts ; TF-A ; trustedfirmware ; Neoverse E1 ; attack path ; white paper ; end of life ; optimization ; vulnerabilities ; similarities",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257e", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257e", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74f0e24a5e02d07b27a7|5eec74f0e24a5e02d07b27a8", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e97e24a5e02d07b25c0|5eec6e98e24a5e02d07b25c3", "5eec6e36e24a5e02d07b2557|5eec6e97e24a5e02d07b25c0|5eec6e97e24a5e02d07b25c1", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2576", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2576", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2566", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2566", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6", "5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562", "5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17", "5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f7364ebf1097610b8102fdc", "5eec6e37e24a5e02d07b2559|5f7364ebf1097610b8102fdc", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60c9dd57237e4e09d0d3cd2b", "5eec6e37e24a5e02d07b2559|60c9dd57237e4e09d0d3cd2b", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5", "5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b257a", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b257a", "5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7", "5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7", "5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07dcd74e712c449720c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|60ed3c46237e4e09d0d3cd38", "5eec6e7de24a5e02d07b25a4|60ed3c46237e4e09d0d3cd38" ],
      "concepts" : "Spectre v2 ; Linux kernel ; arm ; mitigations ; Spectre-BHB ; exception entries ; performance impacts ; TF-A ; trustedfirmware ; Neoverse E1 ; attack path ; white paper ; end of life ; optimization ; vulnerabilities ; similarities",
      "documenttype" : "html",
      "sysindexeddate" : 1655918534000,
      "permanentid" : "75e25350c9a67894957b74be1b8c0003ed24c044e0646c0184ceb0251146",
      "syslanguage" : [ "English" ],
      "itemid" : "62b34fa6b334256d9ea8c663",
      "transactionid" : 907059,
      "title" : "Spectre-BHB Security response updates ",
      "products" : [ "AD001", "AD002", "AD007", "AD008", "AD020", "AD040", "AT395", "AT396", "AT397", "AT398", "AT400", "AT401", "AT407", "AT408", "AT490", "AT497", "AT550", "AT550-GRP", "AT551", "AT552", "AT554", "AT555", "AT556", "AT560", "AT561", "AT562", "CM000-KD-00401", "CM000-KD-00501", "CM000-KD-01901", "CMCRY-KD-00400", "CMCRY-KD-00401", "Cortex-A15", "Cortex-A17", "Cortex-A32", "Cortex-A34", "Cortex-A35", "Cortex-A5", "Cortex-A510", "Cortex-A53", "Cortex-A55", "Cortex-A57", "Cortex-A65", "Cortex-A65AE", "Cortex-A7", "Cortex-A710", "Cortex-A72", "Cortex-A73", "Cortex-A75", "Cortex-A76", "Cortex-A76AE", "Cortex-A77", "Cortex-A78", "Cortex-A78AE", "Cortex-A78C", "Cortex-A8", "Cortex-A9", "DynamIQ Shared Unit", "DynamIQ Shared Unit 110", "FM014", "FM016", "FM069", "FM070", "FP026", "FP030", "FR128", "FR129", "FR173", "FR174", "GF37MH003", "GF37MH003-MUL", "GF37MH003-PVT", "GF37MH003-SUL", "GF37MH003-SVC", "GF37MH003-VRL", "GF37MH004", "GF37MH004-MUL", "GF37MH004-PVT", "GF37MH004-SUL", "GF37MH004-SVC", "GF37MH004-VRL", "GF37MH005", "GF37MH005-MUL", "GF37MH005-PVT", "GF37MH005-SUL", "GF37MH005-SVC", "GF37MH005-VRL", "KLMKT-QS-00044", "MP004", "MP005", "MP006", "MP007", "MP008", "MP008-GRP", "MP009", "MP010", "MP011", "MP012", "MP016", "MP017", "MP019", "MP020", "MP020-GRP", "MP021", "MP022", "MP023", "MP027", "MP030", "MP030-GRP", "MP031", "MP031-GRP", "MP032", "MP035", "MP036", "MP038", "MP048", "MP049", "MP050", "MP050-SAC", "MP050-SAC-S+M", "MP051", "MP052", "MP053", "MP054", "MP055", "MP056", "MP056-GRP", "MP057", "MP058", "MP058-SAC-S+M", "MP059", "MP060", "MP060-GRP", "MP061", "MP061-GRP", "MP062", "MP063", "MP063-GRP", "MP064", "MP064-GRP", "MP065", "MP066", "MP066-GRP", "MP067", "MP067-GRP", "MP068", "MP069", "MP070", "MP071", "MP072", "MP073", "MP074", "MP074-PRU", "MP074-TRM", "MP075", "MP075-PRU", "MP075-TRM", "MP076", "MP079", "MP080", "MP081", "MP082", "MP082-PRU", "MP082-TRM", "MP083", "MP083-PRU", "MP083-TRM", "MP085", "MP085-GRP", "MP086", "MP086-GRP", "MP087", "MP087-GRP", "MP089", "MP090", "MP091", "MP093", "MP094", "MP095", "MP095-PRU", "MP095-TRM", "MP096", "MP096-PRU", "MP096-TRM", "MP097", "MP097-PRU", "MP097-TRM", "MP099", "MP102", "MP102-PRU", "MP102-TRM", "MP103", "MP103-PRU", "MP103-TRM", "MP104", "MP105", "MP108", "MP111", "MP117", "MP124", "MP124-PRU", "MP124-SAC", "MP124-SAC-S+M", "MP124-TRM", "MP125", "MP125-PRU", "MP125-TRM", "MP127", "MP127-PRU", "MP127-TRM", "MP128", "MP135", "MP154", "MP155", "MP164", "MSI-0342A", "MSI-0342B", "MSI-0343A", "Neoverse E1", "Neoverse N1", "Neoverse N2", "Neoverse Performance", "Neoverse V1", "SE35MH003", "SE35MH003-MUL", "SE35MH003-PVT", "SE35MH003-SUL", "SE35MH003-SVC", "SE35MH003-VRL", "SE35MH004", "SE35MH004-MUL", "SE35MH004-PVT", "SE35MH004-SUL", "SE35MH004-SVC", "SE35MH004-VRL", "SE35MH005", "SE35MH005-MUL", "SE35MH005-PVT", "SE35MH005-SUL", "SE35MH005-SVC", "SE35MH005-VRL", "SE35PA005", "SE35PA005-EVK", "SE35PA005-MUL", "SE35PA005-SUL", "SE35PA005-SVC", "SE38MH009", "SE38MH009-EVL", "SE38MH009-MAS", "SE38MH009-MUL", "SE38MH009-PVT", "SE38MH009-SUL", "SE38MH009-SVC", "SE38MH009-VRL", "SE38MH010", "SE38MH010-EVL", "SE38MH010-MAS", "SE38MH010-MUL", "SE38MH010-PVT", "SE38MH010-SUL", "SE38MH010-SVC", "SE38MH010-VRL", "SE38MH011", "SE38MH011-EVL", "SE38MH011-MAS", "SE38MH011-MUL", "SE38MH011-PVT", "SE38MH011-SUL", "SE38MH011-SVC", "SE38MH011-VRL", "SE39MH012", "SE39MH012-EVL", "SE39MH012-MAS", "SE39MH012-MUL", "SE39MH012-PVT", "SE39MH012-SUL", "SE39MH012-SVC", "SE39MH012-VRL", "SE39MH013", "SE39MH013-EVL", "SE39MH013-MAS", "SE39MH013-MUL", "SE39MH013-PVT", "SE39MH013-SUL", "SE39MH013-SVC", "SE39MH013-VRL", "SE39MH014", "SE39MH014-EVL", "SE39MH014-MAS", "SE39MH014-MUL", "SE39MH014-PVT", "SE39MH014-SUL", "SE39MH014-SVC", "SE39MH014-VRL", "SE40MH003", "SE40MH003-MUL", "SE40MH003-PVT", "SE40MH003-SUL", "SE40MH003-SVC", "SE40MH003-VRL", "SE40MH004", "SE40MH004-MUL", "SE40MH004-PVT", "SE40MH004-SUL", "SE40MH004-SVC", "SE40MH004-VRL", "SE40MH007", "SE40MH007-MUL", "SE40MH007-PVT", "SE40MH007-SUL", "SE40MH007-SVC", "SE40MH007-VRL", "SE40MH045", "SE40MH045-MUL", "SE40MH045-PVT", "SE40MH045-SUL", "SE40MH045-SVC", "SE40MH045-VRL", "TS75MH030", "TS75MH030-ESN", "TS75MH030-MUL", "TS75MH030-PVT", "TS75MH030-SUL", "TS75MH030-SVC", "TS75MH030-VRL", "TS75MH031", "TS75MH031-ESN", "TS75MH031-MUL", "TS75MH031-PVT", "TS75MH031-SUL", "TS75MH031-SVC", "TS75MH031-VRL", "TS75MH032", "TS75MH032-ESN", "TS75MH032-MUL", "TS75MH032-PVT", "TS75MH032-SUL", "TS75MH032-SVC", "TS75MH032-VRL", "V2M-N1SDP-0342A", "V2M-N1SDP-0343A", "ZA076", "ZA077", "ZA640", "ZA644", "ZA645", "ZA664", "ZA665", "ZA666", "ZA708", "ZA709", "ZA710", "ZA711", "ZA775", "ZA776", "ZA802", "ZA803", "ZA804", "ZA819", "ZA820", "ZA829", "ZA830", "ZA831", "ZA832", "ZA833", "ZA834", "ZA835", "ZA836", "ZA848", "ZA849", "ZA850", "ZA851", "ZA852", "ZA882", "ZA883", "ZA887", "ZA888", "ZA895", "ZA897", "ZA899", "ZA900", "ZA901", "ZA903", "ZA922", "ZA923", "ZA928", "ZA934", "ZA935", "ZA936", "ZA937", "ZA938", "ZA951", "ZA988", "ZA989", "ZA999", "ZB000", "ZB001", "ZB002", "ZB013", "ZB115", "ZB116", "ZB133", "ZB139", "ZB140", "ZB142", "ZB143", "ZB144", "ZB148", "ZB160", "ZB161", "ZB162", "ZB163", "ZB164", "ZB165", "ZB201", "ZB202", "ZB203", "ZB204", "ZB205", "ZB206", "ZB207", "ZB208", "ZB209", "ZB210", "ZB214", "ZB278", "ZB279", "ZB280", "ZB283", "ZB284", "ZB285", "ZB286", "ZB305", "ZB322", "ZB330", "ZB360", "ZB361", "ZB362", "ZB363", "ZB402", "ZB403", "ZB405", "ZB406", "ZB408", "ZB409", "ZB410", "ZB411", "ZB412", "ZB413", "ZB415", "ZB422", "ZB423", "ZB424", "ZB425", "ZB426", "ZB427", "ZB509", "ZB517", "ZB518", "ZB550", "ZB551", "ZB552", "ZB553", "ZB554", "ZB555", "ZB556", "ZB557", "ZB558", "ZB577", "ZB578", "ZB579", "ZB580", "ZB692", "ZB693", "ZB695", "ZB696", "ZB698", "ZB699", "ZB700", "ZB701", "ZB702", "ZB703", "ZB704", "ZB705", "ZB706", "ZB707", "ZB708", "ZB709", "ZB710", "ZB711", "ZB712", "ZB713", "ZB714", "ZB715", "ZB716", "ZB717", "ZB718", "ZB719", "ZB720", "ZB721", "ZB722", "ZB723", "ZB724", "ZB749", "ZB750", "ZB751", "ZB752", "ZB804", "ZB810", "ZB813", "ZB814", "ZB816", "ZB891", "ZB892" ],
      "date" : 1655918534000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka004995:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1655918534586995930,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 4200,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004995/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1655918517463,
      "syssize" : 4200,
      "sysdate" : 1655918534000,
      "haslayout" : "1",
      "topparent" : "5077765",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5077765,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 283,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A75", "Cortex-A|Cortex-A75", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "Cortex-A|DynamIQ Shared Unit", "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9", "IP Products|Processors|Cortex-A|Cortex-A8", "Cortex-A|Cortex-A8", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics", "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5", "IP Products|DesignStart|Pro", "IP Products|DesignStart|Eval", "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7", "IP Products|Processors|Cortex-A|Cortex-A15", "Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-A|Cortex-A17", "Cortex-A|Cortex-A17", "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32", "IP Products|Processors|Cortex-A|Cortex-A34", "Cortex-A|Cortex-A34", "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35", "IP Products|Processors|Cortex-A|Cortex-A510", "Cortex-A|Cortex-A510", "IP Products|Processors|Cortex-A|Cortex-A53", "Cortex-A|Cortex-A53", "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55", "IP Products|Processors|Cortex-A|Cortex-A57", "Cortex-A|Cortex-A57", "IP Products|Processors|Cortex-A|Cortex-A65", "Cortex-A|Cortex-A65", "IP Products|Processors|Cortex-A|Cortex-A65AE", "Cortex-A|Cortex-A65AE", "IP Products|Processors|Cortex-A|Cortex-A710", "Cortex-A|Cortex-A710", "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72", "IP Products|Processors|Cortex-A|Cortex-A73", "Cortex-A|Cortex-A73", "IP Products|Processors|Cortex-A|Cortex-A76", "Cortex-A|Cortex-A76", "IP Products|Processors|Cortex-A|Cortex-A76AE", "Cortex-A|Cortex-A76AE", "IP Products|Processors|Cortex-A|Cortex-A77", "Cortex-A|Cortex-A77", "IP Products|Processors|Cortex-A|Cortex-A78", "Cortex-A|Cortex-A78", "IP Products|Processors|Cortex-A|Cortex-A78AE", "Cortex-A|Cortex-A78AE", "IP Products|Processors|Cortex-A|Cortex-A78C", "Cortex-A|Cortex-A78C", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit 110", "Cortex-A|DynamIQ Shared Unit 110", "IP Products|Processors|Neoverse|Neoverse N1", "Neoverse|Neoverse N1", "IP Products|Processors|Cortex-A|Cortex-A12", "Cortex-A|Cortex-A12", "Neoverse|Neoverse V1", "IP Products|Processors|Neoverse|Neoverse V1", "IP Products|Processors|Neoverse|Neoverse E1", "Neoverse|Neoverse E1", "Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse Performance", "Neoverse|Neoverse Performance" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A77", "IP Products|Processors|Cortex-A|Cortex-A76AE", "IP Products|Processors|Cortex-A|Cortex-A76", "IP Products|Processors|Cortex-A|Cortex-A75", "IP Products|Processors|Cortex-A|Cortex-A73", "IP Products|Processors|Cortex-A|Cortex-A72", "IP Products|Processors|Cortex-A|Cortex-A65AE", "IP Products|Processors|Cortex-A|Cortex-A65", "IP Products|Processors|Cortex-A|Cortex-A57", "IP Products|Processors|Cortex-A|Cortex-A55", "IP Products|Processors|Cortex-A|Cortex-A53", "IP Products|Processors|Cortex-A|Cortex-A35", "IP Products|Processors|Cortex-A|Cortex-A34", "IP Products|Processors|Cortex-A|Cortex-A32", "IP Products|Processors|Cortex-A|Cortex-A17", "IP Products|Processors|Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-A|Cortex-A12", "IP Products|Processors|Cortex-A|Cortex-A9", "IP Products|Processors|Cortex-A|Cortex-A8", "IP Products|Processors|Cortex-A|Cortex-A7", "IP Products|Processors|Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "IP Products|Processors|Cortex-A|Cortex-A78", "IP Products|Processors|Cortex-A|Cortex-A78AE", "IP Products|Processors|Cortex-A|Cortex-A78C", "IP Products|Processors|Cortex-A|Cortex-A710", "IP Products|Processors|Cortex-A|Cortex-A510", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit 110", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N1", "IP Products|Processors|Neoverse|Neoverse E1", "IP Products|Processors|Neoverse|Neoverse V1", "IP Products|Processors|Neoverse|Neoverse N2", "IP Products|Processors|Neoverse|Neoverse Performance", "IP Products|DesignStart", "IP Products|DesignStart|Eval", "IP Products|DesignStart|Pro", "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Helium", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics" ],
      "document_revision" : "8",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1655918534000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004995/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004995/1-0/?lang=en",
      "modified" : 1655918502000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1655918534586995930,
      "uri" : "https://developer.arm.com/documentation/ka004995/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Spectre-BHB Security response updates",
    "Uri" : "https://developer.arm.com/documentation/ka004995/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004995/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004995/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004995/1-0/en",
    "Excerpt" : "Arm believes this effort should be shared across the Trusted Firmware community: ( ... We will update this page when those updates are available. Spectre-BHB Security response updates KBA",
    "FirstSentences" : "Article ID: KA004995 Applies To: Cortex-A, Cortex-A12, Cortex-A15, Cortex-A17, Cortex-A32, Cortex-A34, Cortex-A35, Cortex-A5, Cortex-A510, Cortex-A53, Cortex-A55, Cortex-A57, Cortex-A65, Cortex- ..."
  }, {
    "title" : "How to run legacy vectors on Mali GPUs?",
    "uri" : "https://developer.arm.com/documentation/ka005044/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005044/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005044/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005044/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 340,
    "percentScore" : 41.491188,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "How to run legacy vectors on Mali GPUs? ",
      "document_number" : "ka005044",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5277752",
      "sysurihash" : "lUB0k6gFk7Xoq78Q",
      "urihash" : "lUB0k6gFk7Xoq78Q",
      "sysuri" : "https://developer.arm.com/documentation/ka005044/1-0/en",
      "systransactionid" : 900920,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1654864850000,
      "topparentid" : 5277752,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1654864936000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25da", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25da", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25dc", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25dc", "5eec7371e24a5e02d07b2752|5eec751be24a5e02d07b27aa|5eec751ce24a5e02d07b27af", "5fa5809d8e527a03a85ed1f7|5eec751ce24a5e02d07b27af", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25e0", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25e0", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d4", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d4", "5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d4", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d6", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d6", "5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d6", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6ea9e24a5e02d07b25d8", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6ea9e24a5e02d07b25d8", "5eec6e99e24a5e02d07b25cf|5eec6ea9e24a5e02d07b25d8", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25de", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25de", "5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25de", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60b9f930237e4e09d0d3cd25", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60b9f930237e4e09d0d3cd25", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d2", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d2", "5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d2", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60b9f915237e4e09d0d3cd24", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60b9f915237e4e09d0d3cd24", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60b9f8ff237e4e09d0d3cd23", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|60b9f8ff237e4e09d0d3cd23" ],
      "documenttype" : "html",
      "sysindexeddate" : 1654864996000,
      "permanentid" : "e4e2bada68c19a4f7831e5938c6069763db0f617d7228209c82fd5ccdf11",
      "syslanguage" : [ "English" ],
      "itemid" : "62a33c2831ea212bb662338a",
      "transactionid" : 900920,
      "title" : "How to run legacy vectors on Mali GPUs? ",
      "products" : [ "BX8110032", "BX9090032", "BX90900MT", "BX909IMIM", "BX909IMMT", "BX9100006", "BX91000MT", "BX910IMIM", "BX910IMMT", "BX9110032", "BX91100MT", "BX911IMIM", "BX911IMMT", "BX9120020", "BX912IMIM", "BX9130004", "BX913IMIM", "BX9140002", "Mali-G31 GPU", "Mali-G51 GPU", "Mali-G52 GPU", "Mali-G57 GPU", "Mali-G68 GPU", "Mali-G71 GPU", "Mali-G72 GPU", "Mali-G76 GPU", "Mali-G77 GPU", "Mali-G78 GPU", "Mali-G78AE GPU", "VX9150020", "VX915IMIM", "VX915IMIM-PRU", "VX915IMIM-TRM", "VX915X501", "VX915X501-PRU", "VX915X501-TRM", "VX915X504", "VX915X504-PRU", "VX915X504-TRM", "VX915X599", "VX915X599-PRU", "VX915X599-TRM", "VX9160004", "VX91600MT", "VX916IMIM", "ZB933-GRP", "ZB936-GRP", "ZB937-GRP", "ZB940-GRP" ],
      "date" : 1654864996000,
      "confidentiality" : "Confidential",
      "document_id" : "ka005044:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1654864996103170907,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005044/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1654864954226,
      "syssize" : 63,
      "sysdate" : 1654864996000,
      "haslayout" : "1",
      "topparent" : "5277752",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5277752,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "Architectures|Media Architectures|Transaction Elimination", "Visual|Transaction Elimination", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G51 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G51 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G76 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G76 GPU", "Mali GPUs|Mali-G76 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G52 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G52 GPU", "Mali GPUs|Mali-G52 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G31 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G31 GPU", "Mali GPUs|Mali-G31 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G57 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G57 GPU", "Mali GPUs|Mali-G57 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G68 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G68 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G77 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G77 GPU", "Mali GPUs|Mali-G77 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G78 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G78 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G78AE GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G78AE GPU" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G77 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G76 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G52 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G31 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G57 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G51 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G78AE GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G78 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G68 GPU", "Architectures", "Architectures|Media Architectures", "Architectures|Media Architectures|Transaction Elimination" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1654864996000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005044/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005044/1-0/?lang=en",
      "modified" : 1654864936000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1654864996103170907,
      "uri" : "https://developer.arm.com/documentation/ka005044/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How to run legacy vectors on Mali GPUs?",
    "Uri" : "https://developer.arm.com/documentation/ka005044/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005044/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005044/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005044/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "How does Ethos-U55 clear the memories when reset happens?",
    "uri" : "https://developer.arm.com/documentation/ka005127/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005127/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005127/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005127/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 340,
    "percentScore" : 41.491188,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "How does Ethos-U55 clear the memories when reset happens? ",
      "document_number" : "ka005127",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5297127",
      "sysurihash" : "GTGcdTb9igPzd9QB",
      "urihash" : "GTGcdTb9igPzd9QB",
      "sysuri" : "https://developer.arm.com/documentation/ka005127/1-0/en",
      "systransactionid" : 914516,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1657206106000,
      "topparentid" : 5297127,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1657206155000,
      "navigationhierarchies" : [ "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8", "60368534d6f3ea0b00e84794|5fae4ae0cd74e712c44971f8", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8" ],
      "documenttype" : "html",
      "sysindexeddate" : 1657206173000,
      "permanentid" : "91153d1ed7fd1a7a6684d0f6281212d1ec59d278748659ef4e4b4986cce4",
      "syslanguage" : [ "English" ],
      "itemid" : "62c6f58bb334256d9ea8e4b3",
      "transactionid" : 914516,
      "title" : "How does Ethos-U55 clear the memories when reset happens? ",
      "products" : [ "Ethos-U55", "ML004" ],
      "date" : 1657206173000,
      "confidentiality" : "Confidential",
      "document_id" : "ka005127:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1657206173049838544,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005127/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1657206168695,
      "syssize" : 63,
      "sysdate" : 1657206173000,
      "haslayout" : "1",
      "topparent" : "5297127",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5297127,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Machine Learning|Ethos-U|Ethos-U55", "Ethos NPUs|Ethos-U55", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Ethos-U", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1657206173000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005127/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005127/1-0/?lang=en",
      "modified" : 1657206155000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1657206173049838544,
      "uri" : "https://developer.arm.com/documentation/ka005127/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How does Ethos-U55 clear the memories when reset happens?",
    "Uri" : "https://developer.arm.com/documentation/ka005127/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005127/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005127/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005127/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "Can I use the DFTRAMHOLD signal for scan shift and a test-mode signal?",
    "uri" : "https://developer.arm.com/documentation/ka005126/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005126/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005126/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005126/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 340,
    "percentScore" : 41.491188,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Can I use the DFTRAMHOLD signal for scan shift and a test-mode signal? ",
      "document_number" : "ka005126",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5297123",
      "sysurihash" : "BLa7pVzChO7Ujh8H",
      "urihash" : "BLa7pVzChO7Ujh8H",
      "sysuri" : "https://developer.arm.com/documentation/ka005126/1-0/en",
      "systransactionid" : 914502,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1657204721000,
      "topparentid" : 5297123,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1657204793000,
      "navigationhierarchies" : [ "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8", "60368534d6f3ea0b00e84794|5fae4ae0cd74e712c44971f8", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8" ],
      "documenttype" : "html",
      "sysindexeddate" : 1657204839000,
      "permanentid" : "d6d0af7c601fb8dc70e5f04c247536efba78821d11b4e1142f193937c409",
      "syslanguage" : [ "English" ],
      "itemid" : "62c6f039b334256d9ea8e4b1",
      "transactionid" : 914502,
      "title" : "Can I use the DFTRAMHOLD signal for scan shift and a test-mode signal? ",
      "products" : [ "Ethos-U55", "ML004" ],
      "date" : 1657204839000,
      "confidentiality" : "Confidential",
      "document_id" : "ka005126:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1657204839651775901,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005126/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1657204836760,
      "syssize" : 63,
      "sysdate" : 1657204839000,
      "haslayout" : "1",
      "topparent" : "5297123",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5297123,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Machine Learning|Ethos-U|Ethos-U55", "Ethos NPUs|Ethos-U55", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Ethos-U", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "2",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1657204839000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005126/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005126/1-0/?lang=en",
      "modified" : 1657204793000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1657204839651775901,
      "uri" : "https://developer.arm.com/documentation/ka005126/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Can I use the DFTRAMHOLD signal for scan shift and a test-mode signal?",
    "Uri" : "https://developer.arm.com/documentation/ka005126/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005126/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005126/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005126/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "Porting to 64-bit Arm",
    "uri" : "https://developer.arm.com/documentation/102902/0100/en",
    "printableUri" : "https://developer.arm.com/documentation/102902/0100/en",
    "clickUri" : "https://developer.arm.com/documentation/102902/0100/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102902/0100/en",
    "excerpt" : "Porting to 64-bit Arm This document is only available in a PDF version. Click Download to view. Porting to 64-bit Arm 64-bitPorting",
    "firstSentences" : "Porting to 64-bit Arm This document is only available in a PDF version. Click Download to view. Porting to 64-bit Arm 64-bitPorting",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 340,
    "percentScore" : 41.491188,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Porting to 64-bit Arm",
      "uri" : "https://developer.arm.com/documentation/102902/0100/en/pdf/Porting_to_ARM_64_bit_v4.pdf",
      "printableUri" : "https://developer.arm.com/documentation/102902/0100/en/pdf/Porting_to_ARM_64_bit_v4.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/623c6f533b9f553dde8fd8ee",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102902/0100/en/pdf/Porting_to_ARM_64_bit_v4.pdf",
      "excerpt" : "The A64 instruction set, defined in AArch64, has been designed from the ground up as a ... What you’ll find. ... However, it is expected to be included in all but a very few parts targeted at ...",
      "firstSentences" : "Porting to 64-bit Arm – White Paper Chris Shore, Arm July 2014 Introduction Why 64-bit? It seems that is a question with many answers! For some, it will be the need to address more than 4GB of ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 340,
      "percentScore" : 41.491188,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Porting to 64-bit Arm",
        "uri" : "https://developer.arm.com/documentation/102902/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102902/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102902/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102902/0100/en",
        "excerpt" : "Porting to 64-bit Arm This document is only available in a PDF version. Click Download to view. Porting to 64-bit Arm 64-bitPorting",
        "firstSentences" : "Porting to 64-bit Arm This document is only available in a PDF version. Click Download to view. Porting to 64-bit Arm 64-bitPorting",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Porting to 64-bit Arm ",
          "document_number" : "102902",
          "document_version" : "0100",
          "content_type" : "White Paper",
          "systopparent" : "5113195",
          "sysurihash" : "tRdQ6ffh7xVobfs6",
          "urihash" : "tRdQ6ffh7xVobfs6",
          "sysuri" : "https://developer.arm.com/documentation/102902/0100/en",
          "systransactionid" : 864202,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.75,
          "published" : 1648080000000,
          "topparentid" : 5113195,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1648127826000,
          "sysconcepts" : "Porting",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
          "concepts" : "Porting",
          "documenttype" : "html",
          "contentformat" : "PDFOnly",
          "sysindexeddate" : 1649145871000,
          "permanentid" : "fdf0e375042f67acb57eb264cf4539f73931544615fea95690a59763ca9c",
          "syslanguage" : [ "English" ],
          "itemid" : "623c6f523b9f553dde8fd8ec",
          "transactionid" : 864202,
          "title" : "Porting to 64-bit Arm ",
          "products" : [ "Armv8-A" ],
          "date" : 1649145871000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Android", "64-bit", "AArch64", "Armv8", "Porting" ],
          "document_id" : "102902:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers", "Software Developers" ],
          "audience" : [ "Application Developers", "Software Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649145871313331515,
          "navigationhierarchiescontenttype" : "White Paper",
          "size" : 131,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102902/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145637202,
          "syssize" : 131,
          "sysdate" : 1649145871000,
          "haslayout" : "1",
          "topparent" : "5113195",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5113195,
          "navigationhierarchiescategories" : [ "Cloud to edge, Networking" ],
          "content_description" : "Read about 64- bit programming and how porting works for legacy software.",
          "wordcount" : 18,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649145871000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102902/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102902/0100/?lang=en",
          "modified" : 1648127826000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649145871313331515,
          "uri" : "https://developer.arm.com/documentation/102902/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Porting to 64-bit Arm",
        "Uri" : "https://developer.arm.com/documentation/102902/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102902/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102902/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102902/0100/en",
        "Excerpt" : "Porting to 64-bit Arm This document is only available in a PDF version. Click Download to view. Porting to 64-bit Arm 64-bitPorting",
        "FirstSentences" : "Porting to 64-bit Arm This document is only available in a PDF version. Click Download to view. Porting to 64-bit Arm 64-bitPorting"
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Porting to 64-bit Arm ",
        "document_number" : "102902",
        "document_version" : "0100",
        "content_type" : "White Paper",
        "systopparent" : "5113195",
        "sysauthor" : "Chris Shore",
        "sysurihash" : "ñxðgeðfcCBazhDWI",
        "urihash" : "ñxðgeðfcCBazhDWI",
        "sysuri" : "https://developer.arm.com/documentation/102902/0100/en/pdf/Porting_to_ARM_64_bit_v4.pdf",
        "systransactionid" : 864202,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1648080000000,
        "topparentid" : 5113195,
        "numberofpages" : 19,
        "sysconcepts" : "registers ; alignment ; data processing ; memory ; operating systems ; physical addressing ; Arm architectures ; ARMv7 ; stores ; exceptions ; execution state ; Advanced SIMD ; coprocessors ; applications ; flexibility ; interfaces",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "attachmentparentid" : 5113195,
        "parentitem" : "623c6f523b9f553dde8fd8ec",
        "concepts" : "registers ; alignment ; data processing ; memory ; operating systems ; physical addressing ; Arm architectures ; ARMv7 ; stores ; exceptions ; execution state ; Advanced SIMD ; coprocessors ; applications ; flexibility ; interfaces",
        "documenttype" : "pdf",
        "isattachment" : "5113195",
        "sysindexeddate" : 1649145871000,
        "permanentid" : "8a7a37cf842e87ae733cfb6411f2a9c2c81f5a50eafbcf2d8e543984e916",
        "syslanguage" : [ "English" ],
        "itemid" : "623c6f533b9f553dde8fd8ee",
        "transactionid" : 864202,
        "title" : "Porting to 64-bit Arm ",
        "date" : 1649145871000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102902:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers", "Software Developers" ],
        "audience" : [ "Application Developers", "Software Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145871067803632,
        "sysisattachment" : "5113195",
        "navigationhierarchiescontenttype" : "White Paper",
        "sysattachmentparentid" : 5113195,
        "size" : 614641,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/623c6f533b9f553dde8fd8ee",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145638461,
        "syssize" : 614641,
        "sysdate" : 1649145871000,
        "topparent" : "5113195",
        "author" : "Chris Shore",
        "label_version" : "1.0",
        "systopparentid" : 5113195,
        "content_description" : "Read about 64- bit programming and how porting works for legacy software.",
        "wordcount" : 1137,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145871000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/623c6f533b9f553dde8fd8ee",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145871067803632,
        "uri" : "https://developer.arm.com/documentation/102902/0100/en/pdf/Porting_to_ARM_64_bit_v4.pdf",
        "syscollection" : "default"
      },
      "Title" : "Porting to 64-bit Arm",
      "Uri" : "https://developer.arm.com/documentation/102902/0100/en/pdf/Porting_to_ARM_64_bit_v4.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/102902/0100/en/pdf/Porting_to_ARM_64_bit_v4.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/623c6f533b9f553dde8fd8ee",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102902/0100/en/pdf/Porting_to_ARM_64_bit_v4.pdf",
      "Excerpt" : "The A64 instruction set, defined in AArch64, has been designed from the ground up as a ... What you’ll find. ... However, it is expected to be included in all but a very few parts targeted at ...",
      "FirstSentences" : "Porting to 64-bit Arm – White Paper Chris Shore, Arm July 2014 Introduction Why 64-bit? It seems that is a question with many answers! For some, it will be the need to address more than 4GB of ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Porting to 64-bit Arm ",
      "document_number" : "102902",
      "document_version" : "0100",
      "content_type" : "White Paper",
      "systopparent" : "5113195",
      "sysurihash" : "tRdQ6ffh7xVobfs6",
      "urihash" : "tRdQ6ffh7xVobfs6",
      "sysuri" : "https://developer.arm.com/documentation/102902/0100/en",
      "systransactionid" : 864202,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1648080000000,
      "topparentid" : 5113195,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1648127826000,
      "sysconcepts" : "Porting",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
      "concepts" : "Porting",
      "documenttype" : "html",
      "contentformat" : "PDFOnly",
      "sysindexeddate" : 1649145871000,
      "permanentid" : "fdf0e375042f67acb57eb264cf4539f73931544615fea95690a59763ca9c",
      "syslanguage" : [ "English" ],
      "itemid" : "623c6f523b9f553dde8fd8ec",
      "transactionid" : 864202,
      "title" : "Porting to 64-bit Arm ",
      "products" : [ "Armv8-A" ],
      "date" : 1649145871000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "Android", "64-bit", "AArch64", "Armv8", "Porting" ],
      "document_id" : "102902:0100:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Application Developers", "Software Developers" ],
      "audience" : [ "Application Developers", "Software Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649145871313331515,
      "navigationhierarchiescontenttype" : "White Paper",
      "size" : 131,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102902/0100/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649145637202,
      "syssize" : 131,
      "sysdate" : 1649145871000,
      "haslayout" : "1",
      "topparent" : "5113195",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5113195,
      "navigationhierarchiescategories" : [ "Cloud to edge, Networking" ],
      "content_description" : "Read about 64- bit programming and how porting works for legacy software.",
      "wordcount" : 18,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
      "document_revision" : "01",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649145871000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102902/0100/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102902/0100/?lang=en",
      "modified" : 1648127826000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649145871313331515,
      "uri" : "https://developer.arm.com/documentation/102902/0100/en",
      "syscollection" : "default"
    },
    "Title" : "Porting to 64-bit Arm",
    "Uri" : "https://developer.arm.com/documentation/102902/0100/en",
    "PrintableUri" : "https://developer.arm.com/documentation/102902/0100/en",
    "ClickUri" : "https://developer.arm.com/documentation/102902/0100/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102902/0100/en",
    "Excerpt" : "Porting to 64-bit Arm This document is only available in a PDF version. Click Download to view. Porting to 64-bit Arm 64-bitPorting",
    "FirstSentences" : "Porting to 64-bit Arm This document is only available in a PDF version. Click Download to view. Porting to 64-bit Arm 64-bitPorting"
  }, {
    "title" : "64-bit Computing for Mobile",
    "uri" : "https://developer.arm.com/documentation/102901/0100/en",
    "printableUri" : "https://developer.arm.com/documentation/102901/0100/en",
    "clickUri" : "https://developer.arm.com/documentation/102901/0100/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102901/0100/en",
    "excerpt" : "64-bit Computing for Mobile This document is only available in a PDF version. Click Download to view.",
    "firstSentences" : "64-bit Computing for Mobile This document is only available in a PDF version. Click Download to view. 64-bit Computing for Mobile 64-bit",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 340,
    "percentScore" : 41.491188,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "64-bit Computing for Mobile",
      "uri" : "https://developer.arm.com/documentation/102901/0100/en/pdf/white-paper-clavister-arm-dts-netwall.pdf",
      "printableUri" : "https://developer.arm.com/documentation/102901/0100/en/pdf/white-paper-clavister-arm-dts-netwall.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/623c694a3b9f553dde8fd8eb",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102901/0100/en/pdf/white-paper-clavister-arm-dts-netwall.pdf",
      "excerpt" : "Ethernet Interfaces ... Support for High Availability (HA) 100V MSSP ... 100 Mbps ... 8,000 ... 50 ... 25 ... Up to 10 ... CPS or CSS ... Yes ... 500V MSSP ... 500 Mbps ... 16,000 ... 250",
      "firstSentences" : "Clavister NetWall The evolving world of intelligent devices will necessitate an architectural shift on taking data produced by the endpoints, processing and analyzing that data at several points ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 340,
      "percentScore" : 41.491188,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "64-bit Computing for Mobile",
        "uri" : "https://developer.arm.com/documentation/102901/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102901/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102901/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102901/0100/en",
        "excerpt" : "64-bit Computing for Mobile This document is only available in a PDF version. Click Download to view.",
        "firstSentences" : "64-bit Computing for Mobile This document is only available in a PDF version. Click Download to view. 64-bit Computing for Mobile 64-bit",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "64-bit Computing for Mobile ",
          "document_number" : "102901",
          "document_version" : "0100",
          "content_type" : "White Paper",
          "systopparent" : "5113179",
          "sysurihash" : "LNWðCuzjbiOhWSbe",
          "urihash" : "LNWðCuzjbiOhWSbe",
          "sysuri" : "https://developer.arm.com/documentation/102901/0100/en",
          "systransactionid" : 988370,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.75,
          "published" : 1648080000000,
          "topparentid" : 5113179,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1648126282000,
          "sysconcepts" : "Mobile",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c", "5eec6e37e24a5e02d07b2559", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559" ],
          "concepts" : "Mobile",
          "documenttype" : "html",
          "contentformat" : "PDFOnly",
          "sysindexeddate" : 1665572088000,
          "permanentid" : "31fda6e554551364092f7b579489d2cf44a7482abca2842f1bd5b6f0f6b7",
          "syslanguage" : [ "English" ],
          "itemid" : "623c694a3b9f553dde8fd8e9",
          "transactionid" : 988370,
          "title" : "64-bit Computing for Mobile ",
          "products" : [ "Armv8-A", "Cortex-A" ],
          "date" : 1665572088000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "AArch64", "Android", "64-bit", "Armv8" ],
          "document_id" : "102901:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Application Developers" ],
          "audience" : [ "Application Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1665572088660292332,
          "navigationhierarchiescontenttype" : "White Paper",
          "size" : 136,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102901/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1665572085287,
          "syssize" : 136,
          "sysdate" : 1665572088000,
          "haslayout" : "1",
          "topparent" : "5113179",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5113179,
          "navigationhierarchiescategories" : [ "Cloud to edge, Networking" ],
          "content_description" : " Learn about why the Arm 64- bit instruction set architecture (AArch64) is an important mobile device building-block for the future.",
          "wordcount" : 18,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A", "Cortex-A", "IP Products|Processors|Cortex-A" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1665572088000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102901/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102901/0100/?lang=en",
          "modified" : 1648126282000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1665572088660292332,
          "uri" : "https://developer.arm.com/documentation/102901/0100/en",
          "syscollection" : "default"
        },
        "Title" : "64-bit Computing for Mobile",
        "Uri" : "https://developer.arm.com/documentation/102901/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102901/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102901/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102901/0100/en",
        "Excerpt" : "64-bit Computing for Mobile This document is only available in a PDF version. Click Download to view.",
        "FirstSentences" : "64-bit Computing for Mobile This document is only available in a PDF version. Click Download to view. 64-bit Computing for Mobile 64-bit"
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "64-bit Computing for Mobile ",
        "document_number" : "102901",
        "document_version" : "0100",
        "content_type" : "White Paper",
        "systopparent" : "5113179",
        "sysauthor" : "Billy",
        "sysurihash" : "hYvZ9QJUOb3fvhxy",
        "urihash" : "hYvZ9QJUOb3fvhxy",
        "sysuri" : "https://developer.arm.com/documentation/102901/0100/en/pdf/white-paper-clavister-arm-dts-netwall.pdf",
        "systransactionid" : 988370,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1648080000000,
        "topparentid" : 5113179,
        "numberofpages" : 5,
        "sysconcepts" : "cloud ; hardware ; networks ; Clavister NetWall licensing ; flexibility ; secure SD-WAN ; deployments ; manageability ; registered trademarks ; throughput performance ; Next-Generation Firewalls ; infrastructures",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c", "5eec6e37e24a5e02d07b2559", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559" ],
        "attachmentparentid" : 5113179,
        "parentitem" : "623c694a3b9f553dde8fd8e9",
        "concepts" : "cloud ; hardware ; networks ; Clavister NetWall licensing ; flexibility ; secure SD-WAN ; deployments ; manageability ; registered trademarks ; throughput performance ; Next-Generation Firewalls ; infrastructures",
        "documenttype" : "pdf",
        "isattachment" : "5113179",
        "sysindexeddate" : 1665572088000,
        "permanentid" : "4b709a1f806ec2699831ccb19f0e66fd6135df19042801f4e917fd752eaa",
        "syslanguage" : [ "English" ],
        "itemid" : "623c694a3b9f553dde8fd8eb",
        "transactionid" : 988370,
        "title" : "64-bit Computing for Mobile ",
        "date" : 1665572088000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102901:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Application Developers" ],
        "audience" : [ "Application Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1665572088544496169,
        "sysisattachment" : "5113179",
        "navigationhierarchiescontenttype" : "White Paper",
        "sysattachmentparentid" : 5113179,
        "size" : 687076,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/623c694a3b9f553dde8fd8eb",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1665572086329,
        "syssize" : 687076,
        "sysdate" : 1665572088000,
        "topparent" : "5113179",
        "author" : "Billy",
        "label_version" : "1.0",
        "systopparentid" : 5113179,
        "content_description" : " Learn about why the Arm 64- bit instruction set architecture (AArch64) is an important mobile device building-block for the future.",
        "wordcount" : 634,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A", "Cortex-A", "IP Products|Processors|Cortex-A" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1665572088000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/623c694a3b9f553dde8fd8eb",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1665572088544496169,
        "uri" : "https://developer.arm.com/documentation/102901/0100/en/pdf/white-paper-clavister-arm-dts-netwall.pdf",
        "syscollection" : "default"
      },
      "Title" : "64-bit Computing for Mobile",
      "Uri" : "https://developer.arm.com/documentation/102901/0100/en/pdf/white-paper-clavister-arm-dts-netwall.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/102901/0100/en/pdf/white-paper-clavister-arm-dts-netwall.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/623c694a3b9f553dde8fd8eb",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102901/0100/en/pdf/white-paper-clavister-arm-dts-netwall.pdf",
      "Excerpt" : "Ethernet Interfaces ... Support for High Availability (HA) 100V MSSP ... 100 Mbps ... 8,000 ... 50 ... 25 ... Up to 10 ... CPS or CSS ... Yes ... 500V MSSP ... 500 Mbps ... 16,000 ... 250",
      "FirstSentences" : "Clavister NetWall The evolving world of intelligent devices will necessitate an architectural shift on taking data produced by the endpoints, processing and analyzing that data at several points ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "64-bit Computing for Mobile ",
      "document_number" : "102901",
      "document_version" : "0100",
      "content_type" : "White Paper",
      "systopparent" : "5113179",
      "sysurihash" : "LNWðCuzjbiOhWSbe",
      "urihash" : "LNWðCuzjbiOhWSbe",
      "sysuri" : "https://developer.arm.com/documentation/102901/0100/en",
      "systransactionid" : 988370,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1648080000000,
      "topparentid" : 5113179,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1648126282000,
      "sysconcepts" : "Mobile",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c", "5eec6e37e24a5e02d07b2559", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559" ],
      "concepts" : "Mobile",
      "documenttype" : "html",
      "contentformat" : "PDFOnly",
      "sysindexeddate" : 1665572088000,
      "permanentid" : "31fda6e554551364092f7b579489d2cf44a7482abca2842f1bd5b6f0f6b7",
      "syslanguage" : [ "English" ],
      "itemid" : "623c694a3b9f553dde8fd8e9",
      "transactionid" : 988370,
      "title" : "64-bit Computing for Mobile ",
      "products" : [ "Armv8-A", "Cortex-A" ],
      "date" : 1665572088000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiestopics" : [ "AArch64", "Android", "64-bit", "Armv8" ],
      "document_id" : "102901:0100:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Application Developers" ],
      "audience" : [ "Application Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1665572088660292332,
      "navigationhierarchiescontenttype" : "White Paper",
      "size" : 136,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102901/0100/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1665572085287,
      "syssize" : 136,
      "sysdate" : 1665572088000,
      "haslayout" : "1",
      "topparent" : "5113179",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5113179,
      "navigationhierarchiescategories" : [ "Cloud to edge, Networking" ],
      "content_description" : " Learn about why the Arm 64- bit instruction set architecture (AArch64) is an important mobile device building-block for the future.",
      "wordcount" : 18,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A", "Cortex-A", "IP Products|Processors|Cortex-A" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
      "document_revision" : "01",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1665572088000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102901/0100/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102901/0100/?lang=en",
      "modified" : 1648126282000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1665572088660292332,
      "uri" : "https://developer.arm.com/documentation/102901/0100/en",
      "syscollection" : "default"
    },
    "Title" : "64-bit Computing for Mobile",
    "Uri" : "https://developer.arm.com/documentation/102901/0100/en",
    "PrintableUri" : "https://developer.arm.com/documentation/102901/0100/en",
    "ClickUri" : "https://developer.arm.com/documentation/102901/0100/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102901/0100/en",
    "Excerpt" : "64-bit Computing for Mobile This document is only available in a PDF version. Click Download to view.",
    "FirstSentences" : "64-bit Computing for Mobile This document is only available in a PDF version. Click Download to view. 64-bit Computing for Mobile 64-bit"
  }, {
    "title" : "How do I read or write specific component CoreSight registers with the CoreSight SoC-600 validation environment?",
    "uri" : "https://developer.arm.com/documentation/ka005107/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka005107/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka005107/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka005107/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 340,
    "percentScore" : 41.491188,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "How do I read or write specific component CoreSight registers with the CoreSight SoC-600 validation environment? ",
      "document_number" : "ka005107",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5277384",
      "sysurihash" : "AwI6fVñef8JDWl8I",
      "urihash" : "AwI6fVñef8JDWl8I",
      "sysuri" : "https://developer.arm.com/documentation/ka005107/1-0/en",
      "systransactionid" : 900355,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1654776694000,
      "topparentid" : 5277384,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1654776757000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
      "documenttype" : "html",
      "sysindexeddate" : 1654776830000,
      "permanentid" : "d04d9b63bd542acacc487e0c200d9f62e9d1977557c043c09ecc1910d561",
      "syslanguage" : [ "English" ],
      "itemid" : "62a1e3b531ea212bb66231c3",
      "transactionid" : 900355,
      "title" : "How do I read or write specific component CoreSight registers with the CoreSight SoC-600 validation environment? ",
      "products" : [ "CoreSight SoC-600", "TM200", "TM200-GRP", "TM250", "TM250-PRU", "TM250-TRM", "ZB725", "ZB726" ],
      "date" : 1654776830000,
      "confidentiality" : "Confidential",
      "document_id" : "ka005107:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1654776830414741420,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka005107/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1654776775498,
      "syssize" : 63,
      "sysdate" : 1654776830000,
      "haslayout" : "1",
      "topparent" : "5277384",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5277384,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "Architectures|CPU Architecture|Debug Visibility and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "document_revision" : "2",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1654776830000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka005107/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka005107/1-0/?lang=en",
      "modified" : 1654776757000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1654776830414741420,
      "uri" : "https://developer.arm.com/documentation/ka005107/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How do I read or write specific component CoreSight registers with the CoreSight SoC-600 validation environment?",
    "Uri" : "https://developer.arm.com/documentation/ka005107/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka005107/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka005107/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka005107/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  } ]
}