







.version 6.4
.target sm_75
.address_size 64



.visible .entry _Z12wmma_exampleP6__halfS0_S0_iii(
.param .u64 _Z12wmma_exampleP6__halfS0_S0_iii_param_0,
.param .u64 _Z12wmma_exampleP6__halfS0_S0_iii_param_1,
.param .u64 _Z12wmma_exampleP6__halfS0_S0_iii_param_2,
.param .u32 _Z12wmma_exampleP6__halfS0_S0_iii_param_3,
.param .u32 _Z12wmma_exampleP6__halfS0_S0_iii_param_4,
.param .u32 _Z12wmma_exampleP6__halfS0_S0_iii_param_5
)
{
.reg .pred %p<10>;
.reg .b16 %rs<26>;
.reg .f32 %f<2>;
.reg .b32 %r<319>;
.reg .b64 %rd<68>;


ld.param.u64 %rd9, [_Z12wmma_exampleP6__halfS0_S0_iii_param_0];
ld.param.u64 %rd10, [_Z12wmma_exampleP6__halfS0_S0_iii_param_1];
ld.param.u32 %r101, [_Z12wmma_exampleP6__halfS0_S0_iii_param_3];
ld.param.u32 %r103, [_Z12wmma_exampleP6__halfS0_S0_iii_param_4];
ld.param.u32 %r102, [_Z12wmma_exampleP6__halfS0_S0_iii_param_5];
cvta.to.global.u64 %rd1, %rd9;
mov.u32 %r104, %ntid.x;
mov.u32 %r105, %ctaid.x;
mov.u32 %r106, %tid.x;
mad.lo.s32 %r107, %r104, %r105, %r106;
mov.u32 %r108, WARP_SZ;
div.u32 %r109, %r107, %r108;
mov.u32 %r1, %ntid.y;
mov.u32 %r2, %ctaid.y;
mov.u32 %r3, %tid.y;
mad.lo.s32 %r110, %r1, %r2, %r3;
cvta.to.global.u64 %rd2, %rd10;
mov.f32 %f1, 0f00000000;

	{ cvt.rn.f16.f32 %rs1, %f1;}


	mov.b32	%r299, {%rs1, %rs1};
shl.b32 %r5, %r109, 4;
shl.b32 %r6, %r110, 4;
setp.lt.s32	%p2, %r5, %r101;
setp.lt.s32	%p3, %r6, %r103;
and.pred %p1, %p2, %p3;
setp.lt.s32	%p4, %r102, 1;
@%p4 bra BB0_1;

cvt.s64.s32	%rd3, %r5;
mul.lo.s32 %r7, %r6, %r102;
cvt.s64.s32	%rd4, %r7;
add.s32 %r115, %r102, -1;
shr.u32 %r116, %r115, 4;
add.s32 %r8, %r116, 1;
and.b32 %r114, %r8, 3;
mov.u32 %r289, 0;
setp.eq.s32	%p5, %r114, 0;
@%p5 bra BB0_3;

setp.eq.s32	%p6, %r114, 1;
@%p6 bra BB0_5;
bra.uni BB0_6;

BB0_5:
mov.u32 %r300, %r299;
mov.u32 %r301, %r299;
mov.u32 %r302, %r299;
bra.uni BB0_13;

BB0_1:
mov.u32 %r300, %r299;
mov.u32 %r301, %r299;
mov.u32 %r302, %r299;
bra.uni BB0_27;

BB0_3:
mov.u32 %r300, %r299;
mov.u32 %r301, %r299;
mov.u32 %r302, %r299;
bra.uni BB0_16;

BB0_6:
setp.eq.s32	%p7, %r114, 2;
@%p7 bra BB0_7;
bra.uni BB0_8;

BB0_7:
mov.u32 %r300, %r299;
mov.u32 %r301, %r299;
mov.u32 %r302, %r299;
bra.uni BB0_10;

BB0_8:
mov.u32 %r289, 16;
mov.u32 %r300, %r299;
mov.u32 %r301, %r299;
mov.u32 %r302, %r299;
@!%p1 bra BB0_10;
bra.uni BB0_9;

BB0_9:
mul.wide.s32 %rd11, %r5, 2;
add.s64 %rd12, %rd1, %rd11;
wmma.load.a.sync.aligned.col.m16n16k16.global.f16 {%r119, %r120, %r121, %r122, %r123, %r124, %r125, %r126}, [%rd12], %r101;
mul.wide.s32 %rd13, %r7, 2;
add.s64 %rd14, %rd2, %rd13;
wmma.load.b.sync.aligned.col.m16n16k16.global.f16 {%r127, %r128, %r129, %r130, %r131, %r132, %r133, %r134}, [%rd14], %r102;
wmma.mma.sync.aligned.col.col.m16n16k16.f16.f16 {%r299, %r300, %r301, %r302}, {%r119, %r120, %r121, %r122, %r123, %r124, %r125, %r126}, {%r127, %r128, %r129, %r130, %r131, %r132, %r133, %r134}, {%r299, %r299, %r299, %r299};

BB0_10:
@!%p1 bra BB0_12;
bra.uni BB0_11;

BB0_11:
ld.param.u64 %rd66, [_Z12wmma_exampleP6__halfS0_S0_iii_param_1];
cvta.to.global.u64 %rd65, %rd66;
mul.lo.s32 %r135, %r289, %r101;
cvt.s64.s32	%rd15, %r135;
add.s64 %rd16, %rd15, %rd3;
shl.b64 %rd17, %rd16, 1;
add.s64 %rd18, %rd1, %rd17;
wmma.load.a.sync.aligned.col.m16n16k16.global.f16 {%r136, %r137, %r138, %r139, %r140, %r141, %r142, %r143}, [%rd18], %r101;
cvt.u64.u32	%rd19, %r289;
add.s64 %rd20, %rd19, %rd4;
shl.b64 %rd21, %rd20, 1;
add.s64 %rd22, %rd65, %rd21;
wmma.load.b.sync.aligned.col.m16n16k16.global.f16 {%r144, %r145, %r146, %r147, %r148, %r149, %r150, %r151}, [%rd22], %r102;
wmma.mma.sync.aligned.col.col.m16n16k16.f16.f16 {%r299, %r300, %r301, %r302}, {%r136, %r137, %r138, %r139, %r140, %r141, %r142, %r143}, {%r144, %r145, %r146, %r147, %r148, %r149, %r150, %r151}, {%r299, %r300, %r301, %r302};

BB0_12:
add.s32 %r289, %r289, 16;

BB0_13:
@!%p1 bra BB0_15;
bra.uni BB0_14;

BB0_14:
ld.param.u64 %rd64, [_Z12wmma_exampleP6__halfS0_S0_iii_param_1];
cvta.to.global.u64 %rd63, %rd64;
mul.lo.s32 %r152, %r289, %r101;
cvt.s64.s32	%rd23, %r152;
add.s64 %rd24, %rd23, %rd3;
shl.b64 %rd25, %rd24, 1;
add.s64 %rd26, %rd1, %rd25;
wmma.load.a.sync.aligned.col.m16n16k16.global.f16 {%r153, %r154, %r155, %r156, %r157, %r158, %r159, %r160}, [%rd26], %r101;
cvt.s64.s32	%rd27, %r289;
add.s64 %rd28, %rd27, %rd4;
shl.b64 %rd29, %rd28, 1;
add.s64 %rd30, %rd63, %rd29;
wmma.load.b.sync.aligned.col.m16n16k16.global.f16 {%r161, %r162, %r163, %r164, %r165, %r166, %r167, %r168}, [%rd30], %r102;
wmma.mma.sync.aligned.col.col.m16n16k16.f16.f16 {%r299, %r300, %r301, %r302}, {%r153, %r154, %r155, %r156, %r157, %r158, %r159, %r160}, {%r161, %r162, %r163, %r164, %r165, %r166, %r167, %r168}, {%r299, %r300, %r301, %r302};

BB0_15:
add.s32 %r289, %r289, 16;

BB0_16:
add.s32 %r250, %r102, -1;
shr.u32 %r249, %r250, 4;
add.s32 %r248, %r249, 1;
setp.lt.u32	%p8, %r248, 4;
@%p8 bra BB0_27;

mov.u32 %r254, %tid.y;
mov.u32 %r253, %ctaid.y;
mov.u32 %r252, %ntid.y;
mad.lo.s32 %r251, %r252, %r253, %r254;
ld.param.u64 %rd61, [_Z12wmma_exampleP6__halfS0_S0_iii_param_1];
cvta.to.global.u64 %rd60, %rd61;
cvt.s64.s32	%rd31, %r289;
mul.lo.s32 %r170, %r102, %r251;
shl.b32 %r171, %r170, 4;
cvt.s64.s32	%rd32, %r171;
add.s64 %rd33, %rd31, %rd32;
shl.b64 %rd34, %rd33, 1;
add.s64 %rd67, %rd60, %rd34;
add.s32 %r172, %r289, 48;
mul.lo.s32 %r293, %r101, %r172;
shl.b32 %r47, %r101, 6;
add.s32 %r173, %r289, 32;
mul.lo.s32 %r292, %r101, %r173;
mul.lo.s32 %r291, %r289, %r101;
add.s32 %r174, %r289, 16;
mul.lo.s32 %r290, %r101, %r174;

BB0_18:
@!%p1 bra BB0_20;
bra.uni BB0_19;

BB0_19:
cvt.s64.s32	%rd35, %r291;
add.s64 %rd36, %rd35, %rd3;
shl.b64 %rd37, %rd36, 1;
add.s64 %rd38, %rd1, %rd37;
wmma.load.a.sync.aligned.col.m16n16k16.global.f16 {%r175, %r176, %r177, %r178, %r179, %r180, %r181, %r182}, [%rd38], %r101;
wmma.load.b.sync.aligned.col.m16n16k16.global.f16 {%r183, %r184, %r185, %r186, %r187, %r188, %r189, %r190}, [%rd67], %r102;
wmma.mma.sync.aligned.col.col.m16n16k16.f16.f16 {%r299, %r300, %r301, %r302}, {%r175, %r176, %r177, %r178, %r179, %r180, %r181, %r182}, {%r183, %r184, %r185, %r186, %r187, %r188, %r189, %r190}, {%r299, %r300, %r301, %r302};

BB0_20:
@!%p1 bra BB0_22;
bra.uni BB0_21;

BB0_21:
cvt.s64.s32	%rd39, %r290;
add.s64 %rd40, %rd39, %rd3;
shl.b64 %rd41, %rd40, 1;
add.s64 %rd42, %rd1, %rd41;
wmma.load.a.sync.aligned.col.m16n16k16.global.f16 {%r191, %r192, %r193, %r194, %r195, %r196, %r197, %r198}, [%rd42], %r101;
add.s64 %rd43, %rd67, 32;
wmma.load.b.sync.aligned.col.m16n16k16.global.f16 {%r199, %r200, %r201, %r202, %r203, %r204, %r205, %r206}, [%rd43], %r102;
wmma.mma.sync.aligned.col.col.m16n16k16.f16.f16 {%r299, %r300, %r301, %r302}, {%r191, %r192, %r193, %r194, %r195, %r196, %r197, %r198}, {%r199, %r200, %r201, %r202, %r203, %r204, %r205, %r206}, {%r299, %r300, %r301, %r302};

BB0_22:
@!%p1 bra BB0_24;
bra.uni BB0_23;

BB0_23:
cvt.s64.s32	%rd44, %r292;
add.s64 %rd45, %rd44, %rd3;
shl.b64 %rd46, %rd45, 1;
add.s64 %rd47, %rd1, %rd46;
wmma.load.a.sync.aligned.col.m16n16k16.global.f16 {%r207, %r208, %r209, %r210, %r211, %r212, %r213, %r214}, [%rd47], %r101;
add.s64 %rd48, %rd67, 64;
wmma.load.b.sync.aligned.col.m16n16k16.global.f16 {%r215, %r216, %r217, %r218, %r219, %r220, %r221, %r222}, [%rd48], %r102;
wmma.mma.sync.aligned.col.col.m16n16k16.f16.f16 {%r299, %r300, %r301, %r302}, {%r207, %r208, %r209, %r210, %r211, %r212, %r213, %r214}, {%r215, %r216, %r217, %r218, %r219, %r220, %r221, %r222}, {%r299, %r300, %r301, %r302};

BB0_24:
@!%p1 bra BB0_26;
bra.uni BB0_25;

BB0_25:
cvt.s64.s32	%rd49, %r293;
add.s64 %rd50, %rd49, %rd3;
shl.b64 %rd51, %rd50, 1;
add.s64 %rd52, %rd1, %rd51;
wmma.load.a.sync.aligned.col.m16n16k16.global.f16 {%r223, %r224, %r225, %r226, %r227, %r228, %r229, %r230}, [%rd52], %r101;
add.s64 %rd53, %rd67, 96;
wmma.load.b.sync.aligned.col.m16n16k16.global.f16 {%r231, %r232, %r233, %r234, %r235, %r236, %r237, %r238}, [%rd53], %r102;
wmma.mma.sync.aligned.col.col.m16n16k16.f16.f16 {%r299, %r300, %r301, %r302}, {%r223, %r224, %r225, %r226, %r227, %r228, %r229, %r230}, {%r231, %r232, %r233, %r234, %r235, %r236, %r237, %r238}, {%r299, %r300, %r301, %r302};

BB0_26:
add.s32 %r293, %r293, %r47;
add.s32 %r292, %r292, %r47;
add.s32 %r291, %r291, %r47;
add.s32 %r290, %r290, %r47;
add.s32 %r289, %r289, 64;
setp.lt.s32	%p9, %r289, %r102;
add.s64 %rd67, %rd67, 128;
@%p9 bra BB0_18;

BB0_27:
@!%p1 bra BB0_29;
bra.uni BB0_28;

BB0_28:
ld.param.u64 %rd62, [_Z12wmma_exampleP6__halfS0_S0_iii_param_2];
mov.u32 %r266, %tid.y;
mov.u32 %r265, %ctaid.y;
mov.u32 %r264, %ntid.y;
mad.lo.s32 %r263, %r264, %r265, %r266;
shl.b32 %r262, %r263, 4;
mov.u32 %r261, %tid.x;
mov.u32 %r260, %ctaid.x;
mov.u32 %r259, %ntid.x;
mov.u32 %r258, WARP_SZ;
mad.lo.s32 %r257, %r259, %r260, %r261;
div.u32 %r256, %r257, %r258;
shl.b32 %r255, %r256, 4;
cvt.s64.s32	%rd54, %r255;
mul.lo.s32 %r239, %r262, %r101;
cvt.s64.s32	%rd55, %r239;
add.s64 %rd56, %rd55, %rd54;
cvta.to.global.u64 %rd57, %rd62;
shl.b64 %rd58, %rd56, 1;
add.s64 %rd59, %rd57, %rd58;
wmma.load.c.sync.aligned.col.m16n16k16.global.f16 {%r240, %r241, %r242, %r243}, [%rd59], %r101;
mov.b32	{%rs3, %rs6}, %r299;
mov.b32	{%rs4, %rs7}, %r240;

	{add.f16 %rs5,%rs6,%rs7;
}

	
	{add.f16 %rs2,%rs3,%rs4;
}

	mov.b32	%r244, {%rs2, %rs5};
mov.b32	{%rs9, %rs12}, %r300;
mov.b32	{%rs10, %rs13}, %r241;

	{add.f16 %rs11,%rs12,%rs13;
}

	
	{add.f16 %rs8,%rs9,%rs10;
}

	mov.b32	%r245, {%rs8, %rs11};
mov.b32	{%rs15, %rs18}, %r301;
mov.b32	{%rs16, %rs19}, %r242;

	{add.f16 %rs17,%rs18,%rs19;
}

	
	{add.f16 %rs14,%rs15,%rs16;
}

	mov.b32	%r246, {%rs14, %rs17};
mov.b32	{%rs21, %rs24}, %r302;
mov.b32	{%rs22, %rs25}, %r243;

	{add.f16 %rs23,%rs24,%rs25;
}

	
	{add.f16 %rs20,%rs21,%rs22;
}

	mov.b32	%r247, {%rs20, %rs23};
wmma.store.d.sync.aligned.col.m16n16k16.global.f16 [%rd59], {%r244, %r245, %r246, %r247}, %r101;

BB0_29:
ret;
}


.visible .entry _Z17convertFp32ToFp16P6__halfPfi(
.param .u64 _Z17convertFp32ToFp16P6__halfPfi_param_0,
.param .u64 _Z17convertFp32ToFp16P6__halfPfi_param_1,
.param .u32 _Z17convertFp32ToFp16P6__halfPfi_param_2
)
{
.reg .pred %p<2>;
.reg .b16 %rs<2>;
.reg .f32 %f<2>;
.reg .b32 %r<6>;
.reg .b64 %rd<5>;


ld.param.u64 %rd1, [_Z17convertFp32ToFp16P6__halfPfi_param_0];
ld.param.u32 %r2, [_Z17convertFp32ToFp16P6__halfPfi_param_2];
mov.u32 %r3, %ntid.x;
mov.u32 %r4, %ctaid.x;
mov.u32 %r5, %tid.x;
mad.lo.s32 %r1, %r4, %r3, %r5;
setp.ge.s32	%p1, %r1, %r2;
@%p1 bra BB1_2;

cvta.to.global.u64 %rd2, %rd1;
mov.f32 %f1, 0f3F800000;

	{ cvt.rn.f16.f32 %rs1, %f1;}


	mul.wide.s32 %rd3, %r1, 2;
add.s64 %rd4, %rd2, %rd3;
st.global.u16 [%rd4], %rs1;

BB1_2:
ret;
}


