Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Feb  3 13:17:13 2023
| Host         : DESKTOP-Q1EFAHP running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'fifo_generator_0'

1. Summary
----------

SUCCESS in the conversion of fifo_generator_0 (xilinx.com:ip:fifo_generator:13.2 (Rev. 7)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Feb  3 13:17:12 2023
| Host         : DESKTOP-Q1EFAHP running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'DMA_LOOP_vio_0_0'

1. Summary
----------

SUCCESS in the conversion of DMA_LOOP_vio_0_0 (xilinx.com:ip:vio:3.0 (Rev. 22)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Feb  3 13:17:12 2023
| Host         : DESKTOP-Q1EFAHP running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'DMA_LOOP_util_vector_logic_0_0'

1. Summary
----------

SUCCESS in the conversion of DMA_LOOP_util_vector_logic_0_0 (xilinx.com:ip:util_vector_logic:2.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Feb  3 13:17:12 2023
| Host         : DESKTOP-Q1EFAHP running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'DMA_LOOP_c_shift_ram_0_0'

1. Summary
----------

SUCCESS in the conversion of DMA_LOOP_c_shift_ram_0_0 (xilinx.com:ip:c_shift_ram:12.0 (Rev. 14)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Feb  3 13:17:12 2023
| Host         : DESKTOP-Q1EFAHP running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'DMA_LOOP_blk_mem_gen_0_0'

1. Summary
----------

SUCCESS in the conversion of DMA_LOOP_blk_mem_gen_0_0 (xilinx.com:ip:blk_mem_gen:8.4 (Rev. 5)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Feb  3 13:17:12 2023
| Host         : DESKTOP-Q1EFAHP running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'DMA_LOOP_axi_dma_0_1'

1. Summary
----------

SUCCESS in the conversion of DMA_LOOP_axi_dma_0_1 (xilinx.com:ip:axi_dma:7.1 (Rev. 27)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Feb  3 13:17:12 2023
| Host         : DESKTOP-Q1EFAHP running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'DMA_LOOP_axi_bram_ctrl_0_0'

1. Summary
----------

SUCCESS in the conversion of DMA_LOOP_axi_bram_ctrl_0_0 (xilinx.com:ip:axi_bram_ctrl:4.1 (Rev. 6)) to Vivado generation flows.

2. Upgrade messages
-------------------

WARNING: upgrade cannot remove parameter C_SELECT_XPM : there is no parameter called C_SELECT_XPM in axi_bram_ctrl_v4_1






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Feb  3 13:17:12 2023
| Host         : DESKTOP-Q1EFAHP running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'DMA_LOOP_RGB565_888_0_0'

1. Summary
----------

SUCCESS in the conversion of DMA_LOOP_RGB565_888_0_0 (xilinx.com:module_ref:RGB565_888:1.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Feb  3 13:17:12 2023
| Host         : DESKTOP-Q1EFAHP running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'DMA_LOOP_PL_BRAM_WR_0_0'

1. Summary
----------

SUCCESS in the conversion of DMA_LOOP_PL_BRAM_WR_0_0 (xilinx.com:module_ref:PL_BRAM_WR:1.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Feb  3 13:17:12 2023
| Host         : DESKTOP-Q1EFAHP running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'DMA_LOOP_M_AXI_LITE_0_0'

1. Summary
----------

SUCCESS in the conversion of DMA_LOOP_M_AXI_LITE_0_0 (xilinx.com:module_ref:M_AXI_LITE:1.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Feb  3 13:17:12 2023
| Host         : DESKTOP-Q1EFAHP running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'DMA_LOOP_DATA_GEN_0_0'

1. Summary
----------

SUCCESS in the conversion of DMA_LOOP_DATA_GEN_0_0 (xilinx.com:module_ref:DATA_GEN:1.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Feb  3 11:18:47 2023
| Host         : DESKTOP-Q1EFAHP running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xa7z030fbg484-1I
------------------------------------------------------------------------------------

Upgrade Log for IP 'fifo_generator_0'

1. Summary
----------

SUCCESS in the conversion of fifo_generator_0 (xilinx.com:ip:fifo_generator:13.2 (Rev. 7)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Feb  3 11:18:46 2023
| Host         : DESKTOP-Q1EFAHP running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xa7z030fbg484-1I
------------------------------------------------------------------------------------

Upgrade Log for IP 'DMA_LOOP_vio_0_0'

1. Summary
----------

SUCCESS in the conversion of DMA_LOOP_vio_0_0 (xilinx.com:ip:vio:3.0 (Rev. 22)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Feb  3 11:18:46 2023
| Host         : DESKTOP-Q1EFAHP running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xa7z030fbg484-1I
------------------------------------------------------------------------------------

Upgrade Log for IP 'DMA_LOOP_util_vector_logic_0_0'

1. Summary
----------

SUCCESS in the conversion of DMA_LOOP_util_vector_logic_0_0 (xilinx.com:ip:util_vector_logic:2.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Feb  3 11:18:46 2023
| Host         : DESKTOP-Q1EFAHP running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xa7z030fbg484-1I
------------------------------------------------------------------------------------

Upgrade Log for IP 'DMA_LOOP_c_shift_ram_0_0'

1. Summary
----------

SUCCESS in the conversion of DMA_LOOP_c_shift_ram_0_0 (xilinx.com:ip:c_shift_ram:12.0 (Rev. 14)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Feb  3 11:18:46 2023
| Host         : DESKTOP-Q1EFAHP running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xa7z030fbg484-1I
------------------------------------------------------------------------------------

Upgrade Log for IP 'DMA_LOOP_blk_mem_gen_0_0'

1. Summary
----------

SUCCESS in the conversion of DMA_LOOP_blk_mem_gen_0_0 (xilinx.com:ip:blk_mem_gen:8.4 (Rev. 5)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Feb  3 11:18:46 2023
| Host         : DESKTOP-Q1EFAHP running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xa7z030fbg484-1I
------------------------------------------------------------------------------------

Upgrade Log for IP 'DMA_LOOP_axi_dma_0_1'

1. Summary
----------

SUCCESS in the conversion of DMA_LOOP_axi_dma_0_1 (xilinx.com:ip:axi_dma:7.1 (Rev. 27)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Feb  3 11:18:46 2023
| Host         : DESKTOP-Q1EFAHP running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xa7z030fbg484-1I
------------------------------------------------------------------------------------

Upgrade Log for IP 'DMA_LOOP_axi_bram_ctrl_0_0'

1. Summary
----------

SUCCESS in the conversion of DMA_LOOP_axi_bram_ctrl_0_0 (xilinx.com:ip:axi_bram_ctrl:4.1 (Rev. 6)) to Vivado generation flows.

2. Upgrade messages
-------------------

WARNING: upgrade cannot remove parameter C_SELECT_XPM : there is no parameter called C_SELECT_XPM in axi_bram_ctrl_v4_1






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Feb  3 11:18:46 2023
| Host         : DESKTOP-Q1EFAHP running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xa7z030fbg484-1I
------------------------------------------------------------------------------------

Upgrade Log for IP 'DMA_LOOP_RGB565_888_0_0'

1. Summary
----------

SUCCESS in the conversion of DMA_LOOP_RGB565_888_0_0 (xilinx.com:module_ref:RGB565_888:1.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Feb  3 11:18:46 2023
| Host         : DESKTOP-Q1EFAHP running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xa7z030fbg484-1I
------------------------------------------------------------------------------------

Upgrade Log for IP 'DMA_LOOP_PL_BRAM_WR_0_0'

1. Summary
----------

SUCCESS in the conversion of DMA_LOOP_PL_BRAM_WR_0_0 (xilinx.com:module_ref:PL_BRAM_WR:1.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Feb  3 11:18:46 2023
| Host         : DESKTOP-Q1EFAHP running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xa7z030fbg484-1I
------------------------------------------------------------------------------------

Upgrade Log for IP 'DMA_LOOP_M_AXI_LITE_0_0'

1. Summary
----------

SUCCESS in the conversion of DMA_LOOP_M_AXI_LITE_0_0 (xilinx.com:module_ref:M_AXI_LITE:1.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Feb  3 11:18:46 2023
| Host         : DESKTOP-Q1EFAHP running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xa7z030fbg484-1I
------------------------------------------------------------------------------------

Upgrade Log for IP 'DMA_LOOP_DATA_GEN_0_0'

1. Summary
----------

SUCCESS in the conversion of DMA_LOOP_DATA_GEN_0_0 (xilinx.com:module_ref:DATA_GEN:1.0 (Rev. 1)) to Vivado generation flows.

