(pcb "C:\Users\Luc\OneDrive\TinyRISC project\GT backup\TinyRISC\ALU\ALU\ALU_filled.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.10)-1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  338285 -36020.4  338563 -36081  338831 -36180.7  339081 -36317.5
            339310 -36488.5  339511 -36690.3  339683 -36918.7  339819 -37169.2
            339919 -37436.5  339980 -37715.4  340000 -38000  340000 -228000
            339980 -228285  339919 -228563  339819 -228831  339683 -229081
            339511 -229310  339310 -229511  339081 -229683  338831 -229819
            338563 -229919  338285 -229980  338000 -230000  52000 -230000
            51715.4 -229980  51436.5 -229919  51169.2 -229819  50918.7 -229683
            50690.3 -229511  50488.5 -229310  50317.5 -229081  50180.7 -228831
            50081 -228563  50020.4 -228285  50000 -228000  50000 -38000
            50020.4 -37715.4  50081 -37436.5  50180.7 -37169.2  50317.5 -36918.7
            50488.5 -36690.3  50690.3 -36488.5  50918.7 -36317.5  51169.2 -36180.7
            51436.5 -36081  51715.4 -36020.4  52000 -36000  338000 -36000
            338285 -36020.4)
    )
    (plane GNDREF (polygon B.Cu 0  336000 -226000  312000 -226000  312000 -214000  336000 -214000
            336000 -226000))
    (plane GNDREF (polygon B.Cu 0  67000 -42000  67000 -130000  53000 -130000  54000 -39000
            67000 -42000))
    (plane @:no_net_0 (polygon B.Cu 0  336000 -63000  321000 -61000  315000 -51000  291000 -49000
            289000 -38000  336000 -38000  336000 -63000))
    (plane GNDREF (polygon B.Cu 0  83000 -215000  88000 -224000  173000 -226000  173000 -217000
            205000 -217000  205000 -227000  300000 -226000  307000 -218000
            314000 -217000  314000 -225000  313000 -228000  170000 -229000
            52000 -226000  53000 -214000  83000 -215000))
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component "Housings_DIP:DIP-14_W7.62mm"
      (place DECODEROR1 61200 -144650 front 0 (PN 74F32))
      (place OverflowXOR1 273000 -43000 front 0 (PN 74F86))
      (place XOR41 162380 -103300 front 0 (PN 74F86))
      (place XOR4 213000 -147000 front 0 (PN 74F86))
      (place XOR3 166000 -140000 front 0 (PN 74F86))
      (place XOR2 214000 -106000 front 0 (PN 74F86))
      (place XOR1 145000 -202000 front 0 (PN 74F86))
      (place XOR0 157000 -172000 front 0 (PN 74F86))
      (place OR1 281000 -207000 front 0 (PN 74F32))
      (place OR0 280000 -177000 front 0 (PN 74F32))
      (place NAND1 233000 -204000 front 0 (PN 74F00))
      (place NAND0 233380 -176840 front 0 (PN 74F00))
      (place DECODEROR0 116000 -50000 front 0 (PN 74F32))
      (place DECODEOR2 117000 -125000 front 0 (PN 74F32))
      (place DECODEOR1 120000 -89000 front 0 (PN 74F32))
      (place DECODENOT0 88000 -73000 front 0 (PN 74F04))
      (place DECODEAND0 88000 -112000 front 0 (PN 74F8))
      (place AND1 82000 -192000 front 0 (PN 74F8))
      (place AND0 86000 -156000 front 0 (PN 74F8))
    )
    (component Capacitors_THT:C_Axial_L5.1mm_D3.1mm_P7.50mm_Horizontal
      (place C37 61000 -140000 front 0 (PN 100nF))
      (place C36 112000 -172000 front 0 (PN 100nF))
      (place C35 299000 -135000 front 0 (PN 100nF))
      (place C34 299000 -68000 front 0 (PN 100nF))
      (place C33 273000 -63000 front 0 (PN 100nF))
      (place C32 322000 -136000 front 0 (PN 100nF))
      (place C31 321000 -69000 front 0 (PN 100nF))
      (place C30 298500 -159000 front 0 (PN 100nF))
      (place C29 318000 -211000 front 0 (PN 100nF))
      (place C28 266000 -110000 front 0 (PN 100nF))
      (place C27 281000 -202000 front 0 (PN 100nF))
      (place C26 280000 -171000 front 0 (PN 100nF))
      (place C25 82000 -186000 front 0 (PN 100nF))
      (place C24 86000 -152000 front 0 (PN 100nF))
      (place C23 267000 -128000 front 0 (PN 100nF))
      (place C22 183000 -122000 front 0 (PN 100nF))
      (place C21 234000 -123000 front 0 (PN 100nF))
      (place C20 166000 -135000 front 0 (PN 100nF))
      (place C19 104000 -51000 front 90 (PN 100nF))
      (place C18 213000 -141000 front 0 (PN 100nF))
      (place C17 254000 -57000 front 90 (PN 100nF))
      (place C16 234000 -81000 front 0 (PN 100nF))
      (place C15 197000 -189000 front 90 (PN 100nF))
      (place C14 254000 -178000 front 0 (PN 100nF))
      (place C13 190000 -83000 front 0 (PN 100nF))
      (place C12 161000 -98000 front 0 (PN 100nF))
      (place C11 234000 -171000 front 0 (PN 100nF))
      (place C10 145000 -198000 front 0 (PN 100nF))
      (place C9 233000 -200000 front 0 (PN 100nF))
      (place C8 149000 -180000 front 90 (PN 100nF))
      (place C7 140000 -140000 front 0 (PN 100nF))
      (place C6 214000 -100000 front 0 (PN 100nF))
      (place C5 117000 -120000 front 0 (PN 100nF))
      (place C4 116000 -45000 front 0 (PN 100nF))
      (place C3 120000 -85000 front 0 (PN 100nF))
      (place C2 88000 -107000 front 0 (PN 100nF))
      (place C1 88000 -68000 front 0 (PN 100nF))
    )
    (component Mounting_Holes:MountingHole_3.5mm_Pad_Via
      (place H8 330000 -46000 front 0 (PN MountingHole))
      (place H7 330000 -220000 front 0 (PN MountingHole))
      (place H6 60000 -46000 front 0 (PN MountingHole))
      (place H5 330000 -56000 front 0 (PN MountingHole_Pad))
      (place H4 60000 -220000 front 0 (PN MountingHole))
      (place H3 70000 -220000 front 0 (PN MountingHole_Pad))
      (place H2 320000 -220000 front 0 (PN MountingHole_Pad))
      (place H1 60000 -56000 front 0 (PN MountingHole_Pad))
    )
    (component "Connectors_JST:JST_XH_B02B-XH-A_02x2.50mm_Straight"
      (place 5V/GND1 59000 -111000 front 0 (PN Conn_01x02_Male))
    )
    (component "Housings_DIP:DIP-20_W7.62mm"
      (place XOR_GATE0 183000 -181000 front 0 (PN 74F245))
      (place SR_GATE0 240000 -41000 front 0 (PN 74F245))
      (place SL_GATE0 97000 -43000 front 270 (PN 74F245))
      (place OR_GATE1 318000 -182000 front 0 (PN 74F245))
      (place NAND_GATE0 254000 -184000 front 0 (PN 74F245))
      (place FlagsRight1 299000 -108000 front 0 (PN 74F245))
      (place FlagsLogical1 322000 -109000 front 0 (PN 74F245))
      (place FlagsLeft1 299000 -73000 front 0 (PN 74F245))
      (place FlagsAdd0 321000 -73000 front 0 (PN 74F245))
      (place COMP1 311000 -163000 front 90 (PN 74F521))
      (place AND_GATE1 112000 -180000 front 0 (PN 74F245))
      (place ADD_GATE1 266000 -82000 front 0 (PN 74F245))
      (place ADD_GATE0 267000 -133000 front 0 (PN 74F245))
    )
    (component Resistors_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal
      (place PDB15 181000 -59000 front 90 (PN 10k))
      (place PDB14 185000 -74000 front 90 (PN 10k))
      (place PDB13 190000 -59000 front 90 (PN 10k))
      (place PDB12 194000 -73000 front 90 (PN 10k))
      (place PDB11 199000 -59000 front 90 (PN 10k))
      (place PDB10 206000 -73000 front 90 (PN 10k))
      (place PDB9 209000 -59000 front 90 (PN 10k))
      (place PDB8 216000 -73000 front 90 (PN 10k))
      (place PD15 136000 -62000 front 90 (PN 10k))
      (place PD14 139000 -78000 front 90 (PN 10k))
      (place PD13 142000 -62000 front 90 (PN 10k))
      (place PD12 145000 -78000 front 90 (PN 10k))
      (place PD11 148000 -62000 front 90 (PN 10k))
      (place PD10 151000 -78000 front 90 (PN 10k))
      (place PD9 154000 -62000 front 90 (PN 10k))
      (place PD8 157000 -78000 front 90 (PN 10k))
    )
    (component "Kicad Libraries:16pinIDC"
      (place OP2 196000 -44000 front 0 (PN Conn_01x16_Male))
      (place OP1 148000 -44000 front 0 (PN Conn_01x16_Male))
      (place ALU_OUT1 181000 -225000 front 0 (PN Conn_01x16_Male))
    )
    (component "Housings_DIP:DIP-16_W7.62mm"
      (place MUXCout1 147000 -135000 front 180 (PN 74F257))
      (place ADD4.3 233000 -128000 front 0 (PN 74F283))
      (place ADD4.2 182000 -127000 front 0 (PN 74F283))
      (place ADD4.1 234000 -86000 front 0 (PN 74F283))
      (place ADD4.0 190000 -88000 front 0 (PN 74F283))
    )
    (component "Kicad Libraries:09185067904"
      (place FLAGS_OUT1 310000 -43000 front 0 (PN Conn_01x06_Male))
      (place ALU_COMM1 59000 -83000 front 90 (PN Conn_01x06_Male))
    )
    (component Capacitors_THT:CP_Radial_D8.0mm_P2.50mm
      (place CPOWER1 59000 -122000 front 0 (PN 10uF))
    )
  )
  (library
    (image "Housings_DIP:DIP-14_W7.62mm"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 50  -1100 1550  -1100 -16800))
      (outline (path signal 50  -1100 -16800  8700 -16800))
      (outline (path signal 50  8700 -16800  8700 1550))
      (outline (path signal 50  8700 1550  -1100 1550))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
    )
    (image Capacitors_THT:C_Axial_L5.1mm_D3.1mm_P7.50mm_Horizontal
      (outline (path signal 100  1200 1550  1200 -1550))
      (outline (path signal 100  1200 -1550  6300 -1550))
      (outline (path signal 100  6300 -1550  6300 1550))
      (outline (path signal 100  6300 1550  1200 1550))
      (outline (path signal 100  0 0  1200 0))
      (outline (path signal 100  7500 0  6300 0))
      (outline (path signal 120  1140 1610  1140 -1610))
      (outline (path signal 120  1140 -1610  6360 -1610))
      (outline (path signal 120  6360 -1610  6360 1610))
      (outline (path signal 120  6360 1610  1140 1610))
      (outline (path signal 120  980 0  1140 0))
      (outline (path signal 120  6520 0  6360 0))
      (outline (path signal 50  -1050 1900  -1050 -1900))
      (outline (path signal 50  -1050 -1900  8550 -1900))
      (outline (path signal 50  8550 -1900  8550 1900))
      (outline (path signal 50  8550 1900  -1050 1900))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 7500 0)
    )
    (image Mounting_Holes:MountingHole_3.5mm_Pad_Via
      (outline (path signal 150  3500 0  3418.17 -752.397  3176.51 -1469.61  2786.33 -2118.11
            2265.85 -2667.57  1639.43 -3092.29  936.349 -3372.43  189.486 -3494.87
            -566.237 -3453.89  -1295.48 -3251.42  -1964.15 -2896.91  -2540.98 -2406.95
            -2999 -1804.44  -3316.79 -1117.56  -3479.48 -378.417  -3479.48 378.417
            -3316.79 1117.56  -2999 1804.44  -2540.98 2406.95  -1964.15 2896.91
            -1295.48 3251.42  -566.237 3453.89  189.486 3494.87  936.349 3372.43
            1639.43 3092.29  2265.85 2667.57  2786.33 2118.11  3176.51 1469.61
            3418.17 752.397  3500 0))
      (outline (path signal 50  3750 0  3668.05 -779.669  3425.8 -1525.26  3033.81 -2204.2
            2509.24 -2786.79  1875 -3247.59  1158.81 -3566.46  391.982 -3729.46
            -391.982 -3729.46  -1158.81 -3566.46  -1875 -3247.59  -2509.24 -2786.79
            -3033.81 -2204.2  -3425.8 -1525.26  -3668.05 -779.669  -3750 0
            -3668.05 779.669  -3425.8 1525.26  -3033.81 2204.2  -2509.24 2786.79
            -1875 3247.59  -1158.81 3566.46  -391.982 3729.46  391.982 3729.46
            1158.81 3566.46  1875 3247.59  2509.24 2786.79  3033.81 2204.2
            3425.8 1525.26  3668.05 779.669  3750 0))
      (pin Round[A]Pad_7000_um 1 0 0)
      (pin Round[A]Pad_800_um 1@1 2625 0)
      (pin Round[A]Pad_800_um 1@2 1856.15 -1856.15)
      (pin Round[A]Pad_800_um 1@3 0 -2625)
      (pin Round[A]Pad_800_um 1@4 -1856.15 -1856.15)
      (pin Round[A]Pad_800_um 1@5 -2625 0)
      (pin Round[A]Pad_800_um 1@6 -1856.15 1856.15)
      (pin Round[A]Pad_800_um 1@7 0 2625)
      (pin Round[A]Pad_800_um 1@8 1856.15 1856.15)
    )
    (image "Connectors_JST:JST_XH_B02B-XH-A_02x2.50mm_Straight"
      (outline (path signal 100  -2450 2350  -2450 -3400))
      (outline (path signal 100  -2450 -3400  4950 -3400))
      (outline (path signal 100  4950 -3400  4950 2350))
      (outline (path signal 100  4950 2350  -2450 2350))
      (outline (path signal 50  -2950 2850  -2950 -3900))
      (outline (path signal 50  -2950 -3900  5450 -3900))
      (outline (path signal 50  5450 -3900  5450 2850))
      (outline (path signal 50  5450 2850  -2950 2850))
      (outline (path signal 120  -2550 2450  -2550 -3500))
      (outline (path signal 120  -2550 -3500  5050 -3500))
      (outline (path signal 120  5050 -3500  5050 2450))
      (outline (path signal 120  5050 2450  -2550 2450))
      (outline (path signal 120  750 2450  750 1700))
      (outline (path signal 120  750 1700  1750 1700))
      (outline (path signal 120  1750 1700  1750 2450))
      (outline (path signal 120  1750 2450  750 2450))
      (outline (path signal 120  -2550 2450  -2550 1700))
      (outline (path signal 120  -2550 1700  -750 1700))
      (outline (path signal 120  -750 1700  -750 2450))
      (outline (path signal 120  -750 2450  -2550 2450))
      (outline (path signal 120  3250 2450  3250 1700))
      (outline (path signal 120  3250 1700  5050 1700))
      (outline (path signal 120  5050 1700  5050 2450))
      (outline (path signal 120  5050 2450  3250 2450))
      (outline (path signal 120  -2550 200  -1800 200))
      (outline (path signal 120  -1800 200  -1800 -2750))
      (outline (path signal 120  -1800 -2750  1250 -2750))
      (outline (path signal 120  5050 200  4300 200))
      (outline (path signal 120  4300 200  4300 -2750))
      (outline (path signal 120  4300 -2750  1250 -2750))
      (outline (path signal 120  -350 2750  -2850 2750))
      (outline (path signal 120  -2850 2750  -2850 250))
      (outline (path signal 100  -350 2750  -2850 2750))
      (outline (path signal 100  -2850 2750  -2850 250))
      (pin Rect[A]Pad_1750x1750_um 1 0 0)
      (pin Round[A]Pad_1750_um 2 2500 0)
    )
    (image "Housings_DIP:DIP-20_W7.62mm"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -24130))
      (outline (path signal 100  6985 -24130  635 -24130))
      (outline (path signal 100  635 -24130  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -24190))
      (outline (path signal 120  1160 -24190  6460 -24190))
      (outline (path signal 120  6460 -24190  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 50  -1100 1550  -1100 -24400))
      (outline (path signal 50  -1100 -24400  8700 -24400))
      (outline (path signal 50  8700 -24400  8700 1550))
      (outline (path signal 50  8700 1550  -1100 1550))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -22860)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 20 7620 0)
    )
    (image Resistors_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal
      (outline (path signal 100  2010 800  2010 -800))
      (outline (path signal 100  2010 -800  5610 -800))
      (outline (path signal 100  5610 -800  5610 800))
      (outline (path signal 100  5610 800  2010 800))
      (outline (path signal 100  0 0  2010 0))
      (outline (path signal 100  7620 0  5610 0))
      (outline (path signal 120  1950 860  1950 -860))
      (outline (path signal 120  1950 -860  5670 -860))
      (outline (path signal 120  5670 -860  5670 860))
      (outline (path signal 120  5670 860  1950 860))
      (outline (path signal 120  880 0  1950 0))
      (outline (path signal 120  6740 0  5670 0))
      (outline (path signal 50  -950 1150  -950 -1150))
      (outline (path signal 50  -950 -1150  8600 -1150))
      (outline (path signal 50  8600 -1150  8600 1150))
      (outline (path signal 50  8600 1150  -950 1150))
      (pin Round[A]Pad_1400_um 1 0 0)
      (pin Oval[A]Pad_1400x1400_um 2 7620 0)
    )
    (image "Kicad Libraries:16pinIDC"
      (outline (path signal 200  -5160 6120  -5160 0))
      (outline (path signal 200  22940 6120  -5160 6120))
      (outline (path signal 200  22940 -3180  22940 6120))
      (outline (path signal 200  0 -3180  22940 -3180))
      (outline (path signal 100  22940 -3180  -5160 -3180))
      (outline (path signal 100  22940 6120  22940 -3180))
      (outline (path signal 100  -5160 6120  22940 6120))
      (outline (path signal 100  -5160 -3180  -5160 6120))
      (outline (path signal 50  23190 -3430  -5410 -3430))
      (outline (path signal 50  23190 6370  23190 -3430))
      (outline (path signal 50  -5410 6370  23190 6370))
      (outline (path signal 50  -5410 -3430  -5410 6370))
      (pin Round[A]Pad_1650_um 16 17780 2540)
      (pin Round[A]Pad_1650_um 15 17780 0)
      (pin Round[A]Pad_1650_um 14 15240 2540)
      (pin Round[A]Pad_1650_um 13 15240 0)
      (pin Round[A]Pad_1650_um 12 12700 2540)
      (pin Round[A]Pad_1650_um 11 12700 0)
      (pin Round[A]Pad_1650_um 10 10160 2540)
      (pin Round[A]Pad_1650_um 9 10160 0)
      (pin Round[A]Pad_1650_um 8 7620 2540)
      (pin Round[A]Pad_1650_um 7 7620 0)
      (pin Round[A]Pad_1650_um 6 5080 2540)
      (pin Round[A]Pad_1650_um 5 5080 0)
      (pin Round[A]Pad_1650_um 4 2540 2540)
      (pin Round[A]Pad_1650_um 3 2540 0)
      (pin Round[A]Pad_1650_um 2 0 2540)
      (pin Rect[A]Pad_1650x1650_um 1 0 0)
    )
    (image "Housings_DIP:DIP-16_W7.62mm"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -19110))
      (outline (path signal 120  1160 -19110  6460 -19110))
      (outline (path signal 120  6460 -19110  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 50  -1100 1550  -1100 -19300))
      (outline (path signal 50  -1100 -19300  8700 -19300))
      (outline (path signal 50  8700 -19300  8700 1550))
      (outline (path signal 50  8700 1550  -1100 1550))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 16 7620 0)
    )
    (image "Kicad Libraries:09185067904"
      (outline (path signal 50  12175 0  12175 0))
      (outline (path signal 50  12125 0  12125 0))
      (outline (path signal 100  11060 -5520  -16140 -5520))
      (outline (path signal 100  -16140 2980  11060 2980))
      (outline (path signal 50  -17340 -6720  -17340 4180))
      (outline (path signal 50  13250 -6720  -17340 -6720))
      (outline (path signal 50  13250 4180  13250 -6720))
      (outline (path signal 50  -17340 4180  13250 4180))
      (outline (path signal 200  -16140 -5520  -16140 2980))
      (outline (path signal 200  11060 -5520  -16140 -5520))
      (outline (path signal 200  11060 2980  11060 -5520))
      (outline (path signal 200  -16140 2980  11060 2980))
      (pin Round[A]Pad_1500_um 6 -5080 -2540)
      (pin Round[A]Pad_1500_um 5 -2540 -2540)
      (pin Round[A]Pad_1500_um 4 0 -2540)
      (pin Round[A]Pad_1500_um 3 -5080 0)
      (pin Round[A]Pad_1500_um 2 -2540 0)
      (pin Rect[A]Pad_1500x1500_um 1 0 0)
      (keepout "" (circle F.Cu 2800 8890 -1020))
      (keepout "" (circle B.Cu 2800 8890 -1020))
      (keepout "" (circle F.Cu 2800 -13970 -1020))
      (keepout "" (circle B.Cu 2800 -13970 -1020))
    )
    (image Capacitors_THT:CP_Radial_D8.0mm_P2.50mm
      (outline (path signal 100  5250 0  5168.12 -805.194  4925.83 -1577.42  4533.05 -2285.07
            4005.87 -2899.17  3365.86 -3394.58  2639.22 -3751.01  1855.71 -3953.87
            1047.4 -3994.87  247.39 -3872.31  -511.577 -3591.22  -1198.42 -3163.1
            -1785.03 -2605.49  -2247.39 -1941.21  -2566.56 -1197.45  -2729.48 -404.673
            -2729.48 404.673  -2566.56 1197.45  -2247.39 1941.21  -1785.03 2605.49
            -1198.42 3163.1  -511.577 3591.22  247.39 3872.31  1047.4 3994.87
            1855.71 3953.87  2639.22 3751.01  3365.86 3394.58  4005.87 2899.17
            4533.05 2285.07  4925.83 1577.42  5168.12 805.194  5250 0))
      (outline (path signal 120  5340 0  5261.41 -797.919  5028.67 -1565.17  4650.71 -2272.28
            4142.07 -2892.07  3522.28 -3400.71  2815.18 -3778.67  2047.92 -4011.41
            1250 -4090  452.081 -4011.41  -315.175 -3778.67  -1022.28 -3400.71
            -1642.07 -2892.07  -2150.71 -2272.28  -2528.67 -1565.17  -2761.41 -797.919
            -2840 0  -2761.41 797.919  -2528.67 1565.17  -2150.71 2272.28
            -1642.07 2892.07  -1022.28 3400.71  -315.175 3778.67  452.081 4011.41
            1250 4090  2047.92 4011.41  2815.18 3778.67  3522.28 3400.71
            4142.07 2892.07  4650.71 2272.28  5028.67 1565.17  5261.41 797.919
            5340 0))
      (outline (path signal 100  -2200 0  -1000 0))
      (outline (path signal 100  -1600 650  -1600 -650))
      (outline (path signal 120  1250 4050  1250 -4050))
      (outline (path signal 120  1290 4050  1290 -4050))
      (outline (path signal 120  1330 4050  1330 -4050))
      (outline (path signal 120  1370 4049  1370 -4049))
      (outline (path signal 120  1410 4047  1410 -4047))
      (outline (path signal 120  1450 4046  1450 -4046))
      (outline (path signal 120  1490 4043  1490 -4043))
      (outline (path signal 120  1530 4041  1530 980))
      (outline (path signal 120  1530 -980  1530 -4041))
      (outline (path signal 120  1570 4038  1570 980))
      (outline (path signal 120  1570 -980  1570 -4038))
      (outline (path signal 120  1610 4035  1610 980))
      (outline (path signal 120  1610 -980  1610 -4035))
      (outline (path signal 120  1650 4031  1650 980))
      (outline (path signal 120  1650 -980  1650 -4031))
      (outline (path signal 120  1690 4027  1690 980))
      (outline (path signal 120  1690 -980  1690 -4027))
      (outline (path signal 120  1730 4022  1730 980))
      (outline (path signal 120  1730 -980  1730 -4022))
      (outline (path signal 120  1770 4017  1770 980))
      (outline (path signal 120  1770 -980  1770 -4017))
      (outline (path signal 120  1810 4012  1810 980))
      (outline (path signal 120  1810 -980  1810 -4012))
      (outline (path signal 120  1850 4006  1850 980))
      (outline (path signal 120  1850 -980  1850 -4006))
      (outline (path signal 120  1890 4000  1890 980))
      (outline (path signal 120  1890 -980  1890 -4000))
      (outline (path signal 120  1930 3994  1930 980))
      (outline (path signal 120  1930 -980  1930 -3994))
      (outline (path signal 120  1971 3987  1971 980))
      (outline (path signal 120  1971 -980  1971 -3987))
      (outline (path signal 120  2011 3979  2011 980))
      (outline (path signal 120  2011 -980  2011 -3979))
      (outline (path signal 120  2051 3971  2051 980))
      (outline (path signal 120  2051 -980  2051 -3971))
      (outline (path signal 120  2091 3963  2091 980))
      (outline (path signal 120  2091 -980  2091 -3963))
      (outline (path signal 120  2131 3955  2131 980))
      (outline (path signal 120  2131 -980  2131 -3955))
      (outline (path signal 120  2171 3946  2171 980))
      (outline (path signal 120  2171 -980  2171 -3946))
      (outline (path signal 120  2211 3936  2211 980))
      (outline (path signal 120  2211 -980  2211 -3936))
      (outline (path signal 120  2251 3926  2251 980))
      (outline (path signal 120  2251 -980  2251 -3926))
      (outline (path signal 120  2291 3916  2291 980))
      (outline (path signal 120  2291 -980  2291 -3916))
      (outline (path signal 120  2331 3905  2331 980))
      (outline (path signal 120  2331 -980  2331 -3905))
      (outline (path signal 120  2371 3894  2371 980))
      (outline (path signal 120  2371 -980  2371 -3894))
      (outline (path signal 120  2411 3883  2411 980))
      (outline (path signal 120  2411 -980  2411 -3883))
      (outline (path signal 120  2451 3870  2451 980))
      (outline (path signal 120  2451 -980  2451 -3870))
      (outline (path signal 120  2491 3858  2491 980))
      (outline (path signal 120  2491 -980  2491 -3858))
      (outline (path signal 120  2531 3845  2531 980))
      (outline (path signal 120  2531 -980  2531 -3845))
      (outline (path signal 120  2571 3832  2571 980))
      (outline (path signal 120  2571 -980  2571 -3832))
      (outline (path signal 120  2611 3818  2611 980))
      (outline (path signal 120  2611 -980  2611 -3818))
      (outline (path signal 120  2651 3803  2651 980))
      (outline (path signal 120  2651 -980  2651 -3803))
      (outline (path signal 120  2691 3789  2691 980))
      (outline (path signal 120  2691 -980  2691 -3789))
      (outline (path signal 120  2731 3773  2731 980))
      (outline (path signal 120  2731 -980  2731 -3773))
      (outline (path signal 120  2771 3758  2771 980))
      (outline (path signal 120  2771 -980  2771 -3758))
      (outline (path signal 120  2811 3741  2811 980))
      (outline (path signal 120  2811 -980  2811 -3741))
      (outline (path signal 120  2851 3725  2851 980))
      (outline (path signal 120  2851 -980  2851 -3725))
      (outline (path signal 120  2891 3707  2891 980))
      (outline (path signal 120  2891 -980  2891 -3707))
      (outline (path signal 120  2931 3690  2931 980))
      (outline (path signal 120  2931 -980  2931 -3690))
      (outline (path signal 120  2971 3671  2971 980))
      (outline (path signal 120  2971 -980  2971 -3671))
      (outline (path signal 120  3011 3652  3011 980))
      (outline (path signal 120  3011 -980  3011 -3652))
      (outline (path signal 120  3051 3633  3051 980))
      (outline (path signal 120  3051 -980  3051 -3633))
      (outline (path signal 120  3091 3613  3091 980))
      (outline (path signal 120  3091 -980  3091 -3613))
      (outline (path signal 120  3131 3593  3131 980))
      (outline (path signal 120  3131 -980  3131 -3593))
      (outline (path signal 120  3171 3572  3171 980))
      (outline (path signal 120  3171 -980  3171 -3572))
      (outline (path signal 120  3211 3550  3211 980))
      (outline (path signal 120  3211 -980  3211 -3550))
      (outline (path signal 120  3251 3528  3251 980))
      (outline (path signal 120  3251 -980  3251 -3528))
      (outline (path signal 120  3291 3505  3291 980))
      (outline (path signal 120  3291 -980  3291 -3505))
      (outline (path signal 120  3331 3482  3331 980))
      (outline (path signal 120  3331 -980  3331 -3482))
      (outline (path signal 120  3371 3458  3371 980))
      (outline (path signal 120  3371 -980  3371 -3458))
      (outline (path signal 120  3411 3434  3411 980))
      (outline (path signal 120  3411 -980  3411 -3434))
      (outline (path signal 120  3451 3408  3451 980))
      (outline (path signal 120  3451 -980  3451 -3408))
      (outline (path signal 120  3491 3383  3491 -3383))
      (outline (path signal 120  3531 3356  3531 -3356))
      (outline (path signal 120  3571 3329  3571 -3329))
      (outline (path signal 120  3611 3301  3611 -3301))
      (outline (path signal 120  3651 3272  3651 -3272))
      (outline (path signal 120  3691 3243  3691 -3243))
      (outline (path signal 120  3731 3213  3731 -3213))
      (outline (path signal 120  3771 3182  3771 -3182))
      (outline (path signal 120  3811 3150  3811 -3150))
      (outline (path signal 120  3851 3118  3851 -3118))
      (outline (path signal 120  3891 3084  3891 -3084))
      (outline (path signal 120  3931 3050  3931 -3050))
      (outline (path signal 120  3971 3015  3971 -3015))
      (outline (path signal 120  4011 2979  4011 -2979))
      (outline (path signal 120  4051 2942  4051 -2942))
      (outline (path signal 120  4091 2904  4091 -2904))
      (outline (path signal 120  4131 2865  4131 -2865))
      (outline (path signal 120  4171 2824  4171 -2824))
      (outline (path signal 120  4211 2783  4211 -2783))
      (outline (path signal 120  4251 2740  4251 -2740))
      (outline (path signal 120  4291 2697  4291 -2697))
      (outline (path signal 120  4331 2652  4331 -2652))
      (outline (path signal 120  4371 2605  4371 -2605))
      (outline (path signal 120  4411 2557  4411 -2557))
      (outline (path signal 120  4451 2508  4451 -2508))
      (outline (path signal 120  4491 2457  4491 -2457))
      (outline (path signal 120  4531 2404  4531 -2404))
      (outline (path signal 120  4571 2349  4571 -2349))
      (outline (path signal 120  4611 2293  4611 -2293))
      (outline (path signal 120  4651 2234  4651 -2234))
      (outline (path signal 120  4691 2173  4691 -2173))
      (outline (path signal 120  4731 2109  4731 -2109))
      (outline (path signal 120  4771 2043  4771 -2043))
      (outline (path signal 120  4811 1974  4811 -1974))
      (outline (path signal 120  4851 1902  4851 -1902))
      (outline (path signal 120  4891 1826  4891 -1826))
      (outline (path signal 120  4931 1745  4931 -1745))
      (outline (path signal 120  4971 1660  4971 -1660))
      (outline (path signal 120  5011 1570  5011 -1570))
      (outline (path signal 120  5051 1473  5051 -1473))
      (outline (path signal 120  5091 1369  5091 -1369))
      (outline (path signal 120  5131 1254  5131 -1254))
      (outline (path signal 120  5171 1127  5171 -1127))
      (outline (path signal 120  5211 983  5211 -983))
      (outline (path signal 120  5251 814  5251 -814))
      (outline (path signal 120  5291 598  5291 -598))
      (outline (path signal 120  5331 246  5331 -246))
      (outline (path signal 120  -2200 0  -1000 0))
      (outline (path signal 120  -1600 650  -1600 -650))
      (outline (path signal 50  -3100 4350  -3100 -4350))
      (outline (path signal 50  -3100 -4350  5600 -4350))
      (outline (path signal 50  5600 -4350  5600 4350))
      (outline (path signal 50  5600 4350  -3100 4350))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 2500 0)
    )
    (padstack Round[A]Pad_1400_um
      (shape (circle F.Cu 1400))
      (shape (circle B.Cu 1400))
      (attach off)
    )
    (padstack Round[A]Pad_1500_um
      (shape (circle F.Cu 1500))
      (shape (circle B.Cu 1500))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_1650_um
      (shape (circle F.Cu 1650))
      (shape (circle B.Cu 1650))
      (attach off)
    )
    (padstack Round[A]Pad_1750_um
      (shape (circle F.Cu 1750))
      (shape (circle B.Cu 1750))
      (attach off)
    )
    (padstack Round[A]Pad_7000_um
      (shape (circle F.Cu 7000))
      (shape (circle B.Cu 7000))
      (attach off)
    )
    (padstack Round[A]Pad_800_um
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
    (padstack Oval[A]Pad_1400x1400_um
      (shape (path F.Cu 1400  0 0  0 0))
      (shape (path B.Cu 1400  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_1500x1500_um
      (shape (rect F.Cu -750 -750 750 750))
      (shape (rect B.Cu -750 -750 750 750))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1650x1650_um
      (shape (rect F.Cu -825 -825 825 825))
      (shape (rect B.Cu -825 -825 825 825))
      (attach off)
    )
    (padstack Rect[A]Pad_1750x1750_um
      (shape (rect F.Cu -875 -875 875 875))
      (shape (rect B.Cu -875 -875 875 875))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net @:no_net_0
    )
    (net +5V
      (pins DECODEROR1-14 C37-1 OverflowXOR1-14 5V/GND1-1 XOR_GATE0-1 XOR_GATE0-20
        XOR41-14 XOR4-14 XOR3-14 XOR2-14 XOR1-14 XOR0-14 SR_GATE0-1 SR_GATE0-20 SL_GATE0-1
        SL_GATE0-20 OR_GATE1-1 OR_GATE1-20 OR1-14 OR0-14 NAND_GATE0-1 NAND_GATE0-20
        NAND1-14 NAND0-14 MUXCout1-16 H5-1 H5-1@1 H5-1@2 H5-1@3 H5-1@4 H5-1@5 H5-1@6
        H5-1@7 H5-1@8 H3-1 H3-1@1 H3-1@2 H3-1@3 H3-1@4 H3-1@5 H3-1@6 H3-1@7 H3-1@8
        FlagsRight1-1 FlagsRight1-4 FlagsRight1-20 FlagsLogical1-1 FlagsLogical1-20
        FlagsLeft1-1 FlagsLeft1-4 FlagsLeft1-20 FlagsAdd0-1 FlagsAdd0-20 FLAGS_OUT1-5
        DECODEROR0-14 DECODEOR2-14 DECODEOR1-14 DECODENOT0-14 DECODEAND0-14 CPOWER1-1
        COMP1-20 C36-1 C35-1 C34-1 C33-1 C32-1 C31-1 C30-1 C29-1 C28-1 C27-1 C26-1
        C25-1 C24-1 C23-1 C22-1 C21-1 C20-1 C19-1 C18-1 C17-1 C16-1 C15-1 C14-1 C13-1
        C12-1 C11-1 C10-1 C9-1 C8-1 C7-1 C6-1 C5-1 C4-1 C3-1 C2-1 C1-1 AND_GATE1-1
        AND_GATE1-20 AND1-14 AND0-14 ADD_GATE1-1 ADD_GATE1-20 ADD_GATE0-1 ADD_GATE0-20
        ADD4.3-16 ADD4.2-16 ADD4.1-16 ADD4.0-16)
    )
    (net GNDREF
      (pins DECODEROR1-7 C37-2 OverflowXOR1-9 OverflowXOR1-7 5V/GND1-2 XOR_GATE0-10
        XOR41-7 XOR4-7 XOR3-7 XOR2-7 XOR1-7 XOR0-7 SR_GATE0-10 SL_GATE0-10 PDB15-2
        PDB14-2 PDB13-2 PDB12-2 PDB11-2 PDB10-2 PDB9-2 PDB8-2 PD15-2 PD14-2 PD13-2
        PD12-2 PD11-2 PD10-2 PD9-2 PD8-2 OR_GATE1-10 OR1-7 OR0-7 NAND_GATE0-10 NAND1-7
        NAND0-7 MUXCout1-15 MUXCout1-8 H2-1 H2-1@1 H2-1@2 H2-1@3 H2-1@4 H2-1@5 H2-1@6
        H2-1@7 H2-1@8 H1-1 H1-1@1 H1-1@2 H1-1@3 H1-1@4 H1-1@5 H1-1@6 H1-1@7 H1-1@8
        FlagsRight1-6 FlagsRight1-7 FlagsRight1-8 FlagsRight1-9 FlagsRight1-10 FlagsLogical1-2
        FlagsLogical1-4 FlagsLogical1-6 FlagsLogical1-7 FlagsLogical1-8 FlagsLogical1-9
        FlagsLogical1-10 FlagsLeft1-6 FlagsLeft1-7 FlagsLeft1-8 FlagsLeft1-9 FlagsLeft1-10
        FlagsAdd0-6 FlagsAdd0-7 FlagsAdd0-8 FlagsAdd0-9 FlagsAdd0-10 FLAGS_OUT1-6
        DECODEROR0-7 DECODEOR2-7 DECODEOR1-7 DECODENOT0-7 DECODEAND0-7 CPOWER1-2 COMP1-1
        COMP1-12 COMP1-3 COMP1-14 COMP1-5 COMP1-16 COMP1-7 COMP1-18 COMP1-9 COMP1-10
        C36-2 C35-2 C34-2 C33-2 C32-2 C31-2 C30-2 C29-2 C28-2 C27-2 C26-2 C25-2 C24-2
        C23-2 C22-2 C21-2 C20-2 C19-2 C18-2 C17-2 C16-2 C15-2 C14-2 C13-2 C12-2 C11-2
        C10-2 C9-2 C8-2 C7-2 C6-2 C5-2 C4-2 C3-2 C2-2 C1-2 AND_GATE1-10 AND1-7 AND0-7
        ADD_GATE1-10 ADD_GATE0-10 ADD4.3-8 ADD4.2-8 ADD4.1-8 ADD4.0-8)
    )
    (net /S1
      (pins ADD_GATE0-3 ADD4.0-1)
    )
    (net "Net-(ADD4.0-Pad9)"
      (pins ADD4.1-7 ADD4.0-9)
    )
    (net "Net-(ADD4.0-Pad2)"
      (pins XOR41-6 ADD4.0-2)
    )
    (net /S3
      (pins ADD_GATE0-5 ADD4.0-10)
    )
    (net /A1
      (pins XOR0-4 SR_GATE0-2 SL_GATE0-4 OR0-4 OP1-2 NAND0-4 AND0-4 ADD4.0-3)
    )
    (net "Net-(ADD4.0-Pad11)"
      (pins XOR41-8 ADD4.0-11)
    )
    (net /S0
      (pins ADD_GATE0-2 ADD4.0-4)
    )
    (net /A3
      (pins XOR0-10 SR_GATE0-4 SL_GATE0-6 OR0-10 OP1-4 NAND0-10 AND0-12 ADD4.0-12)
    )
    (net SR_COUT
      (pins XOR0-1 SL_GATE0-3 OR0-1 OP1-1 NAND0-1 MUXCout1-2 FlagsRight1-2 AND0-1
        ADD4.0-5)
    )
    (net /S2
      (pins ADD_GATE0-4 ADD4.0-13)
    )
    (net "Net-(ADD4.0-Pad6)"
      (pins XOR41-3 ADD4.0-6)
    )
    (net /A2
      (pins XOR0-13 SR_GATE0-3 SL_GATE0-5 OR0-13 OP1-3 NAND0-13 AND0-9 ADD4.0-14)
    )
    (net CarryIn
      (pins ALU_COMM1-6 ADD4.0-7)
    )
    (net "Net-(ADD4.0-Pad15)"
      (pins XOR41-11 ADD4.0-15)
    )
    (net /S5
      (pins ADD_GATE0-7 ADD4.1-1)
    )
    (net ADD_COUT
      (pins OverflowXOR1-1 FlagsAdd0-2 ADD4.2-7 ADD4.1-9)
    )
    (net "Net-(ADD4.1-Pad2)"
      (pins XOR2-6 ADD4.1-2)
    )
    (net ADD_N
      (pins FlagsAdd0-3 ADD_GATE0-9 ADD4.1-10)
    )
    (net /A5
      (pins XOR1-4 SR_GATE0-6 SL_GATE0-8 OR1-4 OP1-6 NAND1-4 AND1-4 ADD4.1-3)
    )
    (net "Net-(ADD4.1-Pad11)"
      (pins XOR2-8 ADD4.1-11)
    )
    (net /S4
      (pins ADD_GATE0-6 ADD4.1-4)
    )
    (net SL_COUT
      (pins XOR1-10 SR_GATE0-8 OR1-10 OP1-8 NAND1-10 MUXCout1-5 FlagsLeft1-2 AND1-12
        ADD4.1-12)
    )
    (net /A4
      (pins XOR1-1 SR_GATE0-5 SL_GATE0-7 OR1-1 OP1-5 NAND1-1 AND1-1 ADD4.1-5)
    )
    (net /S6
      (pins ADD_GATE0-8 ADD4.1-13)
    )
    (net "Net-(ADD4.1-Pad6)"
      (pins XOR2-3 ADD4.1-6)
    )
    (net SL_N
      (pins XOR1-13 SR_GATE0-7 SL_GATE0-9 OR1-13 OP1-7 NAND1-13 FlagsLeft1-3 AND1-9
        ADD4.1-14)
    )
    (net "Net-(ADD4.1-Pad15)"
      (pins XOR2-11 ADD4.1-15)
    )
    (net /S9
      (pins ADD_GATE1-3 ADD4.2-1)
    )
    (net ADD_CX
      (pins OverflowXOR1-2 ADD4.3-7 ADD4.2-9)
    )
    (net "Net-(ADD4.2-Pad2)"
      (pins XOR3-6 ADD4.2-2)
    )
    (net /S11
      (pins ADD_GATE1-5 ADD4.2-10)
    )
    (net /A9
      (pins PD9-1 OP1-10 ADD4.2-3)
    )
    (net "Net-(ADD4.2-Pad11)"
      (pins XOR3-8 ADD4.2-11)
    )
    (net /S8
      (pins ADD_GATE1-2 ADD4.2-4)
    )
    (net /A11
      (pins PD11-1 OP1-12 ADD4.2-12)
    )
    (net /A8
      (pins PD8-1 OP1-9 ADD4.2-5)
    )
    (net /S10
      (pins ADD_GATE1-4 ADD4.2-13)
    )
    (net "Net-(ADD4.2-Pad6)"
      (pins XOR3-3 ADD4.2-6)
    )
    (net /A10
      (pins PD10-1 OP1-11 ADD4.2-14)
    )
    (net "Net-(ADD4.2-Pad15)"
      (pins XOR3-11 ADD4.2-15)
    )
    (net /S13
      (pins ADD_GATE1-7 ADD4.3-1)
    )
    (net "Net-(ADD4.3-Pad9)"
      (pins ADD4.3-9)
    )
    (net "Net-(ADD4.3-Pad2)"
      (pins XOR4-6 ADD4.3-2)
    )
    (net /S15
      (pins ADD_GATE1-9 ADD4.3-10)
    )
    (net /A13
      (pins PD13-1 OP1-14 ADD4.3-3)
    )
    (net "Net-(ADD4.3-Pad11)"
      (pins XOR4-8 ADD4.3-11)
    )
    (net /S12
      (pins ADD_GATE1-6 ADD4.3-4)
    )
    (net /A15
      (pins PD15-1 OP1-16 ADD4.3-12)
    )
    (net /A12
      (pins PD12-1 OP1-13 ADD4.3-5)
    )
    (net /S14
      (pins ADD_GATE1-8 ADD4.3-13)
    )
    (net "Net-(ADD4.3-Pad6)"
      (pins XOR4-3 ADD4.3-6)
    )
    (net /A14
      (pins PD14-1 OP1-15 ADD4.3-14)
    )
    (net "Net-(ADD4.3-Pad15)"
      (pins XOR4-11 ADD4.3-15)
    )
    (net Logical_N
      (pins XOR_GATE0-11 SR_GATE0-11 SL_GATE0-11 OR_GATE1-11 NAND_GATE0-11 FlagsLogical1-3
        COMP1-17 AND_GATE1-11 ALU_OUT1-8 ADD_GATE0-11)
    )
    (net /O6
      (pins XOR_GATE0-12 SR_GATE0-12 SL_GATE0-12 OR_GATE1-12 NAND_GATE0-12 COMP1-15
        AND_GATE1-12 ALU_OUT1-7 ADD_GATE0-12)
    )
    (net /O5
      (pins XOR_GATE0-13 SR_GATE0-13 SL_GATE0-13 OR_GATE1-13 NAND_GATE0-13 COMP1-13
        AND_GATE1-13 ALU_OUT1-6 ADD_GATE0-13)
    )
    (net /O4
      (pins XOR_GATE0-14 SR_GATE0-14 SL_GATE0-14 OR_GATE1-14 NAND_GATE0-14 COMP1-11
        AND_GATE1-14 ALU_OUT1-5 ADD_GATE0-14)
    )
    (net /O3
      (pins XOR_GATE0-15 SR_GATE0-15 SL_GATE0-15 OR_GATE1-15 NAND_GATE0-15 COMP1-8
        AND_GATE1-15 ALU_OUT1-4 ADD_GATE0-15)
    )
    (net /O2
      (pins XOR_GATE0-16 SR_GATE0-16 SL_GATE0-16 OR_GATE1-16 NAND_GATE0-16 COMP1-6
        AND_GATE1-16 ALU_OUT1-3 ADD_GATE0-16)
    )
    (net /O1
      (pins XOR_GATE0-17 SR_GATE0-17 SL_GATE0-17 OR_GATE1-17 NAND_GATE0-17 COMP1-4
        AND_GATE1-17 ALU_OUT1-2 ADD_GATE0-17)
    )
    (net /O0
      (pins XOR_GATE0-18 SR_GATE0-18 SL_GATE0-18 OR_GATE1-18 NAND_GATE0-18 COMP1-2
        AND_GATE1-18 ALU_OUT1-1 ADD_GATE0-18)
    )
    (net ~ADDER_EN
      (pins FlagsAdd0-19 DECODENOT0-10 ADD_GATE1-19 ADD_GATE0-19)
    )
    (net /O15
      (pins ALU_OUT1-16 ADD_GATE1-11)
    )
    (net /O14
      (pins ALU_OUT1-15 ADD_GATE1-12)
    )
    (net /O13
      (pins ALU_OUT1-14 ADD_GATE1-13)
    )
    (net /O12
      (pins ALU_OUT1-13 ADD_GATE1-14)
    )
    (net /O11
      (pins ALU_OUT1-12 ADD_GATE1-15)
    )
    (net /O10
      (pins ALU_OUT1-11 ADD_GATE1-16)
    )
    (net /O9
      (pins ALU_OUT1-10 ADD_GATE1-17)
    )
    (net /O8
      (pins ALU_OUT1-9 ADD_GATE1-18)
    )
    (net nBit
      (pins MUXCout1-3 MUXCout1-6 ALU_COMM1-5)
    )
    (net /C
      (pins DECODEROR0-5 DECODEOR1-10 DECODEOR1-13 DECODENOT0-3 ALU_COMM1-2)
    )
    (net D
      (pins XOR41-1 XOR41-10 XOR41-4 XOR41-13 XOR4-1 XOR4-10 XOR4-4 XOR4-13 XOR3-1
        XOR3-10 XOR3-4 XOR3-13 XOR2-1 XOR2-10 XOR2-4 XOR2-13 MUXCout1-1 DECODEOR1-9
        DECODEOR1-5 DECODENOT0-1 ALU_COMM1-1)
    )
    (net "Net-(AND0-Pad8)"
      (pins AND_GATE1-4 AND0-8)
    )
    (net /B0
      (pins XOR41-2 XOR0-2 OR0-2 OP2-1 NAND0-2 AND0-2)
    )
    (net "Net-(AND0-Pad3)"
      (pins AND_GATE1-2 AND0-3)
    )
    (net /B2
      (pins XOR41-12 XOR0-12 OR0-12 OP2-3 NAND0-12 AND0-10)
    )
    (net "Net-(AND0-Pad11)"
      (pins AND_GATE1-5 AND0-11)
    )
    (net /B1
      (pins XOR41-5 XOR0-5 OR0-5 OP2-2 NAND0-5 AND0-5)
    )
    (net "Net-(AND0-Pad6)"
      (pins AND_GATE1-3 AND0-6)
    )
    (net /B3
      (pins XOR41-9 XOR0-9 OR0-9 OP2-4 NAND0-9 AND0-13)
    )
    (net "Net-(AND1-Pad8)"
      (pins AND_GATE1-8 AND1-8)
    )
    (net /B4
      (pins XOR2-2 XOR1-2 OR1-2 OP2-5 NAND1-2 AND1-2)
    )
    (net "Net-(AND1-Pad3)"
      (pins AND_GATE1-6 AND1-3)
    )
    (net /B6
      (pins XOR2-12 XOR1-12 OR1-12 OP2-7 NAND1-12 AND1-10)
    )
    (net "Net-(AND1-Pad11)"
      (pins AND_GATE1-9 AND1-11)
    )
    (net /B5
      (pins XOR2-5 XOR1-5 OR1-5 OP2-6 NAND1-5 AND1-5)
    )
    (net "Net-(AND1-Pad6)"
      (pins AND_GATE1-7 AND1-6)
    )
    (net /B7
      (pins XOR2-9 XOR1-9 OR1-9 OP2-8 NAND1-9 AND1-13)
    )
    (net ~AND_EN
      (pins DECODEOR2-8 AND_GATE1-19)
    )
    (net ~Z
      (pins DECODENOT0-13 COMP1-19)
    )
    (net "Net-(DECODEAND0-Pad8)"
      (pins DECODEAND0-8)
    )
    (net "Net-(DECODEAND0-Pad9)"
      (pins DECODEAND0-9)
    )
    (net "Net-(DECODEAND0-Pad3)"
      (pins DECODEROR0-1 DECODEROR0-4 DECODENOT0-11 DECODEAND0-3)
    )
    (net "Net-(DECODEAND0-Pad10)"
      (pins DECODEAND0-10)
    )
    (net "Net-(DECODEAND0-Pad4)"
      (pins DECODEAND0-4)
    )
    (net "Net-(DECODEAND0-Pad11)"
      (pins DECODEAND0-11)
    )
    (net "Net-(DECODEAND0-Pad5)"
      (pins DECODEAND0-5)
    )
    (net "Net-(DECODEAND0-Pad12)"
      (pins DECODEAND0-12)
    )
    (net "Net-(DECODEAND0-Pad6)"
      (pins DECODEAND0-6)
    )
    (net "Net-(DECODEAND0-Pad13)"
      (pins DECODEAND0-13)
    )
    (net /!A
      (pins DECODEROR0-13 DECODENOT0-8)
    )
    (net /!D
      (pins DECODEOR1-2 DECODEOR1-12 DECODENOT0-2)
    )
    (net /!C
      (pins DECODEROR0-2 DECODEOR1-1 DECODEOR1-4 DECODENOT0-4)
    )
    (net Z
      (pins FlagsRight1-5 FlagsRight1-15 FlagsLogical1-5 FlagsLogical1-15 FlagsLeft1-5
        FlagsLeft1-15 FlagsAdd0-5 FlagsAdd0-15 FLAGS_OUT1-4 DECODENOT0-12)
    )
    (net "Net-(DECODENOT0-Pad6)"
      (pins DECODENOT0-6)
    )
    (net "Net-(DECODEOR1-Pad8)"
      (pins DECODEOR2-9 DECODEOR1-8)
    )
    (net "Net-(DECODEOR1-Pad3)"
      (pins DECODEOR2-2 DECODEOR1-3)
    )
    (net "Net-(DECODEOR1-Pad11)"
      (pins DECODEOR2-12 DECODEOR1-11)
    )
    (net "Net-(DECODEOR1-Pad6)"
      (pins DECODEOR2-5 DECODEOR1-6)
    )
    (net ~LOG_EN
      (pins FlagsLogical1-19 DECODEROR0-11 DECODEOR2-1 DECODEOR2-10 DECODEOR2-4 DECODEOR2-13)
    )
    (net ~NAND_EN
      (pins NAND_GATE0-19 DECODEOR2-3)
    )
    (net ~OR_EN
      (pins OR_GATE1-19 DECODEOR2-11)
    )
    (net ~XOR_EN
      (pins XOR_GATE0-19 DECODEOR2-6)
    )
    (net ~RIGHT_EN
      (pins DECODEROR1-3 SR_GATE0-19 FlagsRight1-19)
    )
    (net ~LEFT_EN
      (pins SL_GATE0-19 FlagsLeft1-19 DECODEROR0-8)
    )
    (net /Ov
      (pins FlagsRight1-16 FlagsLogical1-16 FlagsLeft1-16 FlagsAdd0-16 FLAGS_OUT1-3)
    )
    (net /N
      (pins FlagsRight1-17 FlagsLogical1-17 FlagsLeft1-17 FlagsAdd0-17 FLAGS_OUT1-2)
    )
    (net /Carry
      (pins FlagsRight1-18 FlagsLogical1-18 FlagsLeft1-18 FlagsAdd0-18 FLAGS_OUT1-1)
    )
    (net "Net-(FlagsAdd0-Pad11)"
      (pins FlagsAdd0-11)
    )
    (net "Net-(FlagsAdd0-Pad12)"
      (pins FlagsAdd0-12)
    )
    (net "Net-(FlagsAdd0-Pad13)"
      (pins FlagsAdd0-13)
    )
    (net "Net-(FlagsAdd0-Pad4)"
      (pins OverflowXOR1-3 FlagsAdd0-4)
    )
    (net "Net-(FlagsAdd0-Pad14)"
      (pins FlagsAdd0-14)
    )
    (net "Net-(FlagsLeft1-Pad11)"
      (pins FlagsLeft1-11)
    )
    (net "Net-(FlagsLeft1-Pad12)"
      (pins FlagsLeft1-12)
    )
    (net "Net-(FlagsLeft1-Pad13)"
      (pins FlagsLeft1-13)
    )
    (net "Net-(FlagsLeft1-Pad14)"
      (pins FlagsLeft1-14)
    )
    (net "Net-(FlagsLogical1-Pad11)"
      (pins FlagsLogical1-11)
    )
    (net "Net-(FlagsLogical1-Pad12)"
      (pins FlagsLogical1-12)
    )
    (net "Net-(FlagsLogical1-Pad13)"
      (pins FlagsLogical1-13)
    )
    (net "Net-(FlagsLogical1-Pad14)"
      (pins FlagsLogical1-14)
    )
    (net "Net-(FlagsRight1-Pad11)"
      (pins FlagsRight1-11)
    )
    (net "Net-(FlagsRight1-Pad12)"
      (pins FlagsRight1-12)
    )
    (net SR_N
      (pins SR_GATE0-9 MUXCout1-4 FlagsRight1-3)
    )
    (net "Net-(FlagsRight1-Pad13)"
      (pins FlagsRight1-13)
    )
    (net "Net-(FlagsRight1-Pad14)"
      (pins FlagsRight1-14)
    )
    (net "Net-(MUXCout1-Pad9)"
      (pins MUXCout1-9)
    )
    (net "Net-(MUXCout1-Pad10)"
      (pins MUXCout1-10)
    )
    (net "Net-(MUXCout1-Pad11)"
      (pins MUXCout1-11)
    )
    (net "Net-(MUXCout1-Pad12)"
      (pins MUXCout1-12)
    )
    (net "Net-(MUXCout1-Pad13)"
      (pins MUXCout1-13)
    )
    (net "Net-(MUXCout1-Pad14)"
      (pins MUXCout1-14)
    )
    (net /SL0
      (pins SL_GATE0-2 MUXCout1-7)
    )
    (net "Net-(NAND0-Pad8)"
      (pins NAND_GATE0-5 NAND0-8)
    )
    (net "Net-(NAND0-Pad3)"
      (pins NAND_GATE0-2 NAND0-3)
    )
    (net "Net-(NAND0-Pad11)"
      (pins NAND_GATE0-4 NAND0-11)
    )
    (net "Net-(NAND0-Pad6)"
      (pins NAND_GATE0-3 NAND0-6)
    )
    (net "Net-(NAND1-Pad8)"
      (pins NAND_GATE0-9 NAND1-8)
    )
    (net "Net-(NAND1-Pad3)"
      (pins NAND_GATE0-6 NAND1-3)
    )
    (net "Net-(NAND1-Pad11)"
      (pins NAND_GATE0-8 NAND1-11)
    )
    (net "Net-(NAND1-Pad6)"
      (pins NAND_GATE0-7 NAND1-6)
    )
    (net /B15
      (pins XOR4-9 PDB15-1 OP2-16)
    )
    (net /B14
      (pins XOR4-12 PDB14-1 OP2-15)
    )
    (net /B13
      (pins XOR4-5 PDB13-1 OP2-14)
    )
    (net /B12
      (pins XOR4-2 PDB12-1 OP2-13)
    )
    (net /B11
      (pins XOR3-9 PDB11-1 OP2-12)
    )
    (net /B10
      (pins XOR3-12 PDB10-1 OP2-11)
    )
    (net /B9
      (pins XOR3-5 PDB9-1 OP2-10)
    )
    (net /B8
      (pins XOR3-2 PDB8-1 OP2-9)
    )
    (net "Net-(OR0-Pad8)"
      (pins OR_GATE1-5 OR0-8)
    )
    (net "Net-(OR0-Pad3)"
      (pins OR_GATE1-2 OR0-3)
    )
    (net "Net-(OR0-Pad11)"
      (pins OR_GATE1-4 OR0-11)
    )
    (net "Net-(OR0-Pad6)"
      (pins OR_GATE1-3 OR0-6)
    )
    (net "Net-(OR1-Pad8)"
      (pins OR_GATE1-9 OR1-8)
    )
    (net "Net-(OR1-Pad3)"
      (pins OR_GATE1-6 OR1-3)
    )
    (net "Net-(OR1-Pad11)"
      (pins OR_GATE1-8 OR1-11)
    )
    (net "Net-(OR1-Pad6)"
      (pins OR_GATE1-7 OR1-6)
    )
    (net "Net-(XOR0-Pad8)"
      (pins XOR_GATE0-5 XOR0-8)
    )
    (net "Net-(XOR0-Pad3)"
      (pins XOR_GATE0-2 XOR0-3)
    )
    (net "Net-(XOR0-Pad11)"
      (pins XOR_GATE0-4 XOR0-11)
    )
    (net "Net-(XOR0-Pad6)"
      (pins XOR_GATE0-3 XOR0-6)
    )
    (net "Net-(XOR1-Pad8)"
      (pins XOR_GATE0-9 XOR1-8)
    )
    (net "Net-(XOR1-Pad3)"
      (pins XOR_GATE0-6 XOR1-3)
    )
    (net "Net-(XOR1-Pad11)"
      (pins XOR_GATE0-8 XOR1-11)
    )
    (net "Net-(XOR1-Pad6)"
      (pins XOR_GATE0-7 XOR1-6)
    )
    (net A
      (pins OverflowXOR1-4 DECODENOT0-9 DECODEAND0-1 ALU_COMM1-4)
    )
    (net B
      (pins OverflowXOR1-5 DECODEROR0-12 DECODENOT0-5 DECODEAND0-2 ALU_COMM1-3)
    )
    (net "Net-(DECODEROR0-Pad6)"
      (pins DECODEROR0-9 DECODEROR0-6)
    )
    (net "Net-(DECODEROR0-Pad3)"
      (pins DECODEROR1-2 DECODEROR0-3)
    )
    (net AXORB
      (pins DECODEROR1-1 OverflowXOR1-6 DECODEROR0-10)
    )
    (net "Net-(DECODEROR1-Pad8)"
      (pins DECODEROR1-8)
    )
    (net "Net-(DECODEROR1-Pad9)"
      (pins DECODEROR1-9)
    )
    (net "Net-(DECODEROR1-Pad10)"
      (pins DECODEROR1-10)
    )
    (net "Net-(DECODEROR1-Pad4)"
      (pins DECODEROR1-4)
    )
    (net "Net-(DECODEROR1-Pad11)"
      (pins DECODEROR1-11)
    )
    (net "Net-(DECODEROR1-Pad5)"
      (pins DECODEROR1-5)
    )
    (net "Net-(DECODEROR1-Pad12)"
      (pins DECODEROR1-12)
    )
    (net "Net-(DECODEROR1-Pad6)"
      (pins DECODEROR1-6)
    )
    (net "Net-(DECODEROR1-Pad13)"
      (pins DECODEROR1-13)
    )
    (net "Net-(OverflowXOR1-Pad8)"
      (pins OverflowXOR1-8)
    )
    (net "Net-(OverflowXOR1-Pad10)"
      (pins OverflowXOR1-10)
    )
    (net "Net-(OverflowXOR1-Pad11)"
      (pins OverflowXOR1-11)
    )
    (net "Net-(OverflowXOR1-Pad12)"
      (pins OverflowXOR1-12)
    )
    (net "Net-(OverflowXOR1-Pad13)"
      (pins OverflowXOR1-13)
    )
    (class kicad_default "" +5V /!A /!C /!D /A1 /A10 /A11 /A12 /A13 /A14 /A15
      /A2 /A3 /A4 /A5 /A8 /A9 /B0 /B1 /B10 /B11 /B12 /B13 /B14 /B15 /B2 /B3
      /B4 /B5 /B6 /B7 /B8 /B9 /C /Carry /N /O0 /O1 /O10 /O11 /O12 /O13 /O14
      /O15 /O2 /O3 /O4 /O5 /O6 /O8 /O9 /Ov /S0 /S1 /S10 /S11 /S12 /S13 /S14
      /S15 /S2 /S3 /S4 /S5 /S6 /S8 /S9 /SL0 A ADD_COUT ADD_CX ADD_N AXORB
      B CarryIn D GNDREF Logical_N "Net-(ADD4.0-Pad11)" "Net-(ADD4.0-Pad15)"
      "Net-(ADD4.0-Pad2)" "Net-(ADD4.0-Pad6)" "Net-(ADD4.0-Pad9)" "Net-(ADD4.1-Pad11)"
      "Net-(ADD4.1-Pad15)" "Net-(ADD4.1-Pad2)" "Net-(ADD4.1-Pad6)" "Net-(ADD4.2-Pad11)"
      "Net-(ADD4.2-Pad15)" "Net-(ADD4.2-Pad2)" "Net-(ADD4.2-Pad6)" "Net-(ADD4.3-Pad11)"
      "Net-(ADD4.3-Pad15)" "Net-(ADD4.3-Pad2)" "Net-(ADD4.3-Pad6)" "Net-(ADD4.3-Pad9)"
      "Net-(AND0-Pad11)" "Net-(AND0-Pad3)" "Net-(AND0-Pad6)" "Net-(AND0-Pad8)"
      "Net-(AND1-Pad11)" "Net-(AND1-Pad3)" "Net-(AND1-Pad6)" "Net-(AND1-Pad8)"
      "Net-(DECODEAND0-Pad10)" "Net-(DECODEAND0-Pad11)" "Net-(DECODEAND0-Pad12)"
      "Net-(DECODEAND0-Pad13)" "Net-(DECODEAND0-Pad3)" "Net-(DECODEAND0-Pad4)"
      "Net-(DECODEAND0-Pad5)" "Net-(DECODEAND0-Pad6)" "Net-(DECODEAND0-Pad8)"
      "Net-(DECODEAND0-Pad9)" "Net-(DECODENOT0-Pad6)" "Net-(DECODEOR1-Pad11)"
      "Net-(DECODEOR1-Pad3)" "Net-(DECODEOR1-Pad6)" "Net-(DECODEOR1-Pad8)"
      "Net-(DECODEROR0-Pad3)" "Net-(DECODEROR0-Pad6)" "Net-(DECODEROR1-Pad10)"
      "Net-(DECODEROR1-Pad11)" "Net-(DECODEROR1-Pad12)" "Net-(DECODEROR1-Pad13)"
      "Net-(DECODEROR1-Pad4)" "Net-(DECODEROR1-Pad5)" "Net-(DECODEROR1-Pad6)"
      "Net-(DECODEROR1-Pad8)" "Net-(DECODEROR1-Pad9)" "Net-(FlagsAdd0-Pad11)"
      "Net-(FlagsAdd0-Pad12)" "Net-(FlagsAdd0-Pad13)" "Net-(FlagsAdd0-Pad14)"
      "Net-(FlagsAdd0-Pad4)" "Net-(FlagsLeft1-Pad11)" "Net-(FlagsLeft1-Pad12)"
      "Net-(FlagsLeft1-Pad13)" "Net-(FlagsLeft1-Pad14)" "Net-(FlagsLogical1-Pad11)"
      "Net-(FlagsLogical1-Pad12)" "Net-(FlagsLogical1-Pad13)" "Net-(FlagsLogical1-Pad14)"
      "Net-(FlagsRight1-Pad11)" "Net-(FlagsRight1-Pad12)" "Net-(FlagsRight1-Pad13)"
      "Net-(FlagsRight1-Pad14)" "Net-(MUXCout1-Pad10)" "Net-(MUXCout1-Pad11)"
      "Net-(MUXCout1-Pad12)" "Net-(MUXCout1-Pad13)" "Net-(MUXCout1-Pad14)"
      "Net-(MUXCout1-Pad9)" "Net-(NAND0-Pad11)" "Net-(NAND0-Pad3)" "Net-(NAND0-Pad6)"
      "Net-(NAND0-Pad8)" "Net-(NAND1-Pad11)" "Net-(NAND1-Pad3)" "Net-(NAND1-Pad6)"
      "Net-(NAND1-Pad8)" "Net-(OR0-Pad11)" "Net-(OR0-Pad3)" "Net-(OR0-Pad6)"
      "Net-(OR0-Pad8)" "Net-(OR1-Pad11)" "Net-(OR1-Pad3)" "Net-(OR1-Pad6)"
      "Net-(OR1-Pad8)" "Net-(OverflowXOR1-Pad10)" "Net-(OverflowXOR1-Pad11)"
      "Net-(OverflowXOR1-Pad12)" "Net-(OverflowXOR1-Pad13)" "Net-(OverflowXOR1-Pad8)"
      "Net-(XOR0-Pad11)" "Net-(XOR0-Pad3)" "Net-(XOR0-Pad6)" "Net-(XOR0-Pad8)"
      "Net-(XOR1-Pad11)" "Net-(XOR1-Pad3)" "Net-(XOR1-Pad6)" "Net-(XOR1-Pad8)"
      SL_COUT SL_N SR_COUT SR_N Z nBit ~ADDER_EN ~AND_EN ~LEFT_EN ~LOG_EN
      ~NAND_EN ~OR_EN ~RIGHT_EN ~XOR_EN ~Z
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
