Roland Dobai , Marcel Balaz, SAT-based generation of compressed skewed-load tests for transition delay faults, Microprocessors & Microsystems, v.37 n.2, p.196-205, March, 2013
Zhen Chen , Dong Xiang, A novel test application scheme for high transition fault coverage and low test cost, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.29 n.6, p.966-976, June 2010
Dong Xiang , Zhen Chen , Laung-Terng Wang, Scan Flip-Flop Grouping to Compress Test Data and Compact Test Responses for Launch-on-Capture Delay Testing, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.17 n.2, p.1-24, April 2012
Sying-Jyan Wang , Katherine Shu-Min Li , Shih-Cheng Chen , Huai-Yan Shiu , Yun-Lung Chu, Scan-chain partition for high test-data compressibility and low shift power under routing constraint, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.5, p.716-727, May 2009
Dong Xiang , Jianbo Li , Krishnendu Chakrabarty , Xijiang Lin, Test compaction for small-delay defects using an effective path selection scheme, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.18 n.3, p.1-23, July 2013
