// -------------------------------------------------------------
// 
// File Name: hdlsrc\DUC\data_lock.v
// Created: 2025-03-15 19:13:16
// 
// Generated by MATLAB 24.2, HDL Coder 24.2, and Simulink 24.2
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: data_lock
// Source Path: DUC/DUC_module_with_ready/data_lock
// Hierarchy Level: 1
// Model version: 3.68
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module data_lock
          (clk,
           rst_n,
           enb,
           SIGNAL_IN,
           Enable,
           Out1);


  input   clk;
  input   rst_n;
  input   enb;
  input   signed [15:0] SIGNAL_IN;  // sfix16_En15
  input   Enable;
  output  signed [15:0] Out1;  // sfix16_En15


  wire enb_gated;
  wire signed [15:0] SIGNAL_IN_bypass;  // sfix16_En15
  reg signed [15:0] SIGNAL_IN_last_value;  // sfix16_En15


  assign enb_gated = Enable && enb;

  always @(posedge clk)
    begin : Out1_bypass_process
      if (rst_n == 1'b0) begin
        SIGNAL_IN_last_value <= 16'sb0000000000000000;
      end
      else begin
        if (enb_gated) begin
          SIGNAL_IN_last_value <= SIGNAL_IN_bypass;
        end
      end
    end

  assign SIGNAL_IN_bypass = (Enable == 1'b0 ? SIGNAL_IN_last_value :
              SIGNAL_IN);

  assign Out1 = SIGNAL_IN_bypass;

endmodule  // data_lock

