module d_flipflop_synrst(data_in, data_out, clock); 
	input data_in;
	input clock;

	output reg data_out;

	always@(posedge clock)
	begin
		data_out <= data_in;
	end

endmodule