# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../MemorEDF.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../MemorEDF.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" --include "/opt/Xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../MemorEDF.srcs/sources_1/new/TDMA.sv" \
"../../../../MemorEDF.srcs/sim_1/new/TB_TDMA.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
