Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Aug 13 11:33:00 2019
| Host         : DESKTOP-HQKVQ13 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file m1_for_arty_s7_wrapper_timing_summary_routed.rpt -pb m1_for_arty_a7_wrapper_timing_summary_routed.pb -rpx m1_for_arty_a7_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : m1_for_arty_s7_wrapper
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 2 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.524        0.000                      0                20589        0.019        0.000                      0                20253        3.750        0.000                       0                  9243  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                  ------------         ----------      --------------
SWCLK                                  {0.000 25.000}       50.000          20.000          
slow_out_clk                           {0.000 50.000}       100.000         10.000          
sys_clock                              {0.000 41.666}       83.333          12.000          
  clkfbout_m1_for_arty_s7_clk_wiz_0_0  {0.000 41.666}       83.333          12.000          
  cpu_clk                              {0.000 5.000}        10.000          100.000         
    cclk                               {0.000 5.000}        10.000          100.000         
  qspi_clk                             {0.000 10.000}       20.000          50.000          
    dap_qspi_clk                       {0.000 10.000}       20.000          50.000          
    dap_spi_clk                        {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
SWCLK                                        1.156        0.000                      0                  383        0.153        0.000                      0                  383       24.500        0.000                       0                   213  
slow_out_clk                                90.583        0.000                      0                    2        3.350        0.000                      0                    2                                                                          
sys_clock                                                                                                                                                                               16.667        0.000                       0                     1  
  clkfbout_m1_for_arty_s7_clk_wiz_0_0                                                                                                                                                   16.667        0.000                       0                     3  
  cpu_clk                                    0.768        0.000                      0                16261        0.019        0.000                      0                16261        3.750        0.000                       0                  8051  
  qspi_clk                                  11.234        0.000                      0                 1769        0.049        0.000                      0                 1769        9.500        0.000                       0                   975  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
cpu_clk       SWCLK               0.962        0.000                      0                  308                                                                        
cpu_clk       slow_out_clk        1.904        0.000                      0                   12        0.816        0.000                      0                   12  
SWCLK         cpu_clk             1.369        0.000                      0                  288                                                                        
slow_out_clk  cpu_clk             1.303        0.000                      0                    3        1.542        0.000                      0                    3  
cclk          cpu_clk             0.524        0.000                      0                    4                                                                        
qspi_clk      cpu_clk            18.490        0.000                      0                   74                                                                        
cpu_clk       cclk                1.027        0.000                      0                    5                                                                        
cpu_clk       qspi_clk            8.296        0.000                      0                   38                                                                        
dap_qspi_clk  qspi_clk            0.646        0.000                      0                    8        3.883        0.000                      0                    8  
dap_spi_clk   qspi_clk            5.966        0.000                      0                    1        2.648        0.000                      0                    1  
qspi_clk      dap_qspi_clk        6.797        0.000                      0                    5        0.178        0.000                      0                    5  
qspi_clk      dap_spi_clk         7.571        0.000                      0                    2        0.310        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  cpu_clk            cpu_clk                  2.273        0.000                      0                 1810        0.416        0.000                      0                 1810  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  SWCLK
  To Clock:  SWCLK

Setup :            0  Failing Endpoints,  Worst Slack        1.156ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.156ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[14]
                            (input port clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/iBusReq_reg/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        13.711ns  (logic 1.950ns (14.225%)  route 11.761ns (85.775%))
  Logic Levels:           5  (IBUF=1 LUT3=2 LUT6=2)
  Input Delay:            40.000ns
  Clock Path Skew:        4.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 54.964 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
                         input delay                 40.000    40.000    
    V16                                               0.000    40.000 r  DAPLink_tri_o[14] (INOUT)
                         net (fo=1, unset)            0.000    40.000    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IO
    V16                  IBUF (Prop_ibuf_I_O)         1.454    41.454 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IBUF/O
                         net (fo=23, routed)          6.450    47.904    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SWDITMS
    SLICE_X54Y62         LUT3 (Prop_lut3_I2_O)        0.124    48.028 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/WriteErrReg_i_2/O
                         net (fo=4, routed)           1.080    49.108    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/WriteErrReg_i_2_n_0
    SLICE_X56Y62         LUT6 (Prop_lut6_I5_O)        0.124    49.232 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ContDetectReg_i_3/O
                         net (fo=2, routed)           0.504    49.736    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/WriteErrD
    SLICE_X52Y62         LUT6 (Prop_lut6_I1_O)        0.124    49.860 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApRegSel[1]_i_2/O
                         net (fo=5, routed)           0.750    50.611    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApRegSelEn
    SLICE_X53Y62         LUT3 (Prop_lut3_I0_O)        0.124    50.735 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/Busreq_cdc_check_i_1/O
                         net (fo=2, routed)           2.977    53.711    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/NextBusreq
    SLICE_X53Y62         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/iBusReq_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    U15                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         1.385    51.385 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.051    53.436    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.527 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=212, routed)         1.438    54.964    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X53Y62         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/iBusReq_reg/C
                         clock pessimism              0.000    54.964    
                         clock uncertainty           -0.035    54.929    
    SLICE_X53Y62         FDCE (Setup_fdce_C_D)       -0.061    54.868    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/iBusReq_reg
  -------------------------------------------------------------------
                         required time                         54.868    
                         arrival time                         -53.711    
  -------------------------------------------------------------------
                         slack                                  1.156    

Slack (MET) :             1.862ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[14]
                            (input port clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/IfaceRdyAc_reg/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        13.144ns  (logic 1.826ns (13.896%)  route 11.317ns (86.104%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Input Delay:            40.000ns
  Clock Path Skew:        4.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 54.964 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
                         input delay                 40.000    40.000    
    V16                                               0.000    40.000 r  DAPLink_tri_o[14] (INOUT)
                         net (fo=1, unset)            0.000    40.000    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IO
    V16                  IBUF (Prop_ibuf_I_O)         1.454    41.454 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IBUF/O
                         net (fo=23, routed)          7.856    49.310    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SWDITMS
    SLICE_X58Y65         LUT6 (Prop_lut6_I2_O)        0.124    49.434 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/IfaceRdyAc_i_4/O
                         net (fo=1, routed)           1.810    51.244    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/IfaceRdyAc_i_4_n_0
    SLICE_X55Y65         LUT6 (Prop_lut6_I2_O)        0.124    51.368 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/IfaceRdyAc_i_2/O
                         net (fo=2, routed)           1.651    53.020    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/AcStateEn
    SLICE_X56Y63         LUT3 (Prop_lut3_I1_O)        0.124    53.144 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/IfaceRdyAc_i_1/O
                         net (fo=1, routed)           0.000    53.144    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/IfaceRdyAc_i_1_n_0
    SLICE_X56Y63         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/IfaceRdyAc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    U15                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         1.385    51.385 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.051    53.436    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.527 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=212, routed)         1.438    54.964    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X56Y63         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/IfaceRdyAc_reg/C
                         clock pessimism              0.000    54.964    
                         clock uncertainty           -0.035    54.929    
    SLICE_X56Y63         FDCE (Setup_fdce_C_D)        0.077    55.006    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/IfaceRdyAc_reg
  -------------------------------------------------------------------
                         required time                         55.006    
                         arrival time                         -53.144    
  -------------------------------------------------------------------
                         slack                                  1.862    

Slack (MET) :             2.001ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[14]
                            (input port clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ResetCountReg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        12.884ns  (logic 1.578ns (12.252%)  route 11.305ns (87.748%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            40.000ns
  Clock Path Skew:        4.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 54.967 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
                         input delay                 40.000    40.000    
    V16                                               0.000    40.000 r  DAPLink_tri_o[14] (INOUT)
                         net (fo=1, unset)            0.000    40.000    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IO
    V16                  IBUF (Prop_ibuf_I_O)         1.454    41.454 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IBUF/O
                         net (fo=23, routed)          6.581    48.035    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SWDITMS
    SLICE_X57Y60         LUT5 (Prop_lut5_I1_O)        0.124    48.159 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ResetCountReg[5]_i_2/O
                         net (fo=1, routed)           4.724    52.884    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ResetCountD[5]
    SLICE_X57Y60         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ResetCountReg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    U15                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         1.385    51.385 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.051    53.436    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.527 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=212, routed)         1.441    54.967    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X57Y60         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ResetCountReg_reg[5]/C
                         clock pessimism              0.000    54.967    
                         clock uncertainty           -0.035    54.932    
    SLICE_X57Y60         FDCE (Setup_fdce_C_D)       -0.047    54.885    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ResetCountReg_reg[5]
  -------------------------------------------------------------------
                         required time                         54.885    
                         arrival time                         -52.884    
  -------------------------------------------------------------------
                         slack                                  2.001    

Slack (MET) :             2.021ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[14]
                            (input port clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/RespFaultReg_reg/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        12.986ns  (logic 1.826ns (14.065%)  route 11.159ns (85.935%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Input Delay:            40.000ns
  Clock Path Skew:        4.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 54.963 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
                         input delay                 40.000    40.000    
    V16                                               0.000    40.000 r  DAPLink_tri_o[14] (INOUT)
                         net (fo=1, unset)            0.000    40.000    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IO
    V16                  IBUF (Prop_ibuf_I_O)         1.454    41.454 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IBUF/O
                         net (fo=23, routed)          7.856    49.310    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SWDITMS
    SLICE_X58Y65         LUT6 (Prop_lut6_I2_O)        0.124    49.434 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/IfaceRdyAc_i_4/O
                         net (fo=1, routed)           1.810    51.244    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/IfaceRdyAc_i_4_n_0
    SLICE_X55Y65         LUT6 (Prop_lut6_I2_O)        0.124    51.368 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/IfaceRdyAc_i_2/O
                         net (fo=2, routed)           1.494    52.862    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/AcStateEn
    SLICE_X54Y63         LUT6 (Prop_lut6_I4_O)        0.124    52.986 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/RespFaultReg_i_1/O
                         net (fo=1, routed)           0.000    52.986    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/RespFaultReg_i_1_n_0
    SLICE_X54Y63         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/RespFaultReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    U15                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         1.385    51.385 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.051    53.436    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.527 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=212, routed)         1.437    54.963    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X54Y63         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/RespFaultReg_reg/C
                         clock pessimism              0.000    54.963    
                         clock uncertainty           -0.035    54.928    
    SLICE_X54Y63         FDCE (Setup_fdce_C_D)        0.079    55.007    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/RespFaultReg_reg
  -------------------------------------------------------------------
                         required time                         55.007    
                         arrival time                         -52.986    
  -------------------------------------------------------------------
                         slack                                  2.021    

Slack (MET) :             2.220ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[14]
                            (input port clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ErrorChk_reg/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        12.802ns  (logic 1.826ns (14.267%)  route 10.976ns (85.733%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Input Delay:            40.000ns
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 55.029 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
                         input delay                 40.000    40.000    
    V16                                               0.000    40.000 r  DAPLink_tri_o[14] (INOUT)
                         net (fo=1, unset)            0.000    40.000    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IO
    V16                  IBUF (Prop_ibuf_I_O)         1.454    41.454 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IBUF/O
                         net (fo=23, routed)          8.594    50.048    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SWDITMS
    SLICE_X58Y64         LUT6 (Prop_lut6_I2_O)        0.124    50.172 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ErrorChk_i_3/O
                         net (fo=1, routed)           0.159    50.331    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ErrorChk_i_3_n_0
    SLICE_X58Y64         LUT6 (Prop_lut6_I0_O)        0.124    50.455 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ErrorChk_i_2/O
                         net (fo=1, routed)           2.224    52.678    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ErrorChk_i_2_n_0
    SLICE_X59Y63         LUT5 (Prop_lut5_I2_O)        0.124    52.802 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ErrorChk_i_1/O
                         net (fo=1, routed)           0.000    52.802    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ErrorChk_i_1_n_0
    SLICE_X59Y63         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ErrorChk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    U15                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         1.385    51.385 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.051    53.436    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.527 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=212, routed)         1.503    55.029    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X59Y63         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ErrorChk_reg/C
                         clock pessimism              0.000    55.029    
                         clock uncertainty           -0.035    54.994    
    SLICE_X59Y63         FDCE (Setup_fdce_C_D)        0.029    55.023    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ErrorChk_reg
  -------------------------------------------------------------------
                         required time                         55.023    
                         arrival time                         -52.802    
  -------------------------------------------------------------------
                         slack                                  2.220    

Slack (MET) :             2.665ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[14]
                            (input port clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ShiftReg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        12.291ns  (logic 1.898ns (15.446%)  route 10.393ns (84.554%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Input Delay:            40.000ns
  Clock Path Skew:        4.962ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 54.962 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
                         input delay                 40.000    40.000    
    V16                                               0.000    40.000 r  DAPLink_tri_o[14] (INOUT)
                         net (fo=1, unset)            0.000    40.000    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IO
    V16                  IBUF (Prop_ibuf_I_O)         1.454    41.454 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IBUF/O
                         net (fo=23, routed)          8.065    49.520    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SWDITMS
    SLICE_X57Y63         LUT3 (Prop_lut3_I1_O)        0.118    49.638 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ShiftReg[31]_i_3/O
                         net (fo=1, routed)           2.327    51.965    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ShiftReg[31]_i_3_n_0
    SLICE_X49Y63         LUT6 (Prop_lut6_I3_O)        0.326    52.291 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ShiftReg[31]_i_1/O
                         net (fo=1, routed)           0.000    52.291    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ShiftReg[31]_i_1_n_0
    SLICE_X49Y63         FDRE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ShiftReg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    U15                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         1.385    51.385 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.051    53.436    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.527 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=212, routed)         1.436    54.962    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X49Y63         FDRE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ShiftReg_reg[31]/C
                         clock pessimism              0.000    54.962    
                         clock uncertainty           -0.035    54.927    
    SLICE_X49Y63         FDRE (Setup_fdre_C_D)        0.029    54.956    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ShiftReg_reg[31]
  -------------------------------------------------------------------
                         required time                         54.956    
                         arrival time                         -52.291    
  -------------------------------------------------------------------
                         slack                                  2.665    

Slack (MET) :             2.955ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[14]
                            (input port clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        11.765ns  (logic 1.950ns (16.579%)  route 9.814ns (83.421%))
  Logic Levels:           5  (IBUF=1 LUT3=2 LUT5=1 LUT6=1)
  Input Delay:            40.000ns
  Clock Path Skew:        4.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 54.960 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
                         input delay                 40.000    40.000    
    V16                                               0.000    40.000 r  DAPLink_tri_o[14] (INOUT)
                         net (fo=1, unset)            0.000    40.000    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IO
    V16                  IBUF (Prop_ibuf_I_O)         1.454    41.454 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IBUF/O
                         net (fo=23, routed)          6.450    47.904    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SWDITMS
    SLICE_X54Y62         LUT3 (Prop_lut3_I2_O)        0.124    48.028 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/WriteErrReg_i_2/O
                         net (fo=4, routed)           1.080    49.108    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/WriteErrReg_i_2_n_0
    SLICE_X56Y62         LUT6 (Prop_lut6_I5_O)        0.124    49.232 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ContDetectReg_i_3/O
                         net (fo=2, routed)           0.719    49.951    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/WriteErrD
    SLICE_X53Y62         LUT5 (Prop_lut5_I2_O)        0.124    50.075 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ContDetectReg_i_1/O
                         net (fo=23, routed)          0.763    50.838    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/CtrlStatEn
    SLICE_X42Y64         LUT3 (Prop_lut3_I2_O)        0.124    50.962 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/TrnferCnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.803    51.765    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/TrnferCntEn
    SLICE_X45Y62         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    U15                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         1.385    51.385 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.051    53.436    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.527 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=212, routed)         1.434    54.960    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X45Y62         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[11]/C
                         clock pessimism              0.000    54.960    
                         clock uncertainty           -0.035    54.925    
    SLICE_X45Y62         FDCE (Setup_fdce_C_CE)      -0.205    54.720    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[11]
  -------------------------------------------------------------------
                         required time                         54.720    
                         arrival time                         -51.765    
  -------------------------------------------------------------------
                         slack                                  2.955    

Slack (MET) :             2.955ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[14]
                            (input port clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        11.765ns  (logic 1.950ns (16.579%)  route 9.814ns (83.421%))
  Logic Levels:           5  (IBUF=1 LUT3=2 LUT5=1 LUT6=1)
  Input Delay:            40.000ns
  Clock Path Skew:        4.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 54.960 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
                         input delay                 40.000    40.000    
    V16                                               0.000    40.000 r  DAPLink_tri_o[14] (INOUT)
                         net (fo=1, unset)            0.000    40.000    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IO
    V16                  IBUF (Prop_ibuf_I_O)         1.454    41.454 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IBUF/O
                         net (fo=23, routed)          6.450    47.904    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SWDITMS
    SLICE_X54Y62         LUT3 (Prop_lut3_I2_O)        0.124    48.028 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/WriteErrReg_i_2/O
                         net (fo=4, routed)           1.080    49.108    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/WriteErrReg_i_2_n_0
    SLICE_X56Y62         LUT6 (Prop_lut6_I5_O)        0.124    49.232 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ContDetectReg_i_3/O
                         net (fo=2, routed)           0.719    49.951    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/WriteErrD
    SLICE_X53Y62         LUT5 (Prop_lut5_I2_O)        0.124    50.075 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ContDetectReg_i_1/O
                         net (fo=23, routed)          0.763    50.838    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/CtrlStatEn
    SLICE_X42Y64         LUT3 (Prop_lut3_I2_O)        0.124    50.962 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/TrnferCnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.803    51.765    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/TrnferCntEn
    SLICE_X45Y62         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    U15                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         1.385    51.385 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.051    53.436    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.527 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=212, routed)         1.434    54.960    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X45Y62         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[7]/C
                         clock pessimism              0.000    54.960    
                         clock uncertainty           -0.035    54.925    
    SLICE_X45Y62         FDCE (Setup_fdce_C_CE)      -0.205    54.720    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[7]
  -------------------------------------------------------------------
                         required time                         54.720    
                         arrival time                         -51.765    
  -------------------------------------------------------------------
                         slack                                  2.955    

Slack (MET) :             2.956ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[14]
                            (input port clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        11.765ns  (logic 1.950ns (16.579%)  route 9.814ns (83.421%))
  Logic Levels:           5  (IBUF=1 LUT3=2 LUT5=1 LUT6=1)
  Input Delay:            40.000ns
  Clock Path Skew:        4.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 54.961 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
                         input delay                 40.000    40.000    
    V16                                               0.000    40.000 r  DAPLink_tri_o[14] (INOUT)
                         net (fo=1, unset)            0.000    40.000    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IO
    V16                  IBUF (Prop_ibuf_I_O)         1.454    41.454 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IBUF/O
                         net (fo=23, routed)          6.450    47.904    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SWDITMS
    SLICE_X54Y62         LUT3 (Prop_lut3_I2_O)        0.124    48.028 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/WriteErrReg_i_2/O
                         net (fo=4, routed)           1.080    49.108    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/WriteErrReg_i_2_n_0
    SLICE_X56Y62         LUT6 (Prop_lut6_I5_O)        0.124    49.232 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ContDetectReg_i_3/O
                         net (fo=2, routed)           0.719    49.951    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/WriteErrD
    SLICE_X53Y62         LUT5 (Prop_lut5_I2_O)        0.124    50.075 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ContDetectReg_i_1/O
                         net (fo=23, routed)          0.763    50.838    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/CtrlStatEn
    SLICE_X42Y64         LUT3 (Prop_lut3_I2_O)        0.124    50.962 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/TrnferCnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.803    51.765    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/TrnferCntEn
    SLICE_X44Y61         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    U15                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         1.385    51.385 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.051    53.436    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.527 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=212, routed)         1.435    54.961    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X44Y61         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[10]/C
                         clock pessimism              0.000    54.961    
                         clock uncertainty           -0.035    54.926    
    SLICE_X44Y61         FDCE (Setup_fdce_C_CE)      -0.205    54.721    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[10]
  -------------------------------------------------------------------
                         required time                         54.721    
                         arrival time                         -51.765    
  -------------------------------------------------------------------
                         slack                                  2.956    

Slack (MET) :             2.992ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[14]
                            (input port clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLK rise@50.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        11.762ns  (logic 1.950ns (16.583%)  route 9.811ns (83.417%))
  Logic Levels:           5  (IBUF=1 LUT3=2 LUT5=1 LUT6=1)
  Input Delay:            40.000ns
  Clock Path Skew:        4.958ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns = ( 54.958 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
                         input delay                 40.000    40.000    
    V16                                               0.000    40.000 r  DAPLink_tri_o[14] (INOUT)
                         net (fo=1, unset)            0.000    40.000    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IO
    V16                  IBUF (Prop_ibuf_I_O)         1.454    41.454 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[40]_inst/IBUF/O
                         net (fo=23, routed)          6.450    47.904    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SWDITMS
    SLICE_X54Y62         LUT3 (Prop_lut3_I2_O)        0.124    48.028 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/WriteErrReg_i_2/O
                         net (fo=4, routed)           1.080    49.108    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/WriteErrReg_i_2_n_0
    SLICE_X56Y62         LUT6 (Prop_lut6_I5_O)        0.124    49.232 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ContDetectReg_i_3/O
                         net (fo=2, routed)           0.719    49.951    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/WriteErrD
    SLICE_X53Y62         LUT5 (Prop_lut5_I2_O)        0.124    50.075 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ContDetectReg_i_1/O
                         net (fo=23, routed)          0.763    50.838    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/CtrlStatEn
    SLICE_X42Y64         LUT3 (Prop_lut3_I2_O)        0.124    50.962 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/TrnferCnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.800    51.762    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/TrnferCntEn
    SLICE_X42Y63         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)     50.000    50.000 r  
    U15                                               0.000    50.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000    50.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         1.385    51.385 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           2.051    53.436    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.527 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=212, routed)         1.432    54.958    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X42Y63         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[1]/C
                         clock pessimism              0.000    54.958    
                         clock uncertainty           -0.035    54.923    
    SLICE_X42Y63         FDCE (Setup_fdce_C_CE)      -0.169    54.754    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[1]
  -------------------------------------------------------------------
                         required time                         54.754    
                         arrival time                         -51.762    
  -------------------------------------------------------------------
                         slack                                  2.992    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ShiftReg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.099%)  route 0.110ns (43.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.596ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    U15                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.013     1.236    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=212, routed)         0.559     1.821    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X43Y60         FDRE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ShiftReg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.141     1.962 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ShiftReg_reg[11]/Q
                         net (fo=3, routed)           0.110     2.072    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/in32[10]
    SLICE_X42Y60         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    U15                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.162     1.573    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.602 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=212, routed)         0.829     2.430    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X42Y60         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[11]/C
                         clock pessimism             -0.596     1.834    
    SLICE_X42Y60         FDCE (Hold_fdce_C_D)         0.085     1.919    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ShiftReg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.352%)  route 0.114ns (44.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    U15                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.013     1.236    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=212, routed)         0.559     1.821    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X40Y61         FDRE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ShiftReg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141     1.962 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ShiftReg_reg[21]/Q
                         net (fo=3, routed)           0.114     2.075    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/in32[20]
    SLICE_X42Y61         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    U15                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.162     1.573    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.602 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=212, routed)         0.829     2.430    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X42Y61         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[21]/C
                         clock pessimism             -0.593     1.837    
    SLICE_X42Y61         FDCE (Hold_fdce_C_D)         0.060     1.897    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ShiftReg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.431ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    U15                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.013     1.236    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=212, routed)         0.560     1.822    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X47Y61         FDRE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ShiftReg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y61         FDRE (Prop_fdre_C_Q)         0.141     1.963 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ShiftReg_reg[29]/Q
                         net (fo=3, routed)           0.124     2.087    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/in32[28]
    SLICE_X47Y60         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    U15                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.162     1.573    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.602 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=212, routed)         0.830     2.431    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X47Y60         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[29]/C
                         clock pessimism             -0.593     1.838    
    SLICE_X47Y60         FDCE (Hold_fdce_C_D)         0.070     1.908    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ShiftReg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.453%)  route 0.133ns (48.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.431ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    U15                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.013     1.236    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=212, routed)         0.562     1.824    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X49Y61         FDRE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ShiftReg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDRE (Prop_fdre_C_Q)         0.141     1.965 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ShiftReg_reg[28]/Q
                         net (fo=4, routed)           0.133     2.098    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/in32[27]
    SLICE_X48Y62         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    U15                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.162     1.573    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.602 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=212, routed)         0.829     2.431    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X48Y62         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[4]/C
                         clock pessimism             -0.593     1.838    
    SLICE_X48Y62         FDCE (Hold_fdce_C_D)         0.066     1.904    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ShiftReg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.222%)  route 0.134ns (48.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    U15                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.013     1.236    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=212, routed)         0.559     1.821    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X43Y61         FDRE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ShiftReg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.141     1.962 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ShiftReg_reg[22]/Q
                         net (fo=3, routed)           0.134     2.096    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/in32[21]
    SLICE_X42Y60         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    U15                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.162     1.573    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.602 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=212, routed)         0.829     2.430    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X42Y60         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[22]/C
                         clock pessimism             -0.593     1.837    
    SLICE_X42Y60         FDCE (Hold_fdce_C_D)         0.064     1.901    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/iBusWdata_cdc_check_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ResetCountReg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/PrescalerReg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.236%)  route 0.145ns (43.764%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.595ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    U15                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.013     1.236    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=212, routed)         0.564     1.826    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X57Y60         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ResetCountReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y60         FDCE (Prop_fdce_C_Q)         0.141     1.967 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ResetCountReg_reg[4]/Q
                         net (fo=12, routed)          0.145     2.111    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ResetCountReg__0[4]
    SLICE_X56Y60         LUT6 (Prop_lut6_I3_O)        0.045     2.156 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/PrescalerReg[1]_i_2/O
                         net (fo=1, routed)           0.000     2.156    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/PrescalerReg[1]_i_2_n_0
    SLICE_X56Y60         FDPE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/PrescalerReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    U15                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.162     1.573    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.602 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=212, routed)         0.832     2.434    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X56Y60         FDPE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/PrescalerReg_reg[1]/C
                         clock pessimism             -0.595     1.839    
    SLICE_X56Y60         FDPE (Hold_fdpe_C_D)         0.120     1.959    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/PrescalerReg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpSync/uCDBGPWRUPACK/sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpSync/uCDBGPWRUPACK/sync2_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.443%)  route 0.062ns (32.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.608ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    U15                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.013     1.236    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=212, routed)         0.560     1.822    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpSync/uCDBGPWRUPACK/SWCLKTCK
    SLICE_X48Y64         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpSync/uCDBGPWRUPACK/sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y64         FDCE (Prop_fdce_C_Q)         0.128     1.950 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpSync/uCDBGPWRUPACK/sync_reg_reg/Q
                         net (fo=1, routed)           0.062     2.011    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpSync/uCDBGPWRUPACK/sync_reg_reg_n_0
    SLICE_X48Y64         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpSync/uCDBGPWRUPACK/sync2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    U15                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.162     1.573    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.602 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=212, routed)         0.828     2.430    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpSync/uCDBGPWRUPACK/SWCLKTCK
    SLICE_X48Y64         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpSync/uCDBGPWRUPACK/sync2_reg_reg/C
                         clock pessimism             -0.608     1.822    
    SLICE_X48Y64         FDCE (Hold_fdce_C_D)        -0.008     1.814    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpSync/uCDBGPWRUPACK/sync2_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ShiftReg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.789%)  route 0.142ns (50.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.431ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    U15                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.013     1.236    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=212, routed)         0.562     1.824    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X49Y61         FDRE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ShiftReg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDRE (Prop_fdre_C_Q)         0.141     1.965 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ShiftReg_reg[25]/Q
                         net (fo=3, routed)           0.142     2.107    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/in32[24]
    SLICE_X48Y62         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    U15                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.162     1.573    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.602 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=212, routed)         0.829     2.431    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X48Y62         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[1]/C
                         clock pessimism             -0.593     1.838    
    SLICE_X48Y62         FDCE (Hold_fdce_C_D)         0.070     1.908    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ResetCountReg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/TurnCnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.564%)  route 0.149ns (44.436%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.595ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    U15                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.013     1.236    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=212, routed)         0.564     1.826    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X57Y60         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ResetCountReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y60         FDCE (Prop_fdce_C_Q)         0.141     1.967 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ResetCountReg_reg[4]/Q
                         net (fo=12, routed)          0.149     2.115    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ResetCountReg__0[4]
    SLICE_X56Y60         LUT6 (Prop_lut6_I2_O)        0.045     2.160 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/TurnCnt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.160    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/TurnCnt[1]_i_1_n_0
    SLICE_X56Y60         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/TurnCnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    U15                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.162     1.573    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.602 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=212, routed)         0.832     2.434    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X56Y60         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/TurnCnt_reg[1]/C
                         clock pessimism             -0.595     1.839    
    SLICE_X56Y60         FDCE (Hold_fdce_C_D)         0.121     1.960    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/TurnCnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.160    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_onehot_State_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_onehot_State_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLK rise@0.000ns - SWCLK rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.348%)  route 0.122ns (39.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.595ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLK rise edge)      0.000     0.000 r  
    U15                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.013     1.236    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=212, routed)         0.588     1.850    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X58Y64         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_onehot_State_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDCE (Prop_fdce_C_Q)         0.141     1.991 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_onehot_State_reg[4]/Q
                         net (fo=15, routed)          0.122     2.113    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_onehot_State_reg_n_0_[4]
    SLICE_X59Y64         LUT6 (Prop_lut6_I0_O)        0.045     2.158 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_onehot_State[3]_i_1/O
                         net (fo=1, routed)           0.000     2.158    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_onehot_State[3]_i_1_n_0
    SLICE_X59Y64         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_onehot_State_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLK rise edge)      0.000     0.000 r  
    U15                                               0.000     0.000 r  DAPLink_tri_o[15] (INOUT)
                         net (fo=0)                   0.000     0.000    DAPLink_tri_o[15]
    U15                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  DAPLink_tri_o_IBUF[15]_inst/O
                         net (fo=1, routed)           1.162     1.573    DAPLink_tri_o_IBUF[15]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.602 r  DAPLink_tri_o_IBUF_BUFG[15]_inst/O
                         net (fo=212, routed)         0.856     2.458    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X59Y64         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_onehot_State_reg[3]/C
                         clock pessimism             -0.595     1.863    
    SLICE_X59Y64         FDCE (Hold_fdce_C_D)         0.091     1.954    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_onehot_State_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SWCLK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { DAPLink_tri_o[15] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         50.000      47.845     BUFGCTRL_X0Y0  DAPLink_tri_o_IBUF_BUFG[15]_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         50.000      49.000     SLICE_X53Y61   m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpIMux/Busabort_cdc_check_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         50.000      49.000     SLICE_X53Y62   m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpIMux/Busreq_cdc_check_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         50.000      49.000     SLICE_X49Y64   m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpIMux/CDBGPWRUPREQ_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         50.000      49.000     SLICE_X49Y64   m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpIMux/CSYSPWRUPREQ_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         50.000      49.000     SLICE_X52Y59   m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApBankSel_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         50.000      49.000     SLICE_X52Y59   m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApBankSel_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         50.000      49.000     SLICE_X52Y59   m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApBankSel_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         50.000      49.000     SLICE_X52Y59   m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApBankSel_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         50.000      49.000     SLICE_X53Y61   m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApDir_cdc_check_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X58Y67   m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_onehot_State_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X58Y67   m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_onehot_State_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X58Y67   m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_onehot_State_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X58Y67   m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_onehot_State_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X53Y61   m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpIMux/Busabort_cdc_check_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X53Y62   m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpIMux/Busreq_cdc_check_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X49Y64   m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpIMux/CDBGPWRUPREQ_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X49Y64   m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpIMux/CSYSPWRUPREQ_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X52Y59   m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApBankSel_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X52Y59   m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApBankSel_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X53Y61   m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpIMux/Busabort_cdc_check_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X53Y61   m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApDir_cdc_check_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X53Y61   m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApRegSel_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X53Y61   m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApRegSel_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X48Y59   m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X48Y62   m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X48Y59   m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X48Y59   m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X48Y62   m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X48Y59   m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  slow_out_clk
  To Clock:  slow_out_clk

Setup :            0  Failing Endpoints,  Worst Slack       90.583ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.350ns,  Total Violation        0.000ns
PW    :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             90.583ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            usb_uart_txd
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (slow_out_clk rise@100.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        8.392ns  (logic 5.051ns (60.195%)  route 3.340ns (39.805%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Input Delay:            0.500ns
  Output Delay:           0.500ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    V14                                               0.000     0.500 f  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    V14                  IBUF (Prop_ibuf_I_O)         1.452     1.952 f  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=7, routed)           1.261     3.213    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[34]
    SLICE_X1Y13          LUT2 (Prop_lut2_I1_O)        0.124     3.337 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/uart_txd_arty_INST_0/O
                         net (fo=1, routed)           2.079     5.416    usb_uart_txd_OBUF
    R12                  OBUF (Prop_obuf_I_O)         3.476     8.892 r  usb_uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000     8.892    usb_uart_txd
    R12                                                               r  usb_uart_txd (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.025    99.975    
                         output delay                -0.500    99.475    
  -------------------------------------------------------------------
                         required time                         99.475    
                         arrival time                          -8.892    
  -------------------------------------------------------------------
                         slack                                 90.583    

Slack (MET) :             90.833ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DAPLink_tri_o[11]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (slow_out_clk rise@100.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        8.142ns  (logic 5.281ns (64.853%)  route 2.862ns (35.147%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Input Delay:            0.500ns
  Output Delay:           0.500ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    V14                                               0.000     0.500 f  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    V14                  IBUF (Prop_ibuf_I_O)         1.452     1.952 f  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=7, routed)           1.197     3.149    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[34]
    SLICE_X0Y18          LUT2 (Prop_lut2_I0_O)        0.118     3.267 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[37]_INST_0/O
                         net (fo=1, routed)           1.664     4.931    DAPLink_tri_o_IBUF__0[11]
    U16                  OBUF (Prop_obuf_I_O)         3.711     8.642 r  DAPLink_tri_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     8.642    DAPLink_tri_o[11]
    U16                                                               r  DAPLink_tri_o[11] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.025    99.975    
                         output delay                -0.500    99.475    
  -------------------------------------------------------------------
                         required time                         99.475    
                         arrival time                          -8.642    
  -------------------------------------------------------------------
                         slack                                 90.833    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.350ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DAPLink_tri_o[11]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        2.375ns  (logic 1.540ns (64.844%)  route 0.835ns (35.156%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Input Delay:            0.500ns
  Output Delay:           0.500ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    V14                                               0.000     0.500 f  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    V14                  IBUF (Prop_ibuf_I_O)         0.220     0.720 f  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=7, routed)           0.503     1.223    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[34]
    SLICE_X0Y18          LUT2 (Prop_lut2_I0_O)        0.048     1.271 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[37]_INST_0/O
                         net (fo=1, routed)           0.331     1.602    DAPLink_tri_o_IBUF__0[11]
    U16                  OBUF (Prop_obuf_I_O)         1.272     2.875 r  DAPLink_tri_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.875    DAPLink_tri_o[11]
    U16                                                               r  DAPLink_tri_o[11] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.500    -0.475    
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                           2.875    
  -------------------------------------------------------------------
                         slack                                  3.350    

Slack (MET) :             3.410ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            usb_uart_txd
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        2.435ns  (logic 1.442ns (59.211%)  route 0.993ns (40.789%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Input Delay:            0.500ns
  Output Delay:           0.500ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    V14                                               0.000     0.500 f  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    V14                  IBUF (Prop_ibuf_I_O)         0.220     0.720 f  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=7, routed)           0.486     1.206    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[34]
    SLICE_X1Y13          LUT2 (Prop_lut2_I1_O)        0.045     1.251 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/uart_txd_arty_INST_0/O
                         net (fo=1, routed)           0.507     1.758    usb_uart_txd_OBUF
    R12                  OBUF (Prop_obuf_I_O)         1.177     2.935 r  usb_uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000     2.935    usb_uart_txd
    R12                                                               r  usb_uart_txd (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.500    -0.475    
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                           2.935    
  -------------------------------------------------------------------
                         slack                                  3.410    






---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y1  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y1  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y1  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y1  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y1  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y1  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_m1_for_arty_s7_clk_wiz_0_0
  To Clock:  clkfbout_m1_for_arty_s7_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_m1_for_arty_s7_clk_wiz_0_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y18   m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y1  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y1  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y1  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y1  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk
  To Clock:  cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.768ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.768ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        8.739ns  (logic 2.215ns (25.347%)  route 6.524ns (74.653%))
  Logic Levels:           11  (LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        1.559    -0.937    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X32Y16         FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.481 f  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/Q
                         net (fo=4, routed)           1.001     0.520    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[5][3]
    SLICE_X31Y16         LUT6 (Prop_lut6_I2_O)        0.124     0.644 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=2, routed)           0.571     1.215    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/eqOp__4
    SLICE_X29Y14         LUT3 (Prop_lut3_I2_O)        0.120     1.335 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.982     2.317    m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/m_axi_wready[2]
    SLICE_X34Y21         LUT5 (Prop_lut5_I0_O)        0.327     2.644 r  m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.434     3.078    m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_3_n_0
    SLICE_X36Y21         LUT5 (Prop_lut5_I4_O)        0.124     3.202 r  m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.280     3.482    m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_2_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I5_O)        0.124     3.606 f  m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=6, routed)           0.709     4.315    m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1_n_5
    SLICE_X35Y23         LUT2 (Prop_lut2_I1_O)        0.118     4.433 r  m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.551     4.984    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/m_axi_wready[5]
    SLICE_X28Y28         LUT6 (Prop_lut6_I1_O)        0.326     5.310 r  m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.442     5.752    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/m_aready0__5
    SLICE_X28Y27         LUT3 (Prop_lut3_I2_O)        0.124     5.876 r  m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/gen_rtl_shifter.gen_inferred_srl.shift_reg_reg[0]_srl32_i_2/O
                         net (fo=7, routed)           0.325     6.201    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready__1
    SLICE_X31Y27         LUT2 (Prop_lut2_I0_O)        0.124     6.325 r  m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr[1]_i_2/O
                         net (fo=4, routed)           0.738     7.063    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr_reg[1]_1
    SLICE_X32Y27         LUT4 (Prop_lut4_I0_O)        0.124     7.187 r  m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_3/O
                         net (fo=3, routed)           0.300     7.488    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_in5_out
    SLICE_X32Y27         LUT6 (Prop_lut6_I1_O)        0.124     7.612 r  m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.190     7.802    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i
    SLICE_X33Y27         FDRE                                         r  m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        1.434     8.455    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X33Y27         FDRE                                         r  m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.562     9.017    
                         clock uncertainty           -0.243     8.774    
    SLICE_X33Y27         FDRE (Setup_fdre_C_CE)      -0.205     8.569    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.569    
                         arrival time                          -7.802    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.768ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        8.739ns  (logic 2.215ns (25.347%)  route 6.524ns (74.653%))
  Logic Levels:           11  (LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        1.559    -0.937    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X32Y16         FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.481 f  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/Q
                         net (fo=4, routed)           1.001     0.520    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[5][3]
    SLICE_X31Y16         LUT6 (Prop_lut6_I2_O)        0.124     0.644 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=2, routed)           0.571     1.215    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/eqOp__4
    SLICE_X29Y14         LUT3 (Prop_lut3_I2_O)        0.120     1.335 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.982     2.317    m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/m_axi_wready[2]
    SLICE_X34Y21         LUT5 (Prop_lut5_I0_O)        0.327     2.644 r  m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.434     3.078    m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_3_n_0
    SLICE_X36Y21         LUT5 (Prop_lut5_I4_O)        0.124     3.202 r  m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.280     3.482    m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_2_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I5_O)        0.124     3.606 f  m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=6, routed)           0.709     4.315    m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1_n_5
    SLICE_X35Y23         LUT2 (Prop_lut2_I1_O)        0.118     4.433 r  m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.551     4.984    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/m_axi_wready[5]
    SLICE_X28Y28         LUT6 (Prop_lut6_I1_O)        0.326     5.310 r  m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.442     5.752    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/m_aready0__5
    SLICE_X28Y27         LUT3 (Prop_lut3_I2_O)        0.124     5.876 r  m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/gen_rtl_shifter.gen_inferred_srl.shift_reg_reg[0]_srl32_i_2/O
                         net (fo=7, routed)           0.325     6.201    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready__1
    SLICE_X31Y27         LUT2 (Prop_lut2_I0_O)        0.124     6.325 r  m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr[1]_i_2/O
                         net (fo=4, routed)           0.738     7.063    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr_reg[1]_1
    SLICE_X32Y27         LUT4 (Prop_lut4_I0_O)        0.124     7.187 r  m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_3/O
                         net (fo=3, routed)           0.300     7.488    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_in5_out
    SLICE_X32Y27         LUT6 (Prop_lut6_I1_O)        0.124     7.612 r  m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.190     7.802    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i
    SLICE_X33Y27         FDRE                                         r  m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        1.434     8.455    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X33Y27         FDRE                                         r  m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.562     9.017    
                         clock uncertainty           -0.243     8.774    
    SLICE_X33Y27         FDRE (Setup_fdre_C_CE)      -0.205     8.569    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.569    
                         arrival time                          -7.802    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.768ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        8.739ns  (logic 2.215ns (25.347%)  route 6.524ns (74.653%))
  Logic Levels:           11  (LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        1.559    -0.937    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X32Y16         FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.481 f  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/Q
                         net (fo=4, routed)           1.001     0.520    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[5][3]
    SLICE_X31Y16         LUT6 (Prop_lut6_I2_O)        0.124     0.644 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=2, routed)           0.571     1.215    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/eqOp__4
    SLICE_X29Y14         LUT3 (Prop_lut3_I2_O)        0.120     1.335 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.982     2.317    m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/m_axi_wready[2]
    SLICE_X34Y21         LUT5 (Prop_lut5_I0_O)        0.327     2.644 r  m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.434     3.078    m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_3_n_0
    SLICE_X36Y21         LUT5 (Prop_lut5_I4_O)        0.124     3.202 r  m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.280     3.482    m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_2_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I5_O)        0.124     3.606 f  m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=6, routed)           0.709     4.315    m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1_n_5
    SLICE_X35Y23         LUT2 (Prop_lut2_I1_O)        0.118     4.433 r  m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.551     4.984    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/m_axi_wready[5]
    SLICE_X28Y28         LUT6 (Prop_lut6_I1_O)        0.326     5.310 r  m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.442     5.752    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/m_aready0__5
    SLICE_X28Y27         LUT3 (Prop_lut3_I2_O)        0.124     5.876 r  m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/gen_rtl_shifter.gen_inferred_srl.shift_reg_reg[0]_srl32_i_2/O
                         net (fo=7, routed)           0.325     6.201    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready__1
    SLICE_X31Y27         LUT2 (Prop_lut2_I0_O)        0.124     6.325 r  m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr[1]_i_2/O
                         net (fo=4, routed)           0.738     7.063    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr_reg[1]_1
    SLICE_X32Y27         LUT4 (Prop_lut4_I0_O)        0.124     7.187 r  m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_3/O
                         net (fo=3, routed)           0.300     7.488    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_in5_out
    SLICE_X32Y27         LUT6 (Prop_lut6_I1_O)        0.124     7.612 r  m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.190     7.802    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i
    SLICE_X33Y27         FDSE                                         r  m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        1.434     8.455    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X33Y27         FDSE                                         r  m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.562     9.017    
                         clock uncertainty           -0.243     8.774    
    SLICE_X33Y27         FDSE (Setup_fdse_C_CE)      -0.205     8.569    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                          8.569    
                         arrival time                          -7.802    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.768ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        8.739ns  (logic 2.215ns (25.347%)  route 6.524ns (74.653%))
  Logic Levels:           11  (LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        1.559    -0.937    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X32Y16         FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.481 f  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/Q
                         net (fo=4, routed)           1.001     0.520    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[5][3]
    SLICE_X31Y16         LUT6 (Prop_lut6_I2_O)        0.124     0.644 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=2, routed)           0.571     1.215    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/eqOp__4
    SLICE_X29Y14         LUT3 (Prop_lut3_I2_O)        0.120     1.335 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.982     2.317    m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/m_axi_wready[2]
    SLICE_X34Y21         LUT5 (Prop_lut5_I0_O)        0.327     2.644 r  m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.434     3.078    m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_3_n_0
    SLICE_X36Y21         LUT5 (Prop_lut5_I4_O)        0.124     3.202 r  m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.280     3.482    m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_2_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I5_O)        0.124     3.606 f  m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=6, routed)           0.709     4.315    m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1_n_5
    SLICE_X35Y23         LUT2 (Prop_lut2_I1_O)        0.118     4.433 r  m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.551     4.984    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/m_axi_wready[5]
    SLICE_X28Y28         LUT6 (Prop_lut6_I1_O)        0.326     5.310 r  m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.442     5.752    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/m_aready0__5
    SLICE_X28Y27         LUT3 (Prop_lut3_I2_O)        0.124     5.876 r  m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/gen_rtl_shifter.gen_inferred_srl.shift_reg_reg[0]_srl32_i_2/O
                         net (fo=7, routed)           0.325     6.201    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready__1
    SLICE_X31Y27         LUT2 (Prop_lut2_I0_O)        0.124     6.325 r  m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr[1]_i_2/O
                         net (fo=4, routed)           0.738     7.063    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr_reg[1]_1
    SLICE_X32Y27         LUT4 (Prop_lut4_I0_O)        0.124     7.187 r  m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_3/O
                         net (fo=3, routed)           0.300     7.488    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_in5_out
    SLICE_X32Y27         LUT6 (Prop_lut6_I1_O)        0.124     7.612 r  m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.190     7.802    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i
    SLICE_X33Y27         FDRE                                         r  m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        1.434     8.455    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X33Y27         FDRE                                         r  m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                         clock pessimism              0.562     9.017    
                         clock uncertainty           -0.243     8.774    
    SLICE_X33Y27         FDRE (Setup_fdre_C_CE)      -0.205     8.569    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                          8.569    
                         arrival time                          -7.802    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.839ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/z_flag_mux_reg/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        8.932ns  (logic 3.611ns (40.429%)  route 5.321ns (59.571%))
  Logic Levels:           16  (CARRY4=7 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        1.564    -0.932    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/HCLK
    SLICE_X55Y32         FDRE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.476 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[2][0]/Q
                         net (fo=1, routed)           1.010     0.533    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[2]_13[0]
    SLICE_X57Y30         LUT6 (Prop_lut6_I1_O)        0.124     0.657 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term[0]_i_4/O
                         net (fo=1, routed)           0.000     0.657    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term[0]_i_4_n_0
    SLICE_X57Y30         MUXF7 (Prop_muxf7_I0_O)      0.238     0.895 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     0.895    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_2_n_0
    SLICE_X57Y30         MUXF8 (Prop_muxf8_I0_O)      0.104     0.999 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_1/O
                         net (fo=8, routed)           0.794     1.793    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/a_reg_0[0]
    SLICE_X54Y37         LUT3 (Prop_lut3_I1_O)        0.316     2.109 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/mem_held_addr[3]_i_16/O
                         net (fo=2, routed)           0.457     2.567    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_dp/au_in_a[0]
    SLICE_X52Y38         LUT6 (Prop_lut6_I0_O)        0.124     2.691 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_alu_dec/u_adder/mem_held_addr[3]_i_10/O
                         net (fo=1, routed)           0.608     3.299    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/S[0]
    SLICE_X53Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.955 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.955    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[3]_i_1_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.069 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.069    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[7]_i_1_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.183 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.183    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[11]_i_1_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.297 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.297    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[15]_i_1_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.411 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.411    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[19]_i_1_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.525 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.525    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[23]_i_1_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     4.873 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[27]_i_1/O[1]
                         net (fo=6, routed)           0.827     5.700    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mem_ctl/pc_reg[31][10]
    SLICE_X49Y41         LUT4 (Prop_lut4_I0_O)        0.303     6.003 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mem_ctl/itcm_sel_i_5/O
                         net (fo=1, routed)           0.263     6.266    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mem_ctl/itcm_sel_i_5_n_0
    SLICE_X49Y41         LUT5 (Prop_lut5_I4_O)        0.124     6.390 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mem_ctl/itcm_sel_i_3/O
                         net (fo=4, routed)           0.762     7.151    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/z_27_20__6
    SLICE_X52Y39         LUT6 (Prop_lut6_I1_O)        0.124     7.275 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/z_flag_mux_i_6/O
                         net (fo=1, routed)           0.600     7.876    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/au_zero
    SLICE_X55Y43         LUT6 (Prop_lut6_I4_O)        0.124     8.000 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/z_flag_mux_i_1/O
                         net (fo=1, routed)           0.000     8.000    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/nxt_z_flag_mux
    SLICE_X55Y43         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/z_flag_mux_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        1.455     8.476    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/HCLK
    SLICE_X55Y43         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/z_flag_mux_reg/C
                         clock pessimism              0.576     9.052    
                         clock uncertainty           -0.243     8.809    
    SLICE_X55Y43         FDCE (Setup_fdce_C_D)        0.029     8.838    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/z_flag_mux_reg
  -------------------------------------------------------------------
                         required time                          8.838    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.950ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mem_ctl/dtcm_sel_reg/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        8.852ns  (logic 3.837ns (43.344%)  route 5.015ns (56.656%))
  Logic Levels:           16  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 8.474 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        1.564    -0.932    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/HCLK
    SLICE_X55Y32         FDRE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.476 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[2][0]/Q
                         net (fo=1, routed)           1.010     0.533    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[2]_13[0]
    SLICE_X57Y30         LUT6 (Prop_lut6_I1_O)        0.124     0.657 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term[0]_i_4/O
                         net (fo=1, routed)           0.000     0.657    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term[0]_i_4_n_0
    SLICE_X57Y30         MUXF7 (Prop_muxf7_I0_O)      0.238     0.895 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     0.895    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_2_n_0
    SLICE_X57Y30         MUXF8 (Prop_muxf8_I0_O)      0.104     0.999 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_1/O
                         net (fo=8, routed)           0.794     1.793    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/a_reg_0[0]
    SLICE_X54Y37         LUT3 (Prop_lut3_I1_O)        0.316     2.109 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/mem_held_addr[3]_i_16/O
                         net (fo=2, routed)           0.457     2.567    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_dp/au_in_a[0]
    SLICE_X52Y38         LUT6 (Prop_lut6_I0_O)        0.124     2.691 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_alu_dec/u_adder/mem_held_addr[3]_i_10/O
                         net (fo=1, routed)           0.608     3.299    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/S[0]
    SLICE_X53Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.955 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.955    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[3]_i_1_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.069 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.069    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[7]_i_1_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.183 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.183    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[11]_i_1_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.297 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.297    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[15]_i_1_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.411 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.411    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[19]_i_1_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.525 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.525    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[23]_i_1_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     4.873 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[27]_i_1/O[1]
                         net (fo=6, routed)           0.827     5.700    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mem_ctl/pc_reg[31][10]
    SLICE_X49Y41         LUT4 (Prop_lut4_I0_O)        0.303     6.003 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mem_ctl/itcm_sel_i_5/O
                         net (fo=1, routed)           0.263     6.266    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mem_ctl/itcm_sel_i_5_n_0
    SLICE_X49Y41         LUT5 (Prop_lut5_I4_O)        0.124     6.390 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mem_ctl/itcm_sel_i_3/O
                         net (fo=4, routed)           0.601     6.991    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mem_ctl/z_27_20__6
    SLICE_X50Y40         LUT2 (Prop_lut2_I0_O)        0.119     7.110 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mem_ctl/dtcm_sel_i_4/O
                         net (fo=1, routed)           0.455     7.565    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/pc_reg[31]_4
    SLICE_X50Y40         LUT6 (Prop_lut6_I5_O)        0.355     7.920 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/dtcm_sel_i_1/O
                         net (fo=1, routed)           0.000     7.920    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mem_ctl/nxt_dtcm_sel
    SLICE_X50Y40         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mem_ctl/dtcm_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        1.453     8.474    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mem_ctl/HCLK
    SLICE_X50Y40         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mem_ctl/dtcm_sel_reg/C
                         clock pessimism              0.562     9.036    
                         clock uncertainty           -0.243     8.793    
    SLICE_X50Y40         FDCE (Setup_fdce_C_D)        0.077     8.870    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mem_ctl/dtcm_sel_reg
  -------------------------------------------------------------------
                         required time                          8.870    
                         arrival time                          -7.920    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_3_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        8.117ns  (logic 2.783ns (34.287%)  route 5.334ns (65.713%))
  Logic Levels:           9  (CARRY4=3 LUT3=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        1.564    -0.932    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/HCLK
    SLICE_X55Y32         FDRE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.476 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[2][0]/Q
                         net (fo=1, routed)           1.010     0.533    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[2]_13[0]
    SLICE_X57Y30         LUT6 (Prop_lut6_I1_O)        0.124     0.657 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term[0]_i_4/O
                         net (fo=1, routed)           0.000     0.657    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term[0]_i_4_n_0
    SLICE_X57Y30         MUXF7 (Prop_muxf7_I0_O)      0.238     0.895 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     0.895    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_2_n_0
    SLICE_X57Y30         MUXF8 (Prop_muxf8_I0_O)      0.104     0.999 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_1/O
                         net (fo=8, routed)           0.794     1.793    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/a_reg_0[0]
    SLICE_X54Y37         LUT3 (Prop_lut3_I1_O)        0.316     2.109 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/mem_held_addr[3]_i_16/O
                         net (fo=2, routed)           0.457     2.567    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_dp/au_in_a[0]
    SLICE_X52Y38         LUT6 (Prop_lut6_I0_O)        0.124     2.691 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_alu_dec/u_adder/mem_held_addr[3]_i_10/O
                         net (fo=1, routed)           0.608     3.299    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/S[0]
    SLICE_X53Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.955 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.955    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[3]_i_1_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.069 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.069    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[7]_i_1_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     4.417 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[11]_i_1/O[1]
                         net (fo=6, routed)           0.660     5.077    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[11][1]
    SLICE_X53Y27         LUT3 (Prop_lut3_I0_O)        0.303     5.380 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/genblk3[1].ram_block_reg_0_0_i_6/O
                         net (fo=17, routed)          1.805     7.185    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_x_itcm/ADDRARDADDR[7]
    RAMB36_X2Y10         RAMB36E1                                     r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_3_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        1.482     8.502    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_x_itcm/HCLK
    RAMB36_X2Y10         RAMB36E1                                     r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_3_0/CLKARDCLK
                         clock pessimism              0.483     8.986    
                         clock uncertainty           -0.243     8.743    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     8.177    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_3_0
  -------------------------------------------------------------------
                         required time                          8.177    
                         arrival time                          -7.185    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             1.029ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_3_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        8.079ns  (logic 2.767ns (34.251%)  route 5.312ns (65.749%))
  Logic Levels:           9  (CARRY4=3 LUT3=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 8.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        1.564    -0.932    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/HCLK
    SLICE_X55Y32         FDRE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.476 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[2][0]/Q
                         net (fo=1, routed)           1.010     0.533    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[2]_13[0]
    SLICE_X57Y30         LUT6 (Prop_lut6_I1_O)        0.124     0.657 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term[0]_i_4/O
                         net (fo=1, routed)           0.000     0.657    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term[0]_i_4_n_0
    SLICE_X57Y30         MUXF7 (Prop_muxf7_I0_O)      0.238     0.895 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     0.895    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_2_n_0
    SLICE_X57Y30         MUXF8 (Prop_muxf8_I0_O)      0.104     0.999 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_1/O
                         net (fo=8, routed)           0.794     1.793    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/a_reg_0[0]
    SLICE_X54Y37         LUT3 (Prop_lut3_I1_O)        0.316     2.109 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/mem_held_addr[3]_i_16/O
                         net (fo=2, routed)           0.457     2.567    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_dp/au_in_a[0]
    SLICE_X52Y38         LUT6 (Prop_lut6_I0_O)        0.124     2.691 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_alu_dec/u_adder/mem_held_addr[3]_i_10/O
                         net (fo=1, routed)           0.608     3.299    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/S[0]
    SLICE_X53Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.955 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.955    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[3]_i_1_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.069 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.069    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[7]_i_1_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     4.398 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[11]_i_1/O[3]
                         net (fo=6, routed)           0.710     5.108    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[11][3]
    SLICE_X52Y25         LUT3 (Prop_lut3_I0_O)        0.306     5.414 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/genblk3[1].ram_block_reg_0_0_i_4/O
                         net (fo=17, routed)          1.733     7.147    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/ADDRARDADDR[9]
    RAMB36_X1Y10         RAMB36E1                                     r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_3_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        1.480     8.500    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/HCLK
    RAMB36_X1Y10         RAMB36E1                                     r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_3_0/CLKARDCLK
                         clock pessimism              0.483     8.984    
                         clock uncertainty           -0.243     8.741    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     8.175    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_3_0
  -------------------------------------------------------------------
                         required time                          8.175    
                         arrival time                          -7.147    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.064ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_3_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        8.045ns  (logic 2.666ns (33.138%)  route 5.379ns (66.862%))
  Logic Levels:           9  (CARRY4=3 LUT3=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        1.564    -0.932    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/HCLK
    SLICE_X55Y32         FDRE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.476 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[2][0]/Q
                         net (fo=1, routed)           1.010     0.533    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[2]_13[0]
    SLICE_X57Y30         LUT6 (Prop_lut6_I1_O)        0.124     0.657 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term[0]_i_4/O
                         net (fo=1, routed)           0.000     0.657    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term[0]_i_4_n_0
    SLICE_X57Y30         MUXF7 (Prop_muxf7_I0_O)      0.238     0.895 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     0.895    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_2_n_0
    SLICE_X57Y30         MUXF8 (Prop_muxf8_I0_O)      0.104     0.999 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_1/O
                         net (fo=8, routed)           0.794     1.793    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/a_reg_0[0]
    SLICE_X54Y37         LUT3 (Prop_lut3_I1_O)        0.316     2.109 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/mem_held_addr[3]_i_16/O
                         net (fo=2, routed)           0.457     2.567    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_dp/au_in_a[0]
    SLICE_X52Y38         LUT6 (Prop_lut6_I0_O)        0.124     2.691 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_alu_dec/u_adder/mem_held_addr[3]_i_10/O
                         net (fo=1, routed)           0.608     3.299    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/S[0]
    SLICE_X53Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.955 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.955    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[3]_i_1_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.069 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.069    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[7]_i_1_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     4.304 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[11]_i_1/O[0]
                         net (fo=6, routed)           0.904     5.208    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[11][0]
    SLICE_X52Y25         LUT3 (Prop_lut3_I0_O)        0.299     5.507 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/genblk3[1].ram_block_reg_0_0_i_7/O
                         net (fo=17, routed)          1.606     7.113    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_x_itcm/ADDRARDADDR[6]
    RAMB36_X2Y10         RAMB36E1                                     r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_3_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        1.482     8.502    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_x_itcm/HCLK
    RAMB36_X2Y10         RAMB36E1                                     r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_3_0/CLKARDCLK
                         clock pessimism              0.483     8.986    
                         clock uncertainty           -0.243     8.743    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     8.177    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_3_0
  -------------------------------------------------------------------
                         required time                          8.177    
                         arrival time                          -7.113    
  -------------------------------------------------------------------
                         slack                                  1.064    

Slack (MET) :             1.069ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_3_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        8.038ns  (logic 2.666ns (33.165%)  route 5.372ns (66.835%))
  Logic Levels:           9  (CARRY4=3 LUT3=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 8.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        1.564    -0.932    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/HCLK
    SLICE_X55Y32         FDRE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.476 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[2][0]/Q
                         net (fo=1, routed)           1.010     0.533    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_a_reg[2]_13[0]
    SLICE_X57Y30         LUT6 (Prop_lut6_I1_O)        0.124     0.657 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term[0]_i_4/O
                         net (fo=1, routed)           0.000     0.657    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term[0]_i_4_n_0
    SLICE_X57Y30         MUXF7 (Prop_muxf7_I0_O)      0.238     0.895 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     0.895    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_2_n_0
    SLICE_X57Y30         MUXF8 (Prop_muxf8_I0_O)      0.104     0.999 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/a_term_reg[0]_i_1/O
                         net (fo=8, routed)           0.794     1.793    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/a_reg_0[0]
    SLICE_X54Y37         LUT3 (Prop_lut3_I1_O)        0.316     2.109 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/mem_held_addr[3]_i_16/O
                         net (fo=2, routed)           0.457     2.567    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_dp/au_in_a[0]
    SLICE_X52Y38         LUT6 (Prop_lut6_I0_O)        0.124     2.691 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_alu_dec/u_adder/mem_held_addr[3]_i_10/O
                         net (fo=1, routed)           0.608     3.299    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/S[0]
    SLICE_X53Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.955 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.955    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[3]_i_1_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.069 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.069    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[7]_i_1_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     4.304 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[11]_i_1/O[0]
                         net (fo=6, routed)           0.904     5.208    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/mem_held_addr_reg[11][0]
    SLICE_X52Y25         LUT3 (Prop_lut3_I0_O)        0.299     5.507 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/genblk3[1].ram_block_reg_0_0_i_7/O
                         net (fo=17, routed)          1.599     7.106    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/ADDRARDADDR[6]
    RAMB36_X1Y10         RAMB36E1                                     r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_3_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        1.480     8.500    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/HCLK
    RAMB36_X1Y10         RAMB36E1                                     r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_3_0/CLKARDCLK
                         clock pessimism              0.483     8.984    
                         clock uncertainty           -0.243     8.741    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     8.175    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DTCM.u_x_dtcm/genblk3[1].ram_block_reg_3_0
  -------------------------------------------------------------------
                         required time                          8.175    
                         arrival time                          -7.106    
  -------------------------------------------------------------------
                         slack                                  1.069    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.867%)  route 0.210ns (62.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        0.564    -0.613    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X37Y8          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y8          FDRE (Prop_fdre_C_Q)         0.128    -0.485 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/Q
                         net (fo=1, routed)           0.210    -0.275    m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X34Y9          SRLC32E                                      r  m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        0.832    -0.853    m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y9          SRLC32E                                      r  m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism              0.502    -0.350    
    SLICE_X34Y9          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.056    -0.294    m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_matrix/u_matrix_dbg/haddr_dap_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/haddr_q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.164ns (45.838%)  route 0.194ns (54.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        0.560    -0.617    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_matrix/u_matrix_dbg/HCLK
    SLICE_X38Y50         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_matrix/u_matrix_dbg/haddr_dap_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDCE (Prop_fdce_C_Q)         0.164    -0.453 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_matrix/u_matrix_dbg/haddr_dap_reg_reg[10]/Q
                         net (fo=3, routed)           0.194    -0.260    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/Q[8]
    SLICE_X38Y49         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/haddr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        0.835    -0.850    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/HCLK
    SLICE_X38Y49         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/haddr_q_reg[8]/C
                         clock pessimism              0.507    -0.342    
    SLICE_X38Y49         FDCE (Hold_fdce_C_D)         0.063    -0.279    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/haddr_q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.398%)  route 0.232ns (58.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        0.564    -0.613    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X38Y9          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.449 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/Q
                         net (fo=1, routed)           0.232    -0.217    m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[4]
    SLICE_X30Y10         SRLC32E                                      r  m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        0.832    -0.853    m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y10         SRLC32E                                      r  m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism              0.502    -0.350    
    SLICE_X30Y10         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109    -0.241    m1_for_arty_s7_i/daplink_if_0/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.412%)  route 0.217ns (60.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        0.563    -0.614    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_AhbSToAxi/uA11AhbLiteMToAxi/HCLK
    SLICE_X37Y39         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[6]/Q
                         net (fo=2, routed)           0.217    -0.257    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/UNCONN_IN[6]
    SLICE_X35Y37         FDRE                                         r  m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        0.829    -0.856    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X35Y37         FDRE                                         r  m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[7]/C
                         clock pessimism              0.502    -0.353    
    SLICE_X35Y37         FDRE (Hold_fdre_C_D)         0.071    -0.282    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[7]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.128ns (43.907%)  route 0.164ns (56.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        0.558    -0.619    m1_for_arty_s7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X35Y32         FDRE                                         r  m1_for_arty_s7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.128    -0.491 r  m1_for_arty_s7_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[20]/Q
                         net (fo=2, routed)           0.164    -0.328    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_axi_rdata[20]
    SLICE_X37Y32         FDRE                                         r  m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        0.826    -0.859    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/aclk
    SLICE_X37Y32         FDRE                                         r  m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[20]/C
                         clock pessimism              0.502    -0.356    
    SLICE_X37Y32         FDRE (Hold_fdre_C_D)        -0.006    -0.362    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[20]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/HWDATAM_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/dbg_reg_write_reg/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.698%)  route 0.223ns (61.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        0.560    -0.617    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/HCLK
    SLICE_X43Y51         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/HWDATAM_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/HWDATAM_reg[16]/Q
                         net (fo=14, routed)          0.223    -0.253    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/D[6]
    SLICE_X46Y49         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/dbg_reg_write_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        0.837    -0.848    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/HCLK
    SLICE_X46Y49         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/dbg_reg_write_reg/C
                         clock pessimism              0.507    -0.340    
    SLICE_X46Y49         FDCE (Hold_fdce_C_D)         0.052    -0.288    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/dbg_reg_write_reg
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.998%)  route 0.230ns (62.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        0.553    -0.624    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X36Y26         FDRE                                         r  m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[53]/Q
                         net (fo=11, routed)          0.230    -0.253    m1_for_arty_s7_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arburst[0]
    SLICE_X35Y25         FDRE                                         r  m1_for_arty_s7_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        0.817    -0.868    m1_for_arty_s7_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X35Y25         FDRE                                         r  m1_for_arty_s7_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[38]/C
                         clock pessimism              0.502    -0.365    
    SLICE_X35Y25         FDRE (Hold_fdre_C_D)         0.071    -0.294    m1_for_arty_s7_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[38]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.403%)  route 0.246ns (63.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        0.590    -0.587    m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/s_axi_aclk
    SLICE_X5Y51          FDRE                                         r  m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[21]/Q
                         net (fo=1, routed)           0.246    -0.200    m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[0][10]
    SLICE_X7Y42          FDRE                                         r  m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        0.865    -0.820    m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X7Y42          FDRE                                         r  m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/C
                         clock pessimism              0.507    -0.312    
    SLICE_X7Y42          FDRE (Hold_fdre_C_D)         0.070    -0.242    m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.002%)  route 0.211ns (59.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        0.563    -0.614    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_AhbSToAxi/uA11AhbLiteMToAxi/HCLK
    SLICE_X37Y39         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[10]/Q
                         net (fo=2, routed)           0.211    -0.262    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/UNCONN_IN[10]
    SLICE_X35Y37         FDRE                                         r  m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        0.829    -0.856    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X35Y37         FDRE                                         r  m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[11]/C
                         clock pessimism              0.502    -0.353    
    SLICE_X35Y37         FDRE (Hold_fdre_C_D)         0.047    -0.306    m1_for_arty_s7_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[11]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/HRDATA_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/RdData_cdc_check_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.209ns (48.069%)  route 0.226ns (51.931%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        0.564    -0.613    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/HCLK
    SLICE_X34Y44         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/HRDATA_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDCE (Prop_fdce_C_Q)         0.164    -0.449 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/HRDATA_reg[23]/Q
                         net (fo=2, routed)           0.226    -0.224    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_matrix/u_matrix_dbg/HRDATA_reg[31]_0[23]
    SLICE_X38Y42         LUT5 (Prop_lut5_I4_O)        0.045    -0.179 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_matrix/u_matrix_dbg/RdData_cdc_check[23]_i_2/O
                         net (fo=1, routed)           0.000    -0.179    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/HRDATA_reg[31][23]
    SLICE_X38Y42         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/RdData_cdc_check_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        0.833    -0.852    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/HCLK
    SLICE_X38Y42         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/RdData_cdc_check_reg[23]/C
                         clock pessimism              0.502    -0.349    
    SLICE_X38Y42         FDCE (Hold_fdce_C_D)         0.121    -0.228    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/RdData_cdc_check_reg[23]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y4      m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y4      m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_1_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y6      m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y6      m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_1_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y6      m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y6      m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_2_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y8      m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y8      m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_2_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y10     m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y10     m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_3_0/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y35     m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y35     m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_0_15_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y35     m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_0_15_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y35     m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_0_15_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y35     m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_0_15_12_17/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y35     m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_0_15_12_17/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y35     m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_0_15_12_17/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y35     m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_0_15_12_17/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y42     m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_0_15_24_29/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y42     m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_0_15_24_29/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y34     m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y34     m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y34     m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y34     m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y34     m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y34     m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y34     m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y34     m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y34     m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y34     m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  qspi_clk
  To Clock:  qspi_clk

Setup :            0  Failing Endpoints,  Worst Slack       11.234ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.234ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Shift_Reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        8.212ns  (logic 3.219ns (39.197%)  route 4.993ns (60.803%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 18.539 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.609    -0.888    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y4          RAMB18E1                                     r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.566 f  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[7]
                         net (fo=7, routed)           1.278     2.844    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/douta[6]
    SLICE_X5Y11          LUT3 (Prop_lut3_I0_O)        0.152     2.996 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/qspi_cntrl_ps[2]_i_3/O
                         net (fo=5, routed)           0.814     3.811    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/qspi_cntrl_ps_reg[2]
    SLICE_X7Y12          LUT6 (Prop_lut6_I2_O)        0.332     4.143 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_i_2/O
                         net (fo=14, routed)          1.286     5.428    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/mode_1__2
    SLICE_X6Y9           LUT5 (Prop_lut5_I3_O)        0.124     5.552 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Shift_Reg[5]_i_2/O
                         net (fo=1, routed)           0.810     6.362    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Shift_Reg[5]_i_2_n_0
    SLICE_X6Y10          LUT4 (Prop_lut4_I3_O)        0.157     6.519 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Shift_Reg[5]_i_1/O
                         net (fo=1, routed)           0.805     7.325    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Shift_Reg[5]_i_1_n_0
    SLICE_X4Y9           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Shift_Reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    21.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    15.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    16.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.518    18.539    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X4Y9           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Shift_Reg_reg[5]/C
                         clock pessimism              0.562    19.101    
                         clock uncertainty           -0.264    18.837    
    SLICE_X4Y9           FDRE (Setup_fdre_C_D)       -0.278    18.559    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Shift_Reg_reg[5]
  -------------------------------------------------------------------
                         required time                         18.559    
                         arrival time                          -7.325    
  -------------------------------------------------------------------
                         slack                                 11.234    

Slack (MET) :             11.384ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        8.284ns  (logic 3.416ns (41.235%)  route 4.868ns (58.765%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 18.540 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.609    -0.888    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y4          RAMB18E1                                     r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.566 f  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[7]
                         net (fo=7, routed)           1.278     2.844    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/douta[6]
    SLICE_X5Y11          LUT3 (Prop_lut3_I0_O)        0.152     2.996 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/qspi_cntrl_ps[2]_i_3/O
                         net (fo=5, routed)           0.827     3.823    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/qspi_cntrl_ps_reg[2]
    SLICE_X7Y11          LUT6 (Prop_lut6_I2_O)        0.332     4.155 f  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_0_i_7/O
                         net (fo=13, routed)          1.013     5.168    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_1_reg
    SLICE_X5Y9           LUT2 (Prop_lut2_I0_O)        0.152     5.320 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_1_i_3/O
                         net (fo=12, routed)          1.022     6.342    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[4]
    SLICE_X6Y7           LUT5 (Prop_lut5_I3_O)        0.326     6.668 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[5]_i_1/O
                         net (fo=2, routed)           0.729     7.397    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/D[1]
    SLICE_X7Y7           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    21.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    15.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    16.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.519    18.540    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X7Y7           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[5]/C
                         clock pessimism              0.562    19.102    
                         clock uncertainty           -0.264    18.838    
    SLICE_X7Y7           FDRE (Setup_fdre_C_D)       -0.058    18.780    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[5]
  -------------------------------------------------------------------
                         required time                         18.780    
                         arrival time                          -7.397    
  -------------------------------------------------------------------
                         slack                                 11.384    

Slack (MET) :             11.438ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        8.258ns  (logic 3.416ns (41.367%)  route 4.842ns (58.633%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 18.540 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.609    -0.888    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y4          RAMB18E1                                     r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.566 f  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[7]
                         net (fo=7, routed)           1.278     2.844    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/douta[6]
    SLICE_X5Y11          LUT3 (Prop_lut3_I0_O)        0.152     2.996 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/qspi_cntrl_ps[2]_i_3/O
                         net (fo=5, routed)           0.827     3.823    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/qspi_cntrl_ps_reg[2]
    SLICE_X7Y11          LUT6 (Prop_lut6_I2_O)        0.332     4.155 f  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_0_i_7/O
                         net (fo=13, routed)          1.013     5.168    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_1_reg
    SLICE_X5Y9           LUT2 (Prop_lut2_I0_O)        0.152     5.320 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_1_i_3/O
                         net (fo=12, routed)          1.023     6.343    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[4]
    SLICE_X5Y7           LUT3 (Prop_lut3_I1_O)        0.326     6.669 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[7]_i_1/O
                         net (fo=2, routed)           0.701     7.370    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/D[0]
    SLICE_X6Y7           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    21.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    15.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    16.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.519    18.540    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X6Y7           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[7]/C
                         clock pessimism              0.562    19.102    
                         clock uncertainty           -0.264    18.838    
    SLICE_X6Y7           FDRE (Setup_fdre_C_D)       -0.030    18.808    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[7]
  -------------------------------------------------------------------
                         required time                         18.808    
                         arrival time                          -7.370    
  -------------------------------------------------------------------
                         slack                                 11.438    

Slack (MET) :             11.603ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        8.095ns  (logic 3.416ns (42.199%)  route 4.679ns (57.801%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 18.540 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.609    -0.888    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y4          RAMB18E1                                     r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.566 f  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[7]
                         net (fo=7, routed)           1.278     2.844    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/douta[6]
    SLICE_X5Y11          LUT3 (Prop_lut3_I0_O)        0.152     2.996 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/qspi_cntrl_ps[2]_i_3/O
                         net (fo=5, routed)           0.827     3.823    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/qspi_cntrl_ps_reg[2]
    SLICE_X7Y11          LUT6 (Prop_lut6_I2_O)        0.332     4.155 f  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_0_i_7/O
                         net (fo=13, routed)          1.013     5.168    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_1_reg
    SLICE_X5Y9           LUT2 (Prop_lut2_I0_O)        0.152     5.320 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_1_i_3/O
                         net (fo=12, routed)          1.022     6.342    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[4]
    SLICE_X6Y7           LUT5 (Prop_lut5_I3_O)        0.326     6.668 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[5]_i_1/O
                         net (fo=2, routed)           0.539     7.207    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/D[1]
    SLICE_X6Y7           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    21.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    15.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    16.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.519    18.540    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X6Y7           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[5]/C
                         clock pessimism              0.562    19.102    
                         clock uncertainty           -0.264    18.838    
    SLICE_X6Y7           FDRE (Setup_fdre_C_D)       -0.028    18.810    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[5]
  -------------------------------------------------------------------
                         required time                         18.810    
                         arrival time                          -7.207    
  -------------------------------------------------------------------
                         slack                                 11.603    

Slack (MET) :             11.647ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        7.986ns  (logic 3.186ns (39.897%)  route 4.800ns (60.103%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 18.540 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.609    -0.888    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y4          RAMB18E1                                     r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.566 f  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[7]
                         net (fo=7, routed)           1.278     2.844    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/douta[6]
    SLICE_X5Y11          LUT3 (Prop_lut3_I0_O)        0.152     2.996 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/qspi_cntrl_ps[2]_i_3/O
                         net (fo=5, routed)           0.827     3.823    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/qspi_cntrl_ps_reg[2]
    SLICE_X7Y11          LUT6 (Prop_lut6_I2_O)        0.332     4.155 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_0_i_7/O
                         net (fo=13, routed)          1.003     5.158    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_1_reg
    SLICE_X3Y10          LUT2 (Prop_lut2_I0_O)        0.124     5.282 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_1_i_5/O
                         net (fo=9, routed)           0.951     6.233    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/p_33_out__0
    SLICE_X6Y7           LUT5 (Prop_lut5_I0_O)        0.124     6.357 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[3]_i_1/O
                         net (fo=2, routed)           0.741     7.098    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/rx_shft_reg_mode_0011[3]
    SLICE_X7Y7           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    21.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    15.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    16.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.519    18.540    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X7Y7           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[3]/C
                         clock pessimism              0.562    19.102    
                         clock uncertainty           -0.264    18.838    
    SLICE_X7Y7           FDRE (Setup_fdre_C_D)       -0.093    18.745    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[3]
  -------------------------------------------------------------------
                         required time                         18.745    
                         arrival time                          -7.098    
  -------------------------------------------------------------------
                         slack                                 11.647    

Slack (MET) :             11.674ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        8.035ns  (logic 3.416ns (42.511%)  route 4.619ns (57.489%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 18.540 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.609    -0.888    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y4          RAMB18E1                                     r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.566 f  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[7]
                         net (fo=7, routed)           1.278     2.844    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/douta[6]
    SLICE_X5Y11          LUT3 (Prop_lut3_I0_O)        0.152     2.996 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/qspi_cntrl_ps[2]_i_3/O
                         net (fo=5, routed)           0.827     3.823    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/qspi_cntrl_ps_reg[2]
    SLICE_X7Y11          LUT6 (Prop_lut6_I2_O)        0.332     4.155 f  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_0_i_7/O
                         net (fo=13, routed)          1.013     5.168    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_1_reg
    SLICE_X5Y9           LUT2 (Prop_lut2_I0_O)        0.152     5.320 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_1_i_3/O
                         net (fo=12, routed)          1.031     6.351    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/p_31_out__0
    SLICE_X6Y7           LUT3 (Prop_lut3_I1_O)        0.326     6.677 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[6]_i_1/O
                         net (fo=2, routed)           0.471     7.148    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/rx_shft_reg_mode_0011[6]
    SLICE_X6Y7           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    21.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    15.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    16.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.519    18.540    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X6Y7           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[6]/C
                         clock pessimism              0.562    19.102    
                         clock uncertainty           -0.264    18.838    
    SLICE_X6Y7           FDRE (Setup_fdre_C_D)       -0.016    18.822    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[6]
  -------------------------------------------------------------------
                         required time                         18.822    
                         arrival time                          -7.148    
  -------------------------------------------------------------------
                         slack                                 11.674    

Slack (MET) :             11.680ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        7.984ns  (logic 3.416ns (42.787%)  route 4.568ns (57.213%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 18.540 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.609    -0.888    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y4          RAMB18E1                                     r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.566 f  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[7]
                         net (fo=7, routed)           1.278     2.844    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/douta[6]
    SLICE_X5Y11          LUT3 (Prop_lut3_I0_O)        0.152     2.996 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/qspi_cntrl_ps[2]_i_3/O
                         net (fo=5, routed)           0.827     3.823    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/qspi_cntrl_ps_reg[2]
    SLICE_X7Y11          LUT6 (Prop_lut6_I2_O)        0.332     4.155 f  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_0_i_7/O
                         net (fo=13, routed)          1.013     5.168    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_1_reg
    SLICE_X5Y9           LUT2 (Prop_lut2_I0_O)        0.152     5.320 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_1_i_3/O
                         net (fo=12, routed)          1.031     6.351    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/p_31_out__0
    SLICE_X6Y7           LUT3 (Prop_lut3_I1_O)        0.326     6.677 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[6]_i_1/O
                         net (fo=2, routed)           0.419     7.096    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/rx_shft_reg_mode_0011[6]
    SLICE_X7Y7           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    21.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    15.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    16.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.519    18.540    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X7Y7           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[6]/C
                         clock pessimism              0.562    19.102    
                         clock uncertainty           -0.264    18.838    
    SLICE_X7Y7           FDRE (Setup_fdre_C_D)       -0.062    18.776    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[6]
  -------------------------------------------------------------------
                         required time                         18.776    
                         arrival time                          -7.096    
  -------------------------------------------------------------------
                         slack                                 11.680    

Slack (MET) :             11.749ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        7.808ns  (logic 3.186ns (40.802%)  route 4.622ns (59.198%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 18.540 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.609    -0.888    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y4          RAMB18E1                                     r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.566 f  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[7]
                         net (fo=7, routed)           1.278     2.844    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/douta[6]
    SLICE_X5Y11          LUT3 (Prop_lut3_I0_O)        0.152     2.996 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/qspi_cntrl_ps[2]_i_3/O
                         net (fo=5, routed)           0.827     3.823    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/qspi_cntrl_ps_reg[2]
    SLICE_X7Y11          LUT6 (Prop_lut6_I2_O)        0.332     4.155 f  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_0_i_7/O
                         net (fo=13, routed)          1.013     5.168    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_1_reg
    SLICE_X5Y9           LUT2 (Prop_lut2_I1_O)        0.124     5.292 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_0_i_6/O
                         net (fo=4, routed)           0.687     5.979    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/Serial_Dout_019_in
    SLICE_X5Y9           LUT3 (Prop_lut3_I2_O)        0.124     6.103 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[1]_i_1/O
                         net (fo=7, routed)           0.818     6.921    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/E[0]
    SLICE_X6Y7           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    21.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    15.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    16.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.519    18.540    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X6Y7           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[1]/C
                         clock pessimism              0.562    19.102    
                         clock uncertainty           -0.264    18.838    
    SLICE_X6Y7           FDRE (Setup_fdre_C_CE)      -0.169    18.669    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[1]
  -------------------------------------------------------------------
                         required time                         18.669    
                         arrival time                          -6.921    
  -------------------------------------------------------------------
                         slack                                 11.749    

Slack (MET) :             11.749ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        7.808ns  (logic 3.186ns (40.802%)  route 4.622ns (59.198%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 18.540 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.609    -0.888    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y4          RAMB18E1                                     r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.566 f  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[7]
                         net (fo=7, routed)           1.278     2.844    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/douta[6]
    SLICE_X5Y11          LUT3 (Prop_lut3_I0_O)        0.152     2.996 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/qspi_cntrl_ps[2]_i_3/O
                         net (fo=5, routed)           0.827     3.823    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/qspi_cntrl_ps_reg[2]
    SLICE_X7Y11          LUT6 (Prop_lut6_I2_O)        0.332     4.155 f  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_0_i_7/O
                         net (fo=13, routed)          1.013     5.168    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_1_reg
    SLICE_X5Y9           LUT2 (Prop_lut2_I1_O)        0.124     5.292 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_0_i_6/O
                         net (fo=4, routed)           0.687     5.979    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/Serial_Dout_019_in
    SLICE_X5Y9           LUT3 (Prop_lut3_I2_O)        0.124     6.103 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[1]_i_1/O
                         net (fo=7, routed)           0.818     6.921    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/E[0]
    SLICE_X6Y7           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    21.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    15.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    16.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.519    18.540    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X6Y7           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[3]/C
                         clock pessimism              0.562    19.102    
                         clock uncertainty           -0.264    18.838    
    SLICE_X6Y7           FDRE (Setup_fdre_C_CE)      -0.169    18.669    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[3]
  -------------------------------------------------------------------
                         required time                         18.669    
                         arrival time                          -6.921    
  -------------------------------------------------------------------
                         slack                                 11.749    

Slack (MET) :             11.749ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        7.808ns  (logic 3.186ns (40.802%)  route 4.622ns (59.198%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 18.540 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.609    -0.888    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y4          RAMB18E1                                     r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.566 f  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[7]
                         net (fo=7, routed)           1.278     2.844    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/douta[6]
    SLICE_X5Y11          LUT3 (Prop_lut3_I0_O)        0.152     2.996 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/qspi_cntrl_ps[2]_i_3/O
                         net (fo=5, routed)           0.827     3.823    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/qspi_cntrl_ps_reg[2]
    SLICE_X7Y11          LUT6 (Prop_lut6_I2_O)        0.332     4.155 f  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_0_i_7/O
                         net (fo=13, routed)          1.013     5.168    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_1_reg
    SLICE_X5Y9           LUT2 (Prop_lut2_I1_O)        0.124     5.292 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_0_i_6/O
                         net (fo=4, routed)           0.687     5.979    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/Serial_Dout_019_in
    SLICE_X5Y9           LUT3 (Prop_lut3_I2_O)        0.124     6.103 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[1]_i_1/O
                         net (fo=7, routed)           0.818     6.921    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/E[0]
    SLICE_X6Y7           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    21.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    15.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    16.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.519    18.540    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X6Y7           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[4]/C
                         clock pessimism              0.562    19.102    
                         clock uncertainty           -0.264    18.838    
    SLICE_X6Y7           FDRE (Setup_fdre_C_CE)      -0.169    18.669    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[4]
  -------------------------------------------------------------------
                         required time                         18.669    
                         arrival time                          -6.921    
  -------------------------------------------------------------------
                         slack                                 11.749    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.039%)  route 0.286ns (66.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.565    -0.612    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X40Y3          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int_reg[4]/Q
                         net (fo=1, routed)           0.286    -0.186    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[3]
    RAMB18_X1Y0          RAMB18E1                                     r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.880    -0.804    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X1Y0          RAMB18E1                                     r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.273    -0.531    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.296    -0.235    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.sck_o_int_reg/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.sck_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.072%)  route 0.245ns (59.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.563    -0.614    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X34Y7          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.sck_o_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y7          FDRE (Prop_fdre_C_Q)         0.164    -0.450 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.sck_o_int_reg/Q
                         net (fo=3, routed)           0.245    -0.205    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/sck_o_int
    SLICE_X39Y5          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.sck_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.834    -0.851    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X39Y5          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.sck_d1_reg/C
                         clock pessimism              0.502    -0.348    
    SLICE_X39Y5          FDRE (Hold_fdre_C_D)         0.070    -0.278    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.sck_d1_reg
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.436%)  route 0.322ns (69.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.565    -0.612    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X39Y3          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int_reg[3]/Q
                         net (fo=1, routed)           0.322    -0.149    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[4]
    RAMB18_X1Y0          RAMB18E1                                     r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.880    -0.804    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X1Y0          RAMB18E1                                     r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.273    -0.531    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.296    -0.235    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.843%)  route 0.331ns (70.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.565    -0.612    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X39Y3          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int_reg[0]/Q
                         net (fo=1, routed)           0.331    -0.140    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[7]
    RAMB18_X1Y0          RAMB18E1                                     r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.880    -0.804    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X1Y0          RAMB18E1                                     r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.273    -0.531    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.296    -0.235    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.141ns (29.750%)  route 0.333ns (70.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.565    -0.612    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X43Y4          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int_reg[5]/Q
                         net (fo=1, routed)           0.333    -0.138    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[2]
    RAMB18_X1Y0          RAMB18E1                                     r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.880    -0.804    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X1Y0          RAMB18E1                                     r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.273    -0.531    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296    -0.235    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.141ns (29.304%)  route 0.340ns (70.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.565    -0.612    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X43Y4          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int_reg[6]/Q
                         net (fo=1, routed)           0.340    -0.131    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[1]
    RAMB18_X1Y0          RAMB18E1                                     r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.880    -0.804    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X1Y0          RAMB18E1                                     r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.273    -0.531    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296    -0.235    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.128ns (32.450%)  route 0.266ns (67.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.566    -0.611    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X36Y0          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y0          FDRE (Prop_fdre_C_Q)         0.128    -0.483 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/Q
                         net (fo=6, routed)           0.266    -0.217    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/D[7]
    SLICE_X32Y0          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.835    -0.850    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/rd_clk
    SLICE_X32Y0          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[7]/C
                         clock pessimism              0.502    -0.347    
    SLICE_X32Y0          FDRE (Hold_fdre_C_D)         0.017    -0.330    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[7]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.TXFIFO_ADDR_BITS_GENERATE[4].TXFIFO_FIRST_ENTRY_REG_I/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.148ns (49.016%)  route 0.154ns (50.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.566    -0.611    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/ext_spi_clk
    SLICE_X8Y10          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.TXFIFO_ADDR_BITS_GENERATE[4].TXFIFO_FIRST_ENTRY_REG_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.148    -0.463 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.TXFIFO_ADDR_BITS_GENERATE[4].TXFIFO_FIRST_ENTRY_REG_I/Q
                         net (fo=1, routed)           0.154    -0.309    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/addra[3]
    RAMB18_X0Y4          RAMB18E1                                     r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.875    -0.809    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y4          RAMB18E1                                     r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                         clock pessimism              0.253    -0.556    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.130    -0.426    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.103%)  route 0.065ns (25.897%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.568    -0.609    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X53Y5          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]/Q
                         net (fo=4, routed)           0.065    -0.403    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rst_seq_reentered
    SLICE_X52Y5          LUT6 (Prop_lut6_I0_O)        0.045    -0.358 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_i_1/O
                         net (fo=1, routed)           0.000    -0.358    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_i_1_n_0
    SLICE_X52Y5          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.839    -0.846    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X52Y5          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                         clock pessimism              0.249    -0.596    
    SLICE_X52Y5          FDRE (Hold_fdre_C_D)         0.121    -0.475    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.595    -0.582    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X5Y5           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.056    -0.386    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X5Y5           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.866    -0.819    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X5Y5           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism              0.236    -0.582    
    SLICE_X5Y5           FDRE (Hold_fdre_C_D)         0.078    -0.504    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         qspi_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y2      m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y3      m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y4      m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_1.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X1Y0      m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X1Y1      m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y6      m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         20.000      17.845     BUFHCE_X0Y13     m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf_en/I
Min Period        n/a     FDRE/C              n/a            1.474         20.000      18.526     ILOGIC_X0Y3      m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
Min Period        n/a     FDRE/C              n/a            1.474         20.000      18.526     OLOGIC_X0Y5      m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y2       m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y2       m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y1       m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y1       m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y2       m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y2       m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y4      m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.Rx_FIFO_Full_Fifo_d1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y50     m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg2_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y50     m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg2_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y50     m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/seq_reg2_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X4Y2       m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gaf_ic.ram_afull_i_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X3Y2       m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y2       m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X7Y2       m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X7Y2       m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X7Y2       m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X7Y2       m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X7Y2       m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X0Y2       m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y2       m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk
  To Clock:  SWCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.962ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.962ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/iBusReq_reg/D
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        6.977ns  (logic 1.076ns (15.422%)  route 5.901ns (84.578%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y59                                      0.000     0.000 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
    SLICE_X51Y59         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscmpi_cdc_check_reg/Q
                         net (fo=2, routed)           0.584     1.040    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/Buscmp
    SLICE_X52Y61         LUT5 (Prop_lut5_I2_O)        0.124     1.164 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/StickyCmp_i_2/O
                         net (fo=2, routed)           0.628     1.792    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/StickyCmp_i_2_n_0
    SLICE_X56Y63         LUT4 (Prop_lut4_I0_O)        0.124     1.916 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ContDetectReg_i_5/O
                         net (fo=3, routed)           0.458     2.374    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ContDetectReg_i_5_n_0
    SLICE_X56Y62         LUT6 (Prop_lut6_I3_O)        0.124     2.498 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ContDetectReg_i_3/O
                         net (fo=2, routed)           0.504     3.002    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/WriteErrD
    SLICE_X52Y62         LUT6 (Prop_lut6_I1_O)        0.124     3.126 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApRegSel[1]_i_2/O
                         net (fo=5, routed)           0.750     3.876    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApRegSelEn
    SLICE_X53Y62         LUT3 (Prop_lut3_I0_O)        0.124     4.000 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/Busreq_cdc_check_i_1/O
                         net (fo=2, routed)           2.977     6.977    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/NextBusreq
    SLICE_X53Y62         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/iBusReq_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X53Y62         FDCE (Setup_fdce_C_D)       -0.061     7.939    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/iBusReq_reg
  -------------------------------------------------------------------
                         required time                          7.939    
                         arrival time                          -6.977    
  -------------------------------------------------------------------
                         slack                                  0.962    

Slack (MET) :             2.048ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        5.747ns  (logic 1.076ns (18.723%)  route 4.671ns (81.277%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y59                                      0.000     0.000 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
    SLICE_X51Y59         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscmpi_cdc_check_reg/Q
                         net (fo=2, routed)           0.584     1.040    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/Buscmp
    SLICE_X52Y61         LUT5 (Prop_lut5_I2_O)        0.124     1.164 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/StickyCmp_i_2/O
                         net (fo=2, routed)           0.628     1.792    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/StickyCmp_i_2_n_0
    SLICE_X56Y63         LUT4 (Prop_lut4_I0_O)        0.124     1.916 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ContDetectReg_i_5/O
                         net (fo=3, routed)           0.425     2.341    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ContDetectReg_i_5_n_0
    SLICE_X57Y62         LUT6 (Prop_lut6_I1_O)        0.124     2.465 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/WriteErrReg_i_6/O
                         net (fo=4, routed)           0.345     2.810    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/WriteErrReg_i_6_n_0
    SLICE_X54Y62         LUT6 (Prop_lut6_I4_O)        0.124     2.934 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/CtrlSel_i_4/O
                         net (fo=3, routed)           1.702     4.637    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/CtrlSel_i_4_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I4_O)        0.124     4.761 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/CtrlSel_i_1/O
                         net (fo=13, routed)          0.986     5.747    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSelEn
    SLICE_X48Y59         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X48Y59         FDCE (Setup_fdce_C_CE)      -0.205     7.795    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[0]
  -------------------------------------------------------------------
                         required time                          7.795    
                         arrival time                          -5.747    
  -------------------------------------------------------------------
                         slack                                  2.048    

Slack (MET) :             2.048ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        5.747ns  (logic 1.076ns (18.723%)  route 4.671ns (81.277%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y59                                      0.000     0.000 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
    SLICE_X51Y59         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscmpi_cdc_check_reg/Q
                         net (fo=2, routed)           0.584     1.040    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/Buscmp
    SLICE_X52Y61         LUT5 (Prop_lut5_I2_O)        0.124     1.164 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/StickyCmp_i_2/O
                         net (fo=2, routed)           0.628     1.792    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/StickyCmp_i_2_n_0
    SLICE_X56Y63         LUT4 (Prop_lut4_I0_O)        0.124     1.916 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ContDetectReg_i_5/O
                         net (fo=3, routed)           0.425     2.341    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ContDetectReg_i_5_n_0
    SLICE_X57Y62         LUT6 (Prop_lut6_I1_O)        0.124     2.465 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/WriteErrReg_i_6/O
                         net (fo=4, routed)           0.345     2.810    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/WriteErrReg_i_6_n_0
    SLICE_X54Y62         LUT6 (Prop_lut6_I4_O)        0.124     2.934 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/CtrlSel_i_4/O
                         net (fo=3, routed)           1.702     4.637    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/CtrlSel_i_4_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I4_O)        0.124     4.761 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/CtrlSel_i_1/O
                         net (fo=13, routed)          0.986     5.747    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSelEn
    SLICE_X48Y59         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X48Y59         FDCE (Setup_fdce_C_CE)      -0.205     7.795    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[2]
  -------------------------------------------------------------------
                         required time                          7.795    
                         arrival time                          -5.747    
  -------------------------------------------------------------------
                         slack                                  2.048    

Slack (MET) :             2.048ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        5.747ns  (logic 1.076ns (18.723%)  route 4.671ns (81.277%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y59                                      0.000     0.000 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
    SLICE_X51Y59         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscmpi_cdc_check_reg/Q
                         net (fo=2, routed)           0.584     1.040    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/Buscmp
    SLICE_X52Y61         LUT5 (Prop_lut5_I2_O)        0.124     1.164 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/StickyCmp_i_2/O
                         net (fo=2, routed)           0.628     1.792    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/StickyCmp_i_2_n_0
    SLICE_X56Y63         LUT4 (Prop_lut4_I0_O)        0.124     1.916 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ContDetectReg_i_5/O
                         net (fo=3, routed)           0.425     2.341    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ContDetectReg_i_5_n_0
    SLICE_X57Y62         LUT6 (Prop_lut6_I1_O)        0.124     2.465 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/WriteErrReg_i_6/O
                         net (fo=4, routed)           0.345     2.810    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/WriteErrReg_i_6_n_0
    SLICE_X54Y62         LUT6 (Prop_lut6_I4_O)        0.124     2.934 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/CtrlSel_i_4/O
                         net (fo=3, routed)           1.702     4.637    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/CtrlSel_i_4_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I4_O)        0.124     4.761 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/CtrlSel_i_1/O
                         net (fo=13, routed)          0.986     5.747    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSelEn
    SLICE_X48Y59         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X48Y59         FDCE (Setup_fdce_C_CE)      -0.205     7.795    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[3]
  -------------------------------------------------------------------
                         required time                          7.795    
                         arrival time                          -5.747    
  -------------------------------------------------------------------
                         slack                                  2.048    

Slack (MET) :             2.048ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        5.747ns  (logic 1.076ns (18.723%)  route 4.671ns (81.277%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y59                                      0.000     0.000 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
    SLICE_X51Y59         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscmpi_cdc_check_reg/Q
                         net (fo=2, routed)           0.584     1.040    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/Buscmp
    SLICE_X52Y61         LUT5 (Prop_lut5_I2_O)        0.124     1.164 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/StickyCmp_i_2/O
                         net (fo=2, routed)           0.628     1.792    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/StickyCmp_i_2_n_0
    SLICE_X56Y63         LUT4 (Prop_lut4_I0_O)        0.124     1.916 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ContDetectReg_i_5/O
                         net (fo=3, routed)           0.425     2.341    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ContDetectReg_i_5_n_0
    SLICE_X57Y62         LUT6 (Prop_lut6_I1_O)        0.124     2.465 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/WriteErrReg_i_6/O
                         net (fo=4, routed)           0.345     2.810    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/WriteErrReg_i_6_n_0
    SLICE_X54Y62         LUT6 (Prop_lut6_I4_O)        0.124     2.934 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/CtrlSel_i_4/O
                         net (fo=3, routed)           1.702     4.637    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/CtrlSel_i_4_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I4_O)        0.124     4.761 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/CtrlSel_i_1/O
                         net (fo=13, routed)          0.986     5.747    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSelEn
    SLICE_X48Y59         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X48Y59         FDCE (Setup_fdce_C_CE)      -0.205     7.795    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[5]
  -------------------------------------------------------------------
                         required time                          7.795    
                         arrival time                          -5.747    
  -------------------------------------------------------------------
                         slack                                  2.048    

Slack (MET) :             2.048ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        5.747ns  (logic 1.076ns (18.723%)  route 4.671ns (81.277%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y59                                      0.000     0.000 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
    SLICE_X51Y59         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscmpi_cdc_check_reg/Q
                         net (fo=2, routed)           0.584     1.040    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/Buscmp
    SLICE_X52Y61         LUT5 (Prop_lut5_I2_O)        0.124     1.164 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/StickyCmp_i_2/O
                         net (fo=2, routed)           0.628     1.792    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/StickyCmp_i_2_n_0
    SLICE_X56Y63         LUT4 (Prop_lut4_I0_O)        0.124     1.916 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ContDetectReg_i_5/O
                         net (fo=3, routed)           0.425     2.341    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ContDetectReg_i_5_n_0
    SLICE_X57Y62         LUT6 (Prop_lut6_I1_O)        0.124     2.465 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/WriteErrReg_i_6/O
                         net (fo=4, routed)           0.345     2.810    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/WriteErrReg_i_6_n_0
    SLICE_X54Y62         LUT6 (Prop_lut6_I4_O)        0.124     2.934 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/CtrlSel_i_4/O
                         net (fo=3, routed)           1.702     4.637    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/CtrlSel_i_4_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I4_O)        0.124     4.761 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/CtrlSel_i_1/O
                         net (fo=13, routed)          0.986     5.747    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSelEn
    SLICE_X48Y59         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X48Y59         FDCE (Setup_fdce_C_CE)      -0.205     7.795    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[6]
  -------------------------------------------------------------------
                         required time                          7.795    
                         arrival time                          -5.747    
  -------------------------------------------------------------------
                         slack                                  2.048    

Slack (MET) :             2.048ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        5.747ns  (logic 1.076ns (18.723%)  route 4.671ns (81.277%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y59                                      0.000     0.000 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
    SLICE_X51Y59         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscmpi_cdc_check_reg/Q
                         net (fo=2, routed)           0.584     1.040    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/Buscmp
    SLICE_X52Y61         LUT5 (Prop_lut5_I2_O)        0.124     1.164 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/StickyCmp_i_2/O
                         net (fo=2, routed)           0.628     1.792    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/StickyCmp_i_2_n_0
    SLICE_X56Y63         LUT4 (Prop_lut4_I0_O)        0.124     1.916 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ContDetectReg_i_5/O
                         net (fo=3, routed)           0.425     2.341    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ContDetectReg_i_5_n_0
    SLICE_X57Y62         LUT6 (Prop_lut6_I1_O)        0.124     2.465 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/WriteErrReg_i_6/O
                         net (fo=4, routed)           0.345     2.810    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/WriteErrReg_i_6_n_0
    SLICE_X54Y62         LUT6 (Prop_lut6_I4_O)        0.124     2.934 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/CtrlSel_i_4/O
                         net (fo=3, routed)           1.702     4.637    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/CtrlSel_i_4_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I4_O)        0.124     4.761 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/CtrlSel_i_1/O
                         net (fo=13, routed)          0.986     5.747    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSelEn
    SLICE_X48Y59         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X48Y59         FDCE (Setup_fdce_C_CE)      -0.205     7.795    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[7]
  -------------------------------------------------------------------
                         required time                          7.795    
                         arrival time                          -5.747    
  -------------------------------------------------------------------
                         slack                                  2.048    

Slack (MET) :             2.052ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApBankSel_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        5.779ns  (logic 1.076ns (18.620%)  route 4.703ns (81.380%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y59                                      0.000     0.000 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
    SLICE_X51Y59         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscmpi_cdc_check_reg/Q
                         net (fo=2, routed)           0.584     1.040    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/Buscmp
    SLICE_X52Y61         LUT5 (Prop_lut5_I2_O)        0.124     1.164 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/StickyCmp_i_2/O
                         net (fo=2, routed)           0.628     1.792    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/StickyCmp_i_2_n_0
    SLICE_X56Y63         LUT4 (Prop_lut4_I0_O)        0.124     1.916 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ContDetectReg_i_5/O
                         net (fo=3, routed)           0.425     2.341    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ContDetectReg_i_5_n_0
    SLICE_X57Y62         LUT6 (Prop_lut6_I1_O)        0.124     2.465 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/WriteErrReg_i_6/O
                         net (fo=4, routed)           0.345     2.810    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/WriteErrReg_i_6_n_0
    SLICE_X54Y62         LUT6 (Prop_lut6_I4_O)        0.124     2.934 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/CtrlSel_i_4/O
                         net (fo=3, routed)           1.702     4.637    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/CtrlSel_i_4_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I4_O)        0.124     4.761 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/CtrlSel_i_1/O
                         net (fo=13, routed)          1.018     5.779    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSelEn
    SLICE_X52Y59         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApBankSel_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X52Y59         FDCE (Setup_fdce_C_CE)      -0.169     7.831    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApBankSel_reg[0]
  -------------------------------------------------------------------
                         required time                          7.831    
                         arrival time                          -5.779    
  -------------------------------------------------------------------
                         slack                                  2.052    

Slack (MET) :             2.052ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApBankSel_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        5.779ns  (logic 1.076ns (18.620%)  route 4.703ns (81.380%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y59                                      0.000     0.000 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
    SLICE_X51Y59         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscmpi_cdc_check_reg/Q
                         net (fo=2, routed)           0.584     1.040    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/Buscmp
    SLICE_X52Y61         LUT5 (Prop_lut5_I2_O)        0.124     1.164 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/StickyCmp_i_2/O
                         net (fo=2, routed)           0.628     1.792    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/StickyCmp_i_2_n_0
    SLICE_X56Y63         LUT4 (Prop_lut4_I0_O)        0.124     1.916 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ContDetectReg_i_5/O
                         net (fo=3, routed)           0.425     2.341    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ContDetectReg_i_5_n_0
    SLICE_X57Y62         LUT6 (Prop_lut6_I1_O)        0.124     2.465 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/WriteErrReg_i_6/O
                         net (fo=4, routed)           0.345     2.810    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/WriteErrReg_i_6_n_0
    SLICE_X54Y62         LUT6 (Prop_lut6_I4_O)        0.124     2.934 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/CtrlSel_i_4/O
                         net (fo=3, routed)           1.702     4.637    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/CtrlSel_i_4_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I4_O)        0.124     4.761 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/CtrlSel_i_1/O
                         net (fo=13, routed)          1.018     5.779    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSelEn
    SLICE_X52Y59         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApBankSel_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X52Y59         FDCE (Setup_fdce_C_CE)      -0.169     7.831    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApBankSel_reg[1]
  -------------------------------------------------------------------
                         required time                          7.831    
                         arrival time                          -5.779    
  -------------------------------------------------------------------
                         slack                                  2.052    

Slack (MET) :             2.052ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApBankSel_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        5.779ns  (logic 1.076ns (18.620%)  route 4.703ns (81.380%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y59                                      0.000     0.000 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscmpi_cdc_check_reg/C
    SLICE_X51Y59         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscmpi_cdc_check_reg/Q
                         net (fo=2, routed)           0.584     1.040    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/Buscmp
    SLICE_X52Y61         LUT5 (Prop_lut5_I2_O)        0.124     1.164 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/StickyCmp_i_2/O
                         net (fo=2, routed)           0.628     1.792    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/StickyCmp_i_2_n_0
    SLICE_X56Y63         LUT4 (Prop_lut4_I0_O)        0.124     1.916 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ContDetectReg_i_5/O
                         net (fo=3, routed)           0.425     2.341    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ContDetectReg_i_5_n_0
    SLICE_X57Y62         LUT6 (Prop_lut6_I1_O)        0.124     2.465 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/WriteErrReg_i_6/O
                         net (fo=4, routed)           0.345     2.810    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/WriteErrReg_i_6_n_0
    SLICE_X54Y62         LUT6 (Prop_lut6_I4_O)        0.124     2.934 f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/CtrlSel_i_4/O
                         net (fo=3, routed)           1.702     4.637    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/CtrlSel_i_4_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I4_O)        0.124     4.761 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/CtrlSel_i_1/O
                         net (fo=13, routed)          1.018     5.779    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSelEn
    SLICE_X52Y59         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApBankSel_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X52Y59         FDCE (Setup_fdce_C_CE)      -0.169     7.831    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApBankSel_reg[2]
  -------------------------------------------------------------------
                         required time                          7.831    
                         arrival time                          -5.779    
  -------------------------------------------------------------------
                         slack                                  2.052    





---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk
  To Clock:  slow_out_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.904ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.816ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.904ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_uart_txd
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (slow_out_clk rise@100.000ns - cpu_clk rise@90.000ns)
  Data Path Delay:        7.626ns  (logic 4.118ns (53.999%)  route 3.508ns (46.001%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.939ns = ( 89.061 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)   90.000    90.000 r  
    F14                                               0.000    90.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    90.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458    91.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.691    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    85.741 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    87.407    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    87.503 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        1.557    89.061    m1_for_arty_s7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X8Y28          FDSE                                         r  m1_for_arty_s7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDSE (Prop_fdse_C_Q)         0.518    89.579 r  m1_for_arty_s7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=2, routed)           1.429    91.008    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/uart_txd_axi
    SLICE_X1Y13          LUT2 (Prop_lut2_I0_O)        0.124    91.132 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/uart_txd_arty_INST_0/O
                         net (fo=1, routed)           2.079    93.211    usb_uart_txd_OBUF
    R12                  OBUF (Prop_obuf_I_O)         3.476    96.686 r  usb_uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000    96.686    usb_uart_txd
    R12                                                               r  usb_uart_txd (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.910    99.090    
                         output delay                -0.500    98.590    
  -------------------------------------------------------------------
                         required time                         98.590    
                         arrival time                         -96.686    
  -------------------------------------------------------------------
                         slack                                  1.904    

Slack (MET) :             2.156ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAPLink_tri_o[11]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (slow_out_clk rise@100.000ns - cpu_clk rise@90.000ns)
  Data Path Delay:        7.374ns  (logic 4.379ns (59.387%)  route 2.995ns (40.613%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.939ns = ( 89.061 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)   90.000    90.000 r  
    F14                                               0.000    90.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    90.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458    91.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.691    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    85.741 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    87.407    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    87.503 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        1.557    89.061    m1_for_arty_s7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X8Y28          FDSE                                         r  m1_for_arty_s7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDSE (Prop_fdse_C_Q)         0.518    89.579 r  m1_for_arty_s7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=2, routed)           1.330    90.909    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/uart_txd_axi
    SLICE_X0Y18          LUT2 (Prop_lut2_I1_O)        0.150    91.059 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[37]_INST_0/O
                         net (fo=1, routed)           1.664    92.723    DAPLink_tri_o_IBUF__0[11]
    U16                  OBUF (Prop_obuf_I_O)         3.711    96.434 r  DAPLink_tri_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000    96.434    DAPLink_tri_o[11]
    U16                                                               r  DAPLink_tri_o[11] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.910    99.090    
                         output delay                -0.500    98.590    
  -------------------------------------------------------------------
                         required time                         98.590    
                         arrival time                         -96.434    
  -------------------------------------------------------------------
                         slack                                  2.156    

Slack (MET) :             2.883ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_4bits_tri_io[3]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (slow_out_clk rise@100.000ns - cpu_clk rise@90.000ns)
  Data Path Delay:        6.656ns  (logic 3.989ns (59.934%)  route 2.667ns (40.066%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.948ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 89.051 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)   90.000    90.000 r  
    F14                                               0.000    90.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    90.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458    91.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.691    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    85.741 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    87.407    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    87.503 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        1.548    89.051    m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y62         FDSE                                         r  m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y62         FDSE (Prop_fdse_C_Q)         0.456    89.507 f  m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[0]/Q
                         net (fo=3, routed)           2.667    92.174    led_4bits_tri_iobuf_3/T
    H15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.533    95.707 r  led_4bits_tri_iobuf_3/OBUFT/O
                         net (fo=1, unset)            0.000    95.707    led_4bits_tri_io[3]
    H15                                                               r  led_4bits_tri_io[3] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.910    99.090    
                         output delay                -0.500    98.590    
  -------------------------------------------------------------------
                         required time                         98.590    
                         arrival time                         -95.707    
  -------------------------------------------------------------------
                         slack                                  2.883    

Slack (MET) :             3.066ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_tri_io[0]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (slow_out_clk rise@100.000ns - cpu_clk rise@90.000ns)
  Data Path Delay:        6.471ns  (logic 4.185ns (64.678%)  route 2.286ns (35.322%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.946ns = ( 89.053 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)   90.000    90.000 r  
    F14                                               0.000    90.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    90.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458    91.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.691    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    85.741 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    87.407    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    87.503 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        1.550    89.053    m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y63         FDSE                                         r  m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y63         FDSE (Prop_fdse_C_Q)         0.478    89.531 f  m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[5]/Q
                         net (fo=3, routed)           2.286    91.817    rgb_led_tri_iobuf_0/T
    J15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.707    95.524 r  rgb_led_tri_iobuf_0/OBUFT/O
                         net (fo=1, unset)            0.000    95.524    rgb_led_tri_io[0]
    J15                                                               r  rgb_led_tri_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.910    99.090    
                         output delay                -0.500    98.590    
  -------------------------------------------------------------------
                         required time                         98.590    
                         arrival time                         -95.524    
  -------------------------------------------------------------------
                         slack                                  3.066    

Slack (MET) :             3.092ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_4bits_tri_io[0]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (slow_out_clk rise@100.000ns - cpu_clk rise@90.000ns)
  Data Path Delay:        6.447ns  (logic 3.979ns (61.721%)  route 2.468ns (38.279%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.948ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 89.051 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)   90.000    90.000 r  
    F14                                               0.000    90.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    90.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458    91.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.691    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    85.741 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    87.407    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    87.503 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        1.548    89.051    m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y62         FDRE                                         r  m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.456    89.507 r  m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=2, routed)           2.468    91.975    led_4bits_tri_iobuf_0/I
    E18                  OBUFT (Prop_obuft_I_O)       3.523    95.498 r  led_4bits_tri_iobuf_0/OBUFT/O
                         net (fo=1, unset)            0.000    95.498    led_4bits_tri_io[0]
    E18                                                               r  led_4bits_tri_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.910    99.090    
                         output delay                -0.500    98.590    
  -------------------------------------------------------------------
                         required time                         98.590    
                         arrival time                         -95.498    
  -------------------------------------------------------------------
                         slack                                  3.092    

Slack (MET) :             3.158ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_4bits_tri_io[1]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (slow_out_clk rise@100.000ns - cpu_clk rise@90.000ns)
  Data Path Delay:        6.381ns  (logic 3.996ns (62.622%)  route 2.385ns (37.378%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.948ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 89.051 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)   90.000    90.000 r  
    F14                                               0.000    90.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    90.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458    91.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.691    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    85.741 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    87.407    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    87.503 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        1.548    89.051    m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y62         FDSE                                         r  m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y62         FDSE (Prop_fdse_C_Q)         0.456    89.507 f  m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[2]/Q
                         net (fo=3, routed)           2.385    91.892    led_4bits_tri_iobuf_1/T
    F13                  OBUFT (TriStatE_obuft_T_O)
                                                      3.540    95.432 r  led_4bits_tri_iobuf_1/OBUFT/O
                         net (fo=1, unset)            0.000    95.432    led_4bits_tri_io[1]
    F13                                                               r  led_4bits_tri_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.910    99.090    
                         output delay                -0.500    98.590    
  -------------------------------------------------------------------
                         required time                         98.590    
                         arrival time                         -95.432    
  -------------------------------------------------------------------
                         slack                                  3.158    

Slack (MET) :             3.188ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_tri_io[3]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (slow_out_clk rise@100.000ns - cpu_clk rise@90.000ns)
  Data Path Delay:        6.349ns  (logic 4.065ns (64.020%)  route 2.284ns (35.980%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.946ns = ( 89.053 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)   90.000    90.000 r  
    F14                                               0.000    90.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    90.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458    91.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.691    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    85.741 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    87.407    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    87.503 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        1.550    89.053    m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y63         FDSE                                         r  m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y63         FDSE (Prop_fdse_C_Q)         0.518    89.571 f  m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[2]/Q
                         net (fo=3, routed)           2.284    91.855    rgb_led_tri_iobuf_3/T
    E15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.547    95.402 r  rgb_led_tri_iobuf_3/OBUFT/O
                         net (fo=1, unset)            0.000    95.402    rgb_led_tri_io[3]
    E15                                                               r  rgb_led_tri_io[3] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.910    99.090    
                         output delay                -0.500    98.590    
  -------------------------------------------------------------------
                         required time                         98.590    
                         arrival time                         -95.402    
  -------------------------------------------------------------------
                         slack                                  3.188    

Slack (MET) :             3.191ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_tri_io[2]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (slow_out_clk rise@100.000ns - cpu_clk rise@90.000ns)
  Data Path Delay:        6.347ns  (logic 4.034ns (63.566%)  route 2.312ns (36.434%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.946ns = ( 89.053 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)   90.000    90.000 r  
    F14                                               0.000    90.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    90.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458    91.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.691    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    85.741 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    87.407    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    87.503 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        1.550    89.053    m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y64         FDRE                                         r  m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDRE (Prop_fdre_C_Q)         0.518    89.571 r  m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=2, routed)           2.312    91.884    rgb_led_tri_iobuf_2/I
    F15                  OBUFT (Prop_obuft_I_O)       3.516    95.400 r  rgb_led_tri_iobuf_2/OBUFT/O
                         net (fo=1, unset)            0.000    95.400    rgb_led_tri_io[2]
    F15                                                               r  rgb_led_tri_io[2] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.910    99.090    
                         output delay                -0.500    98.590    
  -------------------------------------------------------------------
                         required time                         98.590    
                         arrival time                         -95.400    
  -------------------------------------------------------------------
                         slack                                  3.191    

Slack (MET) :             3.203ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_tri_io[1]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (slow_out_clk rise@100.000ns - cpu_clk rise@90.000ns)
  Data Path Delay:        6.334ns  (logic 4.169ns (65.822%)  route 2.165ns (34.178%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.946ns = ( 89.053 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)   90.000    90.000 r  
    F14                                               0.000    90.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    90.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458    91.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.691    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    85.741 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    87.407    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    87.503 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        1.550    89.053    m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y64         FDRE                                         r  m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDRE (Prop_fdre_C_Q)         0.478    89.531 r  m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=2, routed)           2.165    91.696    rgb_led_tri_iobuf_1/I
    G17                  OBUFT (Prop_obuft_I_O)       3.691    95.387 r  rgb_led_tri_iobuf_1/OBUFT/O
                         net (fo=1, unset)            0.000    95.387    rgb_led_tri_io[1]
    G17                                                               r  rgb_led_tri_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.910    99.090    
                         output delay                -0.500    98.590    
  -------------------------------------------------------------------
                         required time                         98.590    
                         arrival time                         -95.387    
  -------------------------------------------------------------------
                         slack                                  3.203    

Slack (MET) :             3.213ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_4bits_tri_io[2]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (slow_out_clk rise@100.000ns - cpu_clk rise@90.000ns)
  Data Path Delay:        6.326ns  (logic 3.979ns (62.896%)  route 2.347ns (37.104%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.948ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 89.051 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)   90.000    90.000 r  
    F14                                               0.000    90.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    90.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458    91.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.691    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    85.741 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    87.407    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    87.503 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        1.548    89.051    m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y62         FDRE                                         r  m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.456    89.507 r  m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=2, routed)           2.347    91.854    led_4bits_tri_iobuf_2/I
    E13                  OBUFT (Prop_obuft_I_O)       3.523    95.377 r  led_4bits_tri_iobuf_2/OBUFT/O
                         net (fo=1, unset)            0.000    95.377    led_4bits_tri_io[2]
    E13                                                               r  led_4bits_tri_io[2] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.910    99.090    
                         output delay                -0.500    98.590    
  -------------------------------------------------------------------
                         required time                         98.590    
                         arrival time                         -95.377    
  -------------------------------------------------------------------
                         slack                                  3.213    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.816ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_tri_io[2]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 0.988ns (53.561%)  route 0.857ns (46.439%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.619ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        0.558    -0.619    m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y63         FDSE                                         r  m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y63         FDSE (Prop_fdse_C_Q)         0.164    -0.455 r  m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[3]/Q
                         net (fo=3, routed)           0.857     0.401    rgb_led_tri_iobuf_2/T
    F15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.225 r  rgb_led_tri_iobuf_2/OBUFT/O
                         net (fo=1, unset)            0.000     1.225    rgb_led_tri_io[2]
    F15                                                               r  rgb_led_tri_io[2] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.910     0.910    
                         output delay                -0.500     0.410    
  -------------------------------------------------------------------
                         required time                         -0.410    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.822ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_tri_io[5]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.988ns (53.396%)  route 0.862ns (46.604%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.619ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        0.558    -0.619    m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y63         FDSE                                         r  m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y63         FDSE (Prop_fdse_C_Q)         0.164    -0.455 r  m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[0]/Q
                         net (fo=3, routed)           0.862     0.407    rgb_led_tri_iobuf_5/T
    E14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.231 r  rgb_led_tri_iobuf_5/OBUFT/O
                         net (fo=1, unset)            0.000     1.231    rgb_led_tri_io[5]
    E14                                                               r  rgb_led_tri_io[5] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.910     0.910    
                         output delay                -0.500     0.410    
  -------------------------------------------------------------------
                         required time                         -0.410    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             0.845ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_4bits_tri_io[2]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 0.965ns (51.454%)  route 0.910ns (48.546%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        0.556    -0.621    m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y62         FDSE                                         r  m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y62         FDSE (Prop_fdse_C_Q)         0.141    -0.480 r  m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[1]/Q
                         net (fo=3, routed)           0.910     0.430    led_4bits_tri_iobuf_2/T
    E13                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.254 r  led_4bits_tri_iobuf_2/OBUFT/O
                         net (fo=1, unset)            0.000     1.254    led_4bits_tri_io[2]
    E13                                                               r  led_4bits_tri_io[2] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.910     0.910    
                         output delay                -0.500     0.410    
  -------------------------------------------------------------------
                         required time                         -0.410    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.846ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_tri_io[4]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 0.988ns (52.693%)  route 0.887ns (47.307%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.619ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        0.558    -0.619    m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y63         FDSE                                         r  m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y63         FDSE (Prop_fdse_C_Q)         0.164    -0.455 r  m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[1]/Q
                         net (fo=3, routed)           0.887     0.432    rgb_led_tri_iobuf_4/T
    F18                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.256 r  rgb_led_tri_iobuf_4/OBUFT/O
                         net (fo=1, unset)            0.000     1.256    rgb_led_tri_io[4]
    F18                                                               r  rgb_led_tri_io[4] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.910     0.910    
                         output delay                -0.500     0.410    
  -------------------------------------------------------------------
                         required time                         -0.410    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.856ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_tri_io[1]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 1.025ns (54.375%)  route 0.860ns (45.625%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.619ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        0.558    -0.619    m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y63         FDSE                                         r  m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y63         FDSE (Prop_fdse_C_Q)         0.148    -0.471 r  m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[4]/Q
                         net (fo=3, routed)           0.860     0.389    rgb_led_tri_iobuf_1/T
    G17                  OBUFT (TriStatD_obuft_T_O)
                                                      0.877     1.266 r  rgb_led_tri_iobuf_1/OBUFT/O
                         net (fo=1, unset)            0.000     1.266    rgb_led_tri_io[1]
    G17                                                               r  rgb_led_tri_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.910     0.910    
                         output delay                -0.500     0.410    
  -------------------------------------------------------------------
                         required time                         -0.410    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.857ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_4bits_tri_io[1]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        1.888ns  (logic 0.965ns (51.110%)  route 0.923ns (48.890%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        0.556    -0.621    m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y62         FDSE                                         r  m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y62         FDSE (Prop_fdse_C_Q)         0.141    -0.480 r  m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[2]/Q
                         net (fo=3, routed)           0.923     0.443    led_4bits_tri_iobuf_1/T
    F13                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.267 r  led_4bits_tri_iobuf_1/OBUFT/O
                         net (fo=1, unset)            0.000     1.267    led_4bits_tri_io[1]
    F13                                                               r  led_4bits_tri_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.910     0.910    
                         output delay                -0.500     0.410    
  -------------------------------------------------------------------
                         required time                         -0.410    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.857    

Slack (MET) :             0.870ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_tri_io[3]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        1.898ns  (logic 0.988ns (52.046%)  route 0.910ns (47.954%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.619ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        0.558    -0.619    m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y63         FDSE                                         r  m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y63         FDSE (Prop_fdse_C_Q)         0.164    -0.455 r  m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[2]/Q
                         net (fo=3, routed)           0.910     0.455    rgb_led_tri_iobuf_3/T
    E15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.279 r  rgb_led_tri_iobuf_3/OBUFT/O
                         net (fo=1, unset)            0.000     1.279    rgb_led_tri_io[3]
    E15                                                               r  rgb_led_tri_io[3] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.910     0.910    
                         output delay                -0.500     0.410    
  -------------------------------------------------------------------
                         required time                         -0.410    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.872ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_4bits_tri_io[0]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        1.903ns  (logic 0.965ns (50.706%)  route 0.938ns (49.294%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        0.556    -0.621    m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y62         FDSE                                         r  m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y62         FDSE (Prop_fdse_C_Q)         0.141    -0.480 r  m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[3]/Q
                         net (fo=3, routed)           0.938     0.458    led_4bits_tri_iobuf_0/T
    E18                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.282 r  led_4bits_tri_iobuf_0/OBUFT/O
                         net (fo=1, unset)            0.000     1.282    led_4bits_tri_io[0]
    E18                                                               r  led_4bits_tri_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.910     0.910    
                         output delay                -0.500     0.410    
  -------------------------------------------------------------------
                         required time                         -0.410    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.913ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_tri_io[0]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        1.942ns  (logic 1.026ns (52.841%)  route 0.916ns (47.159%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.619ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        0.558    -0.619    m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y63         FDSE                                         r  m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y63         FDSE (Prop_fdse_C_Q)         0.148    -0.471 r  m1_for_arty_s7_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[5]/Q
                         net (fo=3, routed)           0.916     0.444    rgb_led_tri_iobuf_0/T
    J15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.878     1.322 r  rgb_led_tri_iobuf_0/OBUFT/O
                         net (fo=1, unset)            0.000     1.322    rgb_led_tri_io[0]
    J15                                                               r  rgb_led_tri_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.910     0.910    
                         output delay                -0.500     0.410    
  -------------------------------------------------------------------
                         required time                         -0.410    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             0.980ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_4bits_tri_io[3]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        2.010ns  (logic 1.360ns (67.643%)  route 0.651ns (32.357%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        0.556    -0.621    m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y62         FDRE                                         r  m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  m1_for_arty_s7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2, routed)           0.651     0.170    led_4bits_tri_iobuf_3/I
    H15                  OBUFT (Prop_obuft_I_O)       1.219     1.389 r  led_4bits_tri_iobuf_3/OBUFT/O
                         net (fo=1, unset)            0.000     1.389    led_4bits_tri_io[3]
    H15                                                               r  led_4bits_tri_io[3] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.910     0.910    
                         output delay                -0.500     0.410    
  -------------------------------------------------------------------
                         required time                         -0.410    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  0.980    





---------------------------------------------------------------------------------------------------
From Clock:  SWCLK
  To Clock:  cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.369ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.369ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        6.426ns  (logic 1.338ns (20.823%)  route 5.088ns (79.177%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y59                                      0.000     0.000 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[6]/C
    SLICE_X48Y59         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[6]/Q
                         net (fo=2, routed)           0.693     1.112    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SBusaddr[30]
    SLICE_X50Y59         LUT4 (Prop_lut4_I1_O)        0.299     1.411 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_29/O
                         net (fo=6, routed)           0.619     2.030    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_29_n_0
    SLICE_X49Y59         LUT6 (Prop_lut6_I2_O)        0.124     2.154 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_23/O
                         net (fo=10, routed)          0.900     3.054    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_23_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I4_O)        0.124     3.178 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_15/O
                         net (fo=2, routed)           0.772     3.950    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_15_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I3_O)        0.124     4.074 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_7/O
                         net (fo=3, routed)           0.852     4.926    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_7_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I3_O)        0.124     5.050 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_3/O
                         net (fo=2, routed)           0.352     5.402    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/TrnferMode_cdc_check_reg[1]
    SLICE_X49Y60         LUT6 (Prop_lut6_I4_O)        0.124     5.526 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.899     6.426    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/BuscntEn
    SLICE_X45Y63         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X45Y63         FDCE (Setup_fdce_C_CE)      -0.205     7.795    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[1]
  -------------------------------------------------------------------
                         required time                          7.795    
                         arrival time                          -6.426    
  -------------------------------------------------------------------
                         slack                                  1.369    

Slack (MET) :             1.369ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        6.426ns  (logic 1.338ns (20.823%)  route 5.088ns (79.177%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y59                                      0.000     0.000 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[6]/C
    SLICE_X48Y59         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[6]/Q
                         net (fo=2, routed)           0.693     1.112    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SBusaddr[30]
    SLICE_X50Y59         LUT4 (Prop_lut4_I1_O)        0.299     1.411 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_29/O
                         net (fo=6, routed)           0.619     2.030    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_29_n_0
    SLICE_X49Y59         LUT6 (Prop_lut6_I2_O)        0.124     2.154 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_23/O
                         net (fo=10, routed)          0.900     3.054    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_23_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I4_O)        0.124     3.178 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_15/O
                         net (fo=2, routed)           0.772     3.950    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_15_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I3_O)        0.124     4.074 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_7/O
                         net (fo=3, routed)           0.852     4.926    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_7_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I3_O)        0.124     5.050 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_3/O
                         net (fo=2, routed)           0.352     5.402    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/TrnferMode_cdc_check_reg[1]
    SLICE_X49Y60         LUT6 (Prop_lut6_I4_O)        0.124     5.526 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.899     6.426    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/BuscntEn
    SLICE_X44Y63         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X44Y63         FDCE (Setup_fdce_C_CE)      -0.205     7.795    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[6]
  -------------------------------------------------------------------
                         required time                          7.795    
                         arrival time                          -6.426    
  -------------------------------------------------------------------
                         slack                                  1.369    

Slack (MET) :             1.369ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        6.426ns  (logic 1.338ns (20.823%)  route 5.088ns (79.177%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y59                                      0.000     0.000 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[6]/C
    SLICE_X48Y59         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[6]/Q
                         net (fo=2, routed)           0.693     1.112    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SBusaddr[30]
    SLICE_X50Y59         LUT4 (Prop_lut4_I1_O)        0.299     1.411 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_29/O
                         net (fo=6, routed)           0.619     2.030    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_29_n_0
    SLICE_X49Y59         LUT6 (Prop_lut6_I2_O)        0.124     2.154 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_23/O
                         net (fo=10, routed)          0.900     3.054    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_23_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I4_O)        0.124     3.178 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_15/O
                         net (fo=2, routed)           0.772     3.950    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_15_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I3_O)        0.124     4.074 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_7/O
                         net (fo=3, routed)           0.852     4.926    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_7_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I3_O)        0.124     5.050 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_3/O
                         net (fo=2, routed)           0.352     5.402    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/TrnferMode_cdc_check_reg[1]
    SLICE_X49Y60         LUT6 (Prop_lut6_I4_O)        0.124     5.526 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.899     6.426    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/BuscntEn
    SLICE_X44Y63         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X44Y63         FDCE (Setup_fdce_C_CE)      -0.205     7.795    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[8]
  -------------------------------------------------------------------
                         required time                          7.795    
                         arrival time                          -6.426    
  -------------------------------------------------------------------
                         slack                                  1.369    

Slack (MET) :             1.369ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        6.426ns  (logic 1.338ns (20.823%)  route 5.088ns (79.177%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y59                                      0.000     0.000 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[6]/C
    SLICE_X48Y59         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[6]/Q
                         net (fo=2, routed)           0.693     1.112    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SBusaddr[30]
    SLICE_X50Y59         LUT4 (Prop_lut4_I1_O)        0.299     1.411 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_29/O
                         net (fo=6, routed)           0.619     2.030    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_29_n_0
    SLICE_X49Y59         LUT6 (Prop_lut6_I2_O)        0.124     2.154 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_23/O
                         net (fo=10, routed)          0.900     3.054    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_23_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I4_O)        0.124     3.178 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_15/O
                         net (fo=2, routed)           0.772     3.950    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_15_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I3_O)        0.124     4.074 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_7/O
                         net (fo=3, routed)           0.852     4.926    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_7_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I3_O)        0.124     5.050 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_3/O
                         net (fo=2, routed)           0.352     5.402    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/TrnferMode_cdc_check_reg[1]
    SLICE_X49Y60         LUT6 (Prop_lut6_I4_O)        0.124     5.526 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.899     6.426    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/BuscntEn
    SLICE_X44Y63         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X44Y63         FDCE (Setup_fdce_C_CE)      -0.205     7.795    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[9]
  -------------------------------------------------------------------
                         required time                          7.795    
                         arrival time                          -6.426    
  -------------------------------------------------------------------
                         slack                                  1.369    

Slack (MET) :             1.479ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        6.316ns  (logic 1.338ns (21.184%)  route 4.978ns (78.816%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y59                                      0.000     0.000 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[6]/C
    SLICE_X48Y59         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[6]/Q
                         net (fo=2, routed)           0.693     1.112    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SBusaddr[30]
    SLICE_X50Y59         LUT4 (Prop_lut4_I1_O)        0.299     1.411 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_29/O
                         net (fo=6, routed)           0.619     2.030    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_29_n_0
    SLICE_X49Y59         LUT6 (Prop_lut6_I2_O)        0.124     2.154 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_23/O
                         net (fo=10, routed)          0.900     3.054    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_23_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I4_O)        0.124     3.178 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_15/O
                         net (fo=2, routed)           0.772     3.950    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_15_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I3_O)        0.124     4.074 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_7/O
                         net (fo=3, routed)           0.852     4.926    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_7_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I3_O)        0.124     5.050 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_3/O
                         net (fo=2, routed)           0.352     5.402    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/TrnferMode_cdc_check_reg[1]
    SLICE_X49Y60         LUT6 (Prop_lut6_I4_O)        0.124     5.526 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.790     6.316    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/BuscntEn
    SLICE_X44Y64         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X44Y64         FDCE (Setup_fdce_C_CE)      -0.205     7.795    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[10]
  -------------------------------------------------------------------
                         required time                          7.795    
                         arrival time                          -6.316    
  -------------------------------------------------------------------
                         slack                                  1.479    

Slack (MET) :             1.479ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        6.316ns  (logic 1.338ns (21.184%)  route 4.978ns (78.816%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y59                                      0.000     0.000 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[6]/C
    SLICE_X48Y59         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[6]/Q
                         net (fo=2, routed)           0.693     1.112    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SBusaddr[30]
    SLICE_X50Y59         LUT4 (Prop_lut4_I1_O)        0.299     1.411 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_29/O
                         net (fo=6, routed)           0.619     2.030    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_29_n_0
    SLICE_X49Y59         LUT6 (Prop_lut6_I2_O)        0.124     2.154 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_23/O
                         net (fo=10, routed)          0.900     3.054    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_23_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I4_O)        0.124     3.178 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_15/O
                         net (fo=2, routed)           0.772     3.950    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_15_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I3_O)        0.124     4.074 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_7/O
                         net (fo=3, routed)           0.852     4.926    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_7_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I3_O)        0.124     5.050 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_3/O
                         net (fo=2, routed)           0.352     5.402    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/TrnferMode_cdc_check_reg[1]
    SLICE_X49Y60         LUT6 (Prop_lut6_I4_O)        0.124     5.526 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.790     6.316    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/BuscntEn
    SLICE_X44Y64         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X44Y64         FDCE (Setup_fdce_C_CE)      -0.205     7.795    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[11]
  -------------------------------------------------------------------
                         required time                          7.795    
                         arrival time                          -6.316    
  -------------------------------------------------------------------
                         slack                                  1.479    

Slack (MET) :             1.546ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        6.249ns  (logic 1.338ns (21.413%)  route 4.911ns (78.587%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y59                                      0.000     0.000 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[6]/C
    SLICE_X48Y59         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[6]/Q
                         net (fo=2, routed)           0.693     1.112    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SBusaddr[30]
    SLICE_X50Y59         LUT4 (Prop_lut4_I1_O)        0.299     1.411 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_29/O
                         net (fo=6, routed)           0.619     2.030    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_29_n_0
    SLICE_X49Y59         LUT6 (Prop_lut6_I2_O)        0.124     2.154 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_23/O
                         net (fo=10, routed)          0.900     3.054    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_23_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I4_O)        0.124     3.178 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_15/O
                         net (fo=2, routed)           0.772     3.950    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_15_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I3_O)        0.124     4.074 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_7/O
                         net (fo=3, routed)           0.852     4.926    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_7_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I3_O)        0.124     5.050 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_3/O
                         net (fo=2, routed)           0.352     5.402    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/TrnferMode_cdc_check_reg[1]
    SLICE_X49Y60         LUT6 (Prop_lut6_I4_O)        0.124     5.526 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.722     6.249    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/BuscntEn
    SLICE_X44Y62         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X44Y62         FDCE (Setup_fdce_C_CE)      -0.205     7.795    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[2]
  -------------------------------------------------------------------
                         required time                          7.795    
                         arrival time                          -6.249    
  -------------------------------------------------------------------
                         slack                                  1.546    

Slack (MET) :             1.546ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        6.249ns  (logic 1.338ns (21.413%)  route 4.911ns (78.587%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y59                                      0.000     0.000 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[6]/C
    SLICE_X48Y59         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[6]/Q
                         net (fo=2, routed)           0.693     1.112    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SBusaddr[30]
    SLICE_X50Y59         LUT4 (Prop_lut4_I1_O)        0.299     1.411 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_29/O
                         net (fo=6, routed)           0.619     2.030    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_29_n_0
    SLICE_X49Y59         LUT6 (Prop_lut6_I2_O)        0.124     2.154 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_23/O
                         net (fo=10, routed)          0.900     3.054    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_23_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I4_O)        0.124     3.178 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_15/O
                         net (fo=2, routed)           0.772     3.950    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_15_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I3_O)        0.124     4.074 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_7/O
                         net (fo=3, routed)           0.852     4.926    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_7_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I3_O)        0.124     5.050 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_3/O
                         net (fo=2, routed)           0.352     5.402    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/TrnferMode_cdc_check_reg[1]
    SLICE_X49Y60         LUT6 (Prop_lut6_I4_O)        0.124     5.526 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.722     6.249    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/BuscntEn
    SLICE_X44Y62         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X44Y62         FDCE (Setup_fdce_C_CE)      -0.205     7.795    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[4]
  -------------------------------------------------------------------
                         required time                          7.795    
                         arrival time                          -6.249    
  -------------------------------------------------------------------
                         slack                                  1.546    

Slack (MET) :             1.546ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        6.249ns  (logic 1.338ns (21.413%)  route 4.911ns (78.587%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y59                                      0.000     0.000 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[6]/C
    SLICE_X48Y59         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[6]/Q
                         net (fo=2, routed)           0.693     1.112    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SBusaddr[30]
    SLICE_X50Y59         LUT4 (Prop_lut4_I1_O)        0.299     1.411 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_29/O
                         net (fo=6, routed)           0.619     2.030    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_29_n_0
    SLICE_X49Y59         LUT6 (Prop_lut6_I2_O)        0.124     2.154 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_23/O
                         net (fo=10, routed)          0.900     3.054    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_23_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I4_O)        0.124     3.178 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_15/O
                         net (fo=2, routed)           0.772     3.950    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_15_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I3_O)        0.124     4.074 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_7/O
                         net (fo=3, routed)           0.852     4.926    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_7_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I3_O)        0.124     5.050 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_3/O
                         net (fo=2, routed)           0.352     5.402    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/TrnferMode_cdc_check_reg[1]
    SLICE_X49Y60         LUT6 (Prop_lut6_I4_O)        0.124     5.526 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.722     6.249    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/BuscntEn
    SLICE_X44Y62         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X44Y62         FDCE (Setup_fdce_C_CE)      -0.205     7.795    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[5]
  -------------------------------------------------------------------
                         required time                          7.795    
                         arrival time                          -6.249    
  -------------------------------------------------------------------
                         slack                                  1.546    

Slack (MET) :             1.546ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by SWCLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        6.249ns  (logic 1.338ns (21.413%)  route 4.911ns (78.587%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y59                                      0.000     0.000 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[6]/C
    SLICE_X48Y59         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/ApSel_reg[6]/Q
                         net (fo=2, routed)           0.693     1.112    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/SBusaddr[30]
    SLICE_X50Y59         LUT4 (Prop_lut4_I1_O)        0.299     1.411 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_29/O
                         net (fo=6, routed)           0.619     2.030    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_29_n_0
    SLICE_X49Y59         LUT6 (Prop_lut6_I2_O)        0.124     2.154 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_23/O
                         net (fo=10, routed)          0.900     3.054    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_23_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I4_O)        0.124     3.178 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_15/O
                         net (fo=2, routed)           0.772     3.950    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_15_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I3_O)        0.124     4.074 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_7/O
                         net (fo=3, routed)           0.852     4.926    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_7_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I3_O)        0.124     5.050 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_3/O
                         net (fo=2, routed)           0.352     5.402    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/TrnferMode_cdc_check_reg[1]
    SLICE_X49Y60         LUT6 (Prop_lut6_I4_O)        0.124     5.526 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.722     6.249    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/BuscntEn
    SLICE_X44Y62         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X44Y62         FDCE (Setup_fdce_C_CE)      -0.205     7.795    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Buscnt_cdc_check_reg[7]
  -------------------------------------------------------------------
                         required time                          7.795    
                         arrival time                          -6.249    
  -------------------------------------------------------------------
                         slack                                  1.546    





---------------------------------------------------------------------------------------------------
From Clock:  slow_out_clk
  To Clock:  cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.303ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.542ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.303ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/i_pend_state_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@10.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        5.783ns  (logic 1.700ns (29.388%)  route 4.084ns (70.612%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Input Delay:            0.500ns
  Clock Path Skew:        -1.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 8.467 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    V14                                               0.000     0.500 r  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    V14                  IBUF (Prop_ibuf_I_O)         1.452     1.952 r  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=7, routed)           3.509     5.460    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/IRQ[7]
    SLICE_X29Y37         LUT6 (Prop_lut6_I1_O)        0.124     5.584 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/i_pend_state[12]_i_5/O
                         net (fo=1, routed)           0.575     6.159    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/i_haddr_q_reg[8]
    SLICE_X29Y37         LUT6 (Prop_lut6_I5_O)        0.124     6.283 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/i_pend_state[12]_i_1/O
                         net (fo=1, routed)           0.000     6.283    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/D[11]
    SLICE_X29Y37         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/i_pend_state_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        1.446     8.467    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/HCLK
    SLICE_X29Y37         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/i_pend_state_reg[12]/C
                         clock pessimism              0.000     8.467    
                         clock uncertainty           -0.910     7.557    
    SLICE_X29Y37         FDCE (Setup_fdce_C_D)        0.029     7.586    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/i_pend_state_reg[12]
  -------------------------------------------------------------------
                         required time                          7.586    
                         arrival time                          -6.283    
  -------------------------------------------------------------------
                         slack                                  1.303    

Slack (MET) :             2.708ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/irq_prev_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@10.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        4.303ns  (logic 1.452ns (33.736%)  route 2.851ns (66.264%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -1.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 8.467 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    V14                                               0.000     0.500 r  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    V14                  IBUF (Prop_ibuf_I_O)         1.452     1.952 r  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=7, routed)           2.851     4.803    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/IRQ[7]
    SLICE_X29Y37         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/irq_prev_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        1.446     8.467    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/HCLK
    SLICE_X29Y37         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/irq_prev_reg[7]/C
                         clock pessimism              0.000     8.467    
                         clock uncertainty           -0.910     7.557    
    SLICE_X29Y37         FDCE (Setup_fdce_C_D)       -0.047     7.510    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/irq_prev_reg[7]
  -------------------------------------------------------------------
                         required time                          7.510    
                         arrival time                          -4.803    
  -------------------------------------------------------------------
                         slack                                  2.708    

Slack (MET) :             3.433ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/cfgitcmen_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@10.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        3.550ns  (logic 1.452ns (40.888%)  route 2.098ns (59.112%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -1.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 8.460 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    V14                                               0.000     0.500 r  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    V14                  IBUF (Prop_ibuf_I_O)         1.452     1.952 r  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=7, routed)           2.098     4.050    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/CFGITCMEN[0]
    SLICE_X15Y27         FDRE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/cfgitcmen_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        1.439     8.460    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/HCLK
    SLICE_X15Y27         FDRE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/cfgitcmen_sync1_reg[0]/C
                         clock pessimism              0.000     8.460    
                         clock uncertainty           -0.910     7.550    
    SLICE_X15Y27         FDRE (Setup_fdre_C_D)       -0.067     7.483    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/cfgitcmen_sync1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.483    
                         arrival time                          -4.050    
  -------------------------------------------------------------------
                         slack                                  3.433    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.542ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/cfgitcmen_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.220ns (18.901%)  route 0.942ns (81.099%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -0.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    V14                                               0.000     0.500 r  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    V14                  IBUF (Prop_ibuf_I_O)         0.220     0.720 r  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=7, routed)           0.942     1.662    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/CFGITCMEN[0]
    SLICE_X15Y27         FDRE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/cfgitcmen_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        0.825    -0.860    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/HCLK
    SLICE_X15Y27         FDRE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/cfgitcmen_sync1_reg[0]/C
                         clock pessimism              0.000    -0.860    
                         clock uncertainty            0.910     0.050    
    SLICE_X15Y27         FDRE (Hold_fdre_C_D)         0.070     0.120    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/cfgitcmen_sync1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  1.542    

Slack (MET) :             1.924ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/irq_prev_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        1.555ns  (logic 0.220ns (14.128%)  route 1.335ns (85.872%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -0.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    V14                                               0.000     0.500 r  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    V14                  IBUF (Prop_ibuf_I_O)         0.220     0.720 r  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=7, routed)           1.335     2.055    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/IRQ[7]
    SLICE_X29Y37         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/irq_prev_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        0.831    -0.854    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/HCLK
    SLICE_X29Y37         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/irq_prev_reg[7]/C
                         clock pessimism              0.000    -0.854    
                         clock uncertainty            0.910     0.056    
    SLICE_X29Y37         FDCE (Hold_fdce_C_D)         0.075     0.131    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/irq_prev_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.131    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  1.924    

Slack (MET) :             2.053ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[8]
                            (input port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/i_pend_state_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - slow_out_clk rise@0.000ns)
  Data Path Delay:        1.700ns  (logic 0.265ns (15.570%)  route 1.435ns (84.430%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.500ns
  Clock Path Skew:        -0.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.910ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    V14                                               0.000     0.500 r  DAPLink_tri_o[8] (INOUT)
                         net (fo=0)                   0.000     0.500    DAPLink_tri_o[8]
    V14                  IBUF (Prop_ibuf_I_O)         0.220     0.720 r  DAPLink_tri_o_IBUF[8]_inst/O
                         net (fo=7, routed)           1.435     2.155    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/IRQ[7]
    SLICE_X29Y37         LUT6 (Prop_lut6_I4_O)        0.045     2.200 r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/i_pend_state[12]_i_1/O
                         net (fo=1, routed)           0.000     2.200    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/D[11]
    SLICE_X29Y37         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/i_pend_state_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        0.831    -0.854    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/HCLK
    SLICE_X29Y37         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/i_pend_state_reg[12]/C
                         clock pessimism              0.000    -0.854    
                         clock uncertainty            0.910     0.056    
    SLICE_X29Y37         FDCE (Hold_fdce_C_D)         0.091     0.147    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/i_pend_state_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.147    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  2.053    





---------------------------------------------------------------------------------------------------
From Clock:  cclk
  To Clock:  cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.524ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.524ns  (required time - arrival time)
  Source:                 qspi_flash_io0_io
                            (input port clocked by cclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (MaxDelay Path 9.500ns)
  Data Path Delay:        1.465ns  (logic 1.465ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            7.500ns
  Timing Exception:       MaxDelay Path 9.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  7.500     7.500    
    K17                                               0.000     7.500 r  qspi_flash_io0_io (INOUT)
                         net (fo=1, unset)            0.000     7.500    qspi_flash_io0_iobuf/IO
    K17                  IBUF (Prop_ibuf_I_O)         1.465     8.965 r  qspi_flash_io0_iobuf/IBUF/O
                         net (fo=1, routed)           0.000     8.965    m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io0_i
    ILOGIC_X0Y48         FDRE                                         r  m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.500     9.500    
    ILOGIC_X0Y48         FDRE (Setup_fdre_C_D)       -0.011     9.489    m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -8.965    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.534ns  (required time - arrival time)
  Source:                 qspi_flash_io1_io
                            (input port clocked by cclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (MaxDelay Path 9.500ns)
  Data Path Delay:        1.455ns  (logic 1.455ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            7.500ns
  Timing Exception:       MaxDelay Path 9.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  7.500     7.500    
    K18                                               0.000     7.500 r  qspi_flash_io1_io (INOUT)
                         net (fo=1, unset)            0.000     7.500    qspi_flash_io1_iobuf/IO
    K18                  IBUF (Prop_ibuf_I_O)         1.455     8.955 r  qspi_flash_io1_iobuf/IBUF/O
                         net (fo=1, routed)           0.000     8.955    m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    ILOGIC_X0Y47         FDRE                                         r  m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.500     9.500    
    ILOGIC_X0Y47         FDRE (Setup_fdre_C_D)       -0.011     9.489    m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -8.955    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.552ns  (required time - arrival time)
  Source:                 qspi_flash_io2_io
                            (input port clocked by cclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (MaxDelay Path 9.500ns)
  Data Path Delay:        1.437ns  (logic 1.437ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            7.500ns
  Timing Exception:       MaxDelay Path 9.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  7.500     7.500    
    L14                                               0.000     7.500 r  qspi_flash_io2_io (INOUT)
                         net (fo=1, unset)            0.000     7.500    qspi_flash_io2_iobuf/IO
    L14                  IBUF (Prop_ibuf_I_O)         1.437     8.937 r  qspi_flash_io2_iobuf/IBUF/O
                         net (fo=1, routed)           0.000     8.937    m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io2_i
    ILOGIC_X0Y46         FDRE                                         r  m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.500     9.500    
    ILOGIC_X0Y46         FDRE (Setup_fdre_C_D)       -0.011     9.489    m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -8.937    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.557ns  (required time - arrival time)
  Source:                 qspi_flash_io3_io
                            (input port clocked by cclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (MaxDelay Path 9.500ns)
  Data Path Delay:        1.432ns  (logic 1.432ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            7.500ns
  Timing Exception:       MaxDelay Path 9.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  7.500     7.500    
    M15                                               0.000     7.500 r  qspi_flash_io3_io (INOUT)
                         net (fo=1, unset)            0.000     7.500    qspi_flash_io3_iobuf/IO
    M15                  IBUF (Prop_ibuf_I_O)         1.432     8.932 r  qspi_flash_io3_iobuf/IBUF/O
                         net (fo=1, routed)           0.000     8.932    m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io3_i
    ILOGIC_X0Y45         FDRE                                         r  m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.500     9.500    
    ILOGIC_X0Y45         FDRE (Setup_fdre_C_D)       -0.011     9.489    m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -8.932    
  -------------------------------------------------------------------
                         slack                                  0.557    





---------------------------------------------------------------------------------------------------
From Clock:  qspi_clk
  To Clock:  cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack       18.490ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.490ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.241ns  (logic 0.478ns (38.516%)  route 0.763ns (61.484%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14                                       0.000     0.000 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X6Y14          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.763     1.241    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X5Y13          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X5Y13          FDRE (Setup_fdre_C_D)       -0.269    19.731    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         19.731    
                         arrival time                          -1.241    
  -------------------------------------------------------------------
                         slack                                 18.490    

Slack (MET) :             18.647ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.089ns  (logic 0.478ns (43.887%)  route 0.611ns (56.113%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2                                        0.000     0.000 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X8Y2           FDRE (Prop_fdre_C_Q)         0.478     0.478 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.611     1.089    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X9Y0           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X9Y0           FDRE (Setup_fdre_C_D)       -0.264    19.736    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         19.736    
                         arrival time                          -1.089    
  -------------------------------------------------------------------
                         slack                                 18.647    

Slack (MET) :             18.648ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.088ns  (logic 0.478ns (43.916%)  route 0.610ns (56.084%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5                                        0.000     0.000 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.478     0.478 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.610     1.088    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X0Y5           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X0Y5           FDRE (Setup_fdre_C_D)       -0.264    19.736    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         19.736    
                         arrival time                          -1.088    
  -------------------------------------------------------------------
                         slack                                 18.648    

Slack (MET) :             18.669ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.238ns  (logic 0.518ns (41.835%)  route 0.720ns (58.165%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13                                       0.000     0.000 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X6Y13          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.720     1.238    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X5Y13          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X5Y13          FDRE (Setup_fdre_C_D)       -0.093    19.907    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         19.907    
                         arrival time                          -1.238    
  -------------------------------------------------------------------
                         slack                                 18.669    

Slack (MET) :             18.674ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.056ns  (logic 0.478ns (45.252%)  route 0.578ns (54.748%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5                                        0.000     0.000 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.478     0.478 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.578     1.056    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X0Y5           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X0Y5           FDRE (Setup_fdre_C_D)       -0.270    19.730    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         19.730    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                 18.674    

Slack (MET) :             18.682ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.101ns  (logic 0.419ns (38.057%)  route 0.682ns (61.943%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4                                        0.000     0.000 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[8]/C
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.419     0.419 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.682     1.101    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/async_path[8]
    SLICE_X8Y4           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X8Y4           FDRE (Setup_fdre_C_D)       -0.217    19.783    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         19.783    
                         arrival time                          -1.101    
  -------------------------------------------------------------------
                         slack                                 18.682    

Slack (MET) :             18.690ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.042ns  (logic 0.419ns (40.198%)  route 0.623ns (59.802%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y3                                       0.000     0.000 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X31Y3          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.623     1.042    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X32Y4          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X32Y4          FDRE (Setup_fdre_C_D)       -0.268    19.732    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         19.732    
                         arrival time                          -1.042    
  -------------------------------------------------------------------
                         slack                                 18.690    

Slack (MET) :             18.690ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.265ns  (logic 0.518ns (40.964%)  route 0.747ns (59.036%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4                                        0.000     0.000 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X2Y4           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.747     1.265    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X2Y6           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X2Y6           FDRE (Setup_fdre_C_D)       -0.045    19.955    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         19.955    
                         arrival time                          -1.265    
  -------------------------------------------------------------------
                         slack                                 18.690    

Slack (MET) :             18.692ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.044ns  (logic 0.478ns (45.769%)  route 0.566ns (54.231%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13                                       0.000     0.000 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X6Y13          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.566     1.044    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X5Y13          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X5Y13          FDRE (Setup_fdre_C_D)       -0.264    19.736    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         19.736    
                         arrival time                          -1.044    
  -------------------------------------------------------------------
                         slack                                 18.692    

Slack (MET) :             18.692ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.040ns  (logic 0.419ns (40.282%)  route 0.621ns (59.718%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y3                                       0.000     0.000 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
    SLICE_X44Y3          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.621     1.040    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[5]
    SLICE_X39Y2          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X39Y2          FDRE (Setup_fdre_C_D)       -0.268    19.732    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         19.732    
                         arrival time                          -1.040    
  -------------------------------------------------------------------
                         slack                                 18.692    





---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk
  To Clock:  cclk

Setup :            0  Failing Endpoints,  Worst Slack        1.027ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.027ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/SS_O_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            qspi_flash_ss_io
                            (output port clocked by cclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cclk
  Path Type:              Max at Slow Process Corner
  Requirement:            9.500ns  (MaxDelay Path 9.500ns)
  Data Path Delay:        5.973ns  (logic 4.095ns (68.557%)  route 1.878ns (31.443%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.500ns
  Timing Exception:       MaxDelay Path 9.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41                                       0.000     0.000 r  m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/SS_O_reg[0]/C
    SLICE_X5Y41          FDSE (Prop_fdse_C_Q)         0.419     0.419 r  m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/SS_O_reg[0]/Q
                         net (fo=1, routed)           1.878     2.297    qspi_flash_ss_iobuf/I
    M13                  OBUFT (Prop_obuft_I_O)       3.676     5.973 r  qspi_flash_ss_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     5.973    qspi_flash_ss_io
    M13                                                               r  qspi_flash_ss_io (INOUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    9.500     9.500    
                         output delay                -2.500     7.000    
  -------------------------------------------------------------------
                         required time                          7.000    
                         arrival time                          -5.973    
  -------------------------------------------------------------------
                         slack                                  1.027    

Slack (MET) :             1.067ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_IO0_T/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            qspi_flash_io0_io
                            (output port clocked by cclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cclk
  Path Type:              Max at Slow Process Corner
  Requirement:            9.500ns  (MaxDelay Path 9.500ns)
  Data Path Delay:        5.933ns  (logic 3.991ns (67.268%)  route 1.942ns (32.732%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.500ns
  Timing Exception:       MaxDelay Path 9.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44                                       0.000     0.000 r  m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_IO0_T/C
    SLICE_X4Y44          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_IO0_T/Q
                         net (fo=1, routed)           1.942     2.398    qspi_flash_io0_iobuf/T
    K17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.535     5.933 r  qspi_flash_io0_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     5.933    qspi_flash_io0_io
    K17                                                               r  qspi_flash_io0_io (INOUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    9.500     9.500    
                         output delay                -2.500     7.000    
  -------------------------------------------------------------------
                         required time                          7.000    
                         arrival time                          -5.933    
  -------------------------------------------------------------------
                         slack                                  1.067    

Slack (MET) :             1.113ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_1_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            qspi_flash_io1_io
                            (output port clocked by cclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cclk
  Path Type:              Max at Slow Process Corner
  Requirement:            9.500ns  (MaxDelay Path 9.500ns)
  Data Path Delay:        5.887ns  (logic 4.028ns (68.413%)  route 1.860ns (31.587%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.500ns
  Timing Exception:       MaxDelay Path 9.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42                                       0.000     0.000 r  m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_1_reg/C
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_1_reg/Q
                         net (fo=1, routed)           1.860     2.378    qspi_flash_io1_iobuf/I
    K18                  OBUFT (Prop_obuft_I_O)       3.510     5.887 r  qspi_flash_io1_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     5.887    qspi_flash_io1_io
    K18                                                               r  qspi_flash_io1_io (INOUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    9.500     9.500    
                         output delay                -2.500     7.000    
  -------------------------------------------------------------------
                         required time                          7.000    
                         arrival time                          -5.887    
  -------------------------------------------------------------------
                         slack                                  1.113    

Slack (MET) :             1.131ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_2_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            qspi_flash_io2_io
                            (output port clocked by cclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cclk
  Path Type:              Max at Slow Process Corner
  Requirement:            9.500ns  (MaxDelay Path 9.500ns)
  Data Path Delay:        5.869ns  (logic 4.009ns (68.314%)  route 1.860ns (31.686%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.500ns
  Timing Exception:       MaxDelay Path 9.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41                                       0.000     0.000 r  m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_2_reg/C
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_2_reg/Q
                         net (fo=1, routed)           1.860     2.378    qspi_flash_io2_iobuf/I
    L14                  OBUFT (Prop_obuft_I_O)       3.491     5.869 r  qspi_flash_io2_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     5.869    qspi_flash_io2_io
    L14                                                               r  qspi_flash_io2_io (INOUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    9.500     9.500    
                         output delay                -2.500     7.000    
  -------------------------------------------------------------------
                         required time                          7.000    
                         arrival time                          -5.869    
  -------------------------------------------------------------------
                         slack                                  1.131    

Slack (MET) :             1.190ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_3_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            qspi_flash_io3_io
                            (output port clocked by cclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             cclk
  Path Type:              Max at Slow Process Corner
  Requirement:            9.500ns  (MaxDelay Path 9.500ns)
  Data Path Delay:        5.810ns  (logic 4.004ns (68.923%)  route 1.806ns (31.077%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.500ns
  Timing Exception:       MaxDelay Path 9.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43                                       0.000     0.000 r  m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_3_reg/C
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  m1_for_arty_s7_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_3_reg/Q
                         net (fo=1, routed)           1.806     2.324    qspi_flash_io3_iobuf/I
    M15                  OBUFT (Prop_obuft_I_O)       3.486     5.810 r  qspi_flash_io3_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     5.810    qspi_flash_io3_io
    M15                                                               r  qspi_flash_io3_io (INOUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    9.500     9.500    
                         output delay                -2.500     7.000    
  -------------------------------------------------------------------
                         required time                          7.000    
                         arrival time                          -5.810    
  -------------------------------------------------------------------
                         slack                                  1.190    





---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk
  To Clock:  qspi_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.296ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.296ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.422ns  (logic 0.478ns (33.613%)  route 0.944ns (66.387%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2                                        0.000     0.000 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X6Y2           FDRE (Prop_fdre_C_Q)         0.478     0.478 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.944     1.422    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X5Y1           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X5Y1           FDRE (Setup_fdre_C_D)       -0.282     9.718    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.718    
                         arrival time                          -1.422    
  -------------------------------------------------------------------
                         slack                                  8.296    

Slack (MET) :             8.631ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.276ns  (logic 0.518ns (40.586%)  route 0.758ns (59.414%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y5                                        0.000     0.000 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X6Y5           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.758     1.276    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X5Y5           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X5Y5           FDRE (Setup_fdre_C_D)       -0.093     9.907    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.276    
  -------------------------------------------------------------------
                         slack                                  8.631    

Slack (MET) :             8.639ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.096ns  (logic 0.478ns (43.621%)  route 0.618ns (56.379%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y5                                        0.000     0.000 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X6Y5           FDRE (Prop_fdre_C_Q)         0.478     0.478 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.618     1.096    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X5Y5           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X5Y5           FDRE (Setup_fdre_C_D)       -0.265     9.735    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -1.096    
  -------------------------------------------------------------------
                         slack                                  8.639    

Slack (MET) :             8.644ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.090ns  (logic 0.478ns (43.857%)  route 0.612ns (56.143%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y5                                        0.000     0.000 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X6Y5           FDRE (Prop_fdre_C_Q)         0.478     0.478 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.612     1.090    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X5Y5           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X5Y5           FDRE (Setup_fdre_C_D)       -0.266     9.734    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.734    
                         arrival time                          -1.090    
  -------------------------------------------------------------------
                         slack                                  8.644    

Slack (MET) :             8.663ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.073ns  (logic 0.478ns (44.553%)  route 0.595ns (55.447%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2                                        0.000     0.000 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X6Y2           FDRE (Prop_fdre_C_Q)         0.478     0.478 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.595     1.073    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X5Y2           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X5Y2           FDRE (Setup_fdre_C_D)       -0.264     9.736    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.736    
                         arrival time                          -1.073    
  -------------------------------------------------------------------
                         slack                                  8.663    

Slack (MET) :             8.692ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.044ns  (logic 0.478ns (45.769%)  route 0.566ns (54.231%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1                                        0.000     0.000 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.478     0.478 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.566     1.044    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X5Y1           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X5Y1           FDRE (Setup_fdre_C_D)       -0.264     9.736    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.736    
                         arrival time                          -1.044    
  -------------------------------------------------------------------
                         slack                                  8.692    

Slack (MET) :             8.704ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.203ns  (logic 0.456ns (37.898%)  route 0.747ns (62.102%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y2                                       0.000     0.000 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X48Y2          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.747     1.203    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X49Y2          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X49Y2          FDRE (Setup_fdre_C_D)       -0.093     9.907    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.203    
  -------------------------------------------------------------------
                         slack                                  8.704    

Slack (MET) :             8.712ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.024ns  (logic 0.419ns (40.907%)  route 0.605ns (59.093%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6                                        0.000     0.000 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.419     0.419 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.605     1.024    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X4Y6           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X4Y6           FDRE (Setup_fdre_C_D)       -0.264     9.736    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.736    
                         arrival time                          -1.024    
  -------------------------------------------------------------------
                         slack                                  8.712    

Slack (MET) :             8.722ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.233ns  (logic 0.456ns (36.971%)  route 0.777ns (63.029%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14                                       0.000     0.000 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.777     1.233    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X2Y14          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X2Y14          FDRE (Setup_fdre_C_D)       -0.045     9.955    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.955    
                         arrival time                          -1.233    
  -------------------------------------------------------------------
                         slack                                  8.722    

Slack (MET) :             8.722ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.010ns  (logic 0.419ns (41.481%)  route 0.591ns (58.519%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6                                        0.000     0.000 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.419     0.419 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.591     1.010    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X4Y6           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X4Y6           FDRE (Setup_fdre_C_D)       -0.268     9.732    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -1.010    
  -------------------------------------------------------------------
                         slack                                  8.722    





---------------------------------------------------------------------------------------------------
From Clock:  dap_qspi_clk
  To Clock:  qspi_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.646ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.883ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.646ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[5]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        2.691ns  (logic 1.451ns (53.939%)  route 1.239ns (46.061%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.500ns
  Clock Path Skew:        -7.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 18.535 - 20.000 ) 
    Source Clock Delay      (SCD):    6.622ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.626    -0.870    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.518    -0.352 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          1.969     1.617    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X0Y11          LUT3 (Prop_lut3_I1_O)        0.152     1.769 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           1.679     3.448    DAPLink_tri_o_IBUF__0[9]
    R13                  OBUF (Prop_obuf_I_O)         3.173     6.622 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     6.622    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  8.500    15.122    
    V13                                               0.000    15.122 r  DAPLink_tri_o[5] (INOUT)
                         net (fo=1, unset)            0.000    15.122    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[31]_inst/IO
    V13                  IBUF (Prop_ibuf_I_O)         1.451    16.573 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[31]_inst/IBUF/O
                         net (fo=2, routed)           1.239    17.812    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    SLICE_X0Y17          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    21.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    15.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    16.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.514    18.535    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    SLICE_X0Y17          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
                         clock pessimism              0.483    19.018    
                         clock uncertainty           -0.493    18.525    
    SLICE_X0Y17          FDRE (Setup_fdre_C_D)       -0.067    18.458    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG
  -------------------------------------------------------------------
                         required time                         18.458    
                         arrival time                         -17.812    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.929ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[6]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        2.410ns  (logic 1.455ns (60.368%)  route 0.955ns (39.632%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.500ns
  Clock Path Skew:        -7.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 18.538 - 20.000 ) 
    Source Clock Delay      (SCD):    6.622ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.626    -0.870    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.518    -0.352 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          1.969     1.617    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X0Y11          LUT3 (Prop_lut3_I1_O)        0.152     1.769 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           1.679     3.448    DAPLink_tri_o_IBUF__0[9]
    R13                  OBUF (Prop_obuf_I_O)         3.173     6.622 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     6.622    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  8.500    15.122    
    U12                                               0.000    15.122 r  DAPLink_tri_o[6] (INOUT)
                         net (fo=1, unset)            0.000    15.122    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[32]_inst/IO
    U12                  IBUF (Prop_ibuf_I_O)         1.455    16.577 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[32]_inst/IBUF/O
                         net (fo=2, routed)           0.955    17.532    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io2_i
    SLICE_X0Y14          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    21.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    15.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    16.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.517    18.538    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    SLICE_X0Y14          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/C
                         clock pessimism              0.483    19.021    
                         clock uncertainty           -0.493    18.528    
    SLICE_X0Y14          FDRE (Setup_fdre_C_D)       -0.067    18.461    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG
  -------------------------------------------------------------------
                         required time                         18.461    
                         arrival time                         -17.532    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.977ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[4]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        2.385ns  (logic 1.437ns (60.260%)  route 0.948ns (39.740%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.500ns
  Clock Path Skew:        -7.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 18.540 - 20.000 ) 
    Source Clock Delay      (SCD):    6.622ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.626    -0.870    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.518    -0.352 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          1.969     1.617    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X0Y11          LUT3 (Prop_lut3_I1_O)        0.152     1.769 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           1.679     3.448    DAPLink_tri_o_IBUF__0[9]
    R13                  OBUF (Prop_obuf_I_O)         3.173     6.622 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     6.622    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  8.500    15.122    
    T12                                               0.000    15.122 r  DAPLink_tri_o[4] (INOUT)
                         net (fo=1, unset)            0.000    15.122    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[30]_inst/IO
    T12                  IBUF (Prop_ibuf_I_O)         1.437    16.559 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[30]_inst/IBUF/O
                         net (fo=2, routed)           0.948    17.506    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io0_i
    SLICE_X0Y11          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    21.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    15.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    16.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.519    18.540    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    SLICE_X0Y11          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/C
                         clock pessimism              0.483    19.023    
                         clock uncertainty           -0.493    18.530    
    SLICE_X0Y11          FDRE (Setup_fdre_C_D)       -0.047    18.483    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG
  -------------------------------------------------------------------
                         required time                         18.483    
                         arrival time                         -17.506    
  -------------------------------------------------------------------
                         slack                                  0.977    

Slack (MET) :             0.998ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[7]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        2.316ns  (logic 1.451ns (62.657%)  route 0.865ns (37.344%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.500ns
  Clock Path Skew:        -7.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 18.539 - 20.000 ) 
    Source Clock Delay      (SCD):    6.622ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.626    -0.870    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.518    -0.352 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          1.969     1.617    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X0Y11          LUT3 (Prop_lut3_I1_O)        0.152     1.769 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           1.679     3.448    DAPLink_tri_o_IBUF__0[9]
    R13                  OBUF (Prop_obuf_I_O)         3.173     6.622 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     6.622    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  8.500    15.122    
    V15                                               0.000    15.122 r  DAPLink_tri_o[7] (INOUT)
                         net (fo=1, unset)            0.000    15.122    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[33]_inst/IO
    V15                  IBUF (Prop_ibuf_I_O)         1.451    16.573 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[33]_inst/IBUF/O
                         net (fo=2, routed)           0.865    17.438    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io3_i
    SLICE_X7Y9           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    21.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    15.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    16.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.518    18.539    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    SLICE_X7Y9           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/C
                         clock pessimism              0.483    19.022    
                         clock uncertainty           -0.493    18.529    
    SLICE_X7Y9           FDRE (Setup_fdre_C_D)       -0.093    18.436    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG
  -------------------------------------------------------------------
                         required time                         18.436    
                         arrival time                         -17.438    
  -------------------------------------------------------------------
                         slack                                  0.998    

Slack (MET) :             1.959ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[6]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        1.455ns  (logic 1.455ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.500ns
  Clock Path Skew:        -7.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 18.556 - 20.000 ) 
    Source Clock Delay      (SCD):    6.622ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.626    -0.870    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.518    -0.352 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          1.969     1.617    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X0Y11          LUT3 (Prop_lut3_I1_O)        0.152     1.769 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           1.679     3.448    DAPLink_tri_o_IBUF__0[9]
    R13                  OBUF (Prop_obuf_I_O)         3.173     6.622 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     6.622    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  8.500    15.122    
    U12                                               0.000    15.122 r  DAPLink_tri_o[6] (INOUT)
                         net (fo=1, unset)            0.000    15.122    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[32]_inst/IO
    U12                  IBUF (Prop_ibuf_I_O)         1.455    16.577 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[32]_inst/IBUF/O
                         net (fo=2, routed)           0.000    16.577    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io2_i
    ILOGIC_X0Y8          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    21.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    15.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    16.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.536    18.556    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y8          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/C
                         clock pessimism              0.483    19.039    
                         clock uncertainty           -0.493    18.546    
    ILOGIC_X0Y8          FDRE (Setup_fdre_C_D)       -0.011    18.535    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG
  -------------------------------------------------------------------
                         required time                         18.535    
                         arrival time                         -16.577    
  -------------------------------------------------------------------
                         slack                                  1.959    

Slack (MET) :             1.962ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[5]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        1.451ns  (logic 1.451ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.500ns
  Clock Path Skew:        -7.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 18.556 - 20.000 ) 
    Source Clock Delay      (SCD):    6.622ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.626    -0.870    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.518    -0.352 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          1.969     1.617    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X0Y11          LUT3 (Prop_lut3_I1_O)        0.152     1.769 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           1.679     3.448    DAPLink_tri_o_IBUF__0[9]
    R13                  OBUF (Prop_obuf_I_O)         3.173     6.622 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     6.622    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  8.500    15.122    
    V13                                               0.000    15.122 r  DAPLink_tri_o[5] (INOUT)
                         net (fo=1, unset)            0.000    15.122    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[31]_inst/IO
    V13                  IBUF (Prop_ibuf_I_O)         1.451    16.573 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[31]_inst/IBUF/O
                         net (fo=2, routed)           0.000    16.573    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    ILOGIC_X0Y7          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    21.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    15.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    16.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.536    18.556    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y7          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
                         clock pessimism              0.483    19.039    
                         clock uncertainty           -0.493    18.546    
    ILOGIC_X0Y7          FDRE (Setup_fdre_C_D)       -0.011    18.535    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG
  -------------------------------------------------------------------
                         required time                         18.535    
                         arrival time                         -16.573    
  -------------------------------------------------------------------
                         slack                                  1.962    

Slack (MET) :             1.962ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[7]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        1.451ns  (logic 1.451ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.500ns
  Clock Path Skew:        -7.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 18.556 - 20.000 ) 
    Source Clock Delay      (SCD):    6.622ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.626    -0.870    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.518    -0.352 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          1.969     1.617    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X0Y11          LUT3 (Prop_lut3_I1_O)        0.152     1.769 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           1.679     3.448    DAPLink_tri_o_IBUF__0[9]
    R13                  OBUF (Prop_obuf_I_O)         3.173     6.622 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     6.622    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  8.500    15.122    
    V15                                               0.000    15.122 r  DAPLink_tri_o[7] (INOUT)
                         net (fo=1, unset)            0.000    15.122    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[33]_inst/IO
    V15                  IBUF (Prop_ibuf_I_O)         1.451    16.573 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[33]_inst/IBUF/O
                         net (fo=2, routed)           0.000    16.573    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io3_i
    ILOGIC_X0Y9          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    21.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    15.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    16.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.536    18.556    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y9          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/C
                         clock pessimism              0.483    19.039    
                         clock uncertainty           -0.493    18.546    
    ILOGIC_X0Y9          FDRE (Setup_fdre_C_D)       -0.011    18.535    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG
  -------------------------------------------------------------------
                         required time                         18.535    
                         arrival time                         -16.573    
  -------------------------------------------------------------------
                         slack                                  1.962    

Slack (MET) :             1.977ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[4]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        1.437ns  (logic 1.437ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.500ns
  Clock Path Skew:        -7.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 18.556 - 20.000 ) 
    Source Clock Delay      (SCD):    6.622ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.626    -0.870    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.518    -0.352 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          1.969     1.617    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X0Y11          LUT3 (Prop_lut3_I1_O)        0.152     1.769 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           1.679     3.448    DAPLink_tri_o_IBUF__0[9]
    R13                  OBUF (Prop_obuf_I_O)         3.173     6.622 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     6.622    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  8.500    15.122    
    T12                                               0.000    15.122 r  DAPLink_tri_o[4] (INOUT)
                         net (fo=1, unset)            0.000    15.122    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[30]_inst/IO
    T12                  IBUF (Prop_ibuf_I_O)         1.437    16.559 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[30]_inst/IBUF/O
                         net (fo=2, routed)           0.000    16.559    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io0_i
    ILOGIC_X0Y6          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    21.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    15.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    16.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.536    18.556    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y6          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/C
                         clock pessimism              0.483    19.039    
                         clock uncertainty           -0.493    18.546    
    ILOGIC_X0Y6          FDRE (Setup_fdre_C_D)       -0.011    18.535    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG
  -------------------------------------------------------------------
                         required time                         18.535    
                         arrival time                         -16.559    
  -------------------------------------------------------------------
                         slack                                  1.977    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.883ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[4]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.205ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -2.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.587    -0.590    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          0.803     0.377    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X0Y11          LUT3 (Prop_lut3_I1_O)        0.045     0.422 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           0.347     0.769    DAPLink_tri_o_IBUF__0[9]
    R13                  OBUF (Prop_obuf_I_O)         1.153     1.923 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.923    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000     3.923    
    T12                                               0.000     3.923 r  DAPLink_tri_o[4] (INOUT)
                         net (fo=1, unset)            0.000     3.923    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[30]_inst/IO
    T12                  IBUF (Prop_ibuf_I_O)         0.205     4.128 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[30]_inst/IBUF/O
                         net (fo=2, routed)           0.000     4.128    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io0_i
    ILOGIC_X0Y6          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.861    -0.824    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y6          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/C
                         clock pessimism              0.507    -0.316    
                         clock uncertainty            0.493     0.176    
    ILOGIC_X0Y6          FDRE (Hold_fdre_C_D)         0.068     0.244    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG
  -------------------------------------------------------------------
                         required time                         -0.244    
                         arrival time                           4.128    
  -------------------------------------------------------------------
                         slack                                  3.883    

Slack (MET) :             3.898ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[7]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.219ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -2.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.587    -0.590    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          0.803     0.377    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X0Y11          LUT3 (Prop_lut3_I1_O)        0.045     0.422 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           0.347     0.769    DAPLink_tri_o_IBUF__0[9]
    R13                  OBUF (Prop_obuf_I_O)         1.153     1.923 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.923    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000     3.923    
    V15                                               0.000     3.923 r  DAPLink_tri_o[7] (INOUT)
                         net (fo=1, unset)            0.000     3.923    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[33]_inst/IO
    V15                  IBUF (Prop_ibuf_I_O)         0.219     4.142 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[33]_inst/IBUF/O
                         net (fo=2, routed)           0.000     4.142    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io3_i
    ILOGIC_X0Y9          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.861    -0.824    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y9          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/C
                         clock pessimism              0.507    -0.316    
                         clock uncertainty            0.493     0.176    
    ILOGIC_X0Y9          FDRE (Hold_fdre_C_D)         0.068     0.244    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG
  -------------------------------------------------------------------
                         required time                         -0.244    
                         arrival time                           4.142    
  -------------------------------------------------------------------
                         slack                                  3.898    

Slack (MET) :             3.898ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[5]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.219ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -2.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.587    -0.590    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          0.803     0.377    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X0Y11          LUT3 (Prop_lut3_I1_O)        0.045     0.422 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           0.347     0.769    DAPLink_tri_o_IBUF__0[9]
    R13                  OBUF (Prop_obuf_I_O)         1.153     1.923 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.923    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000     3.923    
    V13                                               0.000     3.923 r  DAPLink_tri_o[5] (INOUT)
                         net (fo=1, unset)            0.000     3.923    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[31]_inst/IO
    V13                  IBUF (Prop_ibuf_I_O)         0.219     4.142 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[31]_inst/IBUF/O
                         net (fo=2, routed)           0.000     4.142    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    ILOGIC_X0Y7          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.861    -0.824    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y7          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
                         clock pessimism              0.507    -0.316    
                         clock uncertainty            0.493     0.176    
    ILOGIC_X0Y7          FDRE (Hold_fdre_C_D)         0.068     0.244    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG
  -------------------------------------------------------------------
                         required time                         -0.244    
                         arrival time                           4.142    
  -------------------------------------------------------------------
                         slack                                  3.898    

Slack (MET) :             3.901ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[6]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.223ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -2.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.587    -0.590    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          0.803     0.377    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X0Y11          LUT3 (Prop_lut3_I1_O)        0.045     0.422 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           0.347     0.769    DAPLink_tri_o_IBUF__0[9]
    R13                  OBUF (Prop_obuf_I_O)         1.153     1.923 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.923    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000     3.923    
    U12                                               0.000     3.923 r  DAPLink_tri_o[6] (INOUT)
                         net (fo=1, unset)            0.000     3.923    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[32]_inst/IO
    U12                  IBUF (Prop_ibuf_I_O)         0.223     4.146 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[32]_inst/IBUF/O
                         net (fo=2, routed)           0.000     4.146    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io2_i
    ILOGIC_X0Y8          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.861    -0.824    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y8          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/C
                         clock pessimism              0.507    -0.316    
                         clock uncertainty            0.493     0.176    
    ILOGIC_X0Y8          FDRE (Hold_fdre_C_D)         0.068     0.244    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG
  -------------------------------------------------------------------
                         required time                         -0.244    
                         arrival time                           4.146    
  -------------------------------------------------------------------
                         slack                                  3.901    

Slack (MET) :             4.247ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[7]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.219ns (39.797%)  route 0.332ns (60.203%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -2.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.587    -0.590    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          0.803     0.377    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X0Y11          LUT3 (Prop_lut3_I1_O)        0.045     0.422 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           0.347     0.769    DAPLink_tri_o_IBUF__0[9]
    R13                  OBUF (Prop_obuf_I_O)         1.153     1.923 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.923    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000     3.923    
    V15                                               0.000     3.923 r  DAPLink_tri_o[7] (INOUT)
                         net (fo=1, unset)            0.000     3.923    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[33]_inst/IO
    V15                  IBUF (Prop_ibuf_I_O)         0.219     4.142 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[33]_inst/IBUF/O
                         net (fo=2, routed)           0.332     4.474    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io3_i
    SLICE_X7Y9           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.865    -0.820    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    SLICE_X7Y9           FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/C
                         clock pessimism              0.507    -0.312    
                         clock uncertainty            0.493     0.180    
    SLICE_X7Y9           FDRE (Hold_fdre_C_D)         0.047     0.227    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG
  -------------------------------------------------------------------
                         required time                         -0.227    
                         arrival time                           4.474    
  -------------------------------------------------------------------
                         slack                                  4.247    

Slack (MET) :             4.248ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[4]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.205ns (35.269%)  route 0.377ns (64.731%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -2.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.587    -0.590    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          0.803     0.377    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X0Y11          LUT3 (Prop_lut3_I1_O)        0.045     0.422 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           0.347     0.769    DAPLink_tri_o_IBUF__0[9]
    R13                  OBUF (Prop_obuf_I_O)         1.153     1.923 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.923    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000     3.923    
    T12                                               0.000     3.923 r  DAPLink_tri_o[4] (INOUT)
                         net (fo=1, unset)            0.000     3.923    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[30]_inst/IO
    T12                  IBUF (Prop_ibuf_I_O)         0.205     4.128 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[30]_inst/IBUF/O
                         net (fo=2, routed)           0.377     4.504    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io0_i
    SLICE_X0Y11          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.866    -0.819    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    SLICE_X0Y11          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/C
                         clock pessimism              0.507    -0.311    
                         clock uncertainty            0.493     0.181    
    SLICE_X0Y11          FDRE (Hold_fdre_C_D)         0.075     0.256    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG
  -------------------------------------------------------------------
                         required time                         -0.256    
                         arrival time                           4.504    
  -------------------------------------------------------------------
                         slack                                  4.248    

Slack (MET) :             4.279ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[6]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.223ns (36.844%)  route 0.382ns (63.156%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -2.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.587    -0.590    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          0.803     0.377    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X0Y11          LUT3 (Prop_lut3_I1_O)        0.045     0.422 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           0.347     0.769    DAPLink_tri_o_IBUF__0[9]
    R13                  OBUF (Prop_obuf_I_O)         1.153     1.923 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.923    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000     3.923    
    U12                                               0.000     3.923 r  DAPLink_tri_o[6] (INOUT)
                         net (fo=1, unset)            0.000     3.923    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[32]_inst/IO
    U12                  IBUF (Prop_ibuf_I_O)         0.223     4.146 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[32]_inst/IBUF/O
                         net (fo=2, routed)           0.382     4.528    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io2_i
    SLICE_X0Y14          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.863    -0.822    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    SLICE_X0Y14          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/C
                         clock pessimism              0.507    -0.314    
                         clock uncertainty            0.493     0.178    
    SLICE_X0Y14          FDRE (Hold_fdre_C_D)         0.070     0.248    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG
  -------------------------------------------------------------------
                         required time                         -0.248    
                         arrival time                           4.528    
  -------------------------------------------------------------------
                         slack                                  4.279    

Slack (MET) :             4.399ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[5]
                            (input port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - dap_qspi_clk rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.219ns (30.406%)  route 0.502ns (69.594%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -2.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.587    -0.590    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          0.803     0.377    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X0Y11          LUT3 (Prop_lut3_I1_O)        0.045     0.422 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           0.347     0.769    DAPLink_tri_o_IBUF__0[9]
    R13                  OBUF (Prop_obuf_I_O)         1.153     1.923 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.923    DAPLink_tri_o[9]
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000     3.923    
    V13                                               0.000     3.923 r  DAPLink_tri_o[5] (INOUT)
                         net (fo=1, unset)            0.000     3.923    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[31]_inst/IO
    V13                  IBUF (Prop_ibuf_I_O)         0.219     4.142 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[31]_inst/IBUF/O
                         net (fo=2, routed)           0.502     4.644    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    SLICE_X0Y17          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.860    -0.825    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    SLICE_X0Y17          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
                         clock pessimism              0.507    -0.317    
                         clock uncertainty            0.493     0.175    
    SLICE_X0Y17          FDRE (Hold_fdre_C_D)         0.070     0.245    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG
  -------------------------------------------------------------------
                         required time                         -0.245    
                         arrival time                           4.644    
  -------------------------------------------------------------------
                         slack                                  4.399    





---------------------------------------------------------------------------------------------------
From Clock:  dap_spi_clk
  To Clock:  qspi_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.966ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.648ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.966ns  (required time - arrival time)
  Source:                 DAPLink_tri_o[1]
                            (input port clocked by dap_spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (qspi_clk rise@20.000ns - dap_spi_clk rise@0.000ns)
  Data Path Delay:        1.453ns  (logic 1.453ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.500ns
  Clock Path Skew:        -3.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 18.557 - 20.000 ) 
    Source Clock Delay      (SCD):    2.617ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_spi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.680    -0.817    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    OLOGIC_X0Y5          FDRE (Prop_fdre_C_Q)         0.472    -0.345 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    -0.344    DAPLink_tri_o_IBUF__0[3]
    T13                  OBUF (Prop_obuf_I_O)         2.961     2.617 r  DAPLink_tri_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.617    DAPLink_tri_o[3]
  -------------------------------------------------------------------    -------------------
                         input delay                  8.500    11.117    
    T11                                               0.000    11.117 r  DAPLink_tri_o[1] (INOUT)
                         net (fo=0)                   0.000    11.117    DAPLink_tri_o[1]
    T11                  IBUF (Prop_ibuf_I_O)         1.453    12.570 r  DAPLink_tri_o_IBUF[1]_inst/O
                         net (fo=1, routed)           0.000    12.570    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    ILOGIC_X0Y3          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    21.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    15.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    16.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.537    18.557    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y3          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
                         clock pessimism              0.483    19.040    
                         clock uncertainty           -0.493    18.547    
    ILOGIC_X0Y3          FDRE (Setup_fdre_C_D)       -0.011    18.536    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG
  -------------------------------------------------------------------
                         required time                         18.536    
                         arrival time                         -12.570    
  -------------------------------------------------------------------
                         slack                                  5.966    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.648ns  (arrival time - required time)
  Source:                 DAPLink_tri_o[1]
                            (input port clocked by dap_spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             qspi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (qspi_clk rise@0.000ns - dap_spi_clk rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.221ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dap_spi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.589    -0.588    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    OLOGIC_X0Y5          FDRE (Prop_fdre_C_Q)         0.177    -0.411 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    -0.410    DAPLink_tri_o_IBUF__0[3]
    T13                  OBUF (Prop_obuf_I_O)         1.082     0.672 r  DAPLink_tri_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     0.672    DAPLink_tri_o[3]
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000     2.672    
    T11                                               0.000     2.672 r  DAPLink_tri_o[1] (INOUT)
                         net (fo=0)                   0.000     2.672    DAPLink_tri_o[1]
    T11                  IBUF (Prop_ibuf_I_O)         0.221     2.893 r  DAPLink_tri_o_IBUF[1]_inst/O
                         net (fo=1, routed)           0.000     2.893    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    ILOGIC_X0Y3          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.862    -0.823    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y3          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
                         clock pessimism              0.507    -0.315    
                         clock uncertainty            0.493     0.177    
    ILOGIC_X0Y3          FDRE (Hold_fdre_C_D)         0.068     0.245    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG
  -------------------------------------------------------------------
                         required time                         -0.245    
                         arrival time                           2.893    
  -------------------------------------------------------------------
                         slack                                  2.648    





---------------------------------------------------------------------------------------------------
From Clock:  qspi_clk
  To Clock:  dap_qspi_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.797ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.797ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SS_O_24_BIT_ADDR_GEN.SS_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[10]
                            (output port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_qspi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (dap_qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        17.291ns  (logic 4.081ns (23.604%)  route 13.210ns (76.396%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        6.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.146ns = ( 25.146 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.623    -0.873    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X4Y21          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SS_O_24_BIT_ADDR_GEN.SS_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SS_O_24_BIT_ADDR_GEN.SS_O_reg[0]/Q
                         net (fo=16, routed)          5.787     5.370    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ss_o
    SLICE_X0Y11          LUT3 (Prop_lut3_I1_O)        0.124     5.494 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[36]_INST_0/O
                         net (fo=1, routed)           7.422    12.916    DAPLink_tri_o_IBUF__0[10]
    P13                  OBUF (Prop_obuf_I_O)         3.501    16.418 r  DAPLink_tri_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000    16.418    DAPLink_tri_o[10]
    P13                                                               r  DAPLink_tri_o[10] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_qspi_clk rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    21.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    15.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    16.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.510    18.531    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.418    18.949 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          1.665    20.614    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X0Y11          LUT3 (Prop_lut3_I1_O)        0.122    20.736 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           1.451    22.187    DAPLink_tri_o_IBUF__0[9]
    R13                  OBUF (Prop_obuf_I_O)         2.958    25.146 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000    25.146    DAPLink_tri_o[9]
    R13                                                               r  DAPLink_tri_o[9] (INOUT)
                         clock pessimism              0.562    25.708    
                         clock uncertainty           -0.493    25.215    
                         output delay                -2.000    23.215    
  -------------------------------------------------------------------
                         required time                         23.215    
                         arrival time                         -16.418    
  -------------------------------------------------------------------
                         slack                                  6.797    

Slack (MET) :             6.885ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_0_reg/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[4]
                            (output port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_qspi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (dap_qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        17.191ns  (logic 4.305ns (25.041%)  route 12.886ns (74.959%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        6.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.146ns = ( 25.146 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.635    -0.861    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X5Y10          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDRE (Prop_fdre_C_Q)         0.456    -0.405 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_0_reg/Q
                         net (fo=2, routed)           5.324     4.918    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_q0_o
    SLICE_X0Y11          LUT3 (Prop_lut3_I0_O)        0.154     5.072 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[30]_inst_i_1/O
                         net (fo=1, routed)           7.562    12.635    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[30]_inst/I
    T12                  OBUFT (Prop_obuft_I_O)       3.695    16.330 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[30]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    16.330    DAPLink_tri_o[4]
    T12                                                               r  DAPLink_tri_o[4] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_qspi_clk rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    21.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    15.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    16.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.510    18.531    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.418    18.949 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          1.665    20.614    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X0Y11          LUT3 (Prop_lut3_I1_O)        0.122    20.736 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           1.451    22.187    DAPLink_tri_o_IBUF__0[9]
    R13                  OBUF (Prop_obuf_I_O)         2.958    25.146 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000    25.146    DAPLink_tri_o[9]
    R13                                                               r  DAPLink_tri_o[9] (INOUT)
                         clock pessimism              0.562    25.708    
                         clock uncertainty           -0.493    25.215    
                         output delay                -2.000    23.215    
  -------------------------------------------------------------------
                         required time                         23.215    
                         arrival time                         -16.330    
  -------------------------------------------------------------------
                         slack                                  6.885    

Slack (MET) :             6.989ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.QSPI_SP_MEM_DATA_CAP_GEN.Serial_Dout_1_reg/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[5]
                            (output port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_qspi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (dap_qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        17.109ns  (logic 4.319ns (25.245%)  route 12.790ns (74.755%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        6.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.146ns = ( 25.146 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.627    -0.869    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X0Y20          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.QSPI_SP_MEM_DATA_CAP_GEN.Serial_Dout_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.456    -0.413 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.QSPI_SP_MEM_DATA_CAP_GEN.Serial_Dout_1_reg/Q
                         net (fo=2, routed)           5.492     5.079    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_q1_o
    SLICE_X0Y11          LUT3 (Prop_lut3_I2_O)        0.149     5.228 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[31]_inst_i_1/O
                         net (fo=1, routed)           7.298    12.526    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[31]_inst/I
    V13                  OBUFT (Prop_obuft_I_O)       3.714    16.240 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[31]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    16.240    DAPLink_tri_o[5]
    V13                                                               r  DAPLink_tri_o[5] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_qspi_clk rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    21.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    15.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    16.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.510    18.531    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.418    18.949 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          1.665    20.614    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X0Y11          LUT3 (Prop_lut3_I1_O)        0.122    20.736 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           1.451    22.187    DAPLink_tri_o_IBUF__0[9]
    R13                  OBUF (Prop_obuf_I_O)         2.958    25.146 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000    25.146    DAPLink_tri_o[9]
    R13                                                               r  DAPLink_tri_o[9] (INOUT)
                         clock pessimism              0.576    25.722    
                         clock uncertainty           -0.493    25.229    
                         output delay                -2.000    23.229    
  -------------------------------------------------------------------
                         required time                         23.229    
                         arrival time                         -16.240    
  -------------------------------------------------------------------
                         slack                                  6.989    

Slack (MET) :             7.293ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_reg/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[6]
                            (output port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_qspi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (dap_qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        16.794ns  (logic 4.090ns (24.352%)  route 12.704ns (75.648%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        6.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.146ns = ( 25.146 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.638    -0.858    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X3Y10          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.456    -0.402 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_2_reg/Q
                         net (fo=2, routed)           4.870     4.468    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_q2_o
    SLICE_X0Y11          LUT3 (Prop_lut3_I0_O)        0.124     4.592 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[32]_inst_i_1/O
                         net (fo=1, routed)           7.834    12.426    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[32]_inst/I
    U12                  OBUFT (Prop_obuft_I_O)       3.510    15.936 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[32]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    15.936    DAPLink_tri_o[6]
    U12                                                               r  DAPLink_tri_o[6] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_qspi_clk rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    21.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    15.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    16.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.510    18.531    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.418    18.949 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          1.665    20.614    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X0Y11          LUT3 (Prop_lut3_I1_O)        0.122    20.736 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           1.451    22.187    DAPLink_tri_o_IBUF__0[9]
    R13                  OBUF (Prop_obuf_I_O)         2.958    25.146 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000    25.146    DAPLink_tri_o[9]
    R13                                                               r  DAPLink_tri_o[9] (INOUT)
                         clock pessimism              0.576    25.722    
                         clock uncertainty           -0.493    25.229    
                         output delay                -2.000    23.229    
  -------------------------------------------------------------------
                         required time                         23.229    
                         arrival time                         -15.936    
  -------------------------------------------------------------------
                         slack                                  7.293    

Slack (MET) :             7.495ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_3_reg/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[7]
                            (output port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_qspi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (dap_qspi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        16.592ns  (logic 4.086ns (24.627%)  route 12.506ns (75.373%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        6.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.146ns = ( 25.146 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.638    -0.858    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X3Y10          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.456    -0.402 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_OTHER_MEM_GEN.Serial_Dout_3_reg/Q
                         net (fo=2, routed)           5.124     4.722    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_q3_o
    SLICE_X0Y11          LUT3 (Prop_lut3_I0_O)        0.124     4.846 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[33]_inst_i_1/O
                         net (fo=1, routed)           7.382    12.228    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[33]_inst/I
    V15                  OBUFT (Prop_obuft_I_O)       3.506    15.734 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[33]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    15.734    DAPLink_tri_o[7]
    V15                                                               r  DAPLink_tri_o[7] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_qspi_clk rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    21.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    15.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    16.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.510    18.531    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.418    18.949 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          1.665    20.614    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X0Y11          LUT3 (Prop_lut3_I1_O)        0.122    20.736 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           1.451    22.187    DAPLink_tri_o_IBUF__0[9]
    R13                  OBUF (Prop_obuf_I_O)         2.958    25.146 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000    25.146    DAPLink_tri_o[9]
    R13                                                               r  DAPLink_tri_o[9] (INOUT)
                         clock pessimism              0.576    25.722    
                         clock uncertainty           -0.493    25.229    
                         output delay                -2.000    23.229    
  -------------------------------------------------------------------
                         required time                         23.229    
                         arrival time                         -15.734    
  -------------------------------------------------------------------
                         slack                                  7.495    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.QSPI_IO0_T/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[4]
                            (output port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_qspi_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (dap_qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        6.323ns  (logic 1.010ns (15.973%)  route 5.313ns (84.027%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Output Delay:           -2.500ns
  Clock Path Skew:        3.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.317ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.594    -0.583    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X1Y12          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.QSPI_IO0_T/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.QSPI_IO0_T/Q
                         net (fo=1, routed)           2.196     1.753    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/qspi_xip_q0_t
    SLICE_X1Y12          LUT4 (Prop_lut4_I1_O)        0.045     1.798 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/shield_41_to_26_IOBUF[30]_inst_i_3/O
                         net (fo=1, routed)           3.118     4.916    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[30]_inst/T
    T12                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     5.740 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[30]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.740    DAPLink_tri_o[4]
    T12                                                               r  DAPLink_tri_o[4] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.856    -0.829    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.204    -0.625 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          0.923     0.299    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X0Y11          LUT3 (Prop_lut3_I1_O)        0.056     0.355 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           0.608     0.963    DAPLink_tri_o_IBUF__0[9]
    R13                  OBUF (Prop_obuf_I_O)         1.354     2.317 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.317    DAPLink_tri_o[9]
    R13                                                               r  DAPLink_tri_o[9] (INOUT)
                         clock pessimism              0.252     2.569    
                         clock uncertainty            0.493     3.062    
                         output delay                 2.500     5.562    
  -------------------------------------------------------------------
                         required time                         -5.562    
                         arrival time                           5.740    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.QSPI_IO1_T/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[5]
                            (output port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_qspi_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (dap_qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        6.427ns  (logic 1.010ns (15.716%)  route 5.417ns (84.284%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Output Delay:           -2.500ns
  Clock Path Skew:        3.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.317ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.594    -0.583    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X1Y12          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.QSPI_IO1_T/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.QSPI_IO1_T/Q
                         net (fo=1, routed)           2.375     1.933    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/qspi_xip_q1_t
    SLICE_X1Y12          LUT4 (Prop_lut4_I1_O)        0.045     1.978 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/shield_41_to_26_IOBUF[31]_inst_i_3/O
                         net (fo=1, routed)           3.041     5.019    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[31]_inst/T
    V13                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     5.843 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[31]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.843    DAPLink_tri_o[5]
    V13                                                               r  DAPLink_tri_o[5] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.856    -0.829    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.204    -0.625 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          0.923     0.299    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X0Y11          LUT3 (Prop_lut3_I1_O)        0.056     0.355 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           0.608     0.963    DAPLink_tri_o_IBUF__0[9]
    R13                  OBUF (Prop_obuf_I_O)         1.354     2.317 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.317    DAPLink_tri_o[9]
    R13                                                               r  DAPLink_tri_o[9] (INOUT)
                         clock pessimism              0.252     2.569    
                         clock uncertainty            0.493     3.062    
                         output delay                 2.500     5.562    
  -------------------------------------------------------------------
                         required time                         -5.562    
                         arrival time                           5.843    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_MODE_2_T_CONTROL.QSPI_IO3_T/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[7]
                            (output port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_qspi_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (dap_qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        6.464ns  (logic 1.050ns (16.243%)  route 5.414ns (83.757%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Output Delay:           -2.500ns
  Clock Path Skew:        3.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.317ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.594    -0.583    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X3Y12          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_MODE_2_T_CONTROL.QSPI_IO3_T/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.128    -0.455 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_MODE_2_T_CONTROL.QSPI_IO3_T/Q
                         net (fo=1, routed)           2.294     1.839    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/qspi_q3_t
    SLICE_X0Y12          LUT4 (Prop_lut4_I3_O)        0.098     1.937 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/inst/shield_41_to_26_IOBUF[33]_inst_i_3/O
                         net (fo=1, routed)           3.120     5.057    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[33]_inst/T
    V15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     5.881 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[33]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.881    DAPLink_tri_o[7]
    V15                                                               r  DAPLink_tri_o[7] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.856    -0.829    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.204    -0.625 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          0.923     0.299    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X0Y11          LUT3 (Prop_lut3_I1_O)        0.056     0.355 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           0.608     0.963    DAPLink_tri_o_IBUF__0[9]
    R13                  OBUF (Prop_obuf_I_O)         1.354     2.317 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.317    DAPLink_tri_o[9]
    R13                                                               r  DAPLink_tri_o[9] (INOUT)
                         clock pessimism              0.252     2.569    
                         clock uncertainty            0.493     3.062    
                         output delay                 2.500     5.562    
  -------------------------------------------------------------------
                         required time                         -5.562    
                         arrival time                           5.881    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.QSPI_SP_MEM_DATA_CAP_GEN.Serial_Dout_2_reg/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[6]
                            (output port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_qspi_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (dap_qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        6.546ns  (logic 1.397ns (21.336%)  route 5.150ns (78.664%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Output Delay:           -2.500ns
  Clock Path Skew:        3.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.317ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.588    -0.589    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X0Y20          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.QSPI_SP_MEM_DATA_CAP_GEN.Serial_Dout_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.QSPI_SP_MEM_DATA_CAP_GEN.Serial_Dout_2_reg/Q
                         net (fo=2, routed)           2.218     1.769    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_q2_o
    SLICE_X0Y11          LUT3 (Prop_lut3_I2_O)        0.045     1.814 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[32]_inst_i_1/O
                         net (fo=1, routed)           2.932     4.746    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[32]_inst/I
    U12                  OBUFT (Prop_obuft_I_O)       1.211     5.957 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26_IOBUF[32]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.957    DAPLink_tri_o[6]
    U12                                                               r  DAPLink_tri_o[6] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.856    -0.829    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.204    -0.625 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          0.923     0.299    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X0Y11          LUT3 (Prop_lut3_I1_O)        0.056     0.355 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           0.608     0.963    DAPLink_tri_o_IBUF__0[9]
    R13                  OBUF (Prop_obuf_I_O)         1.354     2.317 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.317    DAPLink_tri_o[9]
    R13                                                               r  DAPLink_tri_o[9] (INOUT)
                         clock pessimism              0.252     2.569    
                         clock uncertainty            0.493     3.062    
                         output delay                 2.500     5.562    
  -------------------------------------------------------------------
                         required time                         -5.562    
                         arrival time                           5.957    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/SS_O_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[10]
                            (output port clocked by dap_qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_qspi_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (dap_qspi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        6.689ns  (logic 1.430ns (21.371%)  route 5.260ns (78.629%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           -2.500ns
  Clock Path Skew:        3.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.317ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.592    -0.585    m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X4Y12          FDSE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/SS_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDSE (Prop_fdse_C_Q)         0.128    -0.457 r  m1_for_arty_s7_i/daplink_if_0/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/SS_O_reg[0]/Q
                         net (fo=1, routed)           2.335     1.878    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_ss_o
    SLICE_X0Y11          LUT3 (Prop_lut3_I2_O)        0.099     1.977 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[36]_INST_0/O
                         net (fo=1, routed)           2.924     4.901    DAPLink_tri_o_IBUF__0[10]
    P13                  OBUF (Prop_obuf_I_O)         1.203     6.104 r  DAPLink_tri_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.104    DAPLink_tri_o[10]
    P13                                                               r  DAPLink_tri_o[10] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.856    -0.829    m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/ext_spi_clk
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.204    -0.625 r  m1_for_arty_s7_i/daplink_if_0/axi_xip_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=11, routed)          0.923     0.299    m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/qspi_xip_ck_o
    SLICE_X0Y11          LUT3 (Prop_lut3_I1_O)        0.056     0.355 r  m1_for_arty_s7_i/daplink_if_0/DAPLink_to_Arty_shield_0/shield_41_to_26[35]_INST_0/O
                         net (fo=1, routed)           0.608     0.963    DAPLink_tri_o_IBUF__0[9]
    R13                  OBUF (Prop_obuf_I_O)         1.354     2.317 r  DAPLink_tri_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.317    DAPLink_tri_o[9]
    R13                                                               r  DAPLink_tri_o[9] (INOUT)
                         clock pessimism              0.273     2.590    
                         clock uncertainty            0.493     3.083    
                         output delay                 2.500     5.583    
  -------------------------------------------------------------------
                         required time                         -5.583    
                         arrival time                           6.104    
  -------------------------------------------------------------------
                         slack                                  0.520    





---------------------------------------------------------------------------------------------------
From Clock:  qspi_clk
  To Clock:  dap_spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.571ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.310ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.571ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[0]
                            (output port clocked by dap_spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_spi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (dap_spi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        13.148ns  (logic 3.957ns (30.093%)  route 9.191ns (69.907%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        3.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.792ns = ( 21.792 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.567    -0.929    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X36Y6          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.473 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/Q
                         net (fo=1, routed)           9.191     8.718    DAPLink_tri_o_IBUF__0[0]
    U11                  OBUF (Prop_obuf_I_O)         3.501    12.219 r  DAPLink_tri_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.219    DAPLink_tri_o[0]
    U11                                                               r  DAPLink_tri_o[0] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_spi_clk rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    21.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    15.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    16.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.536    18.556    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    OLOGIC_X0Y5          FDRE (Prop_fdre_C_Q)         0.449    19.005 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    19.006    DAPLink_tri_o_IBUF__0[3]
    T13                  OBUF (Prop_obuf_I_O)         2.786    21.792 r  DAPLink_tri_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    21.792    DAPLink_tri_o[3]
    T13                                                               r  DAPLink_tri_o[3] (INOUT)
                         clock pessimism              0.490    22.282    
                         clock uncertainty           -0.493    21.789    
                         output delay                -2.000    19.789    
  -------------------------------------------------------------------
                         required time                         19.789    
                         arrival time                         -12.219    
  -------------------------------------------------------------------
                         slack                                  7.571    

Slack (MET) :             8.334ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/C
                            (rising edge-triggered cell FDSE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[2]
                            (output port clocked by dap_spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_spi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (dap_spi_clk rise@20.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        12.458ns  (logic 4.023ns (32.296%)  route 8.434ns (67.704%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        3.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.792ns = ( 21.792 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.566    -0.930    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X34Y5          FDSE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y5          FDSE (Prop_fdse_C_Q)         0.518    -0.412 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/Q
                         net (fo=3, routed)           8.434     8.022    DAPLink_tri_o_IBUF__0[2]
    R11                  OBUF (Prop_obuf_I_O)         3.505    11.528 r  DAPLink_tri_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.528    DAPLink_tri_o[2]
    R11                                                               r  DAPLink_tri_o[2] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_spi_clk rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    21.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    15.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    16.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         1.536    18.556    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    OLOGIC_X0Y5          FDRE (Prop_fdre_C_Q)         0.449    19.005 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    19.006    DAPLink_tri_o_IBUF__0[3]
    T13                  OBUF (Prop_obuf_I_O)         2.786    21.792 r  DAPLink_tri_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    21.792    DAPLink_tri_o[3]
    T13                                                               r  DAPLink_tri_o[3] (INOUT)
                         clock pessimism              0.562    22.354    
                         clock uncertainty           -0.493    21.861    
                         output delay                -2.000    19.861    
  -------------------------------------------------------------------
                         required time                         19.861    
                         arrival time                         -11.528    
  -------------------------------------------------------------------
                         slack                                  8.334    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/C
                            (rising edge-triggered cell FDSE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[2]
                            (output port clocked by dap_spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_spi_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (dap_spi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        4.837ns  (logic 1.371ns (28.335%)  route 3.466ns (71.665%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.500ns
  Clock Path Skew:        1.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.647ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.564    -0.613    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X34Y5          FDSE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y5          FDSE (Prop_fdse_C_Q)         0.164    -0.449 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/Q
                         net (fo=3, routed)           3.466     3.017    DAPLink_tri_o_IBUF__0[2]
    R11                  OBUF (Prop_obuf_I_O)         1.207     4.223 r  DAPLink_tri_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.223    DAPLink_tri_o[2]
    R11                                                               r  DAPLink_tri_o[2] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_spi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.861    -0.824    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    OLOGIC_X0Y5          FDRE (Prop_fdre_C_Q)         0.204    -0.620 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    -0.619    DAPLink_tri_o_IBUF__0[3]
    T13                  OBUF (Prop_obuf_I_O)         1.266     0.647 r  DAPLink_tri_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     0.647    DAPLink_tri_o[3]
    T13                                                               r  DAPLink_tri_o[3] (INOUT)
                         clock pessimism              0.273     0.921    
                         clock uncertainty            0.493     1.413    
                         output delay                 2.500     3.913    
  -------------------------------------------------------------------
                         required time                         -3.913    
                         arrival time                           4.223    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by qspi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DAPLink_tri_o[0]
                            (output port clocked by dap_spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dap_spi_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (dap_spi_clk rise@0.000ns - qspi_clk rise@0.000ns)
  Data Path Delay:        5.237ns  (logic 1.343ns (25.641%)  route 3.894ns (74.359%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.500ns
  Clock Path Skew:        1.762ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.647ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.833ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock qspi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.565    -0.612    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X36Y6          FDRE                                         r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/Q
                         net (fo=1, routed)           3.894     3.423    DAPLink_tri_o_IBUF__0[0]
    U11                  OBUF (Prop_obuf_I_O)         1.202     4.625 r  DAPLink_tri_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.625    DAPLink_tri_o[0]
    U11                                                               r  DAPLink_tri_o[0] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock dap_spi_clk rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=964, routed)         0.861    -0.824    m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    OLOGIC_X0Y5          FDRE (Prop_fdre_C_Q)         0.204    -0.620 r  m1_for_arty_s7_i/daplink_if_0/axi_single_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    -0.619    DAPLink_tri_o_IBUF__0[3]
    T13                  OBUF (Prop_obuf_I_O)         1.266     0.647 r  DAPLink_tri_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     0.647    DAPLink_tri_o[3]
    T13                                                               r  DAPLink_tri_o[3] (INOUT)
                         clock pessimism              0.502     1.150    
                         clock uncertainty            0.493     1.642    
                         output delay                 2.500     4.142    
  -------------------------------------------------------------------
                         required time                         -4.142    
                         arrival time                           4.625    
  -------------------------------------------------------------------
                         slack                                  0.482    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  cpu_clk
  To Clock:  cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.273ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.416ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.273ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/instr_de_reg[14]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        7.137ns  (logic 0.580ns (8.126%)  route 6.557ns (91.874%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 8.542 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        1.549    -0.947    m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/slowest_sync_clk
    SLICE_X39Y59         FDRE                                         r  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=908, routed)         1.214     0.723    m1_for_arty_s7_i/Clocks_and_Resets/i_sysresetn_or/Op1[0]
    SLICE_X36Y63         LUT2 (Prop_lut2_I0_O)        0.124     0.847 f  m1_for_arty_s7_i/Clocks_and_Resets/i_sysresetn_or/Res[0]_INST_0/O
                         net (fo=1083, routed)        5.343     6.190    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/fptr_align_reg
    SLICE_X60Y43         FDCE                                         f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/instr_de_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        1.521     8.542    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/HCLK
    SLICE_X60Y43         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/instr_de_reg[14]/C
                         clock pessimism              0.483     9.025    
                         clock uncertainty           -0.243     8.782    
    SLICE_X60Y43         FDCE (Recov_fdce_C_CLR)     -0.319     8.463    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/instr_de_reg[14]
  -------------------------------------------------------------------
                         required time                          8.463    
                         arrival time                          -6.190    
  -------------------------------------------------------------------
                         slack                                  2.273    

Slack (MET) :             2.273ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/instr_de_reg[15]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        7.137ns  (logic 0.580ns (8.126%)  route 6.557ns (91.874%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 8.542 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        1.549    -0.947    m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/slowest_sync_clk
    SLICE_X39Y59         FDRE                                         r  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=908, routed)         1.214     0.723    m1_for_arty_s7_i/Clocks_and_Resets/i_sysresetn_or/Op1[0]
    SLICE_X36Y63         LUT2 (Prop_lut2_I0_O)        0.124     0.847 f  m1_for_arty_s7_i/Clocks_and_Resets/i_sysresetn_or/Res[0]_INST_0/O
                         net (fo=1083, routed)        5.343     6.190    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/fptr_align_reg
    SLICE_X60Y43         FDCE                                         f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/instr_de_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        1.521     8.542    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/HCLK
    SLICE_X60Y43         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/instr_de_reg[15]/C
                         clock pessimism              0.483     9.025    
                         clock uncertainty           -0.243     8.782    
    SLICE_X60Y43         FDCE (Recov_fdce_C_CLR)     -0.319     8.463    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/instr_de_reg[15]
  -------------------------------------------------------------------
                         required time                          8.463    
                         arrival time                          -6.190    
  -------------------------------------------------------------------
                         slack                                  2.273    

Slack (MET) :             2.318ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/imm_ex_reg[12]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        7.007ns  (logic 0.580ns (8.278%)  route 6.427ns (91.722%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 8.542 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        1.549    -0.947    m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/slowest_sync_clk
    SLICE_X39Y59         FDRE                                         r  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=908, routed)         1.214     0.723    m1_for_arty_s7_i/Clocks_and_Resets/i_sysresetn_or/Op1[0]
    SLICE_X36Y63         LUT2 (Prop_lut2_I0_O)        0.124     0.847 f  m1_for_arty_s7_i/Clocks_and_Resets/i_sysresetn_or/Res[0]_INST_0/O
                         net (fo=1083, routed)        5.212     6.059    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/FDRE_inst_2
    SLICE_X63Y41         FDCE                                         f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/imm_ex_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        1.521     8.542    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/HCLK
    SLICE_X63Y41         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/imm_ex_reg[12]/C
                         clock pessimism              0.483     9.025    
                         clock uncertainty           -0.243     8.782    
    SLICE_X63Y41         FDCE (Recov_fdce_C_CLR)     -0.405     8.377    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/imm_ex_reg[12]
  -------------------------------------------------------------------
                         required time                          8.377    
                         arrival time                          -6.059    
  -------------------------------------------------------------------
                         slack                                  2.318    

Slack (MET) :             2.318ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/imm_ex_reg[13]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        7.007ns  (logic 0.580ns (8.278%)  route 6.427ns (91.722%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 8.542 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        1.549    -0.947    m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/slowest_sync_clk
    SLICE_X39Y59         FDRE                                         r  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=908, routed)         1.214     0.723    m1_for_arty_s7_i/Clocks_and_Resets/i_sysresetn_or/Op1[0]
    SLICE_X36Y63         LUT2 (Prop_lut2_I0_O)        0.124     0.847 f  m1_for_arty_s7_i/Clocks_and_Resets/i_sysresetn_or/Res[0]_INST_0/O
                         net (fo=1083, routed)        5.212     6.059    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/FDRE_inst_2
    SLICE_X63Y41         FDCE                                         f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/imm_ex_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        1.521     8.542    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/HCLK
    SLICE_X63Y41         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/imm_ex_reg[13]/C
                         clock pessimism              0.483     9.025    
                         clock uncertainty           -0.243     8.782    
    SLICE_X63Y41         FDCE (Recov_fdce_C_CLR)     -0.405     8.377    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/imm_ex_reg[13]
  -------------------------------------------------------------------
                         required time                          8.377    
                         arrival time                          -6.059    
  -------------------------------------------------------------------
                         slack                                  2.318    

Slack (MET) :             2.318ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/imm_ex_reg[20]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        7.007ns  (logic 0.580ns (8.278%)  route 6.427ns (91.722%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 8.542 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        1.549    -0.947    m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/slowest_sync_clk
    SLICE_X39Y59         FDRE                                         r  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=908, routed)         1.214     0.723    m1_for_arty_s7_i/Clocks_and_Resets/i_sysresetn_or/Op1[0]
    SLICE_X36Y63         LUT2 (Prop_lut2_I0_O)        0.124     0.847 f  m1_for_arty_s7_i/Clocks_and_Resets/i_sysresetn_or/Res[0]_INST_0/O
                         net (fo=1083, routed)        5.212     6.059    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/FDRE_inst_2
    SLICE_X63Y41         FDCE                                         f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/imm_ex_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        1.521     8.542    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/HCLK
    SLICE_X63Y41         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/imm_ex_reg[20]/C
                         clock pessimism              0.483     9.025    
                         clock uncertainty           -0.243     8.782    
    SLICE_X63Y41         FDCE (Recov_fdce_C_CLR)     -0.405     8.377    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/imm_ex_reg[20]
  -------------------------------------------------------------------
                         required time                          8.377    
                         arrival time                          -6.059    
  -------------------------------------------------------------------
                         slack                                  2.318    

Slack (MET) :             2.318ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/imm_ex_reg[21]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        7.007ns  (logic 0.580ns (8.278%)  route 6.427ns (91.722%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 8.542 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        1.549    -0.947    m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/slowest_sync_clk
    SLICE_X39Y59         FDRE                                         r  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=908, routed)         1.214     0.723    m1_for_arty_s7_i/Clocks_and_Resets/i_sysresetn_or/Op1[0]
    SLICE_X36Y63         LUT2 (Prop_lut2_I0_O)        0.124     0.847 f  m1_for_arty_s7_i/Clocks_and_Resets/i_sysresetn_or/Res[0]_INST_0/O
                         net (fo=1083, routed)        5.212     6.059    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/FDRE_inst_2
    SLICE_X63Y41         FDCE                                         f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/imm_ex_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        1.521     8.542    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/HCLK
    SLICE_X63Y41         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/imm_ex_reg[21]/C
                         clock pessimism              0.483     9.025    
                         clock uncertainty           -0.243     8.782    
    SLICE_X63Y41         FDCE (Recov_fdce_C_CLR)     -0.405     8.377    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/imm_ex_reg[21]
  -------------------------------------------------------------------
                         required time                          8.377    
                         arrival time                          -6.059    
  -------------------------------------------------------------------
                         slack                                  2.318    

Slack (MET) :             2.340ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_decode/imm_held_reg[0]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        6.986ns  (logic 0.580ns (8.303%)  route 6.406ns (91.697%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 8.543 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        1.549    -0.947    m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/slowest_sync_clk
    SLICE_X39Y59         FDRE                                         r  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=908, routed)         1.214     0.723    m1_for_arty_s7_i/Clocks_and_Resets/i_sysresetn_or/Op1[0]
    SLICE_X36Y63         LUT2 (Prop_lut2_I0_O)        0.124     0.847 f  m1_for_arty_s7_i/Clocks_and_Resets/i_sysresetn_or/Res[0]_INST_0/O
                         net (fo=1083, routed)        5.191     6.038    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_decode/FDRE_inst
    SLICE_X65Y43         FDCE                                         f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_decode/imm_held_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        1.522     8.543    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_decode/HCLK
    SLICE_X65Y43         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_decode/imm_held_reg[0]/C
                         clock pessimism              0.483     9.026    
                         clock uncertainty           -0.243     8.783    
    SLICE_X65Y43         FDCE (Recov_fdce_C_CLR)     -0.405     8.378    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_decode/imm_held_reg[0]
  -------------------------------------------------------------------
                         required time                          8.378    
                         arrival time                          -6.038    
  -------------------------------------------------------------------
                         slack                                  2.340    

Slack (MET) :             2.340ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_decode/imm_held_reg[3]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        6.986ns  (logic 0.580ns (8.303%)  route 6.406ns (91.697%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 8.543 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        1.549    -0.947    m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/slowest_sync_clk
    SLICE_X39Y59         FDRE                                         r  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=908, routed)         1.214     0.723    m1_for_arty_s7_i/Clocks_and_Resets/i_sysresetn_or/Op1[0]
    SLICE_X36Y63         LUT2 (Prop_lut2_I0_O)        0.124     0.847 f  m1_for_arty_s7_i/Clocks_and_Resets/i_sysresetn_or/Res[0]_INST_0/O
                         net (fo=1083, routed)        5.191     6.038    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_decode/FDRE_inst
    SLICE_X65Y43         FDCE                                         f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_decode/imm_held_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        1.522     8.543    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_decode/HCLK
    SLICE_X65Y43         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_decode/imm_held_reg[3]/C
                         clock pessimism              0.483     9.026    
                         clock uncertainty           -0.243     8.783    
    SLICE_X65Y43         FDCE (Recov_fdce_C_CLR)     -0.405     8.378    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_decode/imm_held_reg[3]
  -------------------------------------------------------------------
                         required time                          8.378    
                         arrival time                          -6.038    
  -------------------------------------------------------------------
                         slack                                  2.340    

Slack (MET) :             2.346ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/dbg_reg_wdata_reg[14]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        6.907ns  (logic 0.456ns (6.602%)  route 6.451ns (93.398%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 8.470 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        1.549    -0.947    m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/slowest_sync_clk
    SLICE_X39Y59         FDRE                                         r  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=908, routed)         6.451     5.960    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/FDRE_inst_3
    SLICE_X55Y34         FDCE                                         f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/dbg_reg_wdata_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        1.449     8.470    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/HCLK
    SLICE_X55Y34         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/dbg_reg_wdata_reg[14]/C
                         clock pessimism              0.483     8.953    
                         clock uncertainty           -0.243     8.710    
    SLICE_X55Y34         FDCE (Recov_fdce_C_CLR)     -0.405     8.305    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_debug_sys/dbg_ctl/dbg_reg_wdata_reg[14]
  -------------------------------------------------------------------
                         required time                          8.305    
                         arrival time                          -5.960    
  -------------------------------------------------------------------
                         slack                                  2.346    

Slack (MET) :             2.351ns  (required time - arrival time)
  Source:                 m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/se_byte_wb_reg/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk rise@10.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        6.974ns  (logic 0.580ns (8.317%)  route 6.394ns (91.683%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 8.542 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.592    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.496 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        1.549    -0.947    m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/slowest_sync_clk
    SLICE_X39Y59         FDRE                                         r  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=908, routed)         1.214     0.723    m1_for_arty_s7_i/Clocks_and_Resets/i_sysresetn_or/Op1[0]
    SLICE_X36Y63         LUT2 (Prop_lut2_I0_O)        0.124     0.847 f  m1_for_arty_s7_i/Clocks_and_Resets/i_sysresetn_or/Res[0]_INST_0/O
                         net (fo=1083, routed)        5.179     6.026    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/FDRE_inst
    SLICE_X62Y42         FDCE                                         f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/se_byte_wb_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   10.000    10.000 r  
    F14                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     5.342 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.929    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.020 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        1.521     8.542    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/HCLK
    SLICE_X62Y42         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/se_byte_wb_reg/C
                         clock pessimism              0.483     9.025    
                         clock uncertainty           -0.243     8.782    
    SLICE_X62Y42         FDCE (Recov_fdce_C_CLR)     -0.405     8.377    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/se_byte_wb_reg
  -------------------------------------------------------------------
                         required time                          8.377    
                         arrival time                          -6.026    
  -------------------------------------------------------------------
                         slack                                  2.351    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbRdDataS_reg[13]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.645%)  route 0.224ns (61.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        0.558    -0.619    m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/slowest_sync_clk
    SLICE_X39Y59         FDRE                                         r  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=908, routed)         0.224    -0.254    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/DBGRESETn
    SLICE_X38Y57         FDCE                                         f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbRdDataS_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        0.826    -0.858    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/HCLK
    SLICE_X38Y57         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbRdDataS_reg[13]/C
                         clock pessimism              0.254    -0.603    
    SLICE_X38Y57         FDCE (Remov_fdce_C_CLR)     -0.067    -0.670    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/AhbRdDataS_reg[13]
  -------------------------------------------------------------------
                         required time                          0.670    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Rdbuff_cdc_check_reg[17]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.875%)  route 0.241ns (63.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        0.558    -0.619    m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/slowest_sync_clk
    SLICE_X39Y59         FDRE                                         r  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=908, routed)         0.241    -0.237    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/FDRE_inst_0
    SLICE_X41Y58         FDCE                                         f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Rdbuff_cdc_check_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        0.828    -0.857    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/HCLK
    SLICE_X41Y58         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Rdbuff_cdc_check_reg[17]/C
                         clock pessimism              0.273    -0.583    
    SLICE_X41Y58         FDCE (Remov_fdce_C_CLR)     -0.092    -0.675    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Rdbuff_cdc_check_reg[17]
  -------------------------------------------------------------------
                         required time                          0.675    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Rdbuff_cdc_check_reg[20]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.875%)  route 0.241ns (63.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        0.558    -0.619    m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/slowest_sync_clk
    SLICE_X39Y59         FDRE                                         r  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=908, routed)         0.241    -0.237    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/FDRE_inst
    SLICE_X41Y58         FDCE                                         f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Rdbuff_cdc_check_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        0.828    -0.857    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/HCLK
    SLICE_X41Y58         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Rdbuff_cdc_check_reg[20]/C
                         clock pessimism              0.273    -0.583    
    SLICE_X41Y58         FDCE (Remov_fdce_C_CLR)     -0.092    -0.675    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Rdbuff_cdc_check_reg[20]
  -------------------------------------------------------------------
                         required time                          0.675    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/DAPRDATA_reg[13]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.645%)  route 0.224ns (61.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        0.558    -0.619    m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/slowest_sync_clk
    SLICE_X39Y59         FDRE                                         r  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=908, routed)         0.224    -0.254    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/FDRE_inst_1
    SLICE_X39Y57         FDCE                                         f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/DAPRDATA_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        0.826    -0.858    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/HCLK
    SLICE_X39Y57         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/DAPRDATA_reg[13]/C
                         clock pessimism              0.254    -0.603    
    SLICE_X39Y57         FDCE (Remov_fdce_C_CLR)     -0.092    -0.695    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/DAPRDATA_reg[13]
  -------------------------------------------------------------------
                         required time                          0.695    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/DAPRDATA_reg[10]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.460%)  route 0.246ns (63.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        0.558    -0.619    m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/slowest_sync_clk
    SLICE_X39Y59         FDRE                                         r  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=908, routed)         0.246    -0.233    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/FDRE_inst_2
    SLICE_X40Y58         FDCE                                         f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/DAPRDATA_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        0.828    -0.857    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/HCLK
    SLICE_X40Y58         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/DAPRDATA_reg[10]/C
                         clock pessimism              0.273    -0.583    
    SLICE_X40Y58         FDCE (Remov_fdce_C_CLR)     -0.092    -0.675    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/DAPRDATA_reg[10]
  -------------------------------------------------------------------
                         required time                          0.675    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/DAPRDATA_reg[12]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.460%)  route 0.246ns (63.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        0.558    -0.619    m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/slowest_sync_clk
    SLICE_X39Y59         FDRE                                         r  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=908, routed)         0.246    -0.233    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/FDRE_inst_2
    SLICE_X40Y58         FDCE                                         f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/DAPRDATA_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        0.828    -0.857    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/HCLK
    SLICE_X40Y58         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/DAPRDATA_reg[12]/C
                         clock pessimism              0.273    -0.583    
    SLICE_X40Y58         FDCE (Remov_fdce_C_CLR)     -0.092    -0.675    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/DAPRDATA_reg[12]
  -------------------------------------------------------------------
                         required time                          0.675    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Rdbuff_cdc_check_reg[12]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.172%)  route 0.249ns (63.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        0.558    -0.619    m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/slowest_sync_clk
    SLICE_X39Y59         FDRE                                         r  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=908, routed)         0.249    -0.229    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/FDRE_inst_0
    SLICE_X41Y59         FDCE                                         f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Rdbuff_cdc_check_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        0.828    -0.857    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/HCLK
    SLICE_X41Y59         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Rdbuff_cdc_check_reg[12]/C
                         clock pessimism              0.273    -0.583    
    SLICE_X41Y59         FDCE (Remov_fdce_C_CLR)     -0.092    -0.675    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Rdbuff_cdc_check_reg[12]
  -------------------------------------------------------------------
                         required time                          0.675    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Rdbuff_cdc_check_reg[14]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.172%)  route 0.249ns (63.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        0.558    -0.619    m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/slowest_sync_clk
    SLICE_X39Y59         FDRE                                         r  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=908, routed)         0.249    -0.229    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/FDRE_inst_0
    SLICE_X41Y59         FDCE                                         f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Rdbuff_cdc_check_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        0.828    -0.857    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/HCLK
    SLICE_X41Y59         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Rdbuff_cdc_check_reg[14]/C
                         clock pessimism              0.273    -0.583    
    SLICE_X41Y59         FDCE (Remov_fdce_C_CLR)     -0.092    -0.675    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Rdbuff_cdc_check_reg[14]
  -------------------------------------------------------------------
                         required time                          0.675    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Rdbuff_cdc_check_reg[10]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.919%)  route 0.252ns (64.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        0.558    -0.619    m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/slowest_sync_clk
    SLICE_X39Y59         FDRE                                         r  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=908, routed)         0.252    -0.227    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/FDRE_inst_0
    SLICE_X43Y59         FDCE                                         f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Rdbuff_cdc_check_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        0.828    -0.857    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/HCLK
    SLICE_X43Y59         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Rdbuff_cdc_check_reg[10]/C
                         clock pessimism              0.273    -0.583    
    SLICE_X43Y59         FDCE (Remov_fdce_C_CLR)     -0.092    -0.675    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Rdbuff_cdc_check_reg[10]
  -------------------------------------------------------------------
                         required time                          0.675    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Rdbuff_cdc_check_reg[11]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.919%)  route 0.252ns (64.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.203    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.177 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        0.558    -0.619    m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/slowest_sync_clk
    SLICE_X39Y59         FDRE                                         r  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  m1_for_arty_s7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=908, routed)         0.252    -0.227    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/FDRE_inst_0
    SLICE_X43Y59         FDCE                                         f  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Rdbuff_cdc_check_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    F14                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m1_for_arty_s7_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.713    m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m1_for_arty_s7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.684 r  m1_for_arty_s7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8040, routed)        0.828    -0.857    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/HCLK
    SLICE_X43Y59         FDCE                                         r  m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Rdbuff_cdc_check_reg[11]/C
                         clock pessimism              0.273    -0.583    
    SLICE_X43Y59         FDCE (Remov_fdce_C_CLR)     -0.092    -0.675    m1_for_arty_s7_i/CORTEXM1_AXI_0/inst/gb_DAP.u_swj_dp/uDAPDpApbIf/Rdbuff_cdc_check_reg[11]
  -------------------------------------------------------------------
                         required time                          0.675    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.449    





