{
  "design": {
    "design_info": {
      "boundary_crc": "0xB503AD1B17850005",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../chip8_emulator.gen/sources_1/bd/video_out",
      "name": "video_out",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.2",
      "validated": "true"
    },
    "design_tree": {
      "v_tc_0": "",
      "v_axi4s_vid_out_0": "",
      "clk_wiz": "",
      "rst_clk_wiz_74M": "",
      "axis_subset_converter_0": ""
    },
    "ports": {
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "video_out_sys_clock",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0"
          }
        }
      },
      "reset_rtl": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "vid_active_video": {
        "direction": "O"
      },
      "vid_data": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "vid_hsync": {
        "direction": "O"
      },
      "vid_vsync": {
        "direction": "O"
      },
      "vid_locked": {
        "direction": "O"
      },
      "s_axis_tdata": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "s_axis_tvalid": {
        "direction": "I"
      },
      "s_axis_tready": {
        "direction": "O"
      }
    },
    "components": {
      "v_tc_0": {
        "vlnv": "xilinx.com:ip:v_tc:6.2",
        "ip_revision": "9",
        "xci_name": "video_out_v_tc_0_0",
        "xci_path": "ip/video_out_v_tc_0_0/video_out_v_tc_0_0.xci",
        "inst_hier_path": "v_tc_0",
        "parameters": {
          "HAS_AXI4_LITE": {
            "value": "false"
          },
          "enable_detection": {
            "value": "false"
          }
        }
      },
      "v_axi4s_vid_out_0": {
        "vlnv": "xilinx.com:ip:v_axi4s_vid_out:4.0",
        "ip_revision": "19",
        "xci_name": "video_out_v_axi4s_vid_out_0_1",
        "xci_path": "ip/video_out_v_axi4s_vid_out_0_1/video_out_v_axi4s_vid_out_0_1.xci",
        "inst_hier_path": "v_axi4s_vid_out_0",
        "parameters": {
          "C_S_AXIS_VIDEO_FORMAT": {
            "value": "12"
          }
        }
      },
      "clk_wiz": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "15",
        "xci_name": "video_out_clk_wiz_0",
        "xci_path": "ip/video_out_clk_wiz_0/video_out_clk_wiz_0.xci",
        "inst_hier_path": "clk_wiz",
        "parameters": {
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "74.25"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "rst_clk_wiz_74M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "16",
        "xci_name": "video_out_rst_clk_wiz_74M_0",
        "xci_path": "ip/video_out_rst_clk_wiz_74M_0/video_out_rst_clk_wiz_74M_0.xci",
        "inst_hier_path": "rst_clk_wiz_74M"
      },
      "axis_subset_converter_0": {
        "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
        "ip_revision": "33",
        "xci_name": "video_out_axis_subset_converter_0_0",
        "xci_path": "ip/video_out_axis_subset_converter_0_0/video_out_axis_subset_converter_0_0.xci",
        "inst_hier_path": "axis_subset_converter_0",
        "parameters": {
          "M_HAS_TKEEP": {
            "value": "0"
          },
          "M_HAS_TLAST": {
            "value": "0"
          },
          "M_HAS_TREADY": {
            "value": "1"
          },
          "M_HAS_TSTRB": {
            "value": "0"
          },
          "M_TDATA_NUM_BYTES": {
            "value": "1"
          },
          "M_TDEST_WIDTH": {
            "value": "0"
          },
          "M_TID_WIDTH": {
            "value": "0"
          },
          "M_TUSER_WIDTH": {
            "value": "0"
          },
          "S_HAS_TKEEP": {
            "value": "0"
          },
          "S_HAS_TLAST": {
            "value": "0"
          },
          "S_HAS_TREADY": {
            "value": "1"
          },
          "S_HAS_TSTRB": {
            "value": "0"
          },
          "S_TDATA_NUM_BYTES": {
            "value": "1"
          },
          "S_TDEST_WIDTH": {
            "value": "0"
          },
          "S_TID_WIDTH": {
            "value": "0"
          },
          "S_TUSER_WIDTH": {
            "value": "0"
          }
        },
        "interface_ports": {
          "S_AXIS": {
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXIS"
            ]
          }
        }
      }
    },
    "interface_nets": {
      "axis_subset_converter_0_M_AXIS": {
        "interface_ports": [
          "axis_subset_converter_0/M_AXIS",
          "v_axi4s_vid_out_0/video_in"
        ]
      },
      "v_tc_0_vtiming_out": {
        "interface_ports": [
          "v_tc_0/vtiming_out",
          "v_axi4s_vid_out_0/vtiming_in"
        ]
      }
    },
    "nets": {
      "axis_subset_converter_0_s_axis_tready": {
        "ports": [
          "axis_subset_converter_0/s_axis_tready",
          "s_axis_tready"
        ]
      },
      "clk_wiz_clk_out1": {
        "ports": [
          "clk_wiz/clk_out1",
          "v_tc_0/clk",
          "rst_clk_wiz_74M/slowest_sync_clk",
          "v_axi4s_vid_out_0/aclk",
          "axis_subset_converter_0/aclk"
        ]
      },
      "clk_wiz_locked": {
        "ports": [
          "clk_wiz/locked",
          "rst_clk_wiz_74M/dcm_locked"
        ]
      },
      "reset_rtl_1": {
        "ports": [
          "reset_rtl",
          "clk_wiz/reset",
          "rst_clk_wiz_74M/ext_reset_in"
        ]
      },
      "rst_clk_wiz_74M_peripheral_aresetn": {
        "ports": [
          "rst_clk_wiz_74M/peripheral_aresetn",
          "v_tc_0/resetn",
          "axis_subset_converter_0/aresetn"
        ]
      },
      "s_axis_tdata_1": {
        "ports": [
          "s_axis_tdata",
          "axis_subset_converter_0/s_axis_tdata"
        ]
      },
      "s_axis_tvalid_1": {
        "ports": [
          "s_axis_tvalid",
          "axis_subset_converter_0/s_axis_tvalid"
        ]
      },
      "sys_clock_1": {
        "ports": [
          "sys_clock",
          "clk_wiz/clk_in1"
        ]
      },
      "v_axi4s_vid_out_0_locked": {
        "ports": [
          "v_axi4s_vid_out_0/locked",
          "vid_locked"
        ]
      },
      "v_axi4s_vid_out_0_vid_active_video": {
        "ports": [
          "v_axi4s_vid_out_0/vid_active_video",
          "vid_active_video"
        ]
      },
      "v_axi4s_vid_out_0_vid_data": {
        "ports": [
          "v_axi4s_vid_out_0/vid_data",
          "vid_data"
        ]
      },
      "v_axi4s_vid_out_0_vid_hsync": {
        "ports": [
          "v_axi4s_vid_out_0/vid_hsync",
          "vid_hsync"
        ]
      },
      "v_axi4s_vid_out_0_vid_vsync": {
        "ports": [
          "v_axi4s_vid_out_0/vid_vsync",
          "vid_vsync"
        ]
      },
      "v_axi4s_vid_out_0_vtg_ce": {
        "ports": [
          "v_axi4s_vid_out_0/vtg_ce",
          "v_tc_0/gen_clken"
        ]
      }
    }
  }
}