// Seed: 1639974948
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout id_7;
  input id_6;
  inout id_5;
  output id_4;
  output id_3;
  input id_2;
  output id_1;
  assign id_1 = id_7;
  assign id_5 = id_5 ? 1 : id_7 ? id_6 : id_5;
  always @(posedge 1'b0) begin
    id_5 = 1;
    id_5 <= id_6;
  end
endmodule
