#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Wed Sep 13 20:20:01 2017
# Process ID: 6704
# Current directory: e:/Work_File/CEPC/Logic/DIF-Logic/Fifo_Register_ex
# Command line: vivado.exe -notrace -source e:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/ECAL_DIF.srcs/sources_1/ip/Fifo_Register/Fifo_Register_ex.tcl
# Log file: e:/Work_File/CEPC/Logic/DIF-Logic/Fifo_Register_ex/vivado.log
# Journal file: e:/Work_File/CEPC/Logic/DIF-Logic/Fifo_Register_ex\vivado.jou
#-----------------------------------------------------------
start_gui
source e:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/ECAL_DIF.srcs/sources_1/ip/Fifo_Register/Fifo_Register_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.1/data/ip'.
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 817.559 ; gain = 70.102
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Rebuilding all the top level IPs ...
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/Work_File/CEPC/Logic/DIF-Logic/Fifo_Register_ex/Fifo_Register_ex.ip_user_files/sim_scripts/Fifo_Register/xsim/Fifo_Register.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/Work_File/CEPC/Logic/DIF-Logic/Fifo_Register_ex/Fifo_Register_ex.ip_user_files/sim_scripts/Fifo_Register/modelsim/Fifo_Register.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/Work_File/CEPC/Logic/DIF-Logic/Fifo_Register_ex/Fifo_Register_ex.ip_user_files/sim_scripts/Fifo_Register/questa/Fifo_Register.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/Work_File/CEPC/Logic/DIF-Logic/Fifo_Register_ex/Fifo_Register_ex.ip_user_files/sim_scripts/Fifo_Register/ies/Fifo_Register.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/Work_File/CEPC/Logic/DIF-Logic/Fifo_Register_ex/Fifo_Register_ex.ip_user_files/sim_scripts/Fifo_Register/vcs/Fifo_Register.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/Work_File/CEPC/Logic/DIF-Logic/Fifo_Register_ex/Fifo_Register_ex.ip_user_files/sim_scripts/Fifo_Register/riviera/Fifo_Register.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/Work_File/CEPC/Logic/DIF-Logic/Fifo_Register_ex/Fifo_Register_ex.ip_user_files/sim_scripts/Fifo_Register/activehdl/Fifo_Register.sh'
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
set_property file_type Verilog [get_files  e:/Work_File/CEPC/Logic/DIF-Logic/Fifo_Register_ex/imports/Fifo_Register_exdes.vhd]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property file_type Verilog [get_files  e:/Work_File/CEPC/Logic/DIF-Logic/Fifo_Register_ex/imports/Fifo_Register_dgen.vhd]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep 13 20:24:35 2017...
