
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns -0.41

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns -0.06

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack -0.06

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.07 source latency dpath.b_reg.out[2]$_DFFE_PP_/CK ^
  -0.07 target latency dpath.b_reg.out[8]$_DFFE_PP_/CK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: req_val (input port clocked by core_clock)
Endpoint: ctrl.state.out[0]$_DFF_P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.09    0.09 ^ input external delay
     1    1.19    0.00    0.00    0.09 ^ req_val (in)
                                         req_val (net)
                  0.00    0.00    0.09 ^ input33/A (BUF_X1)
     2    3.48    0.01    0.02    0.11 ^ input33/Z (BUF_X1)
                                         net33 (net)
                  0.01    0.00    0.11 ^ _521_/B2 (OAI21_X1)
     1    1.37    0.01    0.02    0.13 v _521_/ZN (OAI21_X1)
                                         _000_ (net)
                  0.01    0.00    0.13 v ctrl.state.out[0]$_DFF_P_/D (DFF_X1)
                                  0.13   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    4.71    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.88    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_0__f_clk/A (CLKBUF_X3)
    11   15.22    0.02    0.04    0.07 ^ clkbuf_2_0__f_clk/Z (CLKBUF_X3)
                                         clknet_2_0__leaf_clk (net)
                  0.02    0.00    0.07 ^ ctrl.state.out[0]$_DFF_P_/CK (DFF_X1)
                          0.00    0.07   clock reconvergence pessimism
                          0.00    0.08   library hold time
                                  0.08   data required time
-----------------------------------------------------------------------------
                                  0.08   data required time
                                 -0.13   data arrival time
-----------------------------------------------------------------------------
                                  0.05   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[5]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[11] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    4.71    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.88    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_2__f_clk/A (CLKBUF_X3)
     9   14.58    0.01    0.04    0.07 ^ clkbuf_2_2__f_clk/Z (CLKBUF_X3)
                                         clknet_2_2__leaf_clk (net)
                  0.01    0.00    0.07 ^ dpath.a_reg.out[5]$_DFFE_PP_/CK (DFF_X1)
     3    9.50    0.02    0.11    0.18 ^ dpath.a_reg.out[5]$_DFFE_PP_/Q (DFF_X1)
                                         dpath.a_lt_b$in0[5] (net)
                  0.02    0.00    0.18 ^ rebuffer2/A (BUF_X4)
     1    6.45    0.01    0.02    0.21 ^ rebuffer2/Z (BUF_X4)
                                         net55 (net)
                  0.01    0.00    0.21 ^ _554_/A2 (NAND2_X4)
     3   10.78    0.01    0.02    0.22 v _554_/ZN (NAND2_X4)
                                         _099_ (net)
                  0.01    0.00    0.22 v _557_/A2 (NAND2_X4)
     4   18.22    0.02    0.02    0.24 ^ _557_/ZN (NAND2_X4)
                                         _102_ (net)
                  0.02    0.00    0.24 ^ _681_/A2 (NOR2_X4)
     2    9.64    0.01    0.01    0.26 v _681_/ZN (NOR2_X4)
                                         _223_ (net)
                  0.01    0.00    0.26 v rebuffer43/A (BUF_X4)
     1    6.20    0.01    0.02    0.28 v rebuffer43/Z (BUF_X4)
                                         net96 (net)
                  0.01    0.00    0.28 v _691_/B2 (AOI21_X4)
     2   10.26    0.03    0.03    0.32 ^ _691_/ZN (AOI21_X4)
                                         _233_ (net)
                  0.03    0.00    0.32 ^ _692_/A2 (NAND2_X4)
     3   10.45    0.01    0.02    0.34 v _692_/ZN (NAND2_X4)
                                         _234_ (net)
                  0.01    0.00    0.34 v _701_/A1 (NAND2_X1)
     2    3.54    0.01    0.02    0.35 ^ _701_/ZN (NAND2_X1)
                                         _243_ (net)
                  0.01    0.00    0.35 ^ _708_/A1 (NAND2_X1)
     1    1.75    0.01    0.01    0.37 v _708_/ZN (NAND2_X1)
                                         _250_ (net)
                  0.01    0.00    0.37 v _709_/A1 (NAND2_X1)
     1    3.22    0.01    0.02    0.39 ^ _709_/ZN (NAND2_X1)
                                         _251_ (net)
                  0.01    0.00    0.39 ^ _712_/A1 (NAND2_X2)
     2    4.64    0.01    0.02    0.40 v _712_/ZN (NAND2_X2)
                                         net39 (net)
                  0.01    0.00    0.40 v output39/A (BUF_X1)
     1    0.12    0.00    0.02    0.42 v output39/Z (BUF_X1)
                                         resp_msg[11] (net)
                  0.00    0.00    0.42 v resp_msg[11] (out)
                                  0.42   data arrival time

                          0.46    0.46   clock core_clock (rise edge)
                          0.00    0.46   clock network delay (propagated)
                          0.00    0.46   clock reconvergence pessimism
                         -0.09    0.37   output external delay
                                  0.37   data required time
-----------------------------------------------------------------------------
                                  0.37   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                 -0.06   slack (VIOLATED)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[5]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[11] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    4.71    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.88    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_2__f_clk/A (CLKBUF_X3)
     9   14.58    0.01    0.04    0.07 ^ clkbuf_2_2__f_clk/Z (CLKBUF_X3)
                                         clknet_2_2__leaf_clk (net)
                  0.01    0.00    0.07 ^ dpath.a_reg.out[5]$_DFFE_PP_/CK (DFF_X1)
     3    9.50    0.02    0.11    0.18 ^ dpath.a_reg.out[5]$_DFFE_PP_/Q (DFF_X1)
                                         dpath.a_lt_b$in0[5] (net)
                  0.02    0.00    0.18 ^ rebuffer2/A (BUF_X4)
     1    6.45    0.01    0.02    0.21 ^ rebuffer2/Z (BUF_X4)
                                         net55 (net)
                  0.01    0.00    0.21 ^ _554_/A2 (NAND2_X4)
     3   10.78    0.01    0.02    0.22 v _554_/ZN (NAND2_X4)
                                         _099_ (net)
                  0.01    0.00    0.22 v _557_/A2 (NAND2_X4)
     4   18.22    0.02    0.02    0.24 ^ _557_/ZN (NAND2_X4)
                                         _102_ (net)
                  0.02    0.00    0.24 ^ _681_/A2 (NOR2_X4)
     2    9.64    0.01    0.01    0.26 v _681_/ZN (NOR2_X4)
                                         _223_ (net)
                  0.01    0.00    0.26 v rebuffer43/A (BUF_X4)
     1    6.20    0.01    0.02    0.28 v rebuffer43/Z (BUF_X4)
                                         net96 (net)
                  0.01    0.00    0.28 v _691_/B2 (AOI21_X4)
     2   10.26    0.03    0.03    0.32 ^ _691_/ZN (AOI21_X4)
                                         _233_ (net)
                  0.03    0.00    0.32 ^ _692_/A2 (NAND2_X4)
     3   10.45    0.01    0.02    0.34 v _692_/ZN (NAND2_X4)
                                         _234_ (net)
                  0.01    0.00    0.34 v _701_/A1 (NAND2_X1)
     2    3.54    0.01    0.02    0.35 ^ _701_/ZN (NAND2_X1)
                                         _243_ (net)
                  0.01    0.00    0.35 ^ _708_/A1 (NAND2_X1)
     1    1.75    0.01    0.01    0.37 v _708_/ZN (NAND2_X1)
                                         _250_ (net)
                  0.01    0.00    0.37 v _709_/A1 (NAND2_X1)
     1    3.22    0.01    0.02    0.39 ^ _709_/ZN (NAND2_X1)
                                         _251_ (net)
                  0.01    0.00    0.39 ^ _712_/A1 (NAND2_X2)
     2    4.64    0.01    0.02    0.40 v _712_/ZN (NAND2_X2)
                                         net39 (net)
                  0.01    0.00    0.40 v output39/A (BUF_X1)
     1    0.12    0.00    0.02    0.42 v output39/Z (BUF_X1)
                                         resp_msg[11] (net)
                  0.00    0.00    0.42 v resp_msg[11] (out)
                                  0.42   data arrival time

                          0.46    0.46   clock core_clock (rise edge)
                          0.00    0.46   clock network delay (propagated)
                          0.00    0.46   clock reconvergence pessimism
                         -0.09    0.37   output external delay
                                  0.37   data required time
-----------------------------------------------------------------------------
                                  0.37   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                 -0.06   slack (VIOLATED)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.15091052651405334

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7601

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
16.331336975097656

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
20.904499053955078

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7812

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 12

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[14]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.b_reg.out[7]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_2_3__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ dpath.b_reg.out[14]$_DFFE_PP_/CK (DFF_X1)
   0.10    0.17 ^ dpath.b_reg.out[14]$_DFFE_PP_/Q (DFF_X1)
   0.01    0.19 v _492_/ZN (INV_X2)
   0.03    0.21 ^ _585_/ZN (NAND2_X1)
   0.02    0.24 v _588_/ZN (NAND2_X2)
   0.01    0.25 ^ _589_/ZN (INV_X2)
   0.02    0.27 v _591_/ZN (NAND2_X1)
   0.04    0.31 ^ _592_/ZN (NOR2_X1)
   0.05    0.36 ^ _615_/ZN (AND2_X1)
   0.02    0.38 v _616_/ZN (NAND2_X4)
   0.03    0.41 ^ _648_/ZN (NAND3_X2)
   0.03    0.43 v _888_/ZN (NAND2_X4)
   0.03    0.46 v _907_/Z (BUF_X8)
   0.01    0.48 ^ _944_/ZN (NAND2_X1)
   0.02    0.49 v _945_/ZN (OAI21_X1)
   0.00    0.49 v dpath.b_reg.out[7]$_DFFE_PP_/D (DFF_X1)
           0.49   data arrival time

   0.46    0.46   clock core_clock (rise edge)
   0.00    0.46   clock source latency
   0.00    0.46 ^ clk (in)
   0.03    0.49 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.53 ^ clkbuf_2_3__f_clk/Z (CLKBUF_X3)
   0.00    0.53 ^ dpath.b_reg.out[7]$_DFFE_PP_/CK (DFF_X1)
   0.00    0.53   clock reconvergence pessimism
  -0.04    0.50   library setup time
           0.50   data required time
---------------------------------------------------------
           0.50   data required time
          -0.49   data arrival time
---------------------------------------------------------
           0.00   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: ctrl.state.out[1]$_DFF_P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ctrl.state.out[1]$_DFF_P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_2_0__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ ctrl.state.out[1]$_DFF_P_/CK (DFF_X1)
   0.09    0.16 v ctrl.state.out[1]$_DFF_P_/Q (DFF_X1)
   0.02    0.18 ^ _522_/ZN (NAND2_X1)
   0.01    0.19 v _524_/ZN (OAI21_X1)
   0.00    0.19 v ctrl.state.out[1]$_DFF_P_/D (DFF_X1)
           0.19   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_2_0__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ ctrl.state.out[1]$_DFF_P_/CK (DFF_X1)
   0.00    0.07   clock reconvergence pessimism
   0.00    0.08   library hold time
           0.08   data required time
---------------------------------------------------------
           0.08   data required time
          -0.19   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.0717

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.0730

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
0.4248

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
-0.0568

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
-13.370998

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.78e-04   8.36e-05   2.80e-06   5.65e-04  19.4%
Combinational          9.57e-04   1.06e-03   1.72e-05   2.03e-03  69.7%
Clock                  1.40e-04   1.80e-04   2.53e-07   3.20e-04  11.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.57e-03   1.32e-03   2.03e-05   2.92e-03 100.0%
                          54.0%      45.3%       0.7%
