INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yuanjiajun/Desktop/project_729/Digital_modulation/Digital_modulation.srcs/sources_1/ip/Sin_Rom/sim/Sin_Rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sin_Rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yuanjiajun/Desktop/project_729/Digital_modulation/Digital_modulation.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yuanjiajun/Desktop/project_729/Digital_modulation/Digital_modulation.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yuanjiajun/Desktop/project_729/Digital_modulation/Digital_modulation.srcs/sources_1/new/Clk_Division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clk_Division
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yuanjiajun/Desktop/project_729/Digital_modulation/Digital_modulation.srcs/sources_1/new/DAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module digital_modulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yuanjiajun/Desktop/project_729/Digital_modulation/Digital_modulation.srcs/sources_1/new/DDS_Addr_Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDS_Addr_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yuanjiajun/Desktop/project_729/Digital_modulation/Digital_modulation.srcs/sources_1/new/Driver_DAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Driver_DAC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yuanjiajun/Desktop/project_729/Digital_modulation/Digital_modulation.srcs/sources_1/new/key.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yuanjiajun/Desktop/project_729/Digital_modulation/Digital_modulation.srcs/sources_1/new/m_ser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_ser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yuanjiajun/Desktop/project_729/Digital_modulation/Digital_modulation.srcs/sources_1/new/trans_coding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_coding
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yuanjiajun/Desktop/project_729/Digital_modulation/Digital_modulation.srcs/sim_1/new/DAC_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DAC_test
