INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 13:46:14 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.111ns  (required time - arrival time)
  Source:                 mem_controller4/read_arbiter/data/sel_prev_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.180ns period=6.360ns})
  Destination:            buffer11/dataReg_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.180ns period=6.360ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.360ns  (clk rise@6.360ns - clk rise@0.000ns)
  Data Path Delay:        5.994ns  (logic 1.356ns (22.623%)  route 4.638ns (77.377%))
  Logic Levels:           20  (CARRY4=3 LUT3=1 LUT5=9 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.843 - 6.360 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1519, unset)         0.508     0.508    mem_controller4/read_arbiter/data/clk
    SLICE_X11Y135        FDRE                                         r  mem_controller4/read_arbiter/data/sel_prev_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y135        FDRE (Prop_fdre_C_Q)         0.216     0.724 r  mem_controller4/read_arbiter/data/sel_prev_reg[0]/Q
                         net (fo=96, routed)          0.560     1.284    mem_controller4/read_arbiter/data/sel_prev
    SLICE_X10Y131        LUT5 (Prop_lut5_I2_O)        0.043     1.327 r  mem_controller4/read_arbiter/data/data_tehb/Memory[0][10]_i_1/O
                         net (fo=9, routed)           0.270     1.598    buffer0/fifo/load0_dataOut[10]
    SLICE_X11Y131        LUT5 (Prop_lut5_I1_O)        0.043     1.641 r  buffer0/fifo/Memory[0][10]_i_1/O
                         net (fo=5, routed)           0.091     1.731    buffer74/fifo/D[10]
    SLICE_X11Y131        LUT5 (Prop_lut5_I0_O)        0.043     1.774 r  buffer74/fifo/dataReg[10]_i_1__1/O
                         net (fo=2, routed)           0.219     1.993    init14/control/D[10]
    SLICE_X9Y130         LUT3 (Prop_lut3_I0_O)        0.043     2.036 r  init14/control/Memory[0][10]_i_1__0/O
                         net (fo=4, routed)           0.175     2.211    buffer75/fifo/init14_outs[10]
    SLICE_X8Y131         LUT5 (Prop_lut5_I1_O)        0.043     2.254 r  buffer75/fifo/Memory[0][10]_i_1__1/O
                         net (fo=4, routed)           0.212     2.466    buffer76/fifo/init15_outs[10]
    SLICE_X9Y131         LUT5 (Prop_lut5_I1_O)        0.043     2.509 r  buffer76/fifo/Memory[0][10]_i_1__2/O
                         net (fo=4, routed)           0.524     3.033    cmpi5/init16_outs[10]
    SLICE_X6Y136         LUT6 (Prop_lut6_I1_O)        0.043     3.076 r  cmpi5/Memory[1][0]_i_22/O
                         net (fo=1, routed)           0.259     3.335    cmpi5/Memory[1][0]_i_22_n_0
    SLICE_X6Y137         LUT5 (Prop_lut5_I4_O)        0.043     3.378 r  cmpi5/Memory[1][0]_i_14/O
                         net (fo=1, routed)           0.000     3.378    cmpi5/Memory[1][0]_i_14_n_0
    SLICE_X6Y137         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     3.551 r  cmpi5/Memory_reg[1][0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.551    cmpi5/Memory_reg[1][0]_i_7_n_0
    SLICE_X6Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.601 r  cmpi5/Memory_reg[1][0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.601    cmpi5/Memory_reg[1][0]_i_3_n_0
    SLICE_X6Y139         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     3.708 r  cmpi5/Memory_reg[1][0]_i_2/CO[2]
                         net (fo=10, routed)          0.323     4.031    buffer63/fifo/result[0]
    SLICE_X6Y140         LUT5 (Prop_lut5_I0_O)        0.122     4.153 r  buffer63/fifo/transmitValue_i_6__9/O
                         net (fo=2, routed)           0.176     4.329    buffer63/fifo/buffer63_outs
    SLICE_X5Y141         LUT6 (Prop_lut6_I5_O)        0.043     4.372 f  buffer63/fifo/Head[0]_i_4/O
                         net (fo=3, routed)           0.164     4.536    init21/Head_reg[0]_0
    SLICE_X5Y140         LUT6 (Prop_lut6_I2_O)        0.043     4.579 r  init21/transmitValue_i_4__21/O
                         net (fo=2, routed)           0.251     4.831    init21/transmitValue_i_4__21_n_0
    SLICE_X5Y143         LUT6 (Prop_lut6_I3_O)        0.043     4.874 f  init21/transmitValue_i_3__24/O
                         net (fo=3, routed)           0.318     5.192    fork6/control/generateBlocks[11].regblock/transmitValue_i_9__0_0
    SLICE_X11Y143        LUT5 (Prop_lut5_I2_O)        0.043     5.235 r  fork6/control/generateBlocks[11].regblock/transmitValue_i_16/O
                         net (fo=1, routed)           0.088     5.323    fork6/control/generateBlocks[11].regblock/transmitValue_i_16_n_0
    SLICE_X11Y143        LUT6 (Prop_lut6_I3_O)        0.043     5.366 r  fork6/control/generateBlocks[11].regblock/transmitValue_i_9__0/O
                         net (fo=1, routed)           0.311     5.677    fork6/control/generateBlocks[11].regblock/transmitValue_i_9__0_n_0
    SLICE_X12Y142        LUT6 (Prop_lut6_I2_O)        0.043     5.720 r  fork6/control/generateBlocks[11].regblock/transmitValue_i_2__9/O
                         net (fo=3, routed)           0.154     5.874    buffer13/control/transmitValue_reg_46
    SLICE_X12Y142        LUT5 (Prop_lut5_I0_O)        0.043     5.917 f  buffer13/control/fullReg_i_4__4/O
                         net (fo=25, routed)          0.244     6.161    buffer13/control/outputValid_reg_1
    SLICE_X15Y142        LUT6 (Prop_lut6_I2_O)        0.043     6.204 r  buffer13/control/dataReg[31]_i_1__0/O
                         net (fo=32, routed)          0.298     6.502    buffer11/E[0]
    SLICE_X17Y141        FDRE                                         r  buffer11/dataReg_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.360     6.360 r  
                                                      0.000     6.360 r  clk (IN)
                         net (fo=1519, unset)         0.483     6.843    buffer11/clk
    SLICE_X17Y141        FDRE                                         r  buffer11/dataReg_reg[25]/C
                         clock pessimism              0.000     6.843    
                         clock uncertainty           -0.035     6.807    
    SLICE_X17Y141        FDRE (Setup_fdre_C_CE)      -0.194     6.613    buffer11/dataReg_reg[25]
  -------------------------------------------------------------------
                         required time                          6.613    
                         arrival time                          -6.502    
  -------------------------------------------------------------------
                         slack                                  0.111    




