// Generated by CIRCT firtool-1.43.0
module Hello(	// <stdin>:3:10
  input         clock,	// <stdin>:4:11
                reset,	// <stdin>:5:11
  input  [15:0] io_sw,	// src/main/scala/Hello.scala:5:16
  output [7:0]  io_segr_0,	// src/main/scala/Hello.scala:5:16
                io_segr_1,	// src/main/scala/Hello.scala:5:16
                io_segr_2,	// src/main/scala/Hello.scala:5:16
                io_segr_3,	// src/main/scala/Hello.scala:5:16
                io_segr_4,	// src/main/scala/Hello.scala:5:16
                io_segr_5,	// src/main/scala/Hello.scala:5:16
                io_segr_6,	// src/main/scala/Hello.scala:5:16
                io_segr_7,	// src/main/scala/Hello.scala:5:16
  output [15:0] io_ledr	// src/main/scala/Hello.scala:5:16
);

  wire [15:0][7:0] _GEN =
    '{8'h71,
      8'h61,
      8'h89,
      8'h63,
      8'hC1,
      8'h11,
      8'h9,
      8'h1,
      8'h1F,
      8'h41,
      8'h49,
      8'h99,
      8'hD,
      8'h25,
      8'h9F,
      8'h2};	// src/main/scala/Hello.scala:11:22, :13:39, :14:32, :15:32, :16:32, :17:32, :18:32, :19:32, :20:32, :21:32, :22:32, :23:32, :24:32, :25:32, :26:32, :27:32, :28:32, :29:32
  assign io_segr_0 = _GEN[io_sw[3:0]];	// <stdin>:3:10, src/main/scala/Hello.scala:11:22, :13:{21,39}, :14:32, :15:32, :16:32, :17:32, :18:32, :19:32, :20:32, :21:32, :22:32, :23:32, :24:32, :25:32, :26:32, :27:32, :28:32, :29:32
  assign io_segr_1 = _GEN[io_sw[7:4]];	// <stdin>:3:10, src/main/scala/Hello.scala:11:22, :13:{21,39}, :14:32, :15:32, :16:32, :17:32, :18:32, :19:32, :20:32, :21:32, :22:32, :23:32, :24:32, :25:32, :26:32, :27:32, :28:32, :29:32
  assign io_segr_2 = _GEN[io_sw[11:8]];	// <stdin>:3:10, src/main/scala/Hello.scala:11:22, :13:{21,39}, :14:32, :15:32, :16:32, :17:32, :18:32, :19:32, :20:32, :21:32, :22:32, :23:32, :24:32, :25:32, :26:32, :27:32, :28:32, :29:32
  assign io_segr_3 = _GEN[io_sw[15:12]];	// <stdin>:3:10, src/main/scala/Hello.scala:11:22, :13:{21,39}, :14:32, :15:32, :16:32, :17:32, :18:32, :19:32, :20:32, :21:32, :22:32, :23:32, :24:32, :25:32, :26:32, :27:32, :28:32, :29:32
  assign io_segr_4 = 8'hFF;	// <stdin>:3:10, src/main/scala/Hello.scala:11:22
  assign io_segr_5 = 8'hFF;	// <stdin>:3:10, src/main/scala/Hello.scala:11:22
  assign io_segr_6 = 8'hFF;	// <stdin>:3:10, src/main/scala/Hello.scala:11:22
  assign io_segr_7 = 8'hFF;	// <stdin>:3:10, src/main/scala/Hello.scala:11:22
  assign io_ledr = io_sw;	// <stdin>:3:10
endmodule

