--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Thu Feb 24 17:02:56 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     dds_main
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk_c]
            751 items scored, 399 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 5.211ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \u_encoder/cnt_158__i0  (from clk_c +)
   Destination:    FD1S3AY    D              \u_encoder/cnt_20ms__i0  (to clk_c +)

   Delay:                  10.051ns  (28.9% logic, 71.1% route), 6 logic levels.

 Constraint Details:

     10.051ns data_path \u_encoder/cnt_158__i0 to \u_encoder/cnt_20ms__i0 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 5.211ns

 Path Details: \u_encoder/cnt_158__i0 to \u_encoder/cnt_20ms__i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \u_encoder/cnt_158__i0 (from clk_c)
Route         3   e 1.315                                  \u_encoder/cnt[0]
LUT4        ---     0.493              A to Z              \u_encoder/i664_4_lut
Route         1   e 0.941                                  \u_encoder/n753
LUT4        ---     0.493              A to Z              \u_encoder/i670_4_lut
Route         1   e 0.941                                  \u_encoder/n759
LUT4        ---     0.493              D to Z              \u_encoder/i683_4_lut
Route         7   e 1.502                                  \u_encoder/cnt_20ms_5__N_129
LUT4        ---     0.493              D to Z              \u_encoder/i2_4_lut
Route         7   e 1.502                                  \u_encoder/clk_c_enable_2
LUT4        ---     0.493              B to Z              \u_encoder/i433_3_lut
Route         1   e 0.941                                  \u_encoder/n18
                  --------
                   10.051  (28.9% logic, 71.1% route), 6 logic levels.


Error:  The following path violates requirements by 5.211ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \u_encoder/cnt_158__i12  (from clk_c +)
   Destination:    FD1S3AY    D              \u_encoder/cnt_20ms__i0  (to clk_c +)

   Delay:                  10.051ns  (28.9% logic, 71.1% route), 6 logic levels.

 Constraint Details:

     10.051ns data_path \u_encoder/cnt_158__i12 to \u_encoder/cnt_20ms__i0 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 5.211ns

 Path Details: \u_encoder/cnt_158__i12 to \u_encoder/cnt_20ms__i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \u_encoder/cnt_158__i12 (from clk_c)
Route         3   e 1.315                                  \u_encoder/cnt[12]
LUT4        ---     0.493              C to Z              \u_encoder/i664_4_lut
Route         1   e 0.941                                  \u_encoder/n753
LUT4        ---     0.493              A to Z              \u_encoder/i670_4_lut
Route         1   e 0.941                                  \u_encoder/n759
LUT4        ---     0.493              D to Z              \u_encoder/i683_4_lut
Route         7   e 1.502                                  \u_encoder/cnt_20ms_5__N_129
LUT4        ---     0.493              D to Z              \u_encoder/i2_4_lut
Route         7   e 1.502                                  \u_encoder/clk_c_enable_2
LUT4        ---     0.493              B to Z              \u_encoder/i433_3_lut
Route         1   e 0.941                                  \u_encoder/n18
                  --------
                   10.051  (28.9% logic, 71.1% route), 6 logic levels.


Error:  The following path violates requirements by 5.211ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \u_encoder/cnt_158__i10  (from clk_c +)
   Destination:    FD1S3AY    D              \u_encoder/cnt_20ms__i0  (to clk_c +)

   Delay:                  10.051ns  (28.9% logic, 71.1% route), 6 logic levels.

 Constraint Details:

     10.051ns data_path \u_encoder/cnt_158__i10 to \u_encoder/cnt_20ms__i0 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 5.211ns

 Path Details: \u_encoder/cnt_158__i10 to \u_encoder/cnt_20ms__i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \u_encoder/cnt_158__i10 (from clk_c)
Route         3   e 1.315                                  \u_encoder/cnt[10]
LUT4        ---     0.493              B to Z              \u_encoder/i666_4_lut
Route         1   e 0.941                                  \u_encoder/n755
LUT4        ---     0.493              C to Z              \u_encoder/i670_4_lut
Route         1   e 0.941                                  \u_encoder/n759
LUT4        ---     0.493              D to Z              \u_encoder/i683_4_lut
Route         7   e 1.502                                  \u_encoder/cnt_20ms_5__N_129
LUT4        ---     0.493              D to Z              \u_encoder/i2_4_lut
Route         7   e 1.502                                  \u_encoder/clk_c_enable_2
LUT4        ---     0.493              B to Z              \u_encoder/i433_3_lut
Route         1   e 0.941                                  \u_encoder/n18
                  --------
                   10.051  (28.9% logic, 71.1% route), 6 logic levels.

Warning: 10.211 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |     5.000 ns|    10.211 ns|     6 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
\u_encoder/cnt_20ms_5__N_129            |       7|     154|     38.60%
                                        |        |        |
\u_encoder/cnt_12__N_122                |      13|     143|     35.84%
                                        |        |        |
\u_encoder/n759                         |       1|     130|     32.58%
                                        |        |        |
\u_encoder/n5                           |       1|     117|     29.32%
                                        |        |        |
\u_encoder/clk_c_enable_2               |       7|      94|     23.56%
                                        |        |        |
\u_encoder/n4                           |       1|      78|     19.55%
                                        |        |        |
\u_encoder/n684                         |       1|      52|     13.03%
                                        |        |        |
\u_encoder/n753                         |       1|      52|     13.03%
                                        |        |        |
\u_encoder/n755                         |       1|      52|     13.03%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 399  Score: 738432

Constraints cover  848 paths, 148 nets, and 363 connections (95.5% coverage)


Peak memory: 60854272 bytes, TRCE: 1773568 bytes, DLYMAN: 167936 bytes
CPU_TIME_REPORT: 0 secs 
