{
    "application": "HPCC_FPGA",
    "details": {
        "software": [
            "intelFPGA_pro",
            "mkl",
            "openmpi"
        ],
        "resource_requirements": {
            "modules": [
                "intelFPGA_pro/19.4",
                "mkl/20.0.4",
                "openmpi/gdr/4.0.3/gcc8.3.1-cuda11.2.1"
            ],
            "pbs_options": {
                "queue": "fsyn-b",
                "job_name": "HPL_DP",
                "account": "CCUSC",
                "email": "marius.meyer@uni-paderborn.de",
                "email_options": "e",
                "output_file": "synth_cygnus_dp_iec.log",
                "join_output": "o"
            }
        },
        "configuration_files": [
            "cygnus/Nallatech_520N_IEC_B8_SB2_R4_s1.cmake",
            "cygnus/Nallatech_520N_IEC_B8_SB2_R4_s2.cmake"
        ],
        "patches": [
            "../../../patches/cygnus_hpl_channel_ordering.patch",
            "../../../patches/hpl_gemm_scaling_use_combined_read_pipeline_intel.patch"
        ]
    }
}