// Seed: 4195057423
module module_0 (
    input wire module_0,
    input wor id_1,
    output wand id_2,
    input wire id_3,
    input tri0 id_4,
    input supply1 id_5,
    input supply0 id_6,
    input supply1 id_7,
    input supply0 id_8,
    input wand id_9,
    input tri id_10,
    input tri1 id_11,
    input supply1 id_12
);
  tri1 id_14, id_15 = 1'b0;
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    output wor id_2,
    input supply1 id_3,
    input uwire id_4,
    input wor id_5,
    output logic id_6,
    input tri0 id_7,
    input wor id_8
    , id_20,
    output wand id_9,
    input logic id_10,
    input wand id_11,
    output supply0 id_12,
    input tri1 id_13,
    output wor id_14,
    output supply0 id_15,
    input wor id_16
    , id_21,
    input wire id_17,
    input tri id_18
);
  wire id_22;
  initial begin
    `define pp_23 0
    id_6 <= #1 id_10;
  end
  wire id_24;
  rpmos ((1) + id_13, 1'h0);
  final $display(1'b0);
  module_0(
      id_0, id_11, id_2, id_3, id_11, id_0, id_13, id_17, id_18, id_18, id_11, id_8, id_7
  );
  assign id_12 = id_7 ^ 'b0;
  assign id_12 = 1;
endmodule
