Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/szlj/Xilix1/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 622a872f3c3a4d00872c4c7956adbb10 --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L blk_mem_gen_v8_3_3 -L unisims_ver -L unimacro_ver -L secureip --snapshot MP3_tb_behav xil_defaultlib.MP3_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 13 for port addra [E:/szlj/vivado_save/bigwork/bigwork.srcs/sources_1/new/MP3.v:243]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 13 for port addra [E:/szlj/vivado_save/bigwork/bigwork.srcs/sources_1/new/MP3.v:248]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 14 for port addra [E:/szlj/vivado_save/bigwork/bigwork.srcs/sources_1/new/MP3.v:253]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 13 for port addra [E:/szlj/vivado_save/bigwork/bigwork.srcs/sources_1/new/MP3.v:258]
WARNING: [VRFC 10-278] actual bit length 17 differs from formal bit length 13 for port addra [E:/szlj/vivado_save/bigwork/bigwork.srcs/sources_1/new/MP3.v:263]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [E:/szlj/vivado_save/bigwork/bigwork.ip_user_files/ipstatic/blk_mem_gen_v8_3_3/simulation/blk_mem_gen_v8_3.v:2415]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_output_stage(...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_output_stage(...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_softecc_outpu...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_mem_module(C_...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_mem_module(C_...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_output_stage(...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_output_stage(...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_softecc_outpu...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_mem_module(C_...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_2
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_mem_module(C_...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_3
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_mem_module(C_...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_4
Compiling module xil_defaultlib.MP3
Compiling module xil_defaultlib.MP3_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MP3_tb_behav
