VERSION 5.7 ;
   NAMESCASESENSITIVE ON ;
   DIVIDERCHAR "/" ;
   BUSBITCHARS "()" ;
   DESIGN panamax_core_pins ;
   TECHNOLOGY sky130A ;
   UNITS DISTANCE MICRONS 1000 ;
   DIEAREA ( 0 0 ) ( 3170300 4770650 ) ;

VIAS 0 ;
END VIAS

COMPONENTS 0 ;
END COMPONENTS

PINS 2296 ;
   - pwrdet_vddd_present_vddio_hv + NET pwrdet_vddd_present_vddio_hv
     + PORT
        + LAYER met2 ( -130 -750 ) ( 130 750 )        + PLACED ( 2412375 750 ) N ;
   - pwrdet_in2_vddio_hv + NET pwrdet_in2_vddio_hv
     + PORT
        + LAYER met2 ( -130 -750 ) ( 130 750 )        + PLACED ( 2413660 750 ) N ;
   - pwrdet_in3_vddio_hv + NET pwrdet_in3_vddio_hv
     + PORT
        + LAYER met2 ( -130 -750 ) ( 130 750 )        + PLACED ( 2414845 750 ) N ;
   - pwrdet_rst_por_hv_n + NET pwrdet_rst_por_hv_n
     + PORT
        + LAYER met2 ( -130 -750 ) ( 130 750 )        + PLACED ( 2420510 750 ) N ;
   - project_id[0] + NET project_id[0]
     + PORT
        + LAYER met2 ( -140 -420 ) ( 140 420 )        + PLACED ( 2509390 420 ) N ;
   - project_id[1] + NET project_id[1]
     + PORT
        + LAYER met2 ( -140 -420 ) ( 140 420 )        + PLACED ( 2510310 420 ) N ;
   - project_id[2] + NET project_id[2]
     + PORT
        + LAYER met2 ( -140 -420 ) ( 140 420 )        + PLACED ( 2511230 420 ) N ;
   - project_id[3] + NET project_id[3]
     + PORT
        + LAYER met2 ( -140 -420 ) ( 140 420 )        + PLACED ( 2512150 420 ) N ;
   - project_id[4] + NET project_id[4]
     + PORT
        + LAYER met2 ( -140 -420 ) ( 140 420 )        + PLACED ( 2513070 420 ) N ;
   - project_id[5] + NET project_id[5]
     + PORT
        + LAYER met2 ( -140 -420 ) ( 140 420 )        + PLACED ( 2513990 420 ) N ;
   - project_id[6] + NET project_id[6]
     + PORT
        + LAYER met2 ( -140 -420 ) ( 140 420 )        + PLACED ( 2514910 420 ) N ;
   - project_id[7] + NET project_id[7]
     + PORT
        + LAYER met2 ( -140 -420 ) ( 140 420 )        + PLACED ( 2515830 420 ) N ;
   - project_id[8] + NET project_id[8]
     + PORT
        + LAYER met2 ( -140 -420 ) ( 140 420 )        + PLACED ( 2516750 420 ) N ;
   - project_id[9] + NET project_id[9]
     + PORT
        + LAYER met2 ( -140 -420 ) ( 140 420 )        + PLACED ( 2517670 420 ) N ;
   - project_id[10] + NET project_id[10]
     + PORT
        + LAYER met2 ( -140 -420 ) ( 140 420 )        + PLACED ( 2518590 420 ) N ;
   - project_id[11] + NET project_id[11]
     + PORT
        + LAYER met2 ( -140 -420 ) ( 140 420 )        + PLACED ( 2519510 420 ) N ;
   - project_id[12] + NET project_id[12]
     + PORT
        + LAYER met2 ( -140 -420 ) ( 140 420 )        + PLACED ( 2520430 420 ) N ;
   - project_id[13] + NET project_id[13]
     + PORT
        + LAYER met2 ( -140 -420 ) ( 140 420 )        + PLACED ( 2521350 420 ) N ;
   - project_id[14] + NET project_id[14]
     + PORT
        + LAYER met2 ( -140 -420 ) ( 140 420 )        + PLACED ( 2522270 420 ) N ;
   - project_id[15] + NET project_id[15]
     + PORT
        + LAYER met2 ( -140 -420 ) ( 140 420 )        + PLACED ( 2523190 420 ) N ;
   - project_id[16] + NET project_id[16]
     + PORT
        + LAYER met2 ( -140 -420 ) ( 140 420 )        + PLACED ( 2524110 420 ) N ;
   - project_id[17] + NET project_id[17]
     + PORT
        + LAYER met2 ( -140 -420 ) ( 140 420 )        + PLACED ( 2525030 420 ) N ;
   - project_id[18] + NET project_id[18]
     + PORT
        + LAYER met2 ( -140 -420 ) ( 140 420 )        + PLACED ( 2525950 420 ) N ;
   - project_id[19] + NET project_id[19]
     + PORT
        + LAYER met2 ( -140 -420 ) ( 140 420 )        + PLACED ( 2526870 420 ) N ;
   - project_id[20] + NET project_id[20]
     + PORT
        + LAYER met2 ( -140 -420 ) ( 140 420 )        + PLACED ( 2527790 420 ) N ;
   - project_id[21] + NET project_id[21]
     + PORT
        + LAYER met2 ( -140 -420 ) ( 140 420 )        + PLACED ( 2528710 420 ) N ;
   - project_id[22] + NET project_id[22]
     + PORT
        + LAYER met2 ( -140 -420 ) ( 140 420 )        + PLACED ( 2529630 420 ) N ;
   - project_id[23] + NET project_id[23]
     + PORT
        + LAYER met2 ( -140 -420 ) ( 140 420 )        + PLACED ( 2530550 420 ) N ;
   - project_id[24] + NET project_id[24]
     + PORT
        + LAYER met2 ( -140 -420 ) ( 140 420 )        + PLACED ( 2531470 420 ) N ;
   - project_id[25] + NET project_id[25]
     + PORT
        + LAYER met2 ( -140 -420 ) ( 140 420 )        + PLACED ( 2532390 420 ) N ;
   - project_id[26] + NET project_id[26]
     + PORT
        + LAYER met2 ( -140 -420 ) ( 140 420 )        + PLACED ( 2533310 420 ) N ;
   - project_id[27] + NET project_id[27]
     + PORT
        + LAYER met2 ( -140 -420 ) ( 140 420 )        + PLACED ( 2534230 420 ) N ;
   - project_id[28] + NET project_id[28]
     + PORT
        + LAYER met2 ( -140 -420 ) ( 140 420 )        + PLACED ( 2535150 420 ) N ;
   - project_id[29] + NET project_id[29]
     + PORT
        + LAYER met2 ( -140 -420 ) ( 140 420 )        + PLACED ( 2536070 420 ) N ;
   - project_id[30] + NET project_id[30]
     + PORT
        + LAYER met2 ( -140 -420 ) ( 140 420 )        + PLACED ( 2536990 420 ) N ;
   - project_id[31] + NET project_id[31]
     + PORT
        + LAYER met2 ( -140 -420 ) ( 140 420 )        + PLACED ( 2537910 420 ) N ;
   - pwrdet_in1_vddd_hv + NET pwrdet_in1_vddd_hv
     + PORT
        + LAYER met2 ( -130 -750 ) ( 130 750 )        + PLACED ( 2375760 750 ) N ;
   - pwrdet_out1_vddio_hv + NET pwrdet_out1_vddio_hv
     + PORT
        + LAYER met2 ( -130 -750 ) ( 130 750 )        + PLACED ( 2377330 750 ) N ;
   - pwrdet_out2_vddd_hv + NET pwrdet_out2_vddd_hv
     + PORT
        + LAYER met2 ( -130 -750 ) ( 130 750 )        + PLACED ( 2378415 750 ) N ;
   - pwrdet_out3_vddd_hv + NET pwrdet_out3_vddd_hv
     + PORT
        + LAYER met2 ( -130 -750 ) ( 130 750 )        + PLACED ( 2379575 750 ) N ;
   - pwrdet_vddio_present_vddd_hv + NET pwrdet_vddio_present_vddd_hv
     + PORT
        + LAYER met2 ( -130 -750 ) ( 130 750 )        + PLACED ( 2381040 750 ) N ;
   - pwrdet_out3_vddio_hv + NET pwrdet_out3_vddio_hv
     + PORT
        + LAYER met2 ( -130 -750 ) ( 130 750 )        + PLACED ( 2387705 750 ) N ;
   - pwrdet_tie_lo_esd + NET pwrdet_tie_lo_esd
     + PORT
        + LAYER met2 ( -195 -750 ) ( 195 750 )        + PLACED ( 2409440 750 ) N ;
   - pwrdet_in3_vddd_hv + NET pwrdet_in3_vddd_hv
     + PORT
        + LAYER met2 ( -130 -750 ) ( 130 750 )        + PLACED ( 2411105 750 ) N ;
   - pwrdet_out2_vddio_hv + NET pwrdet_out2_vddio_hv
     + PORT
        + LAYER met2 ( -130 -750 ) ( 130 750 )        + PLACED ( 2370605 750 ) N ;
   - pwrdet_out1_vddd_hv + NET pwrdet_out1_vddd_hv
     + PORT
        + LAYER met2 ( -130 -750 ) ( 130 750 )        + PLACED ( 2371765 750 ) N ;
   - pwrdet_in1_vddio_hv + NET pwrdet_in1_vddio_hv
     + PORT
        + LAYER met2 ( -130 -750 ) ( 130 750 )        + PLACED ( 2373000 750 ) N ;
   - pwrdet_in2_vddd_hv + NET pwrdet_in2_vddd_hv
     + PORT
        + LAYER met2 ( -130 -750 ) ( 130 750 )        + PLACED ( 2374060 750 ) N ;
   - gpio3_2_tie_lo_esd + NET gpio3_2_tie_lo_esd
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2807730 4770150 ) N ;
   - gpio3_2_in + NET gpio3_2_in
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2806230 4770150 ) N ;
   - gpio3_2_tie_hi_esd + NET gpio3_2_tie_hi_esd
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2804720 4770150 ) N ;
   - gpio3_2_enable_vddio + NET gpio3_2_enable_vddio
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2803230 4770150 ) N ;
   - gpio3_2_slow + NET gpio3_2_slow
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2801730 4770150 ) N ;
   - gpio3_2_pad_a_esd_0_h + NET gpio3_2_pad_a_esd_0_h
     + PORT
        + LAYER met2 ( -320 -500 ) ( 320 500 )        + PLACED ( 2800040 4770150 ) N ;
   - gpio3_2_pad_a_esd_1_h + NET gpio3_2_pad_a_esd_1_h
     + PORT
        + LAYER met2 ( -325 -500 ) ( 325 500 )        + PLACED ( 2793745 4770150 ) N ;
   - gpio3_2_pad_a_noesd_h + NET gpio3_2_pad_a_noesd_h
     + PORT
        + LAYER met2 ( -535 -500 ) ( 535 500 )        + PLACED ( 2788495 4770150 ) N ;
   - gpio3_2_analog_en + NET gpio3_2_analog_en
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2786570 4770150 ) N ;
   - gpio3_2_analog_pol + NET gpio3_2_analog_pol
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2772000 4770150 ) N ;
   - gpio3_2_inp_dis + NET gpio3_2_inp_dis
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2770520 4770150 ) N ;
   - gpio3_2_enable_inp_h + NET gpio3_2_enable_inp_h
     + PORT
        + LAYER met2 ( -140 -500 ) ( 140 500 )        + PLACED ( 2763655 4770150 ) N ;
   - gpio3_2_enable_h + NET gpio3_2_enable_h
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2760735 4770150 ) N ;
   - gpio3_2_hld_h_n + NET gpio3_2_hld_h_n
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2757090 4770150 ) N ;
   - gpio3_2_analog_sel + NET gpio3_2_analog_sel
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2755520 4770150 ) N ;
   - gpio3_2_dm[2] + NET gpio3_2_dm[2]
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2753765 4770150 ) N ;
   - gpio3_2_dm[1] + NET gpio3_2_dm[1]
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2792110 4770150 ) N ;
   - gpio3_2_dm[0] + NET gpio3_2_dm[0]
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2775130 4770150 ) N ;
   - gpio3_2_hld_ovr + NET gpio3_2_hld_ovr
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2751875 4770150 ) N ;
   - gpio3_2_out + NET gpio3_2_out
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2747630 4770150 ) N ;
   - gpio3_2_enable_vswitch_h + NET gpio3_2_enable_vswitch_h
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2741585 4770150 ) N ;
   - gpio3_2_enable_vdda_h + NET gpio3_2_enable_vdda_h
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2738030 4770150 ) N ;
   - gpio3_2_vtrip_sel + NET gpio3_2_vtrip_sel
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2731790 4770150 ) N ;
   - gpio3_2_ib_mode_sel + NET gpio3_2_ib_mode_sel
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2730190 4770150 ) N ;
   - gpio3_2_oe_n + NET gpio3_2_oe_n
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2728620 4770150 ) N ;
   - gpio3_2_in_h + NET gpio3_2_in_h
     + PORT
        + LAYER met2 ( -310 -500 ) ( 310 500 )        + PLACED ( 2725850 4770150 ) N ;
   - gpio3_2_zero + NET gpio3_2_zero
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2812550 4770150 ) N ;
   - gpio3_2_one + NET gpio3_2_one
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2814360 4770150 ) N ;
   - gpio3_3_zero + NET gpio3_3_zero
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2692550 4770150 ) N ;
   - gpio3_3_one + NET gpio3_3_one
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2694360 4770150 ) N ;
   - gpio3_1_hld_ovr + NET gpio3_1_hld_ovr
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2871875 4770150 ) N ;
   - gpio3_1_out + NET gpio3_1_out
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2867630 4770150 ) N ;
   - gpio3_1_enable_vswitch_h + NET gpio3_1_enable_vswitch_h
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2861585 4770150 ) N ;
   - gpio3_1_enable_vdda_h + NET gpio3_1_enable_vdda_h
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2858030 4770150 ) N ;
   - gpio3_1_vtrip_sel + NET gpio3_1_vtrip_sel
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2851790 4770150 ) N ;
   - gpio3_1_ib_mode_sel + NET gpio3_1_ib_mode_sel
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2850190 4770150 ) N ;
   - gpio3_1_oe_n + NET gpio3_1_oe_n
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2848620 4770150 ) N ;
   - gpio3_1_in_h + NET gpio3_1_in_h
     + PORT
        + LAYER met2 ( -310 -500 ) ( 310 500 )        + PLACED ( 2845850 4770150 ) N ;
   - gpio3_1_zero + NET gpio3_1_zero
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2932550 4770150 ) N ;
   - gpio3_1_one + NET gpio3_1_one
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2934360 4770150 ) N ;
   - gpio3_1_dm[0] + NET gpio3_1_dm[0]
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2895130 4770150 ) N ;
   - gpio3_0_tie_lo_esd + NET gpio3_0_tie_lo_esd
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 3047730 4770150 ) N ;
   - gpio3_0_in + NET gpio3_0_in
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 3046230 4770150 ) N ;
   - gpio3_0_tie_hi_esd + NET gpio3_0_tie_hi_esd
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 3044720 4770150 ) N ;
   - gpio3_0_enable_vddio + NET gpio3_0_enable_vddio
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 3043230 4770150 ) N ;
   - gpio3_0_slow + NET gpio3_0_slow
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 3041730 4770150 ) N ;
   - gpio3_0_pad_a_esd_0_h + NET gpio3_0_pad_a_esd_0_h
     + PORT
        + LAYER met2 ( -320 -500 ) ( 320 500 )        + PLACED ( 3040040 4770150 ) N ;
   - gpio3_0_pad_a_esd_1_h + NET gpio3_0_pad_a_esd_1_h
     + PORT
        + LAYER met2 ( -325 -500 ) ( 325 500 )        + PLACED ( 3033745 4770150 ) N ;
   - gpio3_0_pad_a_noesd_h + NET gpio3_0_pad_a_noesd_h
     + PORT
        + LAYER met2 ( -535 -500 ) ( 535 500 )        + PLACED ( 3028495 4770150 ) N ;
   - gpio3_0_analog_en + NET gpio3_0_analog_en
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 3026570 4770150 ) N ;
   - gpio3_0_analog_pol + NET gpio3_0_analog_pol
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 3012000 4770150 ) N ;
   - gpio3_0_inp_dis + NET gpio3_0_inp_dis
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 3010520 4770150 ) N ;
   - gpio3_0_enable_inp_h + NET gpio3_0_enable_inp_h
     + PORT
        + LAYER met2 ( -140 -500 ) ( 140 500 )        + PLACED ( 3003655 4770150 ) N ;
   - gpio3_0_enable_h + NET gpio3_0_enable_h
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 3000735 4770150 ) N ;
   - gpio3_0_hld_h_n + NET gpio3_0_hld_h_n
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2997090 4770150 ) N ;
   - gpio3_0_analog_sel + NET gpio3_0_analog_sel
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2995520 4770150 ) N ;
   - gpio3_0_dm[2] + NET gpio3_0_dm[2]
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2993765 4770150 ) N ;
   - gpio3_0_dm[1] + NET gpio3_0_dm[1]
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 3032110 4770150 ) N ;
   - gpio3_0_dm[0] + NET gpio3_0_dm[0]
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 3015130 4770150 ) N ;
   - gpio3_0_hld_ovr + NET gpio3_0_hld_ovr
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2991875 4770150 ) N ;
   - gpio3_0_out + NET gpio3_0_out
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2987630 4770150 ) N ;
   - gpio3_0_enable_vswitch_h + NET gpio3_0_enable_vswitch_h
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2981585 4770150 ) N ;
   - gpio3_0_enable_vdda_h + NET gpio3_0_enable_vdda_h
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2978030 4770150 ) N ;
   - gpio3_0_vtrip_sel + NET gpio3_0_vtrip_sel
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2971790 4770150 ) N ;
   - gpio3_0_ib_mode_sel + NET gpio3_0_ib_mode_sel
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2970190 4770150 ) N ;
   - gpio3_0_oe_n + NET gpio3_0_oe_n
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2968620 4770150 ) N ;
   - gpio3_0_in_h + NET gpio3_0_in_h
     + PORT
        + LAYER met2 ( -310 -500 ) ( 310 500 )        + PLACED ( 2965850 4770150 ) N ;
   - gpio3_0_zero + NET gpio3_0_zero
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 3052550 4770150 ) N ;
   - gpio3_0_one + NET gpio3_0_one
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 3054360 4770150 ) N ;
   - gpio3_1_tie_lo_esd + NET gpio3_1_tie_lo_esd
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2927730 4770150 ) N ;
   - gpio3_1_in + NET gpio3_1_in
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2926230 4770150 ) N ;
   - gpio3_1_tie_hi_esd + NET gpio3_1_tie_hi_esd
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2924720 4770150 ) N ;
   - gpio3_1_enable_vddio + NET gpio3_1_enable_vddio
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2923230 4770150 ) N ;
   - gpio3_1_slow + NET gpio3_1_slow
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2921730 4770150 ) N ;
   - gpio3_1_pad_a_esd_0_h + NET gpio3_1_pad_a_esd_0_h
     + PORT
        + LAYER met2 ( -320 -500 ) ( 320 500 )        + PLACED ( 2920040 4770150 ) N ;
   - gpio3_1_pad_a_esd_1_h + NET gpio3_1_pad_a_esd_1_h
     + PORT
        + LAYER met2 ( -325 -500 ) ( 325 500 )        + PLACED ( 2913745 4770150 ) N ;
   - gpio3_1_pad_a_noesd_h + NET gpio3_1_pad_a_noesd_h
     + PORT
        + LAYER met2 ( -535 -500 ) ( 535 500 )        + PLACED ( 2908495 4770150 ) N ;
   - gpio3_1_analog_en + NET gpio3_1_analog_en
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2906570 4770150 ) N ;
   - gpio3_1_analog_pol + NET gpio3_1_analog_pol
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2892000 4770150 ) N ;
   - gpio3_1_inp_dis + NET gpio3_1_inp_dis
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2890520 4770150 ) N ;
   - gpio3_1_enable_inp_h + NET gpio3_1_enable_inp_h
     + PORT
        + LAYER met2 ( -140 -500 ) ( 140 500 )        + PLACED ( 2883655 4770150 ) N ;
   - gpio3_1_enable_h + NET gpio3_1_enable_h
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2880735 4770150 ) N ;
   - gpio3_1_hld_h_n + NET gpio3_1_hld_h_n
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2877090 4770150 ) N ;
   - gpio3_1_analog_sel + NET gpio3_1_analog_sel
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2875520 4770150 ) N ;
   - gpio3_1_dm[2] + NET gpio3_1_dm[2]
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2873765 4770150 ) N ;
   - gpio3_1_dm[1] + NET gpio3_1_dm[1]
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2912110 4770150 ) N ;
   - gpio3_3_pad_a_esd_1_h + NET gpio3_3_pad_a_esd_1_h
     + PORT
        + LAYER met2 ( -325 -500 ) ( 325 500 )        + PLACED ( 2673745 4770150 ) N ;
   - gpio3_3_pad_a_noesd_h + NET gpio3_3_pad_a_noesd_h
     + PORT
        + LAYER met2 ( -535 -500 ) ( 535 500 )        + PLACED ( 2668495 4770150 ) N ;
   - gpio3_3_analog_en + NET gpio3_3_analog_en
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2666570 4770150 ) N ;
   - gpio3_3_analog_pol + NET gpio3_3_analog_pol
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2652000 4770150 ) N ;
   - gpio3_3_inp_dis + NET gpio3_3_inp_dis
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2650520 4770150 ) N ;
   - gpio3_3_enable_inp_h + NET gpio3_3_enable_inp_h
     + PORT
        + LAYER met2 ( -140 -500 ) ( 140 500 )        + PLACED ( 2643655 4770150 ) N ;
   - gpio3_3_enable_h + NET gpio3_3_enable_h
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2640735 4770150 ) N ;
   - gpio3_3_hld_h_n + NET gpio3_3_hld_h_n
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2637090 4770150 ) N ;
   - gpio3_3_analog_sel + NET gpio3_3_analog_sel
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2635520 4770150 ) N ;
   - gpio3_3_dm[2] + NET gpio3_3_dm[2]
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2633765 4770150 ) N ;
   - gpio3_3_dm[1] + NET gpio3_3_dm[1]
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2672110 4770150 ) N ;
   - gpio3_3_dm[0] + NET gpio3_3_dm[0]
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2655130 4770150 ) N ;
   - gpio3_3_hld_ovr + NET gpio3_3_hld_ovr
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2631875 4770150 ) N ;
   - gpio3_3_out + NET gpio3_3_out
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2627630 4770150 ) N ;
   - gpio3_3_enable_vswitch_h + NET gpio3_3_enable_vswitch_h
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2621585 4770150 ) N ;
   - gpio3_3_enable_vdda_h + NET gpio3_3_enable_vdda_h
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2618030 4770150 ) N ;
   - gpio3_3_vtrip_sel + NET gpio3_3_vtrip_sel
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2611790 4770150 ) N ;
   - gpio3_3_ib_mode_sel + NET gpio3_3_ib_mode_sel
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2610190 4770150 ) N ;
   - gpio3_3_oe_n + NET gpio3_3_oe_n
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2608620 4770150 ) N ;
   - gpio3_3_in_h + NET gpio3_3_in_h
     + PORT
        + LAYER met2 ( -310 -500 ) ( 310 500 )        + PLACED ( 2605850 4770150 ) N ;
   - gpio3_3_tie_lo_esd + NET gpio3_3_tie_lo_esd
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2687730 4770150 ) N ;
   - gpio3_3_in + NET gpio3_3_in
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2686230 4770150 ) N ;
   - gpio3_3_tie_hi_esd + NET gpio3_3_tie_hi_esd
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2684720 4770150 ) N ;
   - gpio3_3_enable_vddio + NET gpio3_3_enable_vddio
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2683230 4770150 ) N ;
   - gpio3_3_slow + NET gpio3_3_slow
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2681730 4770150 ) N ;
   - gpio3_3_pad_a_esd_0_h + NET gpio3_3_pad_a_esd_0_h
     + PORT
        + LAYER met2 ( -320 -500 ) ( 320 500 )        + PLACED ( 2680040 4770150 ) N ;
   - gpio3_4_tie_lo_esd + NET gpio3_4_tie_lo_esd
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2337730 4770150 ) N ;
   - gpio3_4_in + NET gpio3_4_in
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2336230 4770150 ) N ;
   - gpio3_4_tie_hi_esd + NET gpio3_4_tie_hi_esd
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2334720 4770150 ) N ;
   - gpio3_4_enable_vddio + NET gpio3_4_enable_vddio
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2333230 4770150 ) N ;
   - gpio3_4_slow + NET gpio3_4_slow
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2331730 4770150 ) N ;
   - gpio3_4_pad_a_esd_0_h + NET gpio3_4_pad_a_esd_0_h
     + PORT
        + LAYER met2 ( -320 -500 ) ( 320 500 )        + PLACED ( 2330040 4770150 ) N ;
   - gpio3_4_pad_a_esd_1_h + NET gpio3_4_pad_a_esd_1_h
     + PORT
        + LAYER met2 ( -325 -500 ) ( 325 500 )        + PLACED ( 2323745 4770150 ) N ;
   - gpio3_4_zero + NET gpio3_4_zero
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2342550 4770150 ) N ;
   - gpio3_4_one + NET gpio3_4_one
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2344360 4770150 ) N ;
   - gpio3_6_analog_pol + NET gpio3_6_analog_pol
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2062000 4770150 ) N ;
   - gpio3_6_inp_dis + NET gpio3_6_inp_dis
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2060520 4770150 ) N ;
   - gpio3_6_enable_inp_h + NET gpio3_6_enable_inp_h
     + PORT
        + LAYER met2 ( -140 -500 ) ( 140 500 )        + PLACED ( 2053655 4770150 ) N ;
   - gpio3_6_enable_h + NET gpio3_6_enable_h
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2050735 4770150 ) N ;
   - gpio3_6_hld_h_n + NET gpio3_6_hld_h_n
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2047090 4770150 ) N ;
   - gpio3_6_analog_sel + NET gpio3_6_analog_sel
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2045520 4770150 ) N ;
   - gpio3_6_dm[2] + NET gpio3_6_dm[2]
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2043765 4770150 ) N ;
   - gpio3_6_dm[1] + NET gpio3_6_dm[1]
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2082110 4770150 ) N ;
   - gpio3_6_dm[0] + NET gpio3_6_dm[0]
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2065130 4770150 ) N ;
   - gpio3_6_hld_ovr + NET gpio3_6_hld_ovr
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2041875 4770150 ) N ;
   - gpio3_6_out + NET gpio3_6_out
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2037630 4770150 ) N ;
   - gpio3_6_enable_vswitch_h + NET gpio3_6_enable_vswitch_h
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2031585 4770150 ) N ;
   - gpio3_6_enable_vdda_h + NET gpio3_6_enable_vdda_h
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2028030 4770150 ) N ;
   - gpio3_6_vtrip_sel + NET gpio3_6_vtrip_sel
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2021790 4770150 ) N ;
   - gpio3_6_ib_mode_sel + NET gpio3_6_ib_mode_sel
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2020190 4770150 ) N ;
   - gpio3_6_oe_n + NET gpio3_6_oe_n
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2018620 4770150 ) N ;
   - gpio3_6_in_h + NET gpio3_6_in_h
     + PORT
        + LAYER met2 ( -310 -500 ) ( 310 500 )        + PLACED ( 2015850 4770150 ) N ;
   - gpio3_6_zero + NET gpio3_6_zero
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2102550 4770150 ) N ;
   - gpio3_6_one + NET gpio3_6_one
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2104360 4770150 ) N ;
   - gpio3_7_tie_lo_esd + NET gpio3_7_tie_lo_esd
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1977730 4770150 ) N ;
   - gpio3_7_in + NET gpio3_7_in
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1976230 4770150 ) N ;
   - gpio3_7_tie_hi_esd + NET gpio3_7_tie_hi_esd
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1974720 4770150 ) N ;
   - gpio3_7_enable_vddio + NET gpio3_7_enable_vddio
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1973230 4770150 ) N ;
   - gpio3_7_slow + NET gpio3_7_slow
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1971730 4770150 ) N ;
   - gpio3_7_pad_a_esd_0_h + NET gpio3_7_pad_a_esd_0_h
     + PORT
        + LAYER met2 ( -320 -500 ) ( 320 500 )        + PLACED ( 1970040 4770150 ) N ;
   - gpio3_7_pad_a_esd_1_h + NET gpio3_7_pad_a_esd_1_h
     + PORT
        + LAYER met2 ( -325 -500 ) ( 325 500 )        + PLACED ( 1963745 4770150 ) N ;
   - gpio3_7_pad_a_noesd_h + NET gpio3_7_pad_a_noesd_h
     + PORT
        + LAYER met2 ( -535 -500 ) ( 535 500 )        + PLACED ( 1958495 4770150 ) N ;
   - gpio3_7_dm[1] + NET gpio3_7_dm[1]
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1962110 4770150 ) N ;
   - gpio3_7_zero + NET gpio3_7_zero
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1982550 4770150 ) N ;
   - gpio3_7_one + NET gpio3_7_one
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1984360 4770150 ) N ;
   - gpio3_6_tie_lo_esd + NET gpio3_6_tie_lo_esd
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2097730 4770150 ) N ;
   - gpio3_6_in + NET gpio3_6_in
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2096230 4770150 ) N ;
   - gpio3_6_tie_hi_esd + NET gpio3_6_tie_hi_esd
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2094720 4770150 ) N ;
   - gpio3_6_enable_vddio + NET gpio3_6_enable_vddio
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2093230 4770150 ) N ;
   - gpio3_6_slow + NET gpio3_6_slow
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2091730 4770150 ) N ;
   - gpio3_6_pad_a_esd_0_h + NET gpio3_6_pad_a_esd_0_h
     + PORT
        + LAYER met2 ( -320 -500 ) ( 320 500 )        + PLACED ( 2090040 4770150 ) N ;
   - gpio3_6_pad_a_esd_1_h + NET gpio3_6_pad_a_esd_1_h
     + PORT
        + LAYER met2 ( -325 -500 ) ( 325 500 )        + PLACED ( 2083745 4770150 ) N ;
   - gpio3_4_pad_a_noesd_h + NET gpio3_4_pad_a_noesd_h
     + PORT
        + LAYER met2 ( -535 -500 ) ( 535 500 )        + PLACED ( 2318495 4770150 ) N ;
   - gpio3_4_analog_en + NET gpio3_4_analog_en
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2316570 4770150 ) N ;
   - gpio3_4_analog_pol + NET gpio3_4_analog_pol
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2302000 4770150 ) N ;
   - gpio3_4_inp_dis + NET gpio3_4_inp_dis
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2300520 4770150 ) N ;
   - gpio3_4_enable_inp_h + NET gpio3_4_enable_inp_h
     + PORT
        + LAYER met2 ( -140 -500 ) ( 140 500 )        + PLACED ( 2293655 4770150 ) N ;
   - gpio3_4_enable_h + NET gpio3_4_enable_h
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2290735 4770150 ) N ;
   - gpio3_4_hld_h_n + NET gpio3_4_hld_h_n
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2287090 4770150 ) N ;
   - gpio3_4_analog_sel + NET gpio3_4_analog_sel
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2285520 4770150 ) N ;
   - gpio3_4_dm[2] + NET gpio3_4_dm[2]
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2283765 4770150 ) N ;
   - gpio3_4_dm[1] + NET gpio3_4_dm[1]
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2322110 4770150 ) N ;
   - gpio3_4_dm[0] + NET gpio3_4_dm[0]
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2305130 4770150 ) N ;
   - gpio3_4_hld_ovr + NET gpio3_4_hld_ovr
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2281875 4770150 ) N ;
   - gpio3_4_out + NET gpio3_4_out
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2277630 4770150 ) N ;
   - gpio3_4_enable_vswitch_h + NET gpio3_4_enable_vswitch_h
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2271585 4770150 ) N ;
   - gpio3_4_enable_vdda_h + NET gpio3_4_enable_vdda_h
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2268030 4770150 ) N ;
   - gpio3_4_vtrip_sel + NET gpio3_4_vtrip_sel
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2261790 4770150 ) N ;
   - gpio3_4_ib_mode_sel + NET gpio3_4_ib_mode_sel
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2260190 4770150 ) N ;
   - gpio3_4_oe_n + NET gpio3_4_oe_n
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2258620 4770150 ) N ;
   - gpio3_4_in_h + NET gpio3_4_in_h
     + PORT
        + LAYER met2 ( -310 -500 ) ( 310 500 )        + PLACED ( 2255850 4770150 ) N ;
   - gpio3_6_pad_a_noesd_h + NET gpio3_6_pad_a_noesd_h
     + PORT
        + LAYER met2 ( -535 -500 ) ( 535 500 )        + PLACED ( 2078495 4770150 ) N ;
   - gpio3_6_analog_en + NET gpio3_6_analog_en
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2076570 4770150 ) N ;
   - gpio3_5_tie_lo_esd + NET gpio3_5_tie_lo_esd
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2217730 4770150 ) N ;
   - gpio3_5_in + NET gpio3_5_in
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2216230 4770150 ) N ;
   - gpio3_5_tie_hi_esd + NET gpio3_5_tie_hi_esd
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2214720 4770150 ) N ;
   - gpio3_5_enable_vddio + NET gpio3_5_enable_vddio
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2213230 4770150 ) N ;
   - gpio3_5_slow + NET gpio3_5_slow
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2211730 4770150 ) N ;
   - gpio3_5_pad_a_esd_0_h + NET gpio3_5_pad_a_esd_0_h
     + PORT
        + LAYER met2 ( -320 -500 ) ( 320 500 )        + PLACED ( 2210040 4770150 ) N ;
   - gpio3_5_pad_a_esd_1_h + NET gpio3_5_pad_a_esd_1_h
     + PORT
        + LAYER met2 ( -325 -500 ) ( 325 500 )        + PLACED ( 2203745 4770150 ) N ;
   - gpio3_5_pad_a_noesd_h + NET gpio3_5_pad_a_noesd_h
     + PORT
        + LAYER met2 ( -535 -500 ) ( 535 500 )        + PLACED ( 2198495 4770150 ) N ;
   - gpio3_5_analog_en + NET gpio3_5_analog_en
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2196570 4770150 ) N ;
   - gpio3_5_analog_pol + NET gpio3_5_analog_pol
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2182000 4770150 ) N ;
   - gpio3_5_inp_dis + NET gpio3_5_inp_dis
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2180520 4770150 ) N ;
   - gpio3_5_enable_inp_h + NET gpio3_5_enable_inp_h
     + PORT
        + LAYER met2 ( -140 -500 ) ( 140 500 )        + PLACED ( 2173655 4770150 ) N ;
   - gpio3_5_enable_h + NET gpio3_5_enable_h
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2170735 4770150 ) N ;
   - gpio3_5_hld_h_n + NET gpio3_5_hld_h_n
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2167090 4770150 ) N ;
   - gpio3_5_analog_sel + NET gpio3_5_analog_sel
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2165520 4770150 ) N ;
   - gpio3_5_dm[2] + NET gpio3_5_dm[2]
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2163765 4770150 ) N ;
   - gpio3_5_dm[1] + NET gpio3_5_dm[1]
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2202110 4770150 ) N ;
   - gpio3_5_dm[0] + NET gpio3_5_dm[0]
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2185130 4770150 ) N ;
   - gpio3_5_hld_ovr + NET gpio3_5_hld_ovr
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2161875 4770150 ) N ;
   - gpio3_5_out + NET gpio3_5_out
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2157630 4770150 ) N ;
   - gpio3_5_enable_vswitch_h + NET gpio3_5_enable_vswitch_h
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2151585 4770150 ) N ;
   - gpio3_5_enable_vdda_h + NET gpio3_5_enable_vdda_h
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2148030 4770150 ) N ;
   - gpio3_5_vtrip_sel + NET gpio3_5_vtrip_sel
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2141790 4770150 ) N ;
   - gpio3_5_ib_mode_sel + NET gpio3_5_ib_mode_sel
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2140190 4770150 ) N ;
   - gpio3_5_oe_n + NET gpio3_5_oe_n
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2138620 4770150 ) N ;
   - gpio3_5_in_h + NET gpio3_5_in_h
     + PORT
        + LAYER met2 ( -310 -500 ) ( 310 500 )        + PLACED ( 2135850 4770150 ) N ;
   - gpio3_5_zero + NET gpio3_5_zero
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2222550 4770150 ) N ;
   - gpio3_5_one + NET gpio3_5_one
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2224360 4770150 ) N ;
   - gpio3_7_analog_en + NET gpio3_7_analog_en
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1956570 4770150 ) N ;
   - gpio3_7_dm[0] + NET gpio3_7_dm[0]
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1945130 4770150 ) N ;
   - gpio3_7_hld_ovr + NET gpio3_7_hld_ovr
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1921875 4770150 ) N ;
   - gpio3_7_out + NET gpio3_7_out
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1917630 4770150 ) N ;
   - gpio3_7_enable_vswitch_h + NET gpio3_7_enable_vswitch_h
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1911585 4770150 ) N ;
   - gpio3_7_enable_vdda_h + NET gpio3_7_enable_vdda_h
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1908030 4770150 ) N ;
   - gpio3_7_vtrip_sel + NET gpio3_7_vtrip_sel
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1901790 4770150 ) N ;
   - gpio3_7_ib_mode_sel + NET gpio3_7_ib_mode_sel
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1900190 4770150 ) N ;
   - gpio3_7_oe_n + NET gpio3_7_oe_n
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1898620 4770150 ) N ;
   - gpio3_7_in_h + NET gpio3_7_in_h
     + PORT
        + LAYER met2 ( -310 -500 ) ( 310 500 )        + PLACED ( 1895850 4770150 ) N ;
   - gpio3_7_analog_pol + NET gpio3_7_analog_pol
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1942000 4770150 ) N ;
   - gpio3_7_inp_dis + NET gpio3_7_inp_dis
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1940520 4770150 ) N ;
   - gpio3_7_enable_inp_h + NET gpio3_7_enable_inp_h
     + PORT
        + LAYER met2 ( -140 -500 ) ( 140 500 )        + PLACED ( 1933655 4770150 ) N ;
   - gpio3_7_enable_h + NET gpio3_7_enable_h
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1930735 4770150 ) N ;
   - gpio3_7_hld_h_n + NET gpio3_7_hld_h_n
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1927090 4770150 ) N ;
   - gpio3_7_analog_sel + NET gpio3_7_analog_sel
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1925520 4770150 ) N ;
   - gpio3_7_dm[2] + NET gpio3_7_dm[2]
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1923765 4770150 ) N ;
   - amuxbus_a_n + NET amuxbus_a_n
     + PORT
        + LAYER met2 ( -320 -750 ) ( 320 750 )        + PLACED ( 1635230 4769900 ) N ;
   - amuxbus_b_n + NET amuxbus_b_n
     + PORT
        + LAYER met2 ( -320 -750 ) ( 320 750 )        + PLACED ( 1633950 4769900 ) N ;
   - analog_0_core + NET analog_0_core
     + PORT
        + LAYER met2 ( -4490 -1000 ) ( 4490 1000 )        + PLACED ( 1593470 4769650 ) N ;
   - analog_1_core + NET analog_1_core
     + PORT
        + LAYER met2 ( -4490 -1000 ) ( 4490 1000 )        + PLACED ( 1478470 4769650 ) N ;
   - gpio4_0_zero + NET gpio4_0_zero
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1287550 4770150 ) N ;
   - gpio4_0_one + NET gpio4_0_one
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1289360 4770150 ) N ;
   - gpio4_0_tie_lo_esd + NET gpio4_0_tie_lo_esd
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1282730 4770150 ) N ;
   - gpio4_0_in + NET gpio4_0_in
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1281230 4770150 ) N ;
   - gpio4_0_tie_hi_esd + NET gpio4_0_tie_hi_esd
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1279720 4770150 ) N ;
   - gpio4_0_enable_vddio + NET gpio4_0_enable_vddio
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1278230 4770150 ) N ;
   - gpio4_0_slow + NET gpio4_0_slow
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1276730 4770150 ) N ;
   - gpio4_0_pad_a_esd_0_h + NET gpio4_0_pad_a_esd_0_h
     + PORT
        + LAYER met2 ( -320 -500 ) ( 320 500 )        + PLACED ( 1275040 4770150 ) N ;
   - gpio4_0_pad_a_esd_1_h + NET gpio4_0_pad_a_esd_1_h
     + PORT
        + LAYER met2 ( -325 -500 ) ( 325 500 )        + PLACED ( 1268745 4770150 ) N ;
   - gpio4_0_pad_a_noesd_h + NET gpio4_0_pad_a_noesd_h
     + PORT
        + LAYER met2 ( -535 -500 ) ( 535 500 )        + PLACED ( 1263495 4770150 ) N ;
   - gpio4_0_analog_en + NET gpio4_0_analog_en
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1261570 4770150 ) N ;
   - gpio4_0_analog_pol + NET gpio4_0_analog_pol
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1247000 4770150 ) N ;
   - gpio4_0_inp_dis + NET gpio4_0_inp_dis
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1245520 4770150 ) N ;
   - gpio4_0_enable_inp_h + NET gpio4_0_enable_inp_h
     + PORT
        + LAYER met2 ( -140 -500 ) ( 140 500 )        + PLACED ( 1238655 4770150 ) N ;
   - gpio4_0_enable_h + NET gpio4_0_enable_h
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1235735 4770150 ) N ;
   - gpio4_0_hld_h_n + NET gpio4_0_hld_h_n
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1232090 4770150 ) N ;
   - gpio4_0_analog_sel + NET gpio4_0_analog_sel
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1230520 4770150 ) N ;
   - gpio4_0_dm[2] + NET gpio4_0_dm[2]
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1228765 4770150 ) N ;
   - gpio4_0_dm[1] + NET gpio4_0_dm[1]
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1267110 4770150 ) N ;
   - gpio4_0_dm[0] + NET gpio4_0_dm[0]
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1250130 4770150 ) N ;
   - gpio4_0_hld_ovr + NET gpio4_0_hld_ovr
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1226875 4770150 ) N ;
   - gpio4_3_enable_h + NET gpio4_3_enable_h
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 875735 4770150 ) N ;
   - gpio4_3_hld_h_n + NET gpio4_3_hld_h_n
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 872090 4770150 ) N ;
   - gpio4_3_analog_sel + NET gpio4_3_analog_sel
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 870520 4770150 ) N ;
   - gpio4_3_dm[2] + NET gpio4_3_dm[2]
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 868765 4770150 ) N ;
   - gpio4_3_dm[1] + NET gpio4_3_dm[1]
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 907110 4770150 ) N ;
   - gpio4_3_dm[0] + NET gpio4_3_dm[0]
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 890130 4770150 ) N ;
   - gpio4_3_hld_ovr + NET gpio4_3_hld_ovr
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 866875 4770150 ) N ;
   - gpio4_3_out + NET gpio4_3_out
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 862630 4770150 ) N ;
   - gpio4_3_zero + NET gpio4_3_zero
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 927550 4770150 ) N ;
   - gpio4_3_one + NET gpio4_3_one
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 929360 4770150 ) N ;
   - gpio4_2_tie_lo_esd + NET gpio4_2_tie_lo_esd
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1042730 4770150 ) N ;
   - gpio4_2_in + NET gpio4_2_in
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1041230 4770150 ) N ;
   - gpio4_2_tie_hi_esd + NET gpio4_2_tie_hi_esd
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1039720 4770150 ) N ;
   - gpio4_2_enable_vddio + NET gpio4_2_enable_vddio
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1038230 4770150 ) N ;
   - gpio4_2_slow + NET gpio4_2_slow
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1036730 4770150 ) N ;
   - gpio4_2_pad_a_esd_0_h + NET gpio4_2_pad_a_esd_0_h
     + PORT
        + LAYER met2 ( -320 -500 ) ( 320 500 )        + PLACED ( 1035040 4770150 ) N ;
   - gpio4_2_pad_a_esd_1_h + NET gpio4_2_pad_a_esd_1_h
     + PORT
        + LAYER met2 ( -325 -500 ) ( 325 500 )        + PLACED ( 1028745 4770150 ) N ;
   - gpio4_2_pad_a_noesd_h + NET gpio4_2_pad_a_noesd_h
     + PORT
        + LAYER met2 ( -535 -500 ) ( 535 500 )        + PLACED ( 1023495 4770150 ) N ;
   - gpio4_2_analog_en + NET gpio4_2_analog_en
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1021570 4770150 ) N ;
   - gpio4_2_analog_pol + NET gpio4_2_analog_pol
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1007000 4770150 ) N ;
   - gpio4_2_inp_dis + NET gpio4_2_inp_dis
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1005520 4770150 ) N ;
   - gpio4_2_enable_inp_h + NET gpio4_2_enable_inp_h
     + PORT
        + LAYER met2 ( -140 -500 ) ( 140 500 )        + PLACED ( 998655 4770150 ) N ;
   - gpio4_2_enable_h + NET gpio4_2_enable_h
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 995735 4770150 ) N ;
   - gpio4_2_hld_h_n + NET gpio4_2_hld_h_n
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 992090 4770150 ) N ;
   - gpio4_2_analog_sel + NET gpio4_2_analog_sel
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 990520 4770150 ) N ;
   - gpio4_2_dm[2] + NET gpio4_2_dm[2]
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 988765 4770150 ) N ;
   - gpio4_2_dm[1] + NET gpio4_2_dm[1]
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1027110 4770150 ) N ;
   - gpio4_2_dm[0] + NET gpio4_2_dm[0]
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1010130 4770150 ) N ;
   - gpio4_2_hld_ovr + NET gpio4_2_hld_ovr
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 986875 4770150 ) N ;
   - gpio4_0_out + NET gpio4_0_out
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1222630 4770150 ) N ;
   - gpio4_0_enable_vswitch_h + NET gpio4_0_enable_vswitch_h
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1216585 4770150 ) N ;
   - gpio4_0_enable_vdda_h + NET gpio4_0_enable_vdda_h
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1213030 4770150 ) N ;
   - gpio4_0_vtrip_sel + NET gpio4_0_vtrip_sel
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1206790 4770150 ) N ;
   - gpio4_0_ib_mode_sel + NET gpio4_0_ib_mode_sel
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1205190 4770150 ) N ;
   - gpio4_0_oe_n + NET gpio4_0_oe_n
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1203620 4770150 ) N ;
   - gpio4_0_in_h + NET gpio4_0_in_h
     + PORT
        + LAYER met2 ( -310 -500 ) ( 310 500 )        + PLACED ( 1200850 4770150 ) N ;
   - gpio4_2_out + NET gpio4_2_out
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 982630 4770150 ) N ;
   - gpio4_2_enable_vswitch_h + NET gpio4_2_enable_vswitch_h
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 976585 4770150 ) N ;
   - gpio4_1_tie_lo_esd + NET gpio4_1_tie_lo_esd
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1162730 4770150 ) N ;
   - gpio4_1_in + NET gpio4_1_in
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1161230 4770150 ) N ;
   - gpio4_1_tie_hi_esd + NET gpio4_1_tie_hi_esd
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1159720 4770150 ) N ;
   - gpio4_1_enable_vddio + NET gpio4_1_enable_vddio
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1158230 4770150 ) N ;
   - gpio4_1_slow + NET gpio4_1_slow
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1156730 4770150 ) N ;
   - gpio4_1_pad_a_esd_0_h + NET gpio4_1_pad_a_esd_0_h
     + PORT
        + LAYER met2 ( -320 -500 ) ( 320 500 )        + PLACED ( 1155040 4770150 ) N ;
   - gpio4_1_pad_a_esd_1_h + NET gpio4_1_pad_a_esd_1_h
     + PORT
        + LAYER met2 ( -325 -500 ) ( 325 500 )        + PLACED ( 1148745 4770150 ) N ;
   - gpio4_1_pad_a_noesd_h + NET gpio4_1_pad_a_noesd_h
     + PORT
        + LAYER met2 ( -535 -500 ) ( 535 500 )        + PLACED ( 1143495 4770150 ) N ;
   - gpio4_1_analog_en + NET gpio4_1_analog_en
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1141570 4770150 ) N ;
   - gpio4_1_analog_pol + NET gpio4_1_analog_pol
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1127000 4770150 ) N ;
   - gpio4_1_inp_dis + NET gpio4_1_inp_dis
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1125520 4770150 ) N ;
   - gpio4_1_enable_inp_h + NET gpio4_1_enable_inp_h
     + PORT
        + LAYER met2 ( -140 -500 ) ( 140 500 )        + PLACED ( 1118655 4770150 ) N ;
   - gpio4_1_enable_h + NET gpio4_1_enable_h
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1115735 4770150 ) N ;
   - gpio4_1_hld_h_n + NET gpio4_1_hld_h_n
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1112090 4770150 ) N ;
   - gpio4_1_analog_sel + NET gpio4_1_analog_sel
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1110520 4770150 ) N ;
   - gpio4_1_dm[2] + NET gpio4_1_dm[2]
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1108765 4770150 ) N ;
   - gpio4_1_dm[1] + NET gpio4_1_dm[1]
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1147110 4770150 ) N ;
   - gpio4_1_dm[0] + NET gpio4_1_dm[0]
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1130130 4770150 ) N ;
   - gpio4_1_hld_ovr + NET gpio4_1_hld_ovr
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1106875 4770150 ) N ;
   - gpio4_1_out + NET gpio4_1_out
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1102630 4770150 ) N ;
   - gpio4_1_enable_vswitch_h + NET gpio4_1_enable_vswitch_h
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1096585 4770150 ) N ;
   - gpio4_1_enable_vdda_h + NET gpio4_1_enable_vdda_h
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1093030 4770150 ) N ;
   - gpio4_1_vtrip_sel + NET gpio4_1_vtrip_sel
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1086790 4770150 ) N ;
   - gpio4_1_ib_mode_sel + NET gpio4_1_ib_mode_sel
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1085190 4770150 ) N ;
   - gpio4_1_oe_n + NET gpio4_1_oe_n
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1083620 4770150 ) N ;
   - gpio4_1_in_h + NET gpio4_1_in_h
     + PORT
        + LAYER met2 ( -310 -500 ) ( 310 500 )        + PLACED ( 1080850 4770150 ) N ;
   - gpio4_1_zero + NET gpio4_1_zero
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1167550 4770150 ) N ;
   - gpio4_1_one + NET gpio4_1_one
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1169360 4770150 ) N ;
   - gpio4_2_enable_vdda_h + NET gpio4_2_enable_vdda_h
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 973030 4770150 ) N ;
   - gpio4_2_vtrip_sel + NET gpio4_2_vtrip_sel
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 966790 4770150 ) N ;
   - gpio4_2_ib_mode_sel + NET gpio4_2_ib_mode_sel
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 965190 4770150 ) N ;
   - gpio4_2_oe_n + NET gpio4_2_oe_n
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 963620 4770150 ) N ;
   - gpio4_2_in_h + NET gpio4_2_in_h
     + PORT
        + LAYER met2 ( -310 -500 ) ( 310 500 )        + PLACED ( 960850 4770150 ) N ;
   - gpio4_2_zero + NET gpio4_2_zero
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1047550 4770150 ) N ;
   - gpio4_2_one + NET gpio4_2_one
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1049360 4770150 ) N ;
   - gpio4_3_tie_lo_esd + NET gpio4_3_tie_lo_esd
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 922730 4770150 ) N ;
   - gpio4_3_in + NET gpio4_3_in
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 921230 4770150 ) N ;
   - gpio4_3_tie_hi_esd + NET gpio4_3_tie_hi_esd
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 919720 4770150 ) N ;
   - gpio4_3_enable_vddio + NET gpio4_3_enable_vddio
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 918230 4770150 ) N ;
   - gpio4_3_slow + NET gpio4_3_slow
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 916730 4770150 ) N ;
   - gpio4_3_pad_a_esd_0_h + NET gpio4_3_pad_a_esd_0_h
     + PORT
        + LAYER met2 ( -320 -500 ) ( 320 500 )        + PLACED ( 915040 4770150 ) N ;
   - gpio4_3_pad_a_esd_1_h + NET gpio4_3_pad_a_esd_1_h
     + PORT
        + LAYER met2 ( -325 -500 ) ( 325 500 )        + PLACED ( 908745 4770150 ) N ;
   - gpio4_3_pad_a_noesd_h + NET gpio4_3_pad_a_noesd_h
     + PORT
        + LAYER met2 ( -535 -500 ) ( 535 500 )        + PLACED ( 903495 4770150 ) N ;
   - gpio4_3_analog_en + NET gpio4_3_analog_en
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 901570 4770150 ) N ;
   - gpio4_3_analog_pol + NET gpio4_3_analog_pol
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 887000 4770150 ) N ;
   - gpio4_3_inp_dis + NET gpio4_3_inp_dis
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 885520 4770150 ) N ;
   - gpio4_3_enable_inp_h + NET gpio4_3_enable_inp_h
     + PORT
        + LAYER met2 ( -140 -500 ) ( 140 500 )        + PLACED ( 878655 4770150 ) N ;
   - gpio4_3_in_h + NET gpio4_3_in_h
     + PORT
        + LAYER met2 ( -310 -500 ) ( 310 500 )        + PLACED ( 840850 4770150 ) N ;
   - gpio4_3_enable_vswitch_h + NET gpio4_3_enable_vswitch_h
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 856585 4770150 ) N ;
   - gpio4_3_enable_vdda_h + NET gpio4_3_enable_vdda_h
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 853030 4770150 ) N ;
   - gpio4_3_vtrip_sel + NET gpio4_3_vtrip_sel
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 846790 4770150 ) N ;
   - gpio4_3_ib_mode_sel + NET gpio4_3_ib_mode_sel
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 845190 4770150 ) N ;
   - gpio4_3_oe_n + NET gpio4_3_oe_n
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 843620 4770150 ) N ;
   - gpio4_4_tie_lo_esd + NET gpio4_4_tie_lo_esd
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 572730 4770150 ) N ;
   - gpio4_4_in + NET gpio4_4_in
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 571230 4770150 ) N ;
   - gpio4_4_tie_hi_esd + NET gpio4_4_tie_hi_esd
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 569720 4770150 ) N ;
   - gpio4_4_enable_vddio + NET gpio4_4_enable_vddio
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 568230 4770150 ) N ;
   - gpio4_4_slow + NET gpio4_4_slow
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 566730 4770150 ) N ;
   - gpio4_4_pad_a_esd_0_h + NET gpio4_4_pad_a_esd_0_h
     + PORT
        + LAYER met2 ( -320 -500 ) ( 320 500 )        + PLACED ( 565040 4770150 ) N ;
   - gpio4_4_pad_a_esd_1_h + NET gpio4_4_pad_a_esd_1_h
     + PORT
        + LAYER met2 ( -325 -500 ) ( 325 500 )        + PLACED ( 558745 4770150 ) N ;
   - gpio4_4_pad_a_noesd_h + NET gpio4_4_pad_a_noesd_h
     + PORT
        + LAYER met2 ( -535 -500 ) ( 535 500 )        + PLACED ( 553495 4770150 ) N ;
   - gpio4_4_analog_en + NET gpio4_4_analog_en
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 551570 4770150 ) N ;
   - gpio4_4_analog_pol + NET gpio4_4_analog_pol
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 537000 4770150 ) N ;
   - gpio4_4_inp_dis + NET gpio4_4_inp_dis
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 535520 4770150 ) N ;
   - gpio4_4_enable_inp_h + NET gpio4_4_enable_inp_h
     + PORT
        + LAYER met2 ( -140 -500 ) ( 140 500 )        + PLACED ( 528655 4770150 ) N ;
   - gpio4_4_enable_h + NET gpio4_4_enable_h
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 525735 4770150 ) N ;
   - gpio4_4_hld_h_n + NET gpio4_4_hld_h_n
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 522090 4770150 ) N ;
   - gpio4_4_analog_sel + NET gpio4_4_analog_sel
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 520520 4770150 ) N ;
   - gpio4_4_dm[2] + NET gpio4_4_dm[2]
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 518765 4770150 ) N ;
   - gpio4_4_dm[1] + NET gpio4_4_dm[1]
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 557110 4770150 ) N ;
   - gpio4_4_dm[0] + NET gpio4_4_dm[0]
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 540130 4770150 ) N ;
   - gpio4_4_hld_ovr + NET gpio4_4_hld_ovr
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 516875 4770150 ) N ;
   - gpio4_4_out + NET gpio4_4_out
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 512630 4770150 ) N ;
   - gpio4_4_enable_vswitch_h + NET gpio4_4_enable_vswitch_h
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 506585 4770150 ) N ;
   - gpio4_4_enable_vdda_h + NET gpio4_4_enable_vdda_h
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 503030 4770150 ) N ;
   - gpio4_4_vtrip_sel + NET gpio4_4_vtrip_sel
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 496790 4770150 ) N ;
   - gpio4_4_ib_mode_sel + NET gpio4_4_ib_mode_sel
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 495190 4770150 ) N ;
   - gpio4_4_oe_n + NET gpio4_4_oe_n
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 493620 4770150 ) N ;
   - gpio4_4_zero + NET gpio4_4_zero
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 577550 4770150 ) N ;
   - gpio4_4_one + NET gpio4_4_one
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 579360 4770150 ) N ;
   - gpio4_6_one + NET gpio4_6_one
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 339360 4770150 ) N ;
   - gpio4_7_tie_lo_esd + NET gpio4_7_tie_lo_esd
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 212730 4770150 ) N ;
   - gpio4_7_in + NET gpio4_7_in
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 211230 4770150 ) N ;
   - gpio4_7_tie_hi_esd + NET gpio4_7_tie_hi_esd
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 209720 4770150 ) N ;
   - gpio4_7_enable_vddio + NET gpio4_7_enable_vddio
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 208230 4770150 ) N ;
   - gpio4_7_slow + NET gpio4_7_slow
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 206730 4770150 ) N ;
   - gpio4_7_pad_a_esd_0_h + NET gpio4_7_pad_a_esd_0_h
     + PORT
        + LAYER met2 ( -320 -500 ) ( 320 500 )        + PLACED ( 205040 4770150 ) N ;
   - gpio4_7_pad_a_esd_1_h + NET gpio4_7_pad_a_esd_1_h
     + PORT
        + LAYER met2 ( -325 -500 ) ( 325 500 )        + PLACED ( 198745 4770150 ) N ;
   - gpio4_7_pad_a_noesd_h + NET gpio4_7_pad_a_noesd_h
     + PORT
        + LAYER met2 ( -535 -500 ) ( 535 500 )        + PLACED ( 193495 4770150 ) N ;
   - gpio4_7_analog_en + NET gpio4_7_analog_en
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 191570 4770150 ) N ;
   - gpio4_7_analog_pol + NET gpio4_7_analog_pol
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 177000 4770150 ) N ;
   - gpio4_7_inp_dis + NET gpio4_7_inp_dis
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 175520 4770150 ) N ;
   - gpio4_7_enable_inp_h + NET gpio4_7_enable_inp_h
     + PORT
        + LAYER met2 ( -140 -500 ) ( 140 500 )        + PLACED ( 168655 4770150 ) N ;
   - gpio4_7_enable_h + NET gpio4_7_enable_h
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 165735 4770150 ) N ;
   - gpio4_7_hld_h_n + NET gpio4_7_hld_h_n
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 162090 4770150 ) N ;
   - gpio4_7_analog_sel + NET gpio4_7_analog_sel
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 160520 4770150 ) N ;
   - gpio4_7_dm[2] + NET gpio4_7_dm[2]
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 158765 4770150 ) N ;
   - gpio4_7_dm[1] + NET gpio4_7_dm[1]
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 197110 4770150 ) N ;
   - gpio4_7_dm[0] + NET gpio4_7_dm[0]
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 180130 4770150 ) N ;
   - gpio4_7_hld_ovr + NET gpio4_7_hld_ovr
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 156875 4770150 ) N ;
   - gpio4_7_out + NET gpio4_7_out
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 152630 4770150 ) N ;
   - gpio4_7_enable_vswitch_h + NET gpio4_7_enable_vswitch_h
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 146585 4770150 ) N ;
   - gpio4_7_enable_vdda_h + NET gpio4_7_enable_vdda_h
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 143030 4770150 ) N ;
   - gpio4_7_vtrip_sel + NET gpio4_7_vtrip_sel
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 136790 4770150 ) N ;
   - gpio4_7_ib_mode_sel + NET gpio4_7_ib_mode_sel
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 135190 4770150 ) N ;
   - gpio4_7_oe_n + NET gpio4_7_oe_n
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 133620 4770150 ) N ;
   - gpio4_7_in_h + NET gpio4_7_in_h
     + PORT
        + LAYER met2 ( -310 -500 ) ( 310 500 )        + PLACED ( 130850 4770150 ) N ;
   - gpio4_7_zero + NET gpio4_7_zero
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 217550 4770150 ) N ;
   - gpio4_7_one + NET gpio4_7_one
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 219360 4770150 ) N ;
   - gpio4_6_tie_lo_esd + NET gpio4_6_tie_lo_esd
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 332730 4770150 ) N ;
   - gpio4_6_in + NET gpio4_6_in
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 331230 4770150 ) N ;
   - gpio4_6_tie_hi_esd + NET gpio4_6_tie_hi_esd
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 329720 4770150 ) N ;
   - gpio4_6_enable_vddio + NET gpio4_6_enable_vddio
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 328230 4770150 ) N ;
   - gpio4_6_slow + NET gpio4_6_slow
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 326730 4770150 ) N ;
   - gpio4_6_pad_a_esd_0_h + NET gpio4_6_pad_a_esd_0_h
     + PORT
        + LAYER met2 ( -320 -500 ) ( 320 500 )        + PLACED ( 325040 4770150 ) N ;
   - gpio4_6_pad_a_esd_1_h + NET gpio4_6_pad_a_esd_1_h
     + PORT
        + LAYER met2 ( -325 -500 ) ( 325 500 )        + PLACED ( 318745 4770150 ) N ;
   - gpio4_6_pad_a_noesd_h + NET gpio4_6_pad_a_noesd_h
     + PORT
        + LAYER met2 ( -535 -500 ) ( 535 500 )        + PLACED ( 313495 4770150 ) N ;
   - gpio4_6_analog_en + NET gpio4_6_analog_en
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 311570 4770150 ) N ;
   - gpio4_6_analog_pol + NET gpio4_6_analog_pol
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 297000 4770150 ) N ;
   - gpio4_6_inp_dis + NET gpio4_6_inp_dis
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 295520 4770150 ) N ;
   - gpio4_6_enable_inp_h + NET gpio4_6_enable_inp_h
     + PORT
        + LAYER met2 ( -140 -500 ) ( 140 500 )        + PLACED ( 288655 4770150 ) N ;
   - gpio4_6_enable_h + NET gpio4_6_enable_h
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 285735 4770150 ) N ;
   - gpio4_6_hld_h_n + NET gpio4_6_hld_h_n
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 282090 4770150 ) N ;
   - gpio4_6_analog_sel + NET gpio4_6_analog_sel
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 280520 4770150 ) N ;
   - gpio4_6_dm[2] + NET gpio4_6_dm[2]
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 278765 4770150 ) N ;
   - gpio4_6_dm[1] + NET gpio4_6_dm[1]
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 317110 4770150 ) N ;
   - gpio4_6_dm[0] + NET gpio4_6_dm[0]
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 300130 4770150 ) N ;
   - gpio4_6_hld_ovr + NET gpio4_6_hld_ovr
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 276875 4770150 ) N ;
   - gpio4_6_out + NET gpio4_6_out
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 272630 4770150 ) N ;
   - gpio4_6_enable_vswitch_h + NET gpio4_6_enable_vswitch_h
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 266585 4770150 ) N ;
   - gpio4_6_enable_vdda_h + NET gpio4_6_enable_vdda_h
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 263030 4770150 ) N ;
   - gpio4_6_vtrip_sel + NET gpio4_6_vtrip_sel
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 256790 4770150 ) N ;
   - gpio4_6_ib_mode_sel + NET gpio4_6_ib_mode_sel
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 255190 4770150 ) N ;
   - gpio4_6_oe_n + NET gpio4_6_oe_n
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 253620 4770150 ) N ;
   - gpio4_4_in_h + NET gpio4_4_in_h
     + PORT
        + LAYER met2 ( -310 -500 ) ( 310 500 )        + PLACED ( 490850 4770150 ) N ;
   - gpio4_6_in_h + NET gpio4_6_in_h
     + PORT
        + LAYER met2 ( -310 -500 ) ( 310 500 )        + PLACED ( 250850 4770150 ) N ;
   - gpio4_6_zero + NET gpio4_6_zero
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 337550 4770150 ) N ;
   - gpio4_5_tie_lo_esd + NET gpio4_5_tie_lo_esd
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 452730 4770150 ) N ;
   - gpio4_5_in + NET gpio4_5_in
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 451230 4770150 ) N ;
   - gpio4_5_tie_hi_esd + NET gpio4_5_tie_hi_esd
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 449720 4770150 ) N ;
   - gpio4_5_enable_vddio + NET gpio4_5_enable_vddio
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 448230 4770150 ) N ;
   - gpio4_5_slow + NET gpio4_5_slow
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 446730 4770150 ) N ;
   - gpio4_5_pad_a_esd_0_h + NET gpio4_5_pad_a_esd_0_h
     + PORT
        + LAYER met2 ( -320 -500 ) ( 320 500 )        + PLACED ( 445040 4770150 ) N ;
   - gpio4_5_pad_a_esd_1_h + NET gpio4_5_pad_a_esd_1_h
     + PORT
        + LAYER met2 ( -325 -500 ) ( 325 500 )        + PLACED ( 438745 4770150 ) N ;
   - gpio4_5_pad_a_noesd_h + NET gpio4_5_pad_a_noesd_h
     + PORT
        + LAYER met2 ( -535 -500 ) ( 535 500 )        + PLACED ( 433495 4770150 ) N ;
   - gpio4_5_analog_en + NET gpio4_5_analog_en
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 431570 4770150 ) N ;
   - gpio4_5_analog_pol + NET gpio4_5_analog_pol
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 417000 4770150 ) N ;
   - gpio4_5_inp_dis + NET gpio4_5_inp_dis
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 415520 4770150 ) N ;
   - gpio4_5_enable_inp_h + NET gpio4_5_enable_inp_h
     + PORT
        + LAYER met2 ( -140 -500 ) ( 140 500 )        + PLACED ( 408655 4770150 ) N ;
   - gpio4_5_enable_h + NET gpio4_5_enable_h
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 405735 4770150 ) N ;
   - gpio4_5_hld_h_n + NET gpio4_5_hld_h_n
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 402090 4770150 ) N ;
   - gpio4_5_analog_sel + NET gpio4_5_analog_sel
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 400520 4770150 ) N ;
   - gpio4_5_dm[2] + NET gpio4_5_dm[2]
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 398765 4770150 ) N ;
   - gpio4_5_dm[1] + NET gpio4_5_dm[1]
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 437110 4770150 ) N ;
   - gpio4_5_dm[0] + NET gpio4_5_dm[0]
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 420130 4770150 ) N ;
   - gpio4_5_hld_ovr + NET gpio4_5_hld_ovr
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 396875 4770150 ) N ;
   - gpio4_5_out + NET gpio4_5_out
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 392630 4770150 ) N ;
   - gpio4_5_enable_vswitch_h + NET gpio4_5_enable_vswitch_h
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 386585 4770150 ) N ;
   - gpio4_5_enable_vdda_h + NET gpio4_5_enable_vdda_h
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 383030 4770150 ) N ;
   - gpio4_5_vtrip_sel + NET gpio4_5_vtrip_sel
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 376790 4770150 ) N ;
   - gpio4_5_ib_mode_sel + NET gpio4_5_ib_mode_sel
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 375190 4770150 ) N ;
   - gpio4_5_oe_n + NET gpio4_5_oe_n
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 373620 4770150 ) N ;
   - gpio4_5_in_h + NET gpio4_5_in_h
     + PORT
        + LAYER met2 ( -310 -500 ) ( 310 500 )        + PLACED ( 370850 4770150 ) N ;
   - gpio4_5_zero + NET gpio4_5_zero
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 457550 4770150 ) N ;
   - gpio4_5_one + NET gpio4_5_one
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 459360 4770150 ) N ;
   - select_tie_lo_esd + NET select_tie_lo_esd
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 133565 500 ) N ;
   - select_in + NET select_in
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 135065 500 ) N ;
   - select_tie_hi_esd + NET select_tie_hi_esd
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 136575 500 ) N ;
   - select_enable_vddio + NET select_enable_vddio
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 138065 500 ) N ;
   - select_slow + NET select_slow
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 139565 500 ) N ;
   - select_pad_a_esd_0_h + NET select_pad_a_esd_0_h
     + PORT
        + LAYER met2 ( -320 -500 ) ( 320 500 )        + PLACED ( 141255 500 ) N ;
   - select_pad_a_esd_1_h + NET select_pad_a_esd_1_h
     + PORT
        + LAYER met2 ( -325 -500 ) ( 325 500 )        + PLACED ( 147550 500 ) N ;
   - select_pad_a_noesd_h + NET select_pad_a_noesd_h
     + PORT
        + LAYER met2 ( -535 -500 ) ( 535 500 )        + PLACED ( 152800 500 ) N ;
   - select_analog_en + NET select_analog_en
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 154725 500 ) N ;
   - select_analog_pol + NET select_analog_pol
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 169295 500 ) N ;
   - select_inp_dis + NET select_inp_dis
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 170775 500 ) N ;
   - select_enable_inp_h + NET select_enable_inp_h
     + PORT
        + LAYER met2 ( -140 -500 ) ( 140 500 )        + PLACED ( 177640 500 ) N ;
   - select_enable_h + NET select_enable_h
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 180560 500 ) N ;
   - select_hld_h_n + NET select_hld_h_n
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 184205 500 ) N ;
   - select_analog_sel + NET select_analog_sel
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 185775 500 ) N ;
   - select_dm[2] + NET select_dm[2]
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 187530 500 ) N ;
   - select_dm[1] + NET select_dm[1]
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 149185 500 ) N ;
   - select_dm[0] + NET select_dm[0]
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 166165 500 ) N ;
   - select_hld_ovr + NET select_hld_ovr
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 189420 500 ) N ;
   - select_out + NET select_out
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 193665 500 ) N ;
   - select_enable_vswitch_h + NET select_enable_vswitch_h
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 199710 500 ) N ;
   - select_enable_vdda_h + NET select_enable_vdda_h
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 203265 500 ) N ;
   - select_vtrip_sel + NET select_vtrip_sel
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 209505 500 ) N ;
   - select_ib_mode_sel + NET select_ib_mode_sel
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 211105 500 ) N ;
   - select_oe_n + NET select_oe_n
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 212675 500 ) N ;
   - select_in_h + NET select_in_h
     + PORT
        + LAYER met2 ( -310 -500 ) ( 310 500 )        + PLACED ( 215445 500 ) N ;
   - select_zero + NET select_zero
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 128745 500 ) N ;
   - select_one + NET select_one
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 126935 500 ) N ;
   - resetb_xres_n + NET resetb_xres_n
     + PORT
        + LAYER met2 ( -140 -620 ) ( 140 620 )        + PLACED ( 226530 620 ) N ;
   - resetb_tie_weak_hi_h + NET resetb_tie_weak_hi_h
     + PORT
        + LAYER met2 ( -510 -750 ) ( 510 750 )        + PLACED ( 253425 750 ) N ;
   - resetb_disable_pullup_h + NET resetb_disable_pullup_h
     + PORT
        + LAYER met2 ( -130 -750 ) ( 130 750 )        + PLACED ( 293260 750 ) N ;
   - resetb_tie_hi_esd + NET resetb_tie_hi_esd
     + PORT
        + LAYER met2 ( -325 -750 ) ( 325 750 )        + PLACED ( 295320 750 ) N ;
   - resetb_xres_h_n + NET resetb_xres_h_n
     + PORT
        + LAYER met2 ( -365 -750 ) ( 365 750 )        + PLACED ( 296850 750 ) N ;
   - resetb_tie_lo_esd + NET resetb_tie_lo_esd
     + PORT
        + LAYER met2 ( -325 -750 ) ( 325 750 )        + PLACED ( 298245 750 ) N ;
   - resetb_inp_sel_h + NET resetb_inp_sel_h
     + PORT
        + LAYER met2 ( -135 -750 ) ( 135 750 )        + PLACED ( 301130 750 ) N ;
   - resetb_en_vddio_sig_h + NET resetb_en_vddio_sig_h
     + PORT
        + LAYER met2 ( -150 -750 ) ( 150 750 )        + PLACED ( 303640 750 ) N ;
   - resetb_filt_in_h + NET resetb_filt_in_h
     + PORT
        + LAYER met2 ( -575 -750 ) ( 575 750 )        + PLACED ( 305500 750 ) N ;
   - resetb_pad_a_esd_h + NET resetb_pad_a_esd_h
     + PORT
        + LAYER met2 ( -830 -750 ) ( 830 750 )        + PLACED ( 308070 750 ) N ;
   - resetb_pullup_h + NET resetb_pullup_h
     + PORT
        + LAYER met2 ( -290 -750 ) ( 290 750 )        + PLACED ( 311305 750 ) N ;
   - resetb_enable_h + NET resetb_enable_h
     + PORT
        + LAYER met2 ( -130 -750 ) ( 130 750 )        + PLACED ( 313735 750 ) N ;
   - resetb_enable_vddio + NET resetb_enable_vddio
     + PORT
        + LAYER met2 ( -235 -750 ) ( 235 750 )        + PLACED ( 317490 750 ) N ;
   - gpio8_0_tie_lo_esd + NET gpio8_0_tie_lo_esd
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 358565 500 ) N ;
   - gpio8_0_in + NET gpio8_0_in
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 360065 500 ) N ;
   - gpio8_0_tie_hi_esd + NET gpio8_0_tie_hi_esd
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 361575 500 ) N ;
   - gpio8_0_enable_vddio + NET gpio8_0_enable_vddio
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 363065 500 ) N ;
   - gpio8_0_slow + NET gpio8_0_slow
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 364565 500 ) N ;
   - gpio8_0_pad_a_esd_0_h + NET gpio8_0_pad_a_esd_0_h
     + PORT
        + LAYER met2 ( -320 -500 ) ( 320 500 )        + PLACED ( 366255 500 ) N ;
   - gpio8_0_pad_a_esd_1_h + NET gpio8_0_pad_a_esd_1_h
     + PORT
        + LAYER met2 ( -325 -500 ) ( 325 500 )        + PLACED ( 372550 500 ) N ;
   - gpio8_0_pad_a_noesd_h + NET gpio8_0_pad_a_noesd_h
     + PORT
        + LAYER met2 ( -535 -500 ) ( 535 500 )        + PLACED ( 377800 500 ) N ;
   - gpio8_0_analog_en + NET gpio8_0_analog_en
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 379725 500 ) N ;
   - gpio8_0_analog_pol + NET gpio8_0_analog_pol
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 394295 500 ) N ;
   - gpio8_0_inp_dis + NET gpio8_0_inp_dis
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 395775 500 ) N ;
   - gpio8_0_enable_inp_h + NET gpio8_0_enable_inp_h
     + PORT
        + LAYER met2 ( -140 -500 ) ( 140 500 )        + PLACED ( 402640 500 ) N ;
   - gpio8_0_enable_h + NET gpio8_0_enable_h
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 405560 500 ) N ;
   - gpio8_0_hld_h_n + NET gpio8_0_hld_h_n
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 409205 500 ) N ;
   - gpio8_0_analog_sel + NET gpio8_0_analog_sel
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 410775 500 ) N ;
   - gpio8_0_dm[2] + NET gpio8_0_dm[2]
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 412530 500 ) N ;
   - gpio8_0_dm[1] + NET gpio8_0_dm[1]
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 374185 500 ) N ;
   - gpio8_0_dm[0] + NET gpio8_0_dm[0]
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 391165 500 ) N ;
   - gpio8_0_hld_ovr + NET gpio8_0_hld_ovr
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 414420 500 ) N ;
   - gpio8_0_out + NET gpio8_0_out
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 418665 500 ) N ;
   - gpio8_0_enable_vswitch_h + NET gpio8_0_enable_vswitch_h
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 424710 500 ) N ;
   - gpio8_0_enable_vdda_h + NET gpio8_0_enable_vdda_h
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 428265 500 ) N ;
   - gpio8_0_vtrip_sel + NET gpio8_0_vtrip_sel
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 434505 500 ) N ;
   - gpio8_0_ib_mode_sel + NET gpio8_0_ib_mode_sel
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 436105 500 ) N ;
   - gpio8_0_oe_n + NET gpio8_0_oe_n
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 437675 500 ) N ;
   - gpio8_0_in_h + NET gpio8_0_in_h
     + PORT
        + LAYER met2 ( -310 -500 ) ( 310 500 )        + PLACED ( 440445 500 ) N ;
   - gpio8_0_zero + NET gpio8_0_zero
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 353745 500 ) N ;
   - gpio8_0_one + NET gpio8_0_one
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 351935 500 ) N ;
   - gpio8_1_tie_lo_esd + NET gpio8_1_tie_lo_esd
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 473565 500 ) N ;
   - gpio8_1_in + NET gpio8_1_in
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 475065 500 ) N ;
   - gpio8_1_tie_hi_esd + NET gpio8_1_tie_hi_esd
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 476575 500 ) N ;
   - gpio8_1_enable_vddio + NET gpio8_1_enable_vddio
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 478065 500 ) N ;
   - gpio8_1_slow + NET gpio8_1_slow
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 479565 500 ) N ;
   - gpio8_1_pad_a_esd_0_h + NET gpio8_1_pad_a_esd_0_h
     + PORT
        + LAYER met2 ( -320 -500 ) ( 320 500 )        + PLACED ( 481255 500 ) N ;
   - gpio8_1_pad_a_esd_1_h + NET gpio8_1_pad_a_esd_1_h
     + PORT
        + LAYER met2 ( -325 -500 ) ( 325 500 )        + PLACED ( 487550 500 ) N ;
   - gpio8_1_pad_a_noesd_h + NET gpio8_1_pad_a_noesd_h
     + PORT
        + LAYER met2 ( -535 -500 ) ( 535 500 )        + PLACED ( 492800 500 ) N ;
   - gpio8_1_dm[1] + NET gpio8_1_dm[1]
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 489185 500 ) N ;
   - gpio8_1_zero + NET gpio8_1_zero
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 468745 500 ) N ;
   - gpio8_1_one + NET gpio8_1_one
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 466935 500 ) N ;
   - gpio8_2_vtrip_sel + NET gpio8_2_vtrip_sel
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 664505 500 ) N ;
   - gpio8_2_ib_mode_sel + NET gpio8_2_ib_mode_sel
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 666105 500 ) N ;
   - gpio8_2_oe_n + NET gpio8_2_oe_n
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 667675 500 ) N ;
   - gpio8_2_in_h + NET gpio8_2_in_h
     + PORT
        + LAYER met2 ( -310 -500 ) ( 310 500 )        + PLACED ( 670445 500 ) N ;
   - gpio8_2_zero + NET gpio8_2_zero
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 583745 500 ) N ;
   - gpio8_2_one + NET gpio8_2_one
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 581935 500 ) N ;
   - gpio8_3_tie_lo_esd + NET gpio8_3_tie_lo_esd
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 703565 500 ) N ;
   - gpio8_3_in + NET gpio8_3_in
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 705065 500 ) N ;
   - gpio8_3_tie_hi_esd + NET gpio8_3_tie_hi_esd
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 706575 500 ) N ;
   - gpio8_3_enable_vddio + NET gpio8_3_enable_vddio
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 708065 500 ) N ;
   - gpio8_2_dm[0] + NET gpio8_2_dm[0]
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 621165 500 ) N ;
   - gpio8_2_hld_ovr + NET gpio8_2_hld_ovr
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 644420 500 ) N ;
   - gpio8_1_analog_en + NET gpio8_1_analog_en
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 494725 500 ) N ;
   - gpio8_1_analog_pol + NET gpio8_1_analog_pol
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 509295 500 ) N ;
   - gpio8_1_inp_dis + NET gpio8_1_inp_dis
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 510775 500 ) N ;
   - gpio8_1_enable_inp_h + NET gpio8_1_enable_inp_h
     + PORT
        + LAYER met2 ( -140 -500 ) ( 140 500 )        + PLACED ( 517640 500 ) N ;
   - gpio8_1_enable_h + NET gpio8_1_enable_h
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 520560 500 ) N ;
   - gpio8_1_hld_h_n + NET gpio8_1_hld_h_n
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 524205 500 ) N ;
   - gpio8_1_analog_sel + NET gpio8_1_analog_sel
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 525775 500 ) N ;
   - gpio8_1_dm[2] + NET gpio8_1_dm[2]
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 527530 500 ) N ;
   - gpio8_2_out + NET gpio8_2_out
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 648665 500 ) N ;
   - gpio8_1_dm[0] + NET gpio8_1_dm[0]
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 506165 500 ) N ;
   - gpio8_1_hld_ovr + NET gpio8_1_hld_ovr
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 529420 500 ) N ;
   - gpio8_1_out + NET gpio8_1_out
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 533665 500 ) N ;
   - gpio8_1_enable_vswitch_h + NET gpio8_1_enable_vswitch_h
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 539710 500 ) N ;
   - gpio8_1_enable_vdda_h + NET gpio8_1_enable_vdda_h
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 543265 500 ) N ;
   - gpio8_1_vtrip_sel + NET gpio8_1_vtrip_sel
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 549505 500 ) N ;
   - gpio8_1_ib_mode_sel + NET gpio8_1_ib_mode_sel
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 551105 500 ) N ;
   - gpio8_1_oe_n + NET gpio8_1_oe_n
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 552675 500 ) N ;
   - gpio8_1_in_h + NET gpio8_1_in_h
     + PORT
        + LAYER met2 ( -310 -500 ) ( 310 500 )        + PLACED ( 555445 500 ) N ;
   - gpio8_2_enable_vswitch_h + NET gpio8_2_enable_vswitch_h
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 654710 500 ) N ;
   - gpio8_2_enable_vdda_h + NET gpio8_2_enable_vdda_h
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 658265 500 ) N ;
   - gpio8_3_enable_h + NET gpio8_3_enable_h
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 750560 500 ) N ;
   - gpio8_3_hld_h_n + NET gpio8_3_hld_h_n
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 754205 500 ) N ;
   - gpio8_3_analog_sel + NET gpio8_3_analog_sel
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 755775 500 ) N ;
   - gpio8_3_dm[2] + NET gpio8_3_dm[2]
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 757530 500 ) N ;
   - gpio8_3_dm[1] + NET gpio8_3_dm[1]
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 719185 500 ) N ;
   - gpio8_3_dm[0] + NET gpio8_3_dm[0]
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 736165 500 ) N ;
   - gpio8_3_hld_ovr + NET gpio8_3_hld_ovr
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 759420 500 ) N ;
   - gpio8_3_out + NET gpio8_3_out
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 763665 500 ) N ;
   - gpio8_3_enable_vswitch_h + NET gpio8_3_enable_vswitch_h
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 769710 500 ) N ;
   - gpio8_3_enable_vdda_h + NET gpio8_3_enable_vdda_h
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 773265 500 ) N ;
   - gpio8_3_vtrip_sel + NET gpio8_3_vtrip_sel
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 779505 500 ) N ;
   - gpio8_3_ib_mode_sel + NET gpio8_3_ib_mode_sel
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 781105 500 ) N ;
   - gpio8_3_oe_n + NET gpio8_3_oe_n
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 782675 500 ) N ;
   - gpio8_3_in_h + NET gpio8_3_in_h
     + PORT
        + LAYER met2 ( -310 -500 ) ( 310 500 )        + PLACED ( 785445 500 ) N ;
   - gpio8_3_zero + NET gpio8_3_zero
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 698745 500 ) N ;
   - gpio8_3_one + NET gpio8_3_one
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 696935 500 ) N ;
   - gpio8_3_slow + NET gpio8_3_slow
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 709565 500 ) N ;
   - gpio8_3_pad_a_esd_0_h + NET gpio8_3_pad_a_esd_0_h
     + PORT
        + LAYER met2 ( -320 -500 ) ( 320 500 )        + PLACED ( 711255 500 ) N ;
   - gpio8_3_pad_a_esd_1_h + NET gpio8_3_pad_a_esd_1_h
     + PORT
        + LAYER met2 ( -325 -500 ) ( 325 500 )        + PLACED ( 717550 500 ) N ;
   - gpio8_3_pad_a_noesd_h + NET gpio8_3_pad_a_noesd_h
     + PORT
        + LAYER met2 ( -535 -500 ) ( 535 500 )        + PLACED ( 722800 500 ) N ;
   - gpio8_3_analog_en + NET gpio8_3_analog_en
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 724725 500 ) N ;
   - gpio8_3_analog_pol + NET gpio8_3_analog_pol
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 739295 500 ) N ;
   - gpio8_3_inp_dis + NET gpio8_3_inp_dis
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 740775 500 ) N ;
   - gpio8_3_enable_inp_h + NET gpio8_3_enable_inp_h
     + PORT
        + LAYER met2 ( -140 -500 ) ( 140 500 )        + PLACED ( 747640 500 ) N ;
   - gpio8_2_tie_lo_esd + NET gpio8_2_tie_lo_esd
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 588565 500 ) N ;
   - gpio8_2_in + NET gpio8_2_in
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 590065 500 ) N ;
   - gpio8_2_tie_hi_esd + NET gpio8_2_tie_hi_esd
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 591575 500 ) N ;
   - gpio8_2_enable_vddio + NET gpio8_2_enable_vddio
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 593065 500 ) N ;
   - gpio8_2_slow + NET gpio8_2_slow
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 594565 500 ) N ;
   - gpio8_2_pad_a_esd_0_h + NET gpio8_2_pad_a_esd_0_h
     + PORT
        + LAYER met2 ( -320 -500 ) ( 320 500 )        + PLACED ( 596255 500 ) N ;
   - gpio8_2_pad_a_esd_1_h + NET gpio8_2_pad_a_esd_1_h
     + PORT
        + LAYER met2 ( -325 -500 ) ( 325 500 )        + PLACED ( 602550 500 ) N ;
   - gpio8_2_pad_a_noesd_h + NET gpio8_2_pad_a_noesd_h
     + PORT
        + LAYER met2 ( -535 -500 ) ( 535 500 )        + PLACED ( 607800 500 ) N ;
   - gpio8_2_analog_en + NET gpio8_2_analog_en
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 609725 500 ) N ;
   - gpio8_2_analog_pol + NET gpio8_2_analog_pol
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 624295 500 ) N ;
   - gpio8_2_inp_dis + NET gpio8_2_inp_dis
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 625775 500 ) N ;
   - gpio8_2_enable_inp_h + NET gpio8_2_enable_inp_h
     + PORT
        + LAYER met2 ( -140 -500 ) ( 140 500 )        + PLACED ( 632640 500 ) N ;
   - gpio8_2_enable_h + NET gpio8_2_enable_h
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 635560 500 ) N ;
   - gpio8_2_hld_h_n + NET gpio8_2_hld_h_n
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 639205 500 ) N ;
   - gpio8_2_analog_sel + NET gpio8_2_analog_sel
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 640775 500 ) N ;
   - gpio8_2_dm[2] + NET gpio8_2_dm[2]
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 642530 500 ) N ;
   - gpio8_2_dm[1] + NET gpio8_2_dm[1]
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 604185 500 ) N ;
   - xi1_core + NET xi1_core
     + PORT
        + LAYER met2 ( -4490 -1000 ) ( 4490 1000 )        + PLACED ( 1292830 1000 ) N ;
   - xo1_core + NET xo1_core
     + PORT
        + LAYER met2 ( -4490 -1000 ) ( 4490 1000 )        + PLACED ( 1402830 1000 ) N ;
   - xi0_core + NET xi0_core
     + PORT
        + LAYER met2 ( -4490 -1000 ) ( 4490 1000 )        + PLACED ( 1072830 1000 ) N ;
   - xo0_core + NET xo0_core
     + PORT
        + LAYER met2 ( -4490 -1000 ) ( 4490 1000 )        + PLACED ( 1182830 1000 ) N ;
   - gpio8_4_tie_lo_esd + NET gpio8_4_tie_lo_esd
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1718565 500 ) N ;
   - gpio8_4_in + NET gpio8_4_in
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1720065 500 ) N ;
   - gpio8_4_tie_hi_esd + NET gpio8_4_tie_hi_esd
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1721575 500 ) N ;
   - gpio8_4_enable_vddio + NET gpio8_4_enable_vddio
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1723065 500 ) N ;
   - gpio8_4_slow + NET gpio8_4_slow
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1724565 500 ) N ;
   - gpio8_4_pad_a_esd_0_h + NET gpio8_4_pad_a_esd_0_h
     + PORT
        + LAYER met2 ( -320 -500 ) ( 320 500 )        + PLACED ( 1726255 500 ) N ;
   - gpio8_4_pad_a_esd_1_h + NET gpio8_4_pad_a_esd_1_h
     + PORT
        + LAYER met2 ( -325 -500 ) ( 325 500 )        + PLACED ( 1732550 500 ) N ;
   - gpio8_4_pad_a_noesd_h + NET gpio8_4_pad_a_noesd_h
     + PORT
        + LAYER met2 ( -535 -500 ) ( 535 500 )        + PLACED ( 1737800 500 ) N ;
   - gpio8_4_analog_en + NET gpio8_4_analog_en
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1739725 500 ) N ;
   - gpio8_4_analog_pol + NET gpio8_4_analog_pol
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1754295 500 ) N ;
   - gpio8_4_inp_dis + NET gpio8_4_inp_dis
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1755775 500 ) N ;
   - gpio8_4_enable_inp_h + NET gpio8_4_enable_inp_h
     + PORT
        + LAYER met2 ( -140 -500 ) ( 140 500 )        + PLACED ( 1762640 500 ) N ;
   - gpio8_4_enable_h + NET gpio8_4_enable_h
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1765560 500 ) N ;
   - gpio8_4_hld_h_n + NET gpio8_4_hld_h_n
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1769205 500 ) N ;
   - gpio8_4_analog_sel + NET gpio8_4_analog_sel
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1770775 500 ) N ;
   - gpio8_4_dm[2] + NET gpio8_4_dm[2]
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1772530 500 ) N ;
   - gpio8_4_dm[1] + NET gpio8_4_dm[1]
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1734185 500 ) N ;
   - gpio8_4_dm[0] + NET gpio8_4_dm[0]
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1751165 500 ) N ;
   - gpio8_4_hld_ovr + NET gpio8_4_hld_ovr
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1774420 500 ) N ;
   - gpio8_4_out + NET gpio8_4_out
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1778665 500 ) N ;
   - gpio8_4_enable_vswitch_h + NET gpio8_4_enable_vswitch_h
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1784710 500 ) N ;
   - gpio8_4_enable_vdda_h + NET gpio8_4_enable_vdda_h
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1788265 500 ) N ;
   - gpio8_4_vtrip_sel + NET gpio8_4_vtrip_sel
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1794505 500 ) N ;
   - gpio8_4_ib_mode_sel + NET gpio8_4_ib_mode_sel
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1796105 500 ) N ;
   - gpio8_4_oe_n + NET gpio8_4_oe_n
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1797675 500 ) N ;
   - gpio8_4_in_h + NET gpio8_4_in_h
     + PORT
        + LAYER met2 ( -310 -500 ) ( 310 500 )        + PLACED ( 1800445 500 ) N ;
   - gpio8_4_zero + NET gpio8_4_zero
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1713745 500 ) N ;
   - gpio8_4_one + NET gpio8_4_one
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1711935 500 ) N ;
   - gpio8_5_tie_lo_esd + NET gpio8_5_tie_lo_esd
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1833565 500 ) N ;
   - gpio8_5_in + NET gpio8_5_in
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1835065 500 ) N ;
   - gpio8_5_tie_hi_esd + NET gpio8_5_tie_hi_esd
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1836575 500 ) N ;
   - gpio8_5_enable_vddio + NET gpio8_5_enable_vddio
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1838065 500 ) N ;
   - gpio8_5_slow + NET gpio8_5_slow
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1839565 500 ) N ;
   - gpio8_5_pad_a_esd_0_h + NET gpio8_5_pad_a_esd_0_h
     + PORT
        + LAYER met2 ( -320 -500 ) ( 320 500 )        + PLACED ( 1841255 500 ) N ;
   - gpio8_5_pad_a_esd_1_h + NET gpio8_5_pad_a_esd_1_h
     + PORT
        + LAYER met2 ( -325 -500 ) ( 325 500 )        + PLACED ( 1847550 500 ) N ;
   - gpio8_5_pad_a_noesd_h + NET gpio8_5_pad_a_noesd_h
     + PORT
        + LAYER met2 ( -535 -500 ) ( 535 500 )        + PLACED ( 1852800 500 ) N ;
   - gpio8_5_analog_en + NET gpio8_5_analog_en
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1854725 500 ) N ;
   - gpio8_5_analog_pol + NET gpio8_5_analog_pol
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1869295 500 ) N ;
   - gpio8_5_inp_dis + NET gpio8_5_inp_dis
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1870775 500 ) N ;
   - gpio8_5_enable_inp_h + NET gpio8_5_enable_inp_h
     + PORT
        + LAYER met2 ( -140 -500 ) ( 140 500 )        + PLACED ( 1877640 500 ) N ;
   - gpio8_5_enable_h + NET gpio8_5_enable_h
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1880560 500 ) N ;
   - gpio8_5_hld_h_n + NET gpio8_5_hld_h_n
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1884205 500 ) N ;
   - gpio8_5_analog_sel + NET gpio8_5_analog_sel
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1885775 500 ) N ;
   - gpio8_5_dm[2] + NET gpio8_5_dm[2]
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1887530 500 ) N ;
   - gpio8_5_dm[1] + NET gpio8_5_dm[1]
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1849185 500 ) N ;
   - gpio8_5_dm[0] + NET gpio8_5_dm[0]
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1866165 500 ) N ;
   - gpio8_5_hld_ovr + NET gpio8_5_hld_ovr
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1889420 500 ) N ;
   - gpio8_5_out + NET gpio8_5_out
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1893665 500 ) N ;
   - gpio8_5_enable_vswitch_h + NET gpio8_5_enable_vswitch_h
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1899710 500 ) N ;
   - gpio8_5_enable_vdda_h + NET gpio8_5_enable_vdda_h
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1903265 500 ) N ;
   - gpio8_5_vtrip_sel + NET gpio8_5_vtrip_sel
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1909505 500 ) N ;
   - gpio8_5_ib_mode_sel + NET gpio8_5_ib_mode_sel
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1911105 500 ) N ;
   - gpio8_5_oe_n + NET gpio8_5_oe_n
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1912675 500 ) N ;
   - gpio8_5_in_h + NET gpio8_5_in_h
     + PORT
        + LAYER met2 ( -310 -500 ) ( 310 500 )        + PLACED ( 1915445 500 ) N ;
   - gpio8_5_zero + NET gpio8_5_zero
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1828745 500 ) N ;
   - gpio8_5_one + NET gpio8_5_one
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1826935 500 ) N ;
   - gpio8_6_tie_lo_esd + NET gpio8_6_tie_lo_esd
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1948565 500 ) N ;
   - gpio8_6_in + NET gpio8_6_in
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1950065 500 ) N ;
   - gpio8_6_tie_hi_esd + NET gpio8_6_tie_hi_esd
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1951575 500 ) N ;
   - gpio8_6_enable_vddio + NET gpio8_6_enable_vddio
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1953065 500 ) N ;
   - gpio8_6_slow + NET gpio8_6_slow
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1954565 500 ) N ;
   - gpio8_6_pad_a_esd_0_h + NET gpio8_6_pad_a_esd_0_h
     + PORT
        + LAYER met2 ( -320 -500 ) ( 320 500 )        + PLACED ( 1956255 500 ) N ;
   - gpio8_6_zero + NET gpio8_6_zero
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1943745 500 ) N ;
   - gpio8_6_one + NET gpio8_6_one
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1941935 500 ) N ;
   - gpio8_6_analog_en + NET gpio8_6_analog_en
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1969725 500 ) N ;
   - gpio8_6_analog_pol + NET gpio8_6_analog_pol
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1984295 500 ) N ;
   - gpio8_6_inp_dis + NET gpio8_6_inp_dis
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1985775 500 ) N ;
   - gpio8_6_enable_inp_h + NET gpio8_6_enable_inp_h
     + PORT
        + LAYER met2 ( -140 -500 ) ( 140 500 )        + PLACED ( 1992640 500 ) N ;
   - gpio8_6_enable_h + NET gpio8_6_enable_h
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1995560 500 ) N ;
   - gpio8_6_hld_h_n + NET gpio8_6_hld_h_n
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1999205 500 ) N ;
   - gpio8_6_analog_sel + NET gpio8_6_analog_sel
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2000775 500 ) N ;
   - gpio8_6_dm[2] + NET gpio8_6_dm[2]
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2002530 500 ) N ;
   - gpio8_6_dm[1] + NET gpio8_6_dm[1]
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1964185 500 ) N ;
   - gpio8_6_dm[0] + NET gpio8_6_dm[0]
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 1981165 500 ) N ;
   - gpio8_6_hld_ovr + NET gpio8_6_hld_ovr
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2004420 500 ) N ;
   - gpio8_6_out + NET gpio8_6_out
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2008665 500 ) N ;
   - gpio8_6_enable_vswitch_h + NET gpio8_6_enable_vswitch_h
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2014710 500 ) N ;
   - gpio8_6_enable_vdda_h + NET gpio8_6_enable_vdda_h
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2018265 500 ) N ;
   - gpio8_6_vtrip_sel + NET gpio8_6_vtrip_sel
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2024505 500 ) N ;
   - gpio8_6_ib_mode_sel + NET gpio8_6_ib_mode_sel
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2026105 500 ) N ;
   - gpio8_6_oe_n + NET gpio8_6_oe_n
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2027675 500 ) N ;
   - gpio8_6_in_h + NET gpio8_6_in_h
     + PORT
        + LAYER met2 ( -310 -500 ) ( 310 500 )        + PLACED ( 2030445 500 ) N ;
   - gpio8_6_pad_a_esd_1_h + NET gpio8_6_pad_a_esd_1_h
     + PORT
        + LAYER met2 ( -325 -500 ) ( 325 500 )        + PLACED ( 1962550 500 ) N ;
   - gpio8_6_pad_a_noesd_h + NET gpio8_6_pad_a_noesd_h
     + PORT
        + LAYER met2 ( -535 -500 ) ( 535 500 )        + PLACED ( 1967800 500 ) N ;
   - gpio8_7_tie_lo_esd + NET gpio8_7_tie_lo_esd
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2063565 500 ) N ;
   - gpio8_7_in + NET gpio8_7_in
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2065065 500 ) N ;
   - gpio8_7_tie_hi_esd + NET gpio8_7_tie_hi_esd
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2066575 500 ) N ;
   - gpio8_7_enable_vddio + NET gpio8_7_enable_vddio
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2068065 500 ) N ;
   - gpio8_7_slow + NET gpio8_7_slow
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2069565 500 ) N ;
   - gpio8_7_pad_a_esd_0_h + NET gpio8_7_pad_a_esd_0_h
     + PORT
        + LAYER met2 ( -320 -500 ) ( 320 500 )        + PLACED ( 2071255 500 ) N ;
   - gpio8_7_pad_a_esd_1_h + NET gpio8_7_pad_a_esd_1_h
     + PORT
        + LAYER met2 ( -325 -500 ) ( 325 500 )        + PLACED ( 2077550 500 ) N ;
   - gpio8_7_pad_a_noesd_h + NET gpio8_7_pad_a_noesd_h
     + PORT
        + LAYER met2 ( -535 -500 ) ( 535 500 )        + PLACED ( 2082800 500 ) N ;
   - gpio8_7_analog_en + NET gpio8_7_analog_en
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2084725 500 ) N ;
   - gpio8_7_analog_pol + NET gpio8_7_analog_pol
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2099295 500 ) N ;
   - gpio8_7_inp_dis + NET gpio8_7_inp_dis
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2100775 500 ) N ;
   - gpio8_7_enable_inp_h + NET gpio8_7_enable_inp_h
     + PORT
        + LAYER met2 ( -140 -500 ) ( 140 500 )        + PLACED ( 2107640 500 ) N ;
   - gpio8_7_enable_h + NET gpio8_7_enable_h
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2110560 500 ) N ;
   - gpio8_7_hld_h_n + NET gpio8_7_hld_h_n
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2114205 500 ) N ;
   - gpio8_7_analog_sel + NET gpio8_7_analog_sel
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2115775 500 ) N ;
   - gpio8_7_dm[2] + NET gpio8_7_dm[2]
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2117530 500 ) N ;
   - gpio8_7_dm[1] + NET gpio8_7_dm[1]
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2079185 500 ) N ;
   - gpio8_7_dm[0] + NET gpio8_7_dm[0]
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2096165 500 ) N ;
   - gpio8_7_hld_ovr + NET gpio8_7_hld_ovr
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2119420 500 ) N ;
   - gpio8_7_out + NET gpio8_7_out
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2123665 500 ) N ;
   - gpio8_7_enable_vswitch_h + NET gpio8_7_enable_vswitch_h
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2129710 500 ) N ;
   - gpio8_7_enable_vdda_h + NET gpio8_7_enable_vdda_h
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2133265 500 ) N ;
   - gpio8_7_vtrip_sel + NET gpio8_7_vtrip_sel
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2139505 500 ) N ;
   - gpio8_7_ib_mode_sel + NET gpio8_7_ib_mode_sel
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2141105 500 ) N ;
   - gpio8_7_oe_n + NET gpio8_7_oe_n
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2142675 500 ) N ;
   - gpio8_7_in_h + NET gpio8_7_in_h
     + PORT
        + LAYER met2 ( -310 -500 ) ( 310 500 )        + PLACED ( 2145445 500 ) N ;
   - gpio8_7_zero + NET gpio8_7_zero
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2058745 500 ) N ;
   - gpio8_7_one + NET gpio8_7_one
     + PORT
        + LAYER met2 ( -130 -500 ) ( 130 500 )        + PLACED ( 2056935 500 ) N ;
   - product_id[0] + NET product_id[0]
     + PORT
        + LAYER met2 ( -140 -420 ) ( 140 420 )        + PLACED ( 2642190 420 ) N ;
   - product_id[1] + NET product_id[1]
     + PORT
        + LAYER met2 ( -140 -420 ) ( 140 420 )        + PLACED ( 2643110 420 ) N ;
   - product_id[2] + NET product_id[2]
     + PORT
        + LAYER met2 ( -140 -420 ) ( 140 420 )        + PLACED ( 2644030 420 ) N ;
   - product_id[3] + NET product_id[3]
     + PORT
        + LAYER met2 ( -140 -420 ) ( 140 420 )        + PLACED ( 2644950 420 ) N ;
   - product_id[4] + NET product_id[4]
     + PORT
        + LAYER met2 ( -140 -420 ) ( 140 420 )        + PLACED ( 2645870 420 ) N ;
   - product_id[5] + NET product_id[5]
     + PORT
        + LAYER met2 ( -140 -420 ) ( 140 420 )        + PLACED ( 2646790 420 ) N ;
   - product_id[6] + NET product_id[6]
     + PORT
        + LAYER met2 ( -140 -420 ) ( 140 420 )        + PLACED ( 2647710 420 ) N ;
   - product_id[7] + NET product_id[7]
     + PORT
        + LAYER met2 ( -140 -420 ) ( 140 420 )        + PLACED ( 2648630 420 ) N ;
   - sio_vinref_dft + NET sio_vinref_dft
     + PORT
        + LAYER met2 ( -320 -750 ) ( 320 750 )        + PLACED ( 2674800 47465 ) N ;
   - sio_voutref_dft + NET sio_voutref_dft
     + PORT
        + LAYER met2 ( -320 -750 ) ( 320 750 )        + PLACED ( 2676300 47465 ) N ;
   - sio_vref_sel[1] + NET sio_vref_sel[1]
     + PORT
        + LAYER met2 ( -130 -750 ) ( 130 750 )        + PLACED ( 2687115 47465 ) N ;
   - sio_vref_sel[0] + NET sio_vref_sel[0]
     + PORT
        + LAYER met2 ( -130 -750 ) ( 130 750 )        + PLACED ( 2687865 47465 ) N ;
   - sio_enable_vdda_h + NET sio_enable_vdda_h
     + PORT
        + LAYER met2 ( -130 -750 ) ( 130 750 )        + PLACED ( 2688615 47465 ) N ;
   - sio_dft_refgen + NET sio_dft_refgen
     + PORT
        + LAYER met2 ( -130 -750 ) ( 130 750 )        + PLACED ( 2689365 47465 ) N ;
   - sio_voh_sel[2] + NET sio_voh_sel[2]
     + PORT
        + LAYER met2 ( -105 -750 ) ( 105 750 )        + PLACED ( 2690115 47465 ) N ;
   - sio_voh_sel[1] + NET sio_voh_sel[1]
     + PORT
        + LAYER met2 ( -90 -750 ) ( 90 750 )        + PLACED ( 2690870 47465 ) N ;
   - sio_voh_sel[0] + NET sio_voh_sel[0]
     + PORT
        + LAYER met2 ( -105 -750 ) ( 105 750 )        + PLACED ( 2691620 47465 ) N ;
   - sio_amuxbus_b + NET sio_amuxbus_b
     + PORT
        + LAYER met2 ( -130 -750 ) ( 130 750 )        + PLACED ( 2692365 47465 ) N ;
   - sio_amuxbus_a + NET sio_amuxbus_a
     + PORT
        + LAYER met2 ( -130 -750 ) ( 130 750 )        + PLACED ( 2693115 47465 ) N ;
   - sio_vreg_en_refgen + NET sio_vreg_en_refgen
     + PORT
        + LAYER met2 ( -130 -750 ) ( 130 750 )        + PLACED ( 2696180 47465 ) N ;
   - sio_ibuf_sel_refgen + NET sio_ibuf_sel_refgen
     + PORT
        + LAYER met2 ( -130 -750 ) ( 130 750 )        + PLACED ( 2718330 47465 ) N ;
   - sio_vohref + NET sio_vohref
     + PORT
        + LAYER met2 ( -130 -750 ) ( 130 750 )        + PLACED ( 2721575 47465 ) N ;
   - sio_hld_h_n_refgen + NET sio_hld_h_n_refgen
     + PORT
        + LAYER met2 ( -130 -750 ) ( 130 750 )        + PLACED ( 2736025 47465 ) N ;
   - sio_vtrip_sel_refgen + NET sio_vtrip_sel_refgen
     + PORT
        + LAYER met2 ( -130 -750 ) ( 130 750 )        + PLACED ( 2738180 47465 ) N ;
   - sio_pad_a_esd_0_h[1] + NET sio_pad_a_esd_0_h[1]
     + PORT
        + LAYER met2 ( -425 -750 ) ( 425 750 )        + PLACED ( 2836825 47465 ) N ;
   - sio_pad_a_noesd_h[1] + NET sio_pad_a_noesd_h[1]
     + PORT
        + LAYER met2 ( -425 -750 ) ( 425 750 )        + PLACED ( 2837815 47465 ) N ;
   - sio_inp_dis[1] + NET sio_inp_dis[1]
     + PORT
        + LAYER met2 ( -130 -750 ) ( 130 750 )        + PLACED ( 2857985 47465 ) N ;
   - sio_tie_lo_esd[1] + NET sio_tie_lo_esd[1]
     + PORT
        + LAYER met2 ( -130 -750 ) ( 130 750 )        + PLACED ( 2861365 47465 ) N ;
   - sio_out[1] + NET sio_out[1]
     + PORT
        + LAYER met2 ( -130 -750 ) ( 130 750 )        + PLACED ( 2872730 47465 ) N ;
   - sio_vtrip_sel[1] + NET sio_vtrip_sel[1]
     + PORT
        + LAYER met2 ( -130 -750 ) ( 130 750 )        + PLACED ( 2879400 47465 ) N ;
   - sio_ibuf_sel[1] + NET sio_ibuf_sel[1]
     + PORT
        + LAYER met2 ( -130 -750 ) ( 130 750 )        + PLACED ( 2886450 47465 ) N ;
   - sio_hld_h_n[1] + NET sio_hld_h_n[1]
     + PORT
        + LAYER met2 ( -130 -750 ) ( 130 750 )        + PLACED ( 2886850 47465 ) N ;
   - sio_hld_ovr[1] + NET sio_hld_ovr[1]
     + PORT
        + LAYER met2 ( -130 -750 ) ( 130 750 )        + PLACED ( 2892560 47465 ) N ;
   - sio_in[1] + NET sio_in[1]
     + PORT
        + LAYER met2 ( -130 -750 ) ( 130 750 )        + PLACED ( 2893280 47465 ) N ;
   - sio_in_h[1] + NET sio_in_h[1]
     + PORT
        + LAYER met2 ( -130 -750 ) ( 130 750 )        + PLACED ( 2893680 47465 ) N ;
   - sio_oe_n[1] + NET sio_oe_n[1]
     + PORT
        + LAYER met2 ( -130 -750 ) ( 130 750 )        + PLACED ( 2898490 47465 ) N ;
   - sio_slow[1] + NET sio_slow[1]
     + PORT
        + LAYER met2 ( -130 -750 ) ( 130 750 )        + PLACED ( 2898890 47465 ) N ;
   - sio_vreg_en[1] + NET sio_vreg_en[1]
     + PORT
        + LAYER met2 ( -130 -750 ) ( 130 750 )        + PLACED ( 2901080 47465 ) N ;
   - sio_enable_h + NET sio_enable_h
     + PORT
        + LAYER met2 ( -130 -750 ) ( 130 750 )        + PLACED ( 2904685 47465 ) N ;
   - sio_dm1[2] + NET sio_dm1[2]
     + PORT
        + LAYER met2 ( -130 -750 ) ( 130 750 )        + PLACED ( 2905085 47465 ) N ;
   - sio_dm1[1] + NET sio_dm1[1]
     + PORT
        + LAYER met2 ( -130 -750 ) ( 130 750 )        + PLACED ( 2907255 47465 ) N ;
   - sio_dm1[0] + NET sio_dm1[0]
     + PORT
        + LAYER met2 ( -130 -750 ) ( 130 750 )        + PLACED ( 2907655 47465 ) N ;
   - sio_pad_a_esd_1_h[1] + NET sio_pad_a_esd_1_h[1]
     + PORT
        + LAYER met2 ( -1000 -750 ) ( 1000 750 )        + PLACED ( 2929135 47465 ) N ;
   - sio_pad_a_esd_1_h[0] + NET sio_pad_a_esd_1_h[0]
     + PORT
        + LAYER met2 ( -1000 -750 ) ( 1000 750 )        + PLACED ( 2963160 47465 ) N ;
   - sio_dm0[0] + NET sio_dm0[0]
     + PORT
        + LAYER met2 ( -130 -750 ) ( 130 750 )        + PLACED ( 2984640 47465 ) N ;
   - sio_dm0[1] + NET sio_dm0[1]
     + PORT
        + LAYER met2 ( -130 -750 ) ( 130 750 )        + PLACED ( 2985040 47465 ) N ;
   - sio_dm0[2] + NET sio_dm0[2]
     + PORT
        + LAYER met2 ( -130 -750 ) ( 130 750 )        + PLACED ( 2987210 47465 ) N ;
   - sio_vreg_en[0] + NET sio_vreg_en[0]
     + PORT
        + LAYER met2 ( -130 -750 ) ( 130 750 )        + PLACED ( 2991215 47465 ) N ;
   - sio_slow[0] + NET sio_slow[0]
     + PORT
        + LAYER met2 ( -130 -750 ) ( 130 750 )        + PLACED ( 2993405 47465 ) N ;
   - sio_oe_n[0] + NET sio_oe_n[0]
     + PORT
        + LAYER met2 ( -130 -750 ) ( 130 750 )        + PLACED ( 2993805 47465 ) N ;
   - sio_in_h[0] + NET sio_in_h[0]
     + PORT
        + LAYER met2 ( -130 -750 ) ( 130 750 )        + PLACED ( 2998615 47465 ) N ;
   - sio_in[0] + NET sio_in[0]
     + PORT
        + LAYER met2 ( -130 -750 ) ( 130 750 )        + PLACED ( 2999015 47465 ) N ;
   - sio_hld_ovr[0] + NET sio_hld_ovr[0]
     + PORT
        + LAYER met2 ( -170 -750 ) ( 170 750 )        + PLACED ( 2999775 47465 ) N ;
   - sio_hld_h_n[0] + NET sio_hld_h_n[0]
     + PORT
        + LAYER met2 ( -130 -750 ) ( 130 750 )        + PLACED ( 3005445 47465 ) N ;
   - sio_ibuf_sel[0] + NET sio_ibuf_sel[0]
     + PORT
        + LAYER met2 ( -130 -750 ) ( 130 750 )        + PLACED ( 3005845 47465 ) N ;
   - sio_vtrip_sel[0] + NET sio_vtrip_sel[0]
     + PORT
        + LAYER met2 ( -130 -750 ) ( 130 750 )        + PLACED ( 3012895 47465 ) N ;
   - sio_out[0] + NET sio_out[0]
     + PORT
        + LAYER met2 ( -130 -750 ) ( 130 750 )        + PLACED ( 3019565 47465 ) N ;
   - sio_tie_lo_esd[0] + NET sio_tie_lo_esd[0]
     + PORT
        + LAYER met2 ( -130 -750 ) ( 130 750 )        + PLACED ( 3030930 47465 ) N ;
   - sio_inp_dis[0] + NET sio_inp_dis[0]
     + PORT
        + LAYER met2 ( -130 -750 ) ( 130 750 )        + PLACED ( 3034310 47465 ) N ;
   - sio_pad_a_noesd_h[0] + NET sio_pad_a_noesd_h[0]
     + PORT
        + LAYER met2 ( -425 -750 ) ( 425 750 )        + PLACED ( 3054480 47465 ) N ;
   - sio_pad_a_esd_0_h[0] + NET sio_pad_a_esd_0_h[0]
     + PORT
        + LAYER met2 ( -425 -750 ) ( 425 750 )        + PLACED ( 3055470 47465 ) N ;
   - VGND + NET VGND
     + USE GROUND
     + PORT
        + LAYER met3 ( -11975 -10000 ) ( 11975 10000 )        + PLACED ( 2563425 10000 ) N 
     + PORT
        + LAYER met3 ( -12000 -10000 ) ( 12000 10000 )        + PLACED ( 2613650 10000 ) N 
     + PORT
        + LAYER met3 ( -12000 -10000 ) ( 12000 10000 )        + PLACED ( 993650 10000 ) N 
     + PORT
        + LAYER met3 ( -11975 -10000 ) ( 11975 10000 )        + PLACED ( 943425 10000 ) N ;
   - VPWR + NET VPWR
     + USE POWER
     + PORT
        + LAYER met3 ( -11975 -10000 ) ( 11975 10000 )        + PLACED ( 1623425 10000 ) N 
     + PORT
        + LAYER met3 ( -12005 -10000 ) ( 12005 10000 )        + PLACED ( 1673655 9995 ) N 
     + PORT
        + LAYER met3 ( -12005 -10000 ) ( 12005 10000 )        + PLACED ( 88655 10000 ) N 
     + PORT
        + LAYER met3 ( -11975 -10000 ) ( 11975 10000 )        + PLACED ( 38425 10000 ) N ;
   - gpio2_6_tie_lo_esd + NET gpio2_6_tie_lo_esd
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4314315 ) N ;
   - gpio2_6_in + NET gpio2_6_in
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4317205 ) N ;
   - gpio2_6_tie_hi_esd + NET gpio2_6_tie_hi_esd
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4315805 ) N ;
   - gpio2_6_enable_vddio + NET gpio2_6_enable_vddio
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4318765 ) N ;
   - gpio2_6_slow + NET gpio2_6_slow
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4320135 ) N ;
   - gpio2_6_pad_a_esd_0_h + NET gpio2_6_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -750 -320 ) ( 750 320 )        + PLACED ( 3169550 4321730 ) N ;
   - gpio2_6_pad_a_esd_1_h + NET gpio2_6_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -750 -325 ) ( 750 325 )        + PLACED ( 3169550 4328885 ) N ;
   - gpio2_6_pad_a_noesd_h + NET gpio2_6_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -750 -535 ) ( 750 535 )        + PLACED ( 3169550 4334145 ) N ;
   - gpio2_6_analog_en + NET gpio2_6_analog_en
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4337665 ) N ;
   - gpio2_6_analog_pol + NET gpio2_6_analog_pol
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4351465 ) N ;
   - gpio2_6_inp_dis + NET gpio2_6_inp_dis
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4354365 ) N ;
   - gpio2_6_enable_inp_h + NET gpio2_6_enable_inp_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4360195 ) N ;
   - gpio2_6_enable_h + NET gpio2_6_enable_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4362475 ) N ;
   - gpio2_6_hld_h_n + NET gpio2_6_hld_h_n
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4364745 ) N ;
   - gpio2_6_analog_sel + NET gpio2_6_analog_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4367835 ) N ;
   - gpio2_6_dm[2] + NET gpio2_6_dm[2]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4370055 ) N ;
   - gpio2_6_dm[1] + NET gpio2_6_dm[1]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4331685 ) N ;
   - gpio2_6_dm[0] + NET gpio2_6_dm[0]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4348725 ) N ;
   - gpio2_6_hld_ovr + NET gpio2_6_hld_ovr
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4372475 ) N ;
   - gpio2_6_out + NET gpio2_6_out
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4376335 ) N ;
   - gpio2_6_enable_vswitch_h + NET gpio2_6_enable_vswitch_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4382335 ) N ;
   - gpio2_6_enable_vdda_h + NET gpio2_6_enable_vdda_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4385935 ) N ;
   - gpio2_6_vtrip_sel + NET gpio2_6_vtrip_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4390245 ) N ;
   - gpio2_6_ib_mode_sel + NET gpio2_6_ib_mode_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4391965 ) N ;
   - gpio2_6_oe_n + NET gpio2_6_oe_n
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4394015 ) N ;
   - gpio2_6_in_h + NET gpio2_6_in_h
     + PORT
        + LAYER met3 ( -750 -310 ) ( 750 310 )        + PLACED ( 3169550 4396790 ) N ;
   - gpio2_6_zero + NET gpio2_6_zero
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4308315 ) N ;
   - gpio2_6_one + NET gpio2_6_one
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4306065 ) N ;
   - gpio2_7_tie_lo_esd + NET gpio2_7_tie_lo_esd
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4419315 ) N ;
   - gpio2_7_in + NET gpio2_7_in
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4422205 ) N ;
   - gpio2_7_tie_hi_esd + NET gpio2_7_tie_hi_esd
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4420805 ) N ;
   - gpio2_7_enable_vddio + NET gpio2_7_enable_vddio
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4423765 ) N ;
   - gpio2_7_slow + NET gpio2_7_slow
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4425135 ) N ;
   - gpio2_7_pad_a_esd_0_h + NET gpio2_7_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -750 -320 ) ( 750 320 )        + PLACED ( 3169550 4426730 ) N ;
   - gpio2_7_pad_a_esd_1_h + NET gpio2_7_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -750 -325 ) ( 750 325 )        + PLACED ( 3169550 4433885 ) N ;
   - gpio2_7_pad_a_noesd_h + NET gpio2_7_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -750 -535 ) ( 750 535 )        + PLACED ( 3169550 4439145 ) N ;
   - gpio2_7_analog_en + NET gpio2_7_analog_en
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4442665 ) N ;
   - gpio2_7_analog_pol + NET gpio2_7_analog_pol
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4456465 ) N ;
   - gpio2_7_inp_dis + NET gpio2_7_inp_dis
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4459365 ) N ;
   - gpio2_7_enable_inp_h + NET gpio2_7_enable_inp_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4465195 ) N ;
   - gpio2_7_enable_h + NET gpio2_7_enable_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4467475 ) N ;
   - gpio2_7_hld_h_n + NET gpio2_7_hld_h_n
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4469745 ) N ;
   - gpio2_7_analog_sel + NET gpio2_7_analog_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4472835 ) N ;
   - gpio2_7_dm[2] + NET gpio2_7_dm[2]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4475055 ) N ;
   - gpio2_7_dm[1] + NET gpio2_7_dm[1]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4436685 ) N ;
   - gpio2_7_dm[0] + NET gpio2_7_dm[0]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4453725 ) N ;
   - gpio2_7_hld_ovr + NET gpio2_7_hld_ovr
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4477475 ) N ;
   - gpio2_7_out + NET gpio2_7_out
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4481335 ) N ;
   - gpio2_7_enable_vswitch_h + NET gpio2_7_enable_vswitch_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4487335 ) N ;
   - gpio2_7_enable_vdda_h + NET gpio2_7_enable_vdda_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4490935 ) N ;
   - gpio2_7_vtrip_sel + NET gpio2_7_vtrip_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4495245 ) N ;
   - gpio2_7_ib_mode_sel + NET gpio2_7_ib_mode_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4496965 ) N ;
   - gpio2_7_oe_n + NET gpio2_7_oe_n
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4499015 ) N ;
   - gpio2_7_in_h + NET gpio2_7_in_h
     + PORT
        + LAYER met3 ( -750 -310 ) ( 750 310 )        + PLACED ( 3169550 4501790 ) N ;
   - gpio2_7_zero + NET gpio2_7_zero
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4413315 ) N ;
   - gpio2_7_one + NET gpio2_7_one
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4411065 ) N ;
   - gpio2_4_enable_vdda_h + NET gpio2_4_enable_vdda_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4175935 ) N ;
   - gpio2_4_vtrip_sel + NET gpio2_4_vtrip_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4180245 ) N ;
   - gpio2_4_ib_mode_sel + NET gpio2_4_ib_mode_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4181965 ) N ;
   - gpio2_4_oe_n + NET gpio2_4_oe_n
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4184015 ) N ;
   - gpio2_4_in_h + NET gpio2_4_in_h
     + PORT
        + LAYER met3 ( -750 -310 ) ( 750 310 )        + PLACED ( 3169550 4186790 ) N ;
   - gpio2_5_tie_lo_esd + NET gpio2_5_tie_lo_esd
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4209315 ) N ;
   - gpio2_5_in + NET gpio2_5_in
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4212205 ) N ;
   - gpio2_5_tie_hi_esd + NET gpio2_5_tie_hi_esd
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4210805 ) N ;
   - gpio2_5_enable_vddio + NET gpio2_5_enable_vddio
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4213765 ) N ;
   - gpio2_5_slow + NET gpio2_5_slow
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4215135 ) N ;
   - gpio2_5_pad_a_esd_0_h + NET gpio2_5_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -750 -320 ) ( 750 320 )        + PLACED ( 3169550 4216730 ) N ;
   - gpio2_5_pad_a_esd_1_h + NET gpio2_5_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -750 -325 ) ( 750 325 )        + PLACED ( 3169550 4223885 ) N ;
   - gpio2_5_pad_a_noesd_h + NET gpio2_5_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -750 -535 ) ( 750 535 )        + PLACED ( 3169550 4229145 ) N ;
   - gpio2_5_analog_en + NET gpio2_5_analog_en
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4232665 ) N ;
   - gpio2_5_analog_pol + NET gpio2_5_analog_pol
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4246465 ) N ;
   - gpio2_5_inp_dis + NET gpio2_5_inp_dis
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4249365 ) N ;
   - gpio2_5_enable_inp_h + NET gpio2_5_enable_inp_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4255195 ) N ;
   - gpio2_5_enable_h + NET gpio2_5_enable_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4257475 ) N ;
   - gpio2_5_hld_h_n + NET gpio2_5_hld_h_n
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4259745 ) N ;
   - gpio2_5_analog_sel + NET gpio2_5_analog_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4262835 ) N ;
   - gpio2_5_dm[2] + NET gpio2_5_dm[2]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4265055 ) N ;
   - gpio2_5_dm[1] + NET gpio2_5_dm[1]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4226685 ) N ;
   - gpio2_5_dm[0] + NET gpio2_5_dm[0]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4243725 ) N ;
   - gpio2_5_hld_ovr + NET gpio2_5_hld_ovr
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4267475 ) N ;
   - gpio2_5_out + NET gpio2_5_out
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4271335 ) N ;
   - gpio2_5_enable_vswitch_h + NET gpio2_5_enable_vswitch_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4277335 ) N ;
   - gpio2_5_enable_vdda_h + NET gpio2_5_enable_vdda_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4280935 ) N ;
   - gpio2_5_vtrip_sel + NET gpio2_5_vtrip_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4285245 ) N ;
   - gpio2_5_ib_mode_sel + NET gpio2_5_ib_mode_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4286965 ) N ;
   - gpio2_5_oe_n + NET gpio2_5_oe_n
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4289015 ) N ;
   - gpio2_5_in_h + NET gpio2_5_in_h
     + PORT
        + LAYER met3 ( -750 -310 ) ( 750 310 )        + PLACED ( 3169550 4291790 ) N ;
   - gpio2_5_zero + NET gpio2_5_zero
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4203315 ) N ;
   - gpio2_5_one + NET gpio2_5_one
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4201065 ) N ;
   - muxsplit_ne_hld_vdda_h_n + NET muxsplit_ne_hld_vdda_h_n
     + PORT
        + LAYER met3 ( -750 -150 ) ( 750 150 )        + PLACED ( 3169550 4739580 ) N ;
   - muxsplit_ne_enable_vdda_h + NET muxsplit_ne_enable_vdda_h
     + PORT
        + LAYER met3 ( -750 -150 ) ( 750 150 )        + PLACED ( 3169550 4743980 ) N ;
   - muxsplit_ne_switch_aa_sl + NET muxsplit_ne_switch_aa_sl
     + PORT
        + LAYER met3 ( -750 -150 ) ( 750 150 )        + PLACED ( 3169550 4762090 ) N ;
   - muxsplit_ne_switch_aa_s0 + NET muxsplit_ne_switch_aa_s0
     + PORT
        + LAYER met3 ( -750 -150 ) ( 750 150 )        + PLACED ( 3169550 4763350 ) N ;
   - muxsplit_ne_switch_bb_s0 + NET muxsplit_ne_switch_bb_s0
     + PORT
        + LAYER met3 ( -750 -150 ) ( 750 150 )        + PLACED ( 3169550 4764610 ) N ;
   - muxsplit_ne_switch_bb_sl + NET muxsplit_ne_switch_bb_sl
     + PORT
        + LAYER met3 ( -750 -150 ) ( 750 150 )        + PLACED ( 3169550 4765870 ) N ;
   - muxsplit_ne_switch_bb_sr + NET muxsplit_ne_switch_bb_sr
     + PORT
        + LAYER met3 ( -750 -150 ) ( 750 150 )        + PLACED ( 3169550 4767130 ) N ;
   - muxsplit_ne_switch_aa_sr + NET muxsplit_ne_switch_aa_sr
     + PORT
        + LAYER met3 ( -750 -150 ) ( 750 150 )        + PLACED ( 3169550 4768810 ) N ;
   - gpio2_2_in_h + NET gpio2_2_in_h
     + PORT
        + LAYER met3 ( -750 -310 ) ( 750 310 )        + PLACED ( 3169550 3876790 ) N ;
   - gpio2_3_tie_lo_esd + NET gpio2_3_tie_lo_esd
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3899315 ) N ;
   - gpio2_3_in + NET gpio2_3_in
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3902205 ) N ;
   - gpio2_3_tie_hi_esd + NET gpio2_3_tie_hi_esd
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3900805 ) N ;
   - gpio2_3_enable_vddio + NET gpio2_3_enable_vddio
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3903765 ) N ;
   - gpio2_3_slow + NET gpio2_3_slow
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3905135 ) N ;
   - gpio2_3_pad_a_esd_0_h + NET gpio2_3_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -750 -320 ) ( 750 320 )        + PLACED ( 3169550 3906730 ) N ;
   - gpio2_3_pad_a_esd_1_h + NET gpio2_3_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -750 -325 ) ( 750 325 )        + PLACED ( 3169550 3913885 ) N ;
   - gpio2_3_pad_a_noesd_h + NET gpio2_3_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -750 -535 ) ( 750 535 )        + PLACED ( 3169550 3919145 ) N ;
   - gpio2_3_analog_en + NET gpio2_3_analog_en
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3922665 ) N ;
   - gpio2_3_analog_pol + NET gpio2_3_analog_pol
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3936465 ) N ;
   - gpio2_3_inp_dis + NET gpio2_3_inp_dis
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3939365 ) N ;
   - gpio2_3_enable_inp_h + NET gpio2_3_enable_inp_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3945195 ) N ;
   - gpio2_3_enable_h + NET gpio2_3_enable_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3947475 ) N ;
   - gpio2_3_hld_h_n + NET gpio2_3_hld_h_n
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3949745 ) N ;
   - gpio2_3_analog_sel + NET gpio2_3_analog_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3952835 ) N ;
   - gpio2_3_dm[2] + NET gpio2_3_dm[2]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3955055 ) N ;
   - gpio2_3_dm[1] + NET gpio2_3_dm[1]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3916685 ) N ;
   - gpio2_3_dm[0] + NET gpio2_3_dm[0]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3933725 ) N ;
   - gpio2_3_hld_ovr + NET gpio2_3_hld_ovr
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3957475 ) N ;
   - gpio2_3_out + NET gpio2_3_out
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3961335 ) N ;
   - gpio2_3_enable_vswitch_h + NET gpio2_3_enable_vswitch_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3967335 ) N ;
   - gpio2_3_enable_vdda_h + NET gpio2_3_enable_vdda_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3970935 ) N ;
   - gpio2_3_vtrip_sel + NET gpio2_3_vtrip_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3975245 ) N ;
   - gpio2_3_ib_mode_sel + NET gpio2_3_ib_mode_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3976965 ) N ;
   - gpio2_3_oe_n + NET gpio2_3_oe_n
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3979015 ) N ;
   - gpio2_3_in_h + NET gpio2_3_in_h
     + PORT
        + LAYER met3 ( -750 -310 ) ( 750 310 )        + PLACED ( 3169550 3981790 ) N ;
   - gpio2_3_zero + NET gpio2_3_zero
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3893315 ) N ;
   - gpio2_3_one + NET gpio2_3_one
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3891065 ) N ;
   - gpio2_4_tie_lo_esd + NET gpio2_4_tie_lo_esd
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4104315 ) N ;
   - gpio2_4_in + NET gpio2_4_in
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4107205 ) N ;
   - gpio2_4_tie_hi_esd + NET gpio2_4_tie_hi_esd
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4105805 ) N ;
   - gpio2_4_enable_vddio + NET gpio2_4_enable_vddio
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4108765 ) N ;
   - gpio2_4_slow + NET gpio2_4_slow
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4110135 ) N ;
   - gpio2_4_pad_a_esd_0_h + NET gpio2_4_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -750 -320 ) ( 750 320 )        + PLACED ( 3169550 4111730 ) N ;
   - gpio2_4_pad_a_esd_1_h + NET gpio2_4_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -750 -325 ) ( 750 325 )        + PLACED ( 3169550 4118885 ) N ;
   - gpio2_4_pad_a_noesd_h + NET gpio2_4_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -750 -535 ) ( 750 535 )        + PLACED ( 3169550 4124145 ) N ;
   - gpio2_4_analog_en + NET gpio2_4_analog_en
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4127665 ) N ;
   - gpio2_4_analog_pol + NET gpio2_4_analog_pol
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4141465 ) N ;
   - gpio2_4_inp_dis + NET gpio2_4_inp_dis
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4144365 ) N ;
   - gpio2_4_enable_inp_h + NET gpio2_4_enable_inp_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4150195 ) N ;
   - gpio2_4_enable_h + NET gpio2_4_enable_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4152475 ) N ;
   - gpio2_4_hld_h_n + NET gpio2_4_hld_h_n
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4154745 ) N ;
   - gpio2_4_analog_sel + NET gpio2_4_analog_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4157835 ) N ;
   - gpio2_4_dm[2] + NET gpio2_4_dm[2]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4160055 ) N ;
   - gpio2_4_dm[1] + NET gpio2_4_dm[1]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4121685 ) N ;
   - gpio2_4_dm[0] + NET gpio2_4_dm[0]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4138725 ) N ;
   - gpio2_4_hld_ovr + NET gpio2_4_hld_ovr
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4162475 ) N ;
   - gpio2_4_out + NET gpio2_4_out
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4166335 ) N ;
   - gpio2_4_enable_vswitch_h + NET gpio2_4_enable_vswitch_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4172335 ) N ;
   - gpio2_4_zero + NET gpio2_4_zero
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4098315 ) N ;
   - gpio2_4_one + NET gpio2_4_one
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 4096065 ) N ;
   - gpio2_0_analog_sel + NET gpio2_0_analog_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3637835 ) N ;
   - gpio2_0_dm[2] + NET gpio2_0_dm[2]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3640055 ) N ;
   - gpio2_0_dm[1] + NET gpio2_0_dm[1]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3601685 ) N ;
   - gpio2_2_tie_lo_esd + NET gpio2_2_tie_lo_esd
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3794315 ) N ;
   - gpio2_2_in + NET gpio2_2_in
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3797205 ) N ;
   - gpio2_2_tie_hi_esd + NET gpio2_2_tie_hi_esd
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3795805 ) N ;
   - gpio2_2_enable_vddio + NET gpio2_2_enable_vddio
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3798765 ) N ;
   - gpio2_2_slow + NET gpio2_2_slow
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3800135 ) N ;
   - gpio2_2_pad_a_esd_0_h + NET gpio2_2_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -750 -320 ) ( 750 320 )        + PLACED ( 3169550 3801730 ) N ;
   - gpio2_2_pad_a_esd_1_h + NET gpio2_2_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -750 -325 ) ( 750 325 )        + PLACED ( 3169550 3808885 ) N ;
   - gpio2_2_pad_a_noesd_h + NET gpio2_2_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -750 -535 ) ( 750 535 )        + PLACED ( 3169550 3814145 ) N ;
   - gpio2_2_analog_en + NET gpio2_2_analog_en
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3817665 ) N ;
   - gpio2_2_analog_pol + NET gpio2_2_analog_pol
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3831465 ) N ;
   - gpio2_2_inp_dis + NET gpio2_2_inp_dis
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3834365 ) N ;
   - gpio2_2_enable_inp_h + NET gpio2_2_enable_inp_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3840195 ) N ;
   - gpio2_2_enable_h + NET gpio2_2_enable_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3842475 ) N ;
   - gpio2_2_hld_h_n + NET gpio2_2_hld_h_n
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3844745 ) N ;
   - gpio2_2_analog_sel + NET gpio2_2_analog_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3847835 ) N ;
   - gpio2_2_dm[2] + NET gpio2_2_dm[2]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3850055 ) N ;
   - gpio2_2_dm[1] + NET gpio2_2_dm[1]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3811685 ) N ;
   - gpio2_2_dm[0] + NET gpio2_2_dm[0]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3828725 ) N ;
   - gpio2_2_hld_ovr + NET gpio2_2_hld_ovr
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3852475 ) N ;
   - gpio2_2_out + NET gpio2_2_out
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3856335 ) N ;
   - gpio2_2_enable_vswitch_h + NET gpio2_2_enable_vswitch_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3862335 ) N ;
   - gpio2_2_enable_vdda_h + NET gpio2_2_enable_vdda_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3865935 ) N ;
   - gpio2_2_vtrip_sel + NET gpio2_2_vtrip_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3870245 ) N ;
   - gpio2_2_ib_mode_sel + NET gpio2_2_ib_mode_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3871965 ) N ;
   - gpio2_2_oe_n + NET gpio2_2_oe_n
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3874015 ) N ;
   - gpio2_0_enable_vddio + NET gpio2_0_enable_vddio
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3588765 ) N ;
   - gpio2_2_zero + NET gpio2_2_zero
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3788315 ) N ;
   - gpio2_2_one + NET gpio2_2_one
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3786065 ) N ;
   - gpio2_0_slow + NET gpio2_0_slow
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3590135 ) N ;
   - gpio2_0_pad_a_esd_0_h + NET gpio2_0_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -750 -320 ) ( 750 320 )        + PLACED ( 3169550 3591730 ) N ;
   - gpio2_0_pad_a_esd_1_h + NET gpio2_0_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -750 -325 ) ( 750 325 )        + PLACED ( 3169550 3598885 ) N ;
   - gpio2_0_pad_a_noesd_h + NET gpio2_0_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -750 -535 ) ( 750 535 )        + PLACED ( 3169550 3604145 ) N ;
   - gpio2_0_analog_en + NET gpio2_0_analog_en
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3607665 ) N ;
   - gpio2_0_analog_pol + NET gpio2_0_analog_pol
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3621465 ) N ;
   - gpio2_0_inp_dis + NET gpio2_0_inp_dis
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3624365 ) N ;
   - gpio2_0_enable_inp_h + NET gpio2_0_enable_inp_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3630195 ) N ;
   - gpio2_1_pad_a_esd_1_h + NET gpio2_1_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -750 -325 ) ( 750 325 )        + PLACED ( 3169550 3703885 ) N ;
   - gpio2_1_pad_a_noesd_h + NET gpio2_1_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -750 -535 ) ( 750 535 )        + PLACED ( 3169550 3709145 ) N ;
   - gpio2_1_analog_en + NET gpio2_1_analog_en
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3712665 ) N ;
   - gpio2_1_analog_pol + NET gpio2_1_analog_pol
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3726465 ) N ;
   - gpio2_1_inp_dis + NET gpio2_1_inp_dis
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3729365 ) N ;
   - gpio2_0_enable_h + NET gpio2_0_enable_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3632475 ) N ;
   - gpio2_0_hld_h_n + NET gpio2_0_hld_h_n
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3634745 ) N ;
   - gpio2_1_enable_inp_h + NET gpio2_1_enable_inp_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3735195 ) N ;
   - gpio2_1_enable_h + NET gpio2_1_enable_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3737475 ) N ;
   - gpio2_1_hld_h_n + NET gpio2_1_hld_h_n
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3739745 ) N ;
   - gpio2_1_analog_sel + NET gpio2_1_analog_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3742835 ) N ;
   - gpio2_1_dm[2] + NET gpio2_1_dm[2]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3745055 ) N ;
   - gpio2_1_dm[1] + NET gpio2_1_dm[1]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3706685 ) N ;
   - gpio2_1_dm[0] + NET gpio2_1_dm[0]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3723725 ) N ;
   - gpio2_1_hld_ovr + NET gpio2_1_hld_ovr
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3747475 ) N ;
   - gpio2_1_out + NET gpio2_1_out
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3751335 ) N ;
   - gpio2_1_enable_vswitch_h + NET gpio2_1_enable_vswitch_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3757335 ) N ;
   - gpio2_1_enable_vdda_h + NET gpio2_1_enable_vdda_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3760935 ) N ;
   - gpio2_1_vtrip_sel + NET gpio2_1_vtrip_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3765245 ) N ;
   - gpio2_1_ib_mode_sel + NET gpio2_1_ib_mode_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3766965 ) N ;
   - gpio2_1_oe_n + NET gpio2_1_oe_n
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3769015 ) N ;
   - gpio2_1_in_h + NET gpio2_1_in_h
     + PORT
        + LAYER met3 ( -750 -310 ) ( 750 310 )        + PLACED ( 3169550 3771790 ) N ;
   - gpio2_1_zero + NET gpio2_1_zero
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3683315 ) N ;
   - gpio2_1_one + NET gpio2_1_one
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3681065 ) N ;
   - gpio2_0_dm[0] + NET gpio2_0_dm[0]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3618725 ) N ;
   - gpio2_0_hld_ovr + NET gpio2_0_hld_ovr
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3642475 ) N ;
   - gpio2_0_out + NET gpio2_0_out
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3646335 ) N ;
   - gpio2_0_enable_vswitch_h + NET gpio2_0_enable_vswitch_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3652335 ) N ;
   - gpio2_0_enable_vdda_h + NET gpio2_0_enable_vdda_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3655935 ) N ;
   - gpio2_0_vtrip_sel + NET gpio2_0_vtrip_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3660245 ) N ;
   - gpio2_0_ib_mode_sel + NET gpio2_0_ib_mode_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3661965 ) N ;
   - gpio2_0_oe_n + NET gpio2_0_oe_n
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3664015 ) N ;
   - gpio2_0_in_h + NET gpio2_0_in_h
     + PORT
        + LAYER met3 ( -750 -310 ) ( 750 310 )        + PLACED ( 3169550 3666790 ) N ;
   - gpio2_0_zero + NET gpio2_0_zero
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3578315 ) N ;
   - gpio2_1_tie_lo_esd + NET gpio2_1_tie_lo_esd
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3689315 ) N ;
   - gpio2_1_in + NET gpio2_1_in
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3692205 ) N ;
   - gpio2_1_tie_hi_esd + NET gpio2_1_tie_hi_esd
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3690805 ) N ;
   - gpio2_1_enable_vddio + NET gpio2_1_enable_vddio
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3693765 ) N ;
   - gpio2_1_slow + NET gpio2_1_slow
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3695135 ) N ;
   - gpio2_1_pad_a_esd_0_h + NET gpio2_1_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -750 -320 ) ( 750 320 )        + PLACED ( 3169550 3696730 ) N ;
   - gpio2_0_tie_lo_esd + NET gpio2_0_tie_lo_esd
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3584315 ) N ;
   - gpio2_0_in + NET gpio2_0_in
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3587205 ) N ;
   - gpio2_0_tie_hi_esd + NET gpio2_0_tie_hi_esd
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3585805 ) N ;
   - gpio1_7_tie_hi_esd + NET gpio1_7_tie_hi_esd
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 3012360 ) N ;
   - gpio1_7_dm[2] + NET gpio1_7_dm[2]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 3033940 ) N ;
   - gpio1_7_dm[1] + NET gpio1_7_dm[1]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 3014060 ) N ;
   - gpio1_7_dm[0] + NET gpio1_7_dm[0]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 3013210 ) N ;
   - gpio1_7_slow + NET gpio1_7_slow
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 3017195 ) N ;
   - gpio1_7_oe_n + NET gpio1_7_oe_n
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 3017890 ) N ;
   - gpio1_7_tie_lo_esd + NET gpio1_7_tie_lo_esd
     + PORT
        + LAYER met3 ( -750 -300 ) ( 750 300 )        + PLACED ( 3169550 3026910 ) N ;
   - gpio1_7_inp_dis + NET gpio1_7_inp_dis
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 3034790 ) N ;
   - gpio1_7_enable_vddio + NET gpio1_7_enable_vddio
     + PORT
        + LAYER met3 ( -750 -185 ) ( 750 185 )        + PLACED ( 3169550 3046470 ) N ;
   - gpio1_7_vtrip_sel + NET gpio1_7_vtrip_sel
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 3054670 ) N ;
   - gpio1_7_ib_mode_sel[1] + NET gpio1_7_ib_mode_sel[1]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 3075400 ) N ;
   - gpio1_7_ib_mode_sel[0] + NET gpio1_7_ib_mode_sel[0]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 3055520 ) N ;
   - gpio1_7_out + NET gpio1_7_out
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 3068210 ) N ;
   - gpio1_7_slew_ctl[1] + NET gpio1_7_slew_ctl[1]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 3096130 ) N ;
   - gpio1_7_slew_ctl[0] + NET gpio1_7_slew_ctl[0]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 3076250 ) N ;
   - gpio1_7_analog_pol + NET gpio1_7_analog_pol
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 3077100 ) N ;
   - gpio1_7_analog_sel + NET gpio1_7_analog_sel
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 3090680 ) N ;
   - gpio1_7_hys_trim + NET gpio1_7_hys_trim
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 3096980 ) N ;
   - gpio1_7_hld_ovr + NET gpio1_7_hld_ovr
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 3114980 ) N ;
   - gpio1_7_in_h + NET gpio1_7_in_h
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 3117955 ) N ;
   - gpio1_7_enable_h + NET gpio1_7_enable_h
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 3120200 ) N ;
   - gpio1_7_in + NET gpio1_7_in
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 3121955 ) N ;
   - gpio1_7_hld_h_n + NET gpio1_7_hld_h_n
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 3122700 ) N ;
   - gpio1_7_enable_vdda_h + NET gpio1_7_enable_vdda_h
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 3133565 ) N ;
   - gpio1_7_analog_en + NET gpio1_7_analog_en
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 3134220 ) N ;
   - gpio1_7_enable_inp_h + NET gpio1_7_enable_inp_h
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 3135225 ) N ;
   - gpio1_7_enable_vswitch_h + NET gpio1_7_enable_vswitch_h
     + PORT
        + LAYER met3 ( -750 -300 ) ( 750 300 )        + PLACED ( 3169550 3136435 ) N ;
   - gpio1_7_pad_a_noesd_h + NET gpio1_7_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -750 -300 ) ( 750 300 )        + PLACED ( 3169550 3139315 ) N ;
   - gpio1_7_pad_a_esd_0_h + NET gpio1_7_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -750 -300 ) ( 750 300 )        + PLACED ( 3169550 3140600 ) N ;
   - gpio1_7_pad_a_esd_1_h + NET gpio1_7_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -750 -300 ) ( 750 300 )        + PLACED ( 3169550 3141870 ) N ;
   - gpio1_7_zero + NET gpio1_7_zero
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 2993315 ) N ;
   - gpio1_7_one + NET gpio1_7_one
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 2991065 ) N ;
   - gpio2_0_one + NET gpio2_0_one
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 3576065 ) N ;
   - gpio1_5_pad_a_esd_1_h + NET gpio1_5_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -750 -300 ) ( 750 300 )        + PLACED ( 3169550 2811870 ) N ;
   - gpio1_6_dm[1] + NET gpio1_6_dm[1]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2849060 ) N ;
   - gpio1_6_dm[0] + NET gpio1_6_dm[0]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2848210 ) N ;
   - gpio1_6_slow + NET gpio1_6_slow
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2852195 ) N ;
   - gpio1_6_oe_n + NET gpio1_6_oe_n
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2852890 ) N ;
   - gpio1_6_tie_lo_esd + NET gpio1_6_tie_lo_esd
     + PORT
        + LAYER met3 ( -750 -300 ) ( 750 300 )        + PLACED ( 3169550 2861910 ) N ;
   - gpio1_6_inp_dis + NET gpio1_6_inp_dis
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2869790 ) N ;
   - gpio1_6_enable_vddio + NET gpio1_6_enable_vddio
     + PORT
        + LAYER met3 ( -750 -185 ) ( 750 185 )        + PLACED ( 3169550 2881470 ) N ;
   - gpio1_6_vtrip_sel + NET gpio1_6_vtrip_sel
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2889670 ) N ;
   - gpio1_6_ib_mode_sel[1] + NET gpio1_6_ib_mode_sel[1]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2910400 ) N ;
   - gpio1_6_ib_mode_sel[0] + NET gpio1_6_ib_mode_sel[0]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2890520 ) N ;
   - gpio1_6_out + NET gpio1_6_out
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2903210 ) N ;
   - gpio1_6_slew_ctl[1] + NET gpio1_6_slew_ctl[1]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2931130 ) N ;
   - gpio1_6_slew_ctl[0] + NET gpio1_6_slew_ctl[0]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2911250 ) N ;
   - gpio1_6_analog_pol + NET gpio1_6_analog_pol
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2912100 ) N ;
   - gpio1_6_analog_sel + NET gpio1_6_analog_sel
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2925680 ) N ;
   - gpio1_6_hys_trim + NET gpio1_6_hys_trim
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2931980 ) N ;
   - gpio1_6_hld_ovr + NET gpio1_6_hld_ovr
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2949980 ) N ;
   - gpio1_6_in_h + NET gpio1_6_in_h
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2952955 ) N ;
   - gpio1_6_enable_h + NET gpio1_6_enable_h
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2955200 ) N ;
   - gpio1_6_in + NET gpio1_6_in
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2956955 ) N ;
   - gpio1_6_hld_h_n + NET gpio1_6_hld_h_n
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2957700 ) N ;
   - gpio1_6_enable_vdda_h + NET gpio1_6_enable_vdda_h
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2968565 ) N ;
   - gpio1_6_analog_en + NET gpio1_6_analog_en
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2969220 ) N ;
   - gpio1_6_enable_inp_h + NET gpio1_6_enable_inp_h
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2970225 ) N ;
   - gpio1_6_enable_vswitch_h + NET gpio1_6_enable_vswitch_h
     + PORT
        + LAYER met3 ( -750 -300 ) ( 750 300 )        + PLACED ( 3169550 2971435 ) N ;
   - gpio1_6_pad_a_noesd_h + NET gpio1_6_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -750 -300 ) ( 750 300 )        + PLACED ( 3169550 2974315 ) N ;
   - gpio1_6_pad_a_esd_0_h + NET gpio1_6_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -750 -300 ) ( 750 300 )        + PLACED ( 3169550 2975600 ) N ;
   - gpio1_6_pad_a_esd_1_h + NET gpio1_6_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -750 -300 ) ( 750 300 )        + PLACED ( 3169550 2976870 ) N ;
   - gpio1_6_zero + NET gpio1_6_zero
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 2828315 ) N ;
   - gpio1_6_one + NET gpio1_6_one
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 2826065 ) N ;
   - gpio1_4_pad_a_esd_0_h + NET gpio1_4_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -750 -300 ) ( 750 300 )        + PLACED ( 3169550 2645600 ) N ;
   - gpio1_4_pad_a_esd_1_h + NET gpio1_4_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -750 -300 ) ( 750 300 )        + PLACED ( 3169550 2646870 ) N ;
   - gpio1_4_zero + NET gpio1_4_zero
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 2498315 ) N ;
   - gpio1_4_one + NET gpio1_4_one
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 2496065 ) N ;
   - gpio1_5_tie_hi_esd + NET gpio1_5_tie_hi_esd
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2682360 ) N ;
   - gpio1_5_dm[2] + NET gpio1_5_dm[2]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2703940 ) N ;
   - gpio1_5_dm[1] + NET gpio1_5_dm[1]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2684060 ) N ;
   - gpio1_5_dm[0] + NET gpio1_5_dm[0]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2683210 ) N ;
   - gpio1_5_slow + NET gpio1_5_slow
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2687195 ) N ;
   - gpio1_5_oe_n + NET gpio1_5_oe_n
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2687890 ) N ;
   - gpio1_5_tie_lo_esd + NET gpio1_5_tie_lo_esd
     + PORT
        + LAYER met3 ( -750 -300 ) ( 750 300 )        + PLACED ( 3169550 2696910 ) N ;
   - gpio1_5_inp_dis + NET gpio1_5_inp_dis
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2704790 ) N ;
   - gpio1_5_enable_vddio + NET gpio1_5_enable_vddio
     + PORT
        + LAYER met3 ( -750 -185 ) ( 750 185 )        + PLACED ( 3169550 2716470 ) N ;
   - gpio1_5_vtrip_sel + NET gpio1_5_vtrip_sel
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2724670 ) N ;
   - gpio1_5_ib_mode_sel[1] + NET gpio1_5_ib_mode_sel[1]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2745400 ) N ;
   - gpio1_5_ib_mode_sel[0] + NET gpio1_5_ib_mode_sel[0]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2725520 ) N ;
   - gpio1_5_out + NET gpio1_5_out
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2738210 ) N ;
   - gpio1_5_slew_ctl[1] + NET gpio1_5_slew_ctl[1]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2766130 ) N ;
   - gpio1_5_slew_ctl[0] + NET gpio1_5_slew_ctl[0]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2746250 ) N ;
   - gpio1_5_analog_pol + NET gpio1_5_analog_pol
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2747100 ) N ;
   - gpio1_5_analog_sel + NET gpio1_5_analog_sel
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2760680 ) N ;
   - gpio1_5_hys_trim + NET gpio1_5_hys_trim
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2766980 ) N ;
   - gpio1_5_hld_ovr + NET gpio1_5_hld_ovr
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2784980 ) N ;
   - gpio1_5_in_h + NET gpio1_5_in_h
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2787955 ) N ;
   - gpio1_5_enable_h + NET gpio1_5_enable_h
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2790200 ) N ;
   - gpio1_5_in + NET gpio1_5_in
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2791955 ) N ;
   - gpio1_5_hld_h_n + NET gpio1_5_hld_h_n
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2792700 ) N ;
   - gpio1_5_enable_vdda_h + NET gpio1_5_enable_vdda_h
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2803565 ) N ;
   - gpio1_5_analog_en + NET gpio1_5_analog_en
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2804220 ) N ;
   - gpio1_5_enable_inp_h + NET gpio1_5_enable_inp_h
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2805225 ) N ;
   - gpio1_5_enable_vswitch_h + NET gpio1_5_enable_vswitch_h
     + PORT
        + LAYER met3 ( -750 -300 ) ( 750 300 )        + PLACED ( 3169550 2806435 ) N ;
   - gpio1_5_pad_a_noesd_h + NET gpio1_5_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -750 -300 ) ( 750 300 )        + PLACED ( 3169550 2809315 ) N ;
   - gpio1_5_zero + NET gpio1_5_zero
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 2663315 ) N ;
   - gpio1_5_one + NET gpio1_5_one
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 2661065 ) N ;
   - gpio1_4_dm[1] + NET gpio1_4_dm[1]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2519060 ) N ;
   - gpio1_4_dm[0] + NET gpio1_4_dm[0]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2518210 ) N ;
   - gpio1_4_slow + NET gpio1_4_slow
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2522195 ) N ;
   - gpio1_4_oe_n + NET gpio1_4_oe_n
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2522890 ) N ;
   - gpio1_4_tie_lo_esd + NET gpio1_4_tie_lo_esd
     + PORT
        + LAYER met3 ( -750 -300 ) ( 750 300 )        + PLACED ( 3169550 2531910 ) N ;
   - gpio1_4_inp_dis + NET gpio1_4_inp_dis
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2539790 ) N ;
   - gpio1_4_enable_vddio + NET gpio1_4_enable_vddio
     + PORT
        + LAYER met3 ( -750 -185 ) ( 750 185 )        + PLACED ( 3169550 2551470 ) N ;
   - gpio1_4_vtrip_sel + NET gpio1_4_vtrip_sel
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2559670 ) N ;
   - gpio1_4_ib_mode_sel[1] + NET gpio1_4_ib_mode_sel[1]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2580400 ) N ;
   - gpio1_4_ib_mode_sel[0] + NET gpio1_4_ib_mode_sel[0]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2560520 ) N ;
   - gpio1_4_out + NET gpio1_4_out
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2573210 ) N ;
   - gpio1_4_slew_ctl[1] + NET gpio1_4_slew_ctl[1]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2601130 ) N ;
   - gpio1_4_slew_ctl[0] + NET gpio1_4_slew_ctl[0]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2581250 ) N ;
   - gpio1_4_analog_pol + NET gpio1_4_analog_pol
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2582100 ) N ;
   - gpio1_4_analog_sel + NET gpio1_4_analog_sel
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2595680 ) N ;
   - gpio1_4_hys_trim + NET gpio1_4_hys_trim
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2601980 ) N ;
   - gpio1_5_pad_a_esd_0_h + NET gpio1_5_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -750 -300 ) ( 750 300 )        + PLACED ( 3169550 2810600 ) N ;
   - gpio1_4_hld_ovr + NET gpio1_4_hld_ovr
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2619980 ) N ;
   - gpio1_4_in_h + NET gpio1_4_in_h
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2622955 ) N ;
   - gpio1_4_enable_h + NET gpio1_4_enable_h
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2625200 ) N ;
   - gpio1_4_in + NET gpio1_4_in
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2626955 ) N ;
   - gpio1_6_tie_hi_esd + NET gpio1_6_tie_hi_esd
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2847360 ) N ;
   - gpio1_4_hld_h_n + NET gpio1_4_hld_h_n
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2627700 ) N ;
   - gpio1_6_dm[2] + NET gpio1_6_dm[2]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2868940 ) N ;
   - gpio1_4_enable_vdda_h + NET gpio1_4_enable_vdda_h
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2638565 ) N ;
   - gpio1_4_tie_hi_esd + NET gpio1_4_tie_hi_esd
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2517360 ) N ;
   - gpio1_4_analog_en + NET gpio1_4_analog_en
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2639220 ) N ;
   - gpio1_4_dm[2] + NET gpio1_4_dm[2]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2538940 ) N ;
   - gpio1_4_enable_inp_h + NET gpio1_4_enable_inp_h
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2640225 ) N ;
   - gpio1_4_enable_vswitch_h + NET gpio1_4_enable_vswitch_h
     + PORT
        + LAYER met3 ( -750 -300 ) ( 750 300 )        + PLACED ( 3169550 2641435 ) N ;
   - gpio1_4_pad_a_noesd_h + NET gpio1_4_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -750 -300 ) ( 750 300 )        + PLACED ( 3169550 2644315 ) N ;
   - gpio5_0_tie_lo_esd + NET gpio5_0_tie_lo_esd
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4514685 ) N ;
   - gpio5_0_in + NET gpio5_0_in
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4511795 ) N ;
   - gpio5_0_tie_hi_esd + NET gpio5_0_tie_hi_esd
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4513195 ) N ;
   - gpio5_0_enable_vddio + NET gpio5_0_enable_vddio
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4510235 ) N ;
   - gpio5_0_slow + NET gpio5_0_slow
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4508865 ) N ;
   - gpio5_0_pad_a_esd_0_h + NET gpio5_0_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -750 -320 ) ( 750 320 )        + PLACED ( 750 4507270 ) N ;
   - gpio5_0_pad_a_esd_1_h + NET gpio5_0_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -750 -325 ) ( 750 325 )        + PLACED ( 750 4500115 ) N ;
   - gpio5_0_pad_a_noesd_h + NET gpio5_0_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -750 -535 ) ( 750 535 )        + PLACED ( 750 4494855 ) N ;
   - gpio5_0_analog_en + NET gpio5_0_analog_en
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4491335 ) N ;
   - gpio5_0_analog_pol + NET gpio5_0_analog_pol
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4477535 ) N ;
   - gpio5_0_inp_dis + NET gpio5_0_inp_dis
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4474635 ) N ;
   - gpio5_0_dm[1] + NET gpio5_0_dm[1]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4497315 ) N ;
   - gpio5_0_dm[0] + NET gpio5_0_dm[0]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4480275 ) N ;
   - gpio5_0_zero + NET gpio5_0_zero
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4520685 ) N ;
   - gpio5_0_one + NET gpio5_0_one
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4522935 ) N ;
   - muxsplit_nw_hld_vdda_h_n + NET muxsplit_nw_hld_vdda_h_n
     + PORT
        + LAYER met3 ( -750 -150 ) ( 750 150 )        + PLACED ( 750 4767420 ) N ;
   - muxsplit_nw_enable_vdda_h + NET muxsplit_nw_enable_vdda_h
     + PORT
        + LAYER met3 ( -750 -150 ) ( 750 150 )        + PLACED ( 750 4763020 ) N ;
   - muxsplit_nw_switch_aa_sl + NET muxsplit_nw_switch_aa_sl
     + PORT
        + LAYER met3 ( -750 -150 ) ( 750 150 )        + PLACED ( 750 4744910 ) N ;
   - muxsplit_nw_switch_aa_s0 + NET muxsplit_nw_switch_aa_s0
     + PORT
        + LAYER met3 ( -750 -150 ) ( 750 150 )        + PLACED ( 750 4743650 ) N ;
   - muxsplit_nw_switch_bb_s0 + NET muxsplit_nw_switch_bb_s0
     + PORT
        + LAYER met3 ( -750 -150 ) ( 750 150 )        + PLACED ( 750 4742390 ) N ;
   - muxsplit_nw_switch_bb_sl + NET muxsplit_nw_switch_bb_sl
     + PORT
        + LAYER met3 ( -750 -150 ) ( 750 150 )        + PLACED ( 750 4741130 ) N ;
   - muxsplit_nw_switch_bb_sr + NET muxsplit_nw_switch_bb_sr
     + PORT
        + LAYER met3 ( -750 -150 ) ( 750 150 )        + PLACED ( 750 4739870 ) N ;
   - muxsplit_nw_switch_aa_sr + NET muxsplit_nw_switch_aa_sr
     + PORT
        + LAYER met3 ( -750 -150 ) ( 750 150 )        + PLACED ( 750 4738190 ) N ;
   - gpio5_0_ib_mode_sel + NET gpio5_0_ib_mode_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4437035 ) N ;
   - gpio5_0_oe_n + NET gpio5_0_oe_n
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4434985 ) N ;
   - gpio5_0_in_h + NET gpio5_0_in_h
     + PORT
        + LAYER met3 ( -750 -310 ) ( 750 310 )        + PLACED ( 750 4432210 ) N ;
   - gpio5_0_hld_h_n + NET gpio5_0_hld_h_n
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4464255 ) N ;
   - gpio5_0_analog_sel + NET gpio5_0_analog_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4461165 ) N ;
   - gpio5_0_dm[2] + NET gpio5_0_dm[2]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4458945 ) N ;
   - gpio5_0_enable_inp_h + NET gpio5_0_enable_inp_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4468805 ) N ;
   - gpio5_0_enable_h + NET gpio5_0_enable_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4466525 ) N ;
   - gpio5_0_hld_ovr + NET gpio5_0_hld_ovr
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4456525 ) N ;
   - gpio5_0_out + NET gpio5_0_out
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4452665 ) N ;
   - gpio5_0_enable_vswitch_h + NET gpio5_0_enable_vswitch_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4446665 ) N ;
   - gpio5_0_enable_vdda_h + NET gpio5_0_enable_vdda_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4443065 ) N ;
   - gpio5_0_vtrip_sel + NET gpio5_0_vtrip_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4438755 ) N ;
   - gpio5_1_pad_a_esd_0_h + NET gpio5_1_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -750 -320 ) ( 750 320 )        + PLACED ( 750 4402270 ) N ;
   - gpio5_1_pad_a_esd_1_h + NET gpio5_1_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -750 -325 ) ( 750 325 )        + PLACED ( 750 4395115 ) N ;
   - gpio5_1_pad_a_noesd_h + NET gpio5_1_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -750 -535 ) ( 750 535 )        + PLACED ( 750 4389855 ) N ;
   - gpio5_1_analog_en + NET gpio5_1_analog_en
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4386335 ) N ;
   - gpio5_1_analog_pol + NET gpio5_1_analog_pol
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4372535 ) N ;
   - gpio5_1_inp_dis + NET gpio5_1_inp_dis
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4369635 ) N ;
   - gpio5_1_enable_inp_h + NET gpio5_1_enable_inp_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4363805 ) N ;
   - gpio5_1_enable_h + NET gpio5_1_enable_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4361525 ) N ;
   - gpio5_1_hld_h_n + NET gpio5_1_hld_h_n
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4359255 ) N ;
   - gpio5_1_analog_sel + NET gpio5_1_analog_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4356165 ) N ;
   - gpio5_1_dm[2] + NET gpio5_1_dm[2]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4353945 ) N ;
   - gpio5_1_dm[1] + NET gpio5_1_dm[1]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4392315 ) N ;
   - gpio5_1_dm[0] + NET gpio5_1_dm[0]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4375275 ) N ;
   - gpio5_1_hld_ovr + NET gpio5_1_hld_ovr
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4351525 ) N ;
   - gpio5_1_out + NET gpio5_1_out
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4347665 ) N ;
   - gpio5_1_enable_vswitch_h + NET gpio5_1_enable_vswitch_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4341665 ) N ;
   - gpio5_1_enable_vdda_h + NET gpio5_1_enable_vdda_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4338065 ) N ;
   - gpio5_1_vtrip_sel + NET gpio5_1_vtrip_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4333755 ) N ;
   - gpio5_1_ib_mode_sel + NET gpio5_1_ib_mode_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4332035 ) N ;
   - gpio5_1_oe_n + NET gpio5_1_oe_n
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4329985 ) N ;
   - gpio5_1_in_h + NET gpio5_1_in_h
     + PORT
        + LAYER met3 ( -750 -310 ) ( 750 310 )        + PLACED ( 750 4327210 ) N ;
   - gpio5_1_zero + NET gpio5_1_zero
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4415685 ) N ;
   - gpio5_1_one + NET gpio5_1_one
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4417935 ) N ;
   - gpio5_2_tie_lo_esd + NET gpio5_2_tie_lo_esd
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4304685 ) N ;
   - gpio5_2_in + NET gpio5_2_in
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4301795 ) N ;
   - gpio5_2_tie_hi_esd + NET gpio5_2_tie_hi_esd
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4303195 ) N ;
   - gpio5_2_enable_vddio + NET gpio5_2_enable_vddio
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4300235 ) N ;
   - gpio5_2_slow + NET gpio5_2_slow
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4298865 ) N ;
   - gpio5_2_pad_a_esd_0_h + NET gpio5_2_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -750 -320 ) ( 750 320 )        + PLACED ( 750 4297270 ) N ;
   - gpio5_2_pad_a_esd_1_h + NET gpio5_2_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -750 -325 ) ( 750 325 )        + PLACED ( 750 4290115 ) N ;
   - gpio5_2_pad_a_noesd_h + NET gpio5_2_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -750 -535 ) ( 750 535 )        + PLACED ( 750 4284855 ) N ;
   - gpio5_2_analog_en + NET gpio5_2_analog_en
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4281335 ) N ;
   - gpio5_2_analog_pol + NET gpio5_2_analog_pol
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4267535 ) N ;
   - gpio5_2_inp_dis + NET gpio5_2_inp_dis
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4264635 ) N ;
   - gpio5_2_enable_inp_h + NET gpio5_2_enable_inp_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4258805 ) N ;
   - gpio5_2_enable_h + NET gpio5_2_enable_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4256525 ) N ;
   - gpio5_2_hld_h_n + NET gpio5_2_hld_h_n
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4254255 ) N ;
   - gpio5_2_analog_sel + NET gpio5_2_analog_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4251165 ) N ;
   - gpio5_2_dm[2] + NET gpio5_2_dm[2]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4248945 ) N ;
   - gpio5_2_dm[1] + NET gpio5_2_dm[1]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4287315 ) N ;
   - gpio5_2_dm[0] + NET gpio5_2_dm[0]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4270275 ) N ;
   - gpio5_2_hld_ovr + NET gpio5_2_hld_ovr
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4246525 ) N ;
   - gpio5_2_out + NET gpio5_2_out
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4242665 ) N ;
   - gpio5_2_enable_vswitch_h + NET gpio5_2_enable_vswitch_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4236665 ) N ;
   - gpio5_2_enable_vdda_h + NET gpio5_2_enable_vdda_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4233065 ) N ;
   - gpio5_2_vtrip_sel + NET gpio5_2_vtrip_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4228755 ) N ;
   - gpio5_2_ib_mode_sel + NET gpio5_2_ib_mode_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4227035 ) N ;
   - gpio5_2_oe_n + NET gpio5_2_oe_n
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4224985 ) N ;
   - gpio5_2_in_h + NET gpio5_2_in_h
     + PORT
        + LAYER met3 ( -750 -310 ) ( 750 310 )        + PLACED ( 750 4222210 ) N ;
   - gpio5_2_zero + NET gpio5_2_zero
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4310685 ) N ;
   - gpio5_2_one + NET gpio5_2_one
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4312935 ) N ;
   - gpio5_3_tie_lo_esd + NET gpio5_3_tie_lo_esd
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4199685 ) N ;
   - gpio5_3_in + NET gpio5_3_in
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4196795 ) N ;
   - gpio5_3_tie_hi_esd + NET gpio5_3_tie_hi_esd
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4198195 ) N ;
   - gpio5_3_enable_vddio + NET gpio5_3_enable_vddio
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4195235 ) N ;
   - gpio5_3_slow + NET gpio5_3_slow
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4193865 ) N ;
   - gpio5_3_pad_a_esd_0_h + NET gpio5_3_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -750 -320 ) ( 750 320 )        + PLACED ( 750 4192270 ) N ;
   - gpio5_3_pad_a_esd_1_h + NET gpio5_3_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -750 -325 ) ( 750 325 )        + PLACED ( 750 4185115 ) N ;
   - gpio5_3_pad_a_noesd_h + NET gpio5_3_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -750 -535 ) ( 750 535 )        + PLACED ( 750 4179855 ) N ;
   - gpio5_3_analog_en + NET gpio5_3_analog_en
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4176335 ) N ;
   - gpio5_3_dm[1] + NET gpio5_3_dm[1]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4182315 ) N ;
   - gpio5_3_zero + NET gpio5_3_zero
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4205685 ) N ;
   - gpio5_3_one + NET gpio5_3_one
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4207935 ) N ;
   - gpio5_1_tie_lo_esd + NET gpio5_1_tie_lo_esd
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4409685 ) N ;
   - gpio5_1_in + NET gpio5_1_in
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4406795 ) N ;
   - gpio5_1_tie_hi_esd + NET gpio5_1_tie_hi_esd
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4408195 ) N ;
   - gpio5_1_enable_vddio + NET gpio5_1_enable_vddio
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4405235 ) N ;
   - gpio5_1_slow + NET gpio5_1_slow
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4403865 ) N ;
   - gpio5_3_dm[0] + NET gpio5_3_dm[0]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4165275 ) N ;
   - gpio5_3_hld_ovr + NET gpio5_3_hld_ovr
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4141525 ) N ;
   - gpio5_3_out + NET gpio5_3_out
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4137665 ) N ;
   - gpio5_3_enable_vswitch_h + NET gpio5_3_enable_vswitch_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4131665 ) N ;
   - gpio5_3_enable_vdda_h + NET gpio5_3_enable_vdda_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4128065 ) N ;
   - gpio5_3_vtrip_sel + NET gpio5_3_vtrip_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4123755 ) N ;
   - gpio5_3_ib_mode_sel + NET gpio5_3_ib_mode_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4122035 ) N ;
   - gpio5_3_oe_n + NET gpio5_3_oe_n
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4119985 ) N ;
   - gpio5_3_in_h + NET gpio5_3_in_h
     + PORT
        + LAYER met3 ( -750 -310 ) ( 750 310 )        + PLACED ( 750 4117210 ) N ;
   - gpio5_3_inp_dis + NET gpio5_3_inp_dis
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4159635 ) N ;
   - gpio5_3_enable_inp_h + NET gpio5_3_enable_inp_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4153805 ) N ;
   - gpio5_3_enable_h + NET gpio5_3_enable_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4151525 ) N ;
   - gpio5_3_hld_h_n + NET gpio5_3_hld_h_n
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4149255 ) N ;
   - gpio5_3_analog_sel + NET gpio5_3_analog_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4146165 ) N ;
   - gpio5_3_dm[2] + NET gpio5_3_dm[2]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4143945 ) N ;
   - gpio5_3_analog_pol + NET gpio5_3_analog_pol
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4162535 ) N ;
   - gpio5_4_tie_lo_esd + NET gpio5_4_tie_lo_esd
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3994685 ) N ;
   - gpio5_4_in + NET gpio5_4_in
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3991795 ) N ;
   - gpio5_4_tie_hi_esd + NET gpio5_4_tie_hi_esd
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3993195 ) N ;
   - gpio5_4_enable_vddio + NET gpio5_4_enable_vddio
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3990235 ) N ;
   - gpio5_4_slow + NET gpio5_4_slow
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3988865 ) N ;
   - gpio5_4_pad_a_esd_0_h + NET gpio5_4_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -750 -320 ) ( 750 320 )        + PLACED ( 750 3987270 ) N ;
   - gpio5_4_pad_a_esd_1_h + NET gpio5_4_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -750 -325 ) ( 750 325 )        + PLACED ( 750 3980115 ) N ;
   - gpio5_4_pad_a_noesd_h + NET gpio5_4_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -750 -535 ) ( 750 535 )        + PLACED ( 750 3974855 ) N ;
   - gpio5_4_analog_en + NET gpio5_4_analog_en
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3971335 ) N ;
   - gpio5_4_analog_pol + NET gpio5_4_analog_pol
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3957535 ) N ;
   - gpio5_4_inp_dis + NET gpio5_4_inp_dis
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3954635 ) N ;
   - gpio5_4_enable_inp_h + NET gpio5_4_enable_inp_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3948805 ) N ;
   - gpio5_4_enable_h + NET gpio5_4_enable_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3946525 ) N ;
   - gpio5_4_hld_h_n + NET gpio5_4_hld_h_n
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3944255 ) N ;
   - gpio5_4_analog_sel + NET gpio5_4_analog_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3941165 ) N ;
   - gpio5_4_dm[2] + NET gpio5_4_dm[2]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3938945 ) N ;
   - gpio5_4_dm[1] + NET gpio5_4_dm[1]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3977315 ) N ;
   - gpio5_4_dm[0] + NET gpio5_4_dm[0]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3960275 ) N ;
   - gpio5_4_hld_ovr + NET gpio5_4_hld_ovr
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3936525 ) N ;
   - gpio5_4_out + NET gpio5_4_out
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3932665 ) N ;
   - gpio5_4_enable_vswitch_h + NET gpio5_4_enable_vswitch_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3926665 ) N ;
   - gpio5_4_enable_vdda_h + NET gpio5_4_enable_vdda_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3923065 ) N ;
   - gpio5_4_vtrip_sel + NET gpio5_4_vtrip_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3918755 ) N ;
   - gpio5_4_ib_mode_sel + NET gpio5_4_ib_mode_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3917035 ) N ;
   - gpio5_4_oe_n + NET gpio5_4_oe_n
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3914985 ) N ;
   - gpio5_4_in_h + NET gpio5_4_in_h
     + PORT
        + LAYER met3 ( -750 -310 ) ( 750 310 )        + PLACED ( 750 3912210 ) N ;
   - gpio5_4_zero + NET gpio5_4_zero
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4000685 ) N ;
   - gpio5_4_one + NET gpio5_4_one
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 4002935 ) N ;
   - gpio5_5_tie_lo_esd + NET gpio5_5_tie_lo_esd
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3889685 ) N ;
   - gpio5_5_in + NET gpio5_5_in
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3886795 ) N ;
   - gpio5_5_tie_hi_esd + NET gpio5_5_tie_hi_esd
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3888195 ) N ;
   - gpio5_5_enable_vddio + NET gpio5_5_enable_vddio
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3885235 ) N ;
   - gpio5_5_slow + NET gpio5_5_slow
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3883865 ) N ;
   - gpio5_5_pad_a_esd_0_h + NET gpio5_5_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -750 -320 ) ( 750 320 )        + PLACED ( 750 3882270 ) N ;
   - gpio5_5_pad_a_esd_1_h + NET gpio5_5_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -750 -325 ) ( 750 325 )        + PLACED ( 750 3875115 ) N ;
   - gpio5_5_zero + NET gpio5_5_zero
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3895685 ) N ;
   - gpio5_5_one + NET gpio5_5_one
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3897935 ) N ;
   - gpio5_5_analog_pol + NET gpio5_5_analog_pol
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3852535 ) N ;
   - gpio5_5_inp_dis + NET gpio5_5_inp_dis
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3849635 ) N ;
   - gpio5_5_enable_inp_h + NET gpio5_5_enable_inp_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3843805 ) N ;
   - gpio5_5_enable_h + NET gpio5_5_enable_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3841525 ) N ;
   - gpio5_5_hld_h_n + NET gpio5_5_hld_h_n
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3839255 ) N ;
   - gpio5_5_analog_sel + NET gpio5_5_analog_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3836165 ) N ;
   - gpio5_5_dm[2] + NET gpio5_5_dm[2]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3833945 ) N ;
   - gpio5_5_dm[1] + NET gpio5_5_dm[1]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3872315 ) N ;
   - gpio5_5_dm[0] + NET gpio5_5_dm[0]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3855275 ) N ;
   - gpio5_5_hld_ovr + NET gpio5_5_hld_ovr
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3831525 ) N ;
   - gpio5_5_out + NET gpio5_5_out
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3827665 ) N ;
   - gpio5_5_enable_vswitch_h + NET gpio5_5_enable_vswitch_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3821665 ) N ;
   - gpio5_5_enable_vdda_h + NET gpio5_5_enable_vdda_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3818065 ) N ;
   - gpio5_5_vtrip_sel + NET gpio5_5_vtrip_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3813755 ) N ;
   - gpio5_5_ib_mode_sel + NET gpio5_5_ib_mode_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3812035 ) N ;
   - gpio5_5_oe_n + NET gpio5_5_oe_n
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3809985 ) N ;
   - gpio5_5_in_h + NET gpio5_5_in_h
     + PORT
        + LAYER met3 ( -750 -310 ) ( 750 310 )        + PLACED ( 750 3807210 ) N ;
   - gpio5_5_pad_a_noesd_h + NET gpio5_5_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -750 -535 ) ( 750 535 )        + PLACED ( 750 3869855 ) N ;
   - gpio5_5_analog_en + NET gpio5_5_analog_en
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3866335 ) N ;
   - gpio5_6_tie_lo_esd + NET gpio5_6_tie_lo_esd
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3784685 ) N ;
   - gpio5_6_in + NET gpio5_6_in
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3781795 ) N ;
   - gpio5_6_tie_hi_esd + NET gpio5_6_tie_hi_esd
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3783195 ) N ;
   - gpio5_6_enable_vddio + NET gpio5_6_enable_vddio
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3780235 ) N ;
   - gpio5_6_slow + NET gpio5_6_slow
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3778865 ) N ;
   - gpio5_6_pad_a_esd_0_h + NET gpio5_6_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -750 -320 ) ( 750 320 )        + PLACED ( 750 3777270 ) N ;
   - gpio5_6_pad_a_esd_1_h + NET gpio5_6_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -750 -325 ) ( 750 325 )        + PLACED ( 750 3770115 ) N ;
   - gpio5_6_pad_a_noesd_h + NET gpio5_6_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -750 -535 ) ( 750 535 )        + PLACED ( 750 3764855 ) N ;
   - gpio5_6_analog_en + NET gpio5_6_analog_en
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3761335 ) N ;
   - gpio5_6_analog_pol + NET gpio5_6_analog_pol
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3747535 ) N ;
   - gpio5_6_inp_dis + NET gpio5_6_inp_dis
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3744635 ) N ;
   - gpio5_6_enable_inp_h + NET gpio5_6_enable_inp_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3738805 ) N ;
   - gpio5_6_enable_h + NET gpio5_6_enable_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3736525 ) N ;
   - gpio5_6_hld_h_n + NET gpio5_6_hld_h_n
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3734255 ) N ;
   - gpio5_6_analog_sel + NET gpio5_6_analog_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3731165 ) N ;
   - gpio5_6_dm[2] + NET gpio5_6_dm[2]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3728945 ) N ;
   - gpio5_6_dm[1] + NET gpio5_6_dm[1]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3767315 ) N ;
   - gpio5_6_dm[0] + NET gpio5_6_dm[0]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3750275 ) N ;
   - gpio5_6_hld_ovr + NET gpio5_6_hld_ovr
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3726525 ) N ;
   - gpio5_6_out + NET gpio5_6_out
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3722665 ) N ;
   - gpio5_6_enable_vswitch_h + NET gpio5_6_enable_vswitch_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3716665 ) N ;
   - gpio5_6_enable_vdda_h + NET gpio5_6_enable_vdda_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3713065 ) N ;
   - gpio5_6_vtrip_sel + NET gpio5_6_vtrip_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3708755 ) N ;
   - gpio5_6_ib_mode_sel + NET gpio5_6_ib_mode_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3707035 ) N ;
   - gpio5_6_oe_n + NET gpio5_6_oe_n
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3704985 ) N ;
   - gpio5_6_in_h + NET gpio5_6_in_h
     + PORT
        + LAYER met3 ( -750 -310 ) ( 750 310 )        + PLACED ( 750 3702210 ) N ;
   - gpio5_6_zero + NET gpio5_6_zero
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3790685 ) N ;
   - gpio5_6_one + NET gpio5_6_one
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3792935 ) N ;
   - gpio5_7_tie_lo_esd + NET gpio5_7_tie_lo_esd
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3679685 ) N ;
   - gpio5_7_in + NET gpio5_7_in
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3676795 ) N ;
   - gpio5_7_tie_hi_esd + NET gpio5_7_tie_hi_esd
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3678195 ) N ;
   - gpio5_7_enable_vddio + NET gpio5_7_enable_vddio
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3675235 ) N ;
   - gpio5_7_slow + NET gpio5_7_slow
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3673865 ) N ;
   - gpio5_7_pad_a_esd_0_h + NET gpio5_7_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -750 -320 ) ( 750 320 )        + PLACED ( 750 3672270 ) N ;
   - gpio5_7_pad_a_esd_1_h + NET gpio5_7_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -750 -325 ) ( 750 325 )        + PLACED ( 750 3665115 ) N ;
   - gpio5_7_pad_a_noesd_h + NET gpio5_7_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -750 -535 ) ( 750 535 )        + PLACED ( 750 3659855 ) N ;
   - gpio5_7_analog_en + NET gpio5_7_analog_en
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3656335 ) N ;
   - gpio5_7_analog_pol + NET gpio5_7_analog_pol
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3642535 ) N ;
   - gpio5_7_inp_dis + NET gpio5_7_inp_dis
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3639635 ) N ;
   - gpio5_7_enable_inp_h + NET gpio5_7_enable_inp_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3633805 ) N ;
   - gpio5_7_enable_h + NET gpio5_7_enable_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3631525 ) N ;
   - gpio5_7_hld_h_n + NET gpio5_7_hld_h_n
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3629255 ) N ;
   - gpio5_7_analog_sel + NET gpio5_7_analog_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3626165 ) N ;
   - gpio5_7_dm[2] + NET gpio5_7_dm[2]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3623945 ) N ;
   - gpio5_7_dm[1] + NET gpio5_7_dm[1]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3662315 ) N ;
   - gpio5_7_dm[0] + NET gpio5_7_dm[0]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3645275 ) N ;
   - gpio5_7_hld_ovr + NET gpio5_7_hld_ovr
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3621525 ) N ;
   - gpio5_7_out + NET gpio5_7_out
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3617665 ) N ;
   - gpio5_7_enable_vswitch_h + NET gpio5_7_enable_vswitch_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3611665 ) N ;
   - gpio5_7_enable_vdda_h + NET gpio5_7_enable_vdda_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3608065 ) N ;
   - gpio5_7_vtrip_sel + NET gpio5_7_vtrip_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3603755 ) N ;
   - gpio5_7_ib_mode_sel + NET gpio5_7_ib_mode_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3602035 ) N ;
   - gpio5_7_oe_n + NET gpio5_7_oe_n
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3599985 ) N ;
   - gpio5_7_in_h + NET gpio5_7_in_h
     + PORT
        + LAYER met3 ( -750 -310 ) ( 750 310 )        + PLACED ( 750 3597210 ) N ;
   - gpio5_7_zero + NET gpio5_7_zero
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3685685 ) N ;
   - gpio5_7_one + NET gpio5_7_one
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3687935 ) N ;
   - gpio6_0_tie_hi_esd + NET gpio6_0_tie_hi_esd
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 3146640 ) N ;
   - gpio6_0_dm[2] + NET gpio6_0_dm[2]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 3125060 ) N ;
   - gpio6_0_dm[1] + NET gpio6_0_dm[1]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 3144940 ) N ;
   - gpio6_0_dm[0] + NET gpio6_0_dm[0]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 3145790 ) N ;
   - gpio6_0_slow + NET gpio6_0_slow
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 3141805 ) N ;
   - gpio6_0_oe_n + NET gpio6_0_oe_n
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 3141110 ) N ;
   - gpio6_0_tie_lo_esd + NET gpio6_0_tie_lo_esd
     + PORT
        + LAYER met3 ( -750 -300 ) ( 750 300 )        + PLACED ( 750 3132090 ) N ;
   - gpio6_0_inp_dis + NET gpio6_0_inp_dis
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 3124210 ) N ;
   - gpio6_0_enable_vddio + NET gpio6_0_enable_vddio
     + PORT
        + LAYER met3 ( -750 -185 ) ( 750 185 )        + PLACED ( 750 3112530 ) N ;
   - gpio6_0_vtrip_sel + NET gpio6_0_vtrip_sel
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 3104330 ) N ;
   - gpio6_0_ib_mode_sel[1] + NET gpio6_0_ib_mode_sel[1]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 3083600 ) N ;
   - gpio6_0_ib_mode_sel[0] + NET gpio6_0_ib_mode_sel[0]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 3103480 ) N ;
   - gpio6_0_out + NET gpio6_0_out
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 3090790 ) N ;
   - gpio6_0_slew_ctl[1] + NET gpio6_0_slew_ctl[1]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 3062870 ) N ;
   - gpio6_0_slew_ctl[0] + NET gpio6_0_slew_ctl[0]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 3082750 ) N ;
   - gpio6_0_analog_pol + NET gpio6_0_analog_pol
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 3081900 ) N ;
   - gpio6_0_analog_sel + NET gpio6_0_analog_sel
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 3068320 ) N ;
   - gpio6_0_hys_trim + NET gpio6_0_hys_trim
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 3062020 ) N ;
   - gpio6_0_hld_ovr + NET gpio6_0_hld_ovr
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 3044020 ) N ;
   - gpio6_0_in_h + NET gpio6_0_in_h
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 3041045 ) N ;
   - gpio6_0_enable_h + NET gpio6_0_enable_h
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 3038800 ) N ;
   - gpio6_0_in + NET gpio6_0_in
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 3037045 ) N ;
   - gpio6_0_hld_h_n + NET gpio6_0_hld_h_n
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 3036300 ) N ;
   - gpio6_0_enable_vdda_h + NET gpio6_0_enable_vdda_h
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 3025435 ) N ;
   - gpio6_0_analog_en + NET gpio6_0_analog_en
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 3024780 ) N ;
   - gpio6_0_enable_inp_h + NET gpio6_0_enable_inp_h
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 3023775 ) N ;
   - gpio6_0_enable_vswitch_h + NET gpio6_0_enable_vswitch_h
     + PORT
        + LAYER met3 ( -750 -300 ) ( 750 300 )        + PLACED ( 750 3022565 ) N ;
   - gpio6_0_pad_a_noesd_h + NET gpio6_0_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -750 -300 ) ( 750 300 )        + PLACED ( 750 3019685 ) N ;
   - gpio6_0_pad_a_esd_0_h + NET gpio6_0_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -750 -300 ) ( 750 300 )        + PLACED ( 750 3018400 ) N ;
   - gpio6_0_pad_a_esd_1_h + NET gpio6_0_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -750 -300 ) ( 750 300 )        + PLACED ( 750 3017130 ) N ;
   - gpio6_0_zero + NET gpio6_0_zero
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3165685 ) N ;
   - gpio6_0_one + NET gpio6_0_one
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3167935 ) N ;
   - gpio6_1_tie_hi_esd + NET gpio6_1_tie_hi_esd
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2981640 ) N ;
   - gpio6_1_zero + NET gpio6_1_zero
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3000685 ) N ;
   - gpio6_1_one + NET gpio6_1_one
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 3002935 ) N ;
   - gpio6_1_dm[0] + NET gpio6_1_dm[0]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2980790 ) N ;
   - gpio6_1_slow + NET gpio6_1_slow
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2976805 ) N ;
   - gpio6_1_oe_n + NET gpio6_1_oe_n
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2976110 ) N ;
   - gpio6_1_tie_lo_esd + NET gpio6_1_tie_lo_esd
     + PORT
        + LAYER met3 ( -750 -300 ) ( 750 300 )        + PLACED ( 750 2967090 ) N ;
   - gpio6_1_inp_dis + NET gpio6_1_inp_dis
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2959210 ) N ;
   - gpio6_1_enable_vddio + NET gpio6_1_enable_vddio
     + PORT
        + LAYER met3 ( -750 -185 ) ( 750 185 )        + PLACED ( 750 2947530 ) N ;
   - gpio6_1_vtrip_sel + NET gpio6_1_vtrip_sel
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2939330 ) N ;
   - gpio6_1_ib_mode_sel[1] + NET gpio6_1_ib_mode_sel[1]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2918600 ) N ;
   - gpio6_1_ib_mode_sel[0] + NET gpio6_1_ib_mode_sel[0]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2938480 ) N ;
   - gpio6_1_out + NET gpio6_1_out
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2925790 ) N ;
   - gpio6_1_slew_ctl[1] + NET gpio6_1_slew_ctl[1]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2897870 ) N ;
   - gpio6_1_slew_ctl[0] + NET gpio6_1_slew_ctl[0]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2917750 ) N ;
   - gpio6_1_analog_pol + NET gpio6_1_analog_pol
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2916900 ) N ;
   - gpio6_1_analog_sel + NET gpio6_1_analog_sel
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2903320 ) N ;
   - gpio6_1_hys_trim + NET gpio6_1_hys_trim
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2897020 ) N ;
   - gpio6_1_hld_ovr + NET gpio6_1_hld_ovr
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2879020 ) N ;
   - gpio6_1_in_h + NET gpio6_1_in_h
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2876045 ) N ;
   - gpio6_1_enable_h + NET gpio6_1_enable_h
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2873800 ) N ;
   - gpio6_1_in + NET gpio6_1_in
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2872045 ) N ;
   - gpio6_1_hld_h_n + NET gpio6_1_hld_h_n
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2871300 ) N ;
   - gpio6_1_enable_vdda_h + NET gpio6_1_enable_vdda_h
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2860435 ) N ;
   - gpio6_1_analog_en + NET gpio6_1_analog_en
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2859780 ) N ;
   - gpio6_1_enable_inp_h + NET gpio6_1_enable_inp_h
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2858775 ) N ;
   - gpio6_1_enable_vswitch_h + NET gpio6_1_enable_vswitch_h
     + PORT
        + LAYER met3 ( -750 -300 ) ( 750 300 )        + PLACED ( 750 2857565 ) N ;
   - gpio6_1_pad_a_noesd_h + NET gpio6_1_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -750 -300 ) ( 750 300 )        + PLACED ( 750 2854685 ) N ;
   - gpio6_1_pad_a_esd_0_h + NET gpio6_1_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -750 -300 ) ( 750 300 )        + PLACED ( 750 2853400 ) N ;
   - gpio6_1_pad_a_esd_1_h + NET gpio6_1_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -750 -300 ) ( 750 300 )        + PLACED ( 750 2852130 ) N ;
   - gpio6_1_dm[2] + NET gpio6_1_dm[2]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2960060 ) N ;
   - gpio6_1_dm[1] + NET gpio6_1_dm[1]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2979940 ) N ;
   - gpio6_2_dm[0] + NET gpio6_2_dm[0]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2815790 ) N ;
   - gpio6_2_slow + NET gpio6_2_slow
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2811805 ) N ;
   - gpio6_2_oe_n + NET gpio6_2_oe_n
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2811110 ) N ;
   - gpio6_2_tie_lo_esd + NET gpio6_2_tie_lo_esd
     + PORT
        + LAYER met3 ( -750 -300 ) ( 750 300 )        + PLACED ( 750 2802090 ) N ;
   - gpio6_2_inp_dis + NET gpio6_2_inp_dis
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2794210 ) N ;
   - gpio6_2_enable_vddio + NET gpio6_2_enable_vddio
     + PORT
        + LAYER met3 ( -750 -185 ) ( 750 185 )        + PLACED ( 750 2782530 ) N ;
   - gpio6_2_vtrip_sel + NET gpio6_2_vtrip_sel
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2774330 ) N ;
   - gpio6_2_ib_mode_sel[1] + NET gpio6_2_ib_mode_sel[1]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2753600 ) N ;
   - gpio6_2_ib_mode_sel[0] + NET gpio6_2_ib_mode_sel[0]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2773480 ) N ;
   - gpio6_2_out + NET gpio6_2_out
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2760790 ) N ;
   - gpio6_2_slew_ctl[1] + NET gpio6_2_slew_ctl[1]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2732870 ) N ;
   - gpio6_2_slew_ctl[0] + NET gpio6_2_slew_ctl[0]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2752750 ) N ;
   - gpio6_2_analog_pol + NET gpio6_2_analog_pol
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2751900 ) N ;
   - gpio6_2_analog_sel + NET gpio6_2_analog_sel
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2738320 ) N ;
   - gpio6_2_hys_trim + NET gpio6_2_hys_trim
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2732020 ) N ;
   - gpio6_2_hld_ovr + NET gpio6_2_hld_ovr
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2714020 ) N ;
   - gpio6_2_in_h + NET gpio6_2_in_h
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2711045 ) N ;
   - gpio6_2_enable_h + NET gpio6_2_enable_h
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2708800 ) N ;
   - gpio6_2_in + NET gpio6_2_in
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2707045 ) N ;
   - gpio6_2_hld_h_n + NET gpio6_2_hld_h_n
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2706300 ) N ;
   - gpio6_2_enable_vdda_h + NET gpio6_2_enable_vdda_h
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2695435 ) N ;
   - gpio6_2_analog_en + NET gpio6_2_analog_en
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2694780 ) N ;
   - gpio6_2_enable_inp_h + NET gpio6_2_enable_inp_h
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2693775 ) N ;
   - gpio6_2_enable_vswitch_h + NET gpio6_2_enable_vswitch_h
     + PORT
        + LAYER met3 ( -750 -300 ) ( 750 300 )        + PLACED ( 750 2692565 ) N ;
   - gpio6_2_pad_a_noesd_h + NET gpio6_2_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -750 -300 ) ( 750 300 )        + PLACED ( 750 2689685 ) N ;
   - gpio6_2_pad_a_esd_0_h + NET gpio6_2_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -750 -300 ) ( 750 300 )        + PLACED ( 750 2688400 ) N ;
   - gpio6_2_pad_a_esd_1_h + NET gpio6_2_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -750 -300 ) ( 750 300 )        + PLACED ( 750 2687130 ) N ;
   - gpio6_2_zero + NET gpio6_2_zero
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 2835685 ) N ;
   - gpio6_2_one + NET gpio6_2_one
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 2837935 ) N ;
   - gpio6_3_tie_hi_esd + NET gpio6_3_tie_hi_esd
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2651640 ) N ;
   - gpio6_3_dm[2] + NET gpio6_3_dm[2]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2630060 ) N ;
   - gpio6_3_dm[1] + NET gpio6_3_dm[1]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2649940 ) N ;
   - gpio6_3_dm[0] + NET gpio6_3_dm[0]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2650790 ) N ;
   - gpio6_3_slow + NET gpio6_3_slow
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2646805 ) N ;
   - gpio6_3_oe_n + NET gpio6_3_oe_n
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2646110 ) N ;
   - gpio6_3_tie_lo_esd + NET gpio6_3_tie_lo_esd
     + PORT
        + LAYER met3 ( -750 -300 ) ( 750 300 )        + PLACED ( 750 2637090 ) N ;
   - gpio6_3_inp_dis + NET gpio6_3_inp_dis
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2629210 ) N ;
   - gpio6_3_enable_vddio + NET gpio6_3_enable_vddio
     + PORT
        + LAYER met3 ( -750 -185 ) ( 750 185 )        + PLACED ( 750 2617530 ) N ;
   - gpio6_3_vtrip_sel + NET gpio6_3_vtrip_sel
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2609330 ) N ;
   - gpio6_3_ib_mode_sel[1] + NET gpio6_3_ib_mode_sel[1]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2588600 ) N ;
   - gpio6_3_ib_mode_sel[0] + NET gpio6_3_ib_mode_sel[0]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2608480 ) N ;
   - gpio6_3_out + NET gpio6_3_out
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2595790 ) N ;
   - gpio6_3_slew_ctl[1] + NET gpio6_3_slew_ctl[1]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2567870 ) N ;
   - gpio6_3_slew_ctl[0] + NET gpio6_3_slew_ctl[0]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2587750 ) N ;
   - gpio6_3_analog_pol + NET gpio6_3_analog_pol
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2586900 ) N ;
   - gpio6_3_analog_sel + NET gpio6_3_analog_sel
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2573320 ) N ;
   - gpio6_3_hys_trim + NET gpio6_3_hys_trim
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2567020 ) N ;
   - gpio6_3_hld_ovr + NET gpio6_3_hld_ovr
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2549020 ) N ;
   - gpio6_3_in_h + NET gpio6_3_in_h
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2546045 ) N ;
   - gpio6_3_enable_h + NET gpio6_3_enable_h
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2543800 ) N ;
   - gpio6_3_in + NET gpio6_3_in
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2542045 ) N ;
   - gpio6_3_hld_h_n + NET gpio6_3_hld_h_n
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2541300 ) N ;
   - gpio6_3_enable_vdda_h + NET gpio6_3_enable_vdda_h
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2530435 ) N ;
   - gpio6_3_analog_en + NET gpio6_3_analog_en
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2529780 ) N ;
   - gpio6_3_enable_inp_h + NET gpio6_3_enable_inp_h
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2528775 ) N ;
   - gpio6_3_enable_vswitch_h + NET gpio6_3_enable_vswitch_h
     + PORT
        + LAYER met3 ( -750 -300 ) ( 750 300 )        + PLACED ( 750 2527565 ) N ;
   - gpio6_3_pad_a_noesd_h + NET gpio6_3_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -750 -300 ) ( 750 300 )        + PLACED ( 750 2524685 ) N ;
   - gpio6_3_pad_a_esd_0_h + NET gpio6_3_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -750 -300 ) ( 750 300 )        + PLACED ( 750 2523400 ) N ;
   - gpio6_3_pad_a_esd_1_h + NET gpio6_3_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -750 -300 ) ( 750 300 )        + PLACED ( 750 2522130 ) N ;
   - gpio6_3_zero + NET gpio6_3_zero
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 2670685 ) N ;
   - gpio6_3_one + NET gpio6_3_one
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 2672935 ) N ;
   - gpio6_2_dm[2] + NET gpio6_2_dm[2]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2795060 ) N ;
   - gpio6_2_dm[1] + NET gpio6_2_dm[1]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2814940 ) N ;
   - gpio6_2_tie_hi_esd + NET gpio6_2_tie_hi_esd
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2816640 ) N ;
   - vref_w_ref_sel[0] + NET vref_w_ref_sel[0]
     + PORT
        + LAYER met3 ( -750 -150 ) ( 750 150 )        + PLACED ( 750 2359125 ) N ;
   - vref_w_vinref + NET vref_w_vinref
     + PORT
        + LAYER met3 ( -750 -320 ) ( 750 320 )        + PLACED ( 750 2336305 ) N ;
   - vref_w_ref_sel[2] + NET vref_w_ref_sel[2]
     + PORT
        + LAYER met3 ( -750 -150 ) ( 750 150 )        + PLACED ( 750 2332355 ) N ;
   - vref_w_ref_sel[1] + NET vref_w_ref_sel[1]
     + PORT
        + LAYER met3 ( -750 -150 ) ( 750 150 )        + PLACED ( 750 2364030 ) N ;
   - vref_w_enable_h + NET vref_w_enable_h
     + PORT
        + LAYER met3 ( -750 -150 ) ( 750 150 )        + PLACED ( 750 2331365 ) N ;
   - vref_w_hld_h_n + NET vref_w_hld_h_n
     + PORT
        + LAYER met3 ( -750 -150 ) ( 750 150 )        + PLACED ( 750 2330365 ) N ;
   - vref_w_vrefgen_en + NET vref_w_vrefgen_en
     + PORT
        + LAYER met3 ( -750 -150 ) ( 750 150 )        + PLACED ( 750 2328925 ) N ;
   - vref_w_ref_sel[4] + NET vref_w_ref_sel[4]
     + PORT
        + LAYER met3 ( -750 -150 ) ( 750 150 )        + PLACED ( 750 2304785 ) N ;
   - vref_w_ref_sel[3] + NET vref_w_ref_sel[3]
     + PORT
        + LAYER met3 ( -750 -150 ) ( 750 150 )        + PLACED ( 750 2303525 ) N ;
   - gpio6_4_tie_hi_esd + NET gpio6_4_tie_hi_esd
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2163640 ) N ;
   - gpio6_4_dm[2] + NET gpio6_4_dm[2]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2142060 ) N ;
   - gpio6_4_dm[1] + NET gpio6_4_dm[1]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2161940 ) N ;
   - gpio6_4_dm[0] + NET gpio6_4_dm[0]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2162790 ) N ;
   - gpio6_4_slow + NET gpio6_4_slow
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2158805 ) N ;
   - gpio6_4_oe_n + NET gpio6_4_oe_n
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2158110 ) N ;
   - gpio6_4_tie_lo_esd + NET gpio6_4_tie_lo_esd
     + PORT
        + LAYER met3 ( -750 -300 ) ( 750 300 )        + PLACED ( 750 2149090 ) N ;
   - gpio6_4_inp_dis + NET gpio6_4_inp_dis
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2141210 ) N ;
   - gpio6_4_enable_vddio + NET gpio6_4_enable_vddio
     + PORT
        + LAYER met3 ( -750 -185 ) ( 750 185 )        + PLACED ( 750 2129530 ) N ;
   - gpio6_4_vtrip_sel + NET gpio6_4_vtrip_sel
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2121330 ) N ;
   - gpio6_4_ib_mode_sel[1] + NET gpio6_4_ib_mode_sel[1]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2100600 ) N ;
   - gpio6_4_ib_mode_sel[0] + NET gpio6_4_ib_mode_sel[0]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2120480 ) N ;
   - gpio6_4_out + NET gpio6_4_out
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2107790 ) N ;
   - gpio6_4_slew_ctl[1] + NET gpio6_4_slew_ctl[1]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2079870 ) N ;
   - gpio6_4_slew_ctl[0] + NET gpio6_4_slew_ctl[0]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2099750 ) N ;
   - gpio6_4_analog_pol + NET gpio6_4_analog_pol
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2098900 ) N ;
   - gpio6_4_analog_sel + NET gpio6_4_analog_sel
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2085320 ) N ;
   - gpio6_4_hys_trim + NET gpio6_4_hys_trim
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2079020 ) N ;
   - gpio6_4_hld_ovr + NET gpio6_4_hld_ovr
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2061020 ) N ;
   - gpio6_4_in_h + NET gpio6_4_in_h
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2058045 ) N ;
   - gpio6_4_enable_h + NET gpio6_4_enable_h
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2055800 ) N ;
   - gpio6_4_in + NET gpio6_4_in
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2054045 ) N ;
   - gpio6_4_hld_h_n + NET gpio6_4_hld_h_n
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2053300 ) N ;
   - gpio6_4_enable_vdda_h + NET gpio6_4_enable_vdda_h
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2042435 ) N ;
   - gpio6_4_analog_en + NET gpio6_4_analog_en
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2041780 ) N ;
   - gpio6_4_enable_inp_h + NET gpio6_4_enable_inp_h
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 2040775 ) N ;
   - gpio6_4_enable_vswitch_h + NET gpio6_4_enable_vswitch_h
     + PORT
        + LAYER met3 ( -750 -300 ) ( 750 300 )        + PLACED ( 750 2039565 ) N ;
   - gpio6_4_pad_a_noesd_h + NET gpio6_4_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -750 -300 ) ( 750 300 )        + PLACED ( 750 2036685 ) N ;
   - gpio6_4_pad_a_esd_0_h + NET gpio6_4_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -750 -300 ) ( 750 300 )        + PLACED ( 750 2035400 ) N ;
   - gpio6_4_pad_a_esd_1_h + NET gpio6_4_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -750 -300 ) ( 750 300 )        + PLACED ( 750 2034130 ) N ;
   - gpio6_4_zero + NET gpio6_4_zero
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 2182685 ) N ;
   - gpio6_4_one + NET gpio6_4_one
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 2184935 ) N ;
   - gpio6_5_tie_hi_esd + NET gpio6_5_tie_hi_esd
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 1998640 ) N ;
   - gpio6_5_dm[2] + NET gpio6_5_dm[2]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 1977060 ) N ;
   - gpio6_5_dm[1] + NET gpio6_5_dm[1]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 1996940 ) N ;
   - gpio6_5_dm[0] + NET gpio6_5_dm[0]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 1997790 ) N ;
   - gpio6_5_slow + NET gpio6_5_slow
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 1993805 ) N ;
   - gpio6_5_oe_n + NET gpio6_5_oe_n
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 1993110 ) N ;
   - gpio6_5_tie_lo_esd + NET gpio6_5_tie_lo_esd
     + PORT
        + LAYER met3 ( -750 -300 ) ( 750 300 )        + PLACED ( 750 1984090 ) N ;
   - gpio6_5_inp_dis + NET gpio6_5_inp_dis
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 1976210 ) N ;
   - gpio6_5_enable_vddio + NET gpio6_5_enable_vddio
     + PORT
        + LAYER met3 ( -750 -185 ) ( 750 185 )        + PLACED ( 750 1964530 ) N ;
   - gpio6_5_vtrip_sel + NET gpio6_5_vtrip_sel
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 1956330 ) N ;
   - gpio6_5_ib_mode_sel[1] + NET gpio6_5_ib_mode_sel[1]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 1935600 ) N ;
   - gpio6_5_ib_mode_sel[0] + NET gpio6_5_ib_mode_sel[0]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 1955480 ) N ;
   - gpio6_5_out + NET gpio6_5_out
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 1942790 ) N ;
   - gpio6_5_slew_ctl[1] + NET gpio6_5_slew_ctl[1]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 1914870 ) N ;
   - gpio6_5_slew_ctl[0] + NET gpio6_5_slew_ctl[0]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 1934750 ) N ;
   - gpio6_5_analog_pol + NET gpio6_5_analog_pol
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 1933900 ) N ;
   - gpio6_5_analog_sel + NET gpio6_5_analog_sel
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 1920320 ) N ;
   - gpio6_5_hys_trim + NET gpio6_5_hys_trim
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 1914020 ) N ;
   - gpio6_5_hld_ovr + NET gpio6_5_hld_ovr
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 1896020 ) N ;
   - gpio6_5_in_h + NET gpio6_5_in_h
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 1893045 ) N ;
   - gpio6_5_enable_h + NET gpio6_5_enable_h
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 1890800 ) N ;
   - gpio6_5_in + NET gpio6_5_in
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 1889045 ) N ;
   - gpio6_5_hld_h_n + NET gpio6_5_hld_h_n
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 1888300 ) N ;
   - gpio6_5_enable_vdda_h + NET gpio6_5_enable_vdda_h
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 1877435 ) N ;
   - gpio6_5_analog_en + NET gpio6_5_analog_en
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 1876780 ) N ;
   - gpio6_5_enable_inp_h + NET gpio6_5_enable_inp_h
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 1875775 ) N ;
   - gpio6_5_enable_vswitch_h + NET gpio6_5_enable_vswitch_h
     + PORT
        + LAYER met3 ( -750 -300 ) ( 750 300 )        + PLACED ( 750 1874565 ) N ;
   - gpio6_5_pad_a_noesd_h + NET gpio6_5_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -750 -300 ) ( 750 300 )        + PLACED ( 750 1871685 ) N ;
   - gpio6_5_pad_a_esd_0_h + NET gpio6_5_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -750 -300 ) ( 750 300 )        + PLACED ( 750 1870400 ) N ;
   - gpio6_5_pad_a_esd_1_h + NET gpio6_5_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -750 -300 ) ( 750 300 )        + PLACED ( 750 1869130 ) N ;
   - gpio6_5_zero + NET gpio6_5_zero
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 2017685 ) N ;
   - gpio6_5_one + NET gpio6_5_one
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 2019935 ) N ;
   - gpio6_6_dm[1] + NET gpio6_6_dm[1]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 1831940 ) N ;
   - gpio6_6_dm[0] + NET gpio6_6_dm[0]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 1832790 ) N ;
   - gpio6_6_slow + NET gpio6_6_slow
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 1828805 ) N ;
   - gpio6_6_oe_n + NET gpio6_6_oe_n
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 1828110 ) N ;
   - gpio6_6_tie_hi_esd + NET gpio6_6_tie_hi_esd
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 1833640 ) N ;
   - gpio6_6_tie_lo_esd + NET gpio6_6_tie_lo_esd
     + PORT
        + LAYER met3 ( -750 -300 ) ( 750 300 )        + PLACED ( 750 1819090 ) N ;
   - gpio6_6_dm[2] + NET gpio6_6_dm[2]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 1812060 ) N ;
   - gpio6_6_inp_dis + NET gpio6_6_inp_dis
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 1811210 ) N ;
   - gpio6_6_enable_vddio + NET gpio6_6_enable_vddio
     + PORT
        + LAYER met3 ( -750 -185 ) ( 750 185 )        + PLACED ( 750 1799530 ) N ;
   - gpio6_6_vtrip_sel + NET gpio6_6_vtrip_sel
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 1791330 ) N ;
   - gpio6_6_ib_mode_sel[0] + NET gpio6_6_ib_mode_sel[0]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 1790480 ) N ;
   - gpio6_6_zero + NET gpio6_6_zero
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 1852685 ) N ;
   - gpio6_6_one + NET gpio6_6_one
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 1854935 ) N ;
   - gpio6_6_slew_ctl[1] + NET gpio6_6_slew_ctl[1]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 1749870 ) N ;
   - gpio6_6_slew_ctl[0] + NET gpio6_6_slew_ctl[0]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 1769750 ) N ;
   - gpio6_6_analog_pol + NET gpio6_6_analog_pol
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 1768900 ) N ;
   - gpio6_6_analog_sel + NET gpio6_6_analog_sel
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 1755320 ) N ;
   - gpio6_6_hys_trim + NET gpio6_6_hys_trim
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 1749020 ) N ;
   - gpio6_6_hld_ovr + NET gpio6_6_hld_ovr
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 1731020 ) N ;
   - gpio6_6_in_h + NET gpio6_6_in_h
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 1728045 ) N ;
   - gpio6_6_enable_h + NET gpio6_6_enable_h
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 1725800 ) N ;
   - gpio6_6_in + NET gpio6_6_in
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 1724045 ) N ;
   - gpio6_6_hld_h_n + NET gpio6_6_hld_h_n
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 1723300 ) N ;
   - gpio6_6_enable_vdda_h + NET gpio6_6_enable_vdda_h
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 1712435 ) N ;
   - gpio6_6_analog_en + NET gpio6_6_analog_en
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 1711780 ) N ;
   - gpio6_6_enable_inp_h + NET gpio6_6_enable_inp_h
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 1710775 ) N ;
   - gpio6_6_enable_vswitch_h + NET gpio6_6_enable_vswitch_h
     + PORT
        + LAYER met3 ( -750 -300 ) ( 750 300 )        + PLACED ( 750 1709565 ) N ;
   - gpio6_6_pad_a_noesd_h + NET gpio6_6_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -750 -300 ) ( 750 300 )        + PLACED ( 750 1706685 ) N ;
   - gpio6_6_pad_a_esd_0_h + NET gpio6_6_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -750 -300 ) ( 750 300 )        + PLACED ( 750 1705400 ) N ;
   - gpio6_6_pad_a_esd_1_h + NET gpio6_6_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -750 -300 ) ( 750 300 )        + PLACED ( 750 1704130 ) N ;
   - gpio6_6_ib_mode_sel[1] + NET gpio6_6_ib_mode_sel[1]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 1770600 ) N ;
   - gpio6_6_out + NET gpio6_6_out
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 1777790 ) N ;
   - gpio6_7_tie_hi_esd + NET gpio6_7_tie_hi_esd
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 1668640 ) N ;
   - gpio6_7_dm[2] + NET gpio6_7_dm[2]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 1647060 ) N ;
   - gpio6_7_dm[1] + NET gpio6_7_dm[1]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 1666940 ) N ;
   - gpio6_7_dm[0] + NET gpio6_7_dm[0]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 1667790 ) N ;
   - gpio6_7_slow + NET gpio6_7_slow
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 1663805 ) N ;
   - gpio6_7_oe_n + NET gpio6_7_oe_n
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 1663110 ) N ;
   - gpio6_7_tie_lo_esd + NET gpio6_7_tie_lo_esd
     + PORT
        + LAYER met3 ( -750 -300 ) ( 750 300 )        + PLACED ( 750 1654090 ) N ;
   - gpio6_7_inp_dis + NET gpio6_7_inp_dis
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 1646210 ) N ;
   - gpio6_7_enable_vddio + NET gpio6_7_enable_vddio
     + PORT
        + LAYER met3 ( -750 -185 ) ( 750 185 )        + PLACED ( 750 1634530 ) N ;
   - gpio6_7_vtrip_sel + NET gpio6_7_vtrip_sel
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 1626330 ) N ;
   - gpio6_7_ib_mode_sel[1] + NET gpio6_7_ib_mode_sel[1]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 1605600 ) N ;
   - gpio6_7_ib_mode_sel[0] + NET gpio6_7_ib_mode_sel[0]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 1625480 ) N ;
   - gpio6_7_out + NET gpio6_7_out
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 1612790 ) N ;
   - gpio6_7_slew_ctl[1] + NET gpio6_7_slew_ctl[1]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 1584870 ) N ;
   - gpio6_7_slew_ctl[0] + NET gpio6_7_slew_ctl[0]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 1604750 ) N ;
   - gpio6_7_analog_pol + NET gpio6_7_analog_pol
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 1603900 ) N ;
   - gpio6_7_analog_sel + NET gpio6_7_analog_sel
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 1590320 ) N ;
   - gpio6_7_hys_trim + NET gpio6_7_hys_trim
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 1584020 ) N ;
   - gpio6_7_hld_ovr + NET gpio6_7_hld_ovr
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 1566020 ) N ;
   - gpio6_7_in_h + NET gpio6_7_in_h
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 1563045 ) N ;
   - gpio6_7_enable_h + NET gpio6_7_enable_h
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 1560800 ) N ;
   - gpio6_7_in + NET gpio6_7_in
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 1559045 ) N ;
   - gpio6_7_hld_h_n + NET gpio6_7_hld_h_n
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 1558300 ) N ;
   - gpio6_7_enable_vdda_h + NET gpio6_7_enable_vdda_h
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 1547435 ) N ;
   - gpio6_7_analog_en + NET gpio6_7_analog_en
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 1546780 ) N ;
   - gpio6_7_enable_inp_h + NET gpio6_7_enable_inp_h
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 750 1545775 ) N ;
   - gpio6_7_enable_vswitch_h + NET gpio6_7_enable_vswitch_h
     + PORT
        + LAYER met3 ( -750 -300 ) ( 750 300 )        + PLACED ( 750 1544565 ) N ;
   - gpio6_7_pad_a_noesd_h + NET gpio6_7_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -750 -300 ) ( 750 300 )        + PLACED ( 750 1541685 ) N ;
   - gpio6_7_pad_a_esd_0_h + NET gpio6_7_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -750 -300 ) ( 750 300 )        + PLACED ( 750 1540400 ) N ;
   - gpio6_7_pad_a_esd_1_h + NET gpio6_7_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -750 -300 ) ( 750 300 )        + PLACED ( 750 1539130 ) N ;
   - gpio6_7_zero + NET gpio6_7_zero
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 1687685 ) N ;
   - gpio6_7_one + NET gpio6_7_one
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 1689935 ) N ;
   - gpio7_0_tie_lo_esd + NET gpio7_0_tie_lo_esd
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 1201685 ) N ;
   - gpio7_0_in + NET gpio7_0_in
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 1198795 ) N ;
   - gpio7_0_tie_hi_esd + NET gpio7_0_tie_hi_esd
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 1200195 ) N ;
   - gpio7_0_enable_vddio + NET gpio7_0_enable_vddio
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 1197235 ) N ;
   - gpio7_0_slow + NET gpio7_0_slow
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 1195865 ) N ;
   - gpio7_0_pad_a_esd_0_h + NET gpio7_0_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -750 -320 ) ( 750 320 )        + PLACED ( 750 1194270 ) N ;
   - gpio7_0_zero + NET gpio7_0_zero
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 1207685 ) N ;
   - gpio7_0_one + NET gpio7_0_one
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 1209935 ) N ;
   - gpio7_2_enable_vddio + NET gpio7_2_enable_vddio
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 987235 ) N ;
   - gpio7_2_tie_lo_esd + NET gpio7_2_tie_lo_esd
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 991685 ) N ;
   - gpio7_2_in + NET gpio7_2_in
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 988795 ) N ;
   - gpio7_2_slow + NET gpio7_2_slow
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 985865 ) N ;
   - gpio7_2_pad_a_esd_0_h + NET gpio7_2_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -750 -320 ) ( 750 320 )        + PLACED ( 750 984270 ) N ;
   - gpio7_2_pad_a_esd_1_h + NET gpio7_2_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -750 -325 ) ( 750 325 )        + PLACED ( 750 977115 ) N ;
   - gpio7_2_pad_a_noesd_h + NET gpio7_2_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -750 -535 ) ( 750 535 )        + PLACED ( 750 971855 ) N ;
   - gpio7_2_analog_en + NET gpio7_2_analog_en
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 968335 ) N ;
   - gpio7_2_analog_pol + NET gpio7_2_analog_pol
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 954535 ) N ;
   - gpio7_2_inp_dis + NET gpio7_2_inp_dis
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 951635 ) N ;
   - gpio7_2_enable_inp_h + NET gpio7_2_enable_inp_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 945805 ) N ;
   - gpio7_2_enable_h + NET gpio7_2_enable_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 943525 ) N ;
   - gpio7_2_hld_h_n + NET gpio7_2_hld_h_n
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 941255 ) N ;
   - gpio7_2_analog_sel + NET gpio7_2_analog_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 938165 ) N ;
   - gpio7_2_dm[2] + NET gpio7_2_dm[2]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 935945 ) N ;
   - gpio7_2_dm[1] + NET gpio7_2_dm[1]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 974315 ) N ;
   - gpio7_2_dm[0] + NET gpio7_2_dm[0]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 957275 ) N ;
   - gpio7_2_hld_ovr + NET gpio7_2_hld_ovr
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 933525 ) N ;
   - gpio7_2_out + NET gpio7_2_out
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 929665 ) N ;
   - gpio7_2_enable_vswitch_h + NET gpio7_2_enable_vswitch_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 923665 ) N ;
   - gpio7_2_enable_vdda_h + NET gpio7_2_enable_vdda_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 920065 ) N ;
   - gpio7_2_vtrip_sel + NET gpio7_2_vtrip_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 915755 ) N ;
   - gpio7_2_ib_mode_sel + NET gpio7_2_ib_mode_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 914035 ) N ;
   - gpio7_2_oe_n + NET gpio7_2_oe_n
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 911985 ) N ;
   - gpio7_2_in_h + NET gpio7_2_in_h
     + PORT
        + LAYER met3 ( -750 -310 ) ( 750 310 )        + PLACED ( 750 909210 ) N ;
   - gpio7_2_zero + NET gpio7_2_zero
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 997685 ) N ;
   - gpio7_2_one + NET gpio7_2_one
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 999935 ) N ;
   - gpio7_0_pad_a_esd_1_h + NET gpio7_0_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -750 -325 ) ( 750 325 )        + PLACED ( 750 1187115 ) N ;
   - gpio7_0_pad_a_noesd_h + NET gpio7_0_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -750 -535 ) ( 750 535 )        + PLACED ( 750 1181855 ) N ;
   - gpio7_0_analog_en + NET gpio7_0_analog_en
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 1178335 ) N ;
   - gpio7_0_analog_pol + NET gpio7_0_analog_pol
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 1164535 ) N ;
   - gpio7_0_inp_dis + NET gpio7_0_inp_dis
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 1161635 ) N ;
   - gpio7_0_enable_inp_h + NET gpio7_0_enable_inp_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 1155805 ) N ;
   - gpio7_0_enable_h + NET gpio7_0_enable_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 1153525 ) N ;
   - gpio7_0_hld_h_n + NET gpio7_0_hld_h_n
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 1151255 ) N ;
   - gpio7_0_analog_sel + NET gpio7_0_analog_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 1148165 ) N ;
   - gpio7_0_dm[2] + NET gpio7_0_dm[2]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 1145945 ) N ;
   - gpio7_0_dm[1] + NET gpio7_0_dm[1]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 1184315 ) N ;
   - gpio7_0_dm[0] + NET gpio7_0_dm[0]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 1167275 ) N ;
   - gpio7_0_hld_ovr + NET gpio7_0_hld_ovr
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 1143525 ) N ;
   - gpio7_0_out + NET gpio7_0_out
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 1139665 ) N ;
   - gpio7_0_enable_vswitch_h + NET gpio7_0_enable_vswitch_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 1133665 ) N ;
   - gpio7_0_enable_vdda_h + NET gpio7_0_enable_vdda_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 1130065 ) N ;
   - gpio7_0_vtrip_sel + NET gpio7_0_vtrip_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 1125755 ) N ;
   - gpio7_0_ib_mode_sel + NET gpio7_0_ib_mode_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 1124035 ) N ;
   - gpio7_0_oe_n + NET gpio7_0_oe_n
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 1121985 ) N ;
   - gpio7_0_in_h + NET gpio7_0_in_h
     + PORT
        + LAYER met3 ( -750 -310 ) ( 750 310 )        + PLACED ( 750 1119210 ) N ;
   - gpio7_2_tie_hi_esd + NET gpio7_2_tie_hi_esd
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 990195 ) N ;
   - gpio7_1_tie_lo_esd + NET gpio7_1_tie_lo_esd
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 1096685 ) N ;
   - gpio7_1_in + NET gpio7_1_in
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 1093795 ) N ;
   - gpio7_1_tie_hi_esd + NET gpio7_1_tie_hi_esd
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 1095195 ) N ;
   - gpio7_1_enable_vddio + NET gpio7_1_enable_vddio
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 1092235 ) N ;
   - gpio7_1_slow + NET gpio7_1_slow
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 1090865 ) N ;
   - gpio7_1_pad_a_esd_0_h + NET gpio7_1_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -750 -320 ) ( 750 320 )        + PLACED ( 750 1089270 ) N ;
   - gpio7_1_pad_a_esd_1_h + NET gpio7_1_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -750 -325 ) ( 750 325 )        + PLACED ( 750 1082115 ) N ;
   - gpio7_1_pad_a_noesd_h + NET gpio7_1_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -750 -535 ) ( 750 535 )        + PLACED ( 750 1076855 ) N ;
   - gpio7_1_analog_en + NET gpio7_1_analog_en
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 1073335 ) N ;
   - gpio7_1_analog_pol + NET gpio7_1_analog_pol
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 1059535 ) N ;
   - gpio7_1_inp_dis + NET gpio7_1_inp_dis
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 1056635 ) N ;
   - gpio7_1_enable_inp_h + NET gpio7_1_enable_inp_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 1050805 ) N ;
   - gpio7_1_enable_h + NET gpio7_1_enable_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 1048525 ) N ;
   - gpio7_1_hld_h_n + NET gpio7_1_hld_h_n
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 1046255 ) N ;
   - gpio7_1_analog_sel + NET gpio7_1_analog_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 1043165 ) N ;
   - gpio7_1_dm[2] + NET gpio7_1_dm[2]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 1040945 ) N ;
   - gpio7_1_dm[1] + NET gpio7_1_dm[1]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 1079315 ) N ;
   - gpio7_1_dm[0] + NET gpio7_1_dm[0]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 1062275 ) N ;
   - gpio7_1_hld_ovr + NET gpio7_1_hld_ovr
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 1038525 ) N ;
   - gpio7_1_out + NET gpio7_1_out
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 1034665 ) N ;
   - gpio7_1_enable_vswitch_h + NET gpio7_1_enable_vswitch_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 1028665 ) N ;
   - gpio7_1_enable_vdda_h + NET gpio7_1_enable_vdda_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 1025065 ) N ;
   - gpio7_1_vtrip_sel + NET gpio7_1_vtrip_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 1020755 ) N ;
   - gpio7_1_ib_mode_sel + NET gpio7_1_ib_mode_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 1019035 ) N ;
   - gpio7_1_oe_n + NET gpio7_1_oe_n
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 1016985 ) N ;
   - gpio7_1_in_h + NET gpio7_1_in_h
     + PORT
        + LAYER met3 ( -750 -310 ) ( 750 310 )        + PLACED ( 750 1014210 ) N ;
   - gpio7_1_zero + NET gpio7_1_zero
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 1102685 ) N ;
   - gpio7_1_one + NET gpio7_1_one
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 1104935 ) N ;
   - gpio7_3_tie_lo_esd + NET gpio7_3_tie_lo_esd
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 886685 ) N ;
   - gpio7_3_in + NET gpio7_3_in
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 883795 ) N ;
   - gpio7_3_tie_hi_esd + NET gpio7_3_tie_hi_esd
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 885195 ) N ;
   - gpio7_3_enable_vddio + NET gpio7_3_enable_vddio
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 882235 ) N ;
   - gpio7_3_slow + NET gpio7_3_slow
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 880865 ) N ;
   - gpio7_3_pad_a_esd_0_h + NET gpio7_3_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -750 -320 ) ( 750 320 )        + PLACED ( 750 879270 ) N ;
   - gpio7_3_pad_a_esd_1_h + NET gpio7_3_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -750 -325 ) ( 750 325 )        + PLACED ( 750 872115 ) N ;
   - gpio7_3_pad_a_noesd_h + NET gpio7_3_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -750 -535 ) ( 750 535 )        + PLACED ( 750 866855 ) N ;
   - gpio7_3_analog_en + NET gpio7_3_analog_en
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 863335 ) N ;
   - gpio7_3_analog_pol + NET gpio7_3_analog_pol
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 849535 ) N ;
   - gpio7_3_inp_dis + NET gpio7_3_inp_dis
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 846635 ) N ;
   - gpio7_3_enable_inp_h + NET gpio7_3_enable_inp_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 840805 ) N ;
   - gpio7_3_enable_h + NET gpio7_3_enable_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 838525 ) N ;
   - gpio7_3_hld_h_n + NET gpio7_3_hld_h_n
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 836255 ) N ;
   - gpio7_3_analog_sel + NET gpio7_3_analog_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 833165 ) N ;
   - gpio7_3_dm[2] + NET gpio7_3_dm[2]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 830945 ) N ;
   - gpio7_3_dm[1] + NET gpio7_3_dm[1]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 869315 ) N ;
   - gpio7_3_dm[0] + NET gpio7_3_dm[0]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 852275 ) N ;
   - gpio7_3_hld_ovr + NET gpio7_3_hld_ovr
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 828525 ) N ;
   - gpio7_3_out + NET gpio7_3_out
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 824665 ) N ;
   - gpio7_3_enable_vswitch_h + NET gpio7_3_enable_vswitch_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 818665 ) N ;
   - gpio7_3_enable_vdda_h + NET gpio7_3_enable_vdda_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 815065 ) N ;
   - gpio7_3_vtrip_sel + NET gpio7_3_vtrip_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 810755 ) N ;
   - gpio7_3_ib_mode_sel + NET gpio7_3_ib_mode_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 809035 ) N ;
   - gpio7_3_oe_n + NET gpio7_3_oe_n
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 806985 ) N ;
   - gpio7_3_in_h + NET gpio7_3_in_h
     + PORT
        + LAYER met3 ( -750 -310 ) ( 750 310 )        + PLACED ( 750 804210 ) N ;
   - gpio7_3_zero + NET gpio7_3_zero
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 892685 ) N ;
   - gpio7_3_one + NET gpio7_3_one
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 894935 ) N ;
   - gpio7_4_tie_lo_esd + NET gpio7_4_tie_lo_esd
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 566685 ) N ;
   - gpio7_4_in + NET gpio7_4_in
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 563795 ) N ;
   - gpio7_4_tie_hi_esd + NET gpio7_4_tie_hi_esd
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 565195 ) N ;
   - gpio7_4_enable_vddio + NET gpio7_4_enable_vddio
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 562235 ) N ;
   - gpio7_4_slow + NET gpio7_4_slow
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 560865 ) N ;
   - gpio7_4_pad_a_esd_0_h + NET gpio7_4_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -750 -320 ) ( 750 320 )        + PLACED ( 750 559270 ) N ;
   - gpio7_4_pad_a_esd_1_h + NET gpio7_4_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -750 -325 ) ( 750 325 )        + PLACED ( 750 552115 ) N ;
   - gpio7_4_pad_a_noesd_h + NET gpio7_4_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -750 -535 ) ( 750 535 )        + PLACED ( 750 546855 ) N ;
   - gpio7_4_analog_en + NET gpio7_4_analog_en
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 543335 ) N ;
   - gpio7_4_analog_pol + NET gpio7_4_analog_pol
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 529535 ) N ;
   - gpio7_4_inp_dis + NET gpio7_4_inp_dis
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 526635 ) N ;
   - gpio7_4_enable_inp_h + NET gpio7_4_enable_inp_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 520805 ) N ;
   - gpio7_4_enable_h + NET gpio7_4_enable_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 518525 ) N ;
   - gpio7_4_hld_h_n + NET gpio7_4_hld_h_n
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 516255 ) N ;
   - gpio7_4_analog_sel + NET gpio7_4_analog_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 513165 ) N ;
   - gpio7_4_dm[2] + NET gpio7_4_dm[2]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 510945 ) N ;
   - gpio7_4_dm[1] + NET gpio7_4_dm[1]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 549315 ) N ;
   - gpio7_4_dm[0] + NET gpio7_4_dm[0]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 532275 ) N ;
   - gpio7_4_hld_ovr + NET gpio7_4_hld_ovr
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 508525 ) N ;
   - gpio7_4_out + NET gpio7_4_out
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 504665 ) N ;
   - gpio7_4_enable_vswitch_h + NET gpio7_4_enable_vswitch_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 498665 ) N ;
   - gpio7_4_enable_vdda_h + NET gpio7_4_enable_vdda_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 495065 ) N ;
   - gpio7_4_vtrip_sel + NET gpio7_4_vtrip_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 490755 ) N ;
   - gpio7_4_ib_mode_sel + NET gpio7_4_ib_mode_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 489035 ) N ;
   - gpio7_4_oe_n + NET gpio7_4_oe_n
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 486985 ) N ;
   - gpio7_4_in_h + NET gpio7_4_in_h
     + PORT
        + LAYER met3 ( -750 -310 ) ( 750 310 )        + PLACED ( 750 484210 ) N ;
   - gpio7_4_zero + NET gpio7_4_zero
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 572685 ) N ;
   - gpio7_4_one + NET gpio7_4_one
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 574935 ) N ;
   - gpio7_5_tie_lo_esd + NET gpio7_5_tie_lo_esd
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 461685 ) N ;
   - gpio7_5_in + NET gpio7_5_in
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 458795 ) N ;
   - gpio7_5_tie_hi_esd + NET gpio7_5_tie_hi_esd
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 460195 ) N ;
   - gpio7_5_enable_vddio + NET gpio7_5_enable_vddio
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 457235 ) N ;
   - gpio7_5_slow + NET gpio7_5_slow
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 455865 ) N ;
   - gpio7_5_pad_a_esd_0_h + NET gpio7_5_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -750 -320 ) ( 750 320 )        + PLACED ( 750 454270 ) N ;
   - gpio7_5_pad_a_esd_1_h + NET gpio7_5_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -750 -325 ) ( 750 325 )        + PLACED ( 750 447115 ) N ;
   - gpio7_5_pad_a_noesd_h + NET gpio7_5_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -750 -535 ) ( 750 535 )        + PLACED ( 750 441855 ) N ;
   - gpio7_5_analog_en + NET gpio7_5_analog_en
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 438335 ) N ;
   - gpio7_5_analog_pol + NET gpio7_5_analog_pol
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 424535 ) N ;
   - gpio7_5_inp_dis + NET gpio7_5_inp_dis
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 421635 ) N ;
   - gpio7_5_enable_inp_h + NET gpio7_5_enable_inp_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 415805 ) N ;
   - gpio7_5_enable_h + NET gpio7_5_enable_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 413525 ) N ;
   - gpio7_5_hld_h_n + NET gpio7_5_hld_h_n
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 411255 ) N ;
   - gpio7_5_analog_sel + NET gpio7_5_analog_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 408165 ) N ;
   - gpio7_5_dm[2] + NET gpio7_5_dm[2]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 405945 ) N ;
   - gpio7_5_dm[1] + NET gpio7_5_dm[1]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 444315 ) N ;
   - gpio7_5_dm[0] + NET gpio7_5_dm[0]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 427275 ) N ;
   - gpio7_5_hld_ovr + NET gpio7_5_hld_ovr
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 403525 ) N ;
   - gpio7_5_out + NET gpio7_5_out
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 399665 ) N ;
   - gpio7_5_enable_vswitch_h + NET gpio7_5_enable_vswitch_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 393665 ) N ;
   - gpio7_5_enable_vdda_h + NET gpio7_5_enable_vdda_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 390065 ) N ;
   - gpio7_5_vtrip_sel + NET gpio7_5_vtrip_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 385755 ) N ;
   - gpio7_5_ib_mode_sel + NET gpio7_5_ib_mode_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 384035 ) N ;
   - gpio7_5_oe_n + NET gpio7_5_oe_n
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 381985 ) N ;
   - gpio7_5_in_h + NET gpio7_5_in_h
     + PORT
        + LAYER met3 ( -750 -310 ) ( 750 310 )        + PLACED ( 750 379210 ) N ;
   - gpio7_5_zero + NET gpio7_5_zero
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 467685 ) N ;
   - gpio7_5_one + NET gpio7_5_one
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 469935 ) N ;
   - gpio7_6_tie_lo_esd + NET gpio7_6_tie_lo_esd
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 356685 ) N ;
   - gpio7_6_in + NET gpio7_6_in
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 353795 ) N ;
   - gpio7_6_tie_hi_esd + NET gpio7_6_tie_hi_esd
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 355195 ) N ;
   - gpio7_6_enable_vddio + NET gpio7_6_enable_vddio
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 352235 ) N ;
   - gpio7_6_slow + NET gpio7_6_slow
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 350865 ) N ;
   - gpio7_6_pad_a_esd_0_h + NET gpio7_6_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -750 -320 ) ( 750 320 )        + PLACED ( 750 349270 ) N ;
   - gpio7_6_pad_a_esd_1_h + NET gpio7_6_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -750 -325 ) ( 750 325 )        + PLACED ( 750 342115 ) N ;
   - gpio7_6_pad_a_noesd_h + NET gpio7_6_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -750 -535 ) ( 750 535 )        + PLACED ( 750 336855 ) N ;
   - gpio7_6_analog_en + NET gpio7_6_analog_en
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 333335 ) N ;
   - gpio7_6_analog_pol + NET gpio7_6_analog_pol
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 319535 ) N ;
   - gpio7_6_inp_dis + NET gpio7_6_inp_dis
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 316635 ) N ;
   - gpio7_6_enable_inp_h + NET gpio7_6_enable_inp_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 310805 ) N ;
   - gpio7_6_enable_h + NET gpio7_6_enable_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 308525 ) N ;
   - gpio7_6_hld_h_n + NET gpio7_6_hld_h_n
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 306255 ) N ;
   - gpio7_6_analog_sel + NET gpio7_6_analog_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 303165 ) N ;
   - gpio7_6_dm[2] + NET gpio7_6_dm[2]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 300945 ) N ;
   - gpio7_6_dm[1] + NET gpio7_6_dm[1]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 339315 ) N ;
   - gpio7_6_dm[0] + NET gpio7_6_dm[0]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 322275 ) N ;
   - gpio7_6_zero + NET gpio7_6_zero
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 362685 ) N ;
   - gpio7_6_one + NET gpio7_6_one
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 364935 ) N ;
   - muxsplit_sw_switch_aa_sl + NET muxsplit_sw_switch_aa_sl
     + PORT
        + LAYER met3 ( -750 -150 ) ( 750 150 )        + PLACED ( 750 8910 ) N ;
   - muxsplit_sw_switch_aa_sr + NET muxsplit_sw_switch_aa_sr
     + PORT
        + LAYER met3 ( -750 -150 ) ( 750 150 )        + PLACED ( 750 2190 ) N ;
   - muxsplit_sw_switch_aa_s0 + NET muxsplit_sw_switch_aa_s0
     + PORT
        + LAYER met3 ( -750 -150 ) ( 750 150 )        + PLACED ( 750 7650 ) N ;
   - muxsplit_sw_switch_bb_s0 + NET muxsplit_sw_switch_bb_s0
     + PORT
        + LAYER met3 ( -750 -150 ) ( 750 150 )        + PLACED ( 750 6390 ) N ;
   - muxsplit_sw_switch_bb_sl + NET muxsplit_sw_switch_bb_sl
     + PORT
        + LAYER met3 ( -750 -150 ) ( 750 150 )        + PLACED ( 750 5130 ) N ;
   - muxsplit_sw_switch_bb_sr + NET muxsplit_sw_switch_bb_sr
     + PORT
        + LAYER met3 ( -750 -150 ) ( 750 150 )        + PLACED ( 750 3870 ) N ;
   - gpio7_7_one + NET gpio7_7_one
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 259935 ) N ;
   - gpio7_6_hld_ovr + NET gpio7_6_hld_ovr
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 298525 ) N ;
   - gpio7_6_out + NET gpio7_6_out
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 294665 ) N ;
   - gpio7_6_enable_vswitch_h + NET gpio7_6_enable_vswitch_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 288665 ) N ;
   - gpio7_6_enable_vdda_h + NET gpio7_6_enable_vdda_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 285065 ) N ;
   - gpio7_6_vtrip_sel + NET gpio7_6_vtrip_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 280755 ) N ;
   - gpio7_6_ib_mode_sel + NET gpio7_6_ib_mode_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 279035 ) N ;
   - gpio7_6_oe_n + NET gpio7_6_oe_n
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 276985 ) N ;
   - gpio7_6_in_h + NET gpio7_6_in_h
     + PORT
        + LAYER met3 ( -750 -310 ) ( 750 310 )        + PLACED ( 750 274210 ) N ;
   - muxsplit_sw_hld_vdda_h_n + NET muxsplit_sw_hld_vdda_h_n
     + PORT
        + LAYER met3 ( -750 -150 ) ( 750 150 )        + PLACED ( 750 31420 ) N ;
   - muxsplit_sw_enable_vdda_h + NET muxsplit_sw_enable_vdda_h
     + PORT
        + LAYER met3 ( -750 -150 ) ( 750 150 )        + PLACED ( 750 27020 ) N ;
   - gpio7_7_tie_lo_esd + NET gpio7_7_tie_lo_esd
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 251685 ) N ;
   - gpio7_7_in + NET gpio7_7_in
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 248795 ) N ;
   - gpio7_7_tie_hi_esd + NET gpio7_7_tie_hi_esd
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 250195 ) N ;
   - gpio7_7_enable_vddio + NET gpio7_7_enable_vddio
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 247235 ) N ;
   - gpio7_7_slow + NET gpio7_7_slow
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 245865 ) N ;
   - gpio7_7_pad_a_esd_0_h + NET gpio7_7_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -750 -320 ) ( 750 320 )        + PLACED ( 750 244270 ) N ;
   - gpio7_7_pad_a_esd_1_h + NET gpio7_7_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -750 -325 ) ( 750 325 )        + PLACED ( 750 237115 ) N ;
   - gpio7_7_pad_a_noesd_h + NET gpio7_7_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -750 -535 ) ( 750 535 )        + PLACED ( 750 231855 ) N ;
   - gpio7_7_analog_en + NET gpio7_7_analog_en
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 228335 ) N ;
   - gpio7_7_analog_pol + NET gpio7_7_analog_pol
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 214535 ) N ;
   - gpio7_7_inp_dis + NET gpio7_7_inp_dis
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 211635 ) N ;
   - gpio7_7_enable_inp_h + NET gpio7_7_enable_inp_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 205805 ) N ;
   - gpio7_7_enable_h + NET gpio7_7_enable_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 203525 ) N ;
   - gpio7_7_hld_h_n + NET gpio7_7_hld_h_n
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 201255 ) N ;
   - gpio7_7_analog_sel + NET gpio7_7_analog_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 198165 ) N ;
   - gpio7_7_dm[2] + NET gpio7_7_dm[2]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 195945 ) N ;
   - gpio7_7_dm[1] + NET gpio7_7_dm[1]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 234315 ) N ;
   - gpio7_7_dm[0] + NET gpio7_7_dm[0]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 217275 ) N ;
   - gpio7_7_hld_ovr + NET gpio7_7_hld_ovr
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 193525 ) N ;
   - gpio7_7_out + NET gpio7_7_out
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 189665 ) N ;
   - gpio7_7_enable_vswitch_h + NET gpio7_7_enable_vswitch_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 183665 ) N ;
   - gpio7_7_enable_vdda_h + NET gpio7_7_enable_vdda_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 180065 ) N ;
   - gpio7_7_vtrip_sel + NET gpio7_7_vtrip_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 175755 ) N ;
   - gpio7_7_ib_mode_sel + NET gpio7_7_ib_mode_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 174035 ) N ;
   - gpio7_7_oe_n + NET gpio7_7_oe_n
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 171985 ) N ;
   - gpio7_7_in_h + NET gpio7_7_in_h
     + PORT
        + LAYER met3 ( -750 -310 ) ( 750 310 )        + PLACED ( 750 169210 ) N ;
   - gpio7_7_zero + NET gpio7_7_zero
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 750 257685 ) N ;
   - vref_e_ref_sel[1] + NET vref_e_ref_sel[1]
     + PORT
        + LAYER met3 ( -750 -150 ) ( 750 150 )        + PLACED ( 3169550 2298970 ) N ;
   - vref_e_ref_sel[0] + NET vref_e_ref_sel[0]
     + PORT
        + LAYER met3 ( -750 -150 ) ( 750 150 )        + PLACED ( 3169550 2303875 ) N ;
   - vref_e_vinref + NET vref_e_vinref
     + PORT
        + LAYER met3 ( -750 -320 ) ( 750 320 )        + PLACED ( 3169550 2326695 ) N ;
   - vref_e_ref_sel[2] + NET vref_e_ref_sel[2]
     + PORT
        + LAYER met3 ( -750 -150 ) ( 750 150 )        + PLACED ( 3169550 2330645 ) N ;
   - vref_e_enable_h + NET vref_e_enable_h
     + PORT
        + LAYER met3 ( -750 -150 ) ( 750 150 )        + PLACED ( 3169550 2331635 ) N ;
   - vref_e_hld_h_n + NET vref_e_hld_h_n
     + PORT
        + LAYER met3 ( -750 -150 ) ( 750 150 )        + PLACED ( 3169550 2332635 ) N ;
   - vref_e_vrefgen_en + NET vref_e_vrefgen_en
     + PORT
        + LAYER met3 ( -750 -150 ) ( 750 150 )        + PLACED ( 3169550 2334075 ) N ;
   - vref_e_ref_sel[4] + NET vref_e_ref_sel[4]
     + PORT
        + LAYER met3 ( -750 -150 ) ( 750 150 )        + PLACED ( 3169550 2358215 ) N ;
   - vref_e_ref_sel[3] + NET vref_e_ref_sel[3]
     + PORT
        + LAYER met3 ( -750 -150 ) ( 750 150 )        + PLACED ( 3169550 2359475 ) N ;
   - gpio1_2_tie_hi_esd + NET gpio1_2_tie_hi_esd
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 1864360 ) N ;
   - gpio1_2_dm[2] + NET gpio1_2_dm[2]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 1885940 ) N ;
   - gpio1_2_dm[1] + NET gpio1_2_dm[1]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 1866060 ) N ;
   - gpio1_2_dm[0] + NET gpio1_2_dm[0]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 1865210 ) N ;
   - gpio1_2_slow + NET gpio1_2_slow
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 1869195 ) N ;
   - gpio1_2_oe_n + NET gpio1_2_oe_n
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 1869890 ) N ;
   - gpio1_2_tie_lo_esd + NET gpio1_2_tie_lo_esd
     + PORT
        + LAYER met3 ( -750 -300 ) ( 750 300 )        + PLACED ( 3169550 1878910 ) N ;
   - gpio1_2_inp_dis + NET gpio1_2_inp_dis
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 1886790 ) N ;
   - gpio1_2_enable_vddio + NET gpio1_2_enable_vddio
     + PORT
        + LAYER met3 ( -750 -185 ) ( 750 185 )        + PLACED ( 3169550 1898470 ) N ;
   - gpio1_2_vtrip_sel + NET gpio1_2_vtrip_sel
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 1906670 ) N ;
   - gpio1_2_ib_mode_sel[1] + NET gpio1_2_ib_mode_sel[1]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 1927400 ) N ;
   - gpio1_2_ib_mode_sel[0] + NET gpio1_2_ib_mode_sel[0]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 1907520 ) N ;
   - gpio1_2_out + NET gpio1_2_out
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 1920210 ) N ;
   - gpio1_2_slew_ctl[1] + NET gpio1_2_slew_ctl[1]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 1948130 ) N ;
   - gpio1_2_slew_ctl[0] + NET gpio1_2_slew_ctl[0]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 1928250 ) N ;
   - gpio1_2_analog_pol + NET gpio1_2_analog_pol
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 1929100 ) N ;
   - gpio1_2_analog_sel + NET gpio1_2_analog_sel
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 1942680 ) N ;
   - gpio1_2_hys_trim + NET gpio1_2_hys_trim
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 1948980 ) N ;
   - gpio1_2_hld_ovr + NET gpio1_2_hld_ovr
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 1966980 ) N ;
   - gpio1_2_in_h + NET gpio1_2_in_h
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 1969955 ) N ;
   - gpio1_2_enable_h + NET gpio1_2_enable_h
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 1972200 ) N ;
   - gpio1_2_in + NET gpio1_2_in
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 1973955 ) N ;
   - gpio1_2_hld_h_n + NET gpio1_2_hld_h_n
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 1974700 ) N ;
   - gpio1_2_enable_vdda_h + NET gpio1_2_enable_vdda_h
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 1985565 ) N ;
   - gpio1_2_analog_en + NET gpio1_2_analog_en
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 1986220 ) N ;
   - gpio1_2_enable_inp_h + NET gpio1_2_enable_inp_h
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 1987225 ) N ;
   - gpio1_2_enable_vswitch_h + NET gpio1_2_enable_vswitch_h
     + PORT
        + LAYER met3 ( -750 -300 ) ( 750 300 )        + PLACED ( 3169550 1988435 ) N ;
   - gpio1_2_pad_a_noesd_h + NET gpio1_2_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -750 -300 ) ( 750 300 )        + PLACED ( 3169550 1991315 ) N ;
   - gpio1_2_pad_a_esd_0_h + NET gpio1_2_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -750 -300 ) ( 750 300 )        + PLACED ( 3169550 1992600 ) N ;
   - gpio1_2_pad_a_esd_1_h + NET gpio1_2_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -750 -300 ) ( 750 300 )        + PLACED ( 3169550 1993870 ) N ;
   - gpio1_2_zero + NET gpio1_2_zero
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 1845315 ) N ;
   - gpio1_2_one + NET gpio1_2_one
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 1843065 ) N ;
   - gpio1_3_tie_hi_esd + NET gpio1_3_tie_hi_esd
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2029360 ) N ;
   - gpio1_3_dm[2] + NET gpio1_3_dm[2]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2050940 ) N ;
   - gpio1_3_dm[1] + NET gpio1_3_dm[1]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2031060 ) N ;
   - gpio1_3_dm[0] + NET gpio1_3_dm[0]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2030210 ) N ;
   - gpio1_3_slow + NET gpio1_3_slow
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2034195 ) N ;
   - gpio1_3_oe_n + NET gpio1_3_oe_n
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2034890 ) N ;
   - gpio1_3_tie_lo_esd + NET gpio1_3_tie_lo_esd
     + PORT
        + LAYER met3 ( -750 -300 ) ( 750 300 )        + PLACED ( 3169550 2043910 ) N ;
   - gpio1_3_inp_dis + NET gpio1_3_inp_dis
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2051790 ) N ;
   - gpio1_3_enable_vddio + NET gpio1_3_enable_vddio
     + PORT
        + LAYER met3 ( -750 -185 ) ( 750 185 )        + PLACED ( 3169550 2063470 ) N ;
   - gpio1_3_vtrip_sel + NET gpio1_3_vtrip_sel
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2071670 ) N ;
   - gpio1_3_ib_mode_sel[1] + NET gpio1_3_ib_mode_sel[1]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2092400 ) N ;
   - gpio1_3_ib_mode_sel[0] + NET gpio1_3_ib_mode_sel[0]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2072520 ) N ;
   - gpio1_3_out + NET gpio1_3_out
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2085210 ) N ;
   - gpio1_3_slew_ctl[1] + NET gpio1_3_slew_ctl[1]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2113130 ) N ;
   - gpio1_3_slew_ctl[0] + NET gpio1_3_slew_ctl[0]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2093250 ) N ;
   - gpio1_3_analog_pol + NET gpio1_3_analog_pol
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2094100 ) N ;
   - gpio1_3_analog_sel + NET gpio1_3_analog_sel
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2107680 ) N ;
   - gpio1_3_hys_trim + NET gpio1_3_hys_trim
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2113980 ) N ;
   - gpio1_3_hld_ovr + NET gpio1_3_hld_ovr
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2131980 ) N ;
   - gpio1_3_in_h + NET gpio1_3_in_h
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2134955 ) N ;
   - gpio1_3_enable_h + NET gpio1_3_enable_h
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2137200 ) N ;
   - gpio1_3_in + NET gpio1_3_in
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2138955 ) N ;
   - gpio1_3_hld_h_n + NET gpio1_3_hld_h_n
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2139700 ) N ;
   - gpio1_3_enable_vdda_h + NET gpio1_3_enable_vdda_h
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2150565 ) N ;
   - gpio1_3_analog_en + NET gpio1_3_analog_en
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2151220 ) N ;
   - gpio1_3_enable_inp_h + NET gpio1_3_enable_inp_h
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 2152225 ) N ;
   - gpio1_3_enable_vswitch_h + NET gpio1_3_enable_vswitch_h
     + PORT
        + LAYER met3 ( -750 -300 ) ( 750 300 )        + PLACED ( 3169550 2153435 ) N ;
   - gpio1_3_pad_a_noesd_h + NET gpio1_3_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -750 -300 ) ( 750 300 )        + PLACED ( 3169550 2156315 ) N ;
   - gpio1_3_pad_a_esd_0_h + NET gpio1_3_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -750 -300 ) ( 750 300 )        + PLACED ( 3169550 2157600 ) N ;
   - gpio1_3_pad_a_esd_1_h + NET gpio1_3_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -750 -300 ) ( 750 300 )        + PLACED ( 3169550 2158870 ) N ;
   - gpio1_3_zero + NET gpio1_3_zero
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 2010315 ) N ;
   - gpio1_3_one + NET gpio1_3_one
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 2008065 ) N ;
   - gpio1_1_hld_h_n + NET gpio1_1_hld_h_n
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 1809700 ) N ;
   - gpio1_1_enable_vdda_h + NET gpio1_1_enable_vdda_h
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 1820565 ) N ;
   - gpio1_1_analog_en + NET gpio1_1_analog_en
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 1821220 ) N ;
   - gpio1_1_enable_inp_h + NET gpio1_1_enable_inp_h
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 1822225 ) N ;
   - gpio1_1_enable_vswitch_h + NET gpio1_1_enable_vswitch_h
     + PORT
        + LAYER met3 ( -750 -300 ) ( 750 300 )        + PLACED ( 3169550 1823435 ) N ;
   - gpio1_1_pad_a_noesd_h + NET gpio1_1_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -750 -300 ) ( 750 300 )        + PLACED ( 3169550 1826315 ) N ;
   - gpio1_1_pad_a_esd_0_h + NET gpio1_1_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -750 -300 ) ( 750 300 )        + PLACED ( 3169550 1827600 ) N ;
   - gpio1_1_pad_a_esd_1_h + NET gpio1_1_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -750 -300 ) ( 750 300 )        + PLACED ( 3169550 1828870 ) N ;
   - gpio1_1_hld_ovr + NET gpio1_1_hld_ovr
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 1801980 ) N ;
   - gpio1_1_in_h + NET gpio1_1_in_h
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 1804955 ) N ;
   - gpio1_1_enable_h + NET gpio1_1_enable_h
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 1807200 ) N ;
   - gpio1_1_in + NET gpio1_1_in
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 1808955 ) N ;
   - gpio1_1_zero + NET gpio1_1_zero
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 1680315 ) N ;
   - gpio1_1_one + NET gpio1_1_one
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 1678065 ) N ;
   - gpio1_0_enable_vswitch_h + NET gpio1_0_enable_vswitch_h
     + PORT
        + LAYER met3 ( -750 -300 ) ( 750 300 )        + PLACED ( 3169550 1658435 ) N ;
   - gpio1_0_pad_a_noesd_h + NET gpio1_0_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -750 -300 ) ( 750 300 )        + PLACED ( 3169550 1661315 ) N ;
   - gpio1_0_pad_a_esd_0_h + NET gpio1_0_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -750 -300 ) ( 750 300 )        + PLACED ( 3169550 1662600 ) N ;
   - gpio1_0_pad_a_esd_1_h + NET gpio1_0_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -750 -300 ) ( 750 300 )        + PLACED ( 3169550 1663870 ) N ;
   - gpio1_0_zero + NET gpio1_0_zero
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 1515315 ) N ;
   - gpio1_0_one + NET gpio1_0_one
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 1513065 ) N ;
   - gpio1_1_tie_hi_esd + NET gpio1_1_tie_hi_esd
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 1699360 ) N ;
   - gpio1_1_dm[2] + NET gpio1_1_dm[2]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 1720940 ) N ;
   - gpio1_1_dm[1] + NET gpio1_1_dm[1]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 1701060 ) N ;
   - gpio1_1_dm[0] + NET gpio1_1_dm[0]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 1700210 ) N ;
   - gpio1_1_slow + NET gpio1_1_slow
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 1704195 ) N ;
   - gpio1_1_oe_n + NET gpio1_1_oe_n
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 1704890 ) N ;
   - gpio1_1_tie_lo_esd + NET gpio1_1_tie_lo_esd
     + PORT
        + LAYER met3 ( -750 -300 ) ( 750 300 )        + PLACED ( 3169550 1713910 ) N ;
   - gpio1_1_inp_dis + NET gpio1_1_inp_dis
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 1721790 ) N ;
   - gpio1_1_enable_vddio + NET gpio1_1_enable_vddio
     + PORT
        + LAYER met3 ( -750 -185 ) ( 750 185 )        + PLACED ( 3169550 1733470 ) N ;
   - gpio1_1_vtrip_sel + NET gpio1_1_vtrip_sel
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 1741670 ) N ;
   - gpio1_1_ib_mode_sel[1] + NET gpio1_1_ib_mode_sel[1]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 1762400 ) N ;
   - gpio1_1_ib_mode_sel[0] + NET gpio1_1_ib_mode_sel[0]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 1742520 ) N ;
   - gpio1_1_out + NET gpio1_1_out
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 1755210 ) N ;
   - gpio1_1_slew_ctl[1] + NET gpio1_1_slew_ctl[1]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 1783130 ) N ;
   - gpio1_1_slew_ctl[0] + NET gpio1_1_slew_ctl[0]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 1763250 ) N ;
   - gpio1_1_analog_pol + NET gpio1_1_analog_pol
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 1764100 ) N ;
   - gpio1_1_analog_sel + NET gpio1_1_analog_sel
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 1777680 ) N ;
   - gpio1_1_hys_trim + NET gpio1_1_hys_trim
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 1783980 ) N ;
   - gpio1_0_enable_vdda_h + NET gpio1_0_enable_vdda_h
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 1655565 ) N ;
   - gpio1_0_analog_en + NET gpio1_0_analog_en
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 1656220 ) N ;
   - gpio1_0_enable_inp_h + NET gpio1_0_enable_inp_h
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 1657225 ) N ;
   - gpio1_0_hld_h_n + NET gpio1_0_hld_h_n
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 1644700 ) N ;
   - gpio1_0_tie_hi_esd + NET gpio1_0_tie_hi_esd
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 1534360 ) N ;
   - gpio1_0_dm[2] + NET gpio1_0_dm[2]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 1555940 ) N ;
   - gpio1_0_dm[1] + NET gpio1_0_dm[1]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 1536060 ) N ;
   - gpio1_0_dm[0] + NET gpio1_0_dm[0]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 1535210 ) N ;
   - gpio1_0_slow + NET gpio1_0_slow
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 1539195 ) N ;
   - gpio1_0_oe_n + NET gpio1_0_oe_n
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 1539890 ) N ;
   - gpio1_0_tie_lo_esd + NET gpio1_0_tie_lo_esd
     + PORT
        + LAYER met3 ( -750 -300 ) ( 750 300 )        + PLACED ( 3169550 1548910 ) N ;
   - gpio1_0_inp_dis + NET gpio1_0_inp_dis
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 1556790 ) N ;
   - gpio1_0_enable_vddio + NET gpio1_0_enable_vddio
     + PORT
        + LAYER met3 ( -750 -185 ) ( 750 185 )        + PLACED ( 3169550 1568470 ) N ;
   - gpio1_0_vtrip_sel + NET gpio1_0_vtrip_sel
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 1576670 ) N ;
   - gpio1_0_ib_mode_sel[1] + NET gpio1_0_ib_mode_sel[1]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 1597400 ) N ;
   - gpio1_0_ib_mode_sel[0] + NET gpio1_0_ib_mode_sel[0]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 1577520 ) N ;
   - gpio1_0_out + NET gpio1_0_out
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 1590210 ) N ;
   - gpio1_0_slew_ctl[1] + NET gpio1_0_slew_ctl[1]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 1618130 ) N ;
   - gpio1_0_slew_ctl[0] + NET gpio1_0_slew_ctl[0]
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 1598250 ) N ;
   - gpio1_0_analog_pol + NET gpio1_0_analog_pol
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 1599100 ) N ;
   - gpio1_0_analog_sel + NET gpio1_0_analog_sel
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 1612680 ) N ;
   - gpio1_0_hys_trim + NET gpio1_0_hys_trim
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 1618980 ) N ;
   - gpio1_0_hld_ovr + NET gpio1_0_hld_ovr
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 1636980 ) N ;
   - gpio1_0_in_h + NET gpio1_0_in_h
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 1639955 ) N ;
   - gpio1_0_enable_h + NET gpio1_0_enable_h
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 1642200 ) N ;
   - gpio1_0_in + NET gpio1_0_in
     + PORT
        + LAYER met3 ( -750 -165 ) ( 750 165 )        + PLACED ( 3169550 1643955 ) N ;
   - gpio0_6_analog_en + NET gpio0_6_analog_en
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 1014665 ) N ;
   - gpio0_6_analog_pol + NET gpio0_6_analog_pol
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 1028465 ) N ;
   - gpio0_6_inp_dis + NET gpio0_6_inp_dis
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 1031365 ) N ;
   - gpio0_6_enable_inp_h + NET gpio0_6_enable_inp_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 1037195 ) N ;
   - gpio0_6_enable_h + NET gpio0_6_enable_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 1039475 ) N ;
   - gpio0_6_hld_h_n + NET gpio0_6_hld_h_n
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 1041745 ) N ;
   - gpio0_6_analog_sel + NET gpio0_6_analog_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 1044835 ) N ;
   - gpio0_6_dm[2] + NET gpio0_6_dm[2]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 1047055 ) N ;
   - gpio0_6_dm[1] + NET gpio0_6_dm[1]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 1008685 ) N ;
   - gpio0_6_dm[0] + NET gpio0_6_dm[0]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 1025725 ) N ;
   - gpio0_6_hld_ovr + NET gpio0_6_hld_ovr
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 1049475 ) N ;
   - gpio0_6_out + NET gpio0_6_out
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 1053335 ) N ;
   - gpio0_6_enable_vswitch_h + NET gpio0_6_enable_vswitch_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 1059335 ) N ;
   - gpio0_6_enable_vdda_h + NET gpio0_6_enable_vdda_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 1062935 ) N ;
   - gpio0_6_vtrip_sel + NET gpio0_6_vtrip_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 1067245 ) N ;
   - gpio0_6_ib_mode_sel + NET gpio0_6_ib_mode_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 1068965 ) N ;
   - gpio0_6_oe_n + NET gpio0_6_oe_n
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 1071015 ) N ;
   - gpio0_6_in_h + NET gpio0_6_in_h
     + PORT
        + LAYER met3 ( -750 -310 ) ( 750 310 )        + PLACED ( 3169550 1073790 ) N ;
   - gpio0_6_zero + NET gpio0_6_zero
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 985315 ) N ;
   - gpio0_6_one + NET gpio0_6_one
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 983065 ) N ;
   - gpio0_7_tie_lo_esd + NET gpio0_7_tie_lo_esd
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 1096315 ) N ;
   - gpio0_7_in + NET gpio0_7_in
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 1099205 ) N ;
   - gpio0_7_tie_hi_esd + NET gpio0_7_tie_hi_esd
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 1097805 ) N ;
   - gpio0_7_enable_vddio + NET gpio0_7_enable_vddio
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 1100765 ) N ;
   - gpio0_7_slow + NET gpio0_7_slow
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 1102135 ) N ;
   - gpio0_7_pad_a_esd_0_h + NET gpio0_7_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -750 -320 ) ( 750 320 )        + PLACED ( 3169550 1103730 ) N ;
   - gpio0_7_pad_a_esd_1_h + NET gpio0_7_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -750 -325 ) ( 750 325 )        + PLACED ( 3169550 1110885 ) N ;
   - gpio0_7_pad_a_noesd_h + NET gpio0_7_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -750 -535 ) ( 750 535 )        + PLACED ( 3169550 1116145 ) N ;
   - gpio0_7_analog_en + NET gpio0_7_analog_en
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 1119665 ) N ;
   - gpio0_7_analog_pol + NET gpio0_7_analog_pol
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 1133465 ) N ;
   - gpio0_7_inp_dis + NET gpio0_7_inp_dis
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 1136365 ) N ;
   - gpio0_7_enable_inp_h + NET gpio0_7_enable_inp_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 1142195 ) N ;
   - gpio0_7_enable_h + NET gpio0_7_enable_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 1144475 ) N ;
   - gpio0_7_hld_h_n + NET gpio0_7_hld_h_n
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 1146745 ) N ;
   - gpio0_7_analog_sel + NET gpio0_7_analog_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 1149835 ) N ;
   - gpio0_7_dm[2] + NET gpio0_7_dm[2]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 1152055 ) N ;
   - gpio0_7_dm[1] + NET gpio0_7_dm[1]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 1113685 ) N ;
   - gpio0_7_dm[0] + NET gpio0_7_dm[0]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 1130725 ) N ;
   - gpio0_7_hld_ovr + NET gpio0_7_hld_ovr
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 1154475 ) N ;
   - gpio0_7_out + NET gpio0_7_out
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 1158335 ) N ;
   - gpio0_7_enable_vswitch_h + NET gpio0_7_enable_vswitch_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 1164335 ) N ;
   - gpio0_7_enable_vdda_h + NET gpio0_7_enable_vdda_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 1167935 ) N ;
   - gpio0_7_vtrip_sel + NET gpio0_7_vtrip_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 1172245 ) N ;
   - gpio0_7_ib_mode_sel + NET gpio0_7_ib_mode_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 1173965 ) N ;
   - gpio0_7_oe_n + NET gpio0_7_oe_n
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 1176015 ) N ;
   - gpio0_7_in_h + NET gpio0_7_in_h
     + PORT
        + LAYER met3 ( -750 -310 ) ( 750 310 )        + PLACED ( 3169550 1178790 ) N ;
   - gpio0_7_zero + NET gpio0_7_zero
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 1090315 ) N ;
   - gpio0_7_one + NET gpio0_7_one
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 1088065 ) N ;
   - gpio0_5_pad_a_esd_1_h + NET gpio0_5_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -750 -325 ) ( 750 325 )        + PLACED ( 3169550 900885 ) N ;
   - gpio0_5_pad_a_noesd_h + NET gpio0_5_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -750 -535 ) ( 750 535 )        + PLACED ( 3169550 906145 ) N ;
   - gpio0_5_analog_en + NET gpio0_5_analog_en
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 909665 ) N ;
   - gpio0_5_analog_pol + NET gpio0_5_analog_pol
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 923465 ) N ;
   - gpio0_5_inp_dis + NET gpio0_5_inp_dis
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 926365 ) N ;
   - gpio0_5_enable_inp_h + NET gpio0_5_enable_inp_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 932195 ) N ;
   - gpio0_5_enable_h + NET gpio0_5_enable_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 934475 ) N ;
   - gpio0_5_hld_h_n + NET gpio0_5_hld_h_n
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 936745 ) N ;
   - gpio0_5_analog_sel + NET gpio0_5_analog_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 939835 ) N ;
   - gpio0_5_dm[2] + NET gpio0_5_dm[2]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 942055 ) N ;
   - gpio0_5_dm[1] + NET gpio0_5_dm[1]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 903685 ) N ;
   - gpio0_5_dm[0] + NET gpio0_5_dm[0]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 920725 ) N ;
   - gpio0_5_hld_ovr + NET gpio0_5_hld_ovr
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 944475 ) N ;
   - gpio0_5_out + NET gpio0_5_out
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 948335 ) N ;
   - gpio0_5_enable_vswitch_h + NET gpio0_5_enable_vswitch_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 954335 ) N ;
   - gpio0_5_enable_vdda_h + NET gpio0_5_enable_vdda_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 957935 ) N ;
   - gpio0_5_vtrip_sel + NET gpio0_5_vtrip_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 962245 ) N ;
   - gpio0_5_ib_mode_sel + NET gpio0_5_ib_mode_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 963965 ) N ;
   - gpio0_5_oe_n + NET gpio0_5_oe_n
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 966015 ) N ;
   - gpio0_5_in_h + NET gpio0_5_in_h
     + PORT
        + LAYER met3 ( -750 -310 ) ( 750 310 )        + PLACED ( 3169550 968790 ) N ;
   - gpio0_6_tie_lo_esd + NET gpio0_6_tie_lo_esd
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 991315 ) N ;
   - gpio0_6_in + NET gpio0_6_in
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 994205 ) N ;
   - gpio0_6_tie_hi_esd + NET gpio0_6_tie_hi_esd
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 992805 ) N ;
   - gpio0_6_enable_vddio + NET gpio0_6_enable_vddio
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 995765 ) N ;
   - gpio0_6_slow + NET gpio0_6_slow
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 997135 ) N ;
   - gpio0_6_pad_a_esd_0_h + NET gpio0_6_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -750 -320 ) ( 750 320 )        + PLACED ( 3169550 998730 ) N ;
   - gpio0_6_pad_a_esd_1_h + NET gpio0_6_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -750 -325 ) ( 750 325 )        + PLACED ( 3169550 1005885 ) N ;
   - gpio0_6_pad_a_noesd_h + NET gpio0_6_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -750 -535 ) ( 750 535 )        + PLACED ( 3169550 1011145 ) N ;
   - gpio0_5_tie_lo_esd + NET gpio0_5_tie_lo_esd
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 886315 ) N ;
   - gpio0_5_in + NET gpio0_5_in
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 889205 ) N ;
   - gpio0_5_tie_hi_esd + NET gpio0_5_tie_hi_esd
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 887805 ) N ;
   - gpio0_5_enable_vddio + NET gpio0_5_enable_vddio
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 890765 ) N ;
   - gpio0_5_slow + NET gpio0_5_slow
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 892135 ) N ;
   - gpio0_5_pad_a_esd_0_h + NET gpio0_5_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -750 -320 ) ( 750 320 )        + PLACED ( 3169550 893730 ) N ;
   - gpio0_4_tie_lo_esd + NET gpio0_4_tie_lo_esd
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 781315 ) N ;
   - gpio0_4_in + NET gpio0_4_in
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 784205 ) N ;
   - gpio0_4_tie_hi_esd + NET gpio0_4_tie_hi_esd
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 782805 ) N ;
   - gpio0_4_enable_vddio + NET gpio0_4_enable_vddio
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 785765 ) N ;
   - gpio0_4_slow + NET gpio0_4_slow
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 787135 ) N ;
   - gpio0_4_pad_a_esd_0_h + NET gpio0_4_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -750 -320 ) ( 750 320 )        + PLACED ( 3169550 788730 ) N ;
   - gpio0_4_pad_a_esd_1_h + NET gpio0_4_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -750 -325 ) ( 750 325 )        + PLACED ( 3169550 795885 ) N ;
   - gpio0_4_pad_a_noesd_h + NET gpio0_4_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -750 -535 ) ( 750 535 )        + PLACED ( 3169550 801145 ) N ;
   - gpio0_4_analog_en + NET gpio0_4_analog_en
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 804665 ) N ;
   - gpio0_4_analog_pol + NET gpio0_4_analog_pol
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 818465 ) N ;
   - gpio0_4_inp_dis + NET gpio0_4_inp_dis
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 821365 ) N ;
   - gpio0_4_enable_inp_h + NET gpio0_4_enable_inp_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 827195 ) N ;
   - gpio0_4_enable_h + NET gpio0_4_enable_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 829475 ) N ;
   - gpio0_4_hld_h_n + NET gpio0_4_hld_h_n
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 831745 ) N ;
   - gpio0_4_analog_sel + NET gpio0_4_analog_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 834835 ) N ;
   - gpio0_4_dm[2] + NET gpio0_4_dm[2]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 837055 ) N ;
   - gpio0_4_dm[1] + NET gpio0_4_dm[1]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 798685 ) N ;
   - gpio0_4_dm[0] + NET gpio0_4_dm[0]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 815725 ) N ;
   - gpio0_4_hld_ovr + NET gpio0_4_hld_ovr
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 839475 ) N ;
   - gpio0_4_out + NET gpio0_4_out
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 843335 ) N ;
   - gpio0_5_zero + NET gpio0_5_zero
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 880315 ) N ;
   - gpio0_5_one + NET gpio0_5_one
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 878065 ) N ;
   - gpio0_4_enable_vswitch_h + NET gpio0_4_enable_vswitch_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 849335 ) N ;
   - gpio0_4_enable_vdda_h + NET gpio0_4_enable_vdda_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 852935 ) N ;
   - gpio0_4_vtrip_sel + NET gpio0_4_vtrip_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 857245 ) N ;
   - gpio0_4_ib_mode_sel + NET gpio0_4_ib_mode_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 858965 ) N ;
   - gpio0_4_oe_n + NET gpio0_4_oe_n
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 861015 ) N ;
   - gpio0_4_in_h + NET gpio0_4_in_h
     + PORT
        + LAYER met3 ( -750 -310 ) ( 750 310 )        + PLACED ( 3169550 863790 ) N ;
   - gpio0_4_zero + NET gpio0_4_zero
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 775315 ) N ;
   - gpio0_4_one + NET gpio0_4_one
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 773065 ) N ;
   - gpio0_2_slow + NET gpio0_2_slow
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 377135 ) N ;
   - gpio0_2_pad_a_esd_0_h + NET gpio0_2_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -750 -320 ) ( 750 320 )        + PLACED ( 3169550 378730 ) N ;
   - gpio0_2_pad_a_esd_1_h + NET gpio0_2_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -750 -325 ) ( 750 325 )        + PLACED ( 3169550 385885 ) N ;
   - gpio0_2_pad_a_noesd_h + NET gpio0_2_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -750 -535 ) ( 750 535 )        + PLACED ( 3169550 391145 ) N ;
   - gpio0_2_analog_en + NET gpio0_2_analog_en
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 394665 ) N ;
   - gpio0_2_analog_pol + NET gpio0_2_analog_pol
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 408465 ) N ;
   - gpio0_2_inp_dis + NET gpio0_2_inp_dis
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 411365 ) N ;
   - gpio0_2_enable_inp_h + NET gpio0_2_enable_inp_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 417195 ) N ;
   - gpio0_2_enable_h + NET gpio0_2_enable_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 419475 ) N ;
   - gpio0_2_hld_h_n + NET gpio0_2_hld_h_n
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 421745 ) N ;
   - gpio0_2_analog_sel + NET gpio0_2_analog_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 424835 ) N ;
   - gpio0_2_dm[2] + NET gpio0_2_dm[2]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 427055 ) N ;
   - gpio0_2_dm[1] + NET gpio0_2_dm[1]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 388685 ) N ;
   - gpio0_2_dm[0] + NET gpio0_2_dm[0]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 405725 ) N ;
   - gpio0_2_hld_ovr + NET gpio0_2_hld_ovr
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 429475 ) N ;
   - gpio0_2_out + NET gpio0_2_out
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 433335 ) N ;
   - gpio0_2_enable_vswitch_h + NET gpio0_2_enable_vswitch_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 439335 ) N ;
   - gpio0_2_enable_vdda_h + NET gpio0_2_enable_vdda_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 442935 ) N ;
   - gpio0_2_vtrip_sel + NET gpio0_2_vtrip_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 447245 ) N ;
   - gpio0_2_ib_mode_sel + NET gpio0_2_ib_mode_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 448965 ) N ;
   - gpio0_2_oe_n + NET gpio0_2_oe_n
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 451015 ) N ;
   - gpio0_2_in_h + NET gpio0_2_in_h
     + PORT
        + LAYER met3 ( -750 -310 ) ( 750 310 )        + PLACED ( 3169550 453790 ) N ;
   - gpio0_2_zero + NET gpio0_2_zero
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 365315 ) N ;
   - gpio0_2_one + NET gpio0_2_one
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 363065 ) N ;
   - gpio0_3_tie_lo_esd + NET gpio0_3_tie_lo_esd
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 476315 ) N ;
   - gpio0_3_in + NET gpio0_3_in
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 479205 ) N ;
   - gpio0_3_tie_hi_esd + NET gpio0_3_tie_hi_esd
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 477805 ) N ;
   - gpio0_3_enable_vddio + NET gpio0_3_enable_vddio
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 480765 ) N ;
   - gpio0_3_slow + NET gpio0_3_slow
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 482135 ) N ;
   - gpio0_3_pad_a_esd_0_h + NET gpio0_3_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -750 -320 ) ( 750 320 )        + PLACED ( 3169550 483730 ) N ;
   - gpio0_3_pad_a_esd_1_h + NET gpio0_3_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -750 -325 ) ( 750 325 )        + PLACED ( 3169550 490885 ) N ;
   - gpio0_3_pad_a_noesd_h + NET gpio0_3_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -750 -535 ) ( 750 535 )        + PLACED ( 3169550 496145 ) N ;
   - gpio0_3_analog_en + NET gpio0_3_analog_en
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 499665 ) N ;
   - gpio0_3_analog_pol + NET gpio0_3_analog_pol
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 513465 ) N ;
   - gpio0_3_inp_dis + NET gpio0_3_inp_dis
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 516365 ) N ;
   - gpio0_3_enable_inp_h + NET gpio0_3_enable_inp_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 522195 ) N ;
   - gpio0_3_enable_h + NET gpio0_3_enable_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 524475 ) N ;
   - gpio0_3_hld_h_n + NET gpio0_3_hld_h_n
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 526745 ) N ;
   - gpio0_3_analog_sel + NET gpio0_3_analog_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 529835 ) N ;
   - gpio0_3_dm[2] + NET gpio0_3_dm[2]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 532055 ) N ;
   - gpio0_3_dm[1] + NET gpio0_3_dm[1]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 493685 ) N ;
   - gpio0_3_dm[0] + NET gpio0_3_dm[0]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 510725 ) N ;
   - gpio0_3_hld_ovr + NET gpio0_3_hld_ovr
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 534475 ) N ;
   - gpio0_3_out + NET gpio0_3_out
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 538335 ) N ;
   - gpio0_3_enable_vswitch_h + NET gpio0_3_enable_vswitch_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 544335 ) N ;
   - gpio0_3_enable_vdda_h + NET gpio0_3_enable_vdda_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 547935 ) N ;
   - gpio0_3_vtrip_sel + NET gpio0_3_vtrip_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 552245 ) N ;
   - gpio0_3_ib_mode_sel + NET gpio0_3_ib_mode_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 553965 ) N ;
   - gpio0_3_oe_n + NET gpio0_3_oe_n
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 556015 ) N ;
   - gpio0_3_in_h + NET gpio0_3_in_h
     + PORT
        + LAYER met3 ( -750 -310 ) ( 750 310 )        + PLACED ( 3169550 558790 ) N ;
   - gpio0_3_zero + NET gpio0_3_zero
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 470315 ) N ;
   - gpio0_3_one + NET gpio0_3_one
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 468065 ) N ;
   - gpio0_1_analog_pol + NET gpio0_1_analog_pol
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 303465 ) N ;
   - gpio0_1_inp_dis + NET gpio0_1_inp_dis
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 306365 ) N ;
   - gpio0_1_enable_inp_h + NET gpio0_1_enable_inp_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 312195 ) N ;
   - gpio0_1_enable_h + NET gpio0_1_enable_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 314475 ) N ;
   - gpio0_1_hld_h_n + NET gpio0_1_hld_h_n
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 316745 ) N ;
   - gpio0_1_analog_sel + NET gpio0_1_analog_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 319835 ) N ;
   - gpio0_1_dm[2] + NET gpio0_1_dm[2]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 322055 ) N ;
   - gpio0_1_dm[0] + NET gpio0_1_dm[0]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 300725 ) N ;
   - gpio0_1_hld_ovr + NET gpio0_1_hld_ovr
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 324475 ) N ;
   - gpio0_1_out + NET gpio0_1_out
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 328335 ) N ;
   - gpio0_1_enable_vswitch_h + NET gpio0_1_enable_vswitch_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 334335 ) N ;
   - gpio0_1_enable_vdda_h + NET gpio0_1_enable_vdda_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 337935 ) N ;
   - gpio0_1_vtrip_sel + NET gpio0_1_vtrip_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 342245 ) N ;
   - gpio0_1_ib_mode_sel + NET gpio0_1_ib_mode_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 343965 ) N ;
   - gpio0_1_oe_n + NET gpio0_1_oe_n
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 346015 ) N ;
   - gpio0_1_in_h + NET gpio0_1_in_h
     + PORT
        + LAYER met3 ( -750 -310 ) ( 750 310 )        + PLACED ( 3169550 348790 ) N ;
   - gpio0_2_tie_lo_esd + NET gpio0_2_tie_lo_esd
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 371315 ) N ;
   - gpio0_2_in + NET gpio0_2_in
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 374205 ) N ;
   - gpio0_2_tie_hi_esd + NET gpio0_2_tie_hi_esd
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 372805 ) N ;
   - gpio0_2_enable_vddio + NET gpio0_2_enable_vddio
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 375765 ) N ;
   - gpio0_0_enable_vswitch_h + NET gpio0_0_enable_vswitch_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 229335 ) N ;
   - gpio0_0_enable_vdda_h + NET gpio0_0_enable_vdda_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 232935 ) N ;
   - gpio0_0_vtrip_sel + NET gpio0_0_vtrip_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 237245 ) N ;
   - gpio0_0_ib_mode_sel + NET gpio0_0_ib_mode_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 238965 ) N ;
   - gpio0_0_oe_n + NET gpio0_0_oe_n
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 241015 ) N ;
   - gpio0_0_in_h + NET gpio0_0_in_h
     + PORT
        + LAYER met3 ( -750 -310 ) ( 750 310 )        + PLACED ( 3169550 243790 ) N ;
   - gpio0_0_zero + NET gpio0_0_zero
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 155315 ) N ;
   - gpio0_0_one + NET gpio0_0_one
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 153065 ) N ;
   - gpio0_1_tie_lo_esd + NET gpio0_1_tie_lo_esd
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 266315 ) N ;
   - gpio0_1_in + NET gpio0_1_in
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 269205 ) N ;
   - gpio0_1_tie_hi_esd + NET gpio0_1_tie_hi_esd
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 267805 ) N ;
   - gpio0_1_enable_vddio + NET gpio0_1_enable_vddio
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 270765 ) N ;
   - gpio0_1_slow + NET gpio0_1_slow
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 272135 ) N ;
   - gpio0_1_pad_a_esd_0_h + NET gpio0_1_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -750 -320 ) ( 750 320 )        + PLACED ( 3169550 273730 ) N ;
   - gpio0_1_pad_a_esd_1_h + NET gpio0_1_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -750 -325 ) ( 750 325 )        + PLACED ( 3169550 280885 ) N ;
   - gpio0_1_pad_a_noesd_h + NET gpio0_1_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -750 -535 ) ( 750 535 )        + PLACED ( 3169550 286145 ) N ;
   - gpio0_1_analog_en + NET gpio0_1_analog_en
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 289665 ) N ;
   - gpio0_0_tie_hi_esd + NET gpio0_0_tie_hi_esd
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 162805 ) N ;
   - gpio0_0_enable_vddio + NET gpio0_0_enable_vddio
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 165765 ) N ;
   - gpio0_0_slow + NET gpio0_0_slow
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 167135 ) N ;
   - gpio0_0_pad_a_esd_0_h + NET gpio0_0_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -750 -320 ) ( 750 320 )        + PLACED ( 3169550 168730 ) N ;
   - muxsplit_se_switch_aa_sl + NET muxsplit_se_switch_aa_sl
     + PORT
        + LAYER met3 ( -750 -150 ) ( 750 150 )        + PLACED ( 3169550 26090 ) N ;
   - muxsplit_se_switch_bb_s0 + NET muxsplit_se_switch_bb_s0
     + PORT
        + LAYER met3 ( -750 -150 ) ( 750 150 )        + PLACED ( 3169550 28610 ) N ;
   - muxsplit_se_switch_bb_sl + NET muxsplit_se_switch_bb_sl
     + PORT
        + LAYER met3 ( -750 -150 ) ( 750 150 )        + PLACED ( 3169550 29870 ) N ;
   - muxsplit_se_switch_aa_s0 + NET muxsplit_se_switch_aa_s0
     + PORT
        + LAYER met3 ( -750 -150 ) ( 750 150 )        + PLACED ( 3169550 27350 ) N ;
   - gpio0_0_pad_a_esd_1_h + NET gpio0_0_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -750 -325 ) ( 750 325 )        + PLACED ( 3169550 175885 ) N ;
   - gpio0_1_dm[1] + NET gpio0_1_dm[1]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 283685 ) N ;
   - gpio0_0_pad_a_noesd_h + NET gpio0_0_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -750 -535 ) ( 750 535 )        + PLACED ( 3169550 181145 ) N ;
   - gpio0_0_analog_en + NET gpio0_0_analog_en
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 184665 ) N ;
   - gpio0_0_analog_pol + NET gpio0_0_analog_pol
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 198465 ) N ;
   - gpio0_0_inp_dis + NET gpio0_0_inp_dis
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 201365 ) N ;
   - gpio0_0_enable_inp_h + NET gpio0_0_enable_inp_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 207195 ) N ;
   - gpio0_0_enable_h + NET gpio0_0_enable_h
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 209475 ) N ;
   - gpio0_0_hld_h_n + NET gpio0_0_hld_h_n
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 211745 ) N ;
   - gpio0_0_analog_sel + NET gpio0_0_analog_sel
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 214835 ) N ;
   - gpio0_0_dm[2] + NET gpio0_0_dm[2]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 217055 ) N ;
   - gpio0_1_zero + NET gpio0_1_zero
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 260315 ) N ;
   - gpio0_1_one + NET gpio0_1_one
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 258065 ) N ;
   - gpio0_0_tie_lo_esd + NET gpio0_0_tie_lo_esd
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 161315 ) N ;
   - gpio0_0_in + NET gpio0_0_in
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 164205 ) N ;
   - muxsplit_se_switch_bb_sr + NET muxsplit_se_switch_bb_sr
     + PORT
        + LAYER met3 ( -750 -150 ) ( 750 150 )        + PLACED ( 3169550 31130 ) N ;
   - muxsplit_se_switch_aa_sr + NET muxsplit_se_switch_aa_sr
     + PORT
        + LAYER met3 ( -750 -150 ) ( 750 150 )        + PLACED ( 3169550 32810 ) N ;
   - muxsplit_se_hld_vdda_h_n + NET muxsplit_se_hld_vdda_h_n
     + PORT
        + LAYER met3 ( -750 -150 ) ( 750 150 )        + PLACED ( 3169550 3580 ) N ;
   - muxsplit_se_enable_vdda_h + NET muxsplit_se_enable_vdda_h
     + PORT
        + LAYER met3 ( -750 -150 ) ( 750 150 )        + PLACED ( 3169550 7980 ) N ;
   - gpio0_0_dm[1] + NET gpio0_0_dm[1]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 178685 ) N ;
   - gpio0_0_dm[0] + NET gpio0_0_dm[0]
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 195725 ) N ;
   - gpio0_0_hld_ovr + NET gpio0_0_hld_ovr
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 219475 ) N ;
   - gpio0_0_out + NET gpio0_0_out
     + PORT
        + LAYER met3 ( -750 -175 ) ( 750 175 )        + PLACED ( 3169550 223335 ) N ;
END PINS

END DESIGN

