<html><body><samp><pre>
<!@TC:1724414387>
#Build: Synplify Pro (R) V-2023.09M, Build 146R, Jan  4 2024
#install: C:\Microchip\Libero_SoC_v2024.1\SynplifyPro
#OS: Windows 10 or later
#Hostname: DESKTOP-9J7KET5

# Fri Aug 23 17:29:47 2024

#Implementation: synthesis


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M
Install: C:\Microchip\Libero_SoC_v2024.1\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-9J7KET5

Implementation : synthesis
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp202309synp1, Build 146R, Built Jan  4 2024 08:15:03, @</a>

@N: : <!@TM:1724414390> | Running in 64-bit mode 
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M
Install: C:\Microchip\Libero_SoC_v2024.1\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-9J7KET5

Implementation : synthesis
<a name=compilerReport2></a>Synopsys Verilog Compiler, Version comp202309synp1, Build 146R, Built Jan  4 2024 08:15:03, @</a>

@N: : <!@TM:1724414390> | Running in 64-bit mode 
@N:<a href="@N:CG1349:@XP_HELP">CG1349</a> : <!@TM:1724414390> | Running Verilog Compiler in System Verilog mode 

@I::"C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\generic\smartfusion2.v" (library work)
@I::"C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\libero_tests\UART_INT\component\work\UART_INT1_sb\CCC_0\UART_INT1_sb_CCC_0_FCCC.v" (library work)
@I::"D:\libero_tests\UART_INT\component\Actel\SgCore\OSC\2.0.101\osc_comps.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="D:\libero_tests\UART_INT\component\Actel\SgCore\OSC\2.0.101\osc_comps.v:4:13:4:26:@W:CG100:@XP_MSG">osc_comps.v(4)</a><!@TM:1724414390> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="D:\libero_tests\UART_INT\component\Actel\SgCore\OSC\2.0.101\osc_comps.v:14:13:14:26:@W:CG100:@XP_MSG">osc_comps.v(14)</a><!@TM:1724414390> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="D:\libero_tests\UART_INT\component\Actel\SgCore\OSC\2.0.101\osc_comps.v:27:13:27:26:@W:CG100:@XP_MSG">osc_comps.v(27)</a><!@TM:1724414390> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="D:\libero_tests\UART_INT\component\Actel\SgCore\OSC\2.0.101\osc_comps.v:43:13:43:26:@W:CG100:@XP_MSG">osc_comps.v(43)</a><!@TM:1724414390> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="D:\libero_tests\UART_INT\component\Actel\SgCore\OSC\2.0.101\osc_comps.v:55:13:55:26:@W:CG100:@XP_MSG">osc_comps.v(55)</a><!@TM:1724414390> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="D:\libero_tests\UART_INT\component\Actel\SgCore\OSC\2.0.101\osc_comps.v:67:13:67:26:@W:CG100:@XP_MSG">osc_comps.v(67)</a><!@TM:1724414390> | User defined pragma syn_black_box detected</font>

@I::"D:\libero_tests\UART_INT\component\work\UART_INT1_sb\FABOSC_0\UART_INT1_sb_FABOSC_0_OSC.v" (library work)
@I::"D:\libero_tests\UART_INT\component\work\UART_INT1_sb_MSS\UART_INT1_sb_MSS_syn.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="D:\libero_tests\UART_INT\component\work\UART_INT1_sb_MSS\UART_INT1_sb_MSS_syn.v:436:13:436:26:@W:CG100:@XP_MSG">UART_INT1_sb_MSS_syn.v(436)</a><!@TM:1724414390> | User defined pragma syn_black_box detected</font>

@I::"D:\libero_tests\UART_INT\component\work\UART_INT1_sb_MSS\UART_INT1_sb_MSS.v" (library work)
@I::"D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vlog\core\coregpio.v" (library work)
@I::"D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v" (library work)
@I::"D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v" (library work)
@I::"D:\libero_tests\UART_INT\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\Clock_gen.v" (library work)
@I::"D:\libero_tests\UART_INT\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\fifo_256x8_smartfusion2.v" (library work)
@I::"D:\libero_tests\UART_INT\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\Rx_async.v" (library work)
@I::"D:\libero_tests\UART_INT\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\Tx_async.v" (library work)
@I::"D:\libero_tests\UART_INT\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\CoreUART.v" (library work)
@I::"D:\libero_tests\UART_INT\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\CoreUARTapb.v" (library work)
@I::"D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v" (library COREAPB3_LIB)
@I::"D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v" (library COREAPB3_LIB)
@I::"D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v" (library COREAPB3_LIB)
@I::"D:\libero_tests\UART_INT\component\work\UART_INT1_sb\UART_INT1_sb.v" (library work)
@I::"D:\libero_tests\UART_INT\component\work\UART_INT1\UART_INT1.v" (library work)
Verilog syntax check successful!
File D:\libero_tests\UART_INT\component\work\UART_INT1\UART_INT1.v changed - recompiling
Selecting top level module UART_INT1
@N:<a href="@N:CG775:@XP_HELP">CG775</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:31:7:31:15:@N:CG775:@XP_MSG">coreapb3.v(31)</a><!@TM:1724414390> | Component CoreAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAPB3_LIB
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\generic\smartfusion2.v:376:7:376:10:@N:CG364:@XP_MSG">smartfusion2.v(376)</a><!@TM:1724414390> | Synthesizing module VCC in library work.
Running optimization stage 1 on VCC .......
Finished optimization stage 1 on VCC (CPU Time 0h:00m:00s, Memory Used current: 93MB peak: 93MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\generic\smartfusion2.v:372:7:372:10:@N:CG364:@XP_MSG">smartfusion2.v(372)</a><!@TM:1724414390> | Synthesizing module GND in library work.
Running optimization stage 1 on GND .......
Finished optimization stage 1 on GND (CPU Time 0h:00m:00s, Memory Used current: 93MB peak: 93MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\generic\smartfusion2.v:362:7:362:13:@N:CG364:@XP_MSG">smartfusion2.v(362)</a><!@TM:1724414390> | Synthesizing module CLKINT in library work.
Running optimization stage 1 on CLKINT .......
Finished optimization stage 1 on CLKINT (CPU Time 0h:00m:00s, Memory Used current: 93MB peak: 93MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\generic\smartfusion2.v:729:7:729:10:@N:CG364:@XP_MSG">smartfusion2.v(729)</a><!@TM:1724414390> | Synthesizing module CCC in library work.
Running optimization stage 1 on CCC .......
Finished optimization stage 1 on CCC (CPU Time 0h:00m:00s, Memory Used current: 93MB peak: 93MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\libero_tests\UART_INT\component\work\UART_INT1_sb\CCC_0\UART_INT1_sb_CCC_0_FCCC.v:5:7:5:30:@N:CG364:@XP_MSG">UART_INT1_sb_CCC_0_FCCC.v(5)</a><!@TM:1724414390> | Synthesizing module UART_INT1_sb_CCC_0_FCCC in library work.
Running optimization stage 1 on UART_INT1_sb_CCC_0_FCCC .......
Finished optimization stage 1 on UART_INT1_sb_CCC_0_FCCC (CPU Time 0h:00m:00s, Memory Used current: 93MB peak: 93MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v:30:7:30:24:@N:CG364:@XP_MSG">coreapb3_muxptob3.v(30)</a><!@TM:1724414390> | Synthesizing module COREAPB3_MUXPTOB3 in library COREAPB3_LIB.
Running optimization stage 1 on COREAPB3_MUXPTOB3 .......
Finished optimization stage 1 on COREAPB3_MUXPTOB3 (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 96MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:31:7:31:15:@N:CG364:@XP_MSG">coreapb3.v(31)</a><!@TM:1724414390> | Synthesizing module CoreAPB3 in library COREAPB3_LIB.

	APB_DWIDTH=6'b100000
	IADDR_OPTION=32'b00000000000000000000000000000000
	APBSLOT0ENABLE=1'b1
	APBSLOT1ENABLE=1'b1
	APBSLOT2ENABLE=1'b0
	APBSLOT3ENABLE=1'b0
	APBSLOT4ENABLE=1'b0
	APBSLOT5ENABLE=1'b0
	APBSLOT6ENABLE=1'b0
	APBSLOT7ENABLE=1'b0
	APBSLOT8ENABLE=1'b0
	APBSLOT9ENABLE=1'b0
	APBSLOT10ENABLE=1'b0
	APBSLOT11ENABLE=1'b0
	APBSLOT12ENABLE=1'b0
	APBSLOT13ENABLE=1'b0
	APBSLOT14ENABLE=1'b0
	APBSLOT15ENABLE=1'b0
	SC_0=1'b0
	SC_1=1'b0
	SC_2=1'b0
	SC_3=1'b0
	SC_4=1'b0
	SC_5=1'b0
	SC_6=1'b0
	SC_7=1'b0
	SC_8=1'b0
	SC_9=1'b0
	SC_10=1'b0
	SC_11=1'b0
	SC_12=1'b0
	SC_13=1'b0
	SC_14=1'b0
	SC_15=1'b0
	MADDR_BITS=6'b010000
	UPR_NIBBLE_POSN=4'b0011
	FAMILY=32'b00000000000000000000000000010011
	SYNC_RESET=32'b00000000000000000000000000000000
	IADDR_NOTINUSE=32'b00000000000000000000000000000000
	IADDR_EXTERNAL=32'b00000000000000000000000000000001
	IADDR_SLOT0=32'b00000000000000000000000000000010
	IADDR_SLOT1=32'b00000000000000000000000000000011
	IADDR_SLOT2=32'b00000000000000000000000000000100
	IADDR_SLOT3=32'b00000000000000000000000000000101
	IADDR_SLOT4=32'b00000000000000000000000000000110
	IADDR_SLOT5=32'b00000000000000000000000000000111
	IADDR_SLOT6=32'b00000000000000000000000000001000
	IADDR_SLOT7=32'b00000000000000000000000000001001
	IADDR_SLOT8=32'b00000000000000000000000000001010
	IADDR_SLOT9=32'b00000000000000000000000000001011
	IADDR_SLOT10=32'b00000000000000000000000000001100
	IADDR_SLOT11=32'b00000000000000000000000000001101
	IADDR_SLOT12=32'b00000000000000000000000000001110
	IADDR_SLOT13=32'b00000000000000000000000000001111
	IADDR_SLOT14=32'b00000000000000000000000000010000
	IADDR_SLOT15=32'b00000000000000000000000000010001
	SL0=16'b0000000000000001
	SL1=16'b0000000000000010
	SL2=16'b0000000000000000
	SL3=16'b0000000000000000
	SL4=16'b0000000000000000
	SL5=16'b0000000000000000
	SL6=16'b0000000000000000
	SL7=16'b0000000000000000
	SL8=16'b0000000000000000
	SL9=16'b0000000000000000
	SL10=16'b0000000000000000
	SL11=16'b0000000000000000
	SL12=16'b0000000000000000
	SL13=16'b0000000000000000
	SL14=16'b0000000000000000
	SL15=16'b0000000000000000
	SC=16'b0000000000000000
	SC_qual=16'b0000000000000000
   Generated name = CoreAPB3_Z1
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:244:12:244:21:@W:CG360:@XP_MSG">coreapb3.v(244)</a><!@TM:1724414390> | Removing wire IA_PRDATA, as there is no assignment to it.</font>
Running optimization stage 1 on CoreAPB3_Z1 .......
Finished optimization stage 1 on CoreAPB3_Z1 (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 96MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vlog\core\coregpio.v:23:7:23:15:@N:CG364:@XP_MSG">coregpio.v(23)</a><!@TM:1724414390> | Synthesizing module CoreGPIO in library work.

	FAMILY=32'b00000000000000000000000000001011
	IO_NUM=32'b00000000000000000000000000000001
	APB_WIDTH=32'b00000000000000000000000000001000
	OE_TYPE=1'b0
	INT_BUS=1'b0
	FIXED_CONFIG_0=1'b1
	FIXED_CONFIG_1=1'b0
	FIXED_CONFIG_2=1'b0
	FIXED_CONFIG_3=1'b0
	FIXED_CONFIG_4=1'b0
	FIXED_CONFIG_5=1'b0
	FIXED_CONFIG_6=1'b0
	FIXED_CONFIG_7=1'b0
	FIXED_CONFIG_8=1'b0
	FIXED_CONFIG_9=1'b0
	FIXED_CONFIG_10=1'b0
	FIXED_CONFIG_11=1'b0
	FIXED_CONFIG_12=1'b0
	FIXED_CONFIG_13=1'b0
	FIXED_CONFIG_14=1'b0
	FIXED_CONFIG_15=1'b0
	FIXED_CONFIG_16=1'b0
	FIXED_CONFIG_17=1'b0
	FIXED_CONFIG_18=1'b0
	FIXED_CONFIG_19=1'b0
	FIXED_CONFIG_20=1'b0
	FIXED_CONFIG_21=1'b0
	FIXED_CONFIG_22=1'b0
	FIXED_CONFIG_23=1'b0
	FIXED_CONFIG_24=1'b0
	FIXED_CONFIG_25=1'b0
	FIXED_CONFIG_26=1'b0
	FIXED_CONFIG_27=1'b0
	FIXED_CONFIG_28=1'b0
	FIXED_CONFIG_29=1'b0
	FIXED_CONFIG_30=1'b0
	FIXED_CONFIG_31=1'b0
	IO_TYPE_0=2'b01
	IO_TYPE_1=2'b00
	IO_TYPE_2=2'b00
	IO_TYPE_3=2'b00
	IO_TYPE_4=2'b00
	IO_TYPE_5=2'b00
	IO_TYPE_6=2'b00
	IO_TYPE_7=2'b00
	IO_TYPE_8=2'b00
	IO_TYPE_9=2'b00
	IO_TYPE_10=2'b00
	IO_TYPE_11=2'b00
	IO_TYPE_12=2'b00
	IO_TYPE_13=2'b00
	IO_TYPE_14=2'b00
	IO_TYPE_15=2'b00
	IO_TYPE_16=2'b00
	IO_TYPE_17=2'b00
	IO_TYPE_18=2'b00
	IO_TYPE_19=2'b00
	IO_TYPE_20=2'b00
	IO_TYPE_21=2'b00
	IO_TYPE_22=2'b00
	IO_TYPE_23=2'b00
	IO_TYPE_24=2'b00
	IO_TYPE_25=2'b00
	IO_TYPE_26=2'b00
	IO_TYPE_27=2'b00
	IO_TYPE_28=2'b00
	IO_TYPE_29=2'b00
	IO_TYPE_30=2'b00
	IO_TYPE_31=2'b00
	IO_INT_TYPE_0=3'b111
	IO_INT_TYPE_1=3'b111
	IO_INT_TYPE_2=3'b111
	IO_INT_TYPE_3=3'b111
	IO_INT_TYPE_4=3'b111
	IO_INT_TYPE_5=3'b111
	IO_INT_TYPE_6=3'b111
	IO_INT_TYPE_7=3'b111
	IO_INT_TYPE_8=3'b111
	IO_INT_TYPE_9=3'b111
	IO_INT_TYPE_10=3'b111
	IO_INT_TYPE_11=3'b111
	IO_INT_TYPE_12=3'b111
	IO_INT_TYPE_13=3'b111
	IO_INT_TYPE_14=3'b111
	IO_INT_TYPE_15=3'b111
	IO_INT_TYPE_16=3'b111
	IO_INT_TYPE_17=3'b111
	IO_INT_TYPE_18=3'b111
	IO_INT_TYPE_19=3'b111
	IO_INT_TYPE_20=3'b111
	IO_INT_TYPE_21=3'b111
	IO_INT_TYPE_22=3'b111
	IO_INT_TYPE_23=3'b111
	IO_INT_TYPE_24=3'b111
	IO_INT_TYPE_25=3'b111
	IO_INT_TYPE_26=3'b111
	IO_INT_TYPE_27=3'b111
	IO_INT_TYPE_28=3'b111
	IO_INT_TYPE_29=3'b111
	IO_INT_TYPE_30=3'b111
	IO_INT_TYPE_31=3'b111
	IO_VAL_0=1'b0
	IO_VAL_1=1'b0
	IO_VAL_2=1'b0
	IO_VAL_3=1'b0
	IO_VAL_4=1'b0
	IO_VAL_5=1'b0
	IO_VAL_6=1'b0
	IO_VAL_7=1'b0
	IO_VAL_8=1'b0
	IO_VAL_9=1'b0
	IO_VAL_10=1'b0
	IO_VAL_11=1'b0
	IO_VAL_12=1'b0
	IO_VAL_13=1'b0
	IO_VAL_14=1'b0
	IO_VAL_15=1'b0
	IO_VAL_16=1'b0
	IO_VAL_17=1'b0
	IO_VAL_18=1'b0
	IO_VAL_19=1'b0
	IO_VAL_20=1'b0
	IO_VAL_21=1'b0
	IO_VAL_22=1'b0
	IO_VAL_23=1'b0
	IO_VAL_24=1'b0
	IO_VAL_25=1'b0
	IO_VAL_26=1'b0
	IO_VAL_27=1'b0
	IO_VAL_28=1'b0
	IO_VAL_29=1'b0
	IO_VAL_30=1'b0
	IO_VAL_31=1'b0
	FIXED_CONFIG=32'b10000000000000000000000000000000
	IO_INT_TYPE=96'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
	IO_TYPE=64'b0100000000000000000000000000000000000000000000000000000000000000
	IO_VAL=32'b00000000000000000000000000000000
   Generated name = CoreGPIO_Z2
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vlog\core\coregpio.v:731:16:731:29:@N:CG179:@XP_MSG">coregpio.v(731)</a><!@TM:1724414390> | Removing redundant assignment.
Running optimization stage 1 on CoreGPIO_Z2 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vlog\core\coregpio.v:672:0:672:6:@W:CL169:@XP_MSG">coregpio.v(672)</a><!@TM:1724414390> | Pruning unused register xhdl1.GEN_BITS[0].APB_8.edge_both[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vlog\core\coregpio.v:646:0:646:6:@W:CL169:@XP_MSG">coregpio.v(646)</a><!@TM:1724414390> | Pruning unused register xhdl1.GEN_BITS[0].APB_8.edge_neg[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vlog\core\coregpio.v:620:0:620:6:@W:CL169:@XP_MSG">coregpio.v(620)</a><!@TM:1724414390> | Pruning unused register xhdl1.GEN_BITS[0].APB_8.edge_pos[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vlog\core\coregpio.v:310:12:310:18:@W:CL169:@XP_MSG">coregpio.v(310)</a><!@TM:1724414390> | Pruning unused register xhdl1.GEN_BITS[0].gpin3[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vlog\core\coregpio.v:297:12:297:18:@W:CL169:@XP_MSG">coregpio.v(297)</a><!@TM:1724414390> | Pruning unused register xhdl1.GEN_BITS[0].gpin1[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vlog\core\coregpio.v:297:12:297:18:@W:CL169:@XP_MSG">coregpio.v(297)</a><!@TM:1724414390> | Pruning unused register xhdl1.GEN_BITS[0].gpin2[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vlog\core\coregpio.v:698:0:698:6:@W:CL190:@XP_MSG">coregpio.v(698)</a><!@TM:1724414390> | Optimizing register bit xhdl1.GEN_BITS[0].APB_8.INTR_reg[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vlog\core\coregpio.v:698:0:698:6:@W:CL169:@XP_MSG">coregpio.v(698)</a><!@TM:1724414390> | Pruning unused register xhdl1.GEN_BITS[0].APB_8.INTR_reg[0]. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on CoreGPIO_Z2 (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 97MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:23:7:23:17:@N:CG364:@XP_MSG">coreresetp.v(23)</a><!@TM:1724414390> | Synthesizing module CoreResetP in library work.

	FAMILY=32'b00000000000000000000000000010011
	EXT_RESET_CFG=32'b00000000000000000000000000000000
	DEVICE_VOLTAGE=32'b00000000000000000000000000000010
	MDDR_IN_USE=32'b00000000000000000000000000000000
	FDDR_IN_USE=32'b00000000000000000000000000000000
	SDIF0_IN_USE=32'b00000000000000000000000000000000
	SDIF1_IN_USE=32'b00000000000000000000000000000000
	SDIF2_IN_USE=32'b00000000000000000000000000000000
	SDIF3_IN_USE=32'b00000000000000000000000000000000
	SDIF0_PCIE=32'b00000000000000000000000000000000
	SDIF1_PCIE=32'b00000000000000000000000000000000
	SDIF2_PCIE=32'b00000000000000000000000000000000
	SDIF3_PCIE=32'b00000000000000000000000000000000
	SDIF0_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF1_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF2_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF3_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF0_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF1_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF2_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF3_PCIE_L2P2=32'b00000000000000000000000000000001
	ENABLE_SOFT_RESETS=32'b00000000000000000000000000000000
	DEVICE_090=32'b00000000000000000000000000000000
	DDR_WAIT=32'b00000000000000000000000011001000
	RCOSC_MEGAHERTZ=32'b00000000000000000000000000110010
	SDIF_INTERVAL=32'b00000000000000000001100101100100
	DDR_INTERVAL=32'b00000000000000000010011100010000
	COUNT_WIDTH_SDIF=32'b00000000000000000000000000001101
	COUNT_WIDTH_DDR=32'b00000000000000000000000000001110
	S0=32'b00000000000000000000000000000000
	S1=32'b00000000000000000000000000000001
	S2=32'b00000000000000000000000000000010
	S3=32'b00000000000000000000000000000011
	S4=32'b00000000000000000000000000000100
	S5=32'b00000000000000000000000000000101
	S6=32'b00000000000000000000000000000110
   Generated name = CoreResetP_Z3
Running optimization stage 1 on CoreResetP_Z3 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1613:4:1613:10:@W:CL169:@XP_MSG">coreresetp.v(1613)</a><!@TM:1724414390> | Pruning unused register count_ddr[13:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1581:4:1581:10:@W:CL169:@XP_MSG">coreresetp.v(1581)</a><!@TM:1724414390> | Pruning unused register count_sdif3[12:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1549:4:1549:10:@W:CL169:@XP_MSG">coreresetp.v(1549)</a><!@TM:1724414390> | Pruning unused register count_sdif2[12:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1517:4:1517:10:@W:CL169:@XP_MSG">coreresetp.v(1517)</a><!@TM:1724414390> | Pruning unused register count_sdif1[12:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1485:4:1485:10:@W:CL169:@XP_MSG">coreresetp.v(1485)</a><!@TM:1724414390> | Pruning unused register count_sdif0[12:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1724414390> | Pruning unused register count_sdif0_enable_q1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1724414390> | Pruning unused register count_sdif1_enable_q1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1724414390> | Pruning unused register count_sdif2_enable_q1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1724414390> | Pruning unused register count_sdif3_enable_q1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1724414390> | Pruning unused register count_sdif0_enable_rcosc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1724414390> | Pruning unused register count_sdif1_enable_rcosc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1724414390> | Pruning unused register count_sdif2_enable_rcosc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1724414390> | Pruning unused register count_sdif3_enable_rcosc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1724414390> | Pruning unused register count_ddr_enable_q1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1724414390> | Pruning unused register count_ddr_enable_rcosc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1365:4:1365:10:@W:CL169:@XP_MSG">coreresetp.v(1365)</a><!@TM:1724414390> | Pruning unused register count_sdif3_enable. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1300:4:1300:10:@W:CL169:@XP_MSG">coreresetp.v(1300)</a><!@TM:1724414390> | Pruning unused register count_sdif2_enable. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1235:4:1235:10:@W:CL169:@XP_MSG">coreresetp.v(1235)</a><!@TM:1724414390> | Pruning unused register count_sdif1_enable. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1170:4:1170:10:@W:CL169:@XP_MSG">coreresetp.v(1170)</a><!@TM:1724414390> | Pruning unused register count_sdif0_enable. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@W:CL169:@XP_MSG">coreresetp.v(1089)</a><!@TM:1724414390> | Pruning unused register count_ddr_enable. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1388:4:1388:10:@W:CL177:@XP_MSG">coreresetp.v(1388)</a><!@TM:1724414390> | Sharing sequential element M3_RESET_N_int and merging RESET_N_F2M_int. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:963:4:963:10:@W:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1724414390> | Sharing sequential element sdif2_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:963:4:963:10:@W:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1724414390> | Sharing sequential element sdif1_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:963:4:963:10:@W:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1724414390> | Sharing sequential element sdif0_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:963:4:963:10:@W:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1724414390> | Sharing sequential element fpll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1433:4:1433:10:@W:CL190:@XP_MSG">coreresetp.v(1433)</a><!@TM:1724414390> | Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@W:CL169:@XP_MSG">coreresetp.v(1089)</a><!@TM:1724414390> | Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1433:4:1433:10:@W:CL169:@XP_MSG">coreresetp.v(1433)</a><!@TM:1724414390> | Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1433:4:1433:10:@W:CL169:@XP_MSG">coreresetp.v(1433)</a><!@TM:1724414390> | Pruning unused register sm2_state[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:783:4:783:10:@W:CL169:@XP_MSG">coreresetp.v(783)</a><!@TM:1724414390> | Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:783:4:783:10:@W:CL169:@XP_MSG">coreresetp.v(783)</a><!@TM:1724414390> | Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on CoreResetP_Z3 (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 97MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\libero_tests\UART_INT\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\Clock_gen.v:38:7:38:45:@N:CG364:@XP_MSG">Clock_gen.v(38)</a><!@TM:1724414390> | Synthesizing module UART_INT1_sb_CoreUARTapb_0_0_Clock_gen in library work.

	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
   Generated name = UART_INT1_sb_CoreUARTapb_0_0_Clock_gen_0s
Running optimization stage 1 on UART_INT1_sb_CoreUARTapb_0_0_Clock_gen_0s .......
Finished optimization stage 1 on UART_INT1_sb_CoreUARTapb_0_0_Clock_gen_0s (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 97MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\libero_tests\UART_INT\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\Tx_async.v:31:7:31:44:@N:CG364:@XP_MSG">Tx_async.v(31)</a><!@TM:1724414390> | Synthesizing module UART_INT1_sb_CoreUARTapb_0_0_Tx_async in library work.

	TX_FIFO=32'b00000000000000000000000000000001
	tx_idle=32'b00000000000000000000000000000000
	tx_load=32'b00000000000000000000000000000001
	start_bit=32'b00000000000000000000000000000010
	tx_data_bits=32'b00000000000000000000000000000011
	parity_bit=32'b00000000000000000000000000000100
	tx_stop_bit=32'b00000000000000000000000000000101
	delay_state=32'b00000000000000000000000000000110
   Generated name = UART_INT1_sb_CoreUARTapb_0_0_Tx_async_1s_0s_1s_2s_3s_4s_5s_6s
<font color=#A52A2A>@W:<a href="@W:CG1340:@XP_HELP">CG1340</a> : <a href="D:\libero_tests\UART_INT\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\Tx_async.v:261:0:261:6:@W:CG1340:@XP_MSG">Tx_async.v(261)</a><!@TM:1724414390> | Index into variable tx_byte could be out of range ; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CG1340:@XP_HELP">CG1340</a> : <a href="D:\libero_tests\UART_INT\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\Tx_async.v:261:0:261:6:@W:CG1340:@XP_MSG">Tx_async.v(261)</a><!@TM:1724414390> | Index into variable tx_byte could be out of range ; a simulation mismatch is possible.</font>
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="D:\libero_tests\UART_INT\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\Tx_async.v:349:21:349:30:@N:CG179:@XP_MSG">Tx_async.v(349)</a><!@TM:1724414390> | Removing redundant assignment.
Running optimization stage 1 on UART_INT1_sb_CoreUARTapb_0_0_Tx_async_1s_0s_1s_2s_3s_4s_5s_6s .......
Finished optimization stage 1 on UART_INT1_sb_CoreUARTapb_0_0_Tx_async_1s_0s_1s_2s_3s_4s_5s_6s (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 97MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\libero_tests\UART_INT\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\Rx_async.v:30:7:30:44:@N:CG364:@XP_MSG">Rx_async.v(30)</a><!@TM:1724414390> | Synthesizing module UART_INT1_sb_CoreUARTapb_0_0_Rx_async in library work.

	RX_FIFO=32'b00000000000000000000000000000001
	receive_states_rx_idle=32'b00000000000000000000000000000000
	receive_states_rx_data_bits=32'b00000000000000000000000000000001
	receive_states_rx_stop_bit=32'b00000000000000000000000000000010
   Generated name = UART_INT1_sb_CoreUARTapb_0_0_Rx_async_1s_0s_1s_2s
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="D:\libero_tests\UART_INT\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\Rx_async.v:243:23:243:36:@N:CG179:@XP_MSG">Rx_async.v(243)</a><!@TM:1724414390> | Removing redundant assignment.
Running optimization stage 1 on UART_INT1_sb_CoreUARTapb_0_0_Rx_async_1s_0s_1s_2s .......
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="D:\libero_tests\UART_INT\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\Rx_async.v:459:0:459:6:@W:CL177:@XP_MSG">Rx_async.v(459)</a><!@TM:1724414390> | Sharing sequential element clear_framing_error_en and merging clear_parity_en. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="D:\libero_tests\UART_INT\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\Rx_async.v:459:0:459:6:@W:CL190:@XP_MSG">Rx_async.v(459)</a><!@TM:1724414390> | Optimizing register bit receive_full_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\libero_tests\UART_INT\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\Rx_async.v:459:0:459:6:@W:CL169:@XP_MSG">Rx_async.v(459)</a><!@TM:1724414390> | Pruning unused register receive_full_int. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on UART_INT1_sb_CoreUARTapb_0_0_Rx_async_1s_0s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 97MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\libero_tests\UART_INT\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\CoreUART.v:31:7:31:44:@N:CG364:@XP_MSG">CoreUART.v(31)</a><!@TM:1724414390> | Synthesizing module UART_INT1_sb_CoreUARTapb_0_0_COREUART in library work.

	TX_FIFO=32'b00000000000000000000000000000001
	RX_FIFO=32'b00000000000000000000000000000001
	RX_LEGACY_MODE=32'b00000000000000000000000000000000
	FAMILY=32'b00000000000000000000000000001111
	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
   Generated name = UART_INT1_sb_CoreUARTapb_0_0_COREUART_1s_1s_0s_15s_0s
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="D:\libero_tests\UART_INT\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\CoreUART.v:374:22:374:34:@N:CG179:@XP_MSG">CoreUART.v(374)</a><!@TM:1724414390> | Removing redundant assignment.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\generic\smartfusion2.v:228:7:228:10:@N:CG364:@XP_MSG">smartfusion2.v(228)</a><!@TM:1724414390> | Synthesizing module INV in library work.
Running optimization stage 1 on INV .......
Finished optimization stage 1 on INV (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 97MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\generic\smartfusion2.v:456:7:456:15:@N:CG364:@XP_MSG">smartfusion2.v(456)</a><!@TM:1724414390> | Synthesizing module RAM64x18 in library work.
Running optimization stage 1 on RAM64x18 .......
Finished optimization stage 1 on RAM64x18 (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 97MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\libero_tests\UART_INT\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\fifo_256x8_smartfusion2.v:221:7:221:48:@N:CG364:@XP_MSG">fifo_256x8_smartfusion2.v(221)</a><!@TM:1724414390> | Synthesizing module UART_INT1_sb_CoreUARTapb_0_0_ram128x8_pa4 in library work.
Running optimization stage 1 on UART_INT1_sb_CoreUARTapb_0_0_ram128x8_pa4 .......
Finished optimization stage 1 on UART_INT1_sb_CoreUARTapb_0_0_ram128x8_pa4 (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 97MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\libero_tests\UART_INT\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\fifo_256x8_smartfusion2.v:72:7:72:49:@N:CG364:@XP_MSG">fifo_256x8_smartfusion2.v(72)</a><!@TM:1724414390> | Synthesizing module UART_INT1_sb_CoreUARTapb_0_0_fifo_ctrl_128 in library work.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="D:\libero_tests\UART_INT\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\fifo_256x8_smartfusion2.v:210:22:210:30:@N:CG179:@XP_MSG">fifo_256x8_smartfusion2.v(210)</a><!@TM:1724414390> | Removing redundant assignment.
Running optimization stage 1 on UART_INT1_sb_CoreUARTapb_0_0_fifo_ctrl_128 .......
Finished optimization stage 1 on UART_INT1_sb_CoreUARTapb_0_0_fifo_ctrl_128 (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 97MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\libero_tests\UART_INT\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\fifo_256x8_smartfusion2.v:33:7:33:46:@N:CG364:@XP_MSG">fifo_256x8_smartfusion2.v(33)</a><!@TM:1724414390> | Synthesizing module UART_INT1_sb_CoreUARTapb_0_0_fifo_256x8 in library work.
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="D:\libero_tests\UART_INT\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\fifo_256x8_smartfusion2.v:47:6:47:12:@W:CG360:@XP_MSG">fifo_256x8_smartfusion2.v(47)</a><!@TM:1724414390> | Removing wire AEMPTY, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="D:\libero_tests\UART_INT\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\fifo_256x8_smartfusion2.v:47:14:47:19:@W:CG360:@XP_MSG">fifo_256x8_smartfusion2.v(47)</a><!@TM:1724414390> | Removing wire AFULL, as there is no assignment to it.</font>
Running optimization stage 1 on UART_INT1_sb_CoreUARTapb_0_0_fifo_256x8 .......
Finished optimization stage 1 on UART_INT1_sb_CoreUARTapb_0_0_fifo_256x8 (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 97MB)
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\libero_tests\UART_INT\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\CoreUART.v:135:8:135:18:@W:CG133:@XP_MSG">CoreUART.v(135)</a><!@TM:1724414390> | Object data_ready is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on UART_INT1_sb_CoreUARTapb_0_0_COREUART_1s_1s_0s_15s_0s .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\libero_tests\UART_INT\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\CoreUART.v:335:0:335:6:@W:CL169:@XP_MSG">CoreUART.v(335)</a><!@TM:1724414390> | Pruning unused register rx_dout_reg_empty_q. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on UART_INT1_sb_CoreUARTapb_0_0_COREUART_1s_1s_0s_15s_0s (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 97MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\libero_tests\UART_INT\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\CoreUARTapb.v:59:7:59:47:@N:CG364:@XP_MSG">CoreUARTapb.v(59)</a><!@TM:1724414390> | Synthesizing module UART_INT1_sb_CoreUARTapb_0_0_CoreUARTapb in library work.

	FAMILY=32'b00000000000000000000000000010011
	TX_FIFO=32'b00000000000000000000000000000001
	RX_FIFO=32'b00000000000000000000000000000001
	BAUD_VALUE=32'b00000000000000000000000000000001
	FIXEDMODE=32'b00000000000000000000000000000000
	PRG_BIT8=32'b00000000000000000000000000000000
	PRG_PARITY=32'b00000000000000000000000000000000
	RX_LEGACY_MODE=32'b00000000000000000000000000000000
	BAUD_VAL_FRCTN=32'b00000000000000000000000000000000
	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
   Generated name = UART_INT1_sb_CoreUARTapb_0_0_CoreUARTapb_19s_1s_1s_1s_0s_0s_0s_0s_0s_0s
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="D:\libero_tests\UART_INT\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\CoreUARTapb.v:249:31:249:42:@N:CG179:@XP_MSG">CoreUARTapb.v(249)</a><!@TM:1724414390> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="D:\libero_tests\UART_INT\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\CoreUARTapb.v:270:31:270:42:@N:CG179:@XP_MSG">CoreUARTapb.v(270)</a><!@TM:1724414390> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\libero_tests\UART_INT\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\CoreUARTapb.v:157:20:157:31:@W:CG133:@XP_MSG">CoreUARTapb.v(157)</a><!@TM:1724414390> | Object controlReg3 is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on UART_INT1_sb_CoreUARTapb_0_0_CoreUARTapb_19s_1s_1s_1s_0s_0s_0s_0s_0s_0s .......
Finished optimization stage 1 on UART_INT1_sb_CoreUARTapb_0_0_CoreUARTapb_19s_1s_1s_1s_0s_0s_0s_0s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\generic\smartfusion2.v:168:7:168:10:@N:CG364:@XP_MSG">smartfusion2.v(168)</a><!@TM:1724414390> | Synthesizing module OR3 in library work.
Running optimization stage 1 on OR3 .......
Finished optimization stage 1 on OR3 (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\libero_tests\UART_INT\component\Actel\SgCore\OSC\2.0.101\osc_comps.v:51:7:51:25:@N:CG364:@XP_MSG">osc_comps.v(51)</a><!@TM:1724414390> | Synthesizing module RCOSC_25_50MHZ_FAB in library work.
Running optimization stage 1 on RCOSC_25_50MHZ_FAB .......
Finished optimization stage 1 on RCOSC_25_50MHZ_FAB (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\libero_tests\UART_INT\component\Actel\SgCore\OSC\2.0.101\osc_comps.v:11:7:11:21:@N:CG364:@XP_MSG">osc_comps.v(11)</a><!@TM:1724414390> | Synthesizing module RCOSC_25_50MHZ in library work.
Running optimization stage 1 on RCOSC_25_50MHZ .......
Finished optimization stage 1 on RCOSC_25_50MHZ (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\libero_tests\UART_INT\component\work\UART_INT1_sb\FABOSC_0\UART_INT1_sb_FABOSC_0_OSC.v:5:7:5:32:@N:CG364:@XP_MSG">UART_INT1_sb_FABOSC_0_OSC.v(5)</a><!@TM:1724414390> | Synthesizing module UART_INT1_sb_FABOSC_0_OSC in library work.
Running optimization stage 1 on UART_INT1_sb_FABOSC_0_OSC .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\libero_tests\UART_INT\component\work\UART_INT1_sb\FABOSC_0\UART_INT1_sb_FABOSC_0_OSC.v:17:7:17:21:@W:CL318:@XP_MSG">UART_INT1_sb_FABOSC_0_OSC.v(17)</a><!@TM:1724414390> | *Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\libero_tests\UART_INT\component\work\UART_INT1_sb\FABOSC_0\UART_INT1_sb_FABOSC_0_OSC.v:18:7:18:21:@W:CL318:@XP_MSG">UART_INT1_sb_FABOSC_0_OSC.v(18)</a><!@TM:1724414390> | *Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\libero_tests\UART_INT\component\work\UART_INT1_sb\FABOSC_0\UART_INT1_sb_FABOSC_0_OSC.v:19:7:19:17:@W:CL318:@XP_MSG">UART_INT1_sb_FABOSC_0_OSC.v(19)</a><!@TM:1724414390> | *Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="D:\libero_tests\UART_INT\component\work\UART_INT1_sb\FABOSC_0\UART_INT1_sb_FABOSC_0_OSC.v:20:7:20:17:@W:CL318:@XP_MSG">UART_INT1_sb_FABOSC_0_OSC.v(20)</a><!@TM:1724414390> | *Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
Finished optimization stage 1 on UART_INT1_sb_FABOSC_0_OSC (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\generic\smartfusion2.v:720:7:720:15:@N:CG364:@XP_MSG">smartfusion2.v(720)</a><!@TM:1724414390> | Synthesizing module SYSRESET in library work.
Running optimization stage 1 on SYSRESET .......
Finished optimization stage 1 on SYSRESET (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\libero_tests\UART_INT\component\work\UART_INT1_sb_MSS\UART_INT1_sb_MSS_syn.v:5:7:5:14:@N:CG364:@XP_MSG">UART_INT1_sb_MSS_syn.v(5)</a><!@TM:1724414390> | Synthesizing module MSS_005 in library work.
Running optimization stage 1 on MSS_005 .......
Finished optimization stage 1 on MSS_005 (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\libero_tests\UART_INT\component\work\UART_INT1_sb_MSS\UART_INT1_sb_MSS.v:9:7:9:23:@N:CG364:@XP_MSG">UART_INT1_sb_MSS.v(9)</a><!@TM:1724414390> | Synthesizing module UART_INT1_sb_MSS in library work.
Running optimization stage 1 on UART_INT1_sb_MSS .......
Finished optimization stage 1 on UART_INT1_sb_MSS (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 98MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\libero_tests\UART_INT\component\work\UART_INT1_sb\UART_INT1_sb.v:9:7:9:19:@N:CG364:@XP_MSG">UART_INT1_sb.v(9)</a><!@TM:1724414390> | Synthesizing module UART_INT1_sb in library work.
Running optimization stage 1 on UART_INT1_sb .......
Finished optimization stage 1 on UART_INT1_sb (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 98MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\libero_tests\UART_INT\component\work\UART_INT1\UART_INT1.v:9:7:9:16:@N:CG364:@XP_MSG">UART_INT1.v(9)</a><!@TM:1724414390> | Synthesizing module UART_INT1 in library work.
Running optimization stage 1 on UART_INT1 .......
Finished optimization stage 1 on UART_INT1 (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 98MB)
Running optimization stage 2 on UART_INT1 .......
Finished optimization stage 2 on UART_INT1 (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
Running optimization stage 2 on UART_INT1_sb .......
Finished optimization stage 2 on UART_INT1_sb (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
Running optimization stage 2 on UART_INT1_sb_MSS .......
Finished optimization stage 2 on UART_INT1_sb_MSS (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
Running optimization stage 2 on MSS_005 .......
Finished optimization stage 2 on MSS_005 (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
Running optimization stage 2 on SYSRESET .......
Finished optimization stage 2 on SYSRESET (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
Running optimization stage 2 on UART_INT1_sb_FABOSC_0_OSC .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\work\UART_INT1_sb\FABOSC_0\UART_INT1_sb_FABOSC_0_OSC.v:14:7:14:10:@N:CL159:@XP_MSG">UART_INT1_sb_FABOSC_0_OSC.v(14)</a><!@TM:1724414390> | Input XTL is unused.
Finished optimization stage 2 on UART_INT1_sb_FABOSC_0_OSC (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
Running optimization stage 2 on RCOSC_25_50MHZ .......
Finished optimization stage 2 on RCOSC_25_50MHZ (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
Running optimization stage 2 on RCOSC_25_50MHZ_FAB .......
Finished optimization stage 2 on RCOSC_25_50MHZ_FAB (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
Running optimization stage 2 on OR3 .......
Finished optimization stage 2 on OR3 (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
Running optimization stage 2 on UART_INT1_sb_CoreUARTapb_0_0_CoreUARTapb_19s_1s_1s_1s_0s_0s_0s_0s_0s_0s .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\libero_tests\UART_INT\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\CoreUARTapb.v:103:20:103:25:@W:CL246:@XP_MSG">CoreUARTapb.v(103)</a><!@TM:1724414390> | Input port bits 1 to 0 of PADDR[4:0] are unused. Assign logic for all port bits or change the input port size.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="D:\libero_tests\UART_INT\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\CoreUARTapb.v:157:20:157:31:@A:CL153:@XP_MSG">CoreUARTapb.v(157)</a><!@TM:1724414390> | *Unassigned bits of controlReg3[2:0] are referenced and tied to 0 -- simulation mismatch possible.
Finished optimization stage 2 on UART_INT1_sb_CoreUARTapb_0_0_CoreUARTapb_19s_1s_1s_1s_0s_0s_0s_0s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 98MB)
Running optimization stage 2 on UART_INT1_sb_CoreUARTapb_0_0_fifo_256x8 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\fifo_256x8_smartfusion2.v:35:6:35:12:@N:CL159:@XP_MSG">fifo_256x8_smartfusion2.v(35)</a><!@TM:1724414390> | Input RCLOCK is unused.
Finished optimization stage 2 on UART_INT1_sb_CoreUARTapb_0_0_fifo_256x8 (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 98MB)
Running optimization stage 2 on UART_INT1_sb_CoreUARTapb_0_0_fifo_ctrl_128 .......
Finished optimization stage 2 on UART_INT1_sb_CoreUARTapb_0_0_fifo_ctrl_128 (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 98MB)
Running optimization stage 2 on UART_INT1_sb_CoreUARTapb_0_0_ram128x8_pa4 .......
Finished optimization stage 2 on UART_INT1_sb_CoreUARTapb_0_0_ram128x8_pa4 (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 98MB)
Running optimization stage 2 on RAM64x18 .......
Finished optimization stage 2 on RAM64x18 (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 98MB)
Running optimization stage 2 on INV .......
Finished optimization stage 2 on INV (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 98MB)
Running optimization stage 2 on UART_INT1_sb_CoreUARTapb_0_0_COREUART_1s_1s_0s_15s_0s .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="D:\libero_tests\UART_INT\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\CoreUART.v:287:0:287:6:@N:CL201:@XP_MSG">CoreUART.v(287)</a><!@TM:1724414390> | Trying to extract state machine for register rx_state.
Extracted state machine for register rx_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on UART_INT1_sb_CoreUARTapb_0_0_COREUART_1s_1s_0s_15s_0s (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 99MB)
Running optimization stage 2 on UART_INT1_sb_CoreUARTapb_0_0_Rx_async_1s_0s_1s_2s .......
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="D:\libero_tests\UART_INT\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\Rx_async.v:255:0:255:6:@W:CL190:@XP_MSG">Rx_async.v(255)</a><!@TM:1724414390> | Optimizing register bit overflow_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\libero_tests\UART_INT\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\Rx_async.v:255:0:255:6:@W:CL169:@XP_MSG">Rx_async.v(255)</a><!@TM:1724414390> | Pruning unused register overflow_int. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="D:\libero_tests\UART_INT\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\Rx_async.v:198:0:198:6:@W:CL190:@XP_MSG">Rx_async.v(198)</a><!@TM:1724414390> | Optimizing register bit overflow to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\libero_tests\UART_INT\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\Rx_async.v:198:0:198:6:@W:CL169:@XP_MSG">Rx_async.v(198)</a><!@TM:1724414390> | Pruning unused register overflow. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="D:\libero_tests\UART_INT\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\Rx_async.v:255:0:255:6:@N:CL201:@XP_MSG">Rx_async.v(255)</a><!@TM:1724414390> | Trying to extract state machine for register rx_state.
Extracted state machine for register rx_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\Rx_async.v:61:8:61:20:@N:CL159:@XP_MSG">Rx_async.v(61)</a><!@TM:1724414390> | Input read_rx_byte is unused.
Finished optimization stage 2 on UART_INT1_sb_CoreUARTapb_0_0_Rx_async_1s_0s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 99MB)
Running optimization stage 2 on UART_INT1_sb_CoreUARTapb_0_0_Tx_async_1s_0s_1s_2s_3s_4s_5s_6s .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="D:\libero_tests\UART_INT\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\Tx_async.v:112:0:112:6:@N:CL201:@XP_MSG">Tx_async.v(112)</a><!@TM:1724414390> | Trying to extract state machine for register xmit_state.
Extracted state machine for register xmit_state
State machine has 7 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
   00000000000000000000000000000100
   00000000000000000000000000000101
   00000000000000000000000000000110
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\Tx_async.v:41:6:41:18:@N:CL159:@XP_MSG">Tx_async.v(41)</a><!@TM:1724414390> | Input rst_tx_empty is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\Tx_async.v:42:11:42:22:@N:CL159:@XP_MSG">Tx_async.v(42)</a><!@TM:1724414390> | Input tx_hold_reg is unused.
Finished optimization stage 2 on UART_INT1_sb_CoreUARTapb_0_0_Tx_async_1s_0s_1s_2s_3s_4s_5s_6s (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
Running optimization stage 2 on UART_INT1_sb_CoreUARTapb_0_0_Clock_gen_0s .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\Clock_gen.v:50:15:50:32:@N:CL159:@XP_MSG">Clock_gen.v(50)</a><!@TM:1724414390> | Input BAUD_VAL_FRACTION is unused.
Finished optimization stage 2 on UART_INT1_sb_CoreUARTapb_0_0_Clock_gen_0s (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
Running optimization stage 2 on CoreResetP_Z3 .......
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:963:4:963:10:@W:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1724414390> | Sharing sequential element sdif0_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:963:4:963:10:@W:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1724414390> | Sharing sequential element sdif1_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:963:4:963:10:@W:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1724414390> | Sharing sequential element sdif2_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:963:4:963:10:@W:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1724414390> | Sharing sequential element fpll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1365:4:1365:10:@N:CL201:@XP_MSG">coreresetp.v(1365)</a><!@TM:1724414390> | Trying to extract state machine for register sdif3_state.
Extracted state machine for register sdif3_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1300:4:1300:10:@N:CL201:@XP_MSG">coreresetp.v(1300)</a><!@TM:1724414390> | Trying to extract state machine for register sdif2_state.
Extracted state machine for register sdif2_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1235:4:1235:10:@N:CL201:@XP_MSG">coreresetp.v(1235)</a><!@TM:1724414390> | Trying to extract state machine for register sdif1_state.
Extracted state machine for register sdif1_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1170:4:1170:10:@N:CL201:@XP_MSG">coreresetp.v(1170)</a><!@TM:1724414390> | Trying to extract state machine for register sdif0_state.
Extracted state machine for register sdif0_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@N:CL201:@XP_MSG">coreresetp.v(1089)</a><!@TM:1724414390> | Trying to extract state machine for register sm0_state.
Extracted state machine for register sm0_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:29:20:29:29:@N:CL159:@XP_MSG">coreresetp.v(29)</a><!@TM:1724414390> | Input CLK_LTSSM is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:56:20:56:29:@N:CL159:@XP_MSG">coreresetp.v(56)</a><!@TM:1724414390> | Input FPLL_LOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:59:20:59:35:@N:CL159:@XP_MSG">coreresetp.v(59)</a><!@TM:1724414390> | Input SDIF0_SPLL_LOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:68:20:68:35:@N:CL159:@XP_MSG">coreresetp.v(68)</a><!@TM:1724414390> | Input SDIF1_SPLL_LOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:72:20:72:35:@N:CL159:@XP_MSG">coreresetp.v(72)</a><!@TM:1724414390> | Input SDIF2_SPLL_LOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:76:20:76:35:@N:CL159:@XP_MSG">coreresetp.v(76)</a><!@TM:1724414390> | Input SDIF3_SPLL_LOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:90:20:90:30:@N:CL159:@XP_MSG">coreresetp.v(90)</a><!@TM:1724414390> | Input SDIF0_PSEL is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:91:20:91:32:@N:CL159:@XP_MSG">coreresetp.v(91)</a><!@TM:1724414390> | Input SDIF0_PWRITE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:92:20:92:32:@N:CL159:@XP_MSG">coreresetp.v(92)</a><!@TM:1724414390> | Input SDIF0_PRDATA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:93:20:93:30:@N:CL159:@XP_MSG">coreresetp.v(93)</a><!@TM:1724414390> | Input SDIF1_PSEL is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:94:20:94:32:@N:CL159:@XP_MSG">coreresetp.v(94)</a><!@TM:1724414390> | Input SDIF1_PWRITE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:95:20:95:32:@N:CL159:@XP_MSG">coreresetp.v(95)</a><!@TM:1724414390> | Input SDIF1_PRDATA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:96:20:96:30:@N:CL159:@XP_MSG">coreresetp.v(96)</a><!@TM:1724414390> | Input SDIF2_PSEL is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:97:20:97:32:@N:CL159:@XP_MSG">coreresetp.v(97)</a><!@TM:1724414390> | Input SDIF2_PWRITE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:98:20:98:32:@N:CL159:@XP_MSG">coreresetp.v(98)</a><!@TM:1724414390> | Input SDIF2_PRDATA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:99:20:99:30:@N:CL159:@XP_MSG">coreresetp.v(99)</a><!@TM:1724414390> | Input SDIF3_PSEL is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:100:20:100:32:@N:CL159:@XP_MSG">coreresetp.v(100)</a><!@TM:1724414390> | Input SDIF3_PWRITE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:101:20:101:32:@N:CL159:@XP_MSG">coreresetp.v(101)</a><!@TM:1724414390> | Input SDIF3_PRDATA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:107:20:107:38:@N:CL159:@XP_MSG">coreresetp.v(107)</a><!@TM:1724414390> | Input SOFT_EXT_RESET_OUT is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:108:20:108:34:@N:CL159:@XP_MSG">coreresetp.v(108)</a><!@TM:1724414390> | Input SOFT_RESET_F2M is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:109:20:109:33:@N:CL159:@XP_MSG">coreresetp.v(109)</a><!@TM:1724414390> | Input SOFT_M3_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:110:20:110:50:@N:CL159:@XP_MSG">coreresetp.v(110)</a><!@TM:1724414390> | Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:111:20:111:40:@N:CL159:@XP_MSG">coreresetp.v(111)</a><!@TM:1724414390> | Input SOFT_FDDR_CORE_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:112:20:112:40:@N:CL159:@XP_MSG">coreresetp.v(112)</a><!@TM:1724414390> | Input SOFT_SDIF0_PHY_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:113:20:113:41:@N:CL159:@XP_MSG">coreresetp.v(113)</a><!@TM:1724414390> | Input SOFT_SDIF0_CORE_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:114:20:114:40:@N:CL159:@XP_MSG">coreresetp.v(114)</a><!@TM:1724414390> | Input SOFT_SDIF1_PHY_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:115:20:115:41:@N:CL159:@XP_MSG">coreresetp.v(115)</a><!@TM:1724414390> | Input SOFT_SDIF1_CORE_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:116:20:116:40:@N:CL159:@XP_MSG">coreresetp.v(116)</a><!@TM:1724414390> | Input SOFT_SDIF2_PHY_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:117:20:117:41:@N:CL159:@XP_MSG">coreresetp.v(117)</a><!@TM:1724414390> | Input SOFT_SDIF2_CORE_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:118:20:118:40:@N:CL159:@XP_MSG">coreresetp.v(118)</a><!@TM:1724414390> | Input SOFT_SDIF3_PHY_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:119:20:119:41:@N:CL159:@XP_MSG">coreresetp.v(119)</a><!@TM:1724414390> | Input SOFT_SDIF3_CORE_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:123:20:123:43:@N:CL159:@XP_MSG">coreresetp.v(123)</a><!@TM:1724414390> | Input SOFT_SDIF0_0_CORE_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:124:20:124:43:@N:CL159:@XP_MSG">coreresetp.v(124)</a><!@TM:1724414390> | Input SOFT_SDIF0_1_CORE_RESET is unused.
Finished optimization stage 2 on CoreResetP_Z3 (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
Running optimization stage 2 on CoreGPIO_Z2 .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vlog\core\coregpio.v:181:26:181:32:@W:CL246:@XP_MSG">coregpio.v(181)</a><!@TM:1724414390> | Input port bits 7 to 1 of PWDATA[7:0] are unused. Assign logic for all port bits or change the input port size.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vlog\core\coregpio.v:185:26:185:33:@N:CL159:@XP_MSG">coregpio.v(185)</a><!@TM:1724414390> | Input GPIO_IN is unused.
Finished optimization stage 2 on CoreGPIO_Z2 (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
Running optimization stage 2 on CoreAPB3_Z1 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:72:36:72:41:@N:CL159:@XP_MSG">coreapb3.v(72)</a><!@TM:1724414390> | Input IADDR is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:73:13:73:20:@N:CL159:@XP_MSG">coreapb3.v(73)</a><!@TM:1724414390> | Input PRESETN is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:74:13:74:17:@N:CL159:@XP_MSG">coreapb3.v(74)</a><!@TM:1724414390> | Input PCLK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:106:18:106:26:@N:CL159:@XP_MSG">coreapb3.v(106)</a><!@TM:1724414390> | Input PRDATAS2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:107:18:107:26:@N:CL159:@XP_MSG">coreapb3.v(107)</a><!@TM:1724414390> | Input PRDATAS3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:108:18:108:26:@N:CL159:@XP_MSG">coreapb3.v(108)</a><!@TM:1724414390> | Input PRDATAS4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:109:18:109:26:@N:CL159:@XP_MSG">coreapb3.v(109)</a><!@TM:1724414390> | Input PRDATAS5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:110:18:110:26:@N:CL159:@XP_MSG">coreapb3.v(110)</a><!@TM:1724414390> | Input PRDATAS6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:111:18:111:26:@N:CL159:@XP_MSG">coreapb3.v(111)</a><!@TM:1724414390> | Input PRDATAS7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:112:18:112:26:@N:CL159:@XP_MSG">coreapb3.v(112)</a><!@TM:1724414390> | Input PRDATAS8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:113:18:113:26:@N:CL159:@XP_MSG">coreapb3.v(113)</a><!@TM:1724414390> | Input PRDATAS9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:114:18:114:27:@N:CL159:@XP_MSG">coreapb3.v(114)</a><!@TM:1724414390> | Input PRDATAS10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:115:18:115:27:@N:CL159:@XP_MSG">coreapb3.v(115)</a><!@TM:1724414390> | Input PRDATAS11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:116:18:116:27:@N:CL159:@XP_MSG">coreapb3.v(116)</a><!@TM:1724414390> | Input PRDATAS12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:117:18:117:27:@N:CL159:@XP_MSG">coreapb3.v(117)</a><!@TM:1724414390> | Input PRDATAS13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:118:18:118:27:@N:CL159:@XP_MSG">coreapb3.v(118)</a><!@TM:1724414390> | Input PRDATAS14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:119:18:119:27:@N:CL159:@XP_MSG">coreapb3.v(119)</a><!@TM:1724414390> | Input PRDATAS15 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:123:13:123:21:@N:CL159:@XP_MSG">coreapb3.v(123)</a><!@TM:1724414390> | Input PREADYS2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:124:13:124:21:@N:CL159:@XP_MSG">coreapb3.v(124)</a><!@TM:1724414390> | Input PREADYS3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:125:13:125:21:@N:CL159:@XP_MSG">coreapb3.v(125)</a><!@TM:1724414390> | Input PREADYS4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:126:13:126:21:@N:CL159:@XP_MSG">coreapb3.v(126)</a><!@TM:1724414390> | Input PREADYS5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:127:13:127:21:@N:CL159:@XP_MSG">coreapb3.v(127)</a><!@TM:1724414390> | Input PREADYS6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:128:13:128:21:@N:CL159:@XP_MSG">coreapb3.v(128)</a><!@TM:1724414390> | Input PREADYS7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:129:13:129:21:@N:CL159:@XP_MSG">coreapb3.v(129)</a><!@TM:1724414390> | Input PREADYS8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:130:13:130:21:@N:CL159:@XP_MSG">coreapb3.v(130)</a><!@TM:1724414390> | Input PREADYS9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:131:13:131:22:@N:CL159:@XP_MSG">coreapb3.v(131)</a><!@TM:1724414390> | Input PREADYS10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:132:13:132:22:@N:CL159:@XP_MSG">coreapb3.v(132)</a><!@TM:1724414390> | Input PREADYS11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:133:13:133:22:@N:CL159:@XP_MSG">coreapb3.v(133)</a><!@TM:1724414390> | Input PREADYS12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:134:13:134:22:@N:CL159:@XP_MSG">coreapb3.v(134)</a><!@TM:1724414390> | Input PREADYS13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:135:13:135:22:@N:CL159:@XP_MSG">coreapb3.v(135)</a><!@TM:1724414390> | Input PREADYS14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:136:13:136:22:@N:CL159:@XP_MSG">coreapb3.v(136)</a><!@TM:1724414390> | Input PREADYS15 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:140:13:140:22:@N:CL159:@XP_MSG">coreapb3.v(140)</a><!@TM:1724414390> | Input PSLVERRS2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:141:13:141:22:@N:CL159:@XP_MSG">coreapb3.v(141)</a><!@TM:1724414390> | Input PSLVERRS3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:142:13:142:22:@N:CL159:@XP_MSG">coreapb3.v(142)</a><!@TM:1724414390> | Input PSLVERRS4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:143:13:143:22:@N:CL159:@XP_MSG">coreapb3.v(143)</a><!@TM:1724414390> | Input PSLVERRS5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:144:13:144:22:@N:CL159:@XP_MSG">coreapb3.v(144)</a><!@TM:1724414390> | Input PSLVERRS6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:145:13:145:22:@N:CL159:@XP_MSG">coreapb3.v(145)</a><!@TM:1724414390> | Input PSLVERRS7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:146:13:146:22:@N:CL159:@XP_MSG">coreapb3.v(146)</a><!@TM:1724414390> | Input PSLVERRS8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:147:13:147:22:@N:CL159:@XP_MSG">coreapb3.v(147)</a><!@TM:1724414390> | Input PSLVERRS9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:148:13:148:23:@N:CL159:@XP_MSG">coreapb3.v(148)</a><!@TM:1724414390> | Input PSLVERRS10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:149:13:149:23:@N:CL159:@XP_MSG">coreapb3.v(149)</a><!@TM:1724414390> | Input PSLVERRS11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:150:13:150:23:@N:CL159:@XP_MSG">coreapb3.v(150)</a><!@TM:1724414390> | Input PSLVERRS12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:151:13:151:23:@N:CL159:@XP_MSG">coreapb3.v(151)</a><!@TM:1724414390> | Input PSLVERRS13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:152:13:152:23:@N:CL159:@XP_MSG">coreapb3.v(152)</a><!@TM:1724414390> | Input PSLVERRS14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\libero_tests\UART_INT\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:153:13:153:23:@N:CL159:@XP_MSG">coreapb3.v(153)</a><!@TM:1724414390> | Input PSLVERRS15 is unused.
Finished optimization stage 2 on CoreAPB3_Z1 (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
Running optimization stage 2 on COREAPB3_MUXPTOB3 .......
Finished optimization stage 2 on COREAPB3_MUXPTOB3 (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 101MB)
Running optimization stage 2 on UART_INT1_sb_CCC_0_FCCC .......
Finished optimization stage 2 on UART_INT1_sb_CCC_0_FCCC (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 101MB)
Running optimization stage 2 on CCC .......
Finished optimization stage 2 on CCC (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 101MB)
Running optimization stage 2 on CLKINT .......
Finished optimization stage 2 on CLKINT (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 101MB)
Running optimization stage 2 on GND .......
Finished optimization stage 2 on GND (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 101MB)
Running optimization stage 2 on VCC .......
Finished optimization stage 2 on VCC (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 101MB)

For a summary of runtime per design unit, please see file:
==========================================================
Linked File:  <a href="D:\libero_tests\UART_INT\synthesis\synwork\layer0.duruntime:@XP_FILE">layer0.duruntime</a>



At c_ver Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 100MB peak: 101MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime

Process completed successfully.
# Fri Aug 23 17:29:50 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M
Install: C:\Microchip\Libero_SoC_v2024.1\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-9J7KET5

Implementation : synthesis
<a name=compilerReport3></a>Synopsys Synopsys Netlist Linker, Version comp202309synp1, Build 146R, Built Jan  4 2024 08:15:03, @</a>

@N: : <!@TM:1724414390> | Running in 64-bit mode 
File D:\libero_tests\UART_INT\synthesis\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 94MB peak: 94MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Aug 23 17:29:50 2024

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
Linked File:  <a href="D:\libero_tests\UART_INT\synthesis\synwork\UART_INT1_comp.rt.csv:@XP_FILE">UART_INT1_comp.rt.csv</a>

@END

At c_hdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 22MB peak: 23MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime

Process completed successfully.
# Fri Aug 23 17:29:50 2024

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1724414387>
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M
Install: C:\Microchip\Libero_SoC_v2024.1\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-9J7KET5

Implementation : synthesis
<a name=compilerReport9></a>Synopsys Synopsys Netlist Linker, Version comp202309synp1, Build 146R, Built Jan  4 2024 08:15:03, @</a>

@N: : <!@TM:1724414391> | Running in 64-bit mode 
File D:\libero_tests\UART_INT\synthesis\synwork\UART_INT1_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 95MB peak: 95MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Aug 23 17:29:51 2024

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1724414387>
Premap Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1724414387>
# Fri Aug 23 17:29:52 2024


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M
Install: C:\Microchip\Libero_SoC_v2024.1\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-9J7KET5

Implementation : synthesis
<a name=mapperReport20></a>Synopsys Microchip Technology Pre-mapping, Version map202309act, Build 044R, Built Jan  4 2024 08:30:58, @</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 183MB peak: 183MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 189MB peak: 199MB)

Reading constraint file: D:\libero_tests\UART_INT\designer\UART_INT1\synthesis.fdc
Linked File:  <a href="D:\libero_tests\UART_INT\synthesis\UART_INT1_scck.rpt:@XP_FILE">UART_INT1_scck.rpt</a>
See clock summary report "D:\libero_tests\UART_INT\synthesis\UART_INT1_scck.rpt"
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1724414393> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1724414393> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1724414393> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 197MB peak: 199MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 197MB peak: 199MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 198MB peak: 199MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 198MB peak: 200MB)


Vector Gate Optimization Enabled: Optimizing  Partial Hanging Logic. 
NConnInternalConnection caching is on
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\libero_tests\uart_int\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@W:BN132:@XP_MSG">coreresetp.v(1089)</a><!@TM:1724414393> | Removing sequential instance UART_INT1_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance UART_INT1_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Starting HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 253MB peak: 253MB)


Finished HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 253MB peak: 253MB)

@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="d:\libero_tests\uart_int\component\work\uart_int1_sb\fabosc_0\uart_int1_sb_fabosc_0_osc.v:17:7:17:21:@N:MO111:@XP_MSG">uart_int1_sb_fabosc_0_osc.v(17)</a><!@TM:1724414393> | Tristate driver RCOSC_1MHZ_CCC (in view: work.UART_INT1_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.UART_INT1_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="d:\libero_tests\uart_int\component\work\uart_int1_sb\fabosc_0\uart_int1_sb_fabosc_0_osc.v:18:7:18:21:@N:MO111:@XP_MSG">uart_int1_sb_fabosc_0_osc.v(18)</a><!@TM:1724414393> | Tristate driver RCOSC_1MHZ_O2F (in view: work.UART_INT1_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.UART_INT1_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="d:\libero_tests\uart_int\component\work\uart_int1_sb\fabosc_0\uart_int1_sb_fabosc_0_osc.v:19:7:19:17:@N:MO111:@XP_MSG">uart_int1_sb_fabosc_0_osc.v(19)</a><!@TM:1724414393> | Tristate driver XTLOSC_CCC (in view: work.UART_INT1_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.UART_INT1_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="d:\libero_tests\uart_int\component\work\uart_int1_sb\fabosc_0\uart_int1_sb_fabosc_0_osc.v:20:7:20:17:@N:MO111:@XP_MSG">uart_int1_sb_fabosc_0_osc.v(20)</a><!@TM:1724414393> | Tristate driver XTLOSC_O2F (in view: work.UART_INT1_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.UART_INT1_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="d:\libero_tests\uart_int\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:676:4:676:10:@W:MO129:@XP_MSG">coreresetp.v(676)</a><!@TM:1724414393> | Sequential instance UART_INT1_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="d:\libero_tests\uart_int\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:695:4:695:10:@W:MO129:@XP_MSG">coreresetp.v(695)</a><!@TM:1724414393> | Sequential instance UART_INT1_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="d:\libero_tests\uart_int\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:714:4:714:10:@W:MO129:@XP_MSG">coreresetp.v(714)</a><!@TM:1724414393> | Sequential instance UART_INT1_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="d:\libero_tests\uart_int\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:733:4:733:10:@W:MO129:@XP_MSG">coreresetp.v(733)</a><!@TM:1724414393> | Sequential instance UART_INT1_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="d:\libero_tests\uart_int\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:769:4:769:10:@W:MO129:@XP_MSG">coreresetp.v(769)</a><!@TM:1724414393> | Sequential instance UART_INT1_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="d:\libero_tests\uart_int\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1388:4:1388:10:@W:MO129:@XP_MSG">coreresetp.v(1388)</a><!@TM:1724414393> | Sequential instance UART_INT1_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.</font>

Started DisTri Cleanup (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 253MB peak: 253MB)


Finished DisTri Cleanup (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 253MB peak: 253MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\libero_tests\uart_int\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@N:BN362:@XP_MSG">coreresetp.v(1089)</a><!@TM:1724414393> | Removing sequential instance DDR_READY_int (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\libero_tests\uart_int\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@N:BN362:@XP_MSG">coreresetp.v(1089)</a><!@TM:1724414393> | Removing sequential instance SDIF_READY_int (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\libero_tests\uart_int\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@N:BN362:@XP_MSG">coreresetp.v(1089)</a><!@TM:1724414393> | Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\libero_tests\uart_int\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@N:BN362:@XP_MSG">coreresetp.v(1089)</a><!@TM:1724414393> | Removing sequential instance FDDR_CORE_RESET_N_int (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\libero_tests\uart_int\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1170:4:1170:10:@N:BN362:@XP_MSG">coreresetp.v(1170)</a><!@TM:1724414393> | Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\libero_tests\uart_int\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1170:4:1170:10:@N:BN362:@XP_MSG">coreresetp.v(1170)</a><!@TM:1724414393> | Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\libero_tests\uart_int\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1235:4:1235:10:@N:BN362:@XP_MSG">coreresetp.v(1235)</a><!@TM:1724414393> | Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\libero_tests\uart_int\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1235:4:1235:10:@N:BN362:@XP_MSG">coreresetp.v(1235)</a><!@TM:1724414393> | Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\libero_tests\uart_int\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1300:4:1300:10:@N:BN362:@XP_MSG">coreresetp.v(1300)</a><!@TM:1724414393> | Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\libero_tests\uart_int\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1300:4:1300:10:@N:BN362:@XP_MSG">coreresetp.v(1300)</a><!@TM:1724414393> | Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\libero_tests\uart_int\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1365:4:1365:10:@N:BN362:@XP_MSG">coreresetp.v(1365)</a><!@TM:1724414393> | Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\libero_tests\uart_int\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1365:4:1365:10:@N:BN362:@XP_MSG">coreresetp.v(1365)</a><!@TM:1724414393> | Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\libero_tests\uart_int\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1170:4:1170:10:@N:BN362:@XP_MSG">coreresetp.v(1170)</a><!@TM:1724414393> | Removing sequential instance sdif0_state[3:0] (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\libero_tests\uart_int\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1235:4:1235:10:@N:BN362:@XP_MSG">coreresetp.v(1235)</a><!@TM:1724414393> | Removing sequential instance sdif1_state[3:0] (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\libero_tests\uart_int\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1300:4:1300:10:@N:BN362:@XP_MSG">coreresetp.v(1300)</a><!@TM:1724414393> | Removing sequential instance sdif2_state[3:0] (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\libero_tests\uart_int\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1365:4:1365:10:@N:BN362:@XP_MSG">coreresetp.v(1365)</a><!@TM:1724414393> | Removing sequential instance sdif3_state[3:0] (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\libero_tests\uart_int\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:797:4:797:10:@N:BN362:@XP_MSG">coreresetp.v(797)</a><!@TM:1724414393> | Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\libero_tests\uart_int\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:811:4:811:10:@N:BN362:@XP_MSG">coreresetp.v(811)</a><!@TM:1724414393> | Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\libero_tests\uart_int\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:825:4:825:10:@N:BN362:@XP_MSG">coreresetp.v(825)</a><!@TM:1724414393> | Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\libero_tests\uart_int\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:839:4:839:10:@N:BN362:@XP_MSG">coreresetp.v(839)</a><!@TM:1724414393> | Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\libero_tests\uart_int\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:797:4:797:10:@N:BN362:@XP_MSG">coreresetp.v(797)</a><!@TM:1724414393> | Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\libero_tests\uart_int\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:811:4:811:10:@N:BN362:@XP_MSG">coreresetp.v(811)</a><!@TM:1724414393> | Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\libero_tests\uart_int\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:825:4:825:10:@N:BN362:@XP_MSG">coreresetp.v(825)</a><!@TM:1724414393> | Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\libero_tests\uart_int\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:839:4:839:10:@N:BN362:@XP_MSG">coreresetp.v(839)</a><!@TM:1724414393> | Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:FX1184:@XP_HELP">FX1184</a> : <!@TM:1724414393> | Applying syn_allowed_resources blockrams=10 on top level netlist UART_INT1  

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 255MB peak: 255MB)

<font color=#A52A2A>@W:<a href="@W:MT688:@XP_HELP">MT688</a> : <a href="d:\libero_tests\uart_int\designer\uart_int1\synthesis.fdc:8:0:8:1:@W:MT688:@XP_MSG">synthesis.fdc(8)</a><!@TM:1724414393> | No path from master pin (-source) to source of clock UART_INT1_sb_0/CCC_0/GL0 due to black box UART_INT1_sb_0.CCC_0.CCC_INST </font>


<a name=mapperReport21></a>Clock Summary</a>
******************

          Start                                               Requested     Requested     Clock                                                                Clock                Clock
Level     Clock                                               Frequency     Period        Type                                                                 Group                Load 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       UART_INT1_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     50.0 MHz      20.000        declared                                                             default_clkgroup     15   
1 .         UART_INT1_sb_0/CCC_0/GL0                          100.0 MHz     10.000        generated (from UART_INT1_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT)     default_clkgroup     233  
=========================================================================================================================================================================================



Clock Load Summary
***********************

                                                    Clock     Source                                                              Clock Pin                                                     Non-clock Pin     Non-clock Pin                                                     
Clock                                               Load      Pin                                                                 Seq Example                                                   Seq Example       Comb Example                                                      
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
UART_INT1_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     15        UART_INT1_sb_0.FABOSC_0.I_RCOSC_25_50MHZ.CLKOUT(RCOSC_25_50MHZ)     UART_INT1_sb_0.CORERESETP_0.release_sdif0_core.C              -                 UART_INT1_sb_0.FABOSC_0.I_RCOSC_25_50MHZ_FAB.A(RCOSC_25_50MHZ_FAB)
UART_INT1_sb_0/CCC_0/GL0                            233       UART_INT1_sb_0.CCC_0.CCC_INST.GL0(CCC)                              UART_INT1_sb_0.UART_INT1_sb_MSS_0.MSS_ADLIB_INST.CLK_BASE     -                 UART_INT1_sb_0.CCC_0.GL0_INST.I(BUFG)                             
====================================================================================================================================================================================================================================================================================

@N:<a href="@N:FX1143:@XP_HELP">FX1143</a> : <!@TM:1724414393> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1724414393> | Writing default property annotation file D:\libero_tests\UART_INT\synthesis\UART_INT1.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 255MB peak: 256MB)

Encoding state machine sm0_state[6:0] (in view: work.CoreResetP_Z3(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine xmit_state[6:0] (in view: work.UART_INT1_sb_CoreUARTapb_0_0_Tx_async_1s_0s_1s_2s_3s_4s_5s_6s(verilog))
original code -> new code
   00000000000000000000000000000000 -> 0000001
   00000000000000000000000000000001 -> 0000010
   00000000000000000000000000000010 -> 0000100
   00000000000000000000000000000011 -> 0001000
   00000000000000000000000000000100 -> 0010000
   00000000000000000000000000000101 -> 0100000
   00000000000000000000000000000110 -> 1000000
Encoding state machine rx_state[2:0] (in view: work.UART_INT1_sb_CoreUARTapb_0_0_Rx_async_1s_0s_1s_2s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rx_state[3:0] (in view: work.UART_INT1_sb_CoreUARTapb_0_0_COREUART_1s_1s_0s_15s_0s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="d:\libero_tests\uart_int\component\work\uart_int1_sb\coreuartapb_0_0\rtl\vlog\core\coreuart.v:287:0:287:6:@N:MO225:@XP_MSG">coreuart.v(287)</a><!@TM:1724414393> | There are no possible illegal states for state machine rx_state[3:0] (in view: work.UART_INT1_sb_CoreUARTapb_0_0_COREUART_1s_1s_0s_15s_0s(verilog)); safe FSM implementation is not required.

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 257MB peak: 257MB)

<font color=#A52A2A>@W:<a href="@W:MF511:@XP_HELP">MF511</a> : <!@TM:1724414393> | Found issues with constraints. Please check constraint checker report "D:\libero_tests\UART_INT\synthesis\UART_INT1_cck.rpt" .</font> 

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 258MB peak: 258MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 168MB peak: 258MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Aug 23 17:29:53 2024

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1724414387>
Map & Optimize Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1724414387>
# Fri Aug 23 17:29:53 2024


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M
Install: C:\Microchip\Libero_SoC_v2024.1\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-9J7KET5

Implementation : synthesis
<a name=mapperReport32></a>Synopsys Microchip Technology Mapper, Version map202309act, Build 044R, Built Jan  4 2024 08:30:58, @</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 183MB peak: 183MB)

@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1724414395> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1724414395> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1724414395> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 186MB peak: 199MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 186MB peak: 199MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 188MB peak: 199MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 190MB peak: 199MB)


Vector Gate Optimization Enabled: Optimizing  Partial Hanging Logic. 


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 250MB peak: 250MB)

@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="d:\libero_tests\uart_int\component\work\uart_int1_sb\fabosc_0\uart_int1_sb_fabosc_0_osc.v:20:7:20:17:@N:MO111:@XP_MSG">uart_int1_sb_fabosc_0_osc.v(20)</a><!@TM:1724414395> | Tristate driver XTLOSC_O2F (in view: work.UART_INT1_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.UART_INT1_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="d:\libero_tests\uart_int\component\work\uart_int1_sb\fabosc_0\uart_int1_sb_fabosc_0_osc.v:19:7:19:17:@N:MO111:@XP_MSG">uart_int1_sb_fabosc_0_osc.v(19)</a><!@TM:1724414395> | Tristate driver XTLOSC_CCC (in view: work.UART_INT1_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.UART_INT1_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="d:\libero_tests\uart_int\component\work\uart_int1_sb\fabosc_0\uart_int1_sb_fabosc_0_osc.v:18:7:18:21:@N:MO111:@XP_MSG">uart_int1_sb_fabosc_0_osc.v(18)</a><!@TM:1724414395> | Tristate driver RCOSC_1MHZ_O2F (in view: work.UART_INT1_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.UART_INT1_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="d:\libero_tests\uart_int\component\work\uart_int1_sb\fabosc_0\uart_int1_sb_fabosc_0_osc.v:17:7:17:21:@N:MO111:@XP_MSG">uart_int1_sb_fabosc_0_osc.v(17)</a><!@TM:1724414395> | Tristate driver RCOSC_1MHZ_CCC (in view: work.UART_INT1_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.UART_INT1_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\libero_tests\uart_int\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:963:4:963:10:@W:BN132:@XP_MSG">coreresetp.v(963)</a><!@TM:1724414395> | Removing sequential instance UART_INT1_sb_0.CORERESETP_0.sdif3_spll_lock_q1 because it is equivalent to instance UART_INT1_sb_0.CORERESETP_0.CONFIG2_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\libero_tests\uart_int\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:946:4:946:10:@W:BN132:@XP_MSG">coreresetp.v(946)</a><!@TM:1724414395> | Removing sequential instance UART_INT1_sb_0.CORERESETP_0.CONFIG2_DONE_q1 because it is equivalent to instance UART_INT1_sb_0.CORERESETP_0.CONFIG1_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\libero_tests\uart_int\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:946:4:946:10:@W:BN132:@XP_MSG">coreresetp.v(946)</a><!@TM:1724414395> | Removing sequential instance UART_INT1_sb_0.CORERESETP_0.CONFIG2_DONE_clk_base because it is equivalent to instance UART_INT1_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\libero_tests\uart_int\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:929:4:929:10:@W:BN132:@XP_MSG">coreresetp.v(929)</a><!@TM:1724414395> | Removing sequential instance UART_INT1_sb_0.CORERESETP_0.CONFIG1_DONE_clk_base because it is equivalent to instance UART_INT1_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\libero_tests\uart_int\component\work\uart_int1_sb\coreuartapb_0_0\rtl\vlog\core\coreuart.v:257:0:257:6:@W:BN132:@XP_MSG">coreuart.v(257)</a><!@TM:1724414395> | Removing sequential instance UART_INT1_sb_0.CoreUARTapb_0_0.uUART.clear_parity_reg0 because it is equivalent to instance UART_INT1_sb_0.CoreUARTapb_0_0.uUART.clear_framing_error_reg0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\libero_tests\uart_int\component\work\uart_int1_sb\coreuartapb_0_0\rtl\vlog\core\coreuart.v:272:0:272:6:@W:BN132:@XP_MSG">coreuart.v(272)</a><!@TM:1724414395> | Removing sequential instance UART_INT1_sb_0.CoreUARTapb_0_0.uUART.clear_framing_error_reg because it is equivalent to instance UART_INT1_sb_0.CoreUARTapb_0_0.uUART.clear_parity_reg. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:BZ173:@XP_HELP">BZ173</a> : <a href="d:\libero_tests\uart_int\component\actel\directcore\coreapb3\4.1.100\rtl\vlog\core\coreapb3.v:267:2:267:6:@N:BZ173:@XP_MSG">coreapb3.v(267)</a><!@TM:1724414395> | ROM CoreAPB3_0.iPSELS_raw_2[1:0] (in view: work.UART_INT1_sb(verilog)) mapped in logic.
@N:<a href="@N:BZ173:@XP_HELP">BZ173</a> : <a href="d:\libero_tests\uart_int\component\actel\directcore\coreapb3\4.1.100\rtl\vlog\core\coreapb3.v:267:2:267:6:@N:BZ173:@XP_MSG">coreapb3.v(267)</a><!@TM:1724414395> | ROM CoreAPB3_0.iPSELS_raw_2[1:0] (in view: work.UART_INT1_sb(verilog)) mapped in logic.
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="d:\libero_tests\uart_int\component\actel\directcore\coreapb3\4.1.100\rtl\vlog\core\coreapb3.v:267:2:267:6:@N:MO106:@XP_MSG">coreapb3.v(267)</a><!@TM:1724414395> | Found ROM CoreAPB3_0.iPSELS_raw_2[1:0] (in view: work.UART_INT1_sb(verilog)) with 2 words by 2 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 254MB peak: 254MB)

Encoding state machine sm0_state[6:0] (in view: work.CoreResetP_Z3(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine rx_state[3:0] (in view: work.UART_INT1_sb_CoreUARTapb_0_0_COREUART_1s_1s_0s_15s_0s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="d:\libero_tests\uart_int\component\work\uart_int1_sb\coreuartapb_0_0\rtl\vlog\core\coreuart.v:287:0:287:6:@N:MO225:@XP_MSG">coreuart.v(287)</a><!@TM:1724414395> | There are no possible illegal states for state machine rx_state[3:0] (in view: work.UART_INT1_sb_CoreUARTapb_0_0_COREUART_1s_1s_0s_15s_0s(verilog)); safe FSM implementation is not required.
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="d:\libero_tests\uart_int\component\work\uart_int1_sb\coreuartapb_0_0\rtl\vlog\core\fifo_256x8_smartfusion2.v:140:0:140:6:@N:MO231:@XP_MSG">fifo_256x8_smartfusion2.v(140)</a><!@TM:1724414395> | Found counter in view:work.UART_INT1_sb_CoreUARTapb_0_0_COREUART_1s_1s_0s_15s_0s(verilog) instance genblk3\.rx_fifo.CoreUART_top_COREUART_0_fifo_128x8_pa4.wr_pointer[6:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="d:\libero_tests\uart_int\component\work\uart_int1_sb\coreuartapb_0_0\rtl\vlog\core\fifo_256x8_smartfusion2.v:140:0:140:6:@N:MO231:@XP_MSG">fifo_256x8_smartfusion2.v(140)</a><!@TM:1724414395> | Found counter in view:work.UART_INT1_sb_CoreUARTapb_0_0_COREUART_1s_1s_0s_15s_0s(verilog) instance genblk3\.rx_fifo.CoreUART_top_COREUART_0_fifo_128x8_pa4.rd_pointer[6:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="d:\libero_tests\uart_int\component\work\uart_int1_sb\coreuartapb_0_0\rtl\vlog\core\fifo_256x8_smartfusion2.v:140:0:140:6:@N:MO231:@XP_MSG">fifo_256x8_smartfusion2.v(140)</a><!@TM:1724414395> | Found counter in view:work.UART_INT1_sb_CoreUARTapb_0_0_COREUART_1s_1s_0s_15s_0s(verilog) instance genblk2\.tx_fifo.CoreUART_top_COREUART_0_fifo_128x8_pa4.wr_pointer[6:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="d:\libero_tests\uart_int\component\work\uart_int1_sb\coreuartapb_0_0\rtl\vlog\core\fifo_256x8_smartfusion2.v:140:0:140:6:@N:MO231:@XP_MSG">fifo_256x8_smartfusion2.v(140)</a><!@TM:1724414395> | Found counter in view:work.UART_INT1_sb_CoreUARTapb_0_0_COREUART_1s_1s_0s_15s_0s(verilog) instance genblk2\.tx_fifo.CoreUART_top_COREUART_0_fifo_128x8_pa4.rd_pointer[6:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="d:\libero_tests\uart_int\component\work\uart_int1_sb\coreuartapb_0_0\rtl\vlog\core\clock_gen.v:275:6:275:12:@N:MO231:@XP_MSG">clock_gen.v(275)</a><!@TM:1724414395> | Found counter in view:work.UART_INT1_sb_CoreUARTapb_0_0_Clock_gen_0s(verilog) instance genblk1\.baud_cntr[12:0] 
Encoding state machine xmit_state[6:0] (in view: work.UART_INT1_sb_CoreUARTapb_0_0_Tx_async_1s_0s_1s_2s_3s_4s_5s_6s(verilog))
original code -> new code
   00000000000000000000000000000000 -> 0000001
   00000000000000000000000000000001 -> 0000010
   00000000000000000000000000000010 -> 0000100
   00000000000000000000000000000011 -> 0001000
   00000000000000000000000000000100 -> 0010000
   00000000000000000000000000000101 -> 0100000
   00000000000000000000000000000110 -> 1000000
Encoding state machine rx_state[2:0] (in view: work.UART_INT1_sb_CoreUARTapb_0_0_Rx_async_1s_0s_1s_2s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 255MB peak: 255MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\libero_tests\uart_int\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@N:BN362:@XP_MSG">coreresetp.v(1089)</a><!@TM:1724414395> | Removing sequential instance UART_INT1_sb_0.CORERESETP_0.INIT_DONE_int (in view: work.UART_INT1(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\libero_tests\uart_int\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@N:BN362:@XP_MSG">coreresetp.v(1089)</a><!@TM:1724414395> | Removing sequential instance UART_INT1_sb_0.CORERESETP_0.sm0_state[6] (in view: work.UART_INT1(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 261MB peak: 261MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 261MB peak: 261MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 261MB peak: 261MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 261MB peak: 261MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 261MB peak: 261MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\libero_tests\uart_int\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1549:4:1549:10:@N:BN362:@XP_MSG">coreresetp.v(1549)</a><!@TM:1724414395> | Removing sequential instance UART_INT1_sb_0.CORERESETP_0.release_sdif2_core (in view: work.UART_INT1(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\libero_tests\uart_int\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1517:4:1517:10:@N:BN362:@XP_MSG">coreresetp.v(1517)</a><!@TM:1724414395> | Removing sequential instance UART_INT1_sb_0.CORERESETP_0.release_sdif1_core (in view: work.UART_INT1(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\libero_tests\uart_int\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1485:4:1485:10:@N:BN362:@XP_MSG">coreresetp.v(1485)</a><!@TM:1724414395> | Removing sequential instance UART_INT1_sb_0.CORERESETP_0.release_sdif0_core (in view: work.UART_INT1(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\libero_tests\uart_int\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1646:4:1646:10:@N:BN362:@XP_MSG">coreresetp.v(1646)</a><!@TM:1724414395> | Removing sequential instance UART_INT1_sb_0.CORERESETP_0.release_sdif3_core_q1 (in view: work.UART_INT1(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\libero_tests\uart_int\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1646:4:1646:10:@N:BN362:@XP_MSG">coreresetp.v(1646)</a><!@TM:1724414395> | Removing sequential instance UART_INT1_sb_0.CORERESETP_0.release_sdif2_core_q1 (in view: work.UART_INT1(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\libero_tests\uart_int\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1646:4:1646:10:@N:BN362:@XP_MSG">coreresetp.v(1646)</a><!@TM:1724414395> | Removing sequential instance UART_INT1_sb_0.CORERESETP_0.release_sdif1_core_q1 (in view: work.UART_INT1(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\libero_tests\uart_int\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1646:4:1646:10:@N:BN362:@XP_MSG">coreresetp.v(1646)</a><!@TM:1724414395> | Removing sequential instance UART_INT1_sb_0.CORERESETP_0.release_sdif0_core_q1 (in view: work.UART_INT1(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\libero_tests\uart_int\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1646:4:1646:10:@N:BN362:@XP_MSG">coreresetp.v(1646)</a><!@TM:1724414395> | Removing sequential instance UART_INT1_sb_0.CORERESETP_0.ddr_settled_q1 (in view: work.UART_INT1(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\libero_tests\uart_int\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:963:4:963:10:@N:BN362:@XP_MSG">coreresetp.v(963)</a><!@TM:1724414395> | Removing sequential instance UART_INT1_sb_0.CORERESETP_0.sdif3_spll_lock_q2 (in view: work.UART_INT1(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\libero_tests\uart_int\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:929:4:929:10:@N:BN362:@XP_MSG">coreresetp.v(929)</a><!@TM:1724414395> | Removing sequential instance UART_INT1_sb_0.CORERESETP_0.CONFIG1_DONE_q1 (in view: work.UART_INT1(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\libero_tests\uart_int\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:856:4:856:10:@N:BN362:@XP_MSG">coreresetp.v(856)</a><!@TM:1724414395> | Removing sequential instance UART_INT1_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 (in view: work.UART_INT1(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\libero_tests\uart_int\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:856:4:856:10:@N:BN362:@XP_MSG">coreresetp.v(856)</a><!@TM:1724414395> | Removing sequential instance UART_INT1_sb_0.CORERESETP_0.sm0_areset_n_rcosc (in view: work.UART_INT1(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\libero_tests\uart_int\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:755:4:755:10:@N:BN362:@XP_MSG">coreresetp.v(755)</a><!@TM:1724414395> | Removing sequential instance UART_INT1_sb_0.CORERESETP_0.sm0_areset_n_q1 (in view: work.UART_INT1(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\libero_tests\uart_int\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:755:4:755:10:@N:BN362:@XP_MSG">coreresetp.v(755)</a><!@TM:1724414395> | Removing sequential instance UART_INT1_sb_0.CORERESETP_0.sm0_areset_n_clk_base (in view: work.UART_INT1(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\libero_tests\uart_int\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1646:4:1646:10:@N:BN362:@XP_MSG">coreresetp.v(1646)</a><!@TM:1724414395> | Removing sequential instance UART_INT1_sb_0.CORERESETP_0.release_sdif3_core_clk_base (in view: work.UART_INT1(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\libero_tests\uart_int\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1646:4:1646:10:@N:BN362:@XP_MSG">coreresetp.v(1646)</a><!@TM:1724414395> | Removing sequential instance UART_INT1_sb_0.CORERESETP_0.release_sdif2_core_clk_base (in view: work.UART_INT1(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\libero_tests\uart_int\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1646:4:1646:10:@N:BN362:@XP_MSG">coreresetp.v(1646)</a><!@TM:1724414395> | Removing sequential instance UART_INT1_sb_0.CORERESETP_0.release_sdif1_core_clk_base (in view: work.UART_INT1(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\libero_tests\uart_int\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1646:4:1646:10:@N:BN362:@XP_MSG">coreresetp.v(1646)</a><!@TM:1724414395> | Removing sequential instance UART_INT1_sb_0.CORERESETP_0.release_sdif0_core_clk_base (in view: work.UART_INT1(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\libero_tests\uart_int\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1646:4:1646:10:@N:BN362:@XP_MSG">coreresetp.v(1646)</a><!@TM:1724414395> | Removing sequential instance UART_INT1_sb_0.CORERESETP_0.ddr_settled_clk_base (in view: work.UART_INT1(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\libero_tests\uart_int\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1613:4:1613:10:@N:BN362:@XP_MSG">coreresetp.v(1613)</a><!@TM:1724414395> | Removing sequential instance UART_INT1_sb_0.CORERESETP_0.ddr_settled (in view: work.UART_INT1(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\libero_tests\uart_int\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1581:4:1581:10:@N:BN362:@XP_MSG">coreresetp.v(1581)</a><!@TM:1724414395> | Removing sequential instance UART_INT1_sb_0.CORERESETP_0.release_sdif3_core (in view: work.UART_INT1(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\libero_tests\uart_int\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:912:4:912:10:@N:BN362:@XP_MSG">coreresetp.v(912)</a><!@TM:1724414395> | Removing sequential instance UART_INT1_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1 (in view: work.UART_INT1(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\libero_tests\uart_int\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:912:4:912:10:@N:BN362:@XP_MSG">coreresetp.v(912)</a><!@TM:1724414395> | Removing sequential instance UART_INT1_sb_0.CORERESETP_0.sdif3_areset_n_rcosc (in view: work.UART_INT1(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\libero_tests\uart_int\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:898:4:898:10:@N:BN362:@XP_MSG">coreresetp.v(898)</a><!@TM:1724414395> | Removing sequential instance UART_INT1_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1 (in view: work.UART_INT1(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\libero_tests\uart_int\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:898:4:898:10:@N:BN362:@XP_MSG">coreresetp.v(898)</a><!@TM:1724414395> | Removing sequential instance UART_INT1_sb_0.CORERESETP_0.sdif2_areset_n_rcosc (in view: work.UART_INT1(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\libero_tests\uart_int\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:884:4:884:10:@N:BN362:@XP_MSG">coreresetp.v(884)</a><!@TM:1724414395> | Removing sequential instance UART_INT1_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1 (in view: work.UART_INT1(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\libero_tests\uart_int\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:884:4:884:10:@N:BN362:@XP_MSG">coreresetp.v(884)</a><!@TM:1724414395> | Removing sequential instance UART_INT1_sb_0.CORERESETP_0.sdif1_areset_n_rcosc (in view: work.UART_INT1(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\libero_tests\uart_int\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:870:4:870:10:@N:BN362:@XP_MSG">coreresetp.v(870)</a><!@TM:1724414395> | Removing sequential instance UART_INT1_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1 (in view: work.UART_INT1(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\libero_tests\uart_int\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:870:4:870:10:@N:BN362:@XP_MSG">coreresetp.v(870)</a><!@TM:1724414395> | Removing sequential instance UART_INT1_sb_0.CORERESETP_0.sdif0_areset_n_rcosc (in view: work.UART_INT1(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\libero_tests\uart_int\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@N:BN362:@XP_MSG">coreresetp.v(1089)</a><!@TM:1724414395> | Removing sequential instance UART_INT1_sb_0.CORERESETP_0.sm0_state[5] (in view: work.UART_INT1(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\libero_tests\uart_int\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@N:BN362:@XP_MSG">coreresetp.v(1089)</a><!@TM:1724414395> | Removing sequential instance UART_INT1_sb_0.CORERESETP_0.sm0_state[4] (in view: work.UART_INT1(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\libero_tests\uart_int\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@N:BN362:@XP_MSG">coreresetp.v(1089)</a><!@TM:1724414395> | Removing sequential instance UART_INT1_sb_0.CORERESETP_0.sm0_state[3] (in view: work.UART_INT1(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\libero_tests\uart_int\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@N:BN362:@XP_MSG">coreresetp.v(1089)</a><!@TM:1724414395> | Removing sequential instance UART_INT1_sb_0.CORERESETP_0.sm0_state[2] (in view: work.UART_INT1(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\libero_tests\uart_int\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@N:BN362:@XP_MSG">coreresetp.v(1089)</a><!@TM:1724414395> | Removing sequential instance UART_INT1_sb_0.CORERESETP_0.sm0_state[1] (in view: work.UART_INT1(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\libero_tests\uart_int\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@N:BN362:@XP_MSG">coreresetp.v(1089)</a><!@TM:1724414395> | Removing sequential instance UART_INT1_sb_0.CORERESETP_0.sm0_state[0] (in view: work.UART_INT1(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 261MB peak: 262MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 262MB peak: 262MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     1.00ns		 250 /       197
   2		0h:00m:00s		     1.00ns		 247 /       197
   3		0h:00m:00s		     1.08ns		 247 /       197
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1724414395> | Promoting Net UART_INT1_sb_0.CORERESETP_0.MSS_HPMS_READY_int on CLKINT  I_144  

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 262MB peak: 262MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 262MB peak: 263MB)


Starting CDBProcessSetClockGroups... (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 263MB peak: 263MB)


Finished with CDBProcessSetClockGroups (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 263MB peak: 263MB)


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 211MB peak: 263MB)

Writing Analyst data base D:\libero_tests\UART_INT\synthesis\synwork\UART_INT1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 260MB peak: 263MB)

Writing Verilog Simulation files
@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1724414395> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1724414395> | Synopsys Constraint File capacitance units using default value of 1pF  

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 261MB peak: 263MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 261MB peak: 263MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 259MB peak: 263MB)

<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="d:\libero_tests\uart_int\component\work\uart_int1_sb\ccc_0\uart_int1_sb_ccc_0_fccc.v:20:36:20:44:@W:MT246:@XP_MSG">uart_int1_sb_ccc_0_fccc.v(20)</a><!@TM:1724414395> | Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1724414395> | Found clock UART_INT1_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT with period 20.00ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1724414395> | Found clock UART_INT1_sb_0/CCC_0/GL0 with period 10.00ns  


<a name=timingReport33></a>##### START OF TIMING REPORT #####[</a>
# Timing report written on Fri Aug 23 17:29:55 2024
#


Top view:               UART_INT1
Requested Frequency:    50.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\libero_tests\UART_INT\designer\UART_INT1\synthesis.fdc
                       
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1724414395> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1724414395> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary34></a>Performance Summary</a>
*******************


Worst slack in design: 2.256

                                                    Requested     Estimated     Requested     Estimated               Clock                                                                Clock           
Starting Clock                                      Frequency     Frequency     Period        Period        Slack     Type                                                                 Group           
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
UART_INT1_sb_0/CCC_0/GL0                            100.0 MHz     129.1 MHz     10.000        7.744         2.256     generated (from UART_INT1_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT)     default_clkgroup
UART_INT1_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     50.0 MHz      NA            20.000        NA            NA        declared                                                             default_clkgroup
===========================================================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





<a name=clockRelationships35></a>Clock Relationships</a>
*******************

Clocks                                              |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------
Starting                  Ending                    |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------
UART_INT1_sb_0/CCC_0/GL0  UART_INT1_sb_0/CCC_0/GL0  |  10.000      2.256  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo36></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport37></a>Detailed Report for Clock: UART_INT1_sb_0/CCC_0/GL0</a>
====================================



<a name=startingSlack38></a>Starting Points with Worst Slack</a>
********************************

                                                     Starting                                                                                                          Arrival          
Instance                                             Reference                    Type        Pin                Net                                                   Time        Slack
                                                     Clock                                                                                                                              
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
UART_INT1_sb_0.UART_INT1_sb_MSS_0.MSS_ADLIB_INST     UART_INT1_sb_0/CCC_0/GL0     MSS_005     F_HM0_ADDR[15]     UART_INT1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR[15]     3.923       2.256
UART_INT1_sb_0.UART_INT1_sb_MSS_0.MSS_ADLIB_INST     UART_INT1_sb_0/CCC_0/GL0     MSS_005     F_HM0_ADDR[14]     UART_INT1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR[14]     3.567       2.337
UART_INT1_sb_0.UART_INT1_sb_MSS_0.MSS_ADLIB_INST     UART_INT1_sb_0/CCC_0/GL0     MSS_005     F_HM0_ADDR[13]     UART_INT1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR[13]     3.604       2.343
UART_INT1_sb_0.UART_INT1_sb_MSS_0.MSS_ADLIB_INST     UART_INT1_sb_0/CCC_0/GL0     MSS_005     F_HM0_ADDR[12]     UART_INT1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR[12]     3.791       2.550
UART_INT1_sb_0.UART_INT1_sb_MSS_0.MSS_ADLIB_INST     UART_INT1_sb_0/CCC_0/GL0     MSS_005     F_HM0_ADDR[3]      CoreAPB3_0_APBmslave0_PADDR[3]                        3.676       2.555
UART_INT1_sb_0.UART_INT1_sb_MSS_0.MSS_ADLIB_INST     UART_INT1_sb_0/CCC_0/GL0     MSS_005     F_HM0_SEL          UART_INT1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx         3.822       2.596
UART_INT1_sb_0.UART_INT1_sb_MSS_0.MSS_ADLIB_INST     UART_INT1_sb_0/CCC_0/GL0     MSS_005     F_HM0_ADDR[2]      CoreAPB3_0_APBmslave0_PADDR[2]                        3.599       2.692
UART_INT1_sb_0.UART_INT1_sb_MSS_0.MSS_ADLIB_INST     UART_INT1_sb_0/CCC_0/GL0     MSS_005     F_HM0_ADDR[4]      CoreAPB3_0_APBmslave0_PADDR[4]                        3.611       2.814
UART_INT1_sb_0.UART_INT1_sb_MSS_0.MSS_ADLIB_INST     UART_INT1_sb_0/CCC_0/GL0     MSS_005     F_HM0_WRITE        CoreAPB3_0_APBmslave0_PWRITE                          3.742       3.169
UART_INT1_sb_0.UART_INT1_sb_MSS_0.MSS_ADLIB_INST     UART_INT1_sb_0/CCC_0/GL0     MSS_005     F_HM0_ENABLE       CoreAPB3_0_APBmslave0_PENABLE                         3.660       3.174
========================================================================================================================================================================================


<a name=endingSlack39></a>Ending Points with Worst Slack</a>
******************************

                                                     Starting                                                                                                          Required          
Instance                                             Reference                    Type        Pin                Net                                                   Time         Slack
                                                     Clock                                                                                                                               
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
UART_INT1_sb_0.UART_INT1_sb_MSS_0.MSS_ADLIB_INST     UART_INT1_sb_0/CCC_0/GL0     MSS_005     F_HM0_RDATA[0]     UART_INT1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[0]     9.739        2.256
UART_INT1_sb_0.UART_INT1_sb_MSS_0.MSS_ADLIB_INST     UART_INT1_sb_0/CCC_0/GL0     MSS_005     F_HM0_RDATA[4]     UART_INT1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[4]     9.606        2.462
UART_INT1_sb_0.UART_INT1_sb_MSS_0.MSS_ADLIB_INST     UART_INT1_sb_0/CCC_0/GL0     MSS_005     F_HM0_RDATA[1]     UART_INT1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[1]     9.636        2.492
UART_INT1_sb_0.CoreUARTapb_0_0.iPRDATA[0]            UART_INT1_sb_0/CCC_0/GL0     SLE         EN                 un1_NxtPrdata23_i                                     9.662        2.516
UART_INT1_sb_0.CoreUARTapb_0_0.iPRDATA[1]            UART_INT1_sb_0/CCC_0/GL0     SLE         EN                 un1_NxtPrdata23_i                                     9.662        2.516
UART_INT1_sb_0.CoreUARTapb_0_0.iPRDATA[2]            UART_INT1_sb_0/CCC_0/GL0     SLE         EN                 un1_NxtPrdata23_i                                     9.662        2.516
UART_INT1_sb_0.CoreUARTapb_0_0.iPRDATA[3]            UART_INT1_sb_0/CCC_0/GL0     SLE         EN                 un1_NxtPrdata23_i                                     9.662        2.516
UART_INT1_sb_0.CoreUARTapb_0_0.iPRDATA[4]            UART_INT1_sb_0/CCC_0/GL0     SLE         EN                 un1_NxtPrdata23_i                                     9.662        2.516
UART_INT1_sb_0.CoreUARTapb_0_0.iPRDATA[5]            UART_INT1_sb_0/CCC_0/GL0     SLE         EN                 un1_NxtPrdata23_i                                     9.662        2.516
UART_INT1_sb_0.CoreUARTapb_0_0.iPRDATA[6]            UART_INT1_sb_0/CCC_0/GL0     SLE         EN                 un1_NxtPrdata23_i                                     9.662        2.516
=========================================================================================================================================================================================



<a name=worstPaths40></a>Worst Path Information</a>
<a href="D:\libero_tests\UART_INT\synthesis\UART_INT1.srr:srsfD:\libero_tests\UART_INT\synthesis\UART_INT1.srs:fp:116551:118123:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.261
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.739

    - Propagation time:                      7.483
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     2.256

    Number of logic level(s):                3
    Starting point:                          UART_INT1_sb_0.UART_INT1_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[15]
    Ending point:                            UART_INT1_sb_0.UART_INT1_sb_MSS_0.MSS_ADLIB_INST / F_HM0_RDATA[0]
    The start point is clocked by            UART_INT1_sb_0/CCC_0/GL0 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK_BASE
    The end   point is clocked by            UART_INT1_sb_0/CCC_0/GL0 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK_BASE

Instance / Net                                                        Pin                Pin               Arrival     No. of    
Name                                                      Type        Name               Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
UART_INT1_sb_0.UART_INT1_sb_MSS_0.MSS_ADLIB_INST          MSS_005     F_HM0_ADDR[15]     Out     3.923     3.923 r     -         
UART_INT1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR[15]         Net         -                  -       0.497     -           2         
UART_INT1_sb_0.CoreAPB3_0.g0                              CFG4        D                  In      -         4.420 r     -         
UART_INT1_sb_0.CoreAPB3_0.g0                              CFG4        Y                  Out     0.326     4.746 f     -         
CoreAPB3_0_APBmslave1_PSELx                               Net         -                  -       1.058     -           10        
UART_INT1_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_u_1[0]     CFG3        B                  In      -         5.804 f     -         
UART_INT1_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_u_1[0]     CFG3        Y                  Out     0.165     5.969 f     -         
PRDATA_u_1[0]                                             Net         -                  -       0.248     -           1         
UART_INT1_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_u[0]       CFG4        B                  In      -         6.217 f     -         
UART_INT1_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_u[0]       CFG4        Y                  Out     0.148     6.366 r     -         
UART_INT1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[0]         Net         -                  -       1.117     -           1         
UART_INT1_sb_0.UART_INT1_sb_MSS_0.MSS_ADLIB_INST          MSS_005     F_HM0_RDATA[0]     In      -         7.483 r     -         
=================================================================================================================================
Total path delay (propagation time + setup) of 7.744 is 4.823(62.3%) logic and 2.920(37.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
<font color=#A52A2A>@W:<a href="@W:MT447:@XP_HELP">MT447</a> : <a href="d:\libero_tests\uart_int\designer\uart_int1\synthesis.fdc:9:0:9:1:@W:MT447:@XP_MSG">synthesis.fdc(9)</a><!@TM:1724414395> | Timing constraint (through [get_nets { UART_INT1_sb_0.CORERESETP_0.ddr_settled UART_INT1_sb_0.CORERESETP_0.count_ddr_enable UART_INT1_sb_0.CORERESETP_0.release_sdif*_core UART_INT1_sb_0.CORERESETP_0.count_sdif*_enable }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design </font>
<font color=#A52A2A>@W:<a href="@W:MT447:@XP_HELP">MT447</a> : <a href="d:\libero_tests\uart_int\designer\uart_int1\synthesis.fdc:10:0:10:1:@W:MT447:@XP_MSG">synthesis.fdc(10)</a><!@TM:1724414395> | Timing constraint (from [get_cells { UART_INT1_sb_0.CORERESETP_0.MSS_HPMS_READY_int }] to [get_cells { UART_INT1_sb_0.CORERESETP_0.sm0_areset_n_rcosc UART_INT1_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design </font>
<font color=#A52A2A>@W:<a href="@W:MT447:@XP_HELP">MT447</a> : <a href="d:\libero_tests\uart_int\designer\uart_int1\synthesis.fdc:11:0:11:1:@W:MT447:@XP_MSG">synthesis.fdc(11)</a><!@TM:1724414395> | Timing constraint (from [get_cells { UART_INT1_sb_0.CORERESETP_0.MSS_HPMS_READY_int UART_INT1_sb_0.CORERESETP_0.SDIF*_PERST_N_re }] to [get_cells { UART_INT1_sb_0.CORERESETP_0.sdif*_areset_n_rcosc* }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design </font>
<font color=#A52A2A>@W:<a href="@W:MT447:@XP_HELP">MT447</a> : <a href="d:\libero_tests\uart_int\designer\uart_int1\synthesis.fdc:12:0:12:1:@W:MT447:@XP_MSG">synthesis.fdc(12)</a><!@TM:1724414395> | Timing constraint (through [get_nets { UART_INT1_sb_0.CORERESETP_0.CONFIG1_DONE UART_INT1_sb_0.CORERESETP_0.CONFIG2_DONE UART_INT1_sb_0.CORERESETP_0.SDIF*_PERST_N UART_INT1_sb_0.CORERESETP_0.SDIF*_PSEL UART_INT1_sb_0.CORERESETP_0.SDIF*_PWRITE UART_INT1_sb_0.CORERESETP_0.SDIF*_PRDATA[*] UART_INT1_sb_0.CORERESETP_0.SOFT_EXT_RESET_OUT UART_INT1_sb_0.CORERESETP_0.SOFT_RESET_F2M UART_INT1_sb_0.CORERESETP_0.SOFT_M3_RESET UART_INT1_sb_0.CORERESETP_0.SOFT_MDDR_DDR_AXI_S_CORE_RESET UART_INT1_sb_0.CORERESETP_0.SOFT_FDDR_CORE_RESET UART_INT1_sb_0.CORERESETP_0.SOFT_SDIF*_PHY_RESET UART_INT1_sb_0.CORERESETP_0.SOFT_SDIF*_CORE_RESET UART_INT1_sb_0.CORERESETP_0.SOFT_SDIF0_0_CORE_RESET UART_INT1_sb_0.CORERESETP_0.SOFT_SDIF0_1_CORE_RESET }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design </font>
<font color=#A52A2A>@W:<a href="@W:MT447:@XP_HELP">MT447</a> : <a href="d:\libero_tests\uart_int\designer\uart_int1\synthesis.fdc:13:0:13:1:@W:MT447:@XP_MSG">synthesis.fdc(13)</a><!@TM:1724414395> | Timing constraint (through [get_pins { UART_INT1_sb_0.UART_INT1_sb_MSS_0.MSS_ADLIB_INST.CONFIG_PRESET_N }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design </font>
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 260MB peak: 263MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 260MB peak: 263MB)

---------------------------------------
<a name=resourceUsage41></a>Resource Usage Report for UART_INT1 </a>

Mapping to part: m2s005vf400std
Cell usage:
CCC             1 use
CLKINT          2 uses
INV             2 uses
MSS_005         1 use
OR3             3 uses
RCOSC_25_50MHZ  1 use
SYSRESET        1 use
CFG1           10 uses
CFG2           51 uses
CFG3           41 uses
CFG4           72 uses

Carry cells:
ARI1            56 uses - used for arithmetic functions
ARI1            13 uses - used for Wide-Mux implementation
Total ARI1      69 uses


Sequential Cells: 
SLE            197 uses

DSP Blocks:    0 of 11 (0%)

I/O ports: 5
I/O primitives: 3
INBUF          1 use
OUTBUF         2 uses


Global Clock Buffers: 2

RAM/ROM usage summary
Total Block RAMs (RAM64x18) : 2 of 11 (18%)

Total LUTs:    243

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 72; LUTs = 72;
RAM1K18  Interface Logic : SLEs = 0; LUTs = 0;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  197 + 72 + 0 + 0 = 269;
Total number of LUTs after P&R:  243 + 72 + 0 + 0 = 315;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 128MB peak: 263MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Aug 23 17:29:55 2024

###########################################################]

</pre></samp></body></html>
