Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Oct 20 11:10:43 2022
| Host         : CB428-EE10977 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file tx_top_timing_summary_routed.rpt -pb tx_top_timing_summary_routed.pb -rpx tx_top_timing_summary_routed.rpx -warn_on_violation
| Design       : tx_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (35)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (35)
-------------------------------
 There are 35 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     91.518        0.000                      0                   65        0.055        0.000                      0                   65        3.000        0.000                       0                    41  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100MHZ               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_1    {0.000 48.077}     96.154          10.400          
  clkfbout_clk_wiz_1    {0.000 25.000}     50.000          20.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_1_1  {0.000 48.077}     96.154          10.400          
  clkfbout_clk_wiz_1_1  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1         91.518        0.000                      0                   65        0.234        0.000                      0                   65       47.577        0.000                       0                    37  
  clkfbout_clk_wiz_1                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1_1       91.529        0.000                      0                   65        0.234        0.000                      0                   65       47.577        0.000                       0                    37  
  clkfbout_clk_wiz_1_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_1_1  clk_out1_clk_wiz_1         91.518        0.000                      0                   65        0.055        0.000                      0                   65  
clk_out1_clk_wiz_1    clk_out1_clk_wiz_1_1       91.518        0.000                      0                   65        0.055        0.000                      0                   65  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_out1_clk_wiz_1                          
(none)                clk_out1_clk_wiz_1_1                        
(none)                clkfbout_clk_wiz_1                          
(none)                clkfbout_clk_wiz_1_1                        
(none)                                      clk_out1_clk_wiz_1    
(none)                                      clk_out1_clk_wiz_1_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  timing_mod/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  timing_mod/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  timing_mod/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  timing_mod/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  timing_mod/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  timing_mod/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       91.518ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.234ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       47.577ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             91.518ns  (required time - arrival time)
  Source:                 output_mod/counter3200_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            output_mod/counter3200_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1 rise@96.154ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.897ns  (logic 0.890ns (22.837%)  route 3.007ns (77.163%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 94.661 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.618    -0.894    output_mod/clk_out1
    SLICE_X2Y24          FDRE                                         r  output_mod/counter3200_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  output_mod/counter3200_reg[7]/Q
                         net (fo=3, routed)           0.847     0.471    output_mod/pn11_mod/counter3200_reg[0]
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.124     0.595 f  output_mod/pn11_mod/FSM_sequential_cs[1]_i_2/O
                         net (fo=3, routed)           0.613     1.208    output_mod/preamble_mod/FSM_sequential_cs_reg[0]
    SLICE_X4Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.332 f  output_mod/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.925     2.257    output_mod/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.124     2.381 r  output_mod/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.623     3.004    output_mod/preamble_mod_n_1
    SLICE_X2Y25          FDRE                                         r  output_mod/counter3200_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.502    94.661    output_mod/clk_out1
    SLICE_X2Y25          FDRE                                         r  output_mod/counter3200_reg[10]/C
                         clock pessimism              0.564    95.224    
                         clock uncertainty           -0.179    95.046    
    SLICE_X2Y25          FDRE (Setup_fdre_C_R)       -0.524    94.522    output_mod/counter3200_reg[10]
  -------------------------------------------------------------------
                         required time                         94.522    
                         arrival time                          -3.004    
  -------------------------------------------------------------------
                         slack                                 91.518    

Slack (MET) :             91.518ns  (required time - arrival time)
  Source:                 output_mod/counter3200_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            output_mod/counter3200_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1 rise@96.154ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.897ns  (logic 0.890ns (22.837%)  route 3.007ns (77.163%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 94.661 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.618    -0.894    output_mod/clk_out1
    SLICE_X2Y24          FDRE                                         r  output_mod/counter3200_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  output_mod/counter3200_reg[7]/Q
                         net (fo=3, routed)           0.847     0.471    output_mod/pn11_mod/counter3200_reg[0]
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.124     0.595 f  output_mod/pn11_mod/FSM_sequential_cs[1]_i_2/O
                         net (fo=3, routed)           0.613     1.208    output_mod/preamble_mod/FSM_sequential_cs_reg[0]
    SLICE_X4Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.332 f  output_mod/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.925     2.257    output_mod/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.124     2.381 r  output_mod/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.623     3.004    output_mod/preamble_mod_n_1
    SLICE_X2Y25          FDRE                                         r  output_mod/counter3200_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.502    94.661    output_mod/clk_out1
    SLICE_X2Y25          FDRE                                         r  output_mod/counter3200_reg[11]/C
                         clock pessimism              0.564    95.224    
                         clock uncertainty           -0.179    95.046    
    SLICE_X2Y25          FDRE (Setup_fdre_C_R)       -0.524    94.522    output_mod/counter3200_reg[11]
  -------------------------------------------------------------------
                         required time                         94.522    
                         arrival time                          -3.004    
  -------------------------------------------------------------------
                         slack                                 91.518    

Slack (MET) :             91.518ns  (required time - arrival time)
  Source:                 output_mod/counter3200_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            output_mod/counter3200_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1 rise@96.154ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.897ns  (logic 0.890ns (22.837%)  route 3.007ns (77.163%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 94.661 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.618    -0.894    output_mod/clk_out1
    SLICE_X2Y24          FDRE                                         r  output_mod/counter3200_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  output_mod/counter3200_reg[7]/Q
                         net (fo=3, routed)           0.847     0.471    output_mod/pn11_mod/counter3200_reg[0]
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.124     0.595 f  output_mod/pn11_mod/FSM_sequential_cs[1]_i_2/O
                         net (fo=3, routed)           0.613     1.208    output_mod/preamble_mod/FSM_sequential_cs_reg[0]
    SLICE_X4Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.332 f  output_mod/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.925     2.257    output_mod/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.124     2.381 r  output_mod/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.623     3.004    output_mod/preamble_mod_n_1
    SLICE_X2Y25          FDRE                                         r  output_mod/counter3200_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.502    94.661    output_mod/clk_out1
    SLICE_X2Y25          FDRE                                         r  output_mod/counter3200_reg[8]/C
                         clock pessimism              0.564    95.224    
                         clock uncertainty           -0.179    95.046    
    SLICE_X2Y25          FDRE (Setup_fdre_C_R)       -0.524    94.522    output_mod/counter3200_reg[8]
  -------------------------------------------------------------------
                         required time                         94.522    
                         arrival time                          -3.004    
  -------------------------------------------------------------------
                         slack                                 91.518    

Slack (MET) :             91.518ns  (required time - arrival time)
  Source:                 output_mod/counter3200_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            output_mod/counter3200_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1 rise@96.154ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.897ns  (logic 0.890ns (22.837%)  route 3.007ns (77.163%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 94.661 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.618    -0.894    output_mod/clk_out1
    SLICE_X2Y24          FDRE                                         r  output_mod/counter3200_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  output_mod/counter3200_reg[7]/Q
                         net (fo=3, routed)           0.847     0.471    output_mod/pn11_mod/counter3200_reg[0]
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.124     0.595 f  output_mod/pn11_mod/FSM_sequential_cs[1]_i_2/O
                         net (fo=3, routed)           0.613     1.208    output_mod/preamble_mod/FSM_sequential_cs_reg[0]
    SLICE_X4Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.332 f  output_mod/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.925     2.257    output_mod/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.124     2.381 r  output_mod/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.623     3.004    output_mod/preamble_mod_n_1
    SLICE_X2Y25          FDRE                                         r  output_mod/counter3200_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.502    94.661    output_mod/clk_out1
    SLICE_X2Y25          FDRE                                         r  output_mod/counter3200_reg[9]/C
                         clock pessimism              0.564    95.224    
                         clock uncertainty           -0.179    95.046    
    SLICE_X2Y25          FDRE (Setup_fdre_C_R)       -0.524    94.522    output_mod/counter3200_reg[9]
  -------------------------------------------------------------------
                         required time                         94.522    
                         arrival time                          -3.004    
  -------------------------------------------------------------------
                         slack                                 91.518    

Slack (MET) :             91.628ns  (required time - arrival time)
  Source:                 output_mod/counter3200_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            output_mod/counter3200_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1 rise@96.154ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.803ns  (logic 0.890ns (23.401%)  route 2.913ns (76.599%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 94.663 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.618    -0.894    output_mod/clk_out1
    SLICE_X2Y24          FDRE                                         r  output_mod/counter3200_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  output_mod/counter3200_reg[7]/Q
                         net (fo=3, routed)           0.847     0.471    output_mod/pn11_mod/counter3200_reg[0]
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.124     0.595 f  output_mod/pn11_mod/FSM_sequential_cs[1]_i_2/O
                         net (fo=3, routed)           0.613     1.208    output_mod/preamble_mod/FSM_sequential_cs_reg[0]
    SLICE_X4Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.332 f  output_mod/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.925     2.257    output_mod/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.124     2.381 r  output_mod/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.529     2.910    output_mod/preamble_mod_n_1
    SLICE_X2Y23          FDRE                                         r  output_mod/counter3200_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.504    94.663    output_mod/clk_out1
    SLICE_X2Y23          FDRE                                         r  output_mod/counter3200_reg[0]/C
                         clock pessimism              0.578    95.240    
                         clock uncertainty           -0.179    95.062    
    SLICE_X2Y23          FDRE (Setup_fdre_C_R)       -0.524    94.538    output_mod/counter3200_reg[0]
  -------------------------------------------------------------------
                         required time                         94.538    
                         arrival time                          -2.910    
  -------------------------------------------------------------------
                         slack                                 91.628    

Slack (MET) :             91.628ns  (required time - arrival time)
  Source:                 output_mod/counter3200_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            output_mod/counter3200_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1 rise@96.154ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.803ns  (logic 0.890ns (23.401%)  route 2.913ns (76.599%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 94.663 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.618    -0.894    output_mod/clk_out1
    SLICE_X2Y24          FDRE                                         r  output_mod/counter3200_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  output_mod/counter3200_reg[7]/Q
                         net (fo=3, routed)           0.847     0.471    output_mod/pn11_mod/counter3200_reg[0]
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.124     0.595 f  output_mod/pn11_mod/FSM_sequential_cs[1]_i_2/O
                         net (fo=3, routed)           0.613     1.208    output_mod/preamble_mod/FSM_sequential_cs_reg[0]
    SLICE_X4Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.332 f  output_mod/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.925     2.257    output_mod/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.124     2.381 r  output_mod/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.529     2.910    output_mod/preamble_mod_n_1
    SLICE_X2Y23          FDRE                                         r  output_mod/counter3200_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.504    94.663    output_mod/clk_out1
    SLICE_X2Y23          FDRE                                         r  output_mod/counter3200_reg[1]/C
                         clock pessimism              0.578    95.240    
                         clock uncertainty           -0.179    95.062    
    SLICE_X2Y23          FDRE (Setup_fdre_C_R)       -0.524    94.538    output_mod/counter3200_reg[1]
  -------------------------------------------------------------------
                         required time                         94.538    
                         arrival time                          -2.910    
  -------------------------------------------------------------------
                         slack                                 91.628    

Slack (MET) :             91.628ns  (required time - arrival time)
  Source:                 output_mod/counter3200_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            output_mod/counter3200_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1 rise@96.154ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.803ns  (logic 0.890ns (23.401%)  route 2.913ns (76.599%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 94.663 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.618    -0.894    output_mod/clk_out1
    SLICE_X2Y24          FDRE                                         r  output_mod/counter3200_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  output_mod/counter3200_reg[7]/Q
                         net (fo=3, routed)           0.847     0.471    output_mod/pn11_mod/counter3200_reg[0]
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.124     0.595 f  output_mod/pn11_mod/FSM_sequential_cs[1]_i_2/O
                         net (fo=3, routed)           0.613     1.208    output_mod/preamble_mod/FSM_sequential_cs_reg[0]
    SLICE_X4Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.332 f  output_mod/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.925     2.257    output_mod/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.124     2.381 r  output_mod/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.529     2.910    output_mod/preamble_mod_n_1
    SLICE_X2Y23          FDRE                                         r  output_mod/counter3200_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.504    94.663    output_mod/clk_out1
    SLICE_X2Y23          FDRE                                         r  output_mod/counter3200_reg[2]/C
                         clock pessimism              0.578    95.240    
                         clock uncertainty           -0.179    95.062    
    SLICE_X2Y23          FDRE (Setup_fdre_C_R)       -0.524    94.538    output_mod/counter3200_reg[2]
  -------------------------------------------------------------------
                         required time                         94.538    
                         arrival time                          -2.910    
  -------------------------------------------------------------------
                         slack                                 91.628    

Slack (MET) :             91.628ns  (required time - arrival time)
  Source:                 output_mod/counter3200_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            output_mod/counter3200_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1 rise@96.154ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.803ns  (logic 0.890ns (23.401%)  route 2.913ns (76.599%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 94.663 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.618    -0.894    output_mod/clk_out1
    SLICE_X2Y24          FDRE                                         r  output_mod/counter3200_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  output_mod/counter3200_reg[7]/Q
                         net (fo=3, routed)           0.847     0.471    output_mod/pn11_mod/counter3200_reg[0]
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.124     0.595 f  output_mod/pn11_mod/FSM_sequential_cs[1]_i_2/O
                         net (fo=3, routed)           0.613     1.208    output_mod/preamble_mod/FSM_sequential_cs_reg[0]
    SLICE_X4Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.332 f  output_mod/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.925     2.257    output_mod/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.124     2.381 r  output_mod/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.529     2.910    output_mod/preamble_mod_n_1
    SLICE_X2Y23          FDRE                                         r  output_mod/counter3200_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.504    94.663    output_mod/clk_out1
    SLICE_X2Y23          FDRE                                         r  output_mod/counter3200_reg[3]/C
                         clock pessimism              0.578    95.240    
                         clock uncertainty           -0.179    95.062    
    SLICE_X2Y23          FDRE (Setup_fdre_C_R)       -0.524    94.538    output_mod/counter3200_reg[3]
  -------------------------------------------------------------------
                         required time                         94.538    
                         arrival time                          -2.910    
  -------------------------------------------------------------------
                         slack                                 91.628    

Slack (MET) :             91.789ns  (required time - arrival time)
  Source:                 output_mod/counter3200_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            output_mod/counter3200_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1 rise@96.154ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.662ns  (logic 0.890ns (24.303%)  route 2.772ns (75.697%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 94.661 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.618    -0.894    output_mod/clk_out1
    SLICE_X2Y24          FDRE                                         r  output_mod/counter3200_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  output_mod/counter3200_reg[7]/Q
                         net (fo=3, routed)           0.847     0.471    output_mod/pn11_mod/counter3200_reg[0]
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.124     0.595 f  output_mod/pn11_mod/FSM_sequential_cs[1]_i_2/O
                         net (fo=3, routed)           0.613     1.208    output_mod/preamble_mod/FSM_sequential_cs_reg[0]
    SLICE_X4Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.332 f  output_mod/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.925     2.257    output_mod/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.124     2.381 r  output_mod/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.388     2.769    output_mod/preamble_mod_n_1
    SLICE_X2Y24          FDRE                                         r  output_mod/counter3200_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.502    94.661    output_mod/clk_out1
    SLICE_X2Y24          FDRE                                         r  output_mod/counter3200_reg[4]/C
                         clock pessimism              0.600    95.260    
                         clock uncertainty           -0.179    95.082    
    SLICE_X2Y24          FDRE (Setup_fdre_C_R)       -0.524    94.558    output_mod/counter3200_reg[4]
  -------------------------------------------------------------------
                         required time                         94.558    
                         arrival time                          -2.769    
  -------------------------------------------------------------------
                         slack                                 91.789    

Slack (MET) :             91.789ns  (required time - arrival time)
  Source:                 output_mod/counter3200_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            output_mod/counter3200_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1 rise@96.154ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.662ns  (logic 0.890ns (24.303%)  route 2.772ns (75.697%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 94.661 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.618    -0.894    output_mod/clk_out1
    SLICE_X2Y24          FDRE                                         r  output_mod/counter3200_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  output_mod/counter3200_reg[7]/Q
                         net (fo=3, routed)           0.847     0.471    output_mod/pn11_mod/counter3200_reg[0]
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.124     0.595 f  output_mod/pn11_mod/FSM_sequential_cs[1]_i_2/O
                         net (fo=3, routed)           0.613     1.208    output_mod/preamble_mod/FSM_sequential_cs_reg[0]
    SLICE_X4Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.332 f  output_mod/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.925     2.257    output_mod/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.124     2.381 r  output_mod/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.388     2.769    output_mod/preamble_mod_n_1
    SLICE_X2Y24          FDRE                                         r  output_mod/counter3200_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.502    94.661    output_mod/clk_out1
    SLICE_X2Y24          FDRE                                         r  output_mod/counter3200_reg[5]/C
                         clock pessimism              0.600    95.260    
                         clock uncertainty           -0.179    95.082    
    SLICE_X2Y24          FDRE (Setup_fdre_C_R)       -0.524    94.558    output_mod/counter3200_reg[5]
  -------------------------------------------------------------------
                         required time                         94.558    
                         arrival time                          -2.769    
  -------------------------------------------------------------------
                         slack                                 91.789    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 output_mod/pn11_mod/pn11_bits_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            output_mod/pn11_mod/pn11_bits_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.183ns (53.649%)  route 0.158ns (46.351%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.580    -0.601    output_mod/pn11_mod/clk_out1
    SLICE_X5Y24          FDRE                                         r  output_mod/pn11_mod/pn11_bits_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  output_mod/pn11_mod/pn11_bits_reg[8]/Q
                         net (fo=1, routed)           0.158    -0.302    output_mod/preamble_mod/pn11_bits_reg[9]
    SLICE_X5Y24          LUT2 (Prop_lut2_I1_O)        0.042    -0.260 r  output_mod/preamble_mod/pn11_bits[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    output_mod/pn11_mod/pn11_bits_reg[9]_1
    SLICE_X5Y24          FDRE                                         r  output_mod/pn11_mod/pn11_bits_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.848    -0.842    output_mod/pn11_mod/clk_out1
    SLICE_X5Y24          FDRE                                         r  output_mod/pn11_mod/pn11_bits_reg[9]/C
                         clock pessimism              0.240    -0.601    
    SLICE_X5Y24          FDRE (Hold_fdre_C_D)         0.107    -0.494    output_mod/pn11_mod/pn11_bits_reg[9]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 output_mod/pn11_mod/pn11_bits_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            output_mod/pn11_mod/pn11_bits_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.580    -0.601    output_mod/pn11_mod/clk_out1
    SLICE_X6Y24          FDRE                                         r  output_mod/pn11_mod/pn11_bits_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  output_mod/pn11_mod/pn11_bits_reg[4]/Q
                         net (fo=1, routed)           0.163    -0.274    output_mod/preamble_mod/pn11_bits_reg[5]_0
    SLICE_X6Y24          LUT2 (Prop_lut2_I1_O)        0.043    -0.231 r  output_mod/preamble_mod/pn11_bits[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    output_mod/pn11_mod/pn11_bits_reg[5]_1
    SLICE_X6Y24          FDRE                                         r  output_mod/pn11_mod/pn11_bits_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.848    -0.842    output_mod/pn11_mod/clk_out1
    SLICE_X6Y24          FDRE                                         r  output_mod/pn11_mod/pn11_bits_reg[5]/C
                         clock pessimism              0.240    -0.601    
    SLICE_X6Y24          FDRE (Hold_fdre_C_D)         0.131    -0.470    output_mod/pn11_mod/pn11_bits_reg[5]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 output_mod/counter3200_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            output_mod/counter3200_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.583    -0.598    output_mod/clk_out1
    SLICE_X2Y23          FDRE                                         r  output_mod/counter3200_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  output_mod/counter3200_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.320    output_mod/counter3200_reg_n_0_[2]
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.210 r  output_mod/counter3200_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.210    output_mod/counter3200_reg[0]_i_2_n_5
    SLICE_X2Y23          FDRE                                         r  output_mod/counter3200_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.851    -0.839    output_mod/clk_out1
    SLICE_X2Y23          FDRE                                         r  output_mod/counter3200_reg[2]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X2Y23          FDRE (Hold_fdre_C_D)         0.134    -0.464    output_mod/counter3200_reg[2]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 output_mod/counter3200_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            output_mod/counter3200_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.582    -0.599    output_mod/clk_out1
    SLICE_X2Y24          FDRE                                         r  output_mod/counter3200_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  output_mod/counter3200_reg[6]/Q
                         net (fo=1, routed)           0.114    -0.321    output_mod/counter3200_reg_n_0_[6]
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.211 r  output_mod/counter3200_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.211    output_mod/counter3200_reg[4]_i_1_n_5
    SLICE_X2Y24          FDRE                                         r  output_mod/counter3200_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.850    -0.840    output_mod/clk_out1
    SLICE_X2Y24          FDRE                                         r  output_mod/counter3200_reg[6]/C
                         clock pessimism              0.240    -0.599    
    SLICE_X2Y24          FDRE (Hold_fdre_C_D)         0.134    -0.465    output_mod/counter3200_reg[6]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 output_mod/FSM_sequential_cs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            output_mod/FSM_sequential_cs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.582    -0.599    output_mod/clk_out1
    SLICE_X3Y25          FDRE                                         r  output_mod/FSM_sequential_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  output_mod/FSM_sequential_cs_reg[0]/Q
                         net (fo=4, routed)           0.180    -0.278    output_mod/preamble_mod/cs[0]
    SLICE_X3Y25          LUT6 (Prop_lut6_I3_O)        0.045    -0.233 r  output_mod/preamble_mod/FSM_sequential_cs[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    output_mod/preamble_mod_n_3
    SLICE_X3Y25          FDRE                                         r  output_mod/FSM_sequential_cs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.850    -0.840    output_mod/clk_out1
    SLICE_X3Y25          FDRE                                         r  output_mod/FSM_sequential_cs_reg[0]/C
                         clock pessimism              0.240    -0.599    
    SLICE_X3Y25          FDRE (Hold_fdre_C_D)         0.091    -0.508    output_mod/FSM_sequential_cs_reg[0]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 output_mod/counter3200_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            output_mod/counter3200_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.274ns (66.734%)  route 0.137ns (33.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.582    -0.599    output_mod/clk_out1
    SLICE_X2Y25          FDRE                                         r  output_mod/counter3200_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  output_mod/counter3200_reg[10]/Q
                         net (fo=3, routed)           0.137    -0.299    output_mod/counter3200_reg[10]
    SLICE_X2Y25          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.189 r  output_mod/counter3200_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.189    output_mod/counter3200_reg[8]_i_1_n_5
    SLICE_X2Y25          FDRE                                         r  output_mod/counter3200_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.850    -0.840    output_mod/clk_out1
    SLICE_X2Y25          FDRE                                         r  output_mod/counter3200_reg[10]/C
                         clock pessimism              0.240    -0.599    
    SLICE_X2Y25          FDRE (Hold_fdre_C_D)         0.134    -0.465    output_mod/counter3200_reg[10]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 output_mod/pn11_mod/pn11_bits_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            output_mod/pn11_mod/pn11_bits_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.246ns (61.869%)  route 0.152ns (38.131%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.580    -0.601    output_mod/pn11_mod/clk_out1
    SLICE_X6Y24          FDRE                                         r  output_mod/pn11_mod/pn11_bits_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDRE (Prop_fdre_C_Q)         0.148    -0.453 r  output_mod/pn11_mod/pn11_bits_reg[5]/Q
                         net (fo=1, routed)           0.152    -0.302    output_mod/preamble_mod/pn11_bits_reg[6]_0
    SLICE_X6Y24          LUT2 (Prop_lut2_I1_O)        0.098    -0.204 r  output_mod/preamble_mod/pn11_bits[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    output_mod/pn11_mod/pn11_bits_reg[6]_1
    SLICE_X6Y24          FDRE                                         r  output_mod/pn11_mod/pn11_bits_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.848    -0.842    output_mod/pn11_mod/clk_out1
    SLICE_X6Y24          FDRE                                         r  output_mod/pn11_mod/pn11_bits_reg[6]/C
                         clock pessimism              0.240    -0.601    
    SLICE_X6Y24          FDRE (Hold_fdre_C_D)         0.121    -0.480    output_mod/pn11_mod/pn11_bits_reg[6]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 output_mod/preamble_mod/counter128_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            output_mod/preamble_mod/finished_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.360%)  route 0.215ns (53.640%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.583    -0.598    output_mod/preamble_mod/clk_out1
    SLICE_X3Y26          FDSE                                         r  output_mod/preamble_mod/counter128_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDSE (Prop_fdse_C_Q)         0.141    -0.457 f  output_mod/preamble_mod/counter128_reg[6]/Q
                         net (fo=4, routed)           0.215    -0.242    output_mod/preamble_mod/counter128_reg[6]
    SLICE_X4Y26          LUT5 (Prop_lut5_I2_O)        0.045    -0.197 r  output_mod/preamble_mod/finished_i_1/O
                         net (fo=1, routed)           0.000    -0.197    output_mod/preamble_mod/finished_i_1_n_0
    SLICE_X4Y26          FDRE                                         r  output_mod/preamble_mod/finished_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.849    -0.841    output_mod/preamble_mod/clk_out1
    SLICE_X4Y26          FDRE                                         r  output_mod/preamble_mod/finished_reg/C
                         clock pessimism              0.274    -0.566    
    SLICE_X4Y26          FDRE (Hold_fdre_C_D)         0.092    -0.474    output_mod/preamble_mod/finished_reg
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 output_mod/pn11_mod/out_bit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            output_mod/pn11_mod/out_bit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.580    -0.601    output_mod/pn11_mod/clk_out1
    SLICE_X4Y24          FDRE                                         r  output_mod/pn11_mod/out_bit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  output_mod/pn11_mod/out_bit_reg/Q
                         net (fo=2, routed)           0.185    -0.276    output_mod/pn11_mod/pn11Out
    SLICE_X4Y24          LUT4 (Prop_lut4_I3_O)        0.045    -0.231 r  output_mod/pn11_mod/out_bit_i_1__0/O
                         net (fo=1, routed)           0.000    -0.231    output_mod/pn11_mod/out_bit_i_1__0_n_0
    SLICE_X4Y24          FDRE                                         r  output_mod/pn11_mod/out_bit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.848    -0.842    output_mod/pn11_mod/clk_out1
    SLICE_X4Y24          FDRE                                         r  output_mod/pn11_mod/out_bit_reg/C
                         clock pessimism              0.240    -0.601    
    SLICE_X4Y24          FDRE (Hold_fdre_C_D)         0.091    -0.510    output_mod/pn11_mod/out_bit_reg
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 output_mod/preamble_mod/counter128_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            output_mod/preamble_mod/counter128_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.540%)  route 0.197ns (48.460%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.583    -0.598    output_mod/preamble_mod/clk_out1
    SLICE_X2Y26          FDSE                                         r  output_mod/preamble_mod/counter128_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDSE (Prop_fdse_C_Q)         0.164    -0.434 r  output_mod/preamble_mod/counter128_reg[4]/Q
                         net (fo=8, routed)           0.197    -0.238    output_mod/preamble_mod/counter128_reg[4]
    SLICE_X4Y26          LUT6 (Prop_lut6_I5_O)        0.045    -0.193 r  output_mod/preamble_mod/counter128[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    output_mod/preamble_mod/counter128[5]_i_1_n_0
    SLICE_X4Y26          FDSE                                         r  output_mod/preamble_mod/counter128_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.849    -0.841    output_mod/preamble_mod/clk_out1
    SLICE_X4Y26          FDSE                                         r  output_mod/preamble_mod/counter128_reg[5]/C
                         clock pessimism              0.274    -0.566    
    SLICE_X4Y26          FDSE (Hold_fdse_C_D)         0.091    -0.475    output_mod/preamble_mod/counter128_reg[5]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.283    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 48.077 }
Period(ns):         96.154
Sources:            { timing_mod/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         96.154      93.999     BUFGCTRL_X0Y0    timing_mod/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         96.154      94.905     MMCME2_ADV_X1Y0  timing_mod/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         96.154      95.154     SLICE_X3Y25      output_mod/FSM_sequential_cs_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         96.154      95.154     SLICE_X3Y25      output_mod/FSM_sequential_cs_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         96.154      95.154     SLICE_X2Y23      output_mod/counter3200_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         96.154      95.154     SLICE_X2Y25      output_mod/counter3200_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         96.154      95.154     SLICE_X2Y25      output_mod/counter3200_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         96.154      95.154     SLICE_X2Y23      output_mod/counter3200_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         96.154      95.154     SLICE_X2Y23      output_mod/counter3200_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         96.154      95.154     SLICE_X2Y23      output_mod/counter3200_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       96.154      117.206    MMCME2_ADV_X1Y0  timing_mod/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X3Y25      output_mod/FSM_sequential_cs_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X3Y25      output_mod/FSM_sequential_cs_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X3Y25      output_mod/FSM_sequential_cs_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X3Y25      output_mod/FSM_sequential_cs_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X2Y23      output_mod/counter3200_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X2Y23      output_mod/counter3200_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X2Y25      output_mod/counter3200_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X2Y25      output_mod/counter3200_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X2Y25      output_mod/counter3200_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X2Y25      output_mod/counter3200_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X3Y25      output_mod/FSM_sequential_cs_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X3Y25      output_mod/FSM_sequential_cs_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X3Y25      output_mod/FSM_sequential_cs_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X3Y25      output_mod/FSM_sequential_cs_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X2Y23      output_mod/counter3200_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X2Y23      output_mod/counter3200_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X2Y25      output_mod/counter3200_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X2Y25      output_mod/counter3200_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X2Y25      output_mod/counter3200_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X2Y25      output_mod/counter3200_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { timing_mod/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    timing_mod/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  timing_mod/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  timing_mod/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  timing_mod/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  timing_mod/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  timing_mod/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  timing_mod/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  timing_mod/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  timing_mod/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  timing_mod/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  timing_mod/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1_1
  To Clock:  clk_out1_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack       91.529ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.234ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       47.577ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             91.529ns  (required time - arrival time)
  Source:                 output_mod/counter3200_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            output_mod/counter3200_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1_1 rise@96.154ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.897ns  (logic 0.890ns (22.837%)  route 3.007ns (77.163%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 94.661 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.618    -0.894    output_mod/clk_out1
    SLICE_X2Y24          FDRE                                         r  output_mod/counter3200_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  output_mod/counter3200_reg[7]/Q
                         net (fo=3, routed)           0.847     0.471    output_mod/pn11_mod/counter3200_reg[0]
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.124     0.595 f  output_mod/pn11_mod/FSM_sequential_cs[1]_i_2/O
                         net (fo=3, routed)           0.613     1.208    output_mod/preamble_mod/FSM_sequential_cs_reg[0]
    SLICE_X4Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.332 f  output_mod/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.925     2.257    output_mod/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.124     2.381 r  output_mod/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.623     3.004    output_mod/preamble_mod_n_1
    SLICE_X2Y25          FDRE                                         r  output_mod/counter3200_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.502    94.661    output_mod/clk_out1
    SLICE_X2Y25          FDRE                                         r  output_mod/counter3200_reg[10]/C
                         clock pessimism              0.564    95.224    
                         clock uncertainty           -0.168    95.057    
    SLICE_X2Y25          FDRE (Setup_fdre_C_R)       -0.524    94.533    output_mod/counter3200_reg[10]
  -------------------------------------------------------------------
                         required time                         94.533    
                         arrival time                          -3.004    
  -------------------------------------------------------------------
                         slack                                 91.529    

Slack (MET) :             91.529ns  (required time - arrival time)
  Source:                 output_mod/counter3200_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            output_mod/counter3200_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1_1 rise@96.154ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.897ns  (logic 0.890ns (22.837%)  route 3.007ns (77.163%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 94.661 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.618    -0.894    output_mod/clk_out1
    SLICE_X2Y24          FDRE                                         r  output_mod/counter3200_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  output_mod/counter3200_reg[7]/Q
                         net (fo=3, routed)           0.847     0.471    output_mod/pn11_mod/counter3200_reg[0]
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.124     0.595 f  output_mod/pn11_mod/FSM_sequential_cs[1]_i_2/O
                         net (fo=3, routed)           0.613     1.208    output_mod/preamble_mod/FSM_sequential_cs_reg[0]
    SLICE_X4Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.332 f  output_mod/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.925     2.257    output_mod/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.124     2.381 r  output_mod/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.623     3.004    output_mod/preamble_mod_n_1
    SLICE_X2Y25          FDRE                                         r  output_mod/counter3200_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.502    94.661    output_mod/clk_out1
    SLICE_X2Y25          FDRE                                         r  output_mod/counter3200_reg[11]/C
                         clock pessimism              0.564    95.224    
                         clock uncertainty           -0.168    95.057    
    SLICE_X2Y25          FDRE (Setup_fdre_C_R)       -0.524    94.533    output_mod/counter3200_reg[11]
  -------------------------------------------------------------------
                         required time                         94.533    
                         arrival time                          -3.004    
  -------------------------------------------------------------------
                         slack                                 91.529    

Slack (MET) :             91.529ns  (required time - arrival time)
  Source:                 output_mod/counter3200_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            output_mod/counter3200_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1_1 rise@96.154ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.897ns  (logic 0.890ns (22.837%)  route 3.007ns (77.163%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 94.661 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.618    -0.894    output_mod/clk_out1
    SLICE_X2Y24          FDRE                                         r  output_mod/counter3200_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  output_mod/counter3200_reg[7]/Q
                         net (fo=3, routed)           0.847     0.471    output_mod/pn11_mod/counter3200_reg[0]
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.124     0.595 f  output_mod/pn11_mod/FSM_sequential_cs[1]_i_2/O
                         net (fo=3, routed)           0.613     1.208    output_mod/preamble_mod/FSM_sequential_cs_reg[0]
    SLICE_X4Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.332 f  output_mod/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.925     2.257    output_mod/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.124     2.381 r  output_mod/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.623     3.004    output_mod/preamble_mod_n_1
    SLICE_X2Y25          FDRE                                         r  output_mod/counter3200_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.502    94.661    output_mod/clk_out1
    SLICE_X2Y25          FDRE                                         r  output_mod/counter3200_reg[8]/C
                         clock pessimism              0.564    95.224    
                         clock uncertainty           -0.168    95.057    
    SLICE_X2Y25          FDRE (Setup_fdre_C_R)       -0.524    94.533    output_mod/counter3200_reg[8]
  -------------------------------------------------------------------
                         required time                         94.533    
                         arrival time                          -3.004    
  -------------------------------------------------------------------
                         slack                                 91.529    

Slack (MET) :             91.529ns  (required time - arrival time)
  Source:                 output_mod/counter3200_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            output_mod/counter3200_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1_1 rise@96.154ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.897ns  (logic 0.890ns (22.837%)  route 3.007ns (77.163%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 94.661 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.618    -0.894    output_mod/clk_out1
    SLICE_X2Y24          FDRE                                         r  output_mod/counter3200_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  output_mod/counter3200_reg[7]/Q
                         net (fo=3, routed)           0.847     0.471    output_mod/pn11_mod/counter3200_reg[0]
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.124     0.595 f  output_mod/pn11_mod/FSM_sequential_cs[1]_i_2/O
                         net (fo=3, routed)           0.613     1.208    output_mod/preamble_mod/FSM_sequential_cs_reg[0]
    SLICE_X4Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.332 f  output_mod/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.925     2.257    output_mod/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.124     2.381 r  output_mod/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.623     3.004    output_mod/preamble_mod_n_1
    SLICE_X2Y25          FDRE                                         r  output_mod/counter3200_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.502    94.661    output_mod/clk_out1
    SLICE_X2Y25          FDRE                                         r  output_mod/counter3200_reg[9]/C
                         clock pessimism              0.564    95.224    
                         clock uncertainty           -0.168    95.057    
    SLICE_X2Y25          FDRE (Setup_fdre_C_R)       -0.524    94.533    output_mod/counter3200_reg[9]
  -------------------------------------------------------------------
                         required time                         94.533    
                         arrival time                          -3.004    
  -------------------------------------------------------------------
                         slack                                 91.529    

Slack (MET) :             91.639ns  (required time - arrival time)
  Source:                 output_mod/counter3200_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            output_mod/counter3200_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1_1 rise@96.154ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.803ns  (logic 0.890ns (23.401%)  route 2.913ns (76.599%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 94.663 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.618    -0.894    output_mod/clk_out1
    SLICE_X2Y24          FDRE                                         r  output_mod/counter3200_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  output_mod/counter3200_reg[7]/Q
                         net (fo=3, routed)           0.847     0.471    output_mod/pn11_mod/counter3200_reg[0]
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.124     0.595 f  output_mod/pn11_mod/FSM_sequential_cs[1]_i_2/O
                         net (fo=3, routed)           0.613     1.208    output_mod/preamble_mod/FSM_sequential_cs_reg[0]
    SLICE_X4Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.332 f  output_mod/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.925     2.257    output_mod/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.124     2.381 r  output_mod/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.529     2.910    output_mod/preamble_mod_n_1
    SLICE_X2Y23          FDRE                                         r  output_mod/counter3200_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.504    94.663    output_mod/clk_out1
    SLICE_X2Y23          FDRE                                         r  output_mod/counter3200_reg[0]/C
                         clock pessimism              0.578    95.240    
                         clock uncertainty           -0.168    95.073    
    SLICE_X2Y23          FDRE (Setup_fdre_C_R)       -0.524    94.549    output_mod/counter3200_reg[0]
  -------------------------------------------------------------------
                         required time                         94.549    
                         arrival time                          -2.910    
  -------------------------------------------------------------------
                         slack                                 91.639    

Slack (MET) :             91.639ns  (required time - arrival time)
  Source:                 output_mod/counter3200_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            output_mod/counter3200_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1_1 rise@96.154ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.803ns  (logic 0.890ns (23.401%)  route 2.913ns (76.599%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 94.663 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.618    -0.894    output_mod/clk_out1
    SLICE_X2Y24          FDRE                                         r  output_mod/counter3200_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  output_mod/counter3200_reg[7]/Q
                         net (fo=3, routed)           0.847     0.471    output_mod/pn11_mod/counter3200_reg[0]
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.124     0.595 f  output_mod/pn11_mod/FSM_sequential_cs[1]_i_2/O
                         net (fo=3, routed)           0.613     1.208    output_mod/preamble_mod/FSM_sequential_cs_reg[0]
    SLICE_X4Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.332 f  output_mod/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.925     2.257    output_mod/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.124     2.381 r  output_mod/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.529     2.910    output_mod/preamble_mod_n_1
    SLICE_X2Y23          FDRE                                         r  output_mod/counter3200_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.504    94.663    output_mod/clk_out1
    SLICE_X2Y23          FDRE                                         r  output_mod/counter3200_reg[1]/C
                         clock pessimism              0.578    95.240    
                         clock uncertainty           -0.168    95.073    
    SLICE_X2Y23          FDRE (Setup_fdre_C_R)       -0.524    94.549    output_mod/counter3200_reg[1]
  -------------------------------------------------------------------
                         required time                         94.549    
                         arrival time                          -2.910    
  -------------------------------------------------------------------
                         slack                                 91.639    

Slack (MET) :             91.639ns  (required time - arrival time)
  Source:                 output_mod/counter3200_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            output_mod/counter3200_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1_1 rise@96.154ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.803ns  (logic 0.890ns (23.401%)  route 2.913ns (76.599%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 94.663 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.618    -0.894    output_mod/clk_out1
    SLICE_X2Y24          FDRE                                         r  output_mod/counter3200_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  output_mod/counter3200_reg[7]/Q
                         net (fo=3, routed)           0.847     0.471    output_mod/pn11_mod/counter3200_reg[0]
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.124     0.595 f  output_mod/pn11_mod/FSM_sequential_cs[1]_i_2/O
                         net (fo=3, routed)           0.613     1.208    output_mod/preamble_mod/FSM_sequential_cs_reg[0]
    SLICE_X4Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.332 f  output_mod/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.925     2.257    output_mod/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.124     2.381 r  output_mod/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.529     2.910    output_mod/preamble_mod_n_1
    SLICE_X2Y23          FDRE                                         r  output_mod/counter3200_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.504    94.663    output_mod/clk_out1
    SLICE_X2Y23          FDRE                                         r  output_mod/counter3200_reg[2]/C
                         clock pessimism              0.578    95.240    
                         clock uncertainty           -0.168    95.073    
    SLICE_X2Y23          FDRE (Setup_fdre_C_R)       -0.524    94.549    output_mod/counter3200_reg[2]
  -------------------------------------------------------------------
                         required time                         94.549    
                         arrival time                          -2.910    
  -------------------------------------------------------------------
                         slack                                 91.639    

Slack (MET) :             91.639ns  (required time - arrival time)
  Source:                 output_mod/counter3200_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            output_mod/counter3200_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1_1 rise@96.154ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.803ns  (logic 0.890ns (23.401%)  route 2.913ns (76.599%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 94.663 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.618    -0.894    output_mod/clk_out1
    SLICE_X2Y24          FDRE                                         r  output_mod/counter3200_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  output_mod/counter3200_reg[7]/Q
                         net (fo=3, routed)           0.847     0.471    output_mod/pn11_mod/counter3200_reg[0]
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.124     0.595 f  output_mod/pn11_mod/FSM_sequential_cs[1]_i_2/O
                         net (fo=3, routed)           0.613     1.208    output_mod/preamble_mod/FSM_sequential_cs_reg[0]
    SLICE_X4Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.332 f  output_mod/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.925     2.257    output_mod/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.124     2.381 r  output_mod/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.529     2.910    output_mod/preamble_mod_n_1
    SLICE_X2Y23          FDRE                                         r  output_mod/counter3200_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.504    94.663    output_mod/clk_out1
    SLICE_X2Y23          FDRE                                         r  output_mod/counter3200_reg[3]/C
                         clock pessimism              0.578    95.240    
                         clock uncertainty           -0.168    95.073    
    SLICE_X2Y23          FDRE (Setup_fdre_C_R)       -0.524    94.549    output_mod/counter3200_reg[3]
  -------------------------------------------------------------------
                         required time                         94.549    
                         arrival time                          -2.910    
  -------------------------------------------------------------------
                         slack                                 91.639    

Slack (MET) :             91.800ns  (required time - arrival time)
  Source:                 output_mod/counter3200_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            output_mod/counter3200_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1_1 rise@96.154ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.662ns  (logic 0.890ns (24.303%)  route 2.772ns (75.697%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 94.661 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.618    -0.894    output_mod/clk_out1
    SLICE_X2Y24          FDRE                                         r  output_mod/counter3200_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  output_mod/counter3200_reg[7]/Q
                         net (fo=3, routed)           0.847     0.471    output_mod/pn11_mod/counter3200_reg[0]
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.124     0.595 f  output_mod/pn11_mod/FSM_sequential_cs[1]_i_2/O
                         net (fo=3, routed)           0.613     1.208    output_mod/preamble_mod/FSM_sequential_cs_reg[0]
    SLICE_X4Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.332 f  output_mod/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.925     2.257    output_mod/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.124     2.381 r  output_mod/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.388     2.769    output_mod/preamble_mod_n_1
    SLICE_X2Y24          FDRE                                         r  output_mod/counter3200_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.502    94.661    output_mod/clk_out1
    SLICE_X2Y24          FDRE                                         r  output_mod/counter3200_reg[4]/C
                         clock pessimism              0.600    95.260    
                         clock uncertainty           -0.168    95.093    
    SLICE_X2Y24          FDRE (Setup_fdre_C_R)       -0.524    94.569    output_mod/counter3200_reg[4]
  -------------------------------------------------------------------
                         required time                         94.569    
                         arrival time                          -2.769    
  -------------------------------------------------------------------
                         slack                                 91.800    

Slack (MET) :             91.800ns  (required time - arrival time)
  Source:                 output_mod/counter3200_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            output_mod/counter3200_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1_1 rise@96.154ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.662ns  (logic 0.890ns (24.303%)  route 2.772ns (75.697%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 94.661 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.618    -0.894    output_mod/clk_out1
    SLICE_X2Y24          FDRE                                         r  output_mod/counter3200_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  output_mod/counter3200_reg[7]/Q
                         net (fo=3, routed)           0.847     0.471    output_mod/pn11_mod/counter3200_reg[0]
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.124     0.595 f  output_mod/pn11_mod/FSM_sequential_cs[1]_i_2/O
                         net (fo=3, routed)           0.613     1.208    output_mod/preamble_mod/FSM_sequential_cs_reg[0]
    SLICE_X4Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.332 f  output_mod/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.925     2.257    output_mod/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.124     2.381 r  output_mod/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.388     2.769    output_mod/preamble_mod_n_1
    SLICE_X2Y24          FDRE                                         r  output_mod/counter3200_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.502    94.661    output_mod/clk_out1
    SLICE_X2Y24          FDRE                                         r  output_mod/counter3200_reg[5]/C
                         clock pessimism              0.600    95.260    
                         clock uncertainty           -0.168    95.093    
    SLICE_X2Y24          FDRE (Setup_fdre_C_R)       -0.524    94.569    output_mod/counter3200_reg[5]
  -------------------------------------------------------------------
                         required time                         94.569    
                         arrival time                          -2.769    
  -------------------------------------------------------------------
                         slack                                 91.800    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 output_mod/pn11_mod/pn11_bits_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            output_mod/pn11_mod/pn11_bits_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.183ns (53.649%)  route 0.158ns (46.351%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.580    -0.601    output_mod/pn11_mod/clk_out1
    SLICE_X5Y24          FDRE                                         r  output_mod/pn11_mod/pn11_bits_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  output_mod/pn11_mod/pn11_bits_reg[8]/Q
                         net (fo=1, routed)           0.158    -0.302    output_mod/preamble_mod/pn11_bits_reg[9]
    SLICE_X5Y24          LUT2 (Prop_lut2_I1_O)        0.042    -0.260 r  output_mod/preamble_mod/pn11_bits[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    output_mod/pn11_mod/pn11_bits_reg[9]_1
    SLICE_X5Y24          FDRE                                         r  output_mod/pn11_mod/pn11_bits_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.848    -0.842    output_mod/pn11_mod/clk_out1
    SLICE_X5Y24          FDRE                                         r  output_mod/pn11_mod/pn11_bits_reg[9]/C
                         clock pessimism              0.240    -0.601    
    SLICE_X5Y24          FDRE (Hold_fdre_C_D)         0.107    -0.494    output_mod/pn11_mod/pn11_bits_reg[9]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 output_mod/pn11_mod/pn11_bits_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            output_mod/pn11_mod/pn11_bits_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.580    -0.601    output_mod/pn11_mod/clk_out1
    SLICE_X6Y24          FDRE                                         r  output_mod/pn11_mod/pn11_bits_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  output_mod/pn11_mod/pn11_bits_reg[4]/Q
                         net (fo=1, routed)           0.163    -0.274    output_mod/preamble_mod/pn11_bits_reg[5]_0
    SLICE_X6Y24          LUT2 (Prop_lut2_I1_O)        0.043    -0.231 r  output_mod/preamble_mod/pn11_bits[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    output_mod/pn11_mod/pn11_bits_reg[5]_1
    SLICE_X6Y24          FDRE                                         r  output_mod/pn11_mod/pn11_bits_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.848    -0.842    output_mod/pn11_mod/clk_out1
    SLICE_X6Y24          FDRE                                         r  output_mod/pn11_mod/pn11_bits_reg[5]/C
                         clock pessimism              0.240    -0.601    
    SLICE_X6Y24          FDRE (Hold_fdre_C_D)         0.131    -0.470    output_mod/pn11_mod/pn11_bits_reg[5]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 output_mod/counter3200_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            output_mod/counter3200_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.583    -0.598    output_mod/clk_out1
    SLICE_X2Y23          FDRE                                         r  output_mod/counter3200_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  output_mod/counter3200_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.320    output_mod/counter3200_reg_n_0_[2]
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.210 r  output_mod/counter3200_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.210    output_mod/counter3200_reg[0]_i_2_n_5
    SLICE_X2Y23          FDRE                                         r  output_mod/counter3200_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.851    -0.839    output_mod/clk_out1
    SLICE_X2Y23          FDRE                                         r  output_mod/counter3200_reg[2]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X2Y23          FDRE (Hold_fdre_C_D)         0.134    -0.464    output_mod/counter3200_reg[2]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 output_mod/counter3200_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            output_mod/counter3200_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.582    -0.599    output_mod/clk_out1
    SLICE_X2Y24          FDRE                                         r  output_mod/counter3200_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  output_mod/counter3200_reg[6]/Q
                         net (fo=1, routed)           0.114    -0.321    output_mod/counter3200_reg_n_0_[6]
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.211 r  output_mod/counter3200_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.211    output_mod/counter3200_reg[4]_i_1_n_5
    SLICE_X2Y24          FDRE                                         r  output_mod/counter3200_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.850    -0.840    output_mod/clk_out1
    SLICE_X2Y24          FDRE                                         r  output_mod/counter3200_reg[6]/C
                         clock pessimism              0.240    -0.599    
    SLICE_X2Y24          FDRE (Hold_fdre_C_D)         0.134    -0.465    output_mod/counter3200_reg[6]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 output_mod/FSM_sequential_cs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            output_mod/FSM_sequential_cs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.582    -0.599    output_mod/clk_out1
    SLICE_X3Y25          FDRE                                         r  output_mod/FSM_sequential_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  output_mod/FSM_sequential_cs_reg[0]/Q
                         net (fo=4, routed)           0.180    -0.278    output_mod/preamble_mod/cs[0]
    SLICE_X3Y25          LUT6 (Prop_lut6_I3_O)        0.045    -0.233 r  output_mod/preamble_mod/FSM_sequential_cs[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    output_mod/preamble_mod_n_3
    SLICE_X3Y25          FDRE                                         r  output_mod/FSM_sequential_cs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.850    -0.840    output_mod/clk_out1
    SLICE_X3Y25          FDRE                                         r  output_mod/FSM_sequential_cs_reg[0]/C
                         clock pessimism              0.240    -0.599    
    SLICE_X3Y25          FDRE (Hold_fdre_C_D)         0.091    -0.508    output_mod/FSM_sequential_cs_reg[0]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 output_mod/counter3200_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            output_mod/counter3200_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.274ns (66.734%)  route 0.137ns (33.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.582    -0.599    output_mod/clk_out1
    SLICE_X2Y25          FDRE                                         r  output_mod/counter3200_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  output_mod/counter3200_reg[10]/Q
                         net (fo=3, routed)           0.137    -0.299    output_mod/counter3200_reg[10]
    SLICE_X2Y25          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.189 r  output_mod/counter3200_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.189    output_mod/counter3200_reg[8]_i_1_n_5
    SLICE_X2Y25          FDRE                                         r  output_mod/counter3200_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.850    -0.840    output_mod/clk_out1
    SLICE_X2Y25          FDRE                                         r  output_mod/counter3200_reg[10]/C
                         clock pessimism              0.240    -0.599    
    SLICE_X2Y25          FDRE (Hold_fdre_C_D)         0.134    -0.465    output_mod/counter3200_reg[10]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 output_mod/pn11_mod/pn11_bits_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            output_mod/pn11_mod/pn11_bits_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.246ns (61.869%)  route 0.152ns (38.131%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.580    -0.601    output_mod/pn11_mod/clk_out1
    SLICE_X6Y24          FDRE                                         r  output_mod/pn11_mod/pn11_bits_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDRE (Prop_fdre_C_Q)         0.148    -0.453 r  output_mod/pn11_mod/pn11_bits_reg[5]/Q
                         net (fo=1, routed)           0.152    -0.302    output_mod/preamble_mod/pn11_bits_reg[6]_0
    SLICE_X6Y24          LUT2 (Prop_lut2_I1_O)        0.098    -0.204 r  output_mod/preamble_mod/pn11_bits[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    output_mod/pn11_mod/pn11_bits_reg[6]_1
    SLICE_X6Y24          FDRE                                         r  output_mod/pn11_mod/pn11_bits_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.848    -0.842    output_mod/pn11_mod/clk_out1
    SLICE_X6Y24          FDRE                                         r  output_mod/pn11_mod/pn11_bits_reg[6]/C
                         clock pessimism              0.240    -0.601    
    SLICE_X6Y24          FDRE (Hold_fdre_C_D)         0.121    -0.480    output_mod/pn11_mod/pn11_bits_reg[6]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 output_mod/preamble_mod/counter128_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            output_mod/preamble_mod/finished_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.360%)  route 0.215ns (53.640%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.583    -0.598    output_mod/preamble_mod/clk_out1
    SLICE_X3Y26          FDSE                                         r  output_mod/preamble_mod/counter128_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDSE (Prop_fdse_C_Q)         0.141    -0.457 f  output_mod/preamble_mod/counter128_reg[6]/Q
                         net (fo=4, routed)           0.215    -0.242    output_mod/preamble_mod/counter128_reg[6]
    SLICE_X4Y26          LUT5 (Prop_lut5_I2_O)        0.045    -0.197 r  output_mod/preamble_mod/finished_i_1/O
                         net (fo=1, routed)           0.000    -0.197    output_mod/preamble_mod/finished_i_1_n_0
    SLICE_X4Y26          FDRE                                         r  output_mod/preamble_mod/finished_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.849    -0.841    output_mod/preamble_mod/clk_out1
    SLICE_X4Y26          FDRE                                         r  output_mod/preamble_mod/finished_reg/C
                         clock pessimism              0.274    -0.566    
    SLICE_X4Y26          FDRE (Hold_fdre_C_D)         0.092    -0.474    output_mod/preamble_mod/finished_reg
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 output_mod/pn11_mod/out_bit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            output_mod/pn11_mod/out_bit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.580    -0.601    output_mod/pn11_mod/clk_out1
    SLICE_X4Y24          FDRE                                         r  output_mod/pn11_mod/out_bit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  output_mod/pn11_mod/out_bit_reg/Q
                         net (fo=2, routed)           0.185    -0.276    output_mod/pn11_mod/pn11Out
    SLICE_X4Y24          LUT4 (Prop_lut4_I3_O)        0.045    -0.231 r  output_mod/pn11_mod/out_bit_i_1__0/O
                         net (fo=1, routed)           0.000    -0.231    output_mod/pn11_mod/out_bit_i_1__0_n_0
    SLICE_X4Y24          FDRE                                         r  output_mod/pn11_mod/out_bit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.848    -0.842    output_mod/pn11_mod/clk_out1
    SLICE_X4Y24          FDRE                                         r  output_mod/pn11_mod/out_bit_reg/C
                         clock pessimism              0.240    -0.601    
    SLICE_X4Y24          FDRE (Hold_fdre_C_D)         0.091    -0.510    output_mod/pn11_mod/out_bit_reg
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 output_mod/preamble_mod/counter128_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            output_mod/preamble_mod/counter128_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.540%)  route 0.197ns (48.460%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.583    -0.598    output_mod/preamble_mod/clk_out1
    SLICE_X2Y26          FDSE                                         r  output_mod/preamble_mod/counter128_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDSE (Prop_fdse_C_Q)         0.164    -0.434 r  output_mod/preamble_mod/counter128_reg[4]/Q
                         net (fo=8, routed)           0.197    -0.238    output_mod/preamble_mod/counter128_reg[4]
    SLICE_X4Y26          LUT6 (Prop_lut6_I5_O)        0.045    -0.193 r  output_mod/preamble_mod/counter128[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    output_mod/preamble_mod/counter128[5]_i_1_n_0
    SLICE_X4Y26          FDSE                                         r  output_mod/preamble_mod/counter128_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.849    -0.841    output_mod/preamble_mod/clk_out1
    SLICE_X4Y26          FDSE                                         r  output_mod/preamble_mod/counter128_reg[5]/C
                         clock pessimism              0.274    -0.566    
    SLICE_X4Y26          FDSE (Hold_fdse_C_D)         0.091    -0.475    output_mod/preamble_mod/counter128_reg[5]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.283    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1_1
Waveform(ns):       { 0.000 48.077 }
Period(ns):         96.154
Sources:            { timing_mod/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         96.154      93.999     BUFGCTRL_X0Y0    timing_mod/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         96.154      94.905     MMCME2_ADV_X1Y0  timing_mod/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         96.154      95.154     SLICE_X3Y25      output_mod/FSM_sequential_cs_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         96.154      95.154     SLICE_X3Y25      output_mod/FSM_sequential_cs_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         96.154      95.154     SLICE_X2Y23      output_mod/counter3200_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         96.154      95.154     SLICE_X2Y25      output_mod/counter3200_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         96.154      95.154     SLICE_X2Y25      output_mod/counter3200_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         96.154      95.154     SLICE_X2Y23      output_mod/counter3200_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         96.154      95.154     SLICE_X2Y23      output_mod/counter3200_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         96.154      95.154     SLICE_X2Y23      output_mod/counter3200_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       96.154      117.206    MMCME2_ADV_X1Y0  timing_mod/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X3Y25      output_mod/FSM_sequential_cs_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X3Y25      output_mod/FSM_sequential_cs_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X3Y25      output_mod/FSM_sequential_cs_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X3Y25      output_mod/FSM_sequential_cs_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X2Y23      output_mod/counter3200_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X2Y23      output_mod/counter3200_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X2Y25      output_mod/counter3200_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X2Y25      output_mod/counter3200_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X2Y25      output_mod/counter3200_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X2Y25      output_mod/counter3200_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X3Y25      output_mod/FSM_sequential_cs_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X3Y25      output_mod/FSM_sequential_cs_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X3Y25      output_mod/FSM_sequential_cs_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X3Y25      output_mod/FSM_sequential_cs_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X2Y23      output_mod/counter3200_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X2Y23      output_mod/counter3200_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X2Y25      output_mod/counter3200_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X2Y25      output_mod/counter3200_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X2Y25      output_mod/counter3200_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         48.077      47.577     SLICE_X2Y25      output_mod/counter3200_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1_1
  To Clock:  clkfbout_clk_wiz_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { timing_mod/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    timing_mod/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  timing_mod/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  timing_mod/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  timing_mod/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  timing_mod/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       91.518ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             91.518ns  (required time - arrival time)
  Source:                 output_mod/counter3200_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            output_mod/counter3200_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1 rise@96.154ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.897ns  (logic 0.890ns (22.837%)  route 3.007ns (77.163%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 94.661 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.618    -0.894    output_mod/clk_out1
    SLICE_X2Y24          FDRE                                         r  output_mod/counter3200_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  output_mod/counter3200_reg[7]/Q
                         net (fo=3, routed)           0.847     0.471    output_mod/pn11_mod/counter3200_reg[0]
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.124     0.595 f  output_mod/pn11_mod/FSM_sequential_cs[1]_i_2/O
                         net (fo=3, routed)           0.613     1.208    output_mod/preamble_mod/FSM_sequential_cs_reg[0]
    SLICE_X4Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.332 f  output_mod/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.925     2.257    output_mod/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.124     2.381 r  output_mod/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.623     3.004    output_mod/preamble_mod_n_1
    SLICE_X2Y25          FDRE                                         r  output_mod/counter3200_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.502    94.661    output_mod/clk_out1
    SLICE_X2Y25          FDRE                                         r  output_mod/counter3200_reg[10]/C
                         clock pessimism              0.564    95.224    
                         clock uncertainty           -0.179    95.046    
    SLICE_X2Y25          FDRE (Setup_fdre_C_R)       -0.524    94.522    output_mod/counter3200_reg[10]
  -------------------------------------------------------------------
                         required time                         94.522    
                         arrival time                          -3.004    
  -------------------------------------------------------------------
                         slack                                 91.518    

Slack (MET) :             91.518ns  (required time - arrival time)
  Source:                 output_mod/counter3200_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            output_mod/counter3200_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1 rise@96.154ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.897ns  (logic 0.890ns (22.837%)  route 3.007ns (77.163%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 94.661 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.618    -0.894    output_mod/clk_out1
    SLICE_X2Y24          FDRE                                         r  output_mod/counter3200_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  output_mod/counter3200_reg[7]/Q
                         net (fo=3, routed)           0.847     0.471    output_mod/pn11_mod/counter3200_reg[0]
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.124     0.595 f  output_mod/pn11_mod/FSM_sequential_cs[1]_i_2/O
                         net (fo=3, routed)           0.613     1.208    output_mod/preamble_mod/FSM_sequential_cs_reg[0]
    SLICE_X4Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.332 f  output_mod/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.925     2.257    output_mod/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.124     2.381 r  output_mod/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.623     3.004    output_mod/preamble_mod_n_1
    SLICE_X2Y25          FDRE                                         r  output_mod/counter3200_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.502    94.661    output_mod/clk_out1
    SLICE_X2Y25          FDRE                                         r  output_mod/counter3200_reg[11]/C
                         clock pessimism              0.564    95.224    
                         clock uncertainty           -0.179    95.046    
    SLICE_X2Y25          FDRE (Setup_fdre_C_R)       -0.524    94.522    output_mod/counter3200_reg[11]
  -------------------------------------------------------------------
                         required time                         94.522    
                         arrival time                          -3.004    
  -------------------------------------------------------------------
                         slack                                 91.518    

Slack (MET) :             91.518ns  (required time - arrival time)
  Source:                 output_mod/counter3200_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            output_mod/counter3200_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1 rise@96.154ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.897ns  (logic 0.890ns (22.837%)  route 3.007ns (77.163%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 94.661 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.618    -0.894    output_mod/clk_out1
    SLICE_X2Y24          FDRE                                         r  output_mod/counter3200_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  output_mod/counter3200_reg[7]/Q
                         net (fo=3, routed)           0.847     0.471    output_mod/pn11_mod/counter3200_reg[0]
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.124     0.595 f  output_mod/pn11_mod/FSM_sequential_cs[1]_i_2/O
                         net (fo=3, routed)           0.613     1.208    output_mod/preamble_mod/FSM_sequential_cs_reg[0]
    SLICE_X4Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.332 f  output_mod/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.925     2.257    output_mod/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.124     2.381 r  output_mod/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.623     3.004    output_mod/preamble_mod_n_1
    SLICE_X2Y25          FDRE                                         r  output_mod/counter3200_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.502    94.661    output_mod/clk_out1
    SLICE_X2Y25          FDRE                                         r  output_mod/counter3200_reg[8]/C
                         clock pessimism              0.564    95.224    
                         clock uncertainty           -0.179    95.046    
    SLICE_X2Y25          FDRE (Setup_fdre_C_R)       -0.524    94.522    output_mod/counter3200_reg[8]
  -------------------------------------------------------------------
                         required time                         94.522    
                         arrival time                          -3.004    
  -------------------------------------------------------------------
                         slack                                 91.518    

Slack (MET) :             91.518ns  (required time - arrival time)
  Source:                 output_mod/counter3200_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            output_mod/counter3200_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1 rise@96.154ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.897ns  (logic 0.890ns (22.837%)  route 3.007ns (77.163%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 94.661 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.618    -0.894    output_mod/clk_out1
    SLICE_X2Y24          FDRE                                         r  output_mod/counter3200_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  output_mod/counter3200_reg[7]/Q
                         net (fo=3, routed)           0.847     0.471    output_mod/pn11_mod/counter3200_reg[0]
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.124     0.595 f  output_mod/pn11_mod/FSM_sequential_cs[1]_i_2/O
                         net (fo=3, routed)           0.613     1.208    output_mod/preamble_mod/FSM_sequential_cs_reg[0]
    SLICE_X4Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.332 f  output_mod/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.925     2.257    output_mod/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.124     2.381 r  output_mod/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.623     3.004    output_mod/preamble_mod_n_1
    SLICE_X2Y25          FDRE                                         r  output_mod/counter3200_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.502    94.661    output_mod/clk_out1
    SLICE_X2Y25          FDRE                                         r  output_mod/counter3200_reg[9]/C
                         clock pessimism              0.564    95.224    
                         clock uncertainty           -0.179    95.046    
    SLICE_X2Y25          FDRE (Setup_fdre_C_R)       -0.524    94.522    output_mod/counter3200_reg[9]
  -------------------------------------------------------------------
                         required time                         94.522    
                         arrival time                          -3.004    
  -------------------------------------------------------------------
                         slack                                 91.518    

Slack (MET) :             91.628ns  (required time - arrival time)
  Source:                 output_mod/counter3200_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            output_mod/counter3200_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1 rise@96.154ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.803ns  (logic 0.890ns (23.401%)  route 2.913ns (76.599%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 94.663 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.618    -0.894    output_mod/clk_out1
    SLICE_X2Y24          FDRE                                         r  output_mod/counter3200_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  output_mod/counter3200_reg[7]/Q
                         net (fo=3, routed)           0.847     0.471    output_mod/pn11_mod/counter3200_reg[0]
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.124     0.595 f  output_mod/pn11_mod/FSM_sequential_cs[1]_i_2/O
                         net (fo=3, routed)           0.613     1.208    output_mod/preamble_mod/FSM_sequential_cs_reg[0]
    SLICE_X4Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.332 f  output_mod/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.925     2.257    output_mod/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.124     2.381 r  output_mod/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.529     2.910    output_mod/preamble_mod_n_1
    SLICE_X2Y23          FDRE                                         r  output_mod/counter3200_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.504    94.663    output_mod/clk_out1
    SLICE_X2Y23          FDRE                                         r  output_mod/counter3200_reg[0]/C
                         clock pessimism              0.578    95.240    
                         clock uncertainty           -0.179    95.062    
    SLICE_X2Y23          FDRE (Setup_fdre_C_R)       -0.524    94.538    output_mod/counter3200_reg[0]
  -------------------------------------------------------------------
                         required time                         94.538    
                         arrival time                          -2.910    
  -------------------------------------------------------------------
                         slack                                 91.628    

Slack (MET) :             91.628ns  (required time - arrival time)
  Source:                 output_mod/counter3200_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            output_mod/counter3200_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1 rise@96.154ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.803ns  (logic 0.890ns (23.401%)  route 2.913ns (76.599%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 94.663 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.618    -0.894    output_mod/clk_out1
    SLICE_X2Y24          FDRE                                         r  output_mod/counter3200_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  output_mod/counter3200_reg[7]/Q
                         net (fo=3, routed)           0.847     0.471    output_mod/pn11_mod/counter3200_reg[0]
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.124     0.595 f  output_mod/pn11_mod/FSM_sequential_cs[1]_i_2/O
                         net (fo=3, routed)           0.613     1.208    output_mod/preamble_mod/FSM_sequential_cs_reg[0]
    SLICE_X4Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.332 f  output_mod/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.925     2.257    output_mod/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.124     2.381 r  output_mod/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.529     2.910    output_mod/preamble_mod_n_1
    SLICE_X2Y23          FDRE                                         r  output_mod/counter3200_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.504    94.663    output_mod/clk_out1
    SLICE_X2Y23          FDRE                                         r  output_mod/counter3200_reg[1]/C
                         clock pessimism              0.578    95.240    
                         clock uncertainty           -0.179    95.062    
    SLICE_X2Y23          FDRE (Setup_fdre_C_R)       -0.524    94.538    output_mod/counter3200_reg[1]
  -------------------------------------------------------------------
                         required time                         94.538    
                         arrival time                          -2.910    
  -------------------------------------------------------------------
                         slack                                 91.628    

Slack (MET) :             91.628ns  (required time - arrival time)
  Source:                 output_mod/counter3200_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            output_mod/counter3200_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1 rise@96.154ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.803ns  (logic 0.890ns (23.401%)  route 2.913ns (76.599%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 94.663 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.618    -0.894    output_mod/clk_out1
    SLICE_X2Y24          FDRE                                         r  output_mod/counter3200_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  output_mod/counter3200_reg[7]/Q
                         net (fo=3, routed)           0.847     0.471    output_mod/pn11_mod/counter3200_reg[0]
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.124     0.595 f  output_mod/pn11_mod/FSM_sequential_cs[1]_i_2/O
                         net (fo=3, routed)           0.613     1.208    output_mod/preamble_mod/FSM_sequential_cs_reg[0]
    SLICE_X4Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.332 f  output_mod/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.925     2.257    output_mod/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.124     2.381 r  output_mod/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.529     2.910    output_mod/preamble_mod_n_1
    SLICE_X2Y23          FDRE                                         r  output_mod/counter3200_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.504    94.663    output_mod/clk_out1
    SLICE_X2Y23          FDRE                                         r  output_mod/counter3200_reg[2]/C
                         clock pessimism              0.578    95.240    
                         clock uncertainty           -0.179    95.062    
    SLICE_X2Y23          FDRE (Setup_fdre_C_R)       -0.524    94.538    output_mod/counter3200_reg[2]
  -------------------------------------------------------------------
                         required time                         94.538    
                         arrival time                          -2.910    
  -------------------------------------------------------------------
                         slack                                 91.628    

Slack (MET) :             91.628ns  (required time - arrival time)
  Source:                 output_mod/counter3200_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            output_mod/counter3200_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1 rise@96.154ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.803ns  (logic 0.890ns (23.401%)  route 2.913ns (76.599%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 94.663 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.618    -0.894    output_mod/clk_out1
    SLICE_X2Y24          FDRE                                         r  output_mod/counter3200_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  output_mod/counter3200_reg[7]/Q
                         net (fo=3, routed)           0.847     0.471    output_mod/pn11_mod/counter3200_reg[0]
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.124     0.595 f  output_mod/pn11_mod/FSM_sequential_cs[1]_i_2/O
                         net (fo=3, routed)           0.613     1.208    output_mod/preamble_mod/FSM_sequential_cs_reg[0]
    SLICE_X4Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.332 f  output_mod/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.925     2.257    output_mod/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.124     2.381 r  output_mod/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.529     2.910    output_mod/preamble_mod_n_1
    SLICE_X2Y23          FDRE                                         r  output_mod/counter3200_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.504    94.663    output_mod/clk_out1
    SLICE_X2Y23          FDRE                                         r  output_mod/counter3200_reg[3]/C
                         clock pessimism              0.578    95.240    
                         clock uncertainty           -0.179    95.062    
    SLICE_X2Y23          FDRE (Setup_fdre_C_R)       -0.524    94.538    output_mod/counter3200_reg[3]
  -------------------------------------------------------------------
                         required time                         94.538    
                         arrival time                          -2.910    
  -------------------------------------------------------------------
                         slack                                 91.628    

Slack (MET) :             91.789ns  (required time - arrival time)
  Source:                 output_mod/counter3200_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            output_mod/counter3200_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1 rise@96.154ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.662ns  (logic 0.890ns (24.303%)  route 2.772ns (75.697%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 94.661 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.618    -0.894    output_mod/clk_out1
    SLICE_X2Y24          FDRE                                         r  output_mod/counter3200_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  output_mod/counter3200_reg[7]/Q
                         net (fo=3, routed)           0.847     0.471    output_mod/pn11_mod/counter3200_reg[0]
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.124     0.595 f  output_mod/pn11_mod/FSM_sequential_cs[1]_i_2/O
                         net (fo=3, routed)           0.613     1.208    output_mod/preamble_mod/FSM_sequential_cs_reg[0]
    SLICE_X4Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.332 f  output_mod/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.925     2.257    output_mod/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.124     2.381 r  output_mod/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.388     2.769    output_mod/preamble_mod_n_1
    SLICE_X2Y24          FDRE                                         r  output_mod/counter3200_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.502    94.661    output_mod/clk_out1
    SLICE_X2Y24          FDRE                                         r  output_mod/counter3200_reg[4]/C
                         clock pessimism              0.600    95.260    
                         clock uncertainty           -0.179    95.082    
    SLICE_X2Y24          FDRE (Setup_fdre_C_R)       -0.524    94.558    output_mod/counter3200_reg[4]
  -------------------------------------------------------------------
                         required time                         94.558    
                         arrival time                          -2.769    
  -------------------------------------------------------------------
                         slack                                 91.789    

Slack (MET) :             91.789ns  (required time - arrival time)
  Source:                 output_mod/counter3200_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            output_mod/counter3200_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1 rise@96.154ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.662ns  (logic 0.890ns (24.303%)  route 2.772ns (75.697%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 94.661 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.618    -0.894    output_mod/clk_out1
    SLICE_X2Y24          FDRE                                         r  output_mod/counter3200_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  output_mod/counter3200_reg[7]/Q
                         net (fo=3, routed)           0.847     0.471    output_mod/pn11_mod/counter3200_reg[0]
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.124     0.595 f  output_mod/pn11_mod/FSM_sequential_cs[1]_i_2/O
                         net (fo=3, routed)           0.613     1.208    output_mod/preamble_mod/FSM_sequential_cs_reg[0]
    SLICE_X4Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.332 f  output_mod/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.925     2.257    output_mod/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.124     2.381 r  output_mod/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.388     2.769    output_mod/preamble_mod_n_1
    SLICE_X2Y24          FDRE                                         r  output_mod/counter3200_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.502    94.661    output_mod/clk_out1
    SLICE_X2Y24          FDRE                                         r  output_mod/counter3200_reg[5]/C
                         clock pessimism              0.600    95.260    
                         clock uncertainty           -0.179    95.082    
    SLICE_X2Y24          FDRE (Setup_fdre_C_R)       -0.524    94.558    output_mod/counter3200_reg[5]
  -------------------------------------------------------------------
                         required time                         94.558    
                         arrival time                          -2.769    
  -------------------------------------------------------------------
                         slack                                 91.789    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 output_mod/pn11_mod/pn11_bits_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            output_mod/pn11_mod/pn11_bits_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.183ns (53.649%)  route 0.158ns (46.351%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.580    -0.601    output_mod/pn11_mod/clk_out1
    SLICE_X5Y24          FDRE                                         r  output_mod/pn11_mod/pn11_bits_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  output_mod/pn11_mod/pn11_bits_reg[8]/Q
                         net (fo=1, routed)           0.158    -0.302    output_mod/preamble_mod/pn11_bits_reg[9]
    SLICE_X5Y24          LUT2 (Prop_lut2_I1_O)        0.042    -0.260 r  output_mod/preamble_mod/pn11_bits[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    output_mod/pn11_mod/pn11_bits_reg[9]_1
    SLICE_X5Y24          FDRE                                         r  output_mod/pn11_mod/pn11_bits_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.848    -0.842    output_mod/pn11_mod/clk_out1
    SLICE_X5Y24          FDRE                                         r  output_mod/pn11_mod/pn11_bits_reg[9]/C
                         clock pessimism              0.240    -0.601    
                         clock uncertainty            0.179    -0.423    
    SLICE_X5Y24          FDRE (Hold_fdre_C_D)         0.107    -0.316    output_mod/pn11_mod/pn11_bits_reg[9]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 output_mod/pn11_mod/pn11_bits_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            output_mod/pn11_mod/pn11_bits_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.580    -0.601    output_mod/pn11_mod/clk_out1
    SLICE_X6Y24          FDRE                                         r  output_mod/pn11_mod/pn11_bits_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  output_mod/pn11_mod/pn11_bits_reg[4]/Q
                         net (fo=1, routed)           0.163    -0.274    output_mod/preamble_mod/pn11_bits_reg[5]_0
    SLICE_X6Y24          LUT2 (Prop_lut2_I1_O)        0.043    -0.231 r  output_mod/preamble_mod/pn11_bits[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    output_mod/pn11_mod/pn11_bits_reg[5]_1
    SLICE_X6Y24          FDRE                                         r  output_mod/pn11_mod/pn11_bits_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.848    -0.842    output_mod/pn11_mod/clk_out1
    SLICE_X6Y24          FDRE                                         r  output_mod/pn11_mod/pn11_bits_reg[5]/C
                         clock pessimism              0.240    -0.601    
                         clock uncertainty            0.179    -0.423    
    SLICE_X6Y24          FDRE (Hold_fdre_C_D)         0.131    -0.292    output_mod/pn11_mod/pn11_bits_reg[5]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 output_mod/counter3200_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            output_mod/counter3200_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.583    -0.598    output_mod/clk_out1
    SLICE_X2Y23          FDRE                                         r  output_mod/counter3200_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  output_mod/counter3200_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.320    output_mod/counter3200_reg_n_0_[2]
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.210 r  output_mod/counter3200_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.210    output_mod/counter3200_reg[0]_i_2_n_5
    SLICE_X2Y23          FDRE                                         r  output_mod/counter3200_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.851    -0.839    output_mod/clk_out1
    SLICE_X2Y23          FDRE                                         r  output_mod/counter3200_reg[2]/C
                         clock pessimism              0.240    -0.598    
                         clock uncertainty            0.179    -0.420    
    SLICE_X2Y23          FDRE (Hold_fdre_C_D)         0.134    -0.286    output_mod/counter3200_reg[2]
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 output_mod/counter3200_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            output_mod/counter3200_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.582    -0.599    output_mod/clk_out1
    SLICE_X2Y24          FDRE                                         r  output_mod/counter3200_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  output_mod/counter3200_reg[6]/Q
                         net (fo=1, routed)           0.114    -0.321    output_mod/counter3200_reg_n_0_[6]
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.211 r  output_mod/counter3200_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.211    output_mod/counter3200_reg[4]_i_1_n_5
    SLICE_X2Y24          FDRE                                         r  output_mod/counter3200_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.850    -0.840    output_mod/clk_out1
    SLICE_X2Y24          FDRE                                         r  output_mod/counter3200_reg[6]/C
                         clock pessimism              0.240    -0.599    
                         clock uncertainty            0.179    -0.421    
    SLICE_X2Y24          FDRE (Hold_fdre_C_D)         0.134    -0.287    output_mod/counter3200_reg[6]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 output_mod/FSM_sequential_cs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            output_mod/FSM_sequential_cs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.582    -0.599    output_mod/clk_out1
    SLICE_X3Y25          FDRE                                         r  output_mod/FSM_sequential_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  output_mod/FSM_sequential_cs_reg[0]/Q
                         net (fo=4, routed)           0.180    -0.278    output_mod/preamble_mod/cs[0]
    SLICE_X3Y25          LUT6 (Prop_lut6_I3_O)        0.045    -0.233 r  output_mod/preamble_mod/FSM_sequential_cs[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    output_mod/preamble_mod_n_3
    SLICE_X3Y25          FDRE                                         r  output_mod/FSM_sequential_cs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.850    -0.840    output_mod/clk_out1
    SLICE_X3Y25          FDRE                                         r  output_mod/FSM_sequential_cs_reg[0]/C
                         clock pessimism              0.240    -0.599    
                         clock uncertainty            0.179    -0.421    
    SLICE_X3Y25          FDRE (Hold_fdre_C_D)         0.091    -0.330    output_mod/FSM_sequential_cs_reg[0]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 output_mod/counter3200_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            output_mod/counter3200_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.274ns (66.734%)  route 0.137ns (33.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.582    -0.599    output_mod/clk_out1
    SLICE_X2Y25          FDRE                                         r  output_mod/counter3200_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  output_mod/counter3200_reg[10]/Q
                         net (fo=3, routed)           0.137    -0.299    output_mod/counter3200_reg[10]
    SLICE_X2Y25          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.189 r  output_mod/counter3200_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.189    output_mod/counter3200_reg[8]_i_1_n_5
    SLICE_X2Y25          FDRE                                         r  output_mod/counter3200_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.850    -0.840    output_mod/clk_out1
    SLICE_X2Y25          FDRE                                         r  output_mod/counter3200_reg[10]/C
                         clock pessimism              0.240    -0.599    
                         clock uncertainty            0.179    -0.421    
    SLICE_X2Y25          FDRE (Hold_fdre_C_D)         0.134    -0.287    output_mod/counter3200_reg[10]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 output_mod/pn11_mod/pn11_bits_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            output_mod/pn11_mod/pn11_bits_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.246ns (61.869%)  route 0.152ns (38.131%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.580    -0.601    output_mod/pn11_mod/clk_out1
    SLICE_X6Y24          FDRE                                         r  output_mod/pn11_mod/pn11_bits_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDRE (Prop_fdre_C_Q)         0.148    -0.453 r  output_mod/pn11_mod/pn11_bits_reg[5]/Q
                         net (fo=1, routed)           0.152    -0.302    output_mod/preamble_mod/pn11_bits_reg[6]_0
    SLICE_X6Y24          LUT2 (Prop_lut2_I1_O)        0.098    -0.204 r  output_mod/preamble_mod/pn11_bits[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    output_mod/pn11_mod/pn11_bits_reg[6]_1
    SLICE_X6Y24          FDRE                                         r  output_mod/pn11_mod/pn11_bits_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.848    -0.842    output_mod/pn11_mod/clk_out1
    SLICE_X6Y24          FDRE                                         r  output_mod/pn11_mod/pn11_bits_reg[6]/C
                         clock pessimism              0.240    -0.601    
                         clock uncertainty            0.179    -0.423    
    SLICE_X6Y24          FDRE (Hold_fdre_C_D)         0.121    -0.302    output_mod/pn11_mod/pn11_bits_reg[6]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 output_mod/preamble_mod/counter128_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            output_mod/preamble_mod/finished_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.360%)  route 0.215ns (53.640%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.583    -0.598    output_mod/preamble_mod/clk_out1
    SLICE_X3Y26          FDSE                                         r  output_mod/preamble_mod/counter128_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDSE (Prop_fdse_C_Q)         0.141    -0.457 f  output_mod/preamble_mod/counter128_reg[6]/Q
                         net (fo=4, routed)           0.215    -0.242    output_mod/preamble_mod/counter128_reg[6]
    SLICE_X4Y26          LUT5 (Prop_lut5_I2_O)        0.045    -0.197 r  output_mod/preamble_mod/finished_i_1/O
                         net (fo=1, routed)           0.000    -0.197    output_mod/preamble_mod/finished_i_1_n_0
    SLICE_X4Y26          FDRE                                         r  output_mod/preamble_mod/finished_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.849    -0.841    output_mod/preamble_mod/clk_out1
    SLICE_X4Y26          FDRE                                         r  output_mod/preamble_mod/finished_reg/C
                         clock pessimism              0.274    -0.566    
                         clock uncertainty            0.179    -0.388    
    SLICE_X4Y26          FDRE (Hold_fdre_C_D)         0.092    -0.296    output_mod/preamble_mod/finished_reg
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 output_mod/pn11_mod/out_bit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            output_mod/pn11_mod/out_bit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.580    -0.601    output_mod/pn11_mod/clk_out1
    SLICE_X4Y24          FDRE                                         r  output_mod/pn11_mod/out_bit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  output_mod/pn11_mod/out_bit_reg/Q
                         net (fo=2, routed)           0.185    -0.276    output_mod/pn11_mod/pn11Out
    SLICE_X4Y24          LUT4 (Prop_lut4_I3_O)        0.045    -0.231 r  output_mod/pn11_mod/out_bit_i_1__0/O
                         net (fo=1, routed)           0.000    -0.231    output_mod/pn11_mod/out_bit_i_1__0_n_0
    SLICE_X4Y24          FDRE                                         r  output_mod/pn11_mod/out_bit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.848    -0.842    output_mod/pn11_mod/clk_out1
    SLICE_X4Y24          FDRE                                         r  output_mod/pn11_mod/out_bit_reg/C
                         clock pessimism              0.240    -0.601    
                         clock uncertainty            0.179    -0.423    
    SLICE_X4Y24          FDRE (Hold_fdre_C_D)         0.091    -0.332    output_mod/pn11_mod/out_bit_reg
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 output_mod/preamble_mod/counter128_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            output_mod/preamble_mod/counter128_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.540%)  route 0.197ns (48.460%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.583    -0.598    output_mod/preamble_mod/clk_out1
    SLICE_X2Y26          FDSE                                         r  output_mod/preamble_mod/counter128_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDSE (Prop_fdse_C_Q)         0.164    -0.434 r  output_mod/preamble_mod/counter128_reg[4]/Q
                         net (fo=8, routed)           0.197    -0.238    output_mod/preamble_mod/counter128_reg[4]
    SLICE_X4Y26          LUT6 (Prop_lut6_I5_O)        0.045    -0.193 r  output_mod/preamble_mod/counter128[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    output_mod/preamble_mod/counter128[5]_i_1_n_0
    SLICE_X4Y26          FDSE                                         r  output_mod/preamble_mod/counter128_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.849    -0.841    output_mod/preamble_mod/clk_out1
    SLICE_X4Y26          FDSE                                         r  output_mod/preamble_mod/counter128_reg[5]/C
                         clock pessimism              0.274    -0.566    
                         clock uncertainty            0.179    -0.388    
    SLICE_X4Y26          FDSE (Hold_fdse_C_D)         0.091    -0.297    output_mod/preamble_mod/counter128_reg[5]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.104    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack       91.518ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             91.518ns  (required time - arrival time)
  Source:                 output_mod/counter3200_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            output_mod/counter3200_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1_1 rise@96.154ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.897ns  (logic 0.890ns (22.837%)  route 3.007ns (77.163%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 94.661 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.618    -0.894    output_mod/clk_out1
    SLICE_X2Y24          FDRE                                         r  output_mod/counter3200_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  output_mod/counter3200_reg[7]/Q
                         net (fo=3, routed)           0.847     0.471    output_mod/pn11_mod/counter3200_reg[0]
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.124     0.595 f  output_mod/pn11_mod/FSM_sequential_cs[1]_i_2/O
                         net (fo=3, routed)           0.613     1.208    output_mod/preamble_mod/FSM_sequential_cs_reg[0]
    SLICE_X4Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.332 f  output_mod/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.925     2.257    output_mod/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.124     2.381 r  output_mod/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.623     3.004    output_mod/preamble_mod_n_1
    SLICE_X2Y25          FDRE                                         r  output_mod/counter3200_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.502    94.661    output_mod/clk_out1
    SLICE_X2Y25          FDRE                                         r  output_mod/counter3200_reg[10]/C
                         clock pessimism              0.564    95.224    
                         clock uncertainty           -0.179    95.046    
    SLICE_X2Y25          FDRE (Setup_fdre_C_R)       -0.524    94.522    output_mod/counter3200_reg[10]
  -------------------------------------------------------------------
                         required time                         94.522    
                         arrival time                          -3.004    
  -------------------------------------------------------------------
                         slack                                 91.518    

Slack (MET) :             91.518ns  (required time - arrival time)
  Source:                 output_mod/counter3200_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            output_mod/counter3200_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1_1 rise@96.154ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.897ns  (logic 0.890ns (22.837%)  route 3.007ns (77.163%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 94.661 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.618    -0.894    output_mod/clk_out1
    SLICE_X2Y24          FDRE                                         r  output_mod/counter3200_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  output_mod/counter3200_reg[7]/Q
                         net (fo=3, routed)           0.847     0.471    output_mod/pn11_mod/counter3200_reg[0]
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.124     0.595 f  output_mod/pn11_mod/FSM_sequential_cs[1]_i_2/O
                         net (fo=3, routed)           0.613     1.208    output_mod/preamble_mod/FSM_sequential_cs_reg[0]
    SLICE_X4Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.332 f  output_mod/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.925     2.257    output_mod/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.124     2.381 r  output_mod/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.623     3.004    output_mod/preamble_mod_n_1
    SLICE_X2Y25          FDRE                                         r  output_mod/counter3200_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.502    94.661    output_mod/clk_out1
    SLICE_X2Y25          FDRE                                         r  output_mod/counter3200_reg[11]/C
                         clock pessimism              0.564    95.224    
                         clock uncertainty           -0.179    95.046    
    SLICE_X2Y25          FDRE (Setup_fdre_C_R)       -0.524    94.522    output_mod/counter3200_reg[11]
  -------------------------------------------------------------------
                         required time                         94.522    
                         arrival time                          -3.004    
  -------------------------------------------------------------------
                         slack                                 91.518    

Slack (MET) :             91.518ns  (required time - arrival time)
  Source:                 output_mod/counter3200_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            output_mod/counter3200_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1_1 rise@96.154ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.897ns  (logic 0.890ns (22.837%)  route 3.007ns (77.163%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 94.661 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.618    -0.894    output_mod/clk_out1
    SLICE_X2Y24          FDRE                                         r  output_mod/counter3200_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  output_mod/counter3200_reg[7]/Q
                         net (fo=3, routed)           0.847     0.471    output_mod/pn11_mod/counter3200_reg[0]
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.124     0.595 f  output_mod/pn11_mod/FSM_sequential_cs[1]_i_2/O
                         net (fo=3, routed)           0.613     1.208    output_mod/preamble_mod/FSM_sequential_cs_reg[0]
    SLICE_X4Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.332 f  output_mod/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.925     2.257    output_mod/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.124     2.381 r  output_mod/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.623     3.004    output_mod/preamble_mod_n_1
    SLICE_X2Y25          FDRE                                         r  output_mod/counter3200_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.502    94.661    output_mod/clk_out1
    SLICE_X2Y25          FDRE                                         r  output_mod/counter3200_reg[8]/C
                         clock pessimism              0.564    95.224    
                         clock uncertainty           -0.179    95.046    
    SLICE_X2Y25          FDRE (Setup_fdre_C_R)       -0.524    94.522    output_mod/counter3200_reg[8]
  -------------------------------------------------------------------
                         required time                         94.522    
                         arrival time                          -3.004    
  -------------------------------------------------------------------
                         slack                                 91.518    

Slack (MET) :             91.518ns  (required time - arrival time)
  Source:                 output_mod/counter3200_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            output_mod/counter3200_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1_1 rise@96.154ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.897ns  (logic 0.890ns (22.837%)  route 3.007ns (77.163%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 94.661 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.618    -0.894    output_mod/clk_out1
    SLICE_X2Y24          FDRE                                         r  output_mod/counter3200_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  output_mod/counter3200_reg[7]/Q
                         net (fo=3, routed)           0.847     0.471    output_mod/pn11_mod/counter3200_reg[0]
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.124     0.595 f  output_mod/pn11_mod/FSM_sequential_cs[1]_i_2/O
                         net (fo=3, routed)           0.613     1.208    output_mod/preamble_mod/FSM_sequential_cs_reg[0]
    SLICE_X4Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.332 f  output_mod/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.925     2.257    output_mod/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.124     2.381 r  output_mod/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.623     3.004    output_mod/preamble_mod_n_1
    SLICE_X2Y25          FDRE                                         r  output_mod/counter3200_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.502    94.661    output_mod/clk_out1
    SLICE_X2Y25          FDRE                                         r  output_mod/counter3200_reg[9]/C
                         clock pessimism              0.564    95.224    
                         clock uncertainty           -0.179    95.046    
    SLICE_X2Y25          FDRE (Setup_fdre_C_R)       -0.524    94.522    output_mod/counter3200_reg[9]
  -------------------------------------------------------------------
                         required time                         94.522    
                         arrival time                          -3.004    
  -------------------------------------------------------------------
                         slack                                 91.518    

Slack (MET) :             91.628ns  (required time - arrival time)
  Source:                 output_mod/counter3200_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            output_mod/counter3200_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1_1 rise@96.154ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.803ns  (logic 0.890ns (23.401%)  route 2.913ns (76.599%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 94.663 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.618    -0.894    output_mod/clk_out1
    SLICE_X2Y24          FDRE                                         r  output_mod/counter3200_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  output_mod/counter3200_reg[7]/Q
                         net (fo=3, routed)           0.847     0.471    output_mod/pn11_mod/counter3200_reg[0]
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.124     0.595 f  output_mod/pn11_mod/FSM_sequential_cs[1]_i_2/O
                         net (fo=3, routed)           0.613     1.208    output_mod/preamble_mod/FSM_sequential_cs_reg[0]
    SLICE_X4Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.332 f  output_mod/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.925     2.257    output_mod/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.124     2.381 r  output_mod/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.529     2.910    output_mod/preamble_mod_n_1
    SLICE_X2Y23          FDRE                                         r  output_mod/counter3200_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.504    94.663    output_mod/clk_out1
    SLICE_X2Y23          FDRE                                         r  output_mod/counter3200_reg[0]/C
                         clock pessimism              0.578    95.240    
                         clock uncertainty           -0.179    95.062    
    SLICE_X2Y23          FDRE (Setup_fdre_C_R)       -0.524    94.538    output_mod/counter3200_reg[0]
  -------------------------------------------------------------------
                         required time                         94.538    
                         arrival time                          -2.910    
  -------------------------------------------------------------------
                         slack                                 91.628    

Slack (MET) :             91.628ns  (required time - arrival time)
  Source:                 output_mod/counter3200_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            output_mod/counter3200_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1_1 rise@96.154ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.803ns  (logic 0.890ns (23.401%)  route 2.913ns (76.599%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 94.663 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.618    -0.894    output_mod/clk_out1
    SLICE_X2Y24          FDRE                                         r  output_mod/counter3200_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  output_mod/counter3200_reg[7]/Q
                         net (fo=3, routed)           0.847     0.471    output_mod/pn11_mod/counter3200_reg[0]
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.124     0.595 f  output_mod/pn11_mod/FSM_sequential_cs[1]_i_2/O
                         net (fo=3, routed)           0.613     1.208    output_mod/preamble_mod/FSM_sequential_cs_reg[0]
    SLICE_X4Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.332 f  output_mod/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.925     2.257    output_mod/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.124     2.381 r  output_mod/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.529     2.910    output_mod/preamble_mod_n_1
    SLICE_X2Y23          FDRE                                         r  output_mod/counter3200_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.504    94.663    output_mod/clk_out1
    SLICE_X2Y23          FDRE                                         r  output_mod/counter3200_reg[1]/C
                         clock pessimism              0.578    95.240    
                         clock uncertainty           -0.179    95.062    
    SLICE_X2Y23          FDRE (Setup_fdre_C_R)       -0.524    94.538    output_mod/counter3200_reg[1]
  -------------------------------------------------------------------
                         required time                         94.538    
                         arrival time                          -2.910    
  -------------------------------------------------------------------
                         slack                                 91.628    

Slack (MET) :             91.628ns  (required time - arrival time)
  Source:                 output_mod/counter3200_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            output_mod/counter3200_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1_1 rise@96.154ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.803ns  (logic 0.890ns (23.401%)  route 2.913ns (76.599%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 94.663 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.618    -0.894    output_mod/clk_out1
    SLICE_X2Y24          FDRE                                         r  output_mod/counter3200_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  output_mod/counter3200_reg[7]/Q
                         net (fo=3, routed)           0.847     0.471    output_mod/pn11_mod/counter3200_reg[0]
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.124     0.595 f  output_mod/pn11_mod/FSM_sequential_cs[1]_i_2/O
                         net (fo=3, routed)           0.613     1.208    output_mod/preamble_mod/FSM_sequential_cs_reg[0]
    SLICE_X4Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.332 f  output_mod/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.925     2.257    output_mod/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.124     2.381 r  output_mod/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.529     2.910    output_mod/preamble_mod_n_1
    SLICE_X2Y23          FDRE                                         r  output_mod/counter3200_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.504    94.663    output_mod/clk_out1
    SLICE_X2Y23          FDRE                                         r  output_mod/counter3200_reg[2]/C
                         clock pessimism              0.578    95.240    
                         clock uncertainty           -0.179    95.062    
    SLICE_X2Y23          FDRE (Setup_fdre_C_R)       -0.524    94.538    output_mod/counter3200_reg[2]
  -------------------------------------------------------------------
                         required time                         94.538    
                         arrival time                          -2.910    
  -------------------------------------------------------------------
                         slack                                 91.628    

Slack (MET) :             91.628ns  (required time - arrival time)
  Source:                 output_mod/counter3200_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            output_mod/counter3200_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1_1 rise@96.154ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.803ns  (logic 0.890ns (23.401%)  route 2.913ns (76.599%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 94.663 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.618    -0.894    output_mod/clk_out1
    SLICE_X2Y24          FDRE                                         r  output_mod/counter3200_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  output_mod/counter3200_reg[7]/Q
                         net (fo=3, routed)           0.847     0.471    output_mod/pn11_mod/counter3200_reg[0]
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.124     0.595 f  output_mod/pn11_mod/FSM_sequential_cs[1]_i_2/O
                         net (fo=3, routed)           0.613     1.208    output_mod/preamble_mod/FSM_sequential_cs_reg[0]
    SLICE_X4Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.332 f  output_mod/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.925     2.257    output_mod/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.124     2.381 r  output_mod/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.529     2.910    output_mod/preamble_mod_n_1
    SLICE_X2Y23          FDRE                                         r  output_mod/counter3200_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.504    94.663    output_mod/clk_out1
    SLICE_X2Y23          FDRE                                         r  output_mod/counter3200_reg[3]/C
                         clock pessimism              0.578    95.240    
                         clock uncertainty           -0.179    95.062    
    SLICE_X2Y23          FDRE (Setup_fdre_C_R)       -0.524    94.538    output_mod/counter3200_reg[3]
  -------------------------------------------------------------------
                         required time                         94.538    
                         arrival time                          -2.910    
  -------------------------------------------------------------------
                         slack                                 91.628    

Slack (MET) :             91.789ns  (required time - arrival time)
  Source:                 output_mod/counter3200_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            output_mod/counter3200_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1_1 rise@96.154ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.662ns  (logic 0.890ns (24.303%)  route 2.772ns (75.697%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 94.661 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.618    -0.894    output_mod/clk_out1
    SLICE_X2Y24          FDRE                                         r  output_mod/counter3200_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  output_mod/counter3200_reg[7]/Q
                         net (fo=3, routed)           0.847     0.471    output_mod/pn11_mod/counter3200_reg[0]
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.124     0.595 f  output_mod/pn11_mod/FSM_sequential_cs[1]_i_2/O
                         net (fo=3, routed)           0.613     1.208    output_mod/preamble_mod/FSM_sequential_cs_reg[0]
    SLICE_X4Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.332 f  output_mod/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.925     2.257    output_mod/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.124     2.381 r  output_mod/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.388     2.769    output_mod/preamble_mod_n_1
    SLICE_X2Y24          FDRE                                         r  output_mod/counter3200_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.502    94.661    output_mod/clk_out1
    SLICE_X2Y24          FDRE                                         r  output_mod/counter3200_reg[4]/C
                         clock pessimism              0.600    95.260    
                         clock uncertainty           -0.179    95.082    
    SLICE_X2Y24          FDRE (Setup_fdre_C_R)       -0.524    94.558    output_mod/counter3200_reg[4]
  -------------------------------------------------------------------
                         required time                         94.558    
                         arrival time                          -2.769    
  -------------------------------------------------------------------
                         slack                                 91.789    

Slack (MET) :             91.789ns  (required time - arrival time)
  Source:                 output_mod/counter3200_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            output_mod/counter3200_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            96.154ns  (clk_out1_clk_wiz_1_1 rise@96.154ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.662ns  (logic 0.890ns (24.303%)  route 2.772ns (75.697%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 94.661 - 96.154 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.618    -0.894    output_mod/clk_out1
    SLICE_X2Y24          FDRE                                         r  output_mod/counter3200_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  output_mod/counter3200_reg[7]/Q
                         net (fo=3, routed)           0.847     0.471    output_mod/pn11_mod/counter3200_reg[0]
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.124     0.595 f  output_mod/pn11_mod/FSM_sequential_cs[1]_i_2/O
                         net (fo=3, routed)           0.613     1.208    output_mod/preamble_mod/FSM_sequential_cs_reg[0]
    SLICE_X4Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.332 f  output_mod/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.925     2.257    output_mod/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.124     2.381 r  output_mod/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.388     2.769    output_mod/preamble_mod_n_1
    SLICE_X2Y24          FDRE                                         r  output_mod/counter3200_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     96.154    96.154 r  
    W5                                                0.000    96.154 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    96.154    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    97.542 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    98.704    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    91.486 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    93.067    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    93.158 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.502    94.661    output_mod/clk_out1
    SLICE_X2Y24          FDRE                                         r  output_mod/counter3200_reg[5]/C
                         clock pessimism              0.600    95.260    
                         clock uncertainty           -0.179    95.082    
    SLICE_X2Y24          FDRE (Setup_fdre_C_R)       -0.524    94.558    output_mod/counter3200_reg[5]
  -------------------------------------------------------------------
                         required time                         94.558    
                         arrival time                          -2.769    
  -------------------------------------------------------------------
                         slack                                 91.789    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 output_mod/pn11_mod/pn11_bits_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            output_mod/pn11_mod/pn11_bits_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.183ns (53.649%)  route 0.158ns (46.351%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.580    -0.601    output_mod/pn11_mod/clk_out1
    SLICE_X5Y24          FDRE                                         r  output_mod/pn11_mod/pn11_bits_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  output_mod/pn11_mod/pn11_bits_reg[8]/Q
                         net (fo=1, routed)           0.158    -0.302    output_mod/preamble_mod/pn11_bits_reg[9]
    SLICE_X5Y24          LUT2 (Prop_lut2_I1_O)        0.042    -0.260 r  output_mod/preamble_mod/pn11_bits[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    output_mod/pn11_mod/pn11_bits_reg[9]_1
    SLICE_X5Y24          FDRE                                         r  output_mod/pn11_mod/pn11_bits_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.848    -0.842    output_mod/pn11_mod/clk_out1
    SLICE_X5Y24          FDRE                                         r  output_mod/pn11_mod/pn11_bits_reg[9]/C
                         clock pessimism              0.240    -0.601    
                         clock uncertainty            0.179    -0.423    
    SLICE_X5Y24          FDRE (Hold_fdre_C_D)         0.107    -0.316    output_mod/pn11_mod/pn11_bits_reg[9]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 output_mod/pn11_mod/pn11_bits_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            output_mod/pn11_mod/pn11_bits_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.580    -0.601    output_mod/pn11_mod/clk_out1
    SLICE_X6Y24          FDRE                                         r  output_mod/pn11_mod/pn11_bits_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  output_mod/pn11_mod/pn11_bits_reg[4]/Q
                         net (fo=1, routed)           0.163    -0.274    output_mod/preamble_mod/pn11_bits_reg[5]_0
    SLICE_X6Y24          LUT2 (Prop_lut2_I1_O)        0.043    -0.231 r  output_mod/preamble_mod/pn11_bits[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    output_mod/pn11_mod/pn11_bits_reg[5]_1
    SLICE_X6Y24          FDRE                                         r  output_mod/pn11_mod/pn11_bits_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.848    -0.842    output_mod/pn11_mod/clk_out1
    SLICE_X6Y24          FDRE                                         r  output_mod/pn11_mod/pn11_bits_reg[5]/C
                         clock pessimism              0.240    -0.601    
                         clock uncertainty            0.179    -0.423    
    SLICE_X6Y24          FDRE (Hold_fdre_C_D)         0.131    -0.292    output_mod/pn11_mod/pn11_bits_reg[5]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 output_mod/counter3200_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            output_mod/counter3200_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.583    -0.598    output_mod/clk_out1
    SLICE_X2Y23          FDRE                                         r  output_mod/counter3200_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  output_mod/counter3200_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.320    output_mod/counter3200_reg_n_0_[2]
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.210 r  output_mod/counter3200_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.210    output_mod/counter3200_reg[0]_i_2_n_5
    SLICE_X2Y23          FDRE                                         r  output_mod/counter3200_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.851    -0.839    output_mod/clk_out1
    SLICE_X2Y23          FDRE                                         r  output_mod/counter3200_reg[2]/C
                         clock pessimism              0.240    -0.598    
                         clock uncertainty            0.179    -0.420    
    SLICE_X2Y23          FDRE (Hold_fdre_C_D)         0.134    -0.286    output_mod/counter3200_reg[2]
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 output_mod/counter3200_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            output_mod/counter3200_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.582    -0.599    output_mod/clk_out1
    SLICE_X2Y24          FDRE                                         r  output_mod/counter3200_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  output_mod/counter3200_reg[6]/Q
                         net (fo=1, routed)           0.114    -0.321    output_mod/counter3200_reg_n_0_[6]
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.211 r  output_mod/counter3200_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.211    output_mod/counter3200_reg[4]_i_1_n_5
    SLICE_X2Y24          FDRE                                         r  output_mod/counter3200_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.850    -0.840    output_mod/clk_out1
    SLICE_X2Y24          FDRE                                         r  output_mod/counter3200_reg[6]/C
                         clock pessimism              0.240    -0.599    
                         clock uncertainty            0.179    -0.421    
    SLICE_X2Y24          FDRE (Hold_fdre_C_D)         0.134    -0.287    output_mod/counter3200_reg[6]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 output_mod/FSM_sequential_cs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            output_mod/FSM_sequential_cs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.582    -0.599    output_mod/clk_out1
    SLICE_X3Y25          FDRE                                         r  output_mod/FSM_sequential_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  output_mod/FSM_sequential_cs_reg[0]/Q
                         net (fo=4, routed)           0.180    -0.278    output_mod/preamble_mod/cs[0]
    SLICE_X3Y25          LUT6 (Prop_lut6_I3_O)        0.045    -0.233 r  output_mod/preamble_mod/FSM_sequential_cs[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    output_mod/preamble_mod_n_3
    SLICE_X3Y25          FDRE                                         r  output_mod/FSM_sequential_cs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.850    -0.840    output_mod/clk_out1
    SLICE_X3Y25          FDRE                                         r  output_mod/FSM_sequential_cs_reg[0]/C
                         clock pessimism              0.240    -0.599    
                         clock uncertainty            0.179    -0.421    
    SLICE_X3Y25          FDRE (Hold_fdre_C_D)         0.091    -0.330    output_mod/FSM_sequential_cs_reg[0]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 output_mod/counter3200_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            output_mod/counter3200_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.274ns (66.734%)  route 0.137ns (33.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.582    -0.599    output_mod/clk_out1
    SLICE_X2Y25          FDRE                                         r  output_mod/counter3200_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  output_mod/counter3200_reg[10]/Q
                         net (fo=3, routed)           0.137    -0.299    output_mod/counter3200_reg[10]
    SLICE_X2Y25          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.189 r  output_mod/counter3200_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.189    output_mod/counter3200_reg[8]_i_1_n_5
    SLICE_X2Y25          FDRE                                         r  output_mod/counter3200_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.850    -0.840    output_mod/clk_out1
    SLICE_X2Y25          FDRE                                         r  output_mod/counter3200_reg[10]/C
                         clock pessimism              0.240    -0.599    
                         clock uncertainty            0.179    -0.421    
    SLICE_X2Y25          FDRE (Hold_fdre_C_D)         0.134    -0.287    output_mod/counter3200_reg[10]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 output_mod/pn11_mod/pn11_bits_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            output_mod/pn11_mod/pn11_bits_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.246ns (61.869%)  route 0.152ns (38.131%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.580    -0.601    output_mod/pn11_mod/clk_out1
    SLICE_X6Y24          FDRE                                         r  output_mod/pn11_mod/pn11_bits_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDRE (Prop_fdre_C_Q)         0.148    -0.453 r  output_mod/pn11_mod/pn11_bits_reg[5]/Q
                         net (fo=1, routed)           0.152    -0.302    output_mod/preamble_mod/pn11_bits_reg[6]_0
    SLICE_X6Y24          LUT2 (Prop_lut2_I1_O)        0.098    -0.204 r  output_mod/preamble_mod/pn11_bits[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    output_mod/pn11_mod/pn11_bits_reg[6]_1
    SLICE_X6Y24          FDRE                                         r  output_mod/pn11_mod/pn11_bits_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.848    -0.842    output_mod/pn11_mod/clk_out1
    SLICE_X6Y24          FDRE                                         r  output_mod/pn11_mod/pn11_bits_reg[6]/C
                         clock pessimism              0.240    -0.601    
                         clock uncertainty            0.179    -0.423    
    SLICE_X6Y24          FDRE (Hold_fdre_C_D)         0.121    -0.302    output_mod/pn11_mod/pn11_bits_reg[6]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 output_mod/preamble_mod/counter128_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            output_mod/preamble_mod/finished_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.360%)  route 0.215ns (53.640%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.583    -0.598    output_mod/preamble_mod/clk_out1
    SLICE_X3Y26          FDSE                                         r  output_mod/preamble_mod/counter128_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDSE (Prop_fdse_C_Q)         0.141    -0.457 f  output_mod/preamble_mod/counter128_reg[6]/Q
                         net (fo=4, routed)           0.215    -0.242    output_mod/preamble_mod/counter128_reg[6]
    SLICE_X4Y26          LUT5 (Prop_lut5_I2_O)        0.045    -0.197 r  output_mod/preamble_mod/finished_i_1/O
                         net (fo=1, routed)           0.000    -0.197    output_mod/preamble_mod/finished_i_1_n_0
    SLICE_X4Y26          FDRE                                         r  output_mod/preamble_mod/finished_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.849    -0.841    output_mod/preamble_mod/clk_out1
    SLICE_X4Y26          FDRE                                         r  output_mod/preamble_mod/finished_reg/C
                         clock pessimism              0.274    -0.566    
                         clock uncertainty            0.179    -0.388    
    SLICE_X4Y26          FDRE (Hold_fdre_C_D)         0.092    -0.296    output_mod/preamble_mod/finished_reg
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 output_mod/pn11_mod/out_bit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            output_mod/pn11_mod/out_bit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.580    -0.601    output_mod/pn11_mod/clk_out1
    SLICE_X4Y24          FDRE                                         r  output_mod/pn11_mod/out_bit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  output_mod/pn11_mod/out_bit_reg/Q
                         net (fo=2, routed)           0.185    -0.276    output_mod/pn11_mod/pn11Out
    SLICE_X4Y24          LUT4 (Prop_lut4_I3_O)        0.045    -0.231 r  output_mod/pn11_mod/out_bit_i_1__0/O
                         net (fo=1, routed)           0.000    -0.231    output_mod/pn11_mod/out_bit_i_1__0_n_0
    SLICE_X4Y24          FDRE                                         r  output_mod/pn11_mod/out_bit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.848    -0.842    output_mod/pn11_mod/clk_out1
    SLICE_X4Y24          FDRE                                         r  output_mod/pn11_mod/out_bit_reg/C
                         clock pessimism              0.240    -0.601    
                         clock uncertainty            0.179    -0.423    
    SLICE_X4Y24          FDRE (Hold_fdre_C_D)         0.091    -0.332    output_mod/pn11_mod/out_bit_reg
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 output_mod/preamble_mod/counter128_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            output_mod/preamble_mod/counter128_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.540%)  route 0.197ns (48.460%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.583    -0.598    output_mod/preamble_mod/clk_out1
    SLICE_X2Y26          FDSE                                         r  output_mod/preamble_mod/counter128_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDSE (Prop_fdse_C_Q)         0.164    -0.434 r  output_mod/preamble_mod/counter128_reg[4]/Q
                         net (fo=8, routed)           0.197    -0.238    output_mod/preamble_mod/counter128_reg[4]
    SLICE_X4Y26          LUT6 (Prop_lut6_I5_O)        0.045    -0.193 r  output_mod/preamble_mod/counter128[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    output_mod/preamble_mod/counter128[5]_i_1_n_0
    SLICE_X4Y26          FDSE                                         r  output_mod/preamble_mod/counter128_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.849    -0.841    output_mod/preamble_mod/clk_out1
    SLICE_X4Y26          FDSE                                         r  output_mod/preamble_mod/counter128_reg[5]/C
                         clock pessimism              0.274    -0.566    
                         clock uncertainty            0.179    -0.388    
    SLICE_X4Y26          FDSE (Hold_fdse_C_D)         0.091    -0.297    output_mod/preamble_mod/counter128_reg[5]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.104    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            JA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.038ns  (logic 5.083ns (42.223%)  route 6.955ns (57.777%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=17, routed)          1.874     3.328    output_mod/pn11_mod/reset
    SLICE_X4Y26          LUT5 (Prop_lut5_I4_O)        0.124     3.452 r  output_mod/pn11_mod/LED_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           5.081     8.533    JA_OBUF[0]
    J1                   OBUF (Prop_obuf_I_O)         3.505    12.038 r  JA_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.038    JA[0]
    J1                                                                r  JA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.256ns  (logic 5.107ns (55.181%)  route 4.148ns (44.819%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=17, routed)          1.874     3.328    output_mod/pn11_mod/reset
    SLICE_X4Y26          LUT5 (Prop_lut5_I4_O)        0.124     3.452 r  output_mod/pn11_mod/LED_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.274     5.726    JA_OBUF[0]
    E19                  OBUF (Prop_obuf_I_O)         3.530     9.256 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.256    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.859ns  (logic 1.497ns (52.380%)  route 1.361ns (47.620%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=17, routed)          0.767     0.989    output_mod/pn11_mod/reset
    SLICE_X4Y26          LUT5 (Prop_lut5_I4_O)        0.045     1.034 r  output_mod/pn11_mod/LED_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.594     1.628    JA_OBUF[0]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.859 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.859    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            JA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.204ns  (logic 1.473ns (35.037%)  route 2.731ns (64.963%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=17, routed)          0.767     0.989    output_mod/pn11_mod/reset
    SLICE_X4Y26          LUT5 (Prop_lut5_I4_O)        0.045     1.034 r  output_mod/pn11_mod/LED_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           1.964     2.998    JA_OBUF[0]
    J1                   OBUF (Prop_obuf_I_O)         1.206     4.204 r  JA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.204    JA[0]
    J1                                                                r  JA[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_1
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 timing_mod/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_1'  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.203ns  (logic 3.601ns (43.894%)  route 4.603ns (56.106%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     48.077    48.077 f  
    W5                                                0.000    48.077 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    48.077    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    49.535 f  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    50.768    timing_mod/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    43.808 f  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    45.469    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    45.565 f  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          2.941    48.506    JA_OBUF[1]
    U16                  OBUF (Prop_obuf_I_O)         3.505    52.011 f  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    52.011    LED[0]
    U16                                                               f  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timing_mod/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_1'  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            JA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.201ns  (logic 3.612ns (44.042%)  route 4.589ns (55.957%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     48.077    48.077 f  
    W5                                                0.000    48.077 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    48.077    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    49.535 f  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    50.768    timing_mod/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    43.808 f  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    45.469    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    45.565 f  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          2.928    48.493    JA_OBUF[1]
    L2                   OBUF (Prop_obuf_I_O)         3.516    52.009 f  JA_OBUF[1]_inst/O
                         net (fo=0)                   0.000    52.009    JA[1]
    L2                                                                f  JA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_mod/FSM_sequential_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            JA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.290ns  (logic 4.223ns (41.038%)  route 6.067ns (58.962%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.618    -0.894    output_mod/clk_out1
    SLICE_X3Y25          FDRE                                         r  output_mod/FSM_sequential_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  output_mod/FSM_sequential_cs_reg[1]/Q
                         net (fo=4, routed)           0.987     0.512    output_mod/pn11_mod/cs[1]
    SLICE_X4Y26          LUT5 (Prop_lut5_I1_O)        0.299     0.811 r  output_mod/pn11_mod/LED_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           5.081     5.892    JA_OBUF[0]
    J1                   OBUF (Prop_obuf_I_O)         3.505     9.397 r  JA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.397    JA[0]
    J1                                                                r  JA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_mod/FSM_sequential_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.509ns  (logic 4.248ns (56.572%)  route 3.261ns (43.428%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.618    -0.894    output_mod/clk_out1
    SLICE_X3Y25          FDRE                                         r  output_mod/FSM_sequential_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  output_mod/FSM_sequential_cs_reg[1]/Q
                         net (fo=4, routed)           0.987     0.512    output_mod/pn11_mod/cs[1]
    SLICE_X4Y26          LUT5 (Prop_lut5_I1_O)        0.299     0.811 r  output_mod/pn11_mod/LED_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.274     3.085    JA_OBUF[0]
    E19                  OBUF (Prop_obuf_I_O)         3.530     6.615 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.615    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 timing_mod/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_1'  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.467ns  (logic 1.232ns (49.932%)  route 1.235ns (50.068%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    timing_mod/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.749    -0.432    JA_OBUF[1]
    U16                  OBUF (Prop_obuf_I_O)         1.206     0.774 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     0.774    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timing_mod/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_1'  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            JA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.475ns  (logic 1.243ns (50.215%)  route 1.232ns (49.785%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    timing_mod/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.746    -0.434    JA_OBUF[1]
    L2                   OBUF (Prop_obuf_I_O)         1.217     0.783 r  JA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     0.783    JA[1]
    L2                                                                r  JA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_mod/preamble_mod/out_bit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.220ns  (logic 1.417ns (63.815%)  route 0.803ns (36.185%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.583    -0.598    output_mod/preamble_mod/clk_out1
    SLICE_X1Y26          FDRE                                         r  output_mod/preamble_mod/out_bit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  output_mod/preamble_mod/out_bit_reg/Q
                         net (fo=1, routed)           0.209    -0.248    output_mod/pn11_mod/preambleOut
    SLICE_X4Y26          LUT5 (Prop_lut5_I3_O)        0.045    -0.203 r  output_mod/pn11_mod/LED_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.594     0.391    JA_OBUF[0]
    E19                  OBUF (Prop_obuf_I_O)         1.231     1.621 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.621    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_mod/preamble_mod/out_bit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            JA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.565ns  (logic 1.392ns (39.049%)  route 2.173ns (60.951%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.583    -0.598    output_mod/preamble_mod/clk_out1
    SLICE_X1Y26          FDRE                                         r  output_mod/preamble_mod/out_bit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  output_mod/preamble_mod/out_bit_reg/Q
                         net (fo=1, routed)           0.209    -0.248    output_mod/pn11_mod/preambleOut
    SLICE_X4Y26          LUT5 (Prop_lut5_I3_O)        0.045    -0.203 r  output_mod/pn11_mod/LED_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           1.964     1.761    JA_OBUF[0]
    J1                   OBUF (Prop_obuf_I_O)         1.206     2.967 r  JA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.967    JA[0]
    J1                                                                r  JA[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_1_1
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 timing_mod/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_1_1'  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.203ns  (logic 3.601ns (43.894%)  route 4.603ns (56.106%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                     48.077    48.077 f  
    W5                                                0.000    48.077 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    48.077    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    49.535 f  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    50.768    timing_mod/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    43.808 f  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    45.469    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    45.565 f  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          2.941    48.506    JA_OBUF[1]
    U16                  OBUF (Prop_obuf_I_O)         3.505    52.011 f  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    52.011    LED[0]
    U16                                                               f  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timing_mod/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_1_1'  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            JA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.201ns  (logic 3.612ns (44.042%)  route 4.589ns (55.957%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                     48.077    48.077 f  
    W5                                                0.000    48.077 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    48.077    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    49.535 f  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    50.768    timing_mod/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    43.808 f  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    45.469    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    45.565 f  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          2.928    48.493    JA_OBUF[1]
    L2                   OBUF (Prop_obuf_I_O)         3.516    52.009 f  JA_OBUF[1]_inst/O
                         net (fo=0)                   0.000    52.009    JA[1]
    L2                                                                f  JA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_mod/FSM_sequential_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            JA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.290ns  (logic 4.223ns (41.038%)  route 6.067ns (58.962%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.618    -0.894    output_mod/clk_out1
    SLICE_X3Y25          FDRE                                         r  output_mod/FSM_sequential_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  output_mod/FSM_sequential_cs_reg[1]/Q
                         net (fo=4, routed)           0.987     0.512    output_mod/pn11_mod/cs[1]
    SLICE_X4Y26          LUT5 (Prop_lut5_I1_O)        0.299     0.811 r  output_mod/pn11_mod/LED_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           5.081     5.892    JA_OBUF[0]
    J1                   OBUF (Prop_obuf_I_O)         3.505     9.397 r  JA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.397    JA[0]
    J1                                                                r  JA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_mod/FSM_sequential_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.509ns  (logic 4.248ns (56.572%)  route 3.261ns (43.428%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.618    -0.894    output_mod/clk_out1
    SLICE_X3Y25          FDRE                                         r  output_mod/FSM_sequential_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  output_mod/FSM_sequential_cs_reg[1]/Q
                         net (fo=4, routed)           0.987     0.512    output_mod/pn11_mod/cs[1]
    SLICE_X4Y26          LUT5 (Prop_lut5_I1_O)        0.299     0.811 r  output_mod/pn11_mod/LED_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.274     3.085    JA_OBUF[0]
    E19                  OBUF (Prop_obuf_I_O)         3.530     6.615 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.615    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 timing_mod/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_1_1'  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.467ns  (logic 1.232ns (49.932%)  route 1.235ns (50.068%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    timing_mod/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.749    -0.432    JA_OBUF[1]
    U16                  OBUF (Prop_obuf_I_O)         1.206     0.774 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     0.774    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timing_mod/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_1_1'  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            JA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.475ns  (logic 1.243ns (50.215%)  route 1.232ns (49.785%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    timing_mod/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.746    -0.434    JA_OBUF[1]
    L2                   OBUF (Prop_obuf_I_O)         1.217     0.783 r  JA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     0.783    JA[1]
    L2                                                                r  JA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_mod/preamble_mod/out_bit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.220ns  (logic 1.417ns (63.815%)  route 0.803ns (36.185%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.583    -0.598    output_mod/preamble_mod/clk_out1
    SLICE_X1Y26          FDRE                                         r  output_mod/preamble_mod/out_bit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  output_mod/preamble_mod/out_bit_reg/Q
                         net (fo=1, routed)           0.209    -0.248    output_mod/pn11_mod/preambleOut
    SLICE_X4Y26          LUT5 (Prop_lut5_I3_O)        0.045    -0.203 r  output_mod/pn11_mod/LED_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.594     0.391    JA_OBUF[0]
    E19                  OBUF (Prop_obuf_I_O)         1.231     1.621 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.621    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_mod/preamble_mod/out_bit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Destination:            JA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.565ns  (logic 1.392ns (39.049%)  route 2.173ns (60.951%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.583    -0.598    output_mod/preamble_mod/clk_out1
    SLICE_X1Y26          FDRE                                         r  output_mod/preamble_mod/out_bit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  output_mod/preamble_mod/out_bit_reg/Q
                         net (fo=1, routed)           0.209    -0.248    output_mod/pn11_mod/preambleOut
    SLICE_X4Y26          LUT5 (Prop_lut5_I3_O)        0.045    -0.203 r  output_mod/pn11_mod/LED_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           1.964     1.761    JA_OBUF[0]
    J1                   OBUF (Prop_obuf_I_O)         1.206     2.967 r  JA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.967    JA[0]
    J1                                                                r  JA[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 timing_mod/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            timing_mod/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1 fall edge)
                                                     25.000    25.000 f  
    W5                                                0.000    25.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    25.414 f  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.894    timing_mod/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142    22.752 f  timing_mod/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    23.282    timing_mod/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    23.311 f  timing_mod/inst/clkf_buf/O
                         net (fo=1, routed)           0.817    24.127    timing_mod/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  timing_mod/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 timing_mod/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            timing_mod/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    timing_mod/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  timing_mod/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    timing_mod/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  timing_mod/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    timing_mod/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  timing_mod/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_1_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 timing_mod/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            timing_mod/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.386ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1_1 fall edge)
                                                     25.000    25.000 f  
    W5                                                0.000    25.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    25.414 f  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.894    timing_mod/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142    22.752 f  timing_mod/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    23.282    timing_mod/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    23.311 f  timing_mod/inst/clkf_buf/O
                         net (fo=1, routed)           0.817    24.127    timing_mod/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  timing_mod/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 timing_mod/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            timing_mod/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.386ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    timing_mod/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  timing_mod/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    timing_mod/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  timing_mod/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    timing_mod/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  timing_mod/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_1

Max Delay            55 Endpoints
Min Delay            55 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            output_mod/counter3200_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.686ns  (logic 1.702ns (36.319%)  route 2.984ns (63.681%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=17, routed)          1.436     2.890    output_mod/preamble_mod/reset
    SLICE_X4Y25          LUT5 (Prop_lut5_I4_O)        0.124     3.014 f  output_mod/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.925     3.939    output_mod/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.124     4.063 r  output_mod/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.623     4.686    output_mod/preamble_mod_n_1
    SLICE_X2Y25          FDRE                                         r  output_mod/counter3200_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.502    -1.493    output_mod/clk_out1
    SLICE_X2Y25          FDRE                                         r  output_mod/counter3200_reg[10]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            output_mod/counter3200_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.686ns  (logic 1.702ns (36.319%)  route 2.984ns (63.681%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=17, routed)          1.436     2.890    output_mod/preamble_mod/reset
    SLICE_X4Y25          LUT5 (Prop_lut5_I4_O)        0.124     3.014 f  output_mod/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.925     3.939    output_mod/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.124     4.063 r  output_mod/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.623     4.686    output_mod/preamble_mod_n_1
    SLICE_X2Y25          FDRE                                         r  output_mod/counter3200_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.502    -1.493    output_mod/clk_out1
    SLICE_X2Y25          FDRE                                         r  output_mod/counter3200_reg[11]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            output_mod/counter3200_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.686ns  (logic 1.702ns (36.319%)  route 2.984ns (63.681%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=17, routed)          1.436     2.890    output_mod/preamble_mod/reset
    SLICE_X4Y25          LUT5 (Prop_lut5_I4_O)        0.124     3.014 f  output_mod/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.925     3.939    output_mod/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.124     4.063 r  output_mod/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.623     4.686    output_mod/preamble_mod_n_1
    SLICE_X2Y25          FDRE                                         r  output_mod/counter3200_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.502    -1.493    output_mod/clk_out1
    SLICE_X2Y25          FDRE                                         r  output_mod/counter3200_reg[8]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            output_mod/counter3200_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.686ns  (logic 1.702ns (36.319%)  route 2.984ns (63.681%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=17, routed)          1.436     2.890    output_mod/preamble_mod/reset
    SLICE_X4Y25          LUT5 (Prop_lut5_I4_O)        0.124     3.014 f  output_mod/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.925     3.939    output_mod/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.124     4.063 r  output_mod/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.623     4.686    output_mod/preamble_mod_n_1
    SLICE_X2Y25          FDRE                                         r  output_mod/counter3200_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.502    -1.493    output_mod/clk_out1
    SLICE_X2Y25          FDRE                                         r  output_mod/counter3200_reg[9]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            output_mod/counter3200_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.592ns  (logic 1.702ns (37.062%)  route 2.890ns (62.938%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=17, routed)          1.436     2.890    output_mod/preamble_mod/reset
    SLICE_X4Y25          LUT5 (Prop_lut5_I4_O)        0.124     3.014 f  output_mod/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.925     3.939    output_mod/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.124     4.063 r  output_mod/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.529     4.592    output_mod/preamble_mod_n_1
    SLICE_X2Y23          FDRE                                         r  output_mod/counter3200_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.504    -1.491    output_mod/clk_out1
    SLICE_X2Y23          FDRE                                         r  output_mod/counter3200_reg[0]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            output_mod/counter3200_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.592ns  (logic 1.702ns (37.062%)  route 2.890ns (62.938%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=17, routed)          1.436     2.890    output_mod/preamble_mod/reset
    SLICE_X4Y25          LUT5 (Prop_lut5_I4_O)        0.124     3.014 f  output_mod/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.925     3.939    output_mod/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.124     4.063 r  output_mod/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.529     4.592    output_mod/preamble_mod_n_1
    SLICE_X2Y23          FDRE                                         r  output_mod/counter3200_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.504    -1.491    output_mod/clk_out1
    SLICE_X2Y23          FDRE                                         r  output_mod/counter3200_reg[1]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            output_mod/counter3200_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.592ns  (logic 1.702ns (37.062%)  route 2.890ns (62.938%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=17, routed)          1.436     2.890    output_mod/preamble_mod/reset
    SLICE_X4Y25          LUT5 (Prop_lut5_I4_O)        0.124     3.014 f  output_mod/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.925     3.939    output_mod/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.124     4.063 r  output_mod/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.529     4.592    output_mod/preamble_mod_n_1
    SLICE_X2Y23          FDRE                                         r  output_mod/counter3200_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.504    -1.491    output_mod/clk_out1
    SLICE_X2Y23          FDRE                                         r  output_mod/counter3200_reg[2]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            output_mod/counter3200_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.592ns  (logic 1.702ns (37.062%)  route 2.890ns (62.938%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=17, routed)          1.436     2.890    output_mod/preamble_mod/reset
    SLICE_X4Y25          LUT5 (Prop_lut5_I4_O)        0.124     3.014 f  output_mod/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.925     3.939    output_mod/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.124     4.063 r  output_mod/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.529     4.592    output_mod/preamble_mod_n_1
    SLICE_X2Y23          FDRE                                         r  output_mod/counter3200_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.504    -1.491    output_mod/clk_out1
    SLICE_X2Y23          FDRE                                         r  output_mod/counter3200_reg[3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            output_mod/counter3200_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.451ns  (logic 1.702ns (38.237%)  route 2.749ns (61.763%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=17, routed)          1.436     2.890    output_mod/preamble_mod/reset
    SLICE_X4Y25          LUT5 (Prop_lut5_I4_O)        0.124     3.014 f  output_mod/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.925     3.939    output_mod/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.124     4.063 r  output_mod/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.388     4.451    output_mod/preamble_mod_n_1
    SLICE_X2Y24          FDRE                                         r  output_mod/counter3200_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.502    -1.493    output_mod/clk_out1
    SLICE_X2Y24          FDRE                                         r  output_mod/counter3200_reg[4]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            output_mod/counter3200_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.451ns  (logic 1.702ns (38.237%)  route 2.749ns (61.763%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.475ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.350ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=17, routed)          1.436     2.890    output_mod/preamble_mod/reset
    SLICE_X4Y25          LUT5 (Prop_lut5_I4_O)        0.124     3.014 f  output_mod/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.925     3.939    output_mod/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.124     4.063 r  output_mod/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.388     4.451    output_mod/preamble_mod_n_1
    SLICE_X2Y24          FDRE                                         r  output_mod/counter3200_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.502    -1.493    output_mod/clk_out1
    SLICE_X2Y24          FDRE                                         r  output_mod/counter3200_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            output_mod/pn11_mod/out_bit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.783ns  (logic 0.267ns (34.082%)  route 0.516ns (65.918%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=17, routed)          0.516     0.738    output_mod/pn11_mod/reset
    SLICE_X4Y24          LUT4 (Prop_lut4_I2_O)        0.045     0.783 r  output_mod/pn11_mod/out_bit_i_1__0/O
                         net (fo=1, routed)           0.000     0.783    output_mod/pn11_mod/out_bit_i_1__0_n_0
    SLICE_X4Y24          FDRE                                         r  output_mod/pn11_mod/out_bit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.848    -0.842    output_mod/pn11_mod/clk_out1
    SLICE_X4Y24          FDRE                                         r  output_mod/pn11_mod/out_bit_reg/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            output_mod/pn11_mod/pn11_bits_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.786ns  (logic 0.270ns (34.334%)  route 0.516ns (65.666%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=17, routed)          0.516     0.738    output_mod/pn11_mod/reset
    SLICE_X4Y24          LUT4 (Prop_lut4_I1_O)        0.048     0.786 r  output_mod/pn11_mod/pn11_bits[10]_i_1/O
                         net (fo=1, routed)           0.000     0.786    output_mod/pn11_mod/pn11_bits[10]_i_1_n_0
    SLICE_X4Y24          FDRE                                         r  output_mod/pn11_mod/pn11_bits_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.848    -0.842    output_mod/pn11_mod/clk_out1
    SLICE_X4Y24          FDRE                                         r  output_mod/pn11_mod/pn11_bits_reg[10]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            output_mod/FSM_sequential_cs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.989ns  (logic 0.255ns (25.734%)  route 0.735ns (74.266%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=2, routed)           0.735     0.944    output_mod/preamble_mod/btnC_IBUF
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.045     0.989 r  output_mod/preamble_mod/FSM_sequential_cs[0]_i_1/O
                         net (fo=1, routed)           0.000     0.989    output_mod/preamble_mod_n_3
    SLICE_X3Y25          FDRE                                         r  output_mod/FSM_sequential_cs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.850    -0.840    output_mod/clk_out1
    SLICE_X3Y25          FDRE                                         r  output_mod/FSM_sequential_cs_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            output_mod/preamble_mod/out_bit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.018ns  (logic 0.300ns (29.423%)  route 0.718ns (70.577%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=2, routed)           0.568     0.777    output_mod/preamble_mod/btnC_IBUF
    SLICE_X3Y25          LUT5 (Prop_lut5_I3_O)        0.045     0.822 r  output_mod/preamble_mod/counter128[6]_i_1/O
                         net (fo=9, routed)           0.151     0.973    output_mod/preamble_mod/counter128[6]_i_1_n_0
    SLICE_X1Y26          LUT5 (Prop_lut5_I1_O)        0.045     1.018 r  output_mod/preamble_mod/out_bit_i_1/O
                         net (fo=1, routed)           0.000     1.018    output_mod/preamble_mod/out_bit_i_1_n_0
    SLICE_X1Y26          FDRE                                         r  output_mod/preamble_mod/out_bit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.851    -0.839    output_mod/preamble_mod/clk_out1
    SLICE_X1Y26          FDRE                                         r  output_mod/preamble_mod/out_bit_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            output_mod/preamble_mod/counter128_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.023ns  (logic 0.255ns (24.891%)  route 0.768ns (75.109%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=2, routed)           0.568     0.777    output_mod/preamble_mod/btnC_IBUF
    SLICE_X3Y25          LUT5 (Prop_lut5_I3_O)        0.045     0.822 r  output_mod/preamble_mod/counter128[6]_i_1/O
                         net (fo=9, routed)           0.200     1.023    output_mod/preamble_mod/counter128[6]_i_1_n_0
    SLICE_X4Y26          FDSE                                         r  output_mod/preamble_mod/counter128_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.849    -0.841    output_mod/preamble_mod/clk_out1
    SLICE_X4Y26          FDSE                                         r  output_mod/preamble_mod/counter128_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            output_mod/preamble_mod/counter128_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.023ns  (logic 0.255ns (24.891%)  route 0.768ns (75.109%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=2, routed)           0.568     0.777    output_mod/preamble_mod/btnC_IBUF
    SLICE_X3Y25          LUT5 (Prop_lut5_I3_O)        0.045     0.822 r  output_mod/preamble_mod/counter128[6]_i_1/O
                         net (fo=9, routed)           0.200     1.023    output_mod/preamble_mod/counter128[6]_i_1_n_0
    SLICE_X4Y26          FDSE                                         r  output_mod/preamble_mod/counter128_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.849    -0.841    output_mod/preamble_mod/clk_out1
    SLICE_X4Y26          FDSE                                         r  output_mod/preamble_mod/counter128_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            output_mod/preamble_mod/finished_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.023ns  (logic 0.255ns (24.891%)  route 0.768ns (75.109%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=2, routed)           0.568     0.777    output_mod/preamble_mod/btnC_IBUF
    SLICE_X3Y25          LUT5 (Prop_lut5_I3_O)        0.045     0.822 r  output_mod/preamble_mod/counter128[6]_i_1/O
                         net (fo=9, routed)           0.200     1.023    output_mod/preamble_mod/counter128[6]_i_1_n_0
    SLICE_X4Y26          FDRE                                         r  output_mod/preamble_mod/finished_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.849    -0.841    output_mod/preamble_mod/clk_out1
    SLICE_X4Y26          FDRE                                         r  output_mod/preamble_mod/finished_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            output_mod/preamble_mod/counter128_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.031ns  (logic 0.255ns (24.696%)  route 0.776ns (75.304%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=2, routed)           0.568     0.777    output_mod/preamble_mod/btnC_IBUF
    SLICE_X3Y25          LUT5 (Prop_lut5_I3_O)        0.045     0.822 r  output_mod/preamble_mod/counter128[6]_i_1/O
                         net (fo=9, routed)           0.209     1.031    output_mod/preamble_mod/counter128[6]_i_1_n_0
    SLICE_X3Y26          FDSE                                         r  output_mod/preamble_mod/counter128_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.851    -0.839    output_mod/preamble_mod/clk_out1
    SLICE_X3Y26          FDSE                                         r  output_mod/preamble_mod/counter128_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            output_mod/preamble_mod/counter128_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.031ns  (logic 0.255ns (24.696%)  route 0.776ns (75.304%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=2, routed)           0.568     0.777    output_mod/preamble_mod/btnC_IBUF
    SLICE_X3Y25          LUT5 (Prop_lut5_I3_O)        0.045     0.822 r  output_mod/preamble_mod/counter128[6]_i_1/O
                         net (fo=9, routed)           0.209     1.031    output_mod/preamble_mod/counter128[6]_i_1_n_0
    SLICE_X3Y26          FDSE                                         r  output_mod/preamble_mod/counter128_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.851    -0.839    output_mod/preamble_mod/clk_out1
    SLICE_X3Y26          FDSE                                         r  output_mod/preamble_mod/counter128_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            output_mod/preamble_mod/counter128_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.031ns  (logic 0.255ns (24.696%)  route 0.776ns (75.304%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=2, routed)           0.568     0.777    output_mod/preamble_mod/btnC_IBUF
    SLICE_X3Y25          LUT5 (Prop_lut5_I3_O)        0.045     0.822 r  output_mod/preamble_mod/counter128[6]_i_1/O
                         net (fo=9, routed)           0.209     1.031    output_mod/preamble_mod/counter128[6]_i_1_n_0
    SLICE_X3Y26          FDSE                                         r  output_mod/preamble_mod/counter128_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.851    -0.839    output_mod/preamble_mod/clk_out1
    SLICE_X3Y26          FDSE                                         r  output_mod/preamble_mod/counter128_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_1_1

Max Delay            55 Endpoints
Min Delay            55 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            output_mod/counter3200_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.686ns  (logic 1.702ns (36.319%)  route 2.984ns (63.681%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=17, routed)          1.436     2.890    output_mod/preamble_mod/reset
    SLICE_X4Y25          LUT5 (Prop_lut5_I4_O)        0.124     3.014 f  output_mod/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.925     3.939    output_mod/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.124     4.063 r  output_mod/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.623     4.686    output_mod/preamble_mod_n_1
    SLICE_X2Y25          FDRE                                         r  output_mod/counter3200_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.502    -1.493    output_mod/clk_out1
    SLICE_X2Y25          FDRE                                         r  output_mod/counter3200_reg[10]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            output_mod/counter3200_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.686ns  (logic 1.702ns (36.319%)  route 2.984ns (63.681%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=17, routed)          1.436     2.890    output_mod/preamble_mod/reset
    SLICE_X4Y25          LUT5 (Prop_lut5_I4_O)        0.124     3.014 f  output_mod/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.925     3.939    output_mod/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.124     4.063 r  output_mod/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.623     4.686    output_mod/preamble_mod_n_1
    SLICE_X2Y25          FDRE                                         r  output_mod/counter3200_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.502    -1.493    output_mod/clk_out1
    SLICE_X2Y25          FDRE                                         r  output_mod/counter3200_reg[11]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            output_mod/counter3200_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.686ns  (logic 1.702ns (36.319%)  route 2.984ns (63.681%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=17, routed)          1.436     2.890    output_mod/preamble_mod/reset
    SLICE_X4Y25          LUT5 (Prop_lut5_I4_O)        0.124     3.014 f  output_mod/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.925     3.939    output_mod/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.124     4.063 r  output_mod/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.623     4.686    output_mod/preamble_mod_n_1
    SLICE_X2Y25          FDRE                                         r  output_mod/counter3200_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.502    -1.493    output_mod/clk_out1
    SLICE_X2Y25          FDRE                                         r  output_mod/counter3200_reg[8]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            output_mod/counter3200_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.686ns  (logic 1.702ns (36.319%)  route 2.984ns (63.681%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=17, routed)          1.436     2.890    output_mod/preamble_mod/reset
    SLICE_X4Y25          LUT5 (Prop_lut5_I4_O)        0.124     3.014 f  output_mod/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.925     3.939    output_mod/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.124     4.063 r  output_mod/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.623     4.686    output_mod/preamble_mod_n_1
    SLICE_X2Y25          FDRE                                         r  output_mod/counter3200_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.502    -1.493    output_mod/clk_out1
    SLICE_X2Y25          FDRE                                         r  output_mod/counter3200_reg[9]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            output_mod/counter3200_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.592ns  (logic 1.702ns (37.062%)  route 2.890ns (62.938%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=17, routed)          1.436     2.890    output_mod/preamble_mod/reset
    SLICE_X4Y25          LUT5 (Prop_lut5_I4_O)        0.124     3.014 f  output_mod/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.925     3.939    output_mod/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.124     4.063 r  output_mod/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.529     4.592    output_mod/preamble_mod_n_1
    SLICE_X2Y23          FDRE                                         r  output_mod/counter3200_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.504    -1.491    output_mod/clk_out1
    SLICE_X2Y23          FDRE                                         r  output_mod/counter3200_reg[0]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            output_mod/counter3200_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.592ns  (logic 1.702ns (37.062%)  route 2.890ns (62.938%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=17, routed)          1.436     2.890    output_mod/preamble_mod/reset
    SLICE_X4Y25          LUT5 (Prop_lut5_I4_O)        0.124     3.014 f  output_mod/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.925     3.939    output_mod/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.124     4.063 r  output_mod/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.529     4.592    output_mod/preamble_mod_n_1
    SLICE_X2Y23          FDRE                                         r  output_mod/counter3200_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.504    -1.491    output_mod/clk_out1
    SLICE_X2Y23          FDRE                                         r  output_mod/counter3200_reg[1]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            output_mod/counter3200_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.592ns  (logic 1.702ns (37.062%)  route 2.890ns (62.938%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=17, routed)          1.436     2.890    output_mod/preamble_mod/reset
    SLICE_X4Y25          LUT5 (Prop_lut5_I4_O)        0.124     3.014 f  output_mod/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.925     3.939    output_mod/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.124     4.063 r  output_mod/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.529     4.592    output_mod/preamble_mod_n_1
    SLICE_X2Y23          FDRE                                         r  output_mod/counter3200_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.504    -1.491    output_mod/clk_out1
    SLICE_X2Y23          FDRE                                         r  output_mod/counter3200_reg[2]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            output_mod/counter3200_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.592ns  (logic 1.702ns (37.062%)  route 2.890ns (62.938%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=17, routed)          1.436     2.890    output_mod/preamble_mod/reset
    SLICE_X4Y25          LUT5 (Prop_lut5_I4_O)        0.124     3.014 f  output_mod/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.925     3.939    output_mod/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.124     4.063 r  output_mod/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.529     4.592    output_mod/preamble_mod_n_1
    SLICE_X2Y23          FDRE                                         r  output_mod/counter3200_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.504    -1.491    output_mod/clk_out1
    SLICE_X2Y23          FDRE                                         r  output_mod/counter3200_reg[3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            output_mod/counter3200_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.451ns  (logic 1.702ns (38.237%)  route 2.749ns (61.763%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=17, routed)          1.436     2.890    output_mod/preamble_mod/reset
    SLICE_X4Y25          LUT5 (Prop_lut5_I4_O)        0.124     3.014 f  output_mod/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.925     3.939    output_mod/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.124     4.063 r  output_mod/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.388     4.451    output_mod/preamble_mod_n_1
    SLICE_X2Y24          FDRE                                         r  output_mod/counter3200_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.502    -1.493    output_mod/clk_out1
    SLICE_X2Y24          FDRE                                         r  output_mod/counter3200_reg[4]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            output_mod/counter3200_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.451ns  (logic 1.702ns (38.237%)  route 2.749ns (61.763%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=17, routed)          1.436     2.890    output_mod/preamble_mod/reset
    SLICE_X4Y25          LUT5 (Prop_lut5_I4_O)        0.124     3.014 f  output_mod/preamble_mod/FSM_sequential_cs[1]_i_1/O
                         net (fo=24, routed)          0.925     3.939    output_mod/preamble_mod/FSM_sequential_cs_reg[1]
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.124     4.063 r  output_mod/preamble_mod/counter3200[0]_i_1/O
                         net (fo=12, routed)          0.388     4.451    output_mod/preamble_mod_n_1
    SLICE_X2Y24          FDRE                                         r  output_mod/counter3200_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          1.502    -1.493    output_mod/clk_out1
    SLICE_X2Y24          FDRE                                         r  output_mod/counter3200_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            output_mod/pn11_mod/out_bit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.783ns  (logic 0.267ns (34.082%)  route 0.516ns (65.918%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=17, routed)          0.516     0.738    output_mod/pn11_mod/reset
    SLICE_X4Y24          LUT4 (Prop_lut4_I2_O)        0.045     0.783 r  output_mod/pn11_mod/out_bit_i_1__0/O
                         net (fo=1, routed)           0.000     0.783    output_mod/pn11_mod/out_bit_i_1__0_n_0
    SLICE_X4Y24          FDRE                                         r  output_mod/pn11_mod/out_bit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.848    -0.842    output_mod/pn11_mod/clk_out1
    SLICE_X4Y24          FDRE                                         r  output_mod/pn11_mod/out_bit_reg/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            output_mod/pn11_mod/pn11_bits_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.786ns  (logic 0.270ns (34.334%)  route 0.516ns (65.666%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=17, routed)          0.516     0.738    output_mod/pn11_mod/reset
    SLICE_X4Y24          LUT4 (Prop_lut4_I1_O)        0.048     0.786 r  output_mod/pn11_mod/pn11_bits[10]_i_1/O
                         net (fo=1, routed)           0.000     0.786    output_mod/pn11_mod/pn11_bits[10]_i_1_n_0
    SLICE_X4Y24          FDRE                                         r  output_mod/pn11_mod/pn11_bits_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.848    -0.842    output_mod/pn11_mod/clk_out1
    SLICE_X4Y24          FDRE                                         r  output_mod/pn11_mod/pn11_bits_reg[10]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            output_mod/FSM_sequential_cs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.989ns  (logic 0.255ns (25.734%)  route 0.735ns (74.266%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=2, routed)           0.735     0.944    output_mod/preamble_mod/btnC_IBUF
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.045     0.989 r  output_mod/preamble_mod/FSM_sequential_cs[0]_i_1/O
                         net (fo=1, routed)           0.000     0.989    output_mod/preamble_mod_n_3
    SLICE_X3Y25          FDRE                                         r  output_mod/FSM_sequential_cs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.850    -0.840    output_mod/clk_out1
    SLICE_X3Y25          FDRE                                         r  output_mod/FSM_sequential_cs_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            output_mod/preamble_mod/out_bit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.018ns  (logic 0.300ns (29.423%)  route 0.718ns (70.577%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=2, routed)           0.568     0.777    output_mod/preamble_mod/btnC_IBUF
    SLICE_X3Y25          LUT5 (Prop_lut5_I3_O)        0.045     0.822 r  output_mod/preamble_mod/counter128[6]_i_1/O
                         net (fo=9, routed)           0.151     0.973    output_mod/preamble_mod/counter128[6]_i_1_n_0
    SLICE_X1Y26          LUT5 (Prop_lut5_I1_O)        0.045     1.018 r  output_mod/preamble_mod/out_bit_i_1/O
                         net (fo=1, routed)           0.000     1.018    output_mod/preamble_mod/out_bit_i_1_n_0
    SLICE_X1Y26          FDRE                                         r  output_mod/preamble_mod/out_bit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.851    -0.839    output_mod/preamble_mod/clk_out1
    SLICE_X1Y26          FDRE                                         r  output_mod/preamble_mod/out_bit_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            output_mod/preamble_mod/counter128_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.023ns  (logic 0.255ns (24.891%)  route 0.768ns (75.109%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=2, routed)           0.568     0.777    output_mod/preamble_mod/btnC_IBUF
    SLICE_X3Y25          LUT5 (Prop_lut5_I3_O)        0.045     0.822 r  output_mod/preamble_mod/counter128[6]_i_1/O
                         net (fo=9, routed)           0.200     1.023    output_mod/preamble_mod/counter128[6]_i_1_n_0
    SLICE_X4Y26          FDSE                                         r  output_mod/preamble_mod/counter128_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.849    -0.841    output_mod/preamble_mod/clk_out1
    SLICE_X4Y26          FDSE                                         r  output_mod/preamble_mod/counter128_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            output_mod/preamble_mod/counter128_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.023ns  (logic 0.255ns (24.891%)  route 0.768ns (75.109%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=2, routed)           0.568     0.777    output_mod/preamble_mod/btnC_IBUF
    SLICE_X3Y25          LUT5 (Prop_lut5_I3_O)        0.045     0.822 r  output_mod/preamble_mod/counter128[6]_i_1/O
                         net (fo=9, routed)           0.200     1.023    output_mod/preamble_mod/counter128[6]_i_1_n_0
    SLICE_X4Y26          FDSE                                         r  output_mod/preamble_mod/counter128_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.849    -0.841    output_mod/preamble_mod/clk_out1
    SLICE_X4Y26          FDSE                                         r  output_mod/preamble_mod/counter128_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            output_mod/preamble_mod/finished_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.023ns  (logic 0.255ns (24.891%)  route 0.768ns (75.109%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=2, routed)           0.568     0.777    output_mod/preamble_mod/btnC_IBUF
    SLICE_X3Y25          LUT5 (Prop_lut5_I3_O)        0.045     0.822 r  output_mod/preamble_mod/counter128[6]_i_1/O
                         net (fo=9, routed)           0.200     1.023    output_mod/preamble_mod/counter128[6]_i_1_n_0
    SLICE_X4Y26          FDRE                                         r  output_mod/preamble_mod/finished_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.849    -0.841    output_mod/preamble_mod/clk_out1
    SLICE_X4Y26          FDRE                                         r  output_mod/preamble_mod/finished_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            output_mod/preamble_mod/counter128_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.031ns  (logic 0.255ns (24.696%)  route 0.776ns (75.304%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=2, routed)           0.568     0.777    output_mod/preamble_mod/btnC_IBUF
    SLICE_X3Y25          LUT5 (Prop_lut5_I3_O)        0.045     0.822 r  output_mod/preamble_mod/counter128[6]_i_1/O
                         net (fo=9, routed)           0.209     1.031    output_mod/preamble_mod/counter128[6]_i_1_n_0
    SLICE_X3Y26          FDSE                                         r  output_mod/preamble_mod/counter128_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.851    -0.839    output_mod/preamble_mod/clk_out1
    SLICE_X3Y26          FDSE                                         r  output_mod/preamble_mod/counter128_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            output_mod/preamble_mod/counter128_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.031ns  (logic 0.255ns (24.696%)  route 0.776ns (75.304%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=2, routed)           0.568     0.777    output_mod/preamble_mod/btnC_IBUF
    SLICE_X3Y25          LUT5 (Prop_lut5_I3_O)        0.045     0.822 r  output_mod/preamble_mod/counter128[6]_i_1/O
                         net (fo=9, routed)           0.209     1.031    output_mod/preamble_mod/counter128[6]_i_1_n_0
    SLICE_X3Y26          FDSE                                         r  output_mod/preamble_mod/counter128_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.851    -0.839    output_mod/preamble_mod/clk_out1
    SLICE_X3Y26          FDSE                                         r  output_mod/preamble_mod/counter128_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            output_mod/preamble_mod/counter128_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@48.077ns period=96.154ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.031ns  (logic 0.255ns (24.696%)  route 0.776ns (75.304%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=2, routed)           0.568     0.777    output_mod/preamble_mod/btnC_IBUF
    SLICE_X3Y25          LUT5 (Prop_lut5_I3_O)        0.045     0.822 r  output_mod/preamble_mod/counter128[6]_i_1/O
                         net (fo=9, routed)           0.209     1.031    output_mod/preamble_mod/counter128[6]_i_1_n_0
    SLICE_X3Y26          FDSE                                         r  output_mod/preamble_mod/counter128_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timing_mod/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  timing_mod/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    timing_mod/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  timing_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    timing_mod/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  timing_mod/inst/clkout1_buf/O
                         net (fo=37, routed)          0.851    -0.839    output_mod/preamble_mod/clk_out1
    SLICE_X3Y26          FDSE                                         r  output_mod/preamble_mod/counter128_reg[2]/C





