/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [7:0] _01_;
  wire [7:0] _02_;
  reg [6:0] _03_;
  wire [10:0] _04_;
  wire [2:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire [9:0] celloutsig_0_21z;
  wire [10:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [25:0] celloutsig_0_4z;
  wire [17:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [7:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [34:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [7:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [21:0] celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [17:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~(celloutsig_0_2z[8] & celloutsig_0_2z[4]);
  assign celloutsig_1_9z = ~(celloutsig_1_5z[0] & celloutsig_1_6z);
  assign celloutsig_0_11z = ~((celloutsig_0_9z | celloutsig_0_6z[6]) & celloutsig_0_0z);
  assign celloutsig_1_4z = ~((celloutsig_1_1z[1] | celloutsig_1_1z[0]) & celloutsig_1_1z[5]);
  assign celloutsig_1_14z = { _01_[7:3], celloutsig_1_13z, celloutsig_1_4z, celloutsig_1_0z } + { _02_[7:3], celloutsig_1_8z };
  assign celloutsig_0_2z = in_data[80:70] + { in_data[73:64], celloutsig_0_0z };
  assign celloutsig_1_1z = { in_data[142:136], celloutsig_1_0z } + { in_data[159:153], celloutsig_1_0z };
  assign celloutsig_1_5z = celloutsig_1_1z[7:4] + celloutsig_1_1z[3:0];
  reg [10:0] _14_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _14_ <= 11'h000;
    else _14_ <= { celloutsig_1_3z[13:4], celloutsig_1_6z };
  assign { _04_[10], _01_[7:3], _02_[7:3] } = _14_;
  reg [2:0] _15_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _15_ <= 3'h0;
    else _15_ <= { celloutsig_0_2z[7:6], celloutsig_0_3z };
  assign { _05_[2:1], _00_ } = _15_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _03_ <= 7'h00;
    else _03_ <= { celloutsig_1_3z[8:4], celloutsig_1_6z, celloutsig_1_9z };
  assign celloutsig_1_13z = { celloutsig_1_7z[2], celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_2z } > celloutsig_1_12z[26:16];
  assign celloutsig_1_15z = { _01_[4:3], _02_[7], celloutsig_1_5z, celloutsig_1_13z, celloutsig_1_4z, celloutsig_1_14z } > { _01_[5:3], _02_[7], celloutsig_1_5z, celloutsig_1_6z, _03_, celloutsig_1_9z };
  assign celloutsig_0_12z = in_data[67:35] > { celloutsig_0_4z[20:11], celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_11z, _05_[2:1], _00_, celloutsig_0_1z, celloutsig_0_11z };
  assign celloutsig_0_7z = celloutsig_0_2z[9:1] <= { celloutsig_0_6z[16:11], _05_[2:1], _00_ };
  assign celloutsig_1_6z = celloutsig_1_3z <= { celloutsig_1_5z[1], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_18z = celloutsig_1_12z[16:14] && celloutsig_1_5z[2:0];
  assign celloutsig_0_14z = { celloutsig_0_4z[16:13], _05_[2:1], _00_ } && { in_data[58:56], celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_9z };
  assign celloutsig_0_4z = { in_data[17:4], celloutsig_0_0z, celloutsig_0_2z } % { 1'h1, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_21z = { celloutsig_0_4z[15:7], celloutsig_0_1z } % { 1'h1, celloutsig_0_20z[1:0], celloutsig_0_7z, celloutsig_0_20z, celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_9z };
  assign celloutsig_1_12z = { in_data[128:117], celloutsig_1_4z, celloutsig_1_8z, _03_, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_8z } % { 1'h1, in_data[146:116], celloutsig_1_8z[2:1], in_data[96] };
  assign celloutsig_0_20z = celloutsig_0_2z[5:3] % { 1'h1, celloutsig_0_1z, celloutsig_0_14z };
  assign celloutsig_1_8z = celloutsig_1_5z[3:1] % { 1'h1, celloutsig_1_7z[0], celloutsig_1_0z };
  assign celloutsig_0_0z = in_data[90:64] !== in_data[73:47];
  assign celloutsig_1_2z = in_data[154:145] !== in_data[130:121];
  assign celloutsig_1_19z = ~ { celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_15z, _03_, celloutsig_1_5z, celloutsig_1_7z };
  assign celloutsig_0_8z = ~ celloutsig_0_4z[11:4];
  assign celloutsig_0_16z = | celloutsig_0_2z[9:6];
  assign celloutsig_0_9z = ~^ { celloutsig_0_4z[19:18], celloutsig_0_3z };
  assign celloutsig_0_1z = ~^ { in_data[42:40], celloutsig_0_0z };
  assign celloutsig_1_0z = ~^ in_data[114:111];
  assign celloutsig_0_6z = { celloutsig_0_1z, _05_[2:1], _00_, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z } ^ celloutsig_0_4z[22:5];
  assign celloutsig_1_3z = { in_data[117:101], celloutsig_1_2z } ^ { in_data[184:168], celloutsig_1_0z };
  assign celloutsig_1_7z = { celloutsig_1_1z[6:1], celloutsig_1_0z } ^ { celloutsig_1_3z[8:6], celloutsig_1_5z };
  assign _01_[2:0] = { celloutsig_1_13z, celloutsig_1_4z, celloutsig_1_0z };
  assign _02_[2:0] = celloutsig_1_8z;
  assign _04_[9:0] = { _01_[7:3], _02_[7:3] };
  assign _05_[0] = _00_;
  assign { out_data[128], out_data[117:96], out_data[34:32], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_20z, celloutsig_0_21z };
endmodule
