\hypertarget{struct_l_l___u_t_i_l_s___p_l_l_init_type_def}{}\section{L\+L\+\_\+\+U\+T\+I\+L\+S\+\_\+\+P\+L\+L\+Init\+Type\+Def Struct Reference}
\label{struct_l_l___u_t_i_l_s___p_l_l_init_type_def}\index{L\+L\+\_\+\+U\+T\+I\+L\+S\+\_\+\+P\+L\+L\+Init\+Type\+Def@{L\+L\+\_\+\+U\+T\+I\+L\+S\+\_\+\+P\+L\+L\+Init\+Type\+Def}}


U\+T\+I\+LS P\+LL structure definition.  




{\ttfamily \#include $<$stm32f0xx\+\_\+ll\+\_\+utils.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_l_l___u_t_i_l_s___p_l_l_init_type_def_a1e7c22497d52fbfcd240d98c6a0ba7df}{P\+L\+L\+Mul}
\item 
uint32\+\_\+t \hyperlink{struct_l_l___u_t_i_l_s___p_l_l_init_type_def_ad1b63b2eb36e28612c093044511dab54}{Prediv}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
U\+T\+I\+LS P\+LL structure definition. 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_l_l___u_t_i_l_s___p_l_l_init_type_def_a1e7c22497d52fbfcd240d98c6a0ba7df}\label{struct_l_l___u_t_i_l_s___p_l_l_init_type_def_a1e7c22497d52fbfcd240d98c6a0ba7df}} 
\index{L\+L\+\_\+\+U\+T\+I\+L\+S\+\_\+\+P\+L\+L\+Init\+Type\+Def@{L\+L\+\_\+\+U\+T\+I\+L\+S\+\_\+\+P\+L\+L\+Init\+Type\+Def}!P\+L\+L\+Mul@{P\+L\+L\+Mul}}
\index{P\+L\+L\+Mul@{P\+L\+L\+Mul}!L\+L\+\_\+\+U\+T\+I\+L\+S\+\_\+\+P\+L\+L\+Init\+Type\+Def@{L\+L\+\_\+\+U\+T\+I\+L\+S\+\_\+\+P\+L\+L\+Init\+Type\+Def}}
\subsubsection{\texorpdfstring{P\+L\+L\+Mul}{PLLMul}}
{\footnotesize\ttfamily uint32\+\_\+t P\+L\+L\+Mul}

Multiplication factor for P\+LL V\+CO input clock. This parameter can be a value of R\+C\+C\+\_\+\+L\+L\+\_\+\+E\+C\+\_\+\+P\+L\+L\+\_\+\+M\+UL

This feature can be modified afterwards using unitary function L\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+\_\+\+Config\+Domain\+\_\+\+S\+Y\+S(). \mbox{\Hypertarget{struct_l_l___u_t_i_l_s___p_l_l_init_type_def_ad1b63b2eb36e28612c093044511dab54}\label{struct_l_l___u_t_i_l_s___p_l_l_init_type_def_ad1b63b2eb36e28612c093044511dab54}} 
\index{L\+L\+\_\+\+U\+T\+I\+L\+S\+\_\+\+P\+L\+L\+Init\+Type\+Def@{L\+L\+\_\+\+U\+T\+I\+L\+S\+\_\+\+P\+L\+L\+Init\+Type\+Def}!Prediv@{Prediv}}
\index{Prediv@{Prediv}!L\+L\+\_\+\+U\+T\+I\+L\+S\+\_\+\+P\+L\+L\+Init\+Type\+Def@{L\+L\+\_\+\+U\+T\+I\+L\+S\+\_\+\+P\+L\+L\+Init\+Type\+Def}}
\subsubsection{\texorpdfstring{Prediv}{Prediv}}
{\footnotesize\ttfamily uint32\+\_\+t Prediv}

Division factor for H\+SE used as P\+LL clock source. This parameter can be a value of R\+C\+C\+\_\+\+L\+L\+\_\+\+E\+C\+\_\+\+P\+R\+E\+D\+I\+V\+\_\+\+D\+IV

This feature can be modified afterwards using unitary function L\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+\_\+\+Config\+Domain\+\_\+\+S\+Y\+S(). 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
H\+A\+L\+\_\+\+Driver/\+Inc/\hyperlink{stm32f0xx__ll__utils_8h}{stm32f0xx\+\_\+ll\+\_\+utils.\+h}\end{DoxyCompactItemize}
