

================================================================
== Vitis HLS Report for 'dct_Pipeline_DCT_Inner_Loop1'
================================================================
* Date:           Wed Mar  8 20:37:40 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        dct_prj
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.079 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|       13|  0.130 us|  0.130 us|   13|   13|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- DCT_Inner_Loop  |       11|       11|         5|          1|          1|     8|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|     52|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|     110|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     110|    138|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-----------------------------------+-------------------------------+--------------+
    |              Instance             |             Module            |  Expression  |
    +-----------------------------------+-------------------------------+--------------+
    |mac_muladd_16s_15s_32s_32_4_1_U12  |mac_muladd_16s_15s_32s_32_4_1  |  i0 * i1 + i2|
    +-----------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln20_fu_112_p2   |         +|   0|  0|  13|           4|           1|
    |add_ln21_fu_122_p2   |         +|   0|  0|  14|           6|           6|
    |add_ln22_fu_133_p2   |         +|   0|  0|  14|           6|           6|
    |icmp_ln20_fu_106_p2  |      icmp|   0|  0|   9|           4|           5|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  52|          21|          20|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4  |   9|          2|    1|          2|
    |ap_sig_allocacmp_n_1     |   9|          2|    4|          8|
    |ap_sig_allocacmp_tmp_1   |   9|          2|   32|         64|
    |n_fu_44                  |   9|          2|    4|          8|
    |tmp_fu_40                |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   74|        148|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |icmp_ln20_reg_192                 |   1|   0|    1|          0|
    |n_fu_44                           |   4|   0|    4|          0|
    |tmp_fu_40                         |  32|   0|   32|          0|
    |icmp_ln20_reg_192                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 110|  32|   47|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+--------------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  dct_Pipeline_DCT_Inner_Loop1|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  dct_Pipeline_DCT_Inner_Loop1|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  dct_Pipeline_DCT_Inner_Loop1|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  dct_Pipeline_DCT_Inner_Loop1|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  dct_Pipeline_DCT_Inner_Loop1|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  dct_Pipeline_DCT_Inner_Loop1|  return value|
|zext_ln21_1               |   in|    6|     ap_none|                   zext_ln21_1|        scalar|
|zext_ln24_1               |   in|    6|     ap_none|                   zext_ln24_1|        scalar|
|col_inbuf_address0        |  out|    6|   ap_memory|                     col_inbuf|         array|
|col_inbuf_ce0             |  out|    1|   ap_memory|                     col_inbuf|         array|
|col_inbuf_q0              |   in|   16|   ap_memory|                     col_inbuf|         array|
|tmp_2_out                 |  out|   29|      ap_vld|                     tmp_2_out|       pointer|
|tmp_2_out_ap_vld          |  out|    1|      ap_vld|                     tmp_2_out|       pointer|
|dct_coeff_table_address0  |  out|    6|   ap_memory|               dct_coeff_table|         array|
|dct_coeff_table_ce0       |  out|    1|   ap_memory|               dct_coeff_table|         array|
|dct_coeff_table_q0        |   in|   15|   ap_memory|               dct_coeff_table|         array|
+--------------------------+-----+-----+------------+------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.07>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp = alloca i32 1"   --->   Operation 8 'alloca' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%n = alloca i32 1"   --->   Operation 9 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln24_1_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln24_1"   --->   Operation 10 'read' 'zext_ln24_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln21_1_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln21_1"   --->   Operation 11 'read' 'zext_ln21_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %n"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %tmp"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i29.i"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%n_1 = load i4 %n" [dct.cpp:20]   --->   Operation 15 'load' 'n_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.30ns)   --->   "%icmp_ln20 = icmp_eq  i4 %n_1, i4 8" [dct.cpp:20]   --->   Operation 16 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.73ns)   --->   "%add_ln20 = add i4 %n_1, i4 1" [dct.cpp:20]   --->   Operation 17 'add' 'add_ln20' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %icmp_ln20, void %for.inc.i29.i.split, void %for.inc13.i36.i.exitStub" [dct.cpp:20]   --->   Operation 18 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i4 %n_1" [dct.cpp:21]   --->   Operation 19 'zext' 'zext_ln21' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.82ns)   --->   "%add_ln21 = add i6 %zext_ln21_1_read, i6 %zext_ln21" [dct.cpp:21]   --->   Operation 20 'add' 'add_ln21' <Predicate = (!icmp_ln20)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln21_2 = zext i6 %add_ln21" [dct.cpp:21]   --->   Operation 21 'zext' 'zext_ln21_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%dct_coeff_table_addr = getelementptr i15 %dct_coeff_table, i64 0, i64 %zext_ln21_2" [dct.cpp:21]   --->   Operation 22 'getelementptr' 'dct_coeff_table_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.82ns)   --->   "%add_ln22 = add i6 %zext_ln24_1_read, i6 %zext_ln21" [dct.cpp:22]   --->   Operation 23 'add' 'add_ln22' <Predicate = (!icmp_ln20)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i6 %add_ln22" [dct.cpp:22]   --->   Operation 24 'zext' 'zext_ln22' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%col_inbuf_addr = getelementptr i16 %col_inbuf, i64 0, i64 %zext_ln22" [dct.cpp:22]   --->   Operation 25 'getelementptr' 'col_inbuf_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (2.32ns)   --->   "%coeff = load i6 %dct_coeff_table_addr" [dct.cpp:21]   --->   Operation 26 'load' 'coeff' <Predicate = (!icmp_ln20)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 64> <ROM>
ST_1 : Operation 27 [2/2] (3.25ns)   --->   "%col_inbuf_load = load i6 %col_inbuf_addr" [dct.cpp:22]   --->   Operation 27 'load' 'col_inbuf_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln20 = store i4 %add_ln20, i4 %n" [dct.cpp:20]   --->   Operation 28 'store' 'store_ln20' <Predicate = (!icmp_ln20)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.30>
ST_2 : Operation 29 [1/2] (2.32ns)   --->   "%coeff = load i6 %dct_coeff_table_addr" [dct.cpp:21]   --->   Operation 29 'load' 'coeff' <Predicate = (!icmp_ln20)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 64> <ROM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln21 = sext i15 %coeff" [dct.cpp:21]   --->   Operation 30 'sext' 'sext_ln21' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 31 [1/2] (3.25ns)   --->   "%col_inbuf_load = load i6 %col_inbuf_addr" [dct.cpp:22]   --->   Operation 31 'load' 'col_inbuf_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln22 = sext i16 %col_inbuf_load" [dct.cpp:22]   --->   Operation 32 'sext' 'sext_ln22' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 33 [3/3] (1.05ns) (grouped into DSP with root node tmp_2)   --->   "%mul_ln22 = mul i31 %sext_ln22, i31 %sext_ln21" [dct.cpp:22]   --->   Operation 33 'mul' 'mul_ln22' <Predicate = (!icmp_ln20)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 1.05>
ST_3 : Operation 34 [2/3] (1.05ns) (grouped into DSP with root node tmp_2)   --->   "%mul_ln22 = mul i31 %sext_ln22, i31 %sext_ln21" [dct.cpp:22]   --->   Operation 34 'mul' 'mul_ln22' <Predicate = (!icmp_ln20)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.10>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_1 = load i32 %tmp" [dct.cpp:20]   --->   Operation 35 'load' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln20 = trunc i32 %tmp_1" [dct.cpp:20]   --->   Operation 36 'trunc' 'trunc_ln20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 37 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/3] (0.00ns) (grouped into DSP with root node tmp_2)   --->   "%mul_ln22 = mul i31 %sext_ln22, i31 %sext_ln21" [dct.cpp:22]   --->   Operation 38 'mul' 'mul_ln22' <Predicate = (!icmp_ln20)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 39 [1/1] (0.00ns) (grouped into DSP with root node tmp_2)   --->   "%sext_ln22_1 = sext i31 %mul_ln22" [dct.cpp:22]   --->   Operation 39 'sext' 'sext_ln22_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 40 [2/2] (2.10ns) (root node of the DSP)   --->   "%tmp_2 = add i32 %sext_ln22_1, i32 %tmp_1" [dct.cpp:22]   --->   Operation 40 'add' 'tmp_2' <Predicate = (!icmp_ln20)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%write_ln20 = write void @_ssdm_op_Write.ap_auto.i29P0A, i29 %tmp_2_out, i29 %trunc_ln20" [dct.cpp:20]   --->   Operation 46 'write' 'write_ln20' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 47 'ret' 'ret_ln0' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.68>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%specpipeline_ln7 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [C:/Users/Richard/Desktop/Course/AAHLS/labs/labA/ug871-design-files-ch6/dct_prj/solution2/directives.tcl:7]   --->   Operation 41 'specpipeline' 'specpipeline_ln7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [dct.cpp:9]   --->   Operation 42 'specloopname' 'specloopname_ln9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/2] (2.10ns) (root node of the DSP)   --->   "%tmp_2 = add i32 %sext_ln22_1, i32 %tmp_1" [dct.cpp:22]   --->   Operation 43 'add' 'tmp_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln20 = store i32 %tmp_2, i32 %tmp" [dct.cpp:20]   --->   Operation 44 'store' 'store_ln20' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln20 = br void %for.inc.i29.i" [dct.cpp:20]   --->   Operation 45 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln21_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln24_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ col_inbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ tmp_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dct_coeff_table]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp                  (alloca           ) [ 011111]
n                    (alloca           ) [ 010000]
zext_ln24_1_read     (read             ) [ 000000]
zext_ln21_1_read     (read             ) [ 000000]
store_ln0            (store            ) [ 000000]
store_ln0            (store            ) [ 000000]
br_ln0               (br               ) [ 000000]
n_1                  (load             ) [ 000000]
icmp_ln20            (icmp             ) [ 011110]
add_ln20             (add              ) [ 000000]
br_ln20              (br               ) [ 000000]
zext_ln21            (zext             ) [ 000000]
add_ln21             (add              ) [ 000000]
zext_ln21_2          (zext             ) [ 000000]
dct_coeff_table_addr (getelementptr    ) [ 011000]
add_ln22             (add              ) [ 000000]
zext_ln22            (zext             ) [ 000000]
col_inbuf_addr       (getelementptr    ) [ 011000]
store_ln20           (store            ) [ 000000]
coeff                (load             ) [ 000000]
sext_ln21            (sext             ) [ 010110]
col_inbuf_load       (load             ) [ 000000]
sext_ln22            (sext             ) [ 010110]
tmp_1                (load             ) [ 010001]
trunc_ln20           (trunc            ) [ 000000]
empty                (speclooptripcount) [ 000000]
mul_ln22             (mul              ) [ 000000]
sext_ln22_1          (sext             ) [ 010001]
specpipeline_ln7     (specpipeline     ) [ 000000]
specloopname_ln9     (specloopname     ) [ 000000]
tmp_2                (add              ) [ 000000]
store_ln20           (store            ) [ 000000]
br_ln20              (br               ) [ 000000]
write_ln20           (write            ) [ 000000]
ret_ln0              (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln21_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln21_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln24_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln24_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="col_inbuf">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_inbuf"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="tmp_2_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_2_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dct_coeff_table">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i29P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="tmp_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="n_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="zext_ln24_1_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="6" slack="0"/>
<pin id="50" dir="0" index="1" bw="6" slack="0"/>
<pin id="51" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln24_1_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="zext_ln21_1_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="6" slack="0"/>
<pin id="56" dir="0" index="1" bw="6" slack="0"/>
<pin id="57" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln21_1_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="write_ln20_write_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="29" slack="0"/>
<pin id="63" dir="0" index="2" bw="29" slack="0"/>
<pin id="64" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln20/4 "/>
</bind>
</comp>

<comp id="67" class="1004" name="dct_coeff_table_addr_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="15" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="6" slack="0"/>
<pin id="71" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_addr/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="col_inbuf_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="16" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="6" slack="0"/>
<pin id="78" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_addr/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="6" slack="0"/>
<pin id="83" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="84" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="coeff/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="6" slack="0"/>
<pin id="89" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_inbuf_load/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="store_ln0_store_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="1" slack="0"/>
<pin id="95" dir="0" index="1" bw="4" slack="0"/>
<pin id="96" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="store_ln0_store_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="n_1_load_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="4" slack="0"/>
<pin id="105" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n_1/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="icmp_ln20_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="4" slack="0"/>
<pin id="108" dir="0" index="1" bw="4" slack="0"/>
<pin id="109" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="add_ln20_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="4" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="zext_ln21_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="4" slack="0"/>
<pin id="120" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="add_ln21_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="6" slack="0"/>
<pin id="124" dir="0" index="1" bw="4" slack="0"/>
<pin id="125" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="zext_ln21_2_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="6" slack="0"/>
<pin id="130" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_2/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="add_ln22_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="6" slack="0"/>
<pin id="135" dir="0" index="1" bw="4" slack="0"/>
<pin id="136" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="zext_ln22_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="6" slack="0"/>
<pin id="141" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="store_ln20_store_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="4" slack="0"/>
<pin id="146" dir="0" index="1" bw="4" slack="0"/>
<pin id="147" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="sext_ln21_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="15" slack="0"/>
<pin id="151" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln21/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="sext_ln22_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="16" slack="0"/>
<pin id="155" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="tmp_1_load_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="3"/>
<pin id="159" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="160" class="1004" name="trunc_ln20_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln20/4 "/>
</bind>
</comp>

<comp id="165" class="1004" name="store_ln20_store_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="4"/>
<pin id="168" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/5 "/>
</bind>
</comp>

<comp id="169" class="1007" name="grp_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="16" slack="0"/>
<pin id="171" dir="0" index="1" bw="15" slack="0"/>
<pin id="172" dir="0" index="2" bw="32" slack="0"/>
<pin id="173" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln22/2 sext_ln22_1/4 tmp_2/4 "/>
</bind>
</comp>

<comp id="178" class="1005" name="tmp_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="185" class="1005" name="n_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="4" slack="0"/>
<pin id="187" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="192" class="1005" name="icmp_ln20_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="1"/>
<pin id="194" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln20 "/>
</bind>
</comp>

<comp id="196" class="1005" name="dct_coeff_table_addr_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="6" slack="1"/>
<pin id="198" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_addr "/>
</bind>
</comp>

<comp id="201" class="1005" name="col_inbuf_addr_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="6" slack="1"/>
<pin id="203" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_addr "/>
</bind>
</comp>

<comp id="206" class="1005" name="sext_ln21_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="31" slack="1"/>
<pin id="208" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln21 "/>
</bind>
</comp>

<comp id="211" class="1005" name="sext_ln22_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="31" slack="1"/>
<pin id="213" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln22 "/>
</bind>
</comp>

<comp id="216" class="1005" name="tmp_1_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="1"/>
<pin id="218" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="10" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="10" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="52"><net_src comp="12" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="12" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="38" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="6" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="8" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="22" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="22" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="67" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="92"><net_src comp="74" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="97"><net_src comp="14" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="102"><net_src comp="16" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="110"><net_src comp="103" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="18" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="103" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="20" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="121"><net_src comp="103" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="54" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="118" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="131"><net_src comp="122" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="137"><net_src comp="48" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="118" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="142"><net_src comp="133" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="148"><net_src comp="112" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="81" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="87" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="157" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="174"><net_src comp="153" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="149" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="157" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="177"><net_src comp="169" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="181"><net_src comp="40" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="183"><net_src comp="178" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="184"><net_src comp="178" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="188"><net_src comp="44" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="190"><net_src comp="185" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="191"><net_src comp="185" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="195"><net_src comp="106" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="67" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="204"><net_src comp="74" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="209"><net_src comp="149" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="214"><net_src comp="153" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="219"><net_src comp="157" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="169" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: tmp_2_out | {4 }
	Port: dct_coeff_table | {}
 - Input state : 
	Port: dct_Pipeline_DCT_Inner_Loop1 : zext_ln21_1 | {1 }
	Port: dct_Pipeline_DCT_Inner_Loop1 : zext_ln24_1 | {1 }
	Port: dct_Pipeline_DCT_Inner_Loop1 : col_inbuf | {1 2 }
	Port: dct_Pipeline_DCT_Inner_Loop1 : dct_coeff_table | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		n_1 : 1
		icmp_ln20 : 2
		add_ln20 : 2
		br_ln20 : 3
		zext_ln21 : 2
		add_ln21 : 3
		zext_ln21_2 : 4
		dct_coeff_table_addr : 5
		add_ln22 : 3
		zext_ln22 : 4
		col_inbuf_addr : 5
		coeff : 6
		col_inbuf_load : 6
		store_ln20 : 3
	State 2
		sext_ln21 : 1
		sext_ln22 : 1
		mul_ln22 : 2
	State 3
	State 4
		trunc_ln20 : 1
		sext_ln22_1 : 1
		tmp_2 : 2
		write_ln20 : 2
	State 5
		store_ln20 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |       add_ln20_fu_112       |    0    |    0    |    13   |
|    add   |       add_ln21_fu_122       |    0    |    0    |    14   |
|          |       add_ln22_fu_133       |    0    |    0    |    14   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |       icmp_ln20_fu_106      |    0    |    0    |    9    |
|----------|-----------------------------|---------|---------|---------|
|  muladd  |          grp_fu_169         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   read   | zext_ln24_1_read_read_fu_48 |    0    |    0    |    0    |
|          | zext_ln21_1_read_read_fu_54 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |    write_ln20_write_fu_60   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       zext_ln21_fu_118      |    0    |    0    |    0    |
|   zext   |      zext_ln21_2_fu_128     |    0    |    0    |    0    |
|          |       zext_ln22_fu_139      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   sext   |       sext_ln21_fu_149      |    0    |    0    |    0    |
|          |       sext_ln22_fu_153      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |      trunc_ln20_fu_160      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    1    |    0    |    50   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|   col_inbuf_addr_reg_201   |    6   |
|dct_coeff_table_addr_reg_196|    6   |
|      icmp_ln20_reg_192     |    1   |
|          n_reg_185         |    4   |
|      sext_ln21_reg_206     |   31   |
|      sext_ln22_reg_211     |   31   |
|        tmp_1_reg_216       |   32   |
|         tmp_reg_178        |   32   |
+----------------------------+--------+
|            Total           |   143  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_81 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_87 |  p0  |   2  |   6  |   12   ||    9    |
|    grp_fu_169    |  p0  |   2  |  16  |   32   ||    9    |
|    grp_fu_169    |  p1  |   3  |  15  |   45   ||    14   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   101  ||  6.4713 ||    41   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   50   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   41   |
|  Register |    -   |    -   |   143  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    6   |   143  |   91   |
+-----------+--------+--------+--------+--------+
