-------------------------------------------------------------------------------
-- Copyright (c) 1995/2015 Xilinx, Inc.
-- All Right Reserved.
-------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /     Vendor      : Xilinx
-- \   \   \/      Version     : 2014.4
--  \   \          Description : Xilinx Functional Simulation Library Component
--  /   /                        _no_description_
-- /___/   /\      Filename    : PS8.vhd
-- \   \  /  \
--  \___\/\___\
--
-------------------------------------------------------------------------------
-- Revision
-- _revision_history_
-- End Revision
-------------------------------------------------------------------------------

----- CELL PS8 -----

library IEEE;
use IEEE.NUMERIC_STD.all;
use IEEE.STD_LOGIC_1164.all;

library STD;
use STD.TEXTIO.all;

library UNISIM;
use UNISIM.VPKG.all;
use UNISIM.VCOMPONENTS.all;

entity PS8 is
  port (
    ADMA2PLCACK          : out std_logic_vector(7 downto 0);
    ADMA2PLTVLD          : out std_logic_vector(7 downto 0);
    DPAUDIOREFCLK        : out std_ulogic;
    DPAUXDATAOEN         : out std_ulogic;
    DPAUXDATAOUT         : out std_ulogic;
    DPLIVEVIDEODEOUT     : out std_ulogic;
    DPMAXISMIXEDAUDIOTDATA : out std_logic_vector(31 downto 0);
    DPMAXISMIXEDAUDIOTID : out std_ulogic;
    DPMAXISMIXEDAUDIOTVALID : out std_ulogic;
    DPSAXISAUDIOTREADY   : out std_ulogic;
    DPVIDEOOUTHSYNC      : out std_ulogic;
    DPVIDEOOUTPIXEL1     : out std_logic_vector(35 downto 0);
    DPVIDEOOUTVSYNC      : out std_ulogic;
    DPVIDEOREFCLK        : out std_ulogic;
    EMIOCAN0PHYTX        : out std_ulogic;
    EMIOCAN1PHYTX        : out std_ulogic;
    EMIOENET0DMABUSWIDTH : out std_logic_vector(1 downto 0);
    EMIOENET0DMATXENDTOG : out std_ulogic;
    EMIOENET0GEMTSUTIMERCNT : out std_logic_vector(93 downto 0);
    EMIOENET0GMIITXD     : out std_logic_vector(7 downto 0);
    EMIOENET0GMIITXEN    : out std_ulogic;
    EMIOENET0GMIITXER    : out std_ulogic;
    EMIOENET0MDIOMDC     : out std_ulogic;
    EMIOENET0MDIOO       : out std_ulogic;
    EMIOENET0MDIOTN      : out std_ulogic;
    EMIOENET0RXWDATA     : out std_logic_vector(7 downto 0);
    EMIOENET0RXWEOP      : out std_ulogic;
    EMIOENET0RXWERR      : out std_ulogic;
    EMIOENET0RXWFLUSH    : out std_ulogic;
    EMIOENET0RXWSOP      : out std_ulogic;
    EMIOENET0RXWSTATUS   : out std_logic_vector(44 downto 0);
    EMIOENET0RXWWR       : out std_ulogic;
    EMIOENET0SPEEDMODE   : out std_logic_vector(2 downto 0);
    EMIOENET0TXRRD       : out std_ulogic;
    EMIOENET0TXRSTATUS   : out std_logic_vector(3 downto 0);
    EMIOENET1DMABUSWIDTH : out std_logic_vector(1 downto 0);
    EMIOENET1DMATXENDTOG : out std_ulogic;
    EMIOENET1GMIITXD     : out std_logic_vector(7 downto 0);
    EMIOENET1GMIITXEN    : out std_ulogic;
    EMIOENET1GMIITXER    : out std_ulogic;
    EMIOENET1MDIOMDC     : out std_ulogic;
    EMIOENET1MDIOO       : out std_ulogic;
    EMIOENET1MDIOTN      : out std_ulogic;
    EMIOENET1RXWDATA     : out std_logic_vector(7 downto 0);
    EMIOENET1RXWEOP      : out std_ulogic;
    EMIOENET1RXWERR      : out std_ulogic;
    EMIOENET1RXWFLUSH    : out std_ulogic;
    EMIOENET1RXWSOP      : out std_ulogic;
    EMIOENET1RXWSTATUS   : out std_logic_vector(44 downto 0);
    EMIOENET1RXWWR       : out std_ulogic;
    EMIOENET1SPEEDMODE   : out std_logic_vector(2 downto 0);
    EMIOENET1TXRRD       : out std_ulogic;
    EMIOENET1TXRSTATUS   : out std_logic_vector(3 downto 0);
    EMIOENET2DMABUSWIDTH : out std_logic_vector(1 downto 0);
    EMIOENET2DMATXENDTOG : out std_ulogic;
    EMIOENET2GMIITXD     : out std_logic_vector(7 downto 0);
    EMIOENET2GMIITXEN    : out std_ulogic;
    EMIOENET2GMIITXER    : out std_ulogic;
    EMIOENET2MDIOMDC     : out std_ulogic;
    EMIOENET2MDIOO       : out std_ulogic;
    EMIOENET2MDIOTN      : out std_ulogic;
    EMIOENET2RXWDATA     : out std_logic_vector(7 downto 0);
    EMIOENET2RXWEOP      : out std_ulogic;
    EMIOENET2RXWERR      : out std_ulogic;
    EMIOENET2RXWFLUSH    : out std_ulogic;
    EMIOENET2RXWSOP      : out std_ulogic;
    EMIOENET2RXWSTATUS   : out std_logic_vector(44 downto 0);
    EMIOENET2RXWWR       : out std_ulogic;
    EMIOENET2SPEEDMODE   : out std_logic_vector(2 downto 0);
    EMIOENET2TXRRD       : out std_ulogic;
    EMIOENET2TXRSTATUS   : out std_logic_vector(3 downto 0);
    EMIOENET3DMABUSWIDTH : out std_logic_vector(1 downto 0);
    EMIOENET3DMATXENDTOG : out std_ulogic;
    EMIOENET3GMIITXD     : out std_logic_vector(7 downto 0);
    EMIOENET3GMIITXEN    : out std_ulogic;
    EMIOENET3GMIITXER    : out std_ulogic;
    EMIOENET3MDIOMDC     : out std_ulogic;
    EMIOENET3MDIOO       : out std_ulogic;
    EMIOENET3MDIOTN      : out std_ulogic;
    EMIOENET3RXWDATA     : out std_logic_vector(7 downto 0);
    EMIOENET3RXWEOP      : out std_ulogic;
    EMIOENET3RXWERR      : out std_ulogic;
    EMIOENET3RXWFLUSH    : out std_ulogic;
    EMIOENET3RXWSOP      : out std_ulogic;
    EMIOENET3RXWSTATUS   : out std_logic_vector(44 downto 0);
    EMIOENET3RXWWR       : out std_ulogic;
    EMIOENET3SPEEDMODE   : out std_logic_vector(2 downto 0);
    EMIOENET3TXRRD       : out std_ulogic;
    EMIOENET3TXRSTATUS   : out std_logic_vector(3 downto 0);
    EMIOGEM0DELAYREQRX   : out std_ulogic;
    EMIOGEM0DELAYREQTX   : out std_ulogic;
    EMIOGEM0PDELAYREQRX  : out std_ulogic;
    EMIOGEM0PDELAYREQTX  : out std_ulogic;
    EMIOGEM0PDELAYRESPRX : out std_ulogic;
    EMIOGEM0PDELAYRESPTX : out std_ulogic;
    EMIOGEM0RXSOF        : out std_ulogic;
    EMIOGEM0SYNCFRAMERX  : out std_ulogic;
    EMIOGEM0SYNCFRAMETX  : out std_ulogic;
    EMIOGEM0TSUTIMERCMPVAL : out std_ulogic;
    EMIOGEM0TXRFIXEDLAT  : out std_ulogic;
    EMIOGEM0TXSOF        : out std_ulogic;
    EMIOGEM1DELAYREQRX   : out std_ulogic;
    EMIOGEM1DELAYREQTX   : out std_ulogic;
    EMIOGEM1PDELAYREQRX  : out std_ulogic;
    EMIOGEM1PDELAYREQTX  : out std_ulogic;
    EMIOGEM1PDELAYRESPRX : out std_ulogic;
    EMIOGEM1PDELAYRESPTX : out std_ulogic;
    EMIOGEM1RXSOF        : out std_ulogic;
    EMIOGEM1SYNCFRAMERX  : out std_ulogic;
    EMIOGEM1SYNCFRAMETX  : out std_ulogic;
    EMIOGEM1TSUTIMERCMPVAL : out std_ulogic;
    EMIOGEM1TXRFIXEDLAT  : out std_ulogic;
    EMIOGEM1TXSOF        : out std_ulogic;
    EMIOGEM2DELAYREQRX   : out std_ulogic;
    EMIOGEM2DELAYREQTX   : out std_ulogic;
    EMIOGEM2PDELAYREQRX  : out std_ulogic;
    EMIOGEM2PDELAYREQTX  : out std_ulogic;
    EMIOGEM2PDELAYRESPRX : out std_ulogic;
    EMIOGEM2PDELAYRESPTX : out std_ulogic;
    EMIOGEM2RXSOF        : out std_ulogic;
    EMIOGEM2SYNCFRAMERX  : out std_ulogic;
    EMIOGEM2SYNCFRAMETX  : out std_ulogic;
    EMIOGEM2TSUTIMERCMPVAL : out std_ulogic;
    EMIOGEM2TXRFIXEDLAT  : out std_ulogic;
    EMIOGEM2TXSOF        : out std_ulogic;
    EMIOGEM3DELAYREQRX   : out std_ulogic;
    EMIOGEM3DELAYREQTX   : out std_ulogic;
    EMIOGEM3PDELAYREQRX  : out std_ulogic;
    EMIOGEM3PDELAYREQTX  : out std_ulogic;
    EMIOGEM3PDELAYRESPRX : out std_ulogic;
    EMIOGEM3PDELAYRESPTX : out std_ulogic;
    EMIOGEM3RXSOF        : out std_ulogic;
    EMIOGEM3SYNCFRAMERX  : out std_ulogic;
    EMIOGEM3SYNCFRAMETX  : out std_ulogic;
    EMIOGEM3TSUTIMERCMPVAL : out std_ulogic;
    EMIOGEM3TXRFIXEDLAT  : out std_ulogic;
    EMIOGEM3TXSOF        : out std_ulogic;
    EMIOGPIOO            : out std_logic_vector(95 downto 0);
    EMIOGPIOTN           : out std_logic_vector(95 downto 0);
    EMIOI2C0SCLO         : out std_ulogic;
    EMIOI2C0SCLTN        : out std_ulogic;
    EMIOI2C0SDAO         : out std_ulogic;
    EMIOI2C0SDATN        : out std_ulogic;
    EMIOI2C1SCLO         : out std_ulogic;
    EMIOI2C1SCLTN        : out std_ulogic;
    EMIOI2C1SDAO         : out std_ulogic;
    EMIOI2C1SDATN        : out std_ulogic;
    EMIOSDIO0BUSPOWER    : out std_ulogic;
    EMIOSDIO0BUSVOLT     : out std_logic_vector(2 downto 0);
    EMIOSDIO0CLKOUT      : out std_ulogic;
    EMIOSDIO0CMDENA      : out std_ulogic;
    EMIOSDIO0CMDOUT      : out std_ulogic;
    EMIOSDIO0DATAENA     : out std_logic_vector(7 downto 0);
    EMIOSDIO0DATAOUT     : out std_logic_vector(7 downto 0);
    EMIOSDIO0LEDCONTROL  : out std_ulogic;
    EMIOSDIO1BUSPOWER    : out std_ulogic;
    EMIOSDIO1BUSVOLT     : out std_logic_vector(2 downto 0);
    EMIOSDIO1CLKOUT      : out std_ulogic;
    EMIOSDIO1CMDENA      : out std_ulogic;
    EMIOSDIO1CMDOUT      : out std_ulogic;
    EMIOSDIO1DATAENA     : out std_logic_vector(7 downto 0);
    EMIOSDIO1DATAOUT     : out std_logic_vector(7 downto 0);
    EMIOSDIO1LEDCONTROL  : out std_ulogic;
    EMIOSPI0MO           : out std_ulogic;
    EMIOSPI0MOTN         : out std_ulogic;
    EMIOSPI0SCLKO        : out std_ulogic;
    EMIOSPI0SCLKTN       : out std_ulogic;
    EMIOSPI0SO           : out std_ulogic;
    EMIOSPI0SSNTN        : out std_ulogic;
    EMIOSPI0SSON         : out std_logic_vector(2 downto 0);
    EMIOSPI0STN          : out std_ulogic;
    EMIOSPI1MO           : out std_ulogic;
    EMIOSPI1MOTN         : out std_ulogic;
    EMIOSPI1SCLKO        : out std_ulogic;
    EMIOSPI1SCLKTN       : out std_ulogic;
    EMIOSPI1SO           : out std_ulogic;
    EMIOSPI1SSNTN        : out std_ulogic;
    EMIOSPI1SSON         : out std_logic_vector(2 downto 0);
    EMIOSPI1STN          : out std_ulogic;
    EMIOTTC0WAVEO        : out std_logic_vector(2 downto 0);
    EMIOTTC1WAVEO        : out std_logic_vector(2 downto 0);
    EMIOTTC2WAVEO        : out std_logic_vector(2 downto 0);
    EMIOTTC3WAVEO        : out std_logic_vector(2 downto 0);
    EMIOU2DSPORTVBUSCTRLUSB30 : out std_ulogic;
    EMIOU2DSPORTVBUSCTRLUSB31 : out std_ulogic;
    EMIOU3DSPORTVBUSCTRLUSB30 : out std_ulogic;
    EMIOU3DSPORTVBUSCTRLUSB31 : out std_ulogic;
    EMIOUART0DTRN        : out std_ulogic;
    EMIOUART0RTSN        : out std_ulogic;
    EMIOUART0TX          : out std_ulogic;
    EMIOUART1DTRN        : out std_ulogic;
    EMIOUART1RTSN        : out std_ulogic;
    EMIOUART1TX          : out std_ulogic;
    EMIOWDT0RSTO         : out std_ulogic;
    EMIOWDT1RSTO         : out std_ulogic;
    FMIOGEM0FIFORXCLKTOPLBUFG : out std_ulogic;
    FMIOGEM0FIFOTXCLKTOPLBUFG : out std_ulogic;
    FMIOGEM1FIFORXCLKTOPLBUFG : out std_ulogic;
    FMIOGEM1FIFOTXCLKTOPLBUFG : out std_ulogic;
    FMIOGEM2FIFORXCLKTOPLBUFG : out std_ulogic;
    FMIOGEM2FIFOTXCLKTOPLBUFG : out std_ulogic;
    FMIOGEM3FIFORXCLKTOPLBUFG : out std_ulogic;
    FMIOGEM3FIFOTXCLKTOPLBUFG : out std_ulogic;
    FMIOGEMTSUCLKTOPLBUFG : out std_ulogic;
    FTMGPO               : out std_logic_vector(31 downto 0);
    GDMA2PLCACK          : out std_logic_vector(7 downto 0);
    GDMA2PLTVLD          : out std_logic_vector(7 downto 0);
    MAXIGP0ARADDR        : out std_logic_vector(39 downto 0);
    MAXIGP0ARBURST       : out std_logic_vector(1 downto 0);
    MAXIGP0ARCACHE       : out std_logic_vector(3 downto 0);
    MAXIGP0ARID          : out std_logic_vector(15 downto 0);
    MAXIGP0ARLEN         : out std_logic_vector(7 downto 0);
    MAXIGP0ARLOCK        : out std_ulogic;
    MAXIGP0ARPROT        : out std_logic_vector(2 downto 0);
    MAXIGP0ARQOS         : out std_logic_vector(3 downto 0);
    MAXIGP0ARSIZE        : out std_logic_vector(2 downto 0);
    MAXIGP0ARUSER        : out std_logic_vector(15 downto 0);
    MAXIGP0ARVALID       : out std_ulogic;
    MAXIGP0AWADDR        : out std_logic_vector(39 downto 0);
    MAXIGP0AWBURST       : out std_logic_vector(1 downto 0);
    MAXIGP0AWCACHE       : out std_logic_vector(3 downto 0);
    MAXIGP0AWID          : out std_logic_vector(15 downto 0);
    MAXIGP0AWLEN         : out std_logic_vector(7 downto 0);
    MAXIGP0AWLOCK        : out std_ulogic;
    MAXIGP0AWPROT        : out std_logic_vector(2 downto 0);
    MAXIGP0AWQOS         : out std_logic_vector(3 downto 0);
    MAXIGP0AWSIZE        : out std_logic_vector(2 downto 0);
    MAXIGP0AWUSER        : out std_logic_vector(15 downto 0);
    MAXIGP0AWVALID       : out std_ulogic;
    MAXIGP0BREADY        : out std_ulogic;
    MAXIGP0RREADY        : out std_ulogic;
    MAXIGP0WDATA         : out std_logic_vector(127 downto 0);
    MAXIGP0WLAST         : out std_ulogic;
    MAXIGP0WSTRB         : out std_logic_vector(15 downto 0);
    MAXIGP0WVALID        : out std_ulogic;
    MAXIGP1ARADDR        : out std_logic_vector(39 downto 0);
    MAXIGP1ARBURST       : out std_logic_vector(1 downto 0);
    MAXIGP1ARCACHE       : out std_logic_vector(3 downto 0);
    MAXIGP1ARID          : out std_logic_vector(15 downto 0);
    MAXIGP1ARLEN         : out std_logic_vector(7 downto 0);
    MAXIGP1ARLOCK        : out std_ulogic;
    MAXIGP1ARPROT        : out std_logic_vector(2 downto 0);
    MAXIGP1ARQOS         : out std_logic_vector(3 downto 0);
    MAXIGP1ARSIZE        : out std_logic_vector(2 downto 0);
    MAXIGP1ARUSER        : out std_logic_vector(15 downto 0);
    MAXIGP1ARVALID       : out std_ulogic;
    MAXIGP1AWADDR        : out std_logic_vector(39 downto 0);
    MAXIGP1AWBURST       : out std_logic_vector(1 downto 0);
    MAXIGP1AWCACHE       : out std_logic_vector(3 downto 0);
    MAXIGP1AWID          : out std_logic_vector(15 downto 0);
    MAXIGP1AWLEN         : out std_logic_vector(7 downto 0);
    MAXIGP1AWLOCK        : out std_ulogic;
    MAXIGP1AWPROT        : out std_logic_vector(2 downto 0);
    MAXIGP1AWQOS         : out std_logic_vector(3 downto 0);
    MAXIGP1AWSIZE        : out std_logic_vector(2 downto 0);
    MAXIGP1AWUSER        : out std_logic_vector(15 downto 0);
    MAXIGP1AWVALID       : out std_ulogic;
    MAXIGP1BREADY        : out std_ulogic;
    MAXIGP1RREADY        : out std_ulogic;
    MAXIGP1WDATA         : out std_logic_vector(127 downto 0);
    MAXIGP1WLAST         : out std_ulogic;
    MAXIGP1WSTRB         : out std_logic_vector(15 downto 0);
    MAXIGP1WVALID        : out std_ulogic;
    MAXIGP2ARADDR        : out std_logic_vector(39 downto 0);
    MAXIGP2ARBURST       : out std_logic_vector(1 downto 0);
    MAXIGP2ARCACHE       : out std_logic_vector(3 downto 0);
    MAXIGP2ARID          : out std_logic_vector(15 downto 0);
    MAXIGP2ARLEN         : out std_logic_vector(7 downto 0);
    MAXIGP2ARLOCK        : out std_ulogic;
    MAXIGP2ARPROT        : out std_logic_vector(2 downto 0);
    MAXIGP2ARQOS         : out std_logic_vector(3 downto 0);
    MAXIGP2ARSIZE        : out std_logic_vector(2 downto 0);
    MAXIGP2ARUSER        : out std_logic_vector(15 downto 0);
    MAXIGP2ARVALID       : out std_ulogic;
    MAXIGP2AWADDR        : out std_logic_vector(39 downto 0);
    MAXIGP2AWBURST       : out std_logic_vector(1 downto 0);
    MAXIGP2AWCACHE       : out std_logic_vector(3 downto 0);
    MAXIGP2AWID          : out std_logic_vector(15 downto 0);
    MAXIGP2AWLEN         : out std_logic_vector(7 downto 0);
    MAXIGP2AWLOCK        : out std_ulogic;
    MAXIGP2AWPROT        : out std_logic_vector(2 downto 0);
    MAXIGP2AWQOS         : out std_logic_vector(3 downto 0);
    MAXIGP2AWSIZE        : out std_logic_vector(2 downto 0);
    MAXIGP2AWUSER        : out std_logic_vector(15 downto 0);
    MAXIGP2AWVALID       : out std_ulogic;
    MAXIGP2BREADY        : out std_ulogic;
    MAXIGP2RREADY        : out std_ulogic;
    MAXIGP2WDATA         : out std_logic_vector(127 downto 0);
    MAXIGP2WLAST         : out std_ulogic;
    MAXIGP2WSTRB         : out std_logic_vector(15 downto 0);
    MAXIGP2WVALID        : out std_ulogic;
    OSCRTCCLK            : out std_ulogic;
    PLCLK                : out std_logic_vector(3 downto 0);
    PMUAIBAFIFMFPDREQ    : out std_ulogic;
    PMUAIBAFIFMLPDREQ    : out std_ulogic;
    PMUERRORTOPL         : out std_logic_vector(46 downto 0);
    PMUPLGPO             : out std_logic_vector(31 downto 0);
    PSPLEVENTO           : out std_ulogic;
    PSPLIRQFPD           : out std_logic_vector(63 downto 0);
    PSPLIRQLPD           : out std_logic_vector(99 downto 0);
    PSPLSTANDBYWFE       : out std_logic_vector(3 downto 0);
    PSPLSTANDBYWFI       : out std_logic_vector(3 downto 0);
    PSPLTRACECTL         : out std_ulogic;
    PSPLTRACEDATA        : out std_logic_vector(31 downto 0);
    PSPLTRIGACK          : out std_logic_vector(3 downto 0);
    PSPLTRIGGER          : out std_logic_vector(3 downto 0);
    PSS_ALTO_CORE_PAD_MGTTXN0OUT : out std_ulogic;
    PSS_ALTO_CORE_PAD_MGTTXN1OUT : out std_ulogic;
    PSS_ALTO_CORE_PAD_MGTTXN2OUT : out std_ulogic;
    PSS_ALTO_CORE_PAD_MGTTXN3OUT : out std_ulogic;
    PSS_ALTO_CORE_PAD_MGTTXP0OUT : out std_ulogic;
    PSS_ALTO_CORE_PAD_MGTTXP1OUT : out std_ulogic;
    PSS_ALTO_CORE_PAD_MGTTXP2OUT : out std_ulogic;
    PSS_ALTO_CORE_PAD_MGTTXP3OUT : out std_ulogic;
    PSS_ALTO_CORE_PAD_PADO : out std_ulogic;
    RPUEVENTO0           : out std_ulogic;
    RPUEVENTO1           : out std_ulogic;
    SACEFPDACADDR        : out std_logic_vector(43 downto 0);
    SACEFPDACPROT        : out std_logic_vector(2 downto 0);
    SACEFPDACSNOOP       : out std_logic_vector(3 downto 0);
    SACEFPDACVALID       : out std_ulogic;
    SACEFPDARREADY       : out std_ulogic;
    SACEFPDAWREADY       : out std_ulogic;
    SACEFPDBID           : out std_logic_vector(5 downto 0);
    SACEFPDBRESP         : out std_logic_vector(1 downto 0);
    SACEFPDBUSER         : out std_ulogic;
    SACEFPDBVALID        : out std_ulogic;
    SACEFPDCDREADY       : out std_ulogic;
    SACEFPDCRREADY       : out std_ulogic;
    SACEFPDRDATA         : out std_logic_vector(127 downto 0);
    SACEFPDRID           : out std_logic_vector(5 downto 0);
    SACEFPDRLAST         : out std_ulogic;
    SACEFPDRRESP         : out std_logic_vector(3 downto 0);
    SACEFPDRUSER         : out std_ulogic;
    SACEFPDRVALID        : out std_ulogic;
    SACEFPDWREADY        : out std_ulogic;
    SAXIACPARREADY       : out std_ulogic;
    SAXIACPAWREADY       : out std_ulogic;
    SAXIACPBID           : out std_logic_vector(4 downto 0);
    SAXIACPBRESP         : out std_logic_vector(1 downto 0);
    SAXIACPBVALID        : out std_ulogic;
    SAXIACPRDATA         : out std_logic_vector(127 downto 0);
    SAXIACPRID           : out std_logic_vector(4 downto 0);
    SAXIACPRLAST         : out std_ulogic;
    SAXIACPRRESP         : out std_logic_vector(1 downto 0);
    SAXIACPRVALID        : out std_ulogic;
    SAXIACPWREADY        : out std_ulogic;
    SAXIGP0ARREADY       : out std_ulogic;
    SAXIGP0AWREADY       : out std_ulogic;
    SAXIGP0BID           : out std_logic_vector(5 downto 0);
    SAXIGP0BRESP         : out std_logic_vector(1 downto 0);
    SAXIGP0BVALID        : out std_ulogic;
    SAXIGP0RACOUNT       : out std_logic_vector(3 downto 0);
    SAXIGP0RCOUNT        : out std_logic_vector(7 downto 0);
    SAXIGP0RDATA         : out std_logic_vector(127 downto 0);
    SAXIGP0RID           : out std_logic_vector(5 downto 0);
    SAXIGP0RLAST         : out std_ulogic;
    SAXIGP0RRESP         : out std_logic_vector(1 downto 0);
    SAXIGP0RVALID        : out std_ulogic;
    SAXIGP0WACOUNT       : out std_logic_vector(3 downto 0);
    SAXIGP0WCOUNT        : out std_logic_vector(7 downto 0);
    SAXIGP0WREADY        : out std_ulogic;
    SAXIGP1ARREADY       : out std_ulogic;
    SAXIGP1AWREADY       : out std_ulogic;
    SAXIGP1BID           : out std_logic_vector(5 downto 0);
    SAXIGP1BRESP         : out std_logic_vector(1 downto 0);
    SAXIGP1BVALID        : out std_ulogic;
    SAXIGP1RACOUNT       : out std_logic_vector(3 downto 0);
    SAXIGP1RCOUNT        : out std_logic_vector(7 downto 0);
    SAXIGP1RDATA         : out std_logic_vector(127 downto 0);
    SAXIGP1RID           : out std_logic_vector(5 downto 0);
    SAXIGP1RLAST         : out std_ulogic;
    SAXIGP1RRESP         : out std_logic_vector(1 downto 0);
    SAXIGP1RVALID        : out std_ulogic;
    SAXIGP1WACOUNT       : out std_logic_vector(3 downto 0);
    SAXIGP1WCOUNT        : out std_logic_vector(7 downto 0);
    SAXIGP1WREADY        : out std_ulogic;
    SAXIGP2ARREADY       : out std_ulogic;
    SAXIGP2AWREADY       : out std_ulogic;
    SAXIGP2BID           : out std_logic_vector(5 downto 0);
    SAXIGP2BRESP         : out std_logic_vector(1 downto 0);
    SAXIGP2BVALID        : out std_ulogic;
    SAXIGP2RACOUNT       : out std_logic_vector(3 downto 0);
    SAXIGP2RCOUNT        : out std_logic_vector(7 downto 0);
    SAXIGP2RDATA         : out std_logic_vector(127 downto 0);
    SAXIGP2RID           : out std_logic_vector(5 downto 0);
    SAXIGP2RLAST         : out std_ulogic;
    SAXIGP2RRESP         : out std_logic_vector(1 downto 0);
    SAXIGP2RVALID        : out std_ulogic;
    SAXIGP2WACOUNT       : out std_logic_vector(3 downto 0);
    SAXIGP2WCOUNT        : out std_logic_vector(7 downto 0);
    SAXIGP2WREADY        : out std_ulogic;
    SAXIGP3ARREADY       : out std_ulogic;
    SAXIGP3AWREADY       : out std_ulogic;
    SAXIGP3BID           : out std_logic_vector(5 downto 0);
    SAXIGP3BRESP         : out std_logic_vector(1 downto 0);
    SAXIGP3BVALID        : out std_ulogic;
    SAXIGP3RACOUNT       : out std_logic_vector(3 downto 0);
    SAXIGP3RCOUNT        : out std_logic_vector(7 downto 0);
    SAXIGP3RDATA         : out std_logic_vector(127 downto 0);
    SAXIGP3RID           : out std_logic_vector(5 downto 0);
    SAXIGP3RLAST         : out std_ulogic;
    SAXIGP3RRESP         : out std_logic_vector(1 downto 0);
    SAXIGP3RVALID        : out std_ulogic;
    SAXIGP3WACOUNT       : out std_logic_vector(3 downto 0);
    SAXIGP3WCOUNT        : out std_logic_vector(7 downto 0);
    SAXIGP3WREADY        : out std_ulogic;
    SAXIGP4ARREADY       : out std_ulogic;
    SAXIGP4AWREADY       : out std_ulogic;
    SAXIGP4BID           : out std_logic_vector(5 downto 0);
    SAXIGP4BRESP         : out std_logic_vector(1 downto 0);
    SAXIGP4BVALID        : out std_ulogic;
    SAXIGP4RACOUNT       : out std_logic_vector(3 downto 0);
    SAXIGP4RCOUNT        : out std_logic_vector(7 downto 0);
    SAXIGP4RDATA         : out std_logic_vector(127 downto 0);
    SAXIGP4RID           : out std_logic_vector(5 downto 0);
    SAXIGP4RLAST         : out std_ulogic;
    SAXIGP4RRESP         : out std_logic_vector(1 downto 0);
    SAXIGP4RVALID        : out std_ulogic;
    SAXIGP4WACOUNT       : out std_logic_vector(3 downto 0);
    SAXIGP4WCOUNT        : out std_logic_vector(7 downto 0);
    SAXIGP4WREADY        : out std_ulogic;
    SAXIGP5ARREADY       : out std_ulogic;
    SAXIGP5AWREADY       : out std_ulogic;
    SAXIGP5BID           : out std_logic_vector(5 downto 0);
    SAXIGP5BRESP         : out std_logic_vector(1 downto 0);
    SAXIGP5BVALID        : out std_ulogic;
    SAXIGP5RACOUNT       : out std_logic_vector(3 downto 0);
    SAXIGP5RCOUNT        : out std_logic_vector(7 downto 0);
    SAXIGP5RDATA         : out std_logic_vector(127 downto 0);
    SAXIGP5RID           : out std_logic_vector(5 downto 0);
    SAXIGP5RLAST         : out std_ulogic;
    SAXIGP5RRESP         : out std_logic_vector(1 downto 0);
    SAXIGP5RVALID        : out std_ulogic;
    SAXIGP5WACOUNT       : out std_logic_vector(3 downto 0);
    SAXIGP5WCOUNT        : out std_logic_vector(7 downto 0);
    SAXIGP5WREADY        : out std_ulogic;
    SAXIGP6ARREADY       : out std_ulogic;
    SAXIGP6AWREADY       : out std_ulogic;
    SAXIGP6BID           : out std_logic_vector(5 downto 0);
    SAXIGP6BRESP         : out std_logic_vector(1 downto 0);
    SAXIGP6BVALID        : out std_ulogic;
    SAXIGP6RACOUNT       : out std_logic_vector(3 downto 0);
    SAXIGP6RCOUNT        : out std_logic_vector(7 downto 0);
    SAXIGP6RDATA         : out std_logic_vector(127 downto 0);
    SAXIGP6RID           : out std_logic_vector(5 downto 0);
    SAXIGP6RLAST         : out std_ulogic;
    SAXIGP6RRESP         : out std_logic_vector(1 downto 0);
    SAXIGP6RVALID        : out std_ulogic;
    SAXIGP6WACOUNT       : out std_logic_vector(3 downto 0);
    SAXIGP6WCOUNT        : out std_logic_vector(7 downto 0);
    SAXIGP6WREADY        : out std_ulogic;
    PSS_ALTO_CORE_PAD_BOOTMODE : inout std_logic_vector(3 downto 0);
    PSS_ALTO_CORE_PAD_CLK : inout std_ulogic;
    PSS_ALTO_CORE_PAD_DONEB : inout std_ulogic;
    PSS_ALTO_CORE_PAD_DRAMA : inout std_logic_vector(17 downto 0);
    PSS_ALTO_CORE_PAD_DRAMACTN : inout std_ulogic;
    PSS_ALTO_CORE_PAD_DRAMALERTN : inout std_ulogic;
    PSS_ALTO_CORE_PAD_DRAMBA : inout std_logic_vector(1 downto 0);
    PSS_ALTO_CORE_PAD_DRAMBG : inout std_logic_vector(1 downto 0);
    PSS_ALTO_CORE_PAD_DRAMCK : inout std_logic_vector(1 downto 0);
    PSS_ALTO_CORE_PAD_DRAMCKE : inout std_logic_vector(1 downto 0);
    PSS_ALTO_CORE_PAD_DRAMCKN : inout std_logic_vector(1 downto 0);
    PSS_ALTO_CORE_PAD_DRAMCSN : inout std_logic_vector(1 downto 0);
    PSS_ALTO_CORE_PAD_DRAMDM : inout std_logic_vector(8 downto 0);
    PSS_ALTO_CORE_PAD_DRAMDQ : inout std_logic_vector(71 downto 0);
    PSS_ALTO_CORE_PAD_DRAMDQS : inout std_logic_vector(8 downto 0);
    PSS_ALTO_CORE_PAD_DRAMDQSN : inout std_logic_vector(8 downto 0);
    PSS_ALTO_CORE_PAD_DRAMODT : inout std_logic_vector(1 downto 0);
    PSS_ALTO_CORE_PAD_DRAMPARITY : inout std_ulogic;
    PSS_ALTO_CORE_PAD_DRAMRAMRSTN : inout std_ulogic;
    PSS_ALTO_CORE_PAD_ERROROUT : inout std_ulogic;
    PSS_ALTO_CORE_PAD_ERRORSTATUS : inout std_ulogic;
    PSS_ALTO_CORE_PAD_INITB : inout std_ulogic;
    PSS_ALTO_CORE_PAD_JTAGTCK : inout std_ulogic;
    PSS_ALTO_CORE_PAD_JTAGTDI : inout std_ulogic;
    PSS_ALTO_CORE_PAD_JTAGTDO : inout std_ulogic;
    PSS_ALTO_CORE_PAD_JTAGTMS : inout std_ulogic;
    PSS_ALTO_CORE_PAD_MIO : inout std_logic_vector(77 downto 0);
    PSS_ALTO_CORE_PAD_PORB : inout std_ulogic;
    PSS_ALTO_CORE_PAD_PROGB : inout std_ulogic;
    PSS_ALTO_CORE_PAD_RCALIBINOUT : inout std_ulogic;
    PSS_ALTO_CORE_PAD_SRSTB : inout std_ulogic;
    PSS_ALTO_CORE_PAD_ZQ : inout std_ulogic;
    ADMAFCICLK           : in std_logic_vector(7 downto 0);
    AIBPMUAFIFMFPDACK    : in std_ulogic;
    AIBPMUAFIFMLPDACK    : in std_ulogic;
    DDRCEXTREFRESHRANK0REQ : in std_ulogic;
    DDRCEXTREFRESHRANK1REQ : in std_ulogic;
    DDRCREFRESHPLCLK     : in std_ulogic;
    DPAUXDATAIN          : in std_ulogic;
    DPEXTERNALCUSTOMEVENT1 : in std_ulogic;
    DPEXTERNALCUSTOMEVENT2 : in std_ulogic;
    DPEXTERNALVSYNCEVENT : in std_ulogic;
    DPHOTPLUGDETECT      : in std_ulogic;
    DPLIVEGFXALPHAIN     : in std_logic_vector(7 downto 0);
    DPLIVEGFXPIXEL1IN    : in std_logic_vector(35 downto 0);
    DPLIVEVIDEOINDE      : in std_ulogic;
    DPLIVEVIDEOINHSYNC   : in std_ulogic;
    DPLIVEVIDEOINPIXEL1  : in std_logic_vector(35 downto 0);
    DPLIVEVIDEOINVSYNC   : in std_ulogic;
    DPMAXISMIXEDAUDIOTREADY : in std_ulogic;
    DPSAXISAUDIOCLK      : in std_ulogic;
    DPSAXISAUDIOTDATA    : in std_logic_vector(31 downto 0);
    DPSAXISAUDIOTID      : in std_ulogic;
    DPSAXISAUDIOTVALID   : in std_ulogic;
    DPVIDEOINCLK         : in std_ulogic;
    EMIOCAN0PHYRX        : in std_ulogic;
    EMIOCAN1PHYRX        : in std_ulogic;
    EMIOENET0DMATXSTATUSTOG : in std_ulogic;
    EMIOENET0EXTINTIN    : in std_ulogic;
    EMIOENET0GMIICOL     : in std_ulogic;
    EMIOENET0GMIICRS     : in std_ulogic;
    EMIOENET0GMIIRXCLK   : in std_ulogic;
    EMIOENET0GMIIRXD     : in std_logic_vector(7 downto 0);
    EMIOENET0GMIIRXDV    : in std_ulogic;
    EMIOENET0GMIIRXER    : in std_ulogic;
    EMIOENET0GMIITXCLK   : in std_ulogic;
    EMIOENET0MDIOI       : in std_ulogic;
    EMIOENET0RXWOVERFLOW : in std_ulogic;
    EMIOENET0TXRCONTROL  : in std_ulogic;
    EMIOENET0TXRDATA     : in std_logic_vector(7 downto 0);
    EMIOENET0TXRDATARDY  : in std_ulogic;
    EMIOENET0TXREOP      : in std_ulogic;
    EMIOENET0TXRERR      : in std_ulogic;
    EMIOENET0TXRFLUSHED  : in std_ulogic;
    EMIOENET0TXRSOP      : in std_ulogic;
    EMIOENET0TXRUNDERFLOW : in std_ulogic;
    EMIOENET0TXRVALID    : in std_ulogic;
    EMIOENET1DMATXSTATUSTOG : in std_ulogic;
    EMIOENET1EXTINTIN    : in std_ulogic;
    EMIOENET1GMIICOL     : in std_ulogic;
    EMIOENET1GMIICRS     : in std_ulogic;
    EMIOENET1GMIIRXCLK   : in std_ulogic;
    EMIOENET1GMIIRXD     : in std_logic_vector(7 downto 0);
    EMIOENET1GMIIRXDV    : in std_ulogic;
    EMIOENET1GMIIRXER    : in std_ulogic;
    EMIOENET1GMIITXCLK   : in std_ulogic;
    EMIOENET1MDIOI       : in std_ulogic;
    EMIOENET1RXWOVERFLOW : in std_ulogic;
    EMIOENET1TXRCONTROL  : in std_ulogic;
    EMIOENET1TXRDATA     : in std_logic_vector(7 downto 0);
    EMIOENET1TXRDATARDY  : in std_ulogic;
    EMIOENET1TXREOP      : in std_ulogic;
    EMIOENET1TXRERR      : in std_ulogic;
    EMIOENET1TXRFLUSHED  : in std_ulogic;
    EMIOENET1TXRSOP      : in std_ulogic;
    EMIOENET1TXRUNDERFLOW : in std_ulogic;
    EMIOENET1TXRVALID    : in std_ulogic;
    EMIOENET2DMATXSTATUSTOG : in std_ulogic;
    EMIOENET2EXTINTIN    : in std_ulogic;
    EMIOENET2GMIICOL     : in std_ulogic;
    EMIOENET2GMIICRS     : in std_ulogic;
    EMIOENET2GMIIRXCLK   : in std_ulogic;
    EMIOENET2GMIIRXD     : in std_logic_vector(7 downto 0);
    EMIOENET2GMIIRXDV    : in std_ulogic;
    EMIOENET2GMIIRXER    : in std_ulogic;
    EMIOENET2GMIITXCLK   : in std_ulogic;
    EMIOENET2MDIOI       : in std_ulogic;
    EMIOENET2RXWOVERFLOW : in std_ulogic;
    EMIOENET2TXRCONTROL  : in std_ulogic;
    EMIOENET2TXRDATA     : in std_logic_vector(7 downto 0);
    EMIOENET2TXRDATARDY  : in std_ulogic;
    EMIOENET2TXREOP      : in std_ulogic;
    EMIOENET2TXRERR      : in std_ulogic;
    EMIOENET2TXRFLUSHED  : in std_ulogic;
    EMIOENET2TXRSOP      : in std_ulogic;
    EMIOENET2TXRUNDERFLOW : in std_ulogic;
    EMIOENET2TXRVALID    : in std_ulogic;
    EMIOENET3DMATXSTATUSTOG : in std_ulogic;
    EMIOENET3EXTINTIN    : in std_ulogic;
    EMIOENET3GMIICOL     : in std_ulogic;
    EMIOENET3GMIICRS     : in std_ulogic;
    EMIOENET3GMIIRXCLK   : in std_ulogic;
    EMIOENET3GMIIRXD     : in std_logic_vector(7 downto 0);
    EMIOENET3GMIIRXDV    : in std_ulogic;
    EMIOENET3GMIIRXER    : in std_ulogic;
    EMIOENET3GMIITXCLK   : in std_ulogic;
    EMIOENET3MDIOI       : in std_ulogic;
    EMIOENET3RXWOVERFLOW : in std_ulogic;
    EMIOENET3TXRCONTROL  : in std_ulogic;
    EMIOENET3TXRDATA     : in std_logic_vector(7 downto 0);
    EMIOENET3TXRDATARDY  : in std_ulogic;
    EMIOENET3TXREOP      : in std_ulogic;
    EMIOENET3TXRERR      : in std_ulogic;
    EMIOENET3TXRFLUSHED  : in std_ulogic;
    EMIOENET3TXRSOP      : in std_ulogic;
    EMIOENET3TXRUNDERFLOW : in std_ulogic;
    EMIOENET3TXRVALID    : in std_ulogic;
    EMIOENETTSUCLK       : in std_ulogic;
    EMIOGEM0TSUINCCTRL   : in std_logic_vector(1 downto 0);
    EMIOGEM1TSUINCCTRL   : in std_logic_vector(1 downto 0);
    EMIOGEM2TSUINCCTRL   : in std_logic_vector(1 downto 0);
    EMIOGEM3TSUINCCTRL   : in std_logic_vector(1 downto 0);
    EMIOGPIOI            : in std_logic_vector(95 downto 0);
    EMIOHUBPORTOVERCRNTUSB20 : in std_ulogic;
    EMIOHUBPORTOVERCRNTUSB21 : in std_ulogic;
    EMIOHUBPORTOVERCRNTUSB30 : in std_ulogic;
    EMIOHUBPORTOVERCRNTUSB31 : in std_ulogic;
    EMIOI2C0SCLI         : in std_ulogic;
    EMIOI2C0SDAI         : in std_ulogic;
    EMIOI2C1SCLI         : in std_ulogic;
    EMIOI2C1SDAI         : in std_ulogic;
    EMIOSDIO0CDN         : in std_ulogic;
    EMIOSDIO0CMDIN       : in std_ulogic;
    EMIOSDIO0DATAIN      : in std_logic_vector(7 downto 0);
    EMIOSDIO0FBCLKIN     : in std_ulogic;
    EMIOSDIO0WP          : in std_ulogic;
    EMIOSDIO1CDN         : in std_ulogic;
    EMIOSDIO1CMDIN       : in std_ulogic;
    EMIOSDIO1DATAIN      : in std_logic_vector(7 downto 0);
    EMIOSDIO1FBCLKIN     : in std_ulogic;
    EMIOSDIO1WP          : in std_ulogic;
    EMIOSPI0MI           : in std_ulogic;
    EMIOSPI0SCLKI        : in std_ulogic;
    EMIOSPI0SI           : in std_ulogic;
    EMIOSPI0SSIN         : in std_ulogic;
    EMIOSPI1MI           : in std_ulogic;
    EMIOSPI1SCLKI        : in std_ulogic;
    EMIOSPI1SI           : in std_ulogic;
    EMIOSPI1SSIN         : in std_ulogic;
    EMIOTTC0CLKI         : in std_logic_vector(2 downto 0);
    EMIOTTC1CLKI         : in std_logic_vector(2 downto 0);
    EMIOTTC2CLKI         : in std_logic_vector(2 downto 0);
    EMIOTTC3CLKI         : in std_logic_vector(2 downto 0);
    EMIOUART0CTSN        : in std_ulogic;
    EMIOUART0DCDN        : in std_ulogic;
    EMIOUART0DSRN        : in std_ulogic;
    EMIOUART0RIN         : in std_ulogic;
    EMIOUART0RX          : in std_ulogic;
    EMIOUART1CTSN        : in std_ulogic;
    EMIOUART1DCDN        : in std_ulogic;
    EMIOUART1DSRN        : in std_ulogic;
    EMIOUART1RIN         : in std_ulogic;
    EMIOUART1RX          : in std_ulogic;
    EMIOWDT0CLKI         : in std_ulogic;
    EMIOWDT1CLKI         : in std_ulogic;
    FMIOGEM0FIFORXCLKFROMPL : in std_ulogic;
    FMIOGEM0FIFOTXCLKFROMPL : in std_ulogic;
    FMIOGEM0SIGNALDETECT : in std_ulogic;
    FMIOGEM1FIFORXCLKFROMPL : in std_ulogic;
    FMIOGEM1FIFOTXCLKFROMPL : in std_ulogic;
    FMIOGEM1SIGNALDETECT : in std_ulogic;
    FMIOGEM2FIFORXCLKFROMPL : in std_ulogic;
    FMIOGEM2FIFOTXCLKFROMPL : in std_ulogic;
    FMIOGEM2SIGNALDETECT : in std_ulogic;
    FMIOGEM3FIFORXCLKFROMPL : in std_ulogic;
    FMIOGEM3FIFOTXCLKFROMPL : in std_ulogic;
    FMIOGEM3SIGNALDETECT : in std_ulogic;
    FMIOGEMTSUCLKFROMPL  : in std_ulogic;
    FTMGPI               : in std_logic_vector(31 downto 0);
    GDMAFCICLK           : in std_logic_vector(7 downto 0);
    MAXIGP0ACLK          : in std_ulogic;
    MAXIGP0ARREADY       : in std_ulogic;
    MAXIGP0AWREADY       : in std_ulogic;
    MAXIGP0BID           : in std_logic_vector(15 downto 0);
    MAXIGP0BRESP         : in std_logic_vector(1 downto 0);
    MAXIGP0BVALID        : in std_ulogic;
    MAXIGP0RDATA         : in std_logic_vector(127 downto 0);
    MAXIGP0RID           : in std_logic_vector(15 downto 0);
    MAXIGP0RLAST         : in std_ulogic;
    MAXIGP0RRESP         : in std_logic_vector(1 downto 0);
    MAXIGP0RVALID        : in std_ulogic;
    MAXIGP0WREADY        : in std_ulogic;
    MAXIGP1ACLK          : in std_ulogic;
    MAXIGP1ARREADY       : in std_ulogic;
    MAXIGP1AWREADY       : in std_ulogic;
    MAXIGP1BID           : in std_logic_vector(15 downto 0);
    MAXIGP1BRESP         : in std_logic_vector(1 downto 0);
    MAXIGP1BVALID        : in std_ulogic;
    MAXIGP1RDATA         : in std_logic_vector(127 downto 0);
    MAXIGP1RID           : in std_logic_vector(15 downto 0);
    MAXIGP1RLAST         : in std_ulogic;
    MAXIGP1RRESP         : in std_logic_vector(1 downto 0);
    MAXIGP1RVALID        : in std_ulogic;
    MAXIGP1WREADY        : in std_ulogic;
    MAXIGP2ACLK          : in std_ulogic;
    MAXIGP2ARREADY       : in std_ulogic;
    MAXIGP2AWREADY       : in std_ulogic;
    MAXIGP2BID           : in std_logic_vector(15 downto 0);
    MAXIGP2BRESP         : in std_logic_vector(1 downto 0);
    MAXIGP2BVALID        : in std_ulogic;
    MAXIGP2RDATA         : in std_logic_vector(127 downto 0);
    MAXIGP2RID           : in std_logic_vector(15 downto 0);
    MAXIGP2RLAST         : in std_ulogic;
    MAXIGP2RRESP         : in std_logic_vector(1 downto 0);
    MAXIGP2RVALID        : in std_ulogic;
    MAXIGP2WREADY        : in std_ulogic;
    NFIQ0LPDRPU          : in std_ulogic;
    NFIQ1LPDRPU          : in std_ulogic;
    NIRQ0LPDRPU          : in std_ulogic;
    NIRQ1LPDRPU          : in std_ulogic;
    PL2ADMACVLD          : in std_logic_vector(7 downto 0);
    PL2ADMATACK          : in std_logic_vector(7 downto 0);
    PL2GDMACVLD          : in std_logic_vector(7 downto 0);
    PL2GDMATACK          : in std_logic_vector(7 downto 0);
    PLACECLK             : in std_ulogic;
    PLACPINACT           : in std_ulogic;
    PLFPGASTOP           : in std_logic_vector(3 downto 0);
    PLLAUXREFCLKFPD      : in std_logic_vector(2 downto 0);
    PLLAUXREFCLKLPD      : in std_logic_vector(1 downto 0);
    PLPMUGPI             : in std_logic_vector(31 downto 0);
    PLPSAPUGICFIQ        : in std_logic_vector(3 downto 0);
    PLPSAPUGICIRQ        : in std_logic_vector(3 downto 0);
    PLPSEVENTI           : in std_ulogic;
    PLPSIRQ0             : in std_logic_vector(7 downto 0);
    PLPSIRQ1             : in std_logic_vector(7 downto 0);
    PLPSTRACECLK         : in std_ulogic;
    PLPSTRIGACK          : in std_logic_vector(3 downto 0);
    PLPSTRIGGER          : in std_logic_vector(3 downto 0);
    PMUERRORFROMPL       : in std_logic_vector(3 downto 0);
    PSS_ALTO_CORE_PAD_MGTRXN0IN : in std_ulogic;
    PSS_ALTO_CORE_PAD_MGTRXN1IN : in std_ulogic;
    PSS_ALTO_CORE_PAD_MGTRXN2IN : in std_ulogic;
    PSS_ALTO_CORE_PAD_MGTRXN3IN : in std_ulogic;
    PSS_ALTO_CORE_PAD_MGTRXP0IN : in std_ulogic;
    PSS_ALTO_CORE_PAD_MGTRXP1IN : in std_ulogic;
    PSS_ALTO_CORE_PAD_MGTRXP2IN : in std_ulogic;
    PSS_ALTO_CORE_PAD_MGTRXP3IN : in std_ulogic;
    PSS_ALTO_CORE_PAD_PADI : in std_ulogic;
    PSS_ALTO_CORE_PAD_REFN0IN : in std_ulogic;
    PSS_ALTO_CORE_PAD_REFN1IN : in std_ulogic;
    PSS_ALTO_CORE_PAD_REFN2IN : in std_ulogic;
    PSS_ALTO_CORE_PAD_REFN3IN : in std_ulogic;
    PSS_ALTO_CORE_PAD_REFP0IN : in std_ulogic;
    PSS_ALTO_CORE_PAD_REFP1IN : in std_ulogic;
    PSS_ALTO_CORE_PAD_REFP2IN : in std_ulogic;
    PSS_ALTO_CORE_PAD_REFP3IN : in std_ulogic;
    RPUEVENTI0           : in std_ulogic;
    RPUEVENTI1           : in std_ulogic;
    SACEFPDACREADY       : in std_ulogic;
    SACEFPDARADDR        : in std_logic_vector(43 downto 0);
    SACEFPDARBAR         : in std_logic_vector(1 downto 0);
    SACEFPDARBURST       : in std_logic_vector(1 downto 0);
    SACEFPDARCACHE       : in std_logic_vector(3 downto 0);
    SACEFPDARDOMAIN      : in std_logic_vector(1 downto 0);
    SACEFPDARID          : in std_logic_vector(5 downto 0);
    SACEFPDARLEN         : in std_logic_vector(7 downto 0);
    SACEFPDARLOCK        : in std_ulogic;
    SACEFPDARPROT        : in std_logic_vector(2 downto 0);
    SACEFPDARQOS         : in std_logic_vector(3 downto 0);
    SACEFPDARREGION      : in std_logic_vector(3 downto 0);
    SACEFPDARSIZE        : in std_logic_vector(2 downto 0);
    SACEFPDARSNOOP       : in std_logic_vector(3 downto 0);
    SACEFPDARUSER        : in std_logic_vector(15 downto 0);
    SACEFPDARVALID       : in std_ulogic;
    SACEFPDAWADDR        : in std_logic_vector(43 downto 0);
    SACEFPDAWBAR         : in std_logic_vector(1 downto 0);
    SACEFPDAWBURST       : in std_logic_vector(1 downto 0);
    SACEFPDAWCACHE       : in std_logic_vector(3 downto 0);
    SACEFPDAWDOMAIN      : in std_logic_vector(1 downto 0);
    SACEFPDAWID          : in std_logic_vector(5 downto 0);
    SACEFPDAWLEN         : in std_logic_vector(7 downto 0);
    SACEFPDAWLOCK        : in std_ulogic;
    SACEFPDAWPROT        : in std_logic_vector(2 downto 0);
    SACEFPDAWQOS         : in std_logic_vector(3 downto 0);
    SACEFPDAWREGION      : in std_logic_vector(3 downto 0);
    SACEFPDAWSIZE        : in std_logic_vector(2 downto 0);
    SACEFPDAWSNOOP       : in std_logic_vector(2 downto 0);
    SACEFPDAWUSER        : in std_logic_vector(15 downto 0);
    SACEFPDAWVALID       : in std_ulogic;
    SACEFPDBREADY        : in std_ulogic;
    SACEFPDCDDATA        : in std_logic_vector(127 downto 0);
    SACEFPDCDLAST        : in std_ulogic;
    SACEFPDCDVALID       : in std_ulogic;
    SACEFPDCRRESP        : in std_logic_vector(4 downto 0);
    SACEFPDCRVALID       : in std_ulogic;
    SACEFPDRACK          : in std_ulogic;
    SACEFPDRREADY        : in std_ulogic;
    SACEFPDWACK          : in std_ulogic;
    SACEFPDWDATA         : in std_logic_vector(127 downto 0);
    SACEFPDWLAST         : in std_ulogic;
    SACEFPDWSTRB         : in std_logic_vector(15 downto 0);
    SACEFPDWUSER         : in std_ulogic;
    SACEFPDWVALID        : in std_ulogic;
    SAXIACPACLK          : in std_ulogic;
    SAXIACPARADDR        : in std_logic_vector(39 downto 0);
    SAXIACPARBURST       : in std_logic_vector(1 downto 0);
    SAXIACPARCACHE       : in std_logic_vector(3 downto 0);
    SAXIACPARID          : in std_logic_vector(4 downto 0);
    SAXIACPARLEN         : in std_logic_vector(7 downto 0);
    SAXIACPARLOCK        : in std_ulogic;
    SAXIACPARPROT        : in std_logic_vector(2 downto 0);
    SAXIACPARQOS         : in std_logic_vector(3 downto 0);
    SAXIACPARSIZE        : in std_logic_vector(2 downto 0);
    SAXIACPARUSER        : in std_logic_vector(1 downto 0);
    SAXIACPARVALID       : in std_ulogic;
    SAXIACPAWADDR        : in std_logic_vector(39 downto 0);
    SAXIACPAWBURST       : in std_logic_vector(1 downto 0);
    SAXIACPAWCACHE       : in std_logic_vector(3 downto 0);
    SAXIACPAWID          : in std_logic_vector(4 downto 0);
    SAXIACPAWLEN         : in std_logic_vector(7 downto 0);
    SAXIACPAWLOCK        : in std_ulogic;
    SAXIACPAWPROT        : in std_logic_vector(2 downto 0);
    SAXIACPAWQOS         : in std_logic_vector(3 downto 0);
    SAXIACPAWSIZE        : in std_logic_vector(2 downto 0);
    SAXIACPAWUSER        : in std_logic_vector(1 downto 0);
    SAXIACPAWVALID       : in std_ulogic;
    SAXIACPBREADY        : in std_ulogic;
    SAXIACPRREADY        : in std_ulogic;
    SAXIACPWDATA         : in std_logic_vector(127 downto 0);
    SAXIACPWLAST         : in std_ulogic;
    SAXIACPWSTRB         : in std_logic_vector(15 downto 0);
    SAXIACPWVALID        : in std_ulogic;
    SAXIGP0ARADDR        : in std_logic_vector(48 downto 0);
    SAXIGP0ARBURST       : in std_logic_vector(1 downto 0);
    SAXIGP0ARCACHE       : in std_logic_vector(3 downto 0);
    SAXIGP0ARID          : in std_logic_vector(5 downto 0);
    SAXIGP0ARLEN         : in std_logic_vector(7 downto 0);
    SAXIGP0ARLOCK        : in std_ulogic;
    SAXIGP0ARPROT        : in std_logic_vector(2 downto 0);
    SAXIGP0ARQOS         : in std_logic_vector(3 downto 0);
    SAXIGP0ARSIZE        : in std_logic_vector(2 downto 0);
    SAXIGP0ARUSER        : in std_ulogic;
    SAXIGP0ARVALID       : in std_ulogic;
    SAXIGP0AWADDR        : in std_logic_vector(48 downto 0);
    SAXIGP0AWBURST       : in std_logic_vector(1 downto 0);
    SAXIGP0AWCACHE       : in std_logic_vector(3 downto 0);
    SAXIGP0AWID          : in std_logic_vector(5 downto 0);
    SAXIGP0AWLEN         : in std_logic_vector(7 downto 0);
    SAXIGP0AWLOCK        : in std_ulogic;
    SAXIGP0AWPROT        : in std_logic_vector(2 downto 0);
    SAXIGP0AWQOS         : in std_logic_vector(3 downto 0);
    SAXIGP0AWSIZE        : in std_logic_vector(2 downto 0);
    SAXIGP0AWUSER        : in std_ulogic;
    SAXIGP0AWVALID       : in std_ulogic;
    SAXIGP0BREADY        : in std_ulogic;
    SAXIGP0RCLK          : in std_ulogic;
    SAXIGP0RREADY        : in std_ulogic;
    SAXIGP0WCLK          : in std_ulogic;
    SAXIGP0WDATA         : in std_logic_vector(127 downto 0);
    SAXIGP0WLAST         : in std_ulogic;
    SAXIGP0WSTRB         : in std_logic_vector(15 downto 0);
    SAXIGP0WVALID        : in std_ulogic;
    SAXIGP1ARADDR        : in std_logic_vector(48 downto 0);
    SAXIGP1ARBURST       : in std_logic_vector(1 downto 0);
    SAXIGP1ARCACHE       : in std_logic_vector(3 downto 0);
    SAXIGP1ARID          : in std_logic_vector(5 downto 0);
    SAXIGP1ARLEN         : in std_logic_vector(7 downto 0);
    SAXIGP1ARLOCK        : in std_ulogic;
    SAXIGP1ARPROT        : in std_logic_vector(2 downto 0);
    SAXIGP1ARQOS         : in std_logic_vector(3 downto 0);
    SAXIGP1ARSIZE        : in std_logic_vector(2 downto 0);
    SAXIGP1ARUSER        : in std_ulogic;
    SAXIGP1ARVALID       : in std_ulogic;
    SAXIGP1AWADDR        : in std_logic_vector(48 downto 0);
    SAXIGP1AWBURST       : in std_logic_vector(1 downto 0);
    SAXIGP1AWCACHE       : in std_logic_vector(3 downto 0);
    SAXIGP1AWID          : in std_logic_vector(5 downto 0);
    SAXIGP1AWLEN         : in std_logic_vector(7 downto 0);
    SAXIGP1AWLOCK        : in std_ulogic;
    SAXIGP1AWPROT        : in std_logic_vector(2 downto 0);
    SAXIGP1AWQOS         : in std_logic_vector(3 downto 0);
    SAXIGP1AWSIZE        : in std_logic_vector(2 downto 0);
    SAXIGP1AWUSER        : in std_ulogic;
    SAXIGP1AWVALID       : in std_ulogic;
    SAXIGP1BREADY        : in std_ulogic;
    SAXIGP1RCLK          : in std_ulogic;
    SAXIGP1RREADY        : in std_ulogic;
    SAXIGP1WCLK          : in std_ulogic;
    SAXIGP1WDATA         : in std_logic_vector(127 downto 0);
    SAXIGP1WLAST         : in std_ulogic;
    SAXIGP1WSTRB         : in std_logic_vector(15 downto 0);
    SAXIGP1WVALID        : in std_ulogic;
    SAXIGP2ARADDR        : in std_logic_vector(48 downto 0);
    SAXIGP2ARBURST       : in std_logic_vector(1 downto 0);
    SAXIGP2ARCACHE       : in std_logic_vector(3 downto 0);
    SAXIGP2ARID          : in std_logic_vector(5 downto 0);
    SAXIGP2ARLEN         : in std_logic_vector(7 downto 0);
    SAXIGP2ARLOCK        : in std_ulogic;
    SAXIGP2ARPROT        : in std_logic_vector(2 downto 0);
    SAXIGP2ARQOS         : in std_logic_vector(3 downto 0);
    SAXIGP2ARSIZE        : in std_logic_vector(2 downto 0);
    SAXIGP2ARUSER        : in std_ulogic;
    SAXIGP2ARVALID       : in std_ulogic;
    SAXIGP2AWADDR        : in std_logic_vector(48 downto 0);
    SAXIGP2AWBURST       : in std_logic_vector(1 downto 0);
    SAXIGP2AWCACHE       : in std_logic_vector(3 downto 0);
    SAXIGP2AWID          : in std_logic_vector(5 downto 0);
    SAXIGP2AWLEN         : in std_logic_vector(7 downto 0);
    SAXIGP2AWLOCK        : in std_ulogic;
    SAXIGP2AWPROT        : in std_logic_vector(2 downto 0);
    SAXIGP2AWQOS         : in std_logic_vector(3 downto 0);
    SAXIGP2AWSIZE        : in std_logic_vector(2 downto 0);
    SAXIGP2AWUSER        : in std_ulogic;
    SAXIGP2AWVALID       : in std_ulogic;
    SAXIGP2BREADY        : in std_ulogic;
    SAXIGP2RCLK          : in std_ulogic;
    SAXIGP2RREADY        : in std_ulogic;
    SAXIGP2WCLK          : in std_ulogic;
    SAXIGP2WDATA         : in std_logic_vector(127 downto 0);
    SAXIGP2WLAST         : in std_ulogic;
    SAXIGP2WSTRB         : in std_logic_vector(15 downto 0);
    SAXIGP2WVALID        : in std_ulogic;
    SAXIGP3ARADDR        : in std_logic_vector(48 downto 0);
    SAXIGP3ARBURST       : in std_logic_vector(1 downto 0);
    SAXIGP3ARCACHE       : in std_logic_vector(3 downto 0);
    SAXIGP3ARID          : in std_logic_vector(5 downto 0);
    SAXIGP3ARLEN         : in std_logic_vector(7 downto 0);
    SAXIGP3ARLOCK        : in std_ulogic;
    SAXIGP3ARPROT        : in std_logic_vector(2 downto 0);
    SAXIGP3ARQOS         : in std_logic_vector(3 downto 0);
    SAXIGP3ARSIZE        : in std_logic_vector(2 downto 0);
    SAXIGP3ARUSER        : in std_ulogic;
    SAXIGP3ARVALID       : in std_ulogic;
    SAXIGP3AWADDR        : in std_logic_vector(48 downto 0);
    SAXIGP3AWBURST       : in std_logic_vector(1 downto 0);
    SAXIGP3AWCACHE       : in std_logic_vector(3 downto 0);
    SAXIGP3AWID          : in std_logic_vector(5 downto 0);
    SAXIGP3AWLEN         : in std_logic_vector(7 downto 0);
    SAXIGP3AWLOCK        : in std_ulogic;
    SAXIGP3AWPROT        : in std_logic_vector(2 downto 0);
    SAXIGP3AWQOS         : in std_logic_vector(3 downto 0);
    SAXIGP3AWSIZE        : in std_logic_vector(2 downto 0);
    SAXIGP3AWUSER        : in std_ulogic;
    SAXIGP3AWVALID       : in std_ulogic;
    SAXIGP3BREADY        : in std_ulogic;
    SAXIGP3RCLK          : in std_ulogic;
    SAXIGP3RREADY        : in std_ulogic;
    SAXIGP3WCLK          : in std_ulogic;
    SAXIGP3WDATA         : in std_logic_vector(127 downto 0);
    SAXIGP3WLAST         : in std_ulogic;
    SAXIGP3WSTRB         : in std_logic_vector(15 downto 0);
    SAXIGP3WVALID        : in std_ulogic;
    SAXIGP4ARADDR        : in std_logic_vector(48 downto 0);
    SAXIGP4ARBURST       : in std_logic_vector(1 downto 0);
    SAXIGP4ARCACHE       : in std_logic_vector(3 downto 0);
    SAXIGP4ARID          : in std_logic_vector(5 downto 0);
    SAXIGP4ARLEN         : in std_logic_vector(7 downto 0);
    SAXIGP4ARLOCK        : in std_ulogic;
    SAXIGP4ARPROT        : in std_logic_vector(2 downto 0);
    SAXIGP4ARQOS         : in std_logic_vector(3 downto 0);
    SAXIGP4ARSIZE        : in std_logic_vector(2 downto 0);
    SAXIGP4ARUSER        : in std_ulogic;
    SAXIGP4ARVALID       : in std_ulogic;
    SAXIGP4AWADDR        : in std_logic_vector(48 downto 0);
    SAXIGP4AWBURST       : in std_logic_vector(1 downto 0);
    SAXIGP4AWCACHE       : in std_logic_vector(3 downto 0);
    SAXIGP4AWID          : in std_logic_vector(5 downto 0);
    SAXIGP4AWLEN         : in std_logic_vector(7 downto 0);
    SAXIGP4AWLOCK        : in std_ulogic;
    SAXIGP4AWPROT        : in std_logic_vector(2 downto 0);
    SAXIGP4AWQOS         : in std_logic_vector(3 downto 0);
    SAXIGP4AWSIZE        : in std_logic_vector(2 downto 0);
    SAXIGP4AWUSER        : in std_ulogic;
    SAXIGP4AWVALID       : in std_ulogic;
    SAXIGP4BREADY        : in std_ulogic;
    SAXIGP4RCLK          : in std_ulogic;
    SAXIGP4RREADY        : in std_ulogic;
    SAXIGP4WCLK          : in std_ulogic;
    SAXIGP4WDATA         : in std_logic_vector(127 downto 0);
    SAXIGP4WLAST         : in std_ulogic;
    SAXIGP4WSTRB         : in std_logic_vector(15 downto 0);
    SAXIGP4WVALID        : in std_ulogic;
    SAXIGP5ARADDR        : in std_logic_vector(48 downto 0);
    SAXIGP5ARBURST       : in std_logic_vector(1 downto 0);
    SAXIGP5ARCACHE       : in std_logic_vector(3 downto 0);
    SAXIGP5ARID          : in std_logic_vector(5 downto 0);
    SAXIGP5ARLEN         : in std_logic_vector(7 downto 0);
    SAXIGP5ARLOCK        : in std_ulogic;
    SAXIGP5ARPROT        : in std_logic_vector(2 downto 0);
    SAXIGP5ARQOS         : in std_logic_vector(3 downto 0);
    SAXIGP5ARSIZE        : in std_logic_vector(2 downto 0);
    SAXIGP5ARUSER        : in std_ulogic;
    SAXIGP5ARVALID       : in std_ulogic;
    SAXIGP5AWADDR        : in std_logic_vector(48 downto 0);
    SAXIGP5AWBURST       : in std_logic_vector(1 downto 0);
    SAXIGP5AWCACHE       : in std_logic_vector(3 downto 0);
    SAXIGP5AWID          : in std_logic_vector(5 downto 0);
    SAXIGP5AWLEN         : in std_logic_vector(7 downto 0);
    SAXIGP5AWLOCK        : in std_ulogic;
    SAXIGP5AWPROT        : in std_logic_vector(2 downto 0);
    SAXIGP5AWQOS         : in std_logic_vector(3 downto 0);
    SAXIGP5AWSIZE        : in std_logic_vector(2 downto 0);
    SAXIGP5AWUSER        : in std_ulogic;
    SAXIGP5AWVALID       : in std_ulogic;
    SAXIGP5BREADY        : in std_ulogic;
    SAXIGP5RCLK          : in std_ulogic;
    SAXIGP5RREADY        : in std_ulogic;
    SAXIGP5WCLK          : in std_ulogic;
    SAXIGP5WDATA         : in std_logic_vector(127 downto 0);
    SAXIGP5WLAST         : in std_ulogic;
    SAXIGP5WSTRB         : in std_logic_vector(15 downto 0);
    SAXIGP5WVALID        : in std_ulogic;
    SAXIGP6ARADDR        : in std_logic_vector(48 downto 0);
    SAXIGP6ARBURST       : in std_logic_vector(1 downto 0);
    SAXIGP6ARCACHE       : in std_logic_vector(3 downto 0);
    SAXIGP6ARID          : in std_logic_vector(5 downto 0);
    SAXIGP6ARLEN         : in std_logic_vector(7 downto 0);
    SAXIGP6ARLOCK        : in std_ulogic;
    SAXIGP6ARPROT        : in std_logic_vector(2 downto 0);
    SAXIGP6ARQOS         : in std_logic_vector(3 downto 0);
    SAXIGP6ARSIZE        : in std_logic_vector(2 downto 0);
    SAXIGP6ARUSER        : in std_ulogic;
    SAXIGP6ARVALID       : in std_ulogic;
    SAXIGP6AWADDR        : in std_logic_vector(48 downto 0);
    SAXIGP6AWBURST       : in std_logic_vector(1 downto 0);
    SAXIGP6AWCACHE       : in std_logic_vector(3 downto 0);
    SAXIGP6AWID          : in std_logic_vector(5 downto 0);
    SAXIGP6AWLEN         : in std_logic_vector(7 downto 0);
    SAXIGP6AWLOCK        : in std_ulogic;
    SAXIGP6AWPROT        : in std_logic_vector(2 downto 0);
    SAXIGP6AWQOS         : in std_logic_vector(3 downto 0);
    SAXIGP6AWSIZE        : in std_logic_vector(2 downto 0);
    SAXIGP6AWUSER        : in std_ulogic;
    SAXIGP6AWVALID       : in std_ulogic;
    SAXIGP6BREADY        : in std_ulogic;
    SAXIGP6RCLK          : in std_ulogic;
    SAXIGP6RREADY        : in std_ulogic;
    SAXIGP6WCLK          : in std_ulogic;
    SAXIGP6WDATA         : in std_logic_vector(127 downto 0);
    SAXIGP6WLAST         : in std_ulogic;
    SAXIGP6WSTRB         : in std_logic_vector(15 downto 0);
    SAXIGP6WVALID        : in std_ulogic;
    STMEVENT             : in std_logic_vector(59 downto 0)
  );
end PS8;

architecture PS8_V of PS8 is
  begin
  end PS8_V;
