#[doc = "Register `INTENSET` reader"]
pub type R = crate::R<IntensetSpec>;
#[doc = "Register `INTENSET` writer"]
pub type W = crate::W<IntensetSpec>;
#[doc = "Write '1' to enable interrupt for event MEMACCERR\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum Memaccerr {
    #[doc = "0: Read: Disabled"]
    Disabled = 0,
    #[doc = "1: Read: Enabled"]
    Enabled = 1,
}
impl From<Memaccerr> for bool {
    #[inline(always)]
    fn from(variant: Memaccerr) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `MEMACCERR` reader - Write '1' to enable interrupt for event MEMACCERR"]
pub type MemaccerrR = crate::BitReader<Memaccerr>;
impl MemaccerrR {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> Memaccerr {
        match self.bits {
            false => Memaccerr::Disabled,
            true => Memaccerr::Enabled,
        }
    }
    #[doc = "Read: Disabled"]
    #[inline(always)]
    pub fn is_disabled(&self) -> bool {
        *self == Memaccerr::Disabled
    }
    #[doc = "Read: Enabled"]
    #[inline(always)]
    pub fn is_enabled(&self) -> bool {
        *self == Memaccerr::Enabled
    }
}
#[doc = "Write '1' to enable interrupt for event MEMACCERR\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum MemaccerrWO {
    #[doc = "1: Enable"]
    Set = 1,
}
impl From<MemaccerrWO> for bool {
    #[inline(always)]
    fn from(variant: MemaccerrWO) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `MEMACCERR` writer - Write '1' to enable interrupt for event MEMACCERR"]
pub type MemaccerrW<'a, REG> = crate::BitWriter<'a, REG, MemaccerrWO>;
impl<'a, REG> MemaccerrW<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    #[doc = "Enable"]
    #[inline(always)]
    pub fn set_(self) -> &'a mut crate::W<REG> {
        self.variant(MemaccerrWO::Set)
    }
}
impl R {
    #[doc = "Bit 0 - Write '1' to enable interrupt for event MEMACCERR"]
    #[inline(always)]
    pub fn memaccerr(&self) -> MemaccerrR {
        MemaccerrR::new((self.bits & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - Write '1' to enable interrupt for event MEMACCERR"]
    #[inline(always)]
    pub fn memaccerr(&mut self) -> MemaccerrW<'_, IntensetSpec> {
        MemaccerrW::new(self, 0)
    }
}
#[doc = "Enable interrupt\n\nYou can [`read`](crate::Reg::read) this register and get [`intenset::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`intenset::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct IntensetSpec;
impl crate::RegisterSpec for IntensetSpec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`intenset::R`](R) reader structure"]
impl crate::Readable for IntensetSpec {}
#[doc = "`write(|w| ..)` method takes [`intenset::W`](W) writer structure"]
impl crate::Writable for IntensetSpec {
    type Safety = crate::Unsafe;
}
#[doc = "`reset()` method sets INTENSET to value 0"]
impl crate::Resettable for IntensetSpec {}
