

================================================================
== Vivado HLS Report for 'top'
================================================================
* Date:           Tue Jul 18 03:31:38 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        cct_test.prj
* Solution:       solution8
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.256 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  184135755|  184135755| 1.841 sec | 1.841 sec |  184135755|  184135755|   none  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+----------+----------+----------+-----------+-----------+------+----------+
        |           |   Latency (cycles)  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+----------+----------+----------+-----------+-----------+------+----------+
        |- l_B_x    |  92031000|  92031000|   7669250|          -|          -|    12|    no    |
        | + l_y     |   7669248|   7669248|      9986|          -|          -|   768|    no    |
        |  ++ l_r   |      9984|      9984|        13|          -|          -|   768|    no    |
        |- l_C_x_0  |  92031000|  92031000|   7669250|          -|          -|    12|    no    |
        | + l_y_0   |   7669248|   7669248|      9986|          -|          -|   768|    no    |
        |  ++ l_r1  |      9984|      9984|        13|          -|          -|   768|    no    |
        |- l_D_x_1  |     73752|     73752|      6146|          -|          -|    12|    no    |
        | + l_y_1   |      6144|      6144|         8|          -|          -|   768|    no    |
        +-----------+----------+----------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 40
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 17 
3 --> 4 2 
4 --> 5 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 4 
17 --> 18 32 
18 --> 19 17 
19 --> 20 18 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 19 
32 --> 33 
33 --> 34 32 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 33 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4608 x float]* %v0_1), !map !7"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4608 x float]* %v0_0), !map !14"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([589824 x float]* %v1), !map !20"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([589824 x float]* %v2), !map !26"   --->   Operation 44 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9216 x float]* %v3), !map !30"   --->   Operation 45 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @top_str) nounwind"   --->   Operation 46 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (3.25ns)   --->   "%B = alloca [9216 x float], align 4" [kernel.cpp:24]   --->   Operation 47 'alloca' 'B' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 48 [1/1] (3.25ns)   --->   "%C = alloca [9216 x float], align 4" [kernel.cpp:44]   --->   Operation 48 'alloca' 'C' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 49 [1/1] (1.76ns)   --->   "br label %1" [kernel.cpp:25]   --->   Operation 49 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.81>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%x_0_5 = phi i4 [ 0, %0 ], [ %x, %l_B_x_end ]"   --->   Operation 50 'phi' 'x_0_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.30ns)   --->   "%icmp_ln25 = icmp eq i4 %x_0_5, -4" [kernel.cpp:25]   --->   Operation 51 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12) nounwind"   --->   Operation 52 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.73ns)   --->   "%x = add i4 %x_0_5, 1" [kernel.cpp:25]   --->   Operation 53 'add' 'x' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25, label %.preheader1.preheader, label %l_B_x_begin" [kernel.cpp:25]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str2) nounwind" [kernel.cpp:25]   --->   Operation 55 'specloopname' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str2) nounwind" [kernel.cpp:25]   --->   Operation 56 'specregionbegin' 'tmp' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_5 = call i13 @_ssdm_op_BitConcatenate.i13.i4.i9(i4 %x_0_5, i9 0)" [kernel.cpp:32]   --->   Operation 57 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i13 %tmp_5 to i14" [kernel.cpp:32]   --->   Operation 58 'zext' 'zext_ln32' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_6 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %x_0_5, i7 0)" [kernel.cpp:32]   --->   Operation 59 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln32_1 = zext i11 %tmp_6 to i14" [kernel.cpp:32]   --->   Operation 60 'zext' 'zext_ln32_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.67ns)   --->   "%sub_ln32 = sub i14 %zext_ln32, %zext_ln32_1" [kernel.cpp:32]   --->   Operation 61 'sub' 'sub_ln32' <Predicate = (!icmp_ln25)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_7 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %x_0_5, i10 0)" [kernel.cpp:41]   --->   Operation 62 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i14 %tmp_7 to i15" [kernel.cpp:41]   --->   Operation 63 'zext' 'zext_ln41' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_8 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %x_0_5, i8 0)" [kernel.cpp:41]   --->   Operation 64 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln41_1 = zext i12 %tmp_8 to i15" [kernel.cpp:41]   --->   Operation 65 'zext' 'zext_ln41_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.81ns)   --->   "%sub_ln41 = sub i15 %zext_ln41, %zext_ln41_1" [kernel.cpp:41]   --->   Operation 66 'sub' 'sub_ln41' <Predicate = (!icmp_ln25)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (1.76ns)   --->   "br label %2" [kernel.cpp:26]   --->   Operation 67 'br' <Predicate = (!icmp_ln25)> <Delay = 1.76>
ST_2 : Operation 68 [1/1] (1.76ns)   --->   "br label %.preheader1" [kernel.cpp:45]   --->   Operation 68 'br' <Predicate = (icmp_ln25)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.19>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%y_0_6 = phi i10 [ 0, %l_B_x_begin ], [ %y, %l_y_end ]"   --->   Operation 69 'phi' 'y_0_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (1.77ns)   --->   "%icmp_ln26 = icmp eq i10 %y_0_6, -256" [kernel.cpp:26]   --->   Operation 70 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768) nounwind"   --->   Operation 71 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (1.73ns)   --->   "%y = add i10 %y_0_6, 1" [kernel.cpp:26]   --->   Operation 72 'add' 'y' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "br i1 %icmp_ln26, label %l_B_x_end, label %l_y_begin" [kernel.cpp:26]   --->   Operation 73 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str3) nounwind" [kernel.cpp:26]   --->   Operation 74 'specloopname' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str3) nounwind" [kernel.cpp:26]   --->   Operation 75 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i10 %y_0_6 to i15" [kernel.cpp:33]   --->   Operation 76 'zext' 'zext_ln33' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_12 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %y_0_6, i10 0)" [kernel.cpp:33]   --->   Operation 77 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln33_1 = zext i20 %tmp_12 to i21" [kernel.cpp:33]   --->   Operation 78 'zext' 'zext_ln33_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_13 = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %y_0_6, i8 0)" [kernel.cpp:33]   --->   Operation 79 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln33_2 = zext i18 %tmp_13 to i21" [kernel.cpp:33]   --->   Operation 80 'zext' 'zext_ln33_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (2.19ns)   --->   "%sub_ln33 = sub i21 %zext_ln33_1, %zext_ln33_2" [kernel.cpp:33]   --->   Operation 81 'sub' 'sub_ln33' <Predicate = (!icmp_ln26)> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (1.94ns)   --->   "%add_ln41 = add i15 %sub_ln41, %zext_ln33" [kernel.cpp:41]   --->   Operation 82 'add' 'add_ln41' <Predicate = (!icmp_ln26)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln41 = sext i15 %add_ln41 to i64" [kernel.cpp:41]   --->   Operation 83 'sext' 'sext_ln41' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%B_addr = getelementptr [9216 x float]* %B, i64 0, i64 %sext_ln41" [kernel.cpp:41]   --->   Operation 84 'getelementptr' 'B_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (1.76ns)   --->   "br label %3" [kernel.cpp:30]   --->   Operation 85 'br' <Predicate = (!icmp_ln26)> <Delay = 1.76>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str2, i32 %tmp) nounwind" [kernel.cpp:43]   --->   Operation 86 'specregionend' 'empty_10' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "br label %1" [kernel.cpp:25]   --->   Operation 87 'br' <Predicate = (icmp_ln26)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.47>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%r_0 = phi i10 [ 0, %l_y_begin ], [ %r, %_ifconv ]"   --->   Operation 88 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%v13 = phi float [ 0.000000e+00, %l_y_begin ], [ %v14, %_ifconv ]"   --->   Operation 89 'phi' 'v13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (1.77ns)   --->   "%icmp_ln30 = icmp eq i10 %r_0, -256" [kernel.cpp:30]   --->   Operation 90 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768) nounwind"   --->   Operation 91 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (1.73ns)   --->   "%r = add i10 %r_0, 1" [kernel.cpp:30]   --->   Operation 92 'add' 'r' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "br i1 %icmp_ln30, label %l_y_end, label %_ifconv" [kernel.cpp:30]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln33_3 = zext i10 %r_0 to i21" [kernel.cpp:33]   --->   Operation 94 'zext' 'zext_ln33_3' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (2.22ns)   --->   "%add_ln33 = add i21 %sub_ln33, %zext_ln33_3" [kernel.cpp:33]   --->   Operation 95 'add' 'add_ln33' <Predicate = (!icmp_ln30)> <Delay = 2.22> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln33 = sext i21 %add_ln33 to i64" [kernel.cpp:33]   --->   Operation 96 'sext' 'sext_ln33' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%v1_addr = getelementptr [589824 x float]* %v1, i64 0, i64 %sext_ln33" [kernel.cpp:33]   --->   Operation 97 'getelementptr' 'v1_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i10 %r_0 to i1" [kernel.cpp:32]   --->   Operation 98 'trunc' 'trunc_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_18 = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %r_0, i32 1, i32 9)" [kernel.cpp:32]   --->   Operation 99 'partselect' 'tmp_18' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln32_2 = zext i9 %tmp_18 to i14" [kernel.cpp:32]   --->   Operation 100 'zext' 'zext_ln32_2' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (1.81ns)   --->   "%add_ln32 = add i14 %sub_ln32, %zext_ln32_2" [kernel.cpp:32]   --->   Operation 101 'add' 'add_ln32' <Predicate = (!icmp_ln30)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [4/4] (3.25ns)   --->   "%v11 = load float* %v1_addr, align 4" [kernel.cpp:33]   --->   Operation 102 'load' 'v11' <Predicate = (!icmp_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_4 : Operation 103 [1/1] (3.25ns)   --->   "store float %v13, float* %B_addr, align 4" [kernel.cpp:41]   --->   Operation 103 'store' <Predicate = (icmp_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str3, i32 %tmp_3) nounwind" [kernel.cpp:42]   --->   Operation 104 'specregionend' 'empty_9' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "br label %2" [kernel.cpp:26]   --->   Operation 105 'br' <Predicate = (icmp_ln30)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 106 [3/4] (3.25ns)   --->   "%v11 = load float* %v1_addr, align 4" [kernel.cpp:33]   --->   Operation 106 'load' 'v11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln32 = sext i14 %add_ln32 to i64" [kernel.cpp:32]   --->   Operation 107 'sext' 'sext_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%v0_0_addr = getelementptr [4608 x float]* %v0_0, i64 0, i64 %sext_ln32" [kernel.cpp:32]   --->   Operation 108 'getelementptr' 'v0_0_addr' <Predicate = (!trunc_ln32)> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%v0_1_addr = getelementptr [4608 x float]* %v0_1, i64 0, i64 %sext_ln32" [kernel.cpp:32]   --->   Operation 109 'getelementptr' 'v0_1_addr' <Predicate = (trunc_ln32)> <Delay = 0.00>
ST_6 : Operation 110 [2/2] (3.25ns)   --->   "%v0_1_load = load float* %v0_1_addr, align 4" [kernel.cpp:32]   --->   Operation 110 'load' 'v0_1_load' <Predicate = (trunc_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_6 : Operation 111 [2/2] (3.25ns)   --->   "%v0_0_load = load float* %v0_0_addr, align 4" [kernel.cpp:32]   --->   Operation 111 'load' 'v0_0_load' <Predicate = (!trunc_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_6 : Operation 112 [2/4] (3.25ns)   --->   "%v11 = load float* %v1_addr, align 4" [kernel.cpp:33]   --->   Operation 112 'load' 'v11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 7 <SV = 6> <Delay = 3.95>
ST_7 : Operation 113 [1/2] (3.25ns)   --->   "%v0_1_load = load float* %v0_1_addr, align 4" [kernel.cpp:32]   --->   Operation 113 'load' 'v0_1_load' <Predicate = (trunc_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_7 : Operation 114 [1/2] (3.25ns)   --->   "%v0_0_load = load float* %v0_0_addr, align 4" [kernel.cpp:32]   --->   Operation 114 'load' 'v0_0_load' <Predicate = (!trunc_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_7 : Operation 115 [1/1] (0.69ns)   --->   "%v10 = select i1 %trunc_ln32, float %v0_1_load, float %v0_0_load" [kernel.cpp:32]   --->   Operation 115 'select' 'v10' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 116 [1/4] (3.25ns)   --->   "%v11 = load float* %v1_addr, align 4" [kernel.cpp:33]   --->   Operation 116 'load' 'v11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 117 [4/4] (5.70ns)   --->   "%v12 = fmul float %v10, %v11" [kernel.cpp:34]   --->   Operation 117 'fmul' 'v12' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.70>
ST_9 : Operation 118 [3/4] (5.70ns)   --->   "%v12 = fmul float %v10, %v11" [kernel.cpp:34]   --->   Operation 118 'fmul' 'v12' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.70>
ST_10 : Operation 119 [2/4] (5.70ns)   --->   "%v12 = fmul float %v10, %v11" [kernel.cpp:34]   --->   Operation 119 'fmul' 'v12' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.70>
ST_11 : Operation 120 [1/4] (5.70ns)   --->   "%v12 = fmul float %v10, %v11" [kernel.cpp:34]   --->   Operation 120 'fmul' 'v12' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 121 [5/5] (7.25ns)   --->   "%v14 = fadd float %v12, %v13" [kernel.cpp:36]   --->   Operation 121 'fadd' 'v14' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 122 [4/5] (7.25ns)   --->   "%v14 = fadd float %v12, %v13" [kernel.cpp:36]   --->   Operation 122 'fadd' 'v14' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 123 [3/5] (7.25ns)   --->   "%v14 = fadd float %v12, %v13" [kernel.cpp:36]   --->   Operation 123 'fadd' 'v14' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 124 [2/5] (7.25ns)   --->   "%v14 = fadd float %v12, %v13" [kernel.cpp:36]   --->   Operation 124 'fadd' 'v14' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str4) nounwind" [kernel.cpp:30]   --->   Operation 125 'specloopname' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 126 [1/5] (7.25ns)   --->   "%v14 = fadd float %v12, %v13" [kernel.cpp:36]   --->   Operation 126 'fadd' 'v14' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 127 [1/1] (0.00ns)   --->   "br label %3" [kernel.cpp:30]   --->   Operation 127 'br' <Predicate = true> <Delay = 0.00>

State 17 <SV = 2> <Delay = 1.81>
ST_17 : Operation 128 [1/1] (0.00ns)   --->   "%x_0_0 = phi i4 [ %x_0, %l_C_x_0_end ], [ 0, %.preheader1.preheader ]"   --->   Operation 128 'phi' 'x_0_0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 129 [1/1] (1.30ns)   --->   "%icmp_ln45 = icmp eq i4 %x_0_0, -4" [kernel.cpp:45]   --->   Operation 129 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 130 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12) nounwind"   --->   Operation 130 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 131 [1/1] (1.73ns)   --->   "%x_0 = add i4 %x_0_0, 1" [kernel.cpp:45]   --->   Operation 131 'add' 'x_0' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 132 [1/1] (0.00ns)   --->   "br i1 %icmp_ln45, label %.preheader.preheader, label %l_C_x_0_begin" [kernel.cpp:45]   --->   Operation 132 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str5) nounwind" [kernel.cpp:45]   --->   Operation 133 'specloopname' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str5) nounwind" [kernel.cpp:45]   --->   Operation 134 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_9 = call i13 @_ssdm_op_BitConcatenate.i13.i4.i9(i4 %x_0_0, i9 0)" [kernel.cpp:52]   --->   Operation 135 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i13 %tmp_9 to i14" [kernel.cpp:52]   --->   Operation 136 'zext' 'zext_ln52' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_s = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %x_0_0, i7 0)" [kernel.cpp:52]   --->   Operation 137 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln52_1 = zext i11 %tmp_s to i14" [kernel.cpp:52]   --->   Operation 138 'zext' 'zext_ln52_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 139 [1/1] (1.67ns)   --->   "%sub_ln52 = sub i14 %zext_ln52, %zext_ln52_1" [kernel.cpp:52]   --->   Operation 139 'sub' 'sub_ln52' <Predicate = (!icmp_ln45)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_10 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %x_0_0, i10 0)" [kernel.cpp:61]   --->   Operation 140 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i14 %tmp_10 to i15" [kernel.cpp:61]   --->   Operation 141 'zext' 'zext_ln61' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_11 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %x_0_0, i8 0)" [kernel.cpp:61]   --->   Operation 142 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln61_1 = zext i12 %tmp_11 to i15" [kernel.cpp:61]   --->   Operation 143 'zext' 'zext_ln61_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 144 [1/1] (1.81ns)   --->   "%sub_ln61 = sub i15 %zext_ln61, %zext_ln61_1" [kernel.cpp:61]   --->   Operation 144 'sub' 'sub_ln61' <Predicate = (!icmp_ln45)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 145 [1/1] (1.76ns)   --->   "br label %4" [kernel.cpp:46]   --->   Operation 145 'br' <Predicate = (!icmp_ln45)> <Delay = 1.76>
ST_17 : Operation 146 [1/1] (1.76ns)   --->   "br label %.preheader" [kernel.cpp:64]   --->   Operation 146 'br' <Predicate = (icmp_ln45)> <Delay = 1.76>

State 18 <SV = 3> <Delay = 2.19>
ST_18 : Operation 147 [1/1] (0.00ns)   --->   "%y_0_0 = phi i10 [ 0, %l_C_x_0_begin ], [ %y_0, %l_y_0_end ]"   --->   Operation 147 'phi' 'y_0_0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 148 [1/1] (1.77ns)   --->   "%icmp_ln46 = icmp eq i10 %y_0_0, -256" [kernel.cpp:46]   --->   Operation 148 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 149 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768) nounwind"   --->   Operation 149 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 150 [1/1] (1.73ns)   --->   "%y_0 = add i10 %y_0_0, 1" [kernel.cpp:46]   --->   Operation 150 'add' 'y_0' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 151 [1/1] (0.00ns)   --->   "br i1 %icmp_ln46, label %l_C_x_0_end, label %l_y_0_begin" [kernel.cpp:46]   --->   Operation 151 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 152 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str6) nounwind" [kernel.cpp:46]   --->   Operation 152 'specloopname' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_18 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str6) nounwind" [kernel.cpp:46]   --->   Operation 153 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_18 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i10 %y_0_0 to i15" [kernel.cpp:53]   --->   Operation 154 'zext' 'zext_ln53' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_18 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_16 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %y_0_0, i10 0)" [kernel.cpp:53]   --->   Operation 155 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_18 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln53_1 = zext i20 %tmp_16 to i21" [kernel.cpp:53]   --->   Operation 156 'zext' 'zext_ln53_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_18 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_17 = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %y_0_0, i8 0)" [kernel.cpp:53]   --->   Operation 157 'bitconcatenate' 'tmp_17' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_18 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln53_2 = zext i18 %tmp_17 to i21" [kernel.cpp:53]   --->   Operation 158 'zext' 'zext_ln53_2' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_18 : Operation 159 [1/1] (2.19ns)   --->   "%sub_ln53 = sub i21 %zext_ln53_1, %zext_ln53_2" [kernel.cpp:53]   --->   Operation 159 'sub' 'sub_ln53' <Predicate = (!icmp_ln46)> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 160 [1/1] (1.94ns)   --->   "%add_ln61 = add i15 %sub_ln61, %zext_ln53" [kernel.cpp:61]   --->   Operation 160 'add' 'add_ln61' <Predicate = (!icmp_ln46)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln61 = sext i15 %add_ln61 to i64" [kernel.cpp:61]   --->   Operation 161 'sext' 'sext_ln61' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_18 : Operation 162 [1/1] (0.00ns)   --->   "%C_addr_1 = getelementptr [9216 x float]* %C, i64 0, i64 %sext_ln61" [kernel.cpp:61]   --->   Operation 162 'getelementptr' 'C_addr_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_18 : Operation 163 [1/1] (1.76ns)   --->   "br label %5" [kernel.cpp:50]   --->   Operation 163 'br' <Predicate = (!icmp_ln46)> <Delay = 1.76>
ST_18 : Operation 164 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str5, i32 %tmp_1) nounwind" [kernel.cpp:63]   --->   Operation 164 'specregionend' 'empty_15' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_18 : Operation 165 [1/1] (0.00ns)   --->   "br label %.preheader1" [kernel.cpp:45]   --->   Operation 165 'br' <Predicate = (icmp_ln46)> <Delay = 0.00>

State 19 <SV = 4> <Delay = 5.47>
ST_19 : Operation 166 [1/1] (0.00ns)   --->   "%v25 = phi float [ 0.000000e+00, %l_y_0_begin ], [ %v26, %_ifconv1 ]"   --->   Operation 166 'phi' 'v25' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 167 [1/1] (0.00ns)   --->   "%r1_0 = phi i10 [ 0, %l_y_0_begin ], [ %r1, %_ifconv1 ]"   --->   Operation 167 'phi' 'r1_0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 168 [1/1] (1.77ns)   --->   "%icmp_ln50 = icmp eq i10 %r1_0, -256" [kernel.cpp:50]   --->   Operation 168 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 169 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768) nounwind"   --->   Operation 169 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 170 [1/1] (1.73ns)   --->   "%r1 = add i10 %r1_0, 1" [kernel.cpp:50]   --->   Operation 170 'add' 'r1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 171 [1/1] (0.00ns)   --->   "br i1 %icmp_ln50, label %l_y_0_end, label %_ifconv1" [kernel.cpp:50]   --->   Operation 171 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln53_3 = zext i10 %r1_0 to i21" [kernel.cpp:53]   --->   Operation 172 'zext' 'zext_ln53_3' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 173 [1/1] (2.22ns)   --->   "%add_ln53 = add i21 %sub_ln53, %zext_ln53_3" [kernel.cpp:53]   --->   Operation 173 'add' 'add_ln53' <Predicate = (!icmp_ln50)> <Delay = 2.22> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln53 = sext i21 %add_ln53 to i64" [kernel.cpp:53]   --->   Operation 174 'sext' 'sext_ln53' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 175 [1/1] (0.00ns)   --->   "%v2_addr = getelementptr [589824 x float]* %v2, i64 0, i64 %sext_ln53" [kernel.cpp:53]   --->   Operation 175 'getelementptr' 'v2_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln52 = trunc i10 %r1_0 to i1" [kernel.cpp:52]   --->   Operation 176 'trunc' 'trunc_ln52' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_19 = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %r1_0, i32 1, i32 9)" [kernel.cpp:52]   --->   Operation 177 'partselect' 'tmp_19' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln52_2 = zext i9 %tmp_19 to i14" [kernel.cpp:52]   --->   Operation 178 'zext' 'zext_ln52_2' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 179 [1/1] (1.81ns)   --->   "%add_ln52 = add i14 %sub_ln52, %zext_ln52_2" [kernel.cpp:52]   --->   Operation 179 'add' 'add_ln52' <Predicate = (!icmp_ln50)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 180 [4/4] (3.25ns)   --->   "%v23 = load float* %v2_addr, align 4" [kernel.cpp:53]   --->   Operation 180 'load' 'v23' <Predicate = (!icmp_ln50)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_19 : Operation 181 [1/1] (3.25ns)   --->   "store float %v25, float* %C_addr_1, align 4" [kernel.cpp:61]   --->   Operation 181 'store' <Predicate = (icmp_ln50)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_19 : Operation 182 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str6, i32 %tmp_4) nounwind" [kernel.cpp:62]   --->   Operation 182 'specregionend' 'empty_14' <Predicate = (icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 183 [1/1] (0.00ns)   --->   "br label %4" [kernel.cpp:46]   --->   Operation 183 'br' <Predicate = (icmp_ln50)> <Delay = 0.00>

State 20 <SV = 5> <Delay = 3.25>
ST_20 : Operation 184 [3/4] (3.25ns)   --->   "%v23 = load float* %v2_addr, align 4" [kernel.cpp:53]   --->   Operation 184 'load' 'v23' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 21 <SV = 6> <Delay = 3.25>
ST_21 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln52 = sext i14 %add_ln52 to i64" [kernel.cpp:52]   --->   Operation 185 'sext' 'sext_ln52' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 186 [1/1] (0.00ns)   --->   "%v0_0_addr_1 = getelementptr [4608 x float]* %v0_0, i64 0, i64 %sext_ln52" [kernel.cpp:52]   --->   Operation 186 'getelementptr' 'v0_0_addr_1' <Predicate = (!trunc_ln52)> <Delay = 0.00>
ST_21 : Operation 187 [1/1] (0.00ns)   --->   "%v0_1_addr_1 = getelementptr [4608 x float]* %v0_1, i64 0, i64 %sext_ln52" [kernel.cpp:52]   --->   Operation 187 'getelementptr' 'v0_1_addr_1' <Predicate = (trunc_ln52)> <Delay = 0.00>
ST_21 : Operation 188 [2/2] (3.25ns)   --->   "%v0_1_load_1 = load float* %v0_1_addr_1, align 4" [kernel.cpp:52]   --->   Operation 188 'load' 'v0_1_load_1' <Predicate = (trunc_ln52)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_21 : Operation 189 [2/2] (3.25ns)   --->   "%v0_0_load_1 = load float* %v0_0_addr_1, align 4" [kernel.cpp:52]   --->   Operation 189 'load' 'v0_0_load_1' <Predicate = (!trunc_ln52)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_21 : Operation 190 [2/4] (3.25ns)   --->   "%v23 = load float* %v2_addr, align 4" [kernel.cpp:53]   --->   Operation 190 'load' 'v23' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 22 <SV = 7> <Delay = 3.95>
ST_22 : Operation 191 [1/2] (3.25ns)   --->   "%v0_1_load_1 = load float* %v0_1_addr_1, align 4" [kernel.cpp:52]   --->   Operation 191 'load' 'v0_1_load_1' <Predicate = (trunc_ln52)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_22 : Operation 192 [1/2] (3.25ns)   --->   "%v0_0_load_1 = load float* %v0_0_addr_1, align 4" [kernel.cpp:52]   --->   Operation 192 'load' 'v0_0_load_1' <Predicate = (!trunc_ln52)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_22 : Operation 193 [1/1] (0.69ns)   --->   "%v22 = select i1 %trunc_ln52, float %v0_1_load_1, float %v0_0_load_1" [kernel.cpp:52]   --->   Operation 193 'select' 'v22' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 194 [1/4] (3.25ns)   --->   "%v23 = load float* %v2_addr, align 4" [kernel.cpp:53]   --->   Operation 194 'load' 'v23' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 23 <SV = 8> <Delay = 5.70>
ST_23 : Operation 195 [4/4] (5.70ns)   --->   "%v24 = fmul float %v22, %v23" [kernel.cpp:54]   --->   Operation 195 'fmul' 'v24' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 9> <Delay = 5.70>
ST_24 : Operation 196 [3/4] (5.70ns)   --->   "%v24 = fmul float %v22, %v23" [kernel.cpp:54]   --->   Operation 196 'fmul' 'v24' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 10> <Delay = 5.70>
ST_25 : Operation 197 [2/4] (5.70ns)   --->   "%v24 = fmul float %v22, %v23" [kernel.cpp:54]   --->   Operation 197 'fmul' 'v24' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 11> <Delay = 5.70>
ST_26 : Operation 198 [1/4] (5.70ns)   --->   "%v24 = fmul float %v22, %v23" [kernel.cpp:54]   --->   Operation 198 'fmul' 'v24' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 12> <Delay = 7.25>
ST_27 : Operation 199 [5/5] (7.25ns)   --->   "%v26 = fadd float %v24, %v25" [kernel.cpp:56]   --->   Operation 199 'fadd' 'v26' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 13> <Delay = 7.25>
ST_28 : Operation 200 [4/5] (7.25ns)   --->   "%v26 = fadd float %v24, %v25" [kernel.cpp:56]   --->   Operation 200 'fadd' 'v26' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 14> <Delay = 7.25>
ST_29 : Operation 201 [3/5] (7.25ns)   --->   "%v26 = fadd float %v24, %v25" [kernel.cpp:56]   --->   Operation 201 'fadd' 'v26' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 15> <Delay = 7.25>
ST_30 : Operation 202 [2/5] (7.25ns)   --->   "%v26 = fadd float %v24, %v25" [kernel.cpp:56]   --->   Operation 202 'fadd' 'v26' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 16> <Delay = 7.25>
ST_31 : Operation 203 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str7) nounwind" [kernel.cpp:50]   --->   Operation 203 'specloopname' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 204 [1/5] (7.25ns)   --->   "%v26 = fadd float %v24, %v25" [kernel.cpp:56]   --->   Operation 204 'fadd' 'v26' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 205 [1/1] (0.00ns)   --->   "br label %5" [kernel.cpp:50]   --->   Operation 205 'br' <Predicate = true> <Delay = 0.00>

State 32 <SV = 3> <Delay = 1.81>
ST_32 : Operation 206 [1/1] (0.00ns)   --->   "%x_1_0 = phi i4 [ %x_1, %l_D_x_1_end ], [ 0, %.preheader.preheader ]"   --->   Operation 206 'phi' 'x_1_0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 207 [1/1] (1.30ns)   --->   "%icmp_ln64 = icmp eq i4 %x_1_0, -4" [kernel.cpp:64]   --->   Operation 207 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 208 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12) nounwind"   --->   Operation 208 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 209 [1/1] (1.73ns)   --->   "%x_1 = add i4 %x_1_0, 1" [kernel.cpp:64]   --->   Operation 209 'add' 'x_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 210 [1/1] (0.00ns)   --->   "br i1 %icmp_ln64, label %8, label %l_D_x_1_begin" [kernel.cpp:64]   --->   Operation 210 'br' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 211 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind" [kernel.cpp:64]   --->   Operation 211 'specloopname' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_32 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind" [kernel.cpp:64]   --->   Operation 212 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_32 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_14 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %x_1_0, i10 0)" [kernel.cpp:69]   --->   Operation 213 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_32 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i14 %tmp_14 to i15" [kernel.cpp:69]   --->   Operation 214 'zext' 'zext_ln69' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_32 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_15 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %x_1_0, i8 0)" [kernel.cpp:69]   --->   Operation 215 'bitconcatenate' 'tmp_15' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_32 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln69_1 = zext i12 %tmp_15 to i15" [kernel.cpp:69]   --->   Operation 216 'zext' 'zext_ln69_1' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_32 : Operation 217 [1/1] (1.81ns)   --->   "%sub_ln69 = sub i15 %zext_ln69, %zext_ln69_1" [kernel.cpp:69]   --->   Operation 217 'sub' 'sub_ln69' <Predicate = (!icmp_ln64)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 218 [1/1] (1.76ns)   --->   "br label %6" [kernel.cpp:65]   --->   Operation 218 'br' <Predicate = (!icmp_ln64)> <Delay = 1.76>
ST_32 : Operation 219 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:72]   --->   Operation 219 'ret' <Predicate = (icmp_ln64)> <Delay = 0.00>

State 33 <SV = 4> <Delay = 5.19>
ST_33 : Operation 220 [1/1] (0.00ns)   --->   "%y_1_0 = phi i10 [ 0, %l_D_x_1_begin ], [ %y_1, %7 ]"   --->   Operation 220 'phi' 'y_1_0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 221 [1/1] (1.77ns)   --->   "%icmp_ln65 = icmp eq i10 %y_1_0, -256" [kernel.cpp:65]   --->   Operation 221 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 222 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768) nounwind"   --->   Operation 222 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 223 [1/1] (1.73ns)   --->   "%y_1 = add i10 %y_1_0, 1" [kernel.cpp:65]   --->   Operation 223 'add' 'y_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 224 [1/1] (0.00ns)   --->   "br i1 %icmp_ln65, label %l_D_x_1_end, label %7" [kernel.cpp:65]   --->   Operation 224 'br' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln69_2 = zext i10 %y_1_0 to i15" [kernel.cpp:69]   --->   Operation 225 'zext' 'zext_ln69_2' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_33 : Operation 226 [1/1] (1.94ns)   --->   "%add_ln69 = add i15 %sub_ln69, %zext_ln69_2" [kernel.cpp:69]   --->   Operation 226 'add' 'add_ln69' <Predicate = (!icmp_ln65)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln69 = sext i15 %add_ln69 to i64" [kernel.cpp:69]   --->   Operation 227 'sext' 'sext_ln69' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_33 : Operation 228 [1/1] (0.00ns)   --->   "%B_addr_1 = getelementptr [9216 x float]* %B, i64 0, i64 %sext_ln69" [kernel.cpp:66]   --->   Operation 228 'getelementptr' 'B_addr_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_33 : Operation 229 [1/1] (0.00ns)   --->   "%C_addr = getelementptr [9216 x float]* %C, i64 0, i64 %sext_ln69" [kernel.cpp:67]   --->   Operation 229 'getelementptr' 'C_addr' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_33 : Operation 230 [2/2] (3.25ns)   --->   "%v30 = load float* %B_addr_1, align 4" [kernel.cpp:66]   --->   Operation 230 'load' 'v30' <Predicate = (!icmp_ln65)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_33 : Operation 231 [2/2] (3.25ns)   --->   "%v31 = load float* %C_addr, align 4" [kernel.cpp:67]   --->   Operation 231 'load' 'v31' <Predicate = (!icmp_ln65)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_33 : Operation 232 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_2) nounwind" [kernel.cpp:71]   --->   Operation 232 'specregionend' 'empty_18' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_33 : Operation 233 [1/1] (0.00ns)   --->   "br label %.preheader" [kernel.cpp:64]   --->   Operation 233 'br' <Predicate = (icmp_ln65)> <Delay = 0.00>

State 34 <SV = 5> <Delay = 3.25>
ST_34 : Operation 234 [1/2] (3.25ns)   --->   "%v30 = load float* %B_addr_1, align 4" [kernel.cpp:66]   --->   Operation 234 'load' 'v30' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_34 : Operation 235 [1/2] (3.25ns)   --->   "%v31 = load float* %C_addr, align 4" [kernel.cpp:67]   --->   Operation 235 'load' 'v31' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 35 <SV = 6> <Delay = 7.25>
ST_35 : Operation 236 [5/5] (7.25ns)   --->   "%v32 = fadd float %v30, %v31" [kernel.cpp:68]   --->   Operation 236 'fadd' 'v32' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 7> <Delay = 7.25>
ST_36 : Operation 237 [4/5] (7.25ns)   --->   "%v32 = fadd float %v30, %v31" [kernel.cpp:68]   --->   Operation 237 'fadd' 'v32' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 8> <Delay = 7.25>
ST_37 : Operation 238 [3/5] (7.25ns)   --->   "%v32 = fadd float %v30, %v31" [kernel.cpp:68]   --->   Operation 238 'fadd' 'v32' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 9> <Delay = 7.25>
ST_38 : Operation 239 [2/5] (7.25ns)   --->   "%v32 = fadd float %v30, %v31" [kernel.cpp:68]   --->   Operation 239 'fadd' 'v32' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 10> <Delay = 7.25>
ST_39 : Operation 240 [1/5] (7.25ns)   --->   "%v32 = fadd float %v30, %v31" [kernel.cpp:68]   --->   Operation 240 'fadd' 'v32' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 11> <Delay = 3.25>
ST_40 : Operation 241 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str9) nounwind" [kernel.cpp:65]   --->   Operation 241 'specloopname' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 242 [1/1] (0.00ns)   --->   "%v3_addr = getelementptr [9216 x float]* %v3, i64 0, i64 %sext_ln69" [kernel.cpp:69]   --->   Operation 242 'getelementptr' 'v3_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 243 [1/1] (3.25ns)   --->   "store float %v32, float* %v3_addr, align 4" [kernel.cpp:69]   --->   Operation 243 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_40 : Operation 244 [1/1] (0.00ns)   --->   "br label %6" [kernel.cpp:65]   --->   Operation 244 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000000000000000000]
spectopmodule_ln0 (spectopmodule    ) [ 00000000000000000000000000000000000000000]
B                 (alloca           ) [ 00111111111111111111111111111111111111111]
C                 (alloca           ) [ 00111111111111111111111111111111111111111]
br_ln25           (br               ) [ 01111111111111111000000000000000000000000]
x_0_5             (phi              ) [ 00100000000000000000000000000000000000000]
icmp_ln25         (icmp             ) [ 00111111111111111000000000000000000000000]
empty             (speclooptripcount) [ 00000000000000000000000000000000000000000]
x                 (add              ) [ 01111111111111111000000000000000000000000]
br_ln25           (br               ) [ 00000000000000000000000000000000000000000]
specloopname_ln25 (specloopname     ) [ 00000000000000000000000000000000000000000]
tmp               (specregionbegin  ) [ 00011111111111111000000000000000000000000]
tmp_5             (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln32         (zext             ) [ 00000000000000000000000000000000000000000]
tmp_6             (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln32_1       (zext             ) [ 00000000000000000000000000000000000000000]
sub_ln32          (sub              ) [ 00011111111111111000000000000000000000000]
tmp_7             (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln41         (zext             ) [ 00000000000000000000000000000000000000000]
tmp_8             (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln41_1       (zext             ) [ 00000000000000000000000000000000000000000]
sub_ln41          (sub              ) [ 00011111111111111000000000000000000000000]
br_ln26           (br               ) [ 00111111111111111000000000000000000000000]
br_ln45           (br               ) [ 00111111111111111111111111111111000000000]
y_0_6             (phi              ) [ 00010000000000000000000000000000000000000]
icmp_ln26         (icmp             ) [ 00111111111111111000000000000000000000000]
empty_7           (speclooptripcount) [ 00000000000000000000000000000000000000000]
y                 (add              ) [ 00111111111111111000000000000000000000000]
br_ln26           (br               ) [ 00000000000000000000000000000000000000000]
specloopname_ln26 (specloopname     ) [ 00000000000000000000000000000000000000000]
tmp_3             (specregionbegin  ) [ 00001111111111111000000000000000000000000]
zext_ln33         (zext             ) [ 00000000000000000000000000000000000000000]
tmp_12            (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln33_1       (zext             ) [ 00000000000000000000000000000000000000000]
tmp_13            (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln33_2       (zext             ) [ 00000000000000000000000000000000000000000]
sub_ln33          (sub              ) [ 00001111111111111000000000000000000000000]
add_ln41          (add              ) [ 00000000000000000000000000000000000000000]
sext_ln41         (sext             ) [ 00000000000000000000000000000000000000000]
B_addr            (getelementptr    ) [ 00001111111111111000000000000000000000000]
br_ln30           (br               ) [ 00111111111111111000000000000000000000000]
empty_10          (specregionend    ) [ 00000000000000000000000000000000000000000]
br_ln25           (br               ) [ 01111111111111111000000000000000000000000]
r_0               (phi              ) [ 00001000000000000000000000000000000000000]
v13               (phi              ) [ 00001111111111111000000000000000000000000]
icmp_ln30         (icmp             ) [ 00111111111111111000000000000000000000000]
empty_8           (speclooptripcount) [ 00000000000000000000000000000000000000000]
r                 (add              ) [ 00111111111111111000000000000000000000000]
br_ln30           (br               ) [ 00000000000000000000000000000000000000000]
zext_ln33_3       (zext             ) [ 00000000000000000000000000000000000000000]
add_ln33          (add              ) [ 00000000000000000000000000000000000000000]
sext_ln33         (sext             ) [ 00000000000000000000000000000000000000000]
v1_addr           (getelementptr    ) [ 00000111000000000000000000000000000000000]
trunc_ln32        (trunc            ) [ 00000111000000000000000000000000000000000]
tmp_18            (partselect       ) [ 00000000000000000000000000000000000000000]
zext_ln32_2       (zext             ) [ 00000000000000000000000000000000000000000]
add_ln32          (add              ) [ 00000110000000000000000000000000000000000]
store_ln41        (store            ) [ 00000000000000000000000000000000000000000]
empty_9           (specregionend    ) [ 00000000000000000000000000000000000000000]
br_ln26           (br               ) [ 00111111111111111000000000000000000000000]
sext_ln32         (sext             ) [ 00000000000000000000000000000000000000000]
v0_0_addr         (getelementptr    ) [ 00000001000000000000000000000000000000000]
v0_1_addr         (getelementptr    ) [ 00000001000000000000000000000000000000000]
v0_1_load         (load             ) [ 00000000000000000000000000000000000000000]
v0_0_load         (load             ) [ 00000000000000000000000000000000000000000]
v10               (select           ) [ 00000000111100000000000000000000000000000]
v11               (load             ) [ 00000000111100000000000000000000000000000]
v12               (fmul             ) [ 00000000000011111000000000000000000000000]
specloopname_ln30 (specloopname     ) [ 00000000000000000000000000000000000000000]
v14               (fadd             ) [ 00111111111111111000000000000000000000000]
br_ln30           (br               ) [ 00111111111111111000000000000000000000000]
x_0_0             (phi              ) [ 00000000000000000100000000000000000000000]
icmp_ln45         (icmp             ) [ 00000000000000000111111111111111000000000]
empty_11          (speclooptripcount) [ 00000000000000000000000000000000000000000]
x_0               (add              ) [ 00100000000000000111111111111111000000000]
br_ln45           (br               ) [ 00000000000000000000000000000000000000000]
specloopname_ln45 (specloopname     ) [ 00000000000000000000000000000000000000000]
tmp_1             (specregionbegin  ) [ 00000000000000000011111111111111000000000]
tmp_9             (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln52         (zext             ) [ 00000000000000000000000000000000000000000]
tmp_s             (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln52_1       (zext             ) [ 00000000000000000000000000000000000000000]
sub_ln52          (sub              ) [ 00000000000000000011111111111111000000000]
tmp_10            (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln61         (zext             ) [ 00000000000000000000000000000000000000000]
tmp_11            (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln61_1       (zext             ) [ 00000000000000000000000000000000000000000]
sub_ln61          (sub              ) [ 00000000000000000011111111111111000000000]
br_ln46           (br               ) [ 00000000000000000111111111111111000000000]
br_ln64           (br               ) [ 00000000000000000111111111111111111111111]
y_0_0             (phi              ) [ 00000000000000000010000000000000000000000]
icmp_ln46         (icmp             ) [ 00000000000000000111111111111111000000000]
empty_12          (speclooptripcount) [ 00000000000000000000000000000000000000000]
y_0               (add              ) [ 00000000000000000111111111111111000000000]
br_ln46           (br               ) [ 00000000000000000000000000000000000000000]
specloopname_ln46 (specloopname     ) [ 00000000000000000000000000000000000000000]
tmp_4             (specregionbegin  ) [ 00000000000000000001111111111111000000000]
zext_ln53         (zext             ) [ 00000000000000000000000000000000000000000]
tmp_16            (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln53_1       (zext             ) [ 00000000000000000000000000000000000000000]
tmp_17            (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln53_2       (zext             ) [ 00000000000000000000000000000000000000000]
sub_ln53          (sub              ) [ 00000000000000000001111111111111000000000]
add_ln61          (add              ) [ 00000000000000000000000000000000000000000]
sext_ln61         (sext             ) [ 00000000000000000000000000000000000000000]
C_addr_1          (getelementptr    ) [ 00000000000000000001111111111111000000000]
br_ln50           (br               ) [ 00000000000000000111111111111111000000000]
empty_15          (specregionend    ) [ 00000000000000000000000000000000000000000]
br_ln45           (br               ) [ 00100000000000000111111111111111000000000]
v25               (phi              ) [ 00000000000000000001111111111111000000000]
r1_0              (phi              ) [ 00000000000000000001000000000000000000000]
icmp_ln50         (icmp             ) [ 00000000000000000111111111111111000000000]
empty_13          (speclooptripcount) [ 00000000000000000000000000000000000000000]
r1                (add              ) [ 00000000000000000111111111111111000000000]
br_ln50           (br               ) [ 00000000000000000000000000000000000000000]
zext_ln53_3       (zext             ) [ 00000000000000000000000000000000000000000]
add_ln53          (add              ) [ 00000000000000000000000000000000000000000]
sext_ln53         (sext             ) [ 00000000000000000000000000000000000000000]
v2_addr           (getelementptr    ) [ 00000000000000000000111000000000000000000]
trunc_ln52        (trunc            ) [ 00000000000000000000111000000000000000000]
tmp_19            (partselect       ) [ 00000000000000000000000000000000000000000]
zext_ln52_2       (zext             ) [ 00000000000000000000000000000000000000000]
add_ln52          (add              ) [ 00000000000000000000110000000000000000000]
store_ln61        (store            ) [ 00000000000000000000000000000000000000000]
empty_14          (specregionend    ) [ 00000000000000000000000000000000000000000]
br_ln46           (br               ) [ 00000000000000000111111111111111000000000]
sext_ln52         (sext             ) [ 00000000000000000000000000000000000000000]
v0_0_addr_1       (getelementptr    ) [ 00000000000000000000001000000000000000000]
v0_1_addr_1       (getelementptr    ) [ 00000000000000000000001000000000000000000]
v0_1_load_1       (load             ) [ 00000000000000000000000000000000000000000]
v0_0_load_1       (load             ) [ 00000000000000000000000000000000000000000]
v22               (select           ) [ 00000000000000000000000111100000000000000]
v23               (load             ) [ 00000000000000000000000111100000000000000]
v24               (fmul             ) [ 00000000000000000000000000011111000000000]
specloopname_ln50 (specloopname     ) [ 00000000000000000000000000000000000000000]
v26               (fadd             ) [ 00000000000000000111111111111111000000000]
br_ln50           (br               ) [ 00000000000000000111111111111111000000000]
x_1_0             (phi              ) [ 00000000000000000000000000000000100000000]
icmp_ln64         (icmp             ) [ 00000000000000000000000000000000111111111]
empty_16          (speclooptripcount) [ 00000000000000000000000000000000000000000]
x_1               (add              ) [ 00000000000000000100000000000000111111111]
br_ln64           (br               ) [ 00000000000000000000000000000000000000000]
specloopname_ln64 (specloopname     ) [ 00000000000000000000000000000000000000000]
tmp_2             (specregionbegin  ) [ 00000000000000000000000000000000011111111]
tmp_14            (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln69         (zext             ) [ 00000000000000000000000000000000000000000]
tmp_15            (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln69_1       (zext             ) [ 00000000000000000000000000000000000000000]
sub_ln69          (sub              ) [ 00000000000000000000000000000000011111111]
br_ln65           (br               ) [ 00000000000000000000000000000000111111111]
ret_ln72          (ret              ) [ 00000000000000000000000000000000000000000]
y_1_0             (phi              ) [ 00000000000000000000000000000000010000000]
icmp_ln65         (icmp             ) [ 00000000000000000000000000000000111111111]
empty_17          (speclooptripcount) [ 00000000000000000000000000000000000000000]
y_1               (add              ) [ 00000000000000000000000000000000111111111]
br_ln65           (br               ) [ 00000000000000000000000000000000000000000]
zext_ln69_2       (zext             ) [ 00000000000000000000000000000000000000000]
add_ln69          (add              ) [ 00000000000000000000000000000000000000000]
sext_ln69         (sext             ) [ 00000000000000000000000000000000001111111]
B_addr_1          (getelementptr    ) [ 00000000000000000000000000000000001000000]
C_addr            (getelementptr    ) [ 00000000000000000000000000000000001000000]
empty_18          (specregionend    ) [ 00000000000000000000000000000000000000000]
br_ln64           (br               ) [ 00000000000000000100000000000000111111111]
v30               (load             ) [ 00000000000000000000000000000000000111110]
v31               (load             ) [ 00000000000000000000000000000000000111110]
v32               (fadd             ) [ 00000000000000000000000000000000000000001]
specloopname_ln65 (specloopname     ) [ 00000000000000000000000000000000000000000]
v3_addr           (getelementptr    ) [ 00000000000000000000000000000000000000000]
store_ln69        (store            ) [ 00000000000000000000000000000000000000000]
br_ln65           (br               ) [ 00000000000000000000000000000000111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v0_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v0_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v0_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v0_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="v3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i4.i9"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i4.i7"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i4.i10"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i4.i8"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i10.i10"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i10.i8"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="B_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="C_alloca_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="B_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="15" slack="0"/>
<pin id="98" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/3 "/>
</bind>
</comp>

<comp id="100" class="1004" name="v1_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="21" slack="0"/>
<pin id="104" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v1_addr/4 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="20" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v11/4 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="14" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="0"/>
<pin id="116" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln41/4 v30/33 "/>
</bind>
</comp>

<comp id="118" class="1004" name="v0_0_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="14" slack="0"/>
<pin id="122" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v0_0_addr/6 "/>
</bind>
</comp>

<comp id="125" class="1004" name="v0_1_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="14" slack="0"/>
<pin id="129" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v0_1_addr/6 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="13" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v0_1_load/6 v0_1_load_1/21 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="13" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v0_0_load/6 v0_0_load_1/21 "/>
</bind>
</comp>

<comp id="144" class="1004" name="C_addr_1_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="15" slack="0"/>
<pin id="148" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr_1/18 "/>
</bind>
</comp>

<comp id="150" class="1004" name="v2_addr_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="21" slack="0"/>
<pin id="154" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v2_addr/19 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_access_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="20" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v23/19 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_access_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="14" slack="0"/>
<pin id="165" dir="0" index="1" bw="32" slack="0"/>
<pin id="166" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln61/19 v31/33 "/>
</bind>
</comp>

<comp id="168" class="1004" name="v0_0_addr_1_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="14" slack="0"/>
<pin id="172" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v0_0_addr_1/21 "/>
</bind>
</comp>

<comp id="175" class="1004" name="v0_1_addr_1_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="14" slack="0"/>
<pin id="179" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v0_1_addr_1/21 "/>
</bind>
</comp>

<comp id="184" class="1004" name="B_addr_1_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="15" slack="0"/>
<pin id="188" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_1/33 "/>
</bind>
</comp>

<comp id="190" class="1004" name="C_addr_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="15" slack="0"/>
<pin id="194" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/33 "/>
</bind>
</comp>

<comp id="198" class="1004" name="v3_addr_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="15" slack="7"/>
<pin id="202" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v3_addr/40 "/>
</bind>
</comp>

<comp id="205" class="1004" name="store_ln69_access_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="14" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="1"/>
<pin id="208" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/40 "/>
</bind>
</comp>

<comp id="211" class="1005" name="x_0_5_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="4" slack="1"/>
<pin id="213" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x_0_5 (phireg) "/>
</bind>
</comp>

<comp id="215" class="1004" name="x_0_5_phi_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="1"/>
<pin id="217" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="4" slack="0"/>
<pin id="219" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_0_5/2 "/>
</bind>
</comp>

<comp id="222" class="1005" name="y_0_6_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="10" slack="1"/>
<pin id="224" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_0_6 (phireg) "/>
</bind>
</comp>

<comp id="226" class="1004" name="y_0_6_phi_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="1"/>
<pin id="228" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="10" slack="0"/>
<pin id="230" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_0_6/3 "/>
</bind>
</comp>

<comp id="233" class="1005" name="r_0_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="10" slack="1"/>
<pin id="235" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="237" class="1004" name="r_0_phi_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="1"/>
<pin id="239" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="240" dir="0" index="2" bw="10" slack="0"/>
<pin id="241" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/4 "/>
</bind>
</comp>

<comp id="244" class="1005" name="v13_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="1"/>
<pin id="246" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v13 (phireg) "/>
</bind>
</comp>

<comp id="248" class="1004" name="v13_phi_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="1"/>
<pin id="250" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="32" slack="1"/>
<pin id="252" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v13/4 "/>
</bind>
</comp>

<comp id="257" class="1005" name="x_0_0_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="4" slack="1"/>
<pin id="259" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x_0_0 (phireg) "/>
</bind>
</comp>

<comp id="261" class="1004" name="x_0_0_phi_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="4" slack="0"/>
<pin id="263" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="264" dir="0" index="2" bw="1" slack="1"/>
<pin id="265" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_0_0/17 "/>
</bind>
</comp>

<comp id="268" class="1005" name="y_0_0_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="10" slack="1"/>
<pin id="270" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_0_0 (phireg) "/>
</bind>
</comp>

<comp id="272" class="1004" name="y_0_0_phi_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="1"/>
<pin id="274" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="10" slack="0"/>
<pin id="276" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_0_0/18 "/>
</bind>
</comp>

<comp id="279" class="1005" name="v25_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="1"/>
<pin id="281" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v25 (phireg) "/>
</bind>
</comp>

<comp id="283" class="1004" name="v25_phi_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="1"/>
<pin id="285" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="286" dir="0" index="2" bw="32" slack="1"/>
<pin id="287" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v25/19 "/>
</bind>
</comp>

<comp id="292" class="1005" name="r1_0_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="10" slack="1"/>
<pin id="294" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r1_0 (phireg) "/>
</bind>
</comp>

<comp id="296" class="1004" name="r1_0_phi_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="1"/>
<pin id="298" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="10" slack="0"/>
<pin id="300" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r1_0/19 "/>
</bind>
</comp>

<comp id="303" class="1005" name="x_1_0_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="4" slack="1"/>
<pin id="305" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x_1_0 (phireg) "/>
</bind>
</comp>

<comp id="307" class="1004" name="x_1_0_phi_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="4" slack="0"/>
<pin id="309" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="310" dir="0" index="2" bw="1" slack="1"/>
<pin id="311" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_1_0/32 "/>
</bind>
</comp>

<comp id="314" class="1005" name="y_1_0_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="10" slack="1"/>
<pin id="316" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_1_0 (phireg) "/>
</bind>
</comp>

<comp id="318" class="1004" name="y_1_0_phi_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="1"/>
<pin id="320" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="321" dir="0" index="2" bw="10" slack="0"/>
<pin id="322" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="323" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_1_0/33 "/>
</bind>
</comp>

<comp id="325" class="1004" name="grp_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="1"/>
<pin id="327" dir="0" index="1" bw="32" slack="1"/>
<pin id="328" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="v14/12 v26/27 v32/35 "/>
</bind>
</comp>

<comp id="331" class="1004" name="grp_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="1"/>
<pin id="333" dir="0" index="1" bw="32" slack="1"/>
<pin id="334" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="v12/8 v24/23 "/>
</bind>
</comp>

<comp id="335" class="1005" name="reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="1"/>
<pin id="337" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v12 v24 "/>
</bind>
</comp>

<comp id="340" class="1005" name="reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="1"/>
<pin id="342" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v14 v26 v32 "/>
</bind>
</comp>

<comp id="347" class="1004" name="icmp_ln25_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="4" slack="0"/>
<pin id="349" dir="0" index="1" bw="3" slack="0"/>
<pin id="350" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="x_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="4" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_5_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="13" slack="0"/>
<pin id="361" dir="0" index="1" bw="4" slack="0"/>
<pin id="362" dir="0" index="2" bw="1" slack="0"/>
<pin id="363" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="zext_ln32_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="13" slack="0"/>
<pin id="369" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_6_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="11" slack="0"/>
<pin id="373" dir="0" index="1" bw="4" slack="0"/>
<pin id="374" dir="0" index="2" bw="1" slack="0"/>
<pin id="375" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="zext_ln32_1_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="11" slack="0"/>
<pin id="381" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_1/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="sub_ln32_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="13" slack="0"/>
<pin id="385" dir="0" index="1" bw="11" slack="0"/>
<pin id="386" dir="1" index="2" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln32/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_7_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="14" slack="0"/>
<pin id="391" dir="0" index="1" bw="4" slack="0"/>
<pin id="392" dir="0" index="2" bw="1" slack="0"/>
<pin id="393" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="zext_ln41_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="14" slack="0"/>
<pin id="399" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp_8_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="12" slack="0"/>
<pin id="403" dir="0" index="1" bw="4" slack="0"/>
<pin id="404" dir="0" index="2" bw="1" slack="0"/>
<pin id="405" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="zext_ln41_1_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="12" slack="0"/>
<pin id="411" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41_1/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="sub_ln41_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="14" slack="0"/>
<pin id="415" dir="0" index="1" bw="12" slack="0"/>
<pin id="416" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln41/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="icmp_ln26_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="10" slack="0"/>
<pin id="421" dir="0" index="1" bw="9" slack="0"/>
<pin id="422" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/3 "/>
</bind>
</comp>

<comp id="425" class="1004" name="y_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="10" slack="0"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y/3 "/>
</bind>
</comp>

<comp id="431" class="1004" name="zext_ln33_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="10" slack="0"/>
<pin id="433" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33/3 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_12_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="20" slack="0"/>
<pin id="437" dir="0" index="1" bw="10" slack="0"/>
<pin id="438" dir="0" index="2" bw="1" slack="0"/>
<pin id="439" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/3 "/>
</bind>
</comp>

<comp id="443" class="1004" name="zext_ln33_1_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="20" slack="0"/>
<pin id="445" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_1/3 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp_13_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="18" slack="0"/>
<pin id="449" dir="0" index="1" bw="10" slack="0"/>
<pin id="450" dir="0" index="2" bw="1" slack="0"/>
<pin id="451" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/3 "/>
</bind>
</comp>

<comp id="455" class="1004" name="zext_ln33_2_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="18" slack="0"/>
<pin id="457" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_2/3 "/>
</bind>
</comp>

<comp id="459" class="1004" name="sub_ln33_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="20" slack="0"/>
<pin id="461" dir="0" index="1" bw="18" slack="0"/>
<pin id="462" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln33/3 "/>
</bind>
</comp>

<comp id="465" class="1004" name="add_ln41_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="15" slack="1"/>
<pin id="467" dir="0" index="1" bw="10" slack="0"/>
<pin id="468" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41/3 "/>
</bind>
</comp>

<comp id="470" class="1004" name="sext_ln41_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="15" slack="0"/>
<pin id="472" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln41/3 "/>
</bind>
</comp>

<comp id="475" class="1004" name="icmp_ln30_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="10" slack="0"/>
<pin id="477" dir="0" index="1" bw="9" slack="0"/>
<pin id="478" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/4 "/>
</bind>
</comp>

<comp id="481" class="1004" name="r_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="10" slack="0"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/4 "/>
</bind>
</comp>

<comp id="487" class="1004" name="zext_ln33_3_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="10" slack="0"/>
<pin id="489" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_3/4 "/>
</bind>
</comp>

<comp id="491" class="1004" name="add_ln33_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="21" slack="1"/>
<pin id="493" dir="0" index="1" bw="10" slack="0"/>
<pin id="494" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/4 "/>
</bind>
</comp>

<comp id="496" class="1004" name="sext_ln33_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="21" slack="0"/>
<pin id="498" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln33/4 "/>
</bind>
</comp>

<comp id="501" class="1004" name="trunc_ln32_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="10" slack="0"/>
<pin id="503" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln32/4 "/>
</bind>
</comp>

<comp id="505" class="1004" name="tmp_18_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="9" slack="0"/>
<pin id="507" dir="0" index="1" bw="10" slack="0"/>
<pin id="508" dir="0" index="2" bw="1" slack="0"/>
<pin id="509" dir="0" index="3" bw="5" slack="0"/>
<pin id="510" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/4 "/>
</bind>
</comp>

<comp id="515" class="1004" name="zext_ln32_2_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="9" slack="0"/>
<pin id="517" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_2/4 "/>
</bind>
</comp>

<comp id="519" class="1004" name="add_ln32_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="14" slack="2"/>
<pin id="521" dir="0" index="1" bw="9" slack="0"/>
<pin id="522" dir="1" index="2" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/4 "/>
</bind>
</comp>

<comp id="524" class="1004" name="sext_ln32_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="14" slack="2"/>
<pin id="526" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32/6 "/>
</bind>
</comp>

<comp id="529" class="1004" name="v10_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="3"/>
<pin id="531" dir="0" index="1" bw="32" slack="0"/>
<pin id="532" dir="0" index="2" bw="32" slack="0"/>
<pin id="533" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="v10/7 "/>
</bind>
</comp>

<comp id="536" class="1004" name="icmp_ln45_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="4" slack="0"/>
<pin id="538" dir="0" index="1" bw="3" slack="0"/>
<pin id="539" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/17 "/>
</bind>
</comp>

<comp id="542" class="1004" name="x_0_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="4" slack="0"/>
<pin id="544" dir="0" index="1" bw="1" slack="0"/>
<pin id="545" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_0/17 "/>
</bind>
</comp>

<comp id="548" class="1004" name="tmp_9_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="13" slack="0"/>
<pin id="550" dir="0" index="1" bw="4" slack="0"/>
<pin id="551" dir="0" index="2" bw="1" slack="0"/>
<pin id="552" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/17 "/>
</bind>
</comp>

<comp id="556" class="1004" name="zext_ln52_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="13" slack="0"/>
<pin id="558" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52/17 "/>
</bind>
</comp>

<comp id="560" class="1004" name="tmp_s_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="11" slack="0"/>
<pin id="562" dir="0" index="1" bw="4" slack="0"/>
<pin id="563" dir="0" index="2" bw="1" slack="0"/>
<pin id="564" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/17 "/>
</bind>
</comp>

<comp id="568" class="1004" name="zext_ln52_1_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="11" slack="0"/>
<pin id="570" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52_1/17 "/>
</bind>
</comp>

<comp id="572" class="1004" name="sub_ln52_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="13" slack="0"/>
<pin id="574" dir="0" index="1" bw="11" slack="0"/>
<pin id="575" dir="1" index="2" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln52/17 "/>
</bind>
</comp>

<comp id="578" class="1004" name="tmp_10_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="14" slack="0"/>
<pin id="580" dir="0" index="1" bw="4" slack="0"/>
<pin id="581" dir="0" index="2" bw="1" slack="0"/>
<pin id="582" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/17 "/>
</bind>
</comp>

<comp id="586" class="1004" name="zext_ln61_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="14" slack="0"/>
<pin id="588" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61/17 "/>
</bind>
</comp>

<comp id="590" class="1004" name="tmp_11_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="12" slack="0"/>
<pin id="592" dir="0" index="1" bw="4" slack="0"/>
<pin id="593" dir="0" index="2" bw="1" slack="0"/>
<pin id="594" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/17 "/>
</bind>
</comp>

<comp id="598" class="1004" name="zext_ln61_1_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="12" slack="0"/>
<pin id="600" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61_1/17 "/>
</bind>
</comp>

<comp id="602" class="1004" name="sub_ln61_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="14" slack="0"/>
<pin id="604" dir="0" index="1" bw="12" slack="0"/>
<pin id="605" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln61/17 "/>
</bind>
</comp>

<comp id="608" class="1004" name="icmp_ln46_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="10" slack="0"/>
<pin id="610" dir="0" index="1" bw="9" slack="0"/>
<pin id="611" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/18 "/>
</bind>
</comp>

<comp id="614" class="1004" name="y_0_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="10" slack="0"/>
<pin id="616" dir="0" index="1" bw="1" slack="0"/>
<pin id="617" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_0/18 "/>
</bind>
</comp>

<comp id="620" class="1004" name="zext_ln53_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="10" slack="0"/>
<pin id="622" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53/18 "/>
</bind>
</comp>

<comp id="624" class="1004" name="tmp_16_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="20" slack="0"/>
<pin id="626" dir="0" index="1" bw="10" slack="0"/>
<pin id="627" dir="0" index="2" bw="1" slack="0"/>
<pin id="628" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_16/18 "/>
</bind>
</comp>

<comp id="632" class="1004" name="zext_ln53_1_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="20" slack="0"/>
<pin id="634" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53_1/18 "/>
</bind>
</comp>

<comp id="636" class="1004" name="tmp_17_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="18" slack="0"/>
<pin id="638" dir="0" index="1" bw="10" slack="0"/>
<pin id="639" dir="0" index="2" bw="1" slack="0"/>
<pin id="640" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_17/18 "/>
</bind>
</comp>

<comp id="644" class="1004" name="zext_ln53_2_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="18" slack="0"/>
<pin id="646" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53_2/18 "/>
</bind>
</comp>

<comp id="648" class="1004" name="sub_ln53_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="20" slack="0"/>
<pin id="650" dir="0" index="1" bw="18" slack="0"/>
<pin id="651" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln53/18 "/>
</bind>
</comp>

<comp id="654" class="1004" name="add_ln61_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="15" slack="1"/>
<pin id="656" dir="0" index="1" bw="10" slack="0"/>
<pin id="657" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61/18 "/>
</bind>
</comp>

<comp id="659" class="1004" name="sext_ln61_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="15" slack="0"/>
<pin id="661" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61/18 "/>
</bind>
</comp>

<comp id="664" class="1004" name="icmp_ln50_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="10" slack="0"/>
<pin id="666" dir="0" index="1" bw="9" slack="0"/>
<pin id="667" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50/19 "/>
</bind>
</comp>

<comp id="670" class="1004" name="r1_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="10" slack="0"/>
<pin id="672" dir="0" index="1" bw="1" slack="0"/>
<pin id="673" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r1/19 "/>
</bind>
</comp>

<comp id="676" class="1004" name="zext_ln53_3_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="10" slack="0"/>
<pin id="678" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53_3/19 "/>
</bind>
</comp>

<comp id="680" class="1004" name="add_ln53_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="21" slack="1"/>
<pin id="682" dir="0" index="1" bw="10" slack="0"/>
<pin id="683" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/19 "/>
</bind>
</comp>

<comp id="685" class="1004" name="sext_ln53_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="21" slack="0"/>
<pin id="687" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln53/19 "/>
</bind>
</comp>

<comp id="690" class="1004" name="trunc_ln52_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="10" slack="0"/>
<pin id="692" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln52/19 "/>
</bind>
</comp>

<comp id="694" class="1004" name="tmp_19_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="9" slack="0"/>
<pin id="696" dir="0" index="1" bw="10" slack="0"/>
<pin id="697" dir="0" index="2" bw="1" slack="0"/>
<pin id="698" dir="0" index="3" bw="5" slack="0"/>
<pin id="699" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19/19 "/>
</bind>
</comp>

<comp id="704" class="1004" name="zext_ln52_2_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="9" slack="0"/>
<pin id="706" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52_2/19 "/>
</bind>
</comp>

<comp id="708" class="1004" name="add_ln52_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="14" slack="2"/>
<pin id="710" dir="0" index="1" bw="9" slack="0"/>
<pin id="711" dir="1" index="2" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52/19 "/>
</bind>
</comp>

<comp id="713" class="1004" name="sext_ln52_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="14" slack="2"/>
<pin id="715" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln52/21 "/>
</bind>
</comp>

<comp id="718" class="1004" name="v22_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="1" slack="3"/>
<pin id="720" dir="0" index="1" bw="32" slack="0"/>
<pin id="721" dir="0" index="2" bw="32" slack="0"/>
<pin id="722" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="v22/22 "/>
</bind>
</comp>

<comp id="725" class="1004" name="icmp_ln64_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="4" slack="0"/>
<pin id="727" dir="0" index="1" bw="3" slack="0"/>
<pin id="728" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln64/32 "/>
</bind>
</comp>

<comp id="731" class="1004" name="x_1_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="4" slack="0"/>
<pin id="733" dir="0" index="1" bw="1" slack="0"/>
<pin id="734" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_1/32 "/>
</bind>
</comp>

<comp id="737" class="1004" name="tmp_14_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="14" slack="0"/>
<pin id="739" dir="0" index="1" bw="4" slack="0"/>
<pin id="740" dir="0" index="2" bw="1" slack="0"/>
<pin id="741" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14/32 "/>
</bind>
</comp>

<comp id="745" class="1004" name="zext_ln69_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="14" slack="0"/>
<pin id="747" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69/32 "/>
</bind>
</comp>

<comp id="749" class="1004" name="tmp_15_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="12" slack="0"/>
<pin id="751" dir="0" index="1" bw="4" slack="0"/>
<pin id="752" dir="0" index="2" bw="1" slack="0"/>
<pin id="753" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_15/32 "/>
</bind>
</comp>

<comp id="757" class="1004" name="zext_ln69_1_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="12" slack="0"/>
<pin id="759" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69_1/32 "/>
</bind>
</comp>

<comp id="761" class="1004" name="sub_ln69_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="14" slack="0"/>
<pin id="763" dir="0" index="1" bw="12" slack="0"/>
<pin id="764" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln69/32 "/>
</bind>
</comp>

<comp id="767" class="1004" name="icmp_ln65_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="10" slack="0"/>
<pin id="769" dir="0" index="1" bw="9" slack="0"/>
<pin id="770" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65/33 "/>
</bind>
</comp>

<comp id="773" class="1004" name="y_1_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="10" slack="0"/>
<pin id="775" dir="0" index="1" bw="1" slack="0"/>
<pin id="776" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_1/33 "/>
</bind>
</comp>

<comp id="779" class="1004" name="zext_ln69_2_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="10" slack="0"/>
<pin id="781" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69_2/33 "/>
</bind>
</comp>

<comp id="783" class="1004" name="add_ln69_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="15" slack="1"/>
<pin id="785" dir="0" index="1" bw="10" slack="0"/>
<pin id="786" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69/33 "/>
</bind>
</comp>

<comp id="788" class="1004" name="sext_ln69_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="15" slack="0"/>
<pin id="790" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln69/33 "/>
</bind>
</comp>

<comp id="797" class="1005" name="x_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="4" slack="0"/>
<pin id="799" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="802" class="1005" name="sub_ln32_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="14" slack="2"/>
<pin id="804" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="sub_ln32 "/>
</bind>
</comp>

<comp id="807" class="1005" name="sub_ln41_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="15" slack="1"/>
<pin id="809" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln41 "/>
</bind>
</comp>

<comp id="815" class="1005" name="y_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="10" slack="0"/>
<pin id="817" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="820" class="1005" name="sub_ln33_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="21" slack="1"/>
<pin id="822" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln33 "/>
</bind>
</comp>

<comp id="825" class="1005" name="B_addr_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="14" slack="1"/>
<pin id="827" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="B_addr "/>
</bind>
</comp>

<comp id="833" class="1005" name="r_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="10" slack="0"/>
<pin id="835" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="838" class="1005" name="v1_addr_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="20" slack="1"/>
<pin id="840" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="v1_addr "/>
</bind>
</comp>

<comp id="843" class="1005" name="trunc_ln32_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="1" slack="2"/>
<pin id="845" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln32 "/>
</bind>
</comp>

<comp id="848" class="1005" name="add_ln32_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="14" slack="2"/>
<pin id="850" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="add_ln32 "/>
</bind>
</comp>

<comp id="853" class="1005" name="v0_0_addr_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="13" slack="1"/>
<pin id="855" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="v0_0_addr "/>
</bind>
</comp>

<comp id="858" class="1005" name="v0_1_addr_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="13" slack="1"/>
<pin id="860" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="v0_1_addr "/>
</bind>
</comp>

<comp id="863" class="1005" name="v10_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="32" slack="1"/>
<pin id="865" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v10 "/>
</bind>
</comp>

<comp id="868" class="1005" name="v11_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="32" slack="1"/>
<pin id="870" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v11 "/>
</bind>
</comp>

<comp id="876" class="1005" name="x_0_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="4" slack="0"/>
<pin id="878" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="x_0 "/>
</bind>
</comp>

<comp id="881" class="1005" name="sub_ln52_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="14" slack="2"/>
<pin id="883" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="sub_ln52 "/>
</bind>
</comp>

<comp id="886" class="1005" name="sub_ln61_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="15" slack="1"/>
<pin id="888" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln61 "/>
</bind>
</comp>

<comp id="894" class="1005" name="y_0_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="10" slack="0"/>
<pin id="896" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="y_0 "/>
</bind>
</comp>

<comp id="899" class="1005" name="sub_ln53_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="21" slack="1"/>
<pin id="901" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln53 "/>
</bind>
</comp>

<comp id="904" class="1005" name="C_addr_1_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="14" slack="1"/>
<pin id="906" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="C_addr_1 "/>
</bind>
</comp>

<comp id="912" class="1005" name="r1_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="10" slack="0"/>
<pin id="914" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="r1 "/>
</bind>
</comp>

<comp id="917" class="1005" name="v2_addr_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="20" slack="1"/>
<pin id="919" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="v2_addr "/>
</bind>
</comp>

<comp id="922" class="1005" name="trunc_ln52_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="1" slack="2"/>
<pin id="924" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln52 "/>
</bind>
</comp>

<comp id="927" class="1005" name="add_ln52_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="14" slack="2"/>
<pin id="929" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="add_ln52 "/>
</bind>
</comp>

<comp id="932" class="1005" name="v0_0_addr_1_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="13" slack="1"/>
<pin id="934" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="v0_0_addr_1 "/>
</bind>
</comp>

<comp id="937" class="1005" name="v0_1_addr_1_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="13" slack="1"/>
<pin id="939" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="v0_1_addr_1 "/>
</bind>
</comp>

<comp id="942" class="1005" name="v22_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="32" slack="1"/>
<pin id="944" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v22 "/>
</bind>
</comp>

<comp id="947" class="1005" name="v23_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="32" slack="1"/>
<pin id="949" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v23 "/>
</bind>
</comp>

<comp id="955" class="1005" name="x_1_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="4" slack="0"/>
<pin id="957" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="x_1 "/>
</bind>
</comp>

<comp id="960" class="1005" name="sub_ln69_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="15" slack="1"/>
<pin id="962" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln69 "/>
</bind>
</comp>

<comp id="968" class="1005" name="y_1_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="10" slack="0"/>
<pin id="970" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="y_1 "/>
</bind>
</comp>

<comp id="973" class="1005" name="sext_ln69_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="64" slack="7"/>
<pin id="975" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="sext_ln69 "/>
</bind>
</comp>

<comp id="978" class="1005" name="B_addr_1_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="14" slack="1"/>
<pin id="980" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_1 "/>
</bind>
</comp>

<comp id="983" class="1005" name="C_addr_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="14" slack="1"/>
<pin id="985" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="C_addr "/>
</bind>
</comp>

<comp id="988" class="1005" name="v30_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="32" slack="1"/>
<pin id="990" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v30 "/>
</bind>
</comp>

<comp id="993" class="1005" name="v31_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="32" slack="1"/>
<pin id="995" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v31 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="16" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="16" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="99"><net_src comp="62" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="62" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="100" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="62" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="2" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="62" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="125" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="143"><net_src comp="118" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="149"><net_src comp="62" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="6" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="62" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="150" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="173"><net_src comp="0" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="62" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="2" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="62" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="182"><net_src comp="175" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="183"><net_src comp="168" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="189"><net_src comp="62" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="195"><net_src comp="62" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="196"><net_src comp="184" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="197"><net_src comp="190" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="203"><net_src comp="8" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="62" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="210"><net_src comp="198" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="214"><net_src comp="18" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="211" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="44" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="222" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="236"><net_src comp="44" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="243"><net_src comp="233" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="247"><net_src comp="66" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="254"><net_src comp="244" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="248" pin="4"/><net_sink comp="113" pin=1"/></net>

<net id="256"><net_src comp="248" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="260"><net_src comp="18" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="267"><net_src comp="257" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="271"><net_src comp="44" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="278"><net_src comp="268" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="282"><net_src comp="66" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="289"><net_src comp="279" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="290"><net_src comp="283" pin="4"/><net_sink comp="163" pin=1"/></net>

<net id="291"><net_src comp="283" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="295"><net_src comp="44" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="302"><net_src comp="292" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="306"><net_src comp="18" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="313"><net_src comp="303" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="317"><net_src comp="44" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="324"><net_src comp="314" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="329"><net_src comp="244" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="330"><net_src comp="279" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="338"><net_src comp="331" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="343"><net_src comp="325" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="345"><net_src comp="340" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="346"><net_src comp="340" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="351"><net_src comp="215" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="20" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="215" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="26" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="364"><net_src comp="34" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="215" pin="4"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="36" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="370"><net_src comp="359" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="376"><net_src comp="38" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="215" pin="4"/><net_sink comp="371" pin=1"/></net>

<net id="378"><net_src comp="40" pin="0"/><net_sink comp="371" pin=2"/></net>

<net id="382"><net_src comp="371" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="387"><net_src comp="367" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="379" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="394"><net_src comp="42" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="215" pin="4"/><net_sink comp="389" pin=1"/></net>

<net id="396"><net_src comp="44" pin="0"/><net_sink comp="389" pin=2"/></net>

<net id="400"><net_src comp="389" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="406"><net_src comp="46" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="407"><net_src comp="215" pin="4"/><net_sink comp="401" pin=1"/></net>

<net id="408"><net_src comp="48" pin="0"/><net_sink comp="401" pin=2"/></net>

<net id="412"><net_src comp="401" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="417"><net_src comp="397" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="409" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="226" pin="4"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="50" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="226" pin="4"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="54" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="434"><net_src comp="226" pin="4"/><net_sink comp="431" pin=0"/></net>

<net id="440"><net_src comp="58" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="441"><net_src comp="226" pin="4"/><net_sink comp="435" pin=1"/></net>

<net id="442"><net_src comp="44" pin="0"/><net_sink comp="435" pin=2"/></net>

<net id="446"><net_src comp="435" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="452"><net_src comp="60" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="453"><net_src comp="226" pin="4"/><net_sink comp="447" pin=1"/></net>

<net id="454"><net_src comp="48" pin="0"/><net_sink comp="447" pin=2"/></net>

<net id="458"><net_src comp="447" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="463"><net_src comp="443" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="455" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="469"><net_src comp="431" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="473"><net_src comp="465" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="479"><net_src comp="237" pin="4"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="50" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="485"><net_src comp="237" pin="4"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="54" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="490"><net_src comp="237" pin="4"/><net_sink comp="487" pin=0"/></net>

<net id="495"><net_src comp="487" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="499"><net_src comp="491" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="504"><net_src comp="237" pin="4"/><net_sink comp="501" pin=0"/></net>

<net id="511"><net_src comp="68" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="512"><net_src comp="237" pin="4"/><net_sink comp="505" pin=1"/></net>

<net id="513"><net_src comp="70" pin="0"/><net_sink comp="505" pin=2"/></net>

<net id="514"><net_src comp="72" pin="0"/><net_sink comp="505" pin=3"/></net>

<net id="518"><net_src comp="505" pin="4"/><net_sink comp="515" pin=0"/></net>

<net id="523"><net_src comp="515" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="527"><net_src comp="524" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="534"><net_src comp="132" pin="3"/><net_sink comp="529" pin=1"/></net>

<net id="535"><net_src comp="138" pin="3"/><net_sink comp="529" pin=2"/></net>

<net id="540"><net_src comp="261" pin="4"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="20" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="546"><net_src comp="261" pin="4"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="26" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="553"><net_src comp="34" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="554"><net_src comp="261" pin="4"/><net_sink comp="548" pin=1"/></net>

<net id="555"><net_src comp="36" pin="0"/><net_sink comp="548" pin=2"/></net>

<net id="559"><net_src comp="548" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="565"><net_src comp="38" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="566"><net_src comp="261" pin="4"/><net_sink comp="560" pin=1"/></net>

<net id="567"><net_src comp="40" pin="0"/><net_sink comp="560" pin=2"/></net>

<net id="571"><net_src comp="560" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="576"><net_src comp="556" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="568" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="583"><net_src comp="42" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="584"><net_src comp="261" pin="4"/><net_sink comp="578" pin=1"/></net>

<net id="585"><net_src comp="44" pin="0"/><net_sink comp="578" pin=2"/></net>

<net id="589"><net_src comp="578" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="595"><net_src comp="46" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="596"><net_src comp="261" pin="4"/><net_sink comp="590" pin=1"/></net>

<net id="597"><net_src comp="48" pin="0"/><net_sink comp="590" pin=2"/></net>

<net id="601"><net_src comp="590" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="606"><net_src comp="586" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="598" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="612"><net_src comp="272" pin="4"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="50" pin="0"/><net_sink comp="608" pin=1"/></net>

<net id="618"><net_src comp="272" pin="4"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="54" pin="0"/><net_sink comp="614" pin=1"/></net>

<net id="623"><net_src comp="272" pin="4"/><net_sink comp="620" pin=0"/></net>

<net id="629"><net_src comp="58" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="630"><net_src comp="272" pin="4"/><net_sink comp="624" pin=1"/></net>

<net id="631"><net_src comp="44" pin="0"/><net_sink comp="624" pin=2"/></net>

<net id="635"><net_src comp="624" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="641"><net_src comp="60" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="642"><net_src comp="272" pin="4"/><net_sink comp="636" pin=1"/></net>

<net id="643"><net_src comp="48" pin="0"/><net_sink comp="636" pin=2"/></net>

<net id="647"><net_src comp="636" pin="3"/><net_sink comp="644" pin=0"/></net>

<net id="652"><net_src comp="632" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="644" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="658"><net_src comp="620" pin="1"/><net_sink comp="654" pin=1"/></net>

<net id="662"><net_src comp="654" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="668"><net_src comp="296" pin="4"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="50" pin="0"/><net_sink comp="664" pin=1"/></net>

<net id="674"><net_src comp="296" pin="4"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="54" pin="0"/><net_sink comp="670" pin=1"/></net>

<net id="679"><net_src comp="296" pin="4"/><net_sink comp="676" pin=0"/></net>

<net id="684"><net_src comp="676" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="688"><net_src comp="680" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="693"><net_src comp="296" pin="4"/><net_sink comp="690" pin=0"/></net>

<net id="700"><net_src comp="68" pin="0"/><net_sink comp="694" pin=0"/></net>

<net id="701"><net_src comp="296" pin="4"/><net_sink comp="694" pin=1"/></net>

<net id="702"><net_src comp="70" pin="0"/><net_sink comp="694" pin=2"/></net>

<net id="703"><net_src comp="72" pin="0"/><net_sink comp="694" pin=3"/></net>

<net id="707"><net_src comp="694" pin="4"/><net_sink comp="704" pin=0"/></net>

<net id="712"><net_src comp="704" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="716"><net_src comp="713" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="723"><net_src comp="132" pin="3"/><net_sink comp="718" pin=1"/></net>

<net id="724"><net_src comp="138" pin="3"/><net_sink comp="718" pin=2"/></net>

<net id="729"><net_src comp="307" pin="4"/><net_sink comp="725" pin=0"/></net>

<net id="730"><net_src comp="20" pin="0"/><net_sink comp="725" pin=1"/></net>

<net id="735"><net_src comp="307" pin="4"/><net_sink comp="731" pin=0"/></net>

<net id="736"><net_src comp="26" pin="0"/><net_sink comp="731" pin=1"/></net>

<net id="742"><net_src comp="42" pin="0"/><net_sink comp="737" pin=0"/></net>

<net id="743"><net_src comp="307" pin="4"/><net_sink comp="737" pin=1"/></net>

<net id="744"><net_src comp="44" pin="0"/><net_sink comp="737" pin=2"/></net>

<net id="748"><net_src comp="737" pin="3"/><net_sink comp="745" pin=0"/></net>

<net id="754"><net_src comp="46" pin="0"/><net_sink comp="749" pin=0"/></net>

<net id="755"><net_src comp="307" pin="4"/><net_sink comp="749" pin=1"/></net>

<net id="756"><net_src comp="48" pin="0"/><net_sink comp="749" pin=2"/></net>

<net id="760"><net_src comp="749" pin="3"/><net_sink comp="757" pin=0"/></net>

<net id="765"><net_src comp="745" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="766"><net_src comp="757" pin="1"/><net_sink comp="761" pin=1"/></net>

<net id="771"><net_src comp="318" pin="4"/><net_sink comp="767" pin=0"/></net>

<net id="772"><net_src comp="50" pin="0"/><net_sink comp="767" pin=1"/></net>

<net id="777"><net_src comp="318" pin="4"/><net_sink comp="773" pin=0"/></net>

<net id="778"><net_src comp="54" pin="0"/><net_sink comp="773" pin=1"/></net>

<net id="782"><net_src comp="318" pin="4"/><net_sink comp="779" pin=0"/></net>

<net id="787"><net_src comp="779" pin="1"/><net_sink comp="783" pin=1"/></net>

<net id="791"><net_src comp="783" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="793"><net_src comp="788" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="800"><net_src comp="353" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="805"><net_src comp="383" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="810"><net_src comp="413" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="818"><net_src comp="425" pin="2"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="823"><net_src comp="459" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="828"><net_src comp="94" pin="3"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="836"><net_src comp="481" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="841"><net_src comp="100" pin="3"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="846"><net_src comp="501" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="851"><net_src comp="519" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="856"><net_src comp="118" pin="3"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="861"><net_src comp="125" pin="3"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="866"><net_src comp="529" pin="3"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="871"><net_src comp="107" pin="3"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="879"><net_src comp="542" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="884"><net_src comp="572" pin="2"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="889"><net_src comp="602" pin="2"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="897"><net_src comp="614" pin="2"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="902"><net_src comp="648" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="907"><net_src comp="144" pin="3"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="915"><net_src comp="670" pin="2"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="920"><net_src comp="150" pin="3"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="925"><net_src comp="690" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="930"><net_src comp="708" pin="2"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="935"><net_src comp="168" pin="3"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="940"><net_src comp="175" pin="3"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="945"><net_src comp="718" pin="3"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="950"><net_src comp="157" pin="3"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="958"><net_src comp="731" pin="2"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="963"><net_src comp="761" pin="2"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="971"><net_src comp="773" pin="2"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="976"><net_src comp="788" pin="1"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="981"><net_src comp="184" pin="3"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="986"><net_src comp="190" pin="3"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="991"><net_src comp="113" pin="3"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="996"><net_src comp="163" pin="3"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="325" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v3 | {40 }
 - Input state : 
	Port: top : v0_0 | {6 7 21 22 }
	Port: top : v0_1 | {6 7 21 22 }
	Port: top : v1 | {4 5 6 7 }
	Port: top : v2 | {19 20 21 22 }
  - Chain level:
	State 1
	State 2
		icmp_ln25 : 1
		x : 1
		br_ln25 : 2
		tmp_5 : 1
		zext_ln32 : 2
		tmp_6 : 1
		zext_ln32_1 : 2
		sub_ln32 : 3
		tmp_7 : 1
		zext_ln41 : 2
		tmp_8 : 1
		zext_ln41_1 : 2
		sub_ln41 : 3
	State 3
		icmp_ln26 : 1
		y : 1
		br_ln26 : 2
		zext_ln33 : 1
		tmp_12 : 1
		zext_ln33_1 : 2
		tmp_13 : 1
		zext_ln33_2 : 2
		sub_ln33 : 3
		add_ln41 : 2
		sext_ln41 : 3
		B_addr : 4
	State 4
		icmp_ln30 : 1
		r : 1
		br_ln30 : 2
		zext_ln33_3 : 1
		add_ln33 : 2
		sext_ln33 : 3
		v1_addr : 4
		trunc_ln32 : 1
		tmp_18 : 1
		zext_ln32_2 : 2
		add_ln32 : 3
		v11 : 5
		store_ln41 : 1
	State 5
	State 6
		v0_0_addr : 1
		v0_1_addr : 1
		v0_1_load : 2
		v0_0_load : 2
	State 7
		v10 : 1
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		icmp_ln45 : 1
		x_0 : 1
		br_ln45 : 2
		tmp_9 : 1
		zext_ln52 : 2
		tmp_s : 1
		zext_ln52_1 : 2
		sub_ln52 : 3
		tmp_10 : 1
		zext_ln61 : 2
		tmp_11 : 1
		zext_ln61_1 : 2
		sub_ln61 : 3
	State 18
		icmp_ln46 : 1
		y_0 : 1
		br_ln46 : 2
		zext_ln53 : 1
		tmp_16 : 1
		zext_ln53_1 : 2
		tmp_17 : 1
		zext_ln53_2 : 2
		sub_ln53 : 3
		add_ln61 : 2
		sext_ln61 : 3
		C_addr_1 : 4
	State 19
		icmp_ln50 : 1
		r1 : 1
		br_ln50 : 2
		zext_ln53_3 : 1
		add_ln53 : 2
		sext_ln53 : 3
		v2_addr : 4
		trunc_ln52 : 1
		tmp_19 : 1
		zext_ln52_2 : 2
		add_ln52 : 3
		v23 : 5
		store_ln61 : 1
	State 20
	State 21
		v0_0_addr_1 : 1
		v0_1_addr_1 : 1
		v0_1_load_1 : 2
		v0_0_load_1 : 2
	State 22
		v22 : 1
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
		icmp_ln64 : 1
		x_1 : 1
		br_ln64 : 2
		tmp_14 : 1
		zext_ln69 : 2
		tmp_15 : 1
		zext_ln69_1 : 2
		sub_ln69 : 3
	State 33
		icmp_ln65 : 1
		y_1 : 1
		br_ln65 : 2
		zext_ln69_2 : 1
		add_ln69 : 2
		sext_ln69 : 3
		B_addr_1 : 4
		C_addr : 4
		v30 : 5
		v31 : 5
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
		store_ln69 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|   fadd   |     grp_fu_325     |    2    |   205   |   390   |
|----------|--------------------|---------|---------|---------|
|   fmul   |     grp_fu_331     |    3    |   143   |   321   |
|----------|--------------------|---------|---------|---------|
|          |      x_fu_353      |    0    |    0    |    13   |
|          |      y_fu_425      |    0    |    0    |    14   |
|          |   add_ln41_fu_465  |    0    |    0    |    21   |
|          |      r_fu_481      |    0    |    0    |    14   |
|          |   add_ln33_fu_491  |    0    |    0    |    28   |
|          |   add_ln32_fu_519  |    0    |    0    |    19   |
|          |     x_0_fu_542     |    0    |    0    |    13   |
|    add   |     y_0_fu_614     |    0    |    0    |    14   |
|          |   add_ln61_fu_654  |    0    |    0    |    21   |
|          |      r1_fu_670     |    0    |    0    |    14   |
|          |   add_ln53_fu_680  |    0    |    0    |    28   |
|          |   add_ln52_fu_708  |    0    |    0    |    19   |
|          |     x_1_fu_731     |    0    |    0    |    13   |
|          |     y_1_fu_773     |    0    |    0    |    14   |
|          |   add_ln69_fu_783  |    0    |    0    |    21   |
|----------|--------------------|---------|---------|---------|
|          |   sub_ln32_fu_383  |    0    |    0    |    17   |
|          |   sub_ln41_fu_413  |    0    |    0    |    19   |
|          |   sub_ln33_fu_459  |    0    |    0    |    27   |
|    sub   |   sub_ln52_fu_572  |    0    |    0    |    17   |
|          |   sub_ln61_fu_602  |    0    |    0    |    19   |
|          |   sub_ln53_fu_648  |    0    |    0    |    27   |
|          |   sub_ln69_fu_761  |    0    |    0    |    19   |
|----------|--------------------|---------|---------|---------|
|          |  icmp_ln25_fu_347  |    0    |    0    |    9    |
|          |  icmp_ln26_fu_419  |    0    |    0    |    13   |
|          |  icmp_ln30_fu_475  |    0    |    0    |    13   |
|   icmp   |  icmp_ln45_fu_536  |    0    |    0    |    9    |
|          |  icmp_ln46_fu_608  |    0    |    0    |    13   |
|          |  icmp_ln50_fu_664  |    0    |    0    |    13   |
|          |  icmp_ln64_fu_725  |    0    |    0    |    9    |
|          |  icmp_ln65_fu_767  |    0    |    0    |    13   |
|----------|--------------------|---------|---------|---------|
|  select  |     v10_fu_529     |    0    |    0    |    32   |
|          |     v22_fu_718     |    0    |    0    |    32   |
|----------|--------------------|---------|---------|---------|
|          |    tmp_5_fu_359    |    0    |    0    |    0    |
|          |    tmp_6_fu_371    |    0    |    0    |    0    |
|          |    tmp_7_fu_389    |    0    |    0    |    0    |
|          |    tmp_8_fu_401    |    0    |    0    |    0    |
|          |    tmp_12_fu_435   |    0    |    0    |    0    |
|          |    tmp_13_fu_447   |    0    |    0    |    0    |
|bitconcatenate|    tmp_9_fu_548    |    0    |    0    |    0    |
|          |    tmp_s_fu_560    |    0    |    0    |    0    |
|          |    tmp_10_fu_578   |    0    |    0    |    0    |
|          |    tmp_11_fu_590   |    0    |    0    |    0    |
|          |    tmp_16_fu_624   |    0    |    0    |    0    |
|          |    tmp_17_fu_636   |    0    |    0    |    0    |
|          |    tmp_14_fu_737   |    0    |    0    |    0    |
|          |    tmp_15_fu_749   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |  zext_ln32_fu_367  |    0    |    0    |    0    |
|          | zext_ln32_1_fu_379 |    0    |    0    |    0    |
|          |  zext_ln41_fu_397  |    0    |    0    |    0    |
|          | zext_ln41_1_fu_409 |    0    |    0    |    0    |
|          |  zext_ln33_fu_431  |    0    |    0    |    0    |
|          | zext_ln33_1_fu_443 |    0    |    0    |    0    |
|          | zext_ln33_2_fu_455 |    0    |    0    |    0    |
|          | zext_ln33_3_fu_487 |    0    |    0    |    0    |
|          | zext_ln32_2_fu_515 |    0    |    0    |    0    |
|          |  zext_ln52_fu_556  |    0    |    0    |    0    |
|   zext   | zext_ln52_1_fu_568 |    0    |    0    |    0    |
|          |  zext_ln61_fu_586  |    0    |    0    |    0    |
|          | zext_ln61_1_fu_598 |    0    |    0    |    0    |
|          |  zext_ln53_fu_620  |    0    |    0    |    0    |
|          | zext_ln53_1_fu_632 |    0    |    0    |    0    |
|          | zext_ln53_2_fu_644 |    0    |    0    |    0    |
|          | zext_ln53_3_fu_676 |    0    |    0    |    0    |
|          | zext_ln52_2_fu_704 |    0    |    0    |    0    |
|          |  zext_ln69_fu_745  |    0    |    0    |    0    |
|          | zext_ln69_1_fu_757 |    0    |    0    |    0    |
|          | zext_ln69_2_fu_779 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |  sext_ln41_fu_470  |    0    |    0    |    0    |
|          |  sext_ln33_fu_496  |    0    |    0    |    0    |
|          |  sext_ln32_fu_524  |    0    |    0    |    0    |
|   sext   |  sext_ln61_fu_659  |    0    |    0    |    0    |
|          |  sext_ln53_fu_685  |    0    |    0    |    0    |
|          |  sext_ln52_fu_713  |    0    |    0    |    0    |
|          |  sext_ln69_fu_788  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   trunc  |  trunc_ln32_fu_501 |    0    |    0    |    0    |
|          |  trunc_ln52_fu_690 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|partselect|    tmp_18_fu_505   |    0    |    0    |    0    |
|          |    tmp_19_fu_694   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    5    |   348   |   1278  |
|----------|--------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
|  B |   32   |    0   |    0   |    0   |
|  C |   32   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+
|Total|   64   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  B_addr_1_reg_978 |   14   |
|   B_addr_reg_825  |   14   |
|  C_addr_1_reg_904 |   14   |
|   C_addr_reg_983  |   14   |
|  add_ln32_reg_848 |   14   |
|  add_ln52_reg_927 |   14   |
|    r1_0_reg_292   |   10   |
|     r1_reg_912    |   10   |
|    r_0_reg_233    |   10   |
|     r_reg_833     |   10   |
|      reg_335      |   32   |
|      reg_340      |   32   |
| sext_ln69_reg_973 |   64   |
|  sub_ln32_reg_802 |   14   |
|  sub_ln33_reg_820 |   21   |
|  sub_ln41_reg_807 |   15   |
|  sub_ln52_reg_881 |   14   |
|  sub_ln53_reg_899 |   21   |
|  sub_ln61_reg_886 |   15   |
|  sub_ln69_reg_960 |   15   |
| trunc_ln32_reg_843|    1   |
| trunc_ln52_reg_922|    1   |
|v0_0_addr_1_reg_932|   13   |
| v0_0_addr_reg_853 |   13   |
|v0_1_addr_1_reg_937|   13   |
| v0_1_addr_reg_858 |   13   |
|    v10_reg_863    |   32   |
|    v11_reg_868    |   32   |
|    v13_reg_244    |   32   |
|  v1_addr_reg_838  |   20   |
|    v22_reg_942    |   32   |
|    v23_reg_947    |   32   |
|    v25_reg_279    |   32   |
|  v2_addr_reg_917  |   20   |
|    v30_reg_988    |   32   |
|    v31_reg_993    |   32   |
|   x_0_0_reg_257   |    4   |
|   x_0_5_reg_211   |    4   |
|    x_0_reg_876    |    4   |
|   x_1_0_reg_303   |    4   |
|    x_1_reg_955    |    4   |
|     x_reg_797     |    4   |
|   y_0_0_reg_268   |   10   |
|   y_0_6_reg_222   |   10   |
|    y_0_reg_894    |   10   |
|   y_1_0_reg_314   |   10   |
|    y_1_reg_968    |   10   |
|     y_reg_815     |   10   |
+-------------------+--------+
|       Total       |   801  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_107 |  p0  |   2  |  20  |   40   ||    9    |
| grp_access_fu_113 |  p0  |   3  |  14  |   42   ||    15   |
| grp_access_fu_132 |  p0  |   4  |  13  |   52   ||    21   |
| grp_access_fu_138 |  p0  |   4  |  13  |   52   ||    21   |
| grp_access_fu_157 |  p0  |   2  |  20  |   40   ||    9    |
| grp_access_fu_163 |  p0  |   3  |  14  |   42   ||    15   |
|    v13_reg_244    |  p0  |   2  |  32  |   64   ||    9    |
|    v25_reg_279    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_325    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_325    |  p1  |   3  |  32  |   96   ||    15   |
|     grp_fu_331    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_331    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   684  || 21.5482 ||   150   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    -   |   348  |  1278  |    -   |
|   Memory  |   64   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   21   |    -   |   150  |    -   |
|  Register |    -   |    -   |    -   |   801  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   64   |    5   |   21   |  1149  |  1428  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
