{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574115006859 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574115006862 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 18 16:10:06 2019 " "Processing started: Mon Nov 18 16:10:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574115006862 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574115006862 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off single_cache -c micro " "Command: quartus_map --read_settings_files=on --write_settings_files=off single_cache -c micro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574115006862 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574115007110 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574115007110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_port_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file dual_port_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_ram " "Found entity 1: dual_port_ram" {  } { { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574115019411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574115019411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/data_memory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574115019416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574115019416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file program_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_memory " "Found entity 1: program_memory" {  } { { "program_memory.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/program_memory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574115019422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574115019422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "micro.v 1 1 " "Found 1 design units, including 1 entities, in source file micro.v" { { "Info" "ISGN_ENTITY_NAME" "1 micro " "Found entity 1: micro" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574115019428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574115019428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computational_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file computational_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 computational_unit " "Found entity 1: computational_unit" {  } { { "computational_unit.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/computational_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574115019433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574115019433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache.v 1 1 " "Found 1 design units, including 1 entities, in source file cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 cache " "Found entity 1: cache" {  } { { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574115019439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574115019439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_decoder " "Found entity 1: instruction_decoder" {  } { { "instruction_decoder.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/instruction_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574115019445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574115019445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_sequencer.v 1 1 " "Found 1 design units, including 1 entities, in source file program_sequencer.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_sequencer " "Found entity 1: program_sequencer" {  } { { "program_sequencer.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/program_sequencer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574115019451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574115019451 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "micro " "Elaborating entity \"micro\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574115019504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache cache:single_line_cache " "Elaborating entity \"cache\" for hierarchy \"cache:single_line_cache\"" {  } { { "micro.v" "single_line_cache" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574115019513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_port_ram cache:single_line_cache\|dual_port_ram:DPR " "Elaborating entity \"dual_port_ram\" for hierarchy \"cache:single_line_cache\|dual_port_ram:DPR\"" {  } { { "cache.v" "DPR" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574115019518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\"" {  } { { "dual_port_ram.v" "altsyncram_component" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574115019580 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\"" {  } { { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574115019587 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component " "Instantiated megafunction \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574115019587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574115019587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574115019587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574115019587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574115019587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574115019587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574115019587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574115019587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2 " "Parameter \"numwords_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574115019587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2 " "Parameter \"numwords_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574115019587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574115019587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574115019587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574115019587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574115019587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574115019587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 1 " "Parameter \"widthad_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574115019587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574115019587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 256 " "Parameter \"width_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574115019587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 256 " "Parameter \"width_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574115019587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 32 " "Parameter \"width_byteena_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574115019587 ""}  } { { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574115019587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o8q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o8q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o8q1 " "Found entity 1: altsyncram_o8q1" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574115019690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574115019690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o8q1 cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated " "Elaborating entity \"altsyncram_o8q1\" for hierarchy \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574115019690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_memory program_memory:prog_mem " "Elaborating entity \"program_memory\" for hierarchy \"program_memory:prog_mem\"" {  } { { "micro.v" "prog_mem" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574115019700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram program_memory:prog_mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"program_memory:prog_mem\|altsyncram:altsyncram_component\"" {  } { { "program_memory.v" "altsyncram_component" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/program_memory.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574115019713 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "program_memory:prog_mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"program_memory:prog_mem\|altsyncram:altsyncram_component\"" {  } { { "program_memory.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/program_memory.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574115019717 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "program_memory:prog_mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"program_memory:prog_mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574115019717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574115019717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574115019717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file computational_test_Lab34.hex " "Parameter \"init_file\" = \"computational_test_Lab34.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574115019717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574115019717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574115019717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574115019717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574115019717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574115019717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574115019717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574115019717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574115019717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574115019717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574115019717 ""}  } { { "program_memory.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/program_memory.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574115019717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_inb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_inb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_inb1 " "Found entity 1: altsyncram_inb1" {  } { { "db/altsyncram_inb1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_inb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574115019762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574115019762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_inb1 program_memory:prog_mem\|altsyncram:altsyncram_component\|altsyncram_inb1:auto_generated " "Elaborating entity \"altsyncram_inb1\" for hierarchy \"program_memory:prog_mem\|altsyncram:altsyncram_component\|altsyncram_inb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574115019762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_sequencer program_sequencer:prog_sequencer " "Elaborating entity \"program_sequencer\" for hierarchy \"program_sequencer:prog_sequencer\"" {  } { { "micro.v" "prog_sequencer" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574115019791 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 program_sequencer.v(32) " "Verilog HDL assignment warning at program_sequencer.v(32): truncated value with size 8 to match size of target (5)" {  } { { "program_sequencer.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/program_sequencer.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574115019793 "|micro|program_sequencer:prog_sequencer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 program_sequencer.v(36) " "Verilog HDL assignment warning at program_sequencer.v(36): truncated value with size 8 to match size of target (5)" {  } { { "program_sequencer.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/program_sequencer.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574115019793 "|micro|program_sequencer:prog_sequencer"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reset_1shot program_sequencer.v(74) " "Verilog HDL Always Construct warning at program_sequencer.v(74): inferring latch(es) for variable \"reset_1shot\", which holds its previous value in one or more paths through the always construct" {  } { { "program_sequencer.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/program_sequencer.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574115019793 "|micro|program_sequencer:prog_sequencer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reset_1shot program_sequencer.v(74) " "Inferred latch for \"reset_1shot\" at program_sequencer.v(74)" {  } { { "program_sequencer.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/program_sequencer.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574115019795 "|micro|program_sequencer:prog_sequencer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_decoder instruction_decoder:intr_decoder " "Elaborating entity \"instruction_decoder\" for hierarchy \"instruction_decoder:intr_decoder\"" {  } { { "micro.v" "intr_decoder" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574115019815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "computational_unit computational_unit:comp_unit " "Elaborating entity \"computational_unit\" for hierarchy \"computational_unit:comp_unit\"" {  } { { "micro.v" "comp_unit" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574115019874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:data_mem " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:data_mem\"" {  } { { "micro.v" "data_mem" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574115019902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_memory:data_mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_memory:data_mem\|altsyncram:altsyncram_component\"" {  } { { "data_memory.v" "altsyncram_component" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/data_memory.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574115019941 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_memory:data_mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_memory:data_mem\|altsyncram:altsyncram_component\"" {  } { { "data_memory.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/data_memory.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574115019964 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_memory:data_mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_memory:data_mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574115019964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574115019964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574115019964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574115019964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574115019964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574115019964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574115019964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574115019964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574115019964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574115019964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574115019964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574115019964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574115019964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574115019964 ""}  } { { "data_memory.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/data_memory.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574115019964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8ag1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8ag1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8ag1 " "Found entity 1: altsyncram_8ag1" {  } { { "db/altsyncram_8ag1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_8ag1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574115020017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574115020017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8ag1 data_memory:data_mem\|altsyncram:altsyncram_component\|altsyncram_8ag1:auto_generated " "Elaborating entity \"altsyncram_8ag1\" for hierarchy \"data_memory:data_mem\|altsyncram:altsyncram_component\|altsyncram_8ag1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574115020017 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[8\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 286 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[9\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 317 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[10\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 348 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[11\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 379 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[12\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 410 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[13\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 441 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[14\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 472 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[15\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 503 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[16\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 534 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[17\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 565 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[18\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 596 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[19\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 627 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[20\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 658 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[21\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 689 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[22\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 720 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[23\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 751 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[24\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 782 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[25\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 813 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[26\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 844 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[27\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 875 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[28\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 906 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[29\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 937 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[30\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 968 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[31\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 999 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[32\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 1030 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[33\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 1061 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[34\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 1092 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[35\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 1123 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[36\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 1154 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[37\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[37\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 1185 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[38\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[38\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 1216 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[39\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[39\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 1247 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[40\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[40\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 1278 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[41\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[41\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 1309 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[42\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[42\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 1340 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[43\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[43\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 1371 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[44\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[44\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 1402 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[45\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[45\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 1433 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[46\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[46\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 1464 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[47\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[47\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 1495 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[48\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[48\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 1526 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[49\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[49\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 1557 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[50\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[50\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 1588 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[51\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[51\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 1619 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[52\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[52\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 1650 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[53\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[53\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 1681 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[54\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[54\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 1712 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[55\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[55\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 1743 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[56\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[56\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 1774 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[57\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[57\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 1805 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[58\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[58\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 1836 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[59\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[59\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 1867 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[60\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[60\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 1898 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[61\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[61\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 1929 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[62\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[62\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 1960 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[63\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[63\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 1991 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[64\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[64\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 2022 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[65\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[65\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 2053 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[66\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[66\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 2084 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[67\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[67\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 2115 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[68\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[68\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 2146 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[69\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[69\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 2177 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[70\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[70\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 2208 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[71\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[71\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 2239 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[72\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[72\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 2270 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[73\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[73\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 2301 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[74\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[74\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 2332 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[75\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[75\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 2363 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[76\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[76\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 2394 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[77\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[77\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 2425 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[78\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[78\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 2456 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[79\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[79\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 2487 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[80\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[80\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 2518 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[81\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[81\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 2549 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[82\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[82\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 2580 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[83\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[83\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 2611 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[84\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[84\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 2642 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[85\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[85\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 2673 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[86\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[86\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 2704 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[87\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[87\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 2735 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[88\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[88\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 2766 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[89\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[89\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 2797 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[90\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[90\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 2828 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[91\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[91\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 2859 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[92\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[92\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 2890 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[93\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[93\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 2921 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[94\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[94\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 2952 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[95\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[95\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 2983 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[96\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[96\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 3014 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[97\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[97\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 3045 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[98\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[98\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 3076 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[99\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[99\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 3107 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[100\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[100\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 3138 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[101\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[101\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 3169 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[102\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[102\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 3200 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[103\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[103\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 3231 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[104\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[104\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 3262 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[105\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[105\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 3293 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[106\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[106\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 3324 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[107\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[107\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 3355 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[108\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[108\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 3386 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[109\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[109\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 3417 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[110\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[110\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 3448 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[111\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[111\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 3479 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[112\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[112\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 3510 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[113\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[113\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 3541 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[114\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[114\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 3572 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[115\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[115\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 3603 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[116\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[116\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 3634 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[117\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[117\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 3665 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[118\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[118\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 3696 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[119\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[119\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 3727 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[120\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[120\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 3758 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[121\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[121\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 3789 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[122\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[122\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 3820 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[123\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[123\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 3851 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[124\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[124\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 3882 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[125\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[125\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 3913 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[126\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[126\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 3944 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[127\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[127\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 3975 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[128\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[128\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 4006 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[129\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[129\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 4037 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a129"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[130\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[130\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 4068 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a130"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[131\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[131\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 4099 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a131"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[132\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[132\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 4130 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a132"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[133\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[133\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 4161 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a133"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[134\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[134\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 4192 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a134"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[135\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[135\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 4223 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[136\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[136\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 4254 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a136"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[137\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[137\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 4285 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a137"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[138\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[138\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 4316 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a138"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[139\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[139\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 4347 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a139"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[140\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[140\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 4378 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a140"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[141\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[141\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 4409 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a141"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[142\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[142\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 4440 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a142"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[143\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[143\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 4471 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a143"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[144\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[144\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 4502 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a144"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[145\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[145\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 4533 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a145"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[146\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[146\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 4564 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a146"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[147\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[147\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 4595 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a147"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[148\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[148\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 4626 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a148"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[149\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[149\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 4657 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a149"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[150\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[150\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 4688 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a150"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[151\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[151\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 4719 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a151"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[152\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[152\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 4750 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a152"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[153\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[153\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 4781 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a153"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[154\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[154\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 4812 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a154"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[155\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[155\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 4843 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a155"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[156\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[156\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 4874 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a156"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[157\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[157\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 4905 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a157"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[158\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[158\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 4936 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a158"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[159\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[159\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 4967 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a159"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[160\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[160\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 4998 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a160"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[161\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[161\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 5029 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a161"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[162\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[162\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 5060 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a162"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[163\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[163\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 5091 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a163"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[164\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[164\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 5122 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a164"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[165\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[165\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 5153 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a165"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[166\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[166\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 5184 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a166"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[167\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[167\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 5215 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a167"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[168\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[168\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 5246 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a168"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[169\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[169\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 5277 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a169"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[170\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[170\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 5308 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a170"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[171\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[171\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 5339 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a171"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[172\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[172\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 5370 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a172"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[173\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[173\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 5401 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a173"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[174\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[174\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 5432 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a174"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[175\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[175\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 5463 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a175"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[176\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[176\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 5494 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a176"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[177\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[177\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 5525 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a177"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[178\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[178\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 5556 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a178"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[179\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[179\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 5587 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a179"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[180\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[180\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 5618 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a180"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[181\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[181\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 5649 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a181"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[182\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[182\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 5680 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a182"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[183\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[183\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 5711 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a183"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[184\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[184\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 5742 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a184"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[185\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[185\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 5773 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a185"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[186\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[186\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 5804 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a186"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[187\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[187\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 5835 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a187"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[188\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[188\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 5866 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a188"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[189\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[189\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 5897 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a189"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[190\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[190\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 5928 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a190"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[191\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[191\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 5959 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a191"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[192\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[192\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 5990 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a192"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[193\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[193\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 6021 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a193"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[194\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[194\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 6052 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a194"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[195\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[195\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 6083 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a195"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[196\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[196\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 6114 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a196"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[197\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[197\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 6145 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a197"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[198\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[198\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 6176 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a198"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[199\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[199\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 6207 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a199"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[200\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[200\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 6238 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a200"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[201\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[201\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 6269 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a201"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[202\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[202\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 6300 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a202"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[203\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[203\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 6331 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a203"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[204\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[204\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 6362 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a204"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[205\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[205\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 6393 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a205"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[206\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[206\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 6424 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a206"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[207\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[207\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 6455 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a207"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[208\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[208\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 6486 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a208"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[209\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[209\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 6517 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a209"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[210\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[210\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 6548 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a210"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[211\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[211\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 6579 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a211"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[212\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[212\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 6610 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a212"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[213\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[213\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 6641 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a213"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[214\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[214\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 6672 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a214"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[215\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[215\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 6703 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a215"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[216\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[216\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 6734 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a216"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[217\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[217\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 6765 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a217"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[218\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[218\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 6796 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[219\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[219\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 6827 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a219"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[220\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[220\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 6858 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a220"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[221\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[221\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 6889 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a221"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[222\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[222\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 6920 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a222"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[223\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[223\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 6951 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a223"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[224\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[224\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 6982 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a224"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[225\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[225\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 7013 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a225"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[226\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[226\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 7044 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a226"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[227\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[227\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 7075 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a227"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[228\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[228\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 7106 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a228"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[229\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[229\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 7137 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a229"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[230\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[230\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 7168 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a230"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[231\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[231\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 7199 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a231"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[232\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[232\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 7230 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a232"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[233\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[233\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 7261 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a233"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[234\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[234\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 7292 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a234"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[235\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[235\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 7323 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a235"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[236\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[236\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 7354 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a236"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[237\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[237\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 7385 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a237"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[238\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[238\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 7416 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a238"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[239\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[239\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 7447 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a239"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[240\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[240\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 7478 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a240"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[241\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[241\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 7509 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a241"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[242\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[242\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 7540 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a242"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[243\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[243\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 7571 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a243"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[244\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[244\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 7602 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a244"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[245\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[245\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 7633 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a245"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[246\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[246\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 7664 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a246"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[247\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[247\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 7695 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a247"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[248\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[248\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 7726 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a248"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[249\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[249\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 7757 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a249"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[250\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[250\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 7788 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a250"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[251\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[251\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 7819 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a251"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[252\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[252\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 7850 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a252"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[253\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[253\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 7881 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a253"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[254\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[254\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 7912 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a254"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[255\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[255\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 7943 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020237 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a255"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1574115020237 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1574115020237 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:data_mem\|altsyncram:altsyncram_component\|altsyncram_8ag1:auto_generated\|q_a\[0\] " "Synthesized away node \"data_memory:data_mem\|altsyncram:altsyncram_component\|altsyncram_8ag1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_8ag1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_8ag1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/data_memory.v" 85 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 147 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020487 "|micro|data_memory:data_mem|altsyncram:altsyncram_component|altsyncram_8ag1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:data_mem\|altsyncram:altsyncram_component\|altsyncram_8ag1:auto_generated\|q_a\[1\] " "Synthesized away node \"data_memory:data_mem\|altsyncram:altsyncram_component\|altsyncram_8ag1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_8ag1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_8ag1.tdf" 58 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/data_memory.v" 85 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 147 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020487 "|micro|data_memory:data_mem|altsyncram:altsyncram_component|altsyncram_8ag1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:data_mem\|altsyncram:altsyncram_component\|altsyncram_8ag1:auto_generated\|q_a\[2\] " "Synthesized away node \"data_memory:data_mem\|altsyncram:altsyncram_component\|altsyncram_8ag1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_8ag1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_8ag1.tdf" 80 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/data_memory.v" 85 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 147 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020487 "|micro|data_memory:data_mem|altsyncram:altsyncram_component|altsyncram_8ag1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:data_mem\|altsyncram:altsyncram_component\|altsyncram_8ag1:auto_generated\|q_a\[3\] " "Synthesized away node \"data_memory:data_mem\|altsyncram:altsyncram_component\|altsyncram_8ag1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_8ag1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_8ag1.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/data_memory.v" 85 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 147 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020487 "|micro|data_memory:data_mem|altsyncram:altsyncram_component|altsyncram_8ag1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[0\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020487 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[1\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 69 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020487 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[2\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 100 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020487 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[3\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 131 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020487 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[4\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020487 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[5\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 193 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020487 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[6\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 224 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020487 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[7\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 255 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020487 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1574115020487 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1574115020487 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:data_mem\|altsyncram:altsyncram_component\|altsyncram_8ag1:auto_generated\|q_a\[0\] " "Synthesized away node \"data_memory:data_mem\|altsyncram:altsyncram_component\|altsyncram_8ag1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_8ag1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_8ag1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/data_memory.v" 85 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 147 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020491 "|micro|data_memory:data_mem|altsyncram:altsyncram_component|altsyncram_8ag1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:data_mem\|altsyncram:altsyncram_component\|altsyncram_8ag1:auto_generated\|q_a\[1\] " "Synthesized away node \"data_memory:data_mem\|altsyncram:altsyncram_component\|altsyncram_8ag1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_8ag1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_8ag1.tdf" 58 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/data_memory.v" 85 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 147 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020491 "|micro|data_memory:data_mem|altsyncram:altsyncram_component|altsyncram_8ag1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:data_mem\|altsyncram:altsyncram_component\|altsyncram_8ag1:auto_generated\|q_a\[2\] " "Synthesized away node \"data_memory:data_mem\|altsyncram:altsyncram_component\|altsyncram_8ag1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_8ag1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_8ag1.tdf" 80 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/data_memory.v" 85 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 147 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020491 "|micro|data_memory:data_mem|altsyncram:altsyncram_component|altsyncram_8ag1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:data_mem\|altsyncram:altsyncram_component\|altsyncram_8ag1:auto_generated\|q_a\[3\] " "Synthesized away node \"data_memory:data_mem\|altsyncram:altsyncram_component\|altsyncram_8ag1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_8ag1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_8ag1.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/data_memory.v" 85 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 147 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020491 "|micro|data_memory:data_mem|altsyncram:altsyncram_component|altsyncram_8ag1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[0\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020491 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[1\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 69 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020491 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[2\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 100 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020491 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[3\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 131 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020491 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[4\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020491 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[5\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 193 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020491 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[6\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 224 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020491 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[7\] " "Synthesized away node \"cache:single_line_cache\|dual_port_ram:DPR\|altsyncram:altsyncram_component\|altsyncram_o8q1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_o8q1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_o8q1.tdf" 255 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_ram.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/dual_port_ram.v" 91 0 0 } } { "cache.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/cache.v" 64 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 49 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115020491 "|micro|cache:single_line_cache|dual_port_ram:DPR|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1574115020491 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1574115020491 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1574115020912 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_reg\[0\] GND " "Pin \"o_reg\[0\]\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|o_reg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_reg\[1\] GND " "Pin \"o_reg\[1\]\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|o_reg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_reg\[2\] GND " "Pin \"o_reg\[2\]\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|o_reg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_reg\[3\] GND " "Pin \"o_reg\[3\]\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|o_reg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[0\] GND " "Pin \"pc\[0\]\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|pc[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[1\] GND " "Pin \"pc\[1\]\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|pc[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[2\] GND " "Pin \"pc\[2\]\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|pc[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[3\] GND " "Pin \"pc\[3\]\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|pc[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[4\] GND " "Pin \"pc\[4\]\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|pc[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[5\] GND " "Pin \"pc\[5\]\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|pc[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[6\] GND " "Pin \"pc\[6\]\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|pc[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[7\] GND " "Pin \"pc\[7\]\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|pc[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_PS\[0\] GND " "Pin \"from_PS\[0\]\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|from_PS[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_PS\[1\] GND " "Pin \"from_PS\[1\]\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|from_PS[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_PS\[2\] GND " "Pin \"from_PS\[2\]\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|from_PS[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_PS\[3\] GND " "Pin \"from_PS\[3\]\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|from_PS[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_PS\[4\] GND " "Pin \"from_PS\[4\]\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|from_PS[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_PS\[5\] GND " "Pin \"from_PS\[5\]\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|from_PS[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_PS\[6\] GND " "Pin \"from_PS\[6\]\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|from_PS[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_PS\[7\] GND " "Pin \"from_PS\[7\]\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|from_PS[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pm_address\[0\] GND " "Pin \"pm_address\[0\]\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|pm_address[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pm_address\[1\] GND " "Pin \"pm_address\[1\]\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|pm_address[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pm_address\[2\] GND " "Pin \"pm_address\[2\]\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|pm_address[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pm_address\[3\] GND " "Pin \"pm_address\[3\]\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|pm_address[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pm_address\[4\] GND " "Pin \"pm_address\[4\]\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|pm_address[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pm_address\[5\] GND " "Pin \"pm_address\[5\]\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|pm_address[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pm_address\[6\] GND " "Pin \"pm_address\[6\]\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|pm_address[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pm_address\[7\] GND " "Pin \"pm_address\[7\]\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|pm_address[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ir\[0\] GND " "Pin \"ir\[0\]\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|ir[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ir\[1\] GND " "Pin \"ir\[1\]\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|ir[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ir\[2\] GND " "Pin \"ir\[2\]\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|ir[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ir\[3\] VCC " "Pin \"ir\[3\]\" is stuck at VCC" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|ir[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ir\[4\] GND " "Pin \"ir\[4\]\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|ir[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ir\[5\] GND " "Pin \"ir\[5\]\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|ir[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ir\[6\] VCC " "Pin \"ir\[6\]\" is stuck at VCC" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|ir[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ir\[7\] VCC " "Pin \"ir\[7\]\" is stuck at VCC" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|ir[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_ID\[4\] VCC " "Pin \"from_ID\[4\]\" is stuck at VCC" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|from_ID[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "NOPC8 VCC " "Pin \"NOPC8\" is stuck at VCC" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|NOPC8"} { "Warning" "WMLS_MLS_STUCK_PIN" "NOPCF GND " "Pin \"NOPCF\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|NOPCF"} { "Warning" "WMLS_MLS_STUCK_PIN" "NOPD8 GND " "Pin \"NOPD8\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|NOPD8"} { "Warning" "WMLS_MLS_STUCK_PIN" "NOPDF GND " "Pin \"NOPDF\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|NOPDF"} { "Warning" "WMLS_MLS_STUCK_PIN" "register_enables\[4\] VCC " "Pin \"register_enables\[4\]\" is stuck at VCC" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|register_enables[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_CU\[0\] GND " "Pin \"from_CU\[0\]\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|from_CU[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_CU\[1\] GND " "Pin \"from_CU\[1\]\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|from_CU[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_CU\[2\] GND " "Pin \"from_CU\[2\]\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|from_CU[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_CU\[3\] GND " "Pin \"from_CU\[3\]\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|from_CU[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_CU\[4\] GND " "Pin \"from_CU\[4\]\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|from_CU[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_CU\[5\] GND " "Pin \"from_CU\[5\]\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|from_CU[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_CU\[6\] GND " "Pin \"from_CU\[6\]\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|from_CU[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_CU\[7\] GND " "Pin \"from_CU\[7\]\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|from_CU[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "x0\[0\] GND " "Pin \"x0\[0\]\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|x0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "x0\[1\] GND " "Pin \"x0\[1\]\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|x0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "x0\[2\] GND " "Pin \"x0\[2\]\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|x0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "x0\[3\] GND " "Pin \"x0\[3\]\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|x0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "x1\[0\] GND " "Pin \"x1\[0\]\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|x1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "x1\[1\] GND " "Pin \"x1\[1\]\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|x1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "x1\[2\] GND " "Pin \"x1\[2\]\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|x1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "x1\[3\] GND " "Pin \"x1\[3\]\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|x1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y0\[0\] GND " "Pin \"y0\[0\]\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|y0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y0\[1\] GND " "Pin \"y0\[1\]\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|y0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y0\[2\] GND " "Pin \"y0\[2\]\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|y0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y0\[3\] GND " "Pin \"y0\[3\]\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|y0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y1\[0\] GND " "Pin \"y1\[0\]\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|y1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y1\[1\] GND " "Pin \"y1\[1\]\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|y1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y1\[2\] GND " "Pin \"y1\[2\]\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|y1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y1\[3\] GND " "Pin \"y1\[3\]\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|y1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[0\] GND " "Pin \"r\[0\]\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|r[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[1\] GND " "Pin \"r\[1\]\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|r[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[2\] GND " "Pin \"r\[2\]\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|r[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[3\] GND " "Pin \"r\[3\]\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|r[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m\[0\] GND " "Pin \"m\[0\]\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|m[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m\[1\] GND " "Pin \"m\[1\]\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|m[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m\[2\] GND " "Pin \"m\[2\]\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|m[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m\[3\] GND " "Pin \"m\[3\]\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|m[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i\[0\] GND " "Pin \"i\[0\]\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|i[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i\[1\] GND " "Pin \"i\[1\]\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|i[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i\[2\] GND " "Pin \"i\[2\]\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|i[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i\[3\] GND " "Pin \"i\[3\]\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|i[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "zero_flag VCC " "Pin \"zero_flag\" is stuck at VCC" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|zero_flag"} { "Warning" "WMLS_MLS_STUCK_PIN" "hold_out VCC " "Pin \"hold_out\" is stuck at VCC" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|hold_out"} { "Warning" "WMLS_MLS_STUCK_PIN" "hold VCC " "Pin \"hold\" is stuck at VCC" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|hold"} { "Warning" "WMLS_MLS_STUCK_PIN" "start_hold VCC " "Pin \"start_hold\" is stuck at VCC" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|start_hold"} { "Warning" "WMLS_MLS_STUCK_PIN" "end_hold GND " "Pin \"end_hold\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|end_hold"} { "Warning" "WMLS_MLS_STUCK_PIN" "hold_count\[0\] GND " "Pin \"hold_count\[0\]\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|hold_count[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hold_count\[1\] GND " "Pin \"hold_count\[1\]\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|hold_count[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hold_count\[2\] GND " "Pin \"hold_count\[2\]\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|hold_count[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hold_count\[3\] GND " "Pin \"hold_count\[3\]\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|hold_count[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hold_count\[4\] GND " "Pin \"hold_count\[4\]\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|hold_count[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hold_count\[5\] GND " "Pin \"hold_count\[5\]\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|hold_count[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hold_count\[6\] GND " "Pin \"hold_count\[6\]\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|hold_count[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hold_count\[7\] GND " "Pin \"hold_count\[7\]\" is stuck at GND" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574115020932 "|micro|hold_count[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1574115020932 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1574115021036 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "program_memory:prog_mem\|altsyncram:altsyncram_component\|altsyncram_inb1:auto_generated\|ALTSYNCRAM 7 " "Removed 7 MSB VCC or GND address nodes from RAM block \"program_memory:prog_mem\|altsyncram:altsyncram_component\|altsyncram_inb1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_inb1.tdf" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/db/altsyncram_inb1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "program_memory.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/program_memory.v" 81 0 0 } } { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 61 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574115021529 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574115021737 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574115021737 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_pins\[0\] " "No output dependent on input pin \"i_pins\[0\]\"" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115021843 "|micro|i_pins[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_pins\[1\] " "No output dependent on input pin \"i_pins\[1\]\"" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115021843 "|micro|i_pins[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_pins\[2\] " "No output dependent on input pin \"i_pins\[2\]\"" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115021843 "|micro|i_pins[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_pins\[3\] " "No output dependent on input pin \"i_pins\[3\]\"" {  } { { "micro.v" "" { Text "/home/tck290/engr-ece/CME433/lab4/single_cache/micro.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574115021843 "|micro|i_pins[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1574115021843 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "130 " "Implemented 130 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574115021843 ""} { "Info" "ICUT_CUT_TM_OPINS" "114 " "Implemented 114 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574115021843 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1574115021843 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1574115021843 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574115021843 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 380 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 380 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1105 " "Peak virtual memory: 1105 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574115021896 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 18 16:10:21 2019 " "Processing ended: Mon Nov 18 16:10:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574115021896 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574115021896 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574115021896 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574115021896 ""}
