

================================================================
== Vivado HLS Report for 'sha256_update_1'
================================================================
* Date:           Sat Jul 27 10:56:53 2024

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        sha256d
* Solution:       solution1
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.796 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      906|      906| 9.060 us | 9.060 us |  906|  906|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+------------------+---------+---------+----------+----------+-----+-----+---------+
        |                             |                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |           Instance          |      Module      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------+------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_sha256_transform_fu_186  |sha256_transform  |      314|      314| 3.140 us | 3.140 us |  314|  314|   none  |
        +-----------------------------+------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      128|      128|         2|          -|          -|    64|    no    |
        |- Loop 2  |       64|       64|         1|          -|          -|    64|    no    |
        |- Loop 3  |       32|       32|         2|          -|          -|    16|    no    |
        |- Loop 4  |       39|       39|         1|          -|          -|    39|    no    |
        |- Loop 5  |        8|        8|         1|          -|          -|     8|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 5 
5 --> 5 6 
6 --> 7 8 
7 --> 6 
8 --> 8 9 
9 --> 10 9 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.79>
ST_1 : Operation 11 [1/1] (0.79ns)   --->   "%block_V = alloca [64 x i8], align 1" [sha256d/sha256d.cpp:87]   --->   Operation 11 'alloca' 'block_V' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_1 : Operation 12 [1/1] (0.75ns)   --->   "br label %.preheader110" [sha256d/sha256d.cpp:90]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 0.89>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ %i, %0 ], [ 0, %.preheader110.preheader ]"   --->   Operation 13 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.86ns)   --->   "%icmp_ln90 = icmp eq i7 %i_0, -64" [sha256d/sha256d.cpp:90]   --->   Operation 14 'icmp' 'icmp_ln90' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.89ns)   --->   "%i = add i7 %i_0, 1" [sha256d/sha256d.cpp:90]   --->   Operation 16 'add' 'i' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln90, label %1, label %0" [sha256d/sha256d.cpp:90]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i7 %i_0 to i64" [sha256d/sha256d.cpp:91]   --->   Operation 18 'zext' 'zext_ln91' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%data_V_addr = getelementptr [32 x i8]* %data_V, i64 0, i64 %zext_ln91" [sha256d/sha256d.cpp:91]   --->   Operation 19 'getelementptr' 'data_V_addr' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (0.79ns)   --->   "%data_V_load = load i8* %data_V_addr, align 1" [sha256d/sha256d.cpp:91]   --->   Operation 20 'load' 'data_V_load' <Predicate = (!icmp_ln90)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_2 : Operation 21 [2/2] (0.75ns)   --->   "call fastcc void @sha256_transform([8 x i32]* %state_V, [64 x i8]* %block_V)" [sha256d/sha256d.cpp:93]   --->   Operation 21 'call' <Predicate = (icmp_ln90)> <Delay = 0.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.58>
ST_3 : Operation 22 [1/2] (0.79ns)   --->   "%data_V_load = load i8* %data_V_addr, align 1" [sha256d/sha256d.cpp:91]   --->   Operation 22 'load' 'data_V_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%block_V_addr = getelementptr [64 x i8]* %block_V, i64 0, i64 %zext_ln91" [sha256d/sha256d.cpp:91]   --->   Operation 23 'getelementptr' 'block_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.79ns)   --->   "store i8 %data_V_load, i8* %block_V_addr, align 1" [sha256d/sha256d.cpp:91]   --->   Operation 24 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "br label %.preheader110" [sha256d/sha256d.cpp:90]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.75>
ST_4 : Operation 26 [1/2] (0.00ns)   --->   "call fastcc void @sha256_transform([8 x i32]* %state_V, [64 x i8]* %block_V)" [sha256d/sha256d.cpp:93]   --->   Operation 26 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 27 [1/1] (0.75ns)   --->   "br label %2" [sha256d/sha256d.cpp:96]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.75>

State 5 <SV = 3> <Delay = 0.89>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%i1_0 = phi i7 [ 0, %1 ], [ %i_2, %3 ]"   --->   Operation 28 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.86ns)   --->   "%icmp_ln96 = icmp eq i7 %i1_0, -64" [sha256d/sha256d.cpp:96]   --->   Operation 29 'icmp' 'icmp_ln96' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 30 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.89ns)   --->   "%i_2 = add i7 %i1_0, 1" [sha256d/sha256d.cpp:96]   --->   Operation 31 'add' 'i_2' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %icmp_ln96, label %.preheader109.preheader, label %3" [sha256d/sha256d.cpp:96]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i7 %i1_0 to i64" [sha256d/sha256d.cpp:97]   --->   Operation 33 'zext' 'zext_ln97' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%block_V_addr_1 = getelementptr [64 x i8]* %block_V, i64 0, i64 %zext_ln97" [sha256d/sha256d.cpp:97]   --->   Operation 34 'getelementptr' 'block_V_addr_1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.79ns)   --->   "store i8 0, i8* %block_V_addr_1, align 1" [sha256d/sha256d.cpp:97]   --->   Operation 35 'store' <Predicate = (!icmp_ln96)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "br label %2" [sha256d/sha256d.cpp:96]   --->   Operation 36 'br' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.75ns)   --->   "br label %.preheader109" [sha256d/sha256d.cpp:99]   --->   Operation 37 'br' <Predicate = (icmp_ln96)> <Delay = 0.75>

State 6 <SV = 4> <Delay = 0.87>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%i2_0 = phi i5 [ %i_3, %4 ], [ 0, %.preheader109.preheader ]"   --->   Operation 38 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.87ns)   --->   "%icmp_ln99 = icmp eq i5 %i2_0, -16" [sha256d/sha256d.cpp:99]   --->   Operation 39 'icmp' 'icmp_ln99' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 40 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.87ns)   --->   "%i_3 = add i5 %i2_0, 1" [sha256d/sha256d.cpp:99]   --->   Operation 41 'add' 'i_3' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %icmp_ln99, label %5, label %4" [sha256d/sha256d.cpp:99]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%or_ln = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 -2, i5 %i2_0)" [sha256d/sha256d.cpp:100]   --->   Operation 43 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln100_1 = zext i7 %or_ln to i64" [sha256d/sha256d.cpp:100]   --->   Operation 44 'zext' 'zext_ln100_1' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%data_V_addr_1 = getelementptr [32 x i8]* %data_V, i64 0, i64 %zext_ln100_1" [sha256d/sha256d.cpp:100]   --->   Operation 45 'getelementptr' 'data_V_addr_1' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_6 : Operation 46 [2/2] (0.79ns)   --->   "%data_V_load_1 = load i8* %data_V_addr_1, align 1" [sha256d/sha256d.cpp:100]   --->   Operation 46 'load' 'data_V_load_1' <Predicate = (!icmp_ln99)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%block_V_addr_2 = getelementptr [64 x i8]* %block_V, i64 0, i64 16" [sha256d/sha256d.cpp:104]   --->   Operation 47 'getelementptr' 'block_V_addr_2' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.79ns)   --->   "store i8 -128, i8* %block_V_addr_2, align 16" [sha256d/sha256d.cpp:104]   --->   Operation 48 'store' <Predicate = (icmp_ln99)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_6 : Operation 49 [1/1] (0.75ns)   --->   "br label %6" [sha256d/sha256d.cpp:105]   --->   Operation 49 'br' <Predicate = (icmp_ln99)> <Delay = 0.75>

State 7 <SV = 5> <Delay = 1.58>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i5 %i2_0 to i64" [sha256d/sha256d.cpp:100]   --->   Operation 50 'zext' 'zext_ln100' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [1/2] (0.79ns)   --->   "%data_V_load_1 = load i8* %data_V_addr_1, align 1" [sha256d/sha256d.cpp:100]   --->   Operation 51 'load' 'data_V_load_1' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%block_V_addr_3 = getelementptr [64 x i8]* %block_V, i64 0, i64 %zext_ln100" [sha256d/sha256d.cpp:100]   --->   Operation 52 'getelementptr' 'block_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.79ns)   --->   "store i8 %data_V_load_1, i8* %block_V_addr_3, align 1" [sha256d/sha256d.cpp:100]   --->   Operation 53 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "br label %.preheader109" [sha256d/sha256d.cpp:99]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 5> <Delay = 0.88>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%i3_0 = phi i6 [ 17, %5 ], [ %i_4, %7 ]"   --->   Operation 55 'phi' 'i3_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (0.87ns)   --->   "%icmp_ln105 = icmp eq i6 %i3_0, -8" [sha256d/sha256d.cpp:105]   --->   Operation 56 'icmp' 'icmp_ln105' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 39, i64 39, i64 39)"   --->   Operation 57 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %icmp_ln105, label %.preheader.preheader, label %7" [sha256d/sha256d.cpp:105]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i6 %i3_0 to i64" [sha256d/sha256d.cpp:106]   --->   Operation 59 'zext' 'zext_ln106' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%block_V_addr_4 = getelementptr [64 x i8]* %block_V, i64 0, i64 %zext_ln106" [sha256d/sha256d.cpp:106]   --->   Operation 60 'getelementptr' 'block_V_addr_4' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.79ns)   --->   "store i8 0, i8* %block_V_addr_4, align 1" [sha256d/sha256d.cpp:106]   --->   Operation 61 'store' <Predicate = (!icmp_ln105)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_8 : Operation 62 [1/1] (0.88ns)   --->   "%i_4 = add i6 %i3_0, 1" [sha256d/sha256d.cpp:105]   --->   Operation 62 'add' 'i_4' <Predicate = (!icmp_ln105)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "br label %6" [sha256d/sha256d.cpp:105]   --->   Operation 63 'br' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.75ns)   --->   "br label %.preheader" [sha256d/sha256d.cpp:109]   --->   Operation 64 'br' <Predicate = (icmp_ln105)> <Delay = 0.75>

State 9 <SV = 6> <Delay = 1.19>
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "%i4_0 = phi i4 [ %i_5, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ], [ 0, %.preheader.preheader ]"   --->   Operation 65 'phi' 'i4_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 66 [1/1] (0.88ns)   --->   "%icmp_ln109 = icmp eq i4 %i4_0, -8" [sha256d/sha256d.cpp:109]   --->   Operation 66 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 67 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 68 [1/1] (0.86ns)   --->   "%i_5 = add i4 %i4_0, 1" [sha256d/sha256d.cpp:109]   --->   Operation 68 'add' 'i_5' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %icmp_ln109, label %8, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit" [sha256d/sha256d.cpp:109]   --->   Operation 69 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 70 [1/1] (0.40ns)   --->   "%xor_ln110 = xor i4 %i4_0, -8" [sha256d/sha256d.cpp:110]   --->   Operation 70 'xor' 'xor_ln110' <Predicate = (!icmp_ln109)> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln110 = sext i4 %xor_ln110 to i6" [sha256d/sha256d.cpp:110]   --->   Operation 71 'sext' 'sext_ln110' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i6 %sext_ln110 to i64" [sha256d/sha256d.cpp:110]   --->   Operation 72 'zext' 'zext_ln110' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%block_V_addr_5 = getelementptr [64 x i8]* %block_V, i64 0, i64 %zext_ln110" [sha256d/sha256d.cpp:110]   --->   Operation 73 'getelementptr' 'block_V_addr_5' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (0.79ns)   --->   "store i8 0, i8* %block_V_addr_5, align 1" [sha256d/sha256d.cpp:110]   --->   Operation 74 'store' <Predicate = (!icmp_ln109)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "br label %.preheader" [sha256d/sha256d.cpp:109]   --->   Operation 75 'br' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_9 : Operation 76 [2/2] (0.75ns)   --->   "call fastcc void @sha256_transform([8 x i32]* %state_V, [64 x i8]* %block_V)" [sha256d/sha256d.cpp:112]   --->   Operation 76 'call' <Predicate = (icmp_ln109)> <Delay = 0.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 7> <Delay = 0.00>
ST_10 : Operation 77 [1/2] (0.00ns)   --->   "call fastcc void @sha256_transform([8 x i32]* %state_V, [64 x i8]* %block_V)" [sha256d/sha256d.cpp:112]   --->   Operation 77 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "ret void" [sha256d/sha256d.cpp:113]   --->   Operation 78 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ K_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
block_V        (alloca           ) [ 00111111111]
br_ln90        (br               ) [ 01110000000]
i_0            (phi              ) [ 00100000000]
icmp_ln90      (icmp             ) [ 00110000000]
empty          (speclooptripcount) [ 00000000000]
i              (add              ) [ 01110000000]
br_ln90        (br               ) [ 00000000000]
zext_ln91      (zext             ) [ 00010000000]
data_V_addr    (getelementptr    ) [ 00010000000]
data_V_load    (load             ) [ 00000000000]
block_V_addr   (getelementptr    ) [ 00000000000]
store_ln91     (store            ) [ 00000000000]
br_ln90        (br               ) [ 01110000000]
call_ln93      (call             ) [ 00000000000]
br_ln96        (br               ) [ 00001100000]
i1_0           (phi              ) [ 00000100000]
icmp_ln96      (icmp             ) [ 00000100000]
empty_6        (speclooptripcount) [ 00000000000]
i_2            (add              ) [ 00001100000]
br_ln96        (br               ) [ 00000000000]
zext_ln97      (zext             ) [ 00000000000]
block_V_addr_1 (getelementptr    ) [ 00000000000]
store_ln97     (store            ) [ 00000000000]
br_ln96        (br               ) [ 00001100000]
br_ln99        (br               ) [ 00000111000]
i2_0           (phi              ) [ 00000011000]
icmp_ln99      (icmp             ) [ 00000011000]
empty_7        (speclooptripcount) [ 00000000000]
i_3            (add              ) [ 00000111000]
br_ln99        (br               ) [ 00000000000]
or_ln          (bitconcatenate   ) [ 00000000000]
zext_ln100_1   (zext             ) [ 00000000000]
data_V_addr_1  (getelementptr    ) [ 00000001000]
block_V_addr_2 (getelementptr    ) [ 00000000000]
store_ln104    (store            ) [ 00000000000]
br_ln105       (br               ) [ 00000011100]
zext_ln100     (zext             ) [ 00000000000]
data_V_load_1  (load             ) [ 00000000000]
block_V_addr_3 (getelementptr    ) [ 00000000000]
store_ln100    (store            ) [ 00000000000]
br_ln99        (br               ) [ 00000111000]
i3_0           (phi              ) [ 00000000100]
icmp_ln105     (icmp             ) [ 00000000100]
empty_8        (speclooptripcount) [ 00000000000]
br_ln105       (br               ) [ 00000000000]
zext_ln106     (zext             ) [ 00000000000]
block_V_addr_4 (getelementptr    ) [ 00000000000]
store_ln106    (store            ) [ 00000000000]
i_4            (add              ) [ 00000010100]
br_ln105       (br               ) [ 00000010100]
br_ln109       (br               ) [ 00000000110]
i4_0           (phi              ) [ 00000000010]
icmp_ln109     (icmp             ) [ 00000000010]
empty_9        (speclooptripcount) [ 00000000000]
i_5            (add              ) [ 00000000110]
br_ln109       (br               ) [ 00000000000]
xor_ln110      (xor              ) [ 00000000000]
sext_ln110     (sext             ) [ 00000000000]
zext_ln110     (zext             ) [ 00000000000]
block_V_addr_5 (getelementptr    ) [ 00000000000]
store_ln110    (store            ) [ 00000000000]
br_ln109       (br               ) [ 00000000110]
call_ln112     (call             ) [ 00000000000]
ret_ln113      (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_V"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="K_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha256_transform"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i2.i5"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="block_V_alloca_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_V/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="data_V_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="8" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="7" slack="0"/>
<pin id="62" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_V_addr/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="5" slack="0"/>
<pin id="67" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="68" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_V_load/2 data_V_load_1/6 "/>
</bind>
</comp>

<comp id="71" class="1004" name="block_V_addr_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="7" slack="1"/>
<pin id="75" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="block_V_addr/3 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="6" slack="0"/>
<pin id="79" dir="0" index="1" bw="8" slack="0"/>
<pin id="80" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/3 store_ln97/5 store_ln104/6 store_ln100/7 store_ln106/8 store_ln110/9 "/>
</bind>
</comp>

<comp id="84" class="1004" name="block_V_addr_1_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="7" slack="0"/>
<pin id="88" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="block_V_addr_1/5 "/>
</bind>
</comp>

<comp id="92" class="1004" name="data_V_addr_1_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="7" slack="0"/>
<pin id="96" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_V_addr_1/6 "/>
</bind>
</comp>

<comp id="100" class="1004" name="block_V_addr_2_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="6" slack="0"/>
<pin id="104" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="block_V_addr_2/6 "/>
</bind>
</comp>

<comp id="109" class="1004" name="block_V_addr_3_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="5" slack="0"/>
<pin id="113" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="block_V_addr_3/7 "/>
</bind>
</comp>

<comp id="116" class="1004" name="block_V_addr_4_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="6" slack="0"/>
<pin id="120" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="block_V_addr_4/8 "/>
</bind>
</comp>

<comp id="123" class="1004" name="block_V_addr_5_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="6" slack="0"/>
<pin id="127" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="block_V_addr_5/9 "/>
</bind>
</comp>

<comp id="130" class="1005" name="i_0_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="7" slack="1"/>
<pin id="132" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="134" class="1004" name="i_0_phi_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="7" slack="0"/>
<pin id="136" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="1" slack="1"/>
<pin id="138" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="141" class="1005" name="i1_0_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="7" slack="1"/>
<pin id="143" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="145" class="1004" name="i1_0_phi_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="1"/>
<pin id="147" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="7" slack="0"/>
<pin id="149" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/5 "/>
</bind>
</comp>

<comp id="152" class="1005" name="i2_0_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="5" slack="1"/>
<pin id="154" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i2_0 (phireg) "/>
</bind>
</comp>

<comp id="156" class="1004" name="i2_0_phi_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="5" slack="0"/>
<pin id="158" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="1" slack="1"/>
<pin id="160" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2_0/6 "/>
</bind>
</comp>

<comp id="164" class="1005" name="i3_0_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="6" slack="1"/>
<pin id="166" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i3_0 (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="i3_0_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="6" slack="1"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="6" slack="0"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i3_0/8 "/>
</bind>
</comp>

<comp id="175" class="1005" name="i4_0_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="4" slack="1"/>
<pin id="177" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i4_0 (phireg) "/>
</bind>
</comp>

<comp id="179" class="1004" name="i4_0_phi_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="4" slack="0"/>
<pin id="181" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="1" slack="1"/>
<pin id="183" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i4_0/9 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_sha256_transform_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="0" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="190" dir="0" index="3" bw="32" slack="0"/>
<pin id="191" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln93/2 call_ln112/9 "/>
</bind>
</comp>

<comp id="195" class="1004" name="icmp_ln90_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="7" slack="0"/>
<pin id="197" dir="0" index="1" bw="7" slack="0"/>
<pin id="198" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln90/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="i_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="7" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="zext_ln91_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="7" slack="0"/>
<pin id="209" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln91/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="icmp_ln96_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="7" slack="0"/>
<pin id="214" dir="0" index="1" bw="7" slack="0"/>
<pin id="215" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln96/5 "/>
</bind>
</comp>

<comp id="218" class="1004" name="i_2_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="7" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/5 "/>
</bind>
</comp>

<comp id="224" class="1004" name="zext_ln97_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="7" slack="0"/>
<pin id="226" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln97/5 "/>
</bind>
</comp>

<comp id="229" class="1004" name="icmp_ln99_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="5" slack="0"/>
<pin id="231" dir="0" index="1" bw="5" slack="0"/>
<pin id="232" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln99/6 "/>
</bind>
</comp>

<comp id="235" class="1004" name="i_3_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="5" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/6 "/>
</bind>
</comp>

<comp id="241" class="1004" name="or_ln_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="7" slack="0"/>
<pin id="243" dir="0" index="1" bw="2" slack="0"/>
<pin id="244" dir="0" index="2" bw="5" slack="0"/>
<pin id="245" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/6 "/>
</bind>
</comp>

<comp id="249" class="1004" name="zext_ln100_1_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="7" slack="0"/>
<pin id="251" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln100_1/6 "/>
</bind>
</comp>

<comp id="254" class="1004" name="zext_ln100_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="5" slack="1"/>
<pin id="256" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln100/7 "/>
</bind>
</comp>

<comp id="259" class="1004" name="icmp_ln105_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="6" slack="0"/>
<pin id="261" dir="0" index="1" bw="4" slack="0"/>
<pin id="262" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln105/8 "/>
</bind>
</comp>

<comp id="265" class="1004" name="zext_ln106_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="6" slack="0"/>
<pin id="267" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106/8 "/>
</bind>
</comp>

<comp id="270" class="1004" name="i_4_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="6" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/8 "/>
</bind>
</comp>

<comp id="276" class="1004" name="icmp_ln109_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="4" slack="0"/>
<pin id="278" dir="0" index="1" bw="4" slack="0"/>
<pin id="279" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln109/9 "/>
</bind>
</comp>

<comp id="282" class="1004" name="i_5_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="4" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/9 "/>
</bind>
</comp>

<comp id="288" class="1004" name="xor_ln110_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="4" slack="0"/>
<pin id="290" dir="0" index="1" bw="4" slack="0"/>
<pin id="291" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln110/9 "/>
</bind>
</comp>

<comp id="294" class="1004" name="sext_ln110_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="4" slack="0"/>
<pin id="296" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln110/9 "/>
</bind>
</comp>

<comp id="298" class="1004" name="zext_ln110_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="4" slack="0"/>
<pin id="300" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110/9 "/>
</bind>
</comp>

<comp id="306" class="1005" name="i_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="7" slack="0"/>
<pin id="308" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="311" class="1005" name="zext_ln91_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="64" slack="1"/>
<pin id="313" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln91 "/>
</bind>
</comp>

<comp id="316" class="1005" name="data_V_addr_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="5" slack="1"/>
<pin id="318" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="data_V_addr "/>
</bind>
</comp>

<comp id="324" class="1005" name="i_2_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="7" slack="0"/>
<pin id="326" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="332" class="1005" name="i_3_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="5" slack="0"/>
<pin id="334" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="337" class="1005" name="data_V_addr_1_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="5" slack="1"/>
<pin id="339" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="data_V_addr_1 "/>
</bind>
</comp>

<comp id="345" class="1005" name="i_4_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="6" slack="0"/>
<pin id="347" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="353" class="1005" name="i_5_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="4" slack="0"/>
<pin id="355" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="6" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="18" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="58" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="76"><net_src comp="18" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="82"><net_src comp="65" pin="3"/><net_sink comp="77" pin=1"/></net>

<net id="83"><net_src comp="71" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="89"><net_src comp="18" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="90"><net_src comp="22" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="91"><net_src comp="84" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="18" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="92" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="105"><net_src comp="18" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="106"><net_src comp="28" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="107"><net_src comp="36" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="108"><net_src comp="100" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="114"><net_src comp="18" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="115"><net_src comp="109" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="121"><net_src comp="18" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="122"><net_src comp="116" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="128"><net_src comp="18" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="129"><net_src comp="123" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="130" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="144"><net_src comp="8" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="141" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="24" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="152" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="163"><net_src comp="156" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="167"><net_src comp="38" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="164" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="46" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="175" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="192"><net_src comp="20" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="0" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="194"><net_src comp="4" pin="0"/><net_sink comp="186" pin=3"/></net>

<net id="199"><net_src comp="134" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="10" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="205"><net_src comp="134" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="16" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="210"><net_src comp="134" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="216"><net_src comp="145" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="10" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="145" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="16" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="227"><net_src comp="145" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="233"><net_src comp="156" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="26" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="156" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="30" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="246"><net_src comp="32" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="34" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="156" pin="4"/><net_sink comp="241" pin=2"/></net>

<net id="252"><net_src comp="241" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="257"><net_src comp="152" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="263"><net_src comp="168" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="40" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="268"><net_src comp="168" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="274"><net_src comp="168" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="44" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="179" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="48" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="179" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="52" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="179" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="48" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="297"><net_src comp="288" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="294" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="309"><net_src comp="201" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="314"><net_src comp="207" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="319"><net_src comp="58" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="327"><net_src comp="218" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="335"><net_src comp="235" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="340"><net_src comp="92" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="348"><net_src comp="270" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="356"><net_src comp="282" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="179" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state_V | {2 4 9 10 }
 - Input state : 
	Port: sha256_update.1 : state_V | {2 4 9 10 }
	Port: sha256_update.1 : data_V | {2 3 6 7 }
	Port: sha256_update.1 : K_V | {2 4 9 10 }
  - Chain level:
	State 1
	State 2
		icmp_ln90 : 1
		i : 1
		br_ln90 : 2
		zext_ln91 : 1
		data_V_addr : 2
		data_V_load : 3
	State 3
		store_ln91 : 1
	State 4
	State 5
		icmp_ln96 : 1
		i_2 : 1
		br_ln96 : 2
		zext_ln97 : 1
		block_V_addr_1 : 2
		store_ln97 : 3
	State 6
		icmp_ln99 : 1
		i_3 : 1
		br_ln99 : 2
		or_ln : 1
		zext_ln100_1 : 2
		data_V_addr_1 : 3
		data_V_load_1 : 4
		store_ln104 : 1
	State 7
		block_V_addr_3 : 1
		store_ln100 : 2
	State 8
		icmp_ln105 : 1
		br_ln105 : 2
		zext_ln106 : 1
		block_V_addr_4 : 2
		store_ln106 : 3
		i_4 : 1
	State 9
		icmp_ln109 : 1
		i_5 : 1
		br_ln109 : 2
		xor_ln110 : 1
		sext_ln110 : 1
		zext_ln110 : 2
		block_V_addr_5 : 3
		store_ln110 : 4
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|---------|---------|
| Operation|       Functional Unit       |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|   call   | grp_sha256_transform_fu_186 |    2    | 15.2213 |   988   |   1533  |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|          |           i_fu_201          |    0    |    0    |    0    |    15   |    0    |
|          |          i_2_fu_218         |    0    |    0    |    0    |    15   |    0    |
|    add   |          i_3_fu_235         |    0    |    0    |    0    |    15   |    0    |
|          |          i_4_fu_270         |    0    |    0    |    0    |    15   |    0    |
|          |          i_5_fu_282         |    0    |    0    |    0    |    12   |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|          |       icmp_ln90_fu_195      |    0    |    0    |    0    |    11   |    0    |
|          |       icmp_ln96_fu_212      |    0    |    0    |    0    |    11   |    0    |
|   icmp   |       icmp_ln99_fu_229      |    0    |    0    |    0    |    11   |    0    |
|          |      icmp_ln105_fu_259      |    0    |    0    |    0    |    11   |    0    |
|          |      icmp_ln109_fu_276      |    0    |    0    |    0    |    9    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|    xor   |       xor_ln110_fu_288      |    0    |    0    |    0    |    4    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|          |       zext_ln91_fu_207      |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln97_fu_224      |    0    |    0    |    0    |    0    |    0    |
|   zext   |     zext_ln100_1_fu_249     |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln100_fu_254      |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln106_fu_265      |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln110_fu_298      |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|bitconcatenate|         or_ln_fu_241        |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|   sext   |      sext_ln110_fu_294      |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|   Total  |                             |    2    | 15.2213 |   988   |   1662  |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |  URAM  |
+-------+--------+--------+--------+--------+
|block_V|    0   |   16   |    8   |    0   |
+-------+--------+--------+--------+--------+
| Total |    0   |   16   |    8   |    0   |
+-------+--------+--------+--------+--------+

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|data_V_addr_1_reg_337|    5   |
| data_V_addr_reg_316 |    5   |
|     i1_0_reg_141    |    7   |
|     i2_0_reg_152    |    5   |
|     i3_0_reg_164    |    6   |
|     i4_0_reg_175    |    4   |
|     i_0_reg_130     |    7   |
|     i_2_reg_324     |    7   |
|     i_3_reg_332     |    5   |
|     i_4_reg_345     |    6   |
|     i_5_reg_353     |    4   |
|      i_reg_306      |    7   |
|  zext_ln91_reg_311  |   64   |
+---------------------+--------+
|        Total        |   132  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_65 |  p0  |   4  |   5  |   20   ||    21   |
| grp_access_fu_77 |  p0  |   6  |   6  |   36   ||    33   |
| grp_access_fu_77 |  p1  |   3  |   8  |   24   ||    9    |
|   i2_0_reg_152   |  p0  |   2  |   5  |   10   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   90   || 6.02825 ||    72   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    2   |   15   |   988  |  1662  |    0   |
|   Memory  |    0   |    -   |   16   |    8   |    0   |
|Multiplexer|    -   |    6   |    -   |   72   |    -   |
|  Register |    -   |    -   |   132  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |   21   |  1136  |  1742  |    0   |
+-----------+--------+--------+--------+--------+--------+
