// Seed: 4043211709
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_14 = id_4;
  if (-1) wire id_17 = id_2;
  else assign id_5 = id_4;
  wire id_18, id_19;
endmodule
module module_1 (
    input wand id_0,
    output wire id_1,
    output supply1 id_2,
    output logic id_3,
    input wand id_4,
    input tri id_5,
    output uwire id_6,
    input uwire id_7,
    input tri1 id_8,
    output supply0 id_9,
    input supply1 id_10,
    input wire id_11
);
  assign id_1 = id_7;
  assign id_9 = id_7;
  wire id_13, id_14;
  generate
    always id_3 <= 1;
    localparam id_15 = id_15;
    begin : LABEL_0
      wire id_16;
    end
  endgenerate
  assign id_3 = 1;
  module_0 modCall_1 (
      id_16,
      id_13,
      id_16,
      id_14,
      id_14,
      id_16,
      id_14,
      id_13,
      id_13,
      id_16,
      id_13,
      id_16,
      id_14,
      id_14,
      id_13,
      id_13
  );
endmodule
