{"vcs1":{"timestamp_begin":1741686234.736255330, "rt":7.13, "ut":6.79, "st":0.27}}
{"vcselab":{"timestamp_begin":1741686241.950833862, "rt":0.29, "ut":0.16, "st":0.12}}
{"link":{"timestamp_begin":1741686242.298070097, "rt":0.28, "ut":0.12, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1741686234.424720792}
{"VCS_COMP_START_TIME": 1741686234.424720792}
{"VCS_COMP_END_TIME": 1741686242.649658367}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 378592}}
{"vcselab": {"peak_mem": 174728}}
