DSCH 3.5
VERSION 27-11-2022 01:16:36
BB(46,-75,110,140)
SYM  #light
BB(96,58,110,64)
TITLE 96 60  #Q5
MODEL 49
PROP                                                                                                                                   
REC(105,59,4,4,r)
VIS 1
PIN(95,60,0.000,0.000)Q5
LIG(104,63,109,63)
LIG(109,63,110,62)
LIG(109,59,104,59)
LIG(99,62,102,62)
LIG(99,61,99,64)
LIG(97,61,99,63)
LIG(97,62,99,64)
LIG(102,58,102,64)
LIG(102,60,95,60)
LIG(104,58,102,58)
LIG(104,64,104,58)
LIG(102,64,104,64)
LIG(110,60,109,59)
LIG(110,62,110,60)
FSYM
SYM  #light
BB(96,-42,110,-36)
TITLE 96 -40  #Q1
MODEL 49
PROP                                                                                                                                   
REC(105,-41,4,4,r)
VIS 1
PIN(95,-40,0.000,0.000)Q1
LIG(104,-37,109,-37)
LIG(109,-37,110,-38)
LIG(109,-41,104,-41)
LIG(99,-38,102,-38)
LIG(99,-39,99,-36)
LIG(97,-39,99,-37)
LIG(97,-38,99,-36)
LIG(102,-42,102,-36)
LIG(102,-40,95,-40)
LIG(104,-42,102,-42)
LIG(104,-36,104,-42)
LIG(102,-36,104,-36)
LIG(110,-40,109,-41)
LIG(110,-38,110,-40)
FSYM
SYM  #light
BB(96,103,110,109)
TITLE 96 105  #Q7
MODEL 49
PROP                                                                                                                                   
REC(105,104,4,4,r)
VIS 1
PIN(95,105,0.000,0.000)Q7
LIG(104,108,109,108)
LIG(109,108,110,107)
LIG(109,104,104,104)
LIG(99,107,102,107)
LIG(99,106,99,109)
LIG(97,106,99,108)
LIG(97,107,99,109)
LIG(102,103,102,109)
LIG(102,105,95,105)
LIG(104,103,102,103)
LIG(104,109,104,103)
LIG(102,109,104,109)
LIG(110,105,109,104)
LIG(110,107,110,105)
FSYM
SYM  #light
BB(96,83,110,89)
TITLE 96 85  #Q6
MODEL 49
PROP                                                                                                                                   
REC(105,84,4,4,r)
VIS 1
PIN(95,85,0.000,0.000)Q6
LIG(104,88,109,88)
LIG(109,88,110,87)
LIG(109,84,104,84)
LIG(99,87,102,87)
LIG(99,86,99,89)
LIG(97,86,99,88)
LIG(97,87,99,89)
LIG(102,83,102,89)
LIG(102,85,95,85)
LIG(104,83,102,83)
LIG(104,89,104,83)
LIG(102,89,104,89)
LIG(110,85,109,84)
LIG(110,87,110,85)
FSYM
SYM  #light
BB(96,33,110,39)
TITLE 96 35  #Q4
MODEL 49
PROP                                                                                                                                   
REC(105,34,4,4,r)
VIS 1
PIN(95,35,0.000,0.000)Q4
LIG(104,38,109,38)
LIG(109,38,110,37)
LIG(109,34,104,34)
LIG(99,37,102,37)
LIG(99,36,99,39)
LIG(97,36,99,38)
LIG(97,37,99,39)
LIG(102,33,102,39)
LIG(102,35,95,35)
LIG(104,33,102,33)
LIG(104,39,104,33)
LIG(102,39,104,39)
LIG(110,35,109,34)
LIG(110,37,110,35)
FSYM
SYM  #light
BB(96,8,110,14)
TITLE 96 10  #Q3
MODEL 49
PROP                                                                                                                                   
REC(105,9,4,4,r)
VIS 1
PIN(95,10,0.000,0.000)Q3
LIG(104,13,109,13)
LIG(109,13,110,12)
LIG(109,9,104,9)
LIG(99,12,102,12)
LIG(99,11,99,14)
LIG(97,11,99,13)
LIG(97,12,99,14)
LIG(102,8,102,14)
LIG(102,10,95,10)
LIG(104,8,102,8)
LIG(104,14,104,8)
LIG(102,14,104,14)
LIG(110,10,109,9)
LIG(110,12,110,10)
FSYM
SYM  #light
BB(96,-17,110,-11)
TITLE 96 -15  #Q2
MODEL 49
PROP                                                                                                                                   
REC(105,-16,4,4,r)
VIS 1
PIN(95,-15,0.000,0.000)Q2
LIG(104,-12,109,-12)
LIG(109,-12,110,-13)
LIG(109,-16,104,-16)
LIG(99,-13,102,-13)
LIG(99,-14,99,-11)
LIG(97,-14,99,-12)
LIG(97,-13,99,-11)
LIG(102,-17,102,-11)
LIG(102,-15,95,-15)
LIG(104,-17,102,-17)
LIG(104,-11,104,-17)
LIG(102,-11,104,-11)
LIG(110,-15,109,-16)
LIG(110,-13,110,-15)
FSYM
SYM  #light
BB(96,-67,110,-61)
TITLE 96 -65  #Q0
MODEL 49
PROP                                                                                                                                   
REC(105,-66,4,4,r)
VIS 1
PIN(95,-65,0.000,0.000)Q0
LIG(104,-62,109,-62)
LIG(109,-62,110,-63)
LIG(109,-66,104,-66)
LIG(99,-63,102,-63)
LIG(99,-64,99,-61)
LIG(97,-64,99,-62)
LIG(97,-63,99,-61)
LIG(102,-67,102,-61)
LIG(102,-65,95,-65)
LIG(104,-67,102,-67)
LIG(104,-61,104,-67)
LIG(102,-61,104,-61)
LIG(110,-65,109,-66)
LIG(110,-63,110,-65)
FSYM
SYM  #button
BB(46,-44,55,-36)
TITLE 50 -40  #D1
MODEL 59
PROP                                                                                                                                   
REC(47,-43,6,6,r)
VIS 1
PIN(55,-40,0.000,0.000)D1
LIG(54,-40,55,-40)
LIG(46,-36,46,-44)
LIG(54,-36,46,-36)
LIG(54,-44,54,-36)
LIG(46,-44,54,-44)
LIG(47,-37,47,-43)
LIG(53,-37,47,-37)
LIG(53,-43,53,-37)
LIG(47,-43,53,-43)
FSYM
SYM  #button
BB(46,-19,55,-11)
TITLE 50 -15  #D2
MODEL 59
PROP                                                                                                                                   
REC(47,-18,6,6,r)
VIS 1
PIN(55,-15,0.000,0.000)D2
LIG(54,-15,55,-15)
LIG(46,-11,46,-19)
LIG(54,-11,46,-11)
LIG(54,-19,54,-11)
LIG(46,-19,54,-19)
LIG(47,-12,47,-18)
LIG(53,-12,47,-12)
LIG(53,-18,53,-12)
LIG(47,-18,53,-18)
FSYM
SYM  #button
BB(46,6,55,14)
TITLE 50 10  #D3
MODEL 59
PROP                                                                                                                                   
REC(47,7,6,6,r)
VIS 1
PIN(55,10,0.000,0.000)D3
LIG(54,10,55,10)
LIG(46,14,46,6)
LIG(54,14,46,14)
LIG(54,6,54,14)
LIG(46,6,54,6)
LIG(47,13,47,7)
LIG(53,13,47,13)
LIG(53,7,53,13)
LIG(47,7,53,7)
FSYM
SYM  #button
BB(46,31,55,39)
TITLE 50 35  #D4
MODEL 59
PROP                                                                                                                                   
REC(47,32,6,6,r)
VIS 1
PIN(55,35,0.000,0.000)D4
LIG(54,35,55,35)
LIG(46,39,46,31)
LIG(54,39,46,39)
LIG(54,31,54,39)
LIG(46,31,54,31)
LIG(47,38,47,32)
LIG(53,38,47,38)
LIG(53,32,53,38)
LIG(47,32,53,32)
FSYM
SYM  #button
BB(46,56,55,64)
TITLE 50 60  #D5
MODEL 59
PROP                                                                                                                                   
REC(47,57,6,6,r)
VIS 1
PIN(55,60,0.000,0.000)D5
LIG(54,60,55,60)
LIG(46,64,46,56)
LIG(54,64,46,64)
LIG(54,56,54,64)
LIG(46,56,54,56)
LIG(47,63,47,57)
LIG(53,63,47,63)
LIG(53,57,53,63)
LIG(47,57,53,57)
FSYM
SYM  #DFF1
BB(55,-25,95,5)
TITLE 65 -32  #DFF1
MODEL 6000
PROP                                                                                                                                   
REC(60,-20,30,20,r)
VIS 5
PIN(55,-5,0.000,0.000)CLK
PIN(55,-15,0.000,0.000)D
PIN(95,-15,0.006,0.008)Q
LIG(55,-5,60,-5)
LIG(55,-15,60,-15)
LIG(90,-15,95,-15)
LIG(60,-20,60,0)
LIG(60,-20,90,-20)
LIG(90,-20,90,0)
LIG(90,0,60,0)
VLG module DFF1( CLK,D,Q);
VLG input CLK,D;
VLG output Q;
VLG wire w4,w6,w7,w8,w9,w10,w11,w12;
VLG wire w13,w14,w15,w16,w17,w18,w19,w20;
VLG nmos #(1) nmos_1_1(w13,vss,CLK); //  
VLG pmos #(2) pmos_2_2(w14,vdd,D); //  
VLG pmos #(2) pmos_3_3(w14,vdd,CLK); //  
VLG nmos #(2) nmos_4_4(w14,w13,D); //  
VLG nmos #(1) nmos_5_5(w4,vss,w14); //  
VLG pmos #(1) pmos_6_6(w4,vdd,w14); //  
VLG nmos #(1) nmos_1_7(w15,vss,w6); //  
VLG pmos #(2) pmos_2_8(w16,vdd,Q); //  
VLG pmos #(2) pmos_3_9(w16,vdd,w6); //  
VLG nmos #(2) nmos_4_10(w16,w15,Q); //  
VLG nmos #(1) nmos_5_11(w7,vss,w16); //  
VLG pmos #(1) pmos_6_12(w7,vdd,w16); //  
VLG pmos #(1) pmos_1_13(w8,vdd,w4); //  
VLG nmos #(1) nmos_2_14(w8,vss,w4); //  
VLG nmos #(1) nmos_1_15(w17,vss,w9); //  
VLG pmos #(2) pmos_2_16(w18,vdd,w8); //  
VLG pmos #(2) pmos_3_17(w18,vdd,w9); //  
VLG nmos #(2) nmos_4_18(w18,w17,w8); //  
VLG nmos #(1) nmos_5_19(w10,vss,w18); //  
VLG pmos #(1) pmos_6_20(w10,vdd,w18); //  
VLG pmos #(2) pmos_1_21(Q,vdd,w10); //  
VLG nmos #(2) nmos_2_22(Q,vss,w10); //  
VLG nmos #(1) nmos_1_23(w19,vss,w11); //  
VLG pmos #(2) pmos_2_24(w20,vdd,CLK); //  
VLG pmos #(2) pmos_3_25(w20,vdd,w11); //  
VLG nmos #(2) nmos_4_26(w20,w19,CLK); //  
VLG nmos #(1) nmos_5_27(w12,vss,w20); //  
VLG pmos #(1) pmos_6_28(w12,vdd,w20); //  
VLG pmos #(1) pmos_1_29(w6,vdd,w12); //  
VLG nmos #(1) nmos_2_30(w6,vss,w12); //  
VLG pmos #(1) pmos_1_31(w9,vdd,w7); //  
VLG nmos #(1) nmos_2_32(w9,vss,w7); //  
VLG pmos #(1) pmos_1_33(w11,vdd,D); //  
VLG nmos #(1) nmos_2_34(w11,vss,D); //  
VLG endmodule
FSYM
SYM  #DFF1
BB(55,0,95,30)
TITLE 65 -7  #DFF1
MODEL 6000
PROP                                                                                                                                   
REC(60,5,30,20,r)
VIS 5
PIN(55,20,0.000,0.000)CLK
PIN(55,10,0.000,0.000)D
PIN(95,10,0.006,0.008)Q
LIG(55,20,60,20)
LIG(55,10,60,10)
LIG(90,10,95,10)
LIG(60,5,60,25)
LIG(60,5,90,5)
LIG(90,5,90,25)
LIG(90,25,60,25)
VLG module DFF1( CLK,D,Q);
VLG input CLK,D;
VLG output Q;
VLG wire w4,w6,w7,w8,w9,w10,w11,w12;
VLG wire w13,w14,w15,w16,w17,w18,w19,w20;
VLG nmos #(1) nmos_1_1(w13,vss,CLK); //  
VLG pmos #(2) pmos_2_2(w14,vdd,D); //  
VLG pmos #(2) pmos_3_3(w14,vdd,CLK); //  
VLG nmos #(2) nmos_4_4(w14,w13,D); //  
VLG nmos #(1) nmos_5_5(w4,vss,w14); //  
VLG pmos #(1) pmos_6_6(w4,vdd,w14); //  
VLG nmos #(1) nmos_1_7(w15,vss,w6); //  
VLG pmos #(2) pmos_2_8(w16,vdd,Q); //  
VLG pmos #(2) pmos_3_9(w16,vdd,w6); //  
VLG nmos #(2) nmos_4_10(w16,w15,Q); //  
VLG nmos #(1) nmos_5_11(w7,vss,w16); //  
VLG pmos #(1) pmos_6_12(w7,vdd,w16); //  
VLG pmos #(1) pmos_1_13(w8,vdd,w4); //  
VLG nmos #(1) nmos_2_14(w8,vss,w4); //  
VLG nmos #(1) nmos_1_15(w17,vss,w9); //  
VLG pmos #(2) pmos_2_16(w18,vdd,w8); //  
VLG pmos #(2) pmos_3_17(w18,vdd,w9); //  
VLG nmos #(2) nmos_4_18(w18,w17,w8); //  
VLG nmos #(1) nmos_5_19(w10,vss,w18); //  
VLG pmos #(1) pmos_6_20(w10,vdd,w18); //  
VLG pmos #(2) pmos_1_21(Q,vdd,w10); //  
VLG nmos #(2) nmos_2_22(Q,vss,w10); //  
VLG nmos #(1) nmos_1_23(w19,vss,w11); //  
VLG pmos #(2) pmos_2_24(w20,vdd,CLK); //  
VLG pmos #(2) pmos_3_25(w20,vdd,w11); //  
VLG nmos #(2) nmos_4_26(w20,w19,CLK); //  
VLG nmos #(1) nmos_5_27(w12,vss,w20); //  
VLG pmos #(1) pmos_6_28(w12,vdd,w20); //  
VLG pmos #(1) pmos_1_29(w6,vdd,w12); //  
VLG nmos #(1) nmos_2_30(w6,vss,w12); //  
VLG pmos #(1) pmos_1_31(w9,vdd,w7); //  
VLG nmos #(1) nmos_2_32(w9,vss,w7); //  
VLG pmos #(1) pmos_1_33(w11,vdd,D); //  
VLG nmos #(1) nmos_2_34(w11,vss,D); //  
VLG endmodule
FSYM
SYM  #DFF1
BB(55,25,95,55)
TITLE 65 18  #DFF1
MODEL 6000
PROP                                                                                                                                   
REC(60,30,30,20,r)
VIS 5
PIN(55,45,0.000,0.000)CLK
PIN(55,35,0.000,0.000)D
PIN(95,35,0.006,0.008)Q
LIG(55,45,60,45)
LIG(55,35,60,35)
LIG(90,35,95,35)
LIG(60,30,60,50)
LIG(60,30,90,30)
LIG(90,30,90,50)
LIG(90,50,60,50)
VLG module DFF1( CLK,D,Q);
VLG input CLK,D;
VLG output Q;
VLG wire w4,w6,w7,w8,w9,w10,w11,w12;
VLG wire w13,w14,w15,w16,w17,w18,w19,w20;
VLG nmos #(1) nmos_1_1(w13,vss,CLK); //  
VLG pmos #(2) pmos_2_2(w14,vdd,D); //  
VLG pmos #(2) pmos_3_3(w14,vdd,CLK); //  
VLG nmos #(2) nmos_4_4(w14,w13,D); //  
VLG nmos #(1) nmos_5_5(w4,vss,w14); //  
VLG pmos #(1) pmos_6_6(w4,vdd,w14); //  
VLG nmos #(1) nmos_1_7(w15,vss,w6); //  
VLG pmos #(2) pmos_2_8(w16,vdd,Q); //  
VLG pmos #(2) pmos_3_9(w16,vdd,w6); //  
VLG nmos #(2) nmos_4_10(w16,w15,Q); //  
VLG nmos #(1) nmos_5_11(w7,vss,w16); //  
VLG pmos #(1) pmos_6_12(w7,vdd,w16); //  
VLG pmos #(1) pmos_1_13(w8,vdd,w4); //  
VLG nmos #(1) nmos_2_14(w8,vss,w4); //  
VLG nmos #(1) nmos_1_15(w17,vss,w9); //  
VLG pmos #(2) pmos_2_16(w18,vdd,w8); //  
VLG pmos #(2) pmos_3_17(w18,vdd,w9); //  
VLG nmos #(2) nmos_4_18(w18,w17,w8); //  
VLG nmos #(1) nmos_5_19(w10,vss,w18); //  
VLG pmos #(1) pmos_6_20(w10,vdd,w18); //  
VLG pmos #(2) pmos_1_21(Q,vdd,w10); //  
VLG nmos #(2) nmos_2_22(Q,vss,w10); //  
VLG nmos #(1) nmos_1_23(w19,vss,w11); //  
VLG pmos #(2) pmos_2_24(w20,vdd,CLK); //  
VLG pmos #(2) pmos_3_25(w20,vdd,w11); //  
VLG nmos #(2) nmos_4_26(w20,w19,CLK); //  
VLG nmos #(1) nmos_5_27(w12,vss,w20); //  
VLG pmos #(1) pmos_6_28(w12,vdd,w20); //  
VLG pmos #(1) pmos_1_29(w6,vdd,w12); //  
VLG nmos #(1) nmos_2_30(w6,vss,w12); //  
VLG pmos #(1) pmos_1_31(w9,vdd,w7); //  
VLG nmos #(1) nmos_2_32(w9,vss,w7); //  
VLG pmos #(1) pmos_1_33(w11,vdd,D); //  
VLG nmos #(1) nmos_2_34(w11,vss,D); //  
VLG endmodule
FSYM
SYM  #DFF1
BB(55,50,95,80)
TITLE 65 43  #DFF1
MODEL 6000
PROP                                                                                                                                   
REC(60,55,30,20,r)
VIS 5
PIN(55,70,0.000,0.000)CLK
PIN(55,60,0.000,0.000)D
PIN(95,60,0.006,0.008)Q
LIG(55,70,60,70)
LIG(55,60,60,60)
LIG(90,60,95,60)
LIG(60,55,60,75)
LIG(60,55,90,55)
LIG(90,55,90,75)
LIG(90,75,60,75)
VLG module DFF1( CLK,D,Q);
VLG input CLK,D;
VLG output Q;
VLG wire w4,w6,w7,w8,w9,w10,w11,w12;
VLG wire w13,w14,w15,w16,w17,w18,w19,w20;
VLG nmos #(1) nmos_1_1(w13,vss,CLK); //  
VLG pmos #(2) pmos_2_2(w14,vdd,D); //  
VLG pmos #(2) pmos_3_3(w14,vdd,CLK); //  
VLG nmos #(2) nmos_4_4(w14,w13,D); //  
VLG nmos #(1) nmos_5_5(w4,vss,w14); //  
VLG pmos #(1) pmos_6_6(w4,vdd,w14); //  
VLG nmos #(1) nmos_1_7(w15,vss,w6); //  
VLG pmos #(2) pmos_2_8(w16,vdd,Q); //  
VLG pmos #(2) pmos_3_9(w16,vdd,w6); //  
VLG nmos #(2) nmos_4_10(w16,w15,Q); //  
VLG nmos #(1) nmos_5_11(w7,vss,w16); //  
VLG pmos #(1) pmos_6_12(w7,vdd,w16); //  
VLG pmos #(1) pmos_1_13(w8,vdd,w4); //  
VLG nmos #(1) nmos_2_14(w8,vss,w4); //  
VLG nmos #(1) nmos_1_15(w17,vss,w9); //  
VLG pmos #(2) pmos_2_16(w18,vdd,w8); //  
VLG pmos #(2) pmos_3_17(w18,vdd,w9); //  
VLG nmos #(2) nmos_4_18(w18,w17,w8); //  
VLG nmos #(1) nmos_5_19(w10,vss,w18); //  
VLG pmos #(1) pmos_6_20(w10,vdd,w18); //  
VLG pmos #(2) pmos_1_21(Q,vdd,w10); //  
VLG nmos #(2) nmos_2_22(Q,vss,w10); //  
VLG nmos #(1) nmos_1_23(w19,vss,w11); //  
VLG pmos #(2) pmos_2_24(w20,vdd,CLK); //  
VLG pmos #(2) pmos_3_25(w20,vdd,w11); //  
VLG nmos #(2) nmos_4_26(w20,w19,CLK); //  
VLG nmos #(1) nmos_5_27(w12,vss,w20); //  
VLG pmos #(1) pmos_6_28(w12,vdd,w20); //  
VLG pmos #(1) pmos_1_29(w6,vdd,w12); //  
VLG nmos #(1) nmos_2_30(w6,vss,w12); //  
VLG pmos #(1) pmos_1_31(w9,vdd,w7); //  
VLG nmos #(1) nmos_2_32(w9,vss,w7); //  
VLG pmos #(1) pmos_1_33(w11,vdd,D); //  
VLG nmos #(1) nmos_2_34(w11,vss,D); //  
VLG endmodule
FSYM
SYM  #DFF1
BB(55,75,95,105)
TITLE 65 68  #DFF1
MODEL 6000
PROP                                                                                                                                   
REC(60,80,30,20,r)
VIS 5
PIN(55,95,0.000,0.000)CLK
PIN(55,85,0.000,0.000)D
PIN(95,85,0.006,0.008)Q
LIG(55,95,60,95)
LIG(55,85,60,85)
LIG(90,85,95,85)
LIG(60,80,60,100)
LIG(60,80,90,80)
LIG(90,80,90,100)
LIG(90,100,60,100)
VLG module DFF1( CLK,D,Q);
VLG input CLK,D;
VLG output Q;
VLG wire w4,w6,w7,w8,w9,w10,w11,w12;
VLG wire w13,w14,w15,w16,w17,w18,w19,w20;
VLG nmos #(1) nmos_1_1(w13,vss,CLK); //  
VLG pmos #(2) pmos_2_2(w14,vdd,D); //  
VLG pmos #(2) pmos_3_3(w14,vdd,CLK); //  
VLG nmos #(2) nmos_4_4(w14,w13,D); //  
VLG nmos #(1) nmos_5_5(w4,vss,w14); //  
VLG pmos #(1) pmos_6_6(w4,vdd,w14); //  
VLG nmos #(1) nmos_1_7(w15,vss,w6); //  
VLG pmos #(2) pmos_2_8(w16,vdd,Q); //  
VLG pmos #(2) pmos_3_9(w16,vdd,w6); //  
VLG nmos #(2) nmos_4_10(w16,w15,Q); //  
VLG nmos #(1) nmos_5_11(w7,vss,w16); //  
VLG pmos #(1) pmos_6_12(w7,vdd,w16); //  
VLG pmos #(1) pmos_1_13(w8,vdd,w4); //  
VLG nmos #(1) nmos_2_14(w8,vss,w4); //  
VLG nmos #(1) nmos_1_15(w17,vss,w9); //  
VLG pmos #(2) pmos_2_16(w18,vdd,w8); //  
VLG pmos #(2) pmos_3_17(w18,vdd,w9); //  
VLG nmos #(2) nmos_4_18(w18,w17,w8); //  
VLG nmos #(1) nmos_5_19(w10,vss,w18); //  
VLG pmos #(1) pmos_6_20(w10,vdd,w18); //  
VLG pmos #(2) pmos_1_21(Q,vdd,w10); //  
VLG nmos #(2) nmos_2_22(Q,vss,w10); //  
VLG nmos #(1) nmos_1_23(w19,vss,w11); //  
VLG pmos #(2) pmos_2_24(w20,vdd,CLK); //  
VLG pmos #(2) pmos_3_25(w20,vdd,w11); //  
VLG nmos #(2) nmos_4_26(w20,w19,CLK); //  
VLG nmos #(1) nmos_5_27(w12,vss,w20); //  
VLG pmos #(1) pmos_6_28(w12,vdd,w20); //  
VLG pmos #(1) pmos_1_29(w6,vdd,w12); //  
VLG nmos #(1) nmos_2_30(w6,vss,w12); //  
VLG pmos #(1) pmos_1_31(w9,vdd,w7); //  
VLG nmos #(1) nmos_2_32(w9,vss,w7); //  
VLG pmos #(1) pmos_1_33(w11,vdd,D); //  
VLG nmos #(1) nmos_2_34(w11,vss,D); //  
VLG endmodule
FSYM
SYM  #DFF1
BB(55,95,95,125)
TITLE 65 88  #DFF1
MODEL 6000
PROP                                                                                                                                   
REC(60,100,30,20,r)
VIS 5
PIN(55,115,0.000,0.000)CLK
PIN(55,105,0.000,0.000)D
PIN(95,105,0.006,0.008)Q
LIG(55,115,60,115)
LIG(55,105,60,105)
LIG(90,105,95,105)
LIG(60,100,60,120)
LIG(60,100,90,100)
LIG(90,100,90,120)
LIG(90,120,60,120)
VLG module DFF1( CLK,D,Q);
VLG input CLK,D;
VLG output Q;
VLG wire w4,w6,w7,w8,w9,w10,w11,w12;
VLG wire w13,w14,w15,w16,w17,w18,w19,w20;
VLG nmos #(1) nmos_1_1(w13,vss,CLK); //  
VLG pmos #(2) pmos_2_2(w14,vdd,D); //  
VLG pmos #(2) pmos_3_3(w14,vdd,CLK); //  
VLG nmos #(2) nmos_4_4(w14,w13,D); //  
VLG nmos #(1) nmos_5_5(w4,vss,w14); //  
VLG pmos #(1) pmos_6_6(w4,vdd,w14); //  
VLG nmos #(1) nmos_1_7(w15,vss,w6); //  
VLG pmos #(2) pmos_2_8(w16,vdd,Q); //  
VLG pmos #(2) pmos_3_9(w16,vdd,w6); //  
VLG nmos #(2) nmos_4_10(w16,w15,Q); //  
VLG nmos #(1) nmos_5_11(w7,vss,w16); //  
VLG pmos #(1) pmos_6_12(w7,vdd,w16); //  
VLG pmos #(1) pmos_1_13(w8,vdd,w4); //  
VLG nmos #(1) nmos_2_14(w8,vss,w4); //  
VLG nmos #(1) nmos_1_15(w17,vss,w9); //  
VLG pmos #(2) pmos_2_16(w18,vdd,w8); //  
VLG pmos #(2) pmos_3_17(w18,vdd,w9); //  
VLG nmos #(2) nmos_4_18(w18,w17,w8); //  
VLG nmos #(1) nmos_5_19(w10,vss,w18); //  
VLG pmos #(1) pmos_6_20(w10,vdd,w18); //  
VLG pmos #(2) pmos_1_21(Q,vdd,w10); //  
VLG nmos #(2) nmos_2_22(Q,vss,w10); //  
VLG nmos #(1) nmos_1_23(w19,vss,w11); //  
VLG pmos #(2) pmos_2_24(w20,vdd,CLK); //  
VLG pmos #(2) pmos_3_25(w20,vdd,w11); //  
VLG nmos #(2) nmos_4_26(w20,w19,CLK); //  
VLG nmos #(1) nmos_5_27(w12,vss,w20); //  
VLG pmos #(1) pmos_6_28(w12,vdd,w20); //  
VLG pmos #(1) pmos_1_29(w6,vdd,w12); //  
VLG nmos #(1) nmos_2_30(w6,vss,w12); //  
VLG pmos #(1) pmos_1_31(w9,vdd,w7); //  
VLG nmos #(1) nmos_2_32(w9,vss,w7); //  
VLG pmos #(1) pmos_1_33(w11,vdd,D); //  
VLG nmos #(1) nmos_2_34(w11,vss,D); //  
VLG endmodule
FSYM
SYM  #button
BB(46,81,55,89)
TITLE 50 85  #D6
MODEL 59
PROP                                                                                                                                   
REC(47,82,6,6,r)
VIS 1
PIN(55,85,0.000,0.000)D6
LIG(54,85,55,85)
LIG(46,89,46,81)
LIG(54,89,46,89)
LIG(54,81,54,89)
LIG(46,81,54,81)
LIG(47,88,47,82)
LIG(53,88,47,88)
LIG(53,82,53,88)
LIG(47,82,53,82)
FSYM
SYM  #clock
BB(72,125,78,140)
TITLE 75 135  #clock1
MODEL 69
PROP   10 10 0                                                                                                                              
REC(73,132,4,6,r)
VIS 1
PIN(75,125,0.150,0.048)CLK
LIG(75,130,75,125)
LIG(73,135,73,137)
LIG(73,131,73,133)
LIG(72,130,78,130)
LIG(78,140,72,140)
LIG(77,135,73,135)
LIG(73,133,77,133)
LIG(77,133,77,135)
LIG(77,137,77,139)
LIG(73,137,77,137)
LIG(78,130,78,140)
LIG(72,130,72,140)
FSYM
SYM  #DFF1
BB(55,-50,95,-20)
TITLE 65 -57  #DFF1
MODEL 6000
PROP                                                                                                                                   
REC(60,-45,30,20,r)
VIS 5
PIN(55,-30,0.000,0.000)CLK
PIN(55,-40,0.000,0.000)D
PIN(95,-40,0.006,0.008)Q
LIG(55,-30,60,-30)
LIG(55,-40,60,-40)
LIG(90,-40,95,-40)
LIG(60,-45,60,-25)
LIG(60,-45,90,-45)
LIG(90,-45,90,-25)
LIG(90,-25,60,-25)
VLG module DFF1( CLK,D,Q);
VLG input CLK,D;
VLG output Q;
VLG wire w4,w6,w7,w8,w9,w10,w11,w12;
VLG wire w13,w14,w15,w16,w17,w18,w19,w20;
VLG nmos #(1) nmos_1_1(w13,vss,CLK); //  
VLG pmos #(2) pmos_2_2(w14,vdd,D); //  
VLG pmos #(2) pmos_3_3(w14,vdd,CLK); //  
VLG nmos #(2) nmos_4_4(w14,w13,D); //  
VLG nmos #(1) nmos_5_5(w4,vss,w14); //  
VLG pmos #(1) pmos_6_6(w4,vdd,w14); //  
VLG nmos #(1) nmos_1_7(w15,vss,w6); //  
VLG pmos #(2) pmos_2_8(w16,vdd,Q); //  
VLG pmos #(2) pmos_3_9(w16,vdd,w6); //  
VLG nmos #(2) nmos_4_10(w16,w15,Q); //  
VLG nmos #(1) nmos_5_11(w7,vss,w16); //  
VLG pmos #(1) pmos_6_12(w7,vdd,w16); //  
VLG pmos #(1) pmos_1_13(w8,vdd,w4); //  
VLG nmos #(1) nmos_2_14(w8,vss,w4); //  
VLG nmos #(1) nmos_1_15(w17,vss,w9); //  
VLG pmos #(2) pmos_2_16(w18,vdd,w8); //  
VLG pmos #(2) pmos_3_17(w18,vdd,w9); //  
VLG nmos #(2) nmos_4_18(w18,w17,w8); //  
VLG nmos #(1) nmos_5_19(w10,vss,w18); //  
VLG pmos #(1) pmos_6_20(w10,vdd,w18); //  
VLG pmos #(2) pmos_1_21(Q,vdd,w10); //  
VLG nmos #(2) nmos_2_22(Q,vss,w10); //  
VLG nmos #(1) nmos_1_23(w19,vss,w11); //  
VLG pmos #(2) pmos_2_24(w20,vdd,CLK); //  
VLG pmos #(2) pmos_3_25(w20,vdd,w11); //  
VLG nmos #(2) nmos_4_26(w20,w19,CLK); //  
VLG nmos #(1) nmos_5_27(w12,vss,w20); //  
VLG pmos #(1) pmos_6_28(w12,vdd,w20); //  
VLG pmos #(1) pmos_1_29(w6,vdd,w12); //  
VLG nmos #(1) nmos_2_30(w6,vss,w12); //  
VLG pmos #(1) pmos_1_31(w9,vdd,w7); //  
VLG nmos #(1) nmos_2_32(w9,vss,w7); //  
VLG pmos #(1) pmos_1_33(w11,vdd,D); //  
VLG nmos #(1) nmos_2_34(w11,vss,D); //  
VLG endmodule
FSYM
SYM  #DFF1
BB(55,-75,95,-45)
TITLE 65 -82  #DFF1
MODEL 6000
PROP                                                                                                                                   
REC(60,-70,30,20,r)
VIS 5
PIN(55,-55,0.000,0.000)CLK
PIN(55,-65,0.000,0.000)D
PIN(95,-65,0.006,0.008)Q
LIG(55,-55,60,-55)
LIG(55,-65,60,-65)
LIG(90,-65,95,-65)
LIG(60,-70,60,-50)
LIG(60,-70,90,-70)
LIG(90,-70,90,-50)
LIG(90,-50,60,-50)
VLG module DFF1( CLK,D,Q);
VLG input CLK,D;
VLG output Q;
VLG wire w4,w6,w7,w8,w9,w10,w11,w12;
VLG wire w13,w14,w15,w16,w17,w18,w19,w20;
VLG nmos #(1) nmos_1_1(w13,vss,CLK); //  
VLG pmos #(2) pmos_2_2(w14,vdd,D); //  
VLG pmos #(2) pmos_3_3(w14,vdd,CLK); //  
VLG nmos #(2) nmos_4_4(w14,w13,D); //  
VLG nmos #(1) nmos_5_5(w4,vss,w14); //  
VLG pmos #(1) pmos_6_6(w4,vdd,w14); //  
VLG nmos #(1) nmos_1_7(w15,vss,w6); //  
VLG pmos #(2) pmos_2_8(w16,vdd,Q); //  
VLG pmos #(2) pmos_3_9(w16,vdd,w6); //  
VLG nmos #(2) nmos_4_10(w16,w15,Q); //  
VLG nmos #(1) nmos_5_11(w7,vss,w16); //  
VLG pmos #(1) pmos_6_12(w7,vdd,w16); //  
VLG pmos #(1) pmos_1_13(w8,vdd,w4); //  
VLG nmos #(1) nmos_2_14(w8,vss,w4); //  
VLG nmos #(1) nmos_1_15(w17,vss,w9); //  
VLG pmos #(2) pmos_2_16(w18,vdd,w8); //  
VLG pmos #(2) pmos_3_17(w18,vdd,w9); //  
VLG nmos #(2) nmos_4_18(w18,w17,w8); //  
VLG nmos #(1) nmos_5_19(w10,vss,w18); //  
VLG pmos #(1) pmos_6_20(w10,vdd,w18); //  
VLG pmos #(2) pmos_1_21(Q,vdd,w10); //  
VLG nmos #(2) nmos_2_22(Q,vss,w10); //  
VLG nmos #(1) nmos_1_23(w19,vss,w11); //  
VLG pmos #(2) pmos_2_24(w20,vdd,CLK); //  
VLG pmos #(2) pmos_3_25(w20,vdd,w11); //  
VLG nmos #(2) nmos_4_26(w20,w19,CLK); //  
VLG nmos #(1) nmos_5_27(w12,vss,w20); //  
VLG pmos #(1) pmos_6_28(w12,vdd,w20); //  
VLG pmos #(1) pmos_1_29(w6,vdd,w12); //  
VLG nmos #(1) nmos_2_30(w6,vss,w12); //  
VLG pmos #(1) pmos_1_31(w9,vdd,w7); //  
VLG nmos #(1) nmos_2_32(w9,vss,w7); //  
VLG pmos #(1) pmos_1_33(w11,vdd,D); //  
VLG nmos #(1) nmos_2_34(w11,vss,D); //  
VLG endmodule
FSYM
SYM  #button
BB(46,101,55,109)
TITLE 50 105  #D7
MODEL 59
PROP                                                                                                                                   
REC(47,102,6,6,r)
VIS 1
PIN(55,105,0.000,0.000)D7
LIG(54,105,55,105)
LIG(46,109,46,101)
LIG(54,109,46,109)
LIG(54,101,54,109)
LIG(46,101,54,101)
LIG(47,108,47,102)
LIG(53,108,47,108)
LIG(53,102,53,108)
LIG(47,102,53,102)
FSYM
SYM  #button
BB(46,-69,55,-61)
TITLE 50 -65  #D0
MODEL 59
PROP                                                                                                                                   
REC(47,-68,6,6,r)
VIS 1
PIN(55,-65,0.000,0.000)D0
LIG(54,-65,55,-65)
LIG(46,-61,46,-69)
LIG(54,-61,46,-61)
LIG(54,-69,54,-61)
LIG(46,-69,54,-69)
LIG(47,-62,47,-68)
LIG(53,-62,47,-62)
LIG(53,-68,53,-62)
LIG(47,-68,53,-68)
FSYM
CNC(75 -30)
CNC(75 -5)
CNC(75 20)
CNC(75 45)
CNC(75 70)
CNC(75 95)
CNC(75 115)
LIG(75,115,75,95)
LIG(75,125,75,115)
LIG(55,-55,75,-55)
LIG(55,-30,75,-30)
LIG(55,115,75,115)
LIG(75,-30,75,-55)
LIG(55,-5,75,-5)
LIG(75,95,75,70)
LIG(75,-5,75,-30)
LIG(55,20,75,20)
LIG(55,95,75,95)
LIG(75,20,75,-5)
LIG(55,45,75,45)
LIG(75,70,75,45)
LIG(75,45,75,20)
LIG(55,70,75,70)
FFIG C:\Users\savit\Downloads\DFF8.sch
