
*** Running vivado
    with args -log axis_dma_design_dshot_axi_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source axis_dma_design_dshot_axi_0_0.tcl


****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source axis_dma_design_dshot_axi_0_0.tcl -notrace
Command: synth_design -top axis_dma_design_dshot_axi_0_0 -part xc7s25csga225-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'axis_dma_design_dshot_axi_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Device 21-403] Loading part xc7s25csga225-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 72614
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2133.730 ; gain = 0.000 ; free physical = 1217 ; free virtual = 10203
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'axis_dma_design_dshot_axi_0_0' [/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.srcs/sources_1/bd/axis_dma_design/ip/axis_dma_design_dshot_axi_0_0/synth/axis_dma_design_dshot_axi_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'dshot_axi' [/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/ip/dshot/rtl/dshot_axi.v:53]
	Parameter update_guardtime bound to: 1000000 - type: integer 
	Parameter clockFrequency bound to: 120000000 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter OPT_SKIDBUFFER bound to: 1'b0 
	Parameter OPT_LOWPOWER bound to: 1'b0 
	Parameter ADDRLSB bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dshot_output' [/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/ip/dshot/rtl/dshot_out.v:4]
	Parameter update_guardtime bound to: 1000000 - type: integer 
	Parameter clockFrequency bound to: 120000000 - type: integer 
	Parameter INIT_TIME bound to: 4'b0000 
	Parameter HIGH_TIME bound to: 4'b0001 
	Parameter LOW_TIME bound to: 4'b0010 
	Parameter IDLE_ bound to: 4'b0011 
	Parameter GAURD_BAND_SIGNAL bound to: 16'b0000000000000101 
	Parameter LOW_HIGH_TIME bound to: 16'b0000000001111000 
	Parameter LOW_LOW_TIME bound to: 16'b0000000011010110 
	Parameter HIGH_HIGH_TIME bound to: 16'b0000000011111111 
	Parameter HIGH_LOW_TIME bound to: 16'b0000000001001111 
	Parameter NUM_BIT_TO_SHIFT bound to: 5'b01111 
	Parameter GUARD_TIME bound to: 16'b0011000011010100 
INFO: [Synth 8-251] update xxxx [/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/ip/dshot/rtl/dshot_out.v:79]
INFO: [Synth 8-251] INIT_TIME 0xxxxx [/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/ip/dshot/rtl/dshot_out.v:86]
INFO: [Synth 8-251] DONE  Complete  [/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/ip/dshot/rtl/dshot_out.v:112]
INFO: [Synth 8-6155] done synthesizing module 'dshot_output' (1#1) [/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/ip/dshot/rtl/dshot_out.v:4]
INFO: [Synth 8-6155] done synthesizing module 'dshot_axi' (2#1) [/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/ip/dshot/rtl/dshot_axi.v:53]
INFO: [Synth 8-6155] done synthesizing module 'axis_dma_design_dshot_axi_0_0' (3#1) [/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.srcs/sources_1/bd/axis_dma_design/ip/axis_dma_design_dshot_axi_0_0/synth/axis_dma_design_dshot_axi_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2154.641 ; gain = 20.910 ; free physical = 1976 ; free virtual = 10971
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2169.484 ; gain = 35.754 ; free physical = 1948 ; free virtual = 10943
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2169.484 ; gain = 35.754 ; free physical = 1948 ; free virtual = 10943
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2169.484 ; gain = 0.000 ; free physical = 1942 ; free virtual = 10938
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2335.234 ; gain = 0.000 ; free physical = 1834 ; free virtual = 10830
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2335.234 ; gain = 0.000 ; free physical = 1831 ; free virtual = 10827
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2335.234 ; gain = 201.504 ; free physical = 1827 ; free virtual = 10825
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s25csga225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2335.234 ; gain = 201.504 ; free physical = 1825 ; free virtual = 10824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2335.234 ; gain = 201.504 ; free physical = 1825 ; free virtual = 10824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2335.234 ; gain = 201.504 ; free physical = 1771 ; free virtual = 10770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 8     
	   2 Input    5 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 12    
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   4 Input   32 Bit        Muxes := 5     
	   2 Input   16 Bit        Muxes := 40    
	   4 Input   16 Bit        Muxes := 8     
	   2 Input    8 Bit        Muxes := 24    
	   2 Input    5 Bit        Muxes := 4     
	   3 Input    2 Bit        Muxes := 8     
	   2 Input    2 Bit        Muxes := 32    
	   4 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 83    
	   4 Input    1 Bit        Muxes := 36    
	   7 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 90 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2335.234 ; gain = 201.504 ; free physical = 1768 ; free virtual = 10772
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2335.234 ; gain = 201.504 ; free physical = 2443 ; free virtual = 11438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2335.234 ; gain = 201.504 ; free physical = 2442 ; free virtual = 11437
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2335.234 ; gain = 201.504 ; free physical = 2434 ; free virtual = 11429
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2335.234 ; gain = 201.504 ; free physical = 2641 ; free virtual = 11634
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2335.234 ; gain = 201.504 ; free physical = 2641 ; free virtual = 11634
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2335.234 ; gain = 201.504 ; free physical = 2641 ; free virtual = 11634
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2335.234 ; gain = 201.504 ; free physical = 2641 ; free virtual = 11634
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2335.234 ; gain = 201.504 ; free physical = 2641 ; free virtual = 11634
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2335.234 ; gain = 201.504 ; free physical = 2641 ; free virtual = 11634
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    48|
|2     |LUT1   |   140|
|3     |LUT2   |   130|
|4     |LUT3   |    90|
|5     |LUT4   |    95|
|6     |LUT5   |    41|
|7     |LUT6   |   109|
|8     |FDCE   |   192|
|9     |FDPE   |    32|
|10    |FDRE   |   231|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2335.234 ; gain = 201.504 ; free physical = 2641 ; free virtual = 11634
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2335.234 ; gain = 35.754 ; free physical = 2761 ; free virtual = 11754
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2335.234 ; gain = 201.504 ; free physical = 2761 ; free virtual = 11754
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2335.234 ; gain = 0.000 ; free physical = 2837 ; free virtual = 11830
INFO: [Netlist 29-17] Analyzing 48 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2335.234 ; gain = 0.000 ; free physical = 2770 ; free virtual = 11763
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2335.234 ; gain = 201.594 ; free physical = 2908 ; free virtual = 11901
INFO: [Common 17-1381] The checkpoint '/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.runs/axis_dma_design_dshot_axi_0_0_synth_1/axis_dma_design_dshot_axi_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
INFO: [Common 17-1381] The checkpoint '/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma.runs/axis_dma_design_dshot_axi_0_0_synth_1/axis_dma_design_dshot_axi_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file axis_dma_design_dshot_axi_0_0_utilization_synth.rpt -pb axis_dma_design_dshot_axi_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Sep  2 10:26:52 2020...
