// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_71 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
input  [17:0] p_read17;
input  [17:0] p_read18;
output  [12:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_380_p2;
reg   [0:0] icmp_ln86_reg_1384;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1384_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1384_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1384_pp0_iter3_reg;
wire   [0:0] icmp_ln86_803_fu_392_p2;
reg   [0:0] icmp_ln86_803_reg_1394;
reg   [0:0] icmp_ln86_803_reg_1394_pp0_iter1_reg;
reg   [0:0] icmp_ln86_803_reg_1394_pp0_iter2_reg;
wire   [0:0] icmp_ln86_804_fu_398_p2;
reg   [0:0] icmp_ln86_804_reg_1400;
wire   [0:0] icmp_ln86_805_fu_404_p2;
reg   [0:0] icmp_ln86_805_reg_1406;
wire   [0:0] icmp_ln86_806_fu_410_p2;
reg   [0:0] icmp_ln86_806_reg_1412;
reg   [0:0] icmp_ln86_806_reg_1412_pp0_iter1_reg;
reg   [0:0] icmp_ln86_806_reg_1412_pp0_iter2_reg;
reg   [0:0] icmp_ln86_806_reg_1412_pp0_iter3_reg;
wire   [0:0] icmp_ln86_807_fu_416_p2;
reg   [0:0] icmp_ln86_807_reg_1418;
reg   [0:0] icmp_ln86_807_reg_1418_pp0_iter1_reg;
reg   [0:0] icmp_ln86_807_reg_1418_pp0_iter2_reg;
reg   [0:0] icmp_ln86_807_reg_1418_pp0_iter3_reg;
wire   [0:0] icmp_ln86_808_fu_422_p2;
reg   [0:0] icmp_ln86_808_reg_1424;
reg   [0:0] icmp_ln86_808_reg_1424_pp0_iter1_reg;
wire   [0:0] icmp_ln86_809_fu_428_p2;
reg   [0:0] icmp_ln86_809_reg_1430;
reg   [0:0] icmp_ln86_809_reg_1430_pp0_iter1_reg;
reg   [0:0] icmp_ln86_809_reg_1430_pp0_iter2_reg;
wire   [0:0] icmp_ln86_810_fu_434_p2;
reg   [0:0] icmp_ln86_810_reg_1436;
reg   [0:0] icmp_ln86_810_reg_1436_pp0_iter1_reg;
reg   [0:0] icmp_ln86_810_reg_1436_pp0_iter2_reg;
wire   [0:0] icmp_ln86_811_fu_440_p2;
reg   [0:0] icmp_ln86_811_reg_1443;
reg   [0:0] icmp_ln86_811_reg_1443_pp0_iter1_reg;
reg   [0:0] icmp_ln86_811_reg_1443_pp0_iter2_reg;
reg   [0:0] icmp_ln86_811_reg_1443_pp0_iter3_reg;
wire   [0:0] icmp_ln86_812_fu_446_p2;
reg   [0:0] icmp_ln86_812_reg_1449;
reg   [0:0] icmp_ln86_812_reg_1449_pp0_iter1_reg;
reg   [0:0] icmp_ln86_812_reg_1449_pp0_iter2_reg;
reg   [0:0] icmp_ln86_812_reg_1449_pp0_iter3_reg;
wire   [0:0] icmp_ln86_813_fu_452_p2;
reg   [0:0] icmp_ln86_813_reg_1455;
reg   [0:0] icmp_ln86_813_reg_1455_pp0_iter1_reg;
reg   [0:0] icmp_ln86_813_reg_1455_pp0_iter2_reg;
reg   [0:0] icmp_ln86_813_reg_1455_pp0_iter3_reg;
reg   [0:0] icmp_ln86_813_reg_1455_pp0_iter4_reg;
wire   [0:0] icmp_ln86_814_fu_458_p2;
reg   [0:0] icmp_ln86_814_reg_1461;
reg   [0:0] icmp_ln86_814_reg_1461_pp0_iter1_reg;
reg   [0:0] icmp_ln86_814_reg_1461_pp0_iter2_reg;
reg   [0:0] icmp_ln86_814_reg_1461_pp0_iter3_reg;
reg   [0:0] icmp_ln86_814_reg_1461_pp0_iter4_reg;
reg   [0:0] icmp_ln86_814_reg_1461_pp0_iter5_reg;
wire   [0:0] icmp_ln86_815_fu_464_p2;
reg   [0:0] icmp_ln86_815_reg_1467;
reg   [0:0] icmp_ln86_815_reg_1467_pp0_iter1_reg;
reg   [0:0] icmp_ln86_815_reg_1467_pp0_iter2_reg;
reg   [0:0] icmp_ln86_815_reg_1467_pp0_iter3_reg;
reg   [0:0] icmp_ln86_815_reg_1467_pp0_iter4_reg;
reg   [0:0] icmp_ln86_815_reg_1467_pp0_iter5_reg;
reg   [0:0] icmp_ln86_815_reg_1467_pp0_iter6_reg;
wire   [0:0] icmp_ln86_816_fu_470_p2;
reg   [0:0] icmp_ln86_816_reg_1473;
reg   [0:0] icmp_ln86_816_reg_1473_pp0_iter1_reg;
wire   [0:0] icmp_ln86_817_fu_476_p2;
reg   [0:0] icmp_ln86_817_reg_1478;
reg   [0:0] icmp_ln86_817_reg_1478_pp0_iter1_reg;
wire   [0:0] icmp_ln86_818_fu_482_p2;
reg   [0:0] icmp_ln86_818_reg_1483;
reg   [0:0] icmp_ln86_818_reg_1483_pp0_iter1_reg;
wire   [0:0] icmp_ln86_819_fu_498_p2;
reg   [0:0] icmp_ln86_819_reg_1488;
reg   [0:0] icmp_ln86_819_reg_1488_pp0_iter1_reg;
reg   [0:0] icmp_ln86_819_reg_1488_pp0_iter2_reg;
wire   [0:0] icmp_ln86_820_fu_504_p2;
reg   [0:0] icmp_ln86_820_reg_1493;
reg   [0:0] icmp_ln86_820_reg_1493_pp0_iter1_reg;
reg   [0:0] icmp_ln86_820_reg_1493_pp0_iter2_reg;
wire   [0:0] icmp_ln86_821_fu_510_p2;
reg   [0:0] icmp_ln86_821_reg_1498;
reg   [0:0] icmp_ln86_821_reg_1498_pp0_iter1_reg;
reg   [0:0] icmp_ln86_821_reg_1498_pp0_iter2_reg;
wire   [0:0] icmp_ln86_822_fu_516_p2;
reg   [0:0] icmp_ln86_822_reg_1503;
reg   [0:0] icmp_ln86_822_reg_1503_pp0_iter1_reg;
reg   [0:0] icmp_ln86_822_reg_1503_pp0_iter2_reg;
reg   [0:0] icmp_ln86_822_reg_1503_pp0_iter3_reg;
wire   [0:0] icmp_ln86_823_fu_522_p2;
reg   [0:0] icmp_ln86_823_reg_1508;
reg   [0:0] icmp_ln86_823_reg_1508_pp0_iter1_reg;
reg   [0:0] icmp_ln86_823_reg_1508_pp0_iter2_reg;
reg   [0:0] icmp_ln86_823_reg_1508_pp0_iter3_reg;
wire   [0:0] icmp_ln86_824_fu_528_p2;
reg   [0:0] icmp_ln86_824_reg_1513;
reg   [0:0] icmp_ln86_824_reg_1513_pp0_iter1_reg;
reg   [0:0] icmp_ln86_824_reg_1513_pp0_iter2_reg;
reg   [0:0] icmp_ln86_824_reg_1513_pp0_iter3_reg;
wire   [0:0] icmp_ln86_825_fu_534_p2;
reg   [0:0] icmp_ln86_825_reg_1518;
reg   [0:0] icmp_ln86_825_reg_1518_pp0_iter1_reg;
reg   [0:0] icmp_ln86_825_reg_1518_pp0_iter2_reg;
reg   [0:0] icmp_ln86_825_reg_1518_pp0_iter3_reg;
reg   [0:0] icmp_ln86_825_reg_1518_pp0_iter4_reg;
wire   [0:0] icmp_ln86_826_fu_540_p2;
reg   [0:0] icmp_ln86_826_reg_1523;
reg   [0:0] icmp_ln86_826_reg_1523_pp0_iter1_reg;
reg   [0:0] icmp_ln86_826_reg_1523_pp0_iter2_reg;
reg   [0:0] icmp_ln86_826_reg_1523_pp0_iter3_reg;
reg   [0:0] icmp_ln86_826_reg_1523_pp0_iter4_reg;
wire   [0:0] icmp_ln86_827_fu_546_p2;
reg   [0:0] icmp_ln86_827_reg_1528;
reg   [0:0] icmp_ln86_827_reg_1528_pp0_iter1_reg;
reg   [0:0] icmp_ln86_827_reg_1528_pp0_iter2_reg;
reg   [0:0] icmp_ln86_827_reg_1528_pp0_iter3_reg;
reg   [0:0] icmp_ln86_827_reg_1528_pp0_iter4_reg;
wire   [0:0] icmp_ln86_828_fu_562_p2;
reg   [0:0] icmp_ln86_828_reg_1533;
reg   [0:0] icmp_ln86_828_reg_1533_pp0_iter1_reg;
reg   [0:0] icmp_ln86_828_reg_1533_pp0_iter2_reg;
reg   [0:0] icmp_ln86_828_reg_1533_pp0_iter3_reg;
reg   [0:0] icmp_ln86_828_reg_1533_pp0_iter4_reg;
reg   [0:0] icmp_ln86_828_reg_1533_pp0_iter5_reg;
wire   [0:0] icmp_ln86_829_fu_568_p2;
reg   [0:0] icmp_ln86_829_reg_1538;
reg   [0:0] icmp_ln86_829_reg_1538_pp0_iter1_reg;
reg   [0:0] icmp_ln86_829_reg_1538_pp0_iter2_reg;
reg   [0:0] icmp_ln86_829_reg_1538_pp0_iter3_reg;
reg   [0:0] icmp_ln86_829_reg_1538_pp0_iter4_reg;
reg   [0:0] icmp_ln86_829_reg_1538_pp0_iter5_reg;
wire   [0:0] icmp_ln86_830_fu_574_p2;
reg   [0:0] icmp_ln86_830_reg_1543;
reg   [0:0] icmp_ln86_830_reg_1543_pp0_iter1_reg;
reg   [0:0] icmp_ln86_830_reg_1543_pp0_iter2_reg;
reg   [0:0] icmp_ln86_830_reg_1543_pp0_iter3_reg;
reg   [0:0] icmp_ln86_830_reg_1543_pp0_iter4_reg;
reg   [0:0] icmp_ln86_830_reg_1543_pp0_iter5_reg;
reg   [0:0] icmp_ln86_830_reg_1543_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_580_p2;
reg   [0:0] and_ln102_reg_1548;
reg   [0:0] and_ln102_reg_1548_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1548_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_592_p2;
reg   [0:0] and_ln104_reg_1556;
wire   [0:0] and_ln102_986_fu_598_p2;
reg   [0:0] and_ln102_986_reg_1562;
wire   [0:0] and_ln104_144_fu_607_p2;
reg   [0:0] and_ln104_144_reg_1568;
reg   [0:0] and_ln104_144_reg_1568_pp0_iter2_reg;
wire   [0:0] and_ln102_987_fu_612_p2;
reg   [0:0] and_ln102_987_reg_1574;
reg   [0:0] and_ln102_987_reg_1574_pp0_iter2_reg;
wire   [0:0] and_ln104_145_fu_621_p2;
reg   [0:0] and_ln104_145_reg_1581;
reg   [0:0] and_ln104_145_reg_1581_pp0_iter2_reg;
reg   [0:0] and_ln104_145_reg_1581_pp0_iter3_reg;
wire   [0:0] and_ln102_990_fu_626_p2;
reg   [0:0] and_ln102_990_reg_1587;
wire   [0:0] and_ln104_148_fu_636_p2;
reg   [0:0] and_ln104_148_reg_1592;
wire   [0:0] or_ln117_705_fu_642_p2;
reg   [0:0] or_ln117_705_reg_1599;
wire   [0:0] xor_ln104_fu_648_p2;
reg   [0:0] xor_ln104_reg_1605;
wire   [0:0] or_ln117_709_fu_750_p2;
reg   [0:0] or_ln117_709_reg_1611;
wire   [2:0] select_ln117_782_fu_764_p3;
reg   [2:0] select_ln117_782_reg_1616;
wire   [0:0] or_ln117_711_fu_772_p2;
reg   [0:0] or_ln117_711_reg_1621;
wire   [0:0] and_ln102_985_fu_776_p2;
reg   [0:0] and_ln102_985_reg_1627;
wire   [0:0] and_ln104_143_fu_785_p2;
reg   [0:0] and_ln104_143_reg_1633;
wire   [0:0] and_ln102_988_fu_790_p2;
reg   [0:0] and_ln102_988_reg_1639;
wire   [0:0] and_ln102_993_fu_804_p2;
reg   [0:0] and_ln102_993_reg_1645;
wire   [0:0] or_ln117_715_fu_887_p2;
reg   [0:0] or_ln117_715_reg_1651;
wire   [3:0] select_ln117_788_fu_901_p3;
reg   [3:0] select_ln117_788_reg_1656;
wire   [0:0] and_ln104_146_fu_914_p2;
reg   [0:0] and_ln104_146_reg_1661;
wire   [0:0] and_ln102_989_fu_919_p2;
reg   [0:0] and_ln102_989_reg_1666;
reg   [0:0] and_ln102_989_reg_1666_pp0_iter5_reg;
wire   [0:0] and_ln104_147_fu_928_p2;
reg   [0:0] and_ln104_147_reg_1673;
reg   [0:0] and_ln104_147_reg_1673_pp0_iter5_reg;
reg   [0:0] and_ln104_147_reg_1673_pp0_iter6_reg;
wire   [0:0] and_ln102_994_fu_943_p2;
reg   [0:0] and_ln102_994_reg_1679;
wire   [0:0] or_ln117_720_fu_1026_p2;
reg   [0:0] or_ln117_720_reg_1684;
wire   [4:0] select_ln117_794_fu_1038_p3;
reg   [4:0] select_ln117_794_reg_1689;
wire   [0:0] or_ln117_722_fu_1046_p2;
reg   [0:0] or_ln117_722_reg_1694;
wire   [0:0] or_ln117_724_fu_1052_p2;
reg   [0:0] or_ln117_724_reg_1700;
reg   [0:0] or_ln117_724_reg_1700_pp0_iter5_reg;
wire   [0:0] or_ln117_726_fu_1128_p2;
reg   [0:0] or_ln117_726_reg_1708;
wire   [4:0] select_ln117_800_fu_1141_p3;
reg   [4:0] select_ln117_800_reg_1713;
wire   [0:0] or_ln117_730_fu_1203_p2;
reg   [0:0] or_ln117_730_reg_1718;
wire   [4:0] select_ln117_804_fu_1217_p3;
reg   [4:0] select_ln117_804_reg_1723;
wire    ap_block_pp0_stage0;
wire   [16:0] tmp_fu_488_p4;
wire   [14:0] tmp_10_fu_552_p4;
wire   [0:0] icmp_ln86_802_fu_386_p2;
wire   [0:0] xor_ln104_379_fu_586_p2;
wire   [0:0] xor_ln104_381_fu_602_p2;
wire   [0:0] xor_ln104_382_fu_616_p2;
wire   [0:0] xor_ln104_387_fu_631_p2;
wire   [0:0] xor_ln104_385_fu_653_p2;
wire   [0:0] and_ln102_998_fu_666_p2;
wire   [0:0] and_ln102_991_fu_658_p2;
wire   [0:0] and_ln102_997_fu_662_p2;
wire   [0:0] xor_ln117_fu_686_p2;
wire   [0:0] or_ln117_704_fu_691_p2;
wire   [0:0] or_ln117_fu_681_p2;
wire   [1:0] zext_ln117_fu_696_p1;
wire   [0:0] and_ln102_999_fu_671_p2;
wire   [1:0] select_ln117_fu_700_p3;
wire   [1:0] select_ln117_778_fu_713_p3;
wire   [0:0] or_ln117_706_fu_708_p2;
wire   [2:0] zext_ln117_85_fu_720_p1;
wire   [0:0] or_ln117_707_fu_724_p2;
wire   [0:0] and_ln102_1000_fu_676_p2;
wire   [2:0] select_ln117_779_fu_728_p3;
wire   [0:0] or_ln117_708_fu_736_p2;
wire   [2:0] select_ln117_780_fu_742_p3;
wire   [2:0] select_ln117_781_fu_756_p3;
wire   [0:0] xor_ln104_380_fu_780_p2;
wire   [0:0] xor_ln104_386_fu_795_p2;
wire   [0:0] and_ln102_1001_fu_809_p2;
wire   [0:0] and_ln102_1003_fu_819_p2;
wire   [0:0] and_ln102_992_fu_800_p2;
wire   [0:0] and_ln102_1002_fu_814_p2;
wire   [0:0] or_ln117_710_fu_833_p2;
wire   [3:0] zext_ln117_86_fu_838_p1;
wire   [0:0] and_ln102_1004_fu_823_p2;
wire   [3:0] select_ln117_783_fu_841_p3;
wire   [0:0] or_ln117_712_fu_849_p2;
wire   [3:0] select_ln117_784_fu_854_p3;
wire   [0:0] or_ln117_713_fu_861_p2;
wire   [0:0] and_ln102_1005_fu_828_p2;
wire   [3:0] select_ln117_785_fu_865_p3;
wire   [0:0] or_ln117_714_fu_873_p2;
wire   [3:0] select_ln117_786_fu_879_p3;
wire   [3:0] select_ln117_787_fu_893_p3;
wire   [0:0] xor_ln104_383_fu_909_p2;
wire   [0:0] xor_ln104_384_fu_923_p2;
wire   [0:0] xor_ln104_388_fu_933_p2;
wire   [0:0] and_ln102_1006_fu_948_p2;
wire   [0:0] xor_ln104_389_fu_938_p2;
wire   [0:0] and_ln102_1009_fu_962_p2;
wire   [0:0] and_ln102_1007_fu_953_p2;
wire   [0:0] or_ln117_716_fu_972_p2;
wire   [0:0] and_ln102_1008_fu_958_p2;
wire   [3:0] select_ln117_789_fu_977_p3;
wire   [3:0] select_ln117_790_fu_989_p3;
wire   [0:0] or_ln117_717_fu_984_p2;
wire   [4:0] zext_ln117_87_fu_996_p1;
wire   [0:0] or_ln117_718_fu_1000_p2;
wire   [0:0] and_ln102_1010_fu_967_p2;
wire   [4:0] select_ln117_791_fu_1004_p3;
wire   [0:0] or_ln117_719_fu_1012_p2;
wire   [4:0] select_ln117_792_fu_1018_p3;
wire   [4:0] select_ln117_793_fu_1030_p3;
wire   [0:0] xor_ln104_390_fu_1056_p2;
wire   [0:0] and_ln102_1012_fu_1069_p2;
wire   [0:0] and_ln102_995_fu_1061_p2;
wire   [0:0] and_ln102_1011_fu_1065_p2;
wire   [0:0] or_ln117_721_fu_1084_p2;
wire   [0:0] and_ln102_1013_fu_1074_p2;
wire   [4:0] select_ln117_795_fu_1089_p3;
wire   [0:0] or_ln117_723_fu_1096_p2;
wire   [4:0] select_ln117_796_fu_1101_p3;
wire   [0:0] and_ln102_1014_fu_1079_p2;
wire   [4:0] select_ln117_797_fu_1108_p3;
wire   [0:0] or_ln117_725_fu_1116_p2;
wire   [4:0] select_ln117_798_fu_1121_p3;
wire   [4:0] select_ln117_799_fu_1133_p3;
wire   [0:0] xor_ln104_391_fu_1149_p2;
wire   [0:0] and_ln102_1015_fu_1158_p2;
wire   [0:0] and_ln102_996_fu_1154_p2;
wire   [0:0] and_ln102_1016_fu_1163_p2;
wire   [0:0] or_ln117_727_fu_1173_p2;
wire   [0:0] or_ln117_728_fu_1178_p2;
wire   [0:0] and_ln102_1017_fu_1168_p2;
wire   [4:0] select_ln117_801_fu_1182_p3;
wire   [0:0] or_ln117_729_fu_1189_p2;
wire   [4:0] select_ln117_802_fu_1195_p3;
wire   [4:0] select_ln117_803_fu_1209_p3;
wire   [0:0] xor_ln104_392_fu_1225_p2;
wire   [0:0] and_ln102_1018_fu_1230_p2;
wire   [0:0] and_ln102_1019_fu_1235_p2;
wire   [0:0] or_ln117_731_fu_1240_p2;
wire   [12:0] agg_result_fu_1252_p63;
wire   [4:0] agg_result_fu_1252_p64;
wire   [12:0] agg_result_fu_1252_p65;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
reg   [17:0] p_read17_int_reg;
reg   [17:0] p_read18_int_reg;
wire   [4:0] agg_result_fu_1252_p1;
wire   [4:0] agg_result_fu_1252_p3;
wire   [4:0] agg_result_fu_1252_p5;
wire   [4:0] agg_result_fu_1252_p7;
wire   [4:0] agg_result_fu_1252_p9;
wire   [4:0] agg_result_fu_1252_p11;
wire   [4:0] agg_result_fu_1252_p13;
wire   [4:0] agg_result_fu_1252_p15;
wire   [4:0] agg_result_fu_1252_p17;
wire   [4:0] agg_result_fu_1252_p19;
wire   [4:0] agg_result_fu_1252_p21;
wire   [4:0] agg_result_fu_1252_p23;
wire   [4:0] agg_result_fu_1252_p25;
wire   [4:0] agg_result_fu_1252_p27;
wire   [4:0] agg_result_fu_1252_p29;
wire   [4:0] agg_result_fu_1252_p31;
wire  signed [4:0] agg_result_fu_1252_p33;
wire  signed [4:0] agg_result_fu_1252_p35;
wire  signed [4:0] agg_result_fu_1252_p37;
wire  signed [4:0] agg_result_fu_1252_p39;
wire  signed [4:0] agg_result_fu_1252_p41;
wire  signed [4:0] agg_result_fu_1252_p43;
wire  signed [4:0] agg_result_fu_1252_p45;
wire  signed [4:0] agg_result_fu_1252_p47;
wire  signed [4:0] agg_result_fu_1252_p49;
wire  signed [4:0] agg_result_fu_1252_p51;
wire  signed [4:0] agg_result_fu_1252_p53;
wire  signed [4:0] agg_result_fu_1252_p55;
wire  signed [4:0] agg_result_fu_1252_p57;
wire  signed [4:0] agg_result_fu_1252_p59;
wire  signed [4:0] agg_result_fu_1252_p61;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_63_5_13_1_1_x #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 13 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 13 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 13 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 13 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 13 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 13 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 13 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 13 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 13 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 13 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 13 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 13 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 13 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 13 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 13 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 13 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 13 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 13 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 13 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 13 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 13 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 13 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 13 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 13 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 13 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 13 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 13 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
sparsemux_63_5_13_1_1_x_U856(
    .din0(13'd741),
    .din1(13'd8007),
    .din2(13'd864),
    .din3(13'd1106),
    .din4(13'd8150),
    .din5(13'd8129),
    .din6(13'd733),
    .din7(13'd2356),
    .din8(13'd548),
    .din9(13'd7820),
    .din10(13'd639),
    .din11(13'd8103),
    .din12(13'd2113),
    .din13(13'd7980),
    .din14(13'd306),
    .din15(13'd8015),
    .din16(13'd21),
    .din17(13'd8052),
    .din18(13'd273),
    .din19(13'd66),
    .din20(13'd248),
    .din21(13'd7995),
    .din22(13'd47),
    .din23(13'd7669),
    .din24(13'd7994),
    .din25(13'd7828),
    .din26(13'd1989),
    .din27(13'd40),
    .din28(13'd504),
    .din29(13'd204),
    .din30(13'd7228),
    .def(agg_result_fu_1252_p63),
    .sel(agg_result_fu_1252_p64),
    .dout(agg_result_fu_1252_p65)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_985_reg_1627 <= and_ln102_985_fu_776_p2;
        and_ln102_986_reg_1562 <= and_ln102_986_fu_598_p2;
        and_ln102_987_reg_1574 <= and_ln102_987_fu_612_p2;
        and_ln102_987_reg_1574_pp0_iter2_reg <= and_ln102_987_reg_1574;
        and_ln102_988_reg_1639 <= and_ln102_988_fu_790_p2;
        and_ln102_989_reg_1666 <= and_ln102_989_fu_919_p2;
        and_ln102_989_reg_1666_pp0_iter5_reg <= and_ln102_989_reg_1666;
        and_ln102_990_reg_1587 <= and_ln102_990_fu_626_p2;
        and_ln102_993_reg_1645 <= and_ln102_993_fu_804_p2;
        and_ln102_994_reg_1679 <= and_ln102_994_fu_943_p2;
        and_ln102_reg_1548 <= and_ln102_fu_580_p2;
        and_ln102_reg_1548_pp0_iter1_reg <= and_ln102_reg_1548;
        and_ln102_reg_1548_pp0_iter2_reg <= and_ln102_reg_1548_pp0_iter1_reg;
        and_ln104_143_reg_1633 <= and_ln104_143_fu_785_p2;
        and_ln104_144_reg_1568 <= and_ln104_144_fu_607_p2;
        and_ln104_144_reg_1568_pp0_iter2_reg <= and_ln104_144_reg_1568;
        and_ln104_145_reg_1581 <= and_ln104_145_fu_621_p2;
        and_ln104_145_reg_1581_pp0_iter2_reg <= and_ln104_145_reg_1581;
        and_ln104_145_reg_1581_pp0_iter3_reg <= and_ln104_145_reg_1581_pp0_iter2_reg;
        and_ln104_146_reg_1661 <= and_ln104_146_fu_914_p2;
        and_ln104_147_reg_1673 <= and_ln104_147_fu_928_p2;
        and_ln104_147_reg_1673_pp0_iter5_reg <= and_ln104_147_reg_1673;
        and_ln104_147_reg_1673_pp0_iter6_reg <= and_ln104_147_reg_1673_pp0_iter5_reg;
        and_ln104_148_reg_1592 <= and_ln104_148_fu_636_p2;
        and_ln104_reg_1556 <= and_ln104_fu_592_p2;
        icmp_ln86_803_reg_1394 <= icmp_ln86_803_fu_392_p2;
        icmp_ln86_803_reg_1394_pp0_iter1_reg <= icmp_ln86_803_reg_1394;
        icmp_ln86_803_reg_1394_pp0_iter2_reg <= icmp_ln86_803_reg_1394_pp0_iter1_reg;
        icmp_ln86_804_reg_1400 <= icmp_ln86_804_fu_398_p2;
        icmp_ln86_805_reg_1406 <= icmp_ln86_805_fu_404_p2;
        icmp_ln86_806_reg_1412 <= icmp_ln86_806_fu_410_p2;
        icmp_ln86_806_reg_1412_pp0_iter1_reg <= icmp_ln86_806_reg_1412;
        icmp_ln86_806_reg_1412_pp0_iter2_reg <= icmp_ln86_806_reg_1412_pp0_iter1_reg;
        icmp_ln86_806_reg_1412_pp0_iter3_reg <= icmp_ln86_806_reg_1412_pp0_iter2_reg;
        icmp_ln86_807_reg_1418 <= icmp_ln86_807_fu_416_p2;
        icmp_ln86_807_reg_1418_pp0_iter1_reg <= icmp_ln86_807_reg_1418;
        icmp_ln86_807_reg_1418_pp0_iter2_reg <= icmp_ln86_807_reg_1418_pp0_iter1_reg;
        icmp_ln86_807_reg_1418_pp0_iter3_reg <= icmp_ln86_807_reg_1418_pp0_iter2_reg;
        icmp_ln86_808_reg_1424 <= icmp_ln86_808_fu_422_p2;
        icmp_ln86_808_reg_1424_pp0_iter1_reg <= icmp_ln86_808_reg_1424;
        icmp_ln86_809_reg_1430 <= icmp_ln86_809_fu_428_p2;
        icmp_ln86_809_reg_1430_pp0_iter1_reg <= icmp_ln86_809_reg_1430;
        icmp_ln86_809_reg_1430_pp0_iter2_reg <= icmp_ln86_809_reg_1430_pp0_iter1_reg;
        icmp_ln86_810_reg_1436 <= icmp_ln86_810_fu_434_p2;
        icmp_ln86_810_reg_1436_pp0_iter1_reg <= icmp_ln86_810_reg_1436;
        icmp_ln86_810_reg_1436_pp0_iter2_reg <= icmp_ln86_810_reg_1436_pp0_iter1_reg;
        icmp_ln86_811_reg_1443 <= icmp_ln86_811_fu_440_p2;
        icmp_ln86_811_reg_1443_pp0_iter1_reg <= icmp_ln86_811_reg_1443;
        icmp_ln86_811_reg_1443_pp0_iter2_reg <= icmp_ln86_811_reg_1443_pp0_iter1_reg;
        icmp_ln86_811_reg_1443_pp0_iter3_reg <= icmp_ln86_811_reg_1443_pp0_iter2_reg;
        icmp_ln86_812_reg_1449 <= icmp_ln86_812_fu_446_p2;
        icmp_ln86_812_reg_1449_pp0_iter1_reg <= icmp_ln86_812_reg_1449;
        icmp_ln86_812_reg_1449_pp0_iter2_reg <= icmp_ln86_812_reg_1449_pp0_iter1_reg;
        icmp_ln86_812_reg_1449_pp0_iter3_reg <= icmp_ln86_812_reg_1449_pp0_iter2_reg;
        icmp_ln86_813_reg_1455 <= icmp_ln86_813_fu_452_p2;
        icmp_ln86_813_reg_1455_pp0_iter1_reg <= icmp_ln86_813_reg_1455;
        icmp_ln86_813_reg_1455_pp0_iter2_reg <= icmp_ln86_813_reg_1455_pp0_iter1_reg;
        icmp_ln86_813_reg_1455_pp0_iter3_reg <= icmp_ln86_813_reg_1455_pp0_iter2_reg;
        icmp_ln86_813_reg_1455_pp0_iter4_reg <= icmp_ln86_813_reg_1455_pp0_iter3_reg;
        icmp_ln86_814_reg_1461 <= icmp_ln86_814_fu_458_p2;
        icmp_ln86_814_reg_1461_pp0_iter1_reg <= icmp_ln86_814_reg_1461;
        icmp_ln86_814_reg_1461_pp0_iter2_reg <= icmp_ln86_814_reg_1461_pp0_iter1_reg;
        icmp_ln86_814_reg_1461_pp0_iter3_reg <= icmp_ln86_814_reg_1461_pp0_iter2_reg;
        icmp_ln86_814_reg_1461_pp0_iter4_reg <= icmp_ln86_814_reg_1461_pp0_iter3_reg;
        icmp_ln86_814_reg_1461_pp0_iter5_reg <= icmp_ln86_814_reg_1461_pp0_iter4_reg;
        icmp_ln86_815_reg_1467 <= icmp_ln86_815_fu_464_p2;
        icmp_ln86_815_reg_1467_pp0_iter1_reg <= icmp_ln86_815_reg_1467;
        icmp_ln86_815_reg_1467_pp0_iter2_reg <= icmp_ln86_815_reg_1467_pp0_iter1_reg;
        icmp_ln86_815_reg_1467_pp0_iter3_reg <= icmp_ln86_815_reg_1467_pp0_iter2_reg;
        icmp_ln86_815_reg_1467_pp0_iter4_reg <= icmp_ln86_815_reg_1467_pp0_iter3_reg;
        icmp_ln86_815_reg_1467_pp0_iter5_reg <= icmp_ln86_815_reg_1467_pp0_iter4_reg;
        icmp_ln86_815_reg_1467_pp0_iter6_reg <= icmp_ln86_815_reg_1467_pp0_iter5_reg;
        icmp_ln86_816_reg_1473 <= icmp_ln86_816_fu_470_p2;
        icmp_ln86_816_reg_1473_pp0_iter1_reg <= icmp_ln86_816_reg_1473;
        icmp_ln86_817_reg_1478 <= icmp_ln86_817_fu_476_p2;
        icmp_ln86_817_reg_1478_pp0_iter1_reg <= icmp_ln86_817_reg_1478;
        icmp_ln86_818_reg_1483 <= icmp_ln86_818_fu_482_p2;
        icmp_ln86_818_reg_1483_pp0_iter1_reg <= icmp_ln86_818_reg_1483;
        icmp_ln86_819_reg_1488 <= icmp_ln86_819_fu_498_p2;
        icmp_ln86_819_reg_1488_pp0_iter1_reg <= icmp_ln86_819_reg_1488;
        icmp_ln86_819_reg_1488_pp0_iter2_reg <= icmp_ln86_819_reg_1488_pp0_iter1_reg;
        icmp_ln86_820_reg_1493 <= icmp_ln86_820_fu_504_p2;
        icmp_ln86_820_reg_1493_pp0_iter1_reg <= icmp_ln86_820_reg_1493;
        icmp_ln86_820_reg_1493_pp0_iter2_reg <= icmp_ln86_820_reg_1493_pp0_iter1_reg;
        icmp_ln86_821_reg_1498 <= icmp_ln86_821_fu_510_p2;
        icmp_ln86_821_reg_1498_pp0_iter1_reg <= icmp_ln86_821_reg_1498;
        icmp_ln86_821_reg_1498_pp0_iter2_reg <= icmp_ln86_821_reg_1498_pp0_iter1_reg;
        icmp_ln86_822_reg_1503 <= icmp_ln86_822_fu_516_p2;
        icmp_ln86_822_reg_1503_pp0_iter1_reg <= icmp_ln86_822_reg_1503;
        icmp_ln86_822_reg_1503_pp0_iter2_reg <= icmp_ln86_822_reg_1503_pp0_iter1_reg;
        icmp_ln86_822_reg_1503_pp0_iter3_reg <= icmp_ln86_822_reg_1503_pp0_iter2_reg;
        icmp_ln86_823_reg_1508 <= icmp_ln86_823_fu_522_p2;
        icmp_ln86_823_reg_1508_pp0_iter1_reg <= icmp_ln86_823_reg_1508;
        icmp_ln86_823_reg_1508_pp0_iter2_reg <= icmp_ln86_823_reg_1508_pp0_iter1_reg;
        icmp_ln86_823_reg_1508_pp0_iter3_reg <= icmp_ln86_823_reg_1508_pp0_iter2_reg;
        icmp_ln86_824_reg_1513 <= icmp_ln86_824_fu_528_p2;
        icmp_ln86_824_reg_1513_pp0_iter1_reg <= icmp_ln86_824_reg_1513;
        icmp_ln86_824_reg_1513_pp0_iter2_reg <= icmp_ln86_824_reg_1513_pp0_iter1_reg;
        icmp_ln86_824_reg_1513_pp0_iter3_reg <= icmp_ln86_824_reg_1513_pp0_iter2_reg;
        icmp_ln86_825_reg_1518 <= icmp_ln86_825_fu_534_p2;
        icmp_ln86_825_reg_1518_pp0_iter1_reg <= icmp_ln86_825_reg_1518;
        icmp_ln86_825_reg_1518_pp0_iter2_reg <= icmp_ln86_825_reg_1518_pp0_iter1_reg;
        icmp_ln86_825_reg_1518_pp0_iter3_reg <= icmp_ln86_825_reg_1518_pp0_iter2_reg;
        icmp_ln86_825_reg_1518_pp0_iter4_reg <= icmp_ln86_825_reg_1518_pp0_iter3_reg;
        icmp_ln86_826_reg_1523 <= icmp_ln86_826_fu_540_p2;
        icmp_ln86_826_reg_1523_pp0_iter1_reg <= icmp_ln86_826_reg_1523;
        icmp_ln86_826_reg_1523_pp0_iter2_reg <= icmp_ln86_826_reg_1523_pp0_iter1_reg;
        icmp_ln86_826_reg_1523_pp0_iter3_reg <= icmp_ln86_826_reg_1523_pp0_iter2_reg;
        icmp_ln86_826_reg_1523_pp0_iter4_reg <= icmp_ln86_826_reg_1523_pp0_iter3_reg;
        icmp_ln86_827_reg_1528 <= icmp_ln86_827_fu_546_p2;
        icmp_ln86_827_reg_1528_pp0_iter1_reg <= icmp_ln86_827_reg_1528;
        icmp_ln86_827_reg_1528_pp0_iter2_reg <= icmp_ln86_827_reg_1528_pp0_iter1_reg;
        icmp_ln86_827_reg_1528_pp0_iter3_reg <= icmp_ln86_827_reg_1528_pp0_iter2_reg;
        icmp_ln86_827_reg_1528_pp0_iter4_reg <= icmp_ln86_827_reg_1528_pp0_iter3_reg;
        icmp_ln86_828_reg_1533 <= icmp_ln86_828_fu_562_p2;
        icmp_ln86_828_reg_1533_pp0_iter1_reg <= icmp_ln86_828_reg_1533;
        icmp_ln86_828_reg_1533_pp0_iter2_reg <= icmp_ln86_828_reg_1533_pp0_iter1_reg;
        icmp_ln86_828_reg_1533_pp0_iter3_reg <= icmp_ln86_828_reg_1533_pp0_iter2_reg;
        icmp_ln86_828_reg_1533_pp0_iter4_reg <= icmp_ln86_828_reg_1533_pp0_iter3_reg;
        icmp_ln86_828_reg_1533_pp0_iter5_reg <= icmp_ln86_828_reg_1533_pp0_iter4_reg;
        icmp_ln86_829_reg_1538 <= icmp_ln86_829_fu_568_p2;
        icmp_ln86_829_reg_1538_pp0_iter1_reg <= icmp_ln86_829_reg_1538;
        icmp_ln86_829_reg_1538_pp0_iter2_reg <= icmp_ln86_829_reg_1538_pp0_iter1_reg;
        icmp_ln86_829_reg_1538_pp0_iter3_reg <= icmp_ln86_829_reg_1538_pp0_iter2_reg;
        icmp_ln86_829_reg_1538_pp0_iter4_reg <= icmp_ln86_829_reg_1538_pp0_iter3_reg;
        icmp_ln86_829_reg_1538_pp0_iter5_reg <= icmp_ln86_829_reg_1538_pp0_iter4_reg;
        icmp_ln86_830_reg_1543 <= icmp_ln86_830_fu_574_p2;
        icmp_ln86_830_reg_1543_pp0_iter1_reg <= icmp_ln86_830_reg_1543;
        icmp_ln86_830_reg_1543_pp0_iter2_reg <= icmp_ln86_830_reg_1543_pp0_iter1_reg;
        icmp_ln86_830_reg_1543_pp0_iter3_reg <= icmp_ln86_830_reg_1543_pp0_iter2_reg;
        icmp_ln86_830_reg_1543_pp0_iter4_reg <= icmp_ln86_830_reg_1543_pp0_iter3_reg;
        icmp_ln86_830_reg_1543_pp0_iter5_reg <= icmp_ln86_830_reg_1543_pp0_iter4_reg;
        icmp_ln86_830_reg_1543_pp0_iter6_reg <= icmp_ln86_830_reg_1543_pp0_iter5_reg;
        icmp_ln86_reg_1384 <= icmp_ln86_fu_380_p2;
        icmp_ln86_reg_1384_pp0_iter1_reg <= icmp_ln86_reg_1384;
        icmp_ln86_reg_1384_pp0_iter2_reg <= icmp_ln86_reg_1384_pp0_iter1_reg;
        icmp_ln86_reg_1384_pp0_iter3_reg <= icmp_ln86_reg_1384_pp0_iter2_reg;
        or_ln117_705_reg_1599 <= or_ln117_705_fu_642_p2;
        or_ln117_709_reg_1611 <= or_ln117_709_fu_750_p2;
        or_ln117_711_reg_1621 <= or_ln117_711_fu_772_p2;
        or_ln117_715_reg_1651 <= or_ln117_715_fu_887_p2;
        or_ln117_720_reg_1684 <= or_ln117_720_fu_1026_p2;
        or_ln117_722_reg_1694 <= or_ln117_722_fu_1046_p2;
        or_ln117_724_reg_1700 <= or_ln117_724_fu_1052_p2;
        or_ln117_724_reg_1700_pp0_iter5_reg <= or_ln117_724_reg_1700;
        or_ln117_726_reg_1708 <= or_ln117_726_fu_1128_p2;
        or_ln117_730_reg_1718 <= or_ln117_730_fu_1203_p2;
        select_ln117_782_reg_1616 <= select_ln117_782_fu_764_p3;
        select_ln117_788_reg_1656 <= select_ln117_788_fu_901_p3;
        select_ln117_794_reg_1689 <= select_ln117_794_fu_1038_p3;
        select_ln117_800_reg_1713 <= select_ln117_800_fu_1141_p3;
        select_ln117_804_reg_1723 <= select_ln117_804_fu_1217_p3;
        xor_ln104_reg_1605 <= xor_ln104_fu_648_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read17_int_reg <= p_read17;
        p_read18_int_reg <= p_read18;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1252_p63 = 'bx;

assign agg_result_fu_1252_p64 = ((or_ln117_731_fu_1240_p2[0:0] == 1'b1) ? select_ln117_804_reg_1723 : 5'd30);

assign and_ln102_1000_fu_676_p2 = (icmp_ln86_818_reg_1483_pp0_iter1_reg & and_ln102_991_fu_658_p2);

assign and_ln102_1001_fu_809_p2 = (xor_ln104_386_fu_795_p2 & icmp_ln86_819_reg_1488_pp0_iter2_reg);

assign and_ln102_1002_fu_814_p2 = (and_ln104_144_reg_1568_pp0_iter2_reg & and_ln102_1001_fu_809_p2);

assign and_ln102_1003_fu_819_p2 = (icmp_ln86_820_reg_1493_pp0_iter2_reg & and_ln102_987_reg_1574_pp0_iter2_reg);

assign and_ln102_1004_fu_823_p2 = (icmp_ln86_810_reg_1436_pp0_iter2_reg & and_ln102_1003_fu_819_p2);

assign and_ln102_1005_fu_828_p2 = (icmp_ln86_821_reg_1498_pp0_iter2_reg & and_ln102_992_fu_800_p2);

assign and_ln102_1006_fu_948_p2 = (xor_ln104_388_fu_933_p2 & icmp_ln86_822_reg_1503_pp0_iter3_reg);

assign and_ln102_1007_fu_953_p2 = (and_ln104_145_reg_1581_pp0_iter3_reg & and_ln102_1006_fu_948_p2);

assign and_ln102_1008_fu_958_p2 = (icmp_ln86_823_reg_1508_pp0_iter3_reg & and_ln102_993_reg_1645);

assign and_ln102_1009_fu_962_p2 = (xor_ln104_389_fu_938_p2 & icmp_ln86_824_reg_1513_pp0_iter3_reg);

assign and_ln102_1010_fu_967_p2 = (and_ln102_988_reg_1639 & and_ln102_1009_fu_962_p2);

assign and_ln102_1011_fu_1065_p2 = (icmp_ln86_825_reg_1518_pp0_iter4_reg & and_ln102_994_reg_1679);

assign and_ln102_1012_fu_1069_p2 = (xor_ln104_390_fu_1056_p2 & icmp_ln86_826_reg_1523_pp0_iter4_reg);

assign and_ln102_1013_fu_1074_p2 = (and_ln104_146_reg_1661 & and_ln102_1012_fu_1069_p2);

assign and_ln102_1014_fu_1079_p2 = (icmp_ln86_827_reg_1528_pp0_iter4_reg & and_ln102_995_fu_1061_p2);

assign and_ln102_1015_fu_1158_p2 = (xor_ln104_391_fu_1149_p2 & icmp_ln86_828_reg_1533_pp0_iter5_reg);

assign and_ln102_1016_fu_1163_p2 = (and_ln102_989_reg_1666_pp0_iter5_reg & and_ln102_1015_fu_1158_p2);

assign and_ln102_1017_fu_1168_p2 = (icmp_ln86_829_reg_1538_pp0_iter5_reg & and_ln102_996_fu_1154_p2);

assign and_ln102_1018_fu_1230_p2 = (xor_ln104_392_fu_1225_p2 & icmp_ln86_830_reg_1543_pp0_iter6_reg);

assign and_ln102_1019_fu_1235_p2 = (and_ln104_147_reg_1673_pp0_iter6_reg & and_ln102_1018_fu_1230_p2);

assign and_ln102_985_fu_776_p2 = (xor_ln104_reg_1605 & icmp_ln86_803_reg_1394_pp0_iter2_reg);

assign and_ln102_986_fu_598_p2 = (icmp_ln86_804_reg_1400 & and_ln102_reg_1548);

assign and_ln102_987_fu_612_p2 = (icmp_ln86_805_reg_1406 & and_ln104_reg_1556);

assign and_ln102_988_fu_790_p2 = (icmp_ln86_806_reg_1412_pp0_iter2_reg & and_ln102_985_fu_776_p2);

assign and_ln102_989_fu_919_p2 = (icmp_ln86_807_reg_1418_pp0_iter3_reg & and_ln104_143_reg_1633);

assign and_ln102_990_fu_626_p2 = (icmp_ln86_808_reg_1424 & and_ln102_986_fu_598_p2);

assign and_ln102_991_fu_658_p2 = (icmp_ln86_809_reg_1430_pp0_iter1_reg & and_ln104_144_reg_1568);

assign and_ln102_992_fu_800_p2 = (icmp_ln86_811_reg_1443_pp0_iter2_reg & and_ln104_145_reg_1581_pp0_iter2_reg);

assign and_ln102_993_fu_804_p2 = (icmp_ln86_812_reg_1449_pp0_iter2_reg & and_ln102_988_fu_790_p2);

assign and_ln102_994_fu_943_p2 = (icmp_ln86_813_reg_1455_pp0_iter3_reg & and_ln104_146_fu_914_p2);

assign and_ln102_995_fu_1061_p2 = (icmp_ln86_814_reg_1461_pp0_iter4_reg & and_ln102_989_reg_1666);

assign and_ln102_996_fu_1154_p2 = (icmp_ln86_815_reg_1467_pp0_iter5_reg & and_ln104_147_reg_1673_pp0_iter5_reg);

assign and_ln102_997_fu_662_p2 = (icmp_ln86_816_reg_1473_pp0_iter1_reg & and_ln102_990_reg_1587);

assign and_ln102_998_fu_666_p2 = (xor_ln104_385_fu_653_p2 & icmp_ln86_817_reg_1478_pp0_iter1_reg);

assign and_ln102_999_fu_671_p2 = (and_ln102_998_fu_666_p2 & and_ln102_986_reg_1562);

assign and_ln102_fu_580_p2 = (icmp_ln86_fu_380_p2 & icmp_ln86_802_fu_386_p2);

assign and_ln104_143_fu_785_p2 = (xor_ln104_reg_1605 & xor_ln104_380_fu_780_p2);

assign and_ln104_144_fu_607_p2 = (xor_ln104_381_fu_602_p2 & and_ln102_reg_1548);

assign and_ln104_145_fu_621_p2 = (xor_ln104_382_fu_616_p2 & and_ln104_reg_1556);

assign and_ln104_146_fu_914_p2 = (xor_ln104_383_fu_909_p2 & and_ln102_985_reg_1627);

assign and_ln104_147_fu_928_p2 = (xor_ln104_384_fu_923_p2 & and_ln104_143_reg_1633);

assign and_ln104_148_fu_636_p2 = (xor_ln104_387_fu_631_p2 & and_ln102_987_fu_612_p2);

assign and_ln104_fu_592_p2 = (xor_ln104_379_fu_586_p2 & icmp_ln86_fu_380_p2);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1252_p65;

assign icmp_ln86_802_fu_386_p2 = (($signed(p_read1_int_reg) < $signed(18'd187137)) ? 1'b1 : 1'b0);

assign icmp_ln86_803_fu_392_p2 = (($signed(p_read14_int_reg) < $signed(18'd2158)) ? 1'b1 : 1'b0);

assign icmp_ln86_804_fu_398_p2 = (($signed(p_read18_int_reg) < $signed(18'd142)) ? 1'b1 : 1'b0);

assign icmp_ln86_805_fu_404_p2 = (($signed(p_read3_int_reg) < $signed(18'd46377)) ? 1'b1 : 1'b0);

assign icmp_ln86_806_fu_410_p2 = (($signed(p_read9_int_reg) < $signed(18'd26)) ? 1'b1 : 1'b0);

assign icmp_ln86_807_fu_416_p2 = (($signed(p_read9_int_reg) < $signed(18'd61)) ? 1'b1 : 1'b0);

assign icmp_ln86_808_fu_422_p2 = (($signed(p_read9_int_reg) < $signed(18'd80)) ? 1'b1 : 1'b0);

assign icmp_ln86_809_fu_428_p2 = (($signed(p_read17_int_reg) < $signed(18'd17140)) ? 1'b1 : 1'b0);

assign icmp_ln86_810_fu_434_p2 = (($signed(p_read13_int_reg) < $signed(18'd470)) ? 1'b1 : 1'b0);

assign icmp_ln86_811_fu_440_p2 = (($signed(p_read10_int_reg) < $signed(18'd2521)) ? 1'b1 : 1'b0);

assign icmp_ln86_812_fu_446_p2 = (($signed(p_read13_int_reg) < $signed(18'd318)) ? 1'b1 : 1'b0);

assign icmp_ln86_813_fu_452_p2 = (($signed(p_read13_int_reg) < $signed(18'd375)) ? 1'b1 : 1'b0);

assign icmp_ln86_814_fu_458_p2 = (($signed(p_read6_int_reg) < $signed(18'd997)) ? 1'b1 : 1'b0);

assign icmp_ln86_815_fu_464_p2 = (($signed(p_read3_int_reg) < $signed(18'd175920)) ? 1'b1 : 1'b0);

assign icmp_ln86_816_fu_470_p2 = (($signed(p_read15_int_reg) < $signed(18'd68525)) ? 1'b1 : 1'b0);

assign icmp_ln86_817_fu_476_p2 = (($signed(p_read5_int_reg) < $signed(18'd790)) ? 1'b1 : 1'b0);

assign icmp_ln86_818_fu_482_p2 = (($signed(p_read4_int_reg) < $signed(18'd1264)) ? 1'b1 : 1'b0);

assign icmp_ln86_819_fu_498_p2 = (($signed(tmp_fu_488_p4) < $signed(17'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_820_fu_504_p2 = (($signed(p_read1_int_reg) < $signed(18'd119616)) ? 1'b1 : 1'b0);

assign icmp_ln86_821_fu_510_p2 = (($signed(p_read10_int_reg) < $signed(18'd2437)) ? 1'b1 : 1'b0);

assign icmp_ln86_822_fu_516_p2 = (($signed(p_read12_int_reg) < $signed(18'd41)) ? 1'b1 : 1'b0);

assign icmp_ln86_823_fu_522_p2 = (($signed(p_read11_int_reg) < $signed(18'd326)) ? 1'b1 : 1'b0);

assign icmp_ln86_824_fu_528_p2 = (($signed(p_read16_int_reg) < $signed(18'd169814)) ? 1'b1 : 1'b0);

assign icmp_ln86_825_fu_534_p2 = (($signed(p_read11_int_reg) < $signed(18'd3482)) ? 1'b1 : 1'b0);

assign icmp_ln86_826_fu_540_p2 = (($signed(p_read6_int_reg) < $signed(18'd379)) ? 1'b1 : 1'b0);

assign icmp_ln86_827_fu_546_p2 = (($signed(p_read2_int_reg) < $signed(18'd260900)) ? 1'b1 : 1'b0);

assign icmp_ln86_828_fu_562_p2 = (($signed(tmp_10_fu_552_p4) < $signed(15'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_829_fu_568_p2 = (($signed(p_read5_int_reg) < $signed(18'd3294)) ? 1'b1 : 1'b0);

assign icmp_ln86_830_fu_574_p2 = (($signed(p_read10_int_reg) < $signed(18'd2251)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_380_p2 = (($signed(p_read7_int_reg) < $signed(18'd23)) ? 1'b1 : 1'b0);

assign or_ln117_704_fu_691_p2 = (xor_ln117_fu_686_p2 | icmp_ln86_810_reg_1436_pp0_iter1_reg);

assign or_ln117_705_fu_642_p2 = (and_ln104_148_fu_636_p2 | and_ln102_990_fu_626_p2);

assign or_ln117_706_fu_708_p2 = (or_ln117_705_reg_1599 | and_ln102_999_fu_671_p2);

assign or_ln117_707_fu_724_p2 = (and_ln104_148_reg_1592 | and_ln102_986_reg_1562);

assign or_ln117_708_fu_736_p2 = (or_ln117_707_fu_724_p2 | and_ln102_1000_fu_676_p2);

assign or_ln117_709_fu_750_p2 = (or_ln117_707_fu_724_p2 | and_ln102_991_fu_658_p2);

assign or_ln117_710_fu_833_p2 = (or_ln117_709_reg_1611 | and_ln102_1002_fu_814_p2);

assign or_ln117_711_fu_772_p2 = (and_ln104_148_reg_1592 | and_ln102_reg_1548_pp0_iter1_reg);

assign or_ln117_712_fu_849_p2 = (or_ln117_711_reg_1621 | and_ln102_1004_fu_823_p2);

assign or_ln117_713_fu_861_p2 = (and_ln102_reg_1548_pp0_iter2_reg | and_ln102_987_reg_1574_pp0_iter2_reg);

assign or_ln117_714_fu_873_p2 = (or_ln117_713_fu_861_p2 | and_ln102_1005_fu_828_p2);

assign or_ln117_715_fu_887_p2 = (or_ln117_713_fu_861_p2 | and_ln102_992_fu_800_p2);

assign or_ln117_716_fu_972_p2 = (or_ln117_715_reg_1651 | and_ln102_1007_fu_953_p2);

assign or_ln117_717_fu_984_p2 = (icmp_ln86_reg_1384_pp0_iter3_reg | and_ln102_1008_fu_958_p2);

assign or_ln117_718_fu_1000_p2 = (icmp_ln86_reg_1384_pp0_iter3_reg | and_ln102_993_reg_1645);

assign or_ln117_719_fu_1012_p2 = (or_ln117_718_fu_1000_p2 | and_ln102_1010_fu_967_p2);

assign or_ln117_720_fu_1026_p2 = (icmp_ln86_reg_1384_pp0_iter3_reg | and_ln102_988_reg_1639);

assign or_ln117_721_fu_1084_p2 = (or_ln117_720_reg_1684 | and_ln102_1011_fu_1065_p2);

assign or_ln117_722_fu_1046_p2 = (or_ln117_720_fu_1026_p2 | and_ln102_994_fu_943_p2);

assign or_ln117_723_fu_1096_p2 = (or_ln117_722_reg_1694 | and_ln102_1013_fu_1074_p2);

assign or_ln117_724_fu_1052_p2 = (icmp_ln86_reg_1384_pp0_iter3_reg | and_ln102_985_reg_1627);

assign or_ln117_725_fu_1116_p2 = (or_ln117_724_reg_1700 | and_ln102_1014_fu_1079_p2);

assign or_ln117_726_fu_1128_p2 = (or_ln117_724_reg_1700 | and_ln102_995_fu_1061_p2);

assign or_ln117_727_fu_1173_p2 = (or_ln117_726_reg_1708 | and_ln102_1016_fu_1163_p2);

assign or_ln117_728_fu_1178_p2 = (or_ln117_724_reg_1700_pp0_iter5_reg | and_ln102_989_reg_1666_pp0_iter5_reg);

assign or_ln117_729_fu_1189_p2 = (or_ln117_728_fu_1178_p2 | and_ln102_1017_fu_1168_p2);

assign or_ln117_730_fu_1203_p2 = (or_ln117_728_fu_1178_p2 | and_ln102_996_fu_1154_p2);

assign or_ln117_731_fu_1240_p2 = (or_ln117_730_reg_1718 | and_ln102_1019_fu_1235_p2);

assign or_ln117_fu_681_p2 = (and_ln104_148_reg_1592 | and_ln102_997_fu_662_p2);

assign select_ln117_778_fu_713_p3 = ((or_ln117_705_reg_1599[0:0] == 1'b1) ? select_ln117_fu_700_p3 : 2'd3);

assign select_ln117_779_fu_728_p3 = ((or_ln117_706_fu_708_p2[0:0] == 1'b1) ? zext_ln117_85_fu_720_p1 : 3'd4);

assign select_ln117_780_fu_742_p3 = ((or_ln117_707_fu_724_p2[0:0] == 1'b1) ? select_ln117_779_fu_728_p3 : 3'd5);

assign select_ln117_781_fu_756_p3 = ((or_ln117_708_fu_736_p2[0:0] == 1'b1) ? select_ln117_780_fu_742_p3 : 3'd6);

assign select_ln117_782_fu_764_p3 = ((or_ln117_709_fu_750_p2[0:0] == 1'b1) ? select_ln117_781_fu_756_p3 : 3'd7);

assign select_ln117_783_fu_841_p3 = ((or_ln117_710_fu_833_p2[0:0] == 1'b1) ? zext_ln117_86_fu_838_p1 : 4'd8);

assign select_ln117_784_fu_854_p3 = ((or_ln117_711_reg_1621[0:0] == 1'b1) ? select_ln117_783_fu_841_p3 : 4'd9);

assign select_ln117_785_fu_865_p3 = ((or_ln117_712_fu_849_p2[0:0] == 1'b1) ? select_ln117_784_fu_854_p3 : 4'd10);

assign select_ln117_786_fu_879_p3 = ((or_ln117_713_fu_861_p2[0:0] == 1'b1) ? select_ln117_785_fu_865_p3 : 4'd11);

assign select_ln117_787_fu_893_p3 = ((or_ln117_714_fu_873_p2[0:0] == 1'b1) ? select_ln117_786_fu_879_p3 : 4'd12);

assign select_ln117_788_fu_901_p3 = ((or_ln117_715_fu_887_p2[0:0] == 1'b1) ? select_ln117_787_fu_893_p3 : 4'd13);

assign select_ln117_789_fu_977_p3 = ((or_ln117_716_fu_972_p2[0:0] == 1'b1) ? select_ln117_788_reg_1656 : 4'd14);

assign select_ln117_790_fu_989_p3 = ((icmp_ln86_reg_1384_pp0_iter3_reg[0:0] == 1'b1) ? select_ln117_789_fu_977_p3 : 4'd15);

assign select_ln117_791_fu_1004_p3 = ((or_ln117_717_fu_984_p2[0:0] == 1'b1) ? zext_ln117_87_fu_996_p1 : 5'd16);

assign select_ln117_792_fu_1018_p3 = ((or_ln117_718_fu_1000_p2[0:0] == 1'b1) ? select_ln117_791_fu_1004_p3 : 5'd17);

assign select_ln117_793_fu_1030_p3 = ((or_ln117_719_fu_1012_p2[0:0] == 1'b1) ? select_ln117_792_fu_1018_p3 : 5'd18);

assign select_ln117_794_fu_1038_p3 = ((or_ln117_720_fu_1026_p2[0:0] == 1'b1) ? select_ln117_793_fu_1030_p3 : 5'd19);

assign select_ln117_795_fu_1089_p3 = ((or_ln117_721_fu_1084_p2[0:0] == 1'b1) ? select_ln117_794_reg_1689 : 5'd20);

assign select_ln117_796_fu_1101_p3 = ((or_ln117_722_reg_1694[0:0] == 1'b1) ? select_ln117_795_fu_1089_p3 : 5'd21);

assign select_ln117_797_fu_1108_p3 = ((or_ln117_723_fu_1096_p2[0:0] == 1'b1) ? select_ln117_796_fu_1101_p3 : 5'd22);

assign select_ln117_798_fu_1121_p3 = ((or_ln117_724_reg_1700[0:0] == 1'b1) ? select_ln117_797_fu_1108_p3 : 5'd23);

assign select_ln117_799_fu_1133_p3 = ((or_ln117_725_fu_1116_p2[0:0] == 1'b1) ? select_ln117_798_fu_1121_p3 : 5'd24);

assign select_ln117_800_fu_1141_p3 = ((or_ln117_726_fu_1128_p2[0:0] == 1'b1) ? select_ln117_799_fu_1133_p3 : 5'd25);

assign select_ln117_801_fu_1182_p3 = ((or_ln117_727_fu_1173_p2[0:0] == 1'b1) ? select_ln117_800_reg_1713 : 5'd26);

assign select_ln117_802_fu_1195_p3 = ((or_ln117_728_fu_1178_p2[0:0] == 1'b1) ? select_ln117_801_fu_1182_p3 : 5'd27);

assign select_ln117_803_fu_1209_p3 = ((or_ln117_729_fu_1189_p2[0:0] == 1'b1) ? select_ln117_802_fu_1195_p3 : 5'd28);

assign select_ln117_804_fu_1217_p3 = ((or_ln117_730_fu_1203_p2[0:0] == 1'b1) ? select_ln117_803_fu_1209_p3 : 5'd29);

assign select_ln117_fu_700_p3 = ((or_ln117_fu_681_p2[0:0] == 1'b1) ? zext_ln117_fu_696_p1 : 2'd2);

assign tmp_10_fu_552_p4 = {{p_read8_int_reg[17:3]}};

assign tmp_fu_488_p4 = {{p_read8_int_reg[17:1]}};

assign xor_ln104_379_fu_586_p2 = (icmp_ln86_802_fu_386_p2 ^ 1'd1);

assign xor_ln104_380_fu_780_p2 = (icmp_ln86_803_reg_1394_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_381_fu_602_p2 = (icmp_ln86_804_reg_1400 ^ 1'd1);

assign xor_ln104_382_fu_616_p2 = (icmp_ln86_805_reg_1406 ^ 1'd1);

assign xor_ln104_383_fu_909_p2 = (icmp_ln86_806_reg_1412_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_384_fu_923_p2 = (icmp_ln86_807_reg_1418_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_385_fu_653_p2 = (icmp_ln86_808_reg_1424_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_386_fu_795_p2 = (icmp_ln86_809_reg_1430_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_387_fu_631_p2 = (icmp_ln86_810_reg_1436 ^ 1'd1);

assign xor_ln104_388_fu_933_p2 = (icmp_ln86_811_reg_1443_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_389_fu_938_p2 = (icmp_ln86_812_reg_1449_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_390_fu_1056_p2 = (icmp_ln86_813_reg_1455_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_391_fu_1149_p2 = (icmp_ln86_814_reg_1461_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_392_fu_1225_p2 = (icmp_ln86_815_reg_1467_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_648_p2 = (icmp_ln86_reg_1384_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_686_p2 = (1'd1 ^ and_ln102_987_reg_1574);

assign zext_ln117_85_fu_720_p1 = select_ln117_778_fu_713_p3;

assign zext_ln117_86_fu_838_p1 = select_ln117_782_reg_1616;

assign zext_ln117_87_fu_996_p1 = select_ln117_790_fu_989_p3;

assign zext_ln117_fu_696_p1 = or_ln117_704_fu_691_p2;

endmodule //conifer_jettag_accelerator_decision_function_71
