INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/verilog/lab3/ram_reg/project_1/project_1.srcs/sources_1/new/bram_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/verilog/lab3/ram_reg/project_1/project_1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/verilog/lab3/ram_reg/project_1/project_1.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/verilog/lab3/ram_reg/project_1/project_1.srcs/sim_1/new/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
