Warning (10268): Verilog HDL information at alu.v(11): always construct contains both blocking and non-blocking assignments File: /home/kriya/intelFPGA_lite/20.1/3817#0_ab#3817_Task2B/ab#3817_Task2B/t2b_riscv_cpu/verilog_codes/alu.v Line: 11
Warning (10273): Verilog HDL warning at imm_extend.v(20): extended using "x" or "z" File: /home/kriya/intelFPGA_lite/20.1/3817#0_ab#3817_Task2B/ab#3817_Task2B/t2b_riscv_cpu/verilog_codes/imm_extend.v Line: 20
Warning (10273): Verilog HDL warning at sign_extend.v(20): extended using "x" or "z" File: /home/kriya/intelFPGA_lite/20.1/3817#0_ab#3817_Task2B/ab#3817_Task2B/t2b_riscv_cpu/verilog_codes/sign_extend.v Line: 20
