#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Feb 21 12:06:33 2021
# Process ID: 11128
# Current directory: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10668 C:\Users\james\OneDrive\Dokumente\Vivado\SoC_Projects\Stepper_Motor_Dig\Stepper_Motor_Dig.xpr
# Log file: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/vivado.log
# Journal file: C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/Stepper_Motor_Dig/Stepper_Motor_Dig.xpr
update_compile_order -fileset sources_1
create_project digital_test C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test -part xc7z010clg400-1
file mkdir C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.srcs/constrs_1
file mkdir C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.srcs/constrs_1/new
close [ open C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.srcs/constrs_1/new/Red_Pitaya.xdc w ]
add_files -fileset constrs_1 C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.srcs/constrs_1/new/Red_Pitaya.xdc
current_project Stepper_Motor_Dig
current_project digital_test
file mkdir C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.srcs/sources_1/new
close [ open C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.srcs/sources_1/new/digital_test_top.v w ]
add_files C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.srcs/sources_1/new/digital_test_top.v
update_compile_order -fileset sources_1
create_bd_design "system"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP0 {0}] [get_bd_cells processing_system7_0]
startgroup
make_bd_pins_external  [get_bd_cells processing_system7_0]
make_bd_intf_pins_external  [get_bd_cells processing_system7_0]
endgroup
set_property name DDR [get_bd_intf_ports DDR_0]
set_property name FIXED_IO [get_bd_intf_ports FIXED_IO_0]
set_property name FCLK_CLK0 [get_bd_ports FCLK_CLK0_0]
set_property name FCLK_RESET0_N [get_bd_ports FCLK_RESET0_N_0]
generate_target all [get_files  C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.srcs/sources_1/bd/system/system.bd]
catch { config_ip_cache -export [get_ips -all system_processing_system7_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 4 system_processing_system7_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.srcs/sources_1/bd/system/system.bd] -directory C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.ip_user_files -ipstatic_source_dir C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.cache/compile_simlib/modelsim} {questa=C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.cache/compile_simlib/questa} {riviera=C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.cache/compile_simlib/riviera} {activehdl=C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.srcs/sources_1/bd/system/system.bd] -top
add_files -norecurse C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.srcs/sources_1/bd/system/hdl/system_wrapper.v
current_project Stepper_Motor_Dig
current_project digital_test
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top digital_test_top [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.srcs/sources_1/bd/system/system.bd]
synth_design -rtl -name rtl_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/james/OneDrive/Dokumente/Vivado/SoC_Projects/digital_test/digital_test.srcs/sources_1/bd/system/system.bd]
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
close_project
