// Seed: 59661376
module module_0 (
    input  uwire id_0,
    input  wand  id_1,
    output tri1  id_2,
    input  wor   id_3,
    input  tri0  module_0,
    input  tri1  id_5,
    input  wand  id_6,
    input  tri0  id_7
);
  assign id_2 = id_3;
endmodule
module module_1 #(
    parameter id_14 = 32'd80,
    parameter id_6  = 32'd66
) (
    input uwire id_0,
    input tri0 id_1,
    input wor id_2,
    input tri0 id_3,
    output uwire id_4,
    output tri1 id_5
    , id_13,
    input tri1 _id_6,
    input tri0 id_7,
    input supply1 id_8,
    output wor id_9,
    output supply1 id_10,
    input supply1 id_11
);
  assign id_5 = id_6;
  wire  _id_14;
  logic id_15;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_5,
      id_2,
      id_11,
      id_8,
      id_7,
      id_7
  );
  assign modCall_1.id_2 = 0;
  logic [-1 : id_14] id_16;
  ;
  wire ["" : id_6] id_17;
endmodule
