{
    "MlibObjs": {},
    "PrevCompiledModules": {
        "...MASTER...": {
            "amcQw_d": {
                "bytes": 7686,
                "mod": "...MASTER...",
                "out": "objs/amcQw_d.o",
                "mode": 4,
                "checksum": 0
            }
        },
        "timeunit": {
            "H0Y6L_d": {
                "archive": "archive.1/_prev_archive_1.a",
                "bytes": 8072,
                "mod": "timeunit",
                "out": "H0Y6L_d.o",
                "mode": 4,
                "checksum": 0
            }
        }
    },
    "CompileStrategy": "fullobj",
    "stat": {
        "ru_self_cgstart": {
            "ru_utime_sec": 0.052527999999999998,
            "ru_majflt": 0,
            "ru_maxrss_kb": 62652,
            "ru_stime_sec": 0.049376000000000003,
            "ru_minflt": 21509,
            "ru_nvcsw": 426,
            "ru_nivcsw": 2
        },
        "ru_self_end": {
            "ru_utime_sec": 0.063283000000000006,
            "ru_majflt": 0,
            "ru_maxrss_kb": 71752,
            "ru_stime_sec": 0.062227999999999999,
            "ru_minflt": 24493,
            "ru_nvcsw": 576,
            "ru_nivcsw": 2
        },
        "Frontend(%)": 83.004914431995942,
        "ru_childs_end": {
            "ru_utime_sec": 0.0078530000000000006,
            "ru_majflt": 0,
            "ru_maxrss_kb": 19900,
            "ru_stime_sec": 0.016926,
            "ru_minflt": 4979,
            "ru_nvcsw": 36,
            "ru_nivcsw": 18
        },
        "peak_mem_kb": 275184,
        "outputSizePerQuad": 964.22950819672133,
        "mop/quad": 2.1147540983606556,
        "ru_childs_cgstart": {
            "ru_utime_sec": 0.007045,
            "ru_majflt": 0,
            "ru_maxrss_kb": 19544,
            "ru_stime_sec": 0.014501,
            "ru_minflt": 4375,
            "ru_nvcsw": 30,
            "ru_nivcsw": 16
        },
        "nQuads": 122,
        "nMops": 258,
        "quadSpeed": 11343.561134356105,
        "totalObjSize": 117636,
        "mopSpeed": 23988.842398884222,
        "CodeGen(%)": 16.995085568004058
    },
    "LVLData": [
        "SIM"
    ],
    "NameTable": {
        "timeunit": [
            "timeunit",
            "H0Y6L",
            "module",
            1
        ],
        "half_adder_test": [
            "half_adder_test",
            "xQL2a",
            "module",
            4
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module",
            3
        ]
    },
    "CurCompileUdps": {},
    "PEModules": [],
    "SIMBData": {
        "out": "amcQwB.o",
        "archive": "archive.1/_10035_archive_1.a",
        "bytes": 99244
    },
    "CurCompileModules": [
        "...MASTER...",
        "...MASTER...",
        "timeunit",
        "half_adder_test",
        "half_adder_test"
    ],
    "CompileProcesses": [
        "cgproc.10035.json"
    ],
    "Misc": {
        "default_output_dir": "csrc",
        "daidir": "simv.daidir",
        "cwd": "/home/polaris/sxie/tsmc65/verilog/Dadda_Multiplier_w_Compressor/half_adder",
        "csrc": "csrc",
        "csrc_abs": "/home/polaris/sxie/tsmc65/verilog/Dadda_Multiplier_w_Compressor/half_adder/csrc",
        "daidir_abs": "/home/polaris/sxie/tsmc65/verilog/Dadda_Multiplier_w_Compressor/half_adder/simv.daidir",
        "archive_dir": "archive.1"
    },
    "CompileStatus": "Successful"
}