# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"NTT_tb_func_impl.v" \
"../../../../../NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" \
"../../../../../NTT.srcs/sources_1/imports/NTT/NTT_tb.v" \

# Do not sort compile order
nosort
