TimeQuest Timing Analyzer report for MIPS32
Fri Aug 22 00:13:10 2014
Quartus II 64-Bit Version 12.0 Build 178 05/31/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLOCK_50'
 12. Slow Model Hold: 'CLOCK_50'
 13. Slow Model Minimum Pulse Width: 'CLOCK_50'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Fast Model Setup Summary
 19. Fast Model Hold Summary
 20. Fast Model Recovery Summary
 21. Fast Model Removal Summary
 22. Fast Model Minimum Pulse Width Summary
 23. Fast Model Setup: 'CLOCK_50'
 24. Fast Model Hold: 'CLOCK_50'
 25. Fast Model Minimum Pulse Width: 'CLOCK_50'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Multicorner Timing Analysis Summary
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 12.0 Build 178 05/31/2012 SJ Full Version ;
; Revision Name      ; MIPS32                                            ;
; Device Family      ; Cyclone II                                        ;
; Device Name        ; EP2C35F672C6                                      ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Combined                                          ;
; Rise/Fall Delays   ; Unavailable                                       ;
+--------------------+---------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
;     5-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; CLOCK_50   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 107.34 MHz ; 107.34 MHz      ; CLOCK_50   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------+
; Slow Model Setup Summary          ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; CLOCK_50 ; -4.158 ; -721.955      ;
+----------+--------+---------------+


+----------------------------------+
; Slow Model Hold Summary          ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 0.516 ; 0.000         ;
+----------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; CLOCK_50 ; -1.880 ; -1048.876          ;
+----------+--------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                      ; To Node                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.158 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg1 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.007     ; 4.616      ;
; -4.158 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg1 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.007     ; 4.616      ;
; -4.158 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg1 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.007     ; 4.616      ;
; -4.158 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg1 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.007     ; 4.616      ;
; -4.158 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg1 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.007     ; 4.616      ;
; -4.158 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg1 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.007     ; 4.616      ;
; -4.158 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg1 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.007     ; 4.616      ;
; -4.158 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg1 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.007     ; 4.616      ;
; -3.968 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.014     ; 4.419      ;
; -3.968 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.014     ; 4.419      ;
; -3.968 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.014     ; 4.419      ;
; -3.968 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.014     ; 4.419      ;
; -3.968 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.014     ; 4.419      ;
; -3.968 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.014     ; 4.419      ;
; -3.968 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.014     ; 4.419      ;
; -3.968 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.014     ; 4.419      ;
; -3.956 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.007     ; 4.414      ;
; -3.956 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.007     ; 4.414      ;
; -3.956 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.007     ; 4.414      ;
; -3.956 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.007     ; 4.414      ;
; -3.956 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.007     ; 4.414      ;
; -3.956 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.007     ; 4.414      ;
; -3.956 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.007     ; 4.414      ;
; -3.956 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.007     ; 4.414      ;
; -3.955 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.014     ; 4.406      ;
; -3.955 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.014     ; 4.406      ;
; -3.955 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.014     ; 4.406      ;
; -3.955 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.014     ; 4.406      ;
; -3.955 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.014     ; 4.406      ;
; -3.955 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.014     ; 4.406      ;
; -3.955 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.014     ; 4.406      ;
; -3.955 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.014     ; 4.406      ;
; -3.951 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.014     ; 4.402      ;
; -3.951 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.014     ; 4.402      ;
; -3.951 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.014     ; 4.402      ;
; -3.951 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.014     ; 4.402      ;
; -3.951 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.014     ; 4.402      ;
; -3.951 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.014     ; 4.402      ;
; -3.951 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.014     ; 4.402      ;
; -3.951 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.014     ; 4.402      ;
; -3.950 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg3 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.007     ; 4.408      ;
; -3.950 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg3 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.007     ; 4.408      ;
; -3.950 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg3 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.007     ; 4.408      ;
; -3.950 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg3 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.007     ; 4.408      ;
; -3.950 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg3 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.007     ; 4.408      ;
; -3.950 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg3 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.007     ; 4.408      ;
; -3.950 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg3 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.007     ; 4.408      ;
; -3.950 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg3 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.007     ; 4.408      ;
; -3.948 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.014     ; 4.399      ;
; -3.948 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.014     ; 4.399      ;
; -3.948 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.014     ; 4.399      ;
; -3.948 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.014     ; 4.399      ;
; -3.948 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.014     ; 4.399      ;
; -3.948 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.014     ; 4.399      ;
; -3.948 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.014     ; 4.399      ;
; -3.948 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.014     ; 4.399      ;
; -3.943 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg2 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.007     ; 4.401      ;
; -3.943 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg2 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.007     ; 4.401      ;
; -3.943 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg2 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.007     ; 4.401      ;
; -3.943 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg2 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.007     ; 4.401      ;
; -3.943 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg2 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.007     ; 4.401      ;
; -3.943 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg2 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.007     ; 4.401      ;
; -3.943 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg2 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.007     ; 4.401      ;
; -3.943 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg2 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.007     ; 4.401      ;
; -3.933 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.057     ; 4.412      ;
; -3.933 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.057     ; 4.412      ;
; -3.933 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.057     ; 4.412      ;
; -3.933 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.057     ; 4.412      ;
; -3.933 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.057     ; 4.412      ;
; -3.933 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.057     ; 4.412      ;
; -3.933 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.057     ; 4.412      ;
; -3.933 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.057     ; 4.412      ;
; -3.799 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[16]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.057     ; 4.278      ;
; -3.799 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[16]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.057     ; 4.278      ;
; -3.799 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[16]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.057     ; 4.278      ;
; -3.799 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[16]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.057     ; 4.278      ;
; -3.799 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[16]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.057     ; 4.278      ;
; -3.799 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[16]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.057     ; 4.278      ;
; -3.799 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[16]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.057     ; 4.278      ;
; -3.799 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[16]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.057     ; 4.278      ;
; -3.773 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[24]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.060     ; 4.249      ;
; -3.773 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[24]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.060     ; 4.249      ;
; -3.773 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[24]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.060     ; 4.249      ;
; -3.773 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[24]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.060     ; 4.249      ;
; -3.773 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[24]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.060     ; 4.249      ;
; -3.773 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[24]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.060     ; 4.249      ;
; -3.773 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[24]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.060     ; 4.249      ;
; -3.773 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[24]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.060     ; 4.249      ;
; -3.769 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[22]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.060     ; 4.245      ;
; -3.769 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[22]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.060     ; 4.245      ;
; -3.769 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[22]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.060     ; 4.245      ;
; -3.769 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[22]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.060     ; 4.245      ;
; -3.769 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[22]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.060     ; 4.245      ;
; -3.769 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[22]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.060     ; 4.245      ;
; -3.769 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[22]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.060     ; 4.245      ;
; -3.769 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[22]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.060     ; 4.245      ;
; -3.763 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.060     ; 4.239      ;
; -3.763 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.060     ; 4.239      ;
; -3.763 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.060     ; 4.239      ;
; -3.763 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.060     ; 4.239      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.516 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[2]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[2]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.782      ;
; 0.517 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[1]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[1]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.783      ;
; 0.518 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[0]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[4]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[4]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.784      ;
; 0.523 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[9]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[9]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.789      ;
; 0.537 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[26]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.803      ;
; 0.544 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[27]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.810      ;
; 0.559 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[31]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.825      ;
; 0.561 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUSrc_EX                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.827      ;
; 0.565 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|MemWrite_EX                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.831      ;
; 0.566 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|RegWrite_EX                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.832      ;
; 0.657 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[29]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[29]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.923      ;
; 0.660 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[8]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[8]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.926      ;
; 0.660 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[11]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[11]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.926      ;
; 0.662 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[6]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[6]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.928      ;
; 0.663 ; IF_PC_Reg:IF_PC_Reg|PC_IF[0]                                 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.929      ;
; 0.663 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[3]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[3]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.929      ;
; 0.663 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[24] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[24]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.929      ;
; 0.683 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[19] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[19]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.948      ;
; 0.696 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[7]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[7]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.962      ;
; 0.696 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[31]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[31]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.961      ;
; 0.704 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[18]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[18]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.969      ;
; 0.706 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[19]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[19]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.971      ;
; 0.708 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[27]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[27]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.973      ;
; 0.709 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[12]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[12]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.974      ;
; 0.709 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[26]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[26]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.974      ;
; 0.711 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[10]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[10]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.977      ;
; 0.711 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[17] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[17]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.976      ;
; 0.712 ; IF_PC_Reg:IF_PC_Reg|PC_IF[31]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[31]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.977      ;
; 0.720 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[3]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[3]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.985      ;
; 0.784 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|RegWrite_EX                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.050      ;
; 0.787 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[15]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.053      ;
; 0.806 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[29]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.810 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[24]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[24]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.075      ;
; 0.810 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|MemWrite_EX                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.813 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[1]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.079      ;
; 0.813 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[2]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.079      ;
; 0.844 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[23]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[23]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.109      ;
; 0.844 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[25]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[25]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.109      ;
; 0.844 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[22] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[22]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.109      ;
; 0.851 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[17]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[17]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.116      ;
; 0.854 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[22]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[22]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.119      ;
; 0.855 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[5]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[5]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.121      ;
; 0.856 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[20] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[20]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.116      ;
; 0.857 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[18] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[18]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.122      ;
; 0.860 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[20] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[25]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.120      ;
; 0.868 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[20] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[20]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.133      ;
; 0.877 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[20] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[24]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.137      ;
; 0.922 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[4]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[4]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 1.183      ;
; 0.923 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[4]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 1.184      ;
; 0.933 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[9]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[9]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.199      ;
; 0.934 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[3]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 1.195      ;
; 0.937 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[30]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[30]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.204      ;
; 0.940 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[2]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[2]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 1.201      ;
; 0.943 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[2]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 1.204      ;
; 0.943 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[23] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[2]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.209      ;
; 0.946 ; IF_PC_Reg:IF_PC_Reg|PC_IF[17]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[17]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.211      ;
; 0.947 ; IF_PC_Reg:IF_PC_Reg|PC_IF[19]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[19]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.212      ;
; 0.951 ; IF_PC_Reg:IF_PC_Reg|PC_IF[16]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[16]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.217      ;
; 0.952 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[6]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 1.213      ;
; 0.953 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[6]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[6]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 1.214      ;
; 0.955 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[5]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 1.216      ;
; 0.955 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[5]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[5]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 1.216      ;
; 0.957 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[23] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[23]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 1.226      ;
; 0.963 ; IF_PC_Reg:IF_PC_Reg|PC_IF[30]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[30]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.230      ;
; 0.964 ; IF_PC_Reg:IF_PC_Reg|PC_IF[10]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[10]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.231      ;
; 0.975 ; IF_PC_Reg:IF_PC_Reg|PC_IF[15]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[15]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.241      ;
; 0.978 ; IF_PC_Reg:IF_PC_Reg|PC_IF[8]                                 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[8]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.245      ;
; 0.979 ; IF_PC_Reg:IF_PC_Reg|PC_IF[24]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[24]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.244      ;
; 0.980 ; IF_PC_Reg:IF_PC_Reg|PC_IF[14]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[14]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.246      ;
; 0.982 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[9]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 1.274      ;
; 0.983 ; IF_PC_Reg:IF_PC_Reg|PC_IF[29]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[29]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.250      ;
; 0.985 ; IF_PC_Reg:IF_PC_Reg|PC_IF[13]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[13]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.252      ;
; 0.985 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[30]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.247      ;
; 0.986 ; IF_PC_Reg:IF_PC_Reg|PC_IF[18]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[18]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.251      ;
; 0.986 ; IF_PC_Reg:IF_PC_Reg|PC_IF[26]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[26]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.251      ;
; 0.986 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[12] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[12]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.025      ; 1.277      ;
; 0.987 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[10] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 1.279      ;
; 0.987 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[13] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.025      ; 1.278      ;
; 0.987 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[13] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[13]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.025      ; 1.278      ;
; 0.988 ; IF_PC_Reg:IF_PC_Reg|PC_IF[20]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[20]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.253      ;
; 0.988 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[11] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[11]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.025      ; 1.279      ;
; 0.989 ; IF_PC_Reg:IF_PC_Reg|PC_IF[25]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[25]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.254      ;
; 0.989 ; IF_PC_Reg:IF_PC_Reg|PC_IF[28]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[28]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.254      ;
; 0.989 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[12] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.025      ; 1.280      ;
; 0.989 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[10] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[10]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 1.281      ;
; 0.990 ; IF_PC_Reg:IF_PC_Reg|PC_IF[27]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[27]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.255      ;
; 0.992 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[11] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.025      ; 1.283      ;
; 0.993 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[8]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[8]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.025      ; 1.284      ;
; 0.994 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[8]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.025      ; 1.285      ;
; 1.006 ; IF_PC_Reg:IF_PC_Reg|PC_IF[21]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[21]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.271      ;
; 1.013 ; IF_PC_Reg:IF_PC_Reg|PC_IF[3]                                 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[3]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.279      ;
; 1.017 ; IF_PC_Reg:IF_PC_Reg|PC_IF[12]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[12]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.283      ;
; 1.017 ; IF_PC_Reg:IF_PC_Reg|PC_IF[22]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[22]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.282      ;
; 1.019 ; IF_PC_Reg:IF_PC_Reg|PC_IF[23]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[23]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.284      ;
; 1.065 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[21]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[21]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.330      ;
; 1.065 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[28]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[28]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.330      ;
; 1.072 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[24] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[2]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.338      ;
; 1.076 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[7]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[7]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 1.337      ;
; 1.078 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[20]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[20]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.345      ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                               ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg12  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg12  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg13  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg13  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg14  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg14  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg15  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg15  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg16  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg16  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg17  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg17  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a10~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a10~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a11~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a11~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a12~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a12~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a13~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a13~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a14~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a14~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a15~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a15~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a16~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a16~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a17~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a17~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg5 ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Setup Times                                                                       ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Branch_Dest_MEM[*]    ; CLOCK_50   ; 5.269 ; 5.269 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[0]   ; CLOCK_50   ; 4.192 ; 4.192 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[1]   ; CLOCK_50   ; 3.828 ; 3.828 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[2]   ; CLOCK_50   ; 4.548 ; 4.548 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[3]   ; CLOCK_50   ; 4.480 ; 4.480 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[4]   ; CLOCK_50   ; 3.613 ; 3.613 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[5]   ; CLOCK_50   ; 3.781 ; 3.781 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[6]   ; CLOCK_50   ; 5.269 ; 5.269 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[7]   ; CLOCK_50   ; 3.875 ; 3.875 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[8]   ; CLOCK_50   ; 3.943 ; 3.943 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[9]   ; CLOCK_50   ; 3.605 ; 3.605 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[10]  ; CLOCK_50   ; 3.639 ; 3.639 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[11]  ; CLOCK_50   ; 3.543 ; 3.543 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[12]  ; CLOCK_50   ; 3.829 ; 3.829 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[13]  ; CLOCK_50   ; 3.758 ; 3.758 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[14]  ; CLOCK_50   ; 3.648 ; 3.648 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[15]  ; CLOCK_50   ; 3.995 ; 3.995 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[16]  ; CLOCK_50   ; 3.509 ; 3.509 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[17]  ; CLOCK_50   ; 4.016 ; 4.016 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[18]  ; CLOCK_50   ; 3.862 ; 3.862 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[19]  ; CLOCK_50   ; 3.992 ; 3.992 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[20]  ; CLOCK_50   ; 3.585 ; 3.585 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[21]  ; CLOCK_50   ; 3.872 ; 3.872 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[22]  ; CLOCK_50   ; 3.963 ; 3.963 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[23]  ; CLOCK_50   ; 3.925 ; 3.925 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[24]  ; CLOCK_50   ; 3.612 ; 3.612 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[25]  ; CLOCK_50   ; 3.788 ; 3.788 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[26]  ; CLOCK_50   ; 4.172 ; 4.172 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[27]  ; CLOCK_50   ; 3.714 ; 3.714 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[28]  ; CLOCK_50   ; 4.009 ; 4.009 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[29]  ; CLOCK_50   ; 4.207 ; 4.207 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[30]  ; CLOCK_50   ; 3.718 ; 3.718 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[31]  ; CLOCK_50   ; 4.152 ; 4.152 ; Rise       ; CLOCK_50        ;
; PCSrc_MEM             ; CLOCK_50   ; 4.836 ; 4.836 ; Rise       ; CLOCK_50        ;
; RegWrite_WB           ; CLOCK_50   ; 1.868 ; 1.868 ; Fall       ; CLOCK_50        ;
; Write_Data_WB[*]      ; CLOCK_50   ; 4.535 ; 4.535 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[0]     ; CLOCK_50   ; 4.136 ; 4.136 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[1]     ; CLOCK_50   ; 3.817 ; 3.817 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[2]     ; CLOCK_50   ; 3.831 ; 3.831 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[3]     ; CLOCK_50   ; 4.097 ; 4.097 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[4]     ; CLOCK_50   ; 3.527 ; 3.527 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[5]     ; CLOCK_50   ; 3.828 ; 3.828 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[6]     ; CLOCK_50   ; 3.771 ; 3.771 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[7]     ; CLOCK_50   ; 4.276 ; 4.276 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[8]     ; CLOCK_50   ; 3.984 ; 3.984 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[9]     ; CLOCK_50   ; 3.776 ; 3.776 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[10]    ; CLOCK_50   ; 4.246 ; 4.246 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[11]    ; CLOCK_50   ; 3.884 ; 3.884 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[12]    ; CLOCK_50   ; 4.394 ; 4.394 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[13]    ; CLOCK_50   ; 3.947 ; 3.947 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[14]    ; CLOCK_50   ; 3.779 ; 3.779 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[15]    ; CLOCK_50   ; 3.729 ; 3.729 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[16]    ; CLOCK_50   ; 3.527 ; 3.527 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[17]    ; CLOCK_50   ; 4.484 ; 4.484 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[18]    ; CLOCK_50   ; 3.935 ; 3.935 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[19]    ; CLOCK_50   ; 3.960 ; 3.960 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[20]    ; CLOCK_50   ; 4.216 ; 4.216 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[21]    ; CLOCK_50   ; 3.787 ; 3.787 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[22]    ; CLOCK_50   ; 3.501 ; 3.501 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[23]    ; CLOCK_50   ; 3.738 ; 3.738 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[24]    ; CLOCK_50   ; 3.962 ; 3.962 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[25]    ; CLOCK_50   ; 4.278 ; 4.278 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[26]    ; CLOCK_50   ; 3.786 ; 3.786 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[27]    ; CLOCK_50   ; 4.255 ; 4.255 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[28]    ; CLOCK_50   ; 4.028 ; 4.028 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[29]    ; CLOCK_50   ; 4.226 ; 4.226 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[30]    ; CLOCK_50   ; 4.014 ; 4.014 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[31]    ; CLOCK_50   ; 4.535 ; 4.535 ; Fall       ; CLOCK_50        ;
; Write_Register_WB[*]  ; CLOCK_50   ; 6.309 ; 6.309 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[0] ; CLOCK_50   ; 6.059 ; 6.059 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[1] ; CLOCK_50   ; 6.076 ; 6.076 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[2] ; CLOCK_50   ; 5.863 ; 5.863 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[3] ; CLOCK_50   ; 6.309 ; 6.309 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[4] ; CLOCK_50   ; 2.045 ; 2.045 ; Fall       ; CLOCK_50        ;
+-----------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Hold Times                                                                          ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Branch_Dest_MEM[*]    ; CLOCK_50   ; -3.279 ; -3.279 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[0]   ; CLOCK_50   ; -3.962 ; -3.962 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[1]   ; CLOCK_50   ; -3.598 ; -3.598 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[2]   ; CLOCK_50   ; -4.318 ; -4.318 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[3]   ; CLOCK_50   ; -4.250 ; -4.250 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[4]   ; CLOCK_50   ; -3.383 ; -3.383 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[5]   ; CLOCK_50   ; -3.551 ; -3.551 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[6]   ; CLOCK_50   ; -5.039 ; -5.039 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[7]   ; CLOCK_50   ; -3.645 ; -3.645 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[8]   ; CLOCK_50   ; -3.713 ; -3.713 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[9]   ; CLOCK_50   ; -3.375 ; -3.375 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[10]  ; CLOCK_50   ; -3.409 ; -3.409 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[11]  ; CLOCK_50   ; -3.313 ; -3.313 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[12]  ; CLOCK_50   ; -3.599 ; -3.599 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[13]  ; CLOCK_50   ; -3.528 ; -3.528 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[14]  ; CLOCK_50   ; -3.418 ; -3.418 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[15]  ; CLOCK_50   ; -3.765 ; -3.765 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[16]  ; CLOCK_50   ; -3.279 ; -3.279 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[17]  ; CLOCK_50   ; -3.786 ; -3.786 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[18]  ; CLOCK_50   ; -3.632 ; -3.632 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[19]  ; CLOCK_50   ; -3.762 ; -3.762 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[20]  ; CLOCK_50   ; -3.355 ; -3.355 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[21]  ; CLOCK_50   ; -3.642 ; -3.642 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[22]  ; CLOCK_50   ; -3.733 ; -3.733 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[23]  ; CLOCK_50   ; -3.695 ; -3.695 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[24]  ; CLOCK_50   ; -3.382 ; -3.382 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[25]  ; CLOCK_50   ; -3.558 ; -3.558 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[26]  ; CLOCK_50   ; -3.942 ; -3.942 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[27]  ; CLOCK_50   ; -3.484 ; -3.484 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[28]  ; CLOCK_50   ; -3.779 ; -3.779 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[29]  ; CLOCK_50   ; -3.977 ; -3.977 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[30]  ; CLOCK_50   ; -3.488 ; -3.488 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[31]  ; CLOCK_50   ; -3.922 ; -3.922 ; Rise       ; CLOCK_50        ;
; PCSrc_MEM             ; CLOCK_50   ; -3.509 ; -3.509 ; Rise       ; CLOCK_50        ;
; RegWrite_WB           ; CLOCK_50   ; -0.900 ; -0.900 ; Fall       ; CLOCK_50        ;
; Write_Data_WB[*]      ; CLOCK_50   ; -3.206 ; -3.206 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[0]     ; CLOCK_50   ; -3.595 ; -3.595 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[1]     ; CLOCK_50   ; -3.315 ; -3.315 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[2]     ; CLOCK_50   ; -3.552 ; -3.552 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[3]     ; CLOCK_50   ; -3.588 ; -3.588 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[4]     ; CLOCK_50   ; -3.257 ; -3.257 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[5]     ; CLOCK_50   ; -3.559 ; -3.559 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[6]     ; CLOCK_50   ; -3.490 ; -3.490 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[7]     ; CLOCK_50   ; -3.703 ; -3.703 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[8]     ; CLOCK_50   ; -3.709 ; -3.709 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[9]     ; CLOCK_50   ; -3.249 ; -3.249 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[10]    ; CLOCK_50   ; -3.674 ; -3.674 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[11]    ; CLOCK_50   ; -3.605 ; -3.605 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[12]    ; CLOCK_50   ; -3.837 ; -3.837 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[13]    ; CLOCK_50   ; -3.664 ; -3.664 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[14]    ; CLOCK_50   ; -3.249 ; -3.249 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[15]    ; CLOCK_50   ; -3.455 ; -3.455 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[16]    ; CLOCK_50   ; -3.257 ; -3.257 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[17]    ; CLOCK_50   ; -3.930 ; -3.930 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[18]    ; CLOCK_50   ; -3.647 ; -3.647 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[19]    ; CLOCK_50   ; -3.449 ; -3.449 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[20]    ; CLOCK_50   ; -3.632 ; -3.632 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[21]    ; CLOCK_50   ; -3.484 ; -3.484 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[22]    ; CLOCK_50   ; -3.206 ; -3.206 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[23]    ; CLOCK_50   ; -3.423 ; -3.423 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[24]    ; CLOCK_50   ; -3.650 ; -3.650 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[25]    ; CLOCK_50   ; -3.718 ; -3.718 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[26]    ; CLOCK_50   ; -3.454 ; -3.454 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[27]    ; CLOCK_50   ; -3.681 ; -3.681 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[28]    ; CLOCK_50   ; -3.465 ; -3.465 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[29]    ; CLOCK_50   ; -3.674 ; -3.674 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[30]    ; CLOCK_50   ; -3.670 ; -3.670 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[31]    ; CLOCK_50   ; -3.973 ; -3.973 ; Fall       ; CLOCK_50        ;
; Write_Register_WB[*]  ; CLOCK_50   ; 0.343  ; 0.343  ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[0] ; CLOCK_50   ; -3.461 ; -3.461 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[1] ; CLOCK_50   ; -3.162 ; -3.162 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[2] ; CLOCK_50   ; -3.181 ; -3.181 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[3] ; CLOCK_50   ; -3.198 ; -3.198 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[4] ; CLOCK_50   ; 0.343  ; 0.343  ; Fall       ; CLOCK_50        ;
+-----------------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                       ;
+---------------------------------+------------+-------+-------+------------+-----------------+
; Data Port                       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------------------+------------+-------+-------+------------+-----------------+
; ALUOp_EX[*]                     ; CLOCK_50   ; 6.544 ; 6.544 ; Rise       ; CLOCK_50        ;
;  ALUOp_EX[0]                    ; CLOCK_50   ; 6.379 ; 6.379 ; Rise       ; CLOCK_50        ;
;  ALUOp_EX[1]                    ; CLOCK_50   ; 6.544 ; 6.544 ; Rise       ; CLOCK_50        ;
; ALUSrc_EX                       ; CLOCK_50   ; 6.976 ; 6.976 ; Rise       ; CLOCK_50        ;
; Branch_EX                       ; CLOCK_50   ; 6.418 ; 6.418 ; Rise       ; CLOCK_50        ;
; Instruction_EX[*]               ; CLOCK_50   ; 8.537 ; 8.537 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[0]              ; CLOCK_50   ; 6.426 ; 6.426 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[1]              ; CLOCK_50   ; 6.626 ; 6.626 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[2]              ; CLOCK_50   ; 6.943 ; 6.943 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[3]              ; CLOCK_50   ; 6.710 ; 6.710 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[4]              ; CLOCK_50   ; 6.737 ; 6.737 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[5]              ; CLOCK_50   ; 6.938 ; 6.938 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[6]              ; CLOCK_50   ; 6.918 ; 6.918 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[7]              ; CLOCK_50   ; 6.712 ; 6.712 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[8]              ; CLOCK_50   ; 6.469 ; 6.469 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[9]              ; CLOCK_50   ; 7.177 ; 7.177 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[10]             ; CLOCK_50   ; 6.916 ; 6.916 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[11]             ; CLOCK_50   ; 6.658 ; 6.658 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[12]             ; CLOCK_50   ; 6.920 ; 6.920 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[13]             ; CLOCK_50   ; 6.409 ; 6.409 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[14]             ; CLOCK_50   ; 6.634 ; 6.634 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[15]             ; CLOCK_50   ; 6.661 ; 6.661 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[16]             ; CLOCK_50   ; 6.694 ; 6.694 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[17]             ; CLOCK_50   ; 8.537 ; 8.537 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[18]             ; CLOCK_50   ; 6.749 ; 6.749 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[19]             ; CLOCK_50   ; 7.079 ; 7.079 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[20]             ; CLOCK_50   ; 6.940 ; 6.940 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[21]             ; CLOCK_50   ; 6.645 ; 6.645 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[22]             ; CLOCK_50   ; 7.150 ; 7.150 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[23]             ; CLOCK_50   ; 7.154 ; 7.154 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[24]             ; CLOCK_50   ; 6.764 ; 6.764 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[25]             ; CLOCK_50   ; 7.137 ; 7.137 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[26]             ; CLOCK_50   ; 7.618 ; 7.618 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[27]             ; CLOCK_50   ; 6.930 ; 6.930 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[28]             ; CLOCK_50   ; 6.886 ; 6.886 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[29]             ; CLOCK_50   ; 7.438 ; 7.438 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[30]             ; CLOCK_50   ; 7.196 ; 7.196 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[31]             ; CLOCK_50   ; 7.170 ; 7.170 ; Rise       ; CLOCK_50        ;
; MemRead_EX                      ; CLOCK_50   ; 7.632 ; 7.632 ; Rise       ; CLOCK_50        ;
; MemWrite_EX                     ; CLOCK_50   ; 8.539 ; 8.539 ; Rise       ; CLOCK_50        ;
; MemtoReg_EX                     ; CLOCK_50   ; 7.415 ; 7.415 ; Rise       ; CLOCK_50        ;
; PC_Plus_4_EX[*]                 ; CLOCK_50   ; 7.720 ; 7.720 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[0]                ; CLOCK_50   ; 7.041 ; 7.041 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[1]                ; CLOCK_50   ; 6.648 ; 6.648 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[2]                ; CLOCK_50   ; 6.899 ; 6.899 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[3]                ; CLOCK_50   ; 6.931 ; 6.931 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[4]                ; CLOCK_50   ; 7.234 ; 7.234 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[5]                ; CLOCK_50   ; 7.141 ; 7.141 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[6]                ; CLOCK_50   ; 7.226 ; 7.226 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[7]                ; CLOCK_50   ; 6.962 ; 6.962 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[8]                ; CLOCK_50   ; 7.662 ; 7.662 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[9]                ; CLOCK_50   ; 6.879 ; 6.879 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[10]               ; CLOCK_50   ; 7.425 ; 7.425 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[11]               ; CLOCK_50   ; 7.720 ; 7.720 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[12]               ; CLOCK_50   ; 6.947 ; 6.947 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[13]               ; CLOCK_50   ; 7.344 ; 7.344 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[14]               ; CLOCK_50   ; 6.893 ; 6.893 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[15]               ; CLOCK_50   ; 6.711 ; 6.711 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[16]               ; CLOCK_50   ; 7.420 ; 7.420 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[17]               ; CLOCK_50   ; 6.908 ; 6.908 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[18]               ; CLOCK_50   ; 6.665 ; 6.665 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[19]               ; CLOCK_50   ; 7.436 ; 7.436 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[20]               ; CLOCK_50   ; 7.426 ; 7.426 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[21]               ; CLOCK_50   ; 6.658 ; 6.658 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[22]               ; CLOCK_50   ; 6.986 ; 6.986 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[23]               ; CLOCK_50   ; 7.149 ; 7.149 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[24]               ; CLOCK_50   ; 6.661 ; 6.661 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[25]               ; CLOCK_50   ; 6.678 ; 6.678 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[26]               ; CLOCK_50   ; 7.704 ; 7.704 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[27]               ; CLOCK_50   ; 7.158 ; 7.158 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[28]               ; CLOCK_50   ; 6.654 ; 6.654 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[29]               ; CLOCK_50   ; 6.680 ; 6.680 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[30]               ; CLOCK_50   ; 7.176 ; 7.176 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[31]               ; CLOCK_50   ; 6.903 ; 6.903 ; Rise       ; CLOCK_50        ;
; Read_Data_1_EX[*]               ; CLOCK_50   ; 8.623 ; 8.623 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[0]              ; CLOCK_50   ; 7.347 ; 7.347 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[1]              ; CLOCK_50   ; 6.764 ; 6.764 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[2]              ; CLOCK_50   ; 6.892 ; 6.892 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[3]              ; CLOCK_50   ; 6.764 ; 6.764 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[4]              ; CLOCK_50   ; 7.036 ; 7.036 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[5]              ; CLOCK_50   ; 7.045 ; 7.045 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[6]              ; CLOCK_50   ; 7.468 ; 7.468 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[7]              ; CLOCK_50   ; 6.724 ; 6.724 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[8]              ; CLOCK_50   ; 7.128 ; 7.128 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[9]              ; CLOCK_50   ; 7.056 ; 7.056 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[10]             ; CLOCK_50   ; 7.029 ; 7.029 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[11]             ; CLOCK_50   ; 7.340 ; 7.340 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[12]             ; CLOCK_50   ; 7.041 ; 7.041 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[13]             ; CLOCK_50   ; 6.737 ; 6.737 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[14]             ; CLOCK_50   ; 7.357 ; 7.357 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[15]             ; CLOCK_50   ; 6.746 ; 6.746 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[16]             ; CLOCK_50   ; 6.759 ; 6.759 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[17]             ; CLOCK_50   ; 6.737 ; 6.737 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[18]             ; CLOCK_50   ; 6.917 ; 6.917 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[19]             ; CLOCK_50   ; 6.820 ; 6.820 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[20]             ; CLOCK_50   ; 7.110 ; 7.110 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[21]             ; CLOCK_50   ; 6.659 ; 6.659 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[22]             ; CLOCK_50   ; 6.770 ; 6.770 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[23]             ; CLOCK_50   ; 8.174 ; 8.174 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[24]             ; CLOCK_50   ; 7.261 ; 7.261 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[25]             ; CLOCK_50   ; 6.678 ; 6.678 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[26]             ; CLOCK_50   ; 8.623 ; 8.623 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[27]             ; CLOCK_50   ; 7.219 ; 7.219 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[28]             ; CLOCK_50   ; 6.771 ; 6.771 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[29]             ; CLOCK_50   ; 6.865 ; 6.865 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[30]             ; CLOCK_50   ; 6.897 ; 6.897 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[31]             ; CLOCK_50   ; 8.197 ; 8.197 ; Rise       ; CLOCK_50        ;
; Read_Data_2_EX[*]               ; CLOCK_50   ; 8.570 ; 8.570 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[0]              ; CLOCK_50   ; 7.319 ; 7.319 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[1]              ; CLOCK_50   ; 7.437 ; 7.437 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[2]              ; CLOCK_50   ; 6.702 ; 6.702 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[3]              ; CLOCK_50   ; 7.841 ; 7.841 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[4]              ; CLOCK_50   ; 7.888 ; 7.888 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[5]              ; CLOCK_50   ; 6.707 ; 6.707 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[6]              ; CLOCK_50   ; 7.455 ; 7.455 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[7]              ; CLOCK_50   ; 7.210 ; 7.210 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[8]              ; CLOCK_50   ; 6.737 ; 6.737 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[9]              ; CLOCK_50   ; 7.038 ; 7.038 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[10]             ; CLOCK_50   ; 7.915 ; 7.915 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[11]             ; CLOCK_50   ; 7.289 ; 7.289 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[12]             ; CLOCK_50   ; 8.453 ; 8.453 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[13]             ; CLOCK_50   ; 7.988 ; 7.988 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[14]             ; CLOCK_50   ; 7.425 ; 7.425 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[15]             ; CLOCK_50   ; 6.763 ; 6.763 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[16]             ; CLOCK_50   ; 6.757 ; 6.757 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[17]             ; CLOCK_50   ; 8.400 ; 8.400 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[18]             ; CLOCK_50   ; 6.723 ; 6.723 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[19]             ; CLOCK_50   ; 6.723 ; 6.723 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[20]             ; CLOCK_50   ; 7.369 ; 7.369 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[21]             ; CLOCK_50   ; 6.732 ; 6.732 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[22]             ; CLOCK_50   ; 7.143 ; 7.143 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[23]             ; CLOCK_50   ; 7.399 ; 7.399 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[24]             ; CLOCK_50   ; 7.155 ; 7.155 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[25]             ; CLOCK_50   ; 6.734 ; 6.734 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[26]             ; CLOCK_50   ; 7.039 ; 7.039 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[27]             ; CLOCK_50   ; 7.415 ; 7.415 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[28]             ; CLOCK_50   ; 8.570 ; 8.570 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[29]             ; CLOCK_50   ; 7.341 ; 7.341 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[30]             ; CLOCK_50   ; 6.969 ; 6.969 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[31]             ; CLOCK_50   ; 7.346 ; 7.346 ; Rise       ; CLOCK_50        ;
; RegDst_EX                       ; CLOCK_50   ; 6.395 ; 6.395 ; Rise       ; CLOCK_50        ;
; RegWrite_EX                     ; CLOCK_50   ; 6.981 ; 6.981 ; Rise       ; CLOCK_50        ;
; Sign_Extend_Instruction_EX[*]   ; CLOCK_50   ; 7.459 ; 7.459 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[0]  ; CLOCK_50   ; 6.395 ; 6.395 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[1]  ; CLOCK_50   ; 6.680 ; 6.680 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[2]  ; CLOCK_50   ; 7.401 ; 7.401 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[3]  ; CLOCK_50   ; 6.731 ; 6.731 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[4]  ; CLOCK_50   ; 6.958 ; 6.958 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[5]  ; CLOCK_50   ; 6.706 ; 6.706 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[6]  ; CLOCK_50   ; 7.142 ; 7.142 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[7]  ; CLOCK_50   ; 6.736 ; 6.736 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[8]  ; CLOCK_50   ; 6.483 ; 6.483 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[9]  ; CLOCK_50   ; 6.451 ; 6.451 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[10] ; CLOCK_50   ; 6.447 ; 6.447 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[11] ; CLOCK_50   ; 6.901 ; 6.901 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[12] ; CLOCK_50   ; 6.891 ; 6.891 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[13] ; CLOCK_50   ; 6.910 ; 6.910 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[14] ; CLOCK_50   ; 6.644 ; 6.644 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[15] ; CLOCK_50   ; 6.351 ; 6.351 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[16] ; CLOCK_50   ; 7.459 ; 7.459 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[17] ; CLOCK_50   ; 6.404 ; 6.404 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[18] ; CLOCK_50   ; 6.350 ; 6.350 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[19] ; CLOCK_50   ; 6.445 ; 6.445 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[20] ; CLOCK_50   ; 6.555 ; 6.555 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[21] ; CLOCK_50   ; 6.429 ; 6.429 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[22] ; CLOCK_50   ; 6.432 ; 6.432 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[23] ; CLOCK_50   ; 6.349 ; 6.349 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[24] ; CLOCK_50   ; 6.359 ; 6.359 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[25] ; CLOCK_50   ; 6.883 ; 6.883 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[26] ; CLOCK_50   ; 6.661 ; 6.661 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[27] ; CLOCK_50   ; 6.427 ; 6.427 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[28] ; CLOCK_50   ; 6.672 ; 6.672 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[29] ; CLOCK_50   ; 6.341 ; 6.341 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[30] ; CLOCK_50   ; 6.456 ; 6.456 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[31] ; CLOCK_50   ; 6.922 ; 6.922 ; Rise       ; CLOCK_50        ;
+---------------------------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                               ;
+---------------------------------+------------+-------+-------+------------+-----------------+
; Data Port                       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------------------+------------+-------+-------+------------+-----------------+
; ALUOp_EX[*]                     ; CLOCK_50   ; 6.379 ; 6.379 ; Rise       ; CLOCK_50        ;
;  ALUOp_EX[0]                    ; CLOCK_50   ; 6.379 ; 6.379 ; Rise       ; CLOCK_50        ;
;  ALUOp_EX[1]                    ; CLOCK_50   ; 6.544 ; 6.544 ; Rise       ; CLOCK_50        ;
; ALUSrc_EX                       ; CLOCK_50   ; 6.976 ; 6.976 ; Rise       ; CLOCK_50        ;
; Branch_EX                       ; CLOCK_50   ; 6.418 ; 6.418 ; Rise       ; CLOCK_50        ;
; Instruction_EX[*]               ; CLOCK_50   ; 6.409 ; 6.409 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[0]              ; CLOCK_50   ; 6.426 ; 6.426 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[1]              ; CLOCK_50   ; 6.626 ; 6.626 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[2]              ; CLOCK_50   ; 6.943 ; 6.943 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[3]              ; CLOCK_50   ; 6.710 ; 6.710 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[4]              ; CLOCK_50   ; 6.737 ; 6.737 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[5]              ; CLOCK_50   ; 6.938 ; 6.938 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[6]              ; CLOCK_50   ; 6.918 ; 6.918 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[7]              ; CLOCK_50   ; 6.712 ; 6.712 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[8]              ; CLOCK_50   ; 6.469 ; 6.469 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[9]              ; CLOCK_50   ; 7.177 ; 7.177 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[10]             ; CLOCK_50   ; 6.916 ; 6.916 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[11]             ; CLOCK_50   ; 6.658 ; 6.658 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[12]             ; CLOCK_50   ; 6.920 ; 6.920 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[13]             ; CLOCK_50   ; 6.409 ; 6.409 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[14]             ; CLOCK_50   ; 6.634 ; 6.634 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[15]             ; CLOCK_50   ; 6.661 ; 6.661 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[16]             ; CLOCK_50   ; 6.694 ; 6.694 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[17]             ; CLOCK_50   ; 8.537 ; 8.537 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[18]             ; CLOCK_50   ; 6.749 ; 6.749 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[19]             ; CLOCK_50   ; 7.079 ; 7.079 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[20]             ; CLOCK_50   ; 6.940 ; 6.940 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[21]             ; CLOCK_50   ; 6.645 ; 6.645 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[22]             ; CLOCK_50   ; 7.150 ; 7.150 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[23]             ; CLOCK_50   ; 7.154 ; 7.154 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[24]             ; CLOCK_50   ; 6.764 ; 6.764 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[25]             ; CLOCK_50   ; 7.137 ; 7.137 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[26]             ; CLOCK_50   ; 7.618 ; 7.618 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[27]             ; CLOCK_50   ; 6.930 ; 6.930 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[28]             ; CLOCK_50   ; 6.886 ; 6.886 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[29]             ; CLOCK_50   ; 7.438 ; 7.438 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[30]             ; CLOCK_50   ; 7.196 ; 7.196 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[31]             ; CLOCK_50   ; 7.170 ; 7.170 ; Rise       ; CLOCK_50        ;
; MemRead_EX                      ; CLOCK_50   ; 7.632 ; 7.632 ; Rise       ; CLOCK_50        ;
; MemWrite_EX                     ; CLOCK_50   ; 8.539 ; 8.539 ; Rise       ; CLOCK_50        ;
; MemtoReg_EX                     ; CLOCK_50   ; 7.415 ; 7.415 ; Rise       ; CLOCK_50        ;
; PC_Plus_4_EX[*]                 ; CLOCK_50   ; 6.648 ; 6.648 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[0]                ; CLOCK_50   ; 7.041 ; 7.041 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[1]                ; CLOCK_50   ; 6.648 ; 6.648 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[2]                ; CLOCK_50   ; 6.899 ; 6.899 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[3]                ; CLOCK_50   ; 6.931 ; 6.931 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[4]                ; CLOCK_50   ; 7.234 ; 7.234 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[5]                ; CLOCK_50   ; 7.141 ; 7.141 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[6]                ; CLOCK_50   ; 7.226 ; 7.226 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[7]                ; CLOCK_50   ; 6.962 ; 6.962 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[8]                ; CLOCK_50   ; 7.662 ; 7.662 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[9]                ; CLOCK_50   ; 6.879 ; 6.879 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[10]               ; CLOCK_50   ; 7.425 ; 7.425 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[11]               ; CLOCK_50   ; 7.720 ; 7.720 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[12]               ; CLOCK_50   ; 6.947 ; 6.947 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[13]               ; CLOCK_50   ; 7.344 ; 7.344 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[14]               ; CLOCK_50   ; 6.893 ; 6.893 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[15]               ; CLOCK_50   ; 6.711 ; 6.711 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[16]               ; CLOCK_50   ; 7.420 ; 7.420 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[17]               ; CLOCK_50   ; 6.908 ; 6.908 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[18]               ; CLOCK_50   ; 6.665 ; 6.665 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[19]               ; CLOCK_50   ; 7.436 ; 7.436 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[20]               ; CLOCK_50   ; 7.426 ; 7.426 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[21]               ; CLOCK_50   ; 6.658 ; 6.658 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[22]               ; CLOCK_50   ; 6.986 ; 6.986 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[23]               ; CLOCK_50   ; 7.149 ; 7.149 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[24]               ; CLOCK_50   ; 6.661 ; 6.661 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[25]               ; CLOCK_50   ; 6.678 ; 6.678 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[26]               ; CLOCK_50   ; 7.704 ; 7.704 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[27]               ; CLOCK_50   ; 7.158 ; 7.158 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[28]               ; CLOCK_50   ; 6.654 ; 6.654 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[29]               ; CLOCK_50   ; 6.680 ; 6.680 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[30]               ; CLOCK_50   ; 7.176 ; 7.176 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[31]               ; CLOCK_50   ; 6.903 ; 6.903 ; Rise       ; CLOCK_50        ;
; Read_Data_1_EX[*]               ; CLOCK_50   ; 6.659 ; 6.659 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[0]              ; CLOCK_50   ; 7.347 ; 7.347 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[1]              ; CLOCK_50   ; 6.764 ; 6.764 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[2]              ; CLOCK_50   ; 6.892 ; 6.892 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[3]              ; CLOCK_50   ; 6.764 ; 6.764 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[4]              ; CLOCK_50   ; 7.036 ; 7.036 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[5]              ; CLOCK_50   ; 7.045 ; 7.045 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[6]              ; CLOCK_50   ; 7.468 ; 7.468 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[7]              ; CLOCK_50   ; 6.724 ; 6.724 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[8]              ; CLOCK_50   ; 7.128 ; 7.128 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[9]              ; CLOCK_50   ; 7.056 ; 7.056 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[10]             ; CLOCK_50   ; 7.029 ; 7.029 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[11]             ; CLOCK_50   ; 7.340 ; 7.340 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[12]             ; CLOCK_50   ; 7.041 ; 7.041 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[13]             ; CLOCK_50   ; 6.737 ; 6.737 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[14]             ; CLOCK_50   ; 7.357 ; 7.357 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[15]             ; CLOCK_50   ; 6.746 ; 6.746 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[16]             ; CLOCK_50   ; 6.759 ; 6.759 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[17]             ; CLOCK_50   ; 6.737 ; 6.737 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[18]             ; CLOCK_50   ; 6.917 ; 6.917 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[19]             ; CLOCK_50   ; 6.820 ; 6.820 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[20]             ; CLOCK_50   ; 7.110 ; 7.110 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[21]             ; CLOCK_50   ; 6.659 ; 6.659 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[22]             ; CLOCK_50   ; 6.770 ; 6.770 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[23]             ; CLOCK_50   ; 8.174 ; 8.174 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[24]             ; CLOCK_50   ; 7.261 ; 7.261 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[25]             ; CLOCK_50   ; 6.678 ; 6.678 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[26]             ; CLOCK_50   ; 8.623 ; 8.623 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[27]             ; CLOCK_50   ; 7.219 ; 7.219 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[28]             ; CLOCK_50   ; 6.771 ; 6.771 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[29]             ; CLOCK_50   ; 6.865 ; 6.865 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[30]             ; CLOCK_50   ; 6.897 ; 6.897 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[31]             ; CLOCK_50   ; 8.197 ; 8.197 ; Rise       ; CLOCK_50        ;
; Read_Data_2_EX[*]               ; CLOCK_50   ; 6.702 ; 6.702 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[0]              ; CLOCK_50   ; 7.319 ; 7.319 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[1]              ; CLOCK_50   ; 7.437 ; 7.437 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[2]              ; CLOCK_50   ; 6.702 ; 6.702 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[3]              ; CLOCK_50   ; 7.841 ; 7.841 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[4]              ; CLOCK_50   ; 7.888 ; 7.888 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[5]              ; CLOCK_50   ; 6.707 ; 6.707 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[6]              ; CLOCK_50   ; 7.455 ; 7.455 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[7]              ; CLOCK_50   ; 7.210 ; 7.210 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[8]              ; CLOCK_50   ; 6.737 ; 6.737 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[9]              ; CLOCK_50   ; 7.038 ; 7.038 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[10]             ; CLOCK_50   ; 7.915 ; 7.915 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[11]             ; CLOCK_50   ; 7.289 ; 7.289 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[12]             ; CLOCK_50   ; 8.453 ; 8.453 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[13]             ; CLOCK_50   ; 7.988 ; 7.988 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[14]             ; CLOCK_50   ; 7.425 ; 7.425 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[15]             ; CLOCK_50   ; 6.763 ; 6.763 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[16]             ; CLOCK_50   ; 6.757 ; 6.757 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[17]             ; CLOCK_50   ; 8.400 ; 8.400 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[18]             ; CLOCK_50   ; 6.723 ; 6.723 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[19]             ; CLOCK_50   ; 6.723 ; 6.723 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[20]             ; CLOCK_50   ; 7.369 ; 7.369 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[21]             ; CLOCK_50   ; 6.732 ; 6.732 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[22]             ; CLOCK_50   ; 7.143 ; 7.143 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[23]             ; CLOCK_50   ; 7.399 ; 7.399 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[24]             ; CLOCK_50   ; 7.155 ; 7.155 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[25]             ; CLOCK_50   ; 6.734 ; 6.734 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[26]             ; CLOCK_50   ; 7.039 ; 7.039 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[27]             ; CLOCK_50   ; 7.415 ; 7.415 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[28]             ; CLOCK_50   ; 8.570 ; 8.570 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[29]             ; CLOCK_50   ; 7.341 ; 7.341 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[30]             ; CLOCK_50   ; 6.969 ; 6.969 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[31]             ; CLOCK_50   ; 7.346 ; 7.346 ; Rise       ; CLOCK_50        ;
; RegDst_EX                       ; CLOCK_50   ; 6.395 ; 6.395 ; Rise       ; CLOCK_50        ;
; RegWrite_EX                     ; CLOCK_50   ; 6.981 ; 6.981 ; Rise       ; CLOCK_50        ;
; Sign_Extend_Instruction_EX[*]   ; CLOCK_50   ; 6.341 ; 6.341 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[0]  ; CLOCK_50   ; 6.395 ; 6.395 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[1]  ; CLOCK_50   ; 6.680 ; 6.680 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[2]  ; CLOCK_50   ; 7.401 ; 7.401 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[3]  ; CLOCK_50   ; 6.731 ; 6.731 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[4]  ; CLOCK_50   ; 6.958 ; 6.958 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[5]  ; CLOCK_50   ; 6.706 ; 6.706 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[6]  ; CLOCK_50   ; 7.142 ; 7.142 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[7]  ; CLOCK_50   ; 6.736 ; 6.736 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[8]  ; CLOCK_50   ; 6.483 ; 6.483 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[9]  ; CLOCK_50   ; 6.451 ; 6.451 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[10] ; CLOCK_50   ; 6.447 ; 6.447 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[11] ; CLOCK_50   ; 6.901 ; 6.901 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[12] ; CLOCK_50   ; 6.891 ; 6.891 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[13] ; CLOCK_50   ; 6.910 ; 6.910 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[14] ; CLOCK_50   ; 6.644 ; 6.644 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[15] ; CLOCK_50   ; 6.351 ; 6.351 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[16] ; CLOCK_50   ; 7.459 ; 7.459 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[17] ; CLOCK_50   ; 6.404 ; 6.404 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[18] ; CLOCK_50   ; 6.350 ; 6.350 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[19] ; CLOCK_50   ; 6.445 ; 6.445 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[20] ; CLOCK_50   ; 6.555 ; 6.555 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[21] ; CLOCK_50   ; 6.429 ; 6.429 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[22] ; CLOCK_50   ; 6.432 ; 6.432 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[23] ; CLOCK_50   ; 6.349 ; 6.349 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[24] ; CLOCK_50   ; 6.359 ; 6.359 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[25] ; CLOCK_50   ; 6.883 ; 6.883 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[26] ; CLOCK_50   ; 6.661 ; 6.661 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[27] ; CLOCK_50   ; 6.427 ; 6.427 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[28] ; CLOCK_50   ; 6.672 ; 6.672 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[29] ; CLOCK_50   ; 6.341 ; 6.341 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[30] ; CLOCK_50   ; 6.456 ; 6.456 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[31] ; CLOCK_50   ; 6.922 ; 6.922 ; Rise       ; CLOCK_50        ;
+---------------------------------+------------+-------+-------+------------+-----------------+


+-----------------------------------+
; Fast Model Setup Summary          ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; CLOCK_50 ; -2.199 ; -336.614      ;
+----------+--------+---------------+


+----------------------------------+
; Fast Model Hold Summary          ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 0.238 ; 0.000         ;
+----------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; CLOCK_50 ; -1.880 ; -1048.876          ;
+----------+--------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                      ; To Node                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.199 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg1 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.006     ; 2.692      ;
; -2.199 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg1 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.006     ; 2.692      ;
; -2.199 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg1 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.006     ; 2.692      ;
; -2.199 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg1 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.006     ; 2.692      ;
; -2.199 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg1 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.006     ; 2.692      ;
; -2.199 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg1 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.006     ; 2.692      ;
; -2.199 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg1 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.006     ; 2.692      ;
; -2.199 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg1 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.006     ; 2.692      ;
; -2.125 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.061     ; 2.596      ;
; -2.125 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.061     ; 2.596      ;
; -2.125 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.061     ; 2.596      ;
; -2.125 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.061     ; 2.596      ;
; -2.125 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.061     ; 2.596      ;
; -2.125 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.061     ; 2.596      ;
; -2.125 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.061     ; 2.596      ;
; -2.125 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.061     ; 2.596      ;
; -2.123 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.013     ; 2.609      ;
; -2.123 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.013     ; 2.609      ;
; -2.123 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.013     ; 2.609      ;
; -2.123 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.013     ; 2.609      ;
; -2.123 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.013     ; 2.609      ;
; -2.123 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.013     ; 2.609      ;
; -2.123 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.013     ; 2.609      ;
; -2.123 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.013     ; 2.609      ;
; -2.117 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.013     ; 2.603      ;
; -2.117 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.013     ; 2.603      ;
; -2.117 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.013     ; 2.603      ;
; -2.117 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.013     ; 2.603      ;
; -2.117 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.013     ; 2.603      ;
; -2.117 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.013     ; 2.603      ;
; -2.117 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.013     ; 2.603      ;
; -2.117 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.013     ; 2.603      ;
; -2.116 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.013     ; 2.602      ;
; -2.116 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.013     ; 2.602      ;
; -2.116 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.013     ; 2.602      ;
; -2.116 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.013     ; 2.602      ;
; -2.116 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.013     ; 2.602      ;
; -2.116 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.013     ; 2.602      ;
; -2.116 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.013     ; 2.602      ;
; -2.116 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.013     ; 2.602      ;
; -2.113 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.013     ; 2.599      ;
; -2.113 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.013     ; 2.599      ;
; -2.113 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.013     ; 2.599      ;
; -2.113 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.013     ; 2.599      ;
; -2.113 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.013     ; 2.599      ;
; -2.113 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.013     ; 2.599      ;
; -2.113 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.013     ; 2.599      ;
; -2.113 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.013     ; 2.599      ;
; -2.110 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.006     ; 2.603      ;
; -2.110 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.006     ; 2.603      ;
; -2.110 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.006     ; 2.603      ;
; -2.110 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.006     ; 2.603      ;
; -2.110 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.006     ; 2.603      ;
; -2.110 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.006     ; 2.603      ;
; -2.110 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.006     ; 2.603      ;
; -2.110 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.006     ; 2.603      ;
; -2.107 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg3 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.006     ; 2.600      ;
; -2.107 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg3 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.006     ; 2.600      ;
; -2.107 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg3 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.006     ; 2.600      ;
; -2.107 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg3 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.006     ; 2.600      ;
; -2.107 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg3 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.006     ; 2.600      ;
; -2.107 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg3 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.006     ; 2.600      ;
; -2.107 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg3 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.006     ; 2.600      ;
; -2.107 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg3 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.006     ; 2.600      ;
; -2.102 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg2 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.006     ; 2.595      ;
; -2.102 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg2 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.006     ; 2.595      ;
; -2.102 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg2 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.006     ; 2.595      ;
; -2.102 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg2 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.006     ; 2.595      ;
; -2.102 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg2 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.006     ; 2.595      ;
; -2.102 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg2 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.006     ; 2.595      ;
; -2.102 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg2 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.006     ; 2.595      ;
; -2.102 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg2 ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.006     ; 2.595      ;
; -2.086 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[16]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.061     ; 2.557      ;
; -2.086 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[16]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.061     ; 2.557      ;
; -2.086 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[16]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.061     ; 2.557      ;
; -2.086 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[16]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.061     ; 2.557      ;
; -2.086 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[16]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.061     ; 2.557      ;
; -2.086 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[16]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.061     ; 2.557      ;
; -2.086 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[16]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.061     ; 2.557      ;
; -2.086 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[16]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.061     ; 2.557      ;
; -2.072 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[24]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.064     ; 2.540      ;
; -2.072 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[24]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.064     ; 2.540      ;
; -2.072 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[24]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.064     ; 2.540      ;
; -2.072 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[24]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.064     ; 2.540      ;
; -2.072 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[24]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.064     ; 2.540      ;
; -2.072 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[24]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.064     ; 2.540      ;
; -2.072 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[24]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.064     ; 2.540      ;
; -2.072 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[24]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.064     ; 2.540      ;
; -2.069 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[22]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.064     ; 2.537      ;
; -2.069 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[22]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.064     ; 2.537      ;
; -2.069 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[22]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.064     ; 2.537      ;
; -2.069 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg3 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[22]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.064     ; 2.537      ;
; -2.069 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg4 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[22]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.064     ; 2.537      ;
; -2.069 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg5 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[22]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.064     ; 2.537      ;
; -2.069 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg6 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[22]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.064     ; 2.537      ;
; -2.069 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg7 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[22]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.064     ; 2.537      ;
; -2.066 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg0 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.064     ; 2.534      ;
; -2.066 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a2~porta_address_reg0 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[15]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.066     ; 2.532      ;
; -2.066 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg1 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.064     ; 2.534      ;
; -2.066 ; IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ram_block1a0~porta_address_reg2 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.500        ; -0.064     ; 2.534      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.238 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[0]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[2]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[2]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[4]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[4]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[1]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[1]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[9]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[9]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.250 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[26]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.402      ;
; 0.255 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[27] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[27]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.407      ;
; 0.262 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[31]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.414      ;
; 0.263 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUSrc_EX                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.415      ;
; 0.264 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|MemWrite_EX                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.416      ;
; 0.266 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|RegWrite_EX                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.418      ;
; 0.316 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[7]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[7]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.468      ;
; 0.318 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[31]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[31]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.469      ;
; 0.321 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[19] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[19]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.473      ;
; 0.322 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[18]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[18]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.473      ;
; 0.324 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[8]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[8]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.476      ;
; 0.324 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[11]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[11]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.476      ;
; 0.324 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[19]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[19]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.475      ;
; 0.324 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[29]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[29]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.476      ;
; 0.324 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[3]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[3]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.476      ;
; 0.324 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[17] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[17]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.476      ;
; 0.325 ; IF_PC_Reg:IF_PC_Reg|PC_IF[0]                                 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.477      ;
; 0.325 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[12]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[12]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.476      ;
; 0.325 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[27]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[27]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.476      ;
; 0.326 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[10]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[10]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.479      ;
; 0.326 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[26]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[26]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.477      ;
; 0.327 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[6]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[6]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[24] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[24]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.479      ;
; 0.328 ; IF_PC_Reg:IF_PC_Reg|PC_IF[31]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[31]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.479      ;
; 0.332 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[3]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[3]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.483      ;
; 0.365 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[15]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[1]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.370 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[2]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.522      ;
; 0.382 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|RegWrite_EX                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.534      ;
; 0.388 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|MemWrite_EX                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.540      ;
; 0.397 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[29] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[29]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.549      ;
; 0.401 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[24]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[24]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.552      ;
; 0.405 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[22] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[22]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.557      ;
; 0.406 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[20] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[20]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 0.552      ;
; 0.408 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[25]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[25]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.559      ;
; 0.409 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[23]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[23]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.560      ;
; 0.410 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[20] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[25]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 0.556      ;
; 0.412 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[17]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[17]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.563      ;
; 0.414 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[5]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[5]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.567      ;
; 0.415 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[22]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[22]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.566      ;
; 0.416 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[18] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[18]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.568      ;
; 0.416 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[23] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[2]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.568      ;
; 0.422 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[9]    ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[9]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.575      ;
; 0.422 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[20] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[20]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.574      ;
; 0.423 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[20] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[24]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 0.569      ;
; 0.424 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[3]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 0.571      ;
; 0.425 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[30]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[30]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 0.579      ;
; 0.430 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[2]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[2]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 0.577      ;
; 0.432 ; IF_PC_Reg:IF_PC_Reg|PC_IF[17]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[17]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.583      ;
; 0.433 ; IF_PC_Reg:IF_PC_Reg|PC_IF[19]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[19]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.584      ;
; 0.433 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[2]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 0.580      ;
; 0.434 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[4]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 0.581      ;
; 0.434 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[4]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[4]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 0.581      ;
; 0.435 ; IF_PC_Reg:IF_PC_Reg|PC_IF[10]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[10]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.588      ;
; 0.435 ; IF_PC_Reg:IF_PC_Reg|PC_IF[16]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[16]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.586      ;
; 0.435 ; IF_PC_Reg:IF_PC_Reg|PC_IF[30]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[30]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.588      ;
; 0.437 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[23] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[23]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 0.592      ;
; 0.438 ; IF_PC_Reg:IF_PC_Reg|PC_IF[15]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[15]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.589      ;
; 0.438 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[5]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 0.585      ;
; 0.438 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[6]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 0.585      ;
; 0.438 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[5]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[5]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 0.585      ;
; 0.438 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[6]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[6]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 0.585      ;
; 0.439 ; IF_PC_Reg:IF_PC_Reg|PC_IF[8]                                 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[8]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.592      ;
; 0.440 ; IF_PC_Reg:IF_PC_Reg|PC_IF[24]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[24]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.591      ;
; 0.441 ; IF_PC_Reg:IF_PC_Reg|PC_IF[14]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[14]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.592      ;
; 0.441 ; IF_PC_Reg:IF_PC_Reg|PC_IF[29]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[29]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.594      ;
; 0.441 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[9]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.024      ; 0.617      ;
; 0.442 ; IF_PC_Reg:IF_PC_Reg|PC_IF[18]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[18]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.593      ;
; 0.443 ; IF_PC_Reg:IF_PC_Reg|PC_IF[13]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[13]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.596      ;
; 0.443 ; IF_PC_Reg:IF_PC_Reg|PC_IF[26]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[26]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.594      ;
; 0.444 ; IF_PC_Reg:IF_PC_Reg|PC_IF[28]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[28]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.595      ;
; 0.445 ; IF_PC_Reg:IF_PC_Reg|PC_IF[20]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[20]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.596      ;
; 0.445 ; IF_PC_Reg:IF_PC_Reg|PC_IF[27]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[27]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.596      ;
; 0.445 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[11] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[11]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.023      ; 0.620      ;
; 0.446 ; IF_PC_Reg:IF_PC_Reg|PC_IF[25]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[25]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.597      ;
; 0.446 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[12] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[12]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.023      ; 0.621      ;
; 0.447 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[13] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.023      ; 0.622      ;
; 0.448 ; IF_PC_Reg:IF_PC_Reg|PC_IF[21]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[21]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.599      ;
; 0.448 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[10] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.024      ; 0.624      ;
; 0.448 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[12] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.023      ; 0.623      ;
; 0.448 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[13] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[13]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.023      ; 0.623      ;
; 0.449 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[11] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.023      ; 0.624      ;
; 0.449 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[10] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[10]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.024      ; 0.625      ;
; 0.450 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[8]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[8]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.023      ; 0.625      ;
; 0.451 ; IF_PC_Reg:IF_PC_Reg|PC_IF[3]                                 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[3]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.603      ;
; 0.452 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[8]  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.023      ; 0.627      ;
; 0.453 ; IF_PC_Reg:IF_PC_Reg|PC_IF[12]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[12]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.604      ;
; 0.454 ; IF_PC_Reg:IF_PC_Reg|PC_IF[22]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[22]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.605      ;
; 0.455 ; IF_PC_Reg:IF_PC_Reg|PC_IF[23]                                ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[23]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.606      ;
; 0.455 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[30] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[30]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 0.604      ;
; 0.469 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[24] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[2]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.621      ;
; 0.476 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|RegWrite_EX                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.628      ;
; 0.498 ; IF_PC_Reg:IF_PC_Reg|PC_IF[7]                                 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[8]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.650      ;
; 0.502 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[28] ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|MemWrite_EX                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.654      ;
; 0.505 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[21]   ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[21]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.656      ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                               ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~porta_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg12  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg12  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg13  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg13  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg14  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg14  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg15  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg15  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg16  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg16  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg17  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg17  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_datain_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a0~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a10~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a10~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a11~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a11~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a12~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a12~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a13~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a13~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a14~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a14~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a15~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a15~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a16~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a16~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a17~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a17~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ram_block2a18~porta_address_reg5 ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Setup Times                                                                       ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Branch_Dest_MEM[*]    ; CLOCK_50   ; 2.755 ; 2.755 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[0]   ; CLOCK_50   ; 2.297 ; 2.297 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[1]   ; CLOCK_50   ; 2.088 ; 2.088 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[2]   ; CLOCK_50   ; 2.427 ; 2.427 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[3]   ; CLOCK_50   ; 2.336 ; 2.336 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[4]   ; CLOCK_50   ; 1.926 ; 1.926 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[5]   ; CLOCK_50   ; 2.049 ; 2.049 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[6]   ; CLOCK_50   ; 2.755 ; 2.755 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[7]   ; CLOCK_50   ; 2.053 ; 2.053 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[8]   ; CLOCK_50   ; 2.082 ; 2.082 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[9]   ; CLOCK_50   ; 1.923 ; 1.923 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[10]  ; CLOCK_50   ; 1.943 ; 1.943 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[11]  ; CLOCK_50   ; 1.951 ; 1.951 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[12]  ; CLOCK_50   ; 2.014 ; 2.014 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[13]  ; CLOCK_50   ; 2.057 ; 2.057 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[14]  ; CLOCK_50   ; 1.950 ; 1.950 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[15]  ; CLOCK_50   ; 2.160 ; 2.160 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[16]  ; CLOCK_50   ; 1.934 ; 1.934 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[17]  ; CLOCK_50   ; 2.162 ; 2.162 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[18]  ; CLOCK_50   ; 2.092 ; 2.092 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[19]  ; CLOCK_50   ; 2.146 ; 2.146 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[20]  ; CLOCK_50   ; 1.984 ; 1.984 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[21]  ; CLOCK_50   ; 2.113 ; 2.113 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[22]  ; CLOCK_50   ; 2.075 ; 2.075 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[23]  ; CLOCK_50   ; 2.098 ; 2.098 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[24]  ; CLOCK_50   ; 1.933 ; 1.933 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[25]  ; CLOCK_50   ; 2.029 ; 2.029 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[26]  ; CLOCK_50   ; 2.241 ; 2.241 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[27]  ; CLOCK_50   ; 2.027 ; 2.027 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[28]  ; CLOCK_50   ; 2.141 ; 2.141 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[29]  ; CLOCK_50   ; 2.282 ; 2.282 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[30]  ; CLOCK_50   ; 2.030 ; 2.030 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[31]  ; CLOCK_50   ; 2.195 ; 2.195 ; Rise       ; CLOCK_50        ;
; PCSrc_MEM             ; CLOCK_50   ; 2.514 ; 2.514 ; Rise       ; CLOCK_50        ;
; RegWrite_WB           ; CLOCK_50   ; 0.608 ; 0.608 ; Fall       ; CLOCK_50        ;
; Write_Data_WB[*]      ; CLOCK_50   ; 2.409 ; 2.409 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[0]     ; CLOCK_50   ; 2.201 ; 2.201 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[1]     ; CLOCK_50   ; 2.054 ; 2.054 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[2]     ; CLOCK_50   ; 2.055 ; 2.055 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[3]     ; CLOCK_50   ; 2.185 ; 2.185 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[4]     ; CLOCK_50   ; 1.907 ; 1.907 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[5]     ; CLOCK_50   ; 2.043 ; 2.043 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[6]     ; CLOCK_50   ; 2.018 ; 2.018 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[7]     ; CLOCK_50   ; 2.217 ; 2.217 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[8]     ; CLOCK_50   ; 2.124 ; 2.124 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[9]     ; CLOCK_50   ; 2.018 ; 2.018 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[10]    ; CLOCK_50   ; 2.204 ; 2.204 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[11]    ; CLOCK_50   ; 2.082 ; 2.082 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[12]    ; CLOCK_50   ; 2.361 ; 2.361 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[13]    ; CLOCK_50   ; 2.119 ; 2.119 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[14]    ; CLOCK_50   ; 2.019 ; 2.019 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[15]    ; CLOCK_50   ; 1.996 ; 1.996 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[16]    ; CLOCK_50   ; 1.908 ; 1.908 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[17]    ; CLOCK_50   ; 2.338 ; 2.338 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[18]    ; CLOCK_50   ; 2.051 ; 2.051 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[19]    ; CLOCK_50   ; 2.069 ; 2.069 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[20]    ; CLOCK_50   ; 2.206 ; 2.206 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[21]    ; CLOCK_50   ; 2.040 ; 2.040 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[22]    ; CLOCK_50   ; 1.896 ; 1.896 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[23]    ; CLOCK_50   ; 1.975 ; 1.975 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[24]    ; CLOCK_50   ; 2.074 ; 2.074 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[25]    ; CLOCK_50   ; 2.263 ; 2.263 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[26]    ; CLOCK_50   ; 2.027 ; 2.027 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[27]    ; CLOCK_50   ; 2.236 ; 2.236 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[28]    ; CLOCK_50   ; 2.107 ; 2.107 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[29]    ; CLOCK_50   ; 2.183 ; 2.183 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[30]    ; CLOCK_50   ; 2.137 ; 2.137 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[31]    ; CLOCK_50   ; 2.409 ; 2.409 ; Fall       ; CLOCK_50        ;
; Write_Register_WB[*]  ; CLOCK_50   ; 3.165 ; 3.165 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[0] ; CLOCK_50   ; 3.091 ; 3.091 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[1] ; CLOCK_50   ; 3.062 ; 3.062 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[2] ; CLOCK_50   ; 2.984 ; 2.984 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[3] ; CLOCK_50   ; 3.165 ; 3.165 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[4] ; CLOCK_50   ; 0.681 ; 0.681 ; Fall       ; CLOCK_50        ;
+-----------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Hold Times                                                                          ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Branch_Dest_MEM[*]    ; CLOCK_50   ; -1.803 ; -1.803 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[0]   ; CLOCK_50   ; -2.177 ; -2.177 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[1]   ; CLOCK_50   ; -1.968 ; -1.968 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[2]   ; CLOCK_50   ; -2.307 ; -2.307 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[3]   ; CLOCK_50   ; -2.216 ; -2.216 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[4]   ; CLOCK_50   ; -1.806 ; -1.806 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[5]   ; CLOCK_50   ; -1.929 ; -1.929 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[6]   ; CLOCK_50   ; -2.635 ; -2.635 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[7]   ; CLOCK_50   ; -1.933 ; -1.933 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[8]   ; CLOCK_50   ; -1.962 ; -1.962 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[9]   ; CLOCK_50   ; -1.803 ; -1.803 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[10]  ; CLOCK_50   ; -1.823 ; -1.823 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[11]  ; CLOCK_50   ; -1.831 ; -1.831 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[12]  ; CLOCK_50   ; -1.894 ; -1.894 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[13]  ; CLOCK_50   ; -1.937 ; -1.937 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[14]  ; CLOCK_50   ; -1.830 ; -1.830 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[15]  ; CLOCK_50   ; -2.040 ; -2.040 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[16]  ; CLOCK_50   ; -1.814 ; -1.814 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[17]  ; CLOCK_50   ; -2.042 ; -2.042 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[18]  ; CLOCK_50   ; -1.972 ; -1.972 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[19]  ; CLOCK_50   ; -2.026 ; -2.026 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[20]  ; CLOCK_50   ; -1.864 ; -1.864 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[21]  ; CLOCK_50   ; -1.993 ; -1.993 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[22]  ; CLOCK_50   ; -1.955 ; -1.955 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[23]  ; CLOCK_50   ; -1.978 ; -1.978 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[24]  ; CLOCK_50   ; -1.813 ; -1.813 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[25]  ; CLOCK_50   ; -1.909 ; -1.909 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[26]  ; CLOCK_50   ; -2.121 ; -2.121 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[27]  ; CLOCK_50   ; -1.907 ; -1.907 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[28]  ; CLOCK_50   ; -2.021 ; -2.021 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[29]  ; CLOCK_50   ; -2.162 ; -2.162 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[30]  ; CLOCK_50   ; -1.910 ; -1.910 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[31]  ; CLOCK_50   ; -2.075 ; -2.075 ; Rise       ; CLOCK_50        ;
; PCSrc_MEM             ; CLOCK_50   ; -1.872 ; -1.872 ; Rise       ; CLOCK_50        ;
; RegWrite_WB           ; CLOCK_50   ; -0.065 ; -0.065 ; Fall       ; CLOCK_50        ;
; Write_Data_WB[*]      ; CLOCK_50   ; -1.732 ; -1.732 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[0]     ; CLOCK_50   ; -1.940 ; -1.940 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[1]     ; CLOCK_50   ; -1.808 ; -1.808 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[2]     ; CLOCK_50   ; -1.912 ; -1.912 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[3]     ; CLOCK_50   ; -1.934 ; -1.934 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[4]     ; CLOCK_50   ; -1.768 ; -1.768 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[5]     ; CLOCK_50   ; -1.904 ; -1.904 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[6]     ; CLOCK_50   ; -1.870 ; -1.870 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[7]     ; CLOCK_50   ; -1.938 ; -1.938 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[8]     ; CLOCK_50   ; -1.969 ; -1.969 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[9]     ; CLOCK_50   ; -1.756 ; -1.756 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[10]    ; CLOCK_50   ; -1.925 ; -1.925 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[11]    ; CLOCK_50   ; -1.938 ; -1.938 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[12]    ; CLOCK_50   ; -2.090 ; -2.090 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[13]    ; CLOCK_50   ; -1.972 ; -1.972 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[14]    ; CLOCK_50   ; -1.755 ; -1.755 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[15]    ; CLOCK_50   ; -1.856 ; -1.856 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[16]    ; CLOCK_50   ; -1.768 ; -1.768 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[17]    ; CLOCK_50   ; -2.066 ; -2.066 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[18]    ; CLOCK_50   ; -1.892 ; -1.892 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[19]    ; CLOCK_50   ; -1.839 ; -1.839 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[20]    ; CLOCK_50   ; -1.924 ; -1.924 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[21]    ; CLOCK_50   ; -1.871 ; -1.871 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[22]    ; CLOCK_50   ; -1.732 ; -1.732 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[23]    ; CLOCK_50   ; -1.801 ; -1.801 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[24]    ; CLOCK_50   ; -1.901 ; -1.901 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[25]    ; CLOCK_50   ; -1.984 ; -1.984 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[26]    ; CLOCK_50   ; -1.841 ; -1.841 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[27]    ; CLOCK_50   ; -1.959 ; -1.959 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[28]    ; CLOCK_50   ; -1.833 ; -1.833 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[29]    ; CLOCK_50   ; -1.920 ; -1.920 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[30]    ; CLOCK_50   ; -1.959 ; -1.959 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[31]    ; CLOCK_50   ; -2.134 ; -2.134 ; Fall       ; CLOCK_50        ;
; Write_Register_WB[*]  ; CLOCK_50   ; 0.471  ; 0.471  ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[0] ; CLOCK_50   ; -1.839 ; -1.839 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[1] ; CLOCK_50   ; -1.674 ; -1.674 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[2] ; CLOCK_50   ; -1.681 ; -1.681 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[3] ; CLOCK_50   ; -1.699 ; -1.699 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[4] ; CLOCK_50   ; 0.471  ; 0.471  ; Fall       ; CLOCK_50        ;
+-----------------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                       ;
+---------------------------------+------------+-------+-------+------------+-----------------+
; Data Port                       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------------------+------------+-------+-------+------------+-----------------+
; ALUOp_EX[*]                     ; CLOCK_50   ; 3.725 ; 3.725 ; Rise       ; CLOCK_50        ;
;  ALUOp_EX[0]                    ; CLOCK_50   ; 3.606 ; 3.606 ; Rise       ; CLOCK_50        ;
;  ALUOp_EX[1]                    ; CLOCK_50   ; 3.725 ; 3.725 ; Rise       ; CLOCK_50        ;
; ALUSrc_EX                       ; CLOCK_50   ; 3.947 ; 3.947 ; Rise       ; CLOCK_50        ;
; Branch_EX                       ; CLOCK_50   ; 3.639 ; 3.639 ; Rise       ; CLOCK_50        ;
; Instruction_EX[*]               ; CLOCK_50   ; 4.685 ; 4.685 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[0]              ; CLOCK_50   ; 3.647 ; 3.647 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[1]              ; CLOCK_50   ; 3.741 ; 3.741 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[2]              ; CLOCK_50   ; 3.917 ; 3.917 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[3]              ; CLOCK_50   ; 3.802 ; 3.802 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[4]              ; CLOCK_50   ; 3.797 ; 3.797 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[5]              ; CLOCK_50   ; 3.915 ; 3.915 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[6]              ; CLOCK_50   ; 3.892 ; 3.892 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[7]              ; CLOCK_50   ; 3.806 ; 3.806 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[8]              ; CLOCK_50   ; 3.725 ; 3.725 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[9]              ; CLOCK_50   ; 4.019 ; 4.019 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[10]             ; CLOCK_50   ; 3.919 ; 3.919 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[11]             ; CLOCK_50   ; 3.790 ; 3.790 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[12]             ; CLOCK_50   ; 3.917 ; 3.917 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[13]             ; CLOCK_50   ; 3.663 ; 3.663 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[14]             ; CLOCK_50   ; 3.766 ; 3.766 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[15]             ; CLOCK_50   ; 3.784 ; 3.784 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[16]             ; CLOCK_50   ; 3.812 ; 3.812 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[17]             ; CLOCK_50   ; 4.685 ; 4.685 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[18]             ; CLOCK_50   ; 3.787 ; 3.787 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[19]             ; CLOCK_50   ; 3.942 ; 3.942 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[20]             ; CLOCK_50   ; 3.921 ; 3.921 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[21]             ; CLOCK_50   ; 3.755 ; 3.755 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[22]             ; CLOCK_50   ; 4.019 ; 4.019 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[23]             ; CLOCK_50   ; 4.014 ; 4.014 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[24]             ; CLOCK_50   ; 3.795 ; 3.795 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[25]             ; CLOCK_50   ; 4.014 ; 4.014 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[26]             ; CLOCK_50   ; 4.225 ; 4.225 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[27]             ; CLOCK_50   ; 3.924 ; 3.924 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[28]             ; CLOCK_50   ; 3.887 ; 3.887 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[29]             ; CLOCK_50   ; 4.157 ; 4.157 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[30]             ; CLOCK_50   ; 4.025 ; 4.025 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[31]             ; CLOCK_50   ; 4.037 ; 4.037 ; Rise       ; CLOCK_50        ;
; MemRead_EX                      ; CLOCK_50   ; 4.233 ; 4.233 ; Rise       ; CLOCK_50        ;
; MemWrite_EX                     ; CLOCK_50   ; 4.684 ; 4.684 ; Rise       ; CLOCK_50        ;
; MemtoReg_EX                     ; CLOCK_50   ; 4.142 ; 4.142 ; Rise       ; CLOCK_50        ;
; PC_Plus_4_EX[*]                 ; CLOCK_50   ; 4.213 ; 4.213 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[0]                ; CLOCK_50   ; 3.946 ; 3.946 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[1]                ; CLOCK_50   ; 3.772 ; 3.772 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[2]                ; CLOCK_50   ; 3.886 ; 3.886 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[3]                ; CLOCK_50   ; 3.906 ; 3.906 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[4]                ; CLOCK_50   ; 4.026 ; 4.026 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[5]                ; CLOCK_50   ; 3.997 ; 3.997 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[6]                ; CLOCK_50   ; 4.015 ; 4.015 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[7]                ; CLOCK_50   ; 3.900 ; 3.900 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[8]                ; CLOCK_50   ; 4.184 ; 4.184 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[9]                ; CLOCK_50   ; 3.871 ; 3.871 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[10]               ; CLOCK_50   ; 4.151 ; 4.151 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[11]               ; CLOCK_50   ; 4.213 ; 4.213 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[12]               ; CLOCK_50   ; 3.918 ; 3.918 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[13]               ; CLOCK_50   ; 4.090 ; 4.090 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[14]               ; CLOCK_50   ; 3.883 ; 3.883 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[15]               ; CLOCK_50   ; 3.819 ; 3.819 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[16]               ; CLOCK_50   ; 4.149 ; 4.149 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[17]               ; CLOCK_50   ; 3.900 ; 3.900 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[18]               ; CLOCK_50   ; 3.784 ; 3.784 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[19]               ; CLOCK_50   ; 4.091 ; 4.091 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[20]               ; CLOCK_50   ; 4.072 ; 4.072 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[21]               ; CLOCK_50   ; 3.777 ; 3.777 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[22]               ; CLOCK_50   ; 3.904 ; 3.904 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[23]               ; CLOCK_50   ; 4.012 ; 4.012 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[24]               ; CLOCK_50   ; 3.778 ; 3.778 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[25]               ; CLOCK_50   ; 3.796 ; 3.796 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[26]               ; CLOCK_50   ; 4.200 ; 4.200 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[27]               ; CLOCK_50   ; 4.014 ; 4.014 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[28]               ; CLOCK_50   ; 3.775 ; 3.775 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[29]               ; CLOCK_50   ; 3.798 ; 3.798 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[30]               ; CLOCK_50   ; 4.030 ; 4.030 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[31]               ; CLOCK_50   ; 3.890 ; 3.890 ; Rise       ; CLOCK_50        ;
; Read_Data_1_EX[*]               ; CLOCK_50   ; 4.737 ; 4.737 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[0]              ; CLOCK_50   ; 4.052 ; 4.052 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[1]              ; CLOCK_50   ; 3.795 ; 3.795 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[2]              ; CLOCK_50   ; 3.886 ; 3.886 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[3]              ; CLOCK_50   ; 3.770 ; 3.770 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[4]              ; CLOCK_50   ; 3.900 ; 3.900 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[5]              ; CLOCK_50   ; 3.910 ; 3.910 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[6]              ; CLOCK_50   ; 4.127 ; 4.127 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[7]              ; CLOCK_50   ; 3.755 ; 3.755 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[8]              ; CLOCK_50   ; 3.997 ; 3.997 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[9]              ; CLOCK_50   ; 3.972 ; 3.972 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[10]             ; CLOCK_50   ; 3.896 ; 3.896 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[11]             ; CLOCK_50   ; 4.046 ; 4.046 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[12]             ; CLOCK_50   ; 3.906 ; 3.906 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[13]             ; CLOCK_50   ; 3.761 ; 3.761 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[14]             ; CLOCK_50   ; 4.060 ; 4.060 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[15]             ; CLOCK_50   ; 3.772 ; 3.772 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[16]             ; CLOCK_50   ; 3.790 ; 3.790 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[17]             ; CLOCK_50   ; 3.766 ; 3.766 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[18]             ; CLOCK_50   ; 3.916 ; 3.916 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[19]             ; CLOCK_50   ; 3.826 ; 3.826 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[20]             ; CLOCK_50   ; 3.987 ; 3.987 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[21]             ; CLOCK_50   ; 3.787 ; 3.787 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[22]             ; CLOCK_50   ; 3.801 ; 3.801 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[23]             ; CLOCK_50   ; 4.486 ; 4.486 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[24]             ; CLOCK_50   ; 4.024 ; 4.024 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[25]             ; CLOCK_50   ; 3.807 ; 3.807 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[26]             ; CLOCK_50   ; 4.737 ; 4.737 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[27]             ; CLOCK_50   ; 4.094 ; 4.094 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[28]             ; CLOCK_50   ; 3.801 ; 3.801 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[29]             ; CLOCK_50   ; 3.868 ; 3.868 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[30]             ; CLOCK_50   ; 3.898 ; 3.898 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[31]             ; CLOCK_50   ; 4.508 ; 4.508 ; Rise       ; CLOCK_50        ;
; Read_Data_2_EX[*]               ; CLOCK_50   ; 4.705 ; 4.705 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[0]              ; CLOCK_50   ; 4.035 ; 4.035 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[1]              ; CLOCK_50   ; 4.116 ; 4.116 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[2]              ; CLOCK_50   ; 3.738 ; 3.738 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[3]              ; CLOCK_50   ; 4.368 ; 4.368 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[4]              ; CLOCK_50   ; 4.353 ; 4.353 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[5]              ; CLOCK_50   ; 3.742 ; 3.742 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[6]              ; CLOCK_50   ; 4.135 ; 4.135 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[7]              ; CLOCK_50   ; 4.049 ; 4.049 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[8]              ; CLOCK_50   ; 3.771 ; 3.771 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[9]              ; CLOCK_50   ; 3.901 ; 3.901 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[10]             ; CLOCK_50   ; 4.373 ; 4.373 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[11]             ; CLOCK_50   ; 4.112 ; 4.112 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[12]             ; CLOCK_50   ; 4.672 ; 4.672 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[13]             ; CLOCK_50   ; 4.422 ; 4.422 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[14]             ; CLOCK_50   ; 4.154 ; 4.154 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[15]             ; CLOCK_50   ; 3.785 ; 3.785 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[16]             ; CLOCK_50   ; 3.847 ; 3.847 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[17]             ; CLOCK_50   ; 4.619 ; 4.619 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[18]             ; CLOCK_50   ; 3.757 ; 3.757 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[19]             ; CLOCK_50   ; 3.757 ; 3.757 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[20]             ; CLOCK_50   ; 4.074 ; 4.074 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[21]             ; CLOCK_50   ; 3.761 ; 3.761 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[22]             ; CLOCK_50   ; 4.006 ; 4.006 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[23]             ; CLOCK_50   ; 4.138 ; 4.138 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[24]             ; CLOCK_50   ; 4.018 ; 4.018 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[25]             ; CLOCK_50   ; 3.762 ; 3.762 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[26]             ; CLOCK_50   ; 3.904 ; 3.904 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[27]             ; CLOCK_50   ; 4.146 ; 4.146 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[28]             ; CLOCK_50   ; 4.705 ; 4.705 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[29]             ; CLOCK_50   ; 4.137 ; 4.137 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[30]             ; CLOCK_50   ; 3.955 ; 3.955 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[31]             ; CLOCK_50   ; 4.052 ; 4.052 ; Rise       ; CLOCK_50        ;
; RegDst_EX                       ; CLOCK_50   ; 3.623 ; 3.623 ; Rise       ; CLOCK_50        ;
; RegWrite_EX                     ; CLOCK_50   ; 3.955 ; 3.955 ; Rise       ; CLOCK_50        ;
; Sign_Extend_Instruction_EX[*]   ; CLOCK_50   ; 4.100 ; 4.100 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[0]  ; CLOCK_50   ; 3.622 ; 3.622 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[1]  ; CLOCK_50   ; 3.800 ; 3.800 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[2]  ; CLOCK_50   ; 4.060 ; 4.060 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[3]  ; CLOCK_50   ; 3.820 ; 3.820 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[4]  ; CLOCK_50   ; 3.895 ; 3.895 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[5]  ; CLOCK_50   ; 3.806 ; 3.806 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[6]  ; CLOCK_50   ; 3.968 ; 3.968 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[7]  ; CLOCK_50   ; 3.822 ; 3.822 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[8]  ; CLOCK_50   ; 3.736 ; 3.736 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[9]  ; CLOCK_50   ; 3.706 ; 3.706 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[10] ; CLOCK_50   ; 3.705 ; 3.705 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[11] ; CLOCK_50   ; 3.898 ; 3.898 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[12] ; CLOCK_50   ; 3.891 ; 3.891 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[13] ; CLOCK_50   ; 3.911 ; 3.911 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[14] ; CLOCK_50   ; 3.772 ; 3.772 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[15] ; CLOCK_50   ; 3.638 ; 3.638 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[16] ; CLOCK_50   ; 4.100 ; 4.100 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[17] ; CLOCK_50   ; 3.657 ; 3.657 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[18] ; CLOCK_50   ; 3.638 ; 3.638 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[19] ; CLOCK_50   ; 3.698 ; 3.698 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[20] ; CLOCK_50   ; 3.720 ; 3.720 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[21] ; CLOCK_50   ; 3.688 ; 3.688 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[22] ; CLOCK_50   ; 3.688 ; 3.688 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[23] ; CLOCK_50   ; 3.637 ; 3.637 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[24] ; CLOCK_50   ; 3.647 ; 3.647 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[25] ; CLOCK_50   ; 3.888 ; 3.888 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[26] ; CLOCK_50   ; 3.789 ; 3.789 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[27] ; CLOCK_50   ; 3.678 ; 3.678 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[28] ; CLOCK_50   ; 3.791 ; 3.791 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[29] ; CLOCK_50   ; 3.628 ; 3.628 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[30] ; CLOCK_50   ; 3.701 ; 3.701 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[31] ; CLOCK_50   ; 3.913 ; 3.913 ; Rise       ; CLOCK_50        ;
+---------------------------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                               ;
+---------------------------------+------------+-------+-------+------------+-----------------+
; Data Port                       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------------------+------------+-------+-------+------------+-----------------+
; ALUOp_EX[*]                     ; CLOCK_50   ; 3.606 ; 3.606 ; Rise       ; CLOCK_50        ;
;  ALUOp_EX[0]                    ; CLOCK_50   ; 3.606 ; 3.606 ; Rise       ; CLOCK_50        ;
;  ALUOp_EX[1]                    ; CLOCK_50   ; 3.725 ; 3.725 ; Rise       ; CLOCK_50        ;
; ALUSrc_EX                       ; CLOCK_50   ; 3.947 ; 3.947 ; Rise       ; CLOCK_50        ;
; Branch_EX                       ; CLOCK_50   ; 3.639 ; 3.639 ; Rise       ; CLOCK_50        ;
; Instruction_EX[*]               ; CLOCK_50   ; 3.647 ; 3.647 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[0]              ; CLOCK_50   ; 3.647 ; 3.647 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[1]              ; CLOCK_50   ; 3.741 ; 3.741 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[2]              ; CLOCK_50   ; 3.917 ; 3.917 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[3]              ; CLOCK_50   ; 3.802 ; 3.802 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[4]              ; CLOCK_50   ; 3.797 ; 3.797 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[5]              ; CLOCK_50   ; 3.915 ; 3.915 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[6]              ; CLOCK_50   ; 3.892 ; 3.892 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[7]              ; CLOCK_50   ; 3.806 ; 3.806 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[8]              ; CLOCK_50   ; 3.725 ; 3.725 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[9]              ; CLOCK_50   ; 4.019 ; 4.019 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[10]             ; CLOCK_50   ; 3.919 ; 3.919 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[11]             ; CLOCK_50   ; 3.790 ; 3.790 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[12]             ; CLOCK_50   ; 3.917 ; 3.917 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[13]             ; CLOCK_50   ; 3.663 ; 3.663 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[14]             ; CLOCK_50   ; 3.766 ; 3.766 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[15]             ; CLOCK_50   ; 3.784 ; 3.784 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[16]             ; CLOCK_50   ; 3.812 ; 3.812 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[17]             ; CLOCK_50   ; 4.685 ; 4.685 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[18]             ; CLOCK_50   ; 3.787 ; 3.787 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[19]             ; CLOCK_50   ; 3.942 ; 3.942 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[20]             ; CLOCK_50   ; 3.921 ; 3.921 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[21]             ; CLOCK_50   ; 3.755 ; 3.755 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[22]             ; CLOCK_50   ; 4.019 ; 4.019 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[23]             ; CLOCK_50   ; 4.014 ; 4.014 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[24]             ; CLOCK_50   ; 3.795 ; 3.795 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[25]             ; CLOCK_50   ; 4.014 ; 4.014 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[26]             ; CLOCK_50   ; 4.225 ; 4.225 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[27]             ; CLOCK_50   ; 3.924 ; 3.924 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[28]             ; CLOCK_50   ; 3.887 ; 3.887 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[29]             ; CLOCK_50   ; 4.157 ; 4.157 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[30]             ; CLOCK_50   ; 4.025 ; 4.025 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[31]             ; CLOCK_50   ; 4.037 ; 4.037 ; Rise       ; CLOCK_50        ;
; MemRead_EX                      ; CLOCK_50   ; 4.233 ; 4.233 ; Rise       ; CLOCK_50        ;
; MemWrite_EX                     ; CLOCK_50   ; 4.684 ; 4.684 ; Rise       ; CLOCK_50        ;
; MemtoReg_EX                     ; CLOCK_50   ; 4.142 ; 4.142 ; Rise       ; CLOCK_50        ;
; PC_Plus_4_EX[*]                 ; CLOCK_50   ; 3.772 ; 3.772 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[0]                ; CLOCK_50   ; 3.946 ; 3.946 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[1]                ; CLOCK_50   ; 3.772 ; 3.772 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[2]                ; CLOCK_50   ; 3.886 ; 3.886 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[3]                ; CLOCK_50   ; 3.906 ; 3.906 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[4]                ; CLOCK_50   ; 4.026 ; 4.026 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[5]                ; CLOCK_50   ; 3.997 ; 3.997 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[6]                ; CLOCK_50   ; 4.015 ; 4.015 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[7]                ; CLOCK_50   ; 3.900 ; 3.900 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[8]                ; CLOCK_50   ; 4.184 ; 4.184 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[9]                ; CLOCK_50   ; 3.871 ; 3.871 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[10]               ; CLOCK_50   ; 4.151 ; 4.151 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[11]               ; CLOCK_50   ; 4.213 ; 4.213 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[12]               ; CLOCK_50   ; 3.918 ; 3.918 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[13]               ; CLOCK_50   ; 4.090 ; 4.090 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[14]               ; CLOCK_50   ; 3.883 ; 3.883 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[15]               ; CLOCK_50   ; 3.819 ; 3.819 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[16]               ; CLOCK_50   ; 4.149 ; 4.149 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[17]               ; CLOCK_50   ; 3.900 ; 3.900 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[18]               ; CLOCK_50   ; 3.784 ; 3.784 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[19]               ; CLOCK_50   ; 4.091 ; 4.091 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[20]               ; CLOCK_50   ; 4.072 ; 4.072 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[21]               ; CLOCK_50   ; 3.777 ; 3.777 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[22]               ; CLOCK_50   ; 3.904 ; 3.904 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[23]               ; CLOCK_50   ; 4.012 ; 4.012 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[24]               ; CLOCK_50   ; 3.778 ; 3.778 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[25]               ; CLOCK_50   ; 3.796 ; 3.796 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[26]               ; CLOCK_50   ; 4.200 ; 4.200 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[27]               ; CLOCK_50   ; 4.014 ; 4.014 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[28]               ; CLOCK_50   ; 3.775 ; 3.775 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[29]               ; CLOCK_50   ; 3.798 ; 3.798 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[30]               ; CLOCK_50   ; 4.030 ; 4.030 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[31]               ; CLOCK_50   ; 3.890 ; 3.890 ; Rise       ; CLOCK_50        ;
; Read_Data_1_EX[*]               ; CLOCK_50   ; 3.755 ; 3.755 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[0]              ; CLOCK_50   ; 4.052 ; 4.052 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[1]              ; CLOCK_50   ; 3.795 ; 3.795 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[2]              ; CLOCK_50   ; 3.886 ; 3.886 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[3]              ; CLOCK_50   ; 3.770 ; 3.770 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[4]              ; CLOCK_50   ; 3.900 ; 3.900 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[5]              ; CLOCK_50   ; 3.910 ; 3.910 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[6]              ; CLOCK_50   ; 4.127 ; 4.127 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[7]              ; CLOCK_50   ; 3.755 ; 3.755 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[8]              ; CLOCK_50   ; 3.997 ; 3.997 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[9]              ; CLOCK_50   ; 3.972 ; 3.972 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[10]             ; CLOCK_50   ; 3.896 ; 3.896 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[11]             ; CLOCK_50   ; 4.046 ; 4.046 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[12]             ; CLOCK_50   ; 3.906 ; 3.906 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[13]             ; CLOCK_50   ; 3.761 ; 3.761 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[14]             ; CLOCK_50   ; 4.060 ; 4.060 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[15]             ; CLOCK_50   ; 3.772 ; 3.772 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[16]             ; CLOCK_50   ; 3.790 ; 3.790 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[17]             ; CLOCK_50   ; 3.766 ; 3.766 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[18]             ; CLOCK_50   ; 3.916 ; 3.916 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[19]             ; CLOCK_50   ; 3.826 ; 3.826 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[20]             ; CLOCK_50   ; 3.987 ; 3.987 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[21]             ; CLOCK_50   ; 3.787 ; 3.787 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[22]             ; CLOCK_50   ; 3.801 ; 3.801 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[23]             ; CLOCK_50   ; 4.486 ; 4.486 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[24]             ; CLOCK_50   ; 4.024 ; 4.024 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[25]             ; CLOCK_50   ; 3.807 ; 3.807 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[26]             ; CLOCK_50   ; 4.737 ; 4.737 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[27]             ; CLOCK_50   ; 4.094 ; 4.094 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[28]             ; CLOCK_50   ; 3.801 ; 3.801 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[29]             ; CLOCK_50   ; 3.868 ; 3.868 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[30]             ; CLOCK_50   ; 3.898 ; 3.898 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[31]             ; CLOCK_50   ; 4.508 ; 4.508 ; Rise       ; CLOCK_50        ;
; Read_Data_2_EX[*]               ; CLOCK_50   ; 3.738 ; 3.738 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[0]              ; CLOCK_50   ; 4.035 ; 4.035 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[1]              ; CLOCK_50   ; 4.116 ; 4.116 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[2]              ; CLOCK_50   ; 3.738 ; 3.738 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[3]              ; CLOCK_50   ; 4.368 ; 4.368 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[4]              ; CLOCK_50   ; 4.353 ; 4.353 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[5]              ; CLOCK_50   ; 3.742 ; 3.742 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[6]              ; CLOCK_50   ; 4.135 ; 4.135 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[7]              ; CLOCK_50   ; 4.049 ; 4.049 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[8]              ; CLOCK_50   ; 3.771 ; 3.771 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[9]              ; CLOCK_50   ; 3.901 ; 3.901 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[10]             ; CLOCK_50   ; 4.373 ; 4.373 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[11]             ; CLOCK_50   ; 4.112 ; 4.112 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[12]             ; CLOCK_50   ; 4.672 ; 4.672 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[13]             ; CLOCK_50   ; 4.422 ; 4.422 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[14]             ; CLOCK_50   ; 4.154 ; 4.154 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[15]             ; CLOCK_50   ; 3.785 ; 3.785 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[16]             ; CLOCK_50   ; 3.847 ; 3.847 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[17]             ; CLOCK_50   ; 4.619 ; 4.619 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[18]             ; CLOCK_50   ; 3.757 ; 3.757 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[19]             ; CLOCK_50   ; 3.757 ; 3.757 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[20]             ; CLOCK_50   ; 4.074 ; 4.074 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[21]             ; CLOCK_50   ; 3.761 ; 3.761 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[22]             ; CLOCK_50   ; 4.006 ; 4.006 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[23]             ; CLOCK_50   ; 4.138 ; 4.138 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[24]             ; CLOCK_50   ; 4.018 ; 4.018 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[25]             ; CLOCK_50   ; 3.762 ; 3.762 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[26]             ; CLOCK_50   ; 3.904 ; 3.904 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[27]             ; CLOCK_50   ; 4.146 ; 4.146 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[28]             ; CLOCK_50   ; 4.705 ; 4.705 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[29]             ; CLOCK_50   ; 4.137 ; 4.137 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[30]             ; CLOCK_50   ; 3.955 ; 3.955 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[31]             ; CLOCK_50   ; 4.052 ; 4.052 ; Rise       ; CLOCK_50        ;
; RegDst_EX                       ; CLOCK_50   ; 3.623 ; 3.623 ; Rise       ; CLOCK_50        ;
; RegWrite_EX                     ; CLOCK_50   ; 3.955 ; 3.955 ; Rise       ; CLOCK_50        ;
; Sign_Extend_Instruction_EX[*]   ; CLOCK_50   ; 3.622 ; 3.622 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[0]  ; CLOCK_50   ; 3.622 ; 3.622 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[1]  ; CLOCK_50   ; 3.800 ; 3.800 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[2]  ; CLOCK_50   ; 4.060 ; 4.060 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[3]  ; CLOCK_50   ; 3.820 ; 3.820 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[4]  ; CLOCK_50   ; 3.895 ; 3.895 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[5]  ; CLOCK_50   ; 3.806 ; 3.806 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[6]  ; CLOCK_50   ; 3.968 ; 3.968 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[7]  ; CLOCK_50   ; 3.822 ; 3.822 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[8]  ; CLOCK_50   ; 3.736 ; 3.736 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[9]  ; CLOCK_50   ; 3.706 ; 3.706 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[10] ; CLOCK_50   ; 3.705 ; 3.705 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[11] ; CLOCK_50   ; 3.898 ; 3.898 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[12] ; CLOCK_50   ; 3.891 ; 3.891 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[13] ; CLOCK_50   ; 3.911 ; 3.911 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[14] ; CLOCK_50   ; 3.772 ; 3.772 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[15] ; CLOCK_50   ; 3.638 ; 3.638 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[16] ; CLOCK_50   ; 4.100 ; 4.100 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[17] ; CLOCK_50   ; 3.657 ; 3.657 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[18] ; CLOCK_50   ; 3.638 ; 3.638 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[19] ; CLOCK_50   ; 3.698 ; 3.698 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[20] ; CLOCK_50   ; 3.720 ; 3.720 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[21] ; CLOCK_50   ; 3.688 ; 3.688 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[22] ; CLOCK_50   ; 3.688 ; 3.688 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[23] ; CLOCK_50   ; 3.637 ; 3.637 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[24] ; CLOCK_50   ; 3.647 ; 3.647 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[25] ; CLOCK_50   ; 3.888 ; 3.888 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[26] ; CLOCK_50   ; 3.789 ; 3.789 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[27] ; CLOCK_50   ; 3.678 ; 3.678 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[28] ; CLOCK_50   ; 3.791 ; 3.791 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[29] ; CLOCK_50   ; 3.628 ; 3.628 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[30] ; CLOCK_50   ; 3.701 ; 3.701 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[31] ; CLOCK_50   ; 3.913 ; 3.913 ; Rise       ; CLOCK_50        ;
+---------------------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -4.158   ; 0.238 ; N/A      ; N/A     ; -1.880              ;
;  CLOCK_50        ; -4.158   ; 0.238 ; N/A      ; N/A     ; -1.880              ;
; Design-wide TNS  ; -721.955 ; 0.0   ; 0.0      ; 0.0     ; -1048.876           ;
;  CLOCK_50        ; -721.955 ; 0.000 ; N/A      ; N/A     ; -1048.876           ;
+------------------+----------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------+
; Setup Times                                                                       ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Branch_Dest_MEM[*]    ; CLOCK_50   ; 5.269 ; 5.269 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[0]   ; CLOCK_50   ; 4.192 ; 4.192 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[1]   ; CLOCK_50   ; 3.828 ; 3.828 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[2]   ; CLOCK_50   ; 4.548 ; 4.548 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[3]   ; CLOCK_50   ; 4.480 ; 4.480 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[4]   ; CLOCK_50   ; 3.613 ; 3.613 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[5]   ; CLOCK_50   ; 3.781 ; 3.781 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[6]   ; CLOCK_50   ; 5.269 ; 5.269 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[7]   ; CLOCK_50   ; 3.875 ; 3.875 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[8]   ; CLOCK_50   ; 3.943 ; 3.943 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[9]   ; CLOCK_50   ; 3.605 ; 3.605 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[10]  ; CLOCK_50   ; 3.639 ; 3.639 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[11]  ; CLOCK_50   ; 3.543 ; 3.543 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[12]  ; CLOCK_50   ; 3.829 ; 3.829 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[13]  ; CLOCK_50   ; 3.758 ; 3.758 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[14]  ; CLOCK_50   ; 3.648 ; 3.648 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[15]  ; CLOCK_50   ; 3.995 ; 3.995 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[16]  ; CLOCK_50   ; 3.509 ; 3.509 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[17]  ; CLOCK_50   ; 4.016 ; 4.016 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[18]  ; CLOCK_50   ; 3.862 ; 3.862 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[19]  ; CLOCK_50   ; 3.992 ; 3.992 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[20]  ; CLOCK_50   ; 3.585 ; 3.585 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[21]  ; CLOCK_50   ; 3.872 ; 3.872 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[22]  ; CLOCK_50   ; 3.963 ; 3.963 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[23]  ; CLOCK_50   ; 3.925 ; 3.925 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[24]  ; CLOCK_50   ; 3.612 ; 3.612 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[25]  ; CLOCK_50   ; 3.788 ; 3.788 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[26]  ; CLOCK_50   ; 4.172 ; 4.172 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[27]  ; CLOCK_50   ; 3.714 ; 3.714 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[28]  ; CLOCK_50   ; 4.009 ; 4.009 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[29]  ; CLOCK_50   ; 4.207 ; 4.207 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[30]  ; CLOCK_50   ; 3.718 ; 3.718 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[31]  ; CLOCK_50   ; 4.152 ; 4.152 ; Rise       ; CLOCK_50        ;
; PCSrc_MEM             ; CLOCK_50   ; 4.836 ; 4.836 ; Rise       ; CLOCK_50        ;
; RegWrite_WB           ; CLOCK_50   ; 1.868 ; 1.868 ; Fall       ; CLOCK_50        ;
; Write_Data_WB[*]      ; CLOCK_50   ; 4.535 ; 4.535 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[0]     ; CLOCK_50   ; 4.136 ; 4.136 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[1]     ; CLOCK_50   ; 3.817 ; 3.817 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[2]     ; CLOCK_50   ; 3.831 ; 3.831 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[3]     ; CLOCK_50   ; 4.097 ; 4.097 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[4]     ; CLOCK_50   ; 3.527 ; 3.527 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[5]     ; CLOCK_50   ; 3.828 ; 3.828 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[6]     ; CLOCK_50   ; 3.771 ; 3.771 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[7]     ; CLOCK_50   ; 4.276 ; 4.276 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[8]     ; CLOCK_50   ; 3.984 ; 3.984 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[9]     ; CLOCK_50   ; 3.776 ; 3.776 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[10]    ; CLOCK_50   ; 4.246 ; 4.246 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[11]    ; CLOCK_50   ; 3.884 ; 3.884 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[12]    ; CLOCK_50   ; 4.394 ; 4.394 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[13]    ; CLOCK_50   ; 3.947 ; 3.947 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[14]    ; CLOCK_50   ; 3.779 ; 3.779 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[15]    ; CLOCK_50   ; 3.729 ; 3.729 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[16]    ; CLOCK_50   ; 3.527 ; 3.527 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[17]    ; CLOCK_50   ; 4.484 ; 4.484 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[18]    ; CLOCK_50   ; 3.935 ; 3.935 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[19]    ; CLOCK_50   ; 3.960 ; 3.960 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[20]    ; CLOCK_50   ; 4.216 ; 4.216 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[21]    ; CLOCK_50   ; 3.787 ; 3.787 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[22]    ; CLOCK_50   ; 3.501 ; 3.501 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[23]    ; CLOCK_50   ; 3.738 ; 3.738 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[24]    ; CLOCK_50   ; 3.962 ; 3.962 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[25]    ; CLOCK_50   ; 4.278 ; 4.278 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[26]    ; CLOCK_50   ; 3.786 ; 3.786 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[27]    ; CLOCK_50   ; 4.255 ; 4.255 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[28]    ; CLOCK_50   ; 4.028 ; 4.028 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[29]    ; CLOCK_50   ; 4.226 ; 4.226 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[30]    ; CLOCK_50   ; 4.014 ; 4.014 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[31]    ; CLOCK_50   ; 4.535 ; 4.535 ; Fall       ; CLOCK_50        ;
; Write_Register_WB[*]  ; CLOCK_50   ; 6.309 ; 6.309 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[0] ; CLOCK_50   ; 6.059 ; 6.059 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[1] ; CLOCK_50   ; 6.076 ; 6.076 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[2] ; CLOCK_50   ; 5.863 ; 5.863 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[3] ; CLOCK_50   ; 6.309 ; 6.309 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[4] ; CLOCK_50   ; 2.045 ; 2.045 ; Fall       ; CLOCK_50        ;
+-----------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Hold Times                                                                          ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Branch_Dest_MEM[*]    ; CLOCK_50   ; -1.803 ; -1.803 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[0]   ; CLOCK_50   ; -2.177 ; -2.177 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[1]   ; CLOCK_50   ; -1.968 ; -1.968 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[2]   ; CLOCK_50   ; -2.307 ; -2.307 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[3]   ; CLOCK_50   ; -2.216 ; -2.216 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[4]   ; CLOCK_50   ; -1.806 ; -1.806 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[5]   ; CLOCK_50   ; -1.929 ; -1.929 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[6]   ; CLOCK_50   ; -2.635 ; -2.635 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[7]   ; CLOCK_50   ; -1.933 ; -1.933 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[8]   ; CLOCK_50   ; -1.962 ; -1.962 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[9]   ; CLOCK_50   ; -1.803 ; -1.803 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[10]  ; CLOCK_50   ; -1.823 ; -1.823 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[11]  ; CLOCK_50   ; -1.831 ; -1.831 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[12]  ; CLOCK_50   ; -1.894 ; -1.894 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[13]  ; CLOCK_50   ; -1.937 ; -1.937 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[14]  ; CLOCK_50   ; -1.830 ; -1.830 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[15]  ; CLOCK_50   ; -2.040 ; -2.040 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[16]  ; CLOCK_50   ; -1.814 ; -1.814 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[17]  ; CLOCK_50   ; -2.042 ; -2.042 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[18]  ; CLOCK_50   ; -1.972 ; -1.972 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[19]  ; CLOCK_50   ; -2.026 ; -2.026 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[20]  ; CLOCK_50   ; -1.864 ; -1.864 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[21]  ; CLOCK_50   ; -1.993 ; -1.993 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[22]  ; CLOCK_50   ; -1.955 ; -1.955 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[23]  ; CLOCK_50   ; -1.978 ; -1.978 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[24]  ; CLOCK_50   ; -1.813 ; -1.813 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[25]  ; CLOCK_50   ; -1.909 ; -1.909 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[26]  ; CLOCK_50   ; -2.121 ; -2.121 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[27]  ; CLOCK_50   ; -1.907 ; -1.907 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[28]  ; CLOCK_50   ; -2.021 ; -2.021 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[29]  ; CLOCK_50   ; -2.162 ; -2.162 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[30]  ; CLOCK_50   ; -1.910 ; -1.910 ; Rise       ; CLOCK_50        ;
;  Branch_Dest_MEM[31]  ; CLOCK_50   ; -2.075 ; -2.075 ; Rise       ; CLOCK_50        ;
; PCSrc_MEM             ; CLOCK_50   ; -1.872 ; -1.872 ; Rise       ; CLOCK_50        ;
; RegWrite_WB           ; CLOCK_50   ; -0.065 ; -0.065 ; Fall       ; CLOCK_50        ;
; Write_Data_WB[*]      ; CLOCK_50   ; -1.732 ; -1.732 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[0]     ; CLOCK_50   ; -1.940 ; -1.940 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[1]     ; CLOCK_50   ; -1.808 ; -1.808 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[2]     ; CLOCK_50   ; -1.912 ; -1.912 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[3]     ; CLOCK_50   ; -1.934 ; -1.934 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[4]     ; CLOCK_50   ; -1.768 ; -1.768 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[5]     ; CLOCK_50   ; -1.904 ; -1.904 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[6]     ; CLOCK_50   ; -1.870 ; -1.870 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[7]     ; CLOCK_50   ; -1.938 ; -1.938 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[8]     ; CLOCK_50   ; -1.969 ; -1.969 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[9]     ; CLOCK_50   ; -1.756 ; -1.756 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[10]    ; CLOCK_50   ; -1.925 ; -1.925 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[11]    ; CLOCK_50   ; -1.938 ; -1.938 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[12]    ; CLOCK_50   ; -2.090 ; -2.090 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[13]    ; CLOCK_50   ; -1.972 ; -1.972 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[14]    ; CLOCK_50   ; -1.755 ; -1.755 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[15]    ; CLOCK_50   ; -1.856 ; -1.856 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[16]    ; CLOCK_50   ; -1.768 ; -1.768 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[17]    ; CLOCK_50   ; -2.066 ; -2.066 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[18]    ; CLOCK_50   ; -1.892 ; -1.892 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[19]    ; CLOCK_50   ; -1.839 ; -1.839 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[20]    ; CLOCK_50   ; -1.924 ; -1.924 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[21]    ; CLOCK_50   ; -1.871 ; -1.871 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[22]    ; CLOCK_50   ; -1.732 ; -1.732 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[23]    ; CLOCK_50   ; -1.801 ; -1.801 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[24]    ; CLOCK_50   ; -1.901 ; -1.901 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[25]    ; CLOCK_50   ; -1.984 ; -1.984 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[26]    ; CLOCK_50   ; -1.841 ; -1.841 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[27]    ; CLOCK_50   ; -1.959 ; -1.959 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[28]    ; CLOCK_50   ; -1.833 ; -1.833 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[29]    ; CLOCK_50   ; -1.920 ; -1.920 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[30]    ; CLOCK_50   ; -1.959 ; -1.959 ; Fall       ; CLOCK_50        ;
;  Write_Data_WB[31]    ; CLOCK_50   ; -2.134 ; -2.134 ; Fall       ; CLOCK_50        ;
; Write_Register_WB[*]  ; CLOCK_50   ; 0.471  ; 0.471  ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[0] ; CLOCK_50   ; -1.839 ; -1.839 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[1] ; CLOCK_50   ; -1.674 ; -1.674 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[2] ; CLOCK_50   ; -1.681 ; -1.681 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[3] ; CLOCK_50   ; -1.699 ; -1.699 ; Fall       ; CLOCK_50        ;
;  Write_Register_WB[4] ; CLOCK_50   ; 0.471  ; 0.471  ; Fall       ; CLOCK_50        ;
+-----------------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                       ;
+---------------------------------+------------+-------+-------+------------+-----------------+
; Data Port                       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------------------+------------+-------+-------+------------+-----------------+
; ALUOp_EX[*]                     ; CLOCK_50   ; 6.544 ; 6.544 ; Rise       ; CLOCK_50        ;
;  ALUOp_EX[0]                    ; CLOCK_50   ; 6.379 ; 6.379 ; Rise       ; CLOCK_50        ;
;  ALUOp_EX[1]                    ; CLOCK_50   ; 6.544 ; 6.544 ; Rise       ; CLOCK_50        ;
; ALUSrc_EX                       ; CLOCK_50   ; 6.976 ; 6.976 ; Rise       ; CLOCK_50        ;
; Branch_EX                       ; CLOCK_50   ; 6.418 ; 6.418 ; Rise       ; CLOCK_50        ;
; Instruction_EX[*]               ; CLOCK_50   ; 8.537 ; 8.537 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[0]              ; CLOCK_50   ; 6.426 ; 6.426 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[1]              ; CLOCK_50   ; 6.626 ; 6.626 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[2]              ; CLOCK_50   ; 6.943 ; 6.943 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[3]              ; CLOCK_50   ; 6.710 ; 6.710 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[4]              ; CLOCK_50   ; 6.737 ; 6.737 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[5]              ; CLOCK_50   ; 6.938 ; 6.938 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[6]              ; CLOCK_50   ; 6.918 ; 6.918 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[7]              ; CLOCK_50   ; 6.712 ; 6.712 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[8]              ; CLOCK_50   ; 6.469 ; 6.469 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[9]              ; CLOCK_50   ; 7.177 ; 7.177 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[10]             ; CLOCK_50   ; 6.916 ; 6.916 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[11]             ; CLOCK_50   ; 6.658 ; 6.658 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[12]             ; CLOCK_50   ; 6.920 ; 6.920 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[13]             ; CLOCK_50   ; 6.409 ; 6.409 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[14]             ; CLOCK_50   ; 6.634 ; 6.634 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[15]             ; CLOCK_50   ; 6.661 ; 6.661 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[16]             ; CLOCK_50   ; 6.694 ; 6.694 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[17]             ; CLOCK_50   ; 8.537 ; 8.537 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[18]             ; CLOCK_50   ; 6.749 ; 6.749 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[19]             ; CLOCK_50   ; 7.079 ; 7.079 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[20]             ; CLOCK_50   ; 6.940 ; 6.940 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[21]             ; CLOCK_50   ; 6.645 ; 6.645 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[22]             ; CLOCK_50   ; 7.150 ; 7.150 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[23]             ; CLOCK_50   ; 7.154 ; 7.154 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[24]             ; CLOCK_50   ; 6.764 ; 6.764 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[25]             ; CLOCK_50   ; 7.137 ; 7.137 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[26]             ; CLOCK_50   ; 7.618 ; 7.618 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[27]             ; CLOCK_50   ; 6.930 ; 6.930 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[28]             ; CLOCK_50   ; 6.886 ; 6.886 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[29]             ; CLOCK_50   ; 7.438 ; 7.438 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[30]             ; CLOCK_50   ; 7.196 ; 7.196 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[31]             ; CLOCK_50   ; 7.170 ; 7.170 ; Rise       ; CLOCK_50        ;
; MemRead_EX                      ; CLOCK_50   ; 7.632 ; 7.632 ; Rise       ; CLOCK_50        ;
; MemWrite_EX                     ; CLOCK_50   ; 8.539 ; 8.539 ; Rise       ; CLOCK_50        ;
; MemtoReg_EX                     ; CLOCK_50   ; 7.415 ; 7.415 ; Rise       ; CLOCK_50        ;
; PC_Plus_4_EX[*]                 ; CLOCK_50   ; 7.720 ; 7.720 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[0]                ; CLOCK_50   ; 7.041 ; 7.041 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[1]                ; CLOCK_50   ; 6.648 ; 6.648 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[2]                ; CLOCK_50   ; 6.899 ; 6.899 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[3]                ; CLOCK_50   ; 6.931 ; 6.931 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[4]                ; CLOCK_50   ; 7.234 ; 7.234 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[5]                ; CLOCK_50   ; 7.141 ; 7.141 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[6]                ; CLOCK_50   ; 7.226 ; 7.226 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[7]                ; CLOCK_50   ; 6.962 ; 6.962 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[8]                ; CLOCK_50   ; 7.662 ; 7.662 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[9]                ; CLOCK_50   ; 6.879 ; 6.879 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[10]               ; CLOCK_50   ; 7.425 ; 7.425 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[11]               ; CLOCK_50   ; 7.720 ; 7.720 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[12]               ; CLOCK_50   ; 6.947 ; 6.947 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[13]               ; CLOCK_50   ; 7.344 ; 7.344 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[14]               ; CLOCK_50   ; 6.893 ; 6.893 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[15]               ; CLOCK_50   ; 6.711 ; 6.711 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[16]               ; CLOCK_50   ; 7.420 ; 7.420 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[17]               ; CLOCK_50   ; 6.908 ; 6.908 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[18]               ; CLOCK_50   ; 6.665 ; 6.665 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[19]               ; CLOCK_50   ; 7.436 ; 7.436 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[20]               ; CLOCK_50   ; 7.426 ; 7.426 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[21]               ; CLOCK_50   ; 6.658 ; 6.658 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[22]               ; CLOCK_50   ; 6.986 ; 6.986 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[23]               ; CLOCK_50   ; 7.149 ; 7.149 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[24]               ; CLOCK_50   ; 6.661 ; 6.661 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[25]               ; CLOCK_50   ; 6.678 ; 6.678 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[26]               ; CLOCK_50   ; 7.704 ; 7.704 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[27]               ; CLOCK_50   ; 7.158 ; 7.158 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[28]               ; CLOCK_50   ; 6.654 ; 6.654 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[29]               ; CLOCK_50   ; 6.680 ; 6.680 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[30]               ; CLOCK_50   ; 7.176 ; 7.176 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[31]               ; CLOCK_50   ; 6.903 ; 6.903 ; Rise       ; CLOCK_50        ;
; Read_Data_1_EX[*]               ; CLOCK_50   ; 8.623 ; 8.623 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[0]              ; CLOCK_50   ; 7.347 ; 7.347 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[1]              ; CLOCK_50   ; 6.764 ; 6.764 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[2]              ; CLOCK_50   ; 6.892 ; 6.892 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[3]              ; CLOCK_50   ; 6.764 ; 6.764 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[4]              ; CLOCK_50   ; 7.036 ; 7.036 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[5]              ; CLOCK_50   ; 7.045 ; 7.045 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[6]              ; CLOCK_50   ; 7.468 ; 7.468 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[7]              ; CLOCK_50   ; 6.724 ; 6.724 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[8]              ; CLOCK_50   ; 7.128 ; 7.128 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[9]              ; CLOCK_50   ; 7.056 ; 7.056 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[10]             ; CLOCK_50   ; 7.029 ; 7.029 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[11]             ; CLOCK_50   ; 7.340 ; 7.340 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[12]             ; CLOCK_50   ; 7.041 ; 7.041 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[13]             ; CLOCK_50   ; 6.737 ; 6.737 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[14]             ; CLOCK_50   ; 7.357 ; 7.357 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[15]             ; CLOCK_50   ; 6.746 ; 6.746 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[16]             ; CLOCK_50   ; 6.759 ; 6.759 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[17]             ; CLOCK_50   ; 6.737 ; 6.737 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[18]             ; CLOCK_50   ; 6.917 ; 6.917 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[19]             ; CLOCK_50   ; 6.820 ; 6.820 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[20]             ; CLOCK_50   ; 7.110 ; 7.110 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[21]             ; CLOCK_50   ; 6.659 ; 6.659 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[22]             ; CLOCK_50   ; 6.770 ; 6.770 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[23]             ; CLOCK_50   ; 8.174 ; 8.174 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[24]             ; CLOCK_50   ; 7.261 ; 7.261 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[25]             ; CLOCK_50   ; 6.678 ; 6.678 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[26]             ; CLOCK_50   ; 8.623 ; 8.623 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[27]             ; CLOCK_50   ; 7.219 ; 7.219 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[28]             ; CLOCK_50   ; 6.771 ; 6.771 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[29]             ; CLOCK_50   ; 6.865 ; 6.865 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[30]             ; CLOCK_50   ; 6.897 ; 6.897 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[31]             ; CLOCK_50   ; 8.197 ; 8.197 ; Rise       ; CLOCK_50        ;
; Read_Data_2_EX[*]               ; CLOCK_50   ; 8.570 ; 8.570 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[0]              ; CLOCK_50   ; 7.319 ; 7.319 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[1]              ; CLOCK_50   ; 7.437 ; 7.437 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[2]              ; CLOCK_50   ; 6.702 ; 6.702 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[3]              ; CLOCK_50   ; 7.841 ; 7.841 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[4]              ; CLOCK_50   ; 7.888 ; 7.888 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[5]              ; CLOCK_50   ; 6.707 ; 6.707 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[6]              ; CLOCK_50   ; 7.455 ; 7.455 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[7]              ; CLOCK_50   ; 7.210 ; 7.210 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[8]              ; CLOCK_50   ; 6.737 ; 6.737 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[9]              ; CLOCK_50   ; 7.038 ; 7.038 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[10]             ; CLOCK_50   ; 7.915 ; 7.915 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[11]             ; CLOCK_50   ; 7.289 ; 7.289 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[12]             ; CLOCK_50   ; 8.453 ; 8.453 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[13]             ; CLOCK_50   ; 7.988 ; 7.988 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[14]             ; CLOCK_50   ; 7.425 ; 7.425 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[15]             ; CLOCK_50   ; 6.763 ; 6.763 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[16]             ; CLOCK_50   ; 6.757 ; 6.757 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[17]             ; CLOCK_50   ; 8.400 ; 8.400 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[18]             ; CLOCK_50   ; 6.723 ; 6.723 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[19]             ; CLOCK_50   ; 6.723 ; 6.723 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[20]             ; CLOCK_50   ; 7.369 ; 7.369 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[21]             ; CLOCK_50   ; 6.732 ; 6.732 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[22]             ; CLOCK_50   ; 7.143 ; 7.143 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[23]             ; CLOCK_50   ; 7.399 ; 7.399 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[24]             ; CLOCK_50   ; 7.155 ; 7.155 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[25]             ; CLOCK_50   ; 6.734 ; 6.734 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[26]             ; CLOCK_50   ; 7.039 ; 7.039 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[27]             ; CLOCK_50   ; 7.415 ; 7.415 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[28]             ; CLOCK_50   ; 8.570 ; 8.570 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[29]             ; CLOCK_50   ; 7.341 ; 7.341 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[30]             ; CLOCK_50   ; 6.969 ; 6.969 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[31]             ; CLOCK_50   ; 7.346 ; 7.346 ; Rise       ; CLOCK_50        ;
; RegDst_EX                       ; CLOCK_50   ; 6.395 ; 6.395 ; Rise       ; CLOCK_50        ;
; RegWrite_EX                     ; CLOCK_50   ; 6.981 ; 6.981 ; Rise       ; CLOCK_50        ;
; Sign_Extend_Instruction_EX[*]   ; CLOCK_50   ; 7.459 ; 7.459 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[0]  ; CLOCK_50   ; 6.395 ; 6.395 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[1]  ; CLOCK_50   ; 6.680 ; 6.680 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[2]  ; CLOCK_50   ; 7.401 ; 7.401 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[3]  ; CLOCK_50   ; 6.731 ; 6.731 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[4]  ; CLOCK_50   ; 6.958 ; 6.958 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[5]  ; CLOCK_50   ; 6.706 ; 6.706 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[6]  ; CLOCK_50   ; 7.142 ; 7.142 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[7]  ; CLOCK_50   ; 6.736 ; 6.736 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[8]  ; CLOCK_50   ; 6.483 ; 6.483 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[9]  ; CLOCK_50   ; 6.451 ; 6.451 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[10] ; CLOCK_50   ; 6.447 ; 6.447 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[11] ; CLOCK_50   ; 6.901 ; 6.901 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[12] ; CLOCK_50   ; 6.891 ; 6.891 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[13] ; CLOCK_50   ; 6.910 ; 6.910 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[14] ; CLOCK_50   ; 6.644 ; 6.644 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[15] ; CLOCK_50   ; 6.351 ; 6.351 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[16] ; CLOCK_50   ; 7.459 ; 7.459 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[17] ; CLOCK_50   ; 6.404 ; 6.404 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[18] ; CLOCK_50   ; 6.350 ; 6.350 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[19] ; CLOCK_50   ; 6.445 ; 6.445 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[20] ; CLOCK_50   ; 6.555 ; 6.555 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[21] ; CLOCK_50   ; 6.429 ; 6.429 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[22] ; CLOCK_50   ; 6.432 ; 6.432 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[23] ; CLOCK_50   ; 6.349 ; 6.349 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[24] ; CLOCK_50   ; 6.359 ; 6.359 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[25] ; CLOCK_50   ; 6.883 ; 6.883 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[26] ; CLOCK_50   ; 6.661 ; 6.661 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[27] ; CLOCK_50   ; 6.427 ; 6.427 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[28] ; CLOCK_50   ; 6.672 ; 6.672 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[29] ; CLOCK_50   ; 6.341 ; 6.341 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[30] ; CLOCK_50   ; 6.456 ; 6.456 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[31] ; CLOCK_50   ; 6.922 ; 6.922 ; Rise       ; CLOCK_50        ;
+---------------------------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                               ;
+---------------------------------+------------+-------+-------+------------+-----------------+
; Data Port                       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------------------+------------+-------+-------+------------+-----------------+
; ALUOp_EX[*]                     ; CLOCK_50   ; 3.606 ; 3.606 ; Rise       ; CLOCK_50        ;
;  ALUOp_EX[0]                    ; CLOCK_50   ; 3.606 ; 3.606 ; Rise       ; CLOCK_50        ;
;  ALUOp_EX[1]                    ; CLOCK_50   ; 3.725 ; 3.725 ; Rise       ; CLOCK_50        ;
; ALUSrc_EX                       ; CLOCK_50   ; 3.947 ; 3.947 ; Rise       ; CLOCK_50        ;
; Branch_EX                       ; CLOCK_50   ; 3.639 ; 3.639 ; Rise       ; CLOCK_50        ;
; Instruction_EX[*]               ; CLOCK_50   ; 3.647 ; 3.647 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[0]              ; CLOCK_50   ; 3.647 ; 3.647 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[1]              ; CLOCK_50   ; 3.741 ; 3.741 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[2]              ; CLOCK_50   ; 3.917 ; 3.917 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[3]              ; CLOCK_50   ; 3.802 ; 3.802 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[4]              ; CLOCK_50   ; 3.797 ; 3.797 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[5]              ; CLOCK_50   ; 3.915 ; 3.915 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[6]              ; CLOCK_50   ; 3.892 ; 3.892 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[7]              ; CLOCK_50   ; 3.806 ; 3.806 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[8]              ; CLOCK_50   ; 3.725 ; 3.725 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[9]              ; CLOCK_50   ; 4.019 ; 4.019 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[10]             ; CLOCK_50   ; 3.919 ; 3.919 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[11]             ; CLOCK_50   ; 3.790 ; 3.790 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[12]             ; CLOCK_50   ; 3.917 ; 3.917 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[13]             ; CLOCK_50   ; 3.663 ; 3.663 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[14]             ; CLOCK_50   ; 3.766 ; 3.766 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[15]             ; CLOCK_50   ; 3.784 ; 3.784 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[16]             ; CLOCK_50   ; 3.812 ; 3.812 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[17]             ; CLOCK_50   ; 4.685 ; 4.685 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[18]             ; CLOCK_50   ; 3.787 ; 3.787 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[19]             ; CLOCK_50   ; 3.942 ; 3.942 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[20]             ; CLOCK_50   ; 3.921 ; 3.921 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[21]             ; CLOCK_50   ; 3.755 ; 3.755 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[22]             ; CLOCK_50   ; 4.019 ; 4.019 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[23]             ; CLOCK_50   ; 4.014 ; 4.014 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[24]             ; CLOCK_50   ; 3.795 ; 3.795 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[25]             ; CLOCK_50   ; 4.014 ; 4.014 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[26]             ; CLOCK_50   ; 4.225 ; 4.225 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[27]             ; CLOCK_50   ; 3.924 ; 3.924 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[28]             ; CLOCK_50   ; 3.887 ; 3.887 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[29]             ; CLOCK_50   ; 4.157 ; 4.157 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[30]             ; CLOCK_50   ; 4.025 ; 4.025 ; Rise       ; CLOCK_50        ;
;  Instruction_EX[31]             ; CLOCK_50   ; 4.037 ; 4.037 ; Rise       ; CLOCK_50        ;
; MemRead_EX                      ; CLOCK_50   ; 4.233 ; 4.233 ; Rise       ; CLOCK_50        ;
; MemWrite_EX                     ; CLOCK_50   ; 4.684 ; 4.684 ; Rise       ; CLOCK_50        ;
; MemtoReg_EX                     ; CLOCK_50   ; 4.142 ; 4.142 ; Rise       ; CLOCK_50        ;
; PC_Plus_4_EX[*]                 ; CLOCK_50   ; 3.772 ; 3.772 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[0]                ; CLOCK_50   ; 3.946 ; 3.946 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[1]                ; CLOCK_50   ; 3.772 ; 3.772 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[2]                ; CLOCK_50   ; 3.886 ; 3.886 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[3]                ; CLOCK_50   ; 3.906 ; 3.906 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[4]                ; CLOCK_50   ; 4.026 ; 4.026 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[5]                ; CLOCK_50   ; 3.997 ; 3.997 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[6]                ; CLOCK_50   ; 4.015 ; 4.015 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[7]                ; CLOCK_50   ; 3.900 ; 3.900 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[8]                ; CLOCK_50   ; 4.184 ; 4.184 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[9]                ; CLOCK_50   ; 3.871 ; 3.871 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[10]               ; CLOCK_50   ; 4.151 ; 4.151 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[11]               ; CLOCK_50   ; 4.213 ; 4.213 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[12]               ; CLOCK_50   ; 3.918 ; 3.918 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[13]               ; CLOCK_50   ; 4.090 ; 4.090 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[14]               ; CLOCK_50   ; 3.883 ; 3.883 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[15]               ; CLOCK_50   ; 3.819 ; 3.819 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[16]               ; CLOCK_50   ; 4.149 ; 4.149 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[17]               ; CLOCK_50   ; 3.900 ; 3.900 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[18]               ; CLOCK_50   ; 3.784 ; 3.784 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[19]               ; CLOCK_50   ; 4.091 ; 4.091 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[20]               ; CLOCK_50   ; 4.072 ; 4.072 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[21]               ; CLOCK_50   ; 3.777 ; 3.777 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[22]               ; CLOCK_50   ; 3.904 ; 3.904 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[23]               ; CLOCK_50   ; 4.012 ; 4.012 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[24]               ; CLOCK_50   ; 3.778 ; 3.778 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[25]               ; CLOCK_50   ; 3.796 ; 3.796 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[26]               ; CLOCK_50   ; 4.200 ; 4.200 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[27]               ; CLOCK_50   ; 4.014 ; 4.014 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[28]               ; CLOCK_50   ; 3.775 ; 3.775 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[29]               ; CLOCK_50   ; 3.798 ; 3.798 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[30]               ; CLOCK_50   ; 4.030 ; 4.030 ; Rise       ; CLOCK_50        ;
;  PC_Plus_4_EX[31]               ; CLOCK_50   ; 3.890 ; 3.890 ; Rise       ; CLOCK_50        ;
; Read_Data_1_EX[*]               ; CLOCK_50   ; 3.755 ; 3.755 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[0]              ; CLOCK_50   ; 4.052 ; 4.052 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[1]              ; CLOCK_50   ; 3.795 ; 3.795 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[2]              ; CLOCK_50   ; 3.886 ; 3.886 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[3]              ; CLOCK_50   ; 3.770 ; 3.770 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[4]              ; CLOCK_50   ; 3.900 ; 3.900 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[5]              ; CLOCK_50   ; 3.910 ; 3.910 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[6]              ; CLOCK_50   ; 4.127 ; 4.127 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[7]              ; CLOCK_50   ; 3.755 ; 3.755 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[8]              ; CLOCK_50   ; 3.997 ; 3.997 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[9]              ; CLOCK_50   ; 3.972 ; 3.972 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[10]             ; CLOCK_50   ; 3.896 ; 3.896 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[11]             ; CLOCK_50   ; 4.046 ; 4.046 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[12]             ; CLOCK_50   ; 3.906 ; 3.906 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[13]             ; CLOCK_50   ; 3.761 ; 3.761 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[14]             ; CLOCK_50   ; 4.060 ; 4.060 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[15]             ; CLOCK_50   ; 3.772 ; 3.772 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[16]             ; CLOCK_50   ; 3.790 ; 3.790 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[17]             ; CLOCK_50   ; 3.766 ; 3.766 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[18]             ; CLOCK_50   ; 3.916 ; 3.916 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[19]             ; CLOCK_50   ; 3.826 ; 3.826 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[20]             ; CLOCK_50   ; 3.987 ; 3.987 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[21]             ; CLOCK_50   ; 3.787 ; 3.787 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[22]             ; CLOCK_50   ; 3.801 ; 3.801 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[23]             ; CLOCK_50   ; 4.486 ; 4.486 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[24]             ; CLOCK_50   ; 4.024 ; 4.024 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[25]             ; CLOCK_50   ; 3.807 ; 3.807 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[26]             ; CLOCK_50   ; 4.737 ; 4.737 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[27]             ; CLOCK_50   ; 4.094 ; 4.094 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[28]             ; CLOCK_50   ; 3.801 ; 3.801 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[29]             ; CLOCK_50   ; 3.868 ; 3.868 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[30]             ; CLOCK_50   ; 3.898 ; 3.898 ; Rise       ; CLOCK_50        ;
;  Read_Data_1_EX[31]             ; CLOCK_50   ; 4.508 ; 4.508 ; Rise       ; CLOCK_50        ;
; Read_Data_2_EX[*]               ; CLOCK_50   ; 3.738 ; 3.738 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[0]              ; CLOCK_50   ; 4.035 ; 4.035 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[1]              ; CLOCK_50   ; 4.116 ; 4.116 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[2]              ; CLOCK_50   ; 3.738 ; 3.738 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[3]              ; CLOCK_50   ; 4.368 ; 4.368 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[4]              ; CLOCK_50   ; 4.353 ; 4.353 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[5]              ; CLOCK_50   ; 3.742 ; 3.742 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[6]              ; CLOCK_50   ; 4.135 ; 4.135 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[7]              ; CLOCK_50   ; 4.049 ; 4.049 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[8]              ; CLOCK_50   ; 3.771 ; 3.771 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[9]              ; CLOCK_50   ; 3.901 ; 3.901 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[10]             ; CLOCK_50   ; 4.373 ; 4.373 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[11]             ; CLOCK_50   ; 4.112 ; 4.112 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[12]             ; CLOCK_50   ; 4.672 ; 4.672 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[13]             ; CLOCK_50   ; 4.422 ; 4.422 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[14]             ; CLOCK_50   ; 4.154 ; 4.154 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[15]             ; CLOCK_50   ; 3.785 ; 3.785 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[16]             ; CLOCK_50   ; 3.847 ; 3.847 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[17]             ; CLOCK_50   ; 4.619 ; 4.619 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[18]             ; CLOCK_50   ; 3.757 ; 3.757 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[19]             ; CLOCK_50   ; 3.757 ; 3.757 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[20]             ; CLOCK_50   ; 4.074 ; 4.074 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[21]             ; CLOCK_50   ; 3.761 ; 3.761 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[22]             ; CLOCK_50   ; 4.006 ; 4.006 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[23]             ; CLOCK_50   ; 4.138 ; 4.138 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[24]             ; CLOCK_50   ; 4.018 ; 4.018 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[25]             ; CLOCK_50   ; 3.762 ; 3.762 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[26]             ; CLOCK_50   ; 3.904 ; 3.904 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[27]             ; CLOCK_50   ; 4.146 ; 4.146 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[28]             ; CLOCK_50   ; 4.705 ; 4.705 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[29]             ; CLOCK_50   ; 4.137 ; 4.137 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[30]             ; CLOCK_50   ; 3.955 ; 3.955 ; Rise       ; CLOCK_50        ;
;  Read_Data_2_EX[31]             ; CLOCK_50   ; 4.052 ; 4.052 ; Rise       ; CLOCK_50        ;
; RegDst_EX                       ; CLOCK_50   ; 3.623 ; 3.623 ; Rise       ; CLOCK_50        ;
; RegWrite_EX                     ; CLOCK_50   ; 3.955 ; 3.955 ; Rise       ; CLOCK_50        ;
; Sign_Extend_Instruction_EX[*]   ; CLOCK_50   ; 3.622 ; 3.622 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[0]  ; CLOCK_50   ; 3.622 ; 3.622 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[1]  ; CLOCK_50   ; 3.800 ; 3.800 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[2]  ; CLOCK_50   ; 4.060 ; 4.060 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[3]  ; CLOCK_50   ; 3.820 ; 3.820 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[4]  ; CLOCK_50   ; 3.895 ; 3.895 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[5]  ; CLOCK_50   ; 3.806 ; 3.806 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[6]  ; CLOCK_50   ; 3.968 ; 3.968 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[7]  ; CLOCK_50   ; 3.822 ; 3.822 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[8]  ; CLOCK_50   ; 3.736 ; 3.736 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[9]  ; CLOCK_50   ; 3.706 ; 3.706 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[10] ; CLOCK_50   ; 3.705 ; 3.705 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[11] ; CLOCK_50   ; 3.898 ; 3.898 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[12] ; CLOCK_50   ; 3.891 ; 3.891 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[13] ; CLOCK_50   ; 3.911 ; 3.911 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[14] ; CLOCK_50   ; 3.772 ; 3.772 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[15] ; CLOCK_50   ; 3.638 ; 3.638 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[16] ; CLOCK_50   ; 4.100 ; 4.100 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[17] ; CLOCK_50   ; 3.657 ; 3.657 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[18] ; CLOCK_50   ; 3.638 ; 3.638 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[19] ; CLOCK_50   ; 3.698 ; 3.698 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[20] ; CLOCK_50   ; 3.720 ; 3.720 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[21] ; CLOCK_50   ; 3.688 ; 3.688 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[22] ; CLOCK_50   ; 3.688 ; 3.688 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[23] ; CLOCK_50   ; 3.637 ; 3.637 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[24] ; CLOCK_50   ; 3.647 ; 3.647 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[25] ; CLOCK_50   ; 3.888 ; 3.888 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[26] ; CLOCK_50   ; 3.789 ; 3.789 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[27] ; CLOCK_50   ; 3.678 ; 3.678 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[28] ; CLOCK_50   ; 3.791 ; 3.791 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[29] ; CLOCK_50   ; 3.628 ; 3.628 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[30] ; CLOCK_50   ; 3.701 ; 3.701 ; Rise       ; CLOCK_50        ;
;  Sign_Extend_Instruction_EX[31] ; CLOCK_50   ; 3.913 ; 3.913 ; Rise       ; CLOCK_50        ;
+---------------------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 1913     ; 416      ; 16       ; 64       ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 1913     ; 416      ; 16       ; 64       ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 71    ; 71   ;
; Unconstrained Input Port Paths  ; 728   ; 728  ;
; Unconstrained Output Ports      ; 169   ; 169  ;
; Unconstrained Output Port Paths ; 169   ; 169  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 12.0 Build 178 05/31/2012 SJ Full Version
    Info: Processing started: Fri Aug 22 00:13:09 2014
Info: Command: quartus_sta MIPS32 -c MIPS32
Info: qsta_default_script.tcl version: #4
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'MIPS32.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.158
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.158      -721.955 CLOCK_50 
Info (332146): Worst-case hold slack is 0.516
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.516         0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880     -1048.876 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.199
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.199      -336.614 CLOCK_50 
Info (332146): Worst-case hold slack is 0.238
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.238         0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880     -1048.876 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 399 megabytes
    Info: Processing ended: Fri Aug 22 00:13:10 2014
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


