
---------- Begin Simulation Statistics ----------
final_tick                               158063072000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 376725                       # Simulator instruction rate (inst/s)
host_mem_usage                                 666016                       # Number of bytes of host memory used
host_op_rate                                   377465                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   265.45                       # Real time elapsed on the host
host_tick_rate                              595462711                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196375                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.158063                       # Number of seconds simulated
sim_ticks                                158063072000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196375                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.580631                       # CPI: cycles per instruction
system.cpu.discardedOps                        191250                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        25709272                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.632659                       # IPC: instructions per cycle
system.cpu.numCycles                        158063072                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526221     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42691041     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958375     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196375                       # Class of committed instruction
system.cpu.tickCycles                       132353800                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       107293                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        231247                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          114                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       576406                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          353                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1153621                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            353                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485711                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735167                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80996                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2104015                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101897                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.899335                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65389                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             696                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                289                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              407                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51442707                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51442707                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51443273                       # number of overall hits
system.cpu.dcache.overall_hits::total        51443273                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       604592                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         604592                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       612445                       # number of overall misses
system.cpu.dcache.overall_misses::total        612445                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  28506980000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  28506980000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  28506980000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  28506980000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52047299                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52047299                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52055718                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52055718                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011616                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011616                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011765                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011765                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 47150.772753                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 47150.772753                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 46546.187821                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 46546.187821                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       528747                       # number of writebacks
system.cpu.dcache.writebacks::total            528747                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        31847                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        31847                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        31847                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        31847                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       572745                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       572745                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       576701                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       576701                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  24450356000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  24450356000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  24876388000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  24876388000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011004                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011004                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011079                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011079                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 42689.776428                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 42689.776428                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 43135.676893                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43135.676893                       # average overall mshr miss latency
system.cpu.dcache.replacements                 576189                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40787406                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40787406                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       310662                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        310662                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  11071229000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  11071229000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41098068                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41098068                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007559                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007559                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 35637.538547                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 35637.538547                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2584                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2584                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       308078                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       308078                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  10322694000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  10322694000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007496                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007496                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 33506.754783                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33506.754783                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10655301                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10655301                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       293930                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       293930                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  17435751000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  17435751000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949231                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949231                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.026845                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.026845                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 59319.399177                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59319.399177                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        29263                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        29263                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       264667                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       264667                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  14127662000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14127662000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.024172                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024172                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 53379.008339                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 53379.008339                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          566                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           566                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7853                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7853                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.932771                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.932771                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3956                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3956                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    426032000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    426032000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.469890                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.469890                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 107692.618807                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 107692.618807                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 158063072000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           506.677857                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52020050                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            576701                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             90.202809                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   506.677857                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.989605                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.989605                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          200                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          219                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         833469405                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        833469405                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 158063072000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 158063072000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 158063072000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42685164                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43474368                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11025867                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      8087632                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8087632                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8087632                       # number of overall hits
system.cpu.icache.overall_hits::total         8087632                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          516                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            516                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          516                       # number of overall misses
system.cpu.icache.overall_misses::total           516                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     48794000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     48794000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     48794000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     48794000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8088148                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8088148                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8088148                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8088148                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000064                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000064                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000064                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000064                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 94562.015504                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 94562.015504                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 94562.015504                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 94562.015504                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          215                       # number of writebacks
system.cpu.icache.writebacks::total               215                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          516                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          516                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          516                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          516                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     47762000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     47762000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     47762000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     47762000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000064                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000064                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000064                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000064                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 92562.015504                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 92562.015504                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 92562.015504                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 92562.015504                       # average overall mshr miss latency
system.cpu.icache.replacements                    215                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8087632                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8087632                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          516                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           516                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     48794000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     48794000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8088148                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8088148                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000064                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000064                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 94562.015504                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 94562.015504                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          516                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          516                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     47762000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     47762000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000064                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000064                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 92562.015504                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 92562.015504                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 158063072000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           259.933195                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8088148                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               516                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15674.705426                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   259.933195                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.507682                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.507682                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          301                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          301                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.587891                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8088664                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8088664                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 158063072000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 158063072000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 158063072000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 158063072000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196375                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  104                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               453146                       # number of demand (read+write) hits
system.l2.demand_hits::total                   453250                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 104                       # number of overall hits
system.l2.overall_hits::.cpu.data              453146                       # number of overall hits
system.l2.overall_hits::total                  453250                       # number of overall hits
system.l2.demand_misses::.cpu.inst                412                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             123555                       # number of demand (read+write) misses
system.l2.demand_misses::total                 123967                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               412                       # number of overall misses
system.l2.overall_misses::.cpu.data            123555                       # number of overall misses
system.l2.overall_misses::total                123967                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     43901000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  13575730000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      13619631000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     43901000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  13575730000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     13619631000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              516                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           576701                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               577217                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             516                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          576701                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              577217                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.798450                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.214244                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.214767                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.798450                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.214244                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.214767                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 106555.825243                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 109876.006637                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 109864.972130                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 106555.825243                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 109876.006637                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 109864.972130                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               73479                       # number of writebacks
system.l2.writebacks::total                     73479                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           412                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        123550                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            123962                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          412                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       123550                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           123962                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     35661000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  11104167000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  11139828000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     35661000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  11104167000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  11139828000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.798450                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.214236                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.214758                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.798450                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.214236                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.214758                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 86555.825243                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 89875.896398                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89864.861812                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 86555.825243                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 89875.896398                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89864.861812                       # average overall mshr miss latency
system.l2.replacements                         107638                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       528747                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           528747                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       528747                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       528747                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          203                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              203                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          203                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          203                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            178931                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                178931                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           85736                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               85736                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   9570870000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9570870000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        264667                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            264667                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.323939                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.323939                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 111631.869926                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 111631.869926                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        85736                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          85736                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   7856150000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7856150000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.323939                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.323939                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 91631.869926                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91631.869926                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            104                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                104                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          412                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              412                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     43901000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     43901000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          516                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            516                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.798450                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.798450                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 106555.825243                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 106555.825243                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          412                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          412                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     35661000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     35661000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.798450                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.798450                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 86555.825243                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 86555.825243                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        274215                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            274215                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        37819                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           37819                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4004860000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4004860000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       312034                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        312034                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.121202                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.121202                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 105895.449377                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 105895.449377                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        37814                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        37814                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3248017000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3248017000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.121186                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.121186                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 85894.562860                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85894.562860                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 158063072000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16075.179024                       # Cycle average of tags in use
system.l2.tags.total_refs                     1153502                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    124022                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.300785                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      17.480088                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        41.947141                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16015.751795                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001067                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002560                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.977524                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.981151                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          410                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5598                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        10352                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4738050                       # Number of tag accesses
system.l2.tags.data_accesses                  4738050                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 158063072000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    146958.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       824.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    247050.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.007377706500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8777                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8777                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              474145                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             138363                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      123962                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      73479                       # Number of write requests accepted
system.mem_ctrls.readBursts                    247924                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   146958                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     50                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.23                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                247924                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               146958                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  107291                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  116077                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   16643                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7855                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         8777                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.239262                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.359748                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     68.274904                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          8758     99.78%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            9      0.10%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            7      0.08%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8777                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8777                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.740002                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.707195                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.073458                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5705     65.00%     65.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              102      1.16%     66.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2730     31.10%     97.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               94      1.07%     98.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              114      1.30%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               12      0.14%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                9      0.10%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                9      0.10%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8777                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    3200                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                15867136                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9405312                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    100.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     59.50                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  158063003000                       # Total gap between requests
system.mem_ctrls.avgGap                     800558.16                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        52736                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     15811200                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      9403328                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 333638.966601889173                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 100030954.731792137027                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 59490985.978053115308                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          824                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       247100                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       146958                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     26943000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   8880303750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3679406775750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     32697.82                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     35938.10                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  25037131.53                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        52736                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     15814400                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      15867136                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        52736                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        52736                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      9405312                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      9405312                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          412                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       123550                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         123962                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        73479                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         73479                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       333639                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    100051200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        100384839                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       333639                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       333639                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     59503538                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        59503538                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     59503538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       333639                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    100051200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       159888377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               247874                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              146927                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        15794                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        15692                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        15747                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        15328                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        15444                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        15368                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        15402                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        15382                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        15018                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        15084                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        15647                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        15578                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        15576                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        15768                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        15542                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        15504                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         9290                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         9266                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         9340                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         9110                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         9292                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         9280                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         9296                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         9126                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         8718                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         8908                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         9292                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         9172                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         9188                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         9264                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         9201                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         9184                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4259609250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1239370000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         8907246750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                17184.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           35934.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              201863                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             117469                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            81.44                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           79.95                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        75463                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   334.819660                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   215.670773                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   351.536340                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         3449      4.57%      4.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        46596     61.75%     66.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         5226      6.93%     73.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         2904      3.85%     77.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          929      1.23%     78.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          997      1.32%     79.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          941      1.25%     80.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          783      1.04%     81.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        13638     18.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        75463                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              15863936                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            9403328                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              100.364594                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               59.490986                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.25                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.78                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               80.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 158063072000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       271519920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       144308670                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      886480980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     386280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 12477192000.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  24822822270                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  39792790560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   78781394400                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   498.417457                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 103166746000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5278000000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  49618326000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       267328740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       142073415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      883339380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     380678940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 12477192000.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  25104583530                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  39555517920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   78810713925                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   498.602950                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 102550499500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5278000000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  50234572500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 158063072000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              38226                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        73479                       # Transaction distribution
system.membus.trans_dist::CleanEvict            33806                       # Transaction distribution
system.membus.trans_dist::ReadExReq             85736                       # Transaction distribution
system.membus.trans_dist::ReadExResp            85736                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         38226                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       355209                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 355209                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     25272448                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                25272448                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            123962                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  123962    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              123962                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 158063072000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           819079000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1159517000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            312550                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       602226                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          215                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           81601                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           264667                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          264667                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           516                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       312034                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1247                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1729591                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1730838                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        93568                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    141497344                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              141590912                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          107638                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9405312                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           684855                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000685                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.026160                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 684386     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    469      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             684855                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 158063072000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         3269469000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2580000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2883509995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
