--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml RAM_16x4.twx RAM_16x4.ncd -o RAM_16x4.twr RAM_16x4.pcf
-ucf RAM_16x4_ucf.ucf

Design file:              RAM_16x4.ncd
Physical constraint file: RAM_16x4.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
Address<0>  |    1.178(R)|    1.264(R)|CLK_BUFGP         |   0.000|
Address<1>  |    1.239(R)|    0.692(R)|CLK_BUFGP         |   0.000|
Address<2>  |    1.129(R)|    0.810(R)|CLK_BUFGP         |   0.000|
Address<3>  |    1.977(R)|    0.246(R)|CLK_BUFGP         |   0.000|
DataIn<0>   |    1.290(R)|    0.348(R)|CLK_BUFGP         |   0.000|
DataIn<1>   |    0.825(R)|    0.720(R)|CLK_BUFGP         |   0.000|
DataIn<2>   |    0.500(R)|    0.975(R)|CLK_BUFGP         |   0.000|
DataIn<3>   |    0.546(R)|    0.938(R)|CLK_BUFGP         |   0.000|
WE          |    1.049(R)|    1.187(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
DataOut<0>  |    7.462(R)|CLK_BUFGP         |   0.000|
DataOut<1>  |    7.903(R)|CLK_BUFGP         |   0.000|
DataOut<2>  |    7.646(R)|CLK_BUFGP         |   0.000|
DataOut<3>  |    7.899(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+


Analysis completed Fri Dec 01 09:10:53 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 158 MB



