
*** Running vivado
    with args -log red_pitaya_top.rdi -applog -m64 -messageDb vivado.pb -mode batch -source red_pitaya_top.tcl -notrace


****** Vivado v2013.3 (64-bit)
  **** SW Build 329390 on Wed Oct 16 18:37:02 MDT 2013
  **** IP Build 192953 on Wed Oct 16 08:44:02 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: Implementation
WARNING: [Common 17-301] Failed to get a license: Implementation
WARNING: [Vivado 15-19] WARNING: No 'Implementation' license found. This message may be safely ignored if a Vivado WebPACK or device-locked license, common for board kits, will be used during implementation.

INFO: [Common 17-78] Attempting to get a license: Synthesis
WARNING: [Common 17-301] Failed to get a license: Synthesis
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/Vivado/2013.3/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source red_pitaya_top.tcl -notrace
INFO: [Project 1-11] Changing the constrs_type of fileset 'constrs_1' to 'XDC'.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 51 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.3
Loading clock regions from C:/Xilinx/Vivado/2013.3/data\parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2013.3/data\parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2013.3/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2013.3/data\parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from C:/Xilinx/Vivado/2013.3/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Common 17-78] Attempting to get a license: Internal_bitstream
WARNING: [Common 17-301] Failed to get a license: Internal_bitstream
Parsing XDC File [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'i_ps/system_i/system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'i_ps/system_i/system_i/processing_system7_0/inst'
Parsing XDC File [C:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/constrs_1/red_pitaya.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/constrs_1/red_pitaya.xdc:239]
INFO: [Timing 38-2] Deriving generated clocks [C:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/constrs_1/red_pitaya.xdc:239]
Finished Parsing XDC File [C:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/constrs_1/red_pitaya.xdc]
Parsing XDC File [C:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/constrs_1/red_pitaya_top.xdc]
Finished Parsing XDC File [C:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/constrs_1/red_pitaya_top.xdc]
Parsing XDC File [C:/Github/FIR_Filter/red_pitaya/red_pitaya.runs/impl_2/.Xil/Vivado-4400-AGBSma04/dcp/red_pitaya_top.xdc]
Finished Parsing XDC File [C:/Github/FIR_Filter/red_pitaya/red_pitaya.runs/impl_2/.Xil/Vivado-4400-AGBSma04/dcp/red_pitaya_top.xdc]
INFO: [Memdata 28-143] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 18 instances were transformed.
  IOBUF => IOBUF (OBUFT, IBUF): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (OBUFDS, OBUFDS, INV): 2 instances

link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 745.008 ; gain = 559.547
Command: opt_design
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 749.090 ; gain = 4.000

Starting Logic Optimization Task
Logic Optimization | Checksum: 6082ff7f
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: e0ffabc0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.203 . Memory (MB): peak = 749.570 ; gain = 0.480

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: da0b2094

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.327 . Memory (MB): peak = 749.570 ; gain = 0.480

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 79 unconnected nets.
INFO: [Opt 31-11] Eliminated 93 unconnected cells.
Phase 3 Sweep | Checksum: f7cd8925

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.499 . Memory (MB): peak = 749.570 ; gain = 0.480
Ending Logic Optimization Task | Checksum: f7cd8925

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.515 . Memory (MB): peak = 749.570 ; gain = 0.480
Implement Debug Cores | Checksum: 6082ff7f

Starting Power Optimization Task
Ending Power Optimization Task | Checksum: f7cd8925

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 749.570 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 751.652 ; gain = 1.145
Command: place_design
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 754.688 ; gain = 0.000

Phase 1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 28 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 754.688 ; gain = 0.000
Phase 1.1 Mandatory Logic Optimization | Checksum: ff9ba11a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 754.688 ; gain = 0.109

Phase 1.2 Build Super Logic Region (SLR) Database
Phase 1.2 Build Super Logic Region (SLR) Database | Checksum: ff9ba11a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 754.688 ; gain = 0.109

Phase 1.3 Add Constraints
Phase 1.3 Add Constraints | Checksum: ff9ba11a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 754.688 ; gain = 0.109

Phase 1.4 Build Macros
Phase 1.4 Build Macros | Checksum: 11fe12801

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 754.688 ; gain = 0.109

Phase 1.5 Routing Based Site Exclusion
Phase 1.5 Routing Based Site Exclusion | Checksum: 11fe12801

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 754.688 ; gain = 0.109

Phase 1.6 Implementation Feasibility check
WARNING: [Place 30-722] Terminal 'adc_dat_a_i[10]' has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O
WARNING: [Place 30-722] Terminal 'adc_dat_a_i[11]' has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O
WARNING: [Place 30-722] Terminal 'adc_dat_a_i[12]' has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O
WARNING: [Place 30-722] Terminal 'adc_dat_a_i[13]' has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O
WARNING: [Place 30-722] Terminal 'adc_dat_a_i[14]' has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O
WARNING: [Place 30-722] Terminal 'adc_dat_a_i[15]' has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O
WARNING: [Place 30-722] Terminal 'adc_dat_a_i[2]' has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O
WARNING: [Place 30-722] Terminal 'adc_dat_a_i[3]' has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O
WARNING: [Place 30-722] Terminal 'adc_dat_a_i[4]' has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O
WARNING: [Place 30-722] Terminal 'adc_dat_a_i[5]' has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O
WARNING: [Place 30-722] Terminal 'adc_dat_a_i[6]' has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O
WARNING: [Place 30-722] Terminal 'adc_dat_a_i[7]' has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O
WARNING: [Place 30-722] Terminal 'adc_dat_a_i[8]' has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O
WARNING: [Place 30-722] Terminal 'adc_dat_a_i[9]' has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O
WARNING: [Place 30-722] Terminal 'adc_dat_b_i[10]' has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O
WARNING: [Place 30-722] Terminal 'adc_dat_b_i[11]' has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O
WARNING: [Place 30-722] Terminal 'adc_dat_b_i[12]' has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O
WARNING: [Place 30-722] Terminal 'adc_dat_b_i[13]' has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O
WARNING: [Place 30-722] Terminal 'adc_dat_b_i[14]' has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O
WARNING: [Place 30-722] Terminal 'adc_dat_b_i[15]' has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O
WARNING: [Place 30-722] Terminal 'adc_dat_b_i[2]' has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O
WARNING: [Place 30-722] Terminal 'adc_dat_b_i[3]' has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O
WARNING: [Place 30-722] Terminal 'adc_dat_b_i[4]' has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O
WARNING: [Place 30-722] Terminal 'adc_dat_b_i[5]' has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O
WARNING: [Place 30-722] Terminal 'adc_dat_b_i[6]' has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O
WARNING: [Place 30-722] Terminal 'adc_dat_b_i[7]' has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O
WARNING: [Place 30-722] Terminal 'adc_dat_b_i[8]' has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O
WARNING: [Place 30-722] Terminal 'adc_dat_b_i[9]' has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[0] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[16] of IOStandard LVCMOS25
	FIXED_IO_mio[17] of IOStandard LVCMOS25
	FIXED_IO_mio[18] of IOStandard LVCMOS25
	FIXED_IO_mio[19] of IOStandard LVCMOS25
	FIXED_IO_mio[20] of IOStandard LVCMOS25
	FIXED_IO_mio[21] of IOStandard LVCMOS25
	FIXED_IO_mio[22] of IOStandard LVCMOS25
	FIXED_IO_mio[23] of IOStandard LVCMOS25
	FIXED_IO_mio[24] of IOStandard LVCMOS25
	FIXED_IO_mio[25] of IOStandard LVCMOS25
	FIXED_IO_mio[26] of IOStandard LVCMOS25
	FIXED_IO_mio[27] of IOStandard LVCMOS25
	FIXED_IO_mio[28] of IOStandard LVCMOS25
	FIXED_IO_mio[29] of IOStandard LVCMOS25
	FIXED_IO_mio[30] of IOStandard LVCMOS25
	FIXED_IO_mio[31] of IOStandard LVCMOS25
	FIXED_IO_mio[32] of IOStandard LVCMOS25
	FIXED_IO_mio[33] of IOStandard LVCMOS25
	FIXED_IO_mio[34] of IOStandard LVCMOS25
	FIXED_IO_mio[35] of IOStandard LVCMOS25
	FIXED_IO_mio[36] of IOStandard LVCMOS25
	FIXED_IO_mio[37] of IOStandard LVCMOS25
	FIXED_IO_mio[38] of IOStandard LVCMOS25
	FIXED_IO_mio[39] of IOStandard LVCMOS25
	FIXED_IO_mio[40] of IOStandard LVCMOS25
	FIXED_IO_mio[41] of IOStandard LVCMOS25
	FIXED_IO_mio[42] of IOStandard LVCMOS25
	FIXED_IO_mio[43] of IOStandard LVCMOS25
	FIXED_IO_mio[44] of IOStandard LVCMOS25
	FIXED_IO_mio[45] of IOStandard LVCMOS25
	FIXED_IO_mio[46] of IOStandard LVCMOS25
	FIXED_IO_mio[47] of IOStandard LVCMOS25
	FIXED_IO_mio[48] of IOStandard LVCMOS25
	FIXED_IO_mio[49] of IOStandard LVCMOS25
	FIXED_IO_mio[50] of IOStandard LVCMOS25
	FIXED_IO_mio[51] of IOStandard LVCMOS25
	FIXED_IO_mio[52] of IOStandard LVCMOS25
	FIXED_IO_mio[53] of IOStandard LVCMOS25
Phase 1.6 Implementation Feasibility check | Checksum: 11fe12801

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.156 . Memory (MB): peak = 754.688 ; gain = 0.109

Phase 1.7 Pre-Place Cells
Phase 1.7 Pre-Place Cells | Checksum: 11fe12801

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.156 . Memory (MB): peak = 754.688 ; gain = 0.109

Phase 1.8 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.8 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 11fe12801

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.656 . Memory (MB): peak = 754.988 ; gain = 0.410

Phase 1.9 Build Placer Netlist Model

Phase 1.9.1 Place Init Design

Phase 1.9.1.1 Build Clock Data
Phase 1.9.1.1 Build Clock Data | Checksum: 9988cc45

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.796 . Memory (MB): peak = 755.992 ; gain = 1.414
Phase 1.9.1 Place Init Design | Checksum: e1436353

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.812 . Memory (MB): peak = 755.992 ; gain = 1.414
Phase 1.9 Build Placer Netlist Model | Checksum: e1436353

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.812 . Memory (MB): peak = 755.992 ; gain = 1.414

Phase 1.10 Constrain Clocks/Macros

Phase 1.10.1 Constrain Global/Regional Clocks
Phase 1.10.1 Constrain Global/Regional Clocks | Checksum: d297c271

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.827 . Memory (MB): peak = 755.992 ; gain = 1.414
Phase 1.10 Constrain Clocks/Macros | Checksum: d297c271

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.827 . Memory (MB): peak = 755.992 ; gain = 1.414
Phase 1 Placer Initialization | Checksum: d297c271

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.827 . Memory (MB): peak = 755.992 ; gain = 1.414

Phase 2 Global Placement

Phase 2.1 Run Budgeter
Phase 2.1 Run Budgeter | Checksum: 12539ed97

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 757.926 ; gain = 3.348
Phase 2 Global Placement | Checksum: 83ebf3e5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 757.926 ; gain = 3.348

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 83ebf3e5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 757.926 ; gain = 3.348

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 3fe352a3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 757.926 ; gain = 3.348

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 94512169

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 757.926 ; gain = 3.348

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: 104d582e7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 757.926 ; gain = 3.348

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: 108b24cad

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 758.285 ; gain = 3.707

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 108b24cad

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 758.285 ; gain = 3.707
Phase 3 Detail Placement | Checksum: 108b24cad

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 758.285 ; gain = 3.707

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Placement Timing Optimization

Phase 4.1.1 Restore Best Placement
Phase 4.1.1 Restore Best Placement | Checksum: 949cdc40

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 768.211 ; gain = 13.633
Phase 4.1 Post Placement Timing Optimization | Checksum: 949cdc40

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 768.211 ; gain = 13.633

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 949cdc40

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 768.211 ; gain = 13.633

Phase 4.3 Placer Reporting

Phase 4.3.1 Congestion Reporting
Phase 4.3.1 Congestion Reporting | Checksum: 949cdc40

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 768.211 ; gain = 13.633

Phase 4.3.2 Dump Critical Paths 
Phase 4.3.2 Dump Critical Paths  | Checksum: 949cdc40

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 768.211 ; gain = 13.633

Phase 4.3.3 Restore STA
Phase 4.3.3 Restore STA | Checksum: 949cdc40

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 768.211 ; gain = 13.633

Phase 4.3.4 Print Final WNS
INFO: [Place 30-100] Post Placement Timing Summary | WNS=0.632  | TNS=0.000  |

Phase 4.3.4 Print Final WNS | Checksum: 949cdc40

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 768.211 ; gain = 13.633
Phase 4.3 Placer Reporting | Checksum: 949cdc40

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 768.211 ; gain = 13.633

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 8977b7cd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 768.211 ; gain = 13.633
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 8977b7cd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 768.211 ; gain = 13.633
Ending Placer Task | Checksum: 108cc85df

Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 768.211 ; gain = 13.633
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-163] DEBUG : Generate clock report | CPU: 0 secs 

report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 775.094 ; gain = 0.000
INFO: [Designutils 20-134] DEBUG : Generate Control Sets report | CPU: 0 secs 
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.156 . Memory (MB): peak = 775.094 ; gain = 0.000
Command: route_design
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 29 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design

Phase 1.1 Build Netlist & NodeGraph (MT)
Phase 1.1 Build Netlist & NodeGraph (MT) | Checksum: 1177826c1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 854.547 ; gain = 79.453
Phase 1 Build RT Design | Checksum: f5b555a0

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 854.547 ; gain = 79.453

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f5b555a0

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 854.547 ; gain = 79.453

Phase 2.2 Restore Routing
Phase 2.2 Restore Routing | Checksum: f5b555a0

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 856.633 ; gain = 81.539

Phase 2.3 Special Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Special Net Routing | Checksum: 73159861

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 864.195 ; gain = 89.102

Phase 2.4 Local Clock Net Routing
Phase 2.4 Local Clock Net Routing | Checksum: bbca7c5c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 864.195 ; gain = 89.102

Phase 2.5 Update Timing

Phase 2.5.1 Update timing with NCN CRPR

Phase 2.5.1.1 Hold Budgeting
Phase 2.5.1.1 Hold Budgeting | Checksum: bbca7c5c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 864.195 ; gain = 89.102
Phase 2.5.1 Update timing with NCN CRPR | Checksum: bbca7c5c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 864.195 ; gain = 89.102
Phase 2.5 Update Timing | Checksum: bbca7c5c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 864.195 ; gain = 89.102
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.614  | TNS=0      | WHS=-0.225 | THS=-5.17  |


Phase 2.6 Budgeting
Phase 2.6 Budgeting | Checksum: bbca7c5c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 864.195 ; gain = 89.102
Phase 2 Router Initialization | Checksum: bbca7c5c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 864.195 ; gain = 89.102

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: fc549b3e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 864.203 ; gain = 89.109

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Remove Overlaps
 Number of Nodes with overlaps = 128
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 4.1.1 Remove Overlaps | Checksum: c215b46b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 864.215 ; gain = 89.121

Phase 4.1.2 Update Timing
Phase 4.1.2 Update Timing | Checksum: c215b46b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 864.215 ; gain = 89.121
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.224  | TNS=0      | WHS=N/A    | THS=N/A    |


Phase 4.1.3 collectNewHoldAndFix
Phase 4.1.3 collectNewHoldAndFix | Checksum: 769e24e2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 864.215 ; gain = 89.121
Phase 4.1 Global Iteration 0 | Checksum: 769e24e2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 864.215 ; gain = 89.121
Phase 4 Rip-up And Reroute | Checksum: 769e24e2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 864.215 ; gain = 89.121

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 769e24e2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 864.215 ; gain = 89.121
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.224  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 769e24e2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 864.215 ; gain = 89.121

Phase 6 Post Hold Fix

Phase 6.1 Full Hold Analysis

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 769e24e2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 864.215 ; gain = 89.121
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.224  | TNS=0      | WHS=0.00737| THS=0      |

Phase 6.1 Full Hold Analysis | Checksum: 769e24e2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 864.215 ; gain = 89.121
Phase 6 Post Hold Fix | Checksum: 769e24e2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 864.215 ; gain = 89.121

Router Utilization Summary
  Global Vertical Wire Utilization    = 0.491273 %
  Global Horizontal Wire Utilization  = 0.668658 %
  Total Num Pips                      = 12304
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 7 Verifying routed nets

 Verification completed successfully
Phase 7 Verifying routed nets | Checksum: 769e24e2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 866.066 ; gain = 90.973

Phase 8 Depositing Routes
Phase 8 Depositing Routes | Checksum: 23a143b7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 866.066 ; gain = 90.973

Phase 9 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.225  | TNS=0.000  | WHS=0.009  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 9 Post Router Timing | Checksum: 23a143b7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 866.066 ; gain = 90.973
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 23a143b7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 866.066 ; gain = 90.973

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 866.066 ; gain = 90.973
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 866.066 ; gain = 90.973
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Github/FIR_Filter/red_pitaya/red_pitaya.runs/impl_2/red_pitaya_top_drc_routed.rpt.
INFO: [Power 33-23] Creating Default Power Bel for instance i_DNA
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-218] MMCM/PLL RST static_probability should be either 0 or 1, power analysis is using 0 by default.
Use 'set_switching_activity -static_probability 1 -signal_rate 0 [get_nets i_analog/RESET0]'  to set the static_probabiblity to '1'  if desired.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.187 . Memory (MB): peak = 866.066 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Nov 07 11:03:10 2016...
