{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1611137474544 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1611137474552 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 20 12:11:14 2021 " "Processing started: Wed Jan 20 12:11:14 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1611137474552 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1611137474552 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Memory_driver -c testbench --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Memory_driver -c testbench --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1611137474553 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1611137475342 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1611137475342 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "button.v " "Can't analyze file -- file button.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1611137494125 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shift_register.v(45) " "Verilog HDL information at shift_register.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "shift_register.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/5.Memory_driver/shift_register.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1611137494132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_register " "Found entity 1: shift_register" {  } { { "shift_register.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/5.Memory_driver/shift_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611137494138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1611137494138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_driver " "Found entity 1: memory_driver" {  } { { "memory_driver.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/5.Memory_driver/memory_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611137494141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1611137494141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/5.Memory_driver/testbench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611137494143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1611137494143 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "button_counter memory_driver.v(29) " "Verilog HDL Implicit Net warning at memory_driver.v(29): created implicit net for \"button_counter\"" {  } { { "memory_driver.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/5.Memory_driver/memory_driver.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1611137494143 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testbench " "Elaborating entity \"testbench\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1611137494512 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "testbench.v(44) " "Verilog HDL warning at testbench.v(44): ignoring unsupported system task" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/5.Memory_driver/testbench.v" 44 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1611137494518 "|testbench"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk testbench.v(56) " "Verilog HDL warning at testbench.v(56): assignments to clk create a combinational loop" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/5.Memory_driver/testbench.v" 56 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1611137494518 "|testbench"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "testbench.v(100) " "Verilog HDL warning at testbench.v(100): ignoring unsupported system task" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/5.Memory_driver/testbench.v" 100 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1611137494518 "|testbench"}
{ "Warning" "WSGN_SEARCH_FILE" "button_counter.v 1 1 " "Using design file button_counter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 button_counter " "Found entity 1: button_counter" {  } { { "button_counter.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/5.Memory_driver/button_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611137494537 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1611137494537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_counter button_counter:dut_1 " "Elaborating entity \"button_counter\" for hierarchy \"button_counter:dut_1\"" {  } { { "testbench.v" "dut_1" { Text "/home/mtodorov/Documents/Internship_exercises/5.Memory_driver/testbench.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1611137494538 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 button_counter.v(50) " "Verilog HDL assignment warning at button_counter.v(50): truncated value with size 32 to match size of target (8)" {  } { { "button_counter.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/5.Memory_driver/button_counter.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1611137494539 "|testbench|button_counter:dut_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_driver memory_driver:dut_2 " "Elaborating entity \"memory_driver\" for hierarchy \"memory_driver:dut_2\"" {  } { { "testbench.v" "dut_2" { Text "/home/mtodorov/Documents/Internship_exercises/5.Memory_driver/testbench.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1611137494541 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 memory_driver.v(36) " "Verilog HDL assignment warning at memory_driver.v(36): truncated value with size 7 to match size of target (4)" {  } { { "memory_driver.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/5.Memory_driver/memory_driver.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1611137494545 "|testbench|memory_driver:dut_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 memory_driver.v(97) " "Verilog HDL assignment warning at memory_driver.v(97): truncated value with size 32 to match size of target (6)" {  } { { "memory_driver.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/5.Memory_driver/memory_driver.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1611137494546 "|testbench|memory_driver:dut_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 memory_driver.v(108) " "Verilog HDL assignment warning at memory_driver.v(108): truncated value with size 32 to match size of target (6)" {  } { { "memory_driver.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/5.Memory_driver/memory_driver.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1611137494547 "|testbench|memory_driver:dut_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 memory_driver.v(136) " "Verilog HDL assignment warning at memory_driver.v(136): truncated value with size 32 to match size of target (4)" {  } { { "memory_driver.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/5.Memory_driver/memory_driver.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1611137494547 "|testbench|memory_driver:dut_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 memory_driver.v(147) " "Verilog HDL assignment warning at memory_driver.v(147): truncated value with size 32 to match size of target (4)" {  } { { "memory_driver.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/5.Memory_driver/memory_driver.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1611137494548 "|testbench|memory_driver:dut_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register memory_driver:dut_2\|shift_register:shift_reg " "Elaborating entity \"shift_register\" for hierarchy \"memory_driver:dut_2\|shift_register:shift_reg\"" {  } { { "memory_driver.v" "shift_reg" { Text "/home/mtodorov/Documents/Internship_exercises/5.Memory_driver/memory_driver.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1611137494656 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 shift_register.v(55) " "Verilog HDL assignment warning at shift_register.v(55): truncated value with size 32 to match size of target (2)" {  } { { "shift_register.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/5.Memory_driver/shift_register.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1611137494664 "|testbench|memory_driver:dut_2|shift_register:shift_reg"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "shift_register.v(59) " "Verilog HDL Case Statement warning at shift_register.v(59): case item expression never matches the case expression" {  } { { "shift_register.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/5.Memory_driver/shift_register.v" 59 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1611137494664 "|testbench|memory_driver:dut_2|shift_register:shift_reg"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "shift_register.v(64) " "Verilog HDL Case Statement warning at shift_register.v(64): case item expression never matches the case expression" {  } { { "shift_register.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/5.Memory_driver/shift_register.v" 64 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1611137494664 "|testbench|memory_driver:dut_2|shift_register:shift_reg"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "shift_register.v(69) " "Verilog HDL Case Statement warning at shift_register.v(69): case item expression never matches the case expression" {  } { { "shift_register.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/5.Memory_driver/shift_register.v" 69 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1611137494664 "|testbench|memory_driver:dut_2|shift_register:shift_reg"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "testbench.v" "clk" { Text "/home/mtodorov/Documents/Internship_exercises/5.Memory_driver/testbench.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1611137494831 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1611137494831 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1611137495254 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1375 " "Peak virtual memory: 1375 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1611137495479 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 20 12:11:35 2021 " "Processing ended: Wed Jan 20 12:11:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1611137495479 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1611137495479 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1611137495479 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1611137495479 ""}
