<module name="ECAP_0" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="PWMSS_ECAP_TSCNT" acronym="PWMSS_ECAP_TSCNT" offset="0x0" width="32" description="">
    <bitfield id="TSCNT" width="32" begin="31" end="0" resetval="0x0" description="Active 32 bit-counter register that is used as the capture time-base" range="" rwaccess="RW"/>
  </register>
  <register id="PWMSS_ECAP_CNTPHS" acronym="PWMSS_ECAP_CNTPHS" offset="0x4" width="32" description="">
    <bitfield id="CNTPHS" width="32" begin="31" end="0" resetval="0x0" description="Counter phase value register that can be programmed for phase lag/lead. This register shadows TSCNT and is loaded into" range="" rwaccess="RW"/>
  </register>
  <register id="PWMSS_ECAP_CAP1" acronym="PWMSS_ECAP_CAP1" offset="0x8" width="32" description="">
    <bitfield id="CAP1" width="32" begin="31" end="0" resetval="0x0" description="This register can be loaded (written) by the following." range="" rwaccess="RW"/>
  </register>
  <register id="PWMSS_ECAP_CAP2" acronym="PWMSS_ECAP_CAP2" offset="0xC" width="32" description="">
    <bitfield id="CAP2" width="32" begin="31" end="0" resetval="0x0" description="This register can be loaded (written) by the following." range="" rwaccess="RW"/>
  </register>
  <register id="PWMSS_ECAP_CAP3" acronym="PWMSS_ECAP_CAP3" offset="0x10" width="32" description="">
    <bitfield id="CAP3" width="32" begin="31" end="0" resetval="0x0" description="In CMP mode, this is a time-stamp capture register. In APWM mode, this is the period shadow (APRD) register. User SW updates the PWM period value through this register. In this mode, CAP3 shadows CAP1." range="" rwaccess="RW"/>
  </register>
  <register id="PWMSS_ECAP_CAP4" acronym="PWMSS_ECAP_CAP4" offset="0x14" width="32" description="">
    <bitfield id="CAP4" width="32" begin="31" end="0" resetval="0x0" description="In CMP mode, this is a time-stamp capture register. In APWM mode, this is the compare shadow (ACMP) register. User SW updates the PWM compare value through this register. In this mode, CAP4 shadows CAP2." range="" rwaccess="RW"/>
  </register>
  <register id="PWMSS_ECAP_ECCTL1" acronym="PWMSS_ECAP_ECCTL1" offset="0x28" width="16" description="">
    <bitfield id="FREE_SOFT" width="2" begin="15" end="14" resetval="0x0" description="Emulation Control" range="" rwaccess="RW"/>
    <bitfield id="EVTFLTPS" width="5" begin="13" end="9" resetval="0x0" description="Event Filter prescale select:" range="" rwaccess="RW"/>
    <bitfield id="CAPLDEN" width="1" begin="8" end="8" resetval="0x0" description="Enable Loading of" range="" rwaccess="RW"/>
    <bitfield id="CTRRST4" width="1" begin="7" end="7" resetval="0x0" description="Counter Reset on Capture Event 4" range="" rwaccess="RW"/>
    <bitfield id="CAP4POL" width="1" begin="6" end="6" resetval="0x0" description="Capture Event 4 Polarity select" range="" rwaccess="RW"/>
    <bitfield id="CTRRST3" width="1" begin="5" end="5" resetval="0x0" description="Counter Reset on Capture Event 3" range="" rwaccess="RW"/>
    <bitfield id="CAP3POL" width="1" begin="4" end="4" resetval="0x0" description="Capture Event 3 Polarity select" range="" rwaccess="RW"/>
    <bitfield id="CTRRST2" width="1" begin="3" end="3" resetval="0x0" description="Counter Reset on Capture Event 2" range="" rwaccess="RW"/>
    <bitfield id="CAP2POL" width="1" begin="2" end="2" resetval="0x0" description="Capture Event 2 Polarity select" range="" rwaccess="RW"/>
    <bitfield id="CTRRST1" width="1" begin="1" end="1" resetval="0x0" description="Counter Reset on Capture Event 1" range="" rwaccess="RW"/>
    <bitfield id="CAP1POL" width="1" begin="0" end="0" resetval="0x0" description="Capture Event 1 Polarity select" range="" rwaccess="RW"/>
  </register>
  <register id="PWMSS_ECAP_ECCTL2" acronym="PWMSS_ECAP_ECCTL2" offset="0x2A" width="16" description="">
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="APWMPOL" width="1" begin="10" end="10" resetval="0x0" description="APWM output polarity select. This is applicable only in APWM operating mode 0h = Output is active high (Compare value defines high time) 1h = Output is active low (Compare value defines low time)" range="" rwaccess="RW"/>
    <bitfield id="CAPAPWM" width="1" begin="9" end="9" resetval="0x0" description="CAP/APWM operating mode select 0h = ECAP module operates in capture mode. This mode forces the following configuration. 1. Inhibits TSCNT resets via TSCNT = PRD event. 2. Inhibits shadow loads on PWMSS_ECAP_CAP1 and PWMSS_ECAP_CAP2 registers. 3. Permits user to enable PWMSS_ECAP_CAP1- PWMSS_ECAP_CAP4 register load. (d) ECAP input / APWM output pin operates as a capture input." range="" rwaccess="RW"/>
    <bitfield id="SWSYNC" width="1" begin="8" end="8" resetval="0x0" description="Software-forced Counter (TSCNT) Synchronizing. This provides a convenient software method to synchronize some or all ECAP time bases. In APWM mode, the synchronizing can also be done via the TSCNT = PRD event. Note: Selection TSCNT = PRD is meaningful only in APWM mode. However, you can choose it in CAP mode if you find doing so useful." range="" rwaccess="RW"/>
    <bitfield id="SYNCO_SEL" width="2" begin="7" end="6" resetval="0x0" description="Sync-Out Select" range="" rwaccess="RW"/>
    <bitfield id="SYNCI_EN" width="1" begin="5" end="5" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="TSCNTSTP" width="1" begin="4" end="4" resetval="0x0" description="Time Stamp (TSCNT) Counter Stop (freeze) Control 0h = TSCNT stopped 1h = TSCNT free-running" range="" rwaccess="RW"/>
    <bitfield id="REARMRESET" width="1" begin="3" end="3" resetval="0x0" description="One-Shot Re-Arming Control, that is, wait for stop trigger. Note: The re-arm function is valid in one shot or continuous mode. 0h = Has no effect (reading always returns a 0) 1h = Arms the one-shot sequence as follows: 1) Resets the Mod4 counter to zero. 2) Unfreezes the Mod4 counter. 3) Enables capture register loads." range="" rwaccess="RW"/>
    <bitfield id="STOPVALUE" width="2" begin="2" end="1" resetval="0x3" description="Stop value for one-shot mode. This is the number (between 1 and 4) of captures allowed to occur before the CAP (1 through 4) registers are frozen, that is, capture sequence is stopped. Wrap value for continuous mode. This is the number (between 1 and 4) of the capture register in which the circular buffer wraps around and starts again. Notes: STOPVALUE is compared to Mod4 counter and, when equal, the following two actions occur. (1) Mod4 counter is stopped (frozen). (2) Capture register loads are inhibited. In one-shot mode, further interrupt events are blocked until re-armed. 0h = Stop after Capture Event 1 in one-shot mode. Wrap after Capture Event 1 in continuous mode. 1h = Stop after Capture Event 2 in one-shot mode. Wrap after Capture Event 2 in continuous mode. 2h = Stop after Capture Event 3 in one-shot mode. Wrap after Capture Event 3 in continuous mode. 3h = Stop after Capture Event 4 in one-shot mode. Wrap after Capture Event 4 in continuous mode." range="" rwaccess="RW"/>
    <bitfield id="CONTONESHT" width="1" begin="0" end="0" resetval="0x0" description="Continuous or one-shot mode control (applicable only in capture mode) 0h = Operate in continuous mode 1h = Operate in one-shot mode" range="" rwaccess="RW"/>
  </register>
  <register id="PWMSS_ECAP_ECEINT" acronym="PWMSS_ECAP_ECEINT" offset="0x2C" width="16" description="">
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMPEQ" width="1" begin="7" end="7" resetval="0x0" description="Counter Equal Compare Interrupt Enable. 0h = Disable Compare Equal as an Interrupt source. 1h = Enable Compare Equal as an Interrupt source." range="" rwaccess="RW"/>
    <bitfield id="PRDEQ" width="1" begin="6" end="6" resetval="0x0" description="Counter Equal Period Interrupt Enable. 0h = Disable Period Equal as an Interrupt source. 1h = Enable Period Equal as an Interrupt source." range="" rwaccess="RW"/>
    <bitfield id="CNTOVF" width="1" begin="5" end="5" resetval="0x0" description="Counter Overflow Interrupt Enable. 0h = Disable counter Overflow as an Interrupt source. 1h = Enable counter Overflow as an Interrupt source." range="" rwaccess="RW"/>
    <bitfield id="CEVT4" width="1" begin="4" end="4" resetval="0x0" description="Capture Event 4 Interrupt Enable. 0h = Disable Capture Event 4 as an Interrupt source. 1h = Enable Capture Event 4 as an Interrupt source." range="" rwaccess="RW"/>
    <bitfield id="CEVT3" width="1" begin="3" end="3" resetval="0x0" description="Capture Event 3 Interrupt Enable. 0h = Disable Capture Event 3 as an Interrupt source. 1h = Enable Capture Event 3 as an Interrupt source." range="" rwaccess="RW"/>
    <bitfield id="CEVT2" width="1" begin="2" end="2" resetval="0x0" description="Capture Event 2 Interrupt Enable. 0h = Disable Capture Event 2 as an Interrupt source. 1h = Enable Capture Event 2 as an Interrupt source." range="" rwaccess="RW"/>
    <bitfield id="CEVT1" width="1" begin="1" end="1" resetval="0x0" description="Capture Event 1 Interrupt Enable . 0h = Disable Capture Event 1 as an Interrupt source. 1h = Enable Capture Event 1 as an Interrupt source." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="PWMSS_ECAP_ECFLG" acronym="PWMSS_ECAP_ECFLG" offset="0x2E" width="16" description="">
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMPEQ" width="1" begin="7" end="7" resetval="0x0" description="Compare Equal Compare Status Flag. This flag is only active in APWM mode. 0h = Indicates no event occurred 1h = Indicates the counter (TSCNT) reached the compare register value (ACMP)" range="" rwaccess="R"/>
    <bitfield id="PRDEQ" width="1" begin="6" end="6" resetval="0x0" description="Counter Equal Period Status Flag. This flag is only active in APWM mode. 0h = Indicates no event occurred 1h = Indicates the counter (TSCNT) reached the period register value (APRD) and was reset." range="" rwaccess="R"/>
    <bitfield id="CNTOVF" width="1" begin="5" end="5" resetval="0x0" description="Counter Overflow Status Flag. This flag is active in CAP and APWM mode. 0h = Indicates no event occurred. 1h = Indicates the counter (TSCNT) has made the transition from FFFF FFFFh to 0000 0000h" range="" rwaccess="R"/>
    <bitfield id="CEVT4" width="1" begin="4" end="4" resetval="0x0" description="Capture Event 4 Status Flag This flag is only active in CAP mode. 0h = Indicates no event occurred 1h = Indicates the fourth event occurred at ECAPn pin" range="" rwaccess="R"/>
    <bitfield id="CEVT3" width="1" begin="3" end="3" resetval="0x0" description="Capture Event 3 Status Flag. This flag is active only in CAP mode. 0h = Indicates no event occurred. 1h = Indicates the third event occurred at ECAPn pin." range="" rwaccess="R"/>
    <bitfield id="CEVT2" width="1" begin="2" end="2" resetval="0x0" description="Capture Event 2 Status Flag. This flag is only active in CAP mode. 0h = Indicates no event occurred. 1h = Indicates the second event occurred at ECAPn pin." range="" rwaccess="R"/>
    <bitfield id="CEVT1" width="1" begin="1" end="1" resetval="0x0" description="Capture Event 1 Status Flag. This flag is only active in CAP mode. 0h = Indicates no event occurred. 1h = Indicates the first event occurred at ECAPn pin." range="" rwaccess="R"/>
    <bitfield id="INT" width="1" begin="0" end="0" resetval="0x0" description="Global Interrupt Status Flag 0h = Indicates no interrupt generated. 1h = Indicates that an interrupt was generated." range="" rwaccess="R"/>
  </register>
  <register id="PWMSS_ECAP_ECCLR" acronym="PWMSS_ECAP_ECCLR" offset="0x30" width="16" description="">
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMPEQ" width="1" begin="7" end="7" resetval="0x0" description="Counter Equal Compare Status Flag 0h = Writing a 0 has no effect. Always reads back a 0 1h = Writing a 1 clears the TSCNT=CMP flag condition" range="" rwaccess="RW"/>
    <bitfield id="PRDEQ" width="1" begin="6" end="6" resetval="0x0" description="Counter Equal Period Status Flag 0h = Writing a 0 has no effect. Always reads back a 0 1h = Writing a 1 clears the TSCNT=PRD flag condition" range="" rwaccess="RW"/>
    <bitfield id="CNTOVF" width="1" begin="5" end="5" resetval="0x0" description="Counter Overflow Status Flag 0h = Writing a 0 has no effect. Always reads back a 0 1h = Writing a 1 clears the CNTOVF flag condition" range="" rwaccess="RW"/>
    <bitfield id="CEVT4" width="1" begin="4" end="4" resetval="0x0" description="Capture Event 4 Status Flag 0h = Writing a 0 has no effect. Always reads back a 0. 1h = Writing a 1 clears the CEVT3 flag condition." range="" rwaccess="RW"/>
    <bitfield id="CEVT3" width="1" begin="3" end="3" resetval="0x0" description="Capture Event 3 Status Flag 0h = Writing a 0 has no effect. Always reads back a 0. 1h = Writing a 1 clears the CEVT3 flag condition." range="" rwaccess="RW"/>
    <bitfield id="CEVT2" width="1" begin="2" end="2" resetval="0x0" description="Capture Event 2 Status Flag 0h = Writing a 0 has no effect. Always reads back a 0. 1h = Writing a 1 clears the CEVT2 flag condition." range="" rwaccess="RW"/>
    <bitfield id="CEVT1" width="1" begin="1" end="1" resetval="0x0" description="Capture Event 1 Status Flag 0h = Writing a 0 has no effect. Always reads back a 0. 1h = Writing a 1 clears the CEVT1 flag condition." range="" rwaccess="RW"/>
    <bitfield id="INT" width="1" begin="0" end="0" resetval="0x0" description="Global Interrupt Clear Flag 0h = Writing a 0 has no effect. Always reads back a 0. 1h = Writing a 1 clears the INT flag and enable further interrupts to be generated if any of the event flags are set to 1." range="" rwaccess="RW"/>
  </register>
  <register id="PWMSS_ECAP_ECFRC" acronym="PWMSS_ECAP_ECFRC" offset="0x32" width="16" description="">
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CMPEQ" width="1" begin="7" end="7" resetval="0x0" description="Force Counter Equal Compare Interrupt 0h = No effect. Always reads back a 0. 1h = Writing a 1 sets the TSCNT=CMP flag bit." range="" rwaccess="RW"/>
    <bitfield id="PRDEQ" width="1" begin="6" end="6" resetval="0x0" description="Force Counter Equal Period Interrupt 0h = No effect. Always reads back a 0. 1h = Writing a 1 sets the TSCNT=PRD flag bit." range="" rwaccess="RW"/>
    <bitfield id="CNTOVF" width="1" begin="5" end="5" resetval="0x0" description="Force Counter Overflow 0h = No effect. Always reads back a 0. 1h = Writing a 1 to this bit sets the CNTOVF flag bit." range="" rwaccess="RW"/>
    <bitfield id="CEVT4" width="1" begin="4" end="4" resetval="0x0" description="Force Capture Event 4 0h = No effect. Always reads back a 0. 1h = Writing a 1 sets the CEVT4 flag bit" range="" rwaccess="RW"/>
    <bitfield id="CEVT3" width="1" begin="3" end="3" resetval="0x0" description="Force Capture Event 3 0h = No effect. Always reads back a 0. 1h = Writing a 1 sets the CEVT3 flag bit" range="" rwaccess="RW"/>
    <bitfield id="CEVT2" width="1" begin="2" end="2" resetval="0x0" description="Force Capture Event 2 0h = No effect. Always reads back a 0. 1h = Writing a 1 sets the CEVT2 flag bit." range="" rwaccess="RW"/>
    <bitfield id="CEVT1" width="1" begin="1" end="1" resetval="0x0" description="Force Capture Event 1 0h = No effect. Always reads back a 0. 1h = Writing a 1 sets the CEVT1 flag bit." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="PWMSS_ECAP_PID" acronym="PWMSS_ECAP_PID" offset="0x5C" width="32" description="">
    <bitfield id="REVISION" width="32" begin="31" end="0" resetval="0x44D2 2100" description="TI internal data. Identifies revision of peripheral." range="" rwaccess="R"/>
  </register>
</module>
