0 1 2 the
1 2 3 following
2 3 4 description
3 4 5 ,
4 5 6 it
5 6 7 is
6 7 10 the
7 8 11 memory
8 9 12 cell
9 10 13 transistors
10 11 9 that
11 12 8 assumed
12 13 14 mt
13 14 15 and
14 15 16 cell
15 16 1 in
16 17 17 selector
17 18 18 transistors
18 19 19 are
19 20 20 p-channel
20 21 21 mos
21 22 22 transistors
22 23 23 . 2.25533220815
23
0 24 2 the
24 25 3 following
25 26 4 description
26 27 5 ,
27 28 6 it
28 29 7 is
29 30 10 the
30 31 11 memory
31 32 12 cell
32 33 13 transistors
33 34 9 that
34 35 8 assumed
35 36 14 mt
36 37 15 and
37 38 1 in
38 39 16 cell
39 40 17 selector
40 41 18 transistors
41 42 19 are
42 43 20 p-channel
43 44 21 mos
44 45 22 transistors
45 46 23 . 2.74084002392
46
0 47 2 the
47 48 3 following
48 49 4 description
49 50 5 ,
50 51 6 it
51 52 7 is
52 53 10 the
53 54 11 memory
54 55 12 cell
55 56 13 transistors
56 57 14 mt
57 58 9 that
58 59 8 assumed
59 60 15 and
60 61 16 cell
61 62 1 in
62 63 17 selector
63 64 18 transistors
64 65 19 are
65 66 20 p-channel
66 67 21 mos
67 68 22 transistors
68 69 23 . 3.21084365317
69
0 70 2 the
70 71 3 following
71 72 4 description
72 73 5 ,
73 74 6 it
74 75 7 is
75 76 10 the
76 77 11 memory
77 78 12 cell
78 79 13 transistors
79 80 14 mt
80 81 9 that
81 82 8 assumed
82 83 15 and
83 84 1 in
84 85 16 cell
85 86 17 selector
86 87 18 transistors
87 88 19 are
88 89 20 p-channel
89 90 21 mos
90 91 22 transistors
91 92 23 . 3.97298370522
92
0 93 2 the
93 94 3 following
94 95 4 description
95 96 5 ,
96 97 6 it
97 98 7 is
98 99 10 the
99 100 11 memory
100 101 12 cell
101 102 13 transistors
102 103 9 that
103 104 8 assumed
104 105 14 mt
105 106 1 in
106 107 15 and
107 108 16 cell
108 109 17 selector
109 110 18 transistors
110 111 19 are
111 112 20 p-channel
112 113 21 mos
113 114 22 transistors
114 115 23 . 2.23001440016
115
0 116 2 the
116 117 3 following
117 118 4 description
118 119 5 ,
119 120 6 it
120 121 7 is
121 122 10 the
122 123 11 memory
123 124 12 cell
124 125 13 transistors
125 126 14 mt
126 127 9 that
127 128 8 assumed
128 129 1 in
129 130 15 and
130 131 16 cell
131 132 17 selector
132 133 18 transistors
133 134 19 are
134 135 20 p-channel
135 136 21 mos
136 137 22 transistors
137 138 23 . 2.48490664979
138
0 139 2 the
139 140 3 following
140 141 4 description
141 142 5 ,
142 143 6 it
143 144 7 is
144 145 10 the
145 146 11 memory
146 147 12 cell
147 148 13 transistors
148 149 9 that
149 150 8 assumed
150 151 14 mt
151 152 15 and
152 153 16 cell
153 154 17 selector
154 155 18 transistors
155 156 1 in
156 157 19 are
157 158 20 p-channel
158 159 21 mos
159 160 22 transistors
160 161 23 . 1.05135940382
161
0 162 2 the
162 163 3 following
163 164 4 description
164 165 5 ,
165 166 6 it
166 167 7 is
167 168 10 the
168 169 11 memory
169 170 12 cell
170 171 13 transistors
171 172 14 mt
172 173 9 that
173 174 8 assumed
174 175 15 and
175 176 16 cell
176 177 17 selector
177 178 18 transistors
178 179 1 in
179 180 19 are
180 181 20 p-channel
181 182 21 mos
182 183 22 transistors
183 184 23 . 1.74450658438
184
0 185 2 the
185 186 3 following
186 187 4 description
187 188 5 ,
188 189 6 it
189 190 7 is
190 191 10 the
191 192 11 memory
192 193 12 cell
193 194 13 transistors
194 195 9 that
195 196 8 assumed
196 197 1 in
197 198 14 mt
198 199 15 and
199 200 16 cell
200 201 17 selector
201 202 18 transistors
202 203 19 are
203 204 20 p-channel
204 205 21 mos
205 206 22 transistors
206 207 23 . 4.12713438504
207
0 208 2 the
208 209 3 following
209 210 4 description
210 211 5 ,
211 212 6 it
212 213 7 is
213 214 10 the
214 215 11 memory
215 216 12 cell
216 217 13 transistors
217 218 14 mt
218 219 15 and
219 220 9 that
220 221 8 assumed
221 222 16 cell
222 223 1 in
223 224 17 selector
224 225 18 transistors
225 226 19 are
226 227 20 p-channel
227 228 21 mos
228 229 22 transistors
229 230 23 . 3.21084365317
230
