{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698140163393 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698140163393 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 24 12:36:03 2023 " "Processing started: Tue Oct 24 12:36:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698140163393 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698140163393 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off march -c march " "Command: quartus_map --read_settings_files=on --write_settings_files=off march -c march" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698140163393 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698140163496 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698140163496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/a_440Hz.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/a_440Hz.sv" { { "Info" "ISGN_ENTITY_NAME" "1 a_440Hz " "Found entity 1: a_440Hz" {  } { { "src/a_440Hz.sv" "" { Text "/home/k-105-01/workspace/march/src/a_440Hz.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698140167813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698140167813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cH_523Hz.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/cH_523Hz.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cH_523Hz " "Found entity 1: cH_523Hz" {  } { { "src/cH_523Hz.sv" "" { Text "/home/k-105-01/workspace/march/src/cH_523Hz.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698140167814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698140167814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/eH_659Hz.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/eH_659Hz.sv" { { "Info" "ISGN_ENTITY_NAME" "1 eH_659Hz " "Found entity 1: eH_659Hz" {  } { { "src/eH_659Hz.sv" "" { Text "/home/k-105-01/workspace/march/src/eH_659Hz.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698140167814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698140167814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/f_349Hz.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/f_349Hz.sv" { { "Info" "ISGN_ENTITY_NAME" "1 f_349Hz " "Found entity 1: f_349Hz" {  } { { "src/f_349Hz.sv" "" { Text "/home/k-105-01/workspace/march/src/f_349Hz.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698140167815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698140167815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fH_698Hz.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/fH_698Hz.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fH_698Hz " "Found entity 1: fH_698Hz" {  } { { "src/fH_698Hz.sv" "" { Text "/home/k-105-01/workspace/march/src/fH_698Hz.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698140167815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698140167815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/gS_415Hz.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/gS_415Hz.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gS_415Hz " "Found entity 1: gS_415Hz" {  } { { "src/gS_415Hz.sv" "" { Text "/home/k-105-01/workspace/march/src/gS_415Hz.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698140167815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698140167815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/song_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/song_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 song_top " "Found entity 1: song_top" {  } { { "src/song_top.sv" "" { Text "/home/k-105-01/workspace/march/src/song_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698140167816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698140167816 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_play song_top.sv(15) " "Verilog HDL Implicit Net warning at song_top.sv(15): created implicit net for \"w_play\"" {  } { { "src/song_top.sv" "" { Text "/home/k-105-01/workspace/march/src/song_top.sv" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698140167816 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "song_top " "Elaborating entity \"song_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698140167842 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 song_top.sv(62) " "Verilog HDL assignment warning at song_top.sv(62): truncated value with size 32 to match size of target (26)" {  } { { "src/song_top.sv" "" { Text "/home/k-105-01/workspace/march/src/song_top.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698140167843 "|song_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 song_top.sv(337) " "Verilog HDL assignment warning at song_top.sv(337): truncated value with size 32 to match size of target (1)" {  } { { "src/song_top.sv" "" { Text "/home/k-105-01/workspace/march/src/song_top.sv" 337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698140167845 "|song_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_440Hz a_440Hz:t_a " "Elaborating entity \"a_440Hz\" for hierarchy \"a_440Hz:t_a\"" {  } { { "src/song_top.sv" "t_a" { Text "/home/k-105-01/workspace/march/src/song_top.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698140167880 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 a_440Hz.sv(15) " "Verilog HDL assignment warning at a_440Hz.sv(15): truncated value with size 32 to match size of target (17)" {  } { { "src/a_440Hz.sv" "" { Text "/home/k-105-01/workspace/march/src/a_440Hz.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698140167881 "|song_top|a_440Hz:t_a"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cH_523Hz cH_523Hz:t_cH " "Elaborating entity \"cH_523Hz\" for hierarchy \"cH_523Hz:t_cH\"" {  } { { "src/song_top.sv" "t_cH" { Text "/home/k-105-01/workspace/march/src/song_top.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698140167881 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 cH_523Hz.sv(15) " "Verilog HDL assignment warning at cH_523Hz.sv(15): truncated value with size 32 to match size of target (17)" {  } { { "src/cH_523Hz.sv" "" { Text "/home/k-105-01/workspace/march/src/cH_523Hz.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698140167881 "|song_top|cH_523Hz:t_cH"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eH_659Hz eH_659Hz:t_eH " "Elaborating entity \"eH_659Hz\" for hierarchy \"eH_659Hz:t_eH\"" {  } { { "src/song_top.sv" "t_eH" { Text "/home/k-105-01/workspace/march/src/song_top.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698140167883 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 eH_659Hz.sv(15) " "Verilog HDL assignment warning at eH_659Hz.sv(15): truncated value with size 32 to match size of target (17)" {  } { { "src/eH_659Hz.sv" "" { Text "/home/k-105-01/workspace/march/src/eH_659Hz.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698140167883 "|song_top|eH_659Hz:t_eH"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fH_698Hz fH_698Hz:t_fH " "Elaborating entity \"fH_698Hz\" for hierarchy \"fH_698Hz:t_fH\"" {  } { { "src/song_top.sv" "t_fH" { Text "/home/k-105-01/workspace/march/src/song_top.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698140167884 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 fH_698Hz.sv(15) " "Verilog HDL assignment warning at fH_698Hz.sv(15): truncated value with size 32 to match size of target (17)" {  } { { "src/fH_698Hz.sv" "" { Text "/home/k-105-01/workspace/march/src/fH_698Hz.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698140167885 "|song_top|fH_698Hz:t_fH"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_349Hz f_349Hz:t_f " "Elaborating entity \"f_349Hz\" for hierarchy \"f_349Hz:t_f\"" {  } { { "src/song_top.sv" "t_f" { Text "/home/k-105-01/workspace/march/src/song_top.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698140167886 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 f_349Hz.sv(15) " "Verilog HDL assignment warning at f_349Hz.sv(15): truncated value with size 32 to match size of target (18)" {  } { { "src/f_349Hz.sv" "" { Text "/home/k-105-01/workspace/march/src/f_349Hz.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698140167886 "|song_top|f_349Hz:t_f"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gS_415Hz gS_415Hz:t_gS " "Elaborating entity \"gS_415Hz\" for hierarchy \"gS_415Hz:t_gS\"" {  } { { "src/song_top.sv" "t_gS" { Text "/home/k-105-01/workspace/march/src/song_top.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698140167888 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 gS_415Hz.sv(15) " "Verilog HDL assignment warning at gS_415Hz.sv(15): truncated value with size 32 to match size of target (18)" {  } { { "src/gS_415Hz.sv" "" { Text "/home/k-105-01/workspace/march/src/gS_415Hz.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698140167888 "|song_top|gS_415Hz:t_gS"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1698140168431 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "31 " "31 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1698140168729 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698140168800 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698140168800 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "313 " "Implemented 313 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698140168871 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698140168871 ""} { "Info" "ICUT_CUT_TM_LCELLS" "310 " "Implemented 310 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698140168871 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698140168871 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "427 " "Peak virtual memory: 427 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698140168874 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 24 12:36:08 2023 " "Processing ended: Tue Oct 24 12:36:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698140168874 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698140168874 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698140168874 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698140168874 ""}
