/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [18:0] _00_;
  reg [14:0] _01_;
  wire [14:0] celloutsig_0_0z;
  reg [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [12:0] celloutsig_0_16z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_3z;
  wire [5:0] celloutsig_0_4z;
  wire [5:0] celloutsig_0_5z;
  wire [15:0] celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire [13:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_16z;
  wire [18:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [10:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  reg [17:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [223:0] clkin_data;
  wire [223:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_15z = celloutsig_0_13z[4] ? celloutsig_0_3z : celloutsig_0_10z[2];
  assign celloutsig_1_5z = in_data[144] ? celloutsig_1_4z : celloutsig_1_3z[2];
  assign celloutsig_1_0z = ~(in_data[112] | in_data[132]);
  assign celloutsig_1_6z = ~(celloutsig_1_4z | celloutsig_1_1z);
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 19'h00000;
    else _00_ <= { celloutsig_0_0z, celloutsig_0_1z };
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _01_ <= 15'h0000;
    else _01_ <= { celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_0_5z = in_data[25:20] / { 1'h1, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_0z = in_data[27:13] % { 1'h1, in_data[32:19] };
  assign celloutsig_0_6z = { celloutsig_0_0z[11:8], celloutsig_0_4z, celloutsig_0_5z } % { 1'h1, _00_[9:0], celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_8z = { _00_[17:15], celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z } % { 1'h1, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_13z = { celloutsig_0_10z[3:0], celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_3z } % { 1'h1, celloutsig_0_1z[2:1], celloutsig_0_7z };
  assign celloutsig_0_14z = celloutsig_0_0z[10:6] % { 1'h1, celloutsig_0_8z[4:1] };
  assign celloutsig_0_16z = { celloutsig_0_14z[2:0], celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_15z } % { 1'h1, celloutsig_0_8z[11:0] };
  assign celloutsig_1_19z = | _01_[13:11];
  assign celloutsig_0_3z = | _00_[10:2];
  assign celloutsig_0_12z = | in_data[69:60];
  assign celloutsig_0_11z = | _00_[15:8];
  assign celloutsig_1_8z = | { celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_16z = | celloutsig_1_3z[10:7];
  assign celloutsig_1_1z = ~^ { in_data[141:140], celloutsig_1_0z };
  assign celloutsig_1_2z = ~^ in_data[162:157];
  assign celloutsig_1_4z = ~^ { in_data[117:111], celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_18z = { celloutsig_1_5z, _01_, celloutsig_1_16z, celloutsig_1_16z, celloutsig_1_8z } <<< { celloutsig_1_3z[0], celloutsig_1_7z };
  assign celloutsig_0_4z = in_data[80:75] <<< { _00_[10:6], celloutsig_0_3z };
  assign celloutsig_0_7z = celloutsig_0_1z <<< celloutsig_0_6z[4:1];
  assign celloutsig_0_1z = in_data[38:35] <<< celloutsig_0_0z[8:5];
  assign celloutsig_1_3z = { in_data[171:169], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z } <<< { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z };
  always_latch
    if (clkin_data[64]) celloutsig_0_10z = 5'h00;
    else if (!clkin_data[160]) celloutsig_0_10z = celloutsig_0_8z[4:0];
  always_latch
    if (clkin_data[128]) celloutsig_1_7z = 18'h00000;
    else if (!clkin_data[192]) celloutsig_1_7z = { celloutsig_1_3z[7:4], celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_4z };
  assign { out_data[146:128], out_data[96], out_data[32], out_data[12:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_15z, celloutsig_0_16z };
endmodule
