

================================================================
== Vitis HLS Report for 'matMultiply_float_6_6_6_1'
================================================================
* Date:           Thu Nov 24 12:24:09 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        KF_kernel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.484 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      949|      949|  9.490 us|  9.490 us|  949|  949|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- matMul_loop_L     |      948|      948|       158|          -|          -|     6|        no|
        | + matMul_loop_N    |      156|      156|        26|          -|          -|     6|        no|
        |  ++ matMul_loop_M  |       24|       24|         8|          -|          -|     3|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    131|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     137|    831|    -|
|Memory           |        0|    -|      32|      9|    -|
|Multiplexer      |        -|    -|       -|    101|    -|
|Register         |        -|    -|     111|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     280|   1072|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+----------------------------------+---------+----+-----+-----+-----+
    |               Instance               |              Module              | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------+----------------------------------+---------+----+-----+-----+-----+
    |facc_32ns_32ns_1ns_32_3_no_dsp_1_U44  |facc_32ns_32ns_1ns_32_3_no_dsp_1  |        0|   0|  137|  831|    0|
    +--------------------------------------+----------------------------------+---------+----+-----+-----+-----+
    |Total                                 |                                  |        0|   0|  137|  831|    0|
    +--------------------------------------+----------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+
    | Memory|            Module           | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |H_U    |matMultiply_float_6_6_6_1_H  |        0|  32|   9|    0|    18|   32|     1|          576|
    +-------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total  |                             |        0|  32|   9|    0|    18|   32|     1|          576|
    +-------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln13_fu_139_p2    |         +|   0|  0|  10|           3|           1|
    |add_ln17_fu_195_p2    |         +|   0|  0|  10|           3|           1|
    |add_ln20_fu_215_p2    |         +|   0|  0|  13|           6|           6|
    |add_ln23_fu_225_p2    |         +|   0|  0|   9|           2|           1|
    |add_ln27_6_fu_277_p2  |         +|   0|  0|  10|           5|           5|
    |add_ln27_fu_241_p2    |         +|   0|  0|  12|           5|           5|
    |empty_36_fu_189_p2    |         -|   0|  0|  12|           5|           5|
    |empty_fu_175_p2       |         -|   0|  0|  13|           6|           6|
    |sub_ln27_fu_271_p2    |         -|   0|  0|  10|           5|           5|
    |icmp_ln13_fu_149_p2   |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln17_fu_209_p2   |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln23_fu_235_p2   |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln27_fu_287_p2   |      icmp|   0|  0|   8|           2|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 131|          50|          45|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |add1913_reg_121  |   9|          2|   32|         64|
    |ap_NS_fsm        |  65|         12|    1|         12|
    |i_reg_88         |   9|          2|    3|          6|
    |j_reg_110        |   9|          2|    2|          4|
    |k_reg_99         |   9|          2|    3|          6|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 101|         20|   41|         92|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |add1913_reg_121       |  32|   0|   32|          0|
    |add_ln13_reg_299      |   3|   0|    3|          0|
    |add_ln17_reg_317      |   3|   0|    3|          0|
    |add_ln23_reg_335      |   2|   0|    2|          0|
    |ap_CS_fsm             |  11|   0|   11|          0|
    |empty_36_reg_312      |   5|   0|    5|          0|
    |empty_reg_307         |   5|   0|    6|          1|
    |i_reg_88              |   3|   0|    3|          0|
    |icmp_ln27_reg_353     |   1|   0|    1|          0|
    |j_reg_110             |   2|   0|    2|          0|
    |k_reg_99              |   3|   0|    3|          0|
    |mat_out_addr_reg_330  |   6|   0|    6|          0|
    |mul_reg_368           |  32|   0|   32|          0|
    |zext_ln17_reg_322     |   3|   0|    5|          2|
    +----------------------+----+----+-----+-----------+
    |Total                 | 111|   0|  114|          3|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+---------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  matMultiply<float, 6, 6, 6>.1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  matMultiply<float, 6, 6, 6>.1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  matMultiply<float, 6, 6, 6>.1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  matMultiply<float, 6, 6, 6>.1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  matMultiply<float, 6, 6, 6>.1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  matMultiply<float, 6, 6, 6>.1|  return value|
|grp_fu_3639_p_din0   |  out|   32|  ap_ctrl_hs|  matMultiply<float, 6, 6, 6>.1|  return value|
|grp_fu_3639_p_din1   |  out|   32|  ap_ctrl_hs|  matMultiply<float, 6, 6, 6>.1|  return value|
|grp_fu_3639_p_dout0  |   in|   32|  ap_ctrl_hs|  matMultiply<float, 6, 6, 6>.1|  return value|
|grp_fu_3639_p_ce     |  out|    1|  ap_ctrl_hs|  matMultiply<float, 6, 6, 6>.1|  return value|
|mat_out_address0     |  out|    6|   ap_memory|                        mat_out|         array|
|mat_out_ce0          |  out|    1|   ap_memory|                        mat_out|         array|
|mat_out_we0          |  out|    1|   ap_memory|                        mat_out|         array|
|mat_out_d0           |  out|   32|   ap_memory|                        mat_out|         array|
|K_address0           |  out|    5|   ap_memory|                              K|         array|
|K_ce0                |  out|    1|   ap_memory|                              K|         array|
|K_q0                 |   in|   32|   ap_memory|                              K|         array|
+---------------------+-----+-----+------------+-------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 12 [1/1] (0.48ns)   --->   "%br_ln13 = br void" [../../src/hls_src/matrix_ops.h:13]   --->   Operation 12 'br' 'br_ln13' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 0.88>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%i = phi i3 %add_ln13, void %._crit_edge7.loopexit, i3 0, void %.lr.ph11" [../../src/hls_src/matrix_ops.h:13]   --->   Operation 13 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.74ns)   --->   "%add_ln13 = add i3 %i, i3 1" [../../src/hls_src/matrix_ops.h:13]   --->   Operation 14 'add' 'add_ln13' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i3 %i" [../../src/hls_src/matrix_ops.h:13]   --->   Operation 15 'zext' 'zext_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.69ns)   --->   "%icmp_ln13 = icmp_eq  i3 %i, i3 6" [../../src/hls_src/matrix_ops.h:13]   --->   Operation 16 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 17 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %.split4, void %._crit_edge12.loopexit" [../../src/hls_src/matrix_ops.h:13]   --->   Operation 18 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [../../src/hls_src/matrix_ops.h:13]   --->   Operation 19 'specloopname' 'specloopname_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %i, i3 0" [../../src/hls_src/matrix_ops.h:13]   --->   Operation 20 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %i, i1 0" [../../src/hls_src/matrix_ops.h:13]   --->   Operation 21 'bitconcatenate' 'p_shl2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i4 %p_shl2" [../../src/hls_src/matrix_ops.h:13]   --->   Operation 22 'zext' 'p_shl2_cast' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.88ns)   --->   "%empty = sub i6 %p_shl1, i6 %p_shl2_cast" [../../src/hls_src/matrix_ops.h:13]   --->   Operation 23 'sub' 'empty' <Predicate = (!icmp_ln13)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %i, i2 0" [../../src/hls_src/matrix_ops.h:13]   --->   Operation 24 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.87ns)   --->   "%empty_36 = sub i5 %p_shl, i5 %zext_ln13" [../../src/hls_src/matrix_ops.h:13]   --->   Operation 25 'sub' 'empty_36' <Predicate = (!icmp_ln13)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.48ns)   --->   "%br_ln17 = br void" [../../src/hls_src/matrix_ops.h:17]   --->   Operation 26 'br' 'br_ln17' <Predicate = (!icmp_ln13)> <Delay = 0.48>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln32 = ret" [../../src/hls_src/matrix_ops.h:32]   --->   Operation 27 'ret' 'ret_ln32' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.88>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%k = phi i3 %add_ln17, void %._crit_edge.loopexit, i3 0, void %.split4" [../../src/hls_src/matrix_ops.h:17]   --->   Operation 28 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.74ns)   --->   "%add_ln17 = add i3 %k, i3 1" [../../src/hls_src/matrix_ops.h:17]   --->   Operation 29 'add' 'add_ln17' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i3 %k" [../../src/hls_src/matrix_ops.h:17]   --->   Operation 30 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln17_4 = zext i3 %k" [../../src/hls_src/matrix_ops.h:17]   --->   Operation 31 'zext' 'zext_ln17_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.69ns)   --->   "%icmp_ln17 = icmp_eq  i3 %k, i3 6" [../../src/hls_src/matrix_ops.h:17]   --->   Operation 32 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 33 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17, void %.split2, void %._crit_edge7.loopexit" [../../src/hls_src/matrix_ops.h:17]   --->   Operation 34 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../../src/hls_src/matrix_ops.h:17]   --->   Operation 35 'specloopname' 'specloopname_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.88ns)   --->   "%add_ln20 = add i6 %zext_ln17_4, i6 %empty" [../../src/hls_src/matrix_ops.h:20]   --->   Operation 36 'add' 'add_ln20' <Predicate = (!icmp_ln17)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i6 %add_ln20" [../../src/hls_src/matrix_ops.h:20]   --->   Operation 37 'zext' 'zext_ln20' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%mat_out_addr = getelementptr i32 %mat_out, i64 0, i64 %zext_ln20" [../../src/hls_src/matrix_ops.h:20]   --->   Operation 38 'getelementptr' 'mat_out_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.48ns)   --->   "%br_ln23 = br void %.lr.ph" [../../src/hls_src/matrix_ops.h:23]   --->   Operation 39 'br' 'br_ln23' <Predicate = (!icmp_ln17)> <Delay = 0.48>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 40 'br' 'br_ln0' <Predicate = (icmp_ln17)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.86>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%j = phi i2 %add_ln23, void %.split, i2 0, void %.split2" [../../src/hls_src/matrix_ops.h:23]   --->   Operation 41 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%add1913 = phi i32 %tmp, void %.split, i32 0, void %.split2" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 42 'phi' 'add1913' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.62ns)   --->   "%add_ln23 = add i2 %j, i2 1" [../../src/hls_src/matrix_ops.h:23]   --->   Operation 43 'add' 'add_ln23' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i2 %j" [../../src/hls_src/matrix_ops.h:23]   --->   Operation 44 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.51ns)   --->   "%icmp_ln23 = icmp_eq  i2 %j, i2 3" [../../src/hls_src/matrix_ops.h:23]   --->   Operation 45 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 46 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %.split, void %._crit_edge.loopexit" [../../src/hls_src/matrix_ops.h:23]   --->   Operation 47 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.87ns)   --->   "%add_ln27 = add i5 %zext_ln23, i5 %empty_36" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 48 'add' 'add_ln27' <Predicate = (!icmp_ln23)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i5 %add_ln27" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 49 'zext' 'zext_ln27' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%K_addr = getelementptr i32 %K, i64 0, i64 %zext_ln27" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 50 'getelementptr' 'K_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 51 [2/2] (0.79ns)   --->   "%K_load = load i5 %K_addr" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 51 'load' 'K_load' <Predicate = (!icmp_ln23)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %j, i3 0" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 52 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%shl_ln27_2 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %j, i1 0" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 53 'bitconcatenate' 'shl_ln27_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln27_6 = zext i3 %shl_ln27_2" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 54 'zext' 'zext_ln27_6' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln27 = sub i5 %shl_ln, i5 %zext_ln27_6" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 55 'sub' 'sub_ln27' <Predicate = (!icmp_ln23)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 56 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln27_6 = add i5 %sub_ln27, i5 %zext_ln17" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 56 'add' 'add_ln27_6' <Predicate = (!icmp_ln23)> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln27_7 = zext i5 %add_ln27_6" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 57 'zext' 'zext_ln27_7' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%H_addr = getelementptr i32 %H, i64 0, i64 %zext_ln27_7" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 58 'getelementptr' 'H_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 59 [2/2] (0.79ns)   --->   "%H_load = load i5 %H_addr" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 59 'load' 'H_load' <Predicate = (!icmp_ln23)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 18> <ROM>
ST_4 : Operation 60 [1/1] (0.51ns)   --->   "%icmp_ln27 = icmp_eq  i2 %add_ln23, i2 3" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 60 'icmp' 'icmp_ln27' <Predicate = (!icmp_ln23)> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (1.35ns)   --->   "%store_ln27 = store i32 %add1913, i6 %mat_out_addr" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 61 'store' 'store_ln27' <Predicate = (icmp_ln23)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 62 'br' 'br_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.46>
ST_5 : Operation 63 [1/2] (0.79ns)   --->   "%K_load = load i5 %K_addr" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 63 'load' 'K_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>
ST_5 : Operation 64 [1/2] (0.79ns)   --->   "%H_load = load i5 %H_addr" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 64 'load' 'H_load' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 18> <ROM>
ST_5 : Operation 65 [4/4] (4.67ns)   --->   "%mul = fmul i32 %K_load, i32 %H_load" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 65 'fmul' 'mul' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.67>
ST_6 : Operation 66 [3/4] (4.67ns)   --->   "%mul = fmul i32 %K_load, i32 %H_load" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 66 'fmul' 'mul' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.67>
ST_7 : Operation 67 [2/4] (4.67ns)   --->   "%mul = fmul i32 %K_load, i32 %H_load" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 67 'fmul' 'mul' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.67>
ST_8 : Operation 68 [1/4] (4.67ns)   --->   "%mul = fmul i32 %K_load, i32 %H_load" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 68 'fmul' 'mul' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.48>
ST_9 : Operation 69 [3/3] (5.48ns)   --->   "%tmp = facc i32 @_ssdm_op_FACC, i32 %mul, i1 %icmp_ln27" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 69 'facc' 'tmp' <Predicate = true> <Delay = 5.48> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 2> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.48>
ST_10 : Operation 70 [2/3] (5.48ns)   --->   "%tmp = facc i32 @_ssdm_op_FACC, i32 %mul, i1 %icmp_ln27" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 70 'facc' 'tmp' <Predicate = true> <Delay = 5.48> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 2> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.48>
ST_11 : Operation 71 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [../../src/hls_src/matrix_ops.h:23]   --->   Operation 71 'specloopname' 'specloopname_ln23' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 72 [1/3] (5.48ns)   --->   "%tmp = facc i32 @_ssdm_op_FACC, i32 %mul, i1 %icmp_ln27" [../../src/hls_src/matrix_ops.h:27]   --->   Operation 72 'facc' 'tmp' <Predicate = true> <Delay = 5.48> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 2> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 73 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mat_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ K]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ H]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln13               (br               ) [ 011111111111]
i                     (phi              ) [ 001000000000]
add_ln13              (add              ) [ 011111111111]
zext_ln13             (zext             ) [ 000000000000]
icmp_ln13             (icmp             ) [ 001111111111]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000]
br_ln13               (br               ) [ 000000000000]
specloopname_ln13     (specloopname     ) [ 000000000000]
p_shl1                (bitconcatenate   ) [ 000000000000]
p_shl2                (bitconcatenate   ) [ 000000000000]
p_shl2_cast           (zext             ) [ 000000000000]
empty                 (sub              ) [ 000111111111]
p_shl                 (bitconcatenate   ) [ 000000000000]
empty_36              (sub              ) [ 000111111111]
br_ln17               (br               ) [ 001111111111]
ret_ln32              (ret              ) [ 000000000000]
k                     (phi              ) [ 000100000000]
add_ln17              (add              ) [ 001111111111]
zext_ln17             (zext             ) [ 000011111111]
zext_ln17_4           (zext             ) [ 000000000000]
icmp_ln17             (icmp             ) [ 001111111111]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000]
br_ln17               (br               ) [ 000000000000]
specloopname_ln17     (specloopname     ) [ 000000000000]
add_ln20              (add              ) [ 000000000000]
zext_ln20             (zext             ) [ 000000000000]
mat_out_addr          (getelementptr    ) [ 000011111111]
br_ln23               (br               ) [ 001111111111]
br_ln0                (br               ) [ 011111111111]
j                     (phi              ) [ 000010000000]
add1913               (phi              ) [ 000010000000]
add_ln23              (add              ) [ 001111111111]
zext_ln23             (zext             ) [ 000000000000]
icmp_ln23             (icmp             ) [ 001111111111]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000]
br_ln23               (br               ) [ 000000000000]
add_ln27              (add              ) [ 000000000000]
zext_ln27             (zext             ) [ 000000000000]
K_addr                (getelementptr    ) [ 000001000000]
shl_ln                (bitconcatenate   ) [ 000000000000]
shl_ln27_2            (bitconcatenate   ) [ 000000000000]
zext_ln27_6           (zext             ) [ 000000000000]
sub_ln27              (sub              ) [ 000000000000]
add_ln27_6            (add              ) [ 000000000000]
zext_ln27_7           (zext             ) [ 000000000000]
H_addr                (getelementptr    ) [ 000001000000]
icmp_ln27             (icmp             ) [ 000001111111]
store_ln27            (store            ) [ 000000000000]
br_ln0                (br               ) [ 001111111111]
K_load                (load             ) [ 000000111000]
H_load                (load             ) [ 000000111000]
mul                   (fmul             ) [ 000000000111]
specloopname_ln23     (specloopname     ) [ 000000000000]
tmp                   (facc             ) [ 001111111111]
br_ln0                (br               ) [ 001111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mat_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="K">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="H">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="H"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_FACC"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="mat_out_addr_gep_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="0" index="2" bw="6" slack="0"/>
<pin id="54" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mat_out_addr/3 "/>
</bind>
</comp>

<comp id="57" class="1004" name="K_addr_gep_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="32" slack="0"/>
<pin id="59" dir="0" index="1" bw="1" slack="0"/>
<pin id="60" dir="0" index="2" bw="5" slack="0"/>
<pin id="61" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="K_addr/4 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_access_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="5" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="67" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="68" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="K_load/4 "/>
</bind>
</comp>

<comp id="70" class="1004" name="H_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="5" slack="0"/>
<pin id="74" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="H_addr/4 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="5" slack="0"/>
<pin id="79" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="H_load/4 "/>
</bind>
</comp>

<comp id="83" class="1004" name="store_ln27_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="6" slack="1"/>
<pin id="85" dir="0" index="1" bw="32" slack="0"/>
<pin id="86" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/4 "/>
</bind>
</comp>

<comp id="88" class="1005" name="i_reg_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="3" slack="1"/>
<pin id="90" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="92" class="1004" name="i_phi_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="3" slack="0"/>
<pin id="94" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="1" slack="1"/>
<pin id="96" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="99" class="1005" name="k_reg_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="3" slack="1"/>
<pin id="101" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="103" class="1004" name="k_phi_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="3" slack="0"/>
<pin id="105" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="1" slack="1"/>
<pin id="107" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/3 "/>
</bind>
</comp>

<comp id="110" class="1005" name="j_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="2" slack="1"/>
<pin id="112" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="114" class="1004" name="j_phi_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="2" slack="0"/>
<pin id="116" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="1" slack="1"/>
<pin id="118" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="121" class="1005" name="add1913_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="1"/>
<pin id="123" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add1913 (phireg) "/>
</bind>
</comp>

<comp id="125" class="1004" name="add1913_phi_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="1"/>
<pin id="127" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="32" slack="1"/>
<pin id="129" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add1913/4 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="0"/>
<pin id="136" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/5 "/>
</bind>
</comp>

<comp id="139" class="1004" name="add_ln13_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="3" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="zext_ln13_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="3" slack="0"/>
<pin id="147" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="icmp_ln13_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="3" slack="0"/>
<pin id="151" dir="0" index="1" bw="3" slack="0"/>
<pin id="152" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="p_shl1_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="6" slack="0"/>
<pin id="157" dir="0" index="1" bw="3" slack="0"/>
<pin id="158" dir="0" index="2" bw="1" slack="0"/>
<pin id="159" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="p_shl2_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="4" slack="0"/>
<pin id="165" dir="0" index="1" bw="3" slack="0"/>
<pin id="166" dir="0" index="2" bw="1" slack="0"/>
<pin id="167" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="p_shl2_cast_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="4" slack="0"/>
<pin id="173" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="empty_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="6" slack="0"/>
<pin id="177" dir="0" index="1" bw="4" slack="0"/>
<pin id="178" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="p_shl_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="5" slack="0"/>
<pin id="183" dir="0" index="1" bw="3" slack="0"/>
<pin id="184" dir="0" index="2" bw="1" slack="0"/>
<pin id="185" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="empty_36_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="5" slack="0"/>
<pin id="191" dir="0" index="1" bw="3" slack="0"/>
<pin id="192" dir="1" index="2" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_36/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="add_ln17_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="3" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="zext_ln17_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="3" slack="0"/>
<pin id="203" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="zext_ln17_4_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="3" slack="0"/>
<pin id="207" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_4/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="icmp_ln17_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="3" slack="0"/>
<pin id="211" dir="0" index="1" bw="3" slack="0"/>
<pin id="212" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="add_ln20_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="3" slack="0"/>
<pin id="217" dir="0" index="1" bw="6" slack="1"/>
<pin id="218" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="zext_ln20_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="6" slack="0"/>
<pin id="222" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="add_ln23_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="2" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/4 "/>
</bind>
</comp>

<comp id="231" class="1004" name="zext_ln23_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="2" slack="0"/>
<pin id="233" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/4 "/>
</bind>
</comp>

<comp id="235" class="1004" name="icmp_ln23_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="2" slack="0"/>
<pin id="237" dir="0" index="1" bw="2" slack="0"/>
<pin id="238" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/4 "/>
</bind>
</comp>

<comp id="241" class="1004" name="add_ln27_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="2" slack="0"/>
<pin id="243" dir="0" index="1" bw="5" slack="2"/>
<pin id="244" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/4 "/>
</bind>
</comp>

<comp id="246" class="1004" name="zext_ln27_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="5" slack="0"/>
<pin id="248" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/4 "/>
</bind>
</comp>

<comp id="251" class="1004" name="shl_ln_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="5" slack="0"/>
<pin id="253" dir="0" index="1" bw="2" slack="0"/>
<pin id="254" dir="0" index="2" bw="1" slack="0"/>
<pin id="255" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="259" class="1004" name="shl_ln27_2_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="3" slack="0"/>
<pin id="261" dir="0" index="1" bw="2" slack="0"/>
<pin id="262" dir="0" index="2" bw="1" slack="0"/>
<pin id="263" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln27_2/4 "/>
</bind>
</comp>

<comp id="267" class="1004" name="zext_ln27_6_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="3" slack="0"/>
<pin id="269" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_6/4 "/>
</bind>
</comp>

<comp id="271" class="1004" name="sub_ln27_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="5" slack="0"/>
<pin id="273" dir="0" index="1" bw="3" slack="0"/>
<pin id="274" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln27/4 "/>
</bind>
</comp>

<comp id="277" class="1004" name="add_ln27_6_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="5" slack="0"/>
<pin id="279" dir="0" index="1" bw="3" slack="1"/>
<pin id="280" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_6/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="zext_ln27_7_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="5" slack="0"/>
<pin id="284" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_7/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="icmp_ln27_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="2" slack="0"/>
<pin id="289" dir="0" index="1" bw="2" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/4 "/>
</bind>
</comp>

<comp id="293" class="1004" name="grp_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="0" index="1" bw="32" slack="1"/>
<pin id="296" dir="0" index="2" bw="1" slack="5"/>
<pin id="297" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="facc(582) " fcode="facc"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="299" class="1005" name="add_ln13_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="3" slack="0"/>
<pin id="301" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln13 "/>
</bind>
</comp>

<comp id="307" class="1005" name="empty_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="6" slack="1"/>
<pin id="309" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="312" class="1005" name="empty_36_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="5" slack="2"/>
<pin id="314" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="empty_36 "/>
</bind>
</comp>

<comp id="317" class="1005" name="add_ln17_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="3" slack="0"/>
<pin id="319" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln17 "/>
</bind>
</comp>

<comp id="322" class="1005" name="zext_ln17_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="5" slack="1"/>
<pin id="324" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln17 "/>
</bind>
</comp>

<comp id="330" class="1005" name="mat_out_addr_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="6" slack="1"/>
<pin id="332" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="mat_out_addr "/>
</bind>
</comp>

<comp id="335" class="1005" name="add_ln23_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="2" slack="0"/>
<pin id="337" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln23 "/>
</bind>
</comp>

<comp id="343" class="1005" name="K_addr_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="5" slack="1"/>
<pin id="345" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="K_addr "/>
</bind>
</comp>

<comp id="348" class="1005" name="H_addr_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="5" slack="1"/>
<pin id="350" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="H_addr "/>
</bind>
</comp>

<comp id="353" class="1005" name="icmp_ln27_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="5"/>
<pin id="355" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="icmp_ln27 "/>
</bind>
</comp>

<comp id="358" class="1005" name="K_load_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="1"/>
<pin id="360" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="K_load "/>
</bind>
</comp>

<comp id="363" class="1005" name="H_load_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="1"/>
<pin id="365" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="H_load "/>
</bind>
</comp>

<comp id="368" class="1005" name="mul_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="1"/>
<pin id="370" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="373" class="1005" name="tmp_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="1"/>
<pin id="375" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="32" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="62"><net_src comp="2" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="63"><net_src comp="32" pin="0"/><net_sink comp="57" pin=1"/></net>

<net id="69"><net_src comp="57" pin="3"/><net_sink comp="64" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="32" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="70" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="88" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="102"><net_src comp="6" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="99" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="113"><net_src comp="28" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="110" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="124"><net_src comp="34" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="121" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="132"><net_src comp="125" pin="4"/><net_sink comp="83" pin=1"/></net>

<net id="137"><net_src comp="64" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="77" pin="3"/><net_sink comp="133" pin=1"/></net>

<net id="143"><net_src comp="92" pin="4"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="8" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="148"><net_src comp="92" pin="4"/><net_sink comp="145" pin=0"/></net>

<net id="153"><net_src comp="92" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="10" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="160"><net_src comp="20" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="92" pin="4"/><net_sink comp="155" pin=1"/></net>

<net id="162"><net_src comp="6" pin="0"/><net_sink comp="155" pin=2"/></net>

<net id="168"><net_src comp="22" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="92" pin="4"/><net_sink comp="163" pin=1"/></net>

<net id="170"><net_src comp="24" pin="0"/><net_sink comp="163" pin=2"/></net>

<net id="174"><net_src comp="163" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="179"><net_src comp="155" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="171" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="186"><net_src comp="26" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="92" pin="4"/><net_sink comp="181" pin=1"/></net>

<net id="188"><net_src comp="28" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="193"><net_src comp="181" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="145" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="103" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="8" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="204"><net_src comp="103" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="103" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="213"><net_src comp="103" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="10" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="205" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="223"><net_src comp="215" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="229"><net_src comp="114" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="36" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="234"><net_src comp="114" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="239"><net_src comp="114" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="38" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="231" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="249"><net_src comp="241" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="57" pin=2"/></net>

<net id="256"><net_src comp="42" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="114" pin="4"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="6" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="264"><net_src comp="44" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="114" pin="4"/><net_sink comp="259" pin=1"/></net>

<net id="266"><net_src comp="24" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="270"><net_src comp="259" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="275"><net_src comp="251" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="267" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="271" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="285"><net_src comp="277" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="291"><net_src comp="225" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="38" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="298"><net_src comp="46" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="302"><net_src comp="139" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="310"><net_src comp="175" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="315"><net_src comp="189" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="320"><net_src comp="195" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="325"><net_src comp="201" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="333"><net_src comp="50" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="338"><net_src comp="225" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="346"><net_src comp="57" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="351"><net_src comp="70" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="356"><net_src comp="287" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="361"><net_src comp="64" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="366"><net_src comp="77" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="371"><net_src comp="133" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="376"><net_src comp="293" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="125" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mat_out | {4 }
	Port: K | {}
	Port: H | {}
 - Input state : 
	Port: matMultiply<float, 6, 6, 6>.1 : K | {4 5 }
	Port: matMultiply<float, 6, 6, 6>.1 : H | {4 5 }
  - Chain level:
	State 1
	State 2
		add_ln13 : 1
		zext_ln13 : 1
		icmp_ln13 : 1
		br_ln13 : 2
		p_shl1 : 1
		p_shl2 : 1
		p_shl2_cast : 2
		empty : 3
		p_shl : 1
		empty_36 : 2
	State 3
		add_ln17 : 1
		zext_ln17 : 1
		zext_ln17_4 : 1
		icmp_ln17 : 1
		br_ln17 : 2
		add_ln20 : 2
		zext_ln20 : 3
		mat_out_addr : 4
	State 4
		add_ln23 : 1
		zext_ln23 : 1
		icmp_ln23 : 1
		br_ln23 : 2
		add_ln27 : 2
		zext_ln27 : 3
		K_addr : 4
		K_load : 5
		shl_ln : 1
		shl_ln27_2 : 1
		zext_ln27_6 : 2
		sub_ln27 : 3
		add_ln27_6 : 4
		zext_ln27_7 : 5
		H_addr : 6
		H_load : 7
		icmp_ln27 : 2
		store_ln27 : 1
	State 5
		mul : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |   DSP   |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|   facc   |     grp_fu_293     |    0    |   137   |   831   |
|----------|--------------------|---------|---------|---------|
|   fmul   |     grp_fu_133     |    3    |   143   |   140   |
|----------|--------------------|---------|---------|---------|
|          |   add_ln13_fu_139  |    0    |    0    |    10   |
|          |   add_ln17_fu_195  |    0    |    0    |    10   |
|    add   |   add_ln20_fu_215  |    0    |    0    |    13   |
|          |   add_ln23_fu_225  |    0    |    0    |    9    |
|          |   add_ln27_fu_241  |    0    |    0    |    12   |
|          |  add_ln27_6_fu_277 |    0    |    0    |    10   |
|----------|--------------------|---------|---------|---------|
|          |    empty_fu_175    |    0    |    0    |    13   |
|    sub   |   empty_36_fu_189  |    0    |    0    |    12   |
|          |   sub_ln27_fu_271  |    0    |    0    |    10   |
|----------|--------------------|---------|---------|---------|
|          |  icmp_ln13_fu_149  |    0    |    0    |    8    |
|   icmp   |  icmp_ln17_fu_209  |    0    |    0    |    8    |
|          |  icmp_ln23_fu_235  |    0    |    0    |    8    |
|          |  icmp_ln27_fu_287  |    0    |    0    |    8    |
|----------|--------------------|---------|---------|---------|
|          |  zext_ln13_fu_145  |    0    |    0    |    0    |
|          | p_shl2_cast_fu_171 |    0    |    0    |    0    |
|          |  zext_ln17_fu_201  |    0    |    0    |    0    |
|          | zext_ln17_4_fu_205 |    0    |    0    |    0    |
|   zext   |  zext_ln20_fu_220  |    0    |    0    |    0    |
|          |  zext_ln23_fu_231  |    0    |    0    |    0    |
|          |  zext_ln27_fu_246  |    0    |    0    |    0    |
|          | zext_ln27_6_fu_267 |    0    |    0    |    0    |
|          | zext_ln27_7_fu_282 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |    p_shl1_fu_155   |    0    |    0    |    0    |
|          |    p_shl2_fu_163   |    0    |    0    |    0    |
|bitconcatenate|    p_shl_fu_181    |    0    |    0    |    0    |
|          |    shl_ln_fu_251   |    0    |    0    |    0    |
|          |  shl_ln27_2_fu_259 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    3    |   280   |   1102  |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|   H_addr_reg_348   |    5   |
|   H_load_reg_363   |   32   |
|   K_addr_reg_343   |    5   |
|   K_load_reg_358   |   32   |
|   add1913_reg_121  |   32   |
|  add_ln13_reg_299  |    3   |
|  add_ln17_reg_317  |    3   |
|  add_ln23_reg_335  |    2   |
|  empty_36_reg_312  |    5   |
|    empty_reg_307   |    6   |
|      i_reg_88      |    3   |
|  icmp_ln27_reg_353 |    1   |
|      j_reg_110     |    2   |
|      k_reg_99      |    3   |
|mat_out_addr_reg_330|    6   |
|     mul_reg_368    |   32   |
|     tmp_reg_373    |   32   |
|  zext_ln17_reg_322 |    5   |
+--------------------+--------+
|        Total       |   209  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_64 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_77 |  p0  |   2  |   5  |   10   ||    9    |
|    grp_fu_133    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_133    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   148  ||  1.956  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   280  |  1102  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   36   |
|  Register |    -   |    -   |   209  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    1   |   489  |  1138  |
+-----------+--------+--------+--------+--------+
