Release 12.4 - xst M.81d (lin)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to tmpdir


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "design.prj"

---- Target Parameters
Output File Name                   : "design.ngc"
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : d2k2

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
The following parameters have been added:
Optimization Goal                  : SPEED

=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/edu/cajla304/code/D2K2/ny/d2k2-synthdir/xst/synth/../../../pulse.vhd" into library work
Parsing entity <pulse>.
Parsing architecture <Behavioral> of entity <pulse>.
Parsing VHDL file "/edu/cajla304/code/D2K2/ny/d2k2-synthdir/xst/synth/../../../counter.vhd" into library work
Parsing entity <counter>.
Parsing architecture <Behavioral> of entity <counter>.
Parsing VHDL file "/edu/cajla304/code/D2K2/ny/d2k2-synthdir/xst/synth/../../../counterset.vhd" into library work
Parsing entity <counterset>.
Parsing architecture <Behavioral> of entity <counterset>.
Parsing VHDL file "/edu/cajla304/code/D2K2/ny/d2k2-synthdir/xst/synth/../../../disp.vhd" into library work
Parsing entity <disp>.
Parsing architecture <Behavioral> of entity <disp>.
Parsing VHDL file "/edu/cajla304/code/D2K2/ny/d2k2-synthdir/xst/synth/../../../d2k2.vhd" into library work
Parsing entity <d2k2>.
Parsing architecture <Behavioral> of entity <d2k2>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <d2k2> (architecture <Behavioral>) from library <work>.

Elaborating entity <pulse> (architecture <Behavioral>) from library <work>.

Elaborating entity <counterset> (architecture <Behavioral>) from library <work>.

Elaborating entity <counter> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <disp> (architecture <Behavioral>) from library <work>.

Elaborating entity <counter> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <counter> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <counter> (architecture <Behavioral>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <d2k2>.
    Related source file is "/edu/cajla304/code/D2K2/ny/d2k2.vhd".
INFO:Xst:3010 - "/edu/cajla304/code/D2K2/ny/d2k2.vhd" line 111: Output port <state> of the instance <clk_prescaler_counter> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/edu/cajla304/code/D2K2/ny/d2k2.vhd" line 120: Output port <state> of the instance <minute_prescaler_counter> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/edu/cajla304/code/D2K2/ny/d2k2.vhd" line 129: Output port <overflow> of the instance <adr_counter> is unconnected or connected to loadless signal.
    Found 16-bit comparator equal for signal <alarm> created at line 138
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal alarm_reg<15:12> may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal time_reg<15:12> may hinder XST clustering optimizations.
    Summary:
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <d2k2> synthesized.

Synthesizing Unit <pulse>.
    Related source file is "/edu/cajla304/code/D2K2/ny/pulse.vhd".
    Found 1-bit register for signal <delayed_input>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <pulse> synthesized.

Synthesizing Unit <counterset>.
    Related source file is "/edu/cajla304/code/D2K2/ny/counterset.vhd".
INFO:Xst:3010 - "/edu/cajla304/code/D2K2/ny/counterset.vhd" line 50: Output port <overflow> of the instance <hourh> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <counterset> synthesized.

Synthesizing Unit <counter>.
    Related source file is "/edu/cajla304/code/D2K2/ny/counter.vhd".
        width = 3
    Found 4-bit register for signal <r>.
    Found 4-bit adder for signal <r[3]_GND_7_o_add_2_OUT> created at line 1241.
    Found 4-bit comparator lessequal for signal <r[3]_stop[3]_LessThan_2_o> created at line 57
    Found 4-bit comparator equal for signal <stop[3]_r[3]_equal_8_o> created at line 67
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <counter> synthesized.

Synthesizing Unit <disp>.
    Related source file is "/edu/cajla304/code/D2K2/ny/disp.vhd".
    Found 16x8-bit Read Only RAM for signal <segmask>
    Found 4x4-bit Read Only RAM for signal <colmask>
    Summary:
	inferred   2 RAM(s).
Unit <disp> synthesized.

Synthesizing Unit <counter_1>.
    Related source file is "/edu/cajla304/code/D2K2/ny/counter.vhd".
        width = 16
    Found 17-bit register for signal <r>.
    Found 17-bit adder for signal <r[16]_GND_17_o_add_2_OUT> created at line 1241.
    Found 17-bit comparator greater for signal <r[16]_stop[16]_LessThan_2_o> created at line 57
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <counter_1> synthesized.

Synthesizing Unit <counter_2>.
    Related source file is "/edu/cajla304/code/D2K2/ny/counter.vhd".
        width = 12
    Found 13-bit register for signal <r>.
    Found 13-bit adder for signal <r[12]_GND_25_o_add_2_OUT> created at line 1241.
    Found 13-bit comparator greater for signal <r[12]_stop[12]_LessThan_2_o> created at line 57
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <counter_2> synthesized.

Synthesizing Unit <counter_3>.
    Related source file is "/edu/cajla304/code/D2K2/ny/counter.vhd".
        width = 1
    Found 2-bit register for signal <r>.
    Found 2-bit adder for signal <r[1]_GND_30_o_add_2_OUT> created at line 1241.
    Found 2-bit comparator greater for signal <r[1]_stop[1]_LessThan_2_o> created at line 57
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <counter_3> synthesized.
RTL-Simplification CPUSTAT: 0.01 
RTL-BasicInf CPUSTAT: 0.23 
RTL-BasicOpt CPUSTAT: 0.00 
RTL-Remain-Bus CPUSTAT: 0.00 

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x8-bit single-port Read Only RAM                    : 1
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 11
 13-bit adder                                          : 1
 17-bit adder                                          : 1
 2-bit adder                                           : 1
 4-bit adder                                           : 8
# Registers                                            : 13
 1-bit register                                        : 2
 13-bit register                                       : 1
 17-bit register                                       : 1
 2-bit register                                        : 1
 4-bit register                                        : 8
# Comparators                                          : 20
 13-bit comparator greater                             : 1
 16-bit comparator equal                               : 1
 17-bit comparator greater                             : 1
 2-bit comparator greater                              : 1
 4-bit comparator equal                                : 8
 4-bit comparator lessequal                            : 8
# Multiplexers                                         : 8
 4-bit 2-to-1 multiplexer                              : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <counter>.
The following registers are absorbed into counter <r>: 1 register on signal <r>.
Unit <counter> synthesized (advanced).

Synthesizing (advanced) Unit <counter_1>.
The following registers are absorbed into counter <r>: 1 register on signal <r>.
Unit <counter_1> synthesized (advanced).

Synthesizing (advanced) Unit <counter_2>.
The following registers are absorbed into counter <r>: 1 register on signal <r>.
Unit <counter_2> synthesized (advanced).

Synthesizing (advanced) Unit <counter_3>.
The following registers are absorbed into counter <r>: 1 register on signal <r>.
Unit <counter_3> synthesized (advanced).

Synthesizing (advanced) Unit <disp>.
INFO:Xst:3031 - HDL ADVISOR - The RAM <Mram_colmask> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <adr>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <colmask>       |          |
    -----------------------------------------------------------------------
INFO:Xst:3031 - HDL ADVISOR - The RAM <Mram_segmask> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <data>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <segmask>       |          |
    -----------------------------------------------------------------------
Unit <disp> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x8-bit single-port distributed Read Only RAM        : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Counters                                             : 11
 13-bit up counter                                     : 1
 17-bit up counter                                     : 1
 2-bit up counter                                      : 1
 4-bit up counter                                      : 8
# Registers                                            : 2
 Flip-Flops                                            : 2
# Comparators                                          : 20
 13-bit comparator greater                             : 1
 16-bit comparator equal                               : 1
 17-bit comparator greater                             : 1
 2-bit comparator greater                              : 1
 4-bit comparator equal                                : 8
 4-bit comparator lessequal                            : 8
# Multiplexers                                         : 8
 4-bit 2-to-1 multiplexer                              : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <d2k2> ...

Optimizing unit <counterset> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block d2k2, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 66
 Flip-Flops                                            : 66

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : design.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 227
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 28
#      LUT2                        : 32
#      LUT3                        : 11
#      LUT4                        : 24
#      LUT5                        : 12
#      LUT6                        : 41
#      MUXCY                       : 34
#      MUXF7                       : 6
#      VCC                         : 1
#      XORCY                       : 30
# FlipFlops/Latches                : 66
#      FD                          : 26
#      FDR                         : 16
#      FDRE                        : 24
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 16
#      IBUF                        : 3
#      OBUF                        : 13

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              66  out of  18224     0%  
 Number of Slice LUTs:                  155  out of   9112     1%  
    Number used as Logic:               155  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    155
   Number with an unused Flip Flop:      89  out of    155    57%  
   Number with an unused LUT:             0  out of    155     0%  
   Number of fully used LUT-FF pairs:    66  out of    155    42%  
   Number of unique control sets:        11

IO Utilization: 
 Number of IOs:                          17
 Number of bonded IOBs:                  17  out of    232     7%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------+--------------------------------------+-------+
Clock Signal                             | Clock buffer(FF name)                | Load  |
-----------------------------------------+--------------------------------------+-------+
clk                                      | BUFGP                                | 51    |
ms_ticker(clk_prescaler_counter/f<16>3:O)| NONE(*)(minute_prescaler_counter/r_3)| 15    |
-----------------------------------------+--------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.568ns (Maximum Frequency: 218.933MHz)
   Minimum input arrival time before clock: 5.857ns
   Maximum output required time after clock: 6.515ns
   Maximum combinational path delay: 7.195ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'ms_ticker'
  Clock period: 3.933ns (frequency: 254.288MHz)
  Total number of paths / destination ports: 384 / 29
-------------------------------------------------------------------------
Delay:               3.933ns (Levels of Logic = 3)
  Source:            minute_prescaler_counter/r_6 (FF)
  Destination:       minute_prescaler_counter/r_3 (FF)
  Source Clock:      ms_ticker rising
  Destination Clock: ms_ticker rising

  Data Path: minute_prescaler_counter/r_6 to minute_prescaler_counter/r_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.447   0.995  minute_prescaler_counter/r_6 (minute_prescaler_counter/r_6)
     LUT6:I1->O            1   0.203   0.000  minute_prescaler_counter/Mcount_r_val1_SW0_G (N89)
     MUXF7:I1->O           1   0.140   0.580  minute_prescaler_counter/Mcount_r_val1_SW0 (N81)
     LUT6:I5->O           13   0.205   0.932  minute_prescaler_counter/Mcount_r_val2 (minute_prescaler_counter/Mcount_r_val)
     FDR:R                     0.430          minute_prescaler_counter/r_9
    ----------------------------------------
    Total                      3.933ns (1.425ns logic, 2.508ns route)
                                       (36.2% logic, 63.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.568ns (frequency: 218.933MHz)
  Total number of paths / destination ports: 1194 / 97
-------------------------------------------------------------------------
Delay:               4.568ns (Levels of Logic = 4)
  Source:            clk_prescaler_counter/r_2 (FF)
  Destination:       clk_prescaler_counter/r_3 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clk_prescaler_counter/r_2 to clk_prescaler_counter/r_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.961  clk_prescaler_counter/r_2 (clk_prescaler_counter/r_2)
     LUT5:I0->O            2   0.203   0.617  clk_prescaler_counter/f<16>21 (N61)
     LUT5:I4->O            2   0.205   0.617  clk_prescaler_counter/Mcount_r_val2 (clk_prescaler_counter/Mcount_r_val2)
     LUT6:I5->O           16   0.205   1.005  clk_prescaler_counter/Mcount_r_val4 (clk_prescaler_counter/Mcount_r_val)
     LUT2:I1->O            1   0.205   0.000  clk_prescaler_counter/r_3_rstpot (clk_prescaler_counter/r_3_rstpot)
     FD:D                      0.102          clk_prescaler_counter/r_3
    ----------------------------------------
    Total                      4.568ns (1.367ns logic, 3.201ns route)
                                       (29.9% logic, 70.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 183 / 77
-------------------------------------------------------------------------
Offset:              5.857ns (Levels of Logic = 5)
  Source:            mode (PAD)
  Destination:       time_counter/hourm/r_0 (FF)
  Destination Clock: clk rising

  Data Path: mode to time_counter/hourm/r_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   1.222   0.987  mode_IBUF (mode_IBUF)
     LUT6:I4->O            3   0.203   1.015  time_step (time_step)
     LUT6:I0->O            8   0.203   1.031  time_counter/hourh/Mcount_r_val211 (time_counter/tick10m)
     LUT6:I3->O            4   0.205   0.684  time_counter/hourm/Mcount_r_val3 (time_counter/hourm/Mcount_r_val)
     LUT3:I2->O            1   0.205   0.000  time_counter/hourm/r_0_rstpot (time_counter/hourm/r_0_rstpot)
     FD:D                      0.102          time_counter/hourm/r_0
    ----------------------------------------
    Total                      5.857ns (2.140ns logic, 3.717ns route)
                                       (36.5% logic, 63.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ms_ticker'
  Total number of paths / destination ports: 41 / 15
-------------------------------------------------------------------------
Offset:              5.081ns (Levels of Logic = 4)
  Source:            reset (PAD)
  Destination:       minute_prescaler_counter/r_3 (FF)
  Destination Clock: ms_ticker rising

  Data Path: reset to minute_prescaler_counter/r_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   1.222   1.369  reset_IBUF (reset_IBUF)
     LUT6:I0->O            1   0.203   0.000  minute_prescaler_counter/Mcount_r_val1_SW0_G (N89)
     MUXF7:I1->O           1   0.140   0.580  minute_prescaler_counter/Mcount_r_val1_SW0 (N81)
     LUT6:I5->O           13   0.205   0.932  minute_prescaler_counter/Mcount_r_val2 (minute_prescaler_counter/Mcount_r_val)
     FDR:R                     0.430          minute_prescaler_counter/r_9
    ----------------------------------------
    Total                      5.081ns (2.200ns logic, 2.881ns route)
                                       (43.3% logic, 56.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ms_ticker'
  Total number of paths / destination ports: 101 / 12
-------------------------------------------------------------------------
Offset:              6.515ns (Levels of Logic = 4)
  Source:            adr_counter/r_1 (FF)
  Destination:       segmask<6> (PAD)
  Source Clock:      ms_ticker rising

  Data Path: adr_counter/r_1 to segmask<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             14   0.447   1.322  adr_counter/r_1 (adr_counter/r_1)
     LUT6:I0->O            1   0.203   0.000  Mmux_data123_G (N91)
     MUXF7:I1->O           8   0.140   1.050  Mmux_data123 (data<3>)
     LUT4:I0->O            1   0.203   0.579  display/Mram_segmask51 (segmask_5_OBUF)
     OBUF:I->O                 2.571          segmask_5_OBUF (segmask<5>)
    ----------------------------------------
    Total                      6.515ns (3.564ns logic, 2.951ns route)
                                       (54.7% logic, 45.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 280 / 9
-------------------------------------------------------------------------
Offset:              6.339ns (Levels of Logic = 4)
  Source:            time_counter/hourm/r_1 (FF)
  Destination:       segmask<0> (PAD)
  Source Clock:      clk rising

  Data Path: time_counter/hourm/r_1 to segmask<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              12   0.447   1.156  time_counter/hourm/r_1 (time_counter/hourm/r_1)
     LUT6:I2->O            1   0.203   0.000  Mmux_data63_F (N94)
     MUXF7:I0->O           8   0.131   1.050  Mmux_data63 (data<1>)
     LUT4:I0->O            1   0.203   0.579  display/Mram_segmask11 (segmask_0_OBUF)
     OBUF:I->O                 2.571          segmask_0_OBUF (segmask<0>)
    ----------------------------------------
    Total                      6.339ns (3.555ns logic, 2.784ns route)
                                       (56.1% logic, 43.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 62 / 8
-------------------------------------------------------------------------
Delay:               7.195ns (Levels of Logic = 5)
  Source:            mode (PAD)
  Destination:       segmask<6> (PAD)

  Data Path: mode to segmask<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   1.222   1.227  mode_IBUF (mode_IBUF)
     LUT6:I1->O            1   0.203   0.000  Mmux_data123_G (N91)
     MUXF7:I1->O           8   0.140   1.050  Mmux_data123 (data<3>)
     LUT4:I0->O            1   0.203   0.579  display/Mram_segmask51 (segmask_5_OBUF)
     OBUF:I->O                 2.571          segmask_5_OBUF (segmask<5>)
    ----------------------------------------
    Total                      7.195ns (4.339ns logic, 2.856ns route)
                                       (60.3% logic, 39.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.568|         |         |         |
ms_ticker      |    6.216|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ms_ticker
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ms_ticker      |    3.933|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.81 secs
 
--> 


Total memory usage is 143260 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    9 (   0 filtered)

